// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "12/03/2018 18:02:52"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Contador (
	rst_cpu,
	start_cpu,
	clk_cpu,
	output_cpu,
	a,
	b,
	c,
	d,
	e,
	f,
	g,
	IRds,
	hex3,
	hex2,
	hex1,
	hex0);
input 	rst_cpu;
input 	start_cpu;
input 	clk_cpu;
output 	[3:0] output_cpu;
output 	a;
output 	b;
output 	c;
output 	d;
output 	e;
output 	f;
output 	g;
output 	[7:0] IRds;
output 	[6:0] hex3;
output 	[6:0] hex2;
output 	[6:0] hex1;
output 	[6:0] hex0;

// Design Ports Information
// output_cpu[0]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_cpu[1]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_cpu[2]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_cpu[3]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// a	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// b	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// d	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// e	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// g	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IRds[0]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IRds[1]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IRds[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IRds[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IRds[4]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IRds[5]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IRds[6]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IRds[7]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[0]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[1]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[3]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[4]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[5]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[6]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[0]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[1]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[2]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[3]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[4]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[5]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[6]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[0]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[1]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[2]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[3]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[4]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[6]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[0]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[1]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[2]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[3]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[5]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[6]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk_cpu	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst_cpu	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// start_cpu	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \controller|Add0~2_combout ;
wire \controller|state.s10~regout ;
wire \controller|Selector42~0_combout ;
wire \controller|state.s8~regout ;
wire \controller|state.s9~regout ;
wire \controller|Selector41~0_combout ;
wire \controller|state.s5~regout ;
wire \controller|Selector43~0_combout ;
wire \controller|state.s12~regout ;
wire \controller|Mux5~4_combout ;
wire \controller|state~23_combout ;
wire \controller|Mux5~5_combout ;
wire \controller|state~24_combout ;
wire \controller|Mux5~6_combout ;
wire \controller|state~25_combout ;
wire \controller|Mux5~7_combout ;
wire \controller|state~26_combout ;
wire \controller|Mux5~8_combout ;
wire \controller|state~27_combout ;
wire \datapath|alu1|soma|comb~98_combout ;
wire \datapath|alu1|subtracao|comb~1_combout ;
wire \controller|state.s4~regout ;
wire \controller|Selector38~1_combout ;
wire \datapath|alu1|soma|comb~101_combout ;
wire \datapath|alu1|soma|r[2]~1_combout ;
wire \datapath|alu1|soma|r[3]~2_combout ;
wire \controller|Mux0~0_combout ;
wire \controller|Selector35~0_combout ;
wire \datapath|alu1|soma|n2[1]~0_combout ;
wire \datapath|alu1|soma|n2[2]~1_combout ;
wire \controller|Mux5~9_combout ;
wire \controller|state~28_combout ;
wire \datapath|rf1|Mux18~0_combout ;
wire \datapath|rf1|Mux18~1_combout ;
wire \datapath|alu1|soma|comb~105_combout ;
wire \datapath|alu1|soma|comb~106_combout ;
wire \datapath|rf_input[1]~feeder_combout ;
wire \datapath|rf1|out3[0]~feeder_combout ;
wire \datapath|rf1|out1[1]~feeder_combout ;
wire \datapath|rf1|out3[1]~feeder_combout ;
wire \datapath|rf1|out2[1]~feeder_combout ;
wire \datapath|rf1|out3[2]~feeder_combout ;
wire \clk_cpu~combout ;
wire \clk_cpu~clkctrl_outclk ;
wire \start_cpu~combout ;
wire \controller|state.s0~0_combout ;
wire \rst_cpu~combout ;
wire \rst_cpu~clkctrl_outclk ;
wire \controller|state.s0~regout ;
wire \controller|Selector36~0_combout ;
wire \controller|WideOr7~0_combout ;
wire \controller|Selector36~1_combout ;
wire \controller|state.s1~regout ;
wire \controller|state.s2~regout ;
wire \controller|state.s3~regout ;
wire \controller|OPCODE[2]~0_combout ;
wire \controller|Add0~0_combout ;
wire \controller|ADDRESS[0]~feeder_combout ;
wire \controller|Selector31~0_combout ;
wire \controller|Selector31~1_combout ;
wire \controller|Mux2~0_combout ;
wire \controller|OPCODE[0]~feeder_combout ;
wire \controller|Mux5~0_combout ;
wire \controller|state~19_combout ;
wire \controller|state.s11~regout ;
wire \controller|Mux4~0_combout ;
wire \controller|Selector30~0_combout ;
wire \controller|PC[1]~2_combout ;
wire \controller|Add0~1 ;
wire \controller|Add0~3 ;
wire \controller|Add0~4_combout ;
wire \controller|Mux3~0_combout ;
wire \controller|Selector29~0_combout ;
wire \controller|Mux1~0_combout ;
wire \controller|state.done~0_combout ;
wire \controller|state.done~1_combout ;
wire \controller|state.done~regout ;
wire \controller|WideOr7~1_combout ;
wire \controller|Mux5~1_combout ;
wire \controller|state~20_combout ;
wire \controller|state.s13~regout ;
wire \controller|Selector41~1_combout ;
wire \controller|Selector40~0_combout ;
wire \datapath|input_a_alu[0]~0_combout ;
wire \controller|Mux5~2_combout ;
wire \controller|state~21_combout ;
wire \controller|state.s6~regout ;
wire \controller|rf_sel_ctrl[1]~0_combout ;
wire \controller|rf_sel_ctrl[1]~1_combout ;
wire \controller|Selector42~1_combout ;
wire \datapath|rf_input[0]~0_combout ;
wire \datapath|rf_input[0]~1_combout ;
wire \controller|Selector39~0_combout ;
wire \controller|rf_enb_ctrl~regout ;
wire \datapath|rf1|Mux11~0_combout ;
wire \datapath|rf1|out0[0]~0_combout ;
wire \datapath|rf1|out1[0]~feeder_combout ;
wire \datapath|rf1|Mux11~1_combout ;
wire \datapath|rf1|Mux19~0_combout ;
wire \datapath|rf1|Mux19~1_combout ;
wire \datapath|Mux15~0_combout ;
wire \datapath|input_a_alu[0]~1_combout ;
wire \datapath|input_a_alu[0]~2_combout ;
wire \controller|Selector43~1_combout ;
wire \datapath|alu1|output_alu[0]~0_combout ;
wire \datapath|alu1|output_alu[0]~4_combout ;
wire \controller|Selector32~0_combout ;
wire \datapath|input_b_alu[3]~0_combout ;
wire \datapath|Mux0~0_combout ;
wire \datapath|acc_input[0]~0_combout ;
wire \datapath|acc_input[0]~1_combout ;
wire \controller|Selector34~0_combout ;
wire \datapath|Mux2~0_combout ;
wire \datapath|alu1|soma|comb~110_combout ;
wire \datapath|alu1|soma|comb~108_combout ;
wire \datapath|alu1|subtracao|r[2]~1_combout ;
wire \datapath|alu1|soma|comb~104_combout ;
wire \datapath|alu1|soma|n1[1]~0_combout ;
wire \datapath|Mux3~0_combout ;
wire \datapath|alu1|soma|comb~102_combout ;
wire \datapath|alu1|subtracao|res[0]~1 ;
wire \datapath|alu1|subtracao|res[1]~2_combout ;
wire \datapath|alu1|subtracao|comb~3_combout ;
wire \datapath|alu1|output_alu[0]~1_combout ;
wire \datapath|alu1|output_alu[0]~2_combout ;
wire \datapath|alu1|output_alu[0]~3_combout ;
wire \datapath|alu1|Mux1~0_combout ;
wire \datapath|alu1|Mux1~1_combout ;
wire \datapath|alu1|Mux1~2_combout ;
wire \datapath|alu1|Mux1~3_combout ;
wire \datapath|alu1|output_alu[0]~5_combout ;
wire \datapath|rf_input[2]~feeder_combout ;
wire \datapath|rf1|out1[2]~feeder_combout ;
wire \datapath|rf1|Mux17~0_combout ;
wire \datapath|rf1|Mux17~1_combout ;
wire \controller|Selector33~0_combout ;
wire \datapath|Mux1~0_combout ;
wire \datapath|alu1|soma|n1[2]~1_combout ;
wire \datapath|alu1|subtracao|res[1]~3 ;
wire \datapath|alu1|subtracao|res[2]~4_combout ;
wire \datapath|alu1|subtracao|r[3]~2_combout ;
wire \datapath|alu1|Mux0~0_combout ;
wire \datapath|alu1|Mux0~1_combout ;
wire \datapath|alu1|Mux0~2_combout ;
wire \datapath|alu1|Mux0~3_combout ;
wire \datapath|rf_input[3]~feeder_combout ;
wire \datapath|rf1|Mux11~2_combout ;
wire \datapath|rf1|out2[3]~feeder_combout ;
wire \datapath|rf1|Mux16~0_combout ;
wire \datapath|rf1|Mux16~1_combout ;
wire \datapath|Mux12~0_combout ;
wire \datapath|alu1|subtracao|r[1]~0_combout ;
wire \datapath|alu1|subtracao|comb~2_combout ;
wire \datapath|acumulador|output_acc[2]~feeder_combout ;
wire \controller|Mux5~3_combout ;
wire \controller|state~22_combout ;
wire \controller|state.s7~regout ;
wire \controller|Selector38~0_combout ;
wire \controller|Selector38~2_combout ;
wire \controller|acc_enb_ctrl~regout ;
wire \datapath|Mux13~0_combout ;
wire \datapath|alu1|soma|comb~107_combout ;
wire \datapath|alu1|soma|comb~103_combout ;
wire \datapath|alu1|soma|res[0]~1 ;
wire \datapath|alu1|soma|res[1]~2_combout ;
wire \datapath|alu1|soma|comb~109_combout ;
wire \datapath|alu1|soma|res[1]~3 ;
wire \datapath|alu1|soma|res[2]~4_combout ;
wire \datapath|alu1|soma|res[2]~5 ;
wire \datapath|alu1|soma|res[3]~6_combout ;
wire \datapath|alu1|soma|comb~100_combout ;
wire \datapath|alu1|soma|r[1]~0_combout ;
wire \datapath|alu1|Mux2~0_combout ;
wire \datapath|alu1|Mux2~1_combout ;
wire \datapath|alu1|Mux2~2_combout ;
wire \datapath|alu1|Mux2~3_combout ;
wire \datapath|acumulador|output_acc[1]~feeder_combout ;
wire \datapath|Mux14~0_combout ;
wire \datapath|alu1|soma|comb~111_combout ;
wire \datapath|alu1|subtracao|res[2]~5 ;
wire \datapath|alu1|subtracao|res[3]~6_combout ;
wire \datapath|alu1|subtracao|res[0]~0_combout ;
wire \datapath|alu1|subtracao|comb~0_combout ;
wire \datapath|alu1|soma|res[0]~0_combout ;
wire \datapath|alu1|soma|comb~99_combout ;
wire \datapath|alu1|Mux3~0_combout ;
wire \datapath|alu1|Mux3~1_combout ;
wire \datapath|alu1|Mux3~2_combout ;
wire \datapath|alu1|Mux3~3_combout ;
wire \datapath|acumulador|output_acc[0]~feeder_combout ;
wire \datapath|output_dp[0]~0_combout ;
wire \datapath|Mux11~0_combout ;
wire \output_cpu[0]~reg0feeder_combout ;
wire \output_cpu[0]~reg0_regout ;
wire \datapath|Mux10~0_combout ;
wire \output_cpu[1]~reg0_regout ;
wire \datapath|Mux9~0_combout ;
wire \output_cpu[2]~reg0feeder_combout ;
wire \output_cpu[2]~reg0_regout ;
wire \datapath|acumulador|output_acc[3]~feeder_combout ;
wire \datapath|Mux8~0_combout ;
wire \output_cpu[3]~reg0_regout ;
wire \Mux0~0_combout ;
wire \a~reg0_regout ;
wire \Mux1~0_combout ;
wire \b~reg0_regout ;
wire \Mux2~0_combout ;
wire \c~reg0_regout ;
wire \Mux3~0_combout ;
wire \d~reg0_regout ;
wire \Mux4~0_combout ;
wire \e~reg0_regout ;
wire \Mux5~0_combout ;
wire \f~reg0_regout ;
wire \Mux6~0_combout ;
wire \g~reg0_regout ;
wire \controller|irs~0_combout ;
wire \controller|irs[0]~feeder_combout ;
wire \controller|irs~1_combout ;
wire \controller|irs~2_combout ;
wire \controller|irs[2]~feeder_combout ;
wire \controller|irs~3_combout ;
wire \controller|irs~4_combout ;
wire \controller|irs[4]~feeder_combout ;
wire \controller|irs~5_combout ;
wire \controller|irs[5]~feeder_combout ;
wire \controller|irs~6_combout ;
wire \bcd7seg_com|Mux6~0_combout ;
wire \bcd7seg_com|Mux6~0clkctrl_outclk ;
wire \bcd7seg_com|Mux3~0_combout ;
wire \bcd7seg_com|Mux1~0_combout ;
wire \bcd7seg_com|Mux0~0_combout ;
wire [3:0] \datapath|input_a_alu ;
wire [6:0] \bcd7seg_com|hex1 ;
wire [3:0] \datapath|alu1|subtracao|n2 ;
wire [3:0] \datapath|acc_input ;
wire [3:0] \controller|alu_sct_ctrl ;
wire [31:0] \controller|PC ;
wire [3:0] \datapath|alu1|output_alu ;
wire [3:0] \datapath|output_dp ;
wire [1:0] \controller|rf_sel_ctrl ;
wire [3:0] \datapath|rf1|out3 ;
wire [3:0] \datapath|alu1|subtracao|n1 ;
wire [3:0] \datapath|alu1|soma|n1 ;
wire [3:0] \datapath|rf1|output_rf ;
wire [3:0] \controller|imm ;
wire [3:0] \datapath|acumulador|output_acc ;
wire [3:0] \controller|ADDRESS ;
wire [6:0] \bcd7seg_com|hex2 ;
wire [3:0] \datapath|alu1|subtracao|r ;
wire [3:0] \datapath|alu1|soma|r ;
wire [7:0] \controller|irs ;
wire [6:0] \bcd7seg_com|hex3 ;
wire [3:0] \datapath|rf1|out0 ;
wire [3:0] \datapath|alu1|soma|n2 ;
wire [6:0] \bcd7seg_com|hex0 ;
wire [7:0] \controller|IR ;
wire [3:0] \datapath|rf1|out1 ;
wire [3:0] \datapath|rf1|out2 ;
wire [3:0] \controller|OPCODE ;
wire [3:0] \datapath|input_b_alu ;
wire [3:0] \datapath|rf_input ;


// Location: LCCOMB_X27_Y34_N6
cycloneii_lcell_comb \controller|Add0~2 (
// Equation(s):
// \controller|Add0~2_combout  = (\controller|PC [1] & (!\controller|Add0~1 )) # (!\controller|PC [1] & ((\controller|Add0~1 ) # (GND)))
// \controller|Add0~3  = CARRY((!\controller|Add0~1 ) # (!\controller|PC [1]))

	.dataa(vcc),
	.datab(\controller|PC [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controller|Add0~1 ),
	.combout(\controller|Add0~2_combout ),
	.cout(\controller|Add0~3 ));
// synopsys translate_off
defparam \controller|Add0~2 .lut_mask = 16'h3C3F;
defparam \controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y33_N19
cycloneii_lcell_ff \controller|state.s10 (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|state~23_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|state.s10~regout ));

// Location: LCCOMB_X28_Y33_N16
cycloneii_lcell_comb \controller|Selector42~0 (
// Equation(s):
// \controller|Selector42~0_combout  = (\controller|state.s6~regout ) # ((\controller|state.s10~regout ) # ((\controller|state.s7~regout ) # (\controller|state.s11~regout )))

	.dataa(\controller|state.s6~regout ),
	.datab(\controller|state.s10~regout ),
	.datac(\controller|state.s7~regout ),
	.datad(\controller|state.s11~regout ),
	.cin(gnd),
	.combout(\controller|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector42~0 .lut_mask = 16'hFFFE;
defparam \controller|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y33_N15
cycloneii_lcell_ff \controller|state.s8 (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|state~24_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|state.s8~regout ));

// Location: LCFF_X28_Y33_N13
cycloneii_lcell_ff \controller|state.s9 (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|state~25_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|state.s9~regout ));

// Location: LCCOMB_X28_Y33_N26
cycloneii_lcell_comb \controller|Selector41~0 (
// Equation(s):
// \controller|Selector41~0_combout  = (\controller|state.s9~regout ) # ((\controller|state.s10~regout ) # ((\controller|state.s8~regout ) # (\controller|state.s11~regout )))

	.dataa(\controller|state.s9~regout ),
	.datab(\controller|state.s10~regout ),
	.datac(\controller|state.s8~regout ),
	.datad(\controller|state.s11~regout ),
	.cin(gnd),
	.combout(\controller|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector41~0 .lut_mask = 16'hFFFE;
defparam \controller|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y33_N25
cycloneii_lcell_ff \controller|state.s5 (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|state~26_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|state.s5~regout ));

// Location: LCCOMB_X28_Y33_N30
cycloneii_lcell_comb \controller|Selector43~0 (
// Equation(s):
// \controller|Selector43~0_combout  = (\controller|state.s7~regout ) # ((\controller|state.s11~regout ) # ((\controller|state.s5~regout ) # (\controller|state.s9~regout )))

	.dataa(\controller|state.s7~regout ),
	.datab(\controller|state.s11~regout ),
	.datac(\controller|state.s5~regout ),
	.datad(\controller|state.s9~regout ),
	.cin(gnd),
	.combout(\controller|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector43~0 .lut_mask = 16'hFFFE;
defparam \controller|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y33_N29
cycloneii_lcell_ff \controller|state.s12 (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|state~27_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|state.s12~regout ));

// Location: LCFF_X28_Y34_N11
cycloneii_lcell_ff \controller|OPCODE[2] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|OPCODE[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|OPCODE [2]));

// Location: LCCOMB_X29_Y33_N6
cycloneii_lcell_comb \controller|Mux5~4 (
// Equation(s):
// \controller|Mux5~4_combout  = (\controller|OPCODE [2] & (!\controller|ADDRESS [3] & (\controller|OPCODE [1] & !\controller|OPCODE [0])))

	.dataa(\controller|OPCODE [2]),
	.datab(\controller|ADDRESS [3]),
	.datac(\controller|OPCODE [1]),
	.datad(\controller|OPCODE [0]),
	.cin(gnd),
	.combout(\controller|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux5~4 .lut_mask = 16'h0020;
defparam \controller|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N18
cycloneii_lcell_comb \controller|state~23 (
// Equation(s):
// \controller|state~23_combout  = (\controller|state.s3~regout  & \controller|Mux5~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\controller|state.s3~regout ),
	.datad(\controller|Mux5~4_combout ),
	.cin(gnd),
	.combout(\controller|state~23_combout ),
	.cout());
// synopsys translate_off
defparam \controller|state~23 .lut_mask = 16'hF000;
defparam \controller|state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N20
cycloneii_lcell_comb \controller|Mux5~5 (
// Equation(s):
// \controller|Mux5~5_combout  = (\controller|OPCODE [2] & (!\controller|ADDRESS [3] & (!\controller|OPCODE [1] & !\controller|OPCODE [0])))

	.dataa(\controller|OPCODE [2]),
	.datab(\controller|ADDRESS [3]),
	.datac(\controller|OPCODE [1]),
	.datad(\controller|OPCODE [0]),
	.cin(gnd),
	.combout(\controller|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux5~5 .lut_mask = 16'h0002;
defparam \controller|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N14
cycloneii_lcell_comb \controller|state~24 (
// Equation(s):
// \controller|state~24_combout  = (\controller|state.s3~regout  & \controller|Mux5~5_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\controller|state.s3~regout ),
	.datad(\controller|Mux5~5_combout ),
	.cin(gnd),
	.combout(\controller|state~24_combout ),
	.cout());
// synopsys translate_off
defparam \controller|state~24 .lut_mask = 16'hF000;
defparam \controller|state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N14
cycloneii_lcell_comb \controller|Mux5~6 (
// Equation(s):
// \controller|Mux5~6_combout  = (\controller|OPCODE [0] & (!\controller|OPCODE [1] & (\controller|OPCODE [2] & !\controller|ADDRESS [3])))

	.dataa(\controller|OPCODE [0]),
	.datab(\controller|OPCODE [1]),
	.datac(\controller|OPCODE [2]),
	.datad(\controller|ADDRESS [3]),
	.cin(gnd),
	.combout(\controller|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux5~6 .lut_mask = 16'h0020;
defparam \controller|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N12
cycloneii_lcell_comb \controller|state~25 (
// Equation(s):
// \controller|state~25_combout  = (\controller|state.s3~regout  & \controller|Mux5~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\controller|state.s3~regout ),
	.datad(\controller|Mux5~6_combout ),
	.cin(gnd),
	.combout(\controller|state~25_combout ),
	.cout());
// synopsys translate_off
defparam \controller|state~25 .lut_mask = 16'hF000;
defparam \controller|state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N18
cycloneii_lcell_comb \controller|Mux5~7 (
// Equation(s):
// \controller|Mux5~7_combout  = (!\controller|OPCODE [2] & (!\controller|ADDRESS [3] & (!\controller|OPCODE [1] & \controller|OPCODE [0])))

	.dataa(\controller|OPCODE [2]),
	.datab(\controller|ADDRESS [3]),
	.datac(\controller|OPCODE [1]),
	.datad(\controller|OPCODE [0]),
	.cin(gnd),
	.combout(\controller|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux5~7 .lut_mask = 16'h0100;
defparam \controller|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N24
cycloneii_lcell_comb \controller|state~26 (
// Equation(s):
// \controller|state~26_combout  = (\controller|state.s3~regout  & \controller|Mux5~7_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\controller|state.s3~regout ),
	.datad(\controller|Mux5~7_combout ),
	.cin(gnd),
	.combout(\controller|state~26_combout ),
	.cout());
// synopsys translate_off
defparam \controller|state~26 .lut_mask = 16'hF000;
defparam \controller|state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N16
cycloneii_lcell_comb \controller|Mux5~8 (
// Equation(s):
// \controller|Mux5~8_combout  = (!\controller|OPCODE [2] & (\controller|ADDRESS [3] & (!\controller|OPCODE [1] & !\controller|OPCODE [0])))

	.dataa(\controller|OPCODE [2]),
	.datab(\controller|ADDRESS [3]),
	.datac(\controller|OPCODE [1]),
	.datad(\controller|OPCODE [0]),
	.cin(gnd),
	.combout(\controller|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux5~8 .lut_mask = 16'h0004;
defparam \controller|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N28
cycloneii_lcell_comb \controller|state~27 (
// Equation(s):
// \controller|state~27_combout  = (\controller|state.s3~regout  & \controller|Mux5~8_combout )

	.dataa(vcc),
	.datab(\controller|state.s3~regout ),
	.datac(\controller|Mux5~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\controller|state~27_combout ),
	.cout());
// synopsys translate_off
defparam \controller|state~27 .lut_mask = 16'hC0C0;
defparam \controller|state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y33_N19
cycloneii_lcell_ff \controller|imm[0] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|Selector35~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst_cpu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|imm [0]));

// Location: LCCOMB_X23_Y32_N6
cycloneii_lcell_comb \datapath|alu1|soma|comb~98 (
// Equation(s):
// \datapath|alu1|soma|comb~98_combout  = (!\datapath|alu1|soma|res[0]~0_combout  & (((!\datapath|alu1|soma|res[2]~4_combout  & !\datapath|alu1|soma|res[1]~2_combout )) # (!\datapath|alu1|soma|res[3]~6_combout )))

	.dataa(\datapath|alu1|soma|res[2]~4_combout ),
	.datab(\datapath|alu1|soma|res[1]~2_combout ),
	.datac(\datapath|alu1|soma|res[0]~0_combout ),
	.datad(\datapath|alu1|soma|res[3]~6_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|soma|comb~98_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|comb~98 .lut_mask = 16'h010F;
defparam \datapath|alu1|soma|comb~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N6
cycloneii_lcell_comb \datapath|alu1|subtracao|comb~1 (
// Equation(s):
// \datapath|alu1|subtracao|comb~1_combout  = (\datapath|alu1|subtracao|res[0]~0_combout  & (((!\datapath|alu1|subtracao|res[2]~4_combout  & !\datapath|alu1|subtracao|res[1]~2_combout )) # (!\datapath|alu1|subtracao|res[3]~6_combout )))

	.dataa(\datapath|alu1|subtracao|res[2]~4_combout ),
	.datab(\datapath|alu1|subtracao|res[3]~6_combout ),
	.datac(\datapath|alu1|subtracao|res[0]~0_combout ),
	.datad(\datapath|alu1|subtracao|res[1]~2_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|subtracao|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|subtracao|comb~1 .lut_mask = 16'h3070;
defparam \datapath|alu1|subtracao|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y33_N5
cycloneii_lcell_ff \controller|state.s4 (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|state~28_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|state.s4~regout ));

// Location: LCCOMB_X28_Y33_N2
cycloneii_lcell_comb \controller|Selector38~1 (
// Equation(s):
// \controller|Selector38~1_combout  = (\controller|state.s4~regout ) # ((\controller|state.s10~regout ) # ((\controller|state.s8~regout ) # (\controller|state.s9~regout )))

	.dataa(\controller|state.s4~regout ),
	.datab(\controller|state.s10~regout ),
	.datac(\controller|state.s8~regout ),
	.datad(\controller|state.s9~regout ),
	.cin(gnd),
	.combout(\controller|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector38~1 .lut_mask = 16'hFFFE;
defparam \controller|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y33_N19
cycloneii_lcell_ff \datapath|rf1|output_rf[1] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|rf1|Mux18~1_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|rf_enb_ctrl~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|rf1|output_rf [1]));

// Location: LCCOMB_X23_Y32_N18
cycloneii_lcell_comb \datapath|alu1|soma|comb~101 (
// Equation(s):
// \datapath|alu1|soma|comb~101_combout  = (!\datapath|alu1|soma|res[2]~4_combout  & ((!\datapath|alu1|soma|res[3]~6_combout ) # (!\datapath|alu1|soma|res[1]~2_combout )))

	.dataa(vcc),
	.datab(\datapath|alu1|soma|res[1]~2_combout ),
	.datac(\datapath|alu1|soma|res[2]~4_combout ),
	.datad(\datapath|alu1|soma|res[3]~6_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|soma|comb~101_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|comb~101 .lut_mask = 16'h030F;
defparam \datapath|alu1|soma|comb~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N8
cycloneii_lcell_comb \datapath|alu1|soma|r[2]~1 (
// Equation(s):
// \datapath|alu1|soma|r[2]~1_combout  = (\datapath|alu1|soma|res[2]~4_combout  & !\datapath|alu1|soma|res[3]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|alu1|soma|res[2]~4_combout ),
	.datad(\datapath|alu1|soma|res[3]~6_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|soma|r[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|r[2]~1 .lut_mask = 16'h00F0;
defparam \datapath|alu1|soma|r[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N14
cycloneii_lcell_comb \datapath|alu1|soma|r[3]~2 (
// Equation(s):
// \datapath|alu1|soma|r[3]~2_combout  = (\datapath|alu1|soma|res[2]~4_combout ) # (\datapath|alu1|soma|res[1]~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|alu1|soma|res[2]~4_combout ),
	.datad(\datapath|alu1|soma|res[1]~2_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|soma|r[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|r[3]~2 .lut_mask = 16'hFFF0;
defparam \datapath|alu1|soma|r[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N10
cycloneii_lcell_comb \controller|Mux0~0 (
// Equation(s):
// \controller|Mux0~0_combout  = (\controller|PC [1] & !\controller|PC [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\controller|PC [1]),
	.datad(\controller|PC [0]),
	.cin(gnd),
	.combout(\controller|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux0~0 .lut_mask = 16'h00F0;
defparam \controller|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y33_N3
cycloneii_lcell_ff \datapath|rf1|out3[0] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|rf1|out3[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|rf1|Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|rf1|out3 [0]));

// Location: LCCOMB_X27_Y33_N18
cycloneii_lcell_comb \controller|Selector35~0 (
// Equation(s):
// \controller|Selector35~0_combout  = (\controller|state.s6~regout  & (((\controller|ADDRESS [0])))) # (!\controller|state.s6~regout  & (\controller|state.s0~regout  & (\controller|imm [0])))

	.dataa(\controller|state.s0~regout ),
	.datab(\controller|state.s6~regout ),
	.datac(\controller|imm [0]),
	.datad(\controller|ADDRESS [0]),
	.cin(gnd),
	.combout(\controller|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector35~0 .lut_mask = 16'hEC20;
defparam \controller|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N20
cycloneii_lcell_comb \datapath|alu1|soma|n2[1]~0 (
// Equation(s):
// \datapath|alu1|soma|n2[1]~0_combout  = (\datapath|input_a_alu [1] & !\datapath|input_a_alu [3])

	.dataa(vcc),
	.datab(\datapath|input_a_alu [1]),
	.datac(\datapath|input_a_alu [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|alu1|soma|n2[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|n2[1]~0 .lut_mask = 16'h0C0C;
defparam \datapath|alu1|soma|n2[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N6
cycloneii_lcell_comb \datapath|alu1|soma|n2[2]~1 (
// Equation(s):
// \datapath|alu1|soma|n2[2]~1_combout  = (!\datapath|input_a_alu [3] & \datapath|input_a_alu [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|input_a_alu [3]),
	.datad(\datapath|input_a_alu [2]),
	.cin(gnd),
	.combout(\datapath|alu1|soma|n2[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|n2[2]~1 .lut_mask = 16'h0F00;
defparam \datapath|alu1|soma|n2[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N28
cycloneii_lcell_comb \controller|Mux5~9 (
// Equation(s):
// \controller|Mux5~9_combout  = (!\controller|OPCODE [2] & (!\controller|ADDRESS [3] & (!\controller|OPCODE [1] & !\controller|OPCODE [0])))

	.dataa(\controller|OPCODE [2]),
	.datab(\controller|ADDRESS [3]),
	.datac(\controller|OPCODE [1]),
	.datad(\controller|OPCODE [0]),
	.cin(gnd),
	.combout(\controller|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux5~9 .lut_mask = 16'h0001;
defparam \controller|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N4
cycloneii_lcell_comb \controller|state~28 (
// Equation(s):
// \controller|state~28_combout  = (\controller|state.s3~regout  & \controller|Mux5~9_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\controller|state.s3~regout ),
	.datad(\controller|Mux5~9_combout ),
	.cin(gnd),
	.combout(\controller|state~28_combout ),
	.cout());
// synopsys translate_off
defparam \controller|state~28 .lut_mask = 16'hF000;
defparam \controller|state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y33_N25
cycloneii_lcell_ff \datapath|rf1|out1[1] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|rf1|out1[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|rf1|Mux11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|rf1|out1 [1]));

// Location: LCFF_X30_Y33_N31
cycloneii_lcell_ff \datapath|rf1|out2[1] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|rf1|out2[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|rf1|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|rf1|out2 [1]));

// Location: LCFF_X29_Y33_N15
cycloneii_lcell_ff \datapath|rf1|out0[1] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath|rf_input [1]),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|rf1|out0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|rf1|out0 [1]));

// Location: LCCOMB_X29_Y33_N14
cycloneii_lcell_comb \datapath|rf1|Mux18~0 (
// Equation(s):
// \datapath|rf1|Mux18~0_combout  = (\controller|rf_sel_ctrl [0] & (\controller|rf_sel_ctrl [1])) # (!\controller|rf_sel_ctrl [0] & ((\controller|rf_sel_ctrl [1] & ((\datapath|rf1|out2 [1]))) # (!\controller|rf_sel_ctrl [1] & (\datapath|rf1|out0 [1]))))

	.dataa(\controller|rf_sel_ctrl [0]),
	.datab(\controller|rf_sel_ctrl [1]),
	.datac(\datapath|rf1|out0 [1]),
	.datad(\datapath|rf1|out2 [1]),
	.cin(gnd),
	.combout(\datapath|rf1|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|rf1|Mux18~0 .lut_mask = 16'hDC98;
defparam \datapath|rf1|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y33_N11
cycloneii_lcell_ff \datapath|rf1|out3[1] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|rf1|out3[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|rf1|Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|rf1|out3 [1]));

// Location: LCCOMB_X30_Y33_N18
cycloneii_lcell_comb \datapath|rf1|Mux18~1 (
// Equation(s):
// \datapath|rf1|Mux18~1_combout  = (\controller|rf_sel_ctrl [0] & ((\datapath|rf1|Mux18~0_combout  & ((\datapath|rf1|out3 [1]))) # (!\datapath|rf1|Mux18~0_combout  & (\datapath|rf1|out1 [1])))) # (!\controller|rf_sel_ctrl [0] & 
// (((\datapath|rf1|Mux18~0_combout ))))

	.dataa(\controller|rf_sel_ctrl [0]),
	.datab(\datapath|rf1|out1 [1]),
	.datac(\datapath|rf1|out3 [1]),
	.datad(\datapath|rf1|Mux18~0_combout ),
	.cin(gnd),
	.combout(\datapath|rf1|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|rf1|Mux18~1 .lut_mask = 16'hF588;
defparam \datapath|rf1|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y33_N7
cycloneii_lcell_ff \datapath|rf1|out3[2] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|rf1|out3[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|rf1|Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|rf1|out3 [2]));

// Location: LCFF_X29_Y32_N25
cycloneii_lcell_ff \datapath|rf_input[1] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|rf_input[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|rf_input[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|rf_input [1]));

// Location: LCCOMB_X22_Y32_N14
cycloneii_lcell_comb \datapath|alu1|soma|comb~105 (
// Equation(s):
// \datapath|alu1|soma|comb~105_combout  = (!\datapath|input_a_alu [1] & ((!\datapath|input_a_alu [2]) # (!\datapath|input_a_alu [3])))

	.dataa(vcc),
	.datab(\datapath|input_a_alu [1]),
	.datac(\datapath|input_a_alu [3]),
	.datad(\datapath|input_a_alu [2]),
	.cin(gnd),
	.combout(\datapath|alu1|soma|comb~105_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|comb~105 .lut_mask = 16'h0333;
defparam \datapath|alu1|soma|comb~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N16
cycloneii_lcell_comb \datapath|alu1|soma|comb~106 (
// Equation(s):
// \datapath|alu1|soma|comb~106_combout  = (\datapath|input_b_alu [0] & (((!\datapath|input_b_alu [2] & !\datapath|input_b_alu [1])) # (!\datapath|input_b_alu [3])))

	.dataa(\datapath|input_b_alu [2]),
	.datab(\datapath|input_b_alu [1]),
	.datac(\datapath|input_b_alu [0]),
	.datad(\datapath|input_b_alu [3]),
	.cin(gnd),
	.combout(\datapath|alu1|soma|comb~106_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|comb~106 .lut_mask = 16'h10F0;
defparam \datapath|alu1|soma|comb~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N12
cycloneii_lcell_comb \datapath|alu1|soma|r[2] (
// Equation(s):
// \datapath|alu1|soma|r [2] = (!\datapath|alu1|soma|comb~101_combout  & ((\datapath|alu1|soma|r[2]~1_combout ) # (\datapath|alu1|soma|r [2])))

	.dataa(vcc),
	.datab(\datapath|alu1|soma|comb~101_combout ),
	.datac(\datapath|alu1|soma|r[2]~1_combout ),
	.datad(\datapath|alu1|soma|r [2]),
	.cin(gnd),
	.combout(\datapath|alu1|soma|r [2]),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|r[2] .lut_mask = 16'h3330;
defparam \datapath|alu1|soma|r[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N30
cycloneii_lcell_comb \datapath|alu1|soma|r[3] (
// Equation(s):
// \datapath|alu1|soma|r [3] = (\datapath|alu1|soma|res[3]~6_combout  & ((\datapath|alu1|soma|r [3]) # (!\datapath|alu1|soma|r[3]~2_combout )))

	.dataa(vcc),
	.datab(\datapath|alu1|soma|res[3]~6_combout ),
	.datac(\datapath|alu1|soma|r[3]~2_combout ),
	.datad(\datapath|alu1|soma|r [3]),
	.cin(gnd),
	.combout(\datapath|alu1|soma|r [3]),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|r[3] .lut_mask = 16'hCC0C;
defparam \datapath|alu1|soma|r[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N10
cycloneii_lcell_comb \datapath|alu1|soma|n2[1] (
// Equation(s):
// \datapath|alu1|soma|n2 [1] = (!\datapath|alu1|soma|comb~105_combout  & ((\datapath|alu1|soma|n2[1]~0_combout ) # (\datapath|alu1|soma|n2 [1])))

	.dataa(\datapath|alu1|soma|n2[1]~0_combout ),
	.datab(vcc),
	.datac(\datapath|alu1|soma|comb~105_combout ),
	.datad(\datapath|alu1|soma|n2 [1]),
	.cin(gnd),
	.combout(\datapath|alu1|soma|n2 [1]),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|n2[1] .lut_mask = 16'h0F0A;
defparam \datapath|alu1|soma|n2[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N0
cycloneii_lcell_comb \datapath|alu1|soma|n1[0] (
// Equation(s):
// \datapath|alu1|soma|n1 [0] = (!\datapath|alu1|soma|comb~102_combout  & ((\datapath|alu1|soma|comb~106_combout ) # (\datapath|alu1|soma|n1 [0])))

	.dataa(\datapath|alu1|soma|comb~106_combout ),
	.datab(vcc),
	.datac(\datapath|alu1|soma|comb~102_combout ),
	.datad(\datapath|alu1|soma|n1 [0]),
	.cin(gnd),
	.combout(\datapath|alu1|soma|n1 [0]),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|n1[0] .lut_mask = 16'h0F0A;
defparam \datapath|alu1|soma|n1[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N10
cycloneii_lcell_comb \datapath|alu1|soma|n1[2] (
// Equation(s):
// \datapath|alu1|soma|n1 [2] = (!\datapath|alu1|soma|comb~108_combout  & ((\datapath|alu1|soma|n1[2]~1_combout ) # (\datapath|alu1|soma|n1 [2])))

	.dataa(vcc),
	.datab(\datapath|alu1|soma|comb~108_combout ),
	.datac(\datapath|alu1|soma|n1[2]~1_combout ),
	.datad(\datapath|alu1|soma|n1 [2]),
	.cin(gnd),
	.combout(\datapath|alu1|soma|n1 [2]),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|n1[2] .lut_mask = 16'h3330;
defparam \datapath|alu1|soma|n1[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N12
cycloneii_lcell_comb \datapath|alu1|soma|n2[3] (
// Equation(s):
// \datapath|alu1|soma|n2 [3] = (\datapath|input_a_alu [3] & ((\datapath|alu1|soma|comb~111_combout ) # (\datapath|alu1|soma|n2 [3])))

	.dataa(vcc),
	.datab(\datapath|input_a_alu [3]),
	.datac(\datapath|alu1|soma|comb~111_combout ),
	.datad(\datapath|alu1|soma|n2 [3]),
	.cin(gnd),
	.combout(\datapath|alu1|soma|n2 [3]),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|n2[3] .lut_mask = 16'hCCC0;
defparam \datapath|alu1|soma|n2[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N22
cycloneii_lcell_comb \datapath|alu1|subtracao|n2[1] (
// Equation(s):
// \datapath|alu1|subtracao|n2 [1] = (!\datapath|alu1|soma|comb~105_combout  & ((\datapath|alu1|soma|n2[1]~0_combout ) # (\datapath|alu1|subtracao|n2 [1])))

	.dataa(\datapath|alu1|soma|n2[1]~0_combout ),
	.datab(vcc),
	.datac(\datapath|alu1|soma|comb~105_combout ),
	.datad(\datapath|alu1|subtracao|n2 [1]),
	.cin(gnd),
	.combout(\datapath|alu1|subtracao|n2 [1]),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|subtracao|n2[1] .lut_mask = 16'h0F0A;
defparam \datapath|alu1|subtracao|n2[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N8
cycloneii_lcell_comb \datapath|alu1|subtracao|n2[0] (
// Equation(s):
// \datapath|alu1|subtracao|n2 [0] = (!\datapath|alu1|soma|comb~103_combout  & ((\datapath|alu1|soma|comb~107_combout ) # (\datapath|alu1|subtracao|n2 [0])))

	.dataa(\datapath|alu1|soma|comb~103_combout ),
	.datab(\datapath|alu1|soma|comb~107_combout ),
	.datac(\datapath|alu1|subtracao|n2 [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|alu1|subtracao|n2 [0]),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|subtracao|n2[0] .lut_mask = 16'h5454;
defparam \datapath|alu1|subtracao|n2[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N26
cycloneii_lcell_comb \datapath|alu1|subtracao|n2[2] (
// Equation(s):
// \datapath|alu1|subtracao|n2 [2] = (!\datapath|alu1|soma|comb~109_combout  & ((\datapath|alu1|soma|n2[2]~1_combout ) # (\datapath|alu1|subtracao|n2 [2])))

	.dataa(\datapath|alu1|soma|n2[2]~1_combout ),
	.datab(\datapath|alu1|soma|comb~109_combout ),
	.datac(vcc),
	.datad(\datapath|alu1|subtracao|n2 [2]),
	.cin(gnd),
	.combout(\datapath|alu1|subtracao|n2 [2]),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|subtracao|n2[2] .lut_mask = 16'h3322;
defparam \datapath|alu1|subtracao|n2[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N24
cycloneii_lcell_comb \datapath|rf_input[1]~feeder (
// Equation(s):
// \datapath|rf_input[1]~feeder_combout  = \datapath|alu1|output_alu [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|alu1|output_alu [1]),
	.cin(gnd),
	.combout(\datapath|rf_input[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|rf_input[1]~feeder .lut_mask = 16'hFF00;
defparam \datapath|rf_input[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N2
cycloneii_lcell_comb \datapath|rf1|out3[0]~feeder (
// Equation(s):
// \datapath|rf1|out3[0]~feeder_combout  = \datapath|rf_input [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|rf_input [0]),
	.cin(gnd),
	.combout(\datapath|rf1|out3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|rf1|out3[0]~feeder .lut_mask = 16'hFF00;
defparam \datapath|rf1|out3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N24
cycloneii_lcell_comb \datapath|rf1|out1[1]~feeder (
// Equation(s):
// \datapath|rf1|out1[1]~feeder_combout  = \datapath|rf_input [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|rf_input [1]),
	.cin(gnd),
	.combout(\datapath|rf1|out1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|rf1|out1[1]~feeder .lut_mask = 16'hFF00;
defparam \datapath|rf1|out1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N10
cycloneii_lcell_comb \datapath|rf1|out3[1]~feeder (
// Equation(s):
// \datapath|rf1|out3[1]~feeder_combout  = \datapath|rf_input [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|rf_input [1]),
	.cin(gnd),
	.combout(\datapath|rf1|out3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|rf1|out3[1]~feeder .lut_mask = 16'hFF00;
defparam \datapath|rf1|out3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N30
cycloneii_lcell_comb \datapath|rf1|out2[1]~feeder (
// Equation(s):
// \datapath|rf1|out2[1]~feeder_combout  = \datapath|rf_input [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|rf_input [1]),
	.cin(gnd),
	.combout(\datapath|rf1|out2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|rf1|out2[1]~feeder .lut_mask = 16'hFF00;
defparam \datapath|rf1|out2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N6
cycloneii_lcell_comb \datapath|rf1|out3[2]~feeder (
// Equation(s):
// \datapath|rf1|out3[2]~feeder_combout  = \datapath|rf_input [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|rf_input [2]),
	.cin(gnd),
	.combout(\datapath|rf1|out3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|rf1|out3[2]~feeder .lut_mask = 16'hFF00;
defparam \datapath|rf1|out3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk_cpu~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk_cpu~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk_cpu));
// synopsys translate_off
defparam \clk_cpu~I .input_async_reset = "none";
defparam \clk_cpu~I .input_power_up = "low";
defparam \clk_cpu~I .input_register_mode = "none";
defparam \clk_cpu~I .input_sync_reset = "none";
defparam \clk_cpu~I .oe_async_reset = "none";
defparam \clk_cpu~I .oe_power_up = "low";
defparam \clk_cpu~I .oe_register_mode = "none";
defparam \clk_cpu~I .oe_sync_reset = "none";
defparam \clk_cpu~I .operation_mode = "input";
defparam \clk_cpu~I .output_async_reset = "none";
defparam \clk_cpu~I .output_power_up = "low";
defparam \clk_cpu~I .output_register_mode = "none";
defparam \clk_cpu~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk_cpu~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk_cpu~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_cpu~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_cpu~clkctrl .clock_type = "global clock";
defparam \clk_cpu~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \start_cpu~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\start_cpu~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(start_cpu));
// synopsys translate_off
defparam \start_cpu~I .input_async_reset = "none";
defparam \start_cpu~I .input_power_up = "low";
defparam \start_cpu~I .input_register_mode = "none";
defparam \start_cpu~I .input_sync_reset = "none";
defparam \start_cpu~I .oe_async_reset = "none";
defparam \start_cpu~I .oe_power_up = "low";
defparam \start_cpu~I .oe_register_mode = "none";
defparam \start_cpu~I .oe_sync_reset = "none";
defparam \start_cpu~I .operation_mode = "input";
defparam \start_cpu~I .output_async_reset = "none";
defparam \start_cpu~I .output_power_up = "low";
defparam \start_cpu~I .output_register_mode = "none";
defparam \start_cpu~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N6
cycloneii_lcell_comb \controller|state.s0~0 (
// Equation(s):
// \controller|state.s0~0_combout  = (\controller|state.s0~regout ) # (\start_cpu~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\controller|state.s0~regout ),
	.datad(\start_cpu~combout ),
	.cin(gnd),
	.combout(\controller|state.s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|state.s0~0 .lut_mask = 16'hFFF0;
defparam \controller|state.s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \rst_cpu~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rst_cpu~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rst_cpu));
// synopsys translate_off
defparam \rst_cpu~I .input_async_reset = "none";
defparam \rst_cpu~I .input_power_up = "low";
defparam \rst_cpu~I .input_register_mode = "none";
defparam \rst_cpu~I .input_sync_reset = "none";
defparam \rst_cpu~I .oe_async_reset = "none";
defparam \rst_cpu~I .oe_power_up = "low";
defparam \rst_cpu~I .oe_register_mode = "none";
defparam \rst_cpu~I .oe_sync_reset = "none";
defparam \rst_cpu~I .operation_mode = "input";
defparam \rst_cpu~I .output_async_reset = "none";
defparam \rst_cpu~I .output_power_up = "low";
defparam \rst_cpu~I .output_register_mode = "none";
defparam \rst_cpu~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \rst_cpu~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\rst_cpu~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_cpu~clkctrl_outclk ));
// synopsys translate_off
defparam \rst_cpu~clkctrl .clock_type = "global clock";
defparam \rst_cpu~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X28_Y33_N7
cycloneii_lcell_ff \controller|state.s0 (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|state.s0~0_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|state.s0~regout ));

// Location: LCCOMB_X28_Y33_N8
cycloneii_lcell_comb \controller|Selector36~0 (
// Equation(s):
// \controller|Selector36~0_combout  = (\start_cpu~combout  & !\controller|state.s0~regout )

	.dataa(\start_cpu~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|state.s0~regout ),
	.cin(gnd),
	.combout(\controller|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector36~0 .lut_mask = 16'h00AA;
defparam \controller|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N0
cycloneii_lcell_comb \controller|WideOr7~0 (
// Equation(s):
// \controller|WideOr7~0_combout  = (!\controller|state.s3~regout  & (!\controller|state.s1~regout  & (!\controller|state.s2~regout  & \controller|state.s0~regout )))

	.dataa(\controller|state.s3~regout ),
	.datab(\controller|state.s1~regout ),
	.datac(\controller|state.s2~regout ),
	.datad(\controller|state.s0~regout ),
	.cin(gnd),
	.combout(\controller|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|WideOr7~0 .lut_mask = 16'h0100;
defparam \controller|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N26
cycloneii_lcell_comb \controller|Selector36~1 (
// Equation(s):
// \controller|Selector36~1_combout  = (\controller|Selector36~0_combout ) # ((!\controller|state.s13~regout  & (!\controller|state.done~regout  & \controller|WideOr7~0_combout )))

	.dataa(\controller|state.s13~regout ),
	.datab(\controller|state.done~regout ),
	.datac(\controller|Selector36~0_combout ),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\controller|Selector36~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector36~1 .lut_mask = 16'hF1F0;
defparam \controller|Selector36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y33_N27
cycloneii_lcell_ff \controller|state.s1 (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|Selector36~1_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|state.s1~regout ));

// Location: LCFF_X27_Y33_N1
cycloneii_lcell_ff \controller|state.s2 (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\controller|state.s1~regout ),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|state.s2~regout ));

// Location: LCFF_X27_Y33_N7
cycloneii_lcell_ff \controller|state.s3 (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\controller|state.s2~regout ),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|state.s3~regout ));

// Location: LCCOMB_X28_Y34_N14
cycloneii_lcell_comb \controller|OPCODE[2]~0 (
// Equation(s):
// \controller|OPCODE[2]~0_combout  = (!\rst_cpu~combout  & \controller|state.s1~regout )

	.dataa(\rst_cpu~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|state.s1~regout ),
	.cin(gnd),
	.combout(\controller|OPCODE[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|OPCODE[2]~0 .lut_mask = 16'h5500;
defparam \controller|OPCODE[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y34_N17
cycloneii_lcell_ff \controller|ADDRESS[3] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\controller|PC [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|OPCODE[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|ADDRESS [3]));

// Location: LCCOMB_X27_Y34_N4
cycloneii_lcell_comb \controller|Add0~0 (
// Equation(s):
// \controller|Add0~0_combout  = \controller|PC [0] $ (GND)
// \controller|Add0~1  = CARRY(!\controller|PC [0])

	.dataa(vcc),
	.datab(\controller|PC [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\controller|Add0~0_combout ),
	.cout(\controller|Add0~1 ));
// synopsys translate_off
defparam \controller|Add0~0 .lut_mask = 16'hCC33;
defparam \controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N18
cycloneii_lcell_comb \controller|ADDRESS[0]~feeder (
// Equation(s):
// \controller|ADDRESS[0]~feeder_combout  = \controller|PC [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|PC [0]),
	.cin(gnd),
	.combout(\controller|ADDRESS[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|ADDRESS[0]~feeder .lut_mask = 16'hFF00;
defparam \controller|ADDRESS[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y34_N19
cycloneii_lcell_ff \controller|ADDRESS[0] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|ADDRESS[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|OPCODE[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|ADDRESS [0]));

// Location: LCCOMB_X27_Y34_N28
cycloneii_lcell_comb \controller|Selector31~0 (
// Equation(s):
// \controller|Selector31~0_combout  = (\controller|state.s11~regout  & (((\controller|ADDRESS [0])))) # (!\controller|state.s11~regout  & (\controller|state.s0~regout  & (!\controller|PC [0])))

	.dataa(\controller|state.s0~regout ),
	.datab(\controller|PC [0]),
	.datac(\controller|state.s11~regout ),
	.datad(\controller|ADDRESS [0]),
	.cin(gnd),
	.combout(\controller|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector31~0 .lut_mask = 16'hF202;
defparam \controller|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N18
cycloneii_lcell_comb \controller|Selector31~1 (
// Equation(s):
// \controller|Selector31~1_combout  = (\controller|state.s2~regout  & (!\controller|Add0~0_combout  & ((!\controller|Selector31~0_combout ) # (!\controller|state.s11~regout )))) # (!\controller|state.s2~regout  & (((!\controller|Selector31~0_combout ))))

	.dataa(\controller|state.s11~regout ),
	.datab(\controller|state.s2~regout ),
	.datac(\controller|Add0~0_combout ),
	.datad(\controller|Selector31~0_combout ),
	.cin(gnd),
	.combout(\controller|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector31~1 .lut_mask = 16'h043F;
defparam \controller|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y34_N19
cycloneii_lcell_ff \controller|PC[0] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|Selector31~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst_cpu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [0]));

// Location: LCCOMB_X28_Y34_N12
cycloneii_lcell_comb \controller|Mux2~0 (
// Equation(s):
// \controller|Mux2~0_combout  = (!\controller|PC [1] & (\controller|PC [2] $ (!\controller|PC [0])))

	.dataa(\controller|PC [2]),
	.datab(vcc),
	.datac(\controller|PC [1]),
	.datad(\controller|PC [0]),
	.cin(gnd),
	.combout(\controller|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux2~0 .lut_mask = 16'h0A05;
defparam \controller|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N26
cycloneii_lcell_comb \controller|OPCODE[0]~feeder (
// Equation(s):
// \controller|OPCODE[0]~feeder_combout  = \controller|Mux2~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|Mux2~0_combout ),
	.cin(gnd),
	.combout(\controller|OPCODE[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|OPCODE[0]~feeder .lut_mask = 16'hFF00;
defparam \controller|OPCODE[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y34_N27
cycloneii_lcell_ff \controller|OPCODE[0] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|OPCODE[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|OPCODE[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|OPCODE [0]));

// Location: LCCOMB_X29_Y33_N4
cycloneii_lcell_comb \controller|Mux5~0 (
// Equation(s):
// \controller|Mux5~0_combout  = (\controller|OPCODE [2] & (!\controller|ADDRESS [3] & (\controller|OPCODE [1] & \controller|OPCODE [0])))

	.dataa(\controller|OPCODE [2]),
	.datab(\controller|ADDRESS [3]),
	.datac(\controller|OPCODE [1]),
	.datad(\controller|OPCODE [0]),
	.cin(gnd),
	.combout(\controller|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux5~0 .lut_mask = 16'h2000;
defparam \controller|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N0
cycloneii_lcell_comb \controller|state~19 (
// Equation(s):
// \controller|state~19_combout  = (\controller|state.s3~regout  & \controller|Mux5~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\controller|state.s3~regout ),
	.datad(\controller|Mux5~0_combout ),
	.cin(gnd),
	.combout(\controller|state~19_combout ),
	.cout());
// synopsys translate_off
defparam \controller|state~19 .lut_mask = 16'hF000;
defparam \controller|state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y33_N1
cycloneii_lcell_ff \controller|state.s11 (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|state~19_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|state.s11~regout ));

// Location: LCCOMB_X28_Y34_N20
cycloneii_lcell_comb \controller|Mux4~0 (
// Equation(s):
// \controller|Mux4~0_combout  = (!\controller|PC [1] & \controller|PC [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\controller|PC [1]),
	.datad(\controller|PC [0]),
	.cin(gnd),
	.combout(\controller|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux4~0 .lut_mask = 16'h0F00;
defparam \controller|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y34_N21
cycloneii_lcell_ff \controller|ADDRESS[1] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|Mux4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|OPCODE[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|ADDRESS [1]));

// Location: LCCOMB_X27_Y34_N0
cycloneii_lcell_comb \controller|Selector30~0 (
// Equation(s):
// \controller|Selector30~0_combout  = (\controller|state.s11~regout  & (((\controller|ADDRESS [1])))) # (!\controller|state.s11~regout  & (\controller|Add0~2_combout  & (\controller|state.s2~regout )))

	.dataa(\controller|Add0~2_combout ),
	.datab(\controller|state.s2~regout ),
	.datac(\controller|state.s11~regout ),
	.datad(\controller|ADDRESS [1]),
	.cin(gnd),
	.combout(\controller|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector30~0 .lut_mask = 16'hF808;
defparam \controller|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N10
cycloneii_lcell_comb \controller|PC[1]~2 (
// Equation(s):
// \controller|PC[1]~2_combout  = (!\rst_cpu~combout  & (((\controller|state.s11~regout ) # (\controller|state.s2~regout )) # (!\controller|state.s0~regout )))

	.dataa(\controller|state.s0~regout ),
	.datab(\rst_cpu~combout ),
	.datac(\controller|state.s11~regout ),
	.datad(\controller|state.s2~regout ),
	.cin(gnd),
	.combout(\controller|PC[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|PC[1]~2 .lut_mask = 16'h3331;
defparam \controller|PC[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y34_N1
cycloneii_lcell_ff \controller|PC[1] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|Selector30~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|PC[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [1]));

// Location: LCCOMB_X27_Y34_N8
cycloneii_lcell_comb \controller|Add0~4 (
// Equation(s):
// \controller|Add0~4_combout  = \controller|Add0~3  $ (!\controller|PC [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|PC [2]),
	.cin(\controller|Add0~3 ),
	.combout(\controller|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Add0~4 .lut_mask = 16'hF00F;
defparam \controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N4
cycloneii_lcell_comb \controller|Mux3~0 (
// Equation(s):
// \controller|Mux3~0_combout  = (\controller|PC [0] & (\controller|PC [2] $ (\controller|PC [1])))

	.dataa(\controller|PC [2]),
	.datab(vcc),
	.datac(\controller|PC [1]),
	.datad(\controller|PC [0]),
	.cin(gnd),
	.combout(\controller|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux3~0 .lut_mask = 16'h5A00;
defparam \controller|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y34_N15
cycloneii_lcell_ff \controller|ADDRESS[2] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\controller|Mux3~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|OPCODE[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|ADDRESS [2]));

// Location: LCCOMB_X27_Y34_N30
cycloneii_lcell_comb \controller|Selector29~0 (
// Equation(s):
// \controller|Selector29~0_combout  = (\controller|state.s11~regout  & (((\controller|ADDRESS [2])))) # (!\controller|state.s11~regout  & (\controller|state.s2~regout  & (\controller|Add0~4_combout )))

	.dataa(\controller|state.s11~regout ),
	.datab(\controller|state.s2~regout ),
	.datac(\controller|Add0~4_combout ),
	.datad(\controller|ADDRESS [2]),
	.cin(gnd),
	.combout(\controller|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector29~0 .lut_mask = 16'hEA40;
defparam \controller|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y34_N31
cycloneii_lcell_ff \controller|PC[2] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|Selector29~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|PC[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [2]));

// Location: LCCOMB_X28_Y34_N28
cycloneii_lcell_comb \controller|Mux1~0 (
// Equation(s):
// \controller|Mux1~0_combout  = (!\controller|PC [2] & \controller|PC [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\controller|PC [2]),
	.datad(\controller|PC [0]),
	.cin(gnd),
	.combout(\controller|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux1~0 .lut_mask = 16'h0F00;
defparam \controller|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y34_N29
cycloneii_lcell_ff \controller|OPCODE[1] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|OPCODE[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|OPCODE [1]));

// Location: LCCOMB_X27_Y33_N6
cycloneii_lcell_comb \controller|state.done~0 (
// Equation(s):
// \controller|state.done~0_combout  = (\controller|state.s3~regout  & (\controller|ADDRESS [3] & ((\controller|OPCODE [2]) # (\controller|OPCODE [1]))))

	.dataa(\controller|OPCODE [2]),
	.datab(\controller|OPCODE [1]),
	.datac(\controller|state.s3~regout ),
	.datad(\controller|ADDRESS [3]),
	.cin(gnd),
	.combout(\controller|state.done~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|state.done~0 .lut_mask = 16'hE000;
defparam \controller|state.done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N4
cycloneii_lcell_comb \controller|state.done~1 (
// Equation(s):
// \controller|state.done~1_combout  = (\controller|state.s13~regout ) # ((\controller|state.done~0_combout ) # (\controller|state.done~regout ))

	.dataa(\controller|state.s13~regout ),
	.datab(\controller|state.done~0_combout ),
	.datac(\controller|state.done~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\controller|state.done~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|state.done~1 .lut_mask = 16'hFEFE;
defparam \controller|state.done~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y33_N5
cycloneii_lcell_ff \controller|state.done (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|state.done~1_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|state.done~regout ));

// Location: LCCOMB_X27_Y33_N16
cycloneii_lcell_comb \controller|WideOr7~1 (
// Equation(s):
// \controller|WideOr7~1_combout  = (!\controller|state.done~regout  & \controller|WideOr7~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\controller|state.done~regout ),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\controller|WideOr7~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|WideOr7~1 .lut_mask = 16'h0F00;
defparam \controller|WideOr7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N10
cycloneii_lcell_comb \controller|Mux5~1 (
// Equation(s):
// \controller|Mux5~1_combout  = (!\controller|OPCODE [2] & (\controller|ADDRESS [3] & (!\controller|OPCODE [1] & \controller|OPCODE [0])))

	.dataa(\controller|OPCODE [2]),
	.datab(\controller|ADDRESS [3]),
	.datac(\controller|OPCODE [1]),
	.datad(\controller|OPCODE [0]),
	.cin(gnd),
	.combout(\controller|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux5~1 .lut_mask = 16'h0400;
defparam \controller|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N20
cycloneii_lcell_comb \controller|state~20 (
// Equation(s):
// \controller|state~20_combout  = (\controller|state.s3~regout  & \controller|Mux5~1_combout )

	.dataa(\controller|state.s3~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|Mux5~1_combout ),
	.cin(gnd),
	.combout(\controller|state~20_combout ),
	.cout());
// synopsys translate_off
defparam \controller|state~20 .lut_mask = 16'hAA00;
defparam \controller|state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y33_N21
cycloneii_lcell_ff \controller|state.s13 (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|state~20_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|state.s13~regout ));

// Location: LCCOMB_X25_Y32_N2
cycloneii_lcell_comb \controller|Selector41~1 (
// Equation(s):
// \controller|Selector41~1_combout  = (\controller|Selector41~0_combout ) # ((\controller|alu_sct_ctrl [2] & ((\controller|state.s13~regout ) # (!\controller|WideOr7~1_combout ))))

	.dataa(\controller|Selector41~0_combout ),
	.datab(\controller|WideOr7~1_combout ),
	.datac(\controller|alu_sct_ctrl [2]),
	.datad(\controller|state.s13~regout ),
	.cin(gnd),
	.combout(\controller|Selector41~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector41~1 .lut_mask = 16'hFABA;
defparam \controller|Selector41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y32_N3
cycloneii_lcell_ff \controller|alu_sct_ctrl[2] (
	.clk(\clk_cpu~combout ),
	.datain(\controller|Selector41~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst_cpu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|alu_sct_ctrl [2]));

// Location: LCCOMB_X25_Y32_N8
cycloneii_lcell_comb \controller|Selector40~0 (
// Equation(s):
// \controller|Selector40~0_combout  = (\controller|state.s12~regout ) # ((\controller|alu_sct_ctrl [3] & ((\controller|state.s13~regout ) # (!\controller|WideOr7~1_combout ))))

	.dataa(\controller|state.s12~regout ),
	.datab(\controller|WideOr7~1_combout ),
	.datac(\controller|alu_sct_ctrl [3]),
	.datad(\controller|state.s13~regout ),
	.cin(gnd),
	.combout(\controller|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector40~0 .lut_mask = 16'hFABA;
defparam \controller|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y32_N9
cycloneii_lcell_ff \controller|alu_sct_ctrl[3] (
	.clk(\clk_cpu~combout ),
	.datain(\controller|Selector40~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst_cpu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|alu_sct_ctrl [3]));

// Location: LCCOMB_X28_Y32_N24
cycloneii_lcell_comb \datapath|input_a_alu[0]~0 (
// Equation(s):
// \datapath|input_a_alu[0]~0_combout  = (\controller|alu_sct_ctrl [1]) # ((\controller|alu_sct_ctrl [2]) # (\controller|alu_sct_ctrl [3]))

	.dataa(\controller|alu_sct_ctrl [1]),
	.datab(\controller|alu_sct_ctrl [2]),
	.datac(vcc),
	.datad(\controller|alu_sct_ctrl [3]),
	.cin(gnd),
	.combout(\datapath|input_a_alu[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|input_a_alu[0]~0 .lut_mask = 16'hFFEE;
defparam \datapath|input_a_alu[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N30
cycloneii_lcell_comb \controller|Mux5~2 (
// Equation(s):
// \controller|Mux5~2_combout  = (!\controller|OPCODE [2] & (!\controller|ADDRESS [3] & (\controller|OPCODE [1] & !\controller|OPCODE [0])))

	.dataa(\controller|OPCODE [2]),
	.datab(\controller|ADDRESS [3]),
	.datac(\controller|OPCODE [1]),
	.datad(\controller|OPCODE [0]),
	.cin(gnd),
	.combout(\controller|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux5~2 .lut_mask = 16'h0010;
defparam \controller|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N22
cycloneii_lcell_comb \controller|state~21 (
// Equation(s):
// \controller|state~21_combout  = (\controller|state.s3~regout  & \controller|Mux5~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\controller|state.s3~regout ),
	.datad(\controller|Mux5~2_combout ),
	.cin(gnd),
	.combout(\controller|state~21_combout ),
	.cout());
// synopsys translate_off
defparam \controller|state~21 .lut_mask = 16'hF000;
defparam \controller|state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y33_N23
cycloneii_lcell_ff \controller|state.s6 (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|state~21_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|state.s6~regout ));

// Location: LCCOMB_X27_Y33_N8
cycloneii_lcell_comb \controller|rf_sel_ctrl[1]~0 (
// Equation(s):
// \controller|rf_sel_ctrl[1]~0_combout  = (\rst_cpu~combout ) # (\controller|state.s6~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\rst_cpu~combout ),
	.datad(\controller|state.s6~regout ),
	.cin(gnd),
	.combout(\controller|rf_sel_ctrl[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|rf_sel_ctrl[1]~0 .lut_mask = 16'hFFF0;
defparam \controller|rf_sel_ctrl[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N30
cycloneii_lcell_comb \controller|rf_sel_ctrl[1]~1 (
// Equation(s):
// \controller|rf_sel_ctrl[1]~1_combout  = (!\controller|state.s13~regout  & (!\controller|state.done~regout  & (!\controller|rf_sel_ctrl[1]~0_combout  & \controller|WideOr7~0_combout )))

	.dataa(\controller|state.s13~regout ),
	.datab(\controller|state.done~regout ),
	.datac(\controller|rf_sel_ctrl[1]~0_combout ),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\controller|rf_sel_ctrl[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|rf_sel_ctrl[1]~1 .lut_mask = 16'h0100;
defparam \controller|rf_sel_ctrl[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y33_N27
cycloneii_lcell_ff \controller|rf_sel_ctrl[1] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\controller|ADDRESS [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|rf_sel_ctrl[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|rf_sel_ctrl [1]));

// Location: LCCOMB_X25_Y32_N10
cycloneii_lcell_comb \controller|Selector42~1 (
// Equation(s):
// \controller|Selector42~1_combout  = (\controller|Selector42~0_combout ) # ((\controller|alu_sct_ctrl [1] & ((\controller|state.s13~regout ) # (!\controller|WideOr7~1_combout ))))

	.dataa(\controller|Selector42~0_combout ),
	.datab(\controller|WideOr7~1_combout ),
	.datac(\controller|alu_sct_ctrl [1]),
	.datad(\controller|state.s13~regout ),
	.cin(gnd),
	.combout(\controller|Selector42~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector42~1 .lut_mask = 16'hFABA;
defparam \controller|Selector42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y32_N11
cycloneii_lcell_ff \controller|alu_sct_ctrl[1] (
	.clk(\clk_cpu~combout ),
	.datain(\controller|Selector42~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst_cpu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|alu_sct_ctrl [1]));

// Location: LCCOMB_X28_Y32_N14
cycloneii_lcell_comb \datapath|rf_input[0]~0 (
// Equation(s):
// \datapath|rf_input[0]~0_combout  = (!\controller|alu_sct_ctrl [0] & (!\rst_cpu~combout  & (!\controller|alu_sct_ctrl [2] & !\controller|alu_sct_ctrl [3])))

	.dataa(\controller|alu_sct_ctrl [0]),
	.datab(\rst_cpu~combout ),
	.datac(\controller|alu_sct_ctrl [2]),
	.datad(\controller|alu_sct_ctrl [3]),
	.cin(gnd),
	.combout(\datapath|rf_input[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|rf_input[0]~0 .lut_mask = 16'h0001;
defparam \datapath|rf_input[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N26
cycloneii_lcell_comb \datapath|rf_input[0]~1 (
// Equation(s):
// \datapath|rf_input[0]~1_combout  = (\controller|alu_sct_ctrl [1] & \datapath|rf_input[0]~0_combout )

	.dataa(vcc),
	.datab(\controller|alu_sct_ctrl [1]),
	.datac(vcc),
	.datad(\datapath|rf_input[0]~0_combout ),
	.cin(gnd),
	.combout(\datapath|rf_input[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|rf_input[0]~1 .lut_mask = 16'hCC00;
defparam \datapath|rf_input[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y32_N27
cycloneii_lcell_ff \datapath|rf_input[0] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath|alu1|output_alu [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|rf_input[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|rf_input [0]));

// Location: LCCOMB_X27_Y33_N2
cycloneii_lcell_comb \controller|Selector39~0 (
// Equation(s):
// \controller|Selector39~0_combout  = (\controller|state.s5~regout ) # ((\controller|rf_enb_ctrl~regout  & ((\controller|state.done~regout ) # (!\controller|WideOr7~0_combout ))))

	.dataa(\controller|state.s5~regout ),
	.datab(\controller|state.done~regout ),
	.datac(\controller|rf_enb_ctrl~regout ),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\controller|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector39~0 .lut_mask = 16'hEAFA;
defparam \controller|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y33_N3
cycloneii_lcell_ff \controller|rf_enb_ctrl (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|Selector39~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst_cpu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|rf_enb_ctrl~regout ));

// Location: LCFF_X29_Y33_N13
cycloneii_lcell_ff \controller|rf_sel_ctrl[0] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\controller|ADDRESS [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|rf_sel_ctrl[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|rf_sel_ctrl [0]));

// Location: LCCOMB_X30_Y33_N20
cycloneii_lcell_comb \datapath|rf1|Mux11~0 (
// Equation(s):
// \datapath|rf1|Mux11~0_combout  = (\controller|rf_sel_ctrl [1] & (!\controller|rf_enb_ctrl~regout  & !\controller|rf_sel_ctrl [0]))

	.dataa(\controller|rf_sel_ctrl [1]),
	.datab(\controller|rf_enb_ctrl~regout ),
	.datac(vcc),
	.datad(\controller|rf_sel_ctrl [0]),
	.cin(gnd),
	.combout(\datapath|rf1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|rf1|Mux11~0 .lut_mask = 16'h0022;
defparam \datapath|rf1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y33_N21
cycloneii_lcell_ff \datapath|rf1|out2[0] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath|rf_input [0]),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|rf1|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|rf1|out2 [0]));

// Location: LCCOMB_X29_Y33_N8
cycloneii_lcell_comb \datapath|rf1|out0[0]~0 (
// Equation(s):
// \datapath|rf1|out0[0]~0_combout  = (!\controller|rf_sel_ctrl [0] & (!\controller|rf_sel_ctrl [1] & !\controller|rf_enb_ctrl~regout ))

	.dataa(\controller|rf_sel_ctrl [0]),
	.datab(\controller|rf_sel_ctrl [1]),
	.datac(vcc),
	.datad(\controller|rf_enb_ctrl~regout ),
	.cin(gnd),
	.combout(\datapath|rf1|out0[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|rf1|out0[0]~0 .lut_mask = 16'h0011;
defparam \datapath|rf1|out0[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y33_N11
cycloneii_lcell_ff \datapath|rf1|out0[0] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath|rf_input [0]),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|rf1|out0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|rf1|out0 [0]));

// Location: LCCOMB_X31_Y33_N8
cycloneii_lcell_comb \datapath|rf1|out1[0]~feeder (
// Equation(s):
// \datapath|rf1|out1[0]~feeder_combout  = \datapath|rf_input [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|rf_input [0]),
	.cin(gnd),
	.combout(\datapath|rf1|out1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|rf1|out1[0]~feeder .lut_mask = 16'hFF00;
defparam \datapath|rf1|out1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N26
cycloneii_lcell_comb \datapath|rf1|Mux11~1 (
// Equation(s):
// \datapath|rf1|Mux11~1_combout  = (\controller|rf_sel_ctrl [0] & (!\controller|rf_sel_ctrl [1] & !\controller|rf_enb_ctrl~regout ))

	.dataa(\controller|rf_sel_ctrl [0]),
	.datab(vcc),
	.datac(\controller|rf_sel_ctrl [1]),
	.datad(\controller|rf_enb_ctrl~regout ),
	.cin(gnd),
	.combout(\datapath|rf1|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|rf1|Mux11~1 .lut_mask = 16'h000A;
defparam \datapath|rf1|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y33_N9
cycloneii_lcell_ff \datapath|rf1|out1[0] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|rf1|out1[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|rf1|Mux11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|rf1|out1 [0]));

// Location: LCCOMB_X29_Y33_N10
cycloneii_lcell_comb \datapath|rf1|Mux19~0 (
// Equation(s):
// \datapath|rf1|Mux19~0_combout  = (\controller|rf_sel_ctrl [0] & ((\controller|rf_sel_ctrl [1]) # ((\datapath|rf1|out1 [0])))) # (!\controller|rf_sel_ctrl [0] & (!\controller|rf_sel_ctrl [1] & (\datapath|rf1|out0 [0])))

	.dataa(\controller|rf_sel_ctrl [0]),
	.datab(\controller|rf_sel_ctrl [1]),
	.datac(\datapath|rf1|out0 [0]),
	.datad(\datapath|rf1|out1 [0]),
	.cin(gnd),
	.combout(\datapath|rf1|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|rf1|Mux19~0 .lut_mask = 16'hBA98;
defparam \datapath|rf1|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N24
cycloneii_lcell_comb \datapath|rf1|Mux19~1 (
// Equation(s):
// \datapath|rf1|Mux19~1_combout  = (\controller|rf_sel_ctrl [1] & ((\datapath|rf1|Mux19~0_combout  & (\datapath|rf1|out3 [0])) # (!\datapath|rf1|Mux19~0_combout  & ((\datapath|rf1|out2 [0]))))) # (!\controller|rf_sel_ctrl [1] & 
// (((\datapath|rf1|Mux19~0_combout ))))

	.dataa(\datapath|rf1|out3 [0]),
	.datab(\controller|rf_sel_ctrl [1]),
	.datac(\datapath|rf1|out2 [0]),
	.datad(\datapath|rf1|Mux19~0_combout ),
	.cin(gnd),
	.combout(\datapath|rf1|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|rf1|Mux19~1 .lut_mask = 16'hBBC0;
defparam \datapath|rf1|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y33_N25
cycloneii_lcell_ff \datapath|rf1|output_rf[0] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|rf1|Mux19~1_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|rf_enb_ctrl~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|rf1|output_rf [0]));

// Location: LCCOMB_X28_Y32_N2
cycloneii_lcell_comb \datapath|Mux15~0 (
// Equation(s):
// \datapath|Mux15~0_combout  = (\datapath|input_a_alu[0]~0_combout  & (\datapath|acumulador|output_acc [0])) # (!\datapath|input_a_alu[0]~0_combout  & ((\datapath|rf1|output_rf [0])))

	.dataa(vcc),
	.datab(\datapath|acumulador|output_acc [0]),
	.datac(\datapath|input_a_alu[0]~0_combout ),
	.datad(\datapath|rf1|output_rf [0]),
	.cin(gnd),
	.combout(\datapath|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux15~0 .lut_mask = 16'hCFC0;
defparam \datapath|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N22
cycloneii_lcell_comb \datapath|input_a_alu[0]~1 (
// Equation(s):
// \datapath|input_a_alu[0]~1_combout  = (\controller|alu_sct_ctrl [1] & ((\controller|alu_sct_ctrl [3]) # (\controller|alu_sct_ctrl [0] $ (!\controller|alu_sct_ctrl [2])))) # (!\controller|alu_sct_ctrl [1] & (\controller|alu_sct_ctrl [3] $ 
// (((!\controller|alu_sct_ctrl [0] & !\controller|alu_sct_ctrl [2])))))

	.dataa(\controller|alu_sct_ctrl [0]),
	.datab(\controller|alu_sct_ctrl [2]),
	.datac(\controller|alu_sct_ctrl [3]),
	.datad(\controller|alu_sct_ctrl [1]),
	.cin(gnd),
	.combout(\datapath|input_a_alu[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|input_a_alu[0]~1 .lut_mask = 16'hF9E1;
defparam \datapath|input_a_alu[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N4
cycloneii_lcell_comb \datapath|input_a_alu[0]~2 (
// Equation(s):
// \datapath|input_a_alu[0]~2_combout  = (!\rst_cpu~combout  & !\datapath|input_a_alu[0]~1_combout )

	.dataa(vcc),
	.datab(\rst_cpu~combout ),
	.datac(vcc),
	.datad(\datapath|input_a_alu[0]~1_combout ),
	.cin(gnd),
	.combout(\datapath|input_a_alu[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|input_a_alu[0]~2 .lut_mask = 16'h0033;
defparam \datapath|input_a_alu[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y32_N3
cycloneii_lcell_ff \datapath|input_a_alu[0] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|Mux15~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|input_a_alu[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|input_a_alu [0]));

// Location: LCCOMB_X25_Y32_N24
cycloneii_lcell_comb \controller|Selector43~1 (
// Equation(s):
// \controller|Selector43~1_combout  = (\controller|Selector43~0_combout ) # ((\controller|alu_sct_ctrl [0] & ((\controller|state.s13~regout ) # (!\controller|WideOr7~1_combout ))))

	.dataa(\controller|Selector43~0_combout ),
	.datab(\controller|WideOr7~1_combout ),
	.datac(\controller|alu_sct_ctrl [0]),
	.datad(\controller|state.s13~regout ),
	.cin(gnd),
	.combout(\controller|Selector43~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector43~1 .lut_mask = 16'hFABA;
defparam \controller|Selector43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y32_N25
cycloneii_lcell_ff \controller|alu_sct_ctrl[0] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|Selector43~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst_cpu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|alu_sct_ctrl [0]));

// Location: LCCOMB_X25_Y32_N16
cycloneii_lcell_comb \datapath|alu1|output_alu[0]~0 (
// Equation(s):
// \datapath|alu1|output_alu[0]~0_combout  = (\controller|alu_sct_ctrl [2] & ((\controller|alu_sct_ctrl [0]) # (\controller|alu_sct_ctrl [1])))

	.dataa(vcc),
	.datab(\controller|alu_sct_ctrl [2]),
	.datac(\controller|alu_sct_ctrl [0]),
	.datad(\controller|alu_sct_ctrl [1]),
	.cin(gnd),
	.combout(\datapath|alu1|output_alu[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|output_alu[0]~0 .lut_mask = 16'hCCC0;
defparam \datapath|alu1|output_alu[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N16
cycloneii_lcell_comb \datapath|alu1|output_alu[0]~4 (
// Equation(s):
// \datapath|alu1|output_alu[0]~4_combout  = (\controller|alu_sct_ctrl [1]) # (!\controller|alu_sct_ctrl [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\controller|alu_sct_ctrl [1]),
	.datad(\controller|alu_sct_ctrl [2]),
	.cin(gnd),
	.combout(\datapath|alu1|output_alu[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|output_alu[0]~4 .lut_mask = 16'hF0FF;
defparam \datapath|alu1|output_alu[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N24
cycloneii_lcell_comb \controller|Selector32~0 (
// Equation(s):
// \controller|Selector32~0_combout  = (\controller|state.s6~regout  & (((\controller|ADDRESS [3])))) # (!\controller|state.s6~regout  & (\controller|state.s0~regout  & (\controller|imm [3])))

	.dataa(\controller|state.s0~regout ),
	.datab(\controller|state.s6~regout ),
	.datac(\controller|imm [3]),
	.datad(\controller|ADDRESS [3]),
	.cin(gnd),
	.combout(\controller|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector32~0 .lut_mask = 16'hEC20;
defparam \controller|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y33_N25
cycloneii_lcell_ff \controller|imm[3] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|Selector32~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst_cpu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|imm [3]));

// Location: LCCOMB_X28_Y32_N18
cycloneii_lcell_comb \datapath|input_b_alu[3]~0 (
// Equation(s):
// \datapath|input_b_alu[3]~0_combout  = (\controller|alu_sct_ctrl [0]) # ((\controller|alu_sct_ctrl [2]) # (!\controller|alu_sct_ctrl [1]))

	.dataa(\controller|alu_sct_ctrl [0]),
	.datab(\controller|alu_sct_ctrl [2]),
	.datac(vcc),
	.datad(\controller|alu_sct_ctrl [1]),
	.cin(gnd),
	.combout(\datapath|input_b_alu[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|input_b_alu[3]~0 .lut_mask = 16'hEEFF;
defparam \datapath|input_b_alu[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N20
cycloneii_lcell_comb \datapath|Mux0~0 (
// Equation(s):
// \datapath|Mux0~0_combout  = (\datapath|input_b_alu[3]~0_combout  & (\datapath|rf1|output_rf [3])) # (!\datapath|input_b_alu[3]~0_combout  & ((\controller|imm [3])))

	.dataa(\datapath|rf1|output_rf [3]),
	.datab(vcc),
	.datac(\controller|imm [3]),
	.datad(\datapath|input_b_alu[3]~0_combout ),
	.cin(gnd),
	.combout(\datapath|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux0~0 .lut_mask = 16'hAAF0;
defparam \datapath|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N0
cycloneii_lcell_comb \datapath|acc_input[0]~0 (
// Equation(s):
// \datapath|acc_input[0]~0_combout  = (\rst_cpu~combout ) # ((\controller|alu_sct_ctrl [0] & (\controller|alu_sct_ctrl [2] $ (!\controller|alu_sct_ctrl [1]))))

	.dataa(\controller|alu_sct_ctrl [0]),
	.datab(\rst_cpu~combout ),
	.datac(\controller|alu_sct_ctrl [2]),
	.datad(\controller|alu_sct_ctrl [1]),
	.cin(gnd),
	.combout(\datapath|acc_input[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|acc_input[0]~0 .lut_mask = 16'hECCE;
defparam \datapath|acc_input[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N30
cycloneii_lcell_comb \datapath|acc_input[0]~1 (
// Equation(s):
// \datapath|acc_input[0]~1_combout  = (!\controller|alu_sct_ctrl [3] & !\datapath|acc_input[0]~0_combout )

	.dataa(vcc),
	.datab(\controller|alu_sct_ctrl [3]),
	.datac(vcc),
	.datad(\datapath|acc_input[0]~0_combout ),
	.cin(gnd),
	.combout(\datapath|acc_input[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|acc_input[0]~1 .lut_mask = 16'h0033;
defparam \datapath|acc_input[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y32_N21
cycloneii_lcell_ff \datapath|input_b_alu[3] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|acc_input[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|input_b_alu [3]));

// Location: LCCOMB_X27_Y33_N12
cycloneii_lcell_comb \controller|Selector34~0 (
// Equation(s):
// \controller|Selector34~0_combout  = (\controller|state.s6~regout  & (((\controller|ADDRESS [1])))) # (!\controller|state.s6~regout  & (\controller|state.s0~regout  & (\controller|imm [1])))

	.dataa(\controller|state.s0~regout ),
	.datab(\controller|state.s6~regout ),
	.datac(\controller|imm [1]),
	.datad(\controller|ADDRESS [1]),
	.cin(gnd),
	.combout(\controller|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector34~0 .lut_mask = 16'hEC20;
defparam \controller|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y33_N13
cycloneii_lcell_ff \controller|imm[1] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|Selector34~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst_cpu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|imm [1]));

// Location: LCCOMB_X28_Y32_N16
cycloneii_lcell_comb \datapath|Mux2~0 (
// Equation(s):
// \datapath|Mux2~0_combout  = (\datapath|input_b_alu[3]~0_combout  & (\datapath|rf1|output_rf [1])) # (!\datapath|input_b_alu[3]~0_combout  & ((\controller|imm [1])))

	.dataa(\datapath|rf1|output_rf [1]),
	.datab(vcc),
	.datac(\controller|imm [1]),
	.datad(\datapath|input_b_alu[3]~0_combout ),
	.cin(gnd),
	.combout(\datapath|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux2~0 .lut_mask = 16'hAAF0;
defparam \datapath|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y32_N17
cycloneii_lcell_ff \datapath|input_b_alu[1] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|Mux2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|acc_input[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|input_b_alu [1]));

// Location: LCCOMB_X24_Y31_N4
cycloneii_lcell_comb \datapath|alu1|soma|comb~110 (
// Equation(s):
// \datapath|alu1|soma|comb~110_combout  = (!\datapath|input_b_alu [2] & (!\datapath|input_b_alu [1] & \datapath|input_b_alu [3]))

	.dataa(\datapath|input_b_alu [2]),
	.datab(vcc),
	.datac(\datapath|input_b_alu [1]),
	.datad(\datapath|input_b_alu [3]),
	.cin(gnd),
	.combout(\datapath|alu1|soma|comb~110_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|comb~110 .lut_mask = 16'h0500;
defparam \datapath|alu1|soma|comb~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N8
cycloneii_lcell_comb \datapath|alu1|subtracao|n1[3] (
// Equation(s):
// \datapath|alu1|subtracao|n1 [3] = (\datapath|input_b_alu [3] & ((\datapath|alu1|soma|comb~110_combout ) # (\datapath|alu1|subtracao|n1 [3])))

	.dataa(vcc),
	.datab(\datapath|input_b_alu [3]),
	.datac(\datapath|alu1|soma|comb~110_combout ),
	.datad(\datapath|alu1|subtracao|n1 [3]),
	.cin(gnd),
	.combout(\datapath|alu1|subtracao|n1 [3]),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|subtracao|n1[3] .lut_mask = 16'hCCC0;
defparam \datapath|alu1|subtracao|n1[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N18
cycloneii_lcell_comb \datapath|alu1|soma|comb~108 (
// Equation(s):
// \datapath|alu1|soma|comb~108_combout  = (!\datapath|input_b_alu [2] & ((!\datapath|input_b_alu [3]) # (!\datapath|input_b_alu [1])))

	.dataa(\datapath|input_b_alu [2]),
	.datab(vcc),
	.datac(\datapath|input_b_alu [1]),
	.datad(\datapath|input_b_alu [3]),
	.cin(gnd),
	.combout(\datapath|alu1|soma|comb~108_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|comb~108 .lut_mask = 16'h0555;
defparam \datapath|alu1|soma|comb~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N2
cycloneii_lcell_comb \datapath|alu1|subtracao|r[2]~1 (
// Equation(s):
// \datapath|alu1|subtracao|r[2]~1_combout  = (\datapath|alu1|subtracao|res[2]~4_combout  & !\datapath|alu1|subtracao|res[3]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|alu1|subtracao|res[2]~4_combout ),
	.datad(\datapath|alu1|subtracao|res[3]~6_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|subtracao|r[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|subtracao|r[2]~1 .lut_mask = 16'h00F0;
defparam \datapath|alu1|subtracao|r[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N2
cycloneii_lcell_comb \datapath|alu1|soma|comb~104 (
// Equation(s):
// \datapath|alu1|soma|comb~104_combout  = (!\datapath|input_b_alu [1] & ((!\datapath|input_b_alu [3]) # (!\datapath|input_b_alu [2])))

	.dataa(\datapath|input_b_alu [2]),
	.datab(vcc),
	.datac(\datapath|input_b_alu [1]),
	.datad(\datapath|input_b_alu [3]),
	.cin(gnd),
	.combout(\datapath|alu1|soma|comb~104_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|comb~104 .lut_mask = 16'h050F;
defparam \datapath|alu1|soma|comb~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N20
cycloneii_lcell_comb \datapath|alu1|soma|n1[1]~0 (
// Equation(s):
// \datapath|alu1|soma|n1[1]~0_combout  = (\datapath|input_b_alu [1] & !\datapath|input_b_alu [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|input_b_alu [1]),
	.datad(\datapath|input_b_alu [3]),
	.cin(gnd),
	.combout(\datapath|alu1|soma|n1[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|n1[1]~0 .lut_mask = 16'h00F0;
defparam \datapath|alu1|soma|n1[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N30
cycloneii_lcell_comb \datapath|alu1|subtracao|n1[1] (
// Equation(s):
// \datapath|alu1|subtracao|n1 [1] = (!\datapath|alu1|soma|comb~104_combout  & ((\datapath|alu1|soma|n1[1]~0_combout ) # (\datapath|alu1|subtracao|n1 [1])))

	.dataa(vcc),
	.datab(\datapath|alu1|soma|comb~104_combout ),
	.datac(\datapath|alu1|soma|n1[1]~0_combout ),
	.datad(\datapath|alu1|subtracao|n1 [1]),
	.cin(gnd),
	.combout(\datapath|alu1|subtracao|n1 [1]),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|subtracao|n1[1] .lut_mask = 16'h3330;
defparam \datapath|alu1|subtracao|n1[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N8
cycloneii_lcell_comb \datapath|Mux3~0 (
// Equation(s):
// \datapath|Mux3~0_combout  = (\datapath|input_b_alu[3]~0_combout  & ((\datapath|rf1|output_rf [0]))) # (!\datapath|input_b_alu[3]~0_combout  & (\controller|imm [0]))

	.dataa(\controller|imm [0]),
	.datab(\datapath|rf1|output_rf [0]),
	.datac(vcc),
	.datad(\datapath|input_b_alu[3]~0_combout ),
	.cin(gnd),
	.combout(\datapath|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux3~0 .lut_mask = 16'hCCAA;
defparam \datapath|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y32_N9
cycloneii_lcell_ff \datapath|input_b_alu[0] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|acc_input[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|input_b_alu [0]));

// Location: LCCOMB_X24_Y31_N24
cycloneii_lcell_comb \datapath|alu1|soma|comb~102 (
// Equation(s):
// \datapath|alu1|soma|comb~102_combout  = (!\datapath|input_b_alu [0] & (((!\datapath|input_b_alu [2] & !\datapath|input_b_alu [1])) # (!\datapath|input_b_alu [3])))

	.dataa(\datapath|input_b_alu [2]),
	.datab(\datapath|input_b_alu [1]),
	.datac(\datapath|input_b_alu [0]),
	.datad(\datapath|input_b_alu [3]),
	.cin(gnd),
	.combout(\datapath|alu1|soma|comb~102_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|comb~102 .lut_mask = 16'h010F;
defparam \datapath|alu1|soma|comb~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N12
cycloneii_lcell_comb \datapath|alu1|subtracao|n1[0] (
// Equation(s):
// \datapath|alu1|subtracao|n1 [0] = (!\datapath|alu1|soma|comb~102_combout  & ((\datapath|alu1|soma|comb~106_combout ) # (\datapath|alu1|subtracao|n1 [0])))

	.dataa(\datapath|alu1|soma|comb~106_combout ),
	.datab(vcc),
	.datac(\datapath|alu1|soma|comb~102_combout ),
	.datad(\datapath|alu1|subtracao|n1 [0]),
	.cin(gnd),
	.combout(\datapath|alu1|subtracao|n1 [0]),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|subtracao|n1[0] .lut_mask = 16'h0F0A;
defparam \datapath|alu1|subtracao|n1[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N16
cycloneii_lcell_comb \datapath|alu1|subtracao|res[0]~0 (
// Equation(s):
// \datapath|alu1|subtracao|res[0]~0_combout  = (\datapath|alu1|subtracao|n2 [0] & (\datapath|alu1|subtracao|n1 [0] $ (VCC))) # (!\datapath|alu1|subtracao|n2 [0] & ((\datapath|alu1|subtracao|n1 [0]) # (GND)))
// \datapath|alu1|subtracao|res[0]~1  = CARRY((\datapath|alu1|subtracao|n1 [0]) # (!\datapath|alu1|subtracao|n2 [0]))

	.dataa(\datapath|alu1|subtracao|n2 [0]),
	.datab(\datapath|alu1|subtracao|n1 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|alu1|subtracao|res[0]~0_combout ),
	.cout(\datapath|alu1|subtracao|res[0]~1 ));
// synopsys translate_off
defparam \datapath|alu1|subtracao|res[0]~0 .lut_mask = 16'h66DD;
defparam \datapath|alu1|subtracao|res[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N18
cycloneii_lcell_comb \datapath|alu1|subtracao|res[1]~2 (
// Equation(s):
// \datapath|alu1|subtracao|res[1]~2_combout  = (\datapath|alu1|subtracao|n2 [1] & ((\datapath|alu1|subtracao|n1 [1] & (!\datapath|alu1|subtracao|res[0]~1 )) # (!\datapath|alu1|subtracao|n1 [1] & ((\datapath|alu1|subtracao|res[0]~1 ) # (GND))))) # 
// (!\datapath|alu1|subtracao|n2 [1] & ((\datapath|alu1|subtracao|n1 [1] & (\datapath|alu1|subtracao|res[0]~1  & VCC)) # (!\datapath|alu1|subtracao|n1 [1] & (!\datapath|alu1|subtracao|res[0]~1 ))))
// \datapath|alu1|subtracao|res[1]~3  = CARRY((\datapath|alu1|subtracao|n2 [1] & ((!\datapath|alu1|subtracao|res[0]~1 ) # (!\datapath|alu1|subtracao|n1 [1]))) # (!\datapath|alu1|subtracao|n2 [1] & (!\datapath|alu1|subtracao|n1 [1] & 
// !\datapath|alu1|subtracao|res[0]~1 )))

	.dataa(\datapath|alu1|subtracao|n2 [1]),
	.datab(\datapath|alu1|subtracao|n1 [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|alu1|subtracao|res[0]~1 ),
	.combout(\datapath|alu1|subtracao|res[1]~2_combout ),
	.cout(\datapath|alu1|subtracao|res[1]~3 ));
// synopsys translate_off
defparam \datapath|alu1|subtracao|res[1]~2 .lut_mask = 16'h692B;
defparam \datapath|alu1|subtracao|res[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N0
cycloneii_lcell_comb \datapath|alu1|subtracao|comb~3 (
// Equation(s):
// \datapath|alu1|subtracao|comb~3_combout  = (!\datapath|alu1|subtracao|res[2]~4_combout  & ((!\datapath|alu1|subtracao|res[1]~2_combout ) # (!\datapath|alu1|subtracao|res[3]~6_combout )))

	.dataa(vcc),
	.datab(\datapath|alu1|subtracao|res[3]~6_combout ),
	.datac(\datapath|alu1|subtracao|res[2]~4_combout ),
	.datad(\datapath|alu1|subtracao|res[1]~2_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|subtracao|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|subtracao|comb~3 .lut_mask = 16'h030F;
defparam \datapath|alu1|subtracao|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N30
cycloneii_lcell_comb \datapath|alu1|subtracao|r[2] (
// Equation(s):
// \datapath|alu1|subtracao|r [2] = (!\datapath|alu1|subtracao|comb~3_combout  & ((\datapath|alu1|subtracao|r[2]~1_combout ) # (\datapath|alu1|subtracao|r [2])))

	.dataa(vcc),
	.datab(\datapath|alu1|subtracao|r[2]~1_combout ),
	.datac(\datapath|alu1|subtracao|comb~3_combout ),
	.datad(\datapath|alu1|subtracao|r [2]),
	.cin(gnd),
	.combout(\datapath|alu1|subtracao|r [2]),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|subtracao|r[2] .lut_mask = 16'h0F0C;
defparam \datapath|alu1|subtracao|r[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N28
cycloneii_lcell_comb \datapath|alu1|output_alu[0]~1 (
// Equation(s):
// \datapath|alu1|output_alu[0]~1_combout  = ((\controller|alu_sct_ctrl [1]) # (!\controller|alu_sct_ctrl [3])) # (!\controller|alu_sct_ctrl [0])

	.dataa(\controller|alu_sct_ctrl [0]),
	.datab(vcc),
	.datac(\controller|alu_sct_ctrl [3]),
	.datad(\controller|alu_sct_ctrl [1]),
	.cin(gnd),
	.combout(\datapath|alu1|output_alu[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|output_alu[0]~1 .lut_mask = 16'hFF5F;
defparam \datapath|alu1|output_alu[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N30
cycloneii_lcell_comb \datapath|alu1|output_alu[0]~2 (
// Equation(s):
// \datapath|alu1|output_alu[0]~2_combout  = (\controller|alu_sct_ctrl [1]) # ((!\controller|alu_sct_ctrl [0] & !\controller|alu_sct_ctrl [3]))

	.dataa(\controller|alu_sct_ctrl [0]),
	.datab(vcc),
	.datac(\controller|alu_sct_ctrl [3]),
	.datad(\controller|alu_sct_ctrl [1]),
	.cin(gnd),
	.combout(\datapath|alu1|output_alu[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|output_alu[0]~2 .lut_mask = 16'hFF05;
defparam \datapath|alu1|output_alu[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N0
cycloneii_lcell_comb \datapath|alu1|output_alu[0]~3 (
// Equation(s):
// \datapath|alu1|output_alu[0]~3_combout  = ((\controller|alu_sct_ctrl [3] & !\controller|alu_sct_ctrl [1])) # (!\controller|alu_sct_ctrl [0])

	.dataa(\controller|alu_sct_ctrl [0]),
	.datab(vcc),
	.datac(\controller|alu_sct_ctrl [3]),
	.datad(\controller|alu_sct_ctrl [1]),
	.cin(gnd),
	.combout(\datapath|alu1|output_alu[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|output_alu[0]~3 .lut_mask = 16'h55F5;
defparam \datapath|alu1|output_alu[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N30
cycloneii_lcell_comb \datapath|alu1|Mux1~0 (
// Equation(s):
// \datapath|alu1|Mux1~0_combout  = (\datapath|alu1|output_alu[0]~3_combout  & (((\datapath|input_b_alu [2]) # (!\datapath|alu1|output_alu[0]~2_combout )))) # (!\datapath|alu1|output_alu[0]~3_combout  & (\datapath|alu1|soma|r [2] & 
// ((\datapath|alu1|output_alu[0]~2_combout ))))

	.dataa(\datapath|alu1|soma|r [2]),
	.datab(\datapath|input_b_alu [2]),
	.datac(\datapath|alu1|output_alu[0]~3_combout ),
	.datad(\datapath|alu1|output_alu[0]~2_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux1~0 .lut_mask = 16'hCAF0;
defparam \datapath|alu1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N20
cycloneii_lcell_comb \datapath|alu1|Mux1~1 (
// Equation(s):
// \datapath|alu1|Mux1~1_combout  = \datapath|alu1|Mux1~0_combout  $ (((\datapath|input_a_alu [2] & (\datapath|alu1|output_alu[0]~1_combout  & !\datapath|alu1|output_alu[0]~2_combout ))))

	.dataa(\datapath|input_a_alu [2]),
	.datab(\datapath|alu1|output_alu[0]~1_combout ),
	.datac(\datapath|alu1|output_alu[0]~2_combout ),
	.datad(\datapath|alu1|Mux1~0_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux1~1 .lut_mask = 16'hF708;
defparam \datapath|alu1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N2
cycloneii_lcell_comb \datapath|alu1|Mux1~2 (
// Equation(s):
// \datapath|alu1|Mux1~2_combout  = (\datapath|alu1|output_alu[0]~0_combout  & (((\datapath|alu1|output_alu[0]~4_combout )))) # (!\datapath|alu1|output_alu[0]~0_combout  & ((\datapath|alu1|output_alu[0]~4_combout  & ((\datapath|alu1|Mux1~1_combout ))) # 
// (!\datapath|alu1|output_alu[0]~4_combout  & (\datapath|alu1|subtracao|r [2]))))

	.dataa(\datapath|alu1|output_alu[0]~0_combout ),
	.datab(\datapath|alu1|subtracao|r [2]),
	.datac(\datapath|alu1|Mux1~1_combout ),
	.datad(\datapath|alu1|output_alu[0]~4_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux1~2 .lut_mask = 16'hFA44;
defparam \datapath|alu1|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N24
cycloneii_lcell_comb \datapath|alu1|Mux1~3 (
// Equation(s):
// \datapath|alu1|Mux1~3_combout  = (\datapath|input_a_alu [2] & ((\datapath|alu1|Mux1~2_combout ) # ((\datapath|input_b_alu [2] & \datapath|alu1|output_alu[0]~0_combout )))) # (!\datapath|input_a_alu [2] & (\datapath|alu1|Mux1~2_combout  & 
// ((\datapath|input_b_alu [2]) # (!\datapath|alu1|output_alu[0]~0_combout ))))

	.dataa(\datapath|input_a_alu [2]),
	.datab(\datapath|input_b_alu [2]),
	.datac(\datapath|alu1|output_alu[0]~0_combout ),
	.datad(\datapath|alu1|Mux1~2_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux1~3 .lut_mask = 16'hEF80;
defparam \datapath|alu1|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N22
cycloneii_lcell_comb \datapath|alu1|output_alu[0]~5 (
// Equation(s):
// \datapath|alu1|output_alu[0]~5_combout  = (\controller|alu_sct_ctrl [1] & (!\controller|alu_sct_ctrl [3] & ((!\controller|alu_sct_ctrl [2]) # (!\controller|alu_sct_ctrl [0])))) # (!\controller|alu_sct_ctrl [1] & (((!\controller|alu_sct_ctrl [2])) # 
// (!\controller|alu_sct_ctrl [3])))

	.dataa(\controller|alu_sct_ctrl [1]),
	.datab(\controller|alu_sct_ctrl [3]),
	.datac(\controller|alu_sct_ctrl [0]),
	.datad(\controller|alu_sct_ctrl [2]),
	.cin(gnd),
	.combout(\datapath|alu1|output_alu[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|output_alu[0]~5 .lut_mask = 16'h1377;
defparam \datapath|alu1|output_alu[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y32_N25
cycloneii_lcell_ff \datapath|alu1|output_alu[2] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|alu1|Mux1~3_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|alu1|output_alu[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|alu1|output_alu [2]));

// Location: LCCOMB_X29_Y32_N22
cycloneii_lcell_comb \datapath|rf_input[2]~feeder (
// Equation(s):
// \datapath|rf_input[2]~feeder_combout  = \datapath|alu1|output_alu [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|alu1|output_alu [2]),
	.cin(gnd),
	.combout(\datapath|rf_input[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|rf_input[2]~feeder .lut_mask = 16'hFF00;
defparam \datapath|rf_input[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y32_N23
cycloneii_lcell_ff \datapath|rf_input[2] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|rf_input[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|rf_input[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|rf_input [2]));

// Location: LCFF_X29_Y33_N1
cycloneii_lcell_ff \datapath|rf1|out0[2] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath|rf_input [2]),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|rf1|out0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|rf1|out0 [2]));

// Location: LCCOMB_X31_Y33_N20
cycloneii_lcell_comb \datapath|rf1|out1[2]~feeder (
// Equation(s):
// \datapath|rf1|out1[2]~feeder_combout  = \datapath|rf_input [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|rf_input [2]),
	.cin(gnd),
	.combout(\datapath|rf1|out1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|rf1|out1[2]~feeder .lut_mask = 16'hFF00;
defparam \datapath|rf1|out1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y33_N21
cycloneii_lcell_ff \datapath|rf1|out1[2] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|rf1|out1[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|rf1|Mux11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|rf1|out1 [2]));

// Location: LCCOMB_X29_Y33_N0
cycloneii_lcell_comb \datapath|rf1|Mux17~0 (
// Equation(s):
// \datapath|rf1|Mux17~0_combout  = (\controller|rf_sel_ctrl [0] & ((\controller|rf_sel_ctrl [1]) # ((\datapath|rf1|out1 [2])))) # (!\controller|rf_sel_ctrl [0] & (!\controller|rf_sel_ctrl [1] & (\datapath|rf1|out0 [2])))

	.dataa(\controller|rf_sel_ctrl [0]),
	.datab(\controller|rf_sel_ctrl [1]),
	.datac(\datapath|rf1|out0 [2]),
	.datad(\datapath|rf1|out1 [2]),
	.cin(gnd),
	.combout(\datapath|rf1|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|rf1|Mux17~0 .lut_mask = 16'hBA98;
defparam \datapath|rf1|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y33_N29
cycloneii_lcell_ff \datapath|rf1|out2[2] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath|rf_input [2]),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|rf1|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|rf1|out2 [2]));

// Location: LCCOMB_X30_Y33_N12
cycloneii_lcell_comb \datapath|rf1|Mux17~1 (
// Equation(s):
// \datapath|rf1|Mux17~1_combout  = (\controller|rf_sel_ctrl [1] & ((\datapath|rf1|Mux17~0_combout  & (\datapath|rf1|out3 [2])) # (!\datapath|rf1|Mux17~0_combout  & ((\datapath|rf1|out2 [2]))))) # (!\controller|rf_sel_ctrl [1] & 
// (((\datapath|rf1|Mux17~0_combout ))))

	.dataa(\datapath|rf1|out3 [2]),
	.datab(\controller|rf_sel_ctrl [1]),
	.datac(\datapath|rf1|Mux17~0_combout ),
	.datad(\datapath|rf1|out2 [2]),
	.cin(gnd),
	.combout(\datapath|rf1|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|rf1|Mux17~1 .lut_mask = 16'hBCB0;
defparam \datapath|rf1|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y33_N13
cycloneii_lcell_ff \datapath|rf1|output_rf[2] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|rf1|Mux17~1_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|rf_enb_ctrl~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|rf1|output_rf [2]));

// Location: LCCOMB_X27_Y33_N22
cycloneii_lcell_comb \controller|Selector33~0 (
// Equation(s):
// \controller|Selector33~0_combout  = (\controller|state.s6~regout  & (\controller|ADDRESS [2])) # (!\controller|state.s6~regout  & (((\controller|imm [2] & \controller|state.s0~regout ))))

	.dataa(\controller|ADDRESS [2]),
	.datab(\controller|state.s6~regout ),
	.datac(\controller|imm [2]),
	.datad(\controller|state.s0~regout ),
	.cin(gnd),
	.combout(\controller|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector33~0 .lut_mask = 16'hB888;
defparam \controller|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y33_N23
cycloneii_lcell_ff \controller|imm[2] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|Selector33~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst_cpu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|imm [2]));

// Location: LCCOMB_X28_Y32_N28
cycloneii_lcell_comb \datapath|Mux1~0 (
// Equation(s):
// \datapath|Mux1~0_combout  = (\datapath|input_b_alu[3]~0_combout  & (\datapath|rf1|output_rf [2])) # (!\datapath|input_b_alu[3]~0_combout  & ((\controller|imm [2])))

	.dataa(vcc),
	.datab(\datapath|rf1|output_rf [2]),
	.datac(\controller|imm [2]),
	.datad(\datapath|input_b_alu[3]~0_combout ),
	.cin(gnd),
	.combout(\datapath|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux1~0 .lut_mask = 16'hCCF0;
defparam \datapath|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y32_N29
cycloneii_lcell_ff \datapath|input_b_alu[2] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|acc_input[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|input_b_alu [2]));

// Location: LCCOMB_X24_Y31_N14
cycloneii_lcell_comb \datapath|alu1|soma|n1[2]~1 (
// Equation(s):
// \datapath|alu1|soma|n1[2]~1_combout  = (\datapath|input_b_alu [2] & !\datapath|input_b_alu [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|input_b_alu [2]),
	.datad(\datapath|input_b_alu [3]),
	.cin(gnd),
	.combout(\datapath|alu1|soma|n1[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|n1[2]~1 .lut_mask = 16'h00F0;
defparam \datapath|alu1|soma|n1[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N22
cycloneii_lcell_comb \datapath|alu1|subtracao|n1[2] (
// Equation(s):
// \datapath|alu1|subtracao|n1 [2] = (!\datapath|alu1|soma|comb~108_combout  & ((\datapath|alu1|soma|n1[2]~1_combout ) # (\datapath|alu1|subtracao|n1 [2])))

	.dataa(vcc),
	.datab(\datapath|alu1|soma|comb~108_combout ),
	.datac(\datapath|alu1|soma|n1[2]~1_combout ),
	.datad(\datapath|alu1|subtracao|n1 [2]),
	.cin(gnd),
	.combout(\datapath|alu1|subtracao|n1 [2]),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|subtracao|n1[2] .lut_mask = 16'h3330;
defparam \datapath|alu1|subtracao|n1[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N20
cycloneii_lcell_comb \datapath|alu1|subtracao|res[2]~4 (
// Equation(s):
// \datapath|alu1|subtracao|res[2]~4_combout  = ((\datapath|alu1|subtracao|n2 [2] $ (\datapath|alu1|subtracao|n1 [2] $ (\datapath|alu1|subtracao|res[1]~3 )))) # (GND)
// \datapath|alu1|subtracao|res[2]~5  = CARRY((\datapath|alu1|subtracao|n2 [2] & (\datapath|alu1|subtracao|n1 [2] & !\datapath|alu1|subtracao|res[1]~3 )) # (!\datapath|alu1|subtracao|n2 [2] & ((\datapath|alu1|subtracao|n1 [2]) # 
// (!\datapath|alu1|subtracao|res[1]~3 ))))

	.dataa(\datapath|alu1|subtracao|n2 [2]),
	.datab(\datapath|alu1|subtracao|n1 [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|alu1|subtracao|res[1]~3 ),
	.combout(\datapath|alu1|subtracao|res[2]~4_combout ),
	.cout(\datapath|alu1|subtracao|res[2]~5 ));
// synopsys translate_off
defparam \datapath|alu1|subtracao|res[2]~4 .lut_mask = 16'h964D;
defparam \datapath|alu1|subtracao|res[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N8
cycloneii_lcell_comb \datapath|alu1|subtracao|r[3]~2 (
// Equation(s):
// \datapath|alu1|subtracao|r[3]~2_combout  = (\datapath|alu1|subtracao|res[2]~4_combout ) # (\datapath|alu1|subtracao|res[1]~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|alu1|subtracao|res[2]~4_combout ),
	.datad(\datapath|alu1|subtracao|res[1]~2_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|subtracao|r[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|subtracao|r[3]~2 .lut_mask = 16'hFFF0;
defparam \datapath|alu1|subtracao|r[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N28
cycloneii_lcell_comb \datapath|alu1|subtracao|r[3] (
// Equation(s):
// \datapath|alu1|subtracao|r [3] = (\datapath|alu1|subtracao|res[3]~6_combout  & ((\datapath|alu1|subtracao|r [3]) # (!\datapath|alu1|subtracao|r[3]~2_combout )))

	.dataa(vcc),
	.datab(\datapath|alu1|subtracao|res[3]~6_combout ),
	.datac(\datapath|alu1|subtracao|r[3]~2_combout ),
	.datad(\datapath|alu1|subtracao|r [3]),
	.cin(gnd),
	.combout(\datapath|alu1|subtracao|r [3]),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|subtracao|r[3] .lut_mask = 16'hCC0C;
defparam \datapath|alu1|subtracao|r[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N4
cycloneii_lcell_comb \datapath|alu1|Mux0~0 (
// Equation(s):
// \datapath|alu1|Mux0~0_combout  = (\datapath|alu1|output_alu[0]~3_combout  & (((\datapath|input_b_alu [3]) # (!\datapath|alu1|output_alu[0]~2_combout )))) # (!\datapath|alu1|output_alu[0]~3_combout  & (\datapath|alu1|soma|r [3] & 
// ((\datapath|alu1|output_alu[0]~2_combout ))))

	.dataa(\datapath|alu1|soma|r [3]),
	.datab(\datapath|input_b_alu [3]),
	.datac(\datapath|alu1|output_alu[0]~3_combout ),
	.datad(\datapath|alu1|output_alu[0]~2_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux0~0 .lut_mask = 16'hCAF0;
defparam \datapath|alu1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N6
cycloneii_lcell_comb \datapath|alu1|Mux0~1 (
// Equation(s):
// \datapath|alu1|Mux0~1_combout  = \datapath|alu1|Mux0~0_combout  $ (((\datapath|input_a_alu [3] & (!\datapath|alu1|output_alu[0]~2_combout  & \datapath|alu1|output_alu[0]~1_combout ))))

	.dataa(\datapath|input_a_alu [3]),
	.datab(\datapath|alu1|output_alu[0]~2_combout ),
	.datac(\datapath|alu1|Mux0~0_combout ),
	.datad(\datapath|alu1|output_alu[0]~1_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux0~1 .lut_mask = 16'hD2F0;
defparam \datapath|alu1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N28
cycloneii_lcell_comb \datapath|alu1|Mux0~2 (
// Equation(s):
// \datapath|alu1|Mux0~2_combout  = (\datapath|alu1|output_alu[0]~0_combout  & (\datapath|alu1|output_alu[0]~4_combout )) # (!\datapath|alu1|output_alu[0]~0_combout  & ((\datapath|alu1|output_alu[0]~4_combout  & ((\datapath|alu1|Mux0~1_combout ))) # 
// (!\datapath|alu1|output_alu[0]~4_combout  & (\datapath|alu1|subtracao|r [3]))))

	.dataa(\datapath|alu1|output_alu[0]~0_combout ),
	.datab(\datapath|alu1|output_alu[0]~4_combout ),
	.datac(\datapath|alu1|subtracao|r [3]),
	.datad(\datapath|alu1|Mux0~1_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux0~2 .lut_mask = 16'hDC98;
defparam \datapath|alu1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N22
cycloneii_lcell_comb \datapath|alu1|Mux0~3 (
// Equation(s):
// \datapath|alu1|Mux0~3_combout  = (\datapath|alu1|output_alu[0]~0_combout  & ((\datapath|input_b_alu [3] & ((\datapath|input_a_alu [3]) # (\datapath|alu1|Mux0~2_combout ))) # (!\datapath|input_b_alu [3] & (\datapath|input_a_alu [3] & 
// \datapath|alu1|Mux0~2_combout )))) # (!\datapath|alu1|output_alu[0]~0_combout  & (((\datapath|alu1|Mux0~2_combout ))))

	.dataa(\datapath|alu1|output_alu[0]~0_combout ),
	.datab(\datapath|input_b_alu [3]),
	.datac(\datapath|input_a_alu [3]),
	.datad(\datapath|alu1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux0~3 .lut_mask = 16'hFD80;
defparam \datapath|alu1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y32_N23
cycloneii_lcell_ff \datapath|alu1|output_alu[3] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|alu1|Mux0~3_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|alu1|output_alu[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|alu1|output_alu [3]));

// Location: LCCOMB_X29_Y32_N12
cycloneii_lcell_comb \datapath|rf_input[3]~feeder (
// Equation(s):
// \datapath|rf_input[3]~feeder_combout  = \datapath|alu1|output_alu [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|alu1|output_alu [3]),
	.cin(gnd),
	.combout(\datapath|rf_input[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|rf_input[3]~feeder .lut_mask = 16'hFF00;
defparam \datapath|rf_input[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y32_N13
cycloneii_lcell_ff \datapath|rf_input[3] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|rf_input[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|rf_input[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|rf_input [3]));

// Location: LCCOMB_X29_Y33_N12
cycloneii_lcell_comb \datapath|rf1|Mux11~2 (
// Equation(s):
// \datapath|rf1|Mux11~2_combout  = (\controller|rf_sel_ctrl [1] & (\controller|rf_sel_ctrl [0] & !\controller|rf_enb_ctrl~regout ))

	.dataa(vcc),
	.datab(\controller|rf_sel_ctrl [1]),
	.datac(\controller|rf_sel_ctrl [0]),
	.datad(\controller|rf_enb_ctrl~regout ),
	.cin(gnd),
	.combout(\datapath|rf1|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|rf1|Mux11~2 .lut_mask = 16'h00C0;
defparam \datapath|rf1|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y33_N23
cycloneii_lcell_ff \datapath|rf1|out3[3] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath|rf_input [3]),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|rf1|Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|rf1|out3 [3]));

// Location: LCFF_X31_Y33_N17
cycloneii_lcell_ff \datapath|rf1|out1[3] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath|rf_input [3]),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|rf1|Mux11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|rf1|out1 [3]));

// Location: LCFF_X29_Y33_N23
cycloneii_lcell_ff \datapath|rf1|out0[3] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath|rf_input [3]),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|rf1|out0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|rf1|out0 [3]));

// Location: LCCOMB_X30_Y33_N22
cycloneii_lcell_comb \datapath|rf1|out2[3]~feeder (
// Equation(s):
// \datapath|rf1|out2[3]~feeder_combout  = \datapath|rf_input [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|rf_input [3]),
	.cin(gnd),
	.combout(\datapath|rf1|out2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|rf1|out2[3]~feeder .lut_mask = 16'hFF00;
defparam \datapath|rf1|out2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y33_N23
cycloneii_lcell_ff \datapath|rf1|out2[3] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|rf1|out2[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|rf1|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|rf1|out2 [3]));

// Location: LCCOMB_X29_Y33_N22
cycloneii_lcell_comb \datapath|rf1|Mux16~0 (
// Equation(s):
// \datapath|rf1|Mux16~0_combout  = (\controller|rf_sel_ctrl [0] & (\controller|rf_sel_ctrl [1])) # (!\controller|rf_sel_ctrl [0] & ((\controller|rf_sel_ctrl [1] & ((\datapath|rf1|out2 [3]))) # (!\controller|rf_sel_ctrl [1] & (\datapath|rf1|out0 [3]))))

	.dataa(\controller|rf_sel_ctrl [0]),
	.datab(\controller|rf_sel_ctrl [1]),
	.datac(\datapath|rf1|out0 [3]),
	.datad(\datapath|rf1|out2 [3]),
	.cin(gnd),
	.combout(\datapath|rf1|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|rf1|Mux16~0 .lut_mask = 16'hDC98;
defparam \datapath|rf1|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N26
cycloneii_lcell_comb \datapath|rf1|Mux16~1 (
// Equation(s):
// \datapath|rf1|Mux16~1_combout  = (\controller|rf_sel_ctrl [0] & ((\datapath|rf1|Mux16~0_combout  & (\datapath|rf1|out3 [3])) # (!\datapath|rf1|Mux16~0_combout  & ((\datapath|rf1|out1 [3]))))) # (!\controller|rf_sel_ctrl [0] & 
// (((\datapath|rf1|Mux16~0_combout ))))

	.dataa(\controller|rf_sel_ctrl [0]),
	.datab(\datapath|rf1|out3 [3]),
	.datac(\datapath|rf1|out1 [3]),
	.datad(\datapath|rf1|Mux16~0_combout ),
	.cin(gnd),
	.combout(\datapath|rf1|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|rf1|Mux16~1 .lut_mask = 16'hDDA0;
defparam \datapath|rf1|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y33_N27
cycloneii_lcell_ff \datapath|rf1|output_rf[3] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|rf1|Mux16~1_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|rf_enb_ctrl~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|rf1|output_rf [3]));

// Location: LCCOMB_X28_Y32_N10
cycloneii_lcell_comb \datapath|Mux12~0 (
// Equation(s):
// \datapath|Mux12~0_combout  = (\datapath|input_a_alu[0]~0_combout  & (\datapath|acumulador|output_acc [3])) # (!\datapath|input_a_alu[0]~0_combout  & ((\datapath|rf1|output_rf [3])))

	.dataa(\datapath|acumulador|output_acc [3]),
	.datab(vcc),
	.datac(\datapath|input_a_alu[0]~0_combout ),
	.datad(\datapath|rf1|output_rf [3]),
	.cin(gnd),
	.combout(\datapath|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux12~0 .lut_mask = 16'hAFA0;
defparam \datapath|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y32_N11
cycloneii_lcell_ff \datapath|input_a_alu[3] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|Mux12~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|input_a_alu[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|input_a_alu [3]));

// Location: LCCOMB_X23_Y31_N14
cycloneii_lcell_comb \datapath|alu1|subtracao|r[1]~0 (
// Equation(s):
// \datapath|alu1|subtracao|r[1]~0_combout  = (!\datapath|alu1|subtracao|res[3]~6_combout  & \datapath|alu1|subtracao|res[1]~2_combout )

	.dataa(vcc),
	.datab(\datapath|alu1|subtracao|res[3]~6_combout ),
	.datac(vcc),
	.datad(\datapath|alu1|subtracao|res[1]~2_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|subtracao|r[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|subtracao|r[1]~0 .lut_mask = 16'h3300;
defparam \datapath|alu1|subtracao|r[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N4
cycloneii_lcell_comb \datapath|alu1|subtracao|comb~2 (
// Equation(s):
// \datapath|alu1|subtracao|comb~2_combout  = (!\datapath|alu1|subtracao|res[1]~2_combout  & ((!\datapath|alu1|subtracao|res[2]~4_combout ) # (!\datapath|alu1|subtracao|res[3]~6_combout )))

	.dataa(vcc),
	.datab(\datapath|alu1|subtracao|res[3]~6_combout ),
	.datac(\datapath|alu1|subtracao|res[2]~4_combout ),
	.datad(\datapath|alu1|subtracao|res[1]~2_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|subtracao|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|subtracao|comb~2 .lut_mask = 16'h003F;
defparam \datapath|alu1|subtracao|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N12
cycloneii_lcell_comb \datapath|alu1|subtracao|r[1] (
// Equation(s):
// \datapath|alu1|subtracao|r [1] = (!\datapath|alu1|subtracao|comb~2_combout  & ((\datapath|alu1|subtracao|r[1]~0_combout ) # (\datapath|alu1|subtracao|r [1])))

	.dataa(vcc),
	.datab(\datapath|alu1|subtracao|r[1]~0_combout ),
	.datac(\datapath|alu1|subtracao|comb~2_combout ),
	.datad(\datapath|alu1|subtracao|r [1]),
	.cin(gnd),
	.combout(\datapath|alu1|subtracao|r [1]),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|subtracao|r[1] .lut_mask = 16'h0F0C;
defparam \datapath|alu1|subtracao|r[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N26
cycloneii_lcell_comb \datapath|alu1|soma|n1[1] (
// Equation(s):
// \datapath|alu1|soma|n1 [1] = (!\datapath|alu1|soma|comb~104_combout  & ((\datapath|alu1|soma|n1[1]~0_combout ) # (\datapath|alu1|soma|n1 [1])))

	.dataa(vcc),
	.datab(\datapath|alu1|soma|comb~104_combout ),
	.datac(\datapath|alu1|soma|n1[1]~0_combout ),
	.datad(\datapath|alu1|soma|n1 [1]),
	.cin(gnd),
	.combout(\datapath|alu1|soma|n1 [1]),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|n1[1] .lut_mask = 16'h3330;
defparam \datapath|alu1|soma|n1[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y32_N19
cycloneii_lcell_ff \datapath|acc_input[2] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath|alu1|output_alu [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|acc_input[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|acc_input [2]));

// Location: LCCOMB_X27_Y32_N6
cycloneii_lcell_comb \datapath|acumulador|output_acc[2]~feeder (
// Equation(s):
// \datapath|acumulador|output_acc[2]~feeder_combout  = \datapath|acc_input [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|acc_input [2]),
	.cin(gnd),
	.combout(\datapath|acumulador|output_acc[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|acumulador|output_acc[2]~feeder .lut_mask = 16'hFF00;
defparam \datapath|acumulador|output_acc[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N24
cycloneii_lcell_comb \controller|Mux5~3 (
// Equation(s):
// \controller|Mux5~3_combout  = (!\controller|OPCODE [2] & (!\controller|ADDRESS [3] & (\controller|OPCODE [1] & \controller|OPCODE [0])))

	.dataa(\controller|OPCODE [2]),
	.datab(\controller|ADDRESS [3]),
	.datac(\controller|OPCODE [1]),
	.datad(\controller|OPCODE [0]),
	.cin(gnd),
	.combout(\controller|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux5~3 .lut_mask = 16'h1000;
defparam \controller|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N20
cycloneii_lcell_comb \controller|state~22 (
// Equation(s):
// \controller|state~22_combout  = (\controller|state.s3~regout  & \controller|Mux5~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\controller|state.s3~regout ),
	.datad(\controller|Mux5~3_combout ),
	.cin(gnd),
	.combout(\controller|state~22_combout ),
	.cout());
// synopsys translate_off
defparam \controller|state~22 .lut_mask = 16'hF000;
defparam \controller|state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y33_N21
cycloneii_lcell_ff \controller|state.s7 (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|state~22_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|state.s7~regout ));

// Location: LCCOMB_X28_Y33_N10
cycloneii_lcell_comb \controller|Selector38~0 (
// Equation(s):
// \controller|Selector38~0_combout  = (\controller|state.s5~regout ) # ((\controller|state.s6~regout ) # (\controller|state.s7~regout ))

	.dataa(\controller|state.s5~regout ),
	.datab(\controller|state.s6~regout ),
	.datac(\controller|state.s7~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\controller|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector38~0 .lut_mask = 16'hFEFE;
defparam \controller|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N28
cycloneii_lcell_comb \controller|Selector38~2 (
// Equation(s):
// \controller|Selector38~2_combout  = (\controller|Selector38~1_combout ) # ((\controller|Selector38~0_combout ) # ((\controller|acc_enb_ctrl~regout  & !\controller|WideOr7~1_combout )))

	.dataa(\controller|Selector38~1_combout ),
	.datab(\controller|Selector38~0_combout ),
	.datac(\controller|acc_enb_ctrl~regout ),
	.datad(\controller|WideOr7~1_combout ),
	.cin(gnd),
	.combout(\controller|Selector38~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector38~2 .lut_mask = 16'hEEFE;
defparam \controller|Selector38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y33_N29
cycloneii_lcell_ff \controller|acc_enb_ctrl (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|Selector38~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst_cpu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|acc_enb_ctrl~regout ));

// Location: LCFF_X27_Y32_N7
cycloneii_lcell_ff \datapath|acumulador|output_acc[2] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|acumulador|output_acc[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|acc_enb_ctrl~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|acumulador|output_acc [2]));

// Location: LCCOMB_X28_Y32_N26
cycloneii_lcell_comb \datapath|Mux13~0 (
// Equation(s):
// \datapath|Mux13~0_combout  = (\datapath|input_a_alu[0]~0_combout  & (\datapath|acumulador|output_acc [2])) # (!\datapath|input_a_alu[0]~0_combout  & ((\datapath|rf1|output_rf [2])))

	.dataa(vcc),
	.datab(\datapath|acumulador|output_acc [2]),
	.datac(\datapath|input_a_alu[0]~0_combout ),
	.datad(\datapath|rf1|output_rf [2]),
	.cin(gnd),
	.combout(\datapath|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux13~0 .lut_mask = 16'hCFC0;
defparam \datapath|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y32_N27
cycloneii_lcell_ff \datapath|input_a_alu[2] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|Mux13~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|input_a_alu[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|input_a_alu [2]));

// Location: LCCOMB_X22_Y32_N4
cycloneii_lcell_comb \datapath|alu1|soma|comb~107 (
// Equation(s):
// \datapath|alu1|soma|comb~107_combout  = (\datapath|input_a_alu [0] & (((!\datapath|input_a_alu [1] & !\datapath|input_a_alu [2])) # (!\datapath|input_a_alu [3])))

	.dataa(\datapath|input_a_alu [0]),
	.datab(\datapath|input_a_alu [1]),
	.datac(\datapath|input_a_alu [3]),
	.datad(\datapath|input_a_alu [2]),
	.cin(gnd),
	.combout(\datapath|alu1|soma|comb~107_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|comb~107 .lut_mask = 16'h0A2A;
defparam \datapath|alu1|soma|comb~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N24
cycloneii_lcell_comb \datapath|alu1|soma|comb~103 (
// Equation(s):
// \datapath|alu1|soma|comb~103_combout  = (!\datapath|input_a_alu [0] & (((!\datapath|input_a_alu [1] & !\datapath|input_a_alu [2])) # (!\datapath|input_a_alu [3])))

	.dataa(\datapath|input_a_alu [0]),
	.datab(\datapath|input_a_alu [1]),
	.datac(\datapath|input_a_alu [3]),
	.datad(\datapath|input_a_alu [2]),
	.cin(gnd),
	.combout(\datapath|alu1|soma|comb~103_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|comb~103 .lut_mask = 16'h0515;
defparam \datapath|alu1|soma|comb~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N28
cycloneii_lcell_comb \datapath|alu1|soma|n2[0] (
// Equation(s):
// \datapath|alu1|soma|n2 [0] = (!\datapath|alu1|soma|comb~103_combout  & ((\datapath|alu1|soma|comb~107_combout ) # (\datapath|alu1|soma|n2 [0])))

	.dataa(vcc),
	.datab(\datapath|alu1|soma|comb~107_combout ),
	.datac(\datapath|alu1|soma|comb~103_combout ),
	.datad(\datapath|alu1|soma|n2 [0]),
	.cin(gnd),
	.combout(\datapath|alu1|soma|n2 [0]),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|n2[0] .lut_mask = 16'h0F0C;
defparam \datapath|alu1|soma|n2[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N20
cycloneii_lcell_comb \datapath|alu1|soma|res[0]~0 (
// Equation(s):
// \datapath|alu1|soma|res[0]~0_combout  = (\datapath|alu1|soma|n1 [0] & (\datapath|alu1|soma|n2 [0] $ (VCC))) # (!\datapath|alu1|soma|n1 [0] & (\datapath|alu1|soma|n2 [0] & VCC))
// \datapath|alu1|soma|res[0]~1  = CARRY((\datapath|alu1|soma|n1 [0] & \datapath|alu1|soma|n2 [0]))

	.dataa(\datapath|alu1|soma|n1 [0]),
	.datab(\datapath|alu1|soma|n2 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|alu1|soma|res[0]~0_combout ),
	.cout(\datapath|alu1|soma|res[0]~1 ));
// synopsys translate_off
defparam \datapath|alu1|soma|res[0]~0 .lut_mask = 16'h6688;
defparam \datapath|alu1|soma|res[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N22
cycloneii_lcell_comb \datapath|alu1|soma|res[1]~2 (
// Equation(s):
// \datapath|alu1|soma|res[1]~2_combout  = (\datapath|alu1|soma|n2 [1] & ((\datapath|alu1|soma|n1 [1] & (\datapath|alu1|soma|res[0]~1  & VCC)) # (!\datapath|alu1|soma|n1 [1] & (!\datapath|alu1|soma|res[0]~1 )))) # (!\datapath|alu1|soma|n2 [1] & 
// ((\datapath|alu1|soma|n1 [1] & (!\datapath|alu1|soma|res[0]~1 )) # (!\datapath|alu1|soma|n1 [1] & ((\datapath|alu1|soma|res[0]~1 ) # (GND)))))
// \datapath|alu1|soma|res[1]~3  = CARRY((\datapath|alu1|soma|n2 [1] & (!\datapath|alu1|soma|n1 [1] & !\datapath|alu1|soma|res[0]~1 )) # (!\datapath|alu1|soma|n2 [1] & ((!\datapath|alu1|soma|res[0]~1 ) # (!\datapath|alu1|soma|n1 [1]))))

	.dataa(\datapath|alu1|soma|n2 [1]),
	.datab(\datapath|alu1|soma|n1 [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|alu1|soma|res[0]~1 ),
	.combout(\datapath|alu1|soma|res[1]~2_combout ),
	.cout(\datapath|alu1|soma|res[1]~3 ));
// synopsys translate_off
defparam \datapath|alu1|soma|res[1]~2 .lut_mask = 16'h9617;
defparam \datapath|alu1|soma|res[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N2
cycloneii_lcell_comb \datapath|alu1|soma|comb~109 (
// Equation(s):
// \datapath|alu1|soma|comb~109_combout  = (!\datapath|input_a_alu [2] & ((!\datapath|input_a_alu [3]) # (!\datapath|input_a_alu [1])))

	.dataa(vcc),
	.datab(\datapath|input_a_alu [1]),
	.datac(\datapath|input_a_alu [3]),
	.datad(\datapath|input_a_alu [2]),
	.cin(gnd),
	.combout(\datapath|alu1|soma|comb~109_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|comb~109 .lut_mask = 16'h003F;
defparam \datapath|alu1|soma|comb~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N30
cycloneii_lcell_comb \datapath|alu1|soma|n2[2] (
// Equation(s):
// \datapath|alu1|soma|n2 [2] = (!\datapath|alu1|soma|comb~109_combout  & ((\datapath|alu1|soma|n2[2]~1_combout ) # (\datapath|alu1|soma|n2 [2])))

	.dataa(\datapath|alu1|soma|n2[2]~1_combout ),
	.datab(\datapath|alu1|soma|comb~109_combout ),
	.datac(vcc),
	.datad(\datapath|alu1|soma|n2 [2]),
	.cin(gnd),
	.combout(\datapath|alu1|soma|n2 [2]),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|n2[2] .lut_mask = 16'h3322;
defparam \datapath|alu1|soma|n2[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N24
cycloneii_lcell_comb \datapath|alu1|soma|res[2]~4 (
// Equation(s):
// \datapath|alu1|soma|res[2]~4_combout  = ((\datapath|alu1|soma|n1 [2] $ (\datapath|alu1|soma|n2 [2] $ (!\datapath|alu1|soma|res[1]~3 )))) # (GND)
// \datapath|alu1|soma|res[2]~5  = CARRY((\datapath|alu1|soma|n1 [2] & ((\datapath|alu1|soma|n2 [2]) # (!\datapath|alu1|soma|res[1]~3 ))) # (!\datapath|alu1|soma|n1 [2] & (\datapath|alu1|soma|n2 [2] & !\datapath|alu1|soma|res[1]~3 )))

	.dataa(\datapath|alu1|soma|n1 [2]),
	.datab(\datapath|alu1|soma|n2 [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|alu1|soma|res[1]~3 ),
	.combout(\datapath|alu1|soma|res[2]~4_combout ),
	.cout(\datapath|alu1|soma|res[2]~5 ));
// synopsys translate_off
defparam \datapath|alu1|soma|res[2]~4 .lut_mask = 16'h698E;
defparam \datapath|alu1|soma|res[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N28
cycloneii_lcell_comb \datapath|alu1|soma|n1[3] (
// Equation(s):
// \datapath|alu1|soma|n1 [3] = (\datapath|input_b_alu [3] & ((\datapath|alu1|soma|comb~110_combout ) # (\datapath|alu1|soma|n1 [3])))

	.dataa(vcc),
	.datab(\datapath|input_b_alu [3]),
	.datac(\datapath|alu1|soma|comb~110_combout ),
	.datad(\datapath|alu1|soma|n1 [3]),
	.cin(gnd),
	.combout(\datapath|alu1|soma|n1 [3]),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|n1[3] .lut_mask = 16'hCCC0;
defparam \datapath|alu1|soma|n1[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N26
cycloneii_lcell_comb \datapath|alu1|soma|res[3]~6 (
// Equation(s):
// \datapath|alu1|soma|res[3]~6_combout  = \datapath|alu1|soma|n2 [3] $ (\datapath|alu1|soma|res[2]~5  $ (\datapath|alu1|soma|n1 [3]))

	.dataa(\datapath|alu1|soma|n2 [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|alu1|soma|n1 [3]),
	.cin(\datapath|alu1|soma|res[2]~5 ),
	.combout(\datapath|alu1|soma|res[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|res[3]~6 .lut_mask = 16'hA55A;
defparam \datapath|alu1|soma|res[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N2
cycloneii_lcell_comb \datapath|alu1|soma|comb~100 (
// Equation(s):
// \datapath|alu1|soma|comb~100_combout  = (!\datapath|alu1|soma|res[1]~2_combout  & ((!\datapath|alu1|soma|res[3]~6_combout ) # (!\datapath|alu1|soma|res[2]~4_combout )))

	.dataa(vcc),
	.datab(\datapath|alu1|soma|res[1]~2_combout ),
	.datac(\datapath|alu1|soma|res[2]~4_combout ),
	.datad(\datapath|alu1|soma|res[3]~6_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|soma|comb~100_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|comb~100 .lut_mask = 16'h0333;
defparam \datapath|alu1|soma|comb~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N4
cycloneii_lcell_comb \datapath|alu1|soma|r[1]~0 (
// Equation(s):
// \datapath|alu1|soma|r[1]~0_combout  = (\datapath|alu1|soma|res[1]~2_combout  & !\datapath|alu1|soma|res[3]~6_combout )

	.dataa(vcc),
	.datab(\datapath|alu1|soma|res[1]~2_combout ),
	.datac(vcc),
	.datad(\datapath|alu1|soma|res[3]~6_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|soma|r[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|r[1]~0 .lut_mask = 16'h00CC;
defparam \datapath|alu1|soma|r[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N10
cycloneii_lcell_comb \datapath|alu1|soma|r[1] (
// Equation(s):
// \datapath|alu1|soma|r [1] = (!\datapath|alu1|soma|comb~100_combout  & ((\datapath|alu1|soma|r[1]~0_combout ) # (\datapath|alu1|soma|r [1])))

	.dataa(vcc),
	.datab(\datapath|alu1|soma|comb~100_combout ),
	.datac(\datapath|alu1|soma|r[1]~0_combout ),
	.datad(\datapath|alu1|soma|r [1]),
	.cin(gnd),
	.combout(\datapath|alu1|soma|r [1]),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|r[1] .lut_mask = 16'h3330;
defparam \datapath|alu1|soma|r[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N18
cycloneii_lcell_comb \datapath|alu1|Mux2~0 (
// Equation(s):
// \datapath|alu1|Mux2~0_combout  = (\datapath|alu1|output_alu[0]~3_combout  & ((\datapath|input_b_alu [1]) # ((!\datapath|alu1|output_alu[0]~2_combout )))) # (!\datapath|alu1|output_alu[0]~3_combout  & (((\datapath|alu1|soma|r [1] & 
// \datapath|alu1|output_alu[0]~2_combout ))))

	.dataa(\datapath|input_b_alu [1]),
	.datab(\datapath|alu1|soma|r [1]),
	.datac(\datapath|alu1|output_alu[0]~3_combout ),
	.datad(\datapath|alu1|output_alu[0]~2_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux2~0 .lut_mask = 16'hACF0;
defparam \datapath|alu1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N16
cycloneii_lcell_comb \datapath|alu1|Mux2~1 (
// Equation(s):
// \datapath|alu1|Mux2~1_combout  = \datapath|alu1|Mux2~0_combout  $ (((\datapath|input_a_alu [1] & (\datapath|alu1|output_alu[0]~1_combout  & !\datapath|alu1|output_alu[0]~2_combout ))))

	.dataa(\datapath|input_a_alu [1]),
	.datab(\datapath|alu1|output_alu[0]~1_combout ),
	.datac(\datapath|alu1|output_alu[0]~2_combout ),
	.datad(\datapath|alu1|Mux2~0_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux2~1 .lut_mask = 16'hF708;
defparam \datapath|alu1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N26
cycloneii_lcell_comb \datapath|alu1|Mux2~2 (
// Equation(s):
// \datapath|alu1|Mux2~2_combout  = (\datapath|alu1|output_alu[0]~0_combout  & (((\datapath|alu1|output_alu[0]~4_combout )))) # (!\datapath|alu1|output_alu[0]~0_combout  & ((\datapath|alu1|output_alu[0]~4_combout  & ((\datapath|alu1|Mux2~1_combout ))) # 
// (!\datapath|alu1|output_alu[0]~4_combout  & (\datapath|alu1|subtracao|r [1]))))

	.dataa(\datapath|alu1|output_alu[0]~0_combout ),
	.datab(\datapath|alu1|subtracao|r [1]),
	.datac(\datapath|alu1|Mux2~1_combout ),
	.datad(\datapath|alu1|output_alu[0]~4_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux2~2 .lut_mask = 16'hFA44;
defparam \datapath|alu1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N14
cycloneii_lcell_comb \datapath|alu1|Mux2~3 (
// Equation(s):
// \datapath|alu1|Mux2~3_combout  = (\datapath|input_b_alu [1] & ((\datapath|alu1|Mux2~2_combout ) # ((\datapath|input_a_alu [1] & \datapath|alu1|output_alu[0]~0_combout )))) # (!\datapath|input_b_alu [1] & (\datapath|alu1|Mux2~2_combout  & 
// ((\datapath|input_a_alu [1]) # (!\datapath|alu1|output_alu[0]~0_combout ))))

	.dataa(\datapath|input_b_alu [1]),
	.datab(\datapath|input_a_alu [1]),
	.datac(\datapath|alu1|output_alu[0]~0_combout ),
	.datad(\datapath|alu1|Mux2~2_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux2~3 .lut_mask = 16'hEF80;
defparam \datapath|alu1|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y32_N15
cycloneii_lcell_ff \datapath|alu1|output_alu[1] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|alu1|Mux2~3_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|alu1|output_alu[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|alu1|output_alu [1]));

// Location: LCFF_X28_Y32_N25
cycloneii_lcell_ff \datapath|acc_input[1] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath|alu1|output_alu [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|acc_input[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|acc_input [1]));

// Location: LCCOMB_X27_Y32_N24
cycloneii_lcell_comb \datapath|acumulador|output_acc[1]~feeder (
// Equation(s):
// \datapath|acumulador|output_acc[1]~feeder_combout  = \datapath|acc_input [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|acc_input [1]),
	.cin(gnd),
	.combout(\datapath|acumulador|output_acc[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|acumulador|output_acc[1]~feeder .lut_mask = 16'hFF00;
defparam \datapath|acumulador|output_acc[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y32_N25
cycloneii_lcell_ff \datapath|acumulador|output_acc[1] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|acumulador|output_acc[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|acc_enb_ctrl~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|acumulador|output_acc [1]));

// Location: LCCOMB_X28_Y32_N6
cycloneii_lcell_comb \datapath|Mux14~0 (
// Equation(s):
// \datapath|Mux14~0_combout  = (\datapath|input_a_alu[0]~0_combout  & ((\datapath|acumulador|output_acc [1]))) # (!\datapath|input_a_alu[0]~0_combout  & (\datapath|rf1|output_rf [1]))

	.dataa(\datapath|rf1|output_rf [1]),
	.datab(vcc),
	.datac(\datapath|input_a_alu[0]~0_combout ),
	.datad(\datapath|acumulador|output_acc [1]),
	.cin(gnd),
	.combout(\datapath|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux14~0 .lut_mask = 16'hFA0A;
defparam \datapath|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y32_N7
cycloneii_lcell_ff \datapath|input_a_alu[1] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|Mux14~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|input_a_alu[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|input_a_alu [1]));

// Location: LCCOMB_X22_Y32_N16
cycloneii_lcell_comb \datapath|alu1|soma|comb~111 (
// Equation(s):
// \datapath|alu1|soma|comb~111_combout  = (!\datapath|input_a_alu [1] & (\datapath|input_a_alu [3] & !\datapath|input_a_alu [2]))

	.dataa(vcc),
	.datab(\datapath|input_a_alu [1]),
	.datac(\datapath|input_a_alu [3]),
	.datad(\datapath|input_a_alu [2]),
	.cin(gnd),
	.combout(\datapath|alu1|soma|comb~111_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|comb~111 .lut_mask = 16'h0030;
defparam \datapath|alu1|soma|comb~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N0
cycloneii_lcell_comb \datapath|alu1|subtracao|n2[3] (
// Equation(s):
// \datapath|alu1|subtracao|n2 [3] = (\datapath|input_a_alu [3] & ((\datapath|alu1|soma|comb~111_combout ) # (\datapath|alu1|subtracao|n2 [3])))

	.dataa(vcc),
	.datab(\datapath|input_a_alu [3]),
	.datac(\datapath|alu1|soma|comb~111_combout ),
	.datad(\datapath|alu1|subtracao|n2 [3]),
	.cin(gnd),
	.combout(\datapath|alu1|subtracao|n2 [3]),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|subtracao|n2[3] .lut_mask = 16'hCCC0;
defparam \datapath|alu1|subtracao|n2[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N22
cycloneii_lcell_comb \datapath|alu1|subtracao|res[3]~6 (
// Equation(s):
// \datapath|alu1|subtracao|res[3]~6_combout  = \datapath|alu1|subtracao|n1 [3] $ (\datapath|alu1|subtracao|res[2]~5  $ (!\datapath|alu1|subtracao|n2 [3]))

	.dataa(vcc),
	.datab(\datapath|alu1|subtracao|n1 [3]),
	.datac(vcc),
	.datad(\datapath|alu1|subtracao|n2 [3]),
	.cin(\datapath|alu1|subtracao|res[2]~5 ),
	.combout(\datapath|alu1|subtracao|res[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|subtracao|res[3]~6 .lut_mask = 16'h3CC3;
defparam \datapath|alu1|subtracao|res[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N24
cycloneii_lcell_comb \datapath|alu1|subtracao|comb~0 (
// Equation(s):
// \datapath|alu1|subtracao|comb~0_combout  = (!\datapath|alu1|subtracao|res[0]~0_combout  & (((!\datapath|alu1|subtracao|res[2]~4_combout  & !\datapath|alu1|subtracao|res[1]~2_combout )) # (!\datapath|alu1|subtracao|res[3]~6_combout )))

	.dataa(\datapath|alu1|subtracao|res[2]~4_combout ),
	.datab(\datapath|alu1|subtracao|res[3]~6_combout ),
	.datac(\datapath|alu1|subtracao|res[0]~0_combout ),
	.datad(\datapath|alu1|subtracao|res[1]~2_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|subtracao|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|subtracao|comb~0 .lut_mask = 16'h0307;
defparam \datapath|alu1|subtracao|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N26
cycloneii_lcell_comb \datapath|alu1|subtracao|r[0] (
// Equation(s):
// \datapath|alu1|subtracao|r [0] = (!\datapath|alu1|subtracao|comb~0_combout  & ((\datapath|alu1|subtracao|comb~1_combout ) # (\datapath|alu1|subtracao|r [0])))

	.dataa(\datapath|alu1|subtracao|comb~1_combout ),
	.datab(vcc),
	.datac(\datapath|alu1|subtracao|comb~0_combout ),
	.datad(\datapath|alu1|subtracao|r [0]),
	.cin(gnd),
	.combout(\datapath|alu1|subtracao|r [0]),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|subtracao|r[0] .lut_mask = 16'h0F0A;
defparam \datapath|alu1|subtracao|r[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N0
cycloneii_lcell_comb \datapath|alu1|soma|comb~99 (
// Equation(s):
// \datapath|alu1|soma|comb~99_combout  = (\datapath|alu1|soma|res[0]~0_combout  & (((!\datapath|alu1|soma|res[2]~4_combout  & !\datapath|alu1|soma|res[1]~2_combout )) # (!\datapath|alu1|soma|res[3]~6_combout )))

	.dataa(\datapath|alu1|soma|res[2]~4_combout ),
	.datab(\datapath|alu1|soma|res[1]~2_combout ),
	.datac(\datapath|alu1|soma|res[0]~0_combout ),
	.datad(\datapath|alu1|soma|res[3]~6_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|soma|comb~99_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|comb~99 .lut_mask = 16'h10F0;
defparam \datapath|alu1|soma|comb~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N28
cycloneii_lcell_comb \datapath|alu1|soma|r[0] (
// Equation(s):
// \datapath|alu1|soma|r [0] = (!\datapath|alu1|soma|comb~98_combout  & ((\datapath|alu1|soma|comb~99_combout ) # (\datapath|alu1|soma|r [0])))

	.dataa(\datapath|alu1|soma|comb~98_combout ),
	.datab(\datapath|alu1|soma|comb~99_combout ),
	.datac(vcc),
	.datad(\datapath|alu1|soma|r [0]),
	.cin(gnd),
	.combout(\datapath|alu1|soma|r [0]),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|soma|r[0] .lut_mask = 16'h5544;
defparam \datapath|alu1|soma|r[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N0
cycloneii_lcell_comb \datapath|alu1|Mux3~0 (
// Equation(s):
// \datapath|alu1|Mux3~0_combout  = (\datapath|alu1|output_alu[0]~3_combout  & ((\datapath|input_b_alu [0]) # ((!\datapath|alu1|output_alu[0]~2_combout )))) # (!\datapath|alu1|output_alu[0]~3_combout  & (((\datapath|alu1|soma|r [0] & 
// \datapath|alu1|output_alu[0]~2_combout ))))

	.dataa(\datapath|input_b_alu [0]),
	.datab(\datapath|alu1|soma|r [0]),
	.datac(\datapath|alu1|output_alu[0]~3_combout ),
	.datad(\datapath|alu1|output_alu[0]~2_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux3~0 .lut_mask = 16'hACF0;
defparam \datapath|alu1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N10
cycloneii_lcell_comb \datapath|alu1|Mux3~1 (
// Equation(s):
// \datapath|alu1|Mux3~1_combout  = \datapath|alu1|Mux3~0_combout  $ (((\datapath|input_a_alu [0] & (\datapath|alu1|output_alu[0]~1_combout  & !\datapath|alu1|output_alu[0]~2_combout ))))

	.dataa(\datapath|input_a_alu [0]),
	.datab(\datapath|alu1|output_alu[0]~1_combout ),
	.datac(\datapath|alu1|output_alu[0]~2_combout ),
	.datad(\datapath|alu1|Mux3~0_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux3~1 .lut_mask = 16'hF708;
defparam \datapath|alu1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N12
cycloneii_lcell_comb \datapath|alu1|Mux3~2 (
// Equation(s):
// \datapath|alu1|Mux3~2_combout  = (\datapath|alu1|output_alu[0]~0_combout  & (\datapath|alu1|output_alu[0]~4_combout )) # (!\datapath|alu1|output_alu[0]~0_combout  & ((\datapath|alu1|output_alu[0]~4_combout  & ((\datapath|alu1|Mux3~1_combout ))) # 
// (!\datapath|alu1|output_alu[0]~4_combout  & (\datapath|alu1|subtracao|r [0]))))

	.dataa(\datapath|alu1|output_alu[0]~0_combout ),
	.datab(\datapath|alu1|output_alu[0]~4_combout ),
	.datac(\datapath|alu1|subtracao|r [0]),
	.datad(\datapath|alu1|Mux3~1_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux3~2 .lut_mask = 16'hDC98;
defparam \datapath|alu1|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N8
cycloneii_lcell_comb \datapath|alu1|Mux3~3 (
// Equation(s):
// \datapath|alu1|Mux3~3_combout  = (\datapath|input_b_alu [0] & ((\datapath|alu1|Mux3~2_combout ) # ((\datapath|input_a_alu [0] & \datapath|alu1|output_alu[0]~0_combout )))) # (!\datapath|input_b_alu [0] & (\datapath|alu1|Mux3~2_combout  & 
// ((\datapath|input_a_alu [0]) # (!\datapath|alu1|output_alu[0]~0_combout ))))

	.dataa(\datapath|input_b_alu [0]),
	.datab(\datapath|input_a_alu [0]),
	.datac(\datapath|alu1|output_alu[0]~0_combout ),
	.datad(\datapath|alu1|Mux3~2_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux3~3 .lut_mask = 16'hEF80;
defparam \datapath|alu1|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y32_N9
cycloneii_lcell_ff \datapath|alu1|output_alu[0] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|alu1|Mux3~3_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|alu1|output_alu[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|alu1|output_alu [0]));

// Location: LCFF_X28_Y32_N31
cycloneii_lcell_ff \datapath|acc_input[0] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath|alu1|output_alu [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|acc_input[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|acc_input [0]));

// Location: LCCOMB_X27_Y32_N22
cycloneii_lcell_comb \datapath|acumulador|output_acc[0]~feeder (
// Equation(s):
// \datapath|acumulador|output_acc[0]~feeder_combout  = \datapath|acc_input [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|acc_input [0]),
	.cin(gnd),
	.combout(\datapath|acumulador|output_acc[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|acumulador|output_acc[0]~feeder .lut_mask = 16'hFF00;
defparam \datapath|acumulador|output_acc[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y32_N23
cycloneii_lcell_ff \datapath|acumulador|output_acc[0] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|acumulador|output_acc[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|acc_enb_ctrl~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|acumulador|output_acc [0]));

// Location: LCCOMB_X28_Y32_N12
cycloneii_lcell_comb \datapath|output_dp[0]~0 (
// Equation(s):
// \datapath|output_dp[0]~0_combout  = (\controller|alu_sct_ctrl [2] & (!\controller|alu_sct_ctrl [3] & ((!\controller|alu_sct_ctrl [1]) # (!\controller|alu_sct_ctrl [0])))) # (!\controller|alu_sct_ctrl [2] & (((!\controller|alu_sct_ctrl [1]) # 
// (!\controller|alu_sct_ctrl [3]))))

	.dataa(\controller|alu_sct_ctrl [0]),
	.datab(\controller|alu_sct_ctrl [2]),
	.datac(\controller|alu_sct_ctrl [3]),
	.datad(\controller|alu_sct_ctrl [1]),
	.cin(gnd),
	.combout(\datapath|output_dp[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|output_dp[0]~0 .lut_mask = 16'h073F;
defparam \datapath|output_dp[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N30
cycloneii_lcell_comb \datapath|Mux11~0 (
// Equation(s):
// \datapath|Mux11~0_combout  = (\datapath|output_dp[0]~0_combout  & ((\datapath|alu1|output_alu [0]))) # (!\datapath|output_dp[0]~0_combout  & (\datapath|acumulador|output_acc [0]))

	.dataa(vcc),
	.datab(\datapath|acumulador|output_acc [0]),
	.datac(\datapath|alu1|output_alu [0]),
	.datad(\datapath|output_dp[0]~0_combout ),
	.cin(gnd),
	.combout(\datapath|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux11~0 .lut_mask = 16'hF0CC;
defparam \datapath|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y32_N31
cycloneii_lcell_ff \datapath|output_dp[0] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|Mux11~0_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|output_dp [0]));

// Location: LCCOMB_X29_Y34_N28
cycloneii_lcell_comb \output_cpu[0]~reg0feeder (
// Equation(s):
// \output_cpu[0]~reg0feeder_combout  = \datapath|output_dp [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|output_dp [0]),
	.cin(gnd),
	.combout(\output_cpu[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_cpu[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \output_cpu[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y34_N29
cycloneii_lcell_ff \output_cpu[0]~reg0 (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\output_cpu[0]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst_cpu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_cpu[0]~reg0_regout ));

// Location: LCCOMB_X29_Y32_N28
cycloneii_lcell_comb \datapath|Mux10~0 (
// Equation(s):
// \datapath|Mux10~0_combout  = (\datapath|output_dp[0]~0_combout  & (\datapath|alu1|output_alu [1])) # (!\datapath|output_dp[0]~0_combout  & ((\datapath|acumulador|output_acc [1])))

	.dataa(\datapath|alu1|output_alu [1]),
	.datab(vcc),
	.datac(\datapath|acumulador|output_acc [1]),
	.datad(\datapath|output_dp[0]~0_combout ),
	.cin(gnd),
	.combout(\datapath|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux10~0 .lut_mask = 16'hAAF0;
defparam \datapath|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y32_N29
cycloneii_lcell_ff \datapath|output_dp[1] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|Mux10~0_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|output_dp [1]));

// Location: LCFF_X29_Y34_N3
cycloneii_lcell_ff \output_cpu[1]~reg0 (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath|output_dp [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\rst_cpu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_cpu[1]~reg0_regout ));

// Location: LCCOMB_X29_Y32_N14
cycloneii_lcell_comb \datapath|Mux9~0 (
// Equation(s):
// \datapath|Mux9~0_combout  = (\datapath|output_dp[0]~0_combout  & (\datapath|alu1|output_alu [2])) # (!\datapath|output_dp[0]~0_combout  & ((\datapath|acumulador|output_acc [2])))

	.dataa(vcc),
	.datab(\datapath|alu1|output_alu [2]),
	.datac(\datapath|acumulador|output_acc [2]),
	.datad(\datapath|output_dp[0]~0_combout ),
	.cin(gnd),
	.combout(\datapath|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux9~0 .lut_mask = 16'hCCF0;
defparam \datapath|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y32_N15
cycloneii_lcell_ff \datapath|output_dp[2] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|Mux9~0_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|output_dp [2]));

// Location: LCCOMB_X29_Y34_N0
cycloneii_lcell_comb \output_cpu[2]~reg0feeder (
// Equation(s):
// \output_cpu[2]~reg0feeder_combout  = \datapath|output_dp [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|output_dp [2]),
	.cin(gnd),
	.combout(\output_cpu[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_cpu[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \output_cpu[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y34_N1
cycloneii_lcell_ff \output_cpu[2]~reg0 (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\output_cpu[2]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst_cpu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_cpu[2]~reg0_regout ));

// Location: LCFF_X28_Y32_N5
cycloneii_lcell_ff \datapath|acc_input[3] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath|alu1|output_alu [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|acc_input[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|acc_input [3]));

// Location: LCCOMB_X27_Y32_N12
cycloneii_lcell_comb \datapath|acumulador|output_acc[3]~feeder (
// Equation(s):
// \datapath|acumulador|output_acc[3]~feeder_combout  = \datapath|acc_input [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|acc_input [3]),
	.cin(gnd),
	.combout(\datapath|acumulador|output_acc[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|acumulador|output_acc[3]~feeder .lut_mask = 16'hFF00;
defparam \datapath|acumulador|output_acc[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y32_N13
cycloneii_lcell_ff \datapath|acumulador|output_acc[3] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|acumulador|output_acc[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|acc_enb_ctrl~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|acumulador|output_acc [3]));

// Location: LCCOMB_X29_Y32_N4
cycloneii_lcell_comb \datapath|Mux8~0 (
// Equation(s):
// \datapath|Mux8~0_combout  = (\datapath|output_dp[0]~0_combout  & (\datapath|alu1|output_alu [3])) # (!\datapath|output_dp[0]~0_combout  & ((\datapath|acumulador|output_acc [3])))

	.dataa(vcc),
	.datab(\datapath|alu1|output_alu [3]),
	.datac(\datapath|acumulador|output_acc [3]),
	.datad(\datapath|output_dp[0]~0_combout ),
	.cin(gnd),
	.combout(\datapath|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux8~0 .lut_mask = 16'hCCF0;
defparam \datapath|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y32_N5
cycloneii_lcell_ff \datapath|output_dp[3] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\datapath|Mux8~0_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|output_dp [3]));

// Location: LCFF_X28_Y34_N1
cycloneii_lcell_ff \output_cpu[3]~reg0 (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath|output_dp [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\rst_cpu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_cpu[3]~reg0_regout ));

// Location: LCCOMB_X29_Y32_N0
cycloneii_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\datapath|output_dp [1] & (((\datapath|output_dp [3])))) # (!\datapath|output_dp [1] & (\datapath|output_dp [2] $ (((!\datapath|output_dp [3] & \datapath|output_dp [0])))))

	.dataa(\datapath|output_dp [1]),
	.datab(\datapath|output_dp [2]),
	.datac(\datapath|output_dp [3]),
	.datad(\datapath|output_dp [0]),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hE1E4;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y32_N1
cycloneii_lcell_ff \a~reg0 (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\Mux0~0_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a~reg0_regout ));

// Location: LCCOMB_X29_Y32_N18
cycloneii_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\datapath|output_dp [2] & ((\datapath|output_dp [3]) # (\datapath|output_dp [1] $ (\datapath|output_dp [0])))) # (!\datapath|output_dp [2] & (\datapath|output_dp [1] & (\datapath|output_dp [3])))

	.dataa(\datapath|output_dp [1]),
	.datab(\datapath|output_dp [2]),
	.datac(\datapath|output_dp [3]),
	.datad(\datapath|output_dp [0]),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hE4E8;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y32_N19
cycloneii_lcell_ff \b~reg0 (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\Mux1~0_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\b~reg0_regout ));

// Location: LCCOMB_X29_Y32_N16
cycloneii_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\datapath|output_dp [2] & (((\datapath|output_dp [3])))) # (!\datapath|output_dp [2] & (\datapath|output_dp [1] & ((\datapath|output_dp [3]) # (!\datapath|output_dp [0]))))

	.dataa(\datapath|output_dp [1]),
	.datab(\datapath|output_dp [2]),
	.datac(\datapath|output_dp [3]),
	.datad(\datapath|output_dp [0]),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hE0E2;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y32_N17
cycloneii_lcell_ff \c~reg0 (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\Mux2~0_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c~reg0_regout ));

// Location: LCCOMB_X29_Y32_N10
cycloneii_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\datapath|output_dp [2] & ((\datapath|output_dp [3]) # (\datapath|output_dp [1] $ (!\datapath|output_dp [0])))) # (!\datapath|output_dp [2] & ((\datapath|output_dp [1] & (\datapath|output_dp [3])) # (!\datapath|output_dp [1] & 
// ((\datapath|output_dp [0])))))

	.dataa(\datapath|output_dp [1]),
	.datab(\datapath|output_dp [2]),
	.datac(\datapath|output_dp [3]),
	.datad(\datapath|output_dp [0]),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hF9E4;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y32_N11
cycloneii_lcell_ff \d~reg0 (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\Mux3~0_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d~reg0_regout ));

// Location: LCCOMB_X29_Y32_N8
cycloneii_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\datapath|output_dp [0]) # ((\datapath|output_dp [1] & ((\datapath|output_dp [3]))) # (!\datapath|output_dp [1] & (\datapath|output_dp [2])))

	.dataa(\datapath|output_dp [1]),
	.datab(\datapath|output_dp [2]),
	.datac(\datapath|output_dp [3]),
	.datad(\datapath|output_dp [0]),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'hFFE4;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y32_N9
cycloneii_lcell_ff \e~reg0 (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\Mux4~0_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\e~reg0_regout ));

// Location: LCCOMB_X29_Y32_N6
cycloneii_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\datapath|output_dp [2] & ((\datapath|output_dp [3]) # ((\datapath|output_dp [1] & \datapath|output_dp [0])))) # (!\datapath|output_dp [2] & ((\datapath|output_dp [1]) # ((!\datapath|output_dp [3] & \datapath|output_dp [0]))))

	.dataa(\datapath|output_dp [1]),
	.datab(\datapath|output_dp [2]),
	.datac(\datapath|output_dp [3]),
	.datad(\datapath|output_dp [0]),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'hEBE2;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y32_N7
cycloneii_lcell_ff \f~reg0 (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\Mux5~0_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\f~reg0_regout ));

// Location: LCCOMB_X29_Y32_N20
cycloneii_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\datapath|output_dp [1] & (!\datapath|output_dp [3] & ((!\datapath|output_dp [0]) # (!\datapath|output_dp [2])))) # (!\datapath|output_dp [1] & (\datapath|output_dp [2] $ ((\datapath|output_dp [3]))))

	.dataa(\datapath|output_dp [1]),
	.datab(\datapath|output_dp [2]),
	.datac(\datapath|output_dp [3]),
	.datad(\datapath|output_dp [0]),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'h161E;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y32_N21
cycloneii_lcell_ff \g~reg0 (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\Mux6~0_combout ),
	.sdata(gnd),
	.aclr(\rst_cpu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\g~reg0_regout ));

// Location: LCFF_X27_Y34_N13
cycloneii_lcell_ff \controller|IR[0] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|irs~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst_cpu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|IR [0]));

// Location: LCCOMB_X27_Y34_N12
cycloneii_lcell_comb \controller|irs~0 (
// Equation(s):
// \controller|irs~0_combout  = (\controller|state.s1~regout  & ((\controller|PC [0]))) # (!\controller|state.s1~regout  & (\controller|IR [0]))

	.dataa(\controller|state.s1~regout ),
	.datab(vcc),
	.datac(\controller|IR [0]),
	.datad(\controller|PC [0]),
	.cin(gnd),
	.combout(\controller|irs~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|irs~0 .lut_mask = 16'hFA50;
defparam \controller|irs~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N16
cycloneii_lcell_comb \controller|irs[0]~feeder (
// Equation(s):
// \controller|irs[0]~feeder_combout  = \controller|irs~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|irs~0_combout ),
	.cin(gnd),
	.combout(\controller|irs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|irs[0]~feeder .lut_mask = 16'hFF00;
defparam \controller|irs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y34_N17
cycloneii_lcell_ff \controller|irs[0] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|irs[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst_cpu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|irs [0]));

// Location: LCFF_X27_Y34_N15
cycloneii_lcell_ff \controller|IR[1] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|irs~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst_cpu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|IR [1]));

// Location: LCCOMB_X27_Y34_N14
cycloneii_lcell_comb \controller|irs~1 (
// Equation(s):
// \controller|irs~1_combout  = (\controller|state.s1~regout  & (!\controller|PC [1] & ((\controller|PC [0])))) # (!\controller|state.s1~regout  & (((\controller|IR [1]))))

	.dataa(\controller|state.s1~regout ),
	.datab(\controller|PC [1]),
	.datac(\controller|IR [1]),
	.datad(\controller|PC [0]),
	.cin(gnd),
	.combout(\controller|irs~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|irs~1 .lut_mask = 16'h7250;
defparam \controller|irs~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y34_N9
cycloneii_lcell_ff \controller|irs[1] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\controller|irs~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\rst_cpu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|irs [1]));

// Location: LCFF_X28_Y34_N31
cycloneii_lcell_ff \controller|IR[2] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|irs~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst_cpu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|IR [2]));

// Location: LCCOMB_X28_Y34_N30
cycloneii_lcell_comb \controller|irs~2 (
// Equation(s):
// \controller|irs~2_combout  = (\controller|state.s1~regout  & (\controller|Mux3~0_combout )) # (!\controller|state.s1~regout  & ((\controller|IR [2])))

	.dataa(vcc),
	.datab(\controller|Mux3~0_combout ),
	.datac(\controller|IR [2]),
	.datad(\controller|state.s1~regout ),
	.cin(gnd),
	.combout(\controller|irs~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|irs~2 .lut_mask = 16'hCCF0;
defparam \controller|irs~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N6
cycloneii_lcell_comb \controller|irs[2]~feeder (
// Equation(s):
// \controller|irs[2]~feeder_combout  = \controller|irs~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|irs~2_combout ),
	.cin(gnd),
	.combout(\controller|irs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|irs[2]~feeder .lut_mask = 16'hFF00;
defparam \controller|irs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y34_N7
cycloneii_lcell_ff \controller|irs[2] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|irs[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst_cpu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|irs [2]));

// Location: LCFF_X27_Y34_N21
cycloneii_lcell_ff \controller|IR[7] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|irs~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst_cpu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|IR [7]));

// Location: LCCOMB_X27_Y34_N20
cycloneii_lcell_comb \controller|irs~3 (
// Equation(s):
// \controller|irs~3_combout  = (\controller|state.s1~regout  & ((\controller|PC [2]))) # (!\controller|state.s1~regout  & (\controller|IR [7]))

	.dataa(\controller|state.s1~regout ),
	.datab(vcc),
	.datac(\controller|IR [7]),
	.datad(\controller|PC [2]),
	.cin(gnd),
	.combout(\controller|irs~3_combout ),
	.cout());
// synopsys translate_off
defparam \controller|irs~3 .lut_mask = 16'hFA50;
defparam \controller|irs~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y34_N3
cycloneii_lcell_ff \controller|irs[3] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\controller|irs~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\rst_cpu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|irs [3]));

// Location: LCFF_X28_Y34_N23
cycloneii_lcell_ff \controller|IR[4] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|irs~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst_cpu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|IR [4]));

// Location: LCCOMB_X28_Y34_N22
cycloneii_lcell_comb \controller|irs~4 (
// Equation(s):
// \controller|irs~4_combout  = (\controller|state.s1~regout  & ((\controller|Mux2~0_combout ))) # (!\controller|state.s1~regout  & (\controller|IR [4]))

	.dataa(\controller|state.s1~regout ),
	.datab(vcc),
	.datac(\controller|IR [4]),
	.datad(\controller|Mux2~0_combout ),
	.cin(gnd),
	.combout(\controller|irs~4_combout ),
	.cout());
// synopsys translate_off
defparam \controller|irs~4 .lut_mask = 16'hFA50;
defparam \controller|irs~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N8
cycloneii_lcell_comb \controller|irs[4]~feeder (
// Equation(s):
// \controller|irs[4]~feeder_combout  = \controller|irs~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|irs~4_combout ),
	.cin(gnd),
	.combout(\controller|irs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|irs[4]~feeder .lut_mask = 16'hFF00;
defparam \controller|irs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y34_N9
cycloneii_lcell_ff \controller|irs[4] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|irs[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst_cpu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|irs [4]));

// Location: LCFF_X27_Y34_N27
cycloneii_lcell_ff \controller|IR[5] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|irs~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst_cpu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|IR [5]));

// Location: LCCOMB_X27_Y34_N26
cycloneii_lcell_comb \controller|irs~5 (
// Equation(s):
// \controller|irs~5_combout  = (\controller|state.s1~regout  & (!\controller|PC [2] & ((\controller|PC [0])))) # (!\controller|state.s1~regout  & (((\controller|IR [5]))))

	.dataa(\controller|state.s1~regout ),
	.datab(\controller|PC [2]),
	.datac(\controller|IR [5]),
	.datad(\controller|PC [0]),
	.cin(gnd),
	.combout(\controller|irs~5_combout ),
	.cout());
// synopsys translate_off
defparam \controller|irs~5 .lut_mask = 16'h7250;
defparam \controller|irs~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N22
cycloneii_lcell_comb \controller|irs[5]~feeder (
// Equation(s):
// \controller|irs[5]~feeder_combout  = \controller|irs~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|irs~5_combout ),
	.cin(gnd),
	.combout(\controller|irs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|irs[5]~feeder .lut_mask = 16'hFF00;
defparam \controller|irs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y34_N23
cycloneii_lcell_ff \controller|irs[5] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|irs[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst_cpu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|irs [5]));

// Location: LCFF_X28_Y34_N25
cycloneii_lcell_ff \controller|IR[6] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(\controller|irs~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst_cpu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|IR [6]));

// Location: LCCOMB_X28_Y34_N24
cycloneii_lcell_comb \controller|irs~6 (
// Equation(s):
// \controller|irs~6_combout  = (\controller|state.s1~regout  & (\controller|PC [1] & (!\controller|PC [0]))) # (!\controller|state.s1~regout  & (((\controller|IR [6]))))

	.dataa(\controller|PC [1]),
	.datab(\controller|PC [0]),
	.datac(\controller|IR [6]),
	.datad(\controller|state.s1~regout ),
	.cin(gnd),
	.combout(\controller|irs~6_combout ),
	.cout());
// synopsys translate_off
defparam \controller|irs~6 .lut_mask = 16'h22F0;
defparam \controller|irs~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y34_N3
cycloneii_lcell_ff \controller|irs[6] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\controller|irs~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\rst_cpu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|irs [6]));

// Location: LCFF_X27_Y34_N25
cycloneii_lcell_ff \controller|irs[7] (
	.clk(\clk_cpu~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\controller|irs~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\rst_cpu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|irs [7]));

// Location: LCCOMB_X27_Y32_N20
cycloneii_lcell_comb \bcd7seg_com|Mux6~0 (
// Equation(s):
// \bcd7seg_com|Mux6~0_combout  = (\controller|alu_sct_ctrl [0] & ((\controller|alu_sct_ctrl [3]) # ((\controller|alu_sct_ctrl [2] & \controller|alu_sct_ctrl [1])))) # (!\controller|alu_sct_ctrl [0] & (\controller|alu_sct_ctrl [3] & 
// ((\controller|alu_sct_ctrl [2]) # (\controller|alu_sct_ctrl [1]))))

	.dataa(\controller|alu_sct_ctrl [0]),
	.datab(\controller|alu_sct_ctrl [2]),
	.datac(\controller|alu_sct_ctrl [3]),
	.datad(\controller|alu_sct_ctrl [1]),
	.cin(gnd),
	.combout(\bcd7seg_com|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd7seg_com|Mux6~0 .lut_mask = 16'hF8E0;
defparam \bcd7seg_com|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneii_clkctrl \bcd7seg_com|Mux6~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\bcd7seg_com|Mux6~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\bcd7seg_com|Mux6~0clkctrl_outclk ));
// synopsys translate_off
defparam \bcd7seg_com|Mux6~0clkctrl .clock_type = "global clock";
defparam \bcd7seg_com|Mux6~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N18
cycloneii_lcell_comb \bcd7seg_com|Mux3~0 (
// Equation(s):
// \bcd7seg_com|Mux3~0_combout  = (\controller|alu_sct_ctrl [0] & (\controller|alu_sct_ctrl [1] & \controller|alu_sct_ctrl [2]))

	.dataa(\controller|alu_sct_ctrl [0]),
	.datab(vcc),
	.datac(\controller|alu_sct_ctrl [1]),
	.datad(\controller|alu_sct_ctrl [2]),
	.cin(gnd),
	.combout(\bcd7seg_com|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd7seg_com|Mux3~0 .lut_mask = 16'hA000;
defparam \bcd7seg_com|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N20
cycloneii_lcell_comb \bcd7seg_com|hex3[0] (
// Equation(s):
// \bcd7seg_com|hex3 [0] = (GLOBAL(\bcd7seg_com|Mux6~0clkctrl_outclk ) & (\bcd7seg_com|hex3 [0])) # (!GLOBAL(\bcd7seg_com|Mux6~0clkctrl_outclk ) & ((!\bcd7seg_com|Mux3~0_combout )))

	.dataa(\bcd7seg_com|hex3 [0]),
	.datab(vcc),
	.datac(\bcd7seg_com|Mux6~0clkctrl_outclk ),
	.datad(\bcd7seg_com|Mux3~0_combout ),
	.cin(gnd),
	.combout(\bcd7seg_com|hex3 [0]),
	.cout());
// synopsys translate_off
defparam \bcd7seg_com|hex3[0] .lut_mask = 16'hA0AF;
defparam \bcd7seg_com|hex3[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N4
cycloneii_lcell_comb \bcd7seg_com|hex3[1] (
// Equation(s):
// \bcd7seg_com|hex3 [1] = (GLOBAL(\bcd7seg_com|Mux6~0clkctrl_outclk ) & ((\bcd7seg_com|hex3 [1]))) # (!GLOBAL(\bcd7seg_com|Mux6~0clkctrl_outclk ) & (\controller|alu_sct_ctrl [3]))

	.dataa(vcc),
	.datab(\controller|alu_sct_ctrl [3]),
	.datac(\bcd7seg_com|hex3 [1]),
	.datad(\bcd7seg_com|Mux6~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\bcd7seg_com|hex3 [1]),
	.cout());
// synopsys translate_off
defparam \bcd7seg_com|hex3[1] .lut_mask = 16'hF0CC;
defparam \bcd7seg_com|hex3[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N16
cycloneii_lcell_comb \bcd7seg_com|hex2[1] (
// Equation(s):
// \bcd7seg_com|hex2 [1] = (GLOBAL(\bcd7seg_com|Mux6~0clkctrl_outclk ) & (\bcd7seg_com|hex2 [1])) # (!GLOBAL(\bcd7seg_com|Mux6~0clkctrl_outclk ) & ((\controller|alu_sct_ctrl [2])))

	.dataa(\bcd7seg_com|hex2 [1]),
	.datab(vcc),
	.datac(\bcd7seg_com|Mux6~0clkctrl_outclk ),
	.datad(\controller|alu_sct_ctrl [2]),
	.cin(gnd),
	.combout(\bcd7seg_com|hex2 [1]),
	.cout());
// synopsys translate_off
defparam \bcd7seg_com|hex2[1] .lut_mask = 16'hAFA0;
defparam \bcd7seg_com|hex2[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N12
cycloneii_lcell_comb \bcd7seg_com|Mux1~0 (
// Equation(s):
// \bcd7seg_com|Mux1~0_combout  = (\controller|alu_sct_ctrl [1]) # ((\controller|alu_sct_ctrl [0] & \controller|alu_sct_ctrl [2]))

	.dataa(\controller|alu_sct_ctrl [1]),
	.datab(vcc),
	.datac(\controller|alu_sct_ctrl [0]),
	.datad(\controller|alu_sct_ctrl [2]),
	.cin(gnd),
	.combout(\bcd7seg_com|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd7seg_com|Mux1~0 .lut_mask = 16'hFAAA;
defparam \bcd7seg_com|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N14
cycloneii_lcell_comb \bcd7seg_com|hex1[1] (
// Equation(s):
// \bcd7seg_com|hex1 [1] = (GLOBAL(\bcd7seg_com|Mux6~0clkctrl_outclk ) & (\bcd7seg_com|hex1 [1])) # (!GLOBAL(\bcd7seg_com|Mux6~0clkctrl_outclk ) & ((\bcd7seg_com|Mux1~0_combout )))

	.dataa(vcc),
	.datab(\bcd7seg_com|hex1 [1]),
	.datac(\bcd7seg_com|Mux6~0clkctrl_outclk ),
	.datad(\bcd7seg_com|Mux1~0_combout ),
	.cin(gnd),
	.combout(\bcd7seg_com|hex1 [1]),
	.cout());
// synopsys translate_off
defparam \bcd7seg_com|hex1[1] .lut_mask = 16'hCFC0;
defparam \bcd7seg_com|hex1[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N26
cycloneii_lcell_comb \bcd7seg_com|Mux0~0 (
// Equation(s):
// \bcd7seg_com|Mux0~0_combout  = (\controller|alu_sct_ctrl [3]) # (\controller|alu_sct_ctrl [0] $ (\controller|alu_sct_ctrl [2]))

	.dataa(\controller|alu_sct_ctrl [0]),
	.datab(vcc),
	.datac(\controller|alu_sct_ctrl [3]),
	.datad(\controller|alu_sct_ctrl [2]),
	.cin(gnd),
	.combout(\bcd7seg_com|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd7seg_com|Mux0~0 .lut_mask = 16'hF5FA;
defparam \bcd7seg_com|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N6
cycloneii_lcell_comb \bcd7seg_com|hex0[1] (
// Equation(s):
// \bcd7seg_com|hex0 [1] = (GLOBAL(\bcd7seg_com|Mux6~0clkctrl_outclk ) & (\bcd7seg_com|hex0 [1])) # (!GLOBAL(\bcd7seg_com|Mux6~0clkctrl_outclk ) & ((\bcd7seg_com|Mux0~0_combout )))

	.dataa(\bcd7seg_com|hex0 [1]),
	.datab(vcc),
	.datac(\bcd7seg_com|Mux6~0clkctrl_outclk ),
	.datad(\bcd7seg_com|Mux0~0_combout ),
	.cin(gnd),
	.combout(\bcd7seg_com|hex0 [1]),
	.cout());
// synopsys translate_off
defparam \bcd7seg_com|hex0[1] .lut_mask = 16'hAFA0;
defparam \bcd7seg_com|hex0[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_cpu[0]~I (
	.datain(\output_cpu[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_cpu[0]));
// synopsys translate_off
defparam \output_cpu[0]~I .input_async_reset = "none";
defparam \output_cpu[0]~I .input_power_up = "low";
defparam \output_cpu[0]~I .input_register_mode = "none";
defparam \output_cpu[0]~I .input_sync_reset = "none";
defparam \output_cpu[0]~I .oe_async_reset = "none";
defparam \output_cpu[0]~I .oe_power_up = "low";
defparam \output_cpu[0]~I .oe_register_mode = "none";
defparam \output_cpu[0]~I .oe_sync_reset = "none";
defparam \output_cpu[0]~I .operation_mode = "output";
defparam \output_cpu[0]~I .output_async_reset = "none";
defparam \output_cpu[0]~I .output_power_up = "low";
defparam \output_cpu[0]~I .output_register_mode = "none";
defparam \output_cpu[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_cpu[1]~I (
	.datain(\output_cpu[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_cpu[1]));
// synopsys translate_off
defparam \output_cpu[1]~I .input_async_reset = "none";
defparam \output_cpu[1]~I .input_power_up = "low";
defparam \output_cpu[1]~I .input_register_mode = "none";
defparam \output_cpu[1]~I .input_sync_reset = "none";
defparam \output_cpu[1]~I .oe_async_reset = "none";
defparam \output_cpu[1]~I .oe_power_up = "low";
defparam \output_cpu[1]~I .oe_register_mode = "none";
defparam \output_cpu[1]~I .oe_sync_reset = "none";
defparam \output_cpu[1]~I .operation_mode = "output";
defparam \output_cpu[1]~I .output_async_reset = "none";
defparam \output_cpu[1]~I .output_power_up = "low";
defparam \output_cpu[1]~I .output_register_mode = "none";
defparam \output_cpu[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_cpu[2]~I (
	.datain(\output_cpu[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_cpu[2]));
// synopsys translate_off
defparam \output_cpu[2]~I .input_async_reset = "none";
defparam \output_cpu[2]~I .input_power_up = "low";
defparam \output_cpu[2]~I .input_register_mode = "none";
defparam \output_cpu[2]~I .input_sync_reset = "none";
defparam \output_cpu[2]~I .oe_async_reset = "none";
defparam \output_cpu[2]~I .oe_power_up = "low";
defparam \output_cpu[2]~I .oe_register_mode = "none";
defparam \output_cpu[2]~I .oe_sync_reset = "none";
defparam \output_cpu[2]~I .operation_mode = "output";
defparam \output_cpu[2]~I .output_async_reset = "none";
defparam \output_cpu[2]~I .output_power_up = "low";
defparam \output_cpu[2]~I .output_register_mode = "none";
defparam \output_cpu[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_cpu[3]~I (
	.datain(\output_cpu[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_cpu[3]));
// synopsys translate_off
defparam \output_cpu[3]~I .input_async_reset = "none";
defparam \output_cpu[3]~I .input_power_up = "low";
defparam \output_cpu[3]~I .input_register_mode = "none";
defparam \output_cpu[3]~I .input_sync_reset = "none";
defparam \output_cpu[3]~I .oe_async_reset = "none";
defparam \output_cpu[3]~I .oe_power_up = "low";
defparam \output_cpu[3]~I .oe_register_mode = "none";
defparam \output_cpu[3]~I .oe_sync_reset = "none";
defparam \output_cpu[3]~I .operation_mode = "output";
defparam \output_cpu[3]~I .output_async_reset = "none";
defparam \output_cpu[3]~I .output_power_up = "low";
defparam \output_cpu[3]~I .output_register_mode = "none";
defparam \output_cpu[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \a~I (
	.datain(\a~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a));
// synopsys translate_off
defparam \a~I .input_async_reset = "none";
defparam \a~I .input_power_up = "low";
defparam \a~I .input_register_mode = "none";
defparam \a~I .input_sync_reset = "none";
defparam \a~I .oe_async_reset = "none";
defparam \a~I .oe_power_up = "low";
defparam \a~I .oe_register_mode = "none";
defparam \a~I .oe_sync_reset = "none";
defparam \a~I .operation_mode = "output";
defparam \a~I .output_async_reset = "none";
defparam \a~I .output_power_up = "low";
defparam \a~I .output_register_mode = "none";
defparam \a~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \b~I (
	.datain(\b~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(b));
// synopsys translate_off
defparam \b~I .input_async_reset = "none";
defparam \b~I .input_power_up = "low";
defparam \b~I .input_register_mode = "none";
defparam \b~I .input_sync_reset = "none";
defparam \b~I .oe_async_reset = "none";
defparam \b~I .oe_power_up = "low";
defparam \b~I .oe_register_mode = "none";
defparam \b~I .oe_sync_reset = "none";
defparam \b~I .operation_mode = "output";
defparam \b~I .output_async_reset = "none";
defparam \b~I .output_power_up = "low";
defparam \b~I .output_register_mode = "none";
defparam \b~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c~I (
	.datain(\c~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c));
// synopsys translate_off
defparam \c~I .input_async_reset = "none";
defparam \c~I .input_power_up = "low";
defparam \c~I .input_register_mode = "none";
defparam \c~I .input_sync_reset = "none";
defparam \c~I .oe_async_reset = "none";
defparam \c~I .oe_power_up = "low";
defparam \c~I .oe_register_mode = "none";
defparam \c~I .oe_sync_reset = "none";
defparam \c~I .operation_mode = "output";
defparam \c~I .output_async_reset = "none";
defparam \c~I .output_power_up = "low";
defparam \c~I .output_register_mode = "none";
defparam \c~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \d~I (
	.datain(\d~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(d));
// synopsys translate_off
defparam \d~I .input_async_reset = "none";
defparam \d~I .input_power_up = "low";
defparam \d~I .input_register_mode = "none";
defparam \d~I .input_sync_reset = "none";
defparam \d~I .oe_async_reset = "none";
defparam \d~I .oe_power_up = "low";
defparam \d~I .oe_register_mode = "none";
defparam \d~I .oe_sync_reset = "none";
defparam \d~I .operation_mode = "output";
defparam \d~I .output_async_reset = "none";
defparam \d~I .output_power_up = "low";
defparam \d~I .output_register_mode = "none";
defparam \d~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \e~I (
	.datain(\e~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(e));
// synopsys translate_off
defparam \e~I .input_async_reset = "none";
defparam \e~I .input_power_up = "low";
defparam \e~I .input_register_mode = "none";
defparam \e~I .input_sync_reset = "none";
defparam \e~I .oe_async_reset = "none";
defparam \e~I .oe_power_up = "low";
defparam \e~I .oe_register_mode = "none";
defparam \e~I .oe_sync_reset = "none";
defparam \e~I .operation_mode = "output";
defparam \e~I .output_async_reset = "none";
defparam \e~I .output_power_up = "low";
defparam \e~I .output_register_mode = "none";
defparam \e~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f~I (
	.datain(\f~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f));
// synopsys translate_off
defparam \f~I .input_async_reset = "none";
defparam \f~I .input_power_up = "low";
defparam \f~I .input_register_mode = "none";
defparam \f~I .input_sync_reset = "none";
defparam \f~I .oe_async_reset = "none";
defparam \f~I .oe_power_up = "low";
defparam \f~I .oe_register_mode = "none";
defparam \f~I .oe_sync_reset = "none";
defparam \f~I .operation_mode = "output";
defparam \f~I .output_async_reset = "none";
defparam \f~I .output_power_up = "low";
defparam \f~I .output_register_mode = "none";
defparam \f~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \g~I (
	.datain(!\g~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(g));
// synopsys translate_off
defparam \g~I .input_async_reset = "none";
defparam \g~I .input_power_up = "low";
defparam \g~I .input_register_mode = "none";
defparam \g~I .input_sync_reset = "none";
defparam \g~I .oe_async_reset = "none";
defparam \g~I .oe_power_up = "low";
defparam \g~I .oe_register_mode = "none";
defparam \g~I .oe_sync_reset = "none";
defparam \g~I .operation_mode = "output";
defparam \g~I .output_async_reset = "none";
defparam \g~I .output_power_up = "low";
defparam \g~I .output_register_mode = "none";
defparam \g~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IRds[0]~I (
	.datain(\controller|irs [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IRds[0]));
// synopsys translate_off
defparam \IRds[0]~I .input_async_reset = "none";
defparam \IRds[0]~I .input_power_up = "low";
defparam \IRds[0]~I .input_register_mode = "none";
defparam \IRds[0]~I .input_sync_reset = "none";
defparam \IRds[0]~I .oe_async_reset = "none";
defparam \IRds[0]~I .oe_power_up = "low";
defparam \IRds[0]~I .oe_register_mode = "none";
defparam \IRds[0]~I .oe_sync_reset = "none";
defparam \IRds[0]~I .operation_mode = "output";
defparam \IRds[0]~I .output_async_reset = "none";
defparam \IRds[0]~I .output_power_up = "low";
defparam \IRds[0]~I .output_register_mode = "none";
defparam \IRds[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IRds[1]~I (
	.datain(\controller|irs [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IRds[1]));
// synopsys translate_off
defparam \IRds[1]~I .input_async_reset = "none";
defparam \IRds[1]~I .input_power_up = "low";
defparam \IRds[1]~I .input_register_mode = "none";
defparam \IRds[1]~I .input_sync_reset = "none";
defparam \IRds[1]~I .oe_async_reset = "none";
defparam \IRds[1]~I .oe_power_up = "low";
defparam \IRds[1]~I .oe_register_mode = "none";
defparam \IRds[1]~I .oe_sync_reset = "none";
defparam \IRds[1]~I .operation_mode = "output";
defparam \IRds[1]~I .output_async_reset = "none";
defparam \IRds[1]~I .output_power_up = "low";
defparam \IRds[1]~I .output_register_mode = "none";
defparam \IRds[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IRds[2]~I (
	.datain(\controller|irs [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IRds[2]));
// synopsys translate_off
defparam \IRds[2]~I .input_async_reset = "none";
defparam \IRds[2]~I .input_power_up = "low";
defparam \IRds[2]~I .input_register_mode = "none";
defparam \IRds[2]~I .input_sync_reset = "none";
defparam \IRds[2]~I .oe_async_reset = "none";
defparam \IRds[2]~I .oe_power_up = "low";
defparam \IRds[2]~I .oe_register_mode = "none";
defparam \IRds[2]~I .oe_sync_reset = "none";
defparam \IRds[2]~I .operation_mode = "output";
defparam \IRds[2]~I .output_async_reset = "none";
defparam \IRds[2]~I .output_power_up = "low";
defparam \IRds[2]~I .output_register_mode = "none";
defparam \IRds[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IRds[3]~I (
	.datain(\controller|irs [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IRds[3]));
// synopsys translate_off
defparam \IRds[3]~I .input_async_reset = "none";
defparam \IRds[3]~I .input_power_up = "low";
defparam \IRds[3]~I .input_register_mode = "none";
defparam \IRds[3]~I .input_sync_reset = "none";
defparam \IRds[3]~I .oe_async_reset = "none";
defparam \IRds[3]~I .oe_power_up = "low";
defparam \IRds[3]~I .oe_register_mode = "none";
defparam \IRds[3]~I .oe_sync_reset = "none";
defparam \IRds[3]~I .operation_mode = "output";
defparam \IRds[3]~I .output_async_reset = "none";
defparam \IRds[3]~I .output_power_up = "low";
defparam \IRds[3]~I .output_register_mode = "none";
defparam \IRds[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IRds[4]~I (
	.datain(\controller|irs [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IRds[4]));
// synopsys translate_off
defparam \IRds[4]~I .input_async_reset = "none";
defparam \IRds[4]~I .input_power_up = "low";
defparam \IRds[4]~I .input_register_mode = "none";
defparam \IRds[4]~I .input_sync_reset = "none";
defparam \IRds[4]~I .oe_async_reset = "none";
defparam \IRds[4]~I .oe_power_up = "low";
defparam \IRds[4]~I .oe_register_mode = "none";
defparam \IRds[4]~I .oe_sync_reset = "none";
defparam \IRds[4]~I .operation_mode = "output";
defparam \IRds[4]~I .output_async_reset = "none";
defparam \IRds[4]~I .output_power_up = "low";
defparam \IRds[4]~I .output_register_mode = "none";
defparam \IRds[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IRds[5]~I (
	.datain(\controller|irs [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IRds[5]));
// synopsys translate_off
defparam \IRds[5]~I .input_async_reset = "none";
defparam \IRds[5]~I .input_power_up = "low";
defparam \IRds[5]~I .input_register_mode = "none";
defparam \IRds[5]~I .input_sync_reset = "none";
defparam \IRds[5]~I .oe_async_reset = "none";
defparam \IRds[5]~I .oe_power_up = "low";
defparam \IRds[5]~I .oe_register_mode = "none";
defparam \IRds[5]~I .oe_sync_reset = "none";
defparam \IRds[5]~I .operation_mode = "output";
defparam \IRds[5]~I .output_async_reset = "none";
defparam \IRds[5]~I .output_power_up = "low";
defparam \IRds[5]~I .output_register_mode = "none";
defparam \IRds[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IRds[6]~I (
	.datain(\controller|irs [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IRds[6]));
// synopsys translate_off
defparam \IRds[6]~I .input_async_reset = "none";
defparam \IRds[6]~I .input_power_up = "low";
defparam \IRds[6]~I .input_register_mode = "none";
defparam \IRds[6]~I .input_sync_reset = "none";
defparam \IRds[6]~I .oe_async_reset = "none";
defparam \IRds[6]~I .oe_power_up = "low";
defparam \IRds[6]~I .oe_register_mode = "none";
defparam \IRds[6]~I .oe_sync_reset = "none";
defparam \IRds[6]~I .operation_mode = "output";
defparam \IRds[6]~I .output_async_reset = "none";
defparam \IRds[6]~I .output_power_up = "low";
defparam \IRds[6]~I .output_register_mode = "none";
defparam \IRds[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IRds[7]~I (
	.datain(\controller|irs [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IRds[7]));
// synopsys translate_off
defparam \IRds[7]~I .input_async_reset = "none";
defparam \IRds[7]~I .input_power_up = "low";
defparam \IRds[7]~I .input_register_mode = "none";
defparam \IRds[7]~I .input_sync_reset = "none";
defparam \IRds[7]~I .oe_async_reset = "none";
defparam \IRds[7]~I .oe_power_up = "low";
defparam \IRds[7]~I .oe_register_mode = "none";
defparam \IRds[7]~I .oe_sync_reset = "none";
defparam \IRds[7]~I .operation_mode = "output";
defparam \IRds[7]~I .output_async_reset = "none";
defparam \IRds[7]~I .output_power_up = "low";
defparam \IRds[7]~I .output_register_mode = "none";
defparam \IRds[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[0]~I (
	.datain(\bcd7seg_com|hex3 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[0]));
// synopsys translate_off
defparam \hex3[0]~I .input_async_reset = "none";
defparam \hex3[0]~I .input_power_up = "low";
defparam \hex3[0]~I .input_register_mode = "none";
defparam \hex3[0]~I .input_sync_reset = "none";
defparam \hex3[0]~I .oe_async_reset = "none";
defparam \hex3[0]~I .oe_power_up = "low";
defparam \hex3[0]~I .oe_register_mode = "none";
defparam \hex3[0]~I .oe_sync_reset = "none";
defparam \hex3[0]~I .operation_mode = "output";
defparam \hex3[0]~I .output_async_reset = "none";
defparam \hex3[0]~I .output_power_up = "low";
defparam \hex3[0]~I .output_register_mode = "none";
defparam \hex3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[1]~I (
	.datain(\bcd7seg_com|hex3 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[1]));
// synopsys translate_off
defparam \hex3[1]~I .input_async_reset = "none";
defparam \hex3[1]~I .input_power_up = "low";
defparam \hex3[1]~I .input_register_mode = "none";
defparam \hex3[1]~I .input_sync_reset = "none";
defparam \hex3[1]~I .oe_async_reset = "none";
defparam \hex3[1]~I .oe_power_up = "low";
defparam \hex3[1]~I .oe_register_mode = "none";
defparam \hex3[1]~I .oe_sync_reset = "none";
defparam \hex3[1]~I .operation_mode = "output";
defparam \hex3[1]~I .output_async_reset = "none";
defparam \hex3[1]~I .output_power_up = "low";
defparam \hex3[1]~I .output_register_mode = "none";
defparam \hex3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[2]~I (
	.datain(\bcd7seg_com|hex3 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[2]));
// synopsys translate_off
defparam \hex3[2]~I .input_async_reset = "none";
defparam \hex3[2]~I .input_power_up = "low";
defparam \hex3[2]~I .input_register_mode = "none";
defparam \hex3[2]~I .input_sync_reset = "none";
defparam \hex3[2]~I .oe_async_reset = "none";
defparam \hex3[2]~I .oe_power_up = "low";
defparam \hex3[2]~I .oe_register_mode = "none";
defparam \hex3[2]~I .oe_sync_reset = "none";
defparam \hex3[2]~I .operation_mode = "output";
defparam \hex3[2]~I .output_async_reset = "none";
defparam \hex3[2]~I .output_power_up = "low";
defparam \hex3[2]~I .output_register_mode = "none";
defparam \hex3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[3]~I (
	.datain(\bcd7seg_com|hex3 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[3]));
// synopsys translate_off
defparam \hex3[3]~I .input_async_reset = "none";
defparam \hex3[3]~I .input_power_up = "low";
defparam \hex3[3]~I .input_register_mode = "none";
defparam \hex3[3]~I .input_sync_reset = "none";
defparam \hex3[3]~I .oe_async_reset = "none";
defparam \hex3[3]~I .oe_power_up = "low";
defparam \hex3[3]~I .oe_register_mode = "none";
defparam \hex3[3]~I .oe_sync_reset = "none";
defparam \hex3[3]~I .operation_mode = "output";
defparam \hex3[3]~I .output_async_reset = "none";
defparam \hex3[3]~I .output_power_up = "low";
defparam \hex3[3]~I .output_register_mode = "none";
defparam \hex3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[4]));
// synopsys translate_off
defparam \hex3[4]~I .input_async_reset = "none";
defparam \hex3[4]~I .input_power_up = "low";
defparam \hex3[4]~I .input_register_mode = "none";
defparam \hex3[4]~I .input_sync_reset = "none";
defparam \hex3[4]~I .oe_async_reset = "none";
defparam \hex3[4]~I .oe_power_up = "low";
defparam \hex3[4]~I .oe_register_mode = "none";
defparam \hex3[4]~I .oe_sync_reset = "none";
defparam \hex3[4]~I .operation_mode = "output";
defparam \hex3[4]~I .output_async_reset = "none";
defparam \hex3[4]~I .output_power_up = "low";
defparam \hex3[4]~I .output_register_mode = "none";
defparam \hex3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[5]));
// synopsys translate_off
defparam \hex3[5]~I .input_async_reset = "none";
defparam \hex3[5]~I .input_power_up = "low";
defparam \hex3[5]~I .input_register_mode = "none";
defparam \hex3[5]~I .input_sync_reset = "none";
defparam \hex3[5]~I .oe_async_reset = "none";
defparam \hex3[5]~I .oe_power_up = "low";
defparam \hex3[5]~I .oe_register_mode = "none";
defparam \hex3[5]~I .oe_sync_reset = "none";
defparam \hex3[5]~I .operation_mode = "output";
defparam \hex3[5]~I .output_async_reset = "none";
defparam \hex3[5]~I .output_power_up = "low";
defparam \hex3[5]~I .output_register_mode = "none";
defparam \hex3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[6]~I (
	.datain(\bcd7seg_com|hex3 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[6]));
// synopsys translate_off
defparam \hex3[6]~I .input_async_reset = "none";
defparam \hex3[6]~I .input_power_up = "low";
defparam \hex3[6]~I .input_register_mode = "none";
defparam \hex3[6]~I .input_sync_reset = "none";
defparam \hex3[6]~I .oe_async_reset = "none";
defparam \hex3[6]~I .oe_power_up = "low";
defparam \hex3[6]~I .oe_register_mode = "none";
defparam \hex3[6]~I .oe_sync_reset = "none";
defparam \hex3[6]~I .operation_mode = "output";
defparam \hex3[6]~I .output_async_reset = "none";
defparam \hex3[6]~I .output_power_up = "low";
defparam \hex3[6]~I .output_register_mode = "none";
defparam \hex3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[0]~I (
	.datain(\bcd7seg_com|hex3 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[0]));
// synopsys translate_off
defparam \hex2[0]~I .input_async_reset = "none";
defparam \hex2[0]~I .input_power_up = "low";
defparam \hex2[0]~I .input_register_mode = "none";
defparam \hex2[0]~I .input_sync_reset = "none";
defparam \hex2[0]~I .oe_async_reset = "none";
defparam \hex2[0]~I .oe_power_up = "low";
defparam \hex2[0]~I .oe_register_mode = "none";
defparam \hex2[0]~I .oe_sync_reset = "none";
defparam \hex2[0]~I .operation_mode = "output";
defparam \hex2[0]~I .output_async_reset = "none";
defparam \hex2[0]~I .output_power_up = "low";
defparam \hex2[0]~I .output_register_mode = "none";
defparam \hex2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[1]~I (
	.datain(\bcd7seg_com|hex2 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[1]));
// synopsys translate_off
defparam \hex2[1]~I .input_async_reset = "none";
defparam \hex2[1]~I .input_power_up = "low";
defparam \hex2[1]~I .input_register_mode = "none";
defparam \hex2[1]~I .input_sync_reset = "none";
defparam \hex2[1]~I .oe_async_reset = "none";
defparam \hex2[1]~I .oe_power_up = "low";
defparam \hex2[1]~I .oe_register_mode = "none";
defparam \hex2[1]~I .oe_sync_reset = "none";
defparam \hex2[1]~I .operation_mode = "output";
defparam \hex2[1]~I .output_async_reset = "none";
defparam \hex2[1]~I .output_power_up = "low";
defparam \hex2[1]~I .output_register_mode = "none";
defparam \hex2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[2]~I (
	.datain(\bcd7seg_com|hex2 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[2]));
// synopsys translate_off
defparam \hex2[2]~I .input_async_reset = "none";
defparam \hex2[2]~I .input_power_up = "low";
defparam \hex2[2]~I .input_register_mode = "none";
defparam \hex2[2]~I .input_sync_reset = "none";
defparam \hex2[2]~I .oe_async_reset = "none";
defparam \hex2[2]~I .oe_power_up = "low";
defparam \hex2[2]~I .oe_register_mode = "none";
defparam \hex2[2]~I .oe_sync_reset = "none";
defparam \hex2[2]~I .operation_mode = "output";
defparam \hex2[2]~I .output_async_reset = "none";
defparam \hex2[2]~I .output_power_up = "low";
defparam \hex2[2]~I .output_register_mode = "none";
defparam \hex2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[3]~I (
	.datain(\bcd7seg_com|hex2 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[3]));
// synopsys translate_off
defparam \hex2[3]~I .input_async_reset = "none";
defparam \hex2[3]~I .input_power_up = "low";
defparam \hex2[3]~I .input_register_mode = "none";
defparam \hex2[3]~I .input_sync_reset = "none";
defparam \hex2[3]~I .oe_async_reset = "none";
defparam \hex2[3]~I .oe_power_up = "low";
defparam \hex2[3]~I .oe_register_mode = "none";
defparam \hex2[3]~I .oe_sync_reset = "none";
defparam \hex2[3]~I .operation_mode = "output";
defparam \hex2[3]~I .output_async_reset = "none";
defparam \hex2[3]~I .output_power_up = "low";
defparam \hex2[3]~I .output_register_mode = "none";
defparam \hex2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[4]));
// synopsys translate_off
defparam \hex2[4]~I .input_async_reset = "none";
defparam \hex2[4]~I .input_power_up = "low";
defparam \hex2[4]~I .input_register_mode = "none";
defparam \hex2[4]~I .input_sync_reset = "none";
defparam \hex2[4]~I .oe_async_reset = "none";
defparam \hex2[4]~I .oe_power_up = "low";
defparam \hex2[4]~I .oe_register_mode = "none";
defparam \hex2[4]~I .oe_sync_reset = "none";
defparam \hex2[4]~I .operation_mode = "output";
defparam \hex2[4]~I .output_async_reset = "none";
defparam \hex2[4]~I .output_power_up = "low";
defparam \hex2[4]~I .output_register_mode = "none";
defparam \hex2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[5]));
// synopsys translate_off
defparam \hex2[5]~I .input_async_reset = "none";
defparam \hex2[5]~I .input_power_up = "low";
defparam \hex2[5]~I .input_register_mode = "none";
defparam \hex2[5]~I .input_sync_reset = "none";
defparam \hex2[5]~I .oe_async_reset = "none";
defparam \hex2[5]~I .oe_power_up = "low";
defparam \hex2[5]~I .oe_register_mode = "none";
defparam \hex2[5]~I .oe_sync_reset = "none";
defparam \hex2[5]~I .operation_mode = "output";
defparam \hex2[5]~I .output_async_reset = "none";
defparam \hex2[5]~I .output_power_up = "low";
defparam \hex2[5]~I .output_register_mode = "none";
defparam \hex2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[6]~I (
	.datain(\bcd7seg_com|hex2 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[6]));
// synopsys translate_off
defparam \hex2[6]~I .input_async_reset = "none";
defparam \hex2[6]~I .input_power_up = "low";
defparam \hex2[6]~I .input_register_mode = "none";
defparam \hex2[6]~I .input_sync_reset = "none";
defparam \hex2[6]~I .oe_async_reset = "none";
defparam \hex2[6]~I .oe_power_up = "low";
defparam \hex2[6]~I .oe_register_mode = "none";
defparam \hex2[6]~I .oe_sync_reset = "none";
defparam \hex2[6]~I .operation_mode = "output";
defparam \hex2[6]~I .output_async_reset = "none";
defparam \hex2[6]~I .output_power_up = "low";
defparam \hex2[6]~I .output_register_mode = "none";
defparam \hex2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[0]~I (
	.datain(\bcd7seg_com|hex3 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[0]));
// synopsys translate_off
defparam \hex1[0]~I .input_async_reset = "none";
defparam \hex1[0]~I .input_power_up = "low";
defparam \hex1[0]~I .input_register_mode = "none";
defparam \hex1[0]~I .input_sync_reset = "none";
defparam \hex1[0]~I .oe_async_reset = "none";
defparam \hex1[0]~I .oe_power_up = "low";
defparam \hex1[0]~I .oe_register_mode = "none";
defparam \hex1[0]~I .oe_sync_reset = "none";
defparam \hex1[0]~I .operation_mode = "output";
defparam \hex1[0]~I .output_async_reset = "none";
defparam \hex1[0]~I .output_power_up = "low";
defparam \hex1[0]~I .output_register_mode = "none";
defparam \hex1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[1]~I (
	.datain(\bcd7seg_com|hex1 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[1]));
// synopsys translate_off
defparam \hex1[1]~I .input_async_reset = "none";
defparam \hex1[1]~I .input_power_up = "low";
defparam \hex1[1]~I .input_register_mode = "none";
defparam \hex1[1]~I .input_sync_reset = "none";
defparam \hex1[1]~I .oe_async_reset = "none";
defparam \hex1[1]~I .oe_power_up = "low";
defparam \hex1[1]~I .oe_register_mode = "none";
defparam \hex1[1]~I .oe_sync_reset = "none";
defparam \hex1[1]~I .operation_mode = "output";
defparam \hex1[1]~I .output_async_reset = "none";
defparam \hex1[1]~I .output_power_up = "low";
defparam \hex1[1]~I .output_register_mode = "none";
defparam \hex1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[2]~I (
	.datain(\bcd7seg_com|hex1 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[2]));
// synopsys translate_off
defparam \hex1[2]~I .input_async_reset = "none";
defparam \hex1[2]~I .input_power_up = "low";
defparam \hex1[2]~I .input_register_mode = "none";
defparam \hex1[2]~I .input_sync_reset = "none";
defparam \hex1[2]~I .oe_async_reset = "none";
defparam \hex1[2]~I .oe_power_up = "low";
defparam \hex1[2]~I .oe_register_mode = "none";
defparam \hex1[2]~I .oe_sync_reset = "none";
defparam \hex1[2]~I .operation_mode = "output";
defparam \hex1[2]~I .output_async_reset = "none";
defparam \hex1[2]~I .output_power_up = "low";
defparam \hex1[2]~I .output_register_mode = "none";
defparam \hex1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[3]~I (
	.datain(\bcd7seg_com|hex1 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[3]));
// synopsys translate_off
defparam \hex1[3]~I .input_async_reset = "none";
defparam \hex1[3]~I .input_power_up = "low";
defparam \hex1[3]~I .input_register_mode = "none";
defparam \hex1[3]~I .input_sync_reset = "none";
defparam \hex1[3]~I .oe_async_reset = "none";
defparam \hex1[3]~I .oe_power_up = "low";
defparam \hex1[3]~I .oe_register_mode = "none";
defparam \hex1[3]~I .oe_sync_reset = "none";
defparam \hex1[3]~I .operation_mode = "output";
defparam \hex1[3]~I .output_async_reset = "none";
defparam \hex1[3]~I .output_power_up = "low";
defparam \hex1[3]~I .output_register_mode = "none";
defparam \hex1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[4]));
// synopsys translate_off
defparam \hex1[4]~I .input_async_reset = "none";
defparam \hex1[4]~I .input_power_up = "low";
defparam \hex1[4]~I .input_register_mode = "none";
defparam \hex1[4]~I .input_sync_reset = "none";
defparam \hex1[4]~I .oe_async_reset = "none";
defparam \hex1[4]~I .oe_power_up = "low";
defparam \hex1[4]~I .oe_register_mode = "none";
defparam \hex1[4]~I .oe_sync_reset = "none";
defparam \hex1[4]~I .operation_mode = "output";
defparam \hex1[4]~I .output_async_reset = "none";
defparam \hex1[4]~I .output_power_up = "low";
defparam \hex1[4]~I .output_register_mode = "none";
defparam \hex1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[5]));
// synopsys translate_off
defparam \hex1[5]~I .input_async_reset = "none";
defparam \hex1[5]~I .input_power_up = "low";
defparam \hex1[5]~I .input_register_mode = "none";
defparam \hex1[5]~I .input_sync_reset = "none";
defparam \hex1[5]~I .oe_async_reset = "none";
defparam \hex1[5]~I .oe_power_up = "low";
defparam \hex1[5]~I .oe_register_mode = "none";
defparam \hex1[5]~I .oe_sync_reset = "none";
defparam \hex1[5]~I .operation_mode = "output";
defparam \hex1[5]~I .output_async_reset = "none";
defparam \hex1[5]~I .output_power_up = "low";
defparam \hex1[5]~I .output_register_mode = "none";
defparam \hex1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[6]~I (
	.datain(\bcd7seg_com|hex1 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[6]));
// synopsys translate_off
defparam \hex1[6]~I .input_async_reset = "none";
defparam \hex1[6]~I .input_power_up = "low";
defparam \hex1[6]~I .input_register_mode = "none";
defparam \hex1[6]~I .input_sync_reset = "none";
defparam \hex1[6]~I .oe_async_reset = "none";
defparam \hex1[6]~I .oe_power_up = "low";
defparam \hex1[6]~I .oe_register_mode = "none";
defparam \hex1[6]~I .oe_sync_reset = "none";
defparam \hex1[6]~I .operation_mode = "output";
defparam \hex1[6]~I .output_async_reset = "none";
defparam \hex1[6]~I .output_power_up = "low";
defparam \hex1[6]~I .output_register_mode = "none";
defparam \hex1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[0]~I (
	.datain(\bcd7seg_com|hex3 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[0]));
// synopsys translate_off
defparam \hex0[0]~I .input_async_reset = "none";
defparam \hex0[0]~I .input_power_up = "low";
defparam \hex0[0]~I .input_register_mode = "none";
defparam \hex0[0]~I .input_sync_reset = "none";
defparam \hex0[0]~I .oe_async_reset = "none";
defparam \hex0[0]~I .oe_power_up = "low";
defparam \hex0[0]~I .oe_register_mode = "none";
defparam \hex0[0]~I .oe_sync_reset = "none";
defparam \hex0[0]~I .operation_mode = "output";
defparam \hex0[0]~I .output_async_reset = "none";
defparam \hex0[0]~I .output_power_up = "low";
defparam \hex0[0]~I .output_register_mode = "none";
defparam \hex0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[1]~I (
	.datain(\bcd7seg_com|hex0 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[1]));
// synopsys translate_off
defparam \hex0[1]~I .input_async_reset = "none";
defparam \hex0[1]~I .input_power_up = "low";
defparam \hex0[1]~I .input_register_mode = "none";
defparam \hex0[1]~I .input_sync_reset = "none";
defparam \hex0[1]~I .oe_async_reset = "none";
defparam \hex0[1]~I .oe_power_up = "low";
defparam \hex0[1]~I .oe_register_mode = "none";
defparam \hex0[1]~I .oe_sync_reset = "none";
defparam \hex0[1]~I .operation_mode = "output";
defparam \hex0[1]~I .output_async_reset = "none";
defparam \hex0[1]~I .output_power_up = "low";
defparam \hex0[1]~I .output_register_mode = "none";
defparam \hex0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[2]~I (
	.datain(\bcd7seg_com|hex0 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[2]));
// synopsys translate_off
defparam \hex0[2]~I .input_async_reset = "none";
defparam \hex0[2]~I .input_power_up = "low";
defparam \hex0[2]~I .input_register_mode = "none";
defparam \hex0[2]~I .input_sync_reset = "none";
defparam \hex0[2]~I .oe_async_reset = "none";
defparam \hex0[2]~I .oe_power_up = "low";
defparam \hex0[2]~I .oe_register_mode = "none";
defparam \hex0[2]~I .oe_sync_reset = "none";
defparam \hex0[2]~I .operation_mode = "output";
defparam \hex0[2]~I .output_async_reset = "none";
defparam \hex0[2]~I .output_power_up = "low";
defparam \hex0[2]~I .output_register_mode = "none";
defparam \hex0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[3]~I (
	.datain(\bcd7seg_com|hex0 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[3]));
// synopsys translate_off
defparam \hex0[3]~I .input_async_reset = "none";
defparam \hex0[3]~I .input_power_up = "low";
defparam \hex0[3]~I .input_register_mode = "none";
defparam \hex0[3]~I .input_sync_reset = "none";
defparam \hex0[3]~I .oe_async_reset = "none";
defparam \hex0[3]~I .oe_power_up = "low";
defparam \hex0[3]~I .oe_register_mode = "none";
defparam \hex0[3]~I .oe_sync_reset = "none";
defparam \hex0[3]~I .operation_mode = "output";
defparam \hex0[3]~I .output_async_reset = "none";
defparam \hex0[3]~I .output_power_up = "low";
defparam \hex0[3]~I .output_register_mode = "none";
defparam \hex0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[4]));
// synopsys translate_off
defparam \hex0[4]~I .input_async_reset = "none";
defparam \hex0[4]~I .input_power_up = "low";
defparam \hex0[4]~I .input_register_mode = "none";
defparam \hex0[4]~I .input_sync_reset = "none";
defparam \hex0[4]~I .oe_async_reset = "none";
defparam \hex0[4]~I .oe_power_up = "low";
defparam \hex0[4]~I .oe_register_mode = "none";
defparam \hex0[4]~I .oe_sync_reset = "none";
defparam \hex0[4]~I .operation_mode = "output";
defparam \hex0[4]~I .output_async_reset = "none";
defparam \hex0[4]~I .output_power_up = "low";
defparam \hex0[4]~I .output_register_mode = "none";
defparam \hex0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[5]));
// synopsys translate_off
defparam \hex0[5]~I .input_async_reset = "none";
defparam \hex0[5]~I .input_power_up = "low";
defparam \hex0[5]~I .input_register_mode = "none";
defparam \hex0[5]~I .input_sync_reset = "none";
defparam \hex0[5]~I .oe_async_reset = "none";
defparam \hex0[5]~I .oe_power_up = "low";
defparam \hex0[5]~I .oe_register_mode = "none";
defparam \hex0[5]~I .oe_sync_reset = "none";
defparam \hex0[5]~I .operation_mode = "output";
defparam \hex0[5]~I .output_async_reset = "none";
defparam \hex0[5]~I .output_power_up = "low";
defparam \hex0[5]~I .output_register_mode = "none";
defparam \hex0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[6]~I (
	.datain(\bcd7seg_com|hex0 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[6]));
// synopsys translate_off
defparam \hex0[6]~I .input_async_reset = "none";
defparam \hex0[6]~I .input_power_up = "low";
defparam \hex0[6]~I .input_register_mode = "none";
defparam \hex0[6]~I .input_sync_reset = "none";
defparam \hex0[6]~I .oe_async_reset = "none";
defparam \hex0[6]~I .oe_power_up = "low";
defparam \hex0[6]~I .oe_register_mode = "none";
defparam \hex0[6]~I .oe_sync_reset = "none";
defparam \hex0[6]~I .operation_mode = "output";
defparam \hex0[6]~I .output_async_reset = "none";
defparam \hex0[6]~I .output_power_up = "low";
defparam \hex0[6]~I .output_register_mode = "none";
defparam \hex0[6]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
