
ATmega2560.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000d4  00800200  000016c8  0000175c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000016c8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000016  008002d4  008002d4  00001830  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001830  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002b0  00000000  00000000  0000188c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001df8  00000000  00000000  00001b3c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000104d  00000000  00000000  00003934  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000015ab  00000000  00000000  00004981  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000584  00000000  00000000  00005f2c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000007c3  00000000  00000000  000064b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000d0d  00000000  00000000  00006c73  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000210  00000000  00000000  00007980  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	6f c2       	rjmp	.+1246   	; 0x4ec <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	ec c3       	rjmp	.+2008   	; 0x876 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	56 04       	cpc	r5, r6
      e6:	a8 04       	cpc	r10, r8
      e8:	a8 04       	cpc	r10, r8
      ea:	a8 04       	cpc	r10, r8
      ec:	a8 04       	cpc	r10, r8
      ee:	a8 04       	cpc	r10, r8
      f0:	a8 04       	cpc	r10, r8
      f2:	a8 04       	cpc	r10, r8
      f4:	56 04       	cpc	r5, r6
      f6:	a8 04       	cpc	r10, r8
      f8:	a8 04       	cpc	r10, r8
      fa:	a8 04       	cpc	r10, r8
      fc:	a8 04       	cpc	r10, r8
      fe:	a8 04       	cpc	r10, r8
     100:	a8 04       	cpc	r10, r8
     102:	a8 04       	cpc	r10, r8
     104:	58 04       	cpc	r5, r8
     106:	a8 04       	cpc	r10, r8
     108:	a8 04       	cpc	r10, r8
     10a:	a8 04       	cpc	r10, r8
     10c:	a8 04       	cpc	r10, r8
     10e:	a8 04       	cpc	r10, r8
     110:	a8 04       	cpc	r10, r8
     112:	a8 04       	cpc	r10, r8
     114:	a8 04       	cpc	r10, r8
     116:	a8 04       	cpc	r10, r8
     118:	a8 04       	cpc	r10, r8
     11a:	a8 04       	cpc	r10, r8
     11c:	a8 04       	cpc	r10, r8
     11e:	a8 04       	cpc	r10, r8
     120:	a8 04       	cpc	r10, r8
     122:	a8 04       	cpc	r10, r8
     124:	58 04       	cpc	r5, r8
     126:	a8 04       	cpc	r10, r8
     128:	a8 04       	cpc	r10, r8
     12a:	a8 04       	cpc	r10, r8
     12c:	a8 04       	cpc	r10, r8
     12e:	a8 04       	cpc	r10, r8
     130:	a8 04       	cpc	r10, r8
     132:	a8 04       	cpc	r10, r8
     134:	a8 04       	cpc	r10, r8
     136:	a8 04       	cpc	r10, r8
     138:	a8 04       	cpc	r10, r8
     13a:	a8 04       	cpc	r10, r8
     13c:	a8 04       	cpc	r10, r8
     13e:	a8 04       	cpc	r10, r8
     140:	a8 04       	cpc	r10, r8
     142:	a8 04       	cpc	r10, r8
     144:	a4 04       	cpc	r10, r4
     146:	a8 04       	cpc	r10, r8
     148:	a8 04       	cpc	r10, r8
     14a:	a8 04       	cpc	r10, r8
     14c:	a8 04       	cpc	r10, r8
     14e:	a8 04       	cpc	r10, r8
     150:	a8 04       	cpc	r10, r8
     152:	a8 04       	cpc	r10, r8
     154:	81 04       	cpc	r8, r1
     156:	a8 04       	cpc	r10, r8
     158:	a8 04       	cpc	r10, r8
     15a:	a8 04       	cpc	r10, r8
     15c:	a8 04       	cpc	r10, r8
     15e:	a8 04       	cpc	r10, r8
     160:	a8 04       	cpc	r10, r8
     162:	a8 04       	cpc	r10, r8
     164:	a8 04       	cpc	r10, r8
     166:	a8 04       	cpc	r10, r8
     168:	a8 04       	cpc	r10, r8
     16a:	a8 04       	cpc	r10, r8
     16c:	a8 04       	cpc	r10, r8
     16e:	a8 04       	cpc	r10, r8
     170:	a8 04       	cpc	r10, r8
     172:	a8 04       	cpc	r10, r8
     174:	75 04       	cpc	r7, r5
     176:	a8 04       	cpc	r10, r8
     178:	a8 04       	cpc	r10, r8
     17a:	a8 04       	cpc	r10, r8
     17c:	a8 04       	cpc	r10, r8
     17e:	a8 04       	cpc	r10, r8
     180:	a8 04       	cpc	r10, r8
     182:	a8 04       	cpc	r10, r8
     184:	93 04       	cpc	r9, r3

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e8 ec       	ldi	r30, 0xC8	; 200
     19e:	f6 e1       	ldi	r31, 0x16	; 22
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a4 3d       	cpi	r26, 0xD4	; 212
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a4 ed       	ldi	r26, 0xD4	; 212
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	aa 3e       	cpi	r26, 0xEA	; 234
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	03 d0       	rcall	.+6      	; 0x1c8 <main>
     1c2:	0c 94 62 0b 	jmp	0x16c4	; 0x16c4 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <main>:
#include "drivers/ir.h"
#include "drivers/motor.h"
#include "drivers/solenoid.h"

int main(void)
{
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	cd b7       	in	r28, 0x3d	; 61
     1ce:	de b7       	in	r29, 0x3e	; 62
     1d0:	66 97       	sbiw	r28, 0x16	; 22
     1d2:	0f b6       	in	r0, 0x3f	; 63
     1d4:	f8 94       	cli
     1d6:	de bf       	out	0x3e, r29	; 62
     1d8:	0f be       	out	0x3f, r0	; 63
     1da:	cd bf       	out	0x3d, r28	; 61
	UART_init(MYUBRR);
     1dc:	87 e6       	ldi	r24, 0x67	; 103
     1de:	90 e0       	ldi	r25, 0x00	; 0
     1e0:	df d3       	rcall	.+1982   	; 0x9a0 <UART_init>
	CAN_init();
     1e2:	8f d0       	rcall	.+286    	; 0x302 <CAN_init>
	IR_init();
     1e4:	bf d1       	rcall	.+894    	; 0x564 <IR_init>
	SERVO_init();
     1e6:	a4 d2       	rcall	.+1352   	; 0x730 <SERVO_init>
	MOTOR_init();
     1e8:	60 d2       	rcall	.+1216   	; 0x6aa <MOTOR_init>
	SOLENOID_init();
     1ea:	f4 d2       	rcall	.+1512   	; 0x7d4 <SOLENOID_init>
		printf("Received message\n");
		printf("id: %d\ndata: %d\n\n", receive_msg.id, receive_msg.data[0]);
		_delay_ms(10);
	}*/

	uint8_t ir_value = IR_read();
     1ec:	bd d1       	rcall	.+890    	; 0x568 <IR_read>
     1ee:	88 2e       	mov	r8, r24
	uint8_t old_ir_value = ir_value;
	while(1) {
		receive_msg = CAN_data_receive();
		printf("Received message\n");
		printf("id: %d\nx: %d\nclick: %d\n\n", receive_msg.id, receive_msg.data[0], receive_msg.data[2]);
     1f0:	0f 2e       	mov	r0, r31
     1f2:	f3 e2       	ldi	r31, 0x23	; 35
     1f4:	ef 2e       	mov	r14, r31
     1f6:	f2 e0       	ldi	r31, 0x02	; 2
     1f8:	ff 2e       	mov	r15, r31
     1fa:	f0 2d       	mov	r31, r0
			// Message is joystick data
			int8_t x = receive_msg.data[0];
			int8_t click = receive_msg.data[2];
			
			SERVO_write(-x);
			MOTOR_set_dir_right(x > 0);
     1fc:	77 24       	eor	r7, r7
     1fe:	73 94       	inc	r7
     200:	61 2c       	mov	r6, r1
		
		ir_value = IR_read();
		//printf("IR value: %d\n", ir_value);
		if(ir_value != old_ir_value) {
			old_ir_value = ir_value;
			printf("%d\n", ir_value);
     202:	0f 2e       	mov	r0, r31
     204:	fc e3       	ldi	r31, 0x3C	; 60
     206:	cf 2e       	mov	r12, r31
     208:	f2 e0       	ldi	r31, 0x02	; 2
     20a:	df 2e       	mov	r13, r31
     20c:	f0 2d       	mov	r31, r0
	}*/

	uint8_t ir_value = IR_read();
	uint8_t old_ir_value = ir_value;
	while(1) {
		receive_msg = CAN_data_receive();
     20e:	ce 01       	movw	r24, r28
     210:	0c 96       	adiw	r24, 0x0c	; 12
     212:	e0 d0       	rcall	.+448    	; 0x3d4 <CAN_data_receive>
     214:	0c 85       	ldd	r16, Y+12	; 0x0c
     216:	1d 85       	ldd	r17, Y+13	; 0x0d
     218:	5f 84       	ldd	r5, Y+15	; 0x0f
     21a:	99 88       	ldd	r9, Y+17	; 0x11
		printf("Received message\n");
     21c:	82 e1       	ldi	r24, 0x12	; 18
     21e:	92 e0       	ldi	r25, 0x02	; 2
     220:	48 d6       	rcall	.+3216   	; 0xeb2 <puts>
		printf("id: %d\nx: %d\nclick: %d\n\n", receive_msg.id, receive_msg.data[0], receive_msg.data[2]);
     222:	a5 2c       	mov	r10, r5
     224:	bb 24       	eor	r11, r11
     226:	a7 fc       	sbrc	r10, 7
     228:	b0 94       	com	r11
     22a:	89 2d       	mov	r24, r9
     22c:	99 27       	eor	r25, r25
     22e:	87 fd       	sbrc	r24, 7
     230:	90 95       	com	r25
     232:	9f 93       	push	r25
     234:	9f 92       	push	r9
     236:	bf 92       	push	r11
     238:	5f 92       	push	r5
     23a:	1f 93       	push	r17
     23c:	0f 93       	push	r16
     23e:	ff 92       	push	r15
     240:	ef 92       	push	r14
     242:	26 d6       	rcall	.+3148   	; 0xe90 <printf>
		if(receive_msg.id == 1) {
     244:	0f b6       	in	r0, 0x3f	; 63
     246:	f8 94       	cli
     248:	de bf       	out	0x3e, r29	; 62
     24a:	0f be       	out	0x3f, r0	; 63
     24c:	cd bf       	out	0x3d, r28	; 61
     24e:	01 30       	cpi	r16, 0x01	; 1
     250:	11 05       	cpc	r17, r1
     252:	19 f5       	brne	.+70     	; 0x29a <main+0xd2>
			// Message is joystick data
			int8_t x = receive_msg.data[0];
			int8_t click = receive_msg.data[2];
			
			SERVO_write(-x);
     254:	85 2d       	mov	r24, r5
     256:	81 95       	neg	r24
     258:	76 d2       	rcall	.+1260   	; 0x746 <SERVO_write>
			MOTOR_set_dir_right(x > 0);
     25a:	87 2d       	mov	r24, r7
     25c:	15 14       	cp	r1, r5
     25e:	0c f0       	brlt	.+2      	; 0x262 <main+0x9a>
     260:	86 2d       	mov	r24, r6
     262:	12 d2       	rcall	.+1060   	; 0x688 <MOTOR_set_dir_right>
			MOTOR_set_velocity(abs(x)/100.0f * 0xFF);
     264:	b5 01       	movw	r22, r10
     266:	bb 20       	and	r11, r11
     268:	24 f4       	brge	.+8      	; 0x272 <main+0xaa>
     26a:	66 27       	eor	r22, r22
     26c:	77 27       	eor	r23, r23
     26e:	6a 19       	sub	r22, r10
     270:	7b 09       	sbc	r23, r11
     272:	88 27       	eor	r24, r24
     274:	77 fd       	sbrc	r23, 7
     276:	80 95       	com	r24
     278:	98 2f       	mov	r25, r24
     27a:	a3 d4       	rcall	.+2374   	; 0xbc2 <__floatsisf>
     27c:	20 e0       	ldi	r18, 0x00	; 0
     27e:	30 e0       	ldi	r19, 0x00	; 0
     280:	48 ec       	ldi	r20, 0xC8	; 200
     282:	52 e4       	ldi	r21, 0x42	; 66
     284:	08 d4       	rcall	.+2064   	; 0xa96 <__divsf3>
     286:	20 e0       	ldi	r18, 0x00	; 0
     288:	30 e0       	ldi	r19, 0x00	; 0
     28a:	4f e7       	ldi	r20, 0x7F	; 127
     28c:	53 e4       	ldi	r21, 0x43	; 67
     28e:	4d d5       	rcall	.+2714   	; 0xd2a <__mulsf3>
     290:	6a d4       	rcall	.+2260   	; 0xb66 <__fixunssfsi>
     292:	86 2f       	mov	r24, r22
     294:	f7 d1       	rcall	.+1006   	; 0x684 <MOTOR_set_velocity>
			SOLENOID_shoot(click);
     296:	89 2d       	mov	r24, r9
     298:	9f d2       	rcall	.+1342   	; 0x7d8 <SOLENOID_shoot>
		}
		
		ir_value = IR_read();
     29a:	66 d1       	rcall	.+716    	; 0x568 <IR_read>
     29c:	18 2f       	mov	r17, r24
		//printf("IR value: %d\n", ir_value);
		if(ir_value != old_ir_value) {
     29e:	88 15       	cp	r24, r8
     2a0:	81 f0       	breq	.+32     	; 0x2c2 <main+0xfa>
			old_ir_value = ir_value;
			printf("%d\n", ir_value);
     2a2:	1f 92       	push	r1
     2a4:	8f 93       	push	r24
     2a6:	df 92       	push	r13
     2a8:	cf 92       	push	r12
     2aa:	f2 d5       	rcall	.+3044   	; 0xe90 <printf>
			// Send score to node 1
			send_msg.id = 0;
     2ac:	1a 82       	std	Y+2, r1	; 0x02
     2ae:	19 82       	std	Y+1, r1	; 0x01
			send_msg.data[0] = ir_value;
     2b0:	1c 83       	std	Y+4, r17	; 0x04
			send_msg.length = 1;
     2b2:	7b 82       	std	Y+3, r7	; 0x03
			CAN_message_send(&send_msg);
     2b4:	ce 01       	movw	r24, r28
     2b6:	01 96       	adiw	r24, 0x01	; 1
     2b8:	3d d0       	rcall	.+122    	; 0x334 <CAN_message_send>
     2ba:	0f 90       	pop	r0
     2bc:	0f 90       	pop	r0
     2be:	0f 90       	pop	r0
     2c0:	0f 90       	pop	r0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     2c2:	8f e3       	ldi	r24, 0x3F	; 63
     2c4:	9c e9       	ldi	r25, 0x9C	; 156
     2c6:	01 97       	sbiw	r24, 0x01	; 1
     2c8:	f1 f7       	brne	.-4      	; 0x2c6 <main+0xfe>
     2ca:	00 c0       	rjmp	.+0      	; 0x2cc <main+0x104>
     2cc:	00 00       	nop
     2ce:	81 2e       	mov	r8, r17
     2d0:	9e cf       	rjmp	.-196    	; 0x20e <main+0x46>

000002d2 <ADC_init>:
     2d2:	ea e7       	ldi	r30, 0x7A	; 122
     2d4:	f0 e0       	ldi	r31, 0x00	; 0
     2d6:	80 81       	ld	r24, Z
     2d8:	80 68       	ori	r24, 0x80	; 128
     2da:	80 83       	st	Z, r24
     2dc:	80 81       	ld	r24, Z
     2de:	87 60       	ori	r24, 0x07	; 7
     2e0:	80 83       	st	Z, r24
     2e2:	08 95       	ret

000002e4 <ADC_read>:
     2e4:	8f 71       	andi	r24, 0x1F	; 31
     2e6:	80 66       	ori	r24, 0x60	; 96
     2e8:	80 93 7c 00 	sts	0x007C, r24
     2ec:	ea e7       	ldi	r30, 0x7A	; 122
     2ee:	f0 e0       	ldi	r31, 0x00	; 0
     2f0:	80 81       	ld	r24, Z
     2f2:	80 64       	ori	r24, 0x40	; 64
     2f4:	80 83       	st	Z, r24
     2f6:	80 81       	ld	r24, Z
     2f8:	86 fd       	sbrc	r24, 6
     2fa:	fd cf       	rjmp	.-6      	; 0x2f6 <ADC_read+0x12>
     2fc:	80 91 79 00 	lds	r24, 0x0079
     300:	08 95       	ret

00000302 <CAN_init>:
	.data[0] = 0
};

void CAN_init() {
	// Initialize MCP2551
	MCP2515_init();
     302:	a2 d1       	rcall	.+836    	; 0x648 <MCP2515_init>
	// Set normal mode
	MCP2515_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);
     304:	40 e0       	ldi	r20, 0x00	; 0
     306:	60 ee       	ldi	r22, 0xE0	; 224
     308:	8f e0       	ldi	r24, 0x0F	; 15
     30a:	81 d1       	rcall	.+770    	; 0x60e <MCP2515_bit_modify>

	uint8_t value = MCP2515_read_data(MCP_CANSTAT);
     30c:	8e e0       	ldi	r24, 0x0E	; 14
     30e:	40 d1       	rcall	.+640    	; 0x590 <MCP2515_read_data>
	if ((value & MODE_MASK) != MODE_NORMAL) {
     310:	80 7e       	andi	r24, 0xE0	; 224
     312:	21 f0       	breq	.+8      	; 0x31c <CAN_init+0x1a>
		printf("MCP2551 is NOT in normal mode after reset!\n");
     314:	80 e4       	ldi	r24, 0x40	; 64
     316:	92 e0       	ldi	r25, 0x02	; 2
     318:	cc c5       	rjmp	.+2968   	; 0xeb2 <puts>
		return 1;
     31a:	08 95       	ret
	}

	// Enable interrupts for receive and error
	MCP2515_bit_modify(MCP_CANINTE, 0xFF, MCP_RX_INT | MCP_ERRIE);
     31c:	43 e2       	ldi	r20, 0x23	; 35
     31e:	6f ef       	ldi	r22, 0xFF	; 255
     320:	8b e2       	ldi	r24, 0x2B	; 43
     322:	75 d1       	rcall	.+746    	; 0x60e <MCP2515_bit_modify>
	
	EICRA	|= (1 << ISC21);
     324:	e9 e6       	ldi	r30, 0x69	; 105
     326:	f0 e0       	ldi	r31, 0x00	; 0
     328:	80 81       	ld	r24, Z
     32a:	80 62       	ori	r24, 0x20	; 32
     32c:	80 83       	st	Z, r24
	EIMSK	|= (1 << INT2);
     32e:	ea 9a       	sbi	0x1d, 2	; 29
	sei();
     330:	78 94       	sei
     332:	08 95       	ret

00000334 <CAN_message_send>:
		rx_flag = 1;
	}
	MCP2515_bit_modify(MCP_CANINTF, 0xFF, 0);
}

void CAN_message_send(struct can_message_t* msg){
     334:	0f 93       	push	r16
     336:	1f 93       	push	r17
     338:	cf 93       	push	r28
     33a:	df 93       	push	r29
     33c:	cd b7       	in	r28, 0x3d	; 61
     33e:	de b7       	in	r29, 0x3e	; 62
     340:	dc 01       	movw	r26, r24
	}
	// Write starting from TXB0SIDH
	MCP2515_write_data(MCP_TXB0SIDH, data, data_length); 
	// Request to send from buffer TX0
	MCP2515_request_to_send(1);
}
     342:	0d b7       	in	r16, 0x3d	; 61
     344:	1e b7       	in	r17, 0x3e	; 62
	}
	MCP2515_bit_modify(MCP_CANINTF, 0xFF, 0);
}

void CAN_message_send(struct can_message_t* msg){
	int data_length = 5 + msg->length;
     346:	12 96       	adiw	r26, 0x02	; 2
     348:	4c 91       	ld	r20, X
     34a:	12 97       	sbiw	r26, 0x02	; 2
     34c:	50 e0       	ldi	r21, 0x00	; 0
     34e:	4b 5f       	subi	r20, 0xFB	; 251
     350:	5f 4f       	sbci	r21, 0xFF	; 255
	uint8_t data[data_length];
     352:	8d b7       	in	r24, 0x3d	; 61
     354:	9e b7       	in	r25, 0x3e	; 62
     356:	84 1b       	sub	r24, r20
     358:	95 0b       	sbc	r25, r21
     35a:	0f b6       	in	r0, 0x3f	; 63
     35c:	f8 94       	cli
     35e:	9e bf       	out	0x3e, r25	; 62
     360:	0f be       	out	0x3f, r0	; 63
     362:	8d bf       	out	0x3d, r24	; 61
     364:	6d b7       	in	r22, 0x3d	; 61
     366:	7e b7       	in	r23, 0x3e	; 62
     368:	6f 5f       	subi	r22, 0xFF	; 255
     36a:	7f 4f       	sbci	r23, 0xFF	; 255
	data[0] = msg->id >> 3; // Bit 0 to 2 to TXB0SIDH
     36c:	8d 91       	ld	r24, X+
     36e:	9c 91       	ld	r25, X
     370:	11 97       	sbiw	r26, 0x01	; 1
     372:	96 95       	lsr	r25
     374:	87 95       	ror	r24
     376:	96 95       	lsr	r25
     378:	87 95       	ror	r24
     37a:	96 95       	lsr	r25
     37c:	87 95       	ror	r24
     37e:	ed b7       	in	r30, 0x3d	; 61
     380:	fe b7       	in	r31, 0x3e	; 62
     382:	81 83       	std	Z+1, r24	; 0x01
	data[1] = msg->id << 5; // Bit 3 to 10 to TXB0SIDL
     384:	8c 91       	ld	r24, X
     386:	82 95       	swap	r24
     388:	88 0f       	add	r24, r24
     38a:	80 7e       	andi	r24, 0xE0	; 224
     38c:	fb 01       	movw	r30, r22
     38e:	81 83       	std	Z+1, r24	; 0x01
	// Not using extended ID
	data[2] = 0;
     390:	12 82       	std	Z+2, r1	; 0x02
	data[3] = 0;
     392:	13 82       	std	Z+3, r1	; 0x03
	// length to TXB0DLC
	data[4] = msg->length;
     394:	12 96       	adiw	r26, 0x02	; 2
     396:	8c 91       	ld	r24, X
     398:	12 97       	sbiw	r26, 0x02	; 2
     39a:	84 83       	std	Z+4, r24	; 0x04
	// Fill rest of array with message data
	for(int i = 5; i < data_length; i++) {
     39c:	46 30       	cpi	r20, 0x06	; 6
     39e:	51 05       	cpc	r21, r1
     3a0:	5c f0       	brlt	.+22     	; 0x3b8 <CAN_message_send+0x84>
     3a2:	13 96       	adiw	r26, 0x03	; 3
     3a4:	35 96       	adiw	r30, 0x05	; 5
     3a6:	25 e0       	ldi	r18, 0x05	; 5
     3a8:	30 e0       	ldi	r19, 0x00	; 0
		data[i] = msg->data[i - 5];
     3aa:	8d 91       	ld	r24, X+
     3ac:	81 93       	st	Z+, r24
	data[2] = 0;
	data[3] = 0;
	// length to TXB0DLC
	data[4] = msg->length;
	// Fill rest of array with message data
	for(int i = 5; i < data_length; i++) {
     3ae:	2f 5f       	subi	r18, 0xFF	; 255
     3b0:	3f 4f       	sbci	r19, 0xFF	; 255
     3b2:	24 17       	cp	r18, r20
     3b4:	35 07       	cpc	r19, r21
     3b6:	cc f3       	brlt	.-14     	; 0x3aa <CAN_message_send+0x76>
		data[i] = msg->data[i - 5];
	}
	// Write starting from TXB0SIDH
	MCP2515_write_data(MCP_TXB0SIDH, data, data_length); 
     3b8:	81 e3       	ldi	r24, 0x31	; 49
     3ba:	fa d0       	rcall	.+500    	; 0x5b0 <MCP2515_write_data>
	// Request to send from buffer TX0
	MCP2515_request_to_send(1);
     3bc:	81 e0       	ldi	r24, 0x01	; 1
     3be:	1b d1       	rcall	.+566    	; 0x5f6 <MCP2515_request_to_send>
}
     3c0:	0f b6       	in	r0, 0x3f	; 63
     3c2:	f8 94       	cli
     3c4:	1e bf       	out	0x3e, r17	; 62
     3c6:	0f be       	out	0x3f, r0	; 63
     3c8:	0d bf       	out	0x3d, r16	; 61
     3ca:	df 91       	pop	r29
     3cc:	cf 91       	pop	r28
     3ce:	1f 91       	pop	r17
     3d0:	0f 91       	pop	r16
     3d2:	08 95       	ret

000003d4 <CAN_data_receive>:

struct can_message_t CAN_data_receive() {
     3d4:	8f 92       	push	r8
     3d6:	9f 92       	push	r9
     3d8:	af 92       	push	r10
     3da:	bf 92       	push	r11
     3dc:	cf 92       	push	r12
     3de:	df 92       	push	r13
     3e0:	ef 92       	push	r14
     3e2:	ff 92       	push	r15
     3e4:	0f 93       	push	r16
     3e6:	1f 93       	push	r17
     3e8:	cf 93       	push	r28
     3ea:	df 93       	push	r29
     3ec:	cd b7       	in	r28, 0x3d	; 61
     3ee:	de b7       	in	r29, 0x3e	; 62
     3f0:	2b 97       	sbiw	r28, 0x0b	; 11
     3f2:	0f b6       	in	r0, 0x3f	; 63
     3f4:	f8 94       	cli
     3f6:	de bf       	out	0x3e, r29	; 62
     3f8:	0f be       	out	0x3f, r0	; 63
     3fa:	cd bf       	out	0x3d, r28	; 61
     3fc:	7c 01       	movw	r14, r24
	struct can_message_t msg;

	if(rx_flag) {
     3fe:	80 91 df 02 	lds	r24, 0x02DF
     402:	88 23       	and	r24, r24
     404:	b1 f1       	breq	.+108    	; 0x472 <CAN_data_receive+0x9e>
		msg.id = (MCP2515_read_data(MCP_RXB0SIDH) << 3) | (MCP2515_read_data(MCP_RXB0SIDL) >> 5);
     406:	81 e6       	ldi	r24, 0x61	; 97
     408:	c3 d0       	rcall	.+390    	; 0x590 <MCP2515_read_data>
     40a:	a8 2e       	mov	r10, r24
     40c:	82 e6       	ldi	r24, 0x62	; 98
     40e:	c0 d0       	rcall	.+384    	; 0x590 <MCP2515_read_data>
     410:	82 95       	swap	r24
     412:	86 95       	lsr	r24
     414:	87 70       	andi	r24, 0x07	; 7
     416:	b1 2c       	mov	r11, r1
     418:	aa 0c       	add	r10, r10
     41a:	bb 1c       	adc	r11, r11
     41c:	aa 0c       	add	r10, r10
     41e:	bb 1c       	adc	r11, r11
     420:	aa 0c       	add	r10, r10
     422:	bb 1c       	adc	r11, r11
     424:	a8 2a       	or	r10, r24
		msg.length = (0x0F) & MCP2515_read_data(MCP_RXB0DLC);
     426:	85 e6       	ldi	r24, 0x65	; 101
     428:	b3 d0       	rcall	.+358    	; 0x590 <MCP2515_read_data>
     42a:	8f 70       	andi	r24, 0x0F	; 15
     42c:	88 2e       	mov	r8, r24
		for(int i = 0; i < msg.length; i++) {
     42e:	99 f0       	breq	.+38     	; 0x456 <CAN_data_receive+0x82>
     430:	8e 01       	movw	r16, r28
     432:	0c 5f       	subi	r16, 0xFC	; 252
     434:	1f 4f       	sbci	r17, 0xFF	; 255
     436:	68 01       	movw	r12, r16
     438:	c8 0e       	add	r12, r24
     43a:	d1 1c       	adc	r13, r1
     43c:	0f 2e       	mov	r0, r31
     43e:	f6 e6       	ldi	r31, 0x66	; 102
     440:	9f 2e       	mov	r9, r31
     442:	f0 2d       	mov	r31, r0
			msg.data[i] = MCP2515_read_data(MCP_RXB0D0 + i);
     444:	89 2d       	mov	r24, r9
     446:	a4 d0       	rcall	.+328    	; 0x590 <MCP2515_read_data>
     448:	f8 01       	movw	r30, r16
     44a:	81 93       	st	Z+, r24
     44c:	8f 01       	movw	r16, r30
     44e:	93 94       	inc	r9
	struct can_message_t msg;

	if(rx_flag) {
		msg.id = (MCP2515_read_data(MCP_RXB0SIDH) << 3) | (MCP2515_read_data(MCP_RXB0SIDL) >> 5);
		msg.length = (0x0F) & MCP2515_read_data(MCP_RXB0DLC);
		for(int i = 0; i < msg.length; i++) {
     450:	ec 15       	cp	r30, r12
     452:	fd 05       	cpc	r31, r13
     454:	b9 f7       	brne	.-18     	; 0x444 <CAN_data_receive+0x70>
			msg.data[i] = MCP2515_read_data(MCP_RXB0D0 + i);
		}
		rx_flag = 0;
     456:	10 92 df 02 	sts	0x02DF, r1
	} else {
		return empty_msg;
	}
	return msg;
     45a:	ba 82       	std	Y+2, r11	; 0x02
     45c:	a9 82       	std	Y+1, r10	; 0x01
     45e:	8b 82       	std	Y+3, r8	; 0x03
     460:	8b e0       	ldi	r24, 0x0B	; 11
     462:	fe 01       	movw	r30, r28
     464:	31 96       	adiw	r30, 0x01	; 1
     466:	d7 01       	movw	r26, r14
     468:	01 90       	ld	r0, Z+
     46a:	0d 92       	st	X+, r0
     46c:	8a 95       	dec	r24
     46e:	e1 f7       	brne	.-8      	; 0x468 <CAN_data_receive+0x94>
     470:	08 c0       	rjmp	.+16     	; 0x482 <CAN_data_receive+0xae>
		for(int i = 0; i < msg.length; i++) {
			msg.data[i] = MCP2515_read_data(MCP_RXB0D0 + i);
		}
		rx_flag = 0;
	} else {
		return empty_msg;
     472:	8b e0       	ldi	r24, 0x0B	; 11
     474:	e6 e0       	ldi	r30, 0x06	; 6
     476:	f2 e0       	ldi	r31, 0x02	; 2
     478:	d7 01       	movw	r26, r14
     47a:	01 90       	ld	r0, Z+
     47c:	0d 92       	st	X+, r0
     47e:	8a 95       	dec	r24
     480:	e1 f7       	brne	.-8      	; 0x47a <CAN_data_receive+0xa6>
	}
	return msg;
}
     482:	c7 01       	movw	r24, r14
     484:	2b 96       	adiw	r28, 0x0b	; 11
     486:	0f b6       	in	r0, 0x3f	; 63
     488:	f8 94       	cli
     48a:	de bf       	out	0x3e, r29	; 62
     48c:	0f be       	out	0x3f, r0	; 63
     48e:	cd bf       	out	0x3d, r28	; 61
     490:	df 91       	pop	r29
     492:	cf 91       	pop	r28
     494:	1f 91       	pop	r17
     496:	0f 91       	pop	r16
     498:	ff 90       	pop	r15
     49a:	ef 90       	pop	r14
     49c:	df 90       	pop	r13
     49e:	cf 90       	pop	r12
     4a0:	bf 90       	pop	r11
     4a2:	af 90       	pop	r10
     4a4:	9f 90       	pop	r9
     4a6:	8f 90       	pop	r8
     4a8:	08 95       	ret

000004aa <CAN_error>:

void CAN_error() {
     4aa:	cf 93       	push	r28
	uint8_t error = MCP2515_read_data(MCP_EFLG);
     4ac:	8d e2       	ldi	r24, 0x2D	; 45
     4ae:	70 d0       	rcall	.+224    	; 0x590 <MCP2515_read_data>
     4b0:	c8 2f       	mov	r28, r24
	if(error & MCP_TXWAR) {
     4b2:	82 ff       	sbrs	r24, 2
     4b4:	03 c0       	rjmp	.+6      	; 0x4bc <CAN_error+0x12>
		printf("(E) can.c: Transmission error\n");
     4b6:	8b e6       	ldi	r24, 0x6B	; 107
     4b8:	92 e0       	ldi	r25, 0x02	; 2
     4ba:	fb d4       	rcall	.+2550   	; 0xeb2 <puts>
	}
	if(error & MCP_RXWAR) {
     4bc:	c1 ff       	sbrs	r28, 1
     4be:	03 c0       	rjmp	.+6      	; 0x4c6 <CAN_error+0x1c>
		printf("(E) can.c: Receive error\n");
     4c0:	89 e8       	ldi	r24, 0x89	; 137
     4c2:	92 e0       	ldi	r25, 0x02	; 2
     4c4:	f6 d4       	rcall	.+2540   	; 0xeb2 <puts>
	}
}
     4c6:	cf 91       	pop	r28
     4c8:	08 95       	ret

000004ca <CAN_int_vect>:

ISR(INT2_vect) {
	CAN_int_vect();
}

void CAN_int_vect() {
     4ca:	cf 93       	push	r28
	uint8_t interrupt = MCP2515_read_data(MCP_CANINTF);
     4cc:	8c e2       	ldi	r24, 0x2C	; 44
     4ce:	60 d0       	rcall	.+192    	; 0x590 <MCP2515_read_data>
     4d0:	c8 2f       	mov	r28, r24
	if(interrupt & MCP_ERRIF) {
     4d2:	85 fd       	sbrc	r24, 5
		CAN_error();
     4d4:	ea df       	rcall	.-44     	; 0x4aa <CAN_error>
	}
	if(interrupt & MCP_RX0IF) {
     4d6:	c0 ff       	sbrs	r28, 0
     4d8:	03 c0       	rjmp	.+6      	; 0x4e0 <CAN_int_vect+0x16>
		rx_flag = 1;
     4da:	81 e0       	ldi	r24, 0x01	; 1
     4dc:	80 93 df 02 	sts	0x02DF, r24
	}
	MCP2515_bit_modify(MCP_CANINTF, 0xFF, 0);
     4e0:	40 e0       	ldi	r20, 0x00	; 0
     4e2:	6f ef       	ldi	r22, 0xFF	; 255
     4e4:	8c e2       	ldi	r24, 0x2C	; 44
     4e6:	93 d0       	rcall	.+294    	; 0x60e <MCP2515_bit_modify>
}
     4e8:	cf 91       	pop	r28
     4ea:	08 95       	ret

000004ec <__vector_3>:
	EICRA	|= (1 << ISC21);
	EIMSK	|= (1 << INT2);
	sei();
}

ISR(INT2_vect) {
     4ec:	1f 92       	push	r1
     4ee:	0f 92       	push	r0
     4f0:	0f b6       	in	r0, 0x3f	; 63
     4f2:	0f 92       	push	r0
     4f4:	11 24       	eor	r1, r1
     4f6:	0b b6       	in	r0, 0x3b	; 59
     4f8:	0f 92       	push	r0
     4fa:	2f 93       	push	r18
     4fc:	3f 93       	push	r19
     4fe:	4f 93       	push	r20
     500:	5f 93       	push	r21
     502:	6f 93       	push	r22
     504:	7f 93       	push	r23
     506:	8f 93       	push	r24
     508:	9f 93       	push	r25
     50a:	af 93       	push	r26
     50c:	bf 93       	push	r27
     50e:	ef 93       	push	r30
     510:	ff 93       	push	r31
	CAN_int_vect();
     512:	db df       	rcall	.-74     	; 0x4ca <CAN_int_vect>
}
     514:	ff 91       	pop	r31
     516:	ef 91       	pop	r30
     518:	bf 91       	pop	r27
     51a:	af 91       	pop	r26
     51c:	9f 91       	pop	r25
     51e:	8f 91       	pop	r24
     520:	7f 91       	pop	r23
     522:	6f 91       	pop	r22
     524:	5f 91       	pop	r21
     526:	4f 91       	pop	r20
     528:	3f 91       	pop	r19
     52a:	2f 91       	pop	r18
     52c:	0f 90       	pop	r0
     52e:	0b be       	out	0x3b, r0	; 59
     530:	0f 90       	pop	r0
     532:	0f be       	out	0x3f, r0	; 63
     534:	0f 90       	pop	r0
     536:	1f 90       	pop	r1
     538:	18 95       	reti

0000053a <DAC_init>:

#include "dac.h"
#include "TWI_Master.h"

void DAC_init() {
	TWI_Master_Initialise();
     53a:	71 c1       	rjmp	.+738    	; 0x81e <TWI_Master_Initialise>
     53c:	08 95       	ret

0000053e <DAC_write>:
}

void DAC_write(uint8_t value) {
     53e:	cf 93       	push	r28
     540:	df 93       	push	r29
     542:	00 d0       	rcall	.+0      	; 0x544 <DAC_write+0x6>
     544:	cd b7       	in	r28, 0x3d	; 61
     546:	de b7       	in	r29, 0x3e	; 62
	uint8_t twi_msg[3] = {
     548:	90 e5       	ldi	r25, 0x50	; 80
     54a:	99 83       	std	Y+1, r25	; 0x01
     54c:	1a 82       	std	Y+2, r1	; 0x02
     54e:	8b 83       	std	Y+3, r24	; 0x03
		MAX520_TWI_ADDRESS,
		0x00,
		value
	};
	TWI_Start_Transceiver_With_Data(twi_msg, 3);
     550:	63 e0       	ldi	r22, 0x03	; 3
     552:	ce 01       	movw	r24, r28
     554:	01 96       	adiw	r24, 0x01	; 1
     556:	6d d1       	rcall	.+730    	; 0x832 <TWI_Start_Transceiver_With_Data>
     558:	0f 90       	pop	r0
     55a:	0f 90       	pop	r0
     55c:	0f 90       	pop	r0
     55e:	df 91       	pop	r29
     560:	cf 91       	pop	r28
     562:	08 95       	ret

00000564 <IR_init>:
     564:	b6 ce       	rjmp	.-660    	; 0x2d2 <ADC_init>
     566:	08 95       	ret

00000568 <IR_read>:
     568:	80 e0       	ldi	r24, 0x00	; 0
     56a:	bc de       	rcall	.-648    	; 0x2e4 <ADC_read>
     56c:	a5 ed       	ldi	r26, 0xD5	; 213
     56e:	b2 e0       	ldi	r27, 0x02	; 2
     570:	9c 91       	ld	r25, X
     572:	90 93 d4 02 	sts	0x02D4, r25
     576:	e6 ed       	ldi	r30, 0xD6	; 214
     578:	f2 e0       	ldi	r31, 0x02	; 2
     57a:	90 81       	ld	r25, Z
     57c:	9c 93       	st	X, r25
     57e:	80 83       	st	Z, r24
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	b0 de       	rcall	.-672    	; 0x2e4 <ADC_read>
     584:	91 e0       	ldi	r25, 0x01	; 1
     586:	8f 30       	cpi	r24, 0x0F	; 15
     588:	08 f0       	brcs	.+2      	; 0x58c <IR_read+0x24>
     58a:	90 e0       	ldi	r25, 0x00	; 0
     58c:	89 2f       	mov	r24, r25
     58e:	08 95       	ret

00000590 <MCP2515_read_data>:
	SPI_transcieve(address);
	result = SPI_transcieve(0);
	SPI_SS_high();
	sei();
	return result;
}
     590:	cf 93       	push	r28
     592:	c8 2f       	mov	r28, r24
     594:	f8 94       	cli
     596:	3f d1       	rcall	.+638    	; 0x816 <SPI_SS_low>
     598:	83 e0       	ldi	r24, 0x03	; 3
     59a:	37 d1       	rcall	.+622    	; 0x80a <SPI_transcieve>
     59c:	8c 2f       	mov	r24, r28
     59e:	35 d1       	rcall	.+618    	; 0x80a <SPI_transcieve>
     5a0:	80 e0       	ldi	r24, 0x00	; 0
     5a2:	33 d1       	rcall	.+614    	; 0x80a <SPI_transcieve>
     5a4:	c8 2f       	mov	r28, r24
     5a6:	39 d1       	rcall	.+626    	; 0x81a <SPI_SS_high>
     5a8:	78 94       	sei
     5aa:	8c 2f       	mov	r24, r28
     5ac:	cf 91       	pop	r28
     5ae:	08 95       	ret

000005b0 <MCP2515_write_data>:
     5b0:	ef 92       	push	r14
     5b2:	ff 92       	push	r15
     5b4:	0f 93       	push	r16
     5b6:	1f 93       	push	r17
     5b8:	cf 93       	push	r28
     5ba:	df 93       	push	r29
     5bc:	c8 2f       	mov	r28, r24
     5be:	7b 01       	movw	r14, r22
     5c0:	8a 01       	movw	r16, r20
     5c2:	f8 94       	cli
     5c4:	28 d1       	rcall	.+592    	; 0x816 <SPI_SS_low>
     5c6:	82 e0       	ldi	r24, 0x02	; 2
     5c8:	20 d1       	rcall	.+576    	; 0x80a <SPI_transcieve>
     5ca:	8c 2f       	mov	r24, r28
     5cc:	1e d1       	rcall	.+572    	; 0x80a <SPI_transcieve>
     5ce:	10 16       	cp	r1, r16
     5d0:	11 06       	cpc	r1, r17
     5d2:	44 f4       	brge	.+16     	; 0x5e4 <MCP2515_write_data+0x34>
     5d4:	e7 01       	movw	r28, r14
     5d6:	0e 0d       	add	r16, r14
     5d8:	1f 1d       	adc	r17, r15
     5da:	89 91       	ld	r24, Y+
     5dc:	16 d1       	rcall	.+556    	; 0x80a <SPI_transcieve>
     5de:	c0 17       	cp	r28, r16
     5e0:	d1 07       	cpc	r29, r17
     5e2:	d9 f7       	brne	.-10     	; 0x5da <MCP2515_write_data+0x2a>
     5e4:	1a d1       	rcall	.+564    	; 0x81a <SPI_SS_high>
     5e6:	78 94       	sei
     5e8:	df 91       	pop	r29
     5ea:	cf 91       	pop	r28
     5ec:	1f 91       	pop	r17
     5ee:	0f 91       	pop	r16
     5f0:	ff 90       	pop	r15
     5f2:	ef 90       	pop	r14
     5f4:	08 95       	ret

000005f6 <MCP2515_request_to_send>:
     5f6:	cf 93       	push	r28
     5f8:	c8 2f       	mov	r28, r24
     5fa:	f8 94       	cli
     5fc:	0c d1       	rcall	.+536    	; 0x816 <SPI_SS_low>
     5fe:	8c 2f       	mov	r24, r28
     600:	87 70       	andi	r24, 0x07	; 7
     602:	80 68       	ori	r24, 0x80	; 128
     604:	02 d1       	rcall	.+516    	; 0x80a <SPI_transcieve>
     606:	09 d1       	rcall	.+530    	; 0x81a <SPI_SS_high>
     608:	78 94       	sei
     60a:	cf 91       	pop	r28
     60c:	08 95       	ret

0000060e <MCP2515_bit_modify>:

void MCP2515_bit_modify(uint8_t address, uint8_t mask, uint8_t data) {
     60e:	1f 93       	push	r17
     610:	cf 93       	push	r28
     612:	df 93       	push	r29
     614:	18 2f       	mov	r17, r24
     616:	d6 2f       	mov	r29, r22
     618:	c4 2f       	mov	r28, r20
	cli();
     61a:	f8 94       	cli
	SPI_SS_low();
     61c:	fc d0       	rcall	.+504    	; 0x816 <SPI_SS_low>
	SPI_transcieve(MCP_BITMOD);
     61e:	85 e0       	ldi	r24, 0x05	; 5
     620:	f4 d0       	rcall	.+488    	; 0x80a <SPI_transcieve>
	SPI_transcieve(address);
     622:	81 2f       	mov	r24, r17
     624:	f2 d0       	rcall	.+484    	; 0x80a <SPI_transcieve>
	SPI_transcieve(mask);
     626:	8d 2f       	mov	r24, r29
     628:	f0 d0       	rcall	.+480    	; 0x80a <SPI_transcieve>
	SPI_transcieve(data);
     62a:	8c 2f       	mov	r24, r28
     62c:	ee d0       	rcall	.+476    	; 0x80a <SPI_transcieve>
	SPI_SS_high();
     62e:	f5 d0       	rcall	.+490    	; 0x81a <SPI_SS_high>
	sei();
     630:	78 94       	sei
}
     632:	df 91       	pop	r29
     634:	cf 91       	pop	r28
     636:	1f 91       	pop	r17
     638:	08 95       	ret

0000063a <MCP2515_reset>:

void MCP2515_reset() {
	cli();
     63a:	f8 94       	cli
	SPI_SS_low(); // Select CAN controller
     63c:	ec d0       	rcall	.+472    	; 0x816 <SPI_SS_low>
	SPI_transcieve(MCP_RESET);
     63e:	80 ec       	ldi	r24, 0xC0	; 192
     640:	e4 d0       	rcall	.+456    	; 0x80a <SPI_transcieve>
	SPI_SS_high(); // Deselect CAN controller
     642:	eb d0       	rcall	.+470    	; 0x81a <SPI_SS_high>
	sei();
     644:	78 94       	sei
     646:	08 95       	ret

00000648 <MCP2515_init>:
#include <avr/interrupt.h>

#include "MCP2515.h"
#include "spi.h"

uint8_t MCP2515_init(){
     648:	cf 93       	push	r28
     64a:	df 93       	push	r29
     64c:	1f 92       	push	r1
     64e:	cd b7       	in	r28, 0x3d	; 61
     650:	de b7       	in	r29, 0x3e	; 62
	volatile uint8_t value;
	
	SPI_master_init();
     652:	d4 d0       	rcall	.+424    	; 0x7fc <SPI_master_init>
	
	MCP2515_reset();
     654:	f2 df       	rcall	.-28     	; 0x63a <MCP2515_reset>
     656:	8f e3       	ldi	r24, 0x3F	; 63
     658:	9c e9       	ldi	r25, 0x9C	; 156
     65a:	01 97       	sbiw	r24, 0x01	; 1
     65c:	f1 f7       	brne	.-4      	; 0x65a <MCP2515_init+0x12>
     65e:	00 c0       	rjmp	.+0      	; 0x660 <MCP2515_init+0x18>
     660:	00 00       	nop
	_delay_ms(10);
	
	// Self test
	value = MCP2515_read_data(MCP_CANSTAT);
     662:	8e e0       	ldi	r24, 0x0E	; 14
     664:	95 df       	rcall	.-214    	; 0x590 <MCP2515_read_data>
     666:	89 83       	std	Y+1, r24	; 0x01
	if ((value & MODE_MASK) != MODE_CONFIG) {
     668:	89 81       	ldd	r24, Y+1	; 0x01
     66a:	80 7e       	andi	r24, 0xE0	; 224
     66c:	80 38       	cpi	r24, 0x80	; 128
     66e:	29 f0       	breq	.+10     	; 0x67a <MCP2515_init+0x32>
		printf("MCP2551 is NOT in configuration mode after reset!\n");
     670:	82 ea       	ldi	r24, 0xA2	; 162
     672:	92 e0       	ldi	r25, 0x02	; 2
     674:	1e d4       	rcall	.+2108   	; 0xeb2 <puts>
		return 1;
     676:	81 e0       	ldi	r24, 0x01	; 1
     678:	01 c0       	rjmp	.+2      	; 0x67c <MCP2515_init+0x34>
	}
	return 0;
     67a:	80 e0       	ldi	r24, 0x00	; 0
}
     67c:	0f 90       	pop	r0
     67e:	df 91       	pop	r29
     680:	cf 91       	pop	r28
     682:	08 95       	ret

00000684 <MOTOR_set_velocity>:
	MOTOR_stop();
	MOTOR_set_dir_right(1);
}

void MOTOR_set_velocity(uint8_t vel) {
	DAC_write(vel);
     684:	5c cf       	rjmp	.-328    	; 0x53e <DAC_write>
     686:	08 95       	ret

00000688 <MOTOR_set_dir_right>:
}

void MOTOR_set_dir_right(uint8_t dirn) {
	if(dirn == 0) {
     688:	81 11       	cpse	r24, r1
     68a:	06 c0       	rjmp	.+12     	; 0x698 <MOTOR_set_dir_right+0x10>
		MJ1_PORT &= ~(1 << DIR);
     68c:	e2 e0       	ldi	r30, 0x02	; 2
     68e:	f1 e0       	ldi	r31, 0x01	; 1
     690:	80 81       	ld	r24, Z
     692:	8d 7f       	andi	r24, 0xFD	; 253
     694:	80 83       	st	Z, r24
     696:	08 95       	ret
	} else {
		MJ1_PORT |= (1 << DIR);
     698:	e2 e0       	ldi	r30, 0x02	; 2
     69a:	f1 e0       	ldi	r31, 0x01	; 1
     69c:	80 81       	ld	r24, Z
     69e:	82 60       	ori	r24, 0x02	; 2
     6a0:	80 83       	st	Z, r24
     6a2:	08 95       	ret

000006a4 <MOTOR_stop>:
	MOTOR_stop();
	MOTOR_set_dir_right(1);
}

void MOTOR_set_velocity(uint8_t vel) {
	DAC_write(vel);
     6a4:	80 e0       	ldi	r24, 0x00	; 0
     6a6:	4b cf       	rjmp	.-362    	; 0x53e <DAC_write>
     6a8:	08 95       	ret

000006aa <MOTOR_init>:

#include "../ATmega2560.h" // Need F_CPU
#include <util/delay.h>

void MOTOR_init() {
	DAC_init();
     6aa:	47 df       	rcall	.-370    	; 0x53a <DAC_init>
	// Set MJ1_PORT to input
	MJ1_DDR		|= (1 << DIR) | (1 << EN) | (1 << SEL) | (1 << OE) | (1 << RST);
     6ac:	e1 e0       	ldi	r30, 0x01	; 1
     6ae:	f1 e0       	ldi	r31, 0x01	; 1
     6b0:	80 81       	ld	r24, Z
     6b2:	8a 67       	ori	r24, 0x7A	; 122
     6b4:	80 83       	st	Z, r24
	// Set MJ2_PORT to output
	MJ2_DDR		= 0x00;
     6b6:	10 92 07 01 	sts	0x0107, r1
	// Enable motor and set direction to 1
	MJ1_PORT	|= (1 << EN) | (1 << DIR);
     6ba:	e2 e0       	ldi	r30, 0x02	; 2
     6bc:	f1 e0       	ldi	r31, 0x01	; 1
     6be:	80 81       	ld	r24, Z
     6c0:	82 61       	ori	r24, 0x12	; 18
     6c2:	80 83       	st	Z, r24
	// Toggle !RST to reset encoder
	MJ1_PORT &= ~(1 << RST); 
     6c4:	80 81       	ld	r24, Z
     6c6:	8f 7b       	andi	r24, 0xBF	; 191
     6c8:	80 83       	st	Z, r24
     6ca:	2f ef       	ldi	r18, 0xFF	; 255
     6cc:	89 ef       	ldi	r24, 0xF9	; 249
     6ce:	90 e0       	ldi	r25, 0x00	; 0
     6d0:	21 50       	subi	r18, 0x01	; 1
     6d2:	80 40       	sbci	r24, 0x00	; 0
     6d4:	90 40       	sbci	r25, 0x00	; 0
     6d6:	e1 f7       	brne	.-8      	; 0x6d0 <MOTOR_init+0x26>
     6d8:	00 c0       	rjmp	.+0      	; 0x6da <MOTOR_init+0x30>
     6da:	00 00       	nop
	_delay_ms(20);
	MJ1_PORT |= (1 << RST);
     6dc:	80 81       	ld	r24, Z
     6de:	80 64       	ori	r24, 0x40	; 64
     6e0:	80 83       	st	Z, r24
	
	MOTOR_stop();
     6e2:	e0 cf       	rjmp	.-64     	; 0x6a4 <MOTOR_stop>
     6e4:	08 95       	ret

000006e6 <PWM_set_period>:
     6e6:	a0 e8       	ldi	r26, 0x80	; 128
     6e8:	b0 e0       	ldi	r27, 0x00	; 0
     6ea:	22 e0       	ldi	r18, 0x02	; 2
     6ec:	2c 93       	st	X, r18
     6ee:	e1 e8       	ldi	r30, 0x81	; 129
     6f0:	f0 e0       	ldi	r31, 0x00	; 0
     6f2:	28 e1       	ldi	r18, 0x18	; 24
     6f4:	20 83       	st	Z, r18
     6f6:	2c 91       	ld	r18, X
     6f8:	20 68       	ori	r18, 0x80	; 128
     6fa:	2c 93       	st	X, r18
     6fc:	20 81       	ld	r18, Z
     6fe:	23 60       	ori	r18, 0x03	; 3
     700:	20 83       	st	Z, r18
     702:	20 e0       	ldi	r18, 0x00	; 0
     704:	30 e0       	ldi	r19, 0x00	; 0
     706:	4a e7       	ldi	r20, 0x7A	; 122
     708:	53 e4       	ldi	r21, 0x43	; 67
     70a:	0f d3       	rcall	.+1566   	; 0xd2a <__mulsf3>
     70c:	2c d2       	rcall	.+1112   	; 0xb66 <__fixunssfsi>
     70e:	70 93 87 00 	sts	0x0087, r23
     712:	60 93 86 00 	sts	0x0086, r22
     716:	25 9a       	sbi	0x04, 5	; 4
     718:	08 95       	ret

0000071a <PWM_set_pulse_width>:
     71a:	20 e0       	ldi	r18, 0x00	; 0
     71c:	30 e0       	ldi	r19, 0x00	; 0
     71e:	4a e7       	ldi	r20, 0x7A	; 122
     720:	53 e4       	ldi	r21, 0x43	; 67
     722:	03 d3       	rcall	.+1542   	; 0xd2a <__mulsf3>
     724:	20 d2       	rcall	.+1088   	; 0xb66 <__fixunssfsi>
     726:	70 93 89 00 	sts	0x0089, r23
     72a:	60 93 88 00 	sts	0x0088, r22
     72e:	08 95       	ret

00000730 <SERVO_init>:
     730:	60 e0       	ldi	r22, 0x00	; 0
     732:	70 e0       	ldi	r23, 0x00	; 0
     734:	80 ea       	ldi	r24, 0xA0	; 160
     736:	91 e4       	ldi	r25, 0x41	; 65
     738:	d6 df       	rcall	.-84     	; 0x6e6 <PWM_set_period>
     73a:	67 ed       	ldi	r22, 0xD7	; 215
     73c:	73 ea       	ldi	r23, 0xA3	; 163
     73e:	80 ec       	ldi	r24, 0xC0	; 192
     740:	9f e3       	ldi	r25, 0x3F	; 63
     742:	eb cf       	rjmp	.-42     	; 0x71a <PWM_set_pulse_width>
     744:	08 95       	ret

00000746 <SERVO_write>:
     746:	cf 92       	push	r12
     748:	df 92       	push	r13
     74a:	ef 92       	push	r14
     74c:	ff 92       	push	r15
     74e:	68 2f       	mov	r22, r24
     750:	77 27       	eor	r23, r23
     752:	67 fd       	sbrc	r22, 7
     754:	70 95       	com	r23
     756:	87 2f       	mov	r24, r23
     758:	97 2f       	mov	r25, r23
     75a:	33 d2       	rcall	.+1126   	; 0xbc2 <__floatsisf>
     75c:	20 e0       	ldi	r18, 0x00	; 0
     75e:	30 e0       	ldi	r19, 0x00	; 0
     760:	48 ec       	ldi	r20, 0xC8	; 200
     762:	52 e4       	ldi	r21, 0x42	; 66
     764:	98 d1       	rcall	.+816    	; 0xa96 <__divsf3>
     766:	20 e0       	ldi	r18, 0x00	; 0
     768:	30 e0       	ldi	r19, 0x00	; 0
     76a:	40 e0       	ldi	r20, 0x00	; 0
     76c:	5f e3       	ldi	r21, 0x3F	; 63
     76e:	dd d2       	rcall	.+1466   	; 0xd2a <__mulsf3>
     770:	20 e0       	ldi	r18, 0x00	; 0
     772:	30 e0       	ldi	r19, 0x00	; 0
     774:	40 ec       	ldi	r20, 0xC0	; 192
     776:	5f e3       	ldi	r21, 0x3F	; 63
     778:	26 d1       	rcall	.+588    	; 0x9c6 <__addsf3>
     77a:	6b 01       	movw	r12, r22
     77c:	7c 01       	movw	r14, r24
     77e:	26 e6       	ldi	r18, 0x66	; 102
     780:	36 e6       	ldi	r19, 0x66	; 102
     782:	46 e0       	ldi	r20, 0x06	; 6
     784:	50 e4       	ldi	r21, 0x40	; 64
     786:	cd d2       	rcall	.+1434   	; 0xd22 <__gesf2>
     788:	18 16       	cp	r1, r24
     78a:	54 f0       	brlt	.+20     	; 0x7a0 <SERVO_write+0x5a>
     78c:	26 e6       	ldi	r18, 0x66	; 102
     78e:	36 e6       	ldi	r19, 0x66	; 102
     790:	46 e6       	ldi	r20, 0x66	; 102
     792:	5f e3       	ldi	r21, 0x3F	; 63
     794:	c7 01       	movw	r24, r14
     796:	b6 01       	movw	r22, r12
     798:	7a d1       	rcall	.+756    	; 0xa8e <__cmpsf2>
     79a:	88 23       	and	r24, r24
     79c:	5c f0       	brlt	.+22     	; 0x7b4 <SERVO_write+0x6e>
     79e:	12 c0       	rjmp	.+36     	; 0x7c4 <SERVO_write+0x7e>
     7a0:	0f 2e       	mov	r0, r31
     7a2:	f6 e6       	ldi	r31, 0x66	; 102
     7a4:	cf 2e       	mov	r12, r31
     7a6:	dc 2c       	mov	r13, r12
     7a8:	f6 e0       	ldi	r31, 0x06	; 6
     7aa:	ef 2e       	mov	r14, r31
     7ac:	f0 e4       	ldi	r31, 0x40	; 64
     7ae:	ff 2e       	mov	r15, r31
     7b0:	f0 2d       	mov	r31, r0
     7b2:	08 c0       	rjmp	.+16     	; 0x7c4 <SERVO_write+0x7e>
     7b4:	0f 2e       	mov	r0, r31
     7b6:	f6 e6       	ldi	r31, 0x66	; 102
     7b8:	cf 2e       	mov	r12, r31
     7ba:	dc 2c       	mov	r13, r12
     7bc:	ec 2c       	mov	r14, r12
     7be:	ff e3       	ldi	r31, 0x3F	; 63
     7c0:	ff 2e       	mov	r15, r31
     7c2:	f0 2d       	mov	r31, r0
     7c4:	c7 01       	movw	r24, r14
     7c6:	b6 01       	movw	r22, r12
     7c8:	a8 df       	rcall	.-176    	; 0x71a <PWM_set_pulse_width>
     7ca:	ff 90       	pop	r15
     7cc:	ef 90       	pop	r14
     7ce:	df 90       	pop	r13
     7d0:	cf 90       	pop	r12
     7d2:	08 95       	ret

000007d4 <SOLENOID_init>:
#include <util/delay.h>

#include "solenoid.h"

void SOLENOID_init() {
	SOLENOID_DDR |= (1 << SOLENOID_PIN);
     7d4:	6c 9a       	sbi	0x0d, 4	; 13
     7d6:	08 95       	ret

000007d8 <SOLENOID_shoot>:
}

void SOLENOID_shoot(uint8_t enable) {
	static uint8_t enabled = 0;
	if(enable != enabled) {
     7d8:	90 91 d7 02 	lds	r25, 0x02D7
     7dc:	89 17       	cp	r24, r25
     7de:	69 f0       	breq	.+26     	; 0x7fa <SOLENOID_shoot+0x22>
		if(enable) {
     7e0:	88 23       	and	r24, r24
     7e2:	11 f0       	breq	.+4      	; 0x7e8 <SOLENOID_shoot+0x10>
			SOLENOID_PORT &= ~(1 << SOLENOID_PIN);
     7e4:	74 98       	cbi	0x0e, 4	; 14
     7e6:	01 c0       	rjmp	.+2      	; 0x7ea <SOLENOID_shoot+0x12>
		} else {
			SOLENOID_PORT |= (1 << SOLENOID_PIN);
     7e8:	74 9a       	sbi	0x0e, 4	; 14
     7ea:	ef e3       	ldi	r30, 0x3F	; 63
     7ec:	fc e9       	ldi	r31, 0x9C	; 156
     7ee:	31 97       	sbiw	r30, 0x01	; 1
     7f0:	f1 f7       	brne	.-4      	; 0x7ee <SOLENOID_shoot+0x16>
     7f2:	00 c0       	rjmp	.+0      	; 0x7f4 <SOLENOID_shoot+0x1c>
     7f4:	00 00       	nop
			1 + 1;
		}
		_delay_ms(10);
		enabled = enable;
     7f6:	80 93 d7 02 	sts	0x02D7, r24
     7fa:	08 95       	ret

000007fc <SPI_master_init>:
     7fc:	87 e8       	ldi	r24, 0x87	; 135
     7fe:	84 b9       	out	0x04, r24	; 4
     800:	28 9a       	sbi	0x05, 0	; 5
     802:	8c b5       	in	r24, 0x2c	; 44
     804:	81 65       	ori	r24, 0x51	; 81
     806:	8c bd       	out	0x2c, r24	; 44
     808:	08 95       	ret

0000080a <SPI_transcieve>:
     80a:	8e bd       	out	0x2e, r24	; 46
     80c:	0d b4       	in	r0, 0x2d	; 45
     80e:	07 fe       	sbrs	r0, 7
     810:	fd cf       	rjmp	.-6      	; 0x80c <SPI_transcieve+0x2>
     812:	8e b5       	in	r24, 0x2e	; 46
     814:	08 95       	ret

00000816 <SPI_SS_low>:
     816:	2f 98       	cbi	0x05, 7	; 5
     818:	08 95       	ret

0000081a <SPI_SS_high>:
     81a:	2f 9a       	sbi	0x05, 7	; 5
     81c:	08 95       	ret

0000081e <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     81e:	8c e0       	ldi	r24, 0x0C	; 12
     820:	80 93 b8 00 	sts	0x00B8, r24
     824:	8f ef       	ldi	r24, 0xFF	; 255
     826:	80 93 bb 00 	sts	0x00BB, r24
     82a:	84 e0       	ldi	r24, 0x04	; 4
     82c:	80 93 bc 00 	sts	0x00BC, r24
     830:	08 95       	ret

00000832 <TWI_Start_Transceiver_With_Data>:
     832:	ec eb       	ldi	r30, 0xBC	; 188
     834:	f0 e0       	ldi	r31, 0x00	; 0
     836:	20 81       	ld	r18, Z
     838:	20 fd       	sbrc	r18, 0
     83a:	fd cf       	rjmp	.-6      	; 0x836 <TWI_Start_Transceiver_With_Data+0x4>
     83c:	60 93 da 02 	sts	0x02DA, r22
     840:	fc 01       	movw	r30, r24
     842:	20 81       	ld	r18, Z
     844:	20 93 db 02 	sts	0x02DB, r18
     848:	20 fd       	sbrc	r18, 0
     84a:	0c c0       	rjmp	.+24     	; 0x864 <TWI_Start_Transceiver_With_Data+0x32>
     84c:	62 30       	cpi	r22, 0x02	; 2
     84e:	50 f0       	brcs	.+20     	; 0x864 <TWI_Start_Transceiver_With_Data+0x32>
     850:	dc 01       	movw	r26, r24
     852:	11 96       	adiw	r26, 0x01	; 1
     854:	ec ed       	ldi	r30, 0xDC	; 220
     856:	f2 e0       	ldi	r31, 0x02	; 2
     858:	81 e0       	ldi	r24, 0x01	; 1
     85a:	9d 91       	ld	r25, X+
     85c:	91 93       	st	Z+, r25
     85e:	8f 5f       	subi	r24, 0xFF	; 255
     860:	86 13       	cpse	r24, r22
     862:	fb cf       	rjmp	.-10     	; 0x85a <TWI_Start_Transceiver_With_Data+0x28>
     864:	10 92 d9 02 	sts	0x02D9, r1
     868:	88 ef       	ldi	r24, 0xF8	; 248
     86a:	80 93 11 02 	sts	0x0211, r24
     86e:	85 ea       	ldi	r24, 0xA5	; 165
     870:	80 93 bc 00 	sts	0x00BC, r24
     874:	08 95       	ret

00000876 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     876:	1f 92       	push	r1
     878:	0f 92       	push	r0
     87a:	0f b6       	in	r0, 0x3f	; 63
     87c:	0f 92       	push	r0
     87e:	11 24       	eor	r1, r1
     880:	0b b6       	in	r0, 0x3b	; 59
     882:	0f 92       	push	r0
     884:	2f 93       	push	r18
     886:	3f 93       	push	r19
     888:	8f 93       	push	r24
     88a:	9f 93       	push	r25
     88c:	af 93       	push	r26
     88e:	bf 93       	push	r27
     890:	ef 93       	push	r30
     892:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     894:	80 91 b9 00 	lds	r24, 0x00B9
     898:	90 e0       	ldi	r25, 0x00	; 0
     89a:	fc 01       	movw	r30, r24
     89c:	38 97       	sbiw	r30, 0x08	; 8
     89e:	e1 35       	cpi	r30, 0x51	; 81
     8a0:	f1 05       	cpc	r31, r1
     8a2:	08 f0       	brcs	.+2      	; 0x8a6 <__vector_39+0x30>
     8a4:	55 c0       	rjmp	.+170    	; 0x950 <__vector_39+0xda>
     8a6:	ee 58       	subi	r30, 0x8E	; 142
     8a8:	ff 4f       	sbci	r31, 0xFF	; 255
     8aa:	a2 c2       	rjmp	.+1348   	; 0xdf0 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     8ac:	10 92 d8 02 	sts	0x02D8, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     8b0:	e0 91 d8 02 	lds	r30, 0x02D8
     8b4:	80 91 da 02 	lds	r24, 0x02DA
     8b8:	e8 17       	cp	r30, r24
     8ba:	70 f4       	brcc	.+28     	; 0x8d8 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     8bc:	81 e0       	ldi	r24, 0x01	; 1
     8be:	8e 0f       	add	r24, r30
     8c0:	80 93 d8 02 	sts	0x02D8, r24
     8c4:	f0 e0       	ldi	r31, 0x00	; 0
     8c6:	e5 52       	subi	r30, 0x25	; 37
     8c8:	fd 4f       	sbci	r31, 0xFD	; 253
     8ca:	80 81       	ld	r24, Z
     8cc:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8d0:	85 e8       	ldi	r24, 0x85	; 133
     8d2:	80 93 bc 00 	sts	0x00BC, r24
     8d6:	43 c0       	rjmp	.+134    	; 0x95e <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     8d8:	80 91 d9 02 	lds	r24, 0x02D9
     8dc:	81 60       	ori	r24, 0x01	; 1
     8de:	80 93 d9 02 	sts	0x02D9, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8e2:	84 e9       	ldi	r24, 0x94	; 148
     8e4:	80 93 bc 00 	sts	0x00BC, r24
     8e8:	3a c0       	rjmp	.+116    	; 0x95e <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     8ea:	e0 91 d8 02 	lds	r30, 0x02D8
     8ee:	81 e0       	ldi	r24, 0x01	; 1
     8f0:	8e 0f       	add	r24, r30
     8f2:	80 93 d8 02 	sts	0x02D8, r24
     8f6:	80 91 bb 00 	lds	r24, 0x00BB
     8fa:	f0 e0       	ldi	r31, 0x00	; 0
     8fc:	e5 52       	subi	r30, 0x25	; 37
     8fe:	fd 4f       	sbci	r31, 0xFD	; 253
     900:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     902:	20 91 d8 02 	lds	r18, 0x02D8
     906:	30 e0       	ldi	r19, 0x00	; 0
     908:	80 91 da 02 	lds	r24, 0x02DA
     90c:	90 e0       	ldi	r25, 0x00	; 0
     90e:	01 97       	sbiw	r24, 0x01	; 1
     910:	28 17       	cp	r18, r24
     912:	39 07       	cpc	r19, r25
     914:	24 f4       	brge	.+8      	; 0x91e <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     916:	85 ec       	ldi	r24, 0xC5	; 197
     918:	80 93 bc 00 	sts	0x00BC, r24
     91c:	20 c0       	rjmp	.+64     	; 0x95e <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     91e:	85 e8       	ldi	r24, 0x85	; 133
     920:	80 93 bc 00 	sts	0x00BC, r24
     924:	1c c0       	rjmp	.+56     	; 0x95e <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     926:	80 91 bb 00 	lds	r24, 0x00BB
     92a:	e0 91 d8 02 	lds	r30, 0x02D8
     92e:	f0 e0       	ldi	r31, 0x00	; 0
     930:	e5 52       	subi	r30, 0x25	; 37
     932:	fd 4f       	sbci	r31, 0xFD	; 253
     934:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     936:	80 91 d9 02 	lds	r24, 0x02D9
     93a:	81 60       	ori	r24, 0x01	; 1
     93c:	80 93 d9 02 	sts	0x02D9, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     940:	84 e9       	ldi	r24, 0x94	; 148
     942:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     946:	0b c0       	rjmp	.+22     	; 0x95e <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     948:	85 ea       	ldi	r24, 0xA5	; 165
     94a:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     94e:	07 c0       	rjmp	.+14     	; 0x95e <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     950:	80 91 b9 00 	lds	r24, 0x00B9
     954:	80 93 11 02 	sts	0x0211, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     958:	84 e0       	ldi	r24, 0x04	; 4
     95a:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     95e:	ff 91       	pop	r31
     960:	ef 91       	pop	r30
     962:	bf 91       	pop	r27
     964:	af 91       	pop	r26
     966:	9f 91       	pop	r25
     968:	8f 91       	pop	r24
     96a:	3f 91       	pop	r19
     96c:	2f 91       	pop	r18
     96e:	0f 90       	pop	r0
     970:	0b be       	out	0x3b, r0	; 59
     972:	0f 90       	pop	r0
     974:	0f be       	out	0x3f, r0	; 63
     976:	0f 90       	pop	r0
     978:	1f 90       	pop	r1
     97a:	18 95       	reti

0000097c <UART_transmit>:
	
	return 0;
}

int UART_transmit(char data){
	while ( !( UCSR0A & (1 << UDRE0)));
     97c:	e0 ec       	ldi	r30, 0xC0	; 192
     97e:	f0 e0       	ldi	r31, 0x00	; 0
     980:	90 81       	ld	r25, Z
     982:	95 ff       	sbrs	r25, 5
     984:	fd cf       	rjmp	.-6      	; 0x980 <UART_transmit+0x4>
	UDR0 = data;
     986:	80 93 c6 00 	sts	0x00C6, r24
	
	return 0;
}
     98a:	80 e0       	ldi	r24, 0x00	; 0
     98c:	90 e0       	ldi	r25, 0x00	; 0
     98e:	08 95       	ret

00000990 <UART_receive>:

unsigned char UART_receive(void){
	while(!(UCSR0A & (1 << RXC0)));
     990:	e0 ec       	ldi	r30, 0xC0	; 192
     992:	f0 e0       	ldi	r31, 0x00	; 0
     994:	80 81       	ld	r24, Z
     996:	88 23       	and	r24, r24
     998:	ec f7       	brge	.-6      	; 0x994 <UART_receive+0x4>
	return UDR0;
     99a:	80 91 c6 00 	lds	r24, 0x00C6
}
     99e:	08 95       	ret

000009a0 <UART_init>:
#include <avr/io.h>
#include <util/delay.h>

int UART_init(unsigned int ubrr){
	/* Set Baud rate */
	UBRR0H = (unsigned char)(ubrr >> 8);
     9a0:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char)ubrr;
     9a4:	80 93 c4 00 	sts	0x00C4, r24
	/* Enable receiver and transmitter*/
	UCSR0B = (1 << RXEN0)|(1 << TXEN0);
     9a8:	88 e1       	ldi	r24, 0x18	; 24
     9aa:	80 93 c1 00 	sts	0x00C1, r24
	/* Set frame format: 8data, 2stop bit */
	UCSR0C = (1 << USBS0)|(3 << UCSZ00);
     9ae:	8e e0       	ldi	r24, 0x0E	; 14
     9b0:	80 93 c2 00 	sts	0x00C2, r24
	//enable printf
	fdevopen(&UART_transmit, &UART_receive);
     9b4:	68 ec       	ldi	r22, 0xC8	; 200
     9b6:	74 e0       	ldi	r23, 0x04	; 4
     9b8:	8e eb       	ldi	r24, 0xBE	; 190
     9ba:	94 e0       	ldi	r25, 0x04	; 4
     9bc:	1f d2       	rcall	.+1086   	; 0xdfc <fdevopen>
	
	return 0;
}
     9be:	80 e0       	ldi	r24, 0x00	; 0
     9c0:	90 e0       	ldi	r25, 0x00	; 0
     9c2:	08 95       	ret

000009c4 <__subsf3>:
     9c4:	50 58       	subi	r21, 0x80	; 128

000009c6 <__addsf3>:
     9c6:	bb 27       	eor	r27, r27
     9c8:	aa 27       	eor	r26, r26
     9ca:	0e d0       	rcall	.+28     	; 0x9e8 <__addsf3x>
     9cc:	70 c1       	rjmp	.+736    	; 0xcae <__fp_round>
     9ce:	61 d1       	rcall	.+706    	; 0xc92 <__fp_pscA>
     9d0:	30 f0       	brcs	.+12     	; 0x9de <__addsf3+0x18>
     9d2:	66 d1       	rcall	.+716    	; 0xca0 <__fp_pscB>
     9d4:	20 f0       	brcs	.+8      	; 0x9de <__addsf3+0x18>
     9d6:	31 f4       	brne	.+12     	; 0x9e4 <__addsf3+0x1e>
     9d8:	9f 3f       	cpi	r25, 0xFF	; 255
     9da:	11 f4       	brne	.+4      	; 0x9e0 <__addsf3+0x1a>
     9dc:	1e f4       	brtc	.+6      	; 0x9e4 <__addsf3+0x1e>
     9de:	56 c1       	rjmp	.+684    	; 0xc8c <__fp_nan>
     9e0:	0e f4       	brtc	.+2      	; 0x9e4 <__addsf3+0x1e>
     9e2:	e0 95       	com	r30
     9e4:	e7 fb       	bst	r30, 7
     9e6:	4c c1       	rjmp	.+664    	; 0xc80 <__fp_inf>

000009e8 <__addsf3x>:
     9e8:	e9 2f       	mov	r30, r25
     9ea:	72 d1       	rcall	.+740    	; 0xcd0 <__fp_split3>
     9ec:	80 f3       	brcs	.-32     	; 0x9ce <__addsf3+0x8>
     9ee:	ba 17       	cp	r27, r26
     9f0:	62 07       	cpc	r22, r18
     9f2:	73 07       	cpc	r23, r19
     9f4:	84 07       	cpc	r24, r20
     9f6:	95 07       	cpc	r25, r21
     9f8:	18 f0       	brcs	.+6      	; 0xa00 <__addsf3x+0x18>
     9fa:	71 f4       	brne	.+28     	; 0xa18 <__addsf3x+0x30>
     9fc:	9e f5       	brtc	.+102    	; 0xa64 <__addsf3x+0x7c>
     9fe:	8a c1       	rjmp	.+788    	; 0xd14 <__fp_zero>
     a00:	0e f4       	brtc	.+2      	; 0xa04 <__addsf3x+0x1c>
     a02:	e0 95       	com	r30
     a04:	0b 2e       	mov	r0, r27
     a06:	ba 2f       	mov	r27, r26
     a08:	a0 2d       	mov	r26, r0
     a0a:	0b 01       	movw	r0, r22
     a0c:	b9 01       	movw	r22, r18
     a0e:	90 01       	movw	r18, r0
     a10:	0c 01       	movw	r0, r24
     a12:	ca 01       	movw	r24, r20
     a14:	a0 01       	movw	r20, r0
     a16:	11 24       	eor	r1, r1
     a18:	ff 27       	eor	r31, r31
     a1a:	59 1b       	sub	r21, r25
     a1c:	99 f0       	breq	.+38     	; 0xa44 <__addsf3x+0x5c>
     a1e:	59 3f       	cpi	r21, 0xF9	; 249
     a20:	50 f4       	brcc	.+20     	; 0xa36 <__addsf3x+0x4e>
     a22:	50 3e       	cpi	r21, 0xE0	; 224
     a24:	68 f1       	brcs	.+90     	; 0xa80 <__addsf3x+0x98>
     a26:	1a 16       	cp	r1, r26
     a28:	f0 40       	sbci	r31, 0x00	; 0
     a2a:	a2 2f       	mov	r26, r18
     a2c:	23 2f       	mov	r18, r19
     a2e:	34 2f       	mov	r19, r20
     a30:	44 27       	eor	r20, r20
     a32:	58 5f       	subi	r21, 0xF8	; 248
     a34:	f3 cf       	rjmp	.-26     	; 0xa1c <__addsf3x+0x34>
     a36:	46 95       	lsr	r20
     a38:	37 95       	ror	r19
     a3a:	27 95       	ror	r18
     a3c:	a7 95       	ror	r26
     a3e:	f0 40       	sbci	r31, 0x00	; 0
     a40:	53 95       	inc	r21
     a42:	c9 f7       	brne	.-14     	; 0xa36 <__addsf3x+0x4e>
     a44:	7e f4       	brtc	.+30     	; 0xa64 <__addsf3x+0x7c>
     a46:	1f 16       	cp	r1, r31
     a48:	ba 0b       	sbc	r27, r26
     a4a:	62 0b       	sbc	r22, r18
     a4c:	73 0b       	sbc	r23, r19
     a4e:	84 0b       	sbc	r24, r20
     a50:	ba f0       	brmi	.+46     	; 0xa80 <__addsf3x+0x98>
     a52:	91 50       	subi	r25, 0x01	; 1
     a54:	a1 f0       	breq	.+40     	; 0xa7e <__addsf3x+0x96>
     a56:	ff 0f       	add	r31, r31
     a58:	bb 1f       	adc	r27, r27
     a5a:	66 1f       	adc	r22, r22
     a5c:	77 1f       	adc	r23, r23
     a5e:	88 1f       	adc	r24, r24
     a60:	c2 f7       	brpl	.-16     	; 0xa52 <__addsf3x+0x6a>
     a62:	0e c0       	rjmp	.+28     	; 0xa80 <__addsf3x+0x98>
     a64:	ba 0f       	add	r27, r26
     a66:	62 1f       	adc	r22, r18
     a68:	73 1f       	adc	r23, r19
     a6a:	84 1f       	adc	r24, r20
     a6c:	48 f4       	brcc	.+18     	; 0xa80 <__addsf3x+0x98>
     a6e:	87 95       	ror	r24
     a70:	77 95       	ror	r23
     a72:	67 95       	ror	r22
     a74:	b7 95       	ror	r27
     a76:	f7 95       	ror	r31
     a78:	9e 3f       	cpi	r25, 0xFE	; 254
     a7a:	08 f0       	brcs	.+2      	; 0xa7e <__addsf3x+0x96>
     a7c:	b3 cf       	rjmp	.-154    	; 0x9e4 <__addsf3+0x1e>
     a7e:	93 95       	inc	r25
     a80:	88 0f       	add	r24, r24
     a82:	08 f0       	brcs	.+2      	; 0xa86 <__addsf3x+0x9e>
     a84:	99 27       	eor	r25, r25
     a86:	ee 0f       	add	r30, r30
     a88:	97 95       	ror	r25
     a8a:	87 95       	ror	r24
     a8c:	08 95       	ret

00000a8e <__cmpsf2>:
     a8e:	d4 d0       	rcall	.+424    	; 0xc38 <__fp_cmp>
     a90:	08 f4       	brcc	.+2      	; 0xa94 <__cmpsf2+0x6>
     a92:	81 e0       	ldi	r24, 0x01	; 1
     a94:	08 95       	ret

00000a96 <__divsf3>:
     a96:	0c d0       	rcall	.+24     	; 0xab0 <__divsf3x>
     a98:	0a c1       	rjmp	.+532    	; 0xcae <__fp_round>
     a9a:	02 d1       	rcall	.+516    	; 0xca0 <__fp_pscB>
     a9c:	40 f0       	brcs	.+16     	; 0xaae <__divsf3+0x18>
     a9e:	f9 d0       	rcall	.+498    	; 0xc92 <__fp_pscA>
     aa0:	30 f0       	brcs	.+12     	; 0xaae <__divsf3+0x18>
     aa2:	21 f4       	brne	.+8      	; 0xaac <__divsf3+0x16>
     aa4:	5f 3f       	cpi	r21, 0xFF	; 255
     aa6:	19 f0       	breq	.+6      	; 0xaae <__divsf3+0x18>
     aa8:	eb c0       	rjmp	.+470    	; 0xc80 <__fp_inf>
     aaa:	51 11       	cpse	r21, r1
     aac:	34 c1       	rjmp	.+616    	; 0xd16 <__fp_szero>
     aae:	ee c0       	rjmp	.+476    	; 0xc8c <__fp_nan>

00000ab0 <__divsf3x>:
     ab0:	0f d1       	rcall	.+542    	; 0xcd0 <__fp_split3>
     ab2:	98 f3       	brcs	.-26     	; 0xa9a <__divsf3+0x4>

00000ab4 <__divsf3_pse>:
     ab4:	99 23       	and	r25, r25
     ab6:	c9 f3       	breq	.-14     	; 0xaaa <__divsf3+0x14>
     ab8:	55 23       	and	r21, r21
     aba:	b1 f3       	breq	.-20     	; 0xaa8 <__divsf3+0x12>
     abc:	95 1b       	sub	r25, r21
     abe:	55 0b       	sbc	r21, r21
     ac0:	bb 27       	eor	r27, r27
     ac2:	aa 27       	eor	r26, r26
     ac4:	62 17       	cp	r22, r18
     ac6:	73 07       	cpc	r23, r19
     ac8:	84 07       	cpc	r24, r20
     aca:	38 f0       	brcs	.+14     	; 0xada <__divsf3_pse+0x26>
     acc:	9f 5f       	subi	r25, 0xFF	; 255
     ace:	5f 4f       	sbci	r21, 0xFF	; 255
     ad0:	22 0f       	add	r18, r18
     ad2:	33 1f       	adc	r19, r19
     ad4:	44 1f       	adc	r20, r20
     ad6:	aa 1f       	adc	r26, r26
     ad8:	a9 f3       	breq	.-22     	; 0xac4 <__divsf3_pse+0x10>
     ada:	33 d0       	rcall	.+102    	; 0xb42 <__divsf3_pse+0x8e>
     adc:	0e 2e       	mov	r0, r30
     ade:	3a f0       	brmi	.+14     	; 0xaee <__divsf3_pse+0x3a>
     ae0:	e0 e8       	ldi	r30, 0x80	; 128
     ae2:	30 d0       	rcall	.+96     	; 0xb44 <__divsf3_pse+0x90>
     ae4:	91 50       	subi	r25, 0x01	; 1
     ae6:	50 40       	sbci	r21, 0x00	; 0
     ae8:	e6 95       	lsr	r30
     aea:	00 1c       	adc	r0, r0
     aec:	ca f7       	brpl	.-14     	; 0xae0 <__divsf3_pse+0x2c>
     aee:	29 d0       	rcall	.+82     	; 0xb42 <__divsf3_pse+0x8e>
     af0:	fe 2f       	mov	r31, r30
     af2:	27 d0       	rcall	.+78     	; 0xb42 <__divsf3_pse+0x8e>
     af4:	66 0f       	add	r22, r22
     af6:	77 1f       	adc	r23, r23
     af8:	88 1f       	adc	r24, r24
     afa:	bb 1f       	adc	r27, r27
     afc:	26 17       	cp	r18, r22
     afe:	37 07       	cpc	r19, r23
     b00:	48 07       	cpc	r20, r24
     b02:	ab 07       	cpc	r26, r27
     b04:	b0 e8       	ldi	r27, 0x80	; 128
     b06:	09 f0       	breq	.+2      	; 0xb0a <__divsf3_pse+0x56>
     b08:	bb 0b       	sbc	r27, r27
     b0a:	80 2d       	mov	r24, r0
     b0c:	bf 01       	movw	r22, r30
     b0e:	ff 27       	eor	r31, r31
     b10:	93 58       	subi	r25, 0x83	; 131
     b12:	5f 4f       	sbci	r21, 0xFF	; 255
     b14:	2a f0       	brmi	.+10     	; 0xb20 <__divsf3_pse+0x6c>
     b16:	9e 3f       	cpi	r25, 0xFE	; 254
     b18:	51 05       	cpc	r21, r1
     b1a:	68 f0       	brcs	.+26     	; 0xb36 <__divsf3_pse+0x82>
     b1c:	b1 c0       	rjmp	.+354    	; 0xc80 <__fp_inf>
     b1e:	fb c0       	rjmp	.+502    	; 0xd16 <__fp_szero>
     b20:	5f 3f       	cpi	r21, 0xFF	; 255
     b22:	ec f3       	brlt	.-6      	; 0xb1e <__divsf3_pse+0x6a>
     b24:	98 3e       	cpi	r25, 0xE8	; 232
     b26:	dc f3       	brlt	.-10     	; 0xb1e <__divsf3_pse+0x6a>
     b28:	86 95       	lsr	r24
     b2a:	77 95       	ror	r23
     b2c:	67 95       	ror	r22
     b2e:	b7 95       	ror	r27
     b30:	f7 95       	ror	r31
     b32:	9f 5f       	subi	r25, 0xFF	; 255
     b34:	c9 f7       	brne	.-14     	; 0xb28 <__divsf3_pse+0x74>
     b36:	88 0f       	add	r24, r24
     b38:	91 1d       	adc	r25, r1
     b3a:	96 95       	lsr	r25
     b3c:	87 95       	ror	r24
     b3e:	97 f9       	bld	r25, 7
     b40:	08 95       	ret
     b42:	e1 e0       	ldi	r30, 0x01	; 1
     b44:	66 0f       	add	r22, r22
     b46:	77 1f       	adc	r23, r23
     b48:	88 1f       	adc	r24, r24
     b4a:	bb 1f       	adc	r27, r27
     b4c:	62 17       	cp	r22, r18
     b4e:	73 07       	cpc	r23, r19
     b50:	84 07       	cpc	r24, r20
     b52:	ba 07       	cpc	r27, r26
     b54:	20 f0       	brcs	.+8      	; 0xb5e <__divsf3_pse+0xaa>
     b56:	62 1b       	sub	r22, r18
     b58:	73 0b       	sbc	r23, r19
     b5a:	84 0b       	sbc	r24, r20
     b5c:	ba 0b       	sbc	r27, r26
     b5e:	ee 1f       	adc	r30, r30
     b60:	88 f7       	brcc	.-30     	; 0xb44 <__divsf3_pse+0x90>
     b62:	e0 95       	com	r30
     b64:	08 95       	ret

00000b66 <__fixunssfsi>:
     b66:	bc d0       	rcall	.+376    	; 0xce0 <__fp_splitA>
     b68:	88 f0       	brcs	.+34     	; 0xb8c <__fixunssfsi+0x26>
     b6a:	9f 57       	subi	r25, 0x7F	; 127
     b6c:	90 f0       	brcs	.+36     	; 0xb92 <__fixunssfsi+0x2c>
     b6e:	b9 2f       	mov	r27, r25
     b70:	99 27       	eor	r25, r25
     b72:	b7 51       	subi	r27, 0x17	; 23
     b74:	a0 f0       	brcs	.+40     	; 0xb9e <__fixunssfsi+0x38>
     b76:	d1 f0       	breq	.+52     	; 0xbac <__fixunssfsi+0x46>
     b78:	66 0f       	add	r22, r22
     b7a:	77 1f       	adc	r23, r23
     b7c:	88 1f       	adc	r24, r24
     b7e:	99 1f       	adc	r25, r25
     b80:	1a f0       	brmi	.+6      	; 0xb88 <__fixunssfsi+0x22>
     b82:	ba 95       	dec	r27
     b84:	c9 f7       	brne	.-14     	; 0xb78 <__fixunssfsi+0x12>
     b86:	12 c0       	rjmp	.+36     	; 0xbac <__fixunssfsi+0x46>
     b88:	b1 30       	cpi	r27, 0x01	; 1
     b8a:	81 f0       	breq	.+32     	; 0xbac <__fixunssfsi+0x46>
     b8c:	c3 d0       	rcall	.+390    	; 0xd14 <__fp_zero>
     b8e:	b1 e0       	ldi	r27, 0x01	; 1
     b90:	08 95       	ret
     b92:	c0 c0       	rjmp	.+384    	; 0xd14 <__fp_zero>
     b94:	67 2f       	mov	r22, r23
     b96:	78 2f       	mov	r23, r24
     b98:	88 27       	eor	r24, r24
     b9a:	b8 5f       	subi	r27, 0xF8	; 248
     b9c:	39 f0       	breq	.+14     	; 0xbac <__fixunssfsi+0x46>
     b9e:	b9 3f       	cpi	r27, 0xF9	; 249
     ba0:	cc f3       	brlt	.-14     	; 0xb94 <__fixunssfsi+0x2e>
     ba2:	86 95       	lsr	r24
     ba4:	77 95       	ror	r23
     ba6:	67 95       	ror	r22
     ba8:	b3 95       	inc	r27
     baa:	d9 f7       	brne	.-10     	; 0xba2 <__fixunssfsi+0x3c>
     bac:	3e f4       	brtc	.+14     	; 0xbbc <__fixunssfsi+0x56>
     bae:	90 95       	com	r25
     bb0:	80 95       	com	r24
     bb2:	70 95       	com	r23
     bb4:	61 95       	neg	r22
     bb6:	7f 4f       	sbci	r23, 0xFF	; 255
     bb8:	8f 4f       	sbci	r24, 0xFF	; 255
     bba:	9f 4f       	sbci	r25, 0xFF	; 255
     bbc:	08 95       	ret

00000bbe <__floatunsisf>:
     bbe:	e8 94       	clt
     bc0:	09 c0       	rjmp	.+18     	; 0xbd4 <__floatsisf+0x12>

00000bc2 <__floatsisf>:
     bc2:	97 fb       	bst	r25, 7
     bc4:	3e f4       	brtc	.+14     	; 0xbd4 <__floatsisf+0x12>
     bc6:	90 95       	com	r25
     bc8:	80 95       	com	r24
     bca:	70 95       	com	r23
     bcc:	61 95       	neg	r22
     bce:	7f 4f       	sbci	r23, 0xFF	; 255
     bd0:	8f 4f       	sbci	r24, 0xFF	; 255
     bd2:	9f 4f       	sbci	r25, 0xFF	; 255
     bd4:	99 23       	and	r25, r25
     bd6:	a9 f0       	breq	.+42     	; 0xc02 <__floatsisf+0x40>
     bd8:	f9 2f       	mov	r31, r25
     bda:	96 e9       	ldi	r25, 0x96	; 150
     bdc:	bb 27       	eor	r27, r27
     bde:	93 95       	inc	r25
     be0:	f6 95       	lsr	r31
     be2:	87 95       	ror	r24
     be4:	77 95       	ror	r23
     be6:	67 95       	ror	r22
     be8:	b7 95       	ror	r27
     bea:	f1 11       	cpse	r31, r1
     bec:	f8 cf       	rjmp	.-16     	; 0xbde <__floatsisf+0x1c>
     bee:	fa f4       	brpl	.+62     	; 0xc2e <__floatsisf+0x6c>
     bf0:	bb 0f       	add	r27, r27
     bf2:	11 f4       	brne	.+4      	; 0xbf8 <__floatsisf+0x36>
     bf4:	60 ff       	sbrs	r22, 0
     bf6:	1b c0       	rjmp	.+54     	; 0xc2e <__floatsisf+0x6c>
     bf8:	6f 5f       	subi	r22, 0xFF	; 255
     bfa:	7f 4f       	sbci	r23, 0xFF	; 255
     bfc:	8f 4f       	sbci	r24, 0xFF	; 255
     bfe:	9f 4f       	sbci	r25, 0xFF	; 255
     c00:	16 c0       	rjmp	.+44     	; 0xc2e <__floatsisf+0x6c>
     c02:	88 23       	and	r24, r24
     c04:	11 f0       	breq	.+4      	; 0xc0a <__floatsisf+0x48>
     c06:	96 e9       	ldi	r25, 0x96	; 150
     c08:	11 c0       	rjmp	.+34     	; 0xc2c <__floatsisf+0x6a>
     c0a:	77 23       	and	r23, r23
     c0c:	21 f0       	breq	.+8      	; 0xc16 <__floatsisf+0x54>
     c0e:	9e e8       	ldi	r25, 0x8E	; 142
     c10:	87 2f       	mov	r24, r23
     c12:	76 2f       	mov	r23, r22
     c14:	05 c0       	rjmp	.+10     	; 0xc20 <__floatsisf+0x5e>
     c16:	66 23       	and	r22, r22
     c18:	71 f0       	breq	.+28     	; 0xc36 <__floatsisf+0x74>
     c1a:	96 e8       	ldi	r25, 0x86	; 134
     c1c:	86 2f       	mov	r24, r22
     c1e:	70 e0       	ldi	r23, 0x00	; 0
     c20:	60 e0       	ldi	r22, 0x00	; 0
     c22:	2a f0       	brmi	.+10     	; 0xc2e <__floatsisf+0x6c>
     c24:	9a 95       	dec	r25
     c26:	66 0f       	add	r22, r22
     c28:	77 1f       	adc	r23, r23
     c2a:	88 1f       	adc	r24, r24
     c2c:	da f7       	brpl	.-10     	; 0xc24 <__floatsisf+0x62>
     c2e:	88 0f       	add	r24, r24
     c30:	96 95       	lsr	r25
     c32:	87 95       	ror	r24
     c34:	97 f9       	bld	r25, 7
     c36:	08 95       	ret

00000c38 <__fp_cmp>:
     c38:	99 0f       	add	r25, r25
     c3a:	00 08       	sbc	r0, r0
     c3c:	55 0f       	add	r21, r21
     c3e:	aa 0b       	sbc	r26, r26
     c40:	e0 e8       	ldi	r30, 0x80	; 128
     c42:	fe ef       	ldi	r31, 0xFE	; 254
     c44:	16 16       	cp	r1, r22
     c46:	17 06       	cpc	r1, r23
     c48:	e8 07       	cpc	r30, r24
     c4a:	f9 07       	cpc	r31, r25
     c4c:	c0 f0       	brcs	.+48     	; 0xc7e <__fp_cmp+0x46>
     c4e:	12 16       	cp	r1, r18
     c50:	13 06       	cpc	r1, r19
     c52:	e4 07       	cpc	r30, r20
     c54:	f5 07       	cpc	r31, r21
     c56:	98 f0       	brcs	.+38     	; 0xc7e <__fp_cmp+0x46>
     c58:	62 1b       	sub	r22, r18
     c5a:	73 0b       	sbc	r23, r19
     c5c:	84 0b       	sbc	r24, r20
     c5e:	95 0b       	sbc	r25, r21
     c60:	39 f4       	brne	.+14     	; 0xc70 <__fp_cmp+0x38>
     c62:	0a 26       	eor	r0, r26
     c64:	61 f0       	breq	.+24     	; 0xc7e <__fp_cmp+0x46>
     c66:	23 2b       	or	r18, r19
     c68:	24 2b       	or	r18, r20
     c6a:	25 2b       	or	r18, r21
     c6c:	21 f4       	brne	.+8      	; 0xc76 <__fp_cmp+0x3e>
     c6e:	08 95       	ret
     c70:	0a 26       	eor	r0, r26
     c72:	09 f4       	brne	.+2      	; 0xc76 <__fp_cmp+0x3e>
     c74:	a1 40       	sbci	r26, 0x01	; 1
     c76:	a6 95       	lsr	r26
     c78:	8f ef       	ldi	r24, 0xFF	; 255
     c7a:	81 1d       	adc	r24, r1
     c7c:	81 1d       	adc	r24, r1
     c7e:	08 95       	ret

00000c80 <__fp_inf>:
     c80:	97 f9       	bld	r25, 7
     c82:	9f 67       	ori	r25, 0x7F	; 127
     c84:	80 e8       	ldi	r24, 0x80	; 128
     c86:	70 e0       	ldi	r23, 0x00	; 0
     c88:	60 e0       	ldi	r22, 0x00	; 0
     c8a:	08 95       	ret

00000c8c <__fp_nan>:
     c8c:	9f ef       	ldi	r25, 0xFF	; 255
     c8e:	80 ec       	ldi	r24, 0xC0	; 192
     c90:	08 95       	ret

00000c92 <__fp_pscA>:
     c92:	00 24       	eor	r0, r0
     c94:	0a 94       	dec	r0
     c96:	16 16       	cp	r1, r22
     c98:	17 06       	cpc	r1, r23
     c9a:	18 06       	cpc	r1, r24
     c9c:	09 06       	cpc	r0, r25
     c9e:	08 95       	ret

00000ca0 <__fp_pscB>:
     ca0:	00 24       	eor	r0, r0
     ca2:	0a 94       	dec	r0
     ca4:	12 16       	cp	r1, r18
     ca6:	13 06       	cpc	r1, r19
     ca8:	14 06       	cpc	r1, r20
     caa:	05 06       	cpc	r0, r21
     cac:	08 95       	ret

00000cae <__fp_round>:
     cae:	09 2e       	mov	r0, r25
     cb0:	03 94       	inc	r0
     cb2:	00 0c       	add	r0, r0
     cb4:	11 f4       	brne	.+4      	; 0xcba <__fp_round+0xc>
     cb6:	88 23       	and	r24, r24
     cb8:	52 f0       	brmi	.+20     	; 0xcce <__fp_round+0x20>
     cba:	bb 0f       	add	r27, r27
     cbc:	40 f4       	brcc	.+16     	; 0xcce <__fp_round+0x20>
     cbe:	bf 2b       	or	r27, r31
     cc0:	11 f4       	brne	.+4      	; 0xcc6 <__fp_round+0x18>
     cc2:	60 ff       	sbrs	r22, 0
     cc4:	04 c0       	rjmp	.+8      	; 0xcce <__fp_round+0x20>
     cc6:	6f 5f       	subi	r22, 0xFF	; 255
     cc8:	7f 4f       	sbci	r23, 0xFF	; 255
     cca:	8f 4f       	sbci	r24, 0xFF	; 255
     ccc:	9f 4f       	sbci	r25, 0xFF	; 255
     cce:	08 95       	ret

00000cd0 <__fp_split3>:
     cd0:	57 fd       	sbrc	r21, 7
     cd2:	90 58       	subi	r25, 0x80	; 128
     cd4:	44 0f       	add	r20, r20
     cd6:	55 1f       	adc	r21, r21
     cd8:	59 f0       	breq	.+22     	; 0xcf0 <__fp_splitA+0x10>
     cda:	5f 3f       	cpi	r21, 0xFF	; 255
     cdc:	71 f0       	breq	.+28     	; 0xcfa <__fp_splitA+0x1a>
     cde:	47 95       	ror	r20

00000ce0 <__fp_splitA>:
     ce0:	88 0f       	add	r24, r24
     ce2:	97 fb       	bst	r25, 7
     ce4:	99 1f       	adc	r25, r25
     ce6:	61 f0       	breq	.+24     	; 0xd00 <__fp_splitA+0x20>
     ce8:	9f 3f       	cpi	r25, 0xFF	; 255
     cea:	79 f0       	breq	.+30     	; 0xd0a <__fp_splitA+0x2a>
     cec:	87 95       	ror	r24
     cee:	08 95       	ret
     cf0:	12 16       	cp	r1, r18
     cf2:	13 06       	cpc	r1, r19
     cf4:	14 06       	cpc	r1, r20
     cf6:	55 1f       	adc	r21, r21
     cf8:	f2 cf       	rjmp	.-28     	; 0xcde <__fp_split3+0xe>
     cfa:	46 95       	lsr	r20
     cfc:	f1 df       	rcall	.-30     	; 0xce0 <__fp_splitA>
     cfe:	08 c0       	rjmp	.+16     	; 0xd10 <__fp_splitA+0x30>
     d00:	16 16       	cp	r1, r22
     d02:	17 06       	cpc	r1, r23
     d04:	18 06       	cpc	r1, r24
     d06:	99 1f       	adc	r25, r25
     d08:	f1 cf       	rjmp	.-30     	; 0xcec <__fp_splitA+0xc>
     d0a:	86 95       	lsr	r24
     d0c:	71 05       	cpc	r23, r1
     d0e:	61 05       	cpc	r22, r1
     d10:	08 94       	sec
     d12:	08 95       	ret

00000d14 <__fp_zero>:
     d14:	e8 94       	clt

00000d16 <__fp_szero>:
     d16:	bb 27       	eor	r27, r27
     d18:	66 27       	eor	r22, r22
     d1a:	77 27       	eor	r23, r23
     d1c:	cb 01       	movw	r24, r22
     d1e:	97 f9       	bld	r25, 7
     d20:	08 95       	ret

00000d22 <__gesf2>:
     d22:	8a df       	rcall	.-236    	; 0xc38 <__fp_cmp>
     d24:	08 f4       	brcc	.+2      	; 0xd28 <__gesf2+0x6>
     d26:	8f ef       	ldi	r24, 0xFF	; 255
     d28:	08 95       	ret

00000d2a <__mulsf3>:
     d2a:	0b d0       	rcall	.+22     	; 0xd42 <__mulsf3x>
     d2c:	c0 cf       	rjmp	.-128    	; 0xcae <__fp_round>
     d2e:	b1 df       	rcall	.-158    	; 0xc92 <__fp_pscA>
     d30:	28 f0       	brcs	.+10     	; 0xd3c <__mulsf3+0x12>
     d32:	b6 df       	rcall	.-148    	; 0xca0 <__fp_pscB>
     d34:	18 f0       	brcs	.+6      	; 0xd3c <__mulsf3+0x12>
     d36:	95 23       	and	r25, r21
     d38:	09 f0       	breq	.+2      	; 0xd3c <__mulsf3+0x12>
     d3a:	a2 cf       	rjmp	.-188    	; 0xc80 <__fp_inf>
     d3c:	a7 cf       	rjmp	.-178    	; 0xc8c <__fp_nan>
     d3e:	11 24       	eor	r1, r1
     d40:	ea cf       	rjmp	.-44     	; 0xd16 <__fp_szero>

00000d42 <__mulsf3x>:
     d42:	c6 df       	rcall	.-116    	; 0xcd0 <__fp_split3>
     d44:	a0 f3       	brcs	.-24     	; 0xd2e <__mulsf3+0x4>

00000d46 <__mulsf3_pse>:
     d46:	95 9f       	mul	r25, r21
     d48:	d1 f3       	breq	.-12     	; 0xd3e <__mulsf3+0x14>
     d4a:	95 0f       	add	r25, r21
     d4c:	50 e0       	ldi	r21, 0x00	; 0
     d4e:	55 1f       	adc	r21, r21
     d50:	62 9f       	mul	r22, r18
     d52:	f0 01       	movw	r30, r0
     d54:	72 9f       	mul	r23, r18
     d56:	bb 27       	eor	r27, r27
     d58:	f0 0d       	add	r31, r0
     d5a:	b1 1d       	adc	r27, r1
     d5c:	63 9f       	mul	r22, r19
     d5e:	aa 27       	eor	r26, r26
     d60:	f0 0d       	add	r31, r0
     d62:	b1 1d       	adc	r27, r1
     d64:	aa 1f       	adc	r26, r26
     d66:	64 9f       	mul	r22, r20
     d68:	66 27       	eor	r22, r22
     d6a:	b0 0d       	add	r27, r0
     d6c:	a1 1d       	adc	r26, r1
     d6e:	66 1f       	adc	r22, r22
     d70:	82 9f       	mul	r24, r18
     d72:	22 27       	eor	r18, r18
     d74:	b0 0d       	add	r27, r0
     d76:	a1 1d       	adc	r26, r1
     d78:	62 1f       	adc	r22, r18
     d7a:	73 9f       	mul	r23, r19
     d7c:	b0 0d       	add	r27, r0
     d7e:	a1 1d       	adc	r26, r1
     d80:	62 1f       	adc	r22, r18
     d82:	83 9f       	mul	r24, r19
     d84:	a0 0d       	add	r26, r0
     d86:	61 1d       	adc	r22, r1
     d88:	22 1f       	adc	r18, r18
     d8a:	74 9f       	mul	r23, r20
     d8c:	33 27       	eor	r19, r19
     d8e:	a0 0d       	add	r26, r0
     d90:	61 1d       	adc	r22, r1
     d92:	23 1f       	adc	r18, r19
     d94:	84 9f       	mul	r24, r20
     d96:	60 0d       	add	r22, r0
     d98:	21 1d       	adc	r18, r1
     d9a:	82 2f       	mov	r24, r18
     d9c:	76 2f       	mov	r23, r22
     d9e:	6a 2f       	mov	r22, r26
     da0:	11 24       	eor	r1, r1
     da2:	9f 57       	subi	r25, 0x7F	; 127
     da4:	50 40       	sbci	r21, 0x00	; 0
     da6:	8a f0       	brmi	.+34     	; 0xdca <__mulsf3_pse+0x84>
     da8:	e1 f0       	breq	.+56     	; 0xde2 <__mulsf3_pse+0x9c>
     daa:	88 23       	and	r24, r24
     dac:	4a f0       	brmi	.+18     	; 0xdc0 <__mulsf3_pse+0x7a>
     dae:	ee 0f       	add	r30, r30
     db0:	ff 1f       	adc	r31, r31
     db2:	bb 1f       	adc	r27, r27
     db4:	66 1f       	adc	r22, r22
     db6:	77 1f       	adc	r23, r23
     db8:	88 1f       	adc	r24, r24
     dba:	91 50       	subi	r25, 0x01	; 1
     dbc:	50 40       	sbci	r21, 0x00	; 0
     dbe:	a9 f7       	brne	.-22     	; 0xdaa <__mulsf3_pse+0x64>
     dc0:	9e 3f       	cpi	r25, 0xFE	; 254
     dc2:	51 05       	cpc	r21, r1
     dc4:	70 f0       	brcs	.+28     	; 0xde2 <__mulsf3_pse+0x9c>
     dc6:	5c cf       	rjmp	.-328    	; 0xc80 <__fp_inf>
     dc8:	a6 cf       	rjmp	.-180    	; 0xd16 <__fp_szero>
     dca:	5f 3f       	cpi	r21, 0xFF	; 255
     dcc:	ec f3       	brlt	.-6      	; 0xdc8 <__mulsf3_pse+0x82>
     dce:	98 3e       	cpi	r25, 0xE8	; 232
     dd0:	dc f3       	brlt	.-10     	; 0xdc8 <__mulsf3_pse+0x82>
     dd2:	86 95       	lsr	r24
     dd4:	77 95       	ror	r23
     dd6:	67 95       	ror	r22
     dd8:	b7 95       	ror	r27
     dda:	f7 95       	ror	r31
     ddc:	e7 95       	ror	r30
     dde:	9f 5f       	subi	r25, 0xFF	; 255
     de0:	c1 f7       	brne	.-16     	; 0xdd2 <__mulsf3_pse+0x8c>
     de2:	fe 2b       	or	r31, r30
     de4:	88 0f       	add	r24, r24
     de6:	91 1d       	adc	r25, r1
     de8:	96 95       	lsr	r25
     dea:	87 95       	ror	r24
     dec:	97 f9       	bld	r25, 7
     dee:	08 95       	ret

00000df0 <__tablejump2__>:
     df0:	ee 0f       	add	r30, r30
     df2:	ff 1f       	adc	r31, r31

00000df4 <__tablejump__>:
     df4:	05 90       	lpm	r0, Z+
     df6:	f4 91       	lpm	r31, Z
     df8:	e0 2d       	mov	r30, r0
     dfa:	19 94       	eijmp

00000dfc <fdevopen>:
     dfc:	0f 93       	push	r16
     dfe:	1f 93       	push	r17
     e00:	cf 93       	push	r28
     e02:	df 93       	push	r29
     e04:	ec 01       	movw	r28, r24
     e06:	8b 01       	movw	r16, r22
     e08:	00 97       	sbiw	r24, 0x00	; 0
     e0a:	31 f4       	brne	.+12     	; 0xe18 <fdevopen+0x1c>
     e0c:	61 15       	cp	r22, r1
     e0e:	71 05       	cpc	r23, r1
     e10:	19 f4       	brne	.+6      	; 0xe18 <fdevopen+0x1c>
     e12:	80 e0       	ldi	r24, 0x00	; 0
     e14:	90 e0       	ldi	r25, 0x00	; 0
     e16:	37 c0       	rjmp	.+110    	; 0xe86 <fdevopen+0x8a>
     e18:	6e e0       	ldi	r22, 0x0E	; 14
     e1a:	70 e0       	ldi	r23, 0x00	; 0
     e1c:	81 e0       	ldi	r24, 0x01	; 1
     e1e:	90 e0       	ldi	r25, 0x00	; 0
     e20:	63 d2       	rcall	.+1222   	; 0x12e8 <calloc>
     e22:	fc 01       	movw	r30, r24
     e24:	00 97       	sbiw	r24, 0x00	; 0
     e26:	a9 f3       	breq	.-22     	; 0xe12 <fdevopen+0x16>
     e28:	80 e8       	ldi	r24, 0x80	; 128
     e2a:	83 83       	std	Z+3, r24	; 0x03
     e2c:	01 15       	cp	r16, r1
     e2e:	11 05       	cpc	r17, r1
     e30:	71 f0       	breq	.+28     	; 0xe4e <fdevopen+0x52>
     e32:	13 87       	std	Z+11, r17	; 0x0b
     e34:	02 87       	std	Z+10, r16	; 0x0a
     e36:	81 e8       	ldi	r24, 0x81	; 129
     e38:	83 83       	std	Z+3, r24	; 0x03
     e3a:	80 91 e0 02 	lds	r24, 0x02E0
     e3e:	90 91 e1 02 	lds	r25, 0x02E1
     e42:	89 2b       	or	r24, r25
     e44:	21 f4       	brne	.+8      	; 0xe4e <fdevopen+0x52>
     e46:	f0 93 e1 02 	sts	0x02E1, r31
     e4a:	e0 93 e0 02 	sts	0x02E0, r30
     e4e:	20 97       	sbiw	r28, 0x00	; 0
     e50:	c9 f0       	breq	.+50     	; 0xe84 <fdevopen+0x88>
     e52:	d1 87       	std	Z+9, r29	; 0x09
     e54:	c0 87       	std	Z+8, r28	; 0x08
     e56:	83 81       	ldd	r24, Z+3	; 0x03
     e58:	82 60       	ori	r24, 0x02	; 2
     e5a:	83 83       	std	Z+3, r24	; 0x03
     e5c:	80 91 e2 02 	lds	r24, 0x02E2
     e60:	90 91 e3 02 	lds	r25, 0x02E3
     e64:	89 2b       	or	r24, r25
     e66:	71 f4       	brne	.+28     	; 0xe84 <fdevopen+0x88>
     e68:	f0 93 e3 02 	sts	0x02E3, r31
     e6c:	e0 93 e2 02 	sts	0x02E2, r30
     e70:	80 91 e4 02 	lds	r24, 0x02E4
     e74:	90 91 e5 02 	lds	r25, 0x02E5
     e78:	89 2b       	or	r24, r25
     e7a:	21 f4       	brne	.+8      	; 0xe84 <fdevopen+0x88>
     e7c:	f0 93 e5 02 	sts	0x02E5, r31
     e80:	e0 93 e4 02 	sts	0x02E4, r30
     e84:	cf 01       	movw	r24, r30
     e86:	df 91       	pop	r29
     e88:	cf 91       	pop	r28
     e8a:	1f 91       	pop	r17
     e8c:	0f 91       	pop	r16
     e8e:	08 95       	ret

00000e90 <printf>:
     e90:	cf 93       	push	r28
     e92:	df 93       	push	r29
     e94:	cd b7       	in	r28, 0x3d	; 61
     e96:	de b7       	in	r29, 0x3e	; 62
     e98:	fe 01       	movw	r30, r28
     e9a:	36 96       	adiw	r30, 0x06	; 6
     e9c:	61 91       	ld	r22, Z+
     e9e:	71 91       	ld	r23, Z+
     ea0:	af 01       	movw	r20, r30
     ea2:	80 91 e2 02 	lds	r24, 0x02E2
     ea6:	90 91 e3 02 	lds	r25, 0x02E3
     eaa:	30 d0       	rcall	.+96     	; 0xf0c <vfprintf>
     eac:	df 91       	pop	r29
     eae:	cf 91       	pop	r28
     eb0:	08 95       	ret

00000eb2 <puts>:
     eb2:	0f 93       	push	r16
     eb4:	1f 93       	push	r17
     eb6:	cf 93       	push	r28
     eb8:	df 93       	push	r29
     eba:	e0 91 e2 02 	lds	r30, 0x02E2
     ebe:	f0 91 e3 02 	lds	r31, 0x02E3
     ec2:	23 81       	ldd	r18, Z+3	; 0x03
     ec4:	21 ff       	sbrs	r18, 1
     ec6:	1b c0       	rjmp	.+54     	; 0xefe <puts+0x4c>
     ec8:	ec 01       	movw	r28, r24
     eca:	00 e0       	ldi	r16, 0x00	; 0
     ecc:	10 e0       	ldi	r17, 0x00	; 0
     ece:	89 91       	ld	r24, Y+
     ed0:	60 91 e2 02 	lds	r22, 0x02E2
     ed4:	70 91 e3 02 	lds	r23, 0x02E3
     ed8:	db 01       	movw	r26, r22
     eda:	18 96       	adiw	r26, 0x08	; 8
     edc:	ed 91       	ld	r30, X+
     ede:	fc 91       	ld	r31, X
     ee0:	19 97       	sbiw	r26, 0x09	; 9
     ee2:	88 23       	and	r24, r24
     ee4:	31 f0       	breq	.+12     	; 0xef2 <puts+0x40>
     ee6:	19 95       	eicall
     ee8:	89 2b       	or	r24, r25
     eea:	89 f3       	breq	.-30     	; 0xece <puts+0x1c>
     eec:	0f ef       	ldi	r16, 0xFF	; 255
     eee:	1f ef       	ldi	r17, 0xFF	; 255
     ef0:	ee cf       	rjmp	.-36     	; 0xece <puts+0x1c>
     ef2:	8a e0       	ldi	r24, 0x0A	; 10
     ef4:	19 95       	eicall
     ef6:	89 2b       	or	r24, r25
     ef8:	11 f4       	brne	.+4      	; 0xefe <puts+0x4c>
     efa:	c8 01       	movw	r24, r16
     efc:	02 c0       	rjmp	.+4      	; 0xf02 <puts+0x50>
     efe:	8f ef       	ldi	r24, 0xFF	; 255
     f00:	9f ef       	ldi	r25, 0xFF	; 255
     f02:	df 91       	pop	r29
     f04:	cf 91       	pop	r28
     f06:	1f 91       	pop	r17
     f08:	0f 91       	pop	r16
     f0a:	08 95       	ret

00000f0c <vfprintf>:
     f0c:	2f 92       	push	r2
     f0e:	3f 92       	push	r3
     f10:	4f 92       	push	r4
     f12:	5f 92       	push	r5
     f14:	6f 92       	push	r6
     f16:	7f 92       	push	r7
     f18:	8f 92       	push	r8
     f1a:	9f 92       	push	r9
     f1c:	af 92       	push	r10
     f1e:	bf 92       	push	r11
     f20:	cf 92       	push	r12
     f22:	df 92       	push	r13
     f24:	ef 92       	push	r14
     f26:	ff 92       	push	r15
     f28:	0f 93       	push	r16
     f2a:	1f 93       	push	r17
     f2c:	cf 93       	push	r28
     f2e:	df 93       	push	r29
     f30:	cd b7       	in	r28, 0x3d	; 61
     f32:	de b7       	in	r29, 0x3e	; 62
     f34:	2c 97       	sbiw	r28, 0x0c	; 12
     f36:	0f b6       	in	r0, 0x3f	; 63
     f38:	f8 94       	cli
     f3a:	de bf       	out	0x3e, r29	; 62
     f3c:	0f be       	out	0x3f, r0	; 63
     f3e:	cd bf       	out	0x3d, r28	; 61
     f40:	7c 01       	movw	r14, r24
     f42:	6b 01       	movw	r12, r22
     f44:	8a 01       	movw	r16, r20
     f46:	fc 01       	movw	r30, r24
     f48:	17 82       	std	Z+7, r1	; 0x07
     f4a:	16 82       	std	Z+6, r1	; 0x06
     f4c:	83 81       	ldd	r24, Z+3	; 0x03
     f4e:	81 ff       	sbrs	r24, 1
     f50:	b0 c1       	rjmp	.+864    	; 0x12b2 <vfprintf+0x3a6>
     f52:	ce 01       	movw	r24, r28
     f54:	01 96       	adiw	r24, 0x01	; 1
     f56:	4c 01       	movw	r8, r24
     f58:	f7 01       	movw	r30, r14
     f5a:	93 81       	ldd	r25, Z+3	; 0x03
     f5c:	f6 01       	movw	r30, r12
     f5e:	93 fd       	sbrc	r25, 3
     f60:	85 91       	lpm	r24, Z+
     f62:	93 ff       	sbrs	r25, 3
     f64:	81 91       	ld	r24, Z+
     f66:	6f 01       	movw	r12, r30
     f68:	88 23       	and	r24, r24
     f6a:	09 f4       	brne	.+2      	; 0xf6e <vfprintf+0x62>
     f6c:	9e c1       	rjmp	.+828    	; 0x12aa <vfprintf+0x39e>
     f6e:	85 32       	cpi	r24, 0x25	; 37
     f70:	39 f4       	brne	.+14     	; 0xf80 <vfprintf+0x74>
     f72:	93 fd       	sbrc	r25, 3
     f74:	85 91       	lpm	r24, Z+
     f76:	93 ff       	sbrs	r25, 3
     f78:	81 91       	ld	r24, Z+
     f7a:	6f 01       	movw	r12, r30
     f7c:	85 32       	cpi	r24, 0x25	; 37
     f7e:	21 f4       	brne	.+8      	; 0xf88 <vfprintf+0x7c>
     f80:	b7 01       	movw	r22, r14
     f82:	90 e0       	ldi	r25, 0x00	; 0
     f84:	0f d3       	rcall	.+1566   	; 0x15a4 <fputc>
     f86:	e8 cf       	rjmp	.-48     	; 0xf58 <vfprintf+0x4c>
     f88:	51 2c       	mov	r5, r1
     f8a:	31 2c       	mov	r3, r1
     f8c:	20 e0       	ldi	r18, 0x00	; 0
     f8e:	20 32       	cpi	r18, 0x20	; 32
     f90:	a0 f4       	brcc	.+40     	; 0xfba <vfprintf+0xae>
     f92:	8b 32       	cpi	r24, 0x2B	; 43
     f94:	69 f0       	breq	.+26     	; 0xfb0 <vfprintf+0xa4>
     f96:	30 f4       	brcc	.+12     	; 0xfa4 <vfprintf+0x98>
     f98:	80 32       	cpi	r24, 0x20	; 32
     f9a:	59 f0       	breq	.+22     	; 0xfb2 <vfprintf+0xa6>
     f9c:	83 32       	cpi	r24, 0x23	; 35
     f9e:	69 f4       	brne	.+26     	; 0xfba <vfprintf+0xae>
     fa0:	20 61       	ori	r18, 0x10	; 16
     fa2:	2c c0       	rjmp	.+88     	; 0xffc <vfprintf+0xf0>
     fa4:	8d 32       	cpi	r24, 0x2D	; 45
     fa6:	39 f0       	breq	.+14     	; 0xfb6 <vfprintf+0xaa>
     fa8:	80 33       	cpi	r24, 0x30	; 48
     faa:	39 f4       	brne	.+14     	; 0xfba <vfprintf+0xae>
     fac:	21 60       	ori	r18, 0x01	; 1
     fae:	26 c0       	rjmp	.+76     	; 0xffc <vfprintf+0xf0>
     fb0:	22 60       	ori	r18, 0x02	; 2
     fb2:	24 60       	ori	r18, 0x04	; 4
     fb4:	23 c0       	rjmp	.+70     	; 0xffc <vfprintf+0xf0>
     fb6:	28 60       	ori	r18, 0x08	; 8
     fb8:	21 c0       	rjmp	.+66     	; 0xffc <vfprintf+0xf0>
     fba:	27 fd       	sbrc	r18, 7
     fbc:	27 c0       	rjmp	.+78     	; 0x100c <vfprintf+0x100>
     fbe:	30 ed       	ldi	r19, 0xD0	; 208
     fc0:	38 0f       	add	r19, r24
     fc2:	3a 30       	cpi	r19, 0x0A	; 10
     fc4:	78 f4       	brcc	.+30     	; 0xfe4 <vfprintf+0xd8>
     fc6:	26 ff       	sbrs	r18, 6
     fc8:	06 c0       	rjmp	.+12     	; 0xfd6 <vfprintf+0xca>
     fca:	fa e0       	ldi	r31, 0x0A	; 10
     fcc:	5f 9e       	mul	r5, r31
     fce:	30 0d       	add	r19, r0
     fd0:	11 24       	eor	r1, r1
     fd2:	53 2e       	mov	r5, r19
     fd4:	13 c0       	rjmp	.+38     	; 0xffc <vfprintf+0xf0>
     fd6:	8a e0       	ldi	r24, 0x0A	; 10
     fd8:	38 9e       	mul	r3, r24
     fda:	30 0d       	add	r19, r0
     fdc:	11 24       	eor	r1, r1
     fde:	33 2e       	mov	r3, r19
     fe0:	20 62       	ori	r18, 0x20	; 32
     fe2:	0c c0       	rjmp	.+24     	; 0xffc <vfprintf+0xf0>
     fe4:	8e 32       	cpi	r24, 0x2E	; 46
     fe6:	21 f4       	brne	.+8      	; 0xff0 <vfprintf+0xe4>
     fe8:	26 fd       	sbrc	r18, 6
     fea:	5f c1       	rjmp	.+702    	; 0x12aa <vfprintf+0x39e>
     fec:	20 64       	ori	r18, 0x40	; 64
     fee:	06 c0       	rjmp	.+12     	; 0xffc <vfprintf+0xf0>
     ff0:	8c 36       	cpi	r24, 0x6C	; 108
     ff2:	11 f4       	brne	.+4      	; 0xff8 <vfprintf+0xec>
     ff4:	20 68       	ori	r18, 0x80	; 128
     ff6:	02 c0       	rjmp	.+4      	; 0xffc <vfprintf+0xf0>
     ff8:	88 36       	cpi	r24, 0x68	; 104
     ffa:	41 f4       	brne	.+16     	; 0x100c <vfprintf+0x100>
     ffc:	f6 01       	movw	r30, r12
     ffe:	93 fd       	sbrc	r25, 3
    1000:	85 91       	lpm	r24, Z+
    1002:	93 ff       	sbrs	r25, 3
    1004:	81 91       	ld	r24, Z+
    1006:	6f 01       	movw	r12, r30
    1008:	81 11       	cpse	r24, r1
    100a:	c1 cf       	rjmp	.-126    	; 0xf8e <vfprintf+0x82>
    100c:	98 2f       	mov	r25, r24
    100e:	9f 7d       	andi	r25, 0xDF	; 223
    1010:	95 54       	subi	r25, 0x45	; 69
    1012:	93 30       	cpi	r25, 0x03	; 3
    1014:	28 f4       	brcc	.+10     	; 0x1020 <vfprintf+0x114>
    1016:	0c 5f       	subi	r16, 0xFC	; 252
    1018:	1f 4f       	sbci	r17, 0xFF	; 255
    101a:	ff e3       	ldi	r31, 0x3F	; 63
    101c:	f9 83       	std	Y+1, r31	; 0x01
    101e:	0d c0       	rjmp	.+26     	; 0x103a <vfprintf+0x12e>
    1020:	83 36       	cpi	r24, 0x63	; 99
    1022:	31 f0       	breq	.+12     	; 0x1030 <vfprintf+0x124>
    1024:	83 37       	cpi	r24, 0x73	; 115
    1026:	71 f0       	breq	.+28     	; 0x1044 <vfprintf+0x138>
    1028:	83 35       	cpi	r24, 0x53	; 83
    102a:	09 f0       	breq	.+2      	; 0x102e <vfprintf+0x122>
    102c:	57 c0       	rjmp	.+174    	; 0x10dc <vfprintf+0x1d0>
    102e:	21 c0       	rjmp	.+66     	; 0x1072 <vfprintf+0x166>
    1030:	f8 01       	movw	r30, r16
    1032:	80 81       	ld	r24, Z
    1034:	89 83       	std	Y+1, r24	; 0x01
    1036:	0e 5f       	subi	r16, 0xFE	; 254
    1038:	1f 4f       	sbci	r17, 0xFF	; 255
    103a:	44 24       	eor	r4, r4
    103c:	43 94       	inc	r4
    103e:	51 2c       	mov	r5, r1
    1040:	54 01       	movw	r10, r8
    1042:	14 c0       	rjmp	.+40     	; 0x106c <vfprintf+0x160>
    1044:	38 01       	movw	r6, r16
    1046:	f2 e0       	ldi	r31, 0x02	; 2
    1048:	6f 0e       	add	r6, r31
    104a:	71 1c       	adc	r7, r1
    104c:	f8 01       	movw	r30, r16
    104e:	a0 80       	ld	r10, Z
    1050:	b1 80       	ldd	r11, Z+1	; 0x01
    1052:	26 ff       	sbrs	r18, 6
    1054:	03 c0       	rjmp	.+6      	; 0x105c <vfprintf+0x150>
    1056:	65 2d       	mov	r22, r5
    1058:	70 e0       	ldi	r23, 0x00	; 0
    105a:	02 c0       	rjmp	.+4      	; 0x1060 <vfprintf+0x154>
    105c:	6f ef       	ldi	r22, 0xFF	; 255
    105e:	7f ef       	ldi	r23, 0xFF	; 255
    1060:	c5 01       	movw	r24, r10
    1062:	2c 87       	std	Y+12, r18	; 0x0c
    1064:	94 d2       	rcall	.+1320   	; 0x158e <strnlen>
    1066:	2c 01       	movw	r4, r24
    1068:	83 01       	movw	r16, r6
    106a:	2c 85       	ldd	r18, Y+12	; 0x0c
    106c:	2f 77       	andi	r18, 0x7F	; 127
    106e:	22 2e       	mov	r2, r18
    1070:	16 c0       	rjmp	.+44     	; 0x109e <vfprintf+0x192>
    1072:	38 01       	movw	r6, r16
    1074:	f2 e0       	ldi	r31, 0x02	; 2
    1076:	6f 0e       	add	r6, r31
    1078:	71 1c       	adc	r7, r1
    107a:	f8 01       	movw	r30, r16
    107c:	a0 80       	ld	r10, Z
    107e:	b1 80       	ldd	r11, Z+1	; 0x01
    1080:	26 ff       	sbrs	r18, 6
    1082:	03 c0       	rjmp	.+6      	; 0x108a <vfprintf+0x17e>
    1084:	65 2d       	mov	r22, r5
    1086:	70 e0       	ldi	r23, 0x00	; 0
    1088:	02 c0       	rjmp	.+4      	; 0x108e <vfprintf+0x182>
    108a:	6f ef       	ldi	r22, 0xFF	; 255
    108c:	7f ef       	ldi	r23, 0xFF	; 255
    108e:	c5 01       	movw	r24, r10
    1090:	2c 87       	std	Y+12, r18	; 0x0c
    1092:	6b d2       	rcall	.+1238   	; 0x156a <strnlen_P>
    1094:	2c 01       	movw	r4, r24
    1096:	2c 85       	ldd	r18, Y+12	; 0x0c
    1098:	20 68       	ori	r18, 0x80	; 128
    109a:	22 2e       	mov	r2, r18
    109c:	83 01       	movw	r16, r6
    109e:	23 fc       	sbrc	r2, 3
    10a0:	19 c0       	rjmp	.+50     	; 0x10d4 <vfprintf+0x1c8>
    10a2:	83 2d       	mov	r24, r3
    10a4:	90 e0       	ldi	r25, 0x00	; 0
    10a6:	48 16       	cp	r4, r24
    10a8:	59 06       	cpc	r5, r25
    10aa:	a0 f4       	brcc	.+40     	; 0x10d4 <vfprintf+0x1c8>
    10ac:	b7 01       	movw	r22, r14
    10ae:	80 e2       	ldi	r24, 0x20	; 32
    10b0:	90 e0       	ldi	r25, 0x00	; 0
    10b2:	78 d2       	rcall	.+1264   	; 0x15a4 <fputc>
    10b4:	3a 94       	dec	r3
    10b6:	f5 cf       	rjmp	.-22     	; 0x10a2 <vfprintf+0x196>
    10b8:	f5 01       	movw	r30, r10
    10ba:	27 fc       	sbrc	r2, 7
    10bc:	85 91       	lpm	r24, Z+
    10be:	27 fe       	sbrs	r2, 7
    10c0:	81 91       	ld	r24, Z+
    10c2:	5f 01       	movw	r10, r30
    10c4:	b7 01       	movw	r22, r14
    10c6:	90 e0       	ldi	r25, 0x00	; 0
    10c8:	6d d2       	rcall	.+1242   	; 0x15a4 <fputc>
    10ca:	31 10       	cpse	r3, r1
    10cc:	3a 94       	dec	r3
    10ce:	f1 e0       	ldi	r31, 0x01	; 1
    10d0:	4f 1a       	sub	r4, r31
    10d2:	51 08       	sbc	r5, r1
    10d4:	41 14       	cp	r4, r1
    10d6:	51 04       	cpc	r5, r1
    10d8:	79 f7       	brne	.-34     	; 0x10b8 <vfprintf+0x1ac>
    10da:	de c0       	rjmp	.+444    	; 0x1298 <vfprintf+0x38c>
    10dc:	84 36       	cpi	r24, 0x64	; 100
    10de:	11 f0       	breq	.+4      	; 0x10e4 <vfprintf+0x1d8>
    10e0:	89 36       	cpi	r24, 0x69	; 105
    10e2:	31 f5       	brne	.+76     	; 0x1130 <vfprintf+0x224>
    10e4:	f8 01       	movw	r30, r16
    10e6:	27 ff       	sbrs	r18, 7
    10e8:	07 c0       	rjmp	.+14     	; 0x10f8 <vfprintf+0x1ec>
    10ea:	60 81       	ld	r22, Z
    10ec:	71 81       	ldd	r23, Z+1	; 0x01
    10ee:	82 81       	ldd	r24, Z+2	; 0x02
    10f0:	93 81       	ldd	r25, Z+3	; 0x03
    10f2:	0c 5f       	subi	r16, 0xFC	; 252
    10f4:	1f 4f       	sbci	r17, 0xFF	; 255
    10f6:	08 c0       	rjmp	.+16     	; 0x1108 <vfprintf+0x1fc>
    10f8:	60 81       	ld	r22, Z
    10fa:	71 81       	ldd	r23, Z+1	; 0x01
    10fc:	88 27       	eor	r24, r24
    10fe:	77 fd       	sbrc	r23, 7
    1100:	80 95       	com	r24
    1102:	98 2f       	mov	r25, r24
    1104:	0e 5f       	subi	r16, 0xFE	; 254
    1106:	1f 4f       	sbci	r17, 0xFF	; 255
    1108:	2f 76       	andi	r18, 0x6F	; 111
    110a:	b2 2e       	mov	r11, r18
    110c:	97 ff       	sbrs	r25, 7
    110e:	09 c0       	rjmp	.+18     	; 0x1122 <vfprintf+0x216>
    1110:	90 95       	com	r25
    1112:	80 95       	com	r24
    1114:	70 95       	com	r23
    1116:	61 95       	neg	r22
    1118:	7f 4f       	sbci	r23, 0xFF	; 255
    111a:	8f 4f       	sbci	r24, 0xFF	; 255
    111c:	9f 4f       	sbci	r25, 0xFF	; 255
    111e:	20 68       	ori	r18, 0x80	; 128
    1120:	b2 2e       	mov	r11, r18
    1122:	2a e0       	ldi	r18, 0x0A	; 10
    1124:	30 e0       	ldi	r19, 0x00	; 0
    1126:	a4 01       	movw	r20, r8
    1128:	6f d2       	rcall	.+1246   	; 0x1608 <__ultoa_invert>
    112a:	a8 2e       	mov	r10, r24
    112c:	a8 18       	sub	r10, r8
    112e:	43 c0       	rjmp	.+134    	; 0x11b6 <vfprintf+0x2aa>
    1130:	85 37       	cpi	r24, 0x75	; 117
    1132:	29 f4       	brne	.+10     	; 0x113e <vfprintf+0x232>
    1134:	2f 7e       	andi	r18, 0xEF	; 239
    1136:	b2 2e       	mov	r11, r18
    1138:	2a e0       	ldi	r18, 0x0A	; 10
    113a:	30 e0       	ldi	r19, 0x00	; 0
    113c:	25 c0       	rjmp	.+74     	; 0x1188 <vfprintf+0x27c>
    113e:	f2 2f       	mov	r31, r18
    1140:	f9 7f       	andi	r31, 0xF9	; 249
    1142:	bf 2e       	mov	r11, r31
    1144:	8f 36       	cpi	r24, 0x6F	; 111
    1146:	c1 f0       	breq	.+48     	; 0x1178 <vfprintf+0x26c>
    1148:	18 f4       	brcc	.+6      	; 0x1150 <vfprintf+0x244>
    114a:	88 35       	cpi	r24, 0x58	; 88
    114c:	79 f0       	breq	.+30     	; 0x116c <vfprintf+0x260>
    114e:	ad c0       	rjmp	.+346    	; 0x12aa <vfprintf+0x39e>
    1150:	80 37       	cpi	r24, 0x70	; 112
    1152:	19 f0       	breq	.+6      	; 0x115a <vfprintf+0x24e>
    1154:	88 37       	cpi	r24, 0x78	; 120
    1156:	21 f0       	breq	.+8      	; 0x1160 <vfprintf+0x254>
    1158:	a8 c0       	rjmp	.+336    	; 0x12aa <vfprintf+0x39e>
    115a:	2f 2f       	mov	r18, r31
    115c:	20 61       	ori	r18, 0x10	; 16
    115e:	b2 2e       	mov	r11, r18
    1160:	b4 fe       	sbrs	r11, 4
    1162:	0d c0       	rjmp	.+26     	; 0x117e <vfprintf+0x272>
    1164:	8b 2d       	mov	r24, r11
    1166:	84 60       	ori	r24, 0x04	; 4
    1168:	b8 2e       	mov	r11, r24
    116a:	09 c0       	rjmp	.+18     	; 0x117e <vfprintf+0x272>
    116c:	24 ff       	sbrs	r18, 4
    116e:	0a c0       	rjmp	.+20     	; 0x1184 <vfprintf+0x278>
    1170:	9f 2f       	mov	r25, r31
    1172:	96 60       	ori	r25, 0x06	; 6
    1174:	b9 2e       	mov	r11, r25
    1176:	06 c0       	rjmp	.+12     	; 0x1184 <vfprintf+0x278>
    1178:	28 e0       	ldi	r18, 0x08	; 8
    117a:	30 e0       	ldi	r19, 0x00	; 0
    117c:	05 c0       	rjmp	.+10     	; 0x1188 <vfprintf+0x27c>
    117e:	20 e1       	ldi	r18, 0x10	; 16
    1180:	30 e0       	ldi	r19, 0x00	; 0
    1182:	02 c0       	rjmp	.+4      	; 0x1188 <vfprintf+0x27c>
    1184:	20 e1       	ldi	r18, 0x10	; 16
    1186:	32 e0       	ldi	r19, 0x02	; 2
    1188:	f8 01       	movw	r30, r16
    118a:	b7 fe       	sbrs	r11, 7
    118c:	07 c0       	rjmp	.+14     	; 0x119c <vfprintf+0x290>
    118e:	60 81       	ld	r22, Z
    1190:	71 81       	ldd	r23, Z+1	; 0x01
    1192:	82 81       	ldd	r24, Z+2	; 0x02
    1194:	93 81       	ldd	r25, Z+3	; 0x03
    1196:	0c 5f       	subi	r16, 0xFC	; 252
    1198:	1f 4f       	sbci	r17, 0xFF	; 255
    119a:	06 c0       	rjmp	.+12     	; 0x11a8 <vfprintf+0x29c>
    119c:	60 81       	ld	r22, Z
    119e:	71 81       	ldd	r23, Z+1	; 0x01
    11a0:	80 e0       	ldi	r24, 0x00	; 0
    11a2:	90 e0       	ldi	r25, 0x00	; 0
    11a4:	0e 5f       	subi	r16, 0xFE	; 254
    11a6:	1f 4f       	sbci	r17, 0xFF	; 255
    11a8:	a4 01       	movw	r20, r8
    11aa:	2e d2       	rcall	.+1116   	; 0x1608 <__ultoa_invert>
    11ac:	a8 2e       	mov	r10, r24
    11ae:	a8 18       	sub	r10, r8
    11b0:	fb 2d       	mov	r31, r11
    11b2:	ff 77       	andi	r31, 0x7F	; 127
    11b4:	bf 2e       	mov	r11, r31
    11b6:	b6 fe       	sbrs	r11, 6
    11b8:	0b c0       	rjmp	.+22     	; 0x11d0 <vfprintf+0x2c4>
    11ba:	2b 2d       	mov	r18, r11
    11bc:	2e 7f       	andi	r18, 0xFE	; 254
    11be:	a5 14       	cp	r10, r5
    11c0:	50 f4       	brcc	.+20     	; 0x11d6 <vfprintf+0x2ca>
    11c2:	b4 fe       	sbrs	r11, 4
    11c4:	0a c0       	rjmp	.+20     	; 0x11da <vfprintf+0x2ce>
    11c6:	b2 fc       	sbrc	r11, 2
    11c8:	08 c0       	rjmp	.+16     	; 0x11da <vfprintf+0x2ce>
    11ca:	2b 2d       	mov	r18, r11
    11cc:	2e 7e       	andi	r18, 0xEE	; 238
    11ce:	05 c0       	rjmp	.+10     	; 0x11da <vfprintf+0x2ce>
    11d0:	7a 2c       	mov	r7, r10
    11d2:	2b 2d       	mov	r18, r11
    11d4:	03 c0       	rjmp	.+6      	; 0x11dc <vfprintf+0x2d0>
    11d6:	7a 2c       	mov	r7, r10
    11d8:	01 c0       	rjmp	.+2      	; 0x11dc <vfprintf+0x2d0>
    11da:	75 2c       	mov	r7, r5
    11dc:	24 ff       	sbrs	r18, 4
    11de:	0d c0       	rjmp	.+26     	; 0x11fa <vfprintf+0x2ee>
    11e0:	fe 01       	movw	r30, r28
    11e2:	ea 0d       	add	r30, r10
    11e4:	f1 1d       	adc	r31, r1
    11e6:	80 81       	ld	r24, Z
    11e8:	80 33       	cpi	r24, 0x30	; 48
    11ea:	11 f4       	brne	.+4      	; 0x11f0 <vfprintf+0x2e4>
    11ec:	29 7e       	andi	r18, 0xE9	; 233
    11ee:	09 c0       	rjmp	.+18     	; 0x1202 <vfprintf+0x2f6>
    11f0:	22 ff       	sbrs	r18, 2
    11f2:	06 c0       	rjmp	.+12     	; 0x1200 <vfprintf+0x2f4>
    11f4:	73 94       	inc	r7
    11f6:	73 94       	inc	r7
    11f8:	04 c0       	rjmp	.+8      	; 0x1202 <vfprintf+0x2f6>
    11fa:	82 2f       	mov	r24, r18
    11fc:	86 78       	andi	r24, 0x86	; 134
    11fe:	09 f0       	breq	.+2      	; 0x1202 <vfprintf+0x2f6>
    1200:	73 94       	inc	r7
    1202:	23 fd       	sbrc	r18, 3
    1204:	12 c0       	rjmp	.+36     	; 0x122a <vfprintf+0x31e>
    1206:	20 ff       	sbrs	r18, 0
    1208:	06 c0       	rjmp	.+12     	; 0x1216 <vfprintf+0x30a>
    120a:	5a 2c       	mov	r5, r10
    120c:	73 14       	cp	r7, r3
    120e:	18 f4       	brcc	.+6      	; 0x1216 <vfprintf+0x30a>
    1210:	53 0c       	add	r5, r3
    1212:	57 18       	sub	r5, r7
    1214:	73 2c       	mov	r7, r3
    1216:	73 14       	cp	r7, r3
    1218:	60 f4       	brcc	.+24     	; 0x1232 <vfprintf+0x326>
    121a:	b7 01       	movw	r22, r14
    121c:	80 e2       	ldi	r24, 0x20	; 32
    121e:	90 e0       	ldi	r25, 0x00	; 0
    1220:	2c 87       	std	Y+12, r18	; 0x0c
    1222:	c0 d1       	rcall	.+896    	; 0x15a4 <fputc>
    1224:	73 94       	inc	r7
    1226:	2c 85       	ldd	r18, Y+12	; 0x0c
    1228:	f6 cf       	rjmp	.-20     	; 0x1216 <vfprintf+0x30a>
    122a:	73 14       	cp	r7, r3
    122c:	10 f4       	brcc	.+4      	; 0x1232 <vfprintf+0x326>
    122e:	37 18       	sub	r3, r7
    1230:	01 c0       	rjmp	.+2      	; 0x1234 <vfprintf+0x328>
    1232:	31 2c       	mov	r3, r1
    1234:	24 ff       	sbrs	r18, 4
    1236:	11 c0       	rjmp	.+34     	; 0x125a <vfprintf+0x34e>
    1238:	b7 01       	movw	r22, r14
    123a:	80 e3       	ldi	r24, 0x30	; 48
    123c:	90 e0       	ldi	r25, 0x00	; 0
    123e:	2c 87       	std	Y+12, r18	; 0x0c
    1240:	b1 d1       	rcall	.+866    	; 0x15a4 <fputc>
    1242:	2c 85       	ldd	r18, Y+12	; 0x0c
    1244:	22 ff       	sbrs	r18, 2
    1246:	16 c0       	rjmp	.+44     	; 0x1274 <vfprintf+0x368>
    1248:	21 ff       	sbrs	r18, 1
    124a:	03 c0       	rjmp	.+6      	; 0x1252 <vfprintf+0x346>
    124c:	88 e5       	ldi	r24, 0x58	; 88
    124e:	90 e0       	ldi	r25, 0x00	; 0
    1250:	02 c0       	rjmp	.+4      	; 0x1256 <vfprintf+0x34a>
    1252:	88 e7       	ldi	r24, 0x78	; 120
    1254:	90 e0       	ldi	r25, 0x00	; 0
    1256:	b7 01       	movw	r22, r14
    1258:	0c c0       	rjmp	.+24     	; 0x1272 <vfprintf+0x366>
    125a:	82 2f       	mov	r24, r18
    125c:	86 78       	andi	r24, 0x86	; 134
    125e:	51 f0       	breq	.+20     	; 0x1274 <vfprintf+0x368>
    1260:	21 fd       	sbrc	r18, 1
    1262:	02 c0       	rjmp	.+4      	; 0x1268 <vfprintf+0x35c>
    1264:	80 e2       	ldi	r24, 0x20	; 32
    1266:	01 c0       	rjmp	.+2      	; 0x126a <vfprintf+0x35e>
    1268:	8b e2       	ldi	r24, 0x2B	; 43
    126a:	27 fd       	sbrc	r18, 7
    126c:	8d e2       	ldi	r24, 0x2D	; 45
    126e:	b7 01       	movw	r22, r14
    1270:	90 e0       	ldi	r25, 0x00	; 0
    1272:	98 d1       	rcall	.+816    	; 0x15a4 <fputc>
    1274:	a5 14       	cp	r10, r5
    1276:	30 f4       	brcc	.+12     	; 0x1284 <vfprintf+0x378>
    1278:	b7 01       	movw	r22, r14
    127a:	80 e3       	ldi	r24, 0x30	; 48
    127c:	90 e0       	ldi	r25, 0x00	; 0
    127e:	92 d1       	rcall	.+804    	; 0x15a4 <fputc>
    1280:	5a 94       	dec	r5
    1282:	f8 cf       	rjmp	.-16     	; 0x1274 <vfprintf+0x368>
    1284:	aa 94       	dec	r10
    1286:	f4 01       	movw	r30, r8
    1288:	ea 0d       	add	r30, r10
    128a:	f1 1d       	adc	r31, r1
    128c:	80 81       	ld	r24, Z
    128e:	b7 01       	movw	r22, r14
    1290:	90 e0       	ldi	r25, 0x00	; 0
    1292:	88 d1       	rcall	.+784    	; 0x15a4 <fputc>
    1294:	a1 10       	cpse	r10, r1
    1296:	f6 cf       	rjmp	.-20     	; 0x1284 <vfprintf+0x378>
    1298:	33 20       	and	r3, r3
    129a:	09 f4       	brne	.+2      	; 0x129e <vfprintf+0x392>
    129c:	5d ce       	rjmp	.-838    	; 0xf58 <vfprintf+0x4c>
    129e:	b7 01       	movw	r22, r14
    12a0:	80 e2       	ldi	r24, 0x20	; 32
    12a2:	90 e0       	ldi	r25, 0x00	; 0
    12a4:	7f d1       	rcall	.+766    	; 0x15a4 <fputc>
    12a6:	3a 94       	dec	r3
    12a8:	f7 cf       	rjmp	.-18     	; 0x1298 <vfprintf+0x38c>
    12aa:	f7 01       	movw	r30, r14
    12ac:	86 81       	ldd	r24, Z+6	; 0x06
    12ae:	97 81       	ldd	r25, Z+7	; 0x07
    12b0:	02 c0       	rjmp	.+4      	; 0x12b6 <vfprintf+0x3aa>
    12b2:	8f ef       	ldi	r24, 0xFF	; 255
    12b4:	9f ef       	ldi	r25, 0xFF	; 255
    12b6:	2c 96       	adiw	r28, 0x0c	; 12
    12b8:	0f b6       	in	r0, 0x3f	; 63
    12ba:	f8 94       	cli
    12bc:	de bf       	out	0x3e, r29	; 62
    12be:	0f be       	out	0x3f, r0	; 63
    12c0:	cd bf       	out	0x3d, r28	; 61
    12c2:	df 91       	pop	r29
    12c4:	cf 91       	pop	r28
    12c6:	1f 91       	pop	r17
    12c8:	0f 91       	pop	r16
    12ca:	ff 90       	pop	r15
    12cc:	ef 90       	pop	r14
    12ce:	df 90       	pop	r13
    12d0:	cf 90       	pop	r12
    12d2:	bf 90       	pop	r11
    12d4:	af 90       	pop	r10
    12d6:	9f 90       	pop	r9
    12d8:	8f 90       	pop	r8
    12da:	7f 90       	pop	r7
    12dc:	6f 90       	pop	r6
    12de:	5f 90       	pop	r5
    12e0:	4f 90       	pop	r4
    12e2:	3f 90       	pop	r3
    12e4:	2f 90       	pop	r2
    12e6:	08 95       	ret

000012e8 <calloc>:
    12e8:	0f 93       	push	r16
    12ea:	1f 93       	push	r17
    12ec:	cf 93       	push	r28
    12ee:	df 93       	push	r29
    12f0:	86 9f       	mul	r24, r22
    12f2:	80 01       	movw	r16, r0
    12f4:	87 9f       	mul	r24, r23
    12f6:	10 0d       	add	r17, r0
    12f8:	96 9f       	mul	r25, r22
    12fa:	10 0d       	add	r17, r0
    12fc:	11 24       	eor	r1, r1
    12fe:	c8 01       	movw	r24, r16
    1300:	0d d0       	rcall	.+26     	; 0x131c <malloc>
    1302:	ec 01       	movw	r28, r24
    1304:	00 97       	sbiw	r24, 0x00	; 0
    1306:	21 f0       	breq	.+8      	; 0x1310 <calloc+0x28>
    1308:	a8 01       	movw	r20, r16
    130a:	60 e0       	ldi	r22, 0x00	; 0
    130c:	70 e0       	ldi	r23, 0x00	; 0
    130e:	38 d1       	rcall	.+624    	; 0x1580 <memset>
    1310:	ce 01       	movw	r24, r28
    1312:	df 91       	pop	r29
    1314:	cf 91       	pop	r28
    1316:	1f 91       	pop	r17
    1318:	0f 91       	pop	r16
    131a:	08 95       	ret

0000131c <malloc>:
    131c:	cf 93       	push	r28
    131e:	df 93       	push	r29
    1320:	82 30       	cpi	r24, 0x02	; 2
    1322:	91 05       	cpc	r25, r1
    1324:	10 f4       	brcc	.+4      	; 0x132a <malloc+0xe>
    1326:	82 e0       	ldi	r24, 0x02	; 2
    1328:	90 e0       	ldi	r25, 0x00	; 0
    132a:	e0 91 e8 02 	lds	r30, 0x02E8
    132e:	f0 91 e9 02 	lds	r31, 0x02E9
    1332:	20 e0       	ldi	r18, 0x00	; 0
    1334:	30 e0       	ldi	r19, 0x00	; 0
    1336:	a0 e0       	ldi	r26, 0x00	; 0
    1338:	b0 e0       	ldi	r27, 0x00	; 0
    133a:	30 97       	sbiw	r30, 0x00	; 0
    133c:	39 f1       	breq	.+78     	; 0x138c <malloc+0x70>
    133e:	40 81       	ld	r20, Z
    1340:	51 81       	ldd	r21, Z+1	; 0x01
    1342:	48 17       	cp	r20, r24
    1344:	59 07       	cpc	r21, r25
    1346:	b8 f0       	brcs	.+46     	; 0x1376 <malloc+0x5a>
    1348:	48 17       	cp	r20, r24
    134a:	59 07       	cpc	r21, r25
    134c:	71 f4       	brne	.+28     	; 0x136a <malloc+0x4e>
    134e:	82 81       	ldd	r24, Z+2	; 0x02
    1350:	93 81       	ldd	r25, Z+3	; 0x03
    1352:	10 97       	sbiw	r26, 0x00	; 0
    1354:	29 f0       	breq	.+10     	; 0x1360 <malloc+0x44>
    1356:	13 96       	adiw	r26, 0x03	; 3
    1358:	9c 93       	st	X, r25
    135a:	8e 93       	st	-X, r24
    135c:	12 97       	sbiw	r26, 0x02	; 2
    135e:	2c c0       	rjmp	.+88     	; 0x13b8 <malloc+0x9c>
    1360:	90 93 e9 02 	sts	0x02E9, r25
    1364:	80 93 e8 02 	sts	0x02E8, r24
    1368:	27 c0       	rjmp	.+78     	; 0x13b8 <malloc+0x9c>
    136a:	21 15       	cp	r18, r1
    136c:	31 05       	cpc	r19, r1
    136e:	31 f0       	breq	.+12     	; 0x137c <malloc+0x60>
    1370:	42 17       	cp	r20, r18
    1372:	53 07       	cpc	r21, r19
    1374:	18 f0       	brcs	.+6      	; 0x137c <malloc+0x60>
    1376:	a9 01       	movw	r20, r18
    1378:	db 01       	movw	r26, r22
    137a:	01 c0       	rjmp	.+2      	; 0x137e <malloc+0x62>
    137c:	ef 01       	movw	r28, r30
    137e:	9a 01       	movw	r18, r20
    1380:	bd 01       	movw	r22, r26
    1382:	df 01       	movw	r26, r30
    1384:	02 80       	ldd	r0, Z+2	; 0x02
    1386:	f3 81       	ldd	r31, Z+3	; 0x03
    1388:	e0 2d       	mov	r30, r0
    138a:	d7 cf       	rjmp	.-82     	; 0x133a <malloc+0x1e>
    138c:	21 15       	cp	r18, r1
    138e:	31 05       	cpc	r19, r1
    1390:	f9 f0       	breq	.+62     	; 0x13d0 <malloc+0xb4>
    1392:	28 1b       	sub	r18, r24
    1394:	39 0b       	sbc	r19, r25
    1396:	24 30       	cpi	r18, 0x04	; 4
    1398:	31 05       	cpc	r19, r1
    139a:	80 f4       	brcc	.+32     	; 0x13bc <malloc+0xa0>
    139c:	8a 81       	ldd	r24, Y+2	; 0x02
    139e:	9b 81       	ldd	r25, Y+3	; 0x03
    13a0:	61 15       	cp	r22, r1
    13a2:	71 05       	cpc	r23, r1
    13a4:	21 f0       	breq	.+8      	; 0x13ae <malloc+0x92>
    13a6:	fb 01       	movw	r30, r22
    13a8:	93 83       	std	Z+3, r25	; 0x03
    13aa:	82 83       	std	Z+2, r24	; 0x02
    13ac:	04 c0       	rjmp	.+8      	; 0x13b6 <malloc+0x9a>
    13ae:	90 93 e9 02 	sts	0x02E9, r25
    13b2:	80 93 e8 02 	sts	0x02E8, r24
    13b6:	fe 01       	movw	r30, r28
    13b8:	32 96       	adiw	r30, 0x02	; 2
    13ba:	44 c0       	rjmp	.+136    	; 0x1444 <malloc+0x128>
    13bc:	fe 01       	movw	r30, r28
    13be:	e2 0f       	add	r30, r18
    13c0:	f3 1f       	adc	r31, r19
    13c2:	81 93       	st	Z+, r24
    13c4:	91 93       	st	Z+, r25
    13c6:	22 50       	subi	r18, 0x02	; 2
    13c8:	31 09       	sbc	r19, r1
    13ca:	39 83       	std	Y+1, r19	; 0x01
    13cc:	28 83       	st	Y, r18
    13ce:	3a c0       	rjmp	.+116    	; 0x1444 <malloc+0x128>
    13d0:	20 91 e6 02 	lds	r18, 0x02E6
    13d4:	30 91 e7 02 	lds	r19, 0x02E7
    13d8:	23 2b       	or	r18, r19
    13da:	41 f4       	brne	.+16     	; 0x13ec <malloc+0xd0>
    13dc:	20 91 02 02 	lds	r18, 0x0202
    13e0:	30 91 03 02 	lds	r19, 0x0203
    13e4:	30 93 e7 02 	sts	0x02E7, r19
    13e8:	20 93 e6 02 	sts	0x02E6, r18
    13ec:	20 91 00 02 	lds	r18, 0x0200
    13f0:	30 91 01 02 	lds	r19, 0x0201
    13f4:	21 15       	cp	r18, r1
    13f6:	31 05       	cpc	r19, r1
    13f8:	41 f4       	brne	.+16     	; 0x140a <malloc+0xee>
    13fa:	2d b7       	in	r18, 0x3d	; 61
    13fc:	3e b7       	in	r19, 0x3e	; 62
    13fe:	40 91 04 02 	lds	r20, 0x0204
    1402:	50 91 05 02 	lds	r21, 0x0205
    1406:	24 1b       	sub	r18, r20
    1408:	35 0b       	sbc	r19, r21
    140a:	e0 91 e6 02 	lds	r30, 0x02E6
    140e:	f0 91 e7 02 	lds	r31, 0x02E7
    1412:	e2 17       	cp	r30, r18
    1414:	f3 07       	cpc	r31, r19
    1416:	a0 f4       	brcc	.+40     	; 0x1440 <malloc+0x124>
    1418:	2e 1b       	sub	r18, r30
    141a:	3f 0b       	sbc	r19, r31
    141c:	28 17       	cp	r18, r24
    141e:	39 07       	cpc	r19, r25
    1420:	78 f0       	brcs	.+30     	; 0x1440 <malloc+0x124>
    1422:	ac 01       	movw	r20, r24
    1424:	4e 5f       	subi	r20, 0xFE	; 254
    1426:	5f 4f       	sbci	r21, 0xFF	; 255
    1428:	24 17       	cp	r18, r20
    142a:	35 07       	cpc	r19, r21
    142c:	48 f0       	brcs	.+18     	; 0x1440 <malloc+0x124>
    142e:	4e 0f       	add	r20, r30
    1430:	5f 1f       	adc	r21, r31
    1432:	50 93 e7 02 	sts	0x02E7, r21
    1436:	40 93 e6 02 	sts	0x02E6, r20
    143a:	81 93       	st	Z+, r24
    143c:	91 93       	st	Z+, r25
    143e:	02 c0       	rjmp	.+4      	; 0x1444 <malloc+0x128>
    1440:	e0 e0       	ldi	r30, 0x00	; 0
    1442:	f0 e0       	ldi	r31, 0x00	; 0
    1444:	cf 01       	movw	r24, r30
    1446:	df 91       	pop	r29
    1448:	cf 91       	pop	r28
    144a:	08 95       	ret

0000144c <free>:
    144c:	cf 93       	push	r28
    144e:	df 93       	push	r29
    1450:	00 97       	sbiw	r24, 0x00	; 0
    1452:	09 f4       	brne	.+2      	; 0x1456 <free+0xa>
    1454:	87 c0       	rjmp	.+270    	; 0x1564 <free+0x118>
    1456:	fc 01       	movw	r30, r24
    1458:	32 97       	sbiw	r30, 0x02	; 2
    145a:	13 82       	std	Z+3, r1	; 0x03
    145c:	12 82       	std	Z+2, r1	; 0x02
    145e:	c0 91 e8 02 	lds	r28, 0x02E8
    1462:	d0 91 e9 02 	lds	r29, 0x02E9
    1466:	20 97       	sbiw	r28, 0x00	; 0
    1468:	81 f4       	brne	.+32     	; 0x148a <free+0x3e>
    146a:	20 81       	ld	r18, Z
    146c:	31 81       	ldd	r19, Z+1	; 0x01
    146e:	28 0f       	add	r18, r24
    1470:	39 1f       	adc	r19, r25
    1472:	80 91 e6 02 	lds	r24, 0x02E6
    1476:	90 91 e7 02 	lds	r25, 0x02E7
    147a:	82 17       	cp	r24, r18
    147c:	93 07       	cpc	r25, r19
    147e:	79 f5       	brne	.+94     	; 0x14de <free+0x92>
    1480:	f0 93 e7 02 	sts	0x02E7, r31
    1484:	e0 93 e6 02 	sts	0x02E6, r30
    1488:	6d c0       	rjmp	.+218    	; 0x1564 <free+0x118>
    148a:	de 01       	movw	r26, r28
    148c:	20 e0       	ldi	r18, 0x00	; 0
    148e:	30 e0       	ldi	r19, 0x00	; 0
    1490:	ae 17       	cp	r26, r30
    1492:	bf 07       	cpc	r27, r31
    1494:	50 f4       	brcc	.+20     	; 0x14aa <free+0x5e>
    1496:	12 96       	adiw	r26, 0x02	; 2
    1498:	4d 91       	ld	r20, X+
    149a:	5c 91       	ld	r21, X
    149c:	13 97       	sbiw	r26, 0x03	; 3
    149e:	9d 01       	movw	r18, r26
    14a0:	41 15       	cp	r20, r1
    14a2:	51 05       	cpc	r21, r1
    14a4:	09 f1       	breq	.+66     	; 0x14e8 <free+0x9c>
    14a6:	da 01       	movw	r26, r20
    14a8:	f3 cf       	rjmp	.-26     	; 0x1490 <free+0x44>
    14aa:	b3 83       	std	Z+3, r27	; 0x03
    14ac:	a2 83       	std	Z+2, r26	; 0x02
    14ae:	40 81       	ld	r20, Z
    14b0:	51 81       	ldd	r21, Z+1	; 0x01
    14b2:	84 0f       	add	r24, r20
    14b4:	95 1f       	adc	r25, r21
    14b6:	8a 17       	cp	r24, r26
    14b8:	9b 07       	cpc	r25, r27
    14ba:	71 f4       	brne	.+28     	; 0x14d8 <free+0x8c>
    14bc:	8d 91       	ld	r24, X+
    14be:	9c 91       	ld	r25, X
    14c0:	11 97       	sbiw	r26, 0x01	; 1
    14c2:	84 0f       	add	r24, r20
    14c4:	95 1f       	adc	r25, r21
    14c6:	02 96       	adiw	r24, 0x02	; 2
    14c8:	91 83       	std	Z+1, r25	; 0x01
    14ca:	80 83       	st	Z, r24
    14cc:	12 96       	adiw	r26, 0x02	; 2
    14ce:	8d 91       	ld	r24, X+
    14d0:	9c 91       	ld	r25, X
    14d2:	13 97       	sbiw	r26, 0x03	; 3
    14d4:	93 83       	std	Z+3, r25	; 0x03
    14d6:	82 83       	std	Z+2, r24	; 0x02
    14d8:	21 15       	cp	r18, r1
    14da:	31 05       	cpc	r19, r1
    14dc:	29 f4       	brne	.+10     	; 0x14e8 <free+0x9c>
    14de:	f0 93 e9 02 	sts	0x02E9, r31
    14e2:	e0 93 e8 02 	sts	0x02E8, r30
    14e6:	3e c0       	rjmp	.+124    	; 0x1564 <free+0x118>
    14e8:	d9 01       	movw	r26, r18
    14ea:	13 96       	adiw	r26, 0x03	; 3
    14ec:	fc 93       	st	X, r31
    14ee:	ee 93       	st	-X, r30
    14f0:	12 97       	sbiw	r26, 0x02	; 2
    14f2:	4d 91       	ld	r20, X+
    14f4:	5d 91       	ld	r21, X+
    14f6:	a4 0f       	add	r26, r20
    14f8:	b5 1f       	adc	r27, r21
    14fa:	ea 17       	cp	r30, r26
    14fc:	fb 07       	cpc	r31, r27
    14fe:	79 f4       	brne	.+30     	; 0x151e <free+0xd2>
    1500:	80 81       	ld	r24, Z
    1502:	91 81       	ldd	r25, Z+1	; 0x01
    1504:	84 0f       	add	r24, r20
    1506:	95 1f       	adc	r25, r21
    1508:	02 96       	adiw	r24, 0x02	; 2
    150a:	d9 01       	movw	r26, r18
    150c:	11 96       	adiw	r26, 0x01	; 1
    150e:	9c 93       	st	X, r25
    1510:	8e 93       	st	-X, r24
    1512:	82 81       	ldd	r24, Z+2	; 0x02
    1514:	93 81       	ldd	r25, Z+3	; 0x03
    1516:	13 96       	adiw	r26, 0x03	; 3
    1518:	9c 93       	st	X, r25
    151a:	8e 93       	st	-X, r24
    151c:	12 97       	sbiw	r26, 0x02	; 2
    151e:	e0 e0       	ldi	r30, 0x00	; 0
    1520:	f0 e0       	ldi	r31, 0x00	; 0
    1522:	8a 81       	ldd	r24, Y+2	; 0x02
    1524:	9b 81       	ldd	r25, Y+3	; 0x03
    1526:	00 97       	sbiw	r24, 0x00	; 0
    1528:	19 f0       	breq	.+6      	; 0x1530 <free+0xe4>
    152a:	fe 01       	movw	r30, r28
    152c:	ec 01       	movw	r28, r24
    152e:	f9 cf       	rjmp	.-14     	; 0x1522 <free+0xd6>
    1530:	ce 01       	movw	r24, r28
    1532:	02 96       	adiw	r24, 0x02	; 2
    1534:	28 81       	ld	r18, Y
    1536:	39 81       	ldd	r19, Y+1	; 0x01
    1538:	82 0f       	add	r24, r18
    153a:	93 1f       	adc	r25, r19
    153c:	20 91 e6 02 	lds	r18, 0x02E6
    1540:	30 91 e7 02 	lds	r19, 0x02E7
    1544:	28 17       	cp	r18, r24
    1546:	39 07       	cpc	r19, r25
    1548:	69 f4       	brne	.+26     	; 0x1564 <free+0x118>
    154a:	30 97       	sbiw	r30, 0x00	; 0
    154c:	29 f4       	brne	.+10     	; 0x1558 <free+0x10c>
    154e:	10 92 e9 02 	sts	0x02E9, r1
    1552:	10 92 e8 02 	sts	0x02E8, r1
    1556:	02 c0       	rjmp	.+4      	; 0x155c <free+0x110>
    1558:	13 82       	std	Z+3, r1	; 0x03
    155a:	12 82       	std	Z+2, r1	; 0x02
    155c:	d0 93 e7 02 	sts	0x02E7, r29
    1560:	c0 93 e6 02 	sts	0x02E6, r28
    1564:	df 91       	pop	r29
    1566:	cf 91       	pop	r28
    1568:	08 95       	ret

0000156a <strnlen_P>:
    156a:	fc 01       	movw	r30, r24
    156c:	05 90       	lpm	r0, Z+
    156e:	61 50       	subi	r22, 0x01	; 1
    1570:	70 40       	sbci	r23, 0x00	; 0
    1572:	01 10       	cpse	r0, r1
    1574:	d8 f7       	brcc	.-10     	; 0x156c <strnlen_P+0x2>
    1576:	80 95       	com	r24
    1578:	90 95       	com	r25
    157a:	8e 0f       	add	r24, r30
    157c:	9f 1f       	adc	r25, r31
    157e:	08 95       	ret

00001580 <memset>:
    1580:	dc 01       	movw	r26, r24
    1582:	01 c0       	rjmp	.+2      	; 0x1586 <memset+0x6>
    1584:	6d 93       	st	X+, r22
    1586:	41 50       	subi	r20, 0x01	; 1
    1588:	50 40       	sbci	r21, 0x00	; 0
    158a:	e0 f7       	brcc	.-8      	; 0x1584 <memset+0x4>
    158c:	08 95       	ret

0000158e <strnlen>:
    158e:	fc 01       	movw	r30, r24
    1590:	61 50       	subi	r22, 0x01	; 1
    1592:	70 40       	sbci	r23, 0x00	; 0
    1594:	01 90       	ld	r0, Z+
    1596:	01 10       	cpse	r0, r1
    1598:	d8 f7       	brcc	.-10     	; 0x1590 <strnlen+0x2>
    159a:	80 95       	com	r24
    159c:	90 95       	com	r25
    159e:	8e 0f       	add	r24, r30
    15a0:	9f 1f       	adc	r25, r31
    15a2:	08 95       	ret

000015a4 <fputc>:
    15a4:	0f 93       	push	r16
    15a6:	1f 93       	push	r17
    15a8:	cf 93       	push	r28
    15aa:	df 93       	push	r29
    15ac:	18 2f       	mov	r17, r24
    15ae:	09 2f       	mov	r16, r25
    15b0:	eb 01       	movw	r28, r22
    15b2:	8b 81       	ldd	r24, Y+3	; 0x03
    15b4:	81 fd       	sbrc	r24, 1
    15b6:	03 c0       	rjmp	.+6      	; 0x15be <fputc+0x1a>
    15b8:	8f ef       	ldi	r24, 0xFF	; 255
    15ba:	9f ef       	ldi	r25, 0xFF	; 255
    15bc:	20 c0       	rjmp	.+64     	; 0x15fe <fputc+0x5a>
    15be:	82 ff       	sbrs	r24, 2
    15c0:	10 c0       	rjmp	.+32     	; 0x15e2 <fputc+0x3e>
    15c2:	4e 81       	ldd	r20, Y+6	; 0x06
    15c4:	5f 81       	ldd	r21, Y+7	; 0x07
    15c6:	2c 81       	ldd	r18, Y+4	; 0x04
    15c8:	3d 81       	ldd	r19, Y+5	; 0x05
    15ca:	42 17       	cp	r20, r18
    15cc:	53 07       	cpc	r21, r19
    15ce:	7c f4       	brge	.+30     	; 0x15ee <fputc+0x4a>
    15d0:	e8 81       	ld	r30, Y
    15d2:	f9 81       	ldd	r31, Y+1	; 0x01
    15d4:	9f 01       	movw	r18, r30
    15d6:	2f 5f       	subi	r18, 0xFF	; 255
    15d8:	3f 4f       	sbci	r19, 0xFF	; 255
    15da:	39 83       	std	Y+1, r19	; 0x01
    15dc:	28 83       	st	Y, r18
    15de:	10 83       	st	Z, r17
    15e0:	06 c0       	rjmp	.+12     	; 0x15ee <fputc+0x4a>
    15e2:	e8 85       	ldd	r30, Y+8	; 0x08
    15e4:	f9 85       	ldd	r31, Y+9	; 0x09
    15e6:	81 2f       	mov	r24, r17
    15e8:	19 95       	eicall
    15ea:	89 2b       	or	r24, r25
    15ec:	29 f7       	brne	.-54     	; 0x15b8 <fputc+0x14>
    15ee:	2e 81       	ldd	r18, Y+6	; 0x06
    15f0:	3f 81       	ldd	r19, Y+7	; 0x07
    15f2:	2f 5f       	subi	r18, 0xFF	; 255
    15f4:	3f 4f       	sbci	r19, 0xFF	; 255
    15f6:	3f 83       	std	Y+7, r19	; 0x07
    15f8:	2e 83       	std	Y+6, r18	; 0x06
    15fa:	81 2f       	mov	r24, r17
    15fc:	90 2f       	mov	r25, r16
    15fe:	df 91       	pop	r29
    1600:	cf 91       	pop	r28
    1602:	1f 91       	pop	r17
    1604:	0f 91       	pop	r16
    1606:	08 95       	ret

00001608 <__ultoa_invert>:
    1608:	fa 01       	movw	r30, r20
    160a:	aa 27       	eor	r26, r26
    160c:	28 30       	cpi	r18, 0x08	; 8
    160e:	51 f1       	breq	.+84     	; 0x1664 <__ultoa_invert+0x5c>
    1610:	20 31       	cpi	r18, 0x10	; 16
    1612:	81 f1       	breq	.+96     	; 0x1674 <__ultoa_invert+0x6c>
    1614:	e8 94       	clt
    1616:	6f 93       	push	r22
    1618:	6e 7f       	andi	r22, 0xFE	; 254
    161a:	6e 5f       	subi	r22, 0xFE	; 254
    161c:	7f 4f       	sbci	r23, 0xFF	; 255
    161e:	8f 4f       	sbci	r24, 0xFF	; 255
    1620:	9f 4f       	sbci	r25, 0xFF	; 255
    1622:	af 4f       	sbci	r26, 0xFF	; 255
    1624:	b1 e0       	ldi	r27, 0x01	; 1
    1626:	3e d0       	rcall	.+124    	; 0x16a4 <__ultoa_invert+0x9c>
    1628:	b4 e0       	ldi	r27, 0x04	; 4
    162a:	3c d0       	rcall	.+120    	; 0x16a4 <__ultoa_invert+0x9c>
    162c:	67 0f       	add	r22, r23
    162e:	78 1f       	adc	r23, r24
    1630:	89 1f       	adc	r24, r25
    1632:	9a 1f       	adc	r25, r26
    1634:	a1 1d       	adc	r26, r1
    1636:	68 0f       	add	r22, r24
    1638:	79 1f       	adc	r23, r25
    163a:	8a 1f       	adc	r24, r26
    163c:	91 1d       	adc	r25, r1
    163e:	a1 1d       	adc	r26, r1
    1640:	6a 0f       	add	r22, r26
    1642:	71 1d       	adc	r23, r1
    1644:	81 1d       	adc	r24, r1
    1646:	91 1d       	adc	r25, r1
    1648:	a1 1d       	adc	r26, r1
    164a:	20 d0       	rcall	.+64     	; 0x168c <__ultoa_invert+0x84>
    164c:	09 f4       	brne	.+2      	; 0x1650 <__ultoa_invert+0x48>
    164e:	68 94       	set
    1650:	3f 91       	pop	r19
    1652:	2a e0       	ldi	r18, 0x0A	; 10
    1654:	26 9f       	mul	r18, r22
    1656:	11 24       	eor	r1, r1
    1658:	30 19       	sub	r19, r0
    165a:	30 5d       	subi	r19, 0xD0	; 208
    165c:	31 93       	st	Z+, r19
    165e:	de f6       	brtc	.-74     	; 0x1616 <__ultoa_invert+0xe>
    1660:	cf 01       	movw	r24, r30
    1662:	08 95       	ret
    1664:	46 2f       	mov	r20, r22
    1666:	47 70       	andi	r20, 0x07	; 7
    1668:	40 5d       	subi	r20, 0xD0	; 208
    166a:	41 93       	st	Z+, r20
    166c:	b3 e0       	ldi	r27, 0x03	; 3
    166e:	0f d0       	rcall	.+30     	; 0x168e <__ultoa_invert+0x86>
    1670:	c9 f7       	brne	.-14     	; 0x1664 <__ultoa_invert+0x5c>
    1672:	f6 cf       	rjmp	.-20     	; 0x1660 <__ultoa_invert+0x58>
    1674:	46 2f       	mov	r20, r22
    1676:	4f 70       	andi	r20, 0x0F	; 15
    1678:	40 5d       	subi	r20, 0xD0	; 208
    167a:	4a 33       	cpi	r20, 0x3A	; 58
    167c:	18 f0       	brcs	.+6      	; 0x1684 <__ultoa_invert+0x7c>
    167e:	49 5d       	subi	r20, 0xD9	; 217
    1680:	31 fd       	sbrc	r19, 1
    1682:	40 52       	subi	r20, 0x20	; 32
    1684:	41 93       	st	Z+, r20
    1686:	02 d0       	rcall	.+4      	; 0x168c <__ultoa_invert+0x84>
    1688:	a9 f7       	brne	.-22     	; 0x1674 <__ultoa_invert+0x6c>
    168a:	ea cf       	rjmp	.-44     	; 0x1660 <__ultoa_invert+0x58>
    168c:	b4 e0       	ldi	r27, 0x04	; 4
    168e:	a6 95       	lsr	r26
    1690:	97 95       	ror	r25
    1692:	87 95       	ror	r24
    1694:	77 95       	ror	r23
    1696:	67 95       	ror	r22
    1698:	ba 95       	dec	r27
    169a:	c9 f7       	brne	.-14     	; 0x168e <__ultoa_invert+0x86>
    169c:	00 97       	sbiw	r24, 0x00	; 0
    169e:	61 05       	cpc	r22, r1
    16a0:	71 05       	cpc	r23, r1
    16a2:	08 95       	ret
    16a4:	9b 01       	movw	r18, r22
    16a6:	ac 01       	movw	r20, r24
    16a8:	0a 2e       	mov	r0, r26
    16aa:	06 94       	lsr	r0
    16ac:	57 95       	ror	r21
    16ae:	47 95       	ror	r20
    16b0:	37 95       	ror	r19
    16b2:	27 95       	ror	r18
    16b4:	ba 95       	dec	r27
    16b6:	c9 f7       	brne	.-14     	; 0x16aa <__ultoa_invert+0xa2>
    16b8:	62 0f       	add	r22, r18
    16ba:	73 1f       	adc	r23, r19
    16bc:	84 1f       	adc	r24, r20
    16be:	95 1f       	adc	r25, r21
    16c0:	a0 1d       	adc	r26, r0
    16c2:	08 95       	ret

000016c4 <_exit>:
    16c4:	f8 94       	cli

000016c6 <__stop_program>:
    16c6:	ff cf       	rjmp	.-2      	; 0x16c6 <__stop_program>
