<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_fp_functions_191/sim/Float_Div_altera_fp_functions_191_j5x7yay_memoryC0_uid112_invTables_lutmem.hex"
   type="HEX"
   library="altera_fp_functions_191" />
 <file
   path="altera_fp_functions_191/sim/Float_Div_altera_fp_functions_191_j5x7yay_memoryC1_uid115_invTables_lutmem.hex"
   type="HEX"
   library="altera_fp_functions_191" />
 <file
   path="altera_fp_functions_191/sim/Float_Div_altera_fp_functions_191_j5x7yay_memoryC2_uid118_invTables_lutmem.hex"
   type="HEX"
   library="altera_fp_functions_191" />
 <file
   path="altera_fp_functions_191/sim/dspba_library_package.vhd"
   type="VHDL"
   library="altera_fp_functions_191" />
 <file
   path="altera_fp_functions_191/sim/dspba_library.vhd"
   type="VHDL"
   library="altera_fp_functions_191" />
 <file
   path="altera_fp_functions_191/sim/Float_Div_altera_fp_functions_191_j5x7yay.vhd"
   type="VHDL"
   library="altera_fp_functions_191" />
 <file
   path="sim/Float_Div.v"
   type="VERILOG"
   library="Float_Div"
   hasInlineConfiguration="true" />
 <topLevel name="Float_Div.Float_Div" />
 <deviceFamily name="stratix10" />
</simPackage>
