Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Dec  8 22:47:04 2023
| Host         : DESKTOP-BHC7JEH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file traffic_light_timing_summary_routed.rpt -pb traffic_light_timing_summary_routed.pb -rpx traffic_light_timing_summary_routed.rpx -warn_on_violation
| Design       : traffic_light
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  189         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (189)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (464)
5. checking no_input_delay (6)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (189)
--------------------------
 There are 189 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (464)
--------------------------------------------------
 There are 464 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  507          inf        0.000                      0                  507           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           507 Endpoints
Min Delay           507 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 scale200
                            (input port)
  Destination:            cnt_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.267ns  (logic 3.473ns (30.825%)  route 7.794ns (69.175%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  scale200 (IN)
                         net (fo=0)                   0.000     0.000    scale200
    T1                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  scale200_IBUF_inst/O
                         net (fo=11, routed)          6.892     8.388    scale200_IBUF
    SLICE_X7Y153         LUT3 (Prop_lut3_I1_O)        0.124     8.512 r  cnt[3]_i_7/O
                         net (fo=1, routed)           0.000     8.512    cnt[3]_i_7_n_0
    SLICE_X7Y153         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.044 r  cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.044    cnt_reg[3]_i_2_n_0
    SLICE_X7Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.158 r  cnt_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.158    cnt_reg[7]_i_2_n_0
    SLICE_X7Y155         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.272 r  cnt_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.272    cnt_reg[11]_i_2_n_0
    SLICE_X7Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.386 r  cnt_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.386    cnt_reg[15]_i_2_n_0
    SLICE_X7Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  cnt_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.500    cnt_reg[19]_i_2_n_0
    SLICE_X7Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.614 r  cnt_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.614    cnt_reg[23]_i_2_n_0
    SLICE_X7Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.728 r  cnt_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.728    cnt_reg[27]_i_2_n_0
    SLICE_X7Y160         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.062 r  cnt_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.901    10.964    cnt_reg[31]_i_6_n_6
    SLICE_X8Y160         LUT4 (Prop_lut4_I0_O)        0.303    11.267 r  cnt[29]_i_1/O
                         net (fo=1, routed)           0.000    11.267    cnt[29]_i_1_n_0
    SLICE_X8Y160         FDCE                                         r  cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LCD_DATA_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.182ns  (logic 1.648ns (14.736%)  route 9.534ns (85.264%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=20, routed)          5.326     6.850    rst_IBUF
    SLICE_X14Y161        LUT1 (Prop_lut1_I0_O)        0.124     6.974 f  FSM_sequential_L_state[2]_i_2/O
                         net (fo=143, routed)         4.208    11.182    FSM_sequential_L_state[2]_i_2_n_0
    SLICE_X85Y167        FDCE                                         f  LCD_DATA_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LCD_RW_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.182ns  (logic 1.648ns (14.736%)  route 9.534ns (85.264%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=20, routed)          5.326     6.850    rst_IBUF
    SLICE_X14Y161        LUT1 (Prop_lut1_I0_O)        0.124     6.974 f  FSM_sequential_L_state[2]_i_2/O
                         net (fo=143, routed)         4.208    11.182    FSM_sequential_L_state[2]_i_2_n_0
    SLICE_X85Y167        FDPE                                         f  LCD_RW_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scale200
                            (input port)
  Destination:            cnt_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.175ns  (logic 3.377ns (30.218%)  route 7.798ns (69.782%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  scale200 (IN)
                         net (fo=0)                   0.000     0.000    scale200
    T1                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  scale200_IBUF_inst/O
                         net (fo=11, routed)          6.892     8.388    scale200_IBUF
    SLICE_X7Y153         LUT3 (Prop_lut3_I1_O)        0.124     8.512 r  cnt[3]_i_7/O
                         net (fo=1, routed)           0.000     8.512    cnt[3]_i_7_n_0
    SLICE_X7Y153         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.044 r  cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.044    cnt_reg[3]_i_2_n_0
    SLICE_X7Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.158 r  cnt_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.158    cnt_reg[7]_i_2_n_0
    SLICE_X7Y155         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.272 r  cnt_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.272    cnt_reg[11]_i_2_n_0
    SLICE_X7Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.386 r  cnt_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.386    cnt_reg[15]_i_2_n_0
    SLICE_X7Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  cnt_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.500    cnt_reg[19]_i_2_n_0
    SLICE_X7Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.614 r  cnt_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.614    cnt_reg[23]_i_2_n_0
    SLICE_X7Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.728 r  cnt_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.728    cnt_reg[27]_i_2_n_0
    SLICE_X7Y160         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.967 r  cnt_reg[31]_i_6/O[2]
                         net (fo=1, routed)           0.906    10.873    cnt_reg[31]_i_6_n_5
    SLICE_X8Y160         LUT4 (Prop_lut4_I0_O)        0.302    11.175 r  cnt[30]_i_1/O
                         net (fo=1, routed)           0.000    11.175    cnt[30]_i_1_n_0
    SLICE_X8Y160         FDCE                                         r  cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scale200
                            (input port)
  Destination:            cnt_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.174ns  (logic 3.263ns (29.201%)  route 7.911ns (70.799%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  scale200 (IN)
                         net (fo=0)                   0.000     0.000    scale200
    T1                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  scale200_IBUF_inst/O
                         net (fo=11, routed)          6.892     8.388    scale200_IBUF
    SLICE_X7Y153         LUT3 (Prop_lut3_I1_O)        0.124     8.512 r  cnt[3]_i_7/O
                         net (fo=1, routed)           0.000     8.512    cnt[3]_i_7_n_0
    SLICE_X7Y153         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.044 r  cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.044    cnt_reg[3]_i_2_n_0
    SLICE_X7Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.158 r  cnt_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.158    cnt_reg[7]_i_2_n_0
    SLICE_X7Y155         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.272 r  cnt_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.272    cnt_reg[11]_i_2_n_0
    SLICE_X7Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.386 r  cnt_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.386    cnt_reg[15]_i_2_n_0
    SLICE_X7Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  cnt_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.500    cnt_reg[19]_i_2_n_0
    SLICE_X7Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.614 r  cnt_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.614    cnt_reg[23]_i_2_n_0
    SLICE_X7Y159         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.853 r  cnt_reg[27]_i_2/O[2]
                         net (fo=1, routed)           1.019    10.872    cnt_reg[27]_i_2_n_5
    SLICE_X8Y159         LUT4 (Prop_lut4_I0_O)        0.302    11.174 r  cnt[26]_i_1/O
                         net (fo=1, routed)           0.000    11.174    cnt[26]_i_1_n_0
    SLICE_X8Y159         FDCE                                         r  cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scale200
                            (input port)
  Destination:            cnt_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.163ns  (logic 3.359ns (30.091%)  route 7.804ns (69.909%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  scale200 (IN)
                         net (fo=0)                   0.000     0.000    scale200
    T1                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  scale200_IBUF_inst/O
                         net (fo=11, routed)          6.892     8.388    scale200_IBUF
    SLICE_X7Y153         LUT3 (Prop_lut3_I1_O)        0.124     8.512 r  cnt[3]_i_7/O
                         net (fo=1, routed)           0.000     8.512    cnt[3]_i_7_n_0
    SLICE_X7Y153         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.044 r  cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.044    cnt_reg[3]_i_2_n_0
    SLICE_X7Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.158 r  cnt_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.158    cnt_reg[7]_i_2_n_0
    SLICE_X7Y155         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.272 r  cnt_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.272    cnt_reg[11]_i_2_n_0
    SLICE_X7Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.386 r  cnt_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.386    cnt_reg[15]_i_2_n_0
    SLICE_X7Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  cnt_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.500    cnt_reg[19]_i_2_n_0
    SLICE_X7Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.614 r  cnt_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.614    cnt_reg[23]_i_2_n_0
    SLICE_X7Y159         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.948 r  cnt_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.911    10.860    cnt_reg[27]_i_2_n_6
    SLICE_X8Y159         LUT4 (Prop_lut4_I0_O)        0.303    11.163 r  cnt[25]_i_1/O
                         net (fo=1, routed)           0.000    11.163    cnt[25]_i_1_n_0
    SLICE_X8Y159         FDCE                                         r  cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scale200
                            (input port)
  Destination:            cnt_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.092ns  (logic 3.245ns (29.254%)  route 7.847ns (70.746%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  scale200 (IN)
                         net (fo=0)                   0.000     0.000    scale200
    T1                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  scale200_IBUF_inst/O
                         net (fo=11, routed)          6.892     8.388    scale200_IBUF
    SLICE_X7Y153         LUT3 (Prop_lut3_I1_O)        0.124     8.512 r  cnt[3]_i_7/O
                         net (fo=1, routed)           0.000     8.512    cnt[3]_i_7_n_0
    SLICE_X7Y153         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.044 r  cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.044    cnt_reg[3]_i_2_n_0
    SLICE_X7Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.158 r  cnt_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.158    cnt_reg[7]_i_2_n_0
    SLICE_X7Y155         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.272 r  cnt_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.272    cnt_reg[11]_i_2_n_0
    SLICE_X7Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.386 r  cnt_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.386    cnt_reg[15]_i_2_n_0
    SLICE_X7Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  cnt_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.500    cnt_reg[19]_i_2_n_0
    SLICE_X7Y158         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.834 r  cnt_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.955    10.789    cnt_reg[23]_i_2_n_6
    SLICE_X7Y161         LUT4 (Prop_lut4_I0_O)        0.303    11.092 r  cnt[21]_i_1/O
                         net (fo=1, routed)           0.000    11.092    cnt[21]_i_1_n_0
    SLICE_X7Y161         FDCE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scale200
                            (input port)
  Destination:            cnt_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.091ns  (logic 3.243ns (29.239%)  route 7.848ns (70.761%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  scale200 (IN)
                         net (fo=0)                   0.000     0.000    scale200
    T1                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  scale200_IBUF_inst/O
                         net (fo=11, routed)          6.892     8.388    scale200_IBUF
    SLICE_X7Y153         LUT3 (Prop_lut3_I1_O)        0.124     8.512 r  cnt[3]_i_7/O
                         net (fo=1, routed)           0.000     8.512    cnt[3]_i_7_n_0
    SLICE_X7Y153         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.044 r  cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.044    cnt_reg[3]_i_2_n_0
    SLICE_X7Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.158 r  cnt_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.158    cnt_reg[7]_i_2_n_0
    SLICE_X7Y155         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.272 r  cnt_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.272    cnt_reg[11]_i_2_n_0
    SLICE_X7Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.386 r  cnt_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.386    cnt_reg[15]_i_2_n_0
    SLICE_X7Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  cnt_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.500    cnt_reg[19]_i_2_n_0
    SLICE_X7Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.614 r  cnt_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.614    cnt_reg[23]_i_2_n_0
    SLICE_X7Y159         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.836 r  cnt_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.956    10.792    cnt_reg[27]_i_2_n_7
    SLICE_X7Y161         LUT4 (Prop_lut4_I0_O)        0.299    11.091 r  cnt[24]_i_1/O
                         net (fo=1, routed)           0.000    11.091    cnt[24]_i_1_n_0
    SLICE_X7Y161         FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LCD_DATA_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.056ns  (logic 1.648ns (14.905%)  route 9.408ns (85.095%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=20, routed)          5.326     6.850    rst_IBUF
    SLICE_X14Y161        LUT1 (Prop_lut1_I0_O)        0.124     6.974 f  FSM_sequential_L_state[2]_i_2/O
                         net (fo=143, routed)         4.082    11.056    FSM_sequential_L_state[2]_i_2_n_0
    SLICE_X85Y162        FDCE                                         f  LCD_DATA_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_LCD_reg[26]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.046ns  (logic 1.648ns (14.919%)  route 9.398ns (85.081%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=20, routed)          5.326     6.850    rst_IBUF
    SLICE_X14Y161        LUT1 (Prop_lut1_I0_O)        0.124     6.974 f  FSM_sequential_L_state[2]_i_2/O
                         net (fo=143, routed)         4.071    11.046    FSM_sequential_L_state[2]_i_2_n_0
    SLICE_X80Y168        FDCE                                         f  cnt_LCD_reg[26]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DAY_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            s1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.210ns  (logic 0.141ns (67.004%)  route 0.069ns (32.996%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y161        FDCE                         0.000     0.000 r  DAY_reg/C
    SLICE_X77Y161        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DAY_reg/Q
                         net (fo=13, routed)          0.069     0.210    DAY
    SLICE_X77Y161        FDCE                                         r  s1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_now_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y162        FDRE                         0.000     0.000 r  state_now_reg[2]/C
    SLICE_X13Y162        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  state_now_reg[2]/Q
                         net (fo=1, routed)           0.087     0.228    state_now_reg_n_0_[2]
    SLICE_X12Y162        LUT6 (Prop_lut6_I3_O)        0.045     0.273 r  state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.273    state[2]_i_1_n_0
    SLICE_X12Y162        FDCE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hour_1_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hour_1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.186ns (64.656%)  route 0.102ns (35.344%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y160        FDCE                         0.000     0.000 r  hour_1_reg[1]/C
    SLICE_X75Y160        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  hour_1_reg[1]/Q
                         net (fo=12, routed)          0.102     0.243    hour_1_reg_n_0_[1]
    SLICE_X74Y160        LUT6 (Prop_lut6_I4_O)        0.045     0.288 r  hour_1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.288    hour_1[2]_i_1_n_0
    SLICE_X74Y160        FDCE                                         r  hour_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EMERGENCY_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            EMERGENCY_t_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y158        FDCE                         0.000     0.000 r  EMERGENCY_reg_reg/C
    SLICE_X18Y158        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  EMERGENCY_reg_reg/Q
                         net (fo=1, routed)           0.062     0.190    EMERGENCY_reg
    SLICE_X18Y158        LUT2 (Prop_lut2_I1_O)        0.099     0.289 r  EMERGENCY_t_i_1/O
                         net (fo=1, routed)           0.000     0.289    EMERGENCY_t0
    SLICE_X18Y158        FDCE                                         r  EMERGENCY_t_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_now_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.176%)  route 0.170ns (47.824%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y164        FDRE                         0.000     0.000 r  state_now_reg[4]/C
    SLICE_X13Y164        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  state_now_reg[4]/Q
                         net (fo=1, routed)           0.170     0.311    state_now_reg_n_0_[4]
    SLICE_X12Y163        LUT6 (Prop_lut6_I4_O)        0.045     0.356 r  state[4]_i_2/O
                         net (fo=1, routed)           0.000     0.356    state[4]_i_2_n_0
    SLICE_X12Y163        FDCE                                         r  state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_10_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            min_10_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.183ns (50.649%)  route 0.178ns (49.351%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y160        FDCE                         0.000     0.000 r  min_10_reg[2]/C
    SLICE_X77Y160        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  min_10_reg[2]/Q
                         net (fo=5, routed)           0.178     0.319    min_10__0[2]
    SLICE_X77Y160        LUT5 (Prop_lut5_I4_O)        0.042     0.361 r  min_10[2]_i_1/O
                         net (fo=1, routed)           0.000     0.361    min_10[2]_i_1_n_0
    SLICE_X77Y160        FDCE                                         r  min_10_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_10_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sec_10_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y159        FDCE                         0.000     0.000 r  sec_10_reg[3]/C
    SLICE_X77Y159        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sec_10_reg[3]/Q
                         net (fo=5, routed)           0.179     0.320    sec_10__0[3]
    SLICE_X77Y159        LUT5 (Prop_lut5_I0_O)        0.042     0.362 r  sec_10[3]_i_2/O
                         net (fo=1, routed)           0.000     0.362    sec_10[3]_i_2_n_0
    SLICE_X77Y159        FDCE                                         r  sec_10_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_L_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_L_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y160        FDCE                         0.000     0.000 r  FSM_sequential_L_state_reg[2]/C
    SLICE_X81Y160        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_L_state_reg[2]/Q
                         net (fo=26, routed)          0.180     0.321    L_state[2]
    SLICE_X81Y160        LUT4 (Prop_lut4_I3_O)        0.042     0.363 r  FSM_sequential_L_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.363    L_state__0[2]
    SLICE_X81Y160        FDCE                                         r  FSM_sequential_L_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_10_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            min_10_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.184ns (50.506%)  route 0.180ns (49.494%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y160        FDCE                         0.000     0.000 r  min_10_reg[2]/C
    SLICE_X77Y160        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  min_10_reg[2]/Q
                         net (fo=5, routed)           0.180     0.321    min_10__0[2]
    SLICE_X77Y160        LUT5 (Prop_lut5_I4_O)        0.043     0.364 r  min_10[3]_i_1/O
                         net (fo=1, routed)           0.000     0.364    min_10[3]_i_1_n_0
    SLICE_X77Y160        FDCE                                         r  min_10_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hour_1_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DAY_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.033%)  route 0.178ns (48.967%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y160        FDCE                         0.000     0.000 r  hour_1_reg[1]/C
    SLICE_X75Y160        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  hour_1_reg[1]/Q
                         net (fo=12, routed)          0.178     0.319    hour_1_reg_n_0_[1]
    SLICE_X77Y161        LUT6 (Prop_lut6_I5_O)        0.045     0.364 r  DAY_i_1/O
                         net (fo=1, routed)           0.000     0.364    DAY0
    SLICE_X77Y161        FDCE                                         r  DAY_reg/D
  -------------------------------------------------------------------    -------------------





