// Seed: 1658729116
`celldefine
module module_0 (
    output id_0,
    output id_1,
    output logic id_2,
    input logic id_3,
    input id_4,
    output id_5,
    inout logic id_6,
    input logic id_7,
    input id_8
);
  assign id_0 = 1'b0;
  always @(~id_8 or posedge id_3 < 1) #1;
endmodule
