Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date             : Sat Aug 10 12:28:05 2024
| Host             : Ubuntu2204 running 64-bit Ubuntu 22.04.4 LTS
| Command          : report_power -file snkrddl_blk_0_wrapper_power_routed.rpt -pb snkrddl_blk_0_wrapper_power_summary_routed.pb -rpx snkrddl_blk_0_wrapper_power_routed.rpx
| Design           : snkrddl_blk_0_wrapper
| Device           : xc7z020clg400-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.388        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.255        |
| Device Static (W)        | 0.134        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 84.0         |
| Junction Temperature (C) | 41.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.014 |       14 |       --- |             --- |
| Slice Logic             |    <0.001 |     1101 |       --- |             --- |
|   LUT as Logic          |    <0.001 |      282 |     53200 |            0.53 |
|   Register              |    <0.001 |      526 |    106400 |            0.49 |
|   F7/F8 Muxes           |    <0.001 |       24 |     53200 |            0.05 |
|   Others                |     0.000 |      205 |       --- |             --- |
|   LUT as Shift Register |     0.000 |        1 |     17400 |           <0.01 |
| Signals                 |     0.002 |      783 |       --- |             --- |
| I/O                     |     0.030 |       30 |       125 |           24.00 |
| PS7                     |     1.208 |        1 |       --- |             --- |
| Static Power            |     0.134 |          |           |                 |
| Total                   |     1.388 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.031 |       0.018 |      0.013 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.021 |       0.007 |      0.014 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.010 |       0.009 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.919 |       0.892 |      0.027 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.079 |       0.069 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.022 |       0.019 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.200 |     0.130 |       0.128 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------+-----------------------------------------------------+-----------------+
| Clock            | Domain                                              | Constraint (ns) |
+------------------+-----------------------------------------------------+-----------------+
| clk_fpga_3       | snkrddl_blk_0_i/processing_system7_0/inst/FCLK_CLK3 |             5.0 |
| eth0_clk125      | ETH0_CLK125                                         |             8.0 |
| eth0_rgmii_rxclk | ETH0_RGMII_rxc                                      |             8.0 |
| eth1_clk125      | ETH1_CLK125                                         |             8.0 |
| eth1_rgmii_rxclk | ETH1_RGMII_rxc                                      |             8.0 |
+------------------+-----------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| snkrddl_blk_0_wrapper    |     1.255 |
|   snkrddl_blk_0_i        |     1.252 |
|     gmii_to_rgmii_0      |     0.019 |
|       U0                 |     0.019 |
|     gmii_to_rgmii_1      |     0.018 |
|       U0                 |     0.018 |
|     proc_sys_reset_0     |     0.002 |
|       U0                 |     0.002 |
|     processing_system7_0 |     1.213 |
|       inst               |     1.213 |
+--------------------------+-----------+


