--------------------------------------------------------------------------------
Release 9.1i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx91i\bin\nt\trce.exe -ise Z:/xl/CHK/lab1/lab1/lab1.ise -intstyle ise -e
3 -s 5 -xml picoblaze_top picoblaze_top.ncd -o picoblaze_top.twr
picoblaze_top.pcf

Design file:              picoblaze_top.ncd
Physical constraint file: picoblaze_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.26 2006-10-19)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sw<0>       |    3.315(R)|   -0.513(R)|clk_BUFGP         |   0.000|
sw<1>       |    3.315(R)|   -0.513(R)|clk_BUFGP         |   0.000|
sw<2>       |    3.329(R)|   -0.530(R)|clk_BUFGP         |   0.000|
sw<3>       |    3.309(R)|   -0.506(R)|clk_BUFGP         |   0.000|
sw<4>       |    3.329(R)|   -0.530(R)|clk_BUFGP         |   0.000|
sw<5>       |    3.333(R)|   -0.534(R)|clk_BUFGP         |   0.000|
sw<6>       |    3.310(R)|   -0.508(R)|clk_BUFGP         |   0.000|
sw<7>       |    3.333(R)|   -0.534(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led<0>      |    5.609(R)|clk_BUFGP         |   0.000|
led<1>      |    5.613(R)|clk_BUFGP         |   0.000|
led<2>      |    5.595(R)|clk_BUFGP         |   0.000|
led<3>      |    5.611(R)|clk_BUFGP         |   0.000|
led<4>      |    5.609(R)|clk_BUFGP         |   0.000|
led<5>      |    5.601(R)|clk_BUFGP         |   0.000|
led<6>      |    5.613(R)|clk_BUFGP         |   0.000|
led<7>      |    5.601(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.526|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Sep 29 16:56:56 2025
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 119 MB



