# PixelLevel_Reconfigurable_Beamforming
Repository to share the Verilog codes for pixel-level reconfigurable beamforming in ultrasound imaging
This work is a fundamental step towards enabling reconfigurable beamforming for on-the-fly selection among the delay and sum(DAS) and delay multiply and sum(DMAS) beamforming schemes, with low reconfiguration overhead in ultrasound imaging to aid better diagnosis. 

#### **Authors**: 
Gayathri Malamal and Mahesh Raveendranatha Panicker, Center for Computational Imaging, Department of Electrical Engineering, Indian Institute of Technology Palakkad, India

#### **Codes Available under Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International (CC BY-NC-ND 4.0) (see https://creativecommons.org/licenses/by-nc-nd/4.0/)**

#### **Academic References to be Cited:**
1.  G. Malamal and M. R. Panicker, "[Towards A Pixel-Level Reconfigurable Digital Beamforming Core for Ultrasound Imaging](https://ieeexplore.ieee.org/document/9050877)," in IEEE Transactions on Biomedical Circuits and Systems, vol. 14, no. 3, pp. 570-582, June 2020, doi: 10.1109/TBCAS.2020.2983759.
2. G. Malamal and M. R. Panicker, "[VLSI architectures for Delay Multiply and Sum Beamforming in Ultrasound Medical Imaging](https://ieeexplore.ieee.org/document/9179510)," 2020 International Conference on Signal Processing and Communications (SPCOM), 2020, pp. 1-5, doi: 10.1109/SPCOM50965.2020.9179510.

The codes are synthesized and implemented using Xilinx Vivado Design Suite 2019.1 and use CORDIC IP core in this version to compute the square root.
