Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Oct 12 13:45:55 2023
| Host         : stefano-Victus-by-HP-Laptop-16-e0xxx running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_methodology -file top_nexys7_methodology_drc_routed.rpt -pb top_nexys7_methodology_drc_routed.pb -rpx top_nexys7_methodology_drc_routed.rpx
| Design       : top_nexys7
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 20
+----------+----------+-------------------------------------+------------+
| Rule     | Severity | Description                         | Violations |
+----------+----------+-------------------------------------+------------+
| LUTAR-1  | Warning  | LUT drives async reset alert        | 1          |
| SYNTH-10 | Warning  | Wide multiplier                     | 3          |
| SYNTH-15 | Warning  | Byte wide write enable not inferred | 16         |
+----------+----------+-------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell clkgen/mem_sel_data_resp[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ucup_top/u_soc/core_instr_rvalid_reg/CLR,
u_ucup_top/u_soc/u_gpio/gp_o_reg[0]_lopt_replica/CLR,
u_ucup_top/u_soc/u_gpio/gp_o_reg[12]_lopt_replica/CLR,
u_ucup_top/u_soc/u_gpio/gp_o_reg[13]_lopt_replica/CLR,
u_ucup_top/u_soc/u_gpio/gp_o_reg[14]_lopt_replica/CLR,
u_ucup_top/u_soc/u_gpio/gp_o_reg[1]_lopt_replica/CLR,
u_ucup_top/u_soc/u_gpio/gp_o_reg[2]_lopt_replica/CLR,
u_ucup_top/u_soc/u_gpio/gp_o_reg[3]_lopt_replica/CLR,
u_ucup_top/u_soc/u_gpio/gp_o_reg[4]_lopt_replica/CLR,
u_ucup_top/u_soc/u_gpio/gp_o_reg[5]_lopt_replica/CLR,
u_ucup_top/u_soc/u_gpio/gp_o_reg[6]_lopt_replica/CLR,
u_ucup_top/u_soc/u_gpio/gp_o_reg[7]_lopt_replica/CLR,
u_ucup_top/u_soc/u_gpio/gp_o_reg[8]_lopt_replica/CLR,
u_ucup_top/u_soc/u_gpio/gp_o_reg[9]_lopt_replica/CLR,
u_ucup_top/u_soc/u_uart/tx_state_q_reg[1]/CLR
 (the first 15 of 3320 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mul.mult_i/int_result of size 15x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mul.mult_i/int_result__0 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/mul.mult_i/int_result__1 of size 18x15, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-15#1 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_0 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#2 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_1 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#3 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_2 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#4 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_3 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#5 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM u_ucup_top/u_soc/u_ram/u_ram/mem_reg_1_0 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#6 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM u_ucup_top/u_soc/u_ram/u_ram/mem_reg_1_1 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#7 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM u_ucup_top/u_soc/u_ram/u_ram/mem_reg_1_2 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#8 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM u_ucup_top/u_soc/u_ram/u_ram/mem_reg_1_3 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#9 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM u_ucup_top/u_soc/u_ram/u_ram/mem_reg_2_0 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#10 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM u_ucup_top/u_soc/u_ram/u_ram/mem_reg_2_1 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#11 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM u_ucup_top/u_soc/u_ram/u_ram/mem_reg_2_2 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#12 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM u_ucup_top/u_soc/u_ram/u_ram/mem_reg_2_3 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#13 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM u_ucup_top/u_soc/u_ram/u_ram/mem_reg_3_0 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#14 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM u_ucup_top/u_soc/u_ram/u_ram/mem_reg_3_1 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#15 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM u_ucup_top/u_soc/u_ram/u_ram/mem_reg_3_2 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#16 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM u_ucup_top/u_soc/u_ram/u_ram/mem_reg_3_3 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>


