$date
	Sun Oct 23 04:04:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#15999
b1101 !
1"
#16002
b1101 &
b1101 %
1$
#16003
0"
#16006
b101000 &
b101000 %
#16010
b10100 &
b10100 %
#16014
b1010 &
b1010 %
#16018
b101 &
b101 %
#16022
b10000 &
b10000 %
#16026
b1000 &
b1000 %
#16030
b100 &
b100 %
#16034
b10 &
b10 %
#16038
b1 &
1#
b1 %
#16042
b0 &
b0 %
0#
0$
#1057260
b10111 !
1"
#1057262
b10111 &
b10111 %
1$
#1057263
0"
#1057266
b1000110 &
b1000110 %
#1057270
b100011 &
b100011 %
#1057274
b1101010 &
b1101010 %
#1057278
b110101 &
b110101 %
#1057282
b10100000 &
b10100000 %
#1057286
b1010000 &
b1010000 %
#1057290
b101000 &
b101000 %
#1057294
b10100 &
b10100 %
#1057298
b1010 &
b1010 %
#1057302
b101 &
b101 %
#1057306
b10000 &
b10000 %
#1057310
b1000 &
b1000 %
#1057314
b100 &
b100 %
#1057318
b10 &
b10 %
#1057322
b1 &
b1 %
1#
#1057326
b0 &
0#
b0 %
0$
#2012124
b10100 !
1"
#2012126
b10100 &
b10100 %
1$
#2012127
0"
#2012130
b1010 &
b1010 %
#2012134
b101 &
b101 %
#2012138
b10000 &
b10000 %
#2012142
b1000 &
b1000 %
#2012146
b100 &
b100 %
#2012150
b10 &
b10 %
#2012154
b1 &
b1 %
1#
#2012158
b0 &
0#
b0 %
0$
#4500012
