// Seed: 1570880658
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    input  tri   id_0,
    output tri   id_1,
    input  uwire id_2,
    input  tri0  id_3,
    input  wire  id_4,
    input  wire  id_5
);
  always @(id_2) begin : LABEL_0$display
    ;
  end
  wire id_7;
  assign id_1 = id_3;
  wire id_8;
  wire id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9
  );
  wire id_10;
endmodule
