{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463521403881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463521403893 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 18:43:23 2016 " "Processing started: Tue May 17 18:43:23 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463521403893 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463521403893 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world " "Command: quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463521403895 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1463521406677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_sysid_1337.v 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_sysid_1337.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_sysid_1337 " "Found entity 1: blinker_sysid_1337" {  } { { "blinker/synthesis/submodules/blinker_sysid_1337.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_sysid_1337.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521408661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_switcher.v 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_switcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_switcher " "Found entity 1: blinker_switcher" {  } { { "blinker/synthesis/submodules/blinker_switcher.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_switcher.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521408681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_rsp_xbar_mux_001 " "Found entity 1: blinker_rsp_xbar_mux_001" {  } { { "blinker/synthesis/submodules/blinker_rsp_xbar_mux_001.sv" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521408689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_rsp_xbar_mux " "Found entity 1: blinker_rsp_xbar_mux" {  } { { "blinker/synthesis/submodules/blinker_rsp_xbar_mux.sv" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521408701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_rsp_xbar_demux_002 " "Found entity 1: blinker_rsp_xbar_demux_002" {  } { { "blinker/synthesis/submodules/blinker_rsp_xbar_demux_002.sv" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521408718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_onchip_memory " "Found entity 1: blinker_onchip_memory" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521408735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_nios2_proc_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_nios2_proc_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_nios2_proc_test_bench " "Found entity 1: blinker_nios2_proc_test_bench" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_test_bench.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521408767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_nios2_proc_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_nios2_proc_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_nios2_proc_oci_test_bench " "Found entity 1: blinker_nios2_proc_oci_test_bench" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_oci_test_bench.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521408795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_nios2_proc_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_nios2_proc_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_nios2_proc_jtag_debug_module_wrapper " "Found entity 1: blinker_nios2_proc_jtag_debug_module_wrapper" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_jtag_debug_module_wrapper.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521408809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_nios2_proc_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_nios2_proc_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_nios2_proc_jtag_debug_module_tck " "Found entity 1: blinker_nios2_proc_jtag_debug_module_tck" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_jtag_debug_module_tck.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521408817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_nios2_proc_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_nios2_proc_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_nios2_proc_jtag_debug_module_sysclk " "Found entity 1: blinker_nios2_proc_jtag_debug_module_sysclk" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_jtag_debug_module_sysclk.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521408824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_nios2_proc.v 21 21 " "Found 21 design units, including 21 entities, in source file blinker/synthesis/submodules/blinker_nios2_proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_nios2_proc_register_bank_a_module " "Found entity 1: blinker_nios2_proc_register_bank_a_module" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408928 ""} { "Info" "ISGN_ENTITY_NAME" "2 blinker_nios2_proc_register_bank_b_module " "Found entity 2: blinker_nios2_proc_register_bank_b_module" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408928 ""} { "Info" "ISGN_ENTITY_NAME" "3 blinker_nios2_proc_nios2_oci_debug " "Found entity 3: blinker_nios2_proc_nios2_oci_debug" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408928 ""} { "Info" "ISGN_ENTITY_NAME" "4 blinker_nios2_proc_ociram_sp_ram_module " "Found entity 4: blinker_nios2_proc_ociram_sp_ram_module" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408928 ""} { "Info" "ISGN_ENTITY_NAME" "5 blinker_nios2_proc_nios2_ocimem " "Found entity 5: blinker_nios2_proc_nios2_ocimem" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408928 ""} { "Info" "ISGN_ENTITY_NAME" "6 blinker_nios2_proc_nios2_avalon_reg " "Found entity 6: blinker_nios2_proc_nios2_avalon_reg" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408928 ""} { "Info" "ISGN_ENTITY_NAME" "7 blinker_nios2_proc_nios2_oci_break " "Found entity 7: blinker_nios2_proc_nios2_oci_break" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408928 ""} { "Info" "ISGN_ENTITY_NAME" "8 blinker_nios2_proc_nios2_oci_xbrk " "Found entity 8: blinker_nios2_proc_nios2_oci_xbrk" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408928 ""} { "Info" "ISGN_ENTITY_NAME" "9 blinker_nios2_proc_nios2_oci_dbrk " "Found entity 9: blinker_nios2_proc_nios2_oci_dbrk" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408928 ""} { "Info" "ISGN_ENTITY_NAME" "10 blinker_nios2_proc_nios2_oci_itrace " "Found entity 10: blinker_nios2_proc_nios2_oci_itrace" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408928 ""} { "Info" "ISGN_ENTITY_NAME" "11 blinker_nios2_proc_nios2_oci_td_mode " "Found entity 11: blinker_nios2_proc_nios2_oci_td_mode" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408928 ""} { "Info" "ISGN_ENTITY_NAME" "12 blinker_nios2_proc_nios2_oci_dtrace " "Found entity 12: blinker_nios2_proc_nios2_oci_dtrace" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408928 ""} { "Info" "ISGN_ENTITY_NAME" "13 blinker_nios2_proc_nios2_oci_compute_tm_count " "Found entity 13: blinker_nios2_proc_nios2_oci_compute_tm_count" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408928 ""} { "Info" "ISGN_ENTITY_NAME" "14 blinker_nios2_proc_nios2_oci_fifowp_inc " "Found entity 14: blinker_nios2_proc_nios2_oci_fifowp_inc" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408928 ""} { "Info" "ISGN_ENTITY_NAME" "15 blinker_nios2_proc_nios2_oci_fifocount_inc " "Found entity 15: blinker_nios2_proc_nios2_oci_fifocount_inc" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408928 ""} { "Info" "ISGN_ENTITY_NAME" "16 blinker_nios2_proc_nios2_oci_fifo " "Found entity 16: blinker_nios2_proc_nios2_oci_fifo" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408928 ""} { "Info" "ISGN_ENTITY_NAME" "17 blinker_nios2_proc_nios2_oci_pib " "Found entity 17: blinker_nios2_proc_nios2_oci_pib" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408928 ""} { "Info" "ISGN_ENTITY_NAME" "18 blinker_nios2_proc_nios2_oci_im " "Found entity 18: blinker_nios2_proc_nios2_oci_im" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408928 ""} { "Info" "ISGN_ENTITY_NAME" "19 blinker_nios2_proc_nios2_performance_monitors " "Found entity 19: blinker_nios2_proc_nios2_performance_monitors" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408928 ""} { "Info" "ISGN_ENTITY_NAME" "20 blinker_nios2_proc_nios2_oci " "Found entity 20: blinker_nios2_proc_nios2_oci" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408928 ""} { "Info" "ISGN_ENTITY_NAME" "21 blinker_nios2_proc " "Found entity 21: blinker_nios2_proc" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521408928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_led.v 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_led " "Found entity 1: blinker_led" {  } { { "blinker/synthesis/submodules/blinker_led.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521408938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_irq_mapper " "Found entity 1: blinker_irq_mapper" {  } { { "blinker/synthesis/submodules/blinker_irq_mapper.sv" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521408944 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel blinker_id_router_002.sv(48) " "Verilog HDL Declaration information at blinker_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "blinker/synthesis/submodules/blinker_id_router_002.sv" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463521408951 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel blinker_id_router_002.sv(49) " "Verilog HDL Declaration information at blinker_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "blinker/synthesis/submodules/blinker_id_router_002.sv" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463521408954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file blinker/synthesis/submodules/blinker_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_id_router_002_default_decode " "Found entity 1: blinker_id_router_002_default_decode" {  } { { "blinker/synthesis/submodules/blinker_id_router_002.sv" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408955 ""} { "Info" "ISGN_ENTITY_NAME" "2 blinker_id_router_002 " "Found entity 2: blinker_id_router_002" {  } { { "blinker/synthesis/submodules/blinker_id_router_002.sv" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521408955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel blinker_id_router.sv(48) " "Verilog HDL Declaration information at blinker_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "blinker/synthesis/submodules/blinker_id_router.sv" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463521408975 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel blinker_id_router.sv(49) " "Verilog HDL Declaration information at blinker_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "blinker/synthesis/submodules/blinker_id_router.sv" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463521408975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file blinker/synthesis/submodules/blinker_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_id_router_default_decode " "Found entity 1: blinker_id_router_default_decode" {  } { { "blinker/synthesis/submodules/blinker_id_router.sv" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408977 ""} { "Info" "ISGN_ENTITY_NAME" "2 blinker_id_router " "Found entity 2: blinker_id_router" {  } { { "blinker/synthesis/submodules/blinker_id_router.sv" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521408977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_cmd_xbar_mux " "Found entity 1: blinker_cmd_xbar_mux" {  } { { "blinker/synthesis/submodules/blinker_cmd_xbar_mux.sv" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521408985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_cmd_xbar_demux_001 " "Found entity 1: blinker_cmd_xbar_demux_001" {  } { { "blinker/synthesis/submodules/blinker_cmd_xbar_demux_001.sv" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521408997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521408997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_cmd_xbar_demux " "Found entity 1: blinker_cmd_xbar_demux" {  } { { "blinker/synthesis/submodules/blinker_cmd_xbar_demux.sv" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521409004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521409004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel blinker_addr_router_001.sv(48) " "Verilog HDL Declaration information at blinker_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "blinker/synthesis/submodules/blinker_addr_router_001.sv" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463521409009 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel blinker_addr_router_001.sv(49) " "Verilog HDL Declaration information at blinker_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "blinker/synthesis/submodules/blinker_addr_router_001.sv" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463521409009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file blinker/synthesis/submodules/blinker_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_addr_router_001_default_decode " "Found entity 1: blinker_addr_router_001_default_decode" {  } { { "blinker/synthesis/submodules/blinker_addr_router_001.sv" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521409012 ""} { "Info" "ISGN_ENTITY_NAME" "2 blinker_addr_router_001 " "Found entity 2: blinker_addr_router_001" {  } { { "blinker/synthesis/submodules/blinker_addr_router_001.sv" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521409012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521409012 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel blinker_addr_router.sv(48) " "Verilog HDL Declaration information at blinker_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "blinker/synthesis/submodules/blinker_addr_router.sv" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463521409038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel blinker_addr_router.sv(49) " "Verilog HDL Declaration information at blinker_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "blinker/synthesis/submodules/blinker_addr_router.sv" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1463521409038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file blinker/synthesis/submodules/blinker_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_addr_router_default_decode " "Found entity 1: blinker_addr_router_default_decode" {  } { { "blinker/synthesis/submodules/blinker_addr_router.sv" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521409045 ""} { "Info" "ISGN_ENTITY_NAME" "2 blinker_addr_router " "Found entity 2: blinker_addr_router" {  } { { "blinker/synthesis/submodules/blinker_addr_router.sv" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521409045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521409045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "blinker/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521409056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521409056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "blinker/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521409071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521409071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "blinker/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521409080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521409080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "blinker/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521409101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521409101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "blinker/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521409114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521409114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "blinker/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521409124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521409124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "blinker/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521409139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521409139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file blinker/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "blinker/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521409155 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "blinker/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521409155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521409155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "blinker/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521409174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521409174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/blinker_led_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blinker/synthesis/blinker_led_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blinker_led_s1_translator-rtl " "Found design unit 1: blinker_led_s1_translator-rtl" {  } { { "blinker/synthesis/blinker_led_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_led_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521412259 ""} { "Info" "ISGN_ENTITY_NAME" "1 blinker_led_s1_translator " "Found entity 1: blinker_led_s1_translator" {  } { { "blinker/synthesis/blinker_led_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_led_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521412259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521412259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/blinker_nios2_proc_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blinker/synthesis/blinker_nios2_proc_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blinker_nios2_proc_instruction_master_translator-rtl " "Found design unit 1: blinker_nios2_proc_instruction_master_translator-rtl" {  } { { "blinker/synthesis/blinker_nios2_proc_instruction_master_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_nios2_proc_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521412295 ""} { "Info" "ISGN_ENTITY_NAME" "1 blinker_nios2_proc_instruction_master_translator " "Found entity 1: blinker_nios2_proc_instruction_master_translator" {  } { { "blinker/synthesis/blinker_nios2_proc_instruction_master_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_nios2_proc_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521412295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521412295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/blinker_nios2_proc_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blinker/synthesis/blinker_nios2_proc_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blinker_nios2_proc_data_master_translator-rtl " "Found design unit 1: blinker_nios2_proc_data_master_translator-rtl" {  } { { "blinker/synthesis/blinker_nios2_proc_data_master_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_nios2_proc_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521412302 ""} { "Info" "ISGN_ENTITY_NAME" "1 blinker_nios2_proc_data_master_translator " "Found entity 1: blinker_nios2_proc_data_master_translator" {  } { { "blinker/synthesis/blinker_nios2_proc_data_master_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_nios2_proc_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521412302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521412302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/blinker_nios2_proc_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blinker/synthesis/blinker_nios2_proc_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blinker_nios2_proc_jtag_debug_module_translator-rtl " "Found design unit 1: blinker_nios2_proc_jtag_debug_module_translator-rtl" {  } { { "blinker/synthesis/blinker_nios2_proc_jtag_debug_module_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_nios2_proc_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521412321 ""} { "Info" "ISGN_ENTITY_NAME" "1 blinker_nios2_proc_jtag_debug_module_translator " "Found entity 1: blinker_nios2_proc_jtag_debug_module_translator" {  } { { "blinker/synthesis/blinker_nios2_proc_jtag_debug_module_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_nios2_proc_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521412321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521412321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/blinker_onchip_memory_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blinker/synthesis/blinker_onchip_memory_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blinker_onchip_memory_s1_translator-rtl " "Found design unit 1: blinker_onchip_memory_s1_translator-rtl" {  } { { "blinker/synthesis/blinker_onchip_memory_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_onchip_memory_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521412349 ""} { "Info" "ISGN_ENTITY_NAME" "1 blinker_onchip_memory_s1_translator " "Found entity 1: blinker_onchip_memory_s1_translator" {  } { { "blinker/synthesis/blinker_onchip_memory_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_onchip_memory_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521412349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521412348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/blinker_switcher_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blinker/synthesis/blinker_switcher_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blinker_switcher_s1_translator-rtl " "Found design unit 1: blinker_switcher_s1_translator-rtl" {  } { { "blinker/synthesis/blinker_switcher_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_switcher_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521412365 ""} { "Info" "ISGN_ENTITY_NAME" "1 blinker_switcher_s1_translator " "Found entity 1: blinker_switcher_s1_translator" {  } { { "blinker/synthesis/blinker_switcher_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_switcher_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521412365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521412365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blinker_sysid_1337_control_slave_translator-rtl " "Found design unit 1: blinker_sysid_1337_control_slave_translator-rtl" {  } { { "blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521412389 ""} { "Info" "ISGN_ENTITY_NAME" "1 blinker_sysid_1337_control_slave_translator " "Found entity 1: blinker_sysid_1337_control_slave_translator" {  } { { "blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521412389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521412389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/blinker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blinker/synthesis/blinker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blinker-rtl " "Found design unit 1: blinker-rtl" {  } { { "blinker/synthesis/blinker.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521412466 ""} { "Info" "ISGN_ENTITY_NAME" "1 blinker " "Found entity 1: blinker" {  } { { "blinker/synthesis/blinker.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521412466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521412466 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "blinker_nios2_proc.v(1567) " "Verilog HDL or VHDL warning at blinker_nios2_proc.v(1567): conditional expression evaluates to a constant" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1463521412531 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "blinker_nios2_proc.v(1569) " "Verilog HDL or VHDL warning at blinker_nios2_proc.v(1569): conditional expression evaluates to a constant" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1463521412531 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "blinker_nios2_proc.v(1725) " "Verilog HDL or VHDL warning at blinker_nios2_proc.v(1725): conditional expression evaluates to a constant" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1463521412534 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "blinker_nios2_proc.v(2553) " "Verilog HDL or VHDL warning at blinker_nios2_proc.v(2553): conditional expression evaluates to a constant" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1463521412554 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "blinker " "Elaborating entity \"blinker\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1463521413204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc blinker_nios2_proc:nios2_proc " "Elaborating entity \"blinker_nios2_proc\" for hierarchy \"blinker_nios2_proc:nios2_proc\"" {  } { { "blinker/synthesis/blinker.vhd" "nios2_proc" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 1443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521414595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_test_bench blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_test_bench:the_blinker_nios2_proc_test_bench " "Elaborating entity \"blinker_nios2_proc_test_bench\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_test_bench:the_blinker_nios2_proc_test_bench\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "the_blinker_nios2_proc_test_bench" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521415042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_register_bank_a_module blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_register_bank_a_module:blinker_nios2_proc_register_bank_a " "Elaborating entity \"blinker_nios2_proc_register_bank_a_module\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_register_bank_a_module:blinker_nios2_proc_register_bank_a\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "blinker_nios2_proc_register_bank_a" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521415084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_register_bank_a_module:blinker_nios2_proc_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_register_bank_a_module:blinker_nios2_proc_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "the_altsyncram" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521416215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_register_bank_a_module:blinker_nios2_proc_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_register_bank_a_module:blinker_nios2_proc_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463521416335 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_register_bank_a_module:blinker_nios2_proc_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_register_bank_a_module:blinker_nios2_proc_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521416336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file blinker_nios2_proc_rf_ram_a.mif " "Parameter \"init_file\" = \"blinker_nios2_proc_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521416336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521416336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521416336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521416336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521416336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521416336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521416336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521416336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521416336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521416336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521416336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521416336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521416336 ""}  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463521416336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cmg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cmg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cmg1 " "Found entity 1: altsyncram_cmg1" {  } { { "db/altsyncram_cmg1.tdf" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/db/altsyncram_cmg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521416547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521416547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cmg1 blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_register_bank_a_module:blinker_nios2_proc_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_cmg1:auto_generated " "Elaborating entity \"altsyncram_cmg1\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_register_bank_a_module:blinker_nios2_proc_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_cmg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521416551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_register_bank_b_module blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_register_bank_b_module:blinker_nios2_proc_register_bank_b " "Elaborating entity \"blinker_nios2_proc_register_bank_b_module\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_register_bank_b_module:blinker_nios2_proc_register_bank_b\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "blinker_nios2_proc_register_bank_b" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521416881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_register_bank_b_module:blinker_nios2_proc_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_register_bank_b_module:blinker_nios2_proc_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "the_altsyncram" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521417026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_register_bank_b_module:blinker_nios2_proc_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_register_bank_b_module:blinker_nios2_proc_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463521417082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_register_bank_b_module:blinker_nios2_proc_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_register_bank_b_module:blinker_nios2_proc_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521417084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file blinker_nios2_proc_rf_ram_b.mif " "Parameter \"init_file\" = \"blinker_nios2_proc_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521417084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521417084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521417084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521417084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521417084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521417084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521417084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521417084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521417084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521417084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521417084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521417084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521417084 ""}  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463521417084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dmg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dmg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dmg1 " "Found entity 1: altsyncram_dmg1" {  } { { "db/altsyncram_dmg1.tdf" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/db/altsyncram_dmg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521417247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521417247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dmg1 blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_register_bank_b_module:blinker_nios2_proc_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_dmg1:auto_generated " "Elaborating entity \"altsyncram_dmg1\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_register_bank_b_module:blinker_nios2_proc_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_dmg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521417251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_nios2_oci blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci " "Elaborating entity \"blinker_nios2_proc_nios2_oci\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "the_blinker_nios2_proc_nios2_oci" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521417424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_nios2_oci_debug blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_debug:the_blinker_nios2_proc_nios2_oci_debug " "Elaborating entity \"blinker_nios2_proc_nios2_oci_debug\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_debug:the_blinker_nios2_proc_nios2_oci_debug\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "the_blinker_nios2_proc_nios2_oci_debug" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521417534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_debug:the_blinker_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_debug:the_blinker_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "the_altera_std_synchronizer" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521417597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_debug:the_blinker_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_debug:the_blinker_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463521417616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_debug:the_blinker_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_debug:the_blinker_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521417617 ""}  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463521417617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_nios2_ocimem blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_ocimem:the_blinker_nios2_proc_nios2_ocimem " "Elaborating entity \"blinker_nios2_proc_nios2_ocimem\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_ocimem:the_blinker_nios2_proc_nios2_ocimem\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "the_blinker_nios2_proc_nios2_ocimem" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521417622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_ociram_sp_ram_module blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_ocimem:the_blinker_nios2_proc_nios2_ocimem\|blinker_nios2_proc_ociram_sp_ram_module:blinker_nios2_proc_ociram_sp_ram " "Elaborating entity \"blinker_nios2_proc_ociram_sp_ram_module\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_ocimem:the_blinker_nios2_proc_nios2_ocimem\|blinker_nios2_proc_ociram_sp_ram_module:blinker_nios2_proc_ociram_sp_ram\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "blinker_nios2_proc_ociram_sp_ram" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521417697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_ocimem:the_blinker_nios2_proc_nios2_ocimem\|blinker_nios2_proc_ociram_sp_ram_module:blinker_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_ocimem:the_blinker_nios2_proc_nios2_ocimem\|blinker_nios2_proc_ociram_sp_ram_module:blinker_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "the_altsyncram" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521417971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_ocimem:the_blinker_nios2_proc_nios2_ocimem\|blinker_nios2_proc_ociram_sp_ram_module:blinker_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_ocimem:the_blinker_nios2_proc_nios2_ocimem\|blinker_nios2_proc_ociram_sp_ram_module:blinker_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463521418011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_ocimem:the_blinker_nios2_proc_nios2_ocimem\|blinker_nios2_proc_ociram_sp_ram_module:blinker_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_ocimem:the_blinker_nios2_proc_nios2_ocimem\|blinker_nios2_proc_ociram_sp_ram_module:blinker_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file blinker_nios2_proc_ociram_default_contents.mif " "Parameter \"init_file\" = \"blinker_nios2_proc_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521418013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521418013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521418013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521418013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521418013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521418013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521418013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521418013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521418013 ""}  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463521418013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g381.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g381.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g381 " "Found entity 1: altsyncram_g381" {  } { { "db/altsyncram_g381.tdf" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/db/altsyncram_g381.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521418175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521418175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g381 blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_ocimem:the_blinker_nios2_proc_nios2_ocimem\|blinker_nios2_proc_ociram_sp_ram_module:blinker_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_g381:auto_generated " "Elaborating entity \"altsyncram_g381\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_ocimem:the_blinker_nios2_proc_nios2_ocimem\|blinker_nios2_proc_ociram_sp_ram_module:blinker_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_g381:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521418180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_nios2_avalon_reg blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_avalon_reg:the_blinker_nios2_proc_nios2_avalon_reg " "Elaborating entity \"blinker_nios2_proc_nios2_avalon_reg\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_avalon_reg:the_blinker_nios2_proc_nios2_avalon_reg\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "the_blinker_nios2_proc_nios2_avalon_reg" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521418349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_nios2_oci_break blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_break:the_blinker_nios2_proc_nios2_oci_break " "Elaborating entity \"blinker_nios2_proc_nios2_oci_break\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_break:the_blinker_nios2_proc_nios2_oci_break\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "the_blinker_nios2_proc_nios2_oci_break" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521418374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_nios2_oci_xbrk blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_xbrk:the_blinker_nios2_proc_nios2_oci_xbrk " "Elaborating entity \"blinker_nios2_proc_nios2_oci_xbrk\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_xbrk:the_blinker_nios2_proc_nios2_oci_xbrk\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "the_blinker_nios2_proc_nios2_oci_xbrk" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521418445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_nios2_oci_dbrk blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_dbrk:the_blinker_nios2_proc_nios2_oci_dbrk " "Elaborating entity \"blinker_nios2_proc_nios2_oci_dbrk\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_dbrk:the_blinker_nios2_proc_nios2_oci_dbrk\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "the_blinker_nios2_proc_nios2_oci_dbrk" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521418484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_nios2_oci_itrace blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_itrace:the_blinker_nios2_proc_nios2_oci_itrace " "Elaborating entity \"blinker_nios2_proc_nios2_oci_itrace\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_itrace:the_blinker_nios2_proc_nios2_oci_itrace\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "the_blinker_nios2_proc_nios2_oci_itrace" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521418506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_nios2_oci_dtrace blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_dtrace:the_blinker_nios2_proc_nios2_oci_dtrace " "Elaborating entity \"blinker_nios2_proc_nios2_oci_dtrace\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_dtrace:the_blinker_nios2_proc_nios2_oci_dtrace\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "the_blinker_nios2_proc_nios2_oci_dtrace" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521418630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_nios2_oci_td_mode blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_dtrace:the_blinker_nios2_proc_nios2_oci_dtrace\|blinker_nios2_proc_nios2_oci_td_mode:blinker_nios2_proc_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"blinker_nios2_proc_nios2_oci_td_mode\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_dtrace:the_blinker_nios2_proc_nios2_oci_dtrace\|blinker_nios2_proc_nios2_oci_td_mode:blinker_nios2_proc_nios2_oci_trc_ctrl_td_mode\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "blinker_nios2_proc_nios2_oci_trc_ctrl_td_mode" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521418724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_nios2_oci_fifo blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_fifo:the_blinker_nios2_proc_nios2_oci_fifo " "Elaborating entity \"blinker_nios2_proc_nios2_oci_fifo\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_fifo:the_blinker_nios2_proc_nios2_oci_fifo\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "the_blinker_nios2_proc_nios2_oci_fifo" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521418763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_nios2_oci_compute_tm_count blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_fifo:the_blinker_nios2_proc_nios2_oci_fifo\|blinker_nios2_proc_nios2_oci_compute_tm_count:blinker_nios2_proc_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"blinker_nios2_proc_nios2_oci_compute_tm_count\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_fifo:the_blinker_nios2_proc_nios2_oci_fifo\|blinker_nios2_proc_nios2_oci_compute_tm_count:blinker_nios2_proc_nios2_oci_compute_tm_count_tm_count\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "blinker_nios2_proc_nios2_oci_compute_tm_count_tm_count" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_nios2_oci_fifowp_inc blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_fifo:the_blinker_nios2_proc_nios2_oci_fifo\|blinker_nios2_proc_nios2_oci_fifowp_inc:blinker_nios2_proc_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"blinker_nios2_proc_nios2_oci_fifowp_inc\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_fifo:the_blinker_nios2_proc_nios2_oci_fifo\|blinker_nios2_proc_nios2_oci_fifowp_inc:blinker_nios2_proc_nios2_oci_fifowp_inc_fifowp\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "blinker_nios2_proc_nios2_oci_fifowp_inc_fifowp" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_nios2_oci_fifocount_inc blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_fifo:the_blinker_nios2_proc_nios2_oci_fifo\|blinker_nios2_proc_nios2_oci_fifocount_inc:blinker_nios2_proc_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"blinker_nios2_proc_nios2_oci_fifocount_inc\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_fifo:the_blinker_nios2_proc_nios2_oci_fifo\|blinker_nios2_proc_nios2_oci_fifocount_inc:blinker_nios2_proc_nios2_oci_fifocount_inc_fifocount\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "blinker_nios2_proc_nios2_oci_fifocount_inc_fifocount" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_oci_test_bench blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_fifo:the_blinker_nios2_proc_nios2_oci_fifo\|blinker_nios2_proc_oci_test_bench:the_blinker_nios2_proc_oci_test_bench " "Elaborating entity \"blinker_nios2_proc_oci_test_bench\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_fifo:the_blinker_nios2_proc_nios2_oci_fifo\|blinker_nios2_proc_oci_test_bench:the_blinker_nios2_proc_oci_test_bench\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "the_blinker_nios2_proc_oci_test_bench" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419187 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "blinker_nios2_proc_oci_test_bench " "Entity \"blinker_nios2_proc_oci_test_bench\" contains only dangling pins" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "the_blinker_nios2_proc_oci_test_bench" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1463521419191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_nios2_oci_pib blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_pib:the_blinker_nios2_proc_nios2_oci_pib " "Elaborating entity \"blinker_nios2_proc_nios2_oci_pib\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_pib:the_blinker_nios2_proc_nios2_oci_pib\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "the_blinker_nios2_proc_nios2_oci_pib" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_nios2_oci_im blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_im:the_blinker_nios2_proc_nios2_oci_im " "Elaborating entity \"blinker_nios2_proc_nios2_oci_im\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_im:the_blinker_nios2_proc_nios2_oci_im\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "the_blinker_nios2_proc_nios2_oci_im" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_jtag_debug_module_wrapper blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_jtag_debug_module_wrapper:the_blinker_nios2_proc_jtag_debug_module_wrapper " "Elaborating entity \"blinker_nios2_proc_jtag_debug_module_wrapper\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_jtag_debug_module_wrapper:the_blinker_nios2_proc_jtag_debug_module_wrapper\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "the_blinker_nios2_proc_jtag_debug_module_wrapper" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_jtag_debug_module_tck blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_jtag_debug_module_wrapper:the_blinker_nios2_proc_jtag_debug_module_wrapper\|blinker_nios2_proc_jtag_debug_module_tck:the_blinker_nios2_proc_jtag_debug_module_tck " "Elaborating entity \"blinker_nios2_proc_jtag_debug_module_tck\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_jtag_debug_module_wrapper:the_blinker_nios2_proc_jtag_debug_module_wrapper\|blinker_nios2_proc_jtag_debug_module_tck:the_blinker_nios2_proc_jtag_debug_module_tck\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_jtag_debug_module_wrapper.v" "the_blinker_nios2_proc_jtag_debug_module_tck" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_jtag_debug_module_sysclk blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_jtag_debug_module_wrapper:the_blinker_nios2_proc_jtag_debug_module_wrapper\|blinker_nios2_proc_jtag_debug_module_sysclk:the_blinker_nios2_proc_jtag_debug_module_sysclk " "Elaborating entity \"blinker_nios2_proc_jtag_debug_module_sysclk\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_jtag_debug_module_wrapper:the_blinker_nios2_proc_jtag_debug_module_wrapper\|blinker_nios2_proc_jtag_debug_module_sysclk:the_blinker_nios2_proc_jtag_debug_module_sysclk\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_jtag_debug_module_wrapper.v" "the_blinker_nios2_proc_jtag_debug_module_sysclk" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_jtag_debug_module_wrapper:the_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:blinker_nios2_proc_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_jtag_debug_module_wrapper:the_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:blinker_nios2_proc_jtag_debug_module_phy\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_jtag_debug_module_wrapper.v" "blinker_nios2_proc_jtag_debug_module_phy" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_jtag_debug_module_wrapper:the_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:blinker_nios2_proc_jtag_debug_module_phy " "Elaborated megafunction instantiation \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_jtag_debug_module_wrapper:the_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:blinker_nios2_proc_jtag_debug_module_phy\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_jtag_debug_module_wrapper.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463521419524 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_jtag_debug_module_wrapper:the_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:blinker_nios2_proc_jtag_debug_module_phy " "Instantiated megafunction \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_jtag_debug_module_wrapper:the_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:blinker_nios2_proc_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419533 ""}  } { { "blinker/synthesis/submodules/blinker_nios2_proc_jtag_debug_module_wrapper.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463521419532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_jtag_debug_module_wrapper:the_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:blinker_nios2_proc_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_jtag_debug_module_wrapper:the_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:blinker_nios2_proc_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/usr/local/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419545 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_jtag_debug_module_wrapper:the_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:blinker_nios2_proc_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_jtag_debug_module_wrapper:the_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:blinker_nios2_proc_jtag_debug_module_phy " "Elaborated megafunction instantiation \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_jtag_debug_module_wrapper:the_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:blinker_nios2_proc_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_jtag_debug_module_wrapper:the_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:blinker_nios2_proc_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/usr/local/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "blinker/synthesis/submodules/blinker_nios2_proc_jtag_debug_module_wrapper.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_onchip_memory blinker_onchip_memory:onchip_memory " "Elaborating entity \"blinker_onchip_memory\" for hierarchy \"blinker_onchip_memory:onchip_memory\"" {  } { { "blinker/synthesis/blinker.vhd" "onchip_memory" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 1472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blinker_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"blinker_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "the_altsyncram" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blinker_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"blinker_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463521419777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blinker_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"blinker_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file blinker_onchip_memory.hex " "Parameter \"init_file\" = \"blinker_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419778 ""}  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463521419777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eoc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eoc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eoc1 " "Found entity 1: altsyncram_eoc1" {  } { { "db/altsyncram_eoc1.tdf" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/db/altsyncram_eoc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463521419970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463521419970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eoc1 blinker_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_eoc1:auto_generated " "Elaborating entity \"altsyncram_eoc1\" for hierarchy \"blinker_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_eoc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521419978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_switcher blinker_switcher:switcher " "Elaborating entity \"blinker_switcher\" for hierarchy \"blinker_switcher:switcher\"" {  } { { "blinker/synthesis/blinker.vhd" "switcher" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 1486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521420378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_led blinker_led:led " "Elaborating entity \"blinker_led\" for hierarchy \"blinker_led:led\"" {  } { { "blinker/synthesis/blinker.vhd" "led" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 1495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521420400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_sysid_1337 blinker_sysid_1337:sysid_1337 " "Elaborating entity \"blinker_sysid_1337\" for hierarchy \"blinker_sysid_1337:sysid_1337\"" {  } { { "blinker/synthesis/blinker.vhd" "sysid_1337" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 1507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521420419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_instruction_master_translator blinker_nios2_proc_instruction_master_translator:nios2_proc_instruction_master_translator " "Elaborating entity \"blinker_nios2_proc_instruction_master_translator\" for hierarchy \"blinker_nios2_proc_instruction_master_translator:nios2_proc_instruction_master_translator\"" {  } { { "blinker/synthesis/blinker.vhd" "nios2_proc_instruction_master_translator" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 1515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521420454 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid blinker_nios2_proc_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at blinker_nios2_proc_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_nios2_proc_instruction_master_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_nios2_proc_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521420464 "|blinker|blinker_nios2_proc_instruction_master_translator:nios2_proc_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response blinker_nios2_proc_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at blinker_nios2_proc_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_nios2_proc_instruction_master_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_nios2_proc_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521420464 "|blinker|blinker_nios2_proc_instruction_master_translator:nios2_proc_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid blinker_nios2_proc_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at blinker_nios2_proc_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_nios2_proc_instruction_master_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_nios2_proc_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521420465 "|blinker|blinker_nios2_proc_instruction_master_translator:nios2_proc_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken blinker_nios2_proc_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at blinker_nios2_proc_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_nios2_proc_instruction_master_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_nios2_proc_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521420468 "|blinker|blinker_nios2_proc_instruction_master_translator:nios2_proc_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest blinker_nios2_proc_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at blinker_nios2_proc_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_nios2_proc_instruction_master_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_nios2_proc_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521420469 "|blinker|blinker_nios2_proc_instruction_master_translator:nios2_proc_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator blinker_nios2_proc_instruction_master_translator:nios2_proc_instruction_master_translator\|altera_merlin_master_translator:nios2_proc_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"blinker_nios2_proc_instruction_master_translator:nios2_proc_instruction_master_translator\|altera_merlin_master_translator:nios2_proc_instruction_master_translator\"" {  } { { "blinker/synthesis/blinker_nios2_proc_instruction_master_translator.vhd" "nios2_proc_instruction_master_translator" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_nios2_proc_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521420505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_data_master_translator blinker_nios2_proc_data_master_translator:nios2_proc_data_master_translator " "Elaborating entity \"blinker_nios2_proc_data_master_translator\" for hierarchy \"blinker_nios2_proc_data_master_translator:nios2_proc_data_master_translator\"" {  } { { "blinker/synthesis/blinker.vhd" "nios2_proc_data_master_translator" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 1579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521420559 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid blinker_nios2_proc_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at blinker_nios2_proc_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_nios2_proc_data_master_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_nios2_proc_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521420568 "|blinker|blinker_nios2_proc_data_master_translator:nios2_proc_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response blinker_nios2_proc_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at blinker_nios2_proc_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_nios2_proc_data_master_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_nios2_proc_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521420574 "|blinker|blinker_nios2_proc_data_master_translator:nios2_proc_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid blinker_nios2_proc_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at blinker_nios2_proc_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_nios2_proc_data_master_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_nios2_proc_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521420575 "|blinker|blinker_nios2_proc_data_master_translator:nios2_proc_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken blinker_nios2_proc_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at blinker_nios2_proc_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_nios2_proc_data_master_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_nios2_proc_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521420576 "|blinker|blinker_nios2_proc_data_master_translator:nios2_proc_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest blinker_nios2_proc_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at blinker_nios2_proc_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_nios2_proc_data_master_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_nios2_proc_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521420578 "|blinker|blinker_nios2_proc_data_master_translator:nios2_proc_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator blinker_nios2_proc_data_master_translator:nios2_proc_data_master_translator\|altera_merlin_master_translator:nios2_proc_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"blinker_nios2_proc_data_master_translator:nios2_proc_data_master_translator\|altera_merlin_master_translator:nios2_proc_data_master_translator\"" {  } { { "blinker/synthesis/blinker_nios2_proc_data_master_translator.vhd" "nios2_proc_data_master_translator" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_nios2_proc_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521420617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_jtag_debug_module_translator blinker_nios2_proc_jtag_debug_module_translator:nios2_proc_jtag_debug_module_translator " "Elaborating entity \"blinker_nios2_proc_jtag_debug_module_translator\" for hierarchy \"blinker_nios2_proc_jtag_debug_module_translator:nios2_proc_jtag_debug_module_translator\"" {  } { { "blinker/synthesis/blinker.vhd" "nios2_proc_jtag_debug_module_translator" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 1643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521420695 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer blinker_nios2_proc_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at blinker_nios2_proc_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_nios2_proc_jtag_debug_module_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_nios2_proc_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521420701 "|blinker|blinker_nios2_proc_jtag_debug_module_translator:nios2_proc_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer blinker_nios2_proc_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at blinker_nios2_proc_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_nios2_proc_jtag_debug_module_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_nios2_proc_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521420702 "|blinker|blinker_nios2_proc_jtag_debug_module_translator:nios2_proc_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount blinker_nios2_proc_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at blinker_nios2_proc_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_nios2_proc_jtag_debug_module_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_nios2_proc_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521420706 "|blinker|blinker_nios2_proc_jtag_debug_module_translator:nios2_proc_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect blinker_nios2_proc_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at blinker_nios2_proc_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_nios2_proc_jtag_debug_module_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_nios2_proc_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521420707 "|blinker|blinker_nios2_proc_jtag_debug_module_translator:nios2_proc_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken blinker_nios2_proc_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at blinker_nios2_proc_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_nios2_proc_jtag_debug_module_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_nios2_proc_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521420708 "|blinker|blinker_nios2_proc_jtag_debug_module_translator:nios2_proc_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock blinker_nios2_proc_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at blinker_nios2_proc_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_nios2_proc_jtag_debug_module_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_nios2_proc_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521420709 "|blinker|blinker_nios2_proc_jtag_debug_module_translator:nios2_proc_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable blinker_nios2_proc_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at blinker_nios2_proc_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_nios2_proc_jtag_debug_module_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_nios2_proc_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521420709 "|blinker|blinker_nios2_proc_jtag_debug_module_translator:nios2_proc_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable blinker_nios2_proc_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at blinker_nios2_proc_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_nios2_proc_jtag_debug_module_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_nios2_proc_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521420710 "|blinker|blinker_nios2_proc_jtag_debug_module_translator:nios2_proc_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest blinker_nios2_proc_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at blinker_nios2_proc_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_nios2_proc_jtag_debug_module_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_nios2_proc_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521420711 "|blinker|blinker_nios2_proc_jtag_debug_module_translator:nios2_proc_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response blinker_nios2_proc_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at blinker_nios2_proc_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_nios2_proc_jtag_debug_module_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_nios2_proc_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521420712 "|blinker|blinker_nios2_proc_jtag_debug_module_translator:nios2_proc_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid blinker_nios2_proc_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at blinker_nios2_proc_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_nios2_proc_jtag_debug_module_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_nios2_proc_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521420714 "|blinker|blinker_nios2_proc_jtag_debug_module_translator:nios2_proc_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator blinker_nios2_proc_jtag_debug_module_translator:nios2_proc_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_proc_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"blinker_nios2_proc_jtag_debug_module_translator:nios2_proc_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_proc_jtag_debug_module_translator\"" {  } { { "blinker/synthesis/blinker_nios2_proc_jtag_debug_module_translator.vhd" "nios2_proc_jtag_debug_module_translator" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_nios2_proc_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521420762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_onchip_memory_s1_translator blinker_onchip_memory_s1_translator:onchip_memory_s1_translator " "Elaborating entity \"blinker_onchip_memory_s1_translator\" for hierarchy \"blinker_onchip_memory_s1_translator:onchip_memory_s1_translator\"" {  } { { "blinker/synthesis/blinker.vhd" "onchip_memory_s1_translator" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 1711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521420878 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer blinker_onchip_memory_s1_translator.vhd(58) " "VHDL Signal Declaration warning at blinker_onchip_memory_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_onchip_memory_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_onchip_memory_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521420888 "|blinker|blinker_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer blinker_onchip_memory_s1_translator.vhd(59) " "VHDL Signal Declaration warning at blinker_onchip_memory_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_onchip_memory_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_onchip_memory_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521420894 "|blinker|blinker_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount blinker_onchip_memory_s1_translator.vhd(60) " "VHDL Signal Declaration warning at blinker_onchip_memory_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_onchip_memory_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_onchip_memory_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521420894 "|blinker|blinker_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess blinker_onchip_memory_s1_translator.vhd(61) " "VHDL Signal Declaration warning at blinker_onchip_memory_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_onchip_memory_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_onchip_memory_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521420895 "|blinker|blinker_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock blinker_onchip_memory_s1_translator.vhd(62) " "VHDL Signal Declaration warning at blinker_onchip_memory_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_onchip_memory_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_onchip_memory_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521420896 "|blinker|blinker_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable blinker_onchip_memory_s1_translator.vhd(63) " "VHDL Signal Declaration warning at blinker_onchip_memory_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_onchip_memory_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_onchip_memory_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521420896 "|blinker|blinker_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read blinker_onchip_memory_s1_translator.vhd(64) " "VHDL Signal Declaration warning at blinker_onchip_memory_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_onchip_memory_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_onchip_memory_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521420897 "|blinker|blinker_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable blinker_onchip_memory_s1_translator.vhd(68) " "VHDL Signal Declaration warning at blinker_onchip_memory_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_onchip_memory_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_onchip_memory_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521420898 "|blinker|blinker_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest blinker_onchip_memory_s1_translator.vhd(69) " "VHDL Signal Declaration warning at blinker_onchip_memory_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_onchip_memory_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_onchip_memory_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521420899 "|blinker|blinker_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response blinker_onchip_memory_s1_translator.vhd(72) " "VHDL Signal Declaration warning at blinker_onchip_memory_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_onchip_memory_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_onchip_memory_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521420906 "|blinker|blinker_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid blinker_onchip_memory_s1_translator.vhd(74) " "VHDL Signal Declaration warning at blinker_onchip_memory_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_onchip_memory_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_onchip_memory_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521420907 "|blinker|blinker_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator blinker_onchip_memory_s1_translator:onchip_memory_s1_translator\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"blinker_onchip_memory_s1_translator:onchip_memory_s1_translator\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "blinker/synthesis/blinker_onchip_memory_s1_translator.vhd" "onchip_memory_s1_translator" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_onchip_memory_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521420997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_switcher_s1_translator blinker_switcher_s1_translator:switcher_s1_translator " "Elaborating entity \"blinker_switcher_s1_translator\" for hierarchy \"blinker_switcher_s1_translator:switcher_s1_translator\"" {  } { { "blinker/synthesis/blinker.vhd" "switcher_s1_translator" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 1779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521421086 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer blinker_switcher_s1_translator.vhd(53) " "VHDL Signal Declaration warning at blinker_switcher_s1_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_switcher_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_switcher_s1_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421091 "|blinker|blinker_switcher_s1_translator:switcher_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer blinker_switcher_s1_translator.vhd(54) " "VHDL Signal Declaration warning at blinker_switcher_s1_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_switcher_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_switcher_s1_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421096 "|blinker|blinker_switcher_s1_translator:switcher_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount blinker_switcher_s1_translator.vhd(55) " "VHDL Signal Declaration warning at blinker_switcher_s1_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_switcher_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_switcher_s1_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421097 "|blinker|blinker_switcher_s1_translator:switcher_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable blinker_switcher_s1_translator.vhd(56) " "VHDL Signal Declaration warning at blinker_switcher_s1_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_switcher_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_switcher_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421097 "|blinker|blinker_switcher_s1_translator:switcher_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect blinker_switcher_s1_translator.vhd(57) " "VHDL Signal Declaration warning at blinker_switcher_s1_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_switcher_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_switcher_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421098 "|blinker|blinker_switcher_s1_translator:switcher_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken blinker_switcher_s1_translator.vhd(58) " "VHDL Signal Declaration warning at blinker_switcher_s1_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_switcher_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_switcher_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421099 "|blinker|blinker_switcher_s1_translator:switcher_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess blinker_switcher_s1_translator.vhd(59) " "VHDL Signal Declaration warning at blinker_switcher_s1_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_switcher_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_switcher_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421101 "|blinker|blinker_switcher_s1_translator:switcher_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock blinker_switcher_s1_translator.vhd(60) " "VHDL Signal Declaration warning at blinker_switcher_s1_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_switcher_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_switcher_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421101 "|blinker|blinker_switcher_s1_translator:switcher_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable blinker_switcher_s1_translator.vhd(61) " "VHDL Signal Declaration warning at blinker_switcher_s1_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_switcher_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_switcher_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421102 "|blinker|blinker_switcher_s1_translator:switcher_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read blinker_switcher_s1_translator.vhd(62) " "VHDL Signal Declaration warning at blinker_switcher_s1_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_switcher_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_switcher_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421104 "|blinker|blinker_switcher_s1_translator:switcher_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write blinker_switcher_s1_translator.vhd(66) " "VHDL Signal Declaration warning at blinker_switcher_s1_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_switcher_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_switcher_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421106 "|blinker|blinker_switcher_s1_translator:switcher_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable blinker_switcher_s1_translator.vhd(67) " "VHDL Signal Declaration warning at blinker_switcher_s1_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_switcher_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_switcher_s1_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421108 "|blinker|blinker_switcher_s1_translator:switcher_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata blinker_switcher_s1_translator.vhd(68) " "VHDL Signal Declaration warning at blinker_switcher_s1_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_switcher_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_switcher_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421109 "|blinker|blinker_switcher_s1_translator:switcher_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest blinker_switcher_s1_translator.vhd(69) " "VHDL Signal Declaration warning at blinker_switcher_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_switcher_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_switcher_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421110 "|blinker|blinker_switcher_s1_translator:switcher_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response blinker_switcher_s1_translator.vhd(72) " "VHDL Signal Declaration warning at blinker_switcher_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_switcher_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_switcher_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421110 "|blinker|blinker_switcher_s1_translator:switcher_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid blinker_switcher_s1_translator.vhd(74) " "VHDL Signal Declaration warning at blinker_switcher_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_switcher_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_switcher_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421112 "|blinker|blinker_switcher_s1_translator:switcher_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator blinker_switcher_s1_translator:switcher_s1_translator\|altera_merlin_slave_translator:switcher_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"blinker_switcher_s1_translator:switcher_s1_translator\|altera_merlin_slave_translator:switcher_s1_translator\"" {  } { { "blinker/synthesis/blinker_switcher_s1_translator.vhd" "switcher_s1_translator" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_switcher_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521421166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_led_s1_translator blinker_led_s1_translator:led_s1_translator " "Elaborating entity \"blinker_led_s1_translator\" for hierarchy \"blinker_led_s1_translator:led_s1_translator\"" {  } { { "blinker/synthesis/blinker.vhd" "led_s1_translator" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 1847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521421255 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer blinker_led_s1_translator.vhd(56) " "VHDL Signal Declaration warning at blinker_led_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_led_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_led_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421265 "|blinker|blinker_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer blinker_led_s1_translator.vhd(57) " "VHDL Signal Declaration warning at blinker_led_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_led_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_led_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421269 "|blinker|blinker_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount blinker_led_s1_translator.vhd(58) " "VHDL Signal Declaration warning at blinker_led_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_led_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_led_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421270 "|blinker|blinker_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable blinker_led_s1_translator.vhd(59) " "VHDL Signal Declaration warning at blinker_led_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_led_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_led_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421270 "|blinker|blinker_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken blinker_led_s1_translator.vhd(60) " "VHDL Signal Declaration warning at blinker_led_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_led_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_led_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421271 "|blinker|blinker_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess blinker_led_s1_translator.vhd(61) " "VHDL Signal Declaration warning at blinker_led_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_led_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_led_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421272 "|blinker|blinker_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock blinker_led_s1_translator.vhd(62) " "VHDL Signal Declaration warning at blinker_led_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_led_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_led_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421274 "|blinker|blinker_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable blinker_led_s1_translator.vhd(63) " "VHDL Signal Declaration warning at blinker_led_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_led_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_led_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421274 "|blinker|blinker_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read blinker_led_s1_translator.vhd(64) " "VHDL Signal Declaration warning at blinker_led_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_led_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_led_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421276 "|blinker|blinker_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable blinker_led_s1_translator.vhd(68) " "VHDL Signal Declaration warning at blinker_led_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_led_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_led_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421277 "|blinker|blinker_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest blinker_led_s1_translator.vhd(69) " "VHDL Signal Declaration warning at blinker_led_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_led_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_led_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421277 "|blinker|blinker_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response blinker_led_s1_translator.vhd(72) " "VHDL Signal Declaration warning at blinker_led_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_led_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_led_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421280 "|blinker|blinker_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid blinker_led_s1_translator.vhd(74) " "VHDL Signal Declaration warning at blinker_led_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_led_s1_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_led_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421281 "|blinker|blinker_led_s1_translator:led_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_sysid_1337_control_slave_translator blinker_sysid_1337_control_slave_translator:sysid_1337_control_slave_translator " "Elaborating entity \"blinker_sysid_1337_control_slave_translator\" for hierarchy \"blinker_sysid_1337_control_slave_translator:sysid_1337_control_slave_translator\"" {  } { { "blinker/synthesis/blinker.vhd" "sysid_1337_control_slave_translator" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 1915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521421337 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer blinker_sysid_1337_control_slave_translator.vhd(53) " "VHDL Signal Declaration warning at blinker_sysid_1337_control_slave_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421347 "|blinker|blinker_sysid_1337_control_slave_translator:sysid_1337_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer blinker_sysid_1337_control_slave_translator.vhd(54) " "VHDL Signal Declaration warning at blinker_sysid_1337_control_slave_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421348 "|blinker|blinker_sysid_1337_control_slave_translator:sysid_1337_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount blinker_sysid_1337_control_slave_translator.vhd(55) " "VHDL Signal Declaration warning at blinker_sysid_1337_control_slave_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421349 "|blinker|blinker_sysid_1337_control_slave_translator:sysid_1337_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable blinker_sysid_1337_control_slave_translator.vhd(56) " "VHDL Signal Declaration warning at blinker_sysid_1337_control_slave_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421350 "|blinker|blinker_sysid_1337_control_slave_translator:sysid_1337_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect blinker_sysid_1337_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at blinker_sysid_1337_control_slave_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421351 "|blinker|blinker_sysid_1337_control_slave_translator:sysid_1337_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken blinker_sysid_1337_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at blinker_sysid_1337_control_slave_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421351 "|blinker|blinker_sysid_1337_control_slave_translator:sysid_1337_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess blinker_sysid_1337_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at blinker_sysid_1337_control_slave_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421354 "|blinker|blinker_sysid_1337_control_slave_translator:sysid_1337_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock blinker_sysid_1337_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at blinker_sysid_1337_control_slave_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421356 "|blinker|blinker_sysid_1337_control_slave_translator:sysid_1337_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable blinker_sysid_1337_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at blinker_sysid_1337_control_slave_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421357 "|blinker|blinker_sysid_1337_control_slave_translator:sysid_1337_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read blinker_sysid_1337_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at blinker_sysid_1337_control_slave_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421357 "|blinker|blinker_sysid_1337_control_slave_translator:sysid_1337_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write blinker_sysid_1337_control_slave_translator.vhd(66) " "VHDL Signal Declaration warning at blinker_sysid_1337_control_slave_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421358 "|blinker|blinker_sysid_1337_control_slave_translator:sysid_1337_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable blinker_sysid_1337_control_slave_translator.vhd(67) " "VHDL Signal Declaration warning at blinker_sysid_1337_control_slave_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421360 "|blinker|blinker_sysid_1337_control_slave_translator:sysid_1337_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata blinker_sysid_1337_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at blinker_sysid_1337_control_slave_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421361 "|blinker|blinker_sysid_1337_control_slave_translator:sysid_1337_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest blinker_sysid_1337_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at blinker_sysid_1337_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421362 "|blinker|blinker_sysid_1337_control_slave_translator:sysid_1337_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response blinker_sysid_1337_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at blinker_sysid_1337_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421368 "|blinker|blinker_sysid_1337_control_slave_translator:sysid_1337_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid blinker_sysid_1337_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at blinker_sysid_1337_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463521421369 "|blinker|blinker_sysid_1337_control_slave_translator:sysid_1337_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator blinker_sysid_1337_control_slave_translator:sysid_1337_control_slave_translator\|altera_merlin_slave_translator:sysid_1337_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"blinker_sysid_1337_control_slave_translator:sysid_1337_control_slave_translator\|altera_merlin_slave_translator:sysid_1337_control_slave_translator\"" {  } { { "blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" "sysid_1337_control_slave_translator" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521421418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_proc_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_proc_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "blinker/synthesis/blinker.vhd" "nios2_proc_instruction_master_translator_avalon_universal_master_0_agent" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521421528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_proc_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_proc_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "blinker/synthesis/blinker.vhd" "nios2_proc_data_master_translator_avalon_universal_master_0_agent" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521421602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent altera_merlin_slave_agent:nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"altera_merlin_slave_agent:nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "blinker/synthesis/blinker.vhd" "nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 2147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521421685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor altera_merlin_slave_agent:nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"altera_merlin_slave_agent:nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "blinker/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521421805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo altera_avalon_sc_fifo:nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"altera_avalon_sc_fifo:nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "blinker/synthesis/blinker.vhd" "nios2_proc_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 2230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521421844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_addr_router blinker_addr_router:addr_router " "Elaborating entity \"blinker_addr_router\" for hierarchy \"blinker_addr_router:addr_router\"" {  } { { "blinker/synthesis/blinker.vhd" "addr_router" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 2777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521422339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_addr_router_default_decode blinker_addr_router:addr_router\|blinker_addr_router_default_decode:the_default_decode " "Elaborating entity \"blinker_addr_router_default_decode\" for hierarchy \"blinker_addr_router:addr_router\|blinker_addr_router_default_decode:the_default_decode\"" {  } { { "blinker/synthesis/submodules/blinker_addr_router.sv" "the_default_decode" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521422394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_addr_router_001 blinker_addr_router_001:addr_router_001 " "Elaborating entity \"blinker_addr_router_001\" for hierarchy \"blinker_addr_router_001:addr_router_001\"" {  } { { "blinker/synthesis/blinker.vhd" "addr_router_001" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 2794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521422427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_addr_router_001_default_decode blinker_addr_router_001:addr_router_001\|blinker_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"blinker_addr_router_001_default_decode\" for hierarchy \"blinker_addr_router_001:addr_router_001\|blinker_addr_router_001_default_decode:the_default_decode\"" {  } { { "blinker/synthesis/submodules/blinker_addr_router_001.sv" "the_default_decode" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_addr_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521422539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_id_router blinker_id_router:id_router " "Elaborating entity \"blinker_id_router\" for hierarchy \"blinker_id_router:id_router\"" {  } { { "blinker/synthesis/blinker.vhd" "id_router" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 2811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521422576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_id_router_default_decode blinker_id_router:id_router\|blinker_id_router_default_decode:the_default_decode " "Elaborating entity \"blinker_id_router_default_decode\" for hierarchy \"blinker_id_router:id_router\|blinker_id_router_default_decode:the_default_decode\"" {  } { { "blinker/synthesis/submodules/blinker_id_router.sv" "the_default_decode" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521422635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_id_router_002 blinker_id_router_002:id_router_002 " "Elaborating entity \"blinker_id_router_002\" for hierarchy \"blinker_id_router_002:id_router_002\"" {  } { { "blinker/synthesis/blinker.vhd" "id_router_002" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 2845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521422675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_id_router_002_default_decode blinker_id_router_002:id_router_002\|blinker_id_router_002_default_decode:the_default_decode " "Elaborating entity \"blinker_id_router_002_default_decode\" for hierarchy \"blinker_id_router_002:id_router_002\|blinker_id_router_002_default_decode:the_default_decode\"" {  } { { "blinker/synthesis/submodules/blinker_id_router_002.sv" "the_default_decode" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521422724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "blinker/synthesis/blinker.vhd" "rst_controller" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 2896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521422778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "blinker/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521422824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_cmd_xbar_demux blinker_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"blinker_cmd_xbar_demux\" for hierarchy \"blinker_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "blinker/synthesis/blinker.vhd" "cmd_xbar_demux" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 2925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521422861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_cmd_xbar_demux_001 blinker_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"blinker_cmd_xbar_demux_001\" for hierarchy \"blinker_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "blinker/synthesis/blinker.vhd" "cmd_xbar_demux_001" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 2949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521422940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_cmd_xbar_mux blinker_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"blinker_cmd_xbar_mux\" for hierarchy \"blinker_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "blinker/synthesis/blinker.vhd" "cmd_xbar_mux" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 2991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521423018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator blinker_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"blinker_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "blinker/synthesis/submodules/blinker_cmd_xbar_mux.sv" "arb" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521423095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder blinker_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"blinker_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "blinker/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521423140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_rsp_xbar_demux_002 blinker_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"blinker_rsp_xbar_demux_002\" for hierarchy \"blinker_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "blinker/synthesis/blinker.vhd" "rsp_xbar_demux_002" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 3087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521423219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_rsp_xbar_mux blinker_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"blinker_rsp_xbar_mux\" for hierarchy \"blinker_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "blinker/synthesis/blinker.vhd" "rsp_xbar_mux" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 3141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521423288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator blinker_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"blinker_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "blinker/synthesis/submodules/blinker_rsp_xbar_mux.sv" "arb" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521423395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_rsp_xbar_mux_001 blinker_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"blinker_rsp_xbar_mux_001\" for hierarchy \"blinker_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "blinker/synthesis/blinker.vhd" "rsp_xbar_mux_001" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 3165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521423530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator blinker_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"blinker_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "blinker/synthesis/submodules/blinker_rsp_xbar_mux_001.sv" "arb" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_rsp_xbar_mux_001.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521424027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder blinker_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"blinker_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "blinker/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521424049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_irq_mapper blinker_irq_mapper:irq_mapper " "Elaborating entity \"blinker_irq_mapper\" for hierarchy \"blinker_irq_mapper:irq_mapper\"" {  } { { "blinker/synthesis/blinker.vhd" "irq_mapper" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 3207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463521424064 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1463521451921 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "blinker/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 3167 -1 0 } } { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 4133 -1 0 } } { "blinker/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 3740 -1 0 } } { "blinker/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1463521452336 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1463521452337 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1463521459140 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/usr/local/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/usr/local/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1463521459477 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1463521459478 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/usr/local/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463521459800 "|blinker|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1463521459800 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/user/codingDojo/softcore-NIOSII/resolucao64/output_files/hello_world.map.smsg " "Generated suppressed messages file /home/user/codingDojo/softcore-NIOSII/resolucao64/output_files/hello_world.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1463521462247 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1463521465239 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463521465239 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1690 " "Implemented 1690 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1463521466782 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1463521466782 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1540 " "Implemented 1540 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1463521466782 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1463521466782 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1463521466782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463521467032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 18:44:27 2016 " "Processing ended: Tue May 17 18:44:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463521467032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463521467032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463521467032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463521467032 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463521477478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463521477486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 18:44:36 2016 " "Processing started: Tue May 17 18:44:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463521477486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1463521477486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hello_world -c hello_world " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1463521477488 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1463521478513 ""}
{ "Info" "0" "" "Project  = hello_world" {  } {  } 0 0 "Project  = hello_world" 0 0 "Fitter" 0 0 1463521478532 ""}
{ "Info" "0" "" "Revision = hello_world" {  } {  } 0 0 "Revision = hello_world" 0 0 "Fitter" 0 0 1463521478535 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1463521479594 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hello_world EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"hello_world\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1463521479699 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1463521480448 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1463521480449 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1463521482801 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1463521483898 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1463521490596 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1463521490596 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1463521490596 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/usr/local/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/codingDojo/softcore-NIOSII/resolucao64/" { { 0 { 0 ""} 0 5722 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1463521490689 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/usr/local/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/codingDojo/softcore-NIOSII/resolucao64/" { { 0 { 0 ""} 0 5723 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1463521490689 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/usr/local/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/codingDojo/softcore-NIOSII/resolucao64/" { { 0 { 0 ""} 0 5724 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1463521490689 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1463521490684 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1463521490830 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 17 " "No exact pin location assignment(s) for 6 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_external_connection_export\[2\] " "Pin led_external_connection_export\[2\] not assigned to an exact location on the device" {  } { { "/usr/local/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/13.0sp1/quartus/linux/pin_planner.ppl" { led_external_connection_export[2] } } } { "blinker/synthesis/blinker.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 13 0 0 } } { "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { led_external_connection_export[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/codingDojo/softcore-NIOSII/resolucao64/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463521491287 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_external_connection_export\[3\] " "Pin led_external_connection_export\[3\] not assigned to an exact location on the device" {  } { { "/usr/local/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/13.0sp1/quartus/linux/pin_planner.ppl" { led_external_connection_export[3] } } } { "blinker/synthesis/blinker.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 13 0 0 } } { "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { led_external_connection_export[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/codingDojo/softcore-NIOSII/resolucao64/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463521491287 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_external_connection_export\[4\] " "Pin led_external_connection_export\[4\] not assigned to an exact location on the device" {  } { { "/usr/local/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/13.0sp1/quartus/linux/pin_planner.ppl" { led_external_connection_export[4] } } } { "blinker/synthesis/blinker.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 13 0 0 } } { "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { led_external_connection_export[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/codingDojo/softcore-NIOSII/resolucao64/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463521491287 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_external_connection_export\[5\] " "Pin led_external_connection_export\[5\] not assigned to an exact location on the device" {  } { { "/usr/local/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/13.0sp1/quartus/linux/pin_planner.ppl" { led_external_connection_export[5] } } } { "blinker/synthesis/blinker.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 13 0 0 } } { "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { led_external_connection_export[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/codingDojo/softcore-NIOSII/resolucao64/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463521491287 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_external_connection_export\[6\] " "Pin led_external_connection_export\[6\] not assigned to an exact location on the device" {  } { { "/usr/local/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/13.0sp1/quartus/linux/pin_planner.ppl" { led_external_connection_export[6] } } } { "blinker/synthesis/blinker.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 13 0 0 } } { "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { led_external_connection_export[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/codingDojo/softcore-NIOSII/resolucao64/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463521491287 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_external_connection_export\[7\] " "Pin led_external_connection_export\[7\] not assigned to an exact location on the device" {  } { { "/usr/local/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/13.0sp1/quartus/linux/pin_planner.ppl" { led_external_connection_export[7] } } } { "blinker/synthesis/blinker.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 13 0 0 } } { "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { led_external_connection_export[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/codingDojo/softcore-NIOSII/resolucao64/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463521491287 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1463521491287 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1463521495381 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1463521495381 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1463521495381 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1463521495381 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1463521495381 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1463521495381 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hello_world.sdc " "Synopsys Design Constraints File file not found: 'hello_world.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1463521495536 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1463521495557 "|blinker|clk_clk"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1463521495675 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1463521495677 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1463521495677 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1463521495677 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1463521495677 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk_clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463521496466 ""}  } { { "/usr/local/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/13.0sp1/quartus/linux/pin_planner.ppl" { clk_clk } } } { "/usr/local/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk_clk" } } } } { "blinker/synthesis/blinker.vhd" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/blinker.vhd" 11 0 0 } } { "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/codingDojo/softcore-NIOSII/resolucao64/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463521496466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463521496468 ""}  } { { "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/codingDojo/softcore-NIOSII/resolucao64/" { { 0 { 0 ""} 0 2272 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463521496468 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463521496469 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "blinker/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/altera_reset_controller.v" 177 -1 0 } } { "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/codingDojo/softcore-NIOSII/resolucao64/" { { 0 { 0 ""} 0 2480 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463521496469 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "blinker_nios2_proc:nios2_proc\|W_rf_wren " "Destination node blinker_nios2_proc:nios2_proc\|W_rf_wren" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 3700 -1 0 } } { "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { blinker_nios2_proc:nios2_proc|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/codingDojo/softcore-NIOSII/resolucao64/" { { 0 { 0 ""} 0 2083 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463521496469 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_debug:the_blinker_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_debug:the_blinker_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "/usr/local/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { blinker_nios2_proc:nios2_proc|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci|blinker_nios2_proc_nios2_oci_debug:the_blinker_nios2_proc_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/codingDojo/softcore-NIOSII/resolucao64/" { { 0 { 0 ""} 0 3627 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463521496469 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1463521496469 ""}  } { { "blinker/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/codingDojo/softcore-NIOSII/resolucao64/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463521496469 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463521496496 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "/usr/local/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/codingDojo/softcore-NIOSII/resolucao64/" { { 0 { 0 ""} 0 5712 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463521496496 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1463521496496 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/usr/local/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "/usr/local/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/codingDojo/softcore-NIOSII/resolucao64/" { { 0 { 0 ""} 0 5518 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463521496496 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463521496497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "/usr/local/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/codingDojo/softcore-NIOSII/resolucao64/" { { 0 { 0 ""} 0 5619 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463521496497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "/usr/local/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/codingDojo/softcore-NIOSII/resolucao64/" { { 0 { 0 ""} 0 5620 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463521496497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "/usr/local/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/codingDojo/softcore-NIOSII/resolucao64/" { { 0 { 0 ""} 0 5713 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463521496497 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1463521496497 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/usr/local/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/codingDojo/softcore-NIOSII/resolucao64/" { { 0 { 0 ""} 0 5435 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463521496497 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_debug:the_blinker_nios2_proc_nios2_oci_debug\|resetrequest  " "Automatically promoted node blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_debug:the_blinker_nios2_proc_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463521496499 ""}  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "/home/user/codingDojo/softcore-NIOSII/resolucao64/blinker/synthesis/submodules/blinker_nios2_proc.v" 180 -1 0 } } { "/usr/local/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci\|blinker_nios2_proc_nios2_oci_debug:the_blinker_nios2_proc_nios2_oci_debug\|resetrequest" } } } } { "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { blinker_nios2_proc:nios2_proc|blinker_nios2_proc_nios2_oci:the_blinker_nios2_proc_nios2_oci|blinker_nios2_proc_nios2_oci_debug:the_blinker_nios2_proc_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/codingDojo/softcore-NIOSII/resolucao64/" { { 0 { 0 ""} 0 1241 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463521496499 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1463521498352 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1463521498366 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1463521498369 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1463521498381 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1463521498401 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1463521498410 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1463521498410 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1463521498450 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1463521498646 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1463521498659 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1463521498659 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 3.3V 0 6 0 " "Number of I/O pins in group: 6 (unused VREF, 3.3V VCCIO, 0 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1463521498669 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1463521498669 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1463521498669 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1463521498677 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 7 56 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1463521498677 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1463521498677 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1463521498677 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 63 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1463521498677 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1463521498677 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 4 54 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1463521498677 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 54 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1463521498677 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1463521498677 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1463521498677 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463521498948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1463521512762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463521516861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1463521517087 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1463521525059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463521525062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1463521532529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "/home/user/codingDojo/softcore-NIOSII/resolucao64/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1463521561300 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1463521561300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463521564135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1463521564214 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1463521564214 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1463521564214 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.65 " "Total time spent on timing analysis during the Fitter is 1.65 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1463521565698 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1463521565907 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_external_connection_export\[0\] 0 " "Pin \"led_external_connection_export\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463521566282 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_external_connection_export\[1\] 0 " "Pin \"led_external_connection_export\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463521566282 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_external_connection_export\[2\] 0 " "Pin \"led_external_connection_export\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463521566282 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_external_connection_export\[3\] 0 " "Pin \"led_external_connection_export\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463521566282 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_external_connection_export\[4\] 0 " "Pin \"led_external_connection_export\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463521566282 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_external_connection_export\[5\] 0 " "Pin \"led_external_connection_export\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463521566282 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_external_connection_export\[6\] 0 " "Pin \"led_external_connection_export\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463521566282 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_external_connection_export\[7\] 0 " "Pin \"led_external_connection_export\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463521566282 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1463521566282 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1463521574039 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1463521574834 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1463521579078 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463521582751 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1463521583132 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1463521583887 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/user/codingDojo/softcore-NIOSII/resolucao64/output_files/hello_world.fit.smsg " "Generated suppressed messages file /home/user/codingDojo/softcore-NIOSII/resolucao64/output_files/hello_world.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1463521588031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463521590187 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 18:46:30 2016 " "Processing ended: Tue May 17 18:46:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463521590187 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:54 " "Elapsed time: 00:01:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463521590187 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463521590187 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1463521590187 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1463521613640 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463521613666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 18:46:52 2016 " "Processing started: Tue May 17 18:46:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463521613666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1463521613666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hello_world -c hello_world " "Command: quartus_asm --read_settings_files=off --write_settings_files=off hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1463521613688 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1463521629799 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1463521630234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "353 " "Peak virtual memory: 353 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463521632684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 18:47:12 2016 " "Processing ended: Tue May 17 18:47:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463521632684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463521632684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463521632684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1463521632684 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1463521633921 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1463521644113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463521644117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 18:47:23 2016 " "Processing started: Tue May 17 18:47:23 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463521644117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463521644117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hello_world -c hello_world " "Command: quartus_sta hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463521644118 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1463521644836 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1463521645514 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1463521646370 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1463521646371 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1463521647746 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1463521647746 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1463521647746 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1463521647746 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1463521647746 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1463521647746 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hello_world.sdc " "Synopsys Design Constraints File file not found: 'hello_world.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1463521647780 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463521647796 "|blinker|clk_clk"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1463521647840 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1463521647909 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463521647925 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463521647968 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463521647977 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463521647985 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463521647988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463521647995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463521647995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463521647995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463521647995 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1463521648107 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1463521648112 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463521648368 "|blinker|clk_clk"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463521648403 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463521648406 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463521648416 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1463521648418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463521648424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463521648424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463521648424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463521648424 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1463521648465 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1463521648522 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1463521648541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "312 " "Peak virtual memory: 312 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463521648822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 18:47:28 2016 " "Processing ended: Tue May 17 18:47:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463521648822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463521648822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463521648822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463521648822 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463521655236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463521655240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 18:47:34 2016 " "Processing started: Tue May 17 18:47:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463521655240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463521655240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off hello_world -c hello_world " "Command: quartus_eda --read_settings_files=off --write_settings_files=off hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463521655241 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "hello_world.vho\", \"hello_world_fast.vho hello_world_vhd.sdo hello_world_vhd_fast.sdo /home/user/codingDojo/softcore-NIOSII/resolucao64/simulation/modelsim/ simulation " "Generated files \"hello_world.vho\", \"hello_world_fast.vho\", \"hello_world_vhd.sdo\" and \"hello_world_vhd_fast.sdo\" in directory \"/home/user/codingDojo/softcore-NIOSII/resolucao64/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1463521659176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "329 " "Peak virtual memory: 329 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463521659700 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 18:47:39 2016 " "Processing ended: Tue May 17 18:47:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463521659700 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463521659700 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463521659700 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463521659700 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 97 s " "Quartus II Full Compilation was successful. 0 errors, 97 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463521660064 ""}
