// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
// Date        : Tue Mar  7 13:11:20 2023
// Host        : XSH-GUANXIAN-L1 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ u_ila_1_stub.v
// Design      : u_ila_1
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a200tfbg676-2
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "ila,Vivado 2022.2" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(clk, probe0, probe1, probe2, probe3, probe4, probe5, 
  probe6, probe7, probe8, probe9, probe10, probe11, probe12, probe13, probe14, probe15, probe16, probe17, 
  probe18, probe19, probe20, probe21, probe22)
/* synthesis syn_black_box black_box_pad_pin="clk,probe0[15:0],probe1[7:0],probe2[15:0],probe3[15:0],probe4[15:0],probe5[31:0],probe6[31:0],probe7[4:0],probe8[15:0],probe9[15:0],probe10[15:0],probe11[7:0],probe12[15:0],probe13[31:0],probe14[15:0],probe15[31:0],probe16[15:0],probe17[15:0],probe18[31:0],probe19[15:0],probe20[31:0],probe21[0:0],probe22[0:0]" */;
  input clk;
  input [15:0]probe0;
  input [7:0]probe1;
  input [15:0]probe2;
  input [15:0]probe3;
  input [15:0]probe4;
  input [31:0]probe5;
  input [31:0]probe6;
  input [4:0]probe7;
  input [15:0]probe8;
  input [15:0]probe9;
  input [15:0]probe10;
  input [7:0]probe11;
  input [15:0]probe12;
  input [31:0]probe13;
  input [15:0]probe14;
  input [31:0]probe15;
  input [15:0]probe16;
  input [15:0]probe17;
  input [31:0]probe18;
  input [15:0]probe19;
  input [31:0]probe20;
  input [0:0]probe21;
  input [0:0]probe22;
endmodule
