// Seed: 1222161857
module module_0 (
    input wire id_0,
    output tri0 id_1,
    input wire id_2,
    input wor id_3,
    output wand id_4,
    output supply0 id_5
);
  wire id_7;
  final $unsigned(87);
  ;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    input tri0 id_2,
    output uwire id_3,
    input tri1 id_4,
    input wand id_5,
    output wire id_6,
    input supply0 id_7,
    input supply0 id_8,
    output tri0 id_9,
    input tri id_10,
    output wand id_11,
    input wire id_12,
    output uwire id_13,
    input supply1 id_14,
    output tri id_15,
    output supply1 id_16,
    input supply1 id_17,
    input wand id_18,
    output tri0 id_19,
    input uwire id_20,
    output supply0 id_21
);
  always @(posedge id_0 or posedge 1) $clog2(51);
  ;
  module_0 modCall_1 (
      id_2,
      id_16,
      id_2,
      id_4,
      id_9,
      id_19
  );
endmodule
