#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec  3 16:45:52 2018
# Process ID: 1452
# Current directory: /home/coldnew/helloR5/helloR5.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/coldnew/helloR5/helloR5.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/coldnew/helloR5/helloR5.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/coldnew/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1609.297 ; gain = 445.148 ; free physical = 5068 ; free virtual = 8547
Command: link_design -top design_1_wrapper -part xczu3eg-sfva625-1-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/coldnew/helloR5/helloR5.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/coldnew/helloR5/helloR5.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_1/design_1_rst_ps8_0_99M_1.dcp' for cell 'design_1_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint '/home/coldnew/helloR5/helloR5.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/coldnew/helloR5/helloR5.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/coldnew/helloR5/helloR5.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu3eg-sfva625-1-i
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/coldnew/helloR5/helloR5.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/coldnew/helloR5/helloR5.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/coldnew/helloR5/helloR5.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/coldnew/helloR5/helloR5.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/coldnew/helloR5/helloR5.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/coldnew/helloR5/helloR5.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/coldnew/helloR5/helloR5.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_1/design_1_rst_ps8_0_99M_1_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/coldnew/helloR5/helloR5.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_1/design_1_rst_ps8_0_99M_1_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/coldnew/helloR5/helloR5.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_1/design_1_rst_ps8_0_99M_1.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/coldnew/helloR5/helloR5.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_1/design_1_rst_ps8_0_99M_1.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/coldnew/helloR5/helloR5.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/coldnew/helloR5/helloR5.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Sourcing Tcl File [/home/coldnew/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/coldnew/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2184.754 ; gain = 32.016 ; free physical = 4592 ; free virtual = 7851
Finished Sourcing Tcl File [/home/coldnew/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/coldnew/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/coldnew/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/coldnew/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/coldnew/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 5 instances

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:37 ; elapsed = 00:01:07 . Memory (MB): peak = 2288.805 ; gain = 679.508 ; free physical = 4446 ; free virtual = 7800
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2288.805 ; gain = 0.000 ; free physical = 4592 ; free virtual = 7835

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19dcd3584

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2288.805 ; gain = 0.000 ; free physical = 4539 ; free virtual = 7816

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 375 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 122f41440

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2288.805 ; gain = 0.000 ; free physical = 4498 ; free virtual = 7803
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 138486d5c

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2288.805 ; gain = 0.000 ; free physical = 4480 ; free virtual = 7803
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 42 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e99efcdf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2288.805 ; gain = 0.000 ; free physical = 4541 ; free virtual = 7785
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 707 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: e99efcdf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2288.805 ; gain = 0.000 ; free physical = 4549 ; free virtual = 7793
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1733702b6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2288.805 ; gain = 0.000 ; free physical = 4546 ; free virtual = 7790
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e1996bb1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2288.805 ; gain = 0.000 ; free physical = 4505 ; free virtual = 7784
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2288.805 ; gain = 0.000 ; free physical = 4499 ; free virtual = 7782
Ending Logic Optimization Task | Checksum: e1996bb1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2288.805 ; gain = 0.000 ; free physical = 4493 ; free virtual = 7777

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e1996bb1

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2288.805 ; gain = 0.000 ; free physical = 4465 ; free virtual = 7772

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e1996bb1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2288.805 ; gain = 0.000 ; free physical = 4453 ; free virtual = 7767
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2288.805 ; gain = 0.000 ; free physical = 4453 ; free virtual = 7767
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2288.805 ; gain = 0.000 ; free physical = 4389 ; free virtual = 7757
INFO: [Common 17-1381] The checkpoint '/home/coldnew/helloR5/helloR5.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/coldnew/helloR5/helloR5.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3035.867 ; gain = 747.062 ; free physical = 4545 ; free virtual = 7708
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3035.867 ; gain = 0.000 ; free physical = 4557 ; free virtual = 7748
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b789b4cc

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3035.867 ; gain = 0.000 ; free physical = 4557 ; free virtual = 7748
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3035.867 ; gain = 0.000 ; free physical = 4557 ; free virtual = 7748

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 68127dd9

Time (s): cpu = 00:00:55 ; elapsed = 00:01:55 . Memory (MB): peak = 3442.613 ; gain = 406.746 ; free physical = 354 ; free virtual = 6607

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14ad9c345

Time (s): cpu = 00:01:00 ; elapsed = 00:02:03 . Memory (MB): peak = 3445.625 ; gain = 409.758 ; free physical = 111 ; free virtual = 6386

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14ad9c345

Time (s): cpu = 00:01:00 ; elapsed = 00:02:03 . Memory (MB): peak = 3445.625 ; gain = 409.758 ; free physical = 110 ; free virtual = 6384
Phase 1 Placer Initialization | Checksum: 14ad9c345

Time (s): cpu = 00:01:00 ; elapsed = 00:02:03 . Memory (MB): peak = 3445.625 ; gain = 409.758 ; free physical = 109 ; free virtual = 6384

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 91aaa4c0

Time (s): cpu = 00:01:03 ; elapsed = 00:02:09 . Memory (MB): peak = 3485.645 ; gain = 449.777 ; free physical = 146 ; free virtual = 6376

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3501.652 ; gain = 0.000 ; free physical = 112 ; free virtual = 6269

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 146e641ad

Time (s): cpu = 00:01:17 ; elapsed = 00:02:25 . Memory (MB): peak = 3501.652 ; gain = 465.785 ; free physical = 104 ; free virtual = 6261
Phase 2 Global Placement | Checksum: 100efb8c4

Time (s): cpu = 00:01:28 ; elapsed = 00:02:33 . Memory (MB): peak = 3501.652 ; gain = 465.785 ; free physical = 216 ; free virtual = 6288

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 100efb8c4

Time (s): cpu = 00:01:28 ; elapsed = 00:02:33 . Memory (MB): peak = 3501.652 ; gain = 465.785 ; free physical = 216 ; free virtual = 6287

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 104bfa449

Time (s): cpu = 00:01:29 ; elapsed = 00:02:33 . Memory (MB): peak = 3501.652 ; gain = 465.785 ; free physical = 183 ; free virtual = 6254

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 197ba67ce

Time (s): cpu = 00:01:29 ; elapsed = 00:02:33 . Memory (MB): peak = 3501.652 ; gain = 465.785 ; free physical = 182 ; free virtual = 6253

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 197ba67ce

Time (s): cpu = 00:01:29 ; elapsed = 00:02:33 . Memory (MB): peak = 3501.652 ; gain = 465.785 ; free physical = 182 ; free virtual = 6253

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 16e4bb500

Time (s): cpu = 00:01:30 ; elapsed = 00:02:34 . Memory (MB): peak = 3501.652 ; gain = 465.785 ; free physical = 299 ; free virtual = 6348

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 15fe40cb2

Time (s): cpu = 00:01:35 ; elapsed = 00:02:40 . Memory (MB): peak = 3501.652 ; gain = 465.785 ; free physical = 135 ; free virtual = 6193

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 13433c5f9

Time (s): cpu = 00:01:36 ; elapsed = 00:02:41 . Memory (MB): peak = 3501.652 ; gain = 465.785 ; free physical = 176 ; free virtual = 6236

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 198845af0

Time (s): cpu = 00:01:36 ; elapsed = 00:02:41 . Memory (MB): peak = 3501.652 ; gain = 465.785 ; free physical = 195 ; free virtual = 6257

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 12fc11072

Time (s): cpu = 00:01:37 ; elapsed = 00:02:42 . Memory (MB): peak = 3501.652 ; gain = 465.785 ; free physical = 271 ; free virtual = 6336

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 1482d568c

Time (s): cpu = 00:01:38 ; elapsed = 00:02:42 . Memory (MB): peak = 3501.652 ; gain = 465.785 ; free physical = 266 ; free virtual = 6331

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 1482d568c

Time (s): cpu = 00:01:38 ; elapsed = 00:02:42 . Memory (MB): peak = 3501.652 ; gain = 465.785 ; free physical = 267 ; free virtual = 6332
Phase 3 Detail Placement | Checksum: 1482d568c

Time (s): cpu = 00:01:38 ; elapsed = 00:02:42 . Memory (MB): peak = 3501.652 ; gain = 465.785 ; free physical = 267 ; free virtual = 6331

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e0503e8e

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e0503e8e

Time (s): cpu = 00:01:40 ; elapsed = 00:02:43 . Memory (MB): peak = 3501.652 ; gain = 465.785 ; free physical = 263 ; free virtual = 6328
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.520. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a57733be

Time (s): cpu = 00:01:40 ; elapsed = 00:02:43 . Memory (MB): peak = 3501.652 ; gain = 465.785 ; free physical = 263 ; free virtual = 6327
Phase 4.1 Post Commit Optimization | Checksum: 1a57733be

Time (s): cpu = 00:01:40 ; elapsed = 00:02:43 . Memory (MB): peak = 3501.652 ; gain = 465.785 ; free physical = 263 ; free virtual = 6327

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a57733be

Time (s): cpu = 00:01:40 ; elapsed = 00:02:43 . Memory (MB): peak = 3501.652 ; gain = 465.785 ; free physical = 263 ; free virtual = 6328

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 21c0a2871

Time (s): cpu = 00:01:44 ; elapsed = 00:02:48 . Memory (MB): peak = 3501.652 ; gain = 465.785 ; free physical = 381 ; free virtual = 6458

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 186e2b6d1

Time (s): cpu = 00:01:44 ; elapsed = 00:02:48 . Memory (MB): peak = 3501.652 ; gain = 465.785 ; free physical = 381 ; free virtual = 6458
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 186e2b6d1

Time (s): cpu = 00:01:44 ; elapsed = 00:02:48 . Memory (MB): peak = 3501.652 ; gain = 465.785 ; free physical = 381 ; free virtual = 6458
Ending Placer Task | Checksum: 171ddcce3

Time (s): cpu = 00:01:44 ; elapsed = 00:02:48 . Memory (MB): peak = 3501.652 ; gain = 465.785 ; free physical = 394 ; free virtual = 6471
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:02 ; elapsed = 00:03:06 . Memory (MB): peak = 3501.652 ; gain = 465.785 ; free physical = 394 ; free virtual = 6471
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3501.652 ; gain = 0.000 ; free physical = 382 ; free virtual = 6466
INFO: [Common 17-1381] The checkpoint '/home/coldnew/helloR5/helloR5.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3501.652 ; gain = 0.000 ; free physical = 290 ; free virtual = 6369
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3501.652 ; gain = 0.000 ; free physical = 301 ; free virtual = 6381
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3501.652 ; gain = 0.000 ; free physical = 298 ; free virtual = 6379
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: a7469896 ConstDB: 0 ShapeSum: 54043f9a RouteDB: 7692f4b3

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 147c7d3bd

Time (s): cpu = 00:01:02 ; elapsed = 00:00:57 . Memory (MB): peak = 3938.629 ; gain = 0.000 ; free physical = 552 ; free virtual = 6180
Post Restoration Checksum: NetGraph: 9a21f0f2 NumContArr: 5dd38f99 Constraints: e8430668 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1e03886f3

Time (s): cpu = 00:01:02 ; elapsed = 00:00:58 . Memory (MB): peak = 3938.629 ; gain = 0.000 ; free physical = 494 ; free virtual = 6123

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1e03886f3

Time (s): cpu = 00:01:02 ; elapsed = 00:00:58 . Memory (MB): peak = 3938.629 ; gain = 0.000 ; free physical = 473 ; free virtual = 6102

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1e03886f3

Time (s): cpu = 00:01:02 ; elapsed = 00:00:58 . Memory (MB): peak = 3938.629 ; gain = 0.000 ; free physical = 473 ; free virtual = 6102

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: e607a276

Time (s): cpu = 00:01:04 ; elapsed = 00:01:00 . Memory (MB): peak = 3938.629 ; gain = 0.000 ; free physical = 414 ; free virtual = 6044

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 163e27c32

Time (s): cpu = 00:01:06 ; elapsed = 00:01:02 . Memory (MB): peak = 3938.629 ; gain = 0.000 ; free physical = 418 ; free virtual = 6048
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.567  | TNS=0.000  | WHS=-0.034 | THS=-3.529 |

Phase 2 Router Initialization | Checksum: 144618bd8

Time (s): cpu = 00:01:08 ; elapsed = 00:01:04 . Memory (MB): peak = 3938.629 ; gain = 0.000 ; free physical = 469 ; free virtual = 6099

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2438f4636

Time (s): cpu = 00:01:11 ; elapsed = 00:01:05 . Memory (MB): peak = 3938.629 ; gain = 0.000 ; free physical = 453 ; free virtual = 6088

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 432
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.239  | TNS=0.000  | WHS=0.008  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 17c3f79ff

Time (s): cpu = 00:01:31 ; elapsed = 00:01:17 . Memory (MB): peak = 3938.629 ; gain = 0.000 ; free physical = 361 ; free virtual = 6071

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 133b480af

Time (s): cpu = 00:01:31 ; elapsed = 00:01:17 . Memory (MB): peak = 3938.629 ; gain = 0.000 ; free physical = 356 ; free virtual = 6068
Phase 4 Rip-up And Reroute | Checksum: 133b480af

Time (s): cpu = 00:01:31 ; elapsed = 00:01:17 . Memory (MB): peak = 3938.629 ; gain = 0.000 ; free physical = 356 ; free virtual = 6068

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 133b480af

Time (s): cpu = 00:01:31 ; elapsed = 00:01:17 . Memory (MB): peak = 3938.629 ; gain = 0.000 ; free physical = 356 ; free virtual = 6068

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 133b480af

Time (s): cpu = 00:01:31 ; elapsed = 00:01:17 . Memory (MB): peak = 3938.629 ; gain = 0.000 ; free physical = 348 ; free virtual = 6061
Phase 5 Delay and Skew Optimization | Checksum: 133b480af

Time (s): cpu = 00:01:31 ; elapsed = 00:01:17 . Memory (MB): peak = 3938.629 ; gain = 0.000 ; free physical = 347 ; free virtual = 6060

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 115bc87d5

Time (s): cpu = 00:01:32 ; elapsed = 00:01:18 . Memory (MB): peak = 3938.629 ; gain = 0.000 ; free physical = 355 ; free virtual = 6081
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.239  | TNS=0.000  | WHS=0.008  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1141af7ec

Time (s): cpu = 00:01:32 ; elapsed = 00:01:18 . Memory (MB): peak = 3938.629 ; gain = 0.000 ; free physical = 360 ; free virtual = 6087
Phase 6 Post Hold Fix | Checksum: 1141af7ec

Time (s): cpu = 00:01:32 ; elapsed = 00:01:18 . Memory (MB): peak = 3938.629 ; gain = 0.000 ; free physical = 358 ; free virtual = 6085

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.199217 %
  Global Horizontal Routing Utilization  = 0.33138 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: de9a439d

Time (s): cpu = 00:01:32 ; elapsed = 00:01:18 . Memory (MB): peak = 3938.629 ; gain = 0.000 ; free physical = 361 ; free virtual = 6087

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: de9a439d

Time (s): cpu = 00:01:32 ; elapsed = 00:01:18 . Memory (MB): peak = 3938.629 ; gain = 0.000 ; free physical = 352 ; free virtual = 6079

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: de9a439d

Time (s): cpu = 00:01:33 ; elapsed = 00:01:19 . Memory (MB): peak = 3938.629 ; gain = 0.000 ; free physical = 360 ; free virtual = 6087

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.239  | TNS=0.000  | WHS=0.008  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: de9a439d

Time (s): cpu = 00:01:33 ; elapsed = 00:01:19 . Memory (MB): peak = 3938.629 ; gain = 0.000 ; free physical = 357 ; free virtual = 6084
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:33 ; elapsed = 00:01:19 . Memory (MB): peak = 3938.629 ; gain = 0.000 ; free physical = 386 ; free virtual = 6113

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:48 ; elapsed = 00:01:32 . Memory (MB): peak = 3938.629 ; gain = 436.977 ; free physical = 377 ; free virtual = 6104
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3938.629 ; gain = 0.000 ; free physical = 371 ; free virtual = 6106
INFO: [Common 17-1381] The checkpoint '/home/coldnew/helloR5/helloR5.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/coldnew/helloR5/helloR5.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 4188.645 ; gain = 250.016 ; free physical = 883 ; free virtual = 6064
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/coldnew/helloR5/helloR5.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4188.645 ; gain = 0.000 ; free physical = 1084 ; free virtual = 6261
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4188.645 ; gain = 0.000 ; free physical = 947 ; free virtual = 6166
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 4188.645 ; gain = 0.000 ; free physical = 1132 ; free virtual = 6385
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC RTSTAT-10] No routable loads: 15 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, and design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:31 ; elapsed = 00:02:51 . Memory (MB): peak = 4188.645 ; gain = 0.000 ; free physical = 731 ; free virtual = 5783
INFO: [Common 17-206] Exiting Vivado at Mon Dec  3 16:56:50 2018...
