      0: system.mem_ctrl.dram: Setting up DRAM Interface
      0: system.mem_ctrl.dram: Creating DRAM rank 0 
      0: system.mem_ctrl.dram: Creating DRAM rank 1 
      0: system.mem_ctrl.dram: Memory capacity 536870912 (536870912) bytes
      0: system.mem_ctrl.dram: Row buffer size 8192 bytes with 128 bursts per row buffer
      0: system.mem_ctrl.dram: Address: 0x190 Rank 0 Bank 0 Row 0
      0: system.mem_ctrl.dram: Timing access to addr 0x190, rank/bank/row 0 0 0
      0: system.mem_ctrl.dram: Activate at tick 0
      0: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 0, now got 1 active
      0: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27500
  46250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
  77000: system.mem_ctrl.dram: Address: 0x190 Rank 0 Bank 0 Row 0
  77000: system.mem_ctrl.dram: Timing access to addr 0x190, rank/bank/row 0 0 0
  77000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 77000
  95750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
 126000: system.mem_ctrl.dram: Address: 0x190 Rank 0 Bank 0 Row 0
 126000: system.mem_ctrl.dram: Timing access to addr 0x190, rank/bank/row 0 0 0
 126000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126000
 144750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
 175000: system.mem_ctrl.dram: Address: 0x94db0 Rank 1 Bank 2 Row 4
 175000: system.mem_ctrl.dram: Timing access to addr 0x94db0, rank/bank/row 1 2 4
 175000: system.mem_ctrl.dram: Activate at tick 175000
 175000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 175000, now got 1 active
 175000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188750
 207500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
 238000: system.mem_ctrl.dram: Address: 0x190 Rank 0 Bank 0 Row 0
 238000: system.mem_ctrl.dram: Timing access to addr 0x190, rank/bank/row 0 0 0
 238000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238000
 256750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
 287000: system.mem_ctrl.dram: Address: 0x198 Rank 0 Bank 0 Row 0
 287000: system.mem_ctrl.dram: Timing access to addr 0x198, rank/bank/row 0 0 0
 287000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287000
 305750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
 336000: system.mem_ctrl.dram: Address: 0x198 Rank 0 Bank 0 Row 0
 336000: system.mem_ctrl.dram: Timing access to addr 0x198, rank/bank/row 0 0 0
 336000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336000
 354750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
 385000: system.mem_ctrl.dram: Address: 0x198 Rank 0 Bank 0 Row 0
 385000: system.mem_ctrl.dram: Timing access to addr 0x198, rank/bank/row 0 0 0
 385000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 385000
 403750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
 434000: system.mem_ctrl.dram: Address: 0x94da8 Rank 1 Bank 2 Row 4
 455000: system.mem_ctrl.dram: Address: 0x198 Rank 0 Bank 0 Row 0
 455000: system.mem_ctrl.dram: Timing access to addr 0x198, rank/bank/row 0 0 0
 455000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 455000
 473750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
 525000: system.mem_ctrl.dram: Address: 0x1a0 Rank 0 Bank 0 Row 0
 525000: system.mem_ctrl.dram: Timing access to addr 0x1a0, rank/bank/row 0 0 0
 525000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 525000
 543750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
 574000: system.mem_ctrl.dram: Address: 0x1a0 Rank 0 Bank 0 Row 0
 574000: system.mem_ctrl.dram: Timing access to addr 0x1a0, rank/bank/row 0 0 0
 574000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 574000
 592750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
 623000: system.mem_ctrl.dram: Address: 0x1a8 Rank 0 Bank 0 Row 0
 623000: system.mem_ctrl.dram: Timing access to addr 0x1a8, rank/bank/row 0 0 0
 623000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 623000
 641750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
 672000: system.mem_ctrl.dram: Address: 0x1a8 Rank 0 Bank 0 Row 0
 672000: system.mem_ctrl.dram: Timing access to addr 0x1a8, rank/bank/row 0 0 0
 672000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 672000
 690750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
 721000: system.mem_ctrl.dram: Address: 0x1b0 Rank 0 Bank 0 Row 0
 721000: system.mem_ctrl.dram: Timing access to addr 0x1b0, rank/bank/row 0 0 0
 721000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 721000
 739750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
 770000: system.mem_ctrl.dram: Address: 0x1b0 Rank 0 Bank 0 Row 0
 770000: system.mem_ctrl.dram: Timing access to addr 0x1b0, rank/bank/row 0 0 0
 770000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 770000
 788750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
 819000: system.mem_ctrl.dram: Address: 0x1b8 Rank 0 Bank 0 Row 0
 819000: system.mem_ctrl.dram: Timing access to addr 0x1b8, rank/bank/row 0 0 0
 819000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 819000
 837750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
 889000: system.mem_ctrl.dram: Address: 0x9a00 Rank 0 Bank 4 Row 0
 889000: system.mem_ctrl.dram: Timing access to addr 0x9a00, rank/bank/row 0 4 0
 889000: system.mem_ctrl.dram: Activate at tick 889000
 889000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 889000, now got 2 active
 889000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 902750
 921500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
 973000: system.mem_ctrl.dram: Address: 0x9a00 Rank 0 Bank 4 Row 0
 973000: system.mem_ctrl.dram: Timing access to addr 0x9a00, rank/bank/row 0 4 0
 973000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 973000
 991750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
1022000: system.mem_ctrl.dram: Address: 0x9a00 Rank 0 Bank 4 Row 0
1022000: system.mem_ctrl.dram: Timing access to addr 0x9a00, rank/bank/row 0 4 0
1022000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1022000
1040750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
1071000: system.mem_ctrl.dram: Address: 0x9a08 Rank 0 Bank 4 Row 0
1071000: system.mem_ctrl.dram: Timing access to addr 0x9a08, rank/bank/row 0 4 0
1071000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1071000
1089750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
1141000: system.mem_ctrl.dram: Address: 0x9a08 Rank 0 Bank 4 Row 0
1141000: system.mem_ctrl.dram: Timing access to addr 0x9a08, rank/bank/row 0 4 0
1141000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1141000
1159750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
1190000: system.mem_ctrl.dram: Address: 0x9a08 Rank 0 Bank 4 Row 0
1190000: system.mem_ctrl.dram: Timing access to addr 0x9a08, rank/bank/row 0 4 0
1190000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1190000
1208750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
1260000: system.mem_ctrl.dram: Address: 0x9a08 Rank 0 Bank 4 Row 0
1260000: system.mem_ctrl.dram: Timing access to addr 0x9a08, rank/bank/row 0 4 0
1260000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1260000
1278750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
1309000: system.mem_ctrl.dram: Address: 0x9a10 Rank 0 Bank 4 Row 0
1309000: system.mem_ctrl.dram: Timing access to addr 0x9a10, rank/bank/row 0 4 0
1309000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1309000
1327750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
1358000: system.mem_ctrl.dram: Address: 0x9a10 Rank 0 Bank 4 Row 0
1358000: system.mem_ctrl.dram: Timing access to addr 0x9a10, rank/bank/row 0 4 0
1358000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1358000
1376750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
1407000: system.mem_ctrl.dram: Address: 0x94d78 Rank 1 Bank 2 Row 4
1428000: system.mem_ctrl.dram: Address: 0x9a10 Rank 0 Bank 4 Row 0
1428000: system.mem_ctrl.dram: Timing access to addr 0x9a10, rank/bank/row 0 4 0
1428000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1428000
1446750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
1498000: system.mem_ctrl.dram: Address: 0x9a10 Rank 0 Bank 4 Row 0
1498000: system.mem_ctrl.dram: Timing access to addr 0x9a10, rank/bank/row 0 4 0
1498000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1498000
1516750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
1568000: system.mem_ctrl.dram: Address: 0x9a10 Rank 0 Bank 4 Row 0
1568000: system.mem_ctrl.dram: Timing access to addr 0x9a10, rank/bank/row 0 4 0
1568000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1568000
1586750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
1617000: system.mem_ctrl.dram: Address: 0x9a18 Rank 0 Bank 4 Row 0
1617000: system.mem_ctrl.dram: Timing access to addr 0x9a18, rank/bank/row 0 4 0
1617000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1617000
1635750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
1666000: system.mem_ctrl.dram: Address: 0x9a18 Rank 0 Bank 4 Row 0
1666000: system.mem_ctrl.dram: Timing access to addr 0x9a18, rank/bank/row 0 4 0
1666000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1666000
1684750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
1715000: system.mem_ctrl.dram: Address: 0x9a20 Rank 0 Bank 4 Row 0
1715000: system.mem_ctrl.dram: Timing access to addr 0x9a20, rank/bank/row 0 4 0
1715000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1715000
1733750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
1764000: system.mem_ctrl.dram: Address: 0x94b88 Rank 1 Bank 2 Row 4
1785000: system.mem_ctrl.dram: Address: 0x9a20 Rank 0 Bank 4 Row 0
1785000: system.mem_ctrl.dram: Timing access to addr 0x9a20, rank/bank/row 0 4 0
1785000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1785000
1785000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 1792500, now got 1 active
1785000: system.mem_ctrl.dram: Auto-precharged bank: 4
1803750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
1834000: system.mem_ctrl.dram: Address: 0x9a20 Rank 0 Bank 4 Row 0
1834000: system.mem_ctrl.dram: Timing access to addr 0x9a20, rank/bank/row 0 4 0
1834000: system.mem_ctrl.dram: Activate at tick 1834000
1834000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 1834000, now got 2 active
1834000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1847750
1866500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
1897000: system.mem_ctrl.dram: Address: 0x9a28 Rank 0 Bank 4 Row 0
1897000: system.mem_ctrl.dram: Timing access to addr 0x9a28, rank/bank/row 0 4 0
1897000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1897000
1915750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
1946000: system.mem_ctrl.dram: Address: 0x9a28 Rank 0 Bank 4 Row 0
1946000: system.mem_ctrl.dram: Timing access to addr 0x9a28, rank/bank/row 0 4 0
1946000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1946000
1964750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
1995000: system.mem_ctrl.dram: Address: 0x9a28 Rank 0 Bank 4 Row 0
1995000: system.mem_ctrl.dram: Timing access to addr 0x9a28, rank/bank/row 0 4 0
1995000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1995000
2013750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2044000: system.mem_ctrl.dram: Address: 0x9a30 Rank 0 Bank 4 Row 0
2044000: system.mem_ctrl.dram: Timing access to addr 0x9a30, rank/bank/row 0 4 0
2044000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2044000
2062750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2093000: system.mem_ctrl.dram: Address: 0x9a30 Rank 0 Bank 4 Row 0
2093000: system.mem_ctrl.dram: Timing access to addr 0x9a30, rank/bank/row 0 4 0
2093000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2093000
2111750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2163000: system.mem_ctrl.dram: Address: 0x9a30 Rank 0 Bank 4 Row 0
2163000: system.mem_ctrl.dram: Timing access to addr 0x9a30, rank/bank/row 0 4 0
2163000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2163000
2181750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2212000: system.mem_ctrl.dram: Address: 0x9a38 Rank 0 Bank 4 Row 0
2212000: system.mem_ctrl.dram: Timing access to addr 0x9a38, rank/bank/row 0 4 0
2212000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2212000
2230750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2261000: system.mem_ctrl.dram: Address: 0x94b78 Rank 1 Bank 2 Row 4
2282000: system.mem_ctrl.dram: Address: 0x9a38 Rank 0 Bank 4 Row 0
2282000: system.mem_ctrl.dram: Timing access to addr 0x9a38, rank/bank/row 0 4 0
2282000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2282000
2300750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2331000: system.mem_ctrl.dram: Address: 0x9a48 Rank 0 Bank 4 Row 0
2331000: system.mem_ctrl.dram: Timing access to addr 0x9a48, rank/bank/row 0 4 0
2331000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2331000
2349750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2380000: system.mem_ctrl.dram: Address: 0x9a50 Rank 0 Bank 4 Row 0
2380000: system.mem_ctrl.dram: Timing access to addr 0x9a50, rank/bank/row 0 4 0
2380000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2380000
2398750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2429000: system.mem_ctrl.dram: Address: 0x94da0 Rank 1 Bank 2 Row 4
2429000: system.mem_ctrl.dram: Timing access to addr 0x94da0, rank/bank/row 1 2 4
2429000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2429000
2447750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
2478000: system.mem_ctrl.dram: Address: 0x9a50 Rank 0 Bank 4 Row 0
2478000: system.mem_ctrl.dram: Timing access to addr 0x9a50, rank/bank/row 0 4 0
2478000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2478000
2496750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2527000: system.mem_ctrl.dram: Address: 0x9a58 Rank 0 Bank 4 Row 0
2527000: system.mem_ctrl.dram: Timing access to addr 0x9a58, rank/bank/row 0 4 0
2527000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2527000
2545750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2576000: system.mem_ctrl.dram: Address: 0x807b0 Rank 0 Bank 0 Row 4
2597000: system.mem_ctrl.dram: Address: 0x9a58 Rank 0 Bank 4 Row 0
2597000: system.mem_ctrl.dram: Timing access to addr 0x9a58, rank/bank/row 0 4 0
2597000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2597000
2615750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2646000: system.mem_ctrl.dram: Address: 0x9a60 Rank 0 Bank 4 Row 0
2646000: system.mem_ctrl.dram: Timing access to addr 0x9a60, rank/bank/row 0 4 0
2646000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2646000
2664750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2695000: system.mem_ctrl.dram: Address: 0x92df8 Rank 1 Bank 1 Row 4
2716000: system.mem_ctrl.dram: Address: 0x9a60 Rank 0 Bank 4 Row 0
2716000: system.mem_ctrl.dram: Timing access to addr 0x9a60, rank/bank/row 0 4 0
2716000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2716000
2716000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 2723500, now got 1 active
2716000: system.mem_ctrl.dram: Auto-precharged bank: 4
2734750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2765000: system.mem_ctrl.dram: Address: 0x9a68 Rank 0 Bank 4 Row 0
2765000: system.mem_ctrl.dram: Timing access to addr 0x9a68, rank/bank/row 0 4 0
2765000: system.mem_ctrl.dram: Activate at tick 2765000
2765000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 2765000, now got 2 active
2765000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2778750
2797500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2828000: system.mem_ctrl.dram: Address: 0x7f9f8 Rank 1 Bank 7 Row 3
2849000: system.mem_ctrl.dram: Address: 0x9a68 Rank 0 Bank 4 Row 0
2849000: system.mem_ctrl.dram: Timing access to addr 0x9a68, rank/bank/row 0 4 0
2849000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2849000
2867750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2898000: system.mem_ctrl.dram: Address: 0x9a68 Rank 0 Bank 4 Row 0
2898000: system.mem_ctrl.dram: Timing access to addr 0x9a68, rank/bank/row 0 4 0
2898000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2898000
2916750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2947000: system.mem_ctrl.dram: Address: 0x9a70 Rank 0 Bank 4 Row 0
2947000: system.mem_ctrl.dram: Timing access to addr 0x9a70, rank/bank/row 0 4 0
2947000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2947000
2965750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2996000: system.mem_ctrl.dram: Address: 0x94dc8 Rank 1 Bank 2 Row 4
2996000: system.mem_ctrl.dram: Timing access to addr 0x94dc8, rank/bank/row 1 2 4
2996000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2996000
3014750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
3045000: system.mem_ctrl.dram: Address: 0x9a70 Rank 0 Bank 4 Row 0
3045000: system.mem_ctrl.dram: Timing access to addr 0x9a70, rank/bank/row 0 4 0
3045000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3045000
3063750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
3094000: system.mem_ctrl.dram: Address: 0x9a70 Rank 0 Bank 4 Row 0
3094000: system.mem_ctrl.dram: Timing access to addr 0x9a70, rank/bank/row 0 4 0
3094000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3094000
3112750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
3143000: system.mem_ctrl.dram: Address: 0x9a78 Rank 0 Bank 4 Row 0
3143000: system.mem_ctrl.dram: Timing access to addr 0x9a78, rank/bank/row 0 4 0
3143000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3143000
3161750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
3192000: system.mem_ctrl.dram: Address: 0x9a78 Rank 0 Bank 4 Row 0
3192000: system.mem_ctrl.dram: Timing access to addr 0x9a78, rank/bank/row 0 4 0
3192000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3192000
3210750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
3241000: system.mem_ctrl.dram: Address: 0x9a78 Rank 0 Bank 4 Row 0
3241000: system.mem_ctrl.dram: Timing access to addr 0x9a78, rank/bank/row 0 4 0
3241000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3241000
3259750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
3290000: system.mem_ctrl.dram: Address: 0x9a80 Rank 0 Bank 4 Row 0
3290000: system.mem_ctrl.dram: Timing access to addr 0x9a80, rank/bank/row 0 4 0
3290000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3290000
3308750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
3360000: system.mem_ctrl.dram: Address: 0x15b00 Rank 1 Bank 2 Row 0
3360000: system.mem_ctrl.dram: Timing access to addr 0x15b00, rank/bank/row 1 2 0
3360000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 3360000, now got 0 active
3360000: system.mem_ctrl.dram: Activate at tick 3373750
3360000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 3373750, now got 1 active
3360000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3387500
3406250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
3437000: system.mem_ctrl.dram: Address: 0x94dd0 Rank 1 Bank 2 Row 4
3437000: system.mem_ctrl.dram: Timing access to addr 0x94dd0, rank/bank/row 1 2 4
3437000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 3437000, now got 0 active
3437000: system.mem_ctrl.dram: Activate at tick 3450750
3437000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 3450750, now got 1 active
3437000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3464500
3483250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
3514000: system.mem_ctrl.dram: Address: 0x15b00 Rank 1 Bank 2 Row 0
3514000: system.mem_ctrl.dram: Timing access to addr 0x15b00, rank/bank/row 1 2 0
3514000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 3514000, now got 0 active
3514000: system.mem_ctrl.dram: Activate at tick 3527750
3514000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 3527750, now got 1 active
3514000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3541500
3560250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
3591000: system.mem_ctrl.dram: Address: 0x15b00 Rank 1 Bank 2 Row 0
3591000: system.mem_ctrl.dram: Timing access to addr 0x15b00, rank/bank/row 1 2 0
3591000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3591000
3609750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
3640000: system.mem_ctrl.dram: Address: 0x15b00 Rank 1 Bank 2 Row 0
3640000: system.mem_ctrl.dram: Timing access to addr 0x15b00, rank/bank/row 1 2 0
3640000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3640000
3658750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
3689000: system.mem_ctrl.dram: Address: 0x15b08 Rank 1 Bank 2 Row 0
3689000: system.mem_ctrl.dram: Timing access to addr 0x15b08, rank/bank/row 1 2 0
3689000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3689000
3707750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
3738000: system.mem_ctrl.dram: Address: 0x15b08 Rank 1 Bank 2 Row 0
3738000: system.mem_ctrl.dram: Timing access to addr 0x15b08, rank/bank/row 1 2 0
3738000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3738000
3756750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
3787000: system.mem_ctrl.dram: Address: 0x15b08 Rank 1 Bank 2 Row 0
3787000: system.mem_ctrl.dram: Timing access to addr 0x15b08, rank/bank/row 1 2 0
3787000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3787000
3805750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
3836000: system.mem_ctrl.dram: Address: 0x15b08 Rank 1 Bank 2 Row 0
3836000: system.mem_ctrl.dram: Timing access to addr 0x15b08, rank/bank/row 1 2 0
3836000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3836000
3854750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
3885000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
3885000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
3885000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3885000
3903750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
3934000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
3934000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
3934000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3934000
3952750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
3983000: system.mem_ctrl.dram: Address: 0x15b18 Rank 1 Bank 2 Row 0
3983000: system.mem_ctrl.dram: Timing access to addr 0x15b18, rank/bank/row 1 2 0
3983000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3983000
4001750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
4032000: system.mem_ctrl.dram: Address: 0x15b40 Rank 1 Bank 2 Row 0
4032000: system.mem_ctrl.dram: Timing access to addr 0x15b40, rank/bank/row 1 2 0
4032000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4032000
4050750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
4081000: system.mem_ctrl.dram: Address: 0x15b40 Rank 1 Bank 2 Row 0
4081000: system.mem_ctrl.dram: Timing access to addr 0x15b40, rank/bank/row 1 2 0
4081000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4081000
4099750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
4130000: system.mem_ctrl.dram: Address: 0x94de0 Rank 1 Bank 2 Row 4
4130000: system.mem_ctrl.dram: Timing access to addr 0x94de0, rank/bank/row 1 2 4
4130000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 4130000, now got 0 active
4130000: system.mem_ctrl.dram: Activate at tick 4143750
4130000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 4143750, now got 1 active
4130000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4157500
4176250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
4207000: system.mem_ctrl.dram: Address: 0x15b40 Rank 1 Bank 2 Row 0
4207000: system.mem_ctrl.dram: Timing access to addr 0x15b40, rank/bank/row 1 2 0
4207000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 4207000, now got 0 active
4207000: system.mem_ctrl.dram: Activate at tick 4220750
4207000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 4220750, now got 1 active
4207000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4234500
4253250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
4284000: system.mem_ctrl.dram: Address: 0x15b48 Rank 1 Bank 2 Row 0
4284000: system.mem_ctrl.dram: Timing access to addr 0x15b48, rank/bank/row 1 2 0
4284000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4284000
4302750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
4333000: system.mem_ctrl.dram: Address: 0x15b48 Rank 1 Bank 2 Row 0
4333000: system.mem_ctrl.dram: Timing access to addr 0x15b48, rank/bank/row 1 2 0
4333000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4333000
4351750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
4382000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
4382000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
4382000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4382000
4400750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
4431000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
4431000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
4431000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4431000
4449750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
4480000: system.mem_ctrl.dram: Address: 0x15b18 Rank 1 Bank 2 Row 0
4480000: system.mem_ctrl.dram: Timing access to addr 0x15b18, rank/bank/row 1 2 0
4480000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4480000
4498750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
4529000: system.mem_ctrl.dram: Address: 0x15b18 Rank 1 Bank 2 Row 0
4529000: system.mem_ctrl.dram: Timing access to addr 0x15b18, rank/bank/row 1 2 0
4529000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4529000
4547750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
4578000: system.mem_ctrl.dram: Address: 0x15b20 Rank 1 Bank 2 Row 0
4578000: system.mem_ctrl.dram: Timing access to addr 0x15b20, rank/bank/row 1 2 0
4578000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4578000
4596750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
4627000: system.mem_ctrl.dram: Address: 0x5ebe8 Rank 1 Bank 7 Row 2
4627000: system.mem_ctrl.dram: Timing access to addr 0x5ebe8, rank/bank/row 1 7 2
4627000: system.mem_ctrl.dram: Activate at tick 4627000
4627000: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 4627000, now got 2 active
4627000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4640750
4659500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
4690000: system.mem_ctrl.dram: Address: 0x15b68 Rank 1 Bank 2 Row 0
4690000: system.mem_ctrl.dram: Timing access to addr 0x15b68, rank/bank/row 1 2 0
4690000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4690000
4708750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
4739000: system.mem_ctrl.dram: Address: 0x15b70 Rank 1 Bank 2 Row 0
4739000: system.mem_ctrl.dram: Timing access to addr 0x15b70, rank/bank/row 1 2 0
4739000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4739000
4757750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
4788000: system.mem_ctrl.dram: Address: 0x94de8 Rank 1 Bank 2 Row 4
4788000: system.mem_ctrl.dram: Timing access to addr 0x94de8, rank/bank/row 1 2 4
4788000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 4788000, now got 1 active
4788000: system.mem_ctrl.dram: Activate at tick 4801750
4788000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 4801750, now got 2 active
4788000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4815500
4834250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
4865000: system.mem_ctrl.dram: Address: 0x15b70 Rank 1 Bank 2 Row 0
4865000: system.mem_ctrl.dram: Timing access to addr 0x15b70, rank/bank/row 1 2 0
4865000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 4865000, now got 1 active
4865000: system.mem_ctrl.dram: Activate at tick 4878750
4865000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 4878750, now got 2 active
4865000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4892500
4911250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
4942000: system.mem_ctrl.dram: Address: 0x15b70 Rank 1 Bank 2 Row 0
4942000: system.mem_ctrl.dram: Timing access to addr 0x15b70, rank/bank/row 1 2 0
4942000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4942000
4960750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
4991000: system.mem_ctrl.dram: Address: 0x15b78 Rank 1 Bank 2 Row 0
4991000: system.mem_ctrl.dram: Timing access to addr 0x15b78, rank/bank/row 1 2 0
4991000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4991000
5009750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
5040000: system.mem_ctrl.dram: Address: 0x92e70 Rank 1 Bank 1 Row 4
5061000: system.mem_ctrl.dram: Address: 0x15b78 Rank 1 Bank 2 Row 0
5061000: system.mem_ctrl.dram: Timing access to addr 0x15b78, rank/bank/row 1 2 0
5061000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5061000
5079750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
5110000: system.mem_ctrl.dram: Address: 0x15b80 Rank 1 Bank 2 Row 0
5110000: system.mem_ctrl.dram: Timing access to addr 0x15b80, rank/bank/row 1 2 0
5110000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5110000
5128750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
5159000: system.mem_ctrl.dram: Address: 0x94df0 Rank 1 Bank 2 Row 4
5159000: system.mem_ctrl.dram: Timing access to addr 0x94df0, rank/bank/row 1 2 4
5159000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 5159000, now got 1 active
5159000: system.mem_ctrl.dram: Activate at tick 5172750
5159000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 5172750, now got 2 active
5159000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5186500
5205250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
5236000: system.mem_ctrl.dram: Address: 0x15b80 Rank 1 Bank 2 Row 0
5236000: system.mem_ctrl.dram: Timing access to addr 0x15b80, rank/bank/row 1 2 0
5236000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 5236000, now got 1 active
5236000: system.mem_ctrl.dram: Activate at tick 5249750
5236000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 5249750, now got 2 active
5236000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5263500
5282250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
5313000: system.mem_ctrl.dram: Address: 0x15b80 Rank 1 Bank 2 Row 0
5313000: system.mem_ctrl.dram: Timing access to addr 0x15b80, rank/bank/row 1 2 0
5313000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5313000
5331750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
5362000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
5362000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
5362000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5362000
5380750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
5411000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
5411000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
5411000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5411000
5429750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
5460000: system.mem_ctrl.dram: Address: 0x15b18 Rank 1 Bank 2 Row 0
5460000: system.mem_ctrl.dram: Timing access to addr 0x15b18, rank/bank/row 1 2 0
5460000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5460000
5478750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
5509000: system.mem_ctrl.dram: Address: 0x15b18 Rank 1 Bank 2 Row 0
5509000: system.mem_ctrl.dram: Timing access to addr 0x15b18, rank/bank/row 1 2 0
5509000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5509000
5527750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
5558000: system.mem_ctrl.dram: Address: 0x15b20 Rank 1 Bank 2 Row 0
5558000: system.mem_ctrl.dram: Timing access to addr 0x15b20, rank/bank/row 1 2 0
5558000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5558000
5576750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
5607000: system.mem_ctrl.dram: Address: 0x5eb98 Rank 1 Bank 7 Row 2
5607000: system.mem_ctrl.dram: Timing access to addr 0x5eb98, rank/bank/row 1 7 2
5607000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5607000
5625750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
5656000: system.mem_ctrl.dram: Address: 0x15be8 Rank 1 Bank 2 Row 0
5656000: system.mem_ctrl.dram: Timing access to addr 0x15be8, rank/bank/row 1 2 0
5656000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5656000
5674750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
5705000: system.mem_ctrl.dram: Address: 0x15bf0 Rank 1 Bank 2 Row 0
5705000: system.mem_ctrl.dram: Timing access to addr 0x15bf0, rank/bank/row 1 2 0
5705000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5705000
5723750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
5754000: system.mem_ctrl.dram: Address: 0x94df8 Rank 1 Bank 2 Row 4
5754000: system.mem_ctrl.dram: Timing access to addr 0x94df8, rank/bank/row 1 2 4
5754000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 5754000, now got 1 active
5754000: system.mem_ctrl.dram: Activate at tick 5767750
5754000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 5767750, now got 2 active
5754000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5781500
5800250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
5831000: system.mem_ctrl.dram: Address: 0x15bf0 Rank 1 Bank 2 Row 0
5831000: system.mem_ctrl.dram: Timing access to addr 0x15bf0, rank/bank/row 1 2 0
5831000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 5831000, now got 1 active
5831000: system.mem_ctrl.dram: Activate at tick 5844750
5831000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 5844750, now got 2 active
5831000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5858500
5877250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
5908000: system.mem_ctrl.dram: Address: 0x15bf0 Rank 1 Bank 2 Row 0
5908000: system.mem_ctrl.dram: Timing access to addr 0x15bf0, rank/bank/row 1 2 0
5908000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5908000
5926750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
5957000: system.mem_ctrl.dram: Address: 0x15bf8 Rank 1 Bank 2 Row 0
5957000: system.mem_ctrl.dram: Timing access to addr 0x15bf8, rank/bank/row 1 2 0
5957000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5957000
5975750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
6006000: system.mem_ctrl.dram: Address: 0x93540 Rank 1 Bank 1 Row 4
6027000: system.mem_ctrl.dram: Address: 0x15bf8 Rank 1 Bank 2 Row 0
6027000: system.mem_ctrl.dram: Timing access to addr 0x15bf8, rank/bank/row 1 2 0
6027000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6027000
6045750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
6076000: system.mem_ctrl.dram: Address: 0x94e00 Rank 1 Bank 2 Row 4
6076000: system.mem_ctrl.dram: Timing access to addr 0x94e00, rank/bank/row 1 2 4
6076000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 6076000, now got 1 active
6076000: system.mem_ctrl.dram: Activate at tick 6089750
6076000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 6089750, now got 2 active
6076000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6103500
6122250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
6153000: system.mem_ctrl.dram: Address: 0x15c00 Rank 1 Bank 2 Row 0
6153000: system.mem_ctrl.dram: Timing access to addr 0x15c00, rank/bank/row 1 2 0
6153000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 6153000, now got 1 active
6153000: system.mem_ctrl.dram: Activate at tick 6166750
6153000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 6166750, now got 2 active
6153000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6180500
6199250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
6230000: system.mem_ctrl.dram: Address: 0x15c00 Rank 1 Bank 2 Row 0
6230000: system.mem_ctrl.dram: Timing access to addr 0x15c00, rank/bank/row 1 2 0
6230000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6230000
6248750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
6279000: system.mem_ctrl.dram: Address: 0x15c08 Rank 1 Bank 2 Row 0
6279000: system.mem_ctrl.dram: Timing access to addr 0x15c08, rank/bank/row 1 2 0
6279000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6279000
6297750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
6328000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
6328000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
6328000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6328000
6346750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
6377000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
6377000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
6377000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6377000
6395750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
6426000: system.mem_ctrl.dram: Address: 0x15b18 Rank 1 Bank 2 Row 0
6426000: system.mem_ctrl.dram: Timing access to addr 0x15b18, rank/bank/row 1 2 0
6426000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6426000
6444750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
6475000: system.mem_ctrl.dram: Address: 0x15b18 Rank 1 Bank 2 Row 0
6475000: system.mem_ctrl.dram: Timing access to addr 0x15b18, rank/bank/row 1 2 0
6475000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6475000
6493750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
6524000: system.mem_ctrl.dram: Address: 0x15b20 Rank 1 Bank 2 Row 0
6524000: system.mem_ctrl.dram: Timing access to addr 0x15b20, rank/bank/row 1 2 0
6524000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6524000
6542750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
6573000: system.mem_ctrl.dram: Address: 0x5ebf0 Rank 1 Bank 7 Row 2
6573000: system.mem_ctrl.dram: Timing access to addr 0x5ebf0, rank/bank/row 1 7 2
6573000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6573000
6591750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
6622000: system.mem_ctrl.dram: Address: 0x15b50 Rank 1 Bank 2 Row 0
6622000: system.mem_ctrl.dram: Timing access to addr 0x15b50, rank/bank/row 1 2 0
6622000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6622000
6640750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
6671000: system.mem_ctrl.dram: Address: 0x15b58 Rank 1 Bank 2 Row 0
6671000: system.mem_ctrl.dram: Timing access to addr 0x15b58, rank/bank/row 1 2 0
6671000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6671000
6689750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
6720000: system.mem_ctrl.dram: Address: 0x94e08 Rank 1 Bank 2 Row 4
6720000: system.mem_ctrl.dram: Timing access to addr 0x94e08, rank/bank/row 1 2 4
6720000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 6720000, now got 1 active
6720000: system.mem_ctrl.dram: Activate at tick 6733750
6720000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 6733750, now got 2 active
6720000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6747500
6766250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
6797000: system.mem_ctrl.dram: Address: 0x15b58 Rank 1 Bank 2 Row 0
6797000: system.mem_ctrl.dram: Timing access to addr 0x15b58, rank/bank/row 1 2 0
6797000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 6797000, now got 1 active
6797000: system.mem_ctrl.dram: Activate at tick 6810750
6797000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 6810750, now got 2 active
6797000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6824500
6843250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
6874000: system.mem_ctrl.dram: Address: 0x15b58 Rank 1 Bank 2 Row 0
6874000: system.mem_ctrl.dram: Timing access to addr 0x15b58, rank/bank/row 1 2 0
6874000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6874000
6892750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
6923000: system.mem_ctrl.dram: Address: 0x15b60 Rank 1 Bank 2 Row 0
6923000: system.mem_ctrl.dram: Timing access to addr 0x15b60, rank/bank/row 1 2 0
6923000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6923000
6941750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
6972000: system.mem_ctrl.dram: Address: 0x934f0 Rank 1 Bank 1 Row 4
6993000: system.mem_ctrl.dram: Address: 0x15b60 Rank 1 Bank 2 Row 0
6993000: system.mem_ctrl.dram: Timing access to addr 0x15b60, rank/bank/row 1 2 0
6993000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6993000
7011750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
7042000: system.mem_ctrl.dram: Address: 0x94e10 Rank 1 Bank 2 Row 4
7042000: system.mem_ctrl.dram: Timing access to addr 0x94e10, rank/bank/row 1 2 4
7042000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 7042000, now got 1 active
7042000: system.mem_ctrl.dram: Activate at tick 7055750
7042000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 7055750, now got 2 active
7042000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 7069500
7088250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
7119000: system.mem_ctrl.dram: Address: 0x15b68 Rank 1 Bank 2 Row 0
7119000: system.mem_ctrl.dram: Timing access to addr 0x15b68, rank/bank/row 1 2 0
7119000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 7119000, now got 1 active
7119000: system.mem_ctrl.dram: Activate at tick 7132750
7119000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 7132750, now got 2 active
7119000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 7146500
7165250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
7196000: system.mem_ctrl.dram: Address: 0x15b68 Rank 1 Bank 2 Row 0
7196000: system.mem_ctrl.dram: Timing access to addr 0x15b68, rank/bank/row 1 2 0
7196000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 7196000
7214750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
7245000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
7245000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
7245000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 7245000
7263750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
7294000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
7294000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
7294000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 7294000
7312750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
7343000: system.mem_ctrl.dram: Address: 0x15b18 Rank 1 Bank 2 Row 0
7343000: system.mem_ctrl.dram: Timing access to addr 0x15b18, rank/bank/row 1 2 0
7343000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 7343000
7361750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
7392000: system.mem_ctrl.dram: Address: 0x15b18 Rank 1 Bank 2 Row 0
7392000: system.mem_ctrl.dram: Timing access to addr 0x15b18, rank/bank/row 1 2 0
7392000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 7392000
7410750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
7441000: system.mem_ctrl.dram: Address: 0x15b20 Rank 1 Bank 2 Row 0
7441000: system.mem_ctrl.dram: Timing access to addr 0x15b20, rank/bank/row 1 2 0
7441000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 7441000
7459750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
7490000: system.mem_ctrl.dram: Address: 0x5eb80 Rank 1 Bank 7 Row 2
7490000: system.mem_ctrl.dram: Timing access to addr 0x5eb80, rank/bank/row 1 7 2
7490000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 7490000
7508750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
7539000: system.mem_ctrl.dram: Address: 0x15c08 Rank 1 Bank 2 Row 0
7539000: system.mem_ctrl.dram: Timing access to addr 0x15c08, rank/bank/row 1 2 0
7539000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 7539000
7557750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
7588000: system.mem_ctrl.dram: Address: 0x15c10 Rank 1 Bank 2 Row 0
7588000: system.mem_ctrl.dram: Timing access to addr 0x15c10, rank/bank/row 1 2 0
7588000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 7588000
7606750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
7637000: system.mem_ctrl.dram: Address: 0x94e18 Rank 1 Bank 2 Row 4
7637000: system.mem_ctrl.dram: Timing access to addr 0x94e18, rank/bank/row 1 2 4
7637000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 7637000, now got 1 active
7637000: system.mem_ctrl.dram: Activate at tick 7650750
7637000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 7650750, now got 2 active
7637000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 7664500
7683250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
7714000: system.mem_ctrl.dram: Address: 0x15c10 Rank 1 Bank 2 Row 0
7714000: system.mem_ctrl.dram: Timing access to addr 0x15c10, rank/bank/row 1 2 0
7714000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 7714000, now got 1 active
7714000: system.mem_ctrl.dram: Activate at tick 7727750
7714000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 7727750, now got 2 active
7714000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 7741500
7760250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
7786250: 1: Refresh due
7786250: 1: Precharging all
7786250: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 7786250, now got 1 active
7786250: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 7786250, now got 0 active
7786250: 0: Refresh due
7786250: 0: Precharging all
7786250: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 7786250, now got 1 active
7786250: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 7786250, now got 0 active
7791000: system.mem_ctrl.dram: Address: 0x15c10 Rank 1 Bank 2 Row 0
8060000: 1: Scheduling next request after refreshing rank 1
8060000: system.mem_ctrl.dram: Timing access to addr 0x15c10, rank/bank/row 1 2 0
8060000: system.mem_ctrl.dram: Activate at tick 8060000
8060000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 8060000, now got 1 active
8060000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8073750
8060000: 0: Scheduling next request after refreshing rank 0
8092500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
8123000: system.mem_ctrl.dram: Address: 0x15c18 Rank 1 Bank 2 Row 0
8123000: system.mem_ctrl.dram: Timing access to addr 0x15c18, rank/bank/row 1 2 0
8123000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8123000
8141750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
8193000: system.mem_ctrl.dram: Address: 0x15c18 Rank 1 Bank 2 Row 0
8193000: system.mem_ctrl.dram: Timing access to addr 0x15c18, rank/bank/row 1 2 0
8193000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8193000
8211750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
8242000: system.mem_ctrl.dram: Address: 0x94e20 Rank 1 Bank 2 Row 4
8242000: system.mem_ctrl.dram: Timing access to addr 0x94e20, rank/bank/row 1 2 4
8242000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 8242000, now got 0 active
8242000: system.mem_ctrl.dram: Activate at tick 8255750
8242000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 8255750, now got 1 active
8242000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8269500
8288250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
8319000: system.mem_ctrl.dram: Address: 0x15c20 Rank 1 Bank 2 Row 0
8319000: system.mem_ctrl.dram: Timing access to addr 0x15c20, rank/bank/row 1 2 0
8319000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 8319000, now got 0 active
8319000: system.mem_ctrl.dram: Activate at tick 8332750
8319000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 8332750, now got 1 active
8319000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8346500
8365250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
8396000: system.mem_ctrl.dram: Address: 0x15c20 Rank 1 Bank 2 Row 0
8396000: system.mem_ctrl.dram: Timing access to addr 0x15c20, rank/bank/row 1 2 0
8396000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8396000
8414750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
8445000: system.mem_ctrl.dram: Address: 0x15c28 Rank 1 Bank 2 Row 0
8445000: system.mem_ctrl.dram: Timing access to addr 0x15c28, rank/bank/row 1 2 0
8445000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8445000
8463750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
8494000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
8494000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
8494000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8494000
8512750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
8543000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
8543000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
8543000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8543000
8561750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
8592000: system.mem_ctrl.dram: Address: 0x15b18 Rank 1 Bank 2 Row 0
8592000: system.mem_ctrl.dram: Timing access to addr 0x15b18, rank/bank/row 1 2 0
8592000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8592000
8610750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
8641000: system.mem_ctrl.dram: Address: 0x15b18 Rank 1 Bank 2 Row 0
8641000: system.mem_ctrl.dram: Timing access to addr 0x15b18, rank/bank/row 1 2 0
8641000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8641000
8659750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
8690000: system.mem_ctrl.dram: Address: 0x15b20 Rank 1 Bank 2 Row 0
8690000: system.mem_ctrl.dram: Timing access to addr 0x15b20, rank/bank/row 1 2 0
8690000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8690000
8708750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
8739000: system.mem_ctrl.dram: Address: 0x5eb88 Rank 1 Bank 7 Row 2
8739000: system.mem_ctrl.dram: Timing access to addr 0x5eb88, rank/bank/row 1 7 2
8739000: system.mem_ctrl.dram: Activate at tick 8739000
8739000: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 8739000, now got 2 active
8739000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8752750
8771500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
8802000: system.mem_ctrl.dram: Address: 0x15b40 Rank 1 Bank 2 Row 0
8802000: system.mem_ctrl.dram: Timing access to addr 0x15b40, rank/bank/row 1 2 0
8802000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8802000
8820750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
8851000: system.mem_ctrl.dram: Address: 0x15b40 Rank 1 Bank 2 Row 0
8851000: system.mem_ctrl.dram: Timing access to addr 0x15b40, rank/bank/row 1 2 0
8851000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8851000
8869750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
8900000: system.mem_ctrl.dram: Address: 0x94e30 Rank 1 Bank 2 Row 4
8900000: system.mem_ctrl.dram: Timing access to addr 0x94e30, rank/bank/row 1 2 4
8900000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 8900000, now got 1 active
8900000: system.mem_ctrl.dram: Activate at tick 8913750
8900000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 8913750, now got 2 active
8900000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8927500
8946250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
8977000: system.mem_ctrl.dram: Address: 0x15b40 Rank 1 Bank 2 Row 0
8977000: system.mem_ctrl.dram: Timing access to addr 0x15b40, rank/bank/row 1 2 0
8977000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 8977000, now got 1 active
8977000: system.mem_ctrl.dram: Activate at tick 8990750
8977000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 8990750, now got 2 active
8977000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9004500
9023250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
9054000: system.mem_ctrl.dram: Address: 0x15b48 Rank 1 Bank 2 Row 0
9054000: system.mem_ctrl.dram: Timing access to addr 0x15b48, rank/bank/row 1 2 0
9054000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9054000
9072750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
9103000: system.mem_ctrl.dram: Address: 0x15b48 Rank 1 Bank 2 Row 0
9103000: system.mem_ctrl.dram: Timing access to addr 0x15b48, rank/bank/row 1 2 0
9103000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9103000
9121750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
9152000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
9152000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
9152000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9152000
9170750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
9201000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
9201000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
9201000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9201000
9219750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
9250000: system.mem_ctrl.dram: Address: 0x15b18 Rank 1 Bank 2 Row 0
9250000: system.mem_ctrl.dram: Timing access to addr 0x15b18, rank/bank/row 1 2 0
9250000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9250000
9268750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
9299000: system.mem_ctrl.dram: Address: 0x15b18 Rank 1 Bank 2 Row 0
9299000: system.mem_ctrl.dram: Timing access to addr 0x15b18, rank/bank/row 1 2 0
9299000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9299000
9317750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
9348000: system.mem_ctrl.dram: Address: 0x15b20 Rank 1 Bank 2 Row 0
9348000: system.mem_ctrl.dram: Timing access to addr 0x15b20, rank/bank/row 1 2 0
9348000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9348000
9366750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
9397000: system.mem_ctrl.dram: Address: 0x5eb90 Rank 1 Bank 7 Row 2
9397000: system.mem_ctrl.dram: Timing access to addr 0x5eb90, rank/bank/row 1 7 2
9397000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9397000
9415750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
9446000: system.mem_ctrl.dram: Address: 0x15c28 Rank 1 Bank 2 Row 0
9446000: system.mem_ctrl.dram: Timing access to addr 0x15c28, rank/bank/row 1 2 0
9446000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9446000
9464750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
9495000: system.mem_ctrl.dram: Address: 0x15c30 Rank 1 Bank 2 Row 0
9495000: system.mem_ctrl.dram: Timing access to addr 0x15c30, rank/bank/row 1 2 0
9495000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9495000
9513750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
9544000: system.mem_ctrl.dram: Address: 0x94e38 Rank 1 Bank 2 Row 4
9544000: system.mem_ctrl.dram: Timing access to addr 0x94e38, rank/bank/row 1 2 4
9544000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 9544000, now got 1 active
9544000: system.mem_ctrl.dram: Activate at tick 9557750
9544000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 9557750, now got 2 active
9544000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9571500
9590250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
9621000: system.mem_ctrl.dram: Address: 0x15c30 Rank 1 Bank 2 Row 0
9621000: system.mem_ctrl.dram: Timing access to addr 0x15c30, rank/bank/row 1 2 0
9621000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 9621000, now got 1 active
9621000: system.mem_ctrl.dram: Activate at tick 9634750
9621000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 9634750, now got 2 active
9621000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9648500
9667250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
9698000: system.mem_ctrl.dram: Address: 0x15c30 Rank 1 Bank 2 Row 0
9698000: system.mem_ctrl.dram: Timing access to addr 0x15c30, rank/bank/row 1 2 0
9698000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9698000
9716750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
9747000: system.mem_ctrl.dram: Address: 0x15c38 Rank 1 Bank 2 Row 0
9747000: system.mem_ctrl.dram: Timing access to addr 0x15c38, rank/bank/row 1 2 0
9747000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9747000
9765750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
9796000: system.mem_ctrl.dram: Address: 0x93510 Rank 1 Bank 1 Row 4
9817000: system.mem_ctrl.dram: Address: 0x15c38 Rank 1 Bank 2 Row 0
9817000: system.mem_ctrl.dram: Timing access to addr 0x15c38, rank/bank/row 1 2 0
9817000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9817000
9835750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
9866000: system.mem_ctrl.dram: Address: 0x94e40 Rank 1 Bank 2 Row 4
9866000: system.mem_ctrl.dram: Timing access to addr 0x94e40, rank/bank/row 1 2 4
9866000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 9866000, now got 1 active
9866000: system.mem_ctrl.dram: Activate at tick 9879750
9866000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 9879750, now got 2 active
9866000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9893500
9912250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
9943000: system.mem_ctrl.dram: Address: 0x15c40 Rank 1 Bank 2 Row 0
9943000: system.mem_ctrl.dram: Timing access to addr 0x15c40, rank/bank/row 1 2 0
9943000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 9943000, now got 1 active
9943000: system.mem_ctrl.dram: Activate at tick 9956750
9943000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 9956750, now got 2 active
9943000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9970500
9989250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
10020000: system.mem_ctrl.dram: Address: 0x15c40 Rank 1 Bank 2 Row 0
10020000: system.mem_ctrl.dram: Timing access to addr 0x15c40, rank/bank/row 1 2 0
10020000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10020000
10038750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
10069000: system.mem_ctrl.dram: Address: 0x15c48 Rank 1 Bank 2 Row 0
10069000: system.mem_ctrl.dram: Timing access to addr 0x15c48, rank/bank/row 1 2 0
10069000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10069000
10087750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
10118000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
10118000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
10118000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10118000
10136750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
10167000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
10167000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
10167000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10167000
10185750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
10216000: system.mem_ctrl.dram: Address: 0x15b18 Rank 1 Bank 2 Row 0
10216000: system.mem_ctrl.dram: Timing access to addr 0x15b18, rank/bank/row 1 2 0
10216000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10216000
10234750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
10265000: system.mem_ctrl.dram: Address: 0x15b18 Rank 1 Bank 2 Row 0
10265000: system.mem_ctrl.dram: Timing access to addr 0x15b18, rank/bank/row 1 2 0
10265000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10265000
10283750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
10314000: system.mem_ctrl.dram: Address: 0x15b20 Rank 1 Bank 2 Row 0
10314000: system.mem_ctrl.dram: Timing access to addr 0x15b20, rank/bank/row 1 2 0
10314000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10314000
10332750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
10363000: system.mem_ctrl.dram: Address: 0x5eba0 Rank 1 Bank 7 Row 2
10363000: system.mem_ctrl.dram: Timing access to addr 0x5eba0, rank/bank/row 1 7 2
10363000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10363000
10381750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
10412000: system.mem_ctrl.dram: Address: 0x15b40 Rank 1 Bank 2 Row 0
10412000: system.mem_ctrl.dram: Timing access to addr 0x15b40, rank/bank/row 1 2 0
10412000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10412000
10430750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
10461000: system.mem_ctrl.dram: Address: 0x15b40 Rank 1 Bank 2 Row 0
10461000: system.mem_ctrl.dram: Timing access to addr 0x15b40, rank/bank/row 1 2 0
10461000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10461000
10479750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
10510000: system.mem_ctrl.dram: Address: 0x94e50 Rank 1 Bank 2 Row 4
10510000: system.mem_ctrl.dram: Timing access to addr 0x94e50, rank/bank/row 1 2 4
10510000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 10510000, now got 1 active
10510000: system.mem_ctrl.dram: Activate at tick 10523750
10510000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 10523750, now got 2 active
10510000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10537500
10556250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
10587000: system.mem_ctrl.dram: Address: 0x15b40 Rank 1 Bank 2 Row 0
10587000: system.mem_ctrl.dram: Timing access to addr 0x15b40, rank/bank/row 1 2 0
10587000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 10587000, now got 1 active
10587000: system.mem_ctrl.dram: Activate at tick 10600750
10587000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 10600750, now got 2 active
10587000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10614500
10633250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
10664000: system.mem_ctrl.dram: Address: 0x15b48 Rank 1 Bank 2 Row 0
10664000: system.mem_ctrl.dram: Timing access to addr 0x15b48, rank/bank/row 1 2 0
10664000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10664000
10682750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
10713000: system.mem_ctrl.dram: Address: 0x15b48 Rank 1 Bank 2 Row 0
10713000: system.mem_ctrl.dram: Timing access to addr 0x15b48, rank/bank/row 1 2 0
10713000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10713000
10731750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
10762000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
10762000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
10762000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10762000
10780750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
10811000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
10811000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
10811000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10811000
10829750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
10860000: system.mem_ctrl.dram: Address: 0x15b18 Rank 1 Bank 2 Row 0
10860000: system.mem_ctrl.dram: Timing access to addr 0x15b18, rank/bank/row 1 2 0
10860000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10860000
10878750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
10909000: system.mem_ctrl.dram: Address: 0x15b18 Rank 1 Bank 2 Row 0
10909000: system.mem_ctrl.dram: Timing access to addr 0x15b18, rank/bank/row 1 2 0
10909000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10909000
10927750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
10958000: system.mem_ctrl.dram: Address: 0x15b20 Rank 1 Bank 2 Row 0
10958000: system.mem_ctrl.dram: Timing access to addr 0x15b20, rank/bank/row 1 2 0
10958000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10958000
10976750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
11007000: system.mem_ctrl.dram: Address: 0x5eba8 Rank 1 Bank 7 Row 2
11007000: system.mem_ctrl.dram: Timing access to addr 0x5eba8, rank/bank/row 1 7 2
11007000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11007000
11025750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
11056000: system.mem_ctrl.dram: Address: 0x15b40 Rank 1 Bank 2 Row 0
11056000: system.mem_ctrl.dram: Timing access to addr 0x15b40, rank/bank/row 1 2 0
11056000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11056000
11074750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
11105000: system.mem_ctrl.dram: Address: 0x15b40 Rank 1 Bank 2 Row 0
11105000: system.mem_ctrl.dram: Timing access to addr 0x15b40, rank/bank/row 1 2 0
11105000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11105000
11123750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
11154000: system.mem_ctrl.dram: Address: 0x94e60 Rank 1 Bank 2 Row 4
11154000: system.mem_ctrl.dram: Timing access to addr 0x94e60, rank/bank/row 1 2 4
11154000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 11154000, now got 1 active
11154000: system.mem_ctrl.dram: Activate at tick 11167750
11154000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 11167750, now got 2 active
11154000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11181500
11200250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
11231000: system.mem_ctrl.dram: Address: 0x15b40 Rank 1 Bank 2 Row 0
11231000: system.mem_ctrl.dram: Timing access to addr 0x15b40, rank/bank/row 1 2 0
11231000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 11231000, now got 1 active
11231000: system.mem_ctrl.dram: Activate at tick 11244750
11231000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 11244750, now got 2 active
11231000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11258500
11277250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
11308000: system.mem_ctrl.dram: Address: 0x15b48 Rank 1 Bank 2 Row 0
11308000: system.mem_ctrl.dram: Timing access to addr 0x15b48, rank/bank/row 1 2 0
11308000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11308000
11326750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
11357000: system.mem_ctrl.dram: Address: 0x15b48 Rank 1 Bank 2 Row 0
11357000: system.mem_ctrl.dram: Timing access to addr 0x15b48, rank/bank/row 1 2 0
11357000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11357000
11375750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
11406000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
11406000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
11406000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11406000
11424750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
11455000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
11455000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
11455000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11455000
11473750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
11504000: system.mem_ctrl.dram: Address: 0x15b18 Rank 1 Bank 2 Row 0
11504000: system.mem_ctrl.dram: Timing access to addr 0x15b18, rank/bank/row 1 2 0
11504000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11504000
11522750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
11553000: system.mem_ctrl.dram: Address: 0x15b18 Rank 1 Bank 2 Row 0
11553000: system.mem_ctrl.dram: Timing access to addr 0x15b18, rank/bank/row 1 2 0
11553000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11553000
11571750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
11602000: system.mem_ctrl.dram: Address: 0x15b20 Rank 1 Bank 2 Row 0
11602000: system.mem_ctrl.dram: Timing access to addr 0x15b20, rank/bank/row 1 2 0
11602000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11602000
11620750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
11651000: system.mem_ctrl.dram: Address: 0x5ebb0 Rank 1 Bank 7 Row 2
11651000: system.mem_ctrl.dram: Timing access to addr 0x5ebb0, rank/bank/row 1 7 2
11651000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11651000
11669750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
11700000: system.mem_ctrl.dram: Address: 0x15b40 Rank 1 Bank 2 Row 0
11700000: system.mem_ctrl.dram: Timing access to addr 0x15b40, rank/bank/row 1 2 0
11700000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11700000
11718750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
11749000: system.mem_ctrl.dram: Address: 0x15b40 Rank 1 Bank 2 Row 0
11749000: system.mem_ctrl.dram: Timing access to addr 0x15b40, rank/bank/row 1 2 0
11749000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11749000
11767750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
11798000: system.mem_ctrl.dram: Address: 0x94e70 Rank 1 Bank 2 Row 4
11798000: system.mem_ctrl.dram: Timing access to addr 0x94e70, rank/bank/row 1 2 4
11798000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 11798000, now got 1 active
11798000: system.mem_ctrl.dram: Activate at tick 11811750
11798000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 11811750, now got 2 active
11798000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11825500
11844250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
11875000: system.mem_ctrl.dram: Address: 0x15b40 Rank 1 Bank 2 Row 0
11875000: system.mem_ctrl.dram: Timing access to addr 0x15b40, rank/bank/row 1 2 0
11875000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 11875000, now got 1 active
11875000: system.mem_ctrl.dram: Activate at tick 11888750
11875000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 11888750, now got 2 active
11875000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11902500
11921250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
11952000: system.mem_ctrl.dram: Address: 0x15b48 Rank 1 Bank 2 Row 0
11952000: system.mem_ctrl.dram: Timing access to addr 0x15b48, rank/bank/row 1 2 0
11952000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11952000
11970750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
12001000: system.mem_ctrl.dram: Address: 0x15b48 Rank 1 Bank 2 Row 0
12001000: system.mem_ctrl.dram: Timing access to addr 0x15b48, rank/bank/row 1 2 0
12001000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12001000
12019750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
12050000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
12050000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
12050000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12050000
12068750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
12099000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
12099000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
12099000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12099000
12117750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
12148000: system.mem_ctrl.dram: Address: 0x15b18 Rank 1 Bank 2 Row 0
12148000: system.mem_ctrl.dram: Timing access to addr 0x15b18, rank/bank/row 1 2 0
12148000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12148000
12166750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
12197000: system.mem_ctrl.dram: Address: 0x15b18 Rank 1 Bank 2 Row 0
12197000: system.mem_ctrl.dram: Timing access to addr 0x15b18, rank/bank/row 1 2 0
12197000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12197000
12215750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
12246000: system.mem_ctrl.dram: Address: 0x15b20 Rank 1 Bank 2 Row 0
12246000: system.mem_ctrl.dram: Timing access to addr 0x15b20, rank/bank/row 1 2 0
12246000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12246000
12264750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
12295000: system.mem_ctrl.dram: Address: 0x5ebc0 Rank 1 Bank 7 Row 2
12295000: system.mem_ctrl.dram: Timing access to addr 0x5ebc0, rank/bank/row 1 7 2
12295000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12295000
12313750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
12344000: system.mem_ctrl.dram: Address: 0x15bd0 Rank 1 Bank 2 Row 0
12344000: system.mem_ctrl.dram: Timing access to addr 0x15bd0, rank/bank/row 1 2 0
12344000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12344000
12362750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
12393000: system.mem_ctrl.dram: Address: 0x94e78 Rank 1 Bank 2 Row 4
12393000: system.mem_ctrl.dram: Timing access to addr 0x94e78, rank/bank/row 1 2 4
12393000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 12393000, now got 1 active
12393000: system.mem_ctrl.dram: Activate at tick 12406750
12393000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 12406750, now got 2 active
12393000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12420500
12439250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
12470000: system.mem_ctrl.dram: Address: 0x15bd0 Rank 1 Bank 2 Row 0
12470000: system.mem_ctrl.dram: Timing access to addr 0x15bd0, rank/bank/row 1 2 0
12470000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 12470000, now got 1 active
12470000: system.mem_ctrl.dram: Activate at tick 12483750
12470000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 12483750, now got 2 active
12470000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12497500
12516250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
12547000: system.mem_ctrl.dram: Address: 0x15bd8 Rank 1 Bank 2 Row 0
12547000: system.mem_ctrl.dram: Timing access to addr 0x15bd8, rank/bank/row 1 2 0
12547000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12547000
12565750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
12596000: system.mem_ctrl.dram: Address: 0x15bd8 Rank 1 Bank 2 Row 0
12596000: system.mem_ctrl.dram: Timing access to addr 0x15bd8, rank/bank/row 1 2 0
12596000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12596000
12614750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
12645000: system.mem_ctrl.dram: Address: 0x15bd8 Rank 1 Bank 2 Row 0
12645000: system.mem_ctrl.dram: Timing access to addr 0x15bd8, rank/bank/row 1 2 0
12645000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12645000
12663750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
12694000: system.mem_ctrl.dram: Address: 0x94e80 Rank 1 Bank 2 Row 4
12694000: system.mem_ctrl.dram: Timing access to addr 0x94e80, rank/bank/row 1 2 4
12694000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 12694000, now got 1 active
12694000: system.mem_ctrl.dram: Activate at tick 12707750
12694000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 12707750, now got 2 active
12694000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12721500
12740250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
12771000: system.mem_ctrl.dram: Address: 0x15be0 Rank 1 Bank 2 Row 0
12771000: system.mem_ctrl.dram: Timing access to addr 0x15be0, rank/bank/row 1 2 0
12771000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 12771000, now got 1 active
12771000: system.mem_ctrl.dram: Activate at tick 12784750
12771000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 12784750, now got 2 active
12771000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12798500
12817250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
12848000: system.mem_ctrl.dram: Address: 0x15be0 Rank 1 Bank 2 Row 0
12848000: system.mem_ctrl.dram: Timing access to addr 0x15be0, rank/bank/row 1 2 0
12848000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12848000
12866750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
12897000: system.mem_ctrl.dram: Address: 0x15be8 Rank 1 Bank 2 Row 0
12897000: system.mem_ctrl.dram: Timing access to addr 0x15be8, rank/bank/row 1 2 0
12897000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12897000
12915750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
12946000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
12946000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
12946000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12946000
12964750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
12995000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
12995000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
12995000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12995000
13013750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
13044000: system.mem_ctrl.dram: Address: 0x15b18 Rank 1 Bank 2 Row 0
13044000: system.mem_ctrl.dram: Timing access to addr 0x15b18, rank/bank/row 1 2 0
13044000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13044000
13062750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
13093000: system.mem_ctrl.dram: Address: 0x15b18 Rank 1 Bank 2 Row 0
13093000: system.mem_ctrl.dram: Timing access to addr 0x15b18, rank/bank/row 1 2 0
13093000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13093000
13111750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
13142000: system.mem_ctrl.dram: Address: 0x15b20 Rank 1 Bank 2 Row 0
13142000: system.mem_ctrl.dram: Timing access to addr 0x15b20, rank/bank/row 1 2 0
13142000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13142000
13160750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
13191000: system.mem_ctrl.dram: Address: 0x5ebc8 Rank 1 Bank 7 Row 2
13191000: system.mem_ctrl.dram: Timing access to addr 0x5ebc8, rank/bank/row 1 7 2
13191000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13191000
13209750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
13240000: system.mem_ctrl.dram: Address: 0x15bb8 Rank 1 Bank 2 Row 0
13240000: system.mem_ctrl.dram: Timing access to addr 0x15bb8, rank/bank/row 1 2 0
13240000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13240000
13258750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
13289000: system.mem_ctrl.dram: Address: 0x94e88 Rank 1 Bank 2 Row 4
13289000: system.mem_ctrl.dram: Timing access to addr 0x94e88, rank/bank/row 1 2 4
13289000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 13289000, now got 1 active
13289000: system.mem_ctrl.dram: Activate at tick 13302750
13289000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 13302750, now got 2 active
13289000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13316500
13335250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
13366000: system.mem_ctrl.dram: Address: 0x15bb8 Rank 1 Bank 2 Row 0
13366000: system.mem_ctrl.dram: Timing access to addr 0x15bb8, rank/bank/row 1 2 0
13366000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 13366000, now got 1 active
13366000: system.mem_ctrl.dram: Activate at tick 13379750
13366000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 13379750, now got 2 active
13366000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13393500
13412250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
13443000: system.mem_ctrl.dram: Address: 0x15bb8 Rank 1 Bank 2 Row 0
13443000: system.mem_ctrl.dram: Timing access to addr 0x15bb8, rank/bank/row 1 2 0
13443000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13443000
13461750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
13492000: system.mem_ctrl.dram: Address: 0x15bc0 Rank 1 Bank 2 Row 0
13492000: system.mem_ctrl.dram: Timing access to addr 0x15bc0, rank/bank/row 1 2 0
13492000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13492000
13510750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
13541000: system.mem_ctrl.dram: Address: 0x15bc0 Rank 1 Bank 2 Row 0
13541000: system.mem_ctrl.dram: Timing access to addr 0x15bc0, rank/bank/row 1 2 0
13541000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13541000
13559750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
13590000: system.mem_ctrl.dram: Address: 0x94e90 Rank 1 Bank 2 Row 4
13590000: system.mem_ctrl.dram: Timing access to addr 0x94e90, rank/bank/row 1 2 4
13590000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 13590000, now got 1 active
13590000: system.mem_ctrl.dram: Activate at tick 13603750
13590000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 13603750, now got 2 active
13590000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13617500
13636250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
13667000: system.mem_ctrl.dram: Address: 0x15bc0 Rank 1 Bank 2 Row 0
13667000: system.mem_ctrl.dram: Timing access to addr 0x15bc0, rank/bank/row 1 2 0
13667000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 13667000, now got 1 active
13667000: system.mem_ctrl.dram: Activate at tick 13680750
13667000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 13680750, now got 2 active
13667000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13694500
13713250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
13744000: system.mem_ctrl.dram: Address: 0x15bc8 Rank 1 Bank 2 Row 0
13744000: system.mem_ctrl.dram: Timing access to addr 0x15bc8, rank/bank/row 1 2 0
13744000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13744000
13762750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
13793000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
13793000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
13793000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13793000
13811750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
13842000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
13842000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
13842000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13842000
13860750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
13891000: system.mem_ctrl.dram: Address: 0x15b18 Rank 1 Bank 2 Row 0
13891000: system.mem_ctrl.dram: Timing access to addr 0x15b18, rank/bank/row 1 2 0
13891000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13891000
13909750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
13940000: system.mem_ctrl.dram: Address: 0x15b18 Rank 1 Bank 2 Row 0
13940000: system.mem_ctrl.dram: Timing access to addr 0x15b18, rank/bank/row 1 2 0
13940000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13940000
13958750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
13989000: system.mem_ctrl.dram: Address: 0x15b20 Rank 1 Bank 2 Row 0
13989000: system.mem_ctrl.dram: Timing access to addr 0x15b20, rank/bank/row 1 2 0
13989000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13989000
14007750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
14038000: system.mem_ctrl.dram: Address: 0x5ebd0 Rank 1 Bank 7 Row 2
14038000: system.mem_ctrl.dram: Timing access to addr 0x5ebd0, rank/bank/row 1 7 2
14038000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14038000
14056750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
14087000: system.mem_ctrl.dram: Address: 0x15ba0 Rank 1 Bank 2 Row 0
14087000: system.mem_ctrl.dram: Timing access to addr 0x15ba0, rank/bank/row 1 2 0
14087000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14087000
14105750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
14136000: system.mem_ctrl.dram: Address: 0x94e98 Rank 1 Bank 2 Row 4
14136000: system.mem_ctrl.dram: Timing access to addr 0x94e98, rank/bank/row 1 2 4
14136000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 14136000, now got 1 active
14136000: system.mem_ctrl.dram: Activate at tick 14149750
14136000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 14149750, now got 2 active
14136000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14163500
14182250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
14213000: system.mem_ctrl.dram: Address: 0x15ba0 Rank 1 Bank 2 Row 0
14213000: system.mem_ctrl.dram: Timing access to addr 0x15ba0, rank/bank/row 1 2 0
14213000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 14213000, now got 1 active
14213000: system.mem_ctrl.dram: Activate at tick 14226750
14213000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 14226750, now got 2 active
14213000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14240500
14259250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
14290000: system.mem_ctrl.dram: Address: 0x15ba0 Rank 1 Bank 2 Row 0
14290000: system.mem_ctrl.dram: Timing access to addr 0x15ba0, rank/bank/row 1 2 0
14290000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14290000
14308750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
14339000: system.mem_ctrl.dram: Address: 0x15ba8 Rank 1 Bank 2 Row 0
14339000: system.mem_ctrl.dram: Timing access to addr 0x15ba8, rank/bank/row 1 2 0
14339000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14339000
14357750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
14388000: system.mem_ctrl.dram: Address: 0x15ba8 Rank 1 Bank 2 Row 0
14388000: system.mem_ctrl.dram: Timing access to addr 0x15ba8, rank/bank/row 1 2 0
14388000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14388000
14406750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
14437000: system.mem_ctrl.dram: Address: 0x94ea0 Rank 1 Bank 2 Row 4
14437000: system.mem_ctrl.dram: Timing access to addr 0x94ea0, rank/bank/row 1 2 4
14437000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 14437000, now got 1 active
14437000: system.mem_ctrl.dram: Activate at tick 14450750
14437000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 14450750, now got 2 active
14437000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14464500
14483250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
14514000: system.mem_ctrl.dram: Address: 0x15ba8 Rank 1 Bank 2 Row 0
14514000: system.mem_ctrl.dram: Timing access to addr 0x15ba8, rank/bank/row 1 2 0
14514000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 14514000, now got 1 active
14514000: system.mem_ctrl.dram: Activate at tick 14527750
14514000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 14527750, now got 2 active
14514000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14541500
14560250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
14591000: system.mem_ctrl.dram: Address: 0x15bb0 Rank 1 Bank 2 Row 0
14591000: system.mem_ctrl.dram: Timing access to addr 0x15bb0, rank/bank/row 1 2 0
14591000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14591000
14609750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
14640000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
14640000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
14640000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14640000
14658750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
14689000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
14689000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
14689000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14689000
14707750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
14738000: system.mem_ctrl.dram: Address: 0x15b18 Rank 1 Bank 2 Row 0
14738000: system.mem_ctrl.dram: Timing access to addr 0x15b18, rank/bank/row 1 2 0
14738000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14738000
14756750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
14787000: system.mem_ctrl.dram: Address: 0x15b18 Rank 1 Bank 2 Row 0
14787000: system.mem_ctrl.dram: Timing access to addr 0x15b18, rank/bank/row 1 2 0
14787000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14787000
14805750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
14836000: system.mem_ctrl.dram: Address: 0x15b20 Rank 1 Bank 2 Row 0
14836000: system.mem_ctrl.dram: Timing access to addr 0x15b20, rank/bank/row 1 2 0
14836000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14836000
14854750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
14885000: system.mem_ctrl.dram: Address: 0x5ebd8 Rank 1 Bank 7 Row 2
14885000: system.mem_ctrl.dram: Timing access to addr 0x5ebd8, rank/bank/row 1 7 2
14885000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14885000
14903750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
14934000: system.mem_ctrl.dram: Address: 0x15b88 Rank 1 Bank 2 Row 0
14934000: system.mem_ctrl.dram: Timing access to addr 0x15b88, rank/bank/row 1 2 0
14934000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14934000
14952750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
14983000: system.mem_ctrl.dram: Address: 0x94ea8 Rank 1 Bank 2 Row 4
14983000: system.mem_ctrl.dram: Timing access to addr 0x94ea8, rank/bank/row 1 2 4
14983000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 14983000, now got 1 active
14983000: system.mem_ctrl.dram: Activate at tick 14996750
14983000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 14996750, now got 2 active
14983000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 15010500
15029250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
15060000: system.mem_ctrl.dram: Address: 0x15b88 Rank 1 Bank 2 Row 0
15060000: system.mem_ctrl.dram: Timing access to addr 0x15b88, rank/bank/row 1 2 0
15060000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 15060000, now got 1 active
15060000: system.mem_ctrl.dram: Activate at tick 15073750
15060000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 15073750, now got 2 active
15060000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 15087500
15106250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
15137000: system.mem_ctrl.dram: Address: 0x15b88 Rank 1 Bank 2 Row 0
15137000: system.mem_ctrl.dram: Timing access to addr 0x15b88, rank/bank/row 1 2 0
15137000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 15137000
15155750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
15186000: system.mem_ctrl.dram: Address: 0x15b90 Rank 1 Bank 2 Row 0
15186000: system.mem_ctrl.dram: Timing access to addr 0x15b90, rank/bank/row 1 2 0
15186000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 15186000
15204750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
15235000: system.mem_ctrl.dram: Address: 0x15b90 Rank 1 Bank 2 Row 0
15235000: system.mem_ctrl.dram: Timing access to addr 0x15b90, rank/bank/row 1 2 0
15235000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 15235000
15253750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
15284000: system.mem_ctrl.dram: Address: 0x94eb0 Rank 1 Bank 2 Row 4
15284000: system.mem_ctrl.dram: Timing access to addr 0x94eb0, rank/bank/row 1 2 4
15284000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 15284000, now got 1 active
15284000: system.mem_ctrl.dram: Activate at tick 15297750
15284000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 15297750, now got 2 active
15284000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 15311500
15330250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
15361000: system.mem_ctrl.dram: Address: 0x15b90 Rank 1 Bank 2 Row 0
15361000: system.mem_ctrl.dram: Timing access to addr 0x15b90, rank/bank/row 1 2 0
15361000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 15361000, now got 1 active
15361000: system.mem_ctrl.dram: Activate at tick 15374750
15361000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 15374750, now got 2 active
15361000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 15388500
15407250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
15438000: system.mem_ctrl.dram: Address: 0x15b98 Rank 1 Bank 2 Row 0
15438000: system.mem_ctrl.dram: Timing access to addr 0x15b98, rank/bank/row 1 2 0
15438000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 15438000
15456750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
15487000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
15487000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
15487000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 15487000
15505750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
15536000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
15536000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
15536000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 15536000
15554750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
15572500: 0: Refresh due
15572500: 0: All banks already precharged, starting refresh
15572500: 1: Refresh due
15572500: 1: Precharging all
15572500: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 15572500, now got 1 active
15572500: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 15572500, now got 0 active
15585000: system.mem_ctrl.dram: Address: 0x15b18 Rank 1 Bank 2 Row 0
15832500: 0: Scheduling next request after refreshing rank 0
15846250: 1: Scheduling next request after refreshing rank 1
15846250: system.mem_ctrl.dram: Timing access to addr 0x15b18, rank/bank/row 1 2 0
15846250: system.mem_ctrl.dram: Activate at tick 15846250
15846250: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 15846250, now got 1 active
15846250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 15860000
15878750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
15909000: system.mem_ctrl.dram: Address: 0x15b18 Rank 1 Bank 2 Row 0
15909000: system.mem_ctrl.dram: Timing access to addr 0x15b18, rank/bank/row 1 2 0
15909000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 15909000
15927750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
15958000: system.mem_ctrl.dram: Address: 0x15b20 Rank 1 Bank 2 Row 0
15958000: system.mem_ctrl.dram: Timing access to addr 0x15b20, rank/bank/row 1 2 0
15958000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 15958000
15976750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
16007000: system.mem_ctrl.dram: Address: 0x5ec20 Rank 1 Bank 7 Row 2
16007000: system.mem_ctrl.dram: Timing access to addr 0x5ec20, rank/bank/row 1 7 2
16007000: system.mem_ctrl.dram: Activate at tick 16007000
16007000: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 16007000, now got 2 active
16007000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16020750
16039500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
16070000: system.mem_ctrl.dram: Address: 0x15b20 Rank 1 Bank 2 Row 0
16070000: system.mem_ctrl.dram: Timing access to addr 0x15b20, rank/bank/row 1 2 0
16070000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16070000
16088750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
16119000: system.mem_ctrl.dram: Address: 0x94eb8 Rank 1 Bank 2 Row 4
16119000: system.mem_ctrl.dram: Timing access to addr 0x94eb8, rank/bank/row 1 2 4
16119000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 16119000, now got 1 active
16119000: system.mem_ctrl.dram: Activate at tick 16132750
16119000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 16132750, now got 2 active
16119000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16146500
16165250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
16196000: system.mem_ctrl.dram: Address: 0x15b20 Rank 1 Bank 2 Row 0
16196000: system.mem_ctrl.dram: Timing access to addr 0x15b20, rank/bank/row 1 2 0
16196000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 16196000, now got 1 active
16196000: system.mem_ctrl.dram: Activate at tick 16209750
16196000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 16209750, now got 2 active
16196000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16223500
16242250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
16273000: system.mem_ctrl.dram: Address: 0x15b28 Rank 1 Bank 2 Row 0
16273000: system.mem_ctrl.dram: Timing access to addr 0x15b28, rank/bank/row 1 2 0
16273000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16273000
16291750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
16322000: system.mem_ctrl.dram: Address: 0x15b28 Rank 1 Bank 2 Row 0
16322000: system.mem_ctrl.dram: Timing access to addr 0x15b28, rank/bank/row 1 2 0
16322000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16322000
16340750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
16371000: system.mem_ctrl.dram: Address: 0x15b30 Rank 1 Bank 2 Row 0
16371000: system.mem_ctrl.dram: Timing access to addr 0x15b30, rank/bank/row 1 2 0
16371000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16371000
16389750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
16420000: system.mem_ctrl.dram: Address: 0x93590 Rank 1 Bank 1 Row 4
16441000: system.mem_ctrl.dram: Address: 0x15b30 Rank 1 Bank 2 Row 0
16441000: system.mem_ctrl.dram: Timing access to addr 0x15b30, rank/bank/row 1 2 0
16441000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16441000
16459750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
16490000: system.mem_ctrl.dram: Address: 0x15b38 Rank 1 Bank 2 Row 0
16490000: system.mem_ctrl.dram: Timing access to addr 0x15b38, rank/bank/row 1 2 0
16490000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16490000
16508750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
16539000: system.mem_ctrl.dram: Address: 0x7fa00 Rank 1 Bank 7 Row 3
16560000: system.mem_ctrl.dram: Address: 0x15b38 Rank 1 Bank 2 Row 0
16560000: system.mem_ctrl.dram: Timing access to addr 0x15b38, rank/bank/row 1 2 0
16560000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16560000
16578750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
16609000: system.mem_ctrl.dram: Address: 0x15b38 Rank 1 Bank 2 Row 0
16609000: system.mem_ctrl.dram: Timing access to addr 0x15b38, rank/bank/row 1 2 0
16609000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16609000
16627750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
16658000: system.mem_ctrl.dram: Address: 0x15b40 Rank 1 Bank 2 Row 0
16658000: system.mem_ctrl.dram: Timing access to addr 0x15b40, rank/bank/row 1 2 0
16658000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16658000
16676750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
16707000: system.mem_ctrl.dram: Address: 0x15b40 Rank 1 Bank 2 Row 0
16707000: system.mem_ctrl.dram: Timing access to addr 0x15b40, rank/bank/row 1 2 0
16707000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16707000
16725750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
16756000: system.mem_ctrl.dram: Address: 0x94ec0 Rank 1 Bank 2 Row 4
16756000: system.mem_ctrl.dram: Timing access to addr 0x94ec0, rank/bank/row 1 2 4
16756000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 16756000, now got 1 active
16756000: system.mem_ctrl.dram: Activate at tick 16769750
16756000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 16769750, now got 2 active
16756000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16783500
16802250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
16833000: system.mem_ctrl.dram: Address: 0x15b40 Rank 1 Bank 2 Row 0
16833000: system.mem_ctrl.dram: Timing access to addr 0x15b40, rank/bank/row 1 2 0
16833000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 16833000, now got 1 active
16833000: system.mem_ctrl.dram: Activate at tick 16846750
16833000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 16846750, now got 2 active
16833000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16860500
16879250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
16910000: system.mem_ctrl.dram: Address: 0x15b48 Rank 1 Bank 2 Row 0
16910000: system.mem_ctrl.dram: Timing access to addr 0x15b48, rank/bank/row 1 2 0
16910000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16910000
16928750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
16959000: system.mem_ctrl.dram: Address: 0x15b48 Rank 1 Bank 2 Row 0
16959000: system.mem_ctrl.dram: Timing access to addr 0x15b48, rank/bank/row 1 2 0
16959000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16959000
16977750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
17008000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
17008000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
17008000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17008000
17026750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
17057000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
17057000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
17057000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17057000
17075750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
17106000: system.mem_ctrl.dram: Address: 0x15b18 Rank 1 Bank 2 Row 0
17106000: system.mem_ctrl.dram: Timing access to addr 0x15b18, rank/bank/row 1 2 0
17106000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17106000
17124750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
17155000: system.mem_ctrl.dram: Address: 0x15b40 Rank 1 Bank 2 Row 0
17155000: system.mem_ctrl.dram: Timing access to addr 0x15b40, rank/bank/row 1 2 0
17155000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17155000
17173750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
17204000: system.mem_ctrl.dram: Address: 0x15b40 Rank 1 Bank 2 Row 0
17204000: system.mem_ctrl.dram: Timing access to addr 0x15b40, rank/bank/row 1 2 0
17204000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17204000
17222750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
17253000: system.mem_ctrl.dram: Address: 0x94ed0 Rank 1 Bank 2 Row 4
17253000: system.mem_ctrl.dram: Timing access to addr 0x94ed0, rank/bank/row 1 2 4
17253000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 17253000, now got 1 active
17253000: system.mem_ctrl.dram: Activate at tick 17266750
17253000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 17266750, now got 2 active
17253000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17280500
17299250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
17330000: system.mem_ctrl.dram: Address: 0x15b40 Rank 1 Bank 2 Row 0
17330000: system.mem_ctrl.dram: Timing access to addr 0x15b40, rank/bank/row 1 2 0
17330000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 17330000, now got 1 active
17330000: system.mem_ctrl.dram: Activate at tick 17343750
17330000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 17343750, now got 2 active
17330000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17357500
17376250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
17407000: system.mem_ctrl.dram: Address: 0x15b48 Rank 1 Bank 2 Row 0
17407000: system.mem_ctrl.dram: Timing access to addr 0x15b48, rank/bank/row 1 2 0
17407000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17407000
17425750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
17456000: system.mem_ctrl.dram: Address: 0x15b48 Rank 1 Bank 2 Row 0
17456000: system.mem_ctrl.dram: Timing access to addr 0x15b48, rank/bank/row 1 2 0
17456000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17456000
17474750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
17505000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
17505000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
17505000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17505000
17523750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
17554000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
17554000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
17554000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17554000
17572750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
17603000: system.mem_ctrl.dram: Address: 0x15b18 Rank 1 Bank 2 Row 0
17603000: system.mem_ctrl.dram: Timing access to addr 0x15b18, rank/bank/row 1 2 0
17603000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17603000
17621750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
17652000: system.mem_ctrl.dram: Address: 0x15b40 Rank 1 Bank 2 Row 0
17652000: system.mem_ctrl.dram: Timing access to addr 0x15b40, rank/bank/row 1 2 0
17652000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17652000
17670750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
17701000: system.mem_ctrl.dram: Address: 0x15b40 Rank 1 Bank 2 Row 0
17701000: system.mem_ctrl.dram: Timing access to addr 0x15b40, rank/bank/row 1 2 0
17701000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17701000
17719750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
17750000: system.mem_ctrl.dram: Address: 0x94ee0 Rank 1 Bank 2 Row 4
17750000: system.mem_ctrl.dram: Timing access to addr 0x94ee0, rank/bank/row 1 2 4
17750000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 17750000, now got 1 active
17750000: system.mem_ctrl.dram: Activate at tick 17763750
17750000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 17763750, now got 2 active
17750000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17777500
17796250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
17827000: system.mem_ctrl.dram: Address: 0x15b40 Rank 1 Bank 2 Row 0
17827000: system.mem_ctrl.dram: Timing access to addr 0x15b40, rank/bank/row 1 2 0
17827000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 17827000, now got 1 active
17827000: system.mem_ctrl.dram: Activate at tick 17840750
17827000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 17840750, now got 2 active
17827000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17854500
17873250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
17904000: system.mem_ctrl.dram: Address: 0x15b48 Rank 1 Bank 2 Row 0
17904000: system.mem_ctrl.dram: Timing access to addr 0x15b48, rank/bank/row 1 2 0
17904000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17904000
17922750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
17953000: system.mem_ctrl.dram: Address: 0x15b48 Rank 1 Bank 2 Row 0
17953000: system.mem_ctrl.dram: Timing access to addr 0x15b48, rank/bank/row 1 2 0
17953000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17953000
17971750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
18002000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
18002000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
18002000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18002000
18020750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
18051000: system.mem_ctrl.dram: Address: 0x15b10 Rank 1 Bank 2 Row 0
18051000: system.mem_ctrl.dram: Timing access to addr 0x15b10, rank/bank/row 1 2 0
18051000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18051000
18069750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
18100000: system.mem_ctrl.dram: Address: 0x15b18 Rank 1 Bank 2 Row 0
18100000: system.mem_ctrl.dram: Timing access to addr 0x15b18, rank/bank/row 1 2 0
18100000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18100000
18118750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
18149000: system.mem_ctrl.dram: Address: 0x15b18 Rank 1 Bank 2 Row 0
18149000: system.mem_ctrl.dram: Timing access to addr 0x15b18, rank/bank/row 1 2 0
18149000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18149000
18167750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
18198000: system.mem_ctrl.dram: Address: 0x15b20 Rank 1 Bank 2 Row 0
18198000: system.mem_ctrl.dram: Timing access to addr 0x15b20, rank/bank/row 1 2 0
18198000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18198000
18216750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
18247000: system.mem_ctrl.dram: Address: 0x5ebe0 Rank 1 Bank 7 Row 2
18247000: system.mem_ctrl.dram: Timing access to addr 0x5ebe0, rank/bank/row 1 7 2
18247000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18247000
18265750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
18296000: system.mem_ctrl.dram: Address: 0x15b40 Rank 1 Bank 2 Row 0
18296000: system.mem_ctrl.dram: Timing access to addr 0x15b40, rank/bank/row 1 2 0
18296000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18296000
18314750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
18345000: system.mem_ctrl.dram: Address: 0x15b40 Rank 1 Bank 2 Row 0
18345000: system.mem_ctrl.dram: Timing access to addr 0x15b40, rank/bank/row 1 2 0
18345000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18345000
18363750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
18394000: system.mem_ctrl.dram: Address: 0x94ef0 Rank 1 Bank 2 Row 4
18394000: system.mem_ctrl.dram: Timing access to addr 0x94ef0, rank/bank/row 1 2 4
18394000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 18394000, now got 1 active
18394000: system.mem_ctrl.dram: Activate at tick 18407750
18394000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 18407750, now got 2 active
18394000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18421500
18440250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
18471000: system.mem_ctrl.dram: Address: 0x15b40 Rank 1 Bank 2 Row 0
18471000: system.mem_ctrl.dram: Timing access to addr 0x15b40, rank/bank/row 1 2 0
18471000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 18471000, now got 1 active
18471000: system.mem_ctrl.dram: Activate at tick 18484750
18471000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 18484750, now got 2 active
18471000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18498500
18517250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
18548000: system.mem_ctrl.dram: Address: 0x15b48 Rank 1 Bank 2 Row 0
18548000: system.mem_ctrl.dram: Timing access to addr 0x15b48, rank/bank/row 1 2 0
18548000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18548000
18566750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
18597000: system.mem_ctrl.dram: Address: 0x15b48 Rank 1 Bank 2 Row 0
18597000: system.mem_ctrl.dram: Timing access to addr 0x15b48, rank/bank/row 1 2 0
18597000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18597000
18615750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
18646000: system.mem_ctrl.dram: Address: 0x15b48 Rank 1 Bank 2 Row 0
18646000: system.mem_ctrl.dram: Timing access to addr 0x15b48, rank/bank/row 1 2 0
18646000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18646000
18664750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
18695000: system.mem_ctrl.dram: Address: 0x15b48 Rank 1 Bank 2 Row 0
18695000: system.mem_ctrl.dram: Timing access to addr 0x15b48, rank/bank/row 1 2 0
18695000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18695000
18713750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
18744000: system.mem_ctrl.dram: Address: 0x15b50 Rank 1 Bank 2 Row 0
18744000: system.mem_ctrl.dram: Timing access to addr 0x15b50, rank/bank/row 1 2 0
18744000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18744000
18762750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
18793000: system.mem_ctrl.dram: Address: 0x15b50 Rank 1 Bank 2 Row 0
18793000: system.mem_ctrl.dram: Timing access to addr 0x15b50, rank/bank/row 1 2 0
18793000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18793000
18811750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
18842000: system.mem_ctrl.dram: Address: 0x94b68 Rank 1 Bank 2 Row 4
18842000: system.mem_ctrl.dram: Timing access to addr 0x94b68, rank/bank/row 1 2 4
18842000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 18842000, now got 1 active
18842000: system.mem_ctrl.dram: Activate at tick 18855750
18842000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 18855750, now got 2 active
18842000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18869500
18888250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
18919000: system.mem_ctrl.dram: Address: 0x9a80 Rank 0 Bank 4 Row 0
18919000: system.mem_ctrl.dram: Timing access to addr 0x9a80, rank/bank/row 0 4 0
18919000: system.mem_ctrl.dram: Activate at tick 18919000
18919000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 18919000, now got 1 active
18919000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18932750
18951500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
19002000: system.mem_ctrl.dram: Address: 0x9a88 Rank 0 Bank 4 Row 0
19002000: system.mem_ctrl.dram: Timing access to addr 0x9a88, rank/bank/row 0 4 0
19002000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19002000
19020750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
19051000: system.mem_ctrl.dram: Address: 0x9a88 Rank 0 Bank 4 Row 0
19051000: system.mem_ctrl.dram: Timing access to addr 0x9a88, rank/bank/row 0 4 0
19051000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19051000
19069750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
19100000: system.mem_ctrl.dram: Address: 0x9a90 Rank 0 Bank 4 Row 0
19100000: system.mem_ctrl.dram: Timing access to addr 0x9a90, rank/bank/row 0 4 0
19100000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19100000
19118750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
19149000: system.mem_ctrl.dram: Address: 0x9a90 Rank 0 Bank 4 Row 0
19149000: system.mem_ctrl.dram: Timing access to addr 0x9a90, rank/bank/row 0 4 0
19149000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19149000
19167750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
19198000: system.mem_ctrl.dram: Address: 0x9a90 Rank 0 Bank 4 Row 0
19198000: system.mem_ctrl.dram: Timing access to addr 0x9a90, rank/bank/row 0 4 0
19198000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19198000
19216750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
19247000: system.mem_ctrl.dram: Address: 0x9a98 Rank 0 Bank 4 Row 0
19247000: system.mem_ctrl.dram: Timing access to addr 0x9a98, rank/bank/row 0 4 0
19247000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19247000
19265750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
19296000: system.mem_ctrl.dram: Address: 0x9a98 Rank 0 Bank 4 Row 0
19296000: system.mem_ctrl.dram: Timing access to addr 0x9a98, rank/bank/row 0 4 0
19296000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19296000
19314750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
19345000: system.mem_ctrl.dram: Address: 0x9aa0 Rank 0 Bank 4 Row 0
19345000: system.mem_ctrl.dram: Timing access to addr 0x9aa0, rank/bank/row 0 4 0
19345000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19345000
19363750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
19394000: system.mem_ctrl.dram: Address: 0x9aa0 Rank 0 Bank 4 Row 0
19394000: system.mem_ctrl.dram: Timing access to addr 0x9aa0, rank/bank/row 0 4 0
19394000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19394000
19412750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
19464000: system.mem_ctrl.dram: Address: 0x13290 Rank 1 Bank 1 Row 0
19464000: system.mem_ctrl.dram: Timing access to addr 0x13290, rank/bank/row 1 1 0
19464000: system.mem_ctrl.dram: Activate at tick 19464000
19464000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 19464000, now got 3 active
19464000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19477750
19496500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
19527000: system.mem_ctrl.dram: Address: 0x13290 Rank 1 Bank 1 Row 0
19527000: system.mem_ctrl.dram: Timing access to addr 0x13290, rank/bank/row 1 1 0
19527000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19527000
19545750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
19576000: system.mem_ctrl.dram: Address: 0x13298 Rank 1 Bank 1 Row 0
19576000: system.mem_ctrl.dram: Timing access to addr 0x13298, rank/bank/row 1 1 0
19576000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19576000
19594750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
19625000: system.mem_ctrl.dram: Address: 0x13298 Rank 1 Bank 1 Row 0
19625000: system.mem_ctrl.dram: Timing access to addr 0x13298, rank/bank/row 1 1 0
19625000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19625000
19643750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
19674000: system.mem_ctrl.dram: Address: 0x13298 Rank 1 Bank 1 Row 0
19674000: system.mem_ctrl.dram: Timing access to addr 0x13298, rank/bank/row 1 1 0
19674000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19674000
19692750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
19723000: system.mem_ctrl.dram: Address: 0x132a0 Rank 1 Bank 1 Row 0
19723000: system.mem_ctrl.dram: Timing access to addr 0x132a0, rank/bank/row 1 1 0
19723000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19723000
19741750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
19772000: system.mem_ctrl.dram: Address: 0x132a0 Rank 1 Bank 1 Row 0
19772000: system.mem_ctrl.dram: Timing access to addr 0x132a0, rank/bank/row 1 1 0
19772000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19772000
19790750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
19821000: system.mem_ctrl.dram: Address: 0x94b68 Rank 1 Bank 2 Row 4
19821000: system.mem_ctrl.dram: Timing access to addr 0x94b68, rank/bank/row 1 2 4
19821000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19821000
19839750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
19870000: system.mem_ctrl.dram: Address: 0x9aa0 Rank 0 Bank 4 Row 0
19870000: system.mem_ctrl.dram: Timing access to addr 0x9aa0, rank/bank/row 0 4 0
19870000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19870000
19888750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
19919000: system.mem_ctrl.dram: Address: 0x9aa8 Rank 0 Bank 4 Row 0
19919000: system.mem_ctrl.dram: Timing access to addr 0x9aa8, rank/bank/row 0 4 0
19919000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19919000
19937750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
19968000: system.mem_ctrl.dram: Address: 0x9aa8 Rank 0 Bank 4 Row 0
19968000: system.mem_ctrl.dram: Timing access to addr 0x9aa8, rank/bank/row 0 4 0
19968000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19968000
19986750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20017000: system.mem_ctrl.dram: Address: 0x9ab0 Rank 0 Bank 4 Row 0
20017000: system.mem_ctrl.dram: Timing access to addr 0x9ab0, rank/bank/row 0 4 0
20017000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20017000
20035750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20066000: system.mem_ctrl.dram: Address: 0x9ab0 Rank 0 Bank 4 Row 0
20066000: system.mem_ctrl.dram: Timing access to addr 0x9ab0, rank/bank/row 0 4 0
20066000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20066000
20084750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20115000: system.mem_ctrl.dram: Address: 0x9ab8 Rank 0 Bank 4 Row 0
20115000: system.mem_ctrl.dram: Timing access to addr 0x9ab8, rank/bank/row 0 4 0
20115000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20115000
20115000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 20122500, now got 0 active
20115000: system.mem_ctrl.dram: Auto-precharged bank: 4
20133750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20164000: system.mem_ctrl.dram: Address: 0x94c12 Rank 1 Bank 2 Row 4
20164000: system.mem_ctrl.dram: Timing access to addr 0x94c12, rank/bank/row 1 2 4
20164000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20164000
20182750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
20213000: system.mem_ctrl.dram: Address: 0x9ab8 Rank 0 Bank 4 Row 0
20213000: system.mem_ctrl.dram: Timing access to addr 0x9ab8, rank/bank/row 0 4 0
20213000: system.mem_ctrl.dram: Activate at tick 20213000
20213000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 20213000, now got 1 active
20213000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20226750
20245500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20276000: system.mem_ctrl.dram: Address: 0x9ab8 Rank 0 Bank 4 Row 0
20276000: system.mem_ctrl.dram: Timing access to addr 0x9ab8, rank/bank/row 0 4 0
20276000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20276000
20294750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20325000: system.mem_ctrl.dram: Address: 0x9ab8 Rank 0 Bank 4 Row 0
20325000: system.mem_ctrl.dram: Timing access to addr 0x9ab8, rank/bank/row 0 4 0
20325000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20325000
20343750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20374000: system.mem_ctrl.dram: Address: 0x9ac0 Rank 0 Bank 4 Row 0
20374000: system.mem_ctrl.dram: Timing access to addr 0x9ac0, rank/bank/row 0 4 0
20374000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20374000
20392750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20423000: system.mem_ctrl.dram: Address: 0x9ac0 Rank 0 Bank 4 Row 0
20423000: system.mem_ctrl.dram: Timing access to addr 0x9ac0, rank/bank/row 0 4 0
20423000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20423000
20441750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20472000: system.mem_ctrl.dram: Address: 0x9ac0 Rank 0 Bank 4 Row 0
20472000: system.mem_ctrl.dram: Timing access to addr 0x9ac0, rank/bank/row 0 4 0
20472000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20472000
20490750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20521000: system.mem_ctrl.dram: Address: 0x9ac0 Rank 0 Bank 4 Row 0
20521000: system.mem_ctrl.dram: Timing access to addr 0x9ac0, rank/bank/row 0 4 0
20521000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20521000
20539750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20570000: system.mem_ctrl.dram: Address: 0x9ac8 Rank 0 Bank 4 Row 0
20570000: system.mem_ctrl.dram: Timing access to addr 0x9ac8, rank/bank/row 0 4 0
20570000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20570000
20588750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20619000: system.mem_ctrl.dram: Address: 0x9ac8 Rank 0 Bank 4 Row 0
20619000: system.mem_ctrl.dram: Timing access to addr 0x9ac8, rank/bank/row 0 4 0
20619000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20619000
20637750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20668000: system.mem_ctrl.dram: Address: 0x9ac8 Rank 0 Bank 4 Row 0
20668000: system.mem_ctrl.dram: Timing access to addr 0x9ac8, rank/bank/row 0 4 0
20668000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20668000
20686750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20717000: system.mem_ctrl.dram: Address: 0x9ad0 Rank 0 Bank 4 Row 0
20717000: system.mem_ctrl.dram: Timing access to addr 0x9ad0, rank/bank/row 0 4 0
20717000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20717000
20735750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20766000: system.mem_ctrl.dram: Address: 0x9ad0 Rank 0 Bank 4 Row 0
20766000: system.mem_ctrl.dram: Timing access to addr 0x9ad0, rank/bank/row 0 4 0
20766000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20766000
20784750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20815000: system.mem_ctrl.dram: Address: 0x9ad0 Rank 0 Bank 4 Row 0
20815000: system.mem_ctrl.dram: Timing access to addr 0x9ad0, rank/bank/row 0 4 0
20815000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20815000
20833750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20864000: system.mem_ctrl.dram: Address: 0x9ae8 Rank 0 Bank 4 Row 0
20864000: system.mem_ctrl.dram: Timing access to addr 0x9ae8, rank/bank/row 0 4 0
20864000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20864000
20882750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20913000: system.mem_ctrl.dram: Address: 0x9ae8 Rank 0 Bank 4 Row 0
20913000: system.mem_ctrl.dram: Timing access to addr 0x9ae8, rank/bank/row 0 4 0
20913000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20913000
20931750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20962000: system.mem_ctrl.dram: Address: 0x94c13 Rank 1 Bank 2 Row 4
20962000: system.mem_ctrl.dram: Timing access to addr 0x94c13, rank/bank/row 1 2 4
20962000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20962000
20980750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
21011000: system.mem_ctrl.dram: Address: 0x9ae8 Rank 0 Bank 4 Row 0
21011000: system.mem_ctrl.dram: Timing access to addr 0x9ae8, rank/bank/row 0 4 0
21011000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21011000
21011000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 21018500, now got 0 active
21011000: system.mem_ctrl.dram: Auto-precharged bank: 4
21029750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21060000: system.mem_ctrl.dram: Address: 0x9af0 Rank 0 Bank 4 Row 0
21060000: system.mem_ctrl.dram: Timing access to addr 0x9af0, rank/bank/row 0 4 0
21060000: system.mem_ctrl.dram: Activate at tick 21060000
21060000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 21060000, now got 1 active
21060000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21073750
21092500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21123000: system.mem_ctrl.dram: Address: 0x9af0 Rank 0 Bank 4 Row 0
21123000: system.mem_ctrl.dram: Timing access to addr 0x9af0, rank/bank/row 0 4 0
21123000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21123000
21141750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21172000: system.mem_ctrl.dram: Address: 0x9af0 Rank 0 Bank 4 Row 0
21172000: system.mem_ctrl.dram: Timing access to addr 0x9af0, rank/bank/row 0 4 0
21172000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21172000
21190750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21221000: system.mem_ctrl.dram: Address: 0x9af0 Rank 0 Bank 4 Row 0
21221000: system.mem_ctrl.dram: Timing access to addr 0x9af0, rank/bank/row 0 4 0
21221000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21221000
21239750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21270000: system.mem_ctrl.dram: Address: 0x9af8 Rank 0 Bank 4 Row 0
21270000: system.mem_ctrl.dram: Timing access to addr 0x9af8, rank/bank/row 0 4 0
21270000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21270000
21288750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21319000: system.mem_ctrl.dram: Address: 0x9af8 Rank 0 Bank 4 Row 0
21319000: system.mem_ctrl.dram: Timing access to addr 0x9af8, rank/bank/row 0 4 0
21319000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21319000
21337750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21368000: system.mem_ctrl.dram: Address: 0x9af8 Rank 0 Bank 4 Row 0
21368000: system.mem_ctrl.dram: Timing access to addr 0x9af8, rank/bank/row 0 4 0
21368000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21368000
21386750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21417000: system.mem_ctrl.dram: Address: 0x9af8 Rank 0 Bank 4 Row 0
21417000: system.mem_ctrl.dram: Timing access to addr 0x9af8, rank/bank/row 0 4 0
21417000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21417000
21435750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21466000: system.mem_ctrl.dram: Address: 0x9b00 Rank 0 Bank 4 Row 0
21466000: system.mem_ctrl.dram: Timing access to addr 0x9b00, rank/bank/row 0 4 0
21466000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21466000
21484750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21515000: system.mem_ctrl.dram: Address: 0x9b00 Rank 0 Bank 4 Row 0
21515000: system.mem_ctrl.dram: Timing access to addr 0x9b00, rank/bank/row 0 4 0
21515000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21515000
21533750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21564000: system.mem_ctrl.dram: Address: 0x9b00 Rank 0 Bank 4 Row 0
21564000: system.mem_ctrl.dram: Timing access to addr 0x9b00, rank/bank/row 0 4 0
21564000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21564000
21582750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21613000: system.mem_ctrl.dram: Address: 0x9b00 Rank 0 Bank 4 Row 0
21613000: system.mem_ctrl.dram: Timing access to addr 0x9b00, rank/bank/row 0 4 0
21613000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21613000
21631750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21662000: system.mem_ctrl.dram: Address: 0x9b08 Rank 0 Bank 4 Row 0
21662000: system.mem_ctrl.dram: Timing access to addr 0x9b08, rank/bank/row 0 4 0
21662000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21662000
21680750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21711000: system.mem_ctrl.dram: Address: 0x94c14 Rank 1 Bank 2 Row 4
21711000: system.mem_ctrl.dram: Timing access to addr 0x94c14, rank/bank/row 1 2 4
21711000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21711000
21729750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
21760000: system.mem_ctrl.dram: Address: 0x9b08 Rank 0 Bank 4 Row 0
21760000: system.mem_ctrl.dram: Timing access to addr 0x9b08, rank/bank/row 0 4 0
21760000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21760000
21778750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21809000: system.mem_ctrl.dram: Address: 0x9b08 Rank 0 Bank 4 Row 0
21809000: system.mem_ctrl.dram: Timing access to addr 0x9b08, rank/bank/row 0 4 0
21809000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21809000
21827750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21858000: system.mem_ctrl.dram: Address: 0x9b08 Rank 0 Bank 4 Row 0
21858000: system.mem_ctrl.dram: Timing access to addr 0x9b08, rank/bank/row 0 4 0
21858000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21858000
21858000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 21865500, now got 0 active
21858000: system.mem_ctrl.dram: Auto-precharged bank: 4
21876750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21907000: system.mem_ctrl.dram: Address: 0x9ad0 Rank 0 Bank 4 Row 0
21907000: system.mem_ctrl.dram: Timing access to addr 0x9ad0, rank/bank/row 0 4 0
21907000: system.mem_ctrl.dram: Activate at tick 21907000
21907000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 21907000, now got 1 active
21907000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21920750
21939500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21970000: system.mem_ctrl.dram: Address: 0x9ad0 Rank 0 Bank 4 Row 0
21970000: system.mem_ctrl.dram: Timing access to addr 0x9ad0, rank/bank/row 0 4 0
21970000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21970000
21988750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
22019000: system.mem_ctrl.dram: Address: 0x9ad0 Rank 0 Bank 4 Row 0
22019000: system.mem_ctrl.dram: Timing access to addr 0x9ad0, rank/bank/row 0 4 0
22019000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22019000
22037750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
22068000: system.mem_ctrl.dram: Address: 0x9ae8 Rank 0 Bank 4 Row 0
22068000: system.mem_ctrl.dram: Timing access to addr 0x9ae8, rank/bank/row 0 4 0
22068000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22068000
22086750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
22117000: system.mem_ctrl.dram: Address: 0x9ae8 Rank 0 Bank 4 Row 0
22117000: system.mem_ctrl.dram: Timing access to addr 0x9ae8, rank/bank/row 0 4 0
22117000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22117000
22135750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
22166000: system.mem_ctrl.dram: Address: 0x94c15 Rank 1 Bank 2 Row 4
22166000: system.mem_ctrl.dram: Timing access to addr 0x94c15, rank/bank/row 1 2 4
22166000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22166000
22184750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
22215000: system.mem_ctrl.dram: Address: 0x9ae8 Rank 0 Bank 4 Row 0
22215000: system.mem_ctrl.dram: Timing access to addr 0x9ae8, rank/bank/row 0 4 0
22215000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22215000
22233750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
22264000: system.mem_ctrl.dram: Address: 0x9af0 Rank 0 Bank 4 Row 0
22264000: system.mem_ctrl.dram: Timing access to addr 0x9af0, rank/bank/row 0 4 0
22264000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22264000
22282750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
22313000: system.mem_ctrl.dram: Address: 0x9af0 Rank 0 Bank 4 Row 0
22313000: system.mem_ctrl.dram: Timing access to addr 0x9af0, rank/bank/row 0 4 0
22313000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22313000
22331750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
22362000: system.mem_ctrl.dram: Address: 0x9af0 Rank 0 Bank 4 Row 0
22362000: system.mem_ctrl.dram: Timing access to addr 0x9af0, rank/bank/row 0 4 0
22362000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22362000
22380750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
22411000: system.mem_ctrl.dram: Address: 0x9af0 Rank 0 Bank 4 Row 0
22411000: system.mem_ctrl.dram: Timing access to addr 0x9af0, rank/bank/row 0 4 0
22411000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22411000
22429750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
22460000: system.mem_ctrl.dram: Address: 0x9af8 Rank 0 Bank 4 Row 0
22460000: system.mem_ctrl.dram: Timing access to addr 0x9af8, rank/bank/row 0 4 0
22460000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22460000
22478750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
22509000: system.mem_ctrl.dram: Address: 0x9af8 Rank 0 Bank 4 Row 0
22509000: system.mem_ctrl.dram: Timing access to addr 0x9af8, rank/bank/row 0 4 0
22509000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22509000
22527750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
22558000: system.mem_ctrl.dram: Address: 0x9af8 Rank 0 Bank 4 Row 0
22558000: system.mem_ctrl.dram: Timing access to addr 0x9af8, rank/bank/row 0 4 0
22558000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22558000
22576750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
22607000: system.mem_ctrl.dram: Address: 0x9af8 Rank 0 Bank 4 Row 0
22607000: system.mem_ctrl.dram: Timing access to addr 0x9af8, rank/bank/row 0 4 0
22607000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22607000
22625750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
22656000: system.mem_ctrl.dram: Address: 0x9b00 Rank 0 Bank 4 Row 0
22656000: system.mem_ctrl.dram: Timing access to addr 0x9b00, rank/bank/row 0 4 0
22656000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22656000
22674750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
22705000: system.mem_ctrl.dram: Address: 0x9b00 Rank 0 Bank 4 Row 0
22705000: system.mem_ctrl.dram: Timing access to addr 0x9b00, rank/bank/row 0 4 0
22705000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22705000
22705000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 22712500, now got 0 active
22705000: system.mem_ctrl.dram: Auto-precharged bank: 4
22723750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
22754000: system.mem_ctrl.dram: Address: 0x9b00 Rank 0 Bank 4 Row 0
22754000: system.mem_ctrl.dram: Timing access to addr 0x9b00, rank/bank/row 0 4 0
22754000: system.mem_ctrl.dram: Activate at tick 22754000
22754000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 22754000, now got 1 active
22754000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22767750
22786500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
22817000: system.mem_ctrl.dram: Address: 0x9b00 Rank 0 Bank 4 Row 0
22817000: system.mem_ctrl.dram: Timing access to addr 0x9b00, rank/bank/row 0 4 0
22817000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22817000
22835750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
22866000: system.mem_ctrl.dram: Address: 0x9b08 Rank 0 Bank 4 Row 0
22866000: system.mem_ctrl.dram: Timing access to addr 0x9b08, rank/bank/row 0 4 0
22866000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22866000
22884750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
22915000: system.mem_ctrl.dram: Address: 0x94c16 Rank 1 Bank 2 Row 4
22915000: system.mem_ctrl.dram: Timing access to addr 0x94c16, rank/bank/row 1 2 4
22915000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22915000
22933750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
22964000: system.mem_ctrl.dram: Address: 0x9b08 Rank 0 Bank 4 Row 0
22964000: system.mem_ctrl.dram: Timing access to addr 0x9b08, rank/bank/row 0 4 0
22964000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22964000
22982750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
23013000: system.mem_ctrl.dram: Address: 0x9b08 Rank 0 Bank 4 Row 0
23013000: system.mem_ctrl.dram: Timing access to addr 0x9b08, rank/bank/row 0 4 0
23013000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 23013000
23031750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
23062000: system.mem_ctrl.dram: Address: 0x9b08 Rank 0 Bank 4 Row 0
23062000: system.mem_ctrl.dram: Timing access to addr 0x9b08, rank/bank/row 0 4 0
23062000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 23062000
23080750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
23111000: system.mem_ctrl.dram: Address: 0x9ad0 Rank 0 Bank 4 Row 0
23111000: system.mem_ctrl.dram: Timing access to addr 0x9ad0, rank/bank/row 0 4 0
23111000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 23111000
23129750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
23160000: system.mem_ctrl.dram: Address: 0x9ad0 Rank 0 Bank 4 Row 0
23160000: system.mem_ctrl.dram: Timing access to addr 0x9ad0, rank/bank/row 0 4 0
23160000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 23160000
23178750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
23209000: system.mem_ctrl.dram: Address: 0x9ad0 Rank 0 Bank 4 Row 0
23209000: system.mem_ctrl.dram: Timing access to addr 0x9ad0, rank/bank/row 0 4 0
23209000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 23209000
23227750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
23258000: system.mem_ctrl.dram: Address: 0x9ae8 Rank 0 Bank 4 Row 0
23258000: system.mem_ctrl.dram: Timing access to addr 0x9ae8, rank/bank/row 0 4 0
23258000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 23258000
23276750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
23307000: system.mem_ctrl.dram: Address: 0x9ae8 Rank 0 Bank 4 Row 0
23307000: system.mem_ctrl.dram: Timing access to addr 0x9ae8, rank/bank/row 0 4 0
23307000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 23307000
23325750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
23356000: system.mem_ctrl.dram: Address: 0x94c17 Rank 1 Bank 2 Row 4
23356000: system.mem_ctrl.dram: Timing access to addr 0x94c17, rank/bank/row 1 2 4
23356000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 23356000
23358750: 1: Refresh due
23358750: 1: Precharging all
23358750: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 23363500, now got 2 active
23358750: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 23363500, now got 1 active
23358750: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 23363500, now got 0 active
23358750: 0: Refresh due
23358750: 0: Precharging all
23358750: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 23358750, now got 0 active
23374750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
23405000: system.mem_ctrl.dram: Address: 0x9ae8 Rank 0 Bank 4 Row 0
23632500: 0: Scheduling next request after refreshing rank 0
23632500: system.mem_ctrl.dram: Timing access to addr 0x9ae8, rank/bank/row 0 4 0
23632500: system.mem_ctrl.dram: Activate at tick 23632500
23632500: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 23632500, now got 1 active
23632500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 23646250
23637250: 1: Scheduling next request after refreshing rank 1
23665000: system.mem_ctrl.dram: number of read entries for rank 0 is 0
23695000: system.mem_ctrl.dram: Address: 0x9af0 Rank 0 Bank 4 Row 0
23695000: system.mem_ctrl.dram: Timing access to addr 0x9af0, rank/bank/row 0 4 0
23695000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 23695000
23713750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
23744000: system.mem_ctrl.dram: Address: 0x9af0 Rank 0 Bank 4 Row 0
23744000: system.mem_ctrl.dram: Timing access to addr 0x9af0, rank/bank/row 0 4 0
23744000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 23744000
23762750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
23793000: system.mem_ctrl.dram: Address: 0x9af0 Rank 0 Bank 4 Row 0
23793000: system.mem_ctrl.dram: Timing access to addr 0x9af0, rank/bank/row 0 4 0
23793000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 23793000
23811750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
23842000: system.mem_ctrl.dram: Address: 0x9af0 Rank 0 Bank 4 Row 0
23842000: system.mem_ctrl.dram: Timing access to addr 0x9af0, rank/bank/row 0 4 0
23842000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 23842000
23860750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
23891000: system.mem_ctrl.dram: Address: 0x9af8 Rank 0 Bank 4 Row 0
23891000: system.mem_ctrl.dram: Timing access to addr 0x9af8, rank/bank/row 0 4 0
23891000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 23891000
23909750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
23940000: system.mem_ctrl.dram: Address: 0x9af8 Rank 0 Bank 4 Row 0
23940000: system.mem_ctrl.dram: Timing access to addr 0x9af8, rank/bank/row 0 4 0
23940000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 23940000
23958750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
23989000: system.mem_ctrl.dram: Address: 0x9af8 Rank 0 Bank 4 Row 0
23989000: system.mem_ctrl.dram: Timing access to addr 0x9af8, rank/bank/row 0 4 0
23989000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 23989000
24007750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24038000: system.mem_ctrl.dram: Address: 0x9af8 Rank 0 Bank 4 Row 0
24038000: system.mem_ctrl.dram: Timing access to addr 0x9af8, rank/bank/row 0 4 0
24038000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24038000
24056750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24087000: system.mem_ctrl.dram: Address: 0x9b00 Rank 0 Bank 4 Row 0
24087000: system.mem_ctrl.dram: Timing access to addr 0x9b00, rank/bank/row 0 4 0
24087000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24087000
24105750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24136000: system.mem_ctrl.dram: Address: 0x9b00 Rank 0 Bank 4 Row 0
24136000: system.mem_ctrl.dram: Timing access to addr 0x9b00, rank/bank/row 0 4 0
24136000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24136000
24154750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24185000: system.mem_ctrl.dram: Address: 0x9b00 Rank 0 Bank 4 Row 0
24185000: system.mem_ctrl.dram: Timing access to addr 0x9b00, rank/bank/row 0 4 0
24185000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24185000
24203750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24234000: system.mem_ctrl.dram: Address: 0x9b10 Rank 0 Bank 4 Row 0
24234000: system.mem_ctrl.dram: Timing access to addr 0x9b10, rank/bank/row 0 4 0
24234000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24234000
24252750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24283000: system.mem_ctrl.dram: Address: 0x9b10 Rank 0 Bank 4 Row 0
24283000: system.mem_ctrl.dram: Timing access to addr 0x9b10, rank/bank/row 0 4 0
24283000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24283000
24301750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24332000: system.mem_ctrl.dram: Address: 0x9b20 Rank 0 Bank 4 Row 0
24332000: system.mem_ctrl.dram: Timing access to addr 0x9b20, rank/bank/row 0 4 0
24332000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24332000
24350750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24381000: system.mem_ctrl.dram: Address: 0x9b28 Rank 0 Bank 4 Row 0
24381000: system.mem_ctrl.dram: Timing access to addr 0x9b28, rank/bank/row 0 4 0
24381000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24381000
24381000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 24388500, now got 0 active
24381000: system.mem_ctrl.dram: Auto-precharged bank: 4
24399750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24430000: system.mem_ctrl.dram: Address: 0x9b28 Rank 0 Bank 4 Row 0
24430000: system.mem_ctrl.dram: Timing access to addr 0x9b28, rank/bank/row 0 4 0
24430000: system.mem_ctrl.dram: Activate at tick 24430000
24430000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 24430000, now got 1 active
24430000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24443750
24462500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24493000: system.mem_ctrl.dram: Address: 0x9b28 Rank 0 Bank 4 Row 0
24493000: system.mem_ctrl.dram: Timing access to addr 0x9b28, rank/bank/row 0 4 0
24493000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24493000
24511750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24542000: system.mem_ctrl.dram: Address: 0x9b30 Rank 0 Bank 4 Row 0
24542000: system.mem_ctrl.dram: Timing access to addr 0x9b30, rank/bank/row 0 4 0
24542000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24542000
24560750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24612000: system.mem_ctrl.dram: Address: 0x9b30 Rank 0 Bank 4 Row 0
24612000: system.mem_ctrl.dram: Timing access to addr 0x9b30, rank/bank/row 0 4 0
24612000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24612000
24630750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24661000: system.mem_ctrl.dram: Address: 0x9b38 Rank 0 Bank 4 Row 0
24661000: system.mem_ctrl.dram: Timing access to addr 0x9b38, rank/bank/row 0 4 0
24661000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24661000
24679750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24731000: system.mem_ctrl.dram: Address: 0x9fe0 Rank 0 Bank 4 Row 0
24731000: system.mem_ctrl.dram: Timing access to addr 0x9fe0, rank/bank/row 0 4 0
24731000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24731000
24749750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24780000: system.mem_ctrl.dram: Address: 0x9fe0 Rank 0 Bank 4 Row 0
24780000: system.mem_ctrl.dram: Timing access to addr 0x9fe0, rank/bank/row 0 4 0
24780000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24780000
24798750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24829000: system.mem_ctrl.dram: Address: 0x9fe8 Rank 0 Bank 4 Row 0
24829000: system.mem_ctrl.dram: Timing access to addr 0x9fe8, rank/bank/row 0 4 0
24829000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24829000
24847750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24878000: system.mem_ctrl.dram: Address: 0x9fe8 Rank 0 Bank 4 Row 0
24878000: system.mem_ctrl.dram: Timing access to addr 0x9fe8, rank/bank/row 0 4 0
24878000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24878000
24896750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24927000: system.mem_ctrl.dram: Address: 0x9d00 Rank 0 Bank 4 Row 0
24927000: system.mem_ctrl.dram: Timing access to addr 0x9d00, rank/bank/row 0 4 0
24927000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24927000
24945750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24997000: system.mem_ctrl.dram: Address: 0x9d00 Rank 0 Bank 4 Row 0
24997000: system.mem_ctrl.dram: Timing access to addr 0x9d00, rank/bank/row 0 4 0
24997000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24997000
25015750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25046000: system.mem_ctrl.dram: Address: 0x9d08 Rank 0 Bank 4 Row 0
25046000: system.mem_ctrl.dram: Timing access to addr 0x9d08, rank/bank/row 0 4 0
25046000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25046000
25064750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25116000: system.mem_ctrl.dram: Address: 0x9d08 Rank 0 Bank 4 Row 0
25116000: system.mem_ctrl.dram: Timing access to addr 0x9d08, rank/bank/row 0 4 0
25116000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25116000
25134750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25165000: system.mem_ctrl.dram: Address: 0x9d08 Rank 0 Bank 4 Row 0
25165000: system.mem_ctrl.dram: Timing access to addr 0x9d08, rank/bank/row 0 4 0
25165000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25165000
25183750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25214000: system.mem_ctrl.dram: Address: 0x9d10 Rank 0 Bank 4 Row 0
25214000: system.mem_ctrl.dram: Timing access to addr 0x9d10, rank/bank/row 0 4 0
25214000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25214000
25232750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25284000: system.mem_ctrl.dram: Address: 0x9d10 Rank 0 Bank 4 Row 0
25284000: system.mem_ctrl.dram: Timing access to addr 0x9d10, rank/bank/row 0 4 0
25284000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25284000
25284000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 25291500, now got 0 active
25284000: system.mem_ctrl.dram: Auto-precharged bank: 4
25302750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25333000: system.mem_ctrl.dram: Address: 0x94b38 Rank 1 Bank 2 Row 4
25354000: system.mem_ctrl.dram: Address: 0x9d10 Rank 0 Bank 4 Row 0
25354000: system.mem_ctrl.dram: Timing access to addr 0x9d10, rank/bank/row 0 4 0
25354000: system.mem_ctrl.dram: Activate at tick 25354000
25354000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 25354000, now got 1 active
25354000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25367750
25386500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25417000: system.mem_ctrl.dram: Address: 0x9d18 Rank 0 Bank 4 Row 0
25417000: system.mem_ctrl.dram: Timing access to addr 0x9d18, rank/bank/row 0 4 0
25417000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25417000
25435750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25466000: system.mem_ctrl.dram: Address: 0x9d18 Rank 0 Bank 4 Row 0
25466000: system.mem_ctrl.dram: Timing access to addr 0x9d18, rank/bank/row 0 4 0
25466000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25466000
25484750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25536000: system.mem_ctrl.dram: Address: 0x9d18 Rank 0 Bank 4 Row 0
25536000: system.mem_ctrl.dram: Timing access to addr 0x9d18, rank/bank/row 0 4 0
25536000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25536000
25554750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25585000: system.mem_ctrl.dram: Address: 0x9d20 Rank 0 Bank 4 Row 0
25585000: system.mem_ctrl.dram: Timing access to addr 0x9d20, rank/bank/row 0 4 0
25585000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25585000
25603750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25655000: system.mem_ctrl.dram: Address: 0x9d20 Rank 0 Bank 4 Row 0
25655000: system.mem_ctrl.dram: Timing access to addr 0x9d20, rank/bank/row 0 4 0
25655000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25655000
25673750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25704000: system.mem_ctrl.dram: Address: 0x9d28 Rank 0 Bank 4 Row 0
25704000: system.mem_ctrl.dram: Timing access to addr 0x9d28, rank/bank/row 0 4 0
25704000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25704000
25722750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25753000: system.mem_ctrl.dram: Address: 0x934e0 Rank 1 Bank 1 Row 4
25753000: system.mem_ctrl.dram: Timing access to addr 0x934e0, rank/bank/row 1 1 4
25753000: system.mem_ctrl.dram: Activate at tick 25753000
25753000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 25753000, now got 1 active
25753000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25766750
25785500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
25816000: system.mem_ctrl.dram: Address: 0x9d28 Rank 0 Bank 4 Row 0
25816000: system.mem_ctrl.dram: Timing access to addr 0x9d28, rank/bank/row 0 4 0
25816000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25816000
25834750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25865000: system.mem_ctrl.dram: Address: 0x9d30 Rank 0 Bank 4 Row 0
25865000: system.mem_ctrl.dram: Timing access to addr 0x9d30, rank/bank/row 0 4 0
25865000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25865000
25883750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25914000: system.mem_ctrl.dram: Address: 0x9d30 Rank 0 Bank 4 Row 0
25914000: system.mem_ctrl.dram: Timing access to addr 0x9d30, rank/bank/row 0 4 0
25914000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25914000
25932750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25963000: system.mem_ctrl.dram: Address: 0x9d38 Rank 0 Bank 4 Row 0
25963000: system.mem_ctrl.dram: Timing access to addr 0x9d38, rank/bank/row 0 4 0
25963000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25963000
25981750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
26033000: system.mem_ctrl.dram: Address: 0x9d38 Rank 0 Bank 4 Row 0
26033000: system.mem_ctrl.dram: Timing access to addr 0x9d38, rank/bank/row 0 4 0
26033000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26033000
26051750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
26082000: system.mem_ctrl.dram: Address: 0x9d40 Rank 0 Bank 4 Row 0
26082000: system.mem_ctrl.dram: Timing access to addr 0x9d40, rank/bank/row 0 4 0
26082000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26082000
26100750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
26152000: system.mem_ctrl.dram: Address: 0x9d40 Rank 0 Bank 4 Row 0
26152000: system.mem_ctrl.dram: Timing access to addr 0x9d40, rank/bank/row 0 4 0
26152000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26152000
26170750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
26222000: system.mem_ctrl.dram: Address: 0x9d48 Rank 0 Bank 4 Row 0
26222000: system.mem_ctrl.dram: Timing access to addr 0x9d48, rank/bank/row 0 4 0
26222000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26222000
26240750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
26271000: system.mem_ctrl.dram: Address: 0x9d48 Rank 0 Bank 4 Row 0
26271000: system.mem_ctrl.dram: Timing access to addr 0x9d48, rank/bank/row 0 4 0
26271000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26271000
26271000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 26278500, now got 0 active
26271000: system.mem_ctrl.dram: Auto-precharged bank: 4
26289750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
26320000: system.mem_ctrl.dram: Address: 0x9d48 Rank 0 Bank 4 Row 0
26320000: system.mem_ctrl.dram: Timing access to addr 0x9d48, rank/bank/row 0 4 0
26320000: system.mem_ctrl.dram: Activate at tick 26320000
26320000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 26320000, now got 1 active
26320000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26333750
26352500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
26383000: system.mem_ctrl.dram: Address: 0x9d50 Rank 0 Bank 4 Row 0
26383000: system.mem_ctrl.dram: Timing access to addr 0x9d50, rank/bank/row 0 4 0
26383000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26383000
26401750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
26452000: system.mem_ctrl.dram: Address: 0x9d50 Rank 0 Bank 4 Row 0
26452000: system.mem_ctrl.dram: Timing access to addr 0x9d50, rank/bank/row 0 4 0
26452000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26452000
26470750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
26501000: system.mem_ctrl.dram: Address: 0x9d50 Rank 0 Bank 4 Row 0
26501000: system.mem_ctrl.dram: Timing access to addr 0x9d50, rank/bank/row 0 4 0
26501000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26501000
26519750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
26550000: system.mem_ctrl.dram: Address: 0x9d58 Rank 0 Bank 4 Row 0
26550000: system.mem_ctrl.dram: Timing access to addr 0x9d58, rank/bank/row 0 4 0
26550000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26550000
26568750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
26599000: system.mem_ctrl.dram: Address: 0x9d58 Rank 0 Bank 4 Row 0
26599000: system.mem_ctrl.dram: Timing access to addr 0x9d58, rank/bank/row 0 4 0
26599000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26599000
26617750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
26648000: system.mem_ctrl.dram: Address: 0x9d60 Rank 0 Bank 4 Row 0
26648000: system.mem_ctrl.dram: Timing access to addr 0x9d60, rank/bank/row 0 4 0
26648000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26648000
26666750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
26697000: system.mem_ctrl.dram: Address: 0x9d60 Rank 0 Bank 4 Row 0
26697000: system.mem_ctrl.dram: Timing access to addr 0x9d60, rank/bank/row 0 4 0
26697000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26697000
26715750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
26746000: system.mem_ctrl.dram: Address: 0x9d60 Rank 0 Bank 4 Row 0
26746000: system.mem_ctrl.dram: Timing access to addr 0x9d60, rank/bank/row 0 4 0
26746000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26746000
26764750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
26795000: system.mem_ctrl.dram: Address: 0x9d68 Rank 0 Bank 4 Row 0
26795000: system.mem_ctrl.dram: Timing access to addr 0x9d68, rank/bank/row 0 4 0
26795000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26795000
26813750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
26844000: system.mem_ctrl.dram: Address: 0x9d68 Rank 0 Bank 4 Row 0
26844000: system.mem_ctrl.dram: Timing access to addr 0x9d68, rank/bank/row 0 4 0
26844000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26844000
26862750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
26893000: system.mem_ctrl.dram: Address: 0x9d68 Rank 0 Bank 4 Row 0
26893000: system.mem_ctrl.dram: Timing access to addr 0x9d68, rank/bank/row 0 4 0
26893000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26893000
26911750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
26942000: system.mem_ctrl.dram: Address: 0x9d68 Rank 0 Bank 4 Row 0
26942000: system.mem_ctrl.dram: Timing access to addr 0x9d68, rank/bank/row 0 4 0
26942000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26942000
26960750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
26991000: system.mem_ctrl.dram: Address: 0x9d70 Rank 0 Bank 4 Row 0
26991000: system.mem_ctrl.dram: Timing access to addr 0x9d70, rank/bank/row 0 4 0
26991000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26991000
27009750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27040000: system.mem_ctrl.dram: Address: 0x40 Rank 0 Bank 0 Row 0
27040000: system.mem_ctrl.dram: Timing access to addr 0x40, rank/bank/row 0 0 0
27040000: system.mem_ctrl.dram: Activate at tick 27040000
27040000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 27040000, now got 2 active
27040000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27053750
27072500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27103000: system.mem_ctrl.dram: Address: 0x9d70 Rank 0 Bank 4 Row 0
27103000: system.mem_ctrl.dram: Timing access to addr 0x9d70, rank/bank/row 0 4 0
27103000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27103000
27121750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27152000: system.mem_ctrl.dram: Address: 0x9d78 Rank 0 Bank 4 Row 0
27152000: system.mem_ctrl.dram: Timing access to addr 0x9d78, rank/bank/row 0 4 0
27152000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27152000
27152000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 27159500, now got 1 active
27152000: system.mem_ctrl.dram: Auto-precharged bank: 4
27170750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27201000: system.mem_ctrl.dram: Address: 0x9d78 Rank 0 Bank 4 Row 0
27201000: system.mem_ctrl.dram: Timing access to addr 0x9d78, rank/bank/row 0 4 0
27201000: system.mem_ctrl.dram: Activate at tick 27201000
27201000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 27201000, now got 2 active
27201000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27214750
27233500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27264000: system.mem_ctrl.dram: Address: 0x9d78 Rank 0 Bank 4 Row 0
27264000: system.mem_ctrl.dram: Timing access to addr 0x9d78, rank/bank/row 0 4 0
27264000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27264000
27282750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27313000: system.mem_ctrl.dram: Address: 0x9d80 Rank 0 Bank 4 Row 0
27313000: system.mem_ctrl.dram: Timing access to addr 0x9d80, rank/bank/row 0 4 0
27313000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27313000
27331750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27362000: system.mem_ctrl.dram: Address: 0x9d70 Rank 0 Bank 4 Row 0
27362000: system.mem_ctrl.dram: Timing access to addr 0x9d70, rank/bank/row 0 4 0
27362000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27362000
27380750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27411000: system.mem_ctrl.dram: Address: 0x78 Rank 0 Bank 0 Row 0
27411000: system.mem_ctrl.dram: Timing access to addr 0x78, rank/bank/row 0 0 0
27411000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27411000
27429750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27460000: system.mem_ctrl.dram: Address: 0x9d70 Rank 0 Bank 4 Row 0
27460000: system.mem_ctrl.dram: Timing access to addr 0x9d70, rank/bank/row 0 4 0
27460000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27460000
27478750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27509000: system.mem_ctrl.dram: Address: 0x9d78 Rank 0 Bank 4 Row 0
27509000: system.mem_ctrl.dram: Timing access to addr 0x9d78, rank/bank/row 0 4 0
27509000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27509000
27527750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27558000: system.mem_ctrl.dram: Address: 0x9d78 Rank 0 Bank 4 Row 0
27558000: system.mem_ctrl.dram: Timing access to addr 0x9d78, rank/bank/row 0 4 0
27558000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27558000
27576750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27607000: system.mem_ctrl.dram: Address: 0x9d78 Rank 0 Bank 4 Row 0
27607000: system.mem_ctrl.dram: Timing access to addr 0x9d78, rank/bank/row 0 4 0
27607000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27607000
27625750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27656000: system.mem_ctrl.dram: Address: 0x9d80 Rank 0 Bank 4 Row 0
27656000: system.mem_ctrl.dram: Timing access to addr 0x9d80, rank/bank/row 0 4 0
27656000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27656000
27674750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27705000: system.mem_ctrl.dram: Address: 0x9d70 Rank 0 Bank 4 Row 0
27705000: system.mem_ctrl.dram: Timing access to addr 0x9d70, rank/bank/row 0 4 0
27705000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27705000
27723750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27754000: system.mem_ctrl.dram: Address: 0xb0 Rank 0 Bank 0 Row 0
27754000: system.mem_ctrl.dram: Timing access to addr 0xb0, rank/bank/row 0 0 0
27754000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27754000
27772750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27803000: system.mem_ctrl.dram: Address: 0x9d70 Rank 0 Bank 4 Row 0
27803000: system.mem_ctrl.dram: Timing access to addr 0x9d70, rank/bank/row 0 4 0
27803000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27803000
27821750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27852000: system.mem_ctrl.dram: Address: 0x9d78 Rank 0 Bank 4 Row 0
27852000: system.mem_ctrl.dram: Timing access to addr 0x9d78, rank/bank/row 0 4 0
27852000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27852000
27870750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27901000: system.mem_ctrl.dram: Address: 0x9d78 Rank 0 Bank 4 Row 0
27901000: system.mem_ctrl.dram: Timing access to addr 0x9d78, rank/bank/row 0 4 0
27901000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27901000
27919750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27950000: system.mem_ctrl.dram: Address: 0x9d78 Rank 0 Bank 4 Row 0
27950000: system.mem_ctrl.dram: Timing access to addr 0x9d78, rank/bank/row 0 4 0
27950000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27950000
27968750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27999000: system.mem_ctrl.dram: Address: 0x9d80 Rank 0 Bank 4 Row 0
27999000: system.mem_ctrl.dram: Timing access to addr 0x9d80, rank/bank/row 0 4 0
27999000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27999000
28017750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28048000: system.mem_ctrl.dram: Address: 0x9d70 Rank 0 Bank 4 Row 0
28048000: system.mem_ctrl.dram: Timing access to addr 0x9d70, rank/bank/row 0 4 0
28048000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28048000
28048000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 28055500, now got 1 active
28048000: system.mem_ctrl.dram: Auto-precharged bank: 4
28066750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28097000: system.mem_ctrl.dram: Address: 0xe8 Rank 0 Bank 0 Row 0
28097000: system.mem_ctrl.dram: Timing access to addr 0xe8, rank/bank/row 0 0 0
28097000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28097000
28115750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28146000: system.mem_ctrl.dram: Address: 0x9d70 Rank 0 Bank 4 Row 0
28146000: system.mem_ctrl.dram: Timing access to addr 0x9d70, rank/bank/row 0 4 0
28146000: system.mem_ctrl.dram: Activate at tick 28146000
28146000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 28146000, now got 2 active
28146000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28159750
28178500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28209000: system.mem_ctrl.dram: Address: 0x9d78 Rank 0 Bank 4 Row 0
28209000: system.mem_ctrl.dram: Timing access to addr 0x9d78, rank/bank/row 0 4 0
28209000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28209000
28227750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28258000: system.mem_ctrl.dram: Address: 0x9d78 Rank 0 Bank 4 Row 0
28258000: system.mem_ctrl.dram: Timing access to addr 0x9d78, rank/bank/row 0 4 0
28258000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28258000
28276750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28307000: system.mem_ctrl.dram: Address: 0x9d78 Rank 0 Bank 4 Row 0
28307000: system.mem_ctrl.dram: Timing access to addr 0x9d78, rank/bank/row 0 4 0
28307000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28307000
28325750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28356000: system.mem_ctrl.dram: Address: 0x9d80 Rank 0 Bank 4 Row 0
28356000: system.mem_ctrl.dram: Timing access to addr 0x9d80, rank/bank/row 0 4 0
28356000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28356000
28374750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28405000: system.mem_ctrl.dram: Address: 0x9d70 Rank 0 Bank 4 Row 0
28405000: system.mem_ctrl.dram: Timing access to addr 0x9d70, rank/bank/row 0 4 0
28405000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28405000
28423750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28454000: system.mem_ctrl.dram: Address: 0x120 Rank 0 Bank 0 Row 0
28454000: system.mem_ctrl.dram: Timing access to addr 0x120, rank/bank/row 0 0 0
28454000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28454000
28472750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28503000: system.mem_ctrl.dram: Address: 0x9d70 Rank 0 Bank 4 Row 0
28503000: system.mem_ctrl.dram: Timing access to addr 0x9d70, rank/bank/row 0 4 0
28503000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28503000
28521750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28552000: system.mem_ctrl.dram: Address: 0x9d78 Rank 0 Bank 4 Row 0
28552000: system.mem_ctrl.dram: Timing access to addr 0x9d78, rank/bank/row 0 4 0
28552000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28552000
28570750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28601000: system.mem_ctrl.dram: Address: 0x9d78 Rank 0 Bank 4 Row 0
28601000: system.mem_ctrl.dram: Timing access to addr 0x9d78, rank/bank/row 0 4 0
28601000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28601000
28619750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28650000: system.mem_ctrl.dram: Address: 0x9d78 Rank 0 Bank 4 Row 0
28650000: system.mem_ctrl.dram: Timing access to addr 0x9d78, rank/bank/row 0 4 0
28650000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28650000
28668750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28699000: system.mem_ctrl.dram: Address: 0x9d80 Rank 0 Bank 4 Row 0
28699000: system.mem_ctrl.dram: Timing access to addr 0x9d80, rank/bank/row 0 4 0
28699000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28699000
28717750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28748000: system.mem_ctrl.dram: Address: 0x9d80 Rank 0 Bank 4 Row 0
28748000: system.mem_ctrl.dram: Timing access to addr 0x9d80, rank/bank/row 0 4 0
28748000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28748000
28766750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28797000: system.mem_ctrl.dram: Address: 0x9d80 Rank 0 Bank 4 Row 0
28797000: system.mem_ctrl.dram: Timing access to addr 0x9d80, rank/bank/row 0 4 0
28797000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28797000
28815750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28846000: system.mem_ctrl.dram: Address: 0x9d88 Rank 0 Bank 4 Row 0
28846000: system.mem_ctrl.dram: Timing access to addr 0x9d88, rank/bank/row 0 4 0
28846000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28846000
28864750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28895000: system.mem_ctrl.dram: Address: 0x9d88 Rank 0 Bank 4 Row 0
28895000: system.mem_ctrl.dram: Timing access to addr 0x9d88, rank/bank/row 0 4 0
28895000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28895000
28913750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28944000: system.mem_ctrl.dram: Address: 0x9d88 Rank 0 Bank 4 Row 0
28944000: system.mem_ctrl.dram: Timing access to addr 0x9d88, rank/bank/row 0 4 0
28944000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28944000
28944000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 28951500, now got 1 active
28944000: system.mem_ctrl.dram: Auto-precharged bank: 4
28962750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28993000: system.mem_ctrl.dram: Address: 0x9d90 Rank 0 Bank 4 Row 0
28993000: system.mem_ctrl.dram: Timing access to addr 0x9d90, rank/bank/row 0 4 0
28993000: system.mem_ctrl.dram: Activate at tick 28993000
28993000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 28993000, now got 2 active
28993000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29006750
29025500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
29056000: system.mem_ctrl.dram: Address: 0x9d90 Rank 0 Bank 4 Row 0
29056000: system.mem_ctrl.dram: Timing access to addr 0x9d90, rank/bank/row 0 4 0
29056000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29056000
29074750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
29105000: system.mem_ctrl.dram: Address: 0x9d90 Rank 0 Bank 4 Row 0
29105000: system.mem_ctrl.dram: Timing access to addr 0x9d90, rank/bank/row 0 4 0
29105000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29105000
29123750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
29154000: system.mem_ctrl.dram: Address: 0x9d90 Rank 0 Bank 4 Row 0
29154000: system.mem_ctrl.dram: Timing access to addr 0x9d90, rank/bank/row 0 4 0
29154000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29154000
29172750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
29203000: system.mem_ctrl.dram: Address: 0x9d98 Rank 0 Bank 4 Row 0
29203000: system.mem_ctrl.dram: Timing access to addr 0x9d98, rank/bank/row 0 4 0
29203000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29203000
29221750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
29272000: system.mem_ctrl.dram: Address: 0x9d98 Rank 0 Bank 4 Row 0
29272000: system.mem_ctrl.dram: Timing access to addr 0x9d98, rank/bank/row 0 4 0
29272000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29272000
29290750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
29321000: system.mem_ctrl.dram: Address: 0x94b40 Rank 1 Bank 2 Row 4
29321000: system.mem_ctrl.dram: Timing access to addr 0x94b40, rank/bank/row 1 2 4
29321000: system.mem_ctrl.dram: Activate at tick 29321000
29321000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 29321000, now got 2 active
29321000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29334750
29353500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
29384000: system.mem_ctrl.dram: Address: 0x9d98 Rank 0 Bank 4 Row 0
29384000: system.mem_ctrl.dram: Timing access to addr 0x9d98, rank/bank/row 0 4 0
29384000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29384000
29402750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
29433000: system.mem_ctrl.dram: Address: 0x9da0 Rank 0 Bank 4 Row 0
29433000: system.mem_ctrl.dram: Timing access to addr 0x9da0, rank/bank/row 0 4 0
29433000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29433000
29451750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
29482000: system.mem_ctrl.dram: Address: 0x94b48 Rank 1 Bank 2 Row 4
29482000: system.mem_ctrl.dram: Timing access to addr 0x94b48, rank/bank/row 1 2 4
29482000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29482000
29500750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
29531000: system.mem_ctrl.dram: Address: 0x9da0 Rank 0 Bank 4 Row 0
29531000: system.mem_ctrl.dram: Timing access to addr 0x9da0, rank/bank/row 0 4 0
29531000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29531000
29549750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
29580000: system.mem_ctrl.dram: Address: 0x9da8 Rank 0 Bank 4 Row 0
29580000: system.mem_ctrl.dram: Timing access to addr 0x9da8, rank/bank/row 0 4 0
29580000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29580000
29598750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
29629000: system.mem_ctrl.dram: Address: 0x94b50 Rank 1 Bank 2 Row 4
29629000: system.mem_ctrl.dram: Timing access to addr 0x94b50, rank/bank/row 1 2 4
29629000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29629000
29647750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
29678000: system.mem_ctrl.dram: Address: 0x9da8 Rank 0 Bank 4 Row 0
29678000: system.mem_ctrl.dram: Timing access to addr 0x9da8, rank/bank/row 0 4 0
29678000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29678000
29696750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
29727000: system.mem_ctrl.dram: Address: 0x94b58 Rank 1 Bank 2 Row 4
29727000: system.mem_ctrl.dram: Timing access to addr 0x94b58, rank/bank/row 1 2 4
29727000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29727000
29745750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
29776000: system.mem_ctrl.dram: Address: 0x9da8 Rank 0 Bank 4 Row 0
29776000: system.mem_ctrl.dram: Timing access to addr 0x9da8, rank/bank/row 0 4 0
29776000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29776000
29794750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
29825000: system.mem_ctrl.dram: Address: 0x9db0 Rank 0 Bank 4 Row 0
29825000: system.mem_ctrl.dram: Timing access to addr 0x9db0, rank/bank/row 0 4 0
29825000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29825000
29843750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
29874000: system.mem_ctrl.dram: Address: 0x94b60 Rank 1 Bank 2 Row 4
29874000: system.mem_ctrl.dram: Timing access to addr 0x94b60, rank/bank/row 1 2 4
29874000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29874000
29892750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
29923000: system.mem_ctrl.dram: Address: 0x9db0 Rank 0 Bank 4 Row 0
29923000: system.mem_ctrl.dram: Timing access to addr 0x9db0, rank/bank/row 0 4 0
29923000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29923000
29941750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
29972000: system.mem_ctrl.dram: Address: 0x9db0 Rank 0 Bank 4 Row 0
29972000: system.mem_ctrl.dram: Timing access to addr 0x9db0, rank/bank/row 0 4 0
29972000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29972000
29990750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
30021000: system.mem_ctrl.dram: Address: 0x94b68 Rank 1 Bank 2 Row 4
30021000: system.mem_ctrl.dram: Timing access to addr 0x94b68, rank/bank/row 1 2 4
30021000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30021000
30039750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
30070000: system.mem_ctrl.dram: Address: 0x9b38 Rank 0 Bank 4 Row 0
30070000: system.mem_ctrl.dram: Timing access to addr 0x9b38, rank/bank/row 0 4 0
30070000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30070000
30070000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 30077500, now got 1 active
30070000: system.mem_ctrl.dram: Auto-precharged bank: 4
30088750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
30119000: system.mem_ctrl.dram: Address: 0x9b38 Rank 0 Bank 4 Row 0
30119000: system.mem_ctrl.dram: Timing access to addr 0x9b38, rank/bank/row 0 4 0
30119000: system.mem_ctrl.dram: Activate at tick 30119000
30119000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 30119000, now got 2 active
30119000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30132750
30151500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
30182000: system.mem_ctrl.dram: Address: 0x9b48 Rank 0 Bank 4 Row 0
30182000: system.mem_ctrl.dram: Timing access to addr 0x9b48, rank/bank/row 0 4 0
30182000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30182000
30200750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
30231000: system.mem_ctrl.dram: Address: 0x9b50 Rank 0 Bank 4 Row 0
30231000: system.mem_ctrl.dram: Timing access to addr 0x9b50, rank/bank/row 0 4 0
30231000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30231000
30249750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
30300000: system.mem_ctrl.dram: Address: 0x9b50 Rank 0 Bank 4 Row 0
30300000: system.mem_ctrl.dram: Timing access to addr 0x9b50, rank/bank/row 0 4 0
30300000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30300000
30318750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
30349000: system.mem_ctrl.dram: Address: 0x9b50 Rank 0 Bank 4 Row 0
30349000: system.mem_ctrl.dram: Timing access to addr 0x9b50, rank/bank/row 0 4 0
30349000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30349000
30367750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
30398000: system.mem_ctrl.dram: Address: 0x9b58 Rank 0 Bank 4 Row 0
30398000: system.mem_ctrl.dram: Timing access to addr 0x9b58, rank/bank/row 0 4 0
30398000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30398000
30416750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
30468000: system.mem_ctrl.dram: Address: 0x16270 Rank 1 Bank 3 Row 0
30468000: system.mem_ctrl.dram: Timing access to addr 0x16270, rank/bank/row 1 3 0
30468000: system.mem_ctrl.dram: Activate at tick 30468000
30468000: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 30468000, now got 3 active
30468000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30481750
30500500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
30531000: system.mem_ctrl.dram: Address: 0x161e0 Rank 1 Bank 3 Row 0
30531000: system.mem_ctrl.dram: Timing access to addr 0x161e0, rank/bank/row 1 3 0
30531000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30531000
30549750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
30580000: system.mem_ctrl.dram: Address: 0x161e0 Rank 1 Bank 3 Row 0
30580000: system.mem_ctrl.dram: Timing access to addr 0x161e0, rank/bank/row 1 3 0
30580000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30580000
30598750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
30629000: system.mem_ctrl.dram: Address: 0x161e8 Rank 1 Bank 3 Row 0
30629000: system.mem_ctrl.dram: Timing access to addr 0x161e8, rank/bank/row 1 3 0
30629000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30629000
30647750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
30699000: system.mem_ctrl.dram: Address: 0x161e8 Rank 1 Bank 3 Row 0
30699000: system.mem_ctrl.dram: Timing access to addr 0x161e8, rank/bank/row 1 3 0
30699000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30699000
30717750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
30769000: system.mem_ctrl.dram: Address: 0x161e8 Rank 1 Bank 3 Row 0
30769000: system.mem_ctrl.dram: Timing access to addr 0x161e8, rank/bank/row 1 3 0
30769000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30769000
30787750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
30818000: system.mem_ctrl.dram: Address: 0x161f0 Rank 1 Bank 3 Row 0
30818000: system.mem_ctrl.dram: Timing access to addr 0x161f0, rank/bank/row 1 3 0
30818000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30818000
30836750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
30888000: system.mem_ctrl.dram: Address: 0x161f0 Rank 1 Bank 3 Row 0
30888000: system.mem_ctrl.dram: Timing access to addr 0x161f0, rank/bank/row 1 3 0
30888000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30888000
30906750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
30937000: system.mem_ctrl.dram: Address: 0x161f0 Rank 1 Bank 3 Row 0
30937000: system.mem_ctrl.dram: Timing access to addr 0x161f0, rank/bank/row 1 3 0
30937000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30937000
30955750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
30986000: system.mem_ctrl.dram: Address: 0x161f8 Rank 1 Bank 3 Row 0
30986000: system.mem_ctrl.dram: Timing access to addr 0x161f8, rank/bank/row 1 3 0
30986000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30986000
31004750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
31035000: system.mem_ctrl.dram: Address: 0x161f8 Rank 1 Bank 3 Row 0
31035000: system.mem_ctrl.dram: Timing access to addr 0x161f8, rank/bank/row 1 3 0
31035000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 31035000
31053750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
31084000: system.mem_ctrl.dram: Address: 0x161f8 Rank 1 Bank 3 Row 0
31084000: system.mem_ctrl.dram: Timing access to addr 0x161f8, rank/bank/row 1 3 0
31084000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 31084000
31102750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
31133000: system.mem_ctrl.dram: Address: 0x16200 Rank 1 Bank 3 Row 0
31133000: system.mem_ctrl.dram: Timing access to addr 0x16200, rank/bank/row 1 3 0
31133000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 31133000
31145000: 1: Refresh due
31145000: 1: Precharging all
31145000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 31145000, now got 2 active
31145000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 31145000, now got 1 active
31145000: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 31145000, now got 0 active
31145000: 0: Refresh due
31145000: 0: Precharging all
31145000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 31145000, now got 1 active
31145000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 31145000, now got 0 active
31151750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
31182000: system.mem_ctrl.dram: Address: 0x16200 Rank 1 Bank 3 Row 0
31418750: 1: Scheduling next request after refreshing rank 1
31418750: system.mem_ctrl.dram: Timing access to addr 0x16200, rank/bank/row 1 3 0
31418750: system.mem_ctrl.dram: Activate at tick 31418750
31418750: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 31418750, now got 1 active
31418750: system.mem_ctrl.dram: Schedule RD/WR burst at tick 31432500
31418750: 0: Scheduling next request after refreshing rank 0
31451250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
31482000: system.mem_ctrl.dram: Address: 0x16200 Rank 1 Bank 3 Row 0
31482000: system.mem_ctrl.dram: Timing access to addr 0x16200, rank/bank/row 1 3 0
31482000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 31482000
31500750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
31531000: system.mem_ctrl.dram: Address: 0x16218 Rank 1 Bank 3 Row 0
31531000: system.mem_ctrl.dram: Timing access to addr 0x16218, rank/bank/row 1 3 0
31531000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 31531000
31549750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
31580000: system.mem_ctrl.dram: Address: 0x16218 Rank 1 Bank 3 Row 0
31580000: system.mem_ctrl.dram: Timing access to addr 0x16218, rank/bank/row 1 3 0
31580000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 31580000
31598750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
31650000: system.mem_ctrl.dram: Address: 0x16220 Rank 1 Bank 3 Row 0
31650000: system.mem_ctrl.dram: Timing access to addr 0x16220, rank/bank/row 1 3 0
31650000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 31650000
31668750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
31699000: system.mem_ctrl.dram: Address: 0x16260 Rank 1 Bank 3 Row 0
31699000: system.mem_ctrl.dram: Timing access to addr 0x16260, rank/bank/row 1 3 0
31699000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 31699000
31717750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
31748000: system.mem_ctrl.dram: Address: 0x809e0 Rank 0 Bank 0 Row 4
31748000: system.mem_ctrl.dram: Timing access to addr 0x809e0, rank/bank/row 0 0 4
31748000: system.mem_ctrl.dram: Activate at tick 31748000
31748000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 31748000, now got 1 active
31748000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 31761750
31780500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
31811000: system.mem_ctrl.dram: Address: 0x16268 Rank 1 Bank 3 Row 0
31811000: system.mem_ctrl.dram: Timing access to addr 0x16268, rank/bank/row 1 3 0
31811000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 31811000
31829750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
31881000: system.mem_ctrl.dram: Address: 0x19eb0 Rank 1 Bank 4 Row 0
31881000: system.mem_ctrl.dram: Timing access to addr 0x19eb0, rank/bank/row 1 4 0
31881000: system.mem_ctrl.dram: Activate at tick 31881000
31881000: system.mem_ctrl.dram: Activate bank 4, rank 1 at tick 31881000, now got 2 active
31881000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 31894750
31913500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
31965000: system.mem_ctrl.dram: Address: 0x19eb0 Rank 1 Bank 4 Row 0
31965000: system.mem_ctrl.dram: Timing access to addr 0x19eb0, rank/bank/row 1 4 0
31965000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 31965000
31983750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
32014000: system.mem_ctrl.dram: Address: 0x19eb8 Rank 1 Bank 4 Row 0
32014000: system.mem_ctrl.dram: Timing access to addr 0x19eb8, rank/bank/row 1 4 0
32014000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32014000
32032750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
32063000: system.mem_ctrl.dram: Address: 0x94b46 Rank 1 Bank 2 Row 4
32063000: system.mem_ctrl.dram: Timing access to addr 0x94b46, rank/bank/row 1 2 4
32063000: system.mem_ctrl.dram: Activate at tick 32063000
32063000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 32063000, now got 3 active
32063000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32076750
32095500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
32126000: system.mem_ctrl.dram: Address: 0x19eb8 Rank 1 Bank 4 Row 0
32126000: system.mem_ctrl.dram: Timing access to addr 0x19eb8, rank/bank/row 1 4 0
32126000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32126000
32144750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
32175000: system.mem_ctrl.dram: Address: 0x19eb8 Rank 1 Bank 4 Row 0
32175000: system.mem_ctrl.dram: Timing access to addr 0x19eb8, rank/bank/row 1 4 0
32175000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32175000
32193750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
32224000: system.mem_ctrl.dram: Address: 0x19ec0 Rank 1 Bank 4 Row 0
32224000: system.mem_ctrl.dram: Timing access to addr 0x19ec0, rank/bank/row 1 4 0
32224000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32224000
32242750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
32273000: system.mem_ctrl.dram: Address: 0x19ec0 Rank 1 Bank 4 Row 0
32273000: system.mem_ctrl.dram: Timing access to addr 0x19ec0, rank/bank/row 1 4 0
32273000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32273000
32291750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
32322000: system.mem_ctrl.dram: Address: 0x19ec0 Rank 1 Bank 4 Row 0
32322000: system.mem_ctrl.dram: Timing access to addr 0x19ec0, rank/bank/row 1 4 0
32322000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32322000
32340750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
32371000: system.mem_ctrl.dram: Address: 0x19ec8 Rank 1 Bank 4 Row 0
32371000: system.mem_ctrl.dram: Timing access to addr 0x19ec8, rank/bank/row 1 4 0
32371000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32371000
32389750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
32441000: system.mem_ctrl.dram: Address: 0x19ec8 Rank 1 Bank 4 Row 0
32441000: system.mem_ctrl.dram: Timing access to addr 0x19ec8, rank/bank/row 1 4 0
32441000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32441000
32459750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
32490000: system.mem_ctrl.dram: Address: 0x94b46 Rank 1 Bank 2 Row 4
32490000: system.mem_ctrl.dram: Timing access to addr 0x94b46, rank/bank/row 1 2 4
32490000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32490000
32508750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
32539000: system.mem_ctrl.dram: Address: 0x19ec8 Rank 1 Bank 4 Row 0
32539000: system.mem_ctrl.dram: Timing access to addr 0x19ec8, rank/bank/row 1 4 0
32539000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32539000
32557750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
32588000: system.mem_ctrl.dram: Address: 0x94b48 Rank 1 Bank 2 Row 4
32588000: system.mem_ctrl.dram: Timing access to addr 0x94b48, rank/bank/row 1 2 4
32588000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32588000
32606750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
32637000: system.mem_ctrl.dram: Address: 0x16268 Rank 1 Bank 3 Row 0
32637000: system.mem_ctrl.dram: Timing access to addr 0x16268, rank/bank/row 1 3 0
32637000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32637000
32655750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
32686000: system.mem_ctrl.dram: Address: 0x16220 Rank 1 Bank 3 Row 0
32686000: system.mem_ctrl.dram: Timing access to addr 0x16220, rank/bank/row 1 3 0
32686000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32686000
32704750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
32735000: system.mem_ctrl.dram: Address: 0x16228 Rank 1 Bank 3 Row 0
32735000: system.mem_ctrl.dram: Timing access to addr 0x16228, rank/bank/row 1 3 0
32735000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32735000
32753750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
32805000: system.mem_ctrl.dram: Address: 0x16228 Rank 1 Bank 3 Row 0
32805000: system.mem_ctrl.dram: Timing access to addr 0x16228, rank/bank/row 1 3 0
32805000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32805000
32823750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
32875000: system.mem_ctrl.dram: Address: 0x16230 Rank 1 Bank 3 Row 0
32875000: system.mem_ctrl.dram: Timing access to addr 0x16230, rank/bank/row 1 3 0
32875000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32875000
32893750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
32945000: system.mem_ctrl.dram: Address: 0x16230 Rank 1 Bank 3 Row 0
32945000: system.mem_ctrl.dram: Timing access to addr 0x16230, rank/bank/row 1 3 0
32945000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32945000
32963750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
32994000: system.mem_ctrl.dram: Address: 0x16238 Rank 1 Bank 3 Row 0
32994000: system.mem_ctrl.dram: Timing access to addr 0x16238, rank/bank/row 1 3 0
32994000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32994000
33012750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
33064000: system.mem_ctrl.dram: Address: 0x16170 Rank 1 Bank 3 Row 0
33064000: system.mem_ctrl.dram: Timing access to addr 0x16170, rank/bank/row 1 3 0
33064000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33064000
33082750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
33134000: system.mem_ctrl.dram: Address: 0x16170 Rank 1 Bank 3 Row 0
33134000: system.mem_ctrl.dram: Timing access to addr 0x16170, rank/bank/row 1 3 0
33134000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33134000
33134000: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 33141500, now got 2 active
33134000: system.mem_ctrl.dram: Auto-precharged bank: 11
33152750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
33183000: system.mem_ctrl.dram: Address: 0x16178 Rank 1 Bank 3 Row 0
33183000: system.mem_ctrl.dram: Timing access to addr 0x16178, rank/bank/row 1 3 0
33183000: system.mem_ctrl.dram: Activate at tick 33183000
33183000: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 33183000, now got 3 active
33183000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33196750
33215500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
33267000: system.mem_ctrl.dram: Address: 0x16178 Rank 1 Bank 3 Row 0
33267000: system.mem_ctrl.dram: Timing access to addr 0x16178, rank/bank/row 1 3 0
33267000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33267000
33285750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
33316000: system.mem_ctrl.dram: Address: 0x16178 Rank 1 Bank 3 Row 0
33316000: system.mem_ctrl.dram: Timing access to addr 0x16178, rank/bank/row 1 3 0
33316000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33316000
33334750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
33365000: system.mem_ctrl.dram: Address: 0x16180 Rank 1 Bank 3 Row 0
33365000: system.mem_ctrl.dram: Timing access to addr 0x16180, rank/bank/row 1 3 0
33365000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33365000
33383750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
33434000: system.mem_ctrl.dram: Address: 0x16180 Rank 1 Bank 3 Row 0
33434000: system.mem_ctrl.dram: Timing access to addr 0x16180, rank/bank/row 1 3 0
33434000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33434000
33452750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
33483000: system.mem_ctrl.dram: Address: 0x16180 Rank 1 Bank 3 Row 0
33483000: system.mem_ctrl.dram: Timing access to addr 0x16180, rank/bank/row 1 3 0
33483000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33483000
33501750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
33532000: system.mem_ctrl.dram: Address: 0x16188 Rank 1 Bank 3 Row 0
33532000: system.mem_ctrl.dram: Timing access to addr 0x16188, rank/bank/row 1 3 0
33532000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33532000
33550750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
33601000: system.mem_ctrl.dram: Address: 0x16188 Rank 1 Bank 3 Row 0
33601000: system.mem_ctrl.dram: Timing access to addr 0x16188, rank/bank/row 1 3 0
33601000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33601000
33619750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
33650000: system.mem_ctrl.dram: Address: 0x16190 Rank 1 Bank 3 Row 0
33650000: system.mem_ctrl.dram: Timing access to addr 0x16190, rank/bank/row 1 3 0
33650000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33650000
33668750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
33699000: system.mem_ctrl.dram: Address: 0x94b40 Rank 1 Bank 2 Row 4
33699000: system.mem_ctrl.dram: Timing access to addr 0x94b40, rank/bank/row 1 2 4
33699000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33699000
33717750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
33748000: system.mem_ctrl.dram: Address: 0x16190 Rank 1 Bank 3 Row 0
33748000: system.mem_ctrl.dram: Timing access to addr 0x16190, rank/bank/row 1 3 0
33748000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33748000
33766750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
33797000: system.mem_ctrl.dram: Address: 0x16190 Rank 1 Bank 3 Row 0
33797000: system.mem_ctrl.dram: Timing access to addr 0x16190, rank/bank/row 1 3 0
33797000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33797000
33815750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
33846000: system.mem_ctrl.dram: Address: 0x94b48 Rank 1 Bank 2 Row 4
33846000: system.mem_ctrl.dram: Timing access to addr 0x94b48, rank/bank/row 1 2 4
33846000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33846000
33864750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
33895000: system.mem_ctrl.dram: Address: 0x16238 Rank 1 Bank 3 Row 0
33895000: system.mem_ctrl.dram: Timing access to addr 0x16238, rank/bank/row 1 3 0
33895000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33895000
33913750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
33944000: system.mem_ctrl.dram: Address: 0x16240 Rank 1 Bank 3 Row 0
33944000: system.mem_ctrl.dram: Timing access to addr 0x16240, rank/bank/row 1 3 0
33944000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33944000
33962750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
34014000: system.mem_ctrl.dram: Address: 0x15c70 Rank 1 Bank 2 Row 0
34014000: system.mem_ctrl.dram: Timing access to addr 0x15c70, rank/bank/row 1 2 0
34014000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 34014000, now got 2 active
34014000: system.mem_ctrl.dram: Activate at tick 34027750
34014000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 34027750, now got 3 active
34014000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34041500
34060250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
34112000: system.mem_ctrl.dram: Address: 0x15c70 Rank 1 Bank 2 Row 0
34112000: system.mem_ctrl.dram: Timing access to addr 0x15c70, rank/bank/row 1 2 0
34112000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34112000
34130750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
34182000: system.mem_ctrl.dram: Address: 0x15c70 Rank 1 Bank 2 Row 0
34182000: system.mem_ctrl.dram: Timing access to addr 0x15c70, rank/bank/row 1 2 0
34182000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34182000
34200750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
34252000: system.mem_ctrl.dram: Address: 0x15c70 Rank 1 Bank 2 Row 0
34252000: system.mem_ctrl.dram: Timing access to addr 0x15c70, rank/bank/row 1 2 0
34252000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34252000
34270750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
34322000: system.mem_ctrl.dram: Address: 0x15c70 Rank 1 Bank 2 Row 0
34322000: system.mem_ctrl.dram: Timing access to addr 0x15c70, rank/bank/row 1 2 0
34322000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34322000
34340750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
34371000: system.mem_ctrl.dram: Address: 0x15c78 Rank 1 Bank 2 Row 0
34371000: system.mem_ctrl.dram: Timing access to addr 0x15c78, rank/bank/row 1 2 0
34371000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34371000
34389750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
34420000: system.mem_ctrl.dram: Address: 0x15c78 Rank 1 Bank 2 Row 0
34420000: system.mem_ctrl.dram: Timing access to addr 0x15c78, rank/bank/row 1 2 0
34420000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34420000
34438750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
34469000: system.mem_ctrl.dram: Address: 0x15c78 Rank 1 Bank 2 Row 0
34469000: system.mem_ctrl.dram: Timing access to addr 0x15c78, rank/bank/row 1 2 0
34469000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34469000
34487750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
34518000: system.mem_ctrl.dram: Address: 0x15c80 Rank 1 Bank 2 Row 0
34518000: system.mem_ctrl.dram: Timing access to addr 0x15c80, rank/bank/row 1 2 0
34518000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34518000
34536750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
34567000: system.mem_ctrl.dram: Address: 0x15c80 Rank 1 Bank 2 Row 0
34567000: system.mem_ctrl.dram: Timing access to addr 0x15c80, rank/bank/row 1 2 0
34567000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34567000
34585750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
34616000: system.mem_ctrl.dram: Address: 0x15c80 Rank 1 Bank 2 Row 0
34616000: system.mem_ctrl.dram: Timing access to addr 0x15c80, rank/bank/row 1 2 0
34616000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34616000
34634750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
34665000: system.mem_ctrl.dram: Address: 0x15c88 Rank 1 Bank 2 Row 0
34665000: system.mem_ctrl.dram: Timing access to addr 0x15c88, rank/bank/row 1 2 0
34665000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34665000
34683750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
34734000: system.mem_ctrl.dram: Address: 0x15c88 Rank 1 Bank 2 Row 0
34734000: system.mem_ctrl.dram: Timing access to addr 0x15c88, rank/bank/row 1 2 0
34734000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34734000
34752750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
34783000: system.mem_ctrl.dram: Address: 0x15c90 Rank 1 Bank 2 Row 0
34783000: system.mem_ctrl.dram: Timing access to addr 0x15c90, rank/bank/row 1 2 0
34783000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34783000
34801750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
34853000: system.mem_ctrl.dram: Address: 0x15c90 Rank 1 Bank 2 Row 0
34853000: system.mem_ctrl.dram: Timing access to addr 0x15c90, rank/bank/row 1 2 0
34853000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34853000
34871750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
34902000: system.mem_ctrl.dram: Address: 0x15ca0 Rank 1 Bank 2 Row 0
34902000: system.mem_ctrl.dram: Timing access to addr 0x15ca0, rank/bank/row 1 2 0
34902000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34902000
34902000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 34909500, now got 2 active
34902000: system.mem_ctrl.dram: Auto-precharged bank: 10
34920750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
34951000: system.mem_ctrl.dram: Address: 0x15ca8 Rank 1 Bank 2 Row 0
34951000: system.mem_ctrl.dram: Timing access to addr 0x15ca8, rank/bank/row 1 2 0
34951000: system.mem_ctrl.dram: Activate at tick 34951000
34951000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 34951000, now got 3 active
34951000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34964750
34983500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
35014000: system.mem_ctrl.dram: Address: 0x15ca8 Rank 1 Bank 2 Row 0
35014000: system.mem_ctrl.dram: Timing access to addr 0x15ca8, rank/bank/row 1 2 0
35014000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35014000
35032750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
35063000: system.mem_ctrl.dram: Address: 0x15ca8 Rank 1 Bank 2 Row 0
35063000: system.mem_ctrl.dram: Timing access to addr 0x15ca8, rank/bank/row 1 2 0
35063000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35063000
35081750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
35112000: system.mem_ctrl.dram: Address: 0x15cb0 Rank 1 Bank 2 Row 0
35112000: system.mem_ctrl.dram: Timing access to addr 0x15cb0, rank/bank/row 1 2 0
35112000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35112000
35130750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
35182000: system.mem_ctrl.dram: Address: 0x1a320 Rank 1 Bank 5 Row 0
35182000: system.mem_ctrl.dram: Timing access to addr 0x1a320, rank/bank/row 1 5 0
35182000: system.mem_ctrl.dram: Activate at tick 35182000
35182000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 35182000, now got 4 active
35182000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35195750
35214500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
35266000: system.mem_ctrl.dram: Address: 0x1a320 Rank 1 Bank 5 Row 0
35266000: system.mem_ctrl.dram: Timing access to addr 0x1a320, rank/bank/row 1 5 0
35266000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35266000
35284750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
35315000: system.mem_ctrl.dram: Address: 0x1a328 Rank 1 Bank 5 Row 0
35315000: system.mem_ctrl.dram: Timing access to addr 0x1a328, rank/bank/row 1 5 0
35315000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35315000
35333750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
35385000: system.mem_ctrl.dram: Address: 0x1a328 Rank 1 Bank 5 Row 0
35385000: system.mem_ctrl.dram: Timing access to addr 0x1a328, rank/bank/row 1 5 0
35385000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35385000
35403750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
35434000: system.mem_ctrl.dram: Address: 0x1a328 Rank 1 Bank 5 Row 0
35434000: system.mem_ctrl.dram: Timing access to addr 0x1a328, rank/bank/row 1 5 0
35434000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35434000
35452750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
35483000: system.mem_ctrl.dram: Address: 0x1a330 Rank 1 Bank 5 Row 0
35483000: system.mem_ctrl.dram: Timing access to addr 0x1a330, rank/bank/row 1 5 0
35483000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35483000
35501750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
35532000: system.mem_ctrl.dram: Address: 0x94af0 Rank 1 Bank 2 Row 4
35553000: system.mem_ctrl.dram: Address: 0x1a330 Rank 1 Bank 5 Row 0
35553000: system.mem_ctrl.dram: Timing access to addr 0x1a330, rank/bank/row 1 5 0
35553000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35553000
35571750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
35623000: system.mem_ctrl.dram: Address: 0x1a330 Rank 1 Bank 5 Row 0
35623000: system.mem_ctrl.dram: Timing access to addr 0x1a330, rank/bank/row 1 5 0
35623000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35623000
35641750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
35672000: system.mem_ctrl.dram: Address: 0x1a338 Rank 1 Bank 5 Row 0
35672000: system.mem_ctrl.dram: Timing access to addr 0x1a338, rank/bank/row 1 5 0
35672000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35672000
35690750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
35742000: system.mem_ctrl.dram: Address: 0x1a338 Rank 1 Bank 5 Row 0
35742000: system.mem_ctrl.dram: Timing access to addr 0x1a338, rank/bank/row 1 5 0
35742000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35742000
35760750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
35791000: system.mem_ctrl.dram: Address: 0x1a340 Rank 1 Bank 5 Row 0
35791000: system.mem_ctrl.dram: Timing access to addr 0x1a340, rank/bank/row 1 5 0
35791000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35791000
35809750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
35861000: system.mem_ctrl.dram: Address: 0x11d10 Rank 1 Bank 0 Row 0
35861000: system.mem_ctrl.dram: Timing access to addr 0x11d10, rank/bank/row 1 0 0
35861000: system.mem_ctrl.dram: Activate at tick 35861000
35861000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 35861000, now got 5 active
35861000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35874750
35893500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
35924000: system.mem_ctrl.dram: Address: 0x11d10 Rank 1 Bank 0 Row 0
35924000: system.mem_ctrl.dram: Timing access to addr 0x11d10, rank/bank/row 1 0 0
35924000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35924000
35942750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
35973000: system.mem_ctrl.dram: Address: 0x11d10 Rank 1 Bank 0 Row 0
35973000: system.mem_ctrl.dram: Timing access to addr 0x11d10, rank/bank/row 1 0 0
35973000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35973000
35991750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
36022000: system.mem_ctrl.dram: Address: 0x11d18 Rank 1 Bank 0 Row 0
36022000: system.mem_ctrl.dram: Timing access to addr 0x11d18, rank/bank/row 1 0 0
36022000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36022000
36040750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
36071000: system.mem_ctrl.dram: Address: 0x11d18 Rank 1 Bank 0 Row 0
36071000: system.mem_ctrl.dram: Timing access to addr 0x11d18, rank/bank/row 1 0 0
36071000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36071000
36089750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
36120000: system.mem_ctrl.dram: Address: 0x11d18 Rank 1 Bank 0 Row 0
36120000: system.mem_ctrl.dram: Timing access to addr 0x11d18, rank/bank/row 1 0 0
36120000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36120000
36138750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
36169000: system.mem_ctrl.dram: Address: 0x11d18 Rank 1 Bank 0 Row 0
36169000: system.mem_ctrl.dram: Timing access to addr 0x11d18, rank/bank/row 1 0 0
36169000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36169000
36187750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
36218000: system.mem_ctrl.dram: Address: 0x11d20 Rank 1 Bank 0 Row 0
36218000: system.mem_ctrl.dram: Timing access to addr 0x11d20, rank/bank/row 1 0 0
36218000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36218000
36236750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
36267000: system.mem_ctrl.dram: Address: 0x11d20 Rank 1 Bank 0 Row 0
36267000: system.mem_ctrl.dram: Timing access to addr 0x11d20, rank/bank/row 1 0 0
36267000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36267000
36285750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
36316000: system.mem_ctrl.dram: Address: 0x11d20 Rank 1 Bank 0 Row 0
36316000: system.mem_ctrl.dram: Timing access to addr 0x11d20, rank/bank/row 1 0 0
36316000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36316000
36334750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
36365000: system.mem_ctrl.dram: Address: 0x11d28 Rank 1 Bank 0 Row 0
36365000: system.mem_ctrl.dram: Timing access to addr 0x11d28, rank/bank/row 1 0 0
36365000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36365000
36383750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
36414000: system.mem_ctrl.dram: Address: 0x11d28 Rank 1 Bank 0 Row 0
36414000: system.mem_ctrl.dram: Timing access to addr 0x11d28, rank/bank/row 1 0 0
36414000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36414000
36432750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
36463000: system.mem_ctrl.dram: Address: 0x11d28 Rank 1 Bank 0 Row 0
36463000: system.mem_ctrl.dram: Timing access to addr 0x11d28, rank/bank/row 1 0 0
36463000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36463000
36481750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
36512000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
36512000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
36512000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36512000
36530750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
36561000: system.mem_ctrl.dram: Address: 0x5ed49 Rank 1 Bank 7 Row 2
36561000: system.mem_ctrl.dram: Timing access to addr 0x5ed49, rank/bank/row 1 7 2
36561000: system.mem_ctrl.dram: Activate at tick 36561000
36561000: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 36561000, now got 6 active
36561000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36574750
36593500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
36624000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
36624000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
36624000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36624000
36642750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
36673000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
36673000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
36673000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36673000
36673000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 36680500, now got 5 active
36673000: system.mem_ctrl.dram: Auto-precharged bank: 8
36691750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
36722000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
36722000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
36722000: system.mem_ctrl.dram: Activate at tick 36722000
36722000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 36722000, now got 6 active
36722000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36735750
36754500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
36785000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
36785000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
36785000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36785000
36803750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
36834000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
36834000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
36834000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36834000
36852750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
36883000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
36883000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
36883000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36883000
36901750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
36932000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
36932000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
36932000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36932000
36950750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
36981000: system.mem_ctrl.dram: Address: 0x5ed4a Rank 1 Bank 7 Row 2
36981000: system.mem_ctrl.dram: Timing access to addr 0x5ed4a, rank/bank/row 1 7 2
36981000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36981000
36999750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
37030000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
37030000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
37030000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37030000
37048750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
37079000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
37079000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
37079000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37079000
37097750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
37128000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
37128000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
37128000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37128000
37146750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
37177000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
37177000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
37177000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37177000
37195750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
37226000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
37226000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
37226000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37226000
37244750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
37275000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
37275000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
37275000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37275000
37293750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
37324000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
37324000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
37324000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37324000
37342750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
37373000: system.mem_ctrl.dram: Address: 0x5ed4b Rank 1 Bank 7 Row 2
37373000: system.mem_ctrl.dram: Timing access to addr 0x5ed4b, rank/bank/row 1 7 2
37373000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37373000
37391750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
37422000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
37422000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
37422000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37422000
37440750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
37471000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
37471000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
37471000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37471000
37489750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
37520000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
37520000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
37520000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37520000
37538750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
37569000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
37569000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
37569000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37569000
37569000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 37576500, now got 5 active
37569000: system.mem_ctrl.dram: Auto-precharged bank: 8
37587750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
37618000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
37618000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
37618000: system.mem_ctrl.dram: Activate at tick 37618000
37618000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 37618000, now got 6 active
37618000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37631750
37650500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
37681000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
37681000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
37681000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37681000
37699750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
37730000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
37730000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
37730000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37730000
37748750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
37779000: system.mem_ctrl.dram: Address: 0x5ed4c Rank 1 Bank 7 Row 2
37779000: system.mem_ctrl.dram: Timing access to addr 0x5ed4c, rank/bank/row 1 7 2
37779000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37779000
37797750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
37828000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
37828000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
37828000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37828000
37846750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
37877000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
37877000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
37877000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37877000
37895750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
37926000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
37926000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
37926000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37926000
37944750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
37975000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
37975000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
37975000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37975000
37993750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
38024000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
38024000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
38024000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38024000
38042750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
38073000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
38073000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
38073000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38073000
38091750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
38122000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
38122000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
38122000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38122000
38140750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
38171000: system.mem_ctrl.dram: Address: 0x5ed4d Rank 1 Bank 7 Row 2
38171000: system.mem_ctrl.dram: Timing access to addr 0x5ed4d, rank/bank/row 1 7 2
38171000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38171000
38189750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
38220000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
38220000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
38220000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38220000
38238750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
38269000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
38269000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
38269000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38269000
38287750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
38318000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
38318000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
38318000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38318000
38336750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
38367000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
38367000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
38367000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38367000
38385750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
38416000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
38416000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
38416000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38416000
38434750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
38465000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
38465000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
38465000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38465000
38465000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 38472500, now got 5 active
38465000: system.mem_ctrl.dram: Auto-precharged bank: 8
38483750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
38514000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
38514000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
38514000: system.mem_ctrl.dram: Activate at tick 38514000
38514000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 38514000, now got 6 active
38514000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38527750
38546500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
38577000: system.mem_ctrl.dram: Address: 0x5ed4e Rank 1 Bank 7 Row 2
38577000: system.mem_ctrl.dram: Timing access to addr 0x5ed4e, rank/bank/row 1 7 2
38577000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38577000
38595750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
38626000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
38626000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
38626000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38626000
38644750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
38675000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
38675000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
38675000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38675000
38693750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
38724000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
38724000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
38724000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38724000
38742750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
38773000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
38773000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
38773000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38773000
38791750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
38822000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
38822000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
38822000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38822000
38840750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
38871000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
38871000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
38871000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38871000
38889750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
38920000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
38920000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
38920000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38920000
38931250: 0: Refresh due
38931250: 0: Precharging all
38931250: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 38931250, now got 0 active
38931250: 1: Refresh due
38931250: 1: Precharging all
38931250: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 38931250, now got 5 active
38931250: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 38931250, now got 4 active
38931250: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 38931250, now got 3 active
38931250: system.mem_ctrl.dram: Precharging bank 4, rank 1 at tick 38931250, now got 2 active
38931250: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 38931250, now got 1 active
38931250: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 38931250, now got 0 active
38938750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
38969000: system.mem_ctrl.dram: Address: 0x5ed4f Rank 1 Bank 7 Row 2
39205000: 0: Scheduling next request after refreshing rank 0
39205000: 1: Scheduling next request after refreshing rank 1
39205000: system.mem_ctrl.dram: Timing access to addr 0x5ed4f, rank/bank/row 1 7 2
39205000: system.mem_ctrl.dram: Activate at tick 39205000
39205000: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 39205000, now got 1 active
39205000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 39218750
39237500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
39268000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
39268000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
39268000: system.mem_ctrl.dram: Activate at tick 39268000
39268000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 39268000, now got 2 active
39268000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 39281750
39300500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
39331000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
39331000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
39331000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 39331000
39349750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
39380000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
39380000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
39380000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 39380000
39398750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
39429000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
39429000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
39429000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 39429000
39447750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
39478000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
39478000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
39478000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 39478000
39496750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
39527000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
39527000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
39527000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 39527000
39545750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
39576000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
39576000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
39576000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 39576000
39594750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
39625000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
39625000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
39625000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 39625000
39643750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
39674000: system.mem_ctrl.dram: Address: 0x11d48 Rank 1 Bank 0 Row 0
39674000: system.mem_ctrl.dram: Timing access to addr 0x11d48, rank/bank/row 1 0 0
39674000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 39674000
39692750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
39723000: system.mem_ctrl.dram: Address: 0x11d48 Rank 1 Bank 0 Row 0
39723000: system.mem_ctrl.dram: Timing access to addr 0x11d48, rank/bank/row 1 0 0
39723000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 39723000
39741750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
39772000: system.mem_ctrl.dram: Address: 0x11d48 Rank 1 Bank 0 Row 0
39772000: system.mem_ctrl.dram: Timing access to addr 0x11d48, rank/bank/row 1 0 0
39772000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 39772000
39790750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
39821000: system.mem_ctrl.dram: Address: 0x11d50 Rank 1 Bank 0 Row 0
39821000: system.mem_ctrl.dram: Timing access to addr 0x11d50, rank/bank/row 1 0 0
39821000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 39821000
39839750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
39870000: system.mem_ctrl.dram: Address: 0x5ed50 Rank 1 Bank 7 Row 2
39870000: system.mem_ctrl.dram: Timing access to addr 0x5ed50, rank/bank/row 1 7 2
39870000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 39870000
39888750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
39919000: system.mem_ctrl.dram: Address: 0x11d50 Rank 1 Bank 0 Row 0
39919000: system.mem_ctrl.dram: Timing access to addr 0x11d50, rank/bank/row 1 0 0
39919000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 39919000
39937750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
39968000: system.mem_ctrl.dram: Address: 0x11d58 Rank 1 Bank 0 Row 0
39968000: system.mem_ctrl.dram: Timing access to addr 0x11d58, rank/bank/row 1 0 0
39968000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 39968000
39986750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
40017000: system.mem_ctrl.dram: Address: 0x11d58 Rank 1 Bank 0 Row 0
40017000: system.mem_ctrl.dram: Timing access to addr 0x11d58, rank/bank/row 1 0 0
40017000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40017000
40035750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
40066000: system.mem_ctrl.dram: Address: 0x11d60 Rank 1 Bank 0 Row 0
40066000: system.mem_ctrl.dram: Timing access to addr 0x11d60, rank/bank/row 1 0 0
40066000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40066000
40066000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 40073500, now got 1 active
40066000: system.mem_ctrl.dram: Auto-precharged bank: 8
40084750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
40115000: system.mem_ctrl.dram: Address: 0x11d60 Rank 1 Bank 0 Row 0
40115000: system.mem_ctrl.dram: Timing access to addr 0x11d60, rank/bank/row 1 0 0
40115000: system.mem_ctrl.dram: Activate at tick 40115000
40115000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 40115000, now got 2 active
40115000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40128750
40147500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
40178000: system.mem_ctrl.dram: Address: 0x11d68 Rank 1 Bank 0 Row 0
40178000: system.mem_ctrl.dram: Timing access to addr 0x11d68, rank/bank/row 1 0 0
40178000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40178000
40196750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
40227000: system.mem_ctrl.dram: Address: 0x11d68 Rank 1 Bank 0 Row 0
40227000: system.mem_ctrl.dram: Timing access to addr 0x11d68, rank/bank/row 1 0 0
40227000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40227000
40245750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
40276000: system.mem_ctrl.dram: Address: 0x11d68 Rank 1 Bank 0 Row 0
40276000: system.mem_ctrl.dram: Timing access to addr 0x11d68, rank/bank/row 1 0 0
40276000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40276000
40294750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
40325000: system.mem_ctrl.dram: Address: 0x11d68 Rank 1 Bank 0 Row 0
40325000: system.mem_ctrl.dram: Timing access to addr 0x11d68, rank/bank/row 1 0 0
40325000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40325000
40343750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
40374000: system.mem_ctrl.dram: Address: 0x11d70 Rank 1 Bank 0 Row 0
40374000: system.mem_ctrl.dram: Timing access to addr 0x11d70, rank/bank/row 1 0 0
40374000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40374000
40392750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
40423000: system.mem_ctrl.dram: Address: 0x11d70 Rank 1 Bank 0 Row 0
40423000: system.mem_ctrl.dram: Timing access to addr 0x11d70, rank/bank/row 1 0 0
40423000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40423000
40441750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
40472000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
40472000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
40472000: system.mem_ctrl.dram: Activate at tick 40472000
40472000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 40472000, now got 3 active
40472000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40485750
40504500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
40535000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
40535000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
40535000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40535000
40553750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
40584000: system.mem_ctrl.dram: Address: 0x120a0 Rank 1 Bank 1 Row 0
40584000: system.mem_ctrl.dram: Timing access to addr 0x120a0, rank/bank/row 1 1 0
40584000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40584000
40602750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
40633000: system.mem_ctrl.dram: Address: 0x120a0 Rank 1 Bank 1 Row 0
40633000: system.mem_ctrl.dram: Timing access to addr 0x120a0, rank/bank/row 1 1 0
40633000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40633000
40651750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
40682000: system.mem_ctrl.dram: Address: 0x94ae8 Rank 1 Bank 2 Row 4
40682000: system.mem_ctrl.dram: Timing access to addr 0x94ae8, rank/bank/row 1 2 4
40682000: system.mem_ctrl.dram: Activate at tick 40682000
40682000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 40682000, now got 4 active
40682000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40695750
40714500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
40745000: system.mem_ctrl.dram: Address: 0x1a340 Rank 1 Bank 5 Row 0
40745000: system.mem_ctrl.dram: Timing access to addr 0x1a340, rank/bank/row 1 5 0
40745000: system.mem_ctrl.dram: Activate at tick 40745000
40745000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 40745000, now got 5 active
40745000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40758750
40777500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
40808000: system.mem_ctrl.dram: Address: 0x1a348 Rank 1 Bank 5 Row 0
40808000: system.mem_ctrl.dram: Timing access to addr 0x1a348, rank/bank/row 1 5 0
40808000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40808000
40826750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
40877000: system.mem_ctrl.dram: Address: 0x1a348 Rank 1 Bank 5 Row 0
40877000: system.mem_ctrl.dram: Timing access to addr 0x1a348, rank/bank/row 1 5 0
40877000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40877000
40895750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
40926000: system.mem_ctrl.dram: Address: 0x1a348 Rank 1 Bank 5 Row 0
40926000: system.mem_ctrl.dram: Timing access to addr 0x1a348, rank/bank/row 1 5 0
40926000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40926000
40944750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
40975000: system.mem_ctrl.dram: Address: 0x1a350 Rank 1 Bank 5 Row 0
40975000: system.mem_ctrl.dram: Timing access to addr 0x1a350, rank/bank/row 1 5 0
40975000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40975000
40993750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
41024000: system.mem_ctrl.dram: Address: 0x1a350 Rank 1 Bank 5 Row 0
41024000: system.mem_ctrl.dram: Timing access to addr 0x1a350, rank/bank/row 1 5 0
41024000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41024000
41042750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
41073000: system.mem_ctrl.dram: Address: 0x1a350 Rank 1 Bank 5 Row 0
41073000: system.mem_ctrl.dram: Timing access to addr 0x1a350, rank/bank/row 1 5 0
41073000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41073000
41091750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
41122000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
41122000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
41122000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41122000
41140750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
41171000: system.mem_ctrl.dram: Address: 0x5ed49 Rank 1 Bank 7 Row 2
41171000: system.mem_ctrl.dram: Timing access to addr 0x5ed49, rank/bank/row 1 7 2
41171000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41171000
41189750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
41220000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
41220000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
41220000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41220000
41238750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
41269000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
41269000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
41269000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41269000
41287750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
41318000: system.mem_ctrl.dram: Address: 0x1a380 Rank 1 Bank 5 Row 0
41318000: system.mem_ctrl.dram: Timing access to addr 0x1a380, rank/bank/row 1 5 0
41318000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41318000
41336750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
41367000: system.mem_ctrl.dram: Address: 0x5ed4a Rank 1 Bank 7 Row 2
41367000: system.mem_ctrl.dram: Timing access to addr 0x5ed4a, rank/bank/row 1 7 2
41367000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41367000
41385750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
41416000: system.mem_ctrl.dram: Address: 0x1a380 Rank 1 Bank 5 Row 0
41416000: system.mem_ctrl.dram: Timing access to addr 0x1a380, rank/bank/row 1 5 0
41416000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41416000
41434750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
41465000: system.mem_ctrl.dram: Address: 0x1a3b0 Rank 1 Bank 5 Row 0
41465000: system.mem_ctrl.dram: Timing access to addr 0x1a3b0, rank/bank/row 1 5 0
41465000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41465000
41483750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
41514000: system.mem_ctrl.dram: Address: 0x1a3b8 Rank 1 Bank 5 Row 0
41514000: system.mem_ctrl.dram: Timing access to addr 0x1a3b8, rank/bank/row 1 5 0
41514000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41514000
41532750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
41563000: system.mem_ctrl.dram: Address: 0x94dc8 Rank 1 Bank 2 Row 4
41563000: system.mem_ctrl.dram: Timing access to addr 0x94dc8, rank/bank/row 1 2 4
41563000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41563000
41581750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
41612000: system.mem_ctrl.dram: Address: 0x1a3b8 Rank 1 Bank 5 Row 0
41612000: system.mem_ctrl.dram: Timing access to addr 0x1a3b8, rank/bank/row 1 5 0
41612000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41612000
41630750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
41661000: system.mem_ctrl.dram: Address: 0x5ed49 Rank 1 Bank 7 Row 2
41661000: system.mem_ctrl.dram: Timing access to addr 0x5ed49, rank/bank/row 1 7 2
41661000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41661000
41679750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
41710000: system.mem_ctrl.dram: Address: 0x1a3b8 Rank 1 Bank 5 Row 0
41710000: system.mem_ctrl.dram: Timing access to addr 0x1a3b8, rank/bank/row 1 5 0
41710000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41710000
41710000: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 41717500, now got 4 active
41710000: system.mem_ctrl.dram: Auto-precharged bank: 13
41728750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
41759000: system.mem_ctrl.dram: Address: 0x1a3c0 Rank 1 Bank 5 Row 0
41759000: system.mem_ctrl.dram: Timing access to addr 0x1a3c0, rank/bank/row 1 5 0
41759000: system.mem_ctrl.dram: Activate at tick 41759000
41759000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 41759000, now got 5 active
41759000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41772750
41791500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
41822000: system.mem_ctrl.dram: Address: 0x1a3c0 Rank 1 Bank 5 Row 0
41822000: system.mem_ctrl.dram: Timing access to addr 0x1a3c0, rank/bank/row 1 5 0
41822000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41822000
41840750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
41871000: system.mem_ctrl.dram: Address: 0x1a3c0 Rank 1 Bank 5 Row 0
41871000: system.mem_ctrl.dram: Timing access to addr 0x1a3c0, rank/bank/row 1 5 0
41871000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41871000
41889750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
41920000: system.mem_ctrl.dram: Address: 0x1a3c8 Rank 1 Bank 5 Row 0
41920000: system.mem_ctrl.dram: Timing access to addr 0x1a3c8, rank/bank/row 1 5 0
41920000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41920000
41938750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
41969000: system.mem_ctrl.dram: Address: 0x1a3c8 Rank 1 Bank 5 Row 0
41969000: system.mem_ctrl.dram: Timing access to addr 0x1a3c8, rank/bank/row 1 5 0
41969000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41969000
41987750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
42018000: system.mem_ctrl.dram: Address: 0x1a3c8 Rank 1 Bank 5 Row 0
42018000: system.mem_ctrl.dram: Timing access to addr 0x1a3c8, rank/bank/row 1 5 0
42018000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42018000
42036750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
42067000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
42067000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
42067000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42067000
42085750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
42116000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
42116000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
42116000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42116000
42134750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
42165000: system.mem_ctrl.dram: Address: 0x1a360 Rank 1 Bank 5 Row 0
42165000: system.mem_ctrl.dram: Timing access to addr 0x1a360, rank/bank/row 1 5 0
42165000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42165000
42183750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
42234000: system.mem_ctrl.dram: Address: 0x1a360 Rank 1 Bank 5 Row 0
42234000: system.mem_ctrl.dram: Timing access to addr 0x1a360, rank/bank/row 1 5 0
42234000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42234000
42252750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
42283000: system.mem_ctrl.dram: Address: 0x94af8 Rank 1 Bank 2 Row 4
42283000: system.mem_ctrl.dram: Timing access to addr 0x94af8, rank/bank/row 1 2 4
42283000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42283000
42301750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
42332000: system.mem_ctrl.dram: Address: 0x1a368 Rank 1 Bank 5 Row 0
42332000: system.mem_ctrl.dram: Timing access to addr 0x1a368, rank/bank/row 1 5 0
42332000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42332000
42350750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
42381000: system.mem_ctrl.dram: Address: 0x94b00 Rank 1 Bank 2 Row 4
42381000: system.mem_ctrl.dram: Timing access to addr 0x94b00, rank/bank/row 1 2 4
42381000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42381000
42399750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
42430000: system.mem_ctrl.dram: Address: 0x1a368 Rank 1 Bank 5 Row 0
42430000: system.mem_ctrl.dram: Timing access to addr 0x1a368, rank/bank/row 1 5 0
42430000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42430000
42448750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
42479000: system.mem_ctrl.dram: Address: 0x1a370 Rank 1 Bank 5 Row 0
42479000: system.mem_ctrl.dram: Timing access to addr 0x1a370, rank/bank/row 1 5 0
42479000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42479000
42497750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
42528000: system.mem_ctrl.dram: Address: 0x94b08 Rank 1 Bank 2 Row 4
42528000: system.mem_ctrl.dram: Timing access to addr 0x94b08, rank/bank/row 1 2 4
42528000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42528000
42546750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
42577000: system.mem_ctrl.dram: Address: 0x1a370 Rank 1 Bank 5 Row 0
42577000: system.mem_ctrl.dram: Timing access to addr 0x1a370, rank/bank/row 1 5 0
42577000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42577000
42595750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
42626000: system.mem_ctrl.dram: Address: 0x94b10 Rank 1 Bank 2 Row 4
42626000: system.mem_ctrl.dram: Timing access to addr 0x94b10, rank/bank/row 1 2 4
42626000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42626000
42644750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
42675000: system.mem_ctrl.dram: Address: 0x1a370 Rank 1 Bank 5 Row 0
42675000: system.mem_ctrl.dram: Timing access to addr 0x1a370, rank/bank/row 1 5 0
42675000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42675000
42693750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
42724000: system.mem_ctrl.dram: Address: 0x1a378 Rank 1 Bank 5 Row 0
42724000: system.mem_ctrl.dram: Timing access to addr 0x1a378, rank/bank/row 1 5 0
42724000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42724000
42724000: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 42731500, now got 4 active
42724000: system.mem_ctrl.dram: Auto-precharged bank: 13
42742750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
42773000: system.mem_ctrl.dram: Address: 0x1a378 Rank 1 Bank 5 Row 0
42773000: system.mem_ctrl.dram: Timing access to addr 0x1a378, rank/bank/row 1 5 0
42773000: system.mem_ctrl.dram: Activate at tick 42773000
42773000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 42773000, now got 5 active
42773000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42786750
42805500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
42836000: system.mem_ctrl.dram: Address: 0x94b18 Rank 1 Bank 2 Row 4
42836000: system.mem_ctrl.dram: Timing access to addr 0x94b18, rank/bank/row 1 2 4
42836000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42836000
42854750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
42885000: system.mem_ctrl.dram: Address: 0x15cb0 Rank 1 Bank 2 Row 0
42885000: system.mem_ctrl.dram: Timing access to addr 0x15cb0, rank/bank/row 1 2 0
42885000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 42885000, now got 4 active
42885000: system.mem_ctrl.dram: Activate at tick 42898750
42885000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 42898750, now got 5 active
42885000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42912500
42931250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
42962000: system.mem_ctrl.dram: Address: 0x15cb0 Rank 1 Bank 2 Row 0
42962000: system.mem_ctrl.dram: Timing access to addr 0x15cb0, rank/bank/row 1 2 0
42962000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42962000
42980750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
43011000: system.mem_ctrl.dram: Address: 0x15cb8 Rank 1 Bank 2 Row 0
43011000: system.mem_ctrl.dram: Timing access to addr 0x15cb8, rank/bank/row 1 2 0
43011000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43011000
43029750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
43060000: system.mem_ctrl.dram: Address: 0x15cb8 Rank 1 Bank 2 Row 0
43060000: system.mem_ctrl.dram: Timing access to addr 0x15cb8, rank/bank/row 1 2 0
43060000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43060000
43078750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
43109000: system.mem_ctrl.dram: Address: 0x15cb8 Rank 1 Bank 2 Row 0
43109000: system.mem_ctrl.dram: Timing access to addr 0x15cb8, rank/bank/row 1 2 0
43109000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43109000
43127750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
43158000: system.mem_ctrl.dram: Address: 0x15cc0 Rank 1 Bank 2 Row 0
43158000: system.mem_ctrl.dram: Timing access to addr 0x15cc0, rank/bank/row 1 2 0
43158000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43158000
43176750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
43207000: system.mem_ctrl.dram: Address: 0x71707 Rank 1 Bank 0 Row 3
43207000: system.mem_ctrl.dram: Timing access to addr 0x71707, rank/bank/row 1 0 3
43207000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 43207000, now got 4 active
43207000: system.mem_ctrl.dram: Activate at tick 43220750
43207000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 43220750, now got 5 active
43207000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43234500
43253250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
43284000: system.mem_ctrl.dram: Address: 0x15cc0 Rank 1 Bank 2 Row 0
43284000: system.mem_ctrl.dram: Timing access to addr 0x15cc0, rank/bank/row 1 2 0
43284000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43284000
43302750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
43333000: system.mem_ctrl.dram: Address: 0x15cc0 Rank 1 Bank 2 Row 0
43333000: system.mem_ctrl.dram: Timing access to addr 0x15cc0, rank/bank/row 1 2 0
43333000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43333000
43351750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
43382000: system.mem_ctrl.dram: Address: 0x15cc8 Rank 1 Bank 2 Row 0
43382000: system.mem_ctrl.dram: Timing access to addr 0x15cc8, rank/bank/row 1 2 0
43382000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43382000
43400750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
43452000: system.mem_ctrl.dram: Address: 0x15cc8 Rank 1 Bank 2 Row 0
43452000: system.mem_ctrl.dram: Timing access to addr 0x15cc8, rank/bank/row 1 2 0
43452000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43452000
43470750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
43501000: system.mem_ctrl.dram: Address: 0x15cd0 Rank 1 Bank 2 Row 0
43501000: system.mem_ctrl.dram: Timing access to addr 0x15cd0, rank/bank/row 1 2 0
43501000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43501000
43519750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
43571000: system.mem_ctrl.dram: Address: 0x1a320 Rank 1 Bank 5 Row 0
43571000: system.mem_ctrl.dram: Timing access to addr 0x1a320, rank/bank/row 1 5 0
43571000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43571000
43589750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
43641000: system.mem_ctrl.dram: Address: 0x1a320 Rank 1 Bank 5 Row 0
43641000: system.mem_ctrl.dram: Timing access to addr 0x1a320, rank/bank/row 1 5 0
43641000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43641000
43659750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
43690000: system.mem_ctrl.dram: Address: 0x1a328 Rank 1 Bank 5 Row 0
43690000: system.mem_ctrl.dram: Timing access to addr 0x1a328, rank/bank/row 1 5 0
43690000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43690000
43708750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
43760000: system.mem_ctrl.dram: Address: 0x1a328 Rank 1 Bank 5 Row 0
43760000: system.mem_ctrl.dram: Timing access to addr 0x1a328, rank/bank/row 1 5 0
43760000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43760000
43778750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
43809000: system.mem_ctrl.dram: Address: 0x1a328 Rank 1 Bank 5 Row 0
43809000: system.mem_ctrl.dram: Timing access to addr 0x1a328, rank/bank/row 1 5 0
43809000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43809000
43827750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
43858000: system.mem_ctrl.dram: Address: 0x1a330 Rank 1 Bank 5 Row 0
43858000: system.mem_ctrl.dram: Timing access to addr 0x1a330, rank/bank/row 1 5 0
43858000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43858000
43876750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
43928000: system.mem_ctrl.dram: Address: 0x1a330 Rank 1 Bank 5 Row 0
43928000: system.mem_ctrl.dram: Timing access to addr 0x1a330, rank/bank/row 1 5 0
43928000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43928000
43946750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
43998000: system.mem_ctrl.dram: Address: 0x1a330 Rank 1 Bank 5 Row 0
43998000: system.mem_ctrl.dram: Timing access to addr 0x1a330, rank/bank/row 1 5 0
43998000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43998000
44016750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44047000: system.mem_ctrl.dram: Address: 0x1a338 Rank 1 Bank 5 Row 0
44047000: system.mem_ctrl.dram: Timing access to addr 0x1a338, rank/bank/row 1 5 0
44047000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44047000
44065750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44117000: system.mem_ctrl.dram: Address: 0x1a338 Rank 1 Bank 5 Row 0
44117000: system.mem_ctrl.dram: Timing access to addr 0x1a338, rank/bank/row 1 5 0
44117000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44117000
44135750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44166000: system.mem_ctrl.dram: Address: 0x1a340 Rank 1 Bank 5 Row 0
44166000: system.mem_ctrl.dram: Timing access to addr 0x1a340, rank/bank/row 1 5 0
44166000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44166000
44184750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44236000: system.mem_ctrl.dram: Address: 0x11d10 Rank 1 Bank 0 Row 0
44236000: system.mem_ctrl.dram: Timing access to addr 0x11d10, rank/bank/row 1 0 0
44236000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 44236000, now got 4 active
44236000: system.mem_ctrl.dram: Activate at tick 44249750
44236000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 44249750, now got 5 active
44236000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44263500
44282250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44313000: system.mem_ctrl.dram: Address: 0x11d10 Rank 1 Bank 0 Row 0
44313000: system.mem_ctrl.dram: Timing access to addr 0x11d10, rank/bank/row 1 0 0
44313000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44313000
44331750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44362000: system.mem_ctrl.dram: Address: 0x11d10 Rank 1 Bank 0 Row 0
44362000: system.mem_ctrl.dram: Timing access to addr 0x11d10, rank/bank/row 1 0 0
44362000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44362000
44380750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44411000: system.mem_ctrl.dram: Address: 0x11d18 Rank 1 Bank 0 Row 0
44411000: system.mem_ctrl.dram: Timing access to addr 0x11d18, rank/bank/row 1 0 0
44411000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44411000
44429750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44460000: system.mem_ctrl.dram: Address: 0x11d18 Rank 1 Bank 0 Row 0
44460000: system.mem_ctrl.dram: Timing access to addr 0x11d18, rank/bank/row 1 0 0
44460000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44460000
44478750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44509000: system.mem_ctrl.dram: Address: 0x11d18 Rank 1 Bank 0 Row 0
44509000: system.mem_ctrl.dram: Timing access to addr 0x11d18, rank/bank/row 1 0 0
44509000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44509000
44527750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44558000: system.mem_ctrl.dram: Address: 0x11d18 Rank 1 Bank 0 Row 0
44558000: system.mem_ctrl.dram: Timing access to addr 0x11d18, rank/bank/row 1 0 0
44558000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44558000
44576750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44607000: system.mem_ctrl.dram: Address: 0x11d20 Rank 1 Bank 0 Row 0
44607000: system.mem_ctrl.dram: Timing access to addr 0x11d20, rank/bank/row 1 0 0
44607000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44607000
44625750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44656000: system.mem_ctrl.dram: Address: 0x11d20 Rank 1 Bank 0 Row 0
44656000: system.mem_ctrl.dram: Timing access to addr 0x11d20, rank/bank/row 1 0 0
44656000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44656000
44674750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44705000: system.mem_ctrl.dram: Address: 0x11d20 Rank 1 Bank 0 Row 0
44705000: system.mem_ctrl.dram: Timing access to addr 0x11d20, rank/bank/row 1 0 0
44705000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44705000
44723750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44754000: system.mem_ctrl.dram: Address: 0x11d28 Rank 1 Bank 0 Row 0
44754000: system.mem_ctrl.dram: Timing access to addr 0x11d28, rank/bank/row 1 0 0
44754000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44754000
44772750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44803000: system.mem_ctrl.dram: Address: 0x11d28 Rank 1 Bank 0 Row 0
44803000: system.mem_ctrl.dram: Timing access to addr 0x11d28, rank/bank/row 1 0 0
44803000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44803000
44821750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44852000: system.mem_ctrl.dram: Address: 0x11d28 Rank 1 Bank 0 Row 0
44852000: system.mem_ctrl.dram: Timing access to addr 0x11d28, rank/bank/row 1 0 0
44852000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44852000
44870750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44901000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
44901000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
44901000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44901000
44919750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44950000: system.mem_ctrl.dram: Address: 0x5ed51 Rank 1 Bank 7 Row 2
44950000: system.mem_ctrl.dram: Timing access to addr 0x5ed51, rank/bank/row 1 7 2
44950000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44950000
44968750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44999000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
44999000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
44999000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44999000
45017750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
45048000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
45048000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
45048000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45048000
45048000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 45055500, now got 4 active
45048000: system.mem_ctrl.dram: Auto-precharged bank: 8
45066750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
45097000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
45097000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
45097000: system.mem_ctrl.dram: Activate at tick 45097000
45097000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 45097000, now got 5 active
45097000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45110750
45129500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
45160000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
45160000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
45160000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45160000
45178750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
45209000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
45209000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
45209000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45209000
45227750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
45258000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
45258000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
45258000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45258000
45276750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
45307000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
45307000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
45307000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45307000
45325750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
45356000: system.mem_ctrl.dram: Address: 0x5ed52 Rank 1 Bank 7 Row 2
45356000: system.mem_ctrl.dram: Timing access to addr 0x5ed52, rank/bank/row 1 7 2
45356000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45356000
45374750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
45405000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
45405000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
45405000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45405000
45423750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
45454000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
45454000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
45454000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45454000
45472750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
45503000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
45503000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
45503000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45503000
45521750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
45552000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
45552000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
45552000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45552000
45570750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
45601000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
45601000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
45601000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45601000
45619750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
45650000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
45650000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
45650000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45650000
45668750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
45699000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
45699000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
45699000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45699000
45717750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
45748000: system.mem_ctrl.dram: Address: 0x5ed53 Rank 1 Bank 7 Row 2
45748000: system.mem_ctrl.dram: Timing access to addr 0x5ed53, rank/bank/row 1 7 2
45748000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45748000
45766750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
45797000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
45797000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
45797000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45797000
45815750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
45846000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
45846000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
45846000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45846000
45864750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
45895000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
45895000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
45895000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45895000
45913750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
45944000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
45944000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
45944000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45944000
45944000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 45951500, now got 4 active
45944000: system.mem_ctrl.dram: Auto-precharged bank: 8
45962750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
45993000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
45993000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
45993000: system.mem_ctrl.dram: Activate at tick 45993000
45993000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 45993000, now got 5 active
45993000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 46006750
46025500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
46056000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
46056000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
46056000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 46056000
46074750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
46105000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
46105000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
46105000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 46105000
46123750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
46154000: system.mem_ctrl.dram: Address: 0x5ed54 Rank 1 Bank 7 Row 2
46154000: system.mem_ctrl.dram: Timing access to addr 0x5ed54, rank/bank/row 1 7 2
46154000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 46154000
46172750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
46203000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
46203000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
46203000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 46203000
46221750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
46252000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
46252000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
46252000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 46252000
46270750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
46301000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
46301000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
46301000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 46301000
46319750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
46350000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
46350000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
46350000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 46350000
46368750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
46399000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
46399000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
46399000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 46399000
46417750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
46448000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
46448000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
46448000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 46448000
46466750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
46497000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
46497000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
46497000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 46497000
46515750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
46546000: system.mem_ctrl.dram: Address: 0x5ed55 Rank 1 Bank 7 Row 2
46546000: system.mem_ctrl.dram: Timing access to addr 0x5ed55, rank/bank/row 1 7 2
46546000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 46546000
46564750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
46595000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
46595000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
46595000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 46595000
46613750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
46644000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
46644000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
46644000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 46644000
46662750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
46693000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
46693000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
46693000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 46693000
46711750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
46717500: 1: Refresh due
46717500: 1: Precharging all
46717500: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 46717500, now got 4 active
46717500: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 46717500, now got 3 active
46717500: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 46717500, now got 2 active
46717500: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 46717500, now got 1 active
46717500: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 46717500, now got 0 active
46717500: 0: Refresh due
46717500: 0: All banks already precharged, starting refresh
46742000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
46977500: 0: Scheduling next request after refreshing rank 0
46991250: 1: Scheduling next request after refreshing rank 1
46991250: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
46991250: system.mem_ctrl.dram: Activate at tick 46991250
46991250: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 46991250, now got 1 active
46991250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47005000
47023750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
47054000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
47054000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
47054000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47054000
47072750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
47103000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
47103000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
47103000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47103000
47121750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
47152000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
47152000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
47152000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47152000
47170750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
47201000: system.mem_ctrl.dram: Address: 0x5ed56 Rank 1 Bank 7 Row 2
47201000: system.mem_ctrl.dram: Timing access to addr 0x5ed56, rank/bank/row 1 7 2
47201000: system.mem_ctrl.dram: Activate at tick 47201000
47201000: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 47201000, now got 2 active
47201000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47214750
47233500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
47264000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
47264000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
47264000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47264000
47282750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
47313000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
47313000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
47313000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47313000
47331750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
47362000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
47362000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
47362000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47362000
47380750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
47411000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
47411000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
47411000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47411000
47429750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
47460000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
47460000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
47460000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47460000
47478750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
47509000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
47509000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
47509000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47509000
47527750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
47558000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
47558000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
47558000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47558000
47576750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
47607000: system.mem_ctrl.dram: Address: 0x5ed57 Rank 1 Bank 7 Row 2
47607000: system.mem_ctrl.dram: Timing access to addr 0x5ed57, rank/bank/row 1 7 2
47607000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47607000
47625750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
47656000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
47656000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
47656000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47656000
47674750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
47705000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
47705000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
47705000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47705000
47723750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
47754000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
47754000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
47754000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47754000
47772750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
47803000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
47803000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
47803000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47803000
47821750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
47852000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
47852000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
47852000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47852000
47852000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 47859500, now got 1 active
47852000: system.mem_ctrl.dram: Auto-precharged bank: 8
47870750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
47901000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
47901000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
47901000: system.mem_ctrl.dram: Activate at tick 47901000
47901000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 47901000, now got 2 active
47901000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47914750
47933500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
47964000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
47964000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
47964000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47964000
47982750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
48013000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
48013000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
48013000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48013000
48031750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
48062000: system.mem_ctrl.dram: Address: 0x11d48 Rank 1 Bank 0 Row 0
48062000: system.mem_ctrl.dram: Timing access to addr 0x11d48, rank/bank/row 1 0 0
48062000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48062000
48080750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
48111000: system.mem_ctrl.dram: Address: 0x11d48 Rank 1 Bank 0 Row 0
48111000: system.mem_ctrl.dram: Timing access to addr 0x11d48, rank/bank/row 1 0 0
48111000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48111000
48129750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
48160000: system.mem_ctrl.dram: Address: 0x11d48 Rank 1 Bank 0 Row 0
48160000: system.mem_ctrl.dram: Timing access to addr 0x11d48, rank/bank/row 1 0 0
48160000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48160000
48178750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
48209000: system.mem_ctrl.dram: Address: 0x11d50 Rank 1 Bank 0 Row 0
48209000: system.mem_ctrl.dram: Timing access to addr 0x11d50, rank/bank/row 1 0 0
48209000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48209000
48227750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
48258000: system.mem_ctrl.dram: Address: 0x5ed58 Rank 1 Bank 7 Row 2
48258000: system.mem_ctrl.dram: Timing access to addr 0x5ed58, rank/bank/row 1 7 2
48258000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48258000
48276750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
48307000: system.mem_ctrl.dram: Address: 0x11d50 Rank 1 Bank 0 Row 0
48307000: system.mem_ctrl.dram: Timing access to addr 0x11d50, rank/bank/row 1 0 0
48307000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48307000
48325750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
48356000: system.mem_ctrl.dram: Address: 0x11d58 Rank 1 Bank 0 Row 0
48356000: system.mem_ctrl.dram: Timing access to addr 0x11d58, rank/bank/row 1 0 0
48356000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48356000
48374750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
48405000: system.mem_ctrl.dram: Address: 0x11d58 Rank 1 Bank 0 Row 0
48405000: system.mem_ctrl.dram: Timing access to addr 0x11d58, rank/bank/row 1 0 0
48405000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48405000
48423750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
48454000: system.mem_ctrl.dram: Address: 0x11d60 Rank 1 Bank 0 Row 0
48454000: system.mem_ctrl.dram: Timing access to addr 0x11d60, rank/bank/row 1 0 0
48454000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48454000
48472750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
48503000: system.mem_ctrl.dram: Address: 0x11d60 Rank 1 Bank 0 Row 0
48503000: system.mem_ctrl.dram: Timing access to addr 0x11d60, rank/bank/row 1 0 0
48503000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48503000
48521750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
48552000: system.mem_ctrl.dram: Address: 0x11d68 Rank 1 Bank 0 Row 0
48552000: system.mem_ctrl.dram: Timing access to addr 0x11d68, rank/bank/row 1 0 0
48552000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48552000
48570750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
48601000: system.mem_ctrl.dram: Address: 0x11d68 Rank 1 Bank 0 Row 0
48601000: system.mem_ctrl.dram: Timing access to addr 0x11d68, rank/bank/row 1 0 0
48601000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48601000
48619750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
48650000: system.mem_ctrl.dram: Address: 0x11d68 Rank 1 Bank 0 Row 0
48650000: system.mem_ctrl.dram: Timing access to addr 0x11d68, rank/bank/row 1 0 0
48650000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48650000
48668750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
48699000: system.mem_ctrl.dram: Address: 0x11d68 Rank 1 Bank 0 Row 0
48699000: system.mem_ctrl.dram: Timing access to addr 0x11d68, rank/bank/row 1 0 0
48699000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48699000
48699000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 48706500, now got 1 active
48699000: system.mem_ctrl.dram: Auto-precharged bank: 8
48717750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
48748000: system.mem_ctrl.dram: Address: 0x11d70 Rank 1 Bank 0 Row 0
48748000: system.mem_ctrl.dram: Timing access to addr 0x11d70, rank/bank/row 1 0 0
48748000: system.mem_ctrl.dram: Activate at tick 48748000
48748000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 48748000, now got 2 active
48748000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48761750
48780500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
48811000: system.mem_ctrl.dram: Address: 0x11d70 Rank 1 Bank 0 Row 0
48811000: system.mem_ctrl.dram: Timing access to addr 0x11d70, rank/bank/row 1 0 0
48811000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48811000
48829750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
48860000: system.mem_ctrl.dram: Address: 0x11d78 Rank 1 Bank 0 Row 0
48860000: system.mem_ctrl.dram: Timing access to addr 0x11d78, rank/bank/row 1 0 0
48860000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48860000
48878750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
48909000: system.mem_ctrl.dram: Address: 0x5ed60 Rank 1 Bank 7 Row 2
48909000: system.mem_ctrl.dram: Timing access to addr 0x5ed60, rank/bank/row 1 7 2
48909000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48909000
48927750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
48958000: system.mem_ctrl.dram: Address: 0x11d78 Rank 1 Bank 0 Row 0
48958000: system.mem_ctrl.dram: Timing access to addr 0x11d78, rank/bank/row 1 0 0
48958000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48958000
48976750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49007000: system.mem_ctrl.dram: Address: 0x11d80 Rank 1 Bank 0 Row 0
49007000: system.mem_ctrl.dram: Timing access to addr 0x11d80, rank/bank/row 1 0 0
49007000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49007000
49025750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49056000: system.mem_ctrl.dram: Address: 0x11d80 Rank 1 Bank 0 Row 0
49056000: system.mem_ctrl.dram: Timing access to addr 0x11d80, rank/bank/row 1 0 0
49056000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49056000
49074750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49105000: system.mem_ctrl.dram: Address: 0x11d80 Rank 1 Bank 0 Row 0
49105000: system.mem_ctrl.dram: Timing access to addr 0x11d80, rank/bank/row 1 0 0
49105000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49105000
49123750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49154000: system.mem_ctrl.dram: Address: 0x11d88 Rank 1 Bank 0 Row 0
49154000: system.mem_ctrl.dram: Timing access to addr 0x11d88, rank/bank/row 1 0 0
49154000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49154000
49172750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49203000: system.mem_ctrl.dram: Address: 0x11d88 Rank 1 Bank 0 Row 0
49203000: system.mem_ctrl.dram: Timing access to addr 0x11d88, rank/bank/row 1 0 0
49203000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49203000
49221750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49252000: system.mem_ctrl.dram: Address: 0x11d88 Rank 1 Bank 0 Row 0
49252000: system.mem_ctrl.dram: Timing access to addr 0x11d88, rank/bank/row 1 0 0
49252000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49252000
49270750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49301000: system.mem_ctrl.dram: Address: 0x11d90 Rank 1 Bank 0 Row 0
49301000: system.mem_ctrl.dram: Timing access to addr 0x11d90, rank/bank/row 1 0 0
49301000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49301000
49319750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49350000: system.mem_ctrl.dram: Address: 0x11d90 Rank 1 Bank 0 Row 0
49350000: system.mem_ctrl.dram: Timing access to addr 0x11d90, rank/bank/row 1 0 0
49350000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49350000
49368750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49399000: system.mem_ctrl.dram: Address: 0x11d90 Rank 1 Bank 0 Row 0
49399000: system.mem_ctrl.dram: Timing access to addr 0x11d90, rank/bank/row 1 0 0
49399000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49399000
49417750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49448000: system.mem_ctrl.dram: Address: 0x11d98 Rank 1 Bank 0 Row 0
49448000: system.mem_ctrl.dram: Timing access to addr 0x11d98, rank/bank/row 1 0 0
49448000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49448000
49466750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49497000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
49497000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
49497000: system.mem_ctrl.dram: Activate at tick 49497000
49497000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 49497000, now got 3 active
49497000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49510750
49529500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49560000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
49560000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
49560000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49560000
49578750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49609000: system.mem_ctrl.dram: Address: 0x120a0 Rank 1 Bank 1 Row 0
49609000: system.mem_ctrl.dram: Timing access to addr 0x120a0, rank/bank/row 1 1 0
49609000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49609000
49627750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49658000: system.mem_ctrl.dram: Address: 0x120a0 Rank 1 Bank 1 Row 0
49658000: system.mem_ctrl.dram: Timing access to addr 0x120a0, rank/bank/row 1 1 0
49658000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49658000
49676750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49707000: system.mem_ctrl.dram: Address: 0x94ae8 Rank 1 Bank 2 Row 4
49707000: system.mem_ctrl.dram: Timing access to addr 0x94ae8, rank/bank/row 1 2 4
49707000: system.mem_ctrl.dram: Activate at tick 49707000
49707000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 49707000, now got 4 active
49707000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49720750
49739500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49770000: system.mem_ctrl.dram: Address: 0x1a340 Rank 1 Bank 5 Row 0
49770000: system.mem_ctrl.dram: Timing access to addr 0x1a340, rank/bank/row 1 5 0
49770000: system.mem_ctrl.dram: Activate at tick 49770000
49770000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 49770000, now got 5 active
49770000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49783750
49802500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49833000: system.mem_ctrl.dram: Address: 0x1a348 Rank 1 Bank 5 Row 0
49833000: system.mem_ctrl.dram: Timing access to addr 0x1a348, rank/bank/row 1 5 0
49833000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49833000
49851750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49902000: system.mem_ctrl.dram: Address: 0x1a348 Rank 1 Bank 5 Row 0
49902000: system.mem_ctrl.dram: Timing access to addr 0x1a348, rank/bank/row 1 5 0
49902000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49902000
49920750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49951000: system.mem_ctrl.dram: Address: 0x1a348 Rank 1 Bank 5 Row 0
49951000: system.mem_ctrl.dram: Timing access to addr 0x1a348, rank/bank/row 1 5 0
49951000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49951000
49969750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
50000000: system.mem_ctrl.dram: Address: 0x1a350 Rank 1 Bank 5 Row 0
50000000: system.mem_ctrl.dram: Timing access to addr 0x1a350, rank/bank/row 1 5 0
50000000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50000000
50018750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
50049000: system.mem_ctrl.dram: Address: 0x1a350 Rank 1 Bank 5 Row 0
50049000: system.mem_ctrl.dram: Timing access to addr 0x1a350, rank/bank/row 1 5 0
50049000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50049000
50067750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
50098000: system.mem_ctrl.dram: Address: 0x1a350 Rank 1 Bank 5 Row 0
50098000: system.mem_ctrl.dram: Timing access to addr 0x1a350, rank/bank/row 1 5 0
50098000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50098000
50116750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
50147000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
50147000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
50147000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50147000
50165750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
50196000: system.mem_ctrl.dram: Address: 0x5ed51 Rank 1 Bank 7 Row 2
50196000: system.mem_ctrl.dram: Timing access to addr 0x5ed51, rank/bank/row 1 7 2
50196000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50196000
50214750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
50245000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
50245000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
50245000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50245000
50263750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
50294000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
50294000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
50294000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50294000
50312750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
50343000: system.mem_ctrl.dram: Address: 0x1a380 Rank 1 Bank 5 Row 0
50343000: system.mem_ctrl.dram: Timing access to addr 0x1a380, rank/bank/row 1 5 0
50343000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50343000
50361750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
50392000: system.mem_ctrl.dram: Address: 0x5ed52 Rank 1 Bank 7 Row 2
50392000: system.mem_ctrl.dram: Timing access to addr 0x5ed52, rank/bank/row 1 7 2
50392000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50392000
50410750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
50441000: system.mem_ctrl.dram: Address: 0x1a380 Rank 1 Bank 5 Row 0
50441000: system.mem_ctrl.dram: Timing access to addr 0x1a380, rank/bank/row 1 5 0
50441000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50441000
50459750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
50490000: system.mem_ctrl.dram: Address: 0x1a3b0 Rank 1 Bank 5 Row 0
50490000: system.mem_ctrl.dram: Timing access to addr 0x1a3b0, rank/bank/row 1 5 0
50490000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50490000
50508750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
50539000: system.mem_ctrl.dram: Address: 0x1a3b8 Rank 1 Bank 5 Row 0
50539000: system.mem_ctrl.dram: Timing access to addr 0x1a3b8, rank/bank/row 1 5 0
50539000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50539000
50557750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
50588000: system.mem_ctrl.dram: Address: 0x94dc8 Rank 1 Bank 2 Row 4
50588000: system.mem_ctrl.dram: Timing access to addr 0x94dc8, rank/bank/row 1 2 4
50588000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50588000
50606750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
50637000: system.mem_ctrl.dram: Address: 0x1a3b8 Rank 1 Bank 5 Row 0
50637000: system.mem_ctrl.dram: Timing access to addr 0x1a3b8, rank/bank/row 1 5 0
50637000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50637000
50655750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
50686000: system.mem_ctrl.dram: Address: 0x5ed51 Rank 1 Bank 7 Row 2
50686000: system.mem_ctrl.dram: Timing access to addr 0x5ed51, rank/bank/row 1 7 2
50686000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50686000
50704750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
50735000: system.mem_ctrl.dram: Address: 0x1a3b8 Rank 1 Bank 5 Row 0
50735000: system.mem_ctrl.dram: Timing access to addr 0x1a3b8, rank/bank/row 1 5 0
50735000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50735000
50735000: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 50742500, now got 4 active
50735000: system.mem_ctrl.dram: Auto-precharged bank: 13
50753750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
50784000: system.mem_ctrl.dram: Address: 0x1a3c0 Rank 1 Bank 5 Row 0
50784000: system.mem_ctrl.dram: Timing access to addr 0x1a3c0, rank/bank/row 1 5 0
50784000: system.mem_ctrl.dram: Activate at tick 50784000
50784000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 50784000, now got 5 active
50784000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50797750
50816500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
50847000: system.mem_ctrl.dram: Address: 0x1a3c0 Rank 1 Bank 5 Row 0
50847000: system.mem_ctrl.dram: Timing access to addr 0x1a3c0, rank/bank/row 1 5 0
50847000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50847000
50865750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
50896000: system.mem_ctrl.dram: Address: 0x1a3c0 Rank 1 Bank 5 Row 0
50896000: system.mem_ctrl.dram: Timing access to addr 0x1a3c0, rank/bank/row 1 5 0
50896000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50896000
50914750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
50945000: system.mem_ctrl.dram: Address: 0x1a3c8 Rank 1 Bank 5 Row 0
50945000: system.mem_ctrl.dram: Timing access to addr 0x1a3c8, rank/bank/row 1 5 0
50945000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50945000
50963750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
50994000: system.mem_ctrl.dram: Address: 0x1a3c8 Rank 1 Bank 5 Row 0
50994000: system.mem_ctrl.dram: Timing access to addr 0x1a3c8, rank/bank/row 1 5 0
50994000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50994000
51012750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
51043000: system.mem_ctrl.dram: Address: 0x1a3c8 Rank 1 Bank 5 Row 0
51043000: system.mem_ctrl.dram: Timing access to addr 0x1a3c8, rank/bank/row 1 5 0
51043000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51043000
51061750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
51092000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
51092000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
51092000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51092000
51110750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
51141000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
51141000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
51141000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51141000
51159750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
51190000: system.mem_ctrl.dram: Address: 0x1a360 Rank 1 Bank 5 Row 0
51190000: system.mem_ctrl.dram: Timing access to addr 0x1a360, rank/bank/row 1 5 0
51190000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51190000
51208750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
51259000: system.mem_ctrl.dram: Address: 0x1a360 Rank 1 Bank 5 Row 0
51259000: system.mem_ctrl.dram: Timing access to addr 0x1a360, rank/bank/row 1 5 0
51259000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51259000
51277750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
51308000: system.mem_ctrl.dram: Address: 0x94af8 Rank 1 Bank 2 Row 4
51308000: system.mem_ctrl.dram: Timing access to addr 0x94af8, rank/bank/row 1 2 4
51308000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51308000
51326750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
51357000: system.mem_ctrl.dram: Address: 0x1a368 Rank 1 Bank 5 Row 0
51357000: system.mem_ctrl.dram: Timing access to addr 0x1a368, rank/bank/row 1 5 0
51357000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51357000
51375750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
51406000: system.mem_ctrl.dram: Address: 0x94b00 Rank 1 Bank 2 Row 4
51406000: system.mem_ctrl.dram: Timing access to addr 0x94b00, rank/bank/row 1 2 4
51406000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51406000
51424750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
51455000: system.mem_ctrl.dram: Address: 0x1a368 Rank 1 Bank 5 Row 0
51455000: system.mem_ctrl.dram: Timing access to addr 0x1a368, rank/bank/row 1 5 0
51455000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51455000
51473750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
51504000: system.mem_ctrl.dram: Address: 0x1a370 Rank 1 Bank 5 Row 0
51504000: system.mem_ctrl.dram: Timing access to addr 0x1a370, rank/bank/row 1 5 0
51504000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51504000
51522750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
51553000: system.mem_ctrl.dram: Address: 0x94b08 Rank 1 Bank 2 Row 4
51553000: system.mem_ctrl.dram: Timing access to addr 0x94b08, rank/bank/row 1 2 4
51553000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51553000
51571750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
51602000: system.mem_ctrl.dram: Address: 0x1a370 Rank 1 Bank 5 Row 0
51602000: system.mem_ctrl.dram: Timing access to addr 0x1a370, rank/bank/row 1 5 0
51602000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51602000
51620750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
51651000: system.mem_ctrl.dram: Address: 0x94b10 Rank 1 Bank 2 Row 4
51651000: system.mem_ctrl.dram: Timing access to addr 0x94b10, rank/bank/row 1 2 4
51651000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51651000
51669750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
51700000: system.mem_ctrl.dram: Address: 0x1a370 Rank 1 Bank 5 Row 0
51700000: system.mem_ctrl.dram: Timing access to addr 0x1a370, rank/bank/row 1 5 0
51700000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51700000
51718750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
51749000: system.mem_ctrl.dram: Address: 0x1a378 Rank 1 Bank 5 Row 0
51749000: system.mem_ctrl.dram: Timing access to addr 0x1a378, rank/bank/row 1 5 0
51749000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51749000
51749000: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 51756500, now got 4 active
51749000: system.mem_ctrl.dram: Auto-precharged bank: 13
51767750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
51798000: system.mem_ctrl.dram: Address: 0x1a378 Rank 1 Bank 5 Row 0
51798000: system.mem_ctrl.dram: Timing access to addr 0x1a378, rank/bank/row 1 5 0
51798000: system.mem_ctrl.dram: Activate at tick 51798000
51798000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 51798000, now got 5 active
51798000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51811750
51830500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
51861000: system.mem_ctrl.dram: Address: 0x94b18 Rank 1 Bank 2 Row 4
51861000: system.mem_ctrl.dram: Timing access to addr 0x94b18, rank/bank/row 1 2 4
51861000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51861000
51879750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
51910000: system.mem_ctrl.dram: Address: 0x15cd0 Rank 1 Bank 2 Row 0
51910000: system.mem_ctrl.dram: Timing access to addr 0x15cd0, rank/bank/row 1 2 0
51910000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 51910000, now got 4 active
51910000: system.mem_ctrl.dram: Activate at tick 51923750
51910000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 51923750, now got 5 active
51910000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51937500
51956250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
51987000: system.mem_ctrl.dram: Address: 0x15cd0 Rank 1 Bank 2 Row 0
51987000: system.mem_ctrl.dram: Timing access to addr 0x15cd0, rank/bank/row 1 2 0
51987000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51987000
52005750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
52036000: system.mem_ctrl.dram: Address: 0x15cd8 Rank 1 Bank 2 Row 0
52036000: system.mem_ctrl.dram: Timing access to addr 0x15cd8, rank/bank/row 1 2 0
52036000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52036000
52054750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
52106000: system.mem_ctrl.dram: Address: 0x32cf0 Rank 1 Bank 1 Row 1
52106000: system.mem_ctrl.dram: Timing access to addr 0x32cf0, rank/bank/row 1 1 1
52106000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 52106000, now got 4 active
52106000: system.mem_ctrl.dram: Activate at tick 52119750
52106000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 52119750, now got 5 active
52106000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52133500
52152250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
52204000: system.mem_ctrl.dram: Address: 0x32cf0 Rank 1 Bank 1 Row 1
52204000: system.mem_ctrl.dram: Timing access to addr 0x32cf0, rank/bank/row 1 1 1
52204000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52204000
52222750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
52253000: system.mem_ctrl.dram: Address: 0x32cf0 Rank 1 Bank 1 Row 1
52253000: system.mem_ctrl.dram: Timing access to addr 0x32cf0, rank/bank/row 1 1 1
52253000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52253000
52271750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
52302000: system.mem_ctrl.dram: Address: 0x32cf8 Rank 1 Bank 1 Row 1
52302000: system.mem_ctrl.dram: Timing access to addr 0x32cf8, rank/bank/row 1 1 1
52302000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52302000
52320750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
52351000: system.mem_ctrl.dram: Address: 0x32cf8 Rank 1 Bank 1 Row 1
52351000: system.mem_ctrl.dram: Timing access to addr 0x32cf8, rank/bank/row 1 1 1
52351000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52351000
52369750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
52400000: system.mem_ctrl.dram: Address: 0x32cf8 Rank 1 Bank 1 Row 1
52400000: system.mem_ctrl.dram: Timing access to addr 0x32cf8, rank/bank/row 1 1 1
52400000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52400000
52418750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
52470000: system.mem_ctrl.dram: Address: 0x32d00 Rank 1 Bank 1 Row 1
52470000: system.mem_ctrl.dram: Timing access to addr 0x32d00, rank/bank/row 1 1 1
52470000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52470000
52488750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
52519000: system.mem_ctrl.dram: Address: 0x32d00 Rank 1 Bank 1 Row 1
52519000: system.mem_ctrl.dram: Timing access to addr 0x32d00, rank/bank/row 1 1 1
52519000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52519000
52537750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
52589000: system.mem_ctrl.dram: Address: 0x32d00 Rank 1 Bank 1 Row 1
52589000: system.mem_ctrl.dram: Timing access to addr 0x32d00, rank/bank/row 1 1 1
52589000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52589000
52607750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
52659000: system.mem_ctrl.dram: Address: 0x32d00 Rank 1 Bank 1 Row 1
52659000: system.mem_ctrl.dram: Timing access to addr 0x32d00, rank/bank/row 1 1 1
52659000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52659000
52677750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
52708000: system.mem_ctrl.dram: Address: 0x32d08 Rank 1 Bank 1 Row 1
52708000: system.mem_ctrl.dram: Timing access to addr 0x32d08, rank/bank/row 1 1 1
52708000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52708000
52726750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
52757000: system.mem_ctrl.dram: Address: 0x32d08 Rank 1 Bank 1 Row 1
52757000: system.mem_ctrl.dram: Timing access to addr 0x32d08, rank/bank/row 1 1 1
52757000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52757000
52775750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
52806000: system.mem_ctrl.dram: Address: 0x32d10 Rank 1 Bank 1 Row 1
52806000: system.mem_ctrl.dram: Timing access to addr 0x32d10, rank/bank/row 1 1 1
52806000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52806000
52824750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
52855000: system.mem_ctrl.dram: Address: 0x934a0 Rank 1 Bank 1 Row 4
52855000: system.mem_ctrl.dram: Timing access to addr 0x934a0, rank/bank/row 1 1 4
52855000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 52855000, now got 4 active
52855000: system.mem_ctrl.dram: Activate at tick 52868750
52855000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 52868750, now got 5 active
52855000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52882500
52901250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
52932000: system.mem_ctrl.dram: Address: 0x32d10 Rank 1 Bank 1 Row 1
52932000: system.mem_ctrl.dram: Timing access to addr 0x32d10, rank/bank/row 1 1 1
52932000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 52932000, now got 4 active
52932000: system.mem_ctrl.dram: Activate at tick 52945750
52932000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 52945750, now got 5 active
52932000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52959500
52978250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53009000: system.mem_ctrl.dram: Address: 0x934d0 Rank 1 Bank 1 Row 4
53009000: system.mem_ctrl.dram: Timing access to addr 0x934d0, rank/bank/row 1 1 4
53009000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 53009000, now got 4 active
53009000: system.mem_ctrl.dram: Activate at tick 53022750
53009000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 53022750, now got 5 active
53009000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53036500
53055250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53086000: system.mem_ctrl.dram: Address: 0x32d18 Rank 1 Bank 1 Row 1
53086000: system.mem_ctrl.dram: Timing access to addr 0x32d18, rank/bank/row 1 1 1
53086000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 53086000, now got 4 active
53086000: system.mem_ctrl.dram: Activate at tick 53099750
53086000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 53099750, now got 5 active
53086000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53113500
53132250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53184000: system.mem_ctrl.dram: Address: 0x15f90 Rank 1 Bank 2 Row 0
53184000: system.mem_ctrl.dram: Timing access to addr 0x15f90, rank/bank/row 1 2 0
53184000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53184000
53202750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53233000: system.mem_ctrl.dram: Address: 0x15f90 Rank 1 Bank 2 Row 0
53233000: system.mem_ctrl.dram: Timing access to addr 0x15f90, rank/bank/row 1 2 0
53233000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53233000
53251750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53282000: system.mem_ctrl.dram: Address: 0x15f98 Rank 1 Bank 2 Row 0
53282000: system.mem_ctrl.dram: Timing access to addr 0x15f98, rank/bank/row 1 2 0
53282000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53282000
53300750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53331000: system.mem_ctrl.dram: Address: 0x92e88 Rank 1 Bank 1 Row 4
53352000: system.mem_ctrl.dram: Address: 0x15fa0 Rank 1 Bank 2 Row 0
53352000: system.mem_ctrl.dram: Timing access to addr 0x15fa0, rank/bank/row 1 2 0
53352000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53352000
53370750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53401000: system.mem_ctrl.dram: Address: 0x15fa8 Rank 1 Bank 2 Row 0
53401000: system.mem_ctrl.dram: Timing access to addr 0x15fa8, rank/bank/row 1 2 0
53401000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53401000
53419750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53471000: system.mem_ctrl.dram: Address: 0x15fa8 Rank 1 Bank 2 Row 0
53471000: system.mem_ctrl.dram: Timing access to addr 0x15fa8, rank/bank/row 1 2 0
53471000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53471000
53489750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53520000: system.mem_ctrl.dram: Address: 0x15fb0 Rank 1 Bank 2 Row 0
53520000: system.mem_ctrl.dram: Timing access to addr 0x15fb0, rank/bank/row 1 2 0
53520000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53520000
53538750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53590000: system.mem_ctrl.dram: Address: 0x15fb0 Rank 1 Bank 2 Row 0
53590000: system.mem_ctrl.dram: Timing access to addr 0x15fb0, rank/bank/row 1 2 0
53590000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53590000
53608750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53639000: system.mem_ctrl.dram: Address: 0x94ae8 Rank 1 Bank 2 Row 4
53639000: system.mem_ctrl.dram: Timing access to addr 0x94ae8, rank/bank/row 1 2 4
53639000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 53639000, now got 4 active
53639000: system.mem_ctrl.dram: Activate at tick 53652750
53639000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 53652750, now got 5 active
53639000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53666500
53685250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53716000: system.mem_ctrl.dram: Address: 0x32d18 Rank 1 Bank 1 Row 1
53716000: system.mem_ctrl.dram: Timing access to addr 0x32d18, rank/bank/row 1 1 1
53716000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53716000
53734750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53765000: system.mem_ctrl.dram: Address: 0x32d20 Rank 1 Bank 1 Row 1
53765000: system.mem_ctrl.dram: Timing access to addr 0x32d20, rank/bank/row 1 1 1
53765000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53765000
53783750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53814000: system.mem_ctrl.dram: Address: 0x32d20 Rank 1 Bank 1 Row 1
53814000: system.mem_ctrl.dram: Timing access to addr 0x32d20, rank/bank/row 1 1 1
53814000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53814000
53832750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53863000: system.mem_ctrl.dram: Address: 0x32d28 Rank 1 Bank 1 Row 1
53863000: system.mem_ctrl.dram: Timing access to addr 0x32d28, rank/bank/row 1 1 1
53863000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53863000
53881750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53933000: system.mem_ctrl.dram: Address: 0x32d28 Rank 1 Bank 1 Row 1
53933000: system.mem_ctrl.dram: Timing access to addr 0x32d28, rank/bank/row 1 1 1
53933000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53933000
53951750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
54003000: system.mem_ctrl.dram: Address: 0xf960 Rank 0 Bank 7 Row 0
54003000: system.mem_ctrl.dram: Timing access to addr 0xf960, rank/bank/row 0 7 0
54003000: system.mem_ctrl.dram: Activate at tick 54003000
54003000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 54003000, now got 1 active
54003000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 54016750
54035500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
54087000: system.mem_ctrl.dram: Address: 0xf960 Rank 0 Bank 7 Row 0
54087000: system.mem_ctrl.dram: Timing access to addr 0xf960, rank/bank/row 0 7 0
54087000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 54087000
54105750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
54136000: system.mem_ctrl.dram: Address: 0xf968 Rank 0 Bank 7 Row 0
54136000: system.mem_ctrl.dram: Timing access to addr 0xf968, rank/bank/row 0 7 0
54136000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 54136000
54154750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
54206000: system.mem_ctrl.dram: Address: 0xf968 Rank 0 Bank 7 Row 0
54206000: system.mem_ctrl.dram: Timing access to addr 0xf968, rank/bank/row 0 7 0
54206000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 54206000
54224750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
54255000: system.mem_ctrl.dram: Address: 0xf968 Rank 0 Bank 7 Row 0
54255000: system.mem_ctrl.dram: Timing access to addr 0xf968, rank/bank/row 0 7 0
54255000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 54255000
54273750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
54304000: system.mem_ctrl.dram: Address: 0xf970 Rank 0 Bank 7 Row 0
54304000: system.mem_ctrl.dram: Timing access to addr 0xf970, rank/bank/row 0 7 0
54304000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 54304000
54322750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
54374000: system.mem_ctrl.dram: Address: 0xf970 Rank 0 Bank 7 Row 0
54374000: system.mem_ctrl.dram: Timing access to addr 0xf970, rank/bank/row 0 7 0
54374000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 54374000
54392750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
54444000: system.mem_ctrl.dram: Address: 0xf970 Rank 0 Bank 7 Row 0
54444000: system.mem_ctrl.dram: Timing access to addr 0xf970, rank/bank/row 0 7 0
54444000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 54444000
54462750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
54493000: system.mem_ctrl.dram: Address: 0xf978 Rank 0 Bank 7 Row 0
54493000: system.mem_ctrl.dram: Timing access to addr 0xf978, rank/bank/row 0 7 0
54493000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 54493000
54503750: 1: Refresh due
54503750: 1: Precharging all
54503750: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 54503750, now got 4 active
54503750: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 54503750, now got 3 active
54503750: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 54503750, now got 2 active
54503750: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 54503750, now got 1 active
54503750: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 54503750, now got 0 active
54503750: 0: Refresh due
54503750: 0: Precharging all
54503750: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 54503750, now got 0 active
54511750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
54542000: system.mem_ctrl.dram: Address: 0xf978 Rank 0 Bank 7 Row 0
54777500: 1: Scheduling next request after refreshing rank 1
54777500: 0: Scheduling next request after refreshing rank 0
54777500: system.mem_ctrl.dram: Timing access to addr 0xf978, rank/bank/row 0 7 0
54777500: system.mem_ctrl.dram: Activate at tick 54777500
54777500: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 54777500, now got 1 active
54777500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 54791250
54810000: system.mem_ctrl.dram: number of read entries for rank 0 is 0
54840000: system.mem_ctrl.dram: Address: 0xf980 Rank 0 Bank 7 Row 0
54840000: system.mem_ctrl.dram: Timing access to addr 0xf980, rank/bank/row 0 7 0
54840000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 54840000
54858750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
54889000: system.mem_ctrl.dram: Address: 0x806f8 Rank 0 Bank 0 Row 4
54889000: system.mem_ctrl.dram: Timing access to addr 0x806f8, rank/bank/row 0 0 4
54889000: system.mem_ctrl.dram: Activate at tick 54889000
54889000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 54889000, now got 2 active
54889000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 54902750
54921500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
54952000: system.mem_ctrl.dram: Address: 0xf980 Rank 0 Bank 7 Row 0
54952000: system.mem_ctrl.dram: Timing access to addr 0xf980, rank/bank/row 0 7 0
54952000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 54952000
54970750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
55001000: system.mem_ctrl.dram: Address: 0xf980 Rank 0 Bank 7 Row 0
55001000: system.mem_ctrl.dram: Timing access to addr 0xf980, rank/bank/row 0 7 0
55001000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55001000
55019750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
55050000: system.mem_ctrl.dram: Address: 0xf980 Rank 0 Bank 7 Row 0
55050000: system.mem_ctrl.dram: Timing access to addr 0xf980, rank/bank/row 0 7 0
55050000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55050000
55068750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
55099000: system.mem_ctrl.dram: Address: 0xf988 Rank 0 Bank 7 Row 0
55099000: system.mem_ctrl.dram: Timing access to addr 0xf988, rank/bank/row 0 7 0
55099000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55099000
55117750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
55148000: system.mem_ctrl.dram: Address: 0x94ae8 Rank 1 Bank 2 Row 4
55148000: system.mem_ctrl.dram: Timing access to addr 0x94ae8, rank/bank/row 1 2 4
55148000: system.mem_ctrl.dram: Activate at tick 55148000
55148000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 55148000, now got 1 active
55148000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55161750
55180500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
55211000: system.mem_ctrl.dram: Address: 0xf988 Rank 0 Bank 7 Row 0
55211000: system.mem_ctrl.dram: Timing access to addr 0xf988, rank/bank/row 0 7 0
55211000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55211000
55229750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
55260000: system.mem_ctrl.dram: Address: 0xf990 Rank 0 Bank 7 Row 0
55260000: system.mem_ctrl.dram: Timing access to addr 0xf990, rank/bank/row 0 7 0
55260000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55260000
55278750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
55309000: system.mem_ctrl.dram: Address: 0x94ac8 Rank 1 Bank 2 Row 4
55309000: system.mem_ctrl.dram: Timing access to addr 0x94ac8, rank/bank/row 1 2 4
55309000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55309000
55327750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
55358000: system.mem_ctrl.dram: Address: 0xf990 Rank 0 Bank 7 Row 0
55358000: system.mem_ctrl.dram: Timing access to addr 0xf990, rank/bank/row 0 7 0
55358000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55358000
55376750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
55407000: system.mem_ctrl.dram: Address: 0xf990 Rank 0 Bank 7 Row 0
55407000: system.mem_ctrl.dram: Timing access to addr 0xf990, rank/bank/row 0 7 0
55407000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55407000
55425750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
55456000: system.mem_ctrl.dram: Address: 0xf998 Rank 0 Bank 7 Row 0
55456000: system.mem_ctrl.dram: Timing access to addr 0xf998, rank/bank/row 0 7 0
55456000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55456000
55474750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
55505000: system.mem_ctrl.dram: Address: 0x94ad0 Rank 1 Bank 2 Row 4
55505000: system.mem_ctrl.dram: Timing access to addr 0x94ad0, rank/bank/row 1 2 4
55505000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55505000
55523750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
55554000: system.mem_ctrl.dram: Address: 0xf998 Rank 0 Bank 7 Row 0
55554000: system.mem_ctrl.dram: Timing access to addr 0xf998, rank/bank/row 0 7 0
55554000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55554000
55572750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
55603000: system.mem_ctrl.dram: Address: 0x94ad8 Rank 1 Bank 2 Row 4
55603000: system.mem_ctrl.dram: Timing access to addr 0x94ad8, rank/bank/row 1 2 4
55603000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55603000
55621750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
55652000: system.mem_ctrl.dram: Address: 0xf998 Rank 0 Bank 7 Row 0
55652000: system.mem_ctrl.dram: Timing access to addr 0xf998, rank/bank/row 0 7 0
55652000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55652000
55670750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
55701000: system.mem_ctrl.dram: Address: 0xf9a0 Rank 0 Bank 7 Row 0
55701000: system.mem_ctrl.dram: Timing access to addr 0xf9a0, rank/bank/row 0 7 0
55701000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55701000
55719750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
55750000: system.mem_ctrl.dram: Address: 0x94ae0 Rank 1 Bank 2 Row 4
55750000: system.mem_ctrl.dram: Timing access to addr 0x94ae0, rank/bank/row 1 2 4
55750000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55750000
55768750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
55799000: system.mem_ctrl.dram: Address: 0xf9a0 Rank 0 Bank 7 Row 0
55799000: system.mem_ctrl.dram: Timing access to addr 0xf9a0, rank/bank/row 0 7 0
55799000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55799000
55817750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
55848000: system.mem_ctrl.dram: Address: 0xf9a0 Rank 0 Bank 7 Row 0
55848000: system.mem_ctrl.dram: Timing access to addr 0xf9a0, rank/bank/row 0 7 0
55848000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55848000
55848000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 55855500, now got 1 active
55848000: system.mem_ctrl.dram: Auto-precharged bank: 7
55866750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
55897000: system.mem_ctrl.dram: Address: 0xf9a8 Rank 0 Bank 7 Row 0
55897000: system.mem_ctrl.dram: Timing access to addr 0xf9a8, rank/bank/row 0 7 0
55897000: system.mem_ctrl.dram: Activate at tick 55897000
55897000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 55897000, now got 2 active
55897000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55910750
55929500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
55960000: system.mem_ctrl.dram: Address: 0x105e0 Rank 1 Bank 0 Row 0
55960000: system.mem_ctrl.dram: Timing access to addr 0x105e0, rank/bank/row 1 0 0
55960000: system.mem_ctrl.dram: Activate at tick 55960000
55960000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 55960000, now got 2 active
55960000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55973750
55992500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
56044000: system.mem_ctrl.dram: Address: 0x105e0 Rank 1 Bank 0 Row 0
56044000: system.mem_ctrl.dram: Timing access to addr 0x105e0, rank/bank/row 1 0 0
56044000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56044000
56062750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
56093000: system.mem_ctrl.dram: Address: 0x105e0 Rank 1 Bank 0 Row 0
56093000: system.mem_ctrl.dram: Timing access to addr 0x105e0, rank/bank/row 1 0 0
56093000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56093000
56111750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
56142000: system.mem_ctrl.dram: Address: 0x105e8 Rank 1 Bank 0 Row 0
56142000: system.mem_ctrl.dram: Timing access to addr 0x105e8, rank/bank/row 1 0 0
56142000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56142000
56160750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
56191000: system.mem_ctrl.dram: Address: 0x806f8 Rank 0 Bank 0 Row 4
56212000: system.mem_ctrl.dram: Address: 0x105e8 Rank 1 Bank 0 Row 0
56212000: system.mem_ctrl.dram: Timing access to addr 0x105e8, rank/bank/row 1 0 0
56212000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56212000
56230750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
56261000: system.mem_ctrl.dram: Address: 0x105f0 Rank 1 Bank 0 Row 0
56261000: system.mem_ctrl.dram: Timing access to addr 0x105f0, rank/bank/row 1 0 0
56261000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56261000
56279750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
56331000: system.mem_ctrl.dram: Address: 0x102a0 Rank 1 Bank 0 Row 0
56331000: system.mem_ctrl.dram: Timing access to addr 0x102a0, rank/bank/row 1 0 0
56331000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56331000
56349750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
56401000: system.mem_ctrl.dram: Address: 0x102a0 Rank 1 Bank 0 Row 0
56401000: system.mem_ctrl.dram: Timing access to addr 0x102a0, rank/bank/row 1 0 0
56401000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56401000
56419750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
56450000: system.mem_ctrl.dram: Address: 0x102a8 Rank 1 Bank 0 Row 0
56450000: system.mem_ctrl.dram: Timing access to addr 0x102a8, rank/bank/row 1 0 0
56450000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56450000
56468750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
56520000: system.mem_ctrl.dram: Address: 0x102a8 Rank 1 Bank 0 Row 0
56520000: system.mem_ctrl.dram: Timing access to addr 0x102a8, rank/bank/row 1 0 0
56520000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56520000
56538750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
56590000: system.mem_ctrl.dram: Address: 0x102a8 Rank 1 Bank 0 Row 0
56590000: system.mem_ctrl.dram: Timing access to addr 0x102a8, rank/bank/row 1 0 0
56590000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56590000
56608750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
56639000: system.mem_ctrl.dram: Address: 0x102b0 Rank 1 Bank 0 Row 0
56639000: system.mem_ctrl.dram: Timing access to addr 0x102b0, rank/bank/row 1 0 0
56639000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56639000
56657750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
56688000: system.mem_ctrl.dram: Address: 0x102b0 Rank 1 Bank 0 Row 0
56688000: system.mem_ctrl.dram: Timing access to addr 0x102b0, rank/bank/row 1 0 0
56688000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56688000
56706750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
56737000: system.mem_ctrl.dram: Address: 0x102b8 Rank 1 Bank 0 Row 0
56737000: system.mem_ctrl.dram: Timing access to addr 0x102b8, rank/bank/row 1 0 0
56737000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56737000
56755750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
56786000: system.mem_ctrl.dram: Address: 0x806e0 Rank 0 Bank 0 Row 4
56786000: system.mem_ctrl.dram: Timing access to addr 0x806e0, rank/bank/row 0 0 4
56786000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56786000
56804750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
56835000: system.mem_ctrl.dram: Address: 0x102b8 Rank 1 Bank 0 Row 0
56835000: system.mem_ctrl.dram: Timing access to addr 0x102b8, rank/bank/row 1 0 0
56835000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56835000
56853750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
56884000: system.mem_ctrl.dram: Address: 0x102b8 Rank 1 Bank 0 Row 0
56884000: system.mem_ctrl.dram: Timing access to addr 0x102b8, rank/bank/row 1 0 0
56884000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56884000
56884000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 56891500, now got 1 active
56884000: system.mem_ctrl.dram: Auto-precharged bank: 8
56902750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
56933000: system.mem_ctrl.dram: Address: 0x102d0 Rank 1 Bank 0 Row 0
56933000: system.mem_ctrl.dram: Timing access to addr 0x102d0, rank/bank/row 1 0 0
56933000: system.mem_ctrl.dram: Activate at tick 56933000
56933000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 56933000, now got 2 active
56933000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56946750
56965500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
56996000: system.mem_ctrl.dram: Address: 0x102d0 Rank 1 Bank 0 Row 0
56996000: system.mem_ctrl.dram: Timing access to addr 0x102d0, rank/bank/row 1 0 0
56996000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56996000
57014750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
57045000: system.mem_ctrl.dram: Address: 0x102d8 Rank 1 Bank 0 Row 0
57045000: system.mem_ctrl.dram: Timing access to addr 0x102d8, rank/bank/row 1 0 0
57045000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 57045000
57063750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
57115000: system.mem_ctrl.dram: Address: 0x102e0 Rank 1 Bank 0 Row 0
57115000: system.mem_ctrl.dram: Timing access to addr 0x102e0, rank/bank/row 1 0 0
57115000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 57115000
57133750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
57164000: system.mem_ctrl.dram: Address: 0x102e8 Rank 1 Bank 0 Row 0
57164000: system.mem_ctrl.dram: Timing access to addr 0x102e8, rank/bank/row 1 0 0
57164000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 57164000
57182750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
57213000: system.mem_ctrl.dram: Address: 0x92d48 Rank 1 Bank 1 Row 4
57234000: system.mem_ctrl.dram: Address: 0x102e8 Rank 1 Bank 0 Row 0
57234000: system.mem_ctrl.dram: Timing access to addr 0x102e8, rank/bank/row 1 0 0
57234000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 57234000
57252750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
57283000: system.mem_ctrl.dram: Address: 0x102f0 Rank 1 Bank 0 Row 0
57283000: system.mem_ctrl.dram: Timing access to addr 0x102f0, rank/bank/row 1 0 0
57283000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 57283000
57301750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
57353000: system.mem_ctrl.dram: Address: 0x102f0 Rank 1 Bank 0 Row 0
57353000: system.mem_ctrl.dram: Timing access to addr 0x102f0, rank/bank/row 1 0 0
57353000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 57353000
57371750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
57402000: system.mem_ctrl.dram: Address: 0x102f8 Rank 1 Bank 0 Row 0
57402000: system.mem_ctrl.dram: Timing access to addr 0x102f8, rank/bank/row 1 0 0
57402000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 57402000
57420750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
57472000: system.mem_ctrl.dram: Address: 0x10300 Rank 1 Bank 0 Row 0
57472000: system.mem_ctrl.dram: Timing access to addr 0x10300, rank/bank/row 1 0 0
57472000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 57472000
57490750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
57521000: system.mem_ctrl.dram: Address: 0x10308 Rank 1 Bank 0 Row 0
57521000: system.mem_ctrl.dram: Timing access to addr 0x10308, rank/bank/row 1 0 0
57521000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 57521000
57539750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
57591000: system.mem_ctrl.dram: Address: 0x10308 Rank 1 Bank 0 Row 0
57591000: system.mem_ctrl.dram: Timing access to addr 0x10308, rank/bank/row 1 0 0
57591000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 57591000
57609750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
57640000: system.mem_ctrl.dram: Address: 0x94aa8 Rank 1 Bank 2 Row 4
57661000: system.mem_ctrl.dram: Address: 0x13810 Rank 1 Bank 1 Row 0
57661000: system.mem_ctrl.dram: Timing access to addr 0x13810, rank/bank/row 1 1 0
57661000: system.mem_ctrl.dram: Activate at tick 57661000
57661000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 57661000, now got 3 active
57661000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 57674750
57693500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
57744000: system.mem_ctrl.dram: Address: 0x13810 Rank 1 Bank 1 Row 0
57744000: system.mem_ctrl.dram: Timing access to addr 0x13810, rank/bank/row 1 1 0
57744000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 57744000
57762750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
57793000: system.mem_ctrl.dram: Address: 0x13818 Rank 1 Bank 1 Row 0
57793000: system.mem_ctrl.dram: Timing access to addr 0x13818, rank/bank/row 1 1 0
57793000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 57793000
57811750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
57842000: system.mem_ctrl.dram: Address: 0x13818 Rank 1 Bank 1 Row 0
57842000: system.mem_ctrl.dram: Timing access to addr 0x13818, rank/bank/row 1 1 0
57842000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 57842000
57860750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
57891000: system.mem_ctrl.dram: Address: 0x13818 Rank 1 Bank 1 Row 0
57891000: system.mem_ctrl.dram: Timing access to addr 0x13818, rank/bank/row 1 1 0
57891000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 57891000
57909750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
57940000: system.mem_ctrl.dram: Address: 0x13820 Rank 1 Bank 1 Row 0
57940000: system.mem_ctrl.dram: Timing access to addr 0x13820, rank/bank/row 1 1 0
57940000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 57940000
57958750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
57989000: system.mem_ctrl.dram: Address: 0x13820 Rank 1 Bank 1 Row 0
57989000: system.mem_ctrl.dram: Timing access to addr 0x13820, rank/bank/row 1 1 0
57989000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 57989000
58007750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
58058000: system.mem_ctrl.dram: Address: 0x10310 Rank 1 Bank 0 Row 0
58058000: system.mem_ctrl.dram: Timing access to addr 0x10310, rank/bank/row 1 0 0
58058000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58058000
58076750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
58107000: system.mem_ctrl.dram: Address: 0x10310 Rank 1 Bank 0 Row 0
58107000: system.mem_ctrl.dram: Timing access to addr 0x10310, rank/bank/row 1 0 0
58107000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58107000
58125750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
58156000: system.mem_ctrl.dram: Address: 0x10318 Rank 1 Bank 0 Row 0
58156000: system.mem_ctrl.dram: Timing access to addr 0x10318, rank/bank/row 1 0 0
58156000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58156000
58174750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
58226000: system.mem_ctrl.dram: Address: 0x10318 Rank 1 Bank 0 Row 0
58226000: system.mem_ctrl.dram: Timing access to addr 0x10318, rank/bank/row 1 0 0
58226000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58226000
58226000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 58233500, now got 2 active
58226000: system.mem_ctrl.dram: Auto-precharged bank: 8
58244750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
58275000: system.mem_ctrl.dram: Address: 0x103c0 Rank 1 Bank 0 Row 0
58275000: system.mem_ctrl.dram: Timing access to addr 0x103c0, rank/bank/row 1 0 0
58275000: system.mem_ctrl.dram: Activate at tick 58275000
58275000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 58275000, now got 3 active
58275000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58288750
58307500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
58338000: system.mem_ctrl.dram: Address: 0x103c8 Rank 1 Bank 0 Row 0
58338000: system.mem_ctrl.dram: Timing access to addr 0x103c8, rank/bank/row 1 0 0
58338000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58338000
58356750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
58387000: system.mem_ctrl.dram: Address: 0x92480 Rank 1 Bank 1 Row 4
58408000: system.mem_ctrl.dram: Address: 0x103c8 Rank 1 Bank 0 Row 0
58408000: system.mem_ctrl.dram: Timing access to addr 0x103c8, rank/bank/row 1 0 0
58408000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58408000
58426750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
58457000: system.mem_ctrl.dram: Address: 0x103d0 Rank 1 Bank 0 Row 0
58457000: system.mem_ctrl.dram: Timing access to addr 0x103d0, rank/bank/row 1 0 0
58457000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58457000
58475750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
58506000: system.mem_ctrl.dram: Address: 0x10328 Rank 1 Bank 0 Row 0
58506000: system.mem_ctrl.dram: Timing access to addr 0x10328, rank/bank/row 1 0 0
58506000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58506000
58524750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
58555000: system.mem_ctrl.dram: Address: 0x10328 Rank 1 Bank 0 Row 0
58555000: system.mem_ctrl.dram: Timing access to addr 0x10328, rank/bank/row 1 0 0
58555000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58555000
58573750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
58604000: system.mem_ctrl.dram: Address: 0x10330 Rank 1 Bank 0 Row 0
58604000: system.mem_ctrl.dram: Timing access to addr 0x10330, rank/bank/row 1 0 0
58604000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58604000
58622750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
58653000: system.mem_ctrl.dram: Address: 0x10338 Rank 1 Bank 0 Row 0
58653000: system.mem_ctrl.dram: Timing access to addr 0x10338, rank/bank/row 1 0 0
58653000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58653000
58671750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
58702000: system.mem_ctrl.dram: Address: 0x92d28 Rank 1 Bank 1 Row 4
58723000: system.mem_ctrl.dram: Address: 0x10338 Rank 1 Bank 0 Row 0
58723000: system.mem_ctrl.dram: Timing access to addr 0x10338, rank/bank/row 1 0 0
58723000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58723000
58741750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
58772000: system.mem_ctrl.dram: Address: 0x103d8 Rank 1 Bank 0 Row 0
58772000: system.mem_ctrl.dram: Timing access to addr 0x103d8, rank/bank/row 1 0 0
58772000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58772000
58790750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
58821000: system.mem_ctrl.dram: Address: 0x103e0 Rank 1 Bank 0 Row 0
58821000: system.mem_ctrl.dram: Timing access to addr 0x103e0, rank/bank/row 1 0 0
58821000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58821000
58839750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
58870000: system.mem_ctrl.dram: Address: 0x103e8 Rank 1 Bank 0 Row 0
58870000: system.mem_ctrl.dram: Timing access to addr 0x103e8, rank/bank/row 1 0 0
58870000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58870000
58888750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
58919000: system.mem_ctrl.dram: Address: 0x92da0 Rank 1 Bank 1 Row 4
58940000: system.mem_ctrl.dram: Address: 0x103e8 Rank 1 Bank 0 Row 0
58940000: system.mem_ctrl.dram: Timing access to addr 0x103e8, rank/bank/row 1 0 0
58940000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58940000
58958750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
58989000: system.mem_ctrl.dram: Address: 0x10348 Rank 1 Bank 0 Row 0
58989000: system.mem_ctrl.dram: Timing access to addr 0x10348, rank/bank/row 1 0 0
58989000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58989000
59007750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
59038000: system.mem_ctrl.dram: Address: 0x10350 Rank 1 Bank 0 Row 0
59038000: system.mem_ctrl.dram: Timing access to addr 0x10350, rank/bank/row 1 0 0
59038000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59038000
59056750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
59087000: system.mem_ctrl.dram: Address: 0x10350 Rank 1 Bank 0 Row 0
59087000: system.mem_ctrl.dram: Timing access to addr 0x10350, rank/bank/row 1 0 0
59087000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59087000
59087000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 59094500, now got 2 active
59087000: system.mem_ctrl.dram: Auto-precharged bank: 8
59105750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
59136000: system.mem_ctrl.dram: Address: 0x103d0 Rank 1 Bank 0 Row 0
59136000: system.mem_ctrl.dram: Timing access to addr 0x103d0, rank/bank/row 1 0 0
59136000: system.mem_ctrl.dram: Activate at tick 59136000
59136000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 59136000, now got 3 active
59136000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59149750
59168500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
59199000: system.mem_ctrl.dram: Address: 0x103d8 Rank 1 Bank 0 Row 0
59199000: system.mem_ctrl.dram: Timing access to addr 0x103d8, rank/bank/row 1 0 0
59199000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59199000
59217750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
59248000: system.mem_ctrl.dram: Address: 0x92478 Rank 1 Bank 1 Row 4
59269000: system.mem_ctrl.dram: Address: 0x103d8 Rank 1 Bank 0 Row 0
59269000: system.mem_ctrl.dram: Timing access to addr 0x103d8, rank/bank/row 1 0 0
59269000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59269000
59287750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
59318000: system.mem_ctrl.dram: Address: 0x10360 Rank 1 Bank 0 Row 0
59318000: system.mem_ctrl.dram: Timing access to addr 0x10360, rank/bank/row 1 0 0
59318000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59318000
59336750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
59367000: system.mem_ctrl.dram: Address: 0x10360 Rank 1 Bank 0 Row 0
59367000: system.mem_ctrl.dram: Timing access to addr 0x10360, rank/bank/row 1 0 0
59367000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59367000
59385750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
59416000: system.mem_ctrl.dram: Address: 0x10368 Rank 1 Bank 0 Row 0
59416000: system.mem_ctrl.dram: Timing access to addr 0x10368, rank/bank/row 1 0 0
59416000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59416000
59434750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
59465000: system.mem_ctrl.dram: Address: 0x10368 Rank 1 Bank 0 Row 0
59465000: system.mem_ctrl.dram: Timing access to addr 0x10368, rank/bank/row 1 0 0
59465000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59465000
59483750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
59514000: system.mem_ctrl.dram: Address: 0x10368 Rank 1 Bank 0 Row 0
59514000: system.mem_ctrl.dram: Timing access to addr 0x10368, rank/bank/row 1 0 0
59514000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59514000
59532750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
59563000: system.mem_ctrl.dram: Address: 0x10370 Rank 1 Bank 0 Row 0
59563000: system.mem_ctrl.dram: Timing access to addr 0x10370, rank/bank/row 1 0 0
59563000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59563000
59581750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
59612000: system.mem_ctrl.dram: Address: 0x7fb08 Rank 1 Bank 7 Row 3
59612000: system.mem_ctrl.dram: Timing access to addr 0x7fb08, rank/bank/row 1 7 3
59612000: system.mem_ctrl.dram: Activate at tick 59612000
59612000: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 59612000, now got 4 active
59612000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59625750
59644500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
59675000: system.mem_ctrl.dram: Address: 0x10370 Rank 1 Bank 0 Row 0
59675000: system.mem_ctrl.dram: Timing access to addr 0x10370, rank/bank/row 1 0 0
59675000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59675000
59693750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
59724000: system.mem_ctrl.dram: Address: 0x10378 Rank 1 Bank 0 Row 0
59724000: system.mem_ctrl.dram: Timing access to addr 0x10378, rank/bank/row 1 0 0
59724000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59724000
59742750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
59773000: system.mem_ctrl.dram: Address: 0x10378 Rank 1 Bank 0 Row 0
59773000: system.mem_ctrl.dram: Timing access to addr 0x10378, rank/bank/row 1 0 0
59773000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59773000
59791750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
59822000: system.mem_ctrl.dram: Address: 0x10380 Rank 1 Bank 0 Row 0
59822000: system.mem_ctrl.dram: Timing access to addr 0x10380, rank/bank/row 1 0 0
59822000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59822000
59840750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
59871000: system.mem_ctrl.dram: Address: 0x10380 Rank 1 Bank 0 Row 0
59871000: system.mem_ctrl.dram: Timing access to addr 0x10380, rank/bank/row 1 0 0
59871000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59871000
59889750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
59920000: system.mem_ctrl.dram: Address: 0x10380 Rank 1 Bank 0 Row 0
59920000: system.mem_ctrl.dram: Timing access to addr 0x10380, rank/bank/row 1 0 0
59920000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59920000
59938750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
59969000: system.mem_ctrl.dram: Address: 0x10388 Rank 1 Bank 0 Row 0
59969000: system.mem_ctrl.dram: Timing access to addr 0x10388, rank/bank/row 1 0 0
59969000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59969000
59969000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 59976500, now got 3 active
59969000: system.mem_ctrl.dram: Auto-precharged bank: 8
59987750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
60039000: system.mem_ctrl.dram: Address: 0x143d0 Rank 1 Bank 2 Row 0
60039000: system.mem_ctrl.dram: Timing access to addr 0x143d0, rank/bank/row 1 2 0
60039000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 60039000, now got 2 active
60039000: system.mem_ctrl.dram: Activate at tick 60052750
60039000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 60052750, now got 3 active
60039000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60066500
60085250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
60116000: system.mem_ctrl.dram: Address: 0x94a78 Rank 1 Bank 2 Row 4
60137000: system.mem_ctrl.dram: Address: 0x143d0 Rank 1 Bank 2 Row 0
60137000: system.mem_ctrl.dram: Timing access to addr 0x143d0, rank/bank/row 1 2 0
60137000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60137000
60155750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
60186000: system.mem_ctrl.dram: Address: 0x143d8 Rank 1 Bank 2 Row 0
60186000: system.mem_ctrl.dram: Timing access to addr 0x143d8, rank/bank/row 1 2 0
60186000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60186000
60204750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
60256000: system.mem_ctrl.dram: Address: 0x143d8 Rank 1 Bank 2 Row 0
60256000: system.mem_ctrl.dram: Timing access to addr 0x143d8, rank/bank/row 1 2 0
60256000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60256000
60274750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
60305000: system.mem_ctrl.dram: Address: 0x143d8 Rank 1 Bank 2 Row 0
60305000: system.mem_ctrl.dram: Timing access to addr 0x143d8, rank/bank/row 1 2 0
60305000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60305000
60323750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
60354000: system.mem_ctrl.dram: Address: 0x143e0 Rank 1 Bank 2 Row 0
60354000: system.mem_ctrl.dram: Timing access to addr 0x143e0, rank/bank/row 1 2 0
60354000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60354000
60372750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
60424000: system.mem_ctrl.dram: Address: 0x143e0 Rank 1 Bank 2 Row 0
60424000: system.mem_ctrl.dram: Timing access to addr 0x143e0, rank/bank/row 1 2 0
60424000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60424000
60442750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
60494000: system.mem_ctrl.dram: Address: 0x143e0 Rank 1 Bank 2 Row 0
60494000: system.mem_ctrl.dram: Timing access to addr 0x143e0, rank/bank/row 1 2 0
60494000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60494000
60512750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
60543000: system.mem_ctrl.dram: Address: 0x143e8 Rank 1 Bank 2 Row 0
60543000: system.mem_ctrl.dram: Timing access to addr 0x143e8, rank/bank/row 1 2 0
60543000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60543000
60561750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
60613000: system.mem_ctrl.dram: Address: 0x143e8 Rank 1 Bank 2 Row 0
60613000: system.mem_ctrl.dram: Timing access to addr 0x143e8, rank/bank/row 1 2 0
60613000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60613000
60631750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
60662000: system.mem_ctrl.dram: Address: 0x143f0 Rank 1 Bank 2 Row 0
60662000: system.mem_ctrl.dram: Timing access to addr 0x143f0, rank/bank/row 1 2 0
60662000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60662000
60680750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
60732000: system.mem_ctrl.dram: Address: 0x143f0 Rank 1 Bank 2 Row 0
60732000: system.mem_ctrl.dram: Timing access to addr 0x143f0, rank/bank/row 1 2 0
60732000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60732000
60750750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
60781000: system.mem_ctrl.dram: Address: 0x143f0 Rank 1 Bank 2 Row 0
60781000: system.mem_ctrl.dram: Timing access to addr 0x143f0, rank/bank/row 1 2 0
60781000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60781000
60799750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
60830000: system.mem_ctrl.dram: Address: 0x143f8 Rank 1 Bank 2 Row 0
60830000: system.mem_ctrl.dram: Timing access to addr 0x143f8, rank/bank/row 1 2 0
60830000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60830000
60848750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
60879000: system.mem_ctrl.dram: Address: 0x143f8 Rank 1 Bank 2 Row 0
60879000: system.mem_ctrl.dram: Timing access to addr 0x143f8, rank/bank/row 1 2 0
60879000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60879000
60897750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
60928000: system.mem_ctrl.dram: Address: 0x143f8 Rank 1 Bank 2 Row 0
60928000: system.mem_ctrl.dram: Timing access to addr 0x143f8, rank/bank/row 1 2 0
60928000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60928000
60928000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 60935500, now got 2 active
60928000: system.mem_ctrl.dram: Auto-precharged bank: 10
60946750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
60977000: system.mem_ctrl.dram: Address: 0x143f8 Rank 1 Bank 2 Row 0
60977000: system.mem_ctrl.dram: Timing access to addr 0x143f8, rank/bank/row 1 2 0
60977000: system.mem_ctrl.dram: Activate at tick 60977000
60977000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 60977000, now got 3 active
60977000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60990750
61009500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
61040000: system.mem_ctrl.dram: Address: 0x14400 Rank 1 Bank 2 Row 0
61040000: system.mem_ctrl.dram: Timing access to addr 0x14400, rank/bank/row 1 2 0
61040000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61040000
61058750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
61089000: system.mem_ctrl.dram: Address: 0x14400 Rank 1 Bank 2 Row 0
61089000: system.mem_ctrl.dram: Timing access to addr 0x14400, rank/bank/row 1 2 0
61089000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61089000
61107750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
61159000: system.mem_ctrl.dram: Address: 0x14400 Rank 1 Bank 2 Row 0
61159000: system.mem_ctrl.dram: Timing access to addr 0x14400, rank/bank/row 1 2 0
61159000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61159000
61177750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
61208000: system.mem_ctrl.dram: Address: 0x14408 Rank 1 Bank 2 Row 0
61208000: system.mem_ctrl.dram: Timing access to addr 0x14408, rank/bank/row 1 2 0
61208000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61208000
61226750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
61257000: system.mem_ctrl.dram: Address: 0x14408 Rank 1 Bank 2 Row 0
61257000: system.mem_ctrl.dram: Timing access to addr 0x14408, rank/bank/row 1 2 0
61257000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61257000
61275750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
61306000: system.mem_ctrl.dram: Address: 0x14408 Rank 1 Bank 2 Row 0
61306000: system.mem_ctrl.dram: Timing access to addr 0x14408, rank/bank/row 1 2 0
61306000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61306000
61324750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
61355000: system.mem_ctrl.dram: Address: 0x14410 Rank 1 Bank 2 Row 0
61355000: system.mem_ctrl.dram: Timing access to addr 0x14410, rank/bank/row 1 2 0
61355000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61355000
61373750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
61425000: system.mem_ctrl.dram: Address: 0xf960 Rank 0 Bank 7 Row 0
61425000: system.mem_ctrl.dram: Timing access to addr 0xf960, rank/bank/row 0 7 0
61425000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61425000
61443750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
61495000: system.mem_ctrl.dram: Address: 0xf960 Rank 0 Bank 7 Row 0
61495000: system.mem_ctrl.dram: Timing access to addr 0xf960, rank/bank/row 0 7 0
61495000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61495000
61513750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
61544000: system.mem_ctrl.dram: Address: 0xf968 Rank 0 Bank 7 Row 0
61544000: system.mem_ctrl.dram: Timing access to addr 0xf968, rank/bank/row 0 7 0
61544000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61544000
61562750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
61614000: system.mem_ctrl.dram: Address: 0xf968 Rank 0 Bank 7 Row 0
61614000: system.mem_ctrl.dram: Timing access to addr 0xf968, rank/bank/row 0 7 0
61614000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61614000
61632750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
61663000: system.mem_ctrl.dram: Address: 0xf968 Rank 0 Bank 7 Row 0
61663000: system.mem_ctrl.dram: Timing access to addr 0xf968, rank/bank/row 0 7 0
61663000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61663000
61681750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
61712000: system.mem_ctrl.dram: Address: 0xf970 Rank 0 Bank 7 Row 0
61712000: system.mem_ctrl.dram: Timing access to addr 0xf970, rank/bank/row 0 7 0
61712000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61712000
61730750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
61782000: system.mem_ctrl.dram: Address: 0xf970 Rank 0 Bank 7 Row 0
61782000: system.mem_ctrl.dram: Timing access to addr 0xf970, rank/bank/row 0 7 0
61782000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61782000
61800750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
61852000: system.mem_ctrl.dram: Address: 0xf970 Rank 0 Bank 7 Row 0
61852000: system.mem_ctrl.dram: Timing access to addr 0xf970, rank/bank/row 0 7 0
61852000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61852000
61870750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
61901000: system.mem_ctrl.dram: Address: 0xf978 Rank 0 Bank 7 Row 0
61901000: system.mem_ctrl.dram: Timing access to addr 0xf978, rank/bank/row 0 7 0
61901000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61901000
61919750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
61950000: system.mem_ctrl.dram: Address: 0xf978 Rank 0 Bank 7 Row 0
61950000: system.mem_ctrl.dram: Timing access to addr 0xf978, rank/bank/row 0 7 0
61950000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61950000
61968750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
61999000: system.mem_ctrl.dram: Address: 0xf980 Rank 0 Bank 7 Row 0
61999000: system.mem_ctrl.dram: Timing access to addr 0xf980, rank/bank/row 0 7 0
61999000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61999000
62017750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
62068000: system.mem_ctrl.dram: Address: 0xf980 Rank 0 Bank 7 Row 0
62068000: system.mem_ctrl.dram: Timing access to addr 0xf980, rank/bank/row 0 7 0
62068000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 62068000
62086750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
62117000: system.mem_ctrl.dram: Address: 0xf980 Rank 0 Bank 7 Row 0
62117000: system.mem_ctrl.dram: Timing access to addr 0xf980, rank/bank/row 0 7 0
62117000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 62117000
62135750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
62166000: system.mem_ctrl.dram: Address: 0xf9b0 Rank 0 Bank 7 Row 0
62166000: system.mem_ctrl.dram: Timing access to addr 0xf9b0, rank/bank/row 0 7 0
62166000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 62166000
62184750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
62215000: system.mem_ctrl.dram: Address: 0xf9b0 Rank 0 Bank 7 Row 0
62215000: system.mem_ctrl.dram: Timing access to addr 0xf9b0, rank/bank/row 0 7 0
62215000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 62215000
62215000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 62222500, now got 1 active
62215000: system.mem_ctrl.dram: Auto-precharged bank: 7
62233750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
62264000: system.mem_ctrl.dram: Address: 0xf9b8 Rank 0 Bank 7 Row 0
62264000: system.mem_ctrl.dram: Timing access to addr 0xf9b8, rank/bank/row 0 7 0
62264000: system.mem_ctrl.dram: Activate at tick 62264000
62264000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 62264000, now got 2 active
62264000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 62277750
62290000: 0: Refresh due
62290000: 0: Precharging all
62290000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 62299000, now got 1 active
62290000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 62299000, now got 0 active
62290000: 1: Refresh due
62290000: 1: Precharging all
62290000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 62290000, now got 2 active
62290000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 62290000, now got 1 active
62290000: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 62290000, now got 0 active
62296500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
62327000: system.mem_ctrl.dram: Address: 0xfa28 Rank 0 Bank 7 Row 0
62563750: 1: Scheduling next request after refreshing rank 1
62572750: 0: Scheduling next request after refreshing rank 0
62572750: system.mem_ctrl.dram: Timing access to addr 0xfa28, rank/bank/row 0 7 0
62572750: system.mem_ctrl.dram: Activate at tick 62572750
62572750: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 62572750, now got 1 active
62572750: system.mem_ctrl.dram: Schedule RD/WR burst at tick 62586500
62605250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
62636000: system.mem_ctrl.dram: Address: 0xfa30 Rank 0 Bank 7 Row 0
62636000: system.mem_ctrl.dram: Timing access to addr 0xfa30, rank/bank/row 0 7 0
62636000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 62636000
62654750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
62705000: system.mem_ctrl.dram: Address: 0xfa30 Rank 0 Bank 7 Row 0
62705000: system.mem_ctrl.dram: Timing access to addr 0xfa30, rank/bank/row 0 7 0
62705000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 62705000
62723750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
62754000: system.mem_ctrl.dram: Address: 0xf9c0 Rank 0 Bank 7 Row 0
62754000: system.mem_ctrl.dram: Timing access to addr 0xf9c0, rank/bank/row 0 7 0
62754000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 62754000
62772750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
62803000: system.mem_ctrl.dram: Address: 0xf9c0 Rank 0 Bank 7 Row 0
62803000: system.mem_ctrl.dram: Timing access to addr 0xf9c0, rank/bank/row 0 7 0
62803000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 62803000
62821750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
62852000: system.mem_ctrl.dram: Address: 0xf9c8 Rank 0 Bank 7 Row 0
62852000: system.mem_ctrl.dram: Timing access to addr 0xf9c8, rank/bank/row 0 7 0
62852000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 62852000
62870750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
62901000: system.mem_ctrl.dram: Address: 0xf9c8 Rank 0 Bank 7 Row 0
62901000: system.mem_ctrl.dram: Timing access to addr 0xf9c8, rank/bank/row 0 7 0
62901000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 62901000
62919750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
62950000: system.mem_ctrl.dram: Address: 0xf9d0 Rank 0 Bank 7 Row 0
62950000: system.mem_ctrl.dram: Timing access to addr 0xf9d0, rank/bank/row 0 7 0
62950000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 62950000
62968750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
62999000: system.mem_ctrl.dram: Address: 0xf9d0 Rank 0 Bank 7 Row 0
62999000: system.mem_ctrl.dram: Timing access to addr 0xf9d0, rank/bank/row 0 7 0
62999000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 62999000
63017750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
63048000: system.mem_ctrl.dram: Address: 0xf9d8 Rank 0 Bank 7 Row 0
63048000: system.mem_ctrl.dram: Timing access to addr 0xf9d8, rank/bank/row 0 7 0
63048000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63048000
63066750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
63097000: system.mem_ctrl.dram: Address: 0xfa30 Rank 0 Bank 7 Row 0
63097000: system.mem_ctrl.dram: Timing access to addr 0xfa30, rank/bank/row 0 7 0
63097000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63097000
63115750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
63146000: system.mem_ctrl.dram: Address: 0xfa38 Rank 0 Bank 7 Row 0
63146000: system.mem_ctrl.dram: Timing access to addr 0xfa38, rank/bank/row 0 7 0
63146000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63146000
63164750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
63215000: system.mem_ctrl.dram: Address: 0xfa38 Rank 0 Bank 7 Row 0
63215000: system.mem_ctrl.dram: Timing access to addr 0xfa38, rank/bank/row 0 7 0
63215000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63215000
63233750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
63264000: system.mem_ctrl.dram: Address: 0xfa38 Rank 0 Bank 7 Row 0
63264000: system.mem_ctrl.dram: Timing access to addr 0xfa38, rank/bank/row 0 7 0
63264000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63264000
63282750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
63313000: system.mem_ctrl.dram: Address: 0xfa40 Rank 0 Bank 7 Row 0
63313000: system.mem_ctrl.dram: Timing access to addr 0xfa40, rank/bank/row 0 7 0
63313000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63313000
63331750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
63383000: system.mem_ctrl.dram: Address: 0xfa40 Rank 0 Bank 7 Row 0
63383000: system.mem_ctrl.dram: Timing access to addr 0xfa40, rank/bank/row 0 7 0
63383000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63383000
63383000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 63390500, now got 0 active
63383000: system.mem_ctrl.dram: Auto-precharged bank: 7
63401750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
63432000: system.mem_ctrl.dram: Address: 0xfa48 Rank 0 Bank 7 Row 0
63432000: system.mem_ctrl.dram: Timing access to addr 0xfa48, rank/bank/row 0 7 0
63432000: system.mem_ctrl.dram: Activate at tick 63432000
63432000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 63432000, now got 1 active
63432000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63445750
63464500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
63495000: system.mem_ctrl.dram: Address: 0xf9e0 Rank 0 Bank 7 Row 0
63495000: system.mem_ctrl.dram: Timing access to addr 0xf9e0, rank/bank/row 0 7 0
63495000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63495000
63513750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
63544000: system.mem_ctrl.dram: Address: 0xf9e8 Rank 0 Bank 7 Row 0
63544000: system.mem_ctrl.dram: Timing access to addr 0xf9e8, rank/bank/row 0 7 0
63544000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63544000
63562750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
63593000: system.mem_ctrl.dram: Address: 0xf9e8 Rank 0 Bank 7 Row 0
63593000: system.mem_ctrl.dram: Timing access to addr 0xf9e8, rank/bank/row 0 7 0
63593000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63593000
63611750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
63642000: system.mem_ctrl.dram: Address: 0xf9e8 Rank 0 Bank 7 Row 0
63642000: system.mem_ctrl.dram: Timing access to addr 0xf9e8, rank/bank/row 0 7 0
63642000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63642000
63660750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
63691000: system.mem_ctrl.dram: Address: 0xf9f0 Rank 0 Bank 7 Row 0
63691000: system.mem_ctrl.dram: Timing access to addr 0xf9f0, rank/bank/row 0 7 0
63691000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63691000
63709750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
63740000: system.mem_ctrl.dram: Address: 0xf9f0 Rank 0 Bank 7 Row 0
63740000: system.mem_ctrl.dram: Timing access to addr 0xf9f0, rank/bank/row 0 7 0
63740000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63740000
63758750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
63789000: system.mem_ctrl.dram: Address: 0x94a38 Rank 1 Bank 2 Row 4
63810000: system.mem_ctrl.dram: Address: 0xdd80 Rank 0 Bank 6 Row 0
63810000: system.mem_ctrl.dram: Timing access to addr 0xdd80, rank/bank/row 0 6 0
63810000: system.mem_ctrl.dram: Activate at tick 63810000
63810000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 63810000, now got 2 active
63810000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63823750
63842500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
63894000: system.mem_ctrl.dram: Address: 0xdd80 Rank 0 Bank 6 Row 0
63894000: system.mem_ctrl.dram: Timing access to addr 0xdd80, rank/bank/row 0 6 0
63894000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63894000
63912750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
63964000: system.mem_ctrl.dram: Address: 0xdd80 Rank 0 Bank 6 Row 0
63964000: system.mem_ctrl.dram: Timing access to addr 0xdd80, rank/bank/row 0 6 0
63964000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63964000
63982750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64034000: system.mem_ctrl.dram: Address: 0xdd80 Rank 0 Bank 6 Row 0
64034000: system.mem_ctrl.dram: Timing access to addr 0xdd80, rank/bank/row 0 6 0
64034000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64034000
64052750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64083000: system.mem_ctrl.dram: Address: 0xdd88 Rank 0 Bank 6 Row 0
64083000: system.mem_ctrl.dram: Timing access to addr 0xdd88, rank/bank/row 0 6 0
64083000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64083000
64101750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64132000: system.mem_ctrl.dram: Address: 0xdd88 Rank 0 Bank 6 Row 0
64132000: system.mem_ctrl.dram: Timing access to addr 0xdd88, rank/bank/row 0 6 0
64132000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64132000
64150750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64202000: system.mem_ctrl.dram: Address: 0xdd88 Rank 0 Bank 6 Row 0
64202000: system.mem_ctrl.dram: Timing access to addr 0xdd88, rank/bank/row 0 6 0
64202000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64202000
64220750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64272000: system.mem_ctrl.dram: Address: 0xdd88 Rank 0 Bank 6 Row 0
64272000: system.mem_ctrl.dram: Timing access to addr 0xdd88, rank/bank/row 0 6 0
64272000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64272000
64290750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64342000: system.mem_ctrl.dram: Address: 0xdd88 Rank 0 Bank 6 Row 0
64342000: system.mem_ctrl.dram: Timing access to addr 0xdd88, rank/bank/row 0 6 0
64342000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64342000
64360750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64391000: system.mem_ctrl.dram: Address: 0xdd90 Rank 0 Bank 6 Row 0
64391000: system.mem_ctrl.dram: Timing access to addr 0xdd90, rank/bank/row 0 6 0
64391000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64391000
64409750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64440000: system.mem_ctrl.dram: Address: 0xdd90 Rank 0 Bank 6 Row 0
64440000: system.mem_ctrl.dram: Timing access to addr 0xdd90, rank/bank/row 0 6 0
64440000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64440000
64458750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64489000: system.mem_ctrl.dram: Address: 0xdd90 Rank 0 Bank 6 Row 0
64489000: system.mem_ctrl.dram: Timing access to addr 0xdd90, rank/bank/row 0 6 0
64489000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64489000
64507750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64538000: system.mem_ctrl.dram: Address: 0xdd98 Rank 0 Bank 6 Row 0
64538000: system.mem_ctrl.dram: Timing access to addr 0xdd98, rank/bank/row 0 6 0
64538000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64538000
64556750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64587000: system.mem_ctrl.dram: Address: 0xdd98 Rank 0 Bank 6 Row 0
64587000: system.mem_ctrl.dram: Timing access to addr 0xdd98, rank/bank/row 0 6 0
64587000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64587000
64605750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64636000: system.mem_ctrl.dram: Address: 0xdd98 Rank 0 Bank 6 Row 0
64636000: system.mem_ctrl.dram: Timing access to addr 0xdd98, rank/bank/row 0 6 0
64636000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64636000
64654750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64685000: system.mem_ctrl.dram: Address: 0xdda0 Rank 0 Bank 6 Row 0
64685000: system.mem_ctrl.dram: Timing access to addr 0xdda0, rank/bank/row 0 6 0
64685000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64685000
64685000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 64692500, now got 1 active
64685000: system.mem_ctrl.dram: Auto-precharged bank: 6
64703750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64755000: system.mem_ctrl.dram: Address: 0xdda8 Rank 0 Bank 6 Row 0
64755000: system.mem_ctrl.dram: Timing access to addr 0xdda8, rank/bank/row 0 6 0
64755000: system.mem_ctrl.dram: Activate at tick 64755000
64755000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 64755000, now got 2 active
64755000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64768750
64787500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64818000: system.mem_ctrl.dram: Address: 0x924a8 Rank 1 Bank 1 Row 4
64818000: system.mem_ctrl.dram: Timing access to addr 0x924a8, rank/bank/row 1 1 4
64818000: system.mem_ctrl.dram: Activate at tick 64818000
64818000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 64818000, now got 1 active
64818000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64831750
64850500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
64881000: system.mem_ctrl.dram: Address: 0xdda8 Rank 0 Bank 6 Row 0
64881000: system.mem_ctrl.dram: Timing access to addr 0xdda8, rank/bank/row 0 6 0
64881000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64881000
64899750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64930000: system.mem_ctrl.dram: Address: 0xdda8 Rank 0 Bank 6 Row 0
64930000: system.mem_ctrl.dram: Timing access to addr 0xdda8, rank/bank/row 0 6 0
64930000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64930000
64948750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64979000: system.mem_ctrl.dram: Address: 0xddb0 Rank 0 Bank 6 Row 0
64979000: system.mem_ctrl.dram: Timing access to addr 0xddb0, rank/bank/row 0 6 0
64979000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64979000
64997750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
65028000: system.mem_ctrl.dram: Address: 0xddb0 Rank 0 Bank 6 Row 0
65028000: system.mem_ctrl.dram: Timing access to addr 0xddb0, rank/bank/row 0 6 0
65028000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65028000
65046750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
65077000: system.mem_ctrl.dram: Address: 0xddb0 Rank 0 Bank 6 Row 0
65077000: system.mem_ctrl.dram: Timing access to addr 0xddb0, rank/bank/row 0 6 0
65077000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65077000
65095750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
65126000: system.mem_ctrl.dram: Address: 0xddb8 Rank 0 Bank 6 Row 0
65126000: system.mem_ctrl.dram: Timing access to addr 0xddb8, rank/bank/row 0 6 0
65126000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65126000
65144750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
65175000: system.mem_ctrl.dram: Address: 0x94a00 Rank 1 Bank 2 Row 4
65175000: system.mem_ctrl.dram: Timing access to addr 0x94a00, rank/bank/row 1 2 4
65175000: system.mem_ctrl.dram: Activate at tick 65175000
65175000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 65175000, now got 2 active
65175000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65188750
65207500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
65238000: system.mem_ctrl.dram: Address: 0xddb8 Rank 0 Bank 6 Row 0
65238000: system.mem_ctrl.dram: Timing access to addr 0xddb8, rank/bank/row 0 6 0
65238000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65238000
65256750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
65287000: system.mem_ctrl.dram: Address: 0xddc0 Rank 0 Bank 6 Row 0
65287000: system.mem_ctrl.dram: Timing access to addr 0xddc0, rank/bank/row 0 6 0
65287000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65287000
65305750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
65357000: system.mem_ctrl.dram: Address: 0xddc0 Rank 0 Bank 6 Row 0
65357000: system.mem_ctrl.dram: Timing access to addr 0xddc0, rank/bank/row 0 6 0
65357000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65357000
65375750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
65406000: system.mem_ctrl.dram: Address: 0xde10 Rank 0 Bank 6 Row 0
65406000: system.mem_ctrl.dram: Timing access to addr 0xde10, rank/bank/row 0 6 0
65406000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65406000
65424750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
65455000: system.mem_ctrl.dram: Address: 0xde18 Rank 0 Bank 6 Row 0
65455000: system.mem_ctrl.dram: Timing access to addr 0xde18, rank/bank/row 0 6 0
65455000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65455000
65473750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
65504000: system.mem_ctrl.dram: Address: 0x94a00 Rank 1 Bank 2 Row 4
65504000: system.mem_ctrl.dram: Timing access to addr 0x94a00, rank/bank/row 1 2 4
65504000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65504000
65522750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
65553000: system.mem_ctrl.dram: Address: 0xde18 Rank 0 Bank 6 Row 0
65553000: system.mem_ctrl.dram: Timing access to addr 0xde18, rank/bank/row 0 6 0
65553000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65553000
65571750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
65602000: system.mem_ctrl.dram: Address: 0xde20 Rank 0 Bank 6 Row 0
65602000: system.mem_ctrl.dram: Timing access to addr 0xde20, rank/bank/row 0 6 0
65602000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65602000
65620750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
65651000: system.mem_ctrl.dram: Address: 0x94a00 Rank 1 Bank 2 Row 4
65651000: system.mem_ctrl.dram: Timing access to addr 0x94a00, rank/bank/row 1 2 4
65651000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65651000
65669750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
65700000: system.mem_ctrl.dram: Address: 0xde20 Rank 0 Bank 6 Row 0
65700000: system.mem_ctrl.dram: Timing access to addr 0xde20, rank/bank/row 0 6 0
65700000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65700000
65718750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
65749000: system.mem_ctrl.dram: Address: 0xde28 Rank 0 Bank 6 Row 0
65749000: system.mem_ctrl.dram: Timing access to addr 0xde28, rank/bank/row 0 6 0
65749000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65749000
65749000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 65756500, now got 1 active
65749000: system.mem_ctrl.dram: Auto-precharged bank: 6
65767750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
65798000: system.mem_ctrl.dram: Address: 0xde28 Rank 0 Bank 6 Row 0
65798000: system.mem_ctrl.dram: Timing access to addr 0xde28, rank/bank/row 0 6 0
65798000: system.mem_ctrl.dram: Activate at tick 65798000
65798000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 65798000, now got 2 active
65798000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65811750
65830500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
65861000: system.mem_ctrl.dram: Address: 0xde28 Rank 0 Bank 6 Row 0
65861000: system.mem_ctrl.dram: Timing access to addr 0xde28, rank/bank/row 0 6 0
65861000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65861000
65879750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
65910000: system.mem_ctrl.dram: Address: 0xde28 Rank 0 Bank 6 Row 0
65910000: system.mem_ctrl.dram: Timing access to addr 0xde28, rank/bank/row 0 6 0
65910000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65910000
65928750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
65959000: system.mem_ctrl.dram: Address: 0xde30 Rank 0 Bank 6 Row 0
65959000: system.mem_ctrl.dram: Timing access to addr 0xde30, rank/bank/row 0 6 0
65959000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65959000
65977750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
66008000: system.mem_ctrl.dram: Address: 0xde30 Rank 0 Bank 6 Row 0
66008000: system.mem_ctrl.dram: Timing access to addr 0xde30, rank/bank/row 0 6 0
66008000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66008000
66026750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
66057000: system.mem_ctrl.dram: Address: 0xde38 Rank 0 Bank 6 Row 0
66057000: system.mem_ctrl.dram: Timing access to addr 0xde38, rank/bank/row 0 6 0
66057000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66057000
66075750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
66106000: system.mem_ctrl.dram: Address: 0x92580 Rank 1 Bank 1 Row 4
66106000: system.mem_ctrl.dram: Timing access to addr 0x92580, rank/bank/row 1 1 4
66106000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66106000
66124750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
66155000: system.mem_ctrl.dram: Address: 0xde38 Rank 0 Bank 6 Row 0
66155000: system.mem_ctrl.dram: Timing access to addr 0xde38, rank/bank/row 0 6 0
66155000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66155000
66173750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
66204000: system.mem_ctrl.dram: Address: 0xde38 Rank 0 Bank 6 Row 0
66204000: system.mem_ctrl.dram: Timing access to addr 0xde38, rank/bank/row 0 6 0
66204000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66204000
66222750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
66253000: system.mem_ctrl.dram: Address: 0xde40 Rank 0 Bank 6 Row 0
66253000: system.mem_ctrl.dram: Timing access to addr 0xde40, rank/bank/row 0 6 0
66253000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66253000
66271750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
66302000: system.mem_ctrl.dram: Address: 0xde40 Rank 0 Bank 6 Row 0
66302000: system.mem_ctrl.dram: Timing access to addr 0xde40, rank/bank/row 0 6 0
66302000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66302000
66320750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
66351000: system.mem_ctrl.dram: Address: 0xde48 Rank 0 Bank 6 Row 0
66351000: system.mem_ctrl.dram: Timing access to addr 0xde48, rank/bank/row 0 6 0
66351000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66351000
66369750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
66400000: system.mem_ctrl.dram: Address: 0xe088 Rank 0 Bank 7 Row 0
66400000: system.mem_ctrl.dram: Timing access to addr 0xe088, rank/bank/row 0 7 0
66400000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66400000
66418750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
66449000: system.mem_ctrl.dram: Address: 0xe088 Rank 0 Bank 7 Row 0
66449000: system.mem_ctrl.dram: Timing access to addr 0xe088, rank/bank/row 0 7 0
66449000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66449000
66467750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
66498000: system.mem_ctrl.dram: Address: 0xe090 Rank 0 Bank 7 Row 0
66498000: system.mem_ctrl.dram: Timing access to addr 0xe090, rank/bank/row 0 7 0
66498000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66498000
66516750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
66547000: system.mem_ctrl.dram: Address: 0x949b8 Rank 1 Bank 2 Row 4
66568000: system.mem_ctrl.dram: Address: 0xd280 Rank 0 Bank 6 Row 0
66568000: system.mem_ctrl.dram: Timing access to addr 0xd280, rank/bank/row 0 6 0
66568000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66568000
66586750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
66638000: system.mem_ctrl.dram: Address: 0xd280 Rank 0 Bank 6 Row 0
66638000: system.mem_ctrl.dram: Timing access to addr 0xd280, rank/bank/row 0 6 0
66638000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66638000
66656750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
66687000: system.mem_ctrl.dram: Address: 0xd280 Rank 0 Bank 6 Row 0
66687000: system.mem_ctrl.dram: Timing access to addr 0xd280, rank/bank/row 0 6 0
66687000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66687000
66705750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
66757000: system.mem_ctrl.dram: Address: 0xd280 Rank 0 Bank 6 Row 0
66757000: system.mem_ctrl.dram: Timing access to addr 0xd280, rank/bank/row 0 6 0
66757000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66757000
66775750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
66806000: system.mem_ctrl.dram: Address: 0xd288 Rank 0 Bank 6 Row 0
66806000: system.mem_ctrl.dram: Timing access to addr 0xd288, rank/bank/row 0 6 0
66806000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66806000
66806000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 66813500, now got 1 active
66806000: system.mem_ctrl.dram: Auto-precharged bank: 6
66824750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
66876000: system.mem_ctrl.dram: Address: 0xd288 Rank 0 Bank 6 Row 0
66876000: system.mem_ctrl.dram: Timing access to addr 0xd288, rank/bank/row 0 6 0
66876000: system.mem_ctrl.dram: Activate at tick 66876000
66876000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 66876000, now got 2 active
66876000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66889750
66908500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
66960000: system.mem_ctrl.dram: Address: 0xd288 Rank 0 Bank 6 Row 0
66960000: system.mem_ctrl.dram: Timing access to addr 0xd288, rank/bank/row 0 6 0
66960000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66960000
66978750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
67030000: system.mem_ctrl.dram: Address: 0xd288 Rank 0 Bank 6 Row 0
67030000: system.mem_ctrl.dram: Timing access to addr 0xd288, rank/bank/row 0 6 0
67030000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67030000
67048750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
67100000: system.mem_ctrl.dram: Address: 0xd288 Rank 0 Bank 6 Row 0
67100000: system.mem_ctrl.dram: Timing access to addr 0xd288, rank/bank/row 0 6 0
67100000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67100000
67118750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
67149000: system.mem_ctrl.dram: Address: 0xd290 Rank 0 Bank 6 Row 0
67149000: system.mem_ctrl.dram: Timing access to addr 0xd290, rank/bank/row 0 6 0
67149000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67149000
67167750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
67198000: system.mem_ctrl.dram: Address: 0xd290 Rank 0 Bank 6 Row 0
67198000: system.mem_ctrl.dram: Timing access to addr 0xd290, rank/bank/row 0 6 0
67198000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67198000
67216750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
67247000: system.mem_ctrl.dram: Address: 0x924a8 Rank 1 Bank 1 Row 4
67247000: system.mem_ctrl.dram: Timing access to addr 0x924a8, rank/bank/row 1 1 4
67247000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67247000
67265750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
67296000: system.mem_ctrl.dram: Address: 0xd290 Rank 0 Bank 6 Row 0
67296000: system.mem_ctrl.dram: Timing access to addr 0xd290, rank/bank/row 0 6 0
67296000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67296000
67314750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
67345000: system.mem_ctrl.dram: Address: 0xd298 Rank 0 Bank 6 Row 0
67345000: system.mem_ctrl.dram: Timing access to addr 0xd298, rank/bank/row 0 6 0
67345000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67345000
67363750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
67394000: system.mem_ctrl.dram: Address: 0xd3e8 Rank 0 Bank 6 Row 0
67394000: system.mem_ctrl.dram: Timing access to addr 0xd3e8, rank/bank/row 0 6 0
67394000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67394000
67412750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
67443000: system.mem_ctrl.dram: Address: 0xd3e8 Rank 0 Bank 6 Row 0
67443000: system.mem_ctrl.dram: Timing access to addr 0xd3e8, rank/bank/row 0 6 0
67443000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67443000
67461750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
67492000: system.mem_ctrl.dram: Address: 0x94988 Rank 1 Bank 2 Row 4
67492000: system.mem_ctrl.dram: Timing access to addr 0x94988, rank/bank/row 1 2 4
67492000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67492000
67510750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
67541000: system.mem_ctrl.dram: Address: 0xd3e8 Rank 0 Bank 6 Row 0
67541000: system.mem_ctrl.dram: Timing access to addr 0xd3e8, rank/bank/row 0 6 0
67541000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67541000
67559750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
67590000: system.mem_ctrl.dram: Address: 0x94990 Rank 1 Bank 2 Row 4
67590000: system.mem_ctrl.dram: Timing access to addr 0x94990, rank/bank/row 1 2 4
67590000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67590000
67608750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
67639000: system.mem_ctrl.dram: Address: 0xd3f0 Rank 0 Bank 6 Row 0
67639000: system.mem_ctrl.dram: Timing access to addr 0xd3f0, rank/bank/row 0 6 0
67639000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67639000
67657750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
67688000: system.mem_ctrl.dram: Address: 0x94998 Rank 1 Bank 2 Row 4
67688000: system.mem_ctrl.dram: Timing access to addr 0x94998, rank/bank/row 1 2 4
67688000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67688000
67706750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
67737000: system.mem_ctrl.dram: Address: 0xd3f0 Rank 0 Bank 6 Row 0
67737000: system.mem_ctrl.dram: Timing access to addr 0xd3f0, rank/bank/row 0 6 0
67737000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67737000
67755750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
67786000: system.mem_ctrl.dram: Address: 0x949a0 Rank 1 Bank 2 Row 4
67786000: system.mem_ctrl.dram: Timing access to addr 0x949a0, rank/bank/row 1 2 4
67786000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67786000
67804750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
67835000: system.mem_ctrl.dram: Address: 0xd3f0 Rank 0 Bank 6 Row 0
67835000: system.mem_ctrl.dram: Timing access to addr 0xd3f0, rank/bank/row 0 6 0
67835000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67835000
67853750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
67884000: system.mem_ctrl.dram: Address: 0x949a8 Rank 1 Bank 2 Row 4
67884000: system.mem_ctrl.dram: Timing access to addr 0x949a8, rank/bank/row 1 2 4
67884000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67884000
67902750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
67933000: system.mem_ctrl.dram: Address: 0xd3f0 Rank 0 Bank 6 Row 0
67933000: system.mem_ctrl.dram: Timing access to addr 0xd3f0, rank/bank/row 0 6 0
67933000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67933000
67951750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
67982000: system.mem_ctrl.dram: Address: 0x949b0 Rank 1 Bank 2 Row 4
67982000: system.mem_ctrl.dram: Timing access to addr 0x949b0, rank/bank/row 1 2 4
67982000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67982000
68000750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
68031000: system.mem_ctrl.dram: Address: 0xd3f8 Rank 0 Bank 6 Row 0
68031000: system.mem_ctrl.dram: Timing access to addr 0xd3f8, rank/bank/row 0 6 0
68031000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 68031000
68031000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 68038500, now got 1 active
68031000: system.mem_ctrl.dram: Auto-precharged bank: 6
68049750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
68080000: system.mem_ctrl.dram: Address: 0xc490 Rank 0 Bank 6 Row 0
68080000: system.mem_ctrl.dram: Timing access to addr 0xc490, rank/bank/row 0 6 0
68080000: system.mem_ctrl.dram: Activate at tick 68080000
68080000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 68080000, now got 2 active
68080000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 68093750
68112500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
68143000: system.mem_ctrl.dram: Address: 0xc490 Rank 0 Bank 6 Row 0
68143000: system.mem_ctrl.dram: Timing access to addr 0xc490, rank/bank/row 0 6 0
68143000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 68143000
68161750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
68192000: system.mem_ctrl.dram: Address: 0xc498 Rank 0 Bank 6 Row 0
68192000: system.mem_ctrl.dram: Timing access to addr 0xc498, rank/bank/row 0 6 0
68192000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 68192000
68210750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
68241000: system.mem_ctrl.dram: Address: 0xc498 Rank 0 Bank 6 Row 0
68241000: system.mem_ctrl.dram: Timing access to addr 0xc498, rank/bank/row 0 6 0
68241000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 68241000
68259750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
68290000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
68290000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
68290000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 68290000
68308750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
68339000: system.mem_ctrl.dram: Address: 0x92530 Rank 1 Bank 1 Row 4
68360000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
68360000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
68360000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 68360000
68378750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
68430000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
68430000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
68430000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 68430000
68448750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
68479000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
68479000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
68479000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 68479000
68497750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
68528000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
68528000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
68528000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 68528000
68546750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
68577000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
68577000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
68577000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 68577000
68595750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
68626000: system.mem_ctrl.dram: Address: 0x92540 Rank 1 Bank 1 Row 4
68647000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
68647000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
68647000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 68647000
68665750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
68717000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
68717000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
68717000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 68717000
68735750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
68766000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
68766000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
68766000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 68766000
68784750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
68815000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
68815000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
68815000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 68815000
68833750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
68864000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
68864000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
68864000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 68864000
68882750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
68934000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
68934000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
68934000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 68934000
68934000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 68941500, now got 1 active
68934000: system.mem_ctrl.dram: Auto-precharged bank: 6
68952750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69004000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
69004000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
69004000: system.mem_ctrl.dram: Activate at tick 69004000
69004000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 69004000, now got 2 active
69004000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69017750
69036500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69067000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
69067000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
69067000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69067000
69085750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69116000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
69116000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
69116000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69116000
69134750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69165000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
69165000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
69165000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69165000
69183750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69235000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
69235000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
69235000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69235000
69253750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69305000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
69305000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
69305000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69305000
69323750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69354000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
69354000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
69354000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69354000
69372750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69403000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
69403000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
69403000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69403000
69421750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69452000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
69452000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
69452000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69452000
69470750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69522000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
69522000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
69522000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69522000
69540750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69592000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
69592000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
69592000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69592000
69610750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69641000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
69641000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
69641000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69641000
69659750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69690000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
69690000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
69690000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69690000
69708750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69739000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
69739000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
69739000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69739000
69757750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69788000: system.mem_ctrl.dram: Address: 0x92580 Rank 1 Bank 1 Row 4
69809000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
69809000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
69809000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69809000
69827750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69879000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
69879000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
69879000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69879000
69879000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 69886500, now got 1 active
69879000: system.mem_ctrl.dram: Auto-precharged bank: 6
69897750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69928000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
69928000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
69928000: system.mem_ctrl.dram: Activate at tick 69928000
69928000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 69928000, now got 2 active
69928000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69941750
69960500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69991000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
69991000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
69991000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69991000
70009750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
70040000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
70040000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
70040000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 70040000
70058750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
70076250: 0: Refresh due
70076250: 0: Precharging all
70076250: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 70076250, now got 1 active
70076250: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 70076250, now got 0 active
70076250: 1: Refresh due
70076250: 1: Precharging all
70076250: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 70076250, now got 1 active
70076250: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 70076250, now got 0 active
70110000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
70350000: 0: Scheduling next request after refreshing rank 0
70350000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
70350000: system.mem_ctrl.dram: Activate at tick 70350000
70350000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 70350000, now got 1 active
70350000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 70363750
70350000: 1: Scheduling next request after refreshing rank 1
70382500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
70434000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
70434000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
70434000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 70434000
70452750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
70483000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
70483000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
70483000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 70483000
70501750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
70532000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
70532000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
70532000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 70532000
70550750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
70581000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
70581000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
70581000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 70581000
70599750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
70651000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
70651000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
70651000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 70651000
70669750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
70721000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
70721000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
70721000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 70721000
70739750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
70770000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
70770000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
70770000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 70770000
70788750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
70819000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
70819000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
70819000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 70819000
70837750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
70868000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
70868000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
70868000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 70868000
70886750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
70938000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
70938000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
70938000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 70938000
70956750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71008000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
71008000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
71008000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71008000
71026750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71057000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
71057000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
71057000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71057000
71075750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71106000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
71106000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
71106000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71106000
71124750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71155000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
71155000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
71155000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71155000
71173750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71204000: system.mem_ctrl.dram: Address: 0x925c0 Rank 1 Bank 1 Row 4
71225000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
71225000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
71225000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71225000
71225000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 71232500, now got 0 active
71225000: system.mem_ctrl.dram: Auto-precharged bank: 6
71243750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71295000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
71295000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
71295000: system.mem_ctrl.dram: Activate at tick 71295000
71295000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 71295000, now got 1 active
71295000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71308750
71327500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71358000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
71358000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
71358000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71358000
71376750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71407000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
71407000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
71407000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71407000
71425750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71456000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
71456000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
71456000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71456000
71474750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71526000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
71526000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
71526000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71526000
71544750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71596000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
71596000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
71596000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71596000
71614750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71645000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
71645000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
71645000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71645000
71663750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71694000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
71694000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
71694000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71694000
71712750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71743000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
71743000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
71743000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71743000
71761750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71813000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
71813000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
71813000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71813000
71831750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71883000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
71883000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
71883000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71883000
71901750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71932000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
71932000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
71932000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71932000
71950750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71981000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
71981000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
71981000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71981000
71999750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72030000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
72030000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
72030000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72030000
72048750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72100000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
72100000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
72100000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72100000
72118750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72170000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
72170000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
72170000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72170000
72170000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 72177500, now got 0 active
72170000: system.mem_ctrl.dram: Auto-precharged bank: 6
72188750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72219000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
72219000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
72219000: system.mem_ctrl.dram: Activate at tick 72219000
72219000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 72219000, now got 1 active
72219000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72232750
72251500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72282000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
72282000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
72282000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72282000
72300750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72331000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
72331000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
72331000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72331000
72349750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72380000: system.mem_ctrl.dram: Address: 0x92600 Rank 1 Bank 1 Row 4
72401000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
72401000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
72401000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72401000
72419750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72471000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
72471000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
72471000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72471000
72489750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72520000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
72520000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
72520000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72520000
72538750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72569000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
72569000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
72569000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72569000
72587750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72618000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
72618000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
72618000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72618000
72636750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72688000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
72688000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
72688000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72688000
72706750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72758000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
72758000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
72758000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72758000
72776750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72807000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
72807000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
72807000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72807000
72825750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72856000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
72856000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
72856000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72856000
72874750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72905000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
72905000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
72905000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72905000
72923750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72975000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
72975000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
72975000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72975000
72993750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
73045000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
73045000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
73045000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 73045000
73063750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
73094000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
73094000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
73094000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 73094000
73094000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 73101500, now got 0 active
73094000: system.mem_ctrl.dram: Auto-precharged bank: 6
73112750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
73143000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
73143000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
73143000: system.mem_ctrl.dram: Activate at tick 73143000
73143000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 73143000, now got 1 active
73143000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 73156750
73175500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
73206000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
73206000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
73206000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 73206000
73224750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
73276000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
73276000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
73276000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 73276000
73294750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
73346000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
73346000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
73346000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 73346000
73364750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
73395000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
73395000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
73395000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 73395000
73413750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
73444000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
73444000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
73444000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 73444000
73462750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
73493000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
73493000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
73493000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 73493000
73511750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
73542000: system.mem_ctrl.dram: Address: 0x92640 Rank 1 Bank 1 Row 4
73563000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
73563000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
73563000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 73563000
73581750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
73633000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
73633000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
73633000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 73633000
73651750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
73682000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
73682000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
73682000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 73682000
73700750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
73731000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
73731000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
73731000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 73731000
73749750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
73780000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
73780000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
73780000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 73780000
73798750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
73850000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
73850000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
73850000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 73850000
73868750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
73920000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
73920000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
73920000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 73920000
73938750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
73969000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
73969000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
73969000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 73969000
73987750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74018000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
74018000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
74018000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74018000
74018000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 74025500, now got 0 active
74018000: system.mem_ctrl.dram: Auto-precharged bank: 6
74036750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74067000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
74067000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
74067000: system.mem_ctrl.dram: Activate at tick 74067000
74067000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 74067000, now got 1 active
74067000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74080750
74099500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74151000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
74151000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
74151000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74151000
74169750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74221000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
74221000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
74221000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74221000
74239750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74270000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
74270000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
74270000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74270000
74288750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74319000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
74319000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
74319000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74319000
74337750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74368000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
74368000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
74368000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74368000
74386750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74438000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
74438000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
74438000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74438000
74456750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74508000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
74508000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
74508000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74508000
74526750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74557000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
74557000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
74557000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74557000
74575750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74606000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
74606000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
74606000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74606000
74624750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74655000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
74655000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
74655000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74655000
74673750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74704000: system.mem_ctrl.dram: Address: 0x92680 Rank 1 Bank 1 Row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74704000: system.mem_ctrl.dram: Timing access to addr 0x94da8, rank/bank/row 1 2 4
74704000: system.mem_ctrl.dram: Activate at tick 74704000
74704000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 74704000, now got 1 active
74704000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74717750
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
74704000: system.mem_ctrl.dram: Timing access to addr 0x94d78, rank/bank/row 1 2 4
74704000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74722750
74704000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
74704000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
74704000: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
74704000: system.mem_ctrl.dram: Timing access to addr 0x94b88, rank/bank/row 1 2 4
74704000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74727750
74705250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
74705250: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
74705250: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
74705250: system.mem_ctrl.dram: Timing access to addr 0x94b78, rank/bank/row 1 2 4
74705250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74732750
74710250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
74710250: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
74710250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74710250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74710250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
74710250: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
74710250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74710250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74710250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74710250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74710250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74710250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74710250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74710250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74710250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74710250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74710250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
74710250: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
74710250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
74710250: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
74710250: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
74710250: system.mem_ctrl.dram: Timing access to addr 0x94b38, rank/bank/row 1 2 4
74710250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74737750
74715250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
74715250: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
74715250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74715250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74715250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
74715250: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
74715250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74715250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74715250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74715250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74715250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74715250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74715250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74715250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74715250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74715250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74715250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
74715250: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
74715250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
74715250: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
74715250: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
74715250: system.mem_ctrl.dram: Timing access to addr 0x94af0, rank/bank/row 1 2 4
74715250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74742750
74720250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
74720250: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
74720250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74720250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74720250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
74720250: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
74720250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74720250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74720250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74720250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74720250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74720250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74720250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74720250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74720250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74720250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74720250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
74720250: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
74720250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74720250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74720250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
74720250: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
74720250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74720250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74720250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
74720250: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
74720250: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
74720250: system.mem_ctrl.dram: Timing access to addr 0x94aa8, rank/bank/row 1 2 4
74720250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74747750
74725000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
74725250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
74725250: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
74725250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74725250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74725250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
74725250: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
74725250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74725250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74725250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74725250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74725250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74725250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74725250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74725250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74725250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74725250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74725250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
74725250: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
74725250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74725250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74725250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
74725250: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
74725250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74725250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74725250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74725250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74725250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74725250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74725250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74725250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74725250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74725250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74725250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
74725250: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
74725250: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
74725250: system.mem_ctrl.dram: Timing access to addr 0x94a78, rank/bank/row 1 2 4
74725250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74752750
74730250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
74730250: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
74730250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74730250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74730250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
74730250: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
74730250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74730250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74730250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74730250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74730250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74730250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74730250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74730250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74730250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74730250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74730250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
74730250: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
74730250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74730250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74730250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
74730250: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
74730250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74730250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74730250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74730250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74730250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74730250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74730250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74730250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74730250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74730250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74730250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
74730250: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
74730250: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
74730250: system.mem_ctrl.dram: Timing access to addr 0x94a38, rank/bank/row 1 2 4
74730250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74757750
74735250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
74735250: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
74735250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74735250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74735250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
74735250: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
74735250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74735250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74735250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74735250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74735250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74735250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74735250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74735250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74735250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74735250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74735250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
74735250: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
74735250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74735250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74735250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
74735250: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
74735250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74735250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74735250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74735250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74735250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74735250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74735250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74735250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74735250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74735250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74735250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
74735250: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
74735250: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
74735250: system.mem_ctrl.dram: Timing access to addr 0x949b8, rank/bank/row 1 2 4
74735250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74762750
74740250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
74740250: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
74740250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74740250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74740250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
74740250: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
74740250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74740250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74740250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74740250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74740250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74740250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74740250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74740250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74740250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74740250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74740250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
74740250: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
74740250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74740250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74740250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
74740250: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
74740250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74740250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74740250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74740250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74740250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74740250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74740250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74740250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74740250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74740250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74740250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74740250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74740250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74740250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74740250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74740250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74740250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74740250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74740250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74740250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74740250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74740250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74740250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74740250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74740250: system.mem_ctrl.dram: Timing access to addr 0x92df8, rank/bank/row 1 1 4
74740250: system.mem_ctrl.dram: Activate at tick 74740250
74740250: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 74740250, now got 2 active
74740250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74767750
74745250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
74745250: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
74745250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
74745250: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
74745250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74745250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74745250: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
74745250: system.mem_ctrl.dram: Timing access to addr 0x92e70, rank/bank/row 1 1 4
74745250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74772750
74750250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
74750250: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
74750250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
74750250: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
74750250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74750250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74750250: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
74750250: system.mem_ctrl.dram: Timing access to addr 0x93540, rank/bank/row 1 1 4
74750250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74777750
74755250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
74755250: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
74755250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
74755250: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
74755250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74755250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74755250: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
74755250: system.mem_ctrl.dram: Timing access to addr 0x934f0, rank/bank/row 1 1 4
74755250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74782750
74760250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
74760250: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
74760250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
74760250: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
74760250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74760250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74760250: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
74760250: system.mem_ctrl.dram: Timing access to addr 0x93510, rank/bank/row 1 1 4
74760250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74787750
74765250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
74765250: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
74765250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
74765250: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
74765250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
74765250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
74765250: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
74765250: system.mem_ctrl.dram: Timing access to addr 0x93590, rank/bank/row 1 1 4
74765250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74792750
74770250: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
74770250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74800250
74819000: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74870000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
74870000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
74870000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74870000
74888750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74919000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
74919000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
74919000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74919000
74937750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74968000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
74968000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
74968000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74968000
74986750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75017000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
75017000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
75017000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75017000
75017000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 75024500, now got 0 active
75017000: system.mem_ctrl.dram: Auto-precharged bank: 6
75035750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75087000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
75087000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
75087000: system.mem_ctrl.dram: Activate at tick 75087000
75087000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 75087000, now got 1 active
75087000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75100750
75119500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75171000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
75171000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
75171000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75171000
75189750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75220000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
75220000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
75220000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75220000
75238750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75269000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
75269000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
75269000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75269000
75287750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75318000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
75318000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
75318000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75318000
75336750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75388000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
75388000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
75388000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75388000
75406750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75458000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
75458000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
75458000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75458000
75476750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75507000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
75507000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
75507000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75507000
75525750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75556000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
75556000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
75556000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75556000
75574750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75605000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
75605000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
75605000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75605000
75623750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75675000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
75675000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
75675000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75675000
75693750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75745000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
75745000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
75745000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75745000
75763750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75794000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
75794000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
75794000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75794000
75812750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75843000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
75843000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
75843000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75843000
75861750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75892000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
75892000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
75892000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75892000
75910750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75941000: system.mem_ctrl.dram: Address: 0x926c0 Rank 1 Bank 1 Row 4
75962000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
75962000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
75962000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75962000
75962000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 75969500, now got 0 active
75962000: system.mem_ctrl.dram: Auto-precharged bank: 6
75980750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76032000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
76032000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
76032000: system.mem_ctrl.dram: Activate at tick 76032000
76032000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 76032000, now got 1 active
76032000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76045750
76064500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76095000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
76095000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
76095000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76095000
76113750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76144000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
76144000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
76144000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76144000
76162750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76193000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
76193000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
76193000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76193000
76211750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76263000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
76263000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
76263000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76263000
76281750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76333000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
76333000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
76333000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76333000
76351750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76382000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
76382000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
76382000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76382000
76400750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76431000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
76431000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
76431000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76431000
76449750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76480000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
76480000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
76480000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76480000
76498750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76550000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
76550000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
76550000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76550000
76568750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76620000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
76620000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
76620000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76620000
76638750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76669000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
76669000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
76669000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76669000
76687750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76718000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
76718000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
76718000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76718000
76736750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76767000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
76767000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
76767000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76767000
76785750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76837000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
76837000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
76837000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76837000
76855750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76907000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
76907000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
76907000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76907000
76907000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 76914500, now got 0 active
76907000: system.mem_ctrl.dram: Auto-precharged bank: 6
76925750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76956000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
76956000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
76956000: system.mem_ctrl.dram: Activate at tick 76956000
76956000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 76956000, now got 1 active
76956000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76969750
76988500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
77019000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
77019000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
77019000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 77019000
77037750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
77068000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
77068000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
77068000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 77068000
77086750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
77117000: system.mem_ctrl.dram: Address: 0x92700 Rank 1 Bank 1 Row 4
77138000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
77138000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
77138000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 77138000
77156750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
77208000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
77208000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
77208000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 77208000
77226750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
77257000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
77257000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
77257000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 77257000
77275750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
77306000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
77306000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
77306000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 77306000
77324750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
77355000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
77355000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
77355000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 77355000
77373750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
77425000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
77425000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
77425000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 77425000
77443750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
77495000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
77495000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
77495000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 77495000
77513750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
77544000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
77544000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
77544000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 77544000
77562750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
77593000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
77593000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
77593000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 77593000
77611750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
77642000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
77642000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
77642000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 77642000
77660750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
77712000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
77712000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
77712000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 77712000
77730750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
77782000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
77782000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
77782000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 77782000
77800750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
77831000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
77831000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
77831000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 77831000
77831000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 77838500, now got 0 active
77831000: system.mem_ctrl.dram: Auto-precharged bank: 6
77849750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
77862500: 1: Refresh due
77862500: 1: Precharging all
77862500: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 77862500, now got 1 active
77862500: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 77862500, now got 0 active
77862500: 0: Refresh due
77862500: 0: All banks already precharged, starting refresh
77880000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
78122500: 0: Scheduling next request after refreshing rank 0
78122500: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
78122500: system.mem_ctrl.dram: Activate at tick 78122500
78122500: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 78122500, now got 1 active
78122500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 78136250
78136250: 1: Scheduling next request after refreshing rank 1
78155000: system.mem_ctrl.dram: number of read entries for rank 0 is 0
78185000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
78185000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
78185000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 78185000
78203750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
78255000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
78255000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
78255000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 78255000
78273750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
78325000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
78325000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
78325000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 78325000
78343750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
78374000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
78374000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
78374000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 78374000
78392750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
78423000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
78423000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
78423000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 78423000
78441750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
78472000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
78472000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
78472000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 78472000
78490750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
78521000: system.mem_ctrl.dram: Address: 0x92740 Rank 1 Bank 1 Row 4
78542000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
78542000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
78542000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 78542000
78560750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
78612000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
78612000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
78612000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 78612000
78630750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
78661000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
78661000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
78661000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 78661000
78679750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
78710000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
78710000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
78710000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 78710000
78728750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
78759000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
78759000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
78759000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 78759000
78777750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
78829000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
78829000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
78829000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 78829000
78847750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
78899000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
78899000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
78899000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 78899000
78917750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
78948000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
78948000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
78948000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 78948000
78966750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
78997000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
78997000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
78997000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 78997000
78997000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 79004500, now got 0 active
78997000: system.mem_ctrl.dram: Auto-precharged bank: 6
79015750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
79046000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
79046000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
79046000: system.mem_ctrl.dram: Activate at tick 79046000
79046000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 79046000, now got 1 active
79046000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79059750
79078500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
79130000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
79130000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
79130000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79130000
79148750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
79200000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
79200000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
79200000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79200000
79218750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
79249000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
79249000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
79249000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79249000
79267750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
79298000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
79298000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
79298000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79298000
79316750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
79347000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
79347000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
79347000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79347000
79365750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
79417000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
79417000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
79417000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79417000
79435750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
79487000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
79487000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
79487000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79487000
79505750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
79536000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
79536000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
79536000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79536000
79554750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
79585000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
79585000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
79585000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79585000
79603750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
79634000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
79634000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
79634000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79634000
79652750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
79683000: system.mem_ctrl.dram: Address: 0x92780 Rank 1 Bank 1 Row 4
79704000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
79704000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
79704000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79704000
79722750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
79774000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
79774000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
79774000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79774000
79792750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
79823000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
79823000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
79823000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79823000
79841750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
79872000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
79872000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
79872000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79872000
79890750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
79921000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
79921000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
79921000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79921000
79921000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 79928500, now got 0 active
79921000: system.mem_ctrl.dram: Auto-precharged bank: 6
79939750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
79991000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
79991000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
79991000: system.mem_ctrl.dram: Activate at tick 79991000
79991000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 79991000, now got 1 active
79991000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80004750
80023500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80075000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
80075000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
80075000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80075000
80093750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80124000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
80124000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
80124000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80124000
80142750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80173000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
80173000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
80173000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80173000
80191750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80222000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
80222000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
80222000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80222000
80240750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80292000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
80292000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
80292000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80292000
80310750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80362000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
80362000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
80362000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80362000
80380750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80411000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
80411000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
80411000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80411000
80429750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80460000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
80460000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
80460000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80460000
80478750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80509000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
80509000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
80509000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80509000
80527750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80579000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
80579000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
80579000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80579000
80597750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80649000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
80649000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
80649000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80649000
80667750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80698000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
80698000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
80698000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80698000
80716750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80747000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
80747000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
80747000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80747000
80765750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80796000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
80796000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
80796000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80796000
80814750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80845000: system.mem_ctrl.dram: Address: 0x927c0 Rank 1 Bank 1 Row 4
80866000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
80866000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
80866000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80866000
80866000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 80873500, now got 0 active
80866000: system.mem_ctrl.dram: Auto-precharged bank: 6
80884750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80936000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
80936000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
80936000: system.mem_ctrl.dram: Activate at tick 80936000
80936000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 80936000, now got 1 active
80936000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80949750
80968500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80999000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
80999000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
80999000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80999000
81017750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81048000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
81048000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
81048000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81048000
81066750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81097000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
81097000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
81097000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81097000
81115750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81167000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
81167000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
81167000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81167000
81185750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81237000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
81237000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
81237000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81237000
81255750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81286000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
81286000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
81286000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81286000
81304750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81335000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
81335000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
81335000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81335000
81353750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81384000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
81384000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
81384000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81384000
81402750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81454000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
81454000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
81454000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81454000
81472750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81524000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
81524000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
81524000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81524000
81542750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81573000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
81573000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
81573000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81573000
81591750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81622000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
81622000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
81622000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81622000
81640750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81671000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
81671000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
81671000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81671000
81689750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81741000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
81741000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
81741000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81741000
81759750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81811000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
81811000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
81811000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81811000
81811000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 81818500, now got 0 active
81811000: system.mem_ctrl.dram: Auto-precharged bank: 6
81829750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81860000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
81860000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
81860000: system.mem_ctrl.dram: Activate at tick 81860000
81860000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 81860000, now got 1 active
81860000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81873750
81892500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81923000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
81923000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
81923000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81923000
81941750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81972000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
81972000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
81972000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81972000
81990750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82021000: system.mem_ctrl.dram: Address: 0x92800 Rank 1 Bank 1 Row 4
82042000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
82042000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
82042000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82042000
82060750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82112000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
82112000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
82112000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82112000
82130750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82161000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
82161000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
82161000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82161000
82179750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82210000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
82210000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
82210000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82210000
82228750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82259000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
82259000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
82259000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82259000
82277750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82329000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
82329000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
82329000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82329000
82347750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82399000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
82399000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
82399000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82399000
82417750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82448000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
82448000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
82448000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82448000
82466750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82497000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
82497000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
82497000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82497000
82515750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82546000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
82546000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
82546000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82546000
82564750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82616000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
82616000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
82616000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82616000
82634750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82686000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
82686000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
82686000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82686000
82704750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82735000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
82735000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
82735000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82735000
82735000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 82742500, now got 0 active
82735000: system.mem_ctrl.dram: Auto-precharged bank: 6
82753750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82784000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
82784000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
82784000: system.mem_ctrl.dram: Activate at tick 82784000
82784000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 82784000, now got 1 active
82784000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82797750
82816500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82847000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
82847000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
82847000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82847000
82865750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82917000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
82917000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
82917000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82917000
82935750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82987000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
82987000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
82987000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82987000
83005750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83036000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
83036000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
83036000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83036000
83054750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83085000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
83085000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
83085000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83085000
83103750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83134000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
83134000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
83134000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83134000
83152750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83183000: system.mem_ctrl.dram: Address: 0x92840 Rank 1 Bank 1 Row 4
83204000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
83204000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
83204000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83204000
83222750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83274000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
83274000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
83274000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83274000
83292750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83323000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
83323000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
83323000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83323000
83341750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83372000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
83372000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
83372000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83372000
83390750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83421000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
83421000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
83421000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83421000
83439750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83491000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
83491000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
83491000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83491000
83509750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83561000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
83561000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
83561000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83561000
83579750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83610000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
83610000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
83610000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83610000
83628750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83659000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
83659000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
83659000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83659000
83659000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 83666500, now got 0 active
83659000: system.mem_ctrl.dram: Auto-precharged bank: 6
83677750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83708000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
83708000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
83708000: system.mem_ctrl.dram: Activate at tick 83708000
83708000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 83708000, now got 1 active
83708000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83721750
83740500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83792000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
83792000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
83792000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83792000
83810750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83862000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
83862000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
83862000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83862000
83880750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83911000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
83911000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
83911000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83911000
83929750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83960000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
83960000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
83960000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83960000
83978750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84009000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
84009000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
84009000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84009000
84027750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84079000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
84079000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
84079000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84079000
84097750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84149000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
84149000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
84149000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84149000
84167750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84198000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
84198000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
84198000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84198000
84216750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84247000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
84247000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
84247000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84247000
84265750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84296000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
84296000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
84296000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84296000
84314750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84345000: system.mem_ctrl.dram: Address: 0x92880 Rank 1 Bank 1 Row 4
84366000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
84366000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
84366000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84366000
84384750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84436000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
84436000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
84436000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84436000
84454750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84485000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
84485000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
84485000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84485000
84503750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84534000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
84534000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
84534000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84534000
84552750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84583000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
84583000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
84583000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84583000
84583000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 84590500, now got 0 active
84583000: system.mem_ctrl.dram: Auto-precharged bank: 6
84601750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84653000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
84653000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
84653000: system.mem_ctrl.dram: Activate at tick 84653000
84653000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 84653000, now got 1 active
84653000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84666750
84685500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84737000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
84737000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
84737000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84737000
84755750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84786000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
84786000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
84786000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84786000
84804750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84835000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
84835000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
84835000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84835000
84853750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84884000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
84884000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
84884000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84884000
84902750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84954000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
84954000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
84954000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84954000
84972750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
85024000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
85024000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
85024000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 85024000
85042750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
85073000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
85073000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
85073000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 85073000
85091750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
85122000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
85122000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
85122000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 85122000
85140750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
85171000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
85171000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
85171000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 85171000
85189750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
85241000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
85241000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
85241000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 85241000
85259750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
85311000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
85311000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
85311000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 85311000
85329750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
85360000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
85360000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
85360000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 85360000
85378750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
85409000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
85409000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
85409000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 85409000
85427750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
85458000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
85458000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
85458000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 85458000
85476750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
85507000: system.mem_ctrl.dram: Address: 0x928c0 Rank 1 Bank 1 Row 4
85528000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
85528000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
85528000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 85528000
85528000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 85535500, now got 0 active
85528000: system.mem_ctrl.dram: Auto-precharged bank: 6
85546750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
85598000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
85598000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
85598000: system.mem_ctrl.dram: Activate at tick 85598000
85598000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 85598000, now got 1 active
85598000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 85611750
85630500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
85648750: 1: Refresh due
85648750: 1: All banks already precharged, starting refresh
85648750: 0: Refresh due
85648750: 0: Precharging all
85648750: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 85648750, now got 0 active
85661000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
85908750: 1: Scheduling next request after refreshing rank 1
85922500: 0: Scheduling next request after refreshing rank 0
85922500: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
85922500: system.mem_ctrl.dram: Activate at tick 85922500
85922500: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 85922500, now got 1 active
85922500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 85936250
85955000: system.mem_ctrl.dram: number of read entries for rank 0 is 0
85985000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
85985000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
85985000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 85985000
86003750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86034000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
86034000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
86034000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86034000
86052750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86104000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
86104000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
86104000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86104000
86122750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86174000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
86174000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
86174000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86174000
86192750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86223000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
86223000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
86223000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86223000
86241750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86272000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
86272000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
86272000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86272000
86290750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86321000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
86321000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
86321000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86321000
86339750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86391000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
86391000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
86391000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86391000
86409750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86461000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
86461000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
86461000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86461000
86479750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86510000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
86510000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
86510000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86510000
86528750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86559000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
86559000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
86559000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86559000
86577750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86608000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
86608000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
86608000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86608000
86626750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86678000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
86678000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
86678000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86678000
86696750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86748000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
86748000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
86748000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86748000
86766750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86797000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
86797000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
86797000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86797000
86797000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 86804500, now got 0 active
86797000: system.mem_ctrl.dram: Auto-precharged bank: 6
86815750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86846000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
86846000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
86846000: system.mem_ctrl.dram: Activate at tick 86846000
86846000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 86846000, now got 1 active
86846000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86859750
86878500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86909000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
86909000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
86909000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86909000
86927750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86958000: system.mem_ctrl.dram: Address: 0x92900 Rank 1 Bank 1 Row 4
86979000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
86979000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
86979000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86979000
86997750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87049000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
87049000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
87049000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87049000
87067750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87098000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
87098000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
87098000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87098000
87116750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87147000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
87147000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
87147000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87147000
87165750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87196000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
87196000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
87196000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87196000
87214750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87266000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
87266000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
87266000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87266000
87284750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87336000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
87336000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
87336000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87336000
87354750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87385000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
87385000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
87385000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87385000
87403750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87434000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
87434000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
87434000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87434000
87452750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87483000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
87483000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
87483000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87483000
87501750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87553000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
87553000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
87553000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87553000
87571750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87623000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
87623000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
87623000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87623000
87641750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87672000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
87672000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
87672000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87672000
87690750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87721000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
87721000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
87721000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87721000
87721000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 87728500, now got 0 active
87721000: system.mem_ctrl.dram: Auto-precharged bank: 6
87739750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87770000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
87770000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
87770000: system.mem_ctrl.dram: Activate at tick 87770000
87770000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 87770000, now got 1 active
87770000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87783750
87802500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87854000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
87854000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
87854000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87854000
87872750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87924000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
87924000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
87924000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87924000
87942750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87973000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
87973000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
87973000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87973000
87991750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88022000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
88022000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
88022000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88022000
88040750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88071000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
88071000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
88071000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88071000
88089750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88120000: system.mem_ctrl.dram: Address: 0x92940 Rank 1 Bank 1 Row 4
88141000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
88141000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
88141000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88141000
88159750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88211000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
88211000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
88211000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88211000
88229750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88260000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
88260000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
88260000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88260000
88278750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88309000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
88309000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
88309000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88309000
88327750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88358000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
88358000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
88358000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88358000
88376750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88428000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
88428000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
88428000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88428000
88446750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88498000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
88498000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
88498000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88498000
88516750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88547000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
88547000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
88547000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88547000
88565750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88596000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
88596000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
88596000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88596000
88614750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88645000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
88645000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
88645000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88645000
88645000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 88652500, now got 0 active
88645000: system.mem_ctrl.dram: Auto-precharged bank: 6
88663750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88715000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
88715000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
88715000: system.mem_ctrl.dram: Activate at tick 88715000
88715000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 88715000, now got 1 active
88715000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88728750
88747500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88799000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
88799000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
88799000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88799000
88817750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88848000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
88848000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
88848000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88848000
88866750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88897000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
88897000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
88897000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88897000
88915750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88946000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
88946000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
88946000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88946000
88964750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89016000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
89016000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
89016000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89016000
89034750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89086000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
89086000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
89086000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89086000
89104750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89135000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
89135000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
89135000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89135000
89153750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89184000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
89184000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
89184000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89184000
89202750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89233000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
89233000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
89233000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89233000
89251750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89282000: system.mem_ctrl.dram: Address: 0x92980 Rank 1 Bank 1 Row 4
89303000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
89303000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
89303000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89303000
89321750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89373000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
89373000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
89373000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89373000
89391750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89422000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
89422000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
89422000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89422000
89440750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89471000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
89471000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
89471000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89471000
89489750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89520000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
89520000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
89520000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89520000
89538750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89590000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
89590000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
89590000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89590000
89590000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 89597500, now got 0 active
89590000: system.mem_ctrl.dram: Auto-precharged bank: 6
89608750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89660000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
89660000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
89660000: system.mem_ctrl.dram: Activate at tick 89660000
89660000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 89660000, now got 1 active
89660000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89673750
89692500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89723000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
89723000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
89723000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89723000
89741750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89772000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
89772000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
89772000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89772000
89790750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89821000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
89821000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
89821000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89821000
89839750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89891000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
89891000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
89891000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89891000
89909750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89961000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
89961000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
89961000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89961000
89979750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90010000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
90010000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
90010000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90010000
90028750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90059000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
90059000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
90059000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90059000
90077750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90108000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
90108000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
90108000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90108000
90126750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90178000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
90178000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
90178000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90178000
90196750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90248000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
90248000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
90248000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90248000
90266750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90297000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
90297000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
90297000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90297000
90315750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90346000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
90346000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
90346000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90346000
90364750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90395000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
90395000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
90395000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90395000
90413750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90444000: system.mem_ctrl.dram: Address: 0x929c0 Rank 1 Bank 1 Row 4
90465000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
90465000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
90465000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90465000
90483750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90535000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
90535000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
90535000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90535000
90535000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 90542500, now got 0 active
90535000: system.mem_ctrl.dram: Auto-precharged bank: 6
90553750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90584000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
90584000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
90584000: system.mem_ctrl.dram: Activate at tick 90584000
90584000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 90584000, now got 1 active
90584000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90597750
90616500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90647000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
90647000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
90647000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90647000
90665750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90696000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
90696000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
90696000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90696000
90714750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90766000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
90766000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
90766000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90766000
90784750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90836000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
90836000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
90836000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90836000
90854750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90885000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
90885000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
90885000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90885000
90903750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90934000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
90934000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
90934000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90934000
90952750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90983000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
90983000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
90983000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90983000
91001750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91053000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
91053000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
91053000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91053000
91071750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91123000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
91123000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
91123000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91123000
91141750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91172000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
91172000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
91172000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91172000
91190750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91221000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
91221000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
91221000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91221000
91239750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91270000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
91270000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
91270000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91270000
91288750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91340000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
91340000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
91340000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91340000
91358750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91410000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
91410000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
91410000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91410000
91428750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91459000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
91459000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
91459000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91459000
91459000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 91466500, now got 0 active
91459000: system.mem_ctrl.dram: Auto-precharged bank: 6
91477750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91508000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
91508000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
91508000: system.mem_ctrl.dram: Activate at tick 91508000
91508000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 91508000, now got 1 active
91508000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91521750
91540500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91571000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
91571000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
91571000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91571000
91589750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91620000: system.mem_ctrl.dram: Address: 0x92a00 Rank 1 Bank 1 Row 4
91641000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
91641000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
91641000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91641000
91659750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91711000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
91711000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
91711000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91711000
91729750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91760000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
91760000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
91760000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91760000
91778750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91809000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
91809000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
91809000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91809000
91827750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91858000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
91858000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
91858000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91858000
91876750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91928000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
91928000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
91928000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91928000
91946750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91998000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
91998000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
91998000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91998000
92016750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92047000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
92047000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
92047000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92047000
92065750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92096000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
92096000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
92096000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92096000
92114750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92145000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
92145000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
92145000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92145000
92163750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92215000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
92215000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
92215000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92215000
92233750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92285000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
92285000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
92285000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92285000
92303750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92334000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
92334000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
92334000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92334000
92352750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92383000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
92383000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
92383000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92383000
92383000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 92390500, now got 0 active
92383000: system.mem_ctrl.dram: Auto-precharged bank: 6
92401750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92432000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
92432000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
92432000: system.mem_ctrl.dram: Activate at tick 92432000
92432000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 92432000, now got 1 active
92432000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92445750
92464500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92516000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
92516000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
92516000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92516000
92534750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92586000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
92586000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
92586000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92586000
92604750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92635000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
92635000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
92635000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92635000
92653750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92684000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
92684000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
92684000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92684000
92702750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92733000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
92733000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
92733000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92733000
92751750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92782000: system.mem_ctrl.dram: Address: 0x92a40 Rank 1 Bank 1 Row 4
92803000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
92803000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
92803000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92803000
92821750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92873000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
92873000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
92873000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92873000
92891750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92922000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
92922000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
92922000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92922000
92940750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92971000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
92971000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
92971000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92971000
92989750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
93020000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
93020000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
93020000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 93020000
93038750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
93090000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
93090000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
93090000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 93090000
93108750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
93160000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
93160000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
93160000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 93160000
93178750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
93209000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
93209000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
93209000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 93209000
93227750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
93258000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
93258000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
93258000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 93258000
93276750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
93307000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
93307000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
93307000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 93307000
93307000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 93314500, now got 0 active
93307000: system.mem_ctrl.dram: Auto-precharged bank: 6
93325750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
93377000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
93377000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
93377000: system.mem_ctrl.dram: Activate at tick 93377000
93377000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 93377000, now got 1 active
93377000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 93390750
93409500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
93435000: 0: Refresh due
93435000: 0: Precharging all
93435000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 93435000, now got 0 active
93435000: 1: Refresh due
93435000: 1: All banks already precharged, starting refresh
93461000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
93695000: 1: Scheduling next request after refreshing rank 1
93708750: 0: Scheduling next request after refreshing rank 0
93708750: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
93708750: system.mem_ctrl.dram: Activate at tick 93708750
93708750: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 93708750, now got 1 active
93708750: system.mem_ctrl.dram: Schedule RD/WR burst at tick 93722500
93741250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
93772000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
93772000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
93772000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 93772000
93790750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
93821000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
93821000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
93821000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 93821000
93839750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
93870000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
93870000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
93870000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 93870000
93888750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
93940000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
93940000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
93940000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 93940000
93958750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94010000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
94010000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
94010000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94010000
94028750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94059000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
94059000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
94059000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94059000
94077750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94108000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
94108000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
94108000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94108000
94126750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94157000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
94157000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
94157000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94157000
94175750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94206000: system.mem_ctrl.dram: Address: 0x92a80 Rank 1 Bank 1 Row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: Timing access to addr 0x807b0, rank/bank/row 0 0 4
94206000: system.mem_ctrl.dram: Activate at tick 94206000
94206000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 94206000, now got 2 active
94206000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94219750
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
94206000: system.mem_ctrl.dram: Timing access to addr 0x806f8, rank/bank/row 0 0 4
94206000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94224750
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94206000: system.mem_ctrl.dram: Timing access to addr 0x7f9f8, rank/bank/row 1 7 3
94206000: system.mem_ctrl.dram: Activate at tick 94206000
94206000: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 94206000, now got 1 active
94206000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94232250
94209750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
94209750: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
94209750: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
94209750: system.mem_ctrl.dram: Timing access to addr 0x7fa00, rank/bank/row 1 7 3
94209750: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94237250
94214750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94214750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94214750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94214750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94214750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94214750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94214750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94214750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94214750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94214750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94214750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94214750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94214750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94214750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94214750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94214750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94214750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94214750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94214750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94214750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94214750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94214750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94214750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94214750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94214750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94214750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94214750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94214750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94214750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94214750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94214750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94214750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94214750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94214750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94214750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94214750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94214750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94214750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94214750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94214750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94214750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94214750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94214750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94214750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94214750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94214750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94214750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94214750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94214750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94214750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94214750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94214750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94214750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94214750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94214750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94214750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94214750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94214750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94214750: system.mem_ctrl.dram: Timing access to addr 0x92e88, rank/bank/row 1 1 4
94214750: system.mem_ctrl.dram: Activate at tick 94214750
94214750: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 94214750, now got 2 active
94214750: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94242250
94219750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94219750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94219750: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
94219750: system.mem_ctrl.dram: Timing access to addr 0x92d48, rank/bank/row 1 1 4
94219750: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94247250
94224750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94224750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94224750: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
94224750: system.mem_ctrl.dram: Timing access to addr 0x92480, rank/bank/row 1 1 4
94224750: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94252250
94227000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
94229750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94229750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94229750: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
94229750: system.mem_ctrl.dram: Timing access to addr 0x92d28, rank/bank/row 1 1 4
94229750: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94257250
94234750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94234750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94234750: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
94234750: system.mem_ctrl.dram: Timing access to addr 0x92da0, rank/bank/row 1 1 4
94234750: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94262250
94239750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94239750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94239750: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
94239750: system.mem_ctrl.dram: Timing access to addr 0x92478, rank/bank/row 1 1 4
94239750: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94267250
94244750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94244750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94244750: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
94244750: system.mem_ctrl.dram: Timing access to addr 0x92530, rank/bank/row 1 1 4
94244750: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94272250
94249750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94249750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94249750: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
94249750: system.mem_ctrl.dram: Timing access to addr 0x92540, rank/bank/row 1 1 4
94249750: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94277250
94254750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94254750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94254750: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
94254750: system.mem_ctrl.dram: Timing access to addr 0x92580, rank/bank/row 1 1 4
94254750: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94282250
94259750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94259750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94259750: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
94259750: system.mem_ctrl.dram: Timing access to addr 0x925c0, rank/bank/row 1 1 4
94259750: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94287250
94264750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94264750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94264750: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
94264750: system.mem_ctrl.dram: Timing access to addr 0x92600, rank/bank/row 1 1 4
94264750: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94292250
94269750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
94269750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
94269750: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
94269750: system.mem_ctrl.dram: Timing access to addr 0x92640, rank/bank/row 1 1 4
94269750: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94297250
94274750: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
94274750: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94304750
94323500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94375000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
94375000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
94375000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94375000
94393750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94424000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
94424000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
94424000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94424000
94442750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94473000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
94473000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
94473000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94473000
94491750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94522000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
94522000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
94522000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94522000
94540750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94592000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
94592000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
94592000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94592000
94610750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94662000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
94662000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
94662000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94662000
94662000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 94669500, now got 1 active
94662000: system.mem_ctrl.dram: Auto-precharged bank: 6
94680750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94711000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
94711000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
94711000: system.mem_ctrl.dram: Activate at tick 94711000
94711000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 94711000, now got 2 active
94711000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94724750
94743500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94774000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
94774000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
94774000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94774000
94792750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94823000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
94823000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
94823000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94823000
94841750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94893000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
94893000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
94893000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94893000
94911750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94963000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
94963000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
94963000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94963000
94981750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95012000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
95012000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
95012000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95012000
95030750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95061000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
95061000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
95061000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95061000
95079750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95110000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
95110000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
95110000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95110000
95128750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95180000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
95180000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
95180000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95180000
95198750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95250000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
95250000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
95250000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95250000
95268750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95299000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
95299000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
95299000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95299000
95317750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95348000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
95348000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
95348000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95348000
95366750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95397000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
95397000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
95397000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95397000
95415750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95446000: system.mem_ctrl.dram: Address: 0x92ac0 Rank 1 Bank 1 Row 4
95467000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
95467000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
95467000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95467000
95485750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95537000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
95537000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
95537000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95537000
95555750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95586000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
95586000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
95586000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95586000
95586000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 95593500, now got 1 active
95586000: system.mem_ctrl.dram: Auto-precharged bank: 6
95604750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95635000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
95635000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
95635000: system.mem_ctrl.dram: Activate at tick 95635000
95635000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 95635000, now got 2 active
95635000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95648750
95667500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95698000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
95698000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
95698000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95698000
95716750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95768000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
95768000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
95768000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95768000
95786750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95838000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
95838000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
95838000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95838000
95856750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95887000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
95887000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
95887000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95887000
95905750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95936000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
95936000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
95936000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95936000
95954750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95985000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
95985000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
95985000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95985000
96003750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
96055000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
96055000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
96055000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 96055000
96073750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
96125000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
96125000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
96125000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 96125000
96143750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
96174000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
96174000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
96174000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 96174000
96192750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
96223000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
96223000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
96223000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 96223000
96241750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
96272000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
96272000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
96272000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 96272000
96290750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
96342000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
96342000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
96342000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 96342000
96360750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
96412000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
96412000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
96412000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 96412000
96430750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
96461000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
96461000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
96461000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 96461000
96479750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
96510000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
96510000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
96510000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 96510000
96510000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 96517500, now got 1 active
96510000: system.mem_ctrl.dram: Auto-precharged bank: 6
96528750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
96559000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
96559000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
96559000: system.mem_ctrl.dram: Activate at tick 96559000
96559000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 96559000, now got 2 active
96559000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 96572750
96591500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
96622000: system.mem_ctrl.dram: Address: 0x92b00 Rank 1 Bank 1 Row 4
96643000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
96643000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
96643000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 96643000
96661750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
96713000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
96713000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
96713000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 96713000
96731750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
96762000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
96762000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
96762000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 96762000
96780750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
96811000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
96811000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
96811000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 96811000
96829750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
96860000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
96860000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
96860000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 96860000
96878750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
96930000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
96930000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
96930000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 96930000
96948750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97000000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
97000000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
97000000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97000000
97018750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97049000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
97049000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
97049000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97049000
97067750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97098000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
97098000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
97098000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97098000
97116750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97147000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
97147000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
97147000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97147000
97165750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97217000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
97217000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
97217000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97217000
97235750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97287000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
97287000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
97287000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97287000
97305750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97336000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
97336000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
97336000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97336000
97354750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97385000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
97385000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
97385000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97385000
97403750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97434000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
97434000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
97434000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97434000
97434000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 97441500, now got 1 active
97434000: system.mem_ctrl.dram: Auto-precharged bank: 6
97452750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97504000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
97504000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
97504000: system.mem_ctrl.dram: Activate at tick 97504000
97504000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 97504000, now got 2 active
97504000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97517750
97536500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97588000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
97588000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
97588000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97588000
97606750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97637000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
97637000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
97637000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97637000
97655750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97686000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
97686000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
97686000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97686000
97704750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97735000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
97735000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
97735000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97735000
97753750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97784000: system.mem_ctrl.dram: Address: 0x92b40 Rank 1 Bank 1 Row 4
97805000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
97805000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
97805000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97805000
97823750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97875000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
97875000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
97875000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97875000
97893750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97924000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
97924000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
97924000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97924000
97942750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97973000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
97973000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
97973000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97973000
97991750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98022000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
98022000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
98022000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98022000
98040750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98092000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
98092000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
98092000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98092000
98110750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98162000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
98162000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
98162000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98162000
98180750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98211000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
98211000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
98211000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98211000
98229750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98260000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
98260000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
98260000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98260000
98278750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98309000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
98309000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
98309000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98309000
98327750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98379000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
98379000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
98379000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98379000
98379000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 98386500, now got 1 active
98379000: system.mem_ctrl.dram: Auto-precharged bank: 6
98397750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98449000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
98449000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
98449000: system.mem_ctrl.dram: Activate at tick 98449000
98449000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 98449000, now got 2 active
98449000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98462750
98481500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98512000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
98512000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
98512000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98512000
98530750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98561000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
98561000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
98561000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98561000
98579750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98610000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
98610000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
98610000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98610000
98628750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98680000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
98680000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
98680000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98680000
98698750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98750000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
98750000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
98750000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98750000
98768750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98799000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
98799000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
98799000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98799000
98817750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98848000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
98848000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
98848000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98848000
98866750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98897000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
98897000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
98897000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98897000
98915750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98946000: system.mem_ctrl.dram: Address: 0x92b80 Rank 1 Bank 1 Row 4
98967000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
98967000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
98967000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98967000
98985750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99037000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
99037000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
99037000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99037000
99055750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99086000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
99086000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
99086000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99086000
99104750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99135000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
99135000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
99135000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99135000
99153750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99184000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
99184000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
99184000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99184000
99202750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99254000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
99254000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
99254000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99254000
99272750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99324000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
99324000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
99324000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99324000
99324000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 99331500, now got 1 active
99324000: system.mem_ctrl.dram: Auto-precharged bank: 6
99342750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99373000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
99373000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
99373000: system.mem_ctrl.dram: Activate at tick 99373000
99373000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 99373000, now got 2 active
99373000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99386750
99405500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99436000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
99436000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
99436000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99436000
99454750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99485000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
99485000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
99485000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99485000
99503750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99555000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
99555000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
99555000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99555000
99573750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99625000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
99625000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
99625000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99625000
99643750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99674000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
99674000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
99674000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99674000
99692750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99723000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
99723000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
99723000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99723000
99741750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99772000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
99772000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
99772000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99772000
99790750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99842000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
99842000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
99842000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99842000
99860750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99912000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
99912000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
99912000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99912000
99930750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99961000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
99961000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
99961000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99961000
99979750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100010000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
100010000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
100010000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100010000
100028750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100059000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
100059000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
100059000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100059000
100077750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100108000: system.mem_ctrl.dram: Address: 0x92bc0 Rank 1 Bank 1 Row 4
100129000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
100129000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
100129000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100129000
100147750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100199000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
100199000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
100199000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100199000
100217750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100248000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
100248000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
100248000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100248000
100248000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 100255500, now got 1 active
100248000: system.mem_ctrl.dram: Auto-precharged bank: 6
100266750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100297000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
100297000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
100297000: system.mem_ctrl.dram: Activate at tick 100297000
100297000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 100297000, now got 2 active
100297000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100310750
100329500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100360000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
100360000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
100360000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100360000
100378750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100430000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
100430000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
100430000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100430000
100448750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100500000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
100500000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
100500000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100500000
100518750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100549000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
100549000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
100549000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100549000
100567750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100598000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
100598000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
100598000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100598000
100616750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100647000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
100647000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
100647000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100647000
100665750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100717000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
100717000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
100717000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100717000
100735750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100787000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
100787000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
100787000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100787000
100805750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100836000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
100836000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
100836000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100836000
100854750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100885000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
100885000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
100885000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100885000
100903750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100934000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
100934000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
100934000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100934000
100952750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
101004000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
101004000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
101004000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 101004000
101022750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
101074000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
101074000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
101074000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 101074000
101092750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
101123000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
101123000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
101123000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 101123000
101141750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
101172000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
101172000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
101172000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 101172000
101172000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 101179500, now got 1 active
101172000: system.mem_ctrl.dram: Auto-precharged bank: 6
101190750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
101221000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
101221000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
101221000: system.mem_ctrl.dram: Activate at tick 101221000
101221000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 101221000, now got 2 active
101221000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 101234750
101221250: 0: Refresh due
101221250: 0: Precharging all
101221250: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 101256000, now got 1 active
101221250: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 101256000, now got 0 active
101221250: 1: Refresh due
101221250: 1: Precharging all
101221250: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 101221250, now got 1 active
101221250: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 101221250, now got 0 active
101253500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
101284000: system.mem_ctrl.dram: Address: 0x92c00 Rank 1 Bank 1 Row 4
101305000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
101495000: 1: Scheduling next request after refreshing rank 1
101529750: 0: Scheduling next request after refreshing rank 0
101529750: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
101529750: system.mem_ctrl.dram: Activate at tick 101529750
101529750: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 101529750, now got 1 active
101529750: system.mem_ctrl.dram: Schedule RD/WR burst at tick 101543500
101562250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
101614000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
101614000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
101614000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 101614000
101632750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
101663000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
101663000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
101663000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 101663000
101681750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
101712000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
101712000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
101712000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 101712000
101730750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
101761000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
101761000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
101761000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 101761000
101779750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
101831000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
101831000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
101831000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 101831000
101849750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
101901000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
101901000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
101901000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 101901000
101919750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
101950000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
101950000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
101950000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 101950000
101968750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
101999000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
101999000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
101999000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 101999000
102017750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102048000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
102048000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
102048000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102048000
102066750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102118000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
102118000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
102118000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102118000
102136750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102188000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
102188000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
102188000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102188000
102206750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102237000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
102237000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
102237000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102237000
102255750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102286000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
102286000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
102286000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102286000
102304750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102335000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
102335000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
102335000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102335000
102353750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102405000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
102405000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
102405000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102405000
102405000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 102412500, now got 0 active
102405000: system.mem_ctrl.dram: Auto-precharged bank: 6
102423750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102475000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
102475000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
102475000: system.mem_ctrl.dram: Activate at tick 102475000
102475000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 102475000, now got 1 active
102475000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102488750
102507500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102538000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
102538000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
102538000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102538000
102556750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102587000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
102587000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
102587000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102587000
102605750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102636000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
102636000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
102636000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102636000
102654750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102685000: system.mem_ctrl.dram: Address: 0x92c40 Rank 1 Bank 1 Row 4
102706000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
102706000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
102706000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102706000
102724750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102776000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
102776000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
102776000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102776000
102794750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102825000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
102825000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
102825000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102825000
102843750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102874000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
102874000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
102874000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102874000
102892750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102923000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
102923000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
102923000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102923000
102941750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102993000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
102993000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
102993000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102993000
103011750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103063000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
103063000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
103063000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103063000
103081750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103112000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
103112000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
103112000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103112000
103130750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103161000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
103161000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
103161000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103161000
103179750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103210000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
103210000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
103210000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103210000
103228750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103280000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
103280000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
103280000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103280000
103298750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103350000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
103350000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
103350000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103350000
103350000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 103357500, now got 0 active
103350000: system.mem_ctrl.dram: Auto-precharged bank: 6
103368750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103399000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
103399000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
103399000: system.mem_ctrl.dram: Activate at tick 103399000
103399000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 103399000, now got 1 active
103399000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103412750
103431500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103462000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
103462000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
103462000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103462000
103480750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103511000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
103511000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
103511000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103511000
103529750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103581000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
103581000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
103581000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103581000
103599750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103651000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
103651000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
103651000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103651000
103669750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103700000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
103700000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
103700000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103700000
103718750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103749000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
103749000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
103749000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103749000
103767750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103798000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
103798000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
103798000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103798000
103816750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103847000: system.mem_ctrl.dram: Address: 0x92c80 Rank 1 Bank 1 Row 4
103868000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
103868000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
103868000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103868000
103886750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103938000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
103938000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
103938000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103938000
103956750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103987000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
103987000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
103987000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103987000
104005750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104036000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
104036000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
104036000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104036000
104054750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104085000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
104085000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
104085000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104085000
104103750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104155000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
104155000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
104155000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104155000
104173750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104225000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
104225000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
104225000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104225000
104243750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104274000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
104274000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
104274000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104274000
104274000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 104281500, now got 0 active
104274000: system.mem_ctrl.dram: Auto-precharged bank: 6
104292750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104323000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
104323000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
104323000: system.mem_ctrl.dram: Activate at tick 104323000
104323000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 104323000, now got 1 active
104323000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104336750
104355500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104386000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
104386000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
104386000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104386000
104404750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104456000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
104456000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
104456000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104456000
104474750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104526000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
104526000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
104526000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104526000
104544750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104575000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
104575000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
104575000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104575000
104593750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104624000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
104624000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
104624000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104624000
104642750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104673000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
104673000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
104673000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104673000
104691750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104743000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
104743000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
104743000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104743000
104761750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104813000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
104813000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
104813000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104813000
104831750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104862000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
104862000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
104862000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104862000
104880750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104911000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
104911000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
104911000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104911000
104929750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104960000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
104960000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
104960000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104960000
104978750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105009000: system.mem_ctrl.dram: Address: 0x92cc0 Rank 1 Bank 1 Row 4
105030000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
105030000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
105030000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105030000
105048750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105100000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
105100000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
105100000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105100000
105118750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105149000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
105149000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
105149000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105149000
105167750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105198000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
105198000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
105198000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105198000
105198000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 105205500, now got 0 active
105198000: system.mem_ctrl.dram: Auto-precharged bank: 6
105216750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105247000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
105247000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
105247000: system.mem_ctrl.dram: Activate at tick 105247000
105247000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 105247000, now got 1 active
105247000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105260750
105279500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105331000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
105331000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
105331000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105331000
105349750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105401000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
105401000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
105401000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105401000
105419750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105450000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
105450000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
105450000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105450000
105468750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105499000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
105499000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
105499000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105499000
105517750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105548000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
105548000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
105548000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105548000
105566750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105618000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
105618000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
105618000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105618000
105636750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105688000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
105688000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
105688000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105688000
105706750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105737000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
105737000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
105737000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105737000
105755750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105786000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
105786000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
105786000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105786000
105804750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105835000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
105835000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
105835000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105835000
105853750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105905000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
105905000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
105905000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105905000
105923750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105975000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
105975000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
105975000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105975000
105993750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106024000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
106024000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
106024000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106024000
106042750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106073000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
106073000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
106073000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106073000
106091750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106122000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
106122000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
106122000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106122000
106122000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 106129500, now got 0 active
106122000: system.mem_ctrl.dram: Auto-precharged bank: 6
106140750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106171000: system.mem_ctrl.dram: Address: 0x92d00 Rank 1 Bank 1 Row 4
106192000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
106192000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
106192000: system.mem_ctrl.dram: Activate at tick 106192000
106192000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 106192000, now got 1 active
106192000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106205750
106224500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106276000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
106276000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
106276000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106276000
106294750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106325000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
106325000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
106325000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106325000
106343750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106374000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
106374000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
106374000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106374000
106392750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106423000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
106423000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
106423000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106423000
106441750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106493000: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
106493000: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
106493000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106493000
106511750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106563000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
106563000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
106563000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106563000
106581750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106612000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
106612000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
106612000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106612000
106630750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106661000: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
106661000: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
106661000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106661000
106679750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106710000: system.mem_ctrl.dram: Address: 0xc4b0 Rank 0 Bank 6 Row 0
106710000: system.mem_ctrl.dram: Timing access to addr 0xc4b0, rank/bank/row 0 6 0
106710000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106710000
106728750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106759000: system.mem_ctrl.dram: Address: 0xc4b0 Rank 0 Bank 6 Row 0
106759000: system.mem_ctrl.dram: Timing access to addr 0xc4b0, rank/bank/row 0 6 0
106759000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106759000
106777750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106808000: system.mem_ctrl.dram: Address: 0xc4b8 Rank 0 Bank 6 Row 0
106808000: system.mem_ctrl.dram: Timing access to addr 0xc4b8, rank/bank/row 0 6 0
106808000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106808000
106826750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106857000: system.mem_ctrl.dram: Address: 0xc4d8 Rank 0 Bank 6 Row 0
106857000: system.mem_ctrl.dram: Timing access to addr 0xc4d8, rank/bank/row 0 6 0
106857000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106857000
106875750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106906000: system.mem_ctrl.dram: Address: 0xc4e0 Rank 0 Bank 6 Row 0
106906000: system.mem_ctrl.dram: Timing access to addr 0xc4e0, rank/bank/row 0 6 0
106906000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106906000
106924750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106955000: system.mem_ctrl.dram: Address: 0x924a8 Rank 1 Bank 1 Row 4
106955000: system.mem_ctrl.dram: Timing access to addr 0x924a8, rank/bank/row 1 1 4
106955000: system.mem_ctrl.dram: Activate at tick 106955000
106955000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 106955000, now got 1 active
106955000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106968750
106987500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
107018000: system.mem_ctrl.dram: Address: 0xc4e0 Rank 0 Bank 6 Row 0
107018000: system.mem_ctrl.dram: Timing access to addr 0xc4e0, rank/bank/row 0 6 0
107018000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107018000
107036750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
107067000: system.mem_ctrl.dram: Address: 0xc4e0 Rank 0 Bank 6 Row 0
107067000: system.mem_ctrl.dram: Timing access to addr 0xc4e0, rank/bank/row 0 6 0
107067000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107067000
107067000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 107074500, now got 0 active
107067000: system.mem_ctrl.dram: Auto-precharged bank: 6
107085750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
107116000: system.mem_ctrl.dram: Address: 0xc4e8 Rank 0 Bank 6 Row 0
107116000: system.mem_ctrl.dram: Timing access to addr 0xc4e8, rank/bank/row 0 6 0
107116000: system.mem_ctrl.dram: Activate at tick 107116000
107116000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 107116000, now got 1 active
107116000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107129750
107148500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
107179000: system.mem_ctrl.dram: Address: 0xc4e8 Rank 0 Bank 6 Row 0
107179000: system.mem_ctrl.dram: Timing access to addr 0xc4e8, rank/bank/row 0 6 0
107179000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107179000
107197750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
107228000: system.mem_ctrl.dram: Address: 0x924a8 Rank 1 Bank 1 Row 4
107249000: system.mem_ctrl.dram: Address: 0xc4e8 Rank 0 Bank 6 Row 0
107249000: system.mem_ctrl.dram: Timing access to addr 0xc4e8, rank/bank/row 0 6 0
107249000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107249000
107267750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
107298000: system.mem_ctrl.dram: Address: 0xc4f0 Rank 0 Bank 6 Row 0
107298000: system.mem_ctrl.dram: Timing access to addr 0xc4f0, rank/bank/row 0 6 0
107298000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107298000
107316750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
107347000: system.mem_ctrl.dram: Address: 0xc4f0 Rank 0 Bank 6 Row 0
107347000: system.mem_ctrl.dram: Timing access to addr 0xc4f0, rank/bank/row 0 6 0
107347000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107347000
107365750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
107396000: system.mem_ctrl.dram: Address: 0xc4f8 Rank 0 Bank 6 Row 0
107396000: system.mem_ctrl.dram: Timing access to addr 0xc4f8, rank/bank/row 0 6 0
107396000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107396000
107414750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
107445000: system.mem_ctrl.dram: Address: 0x92508 Rank 1 Bank 1 Row 4
107466000: system.mem_ctrl.dram: Address: 0xc4f8 Rank 0 Bank 6 Row 0
107466000: system.mem_ctrl.dram: Timing access to addr 0xc4f8, rank/bank/row 0 6 0
107466000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107466000
107484750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
107515000: system.mem_ctrl.dram: Address: 0x949b8 Rank 1 Bank 2 Row 4
107515000: system.mem_ctrl.dram: Timing access to addr 0x949b8, rank/bank/row 1 2 4
107515000: system.mem_ctrl.dram: Activate at tick 107515000
107515000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 107515000, now got 2 active
107515000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107528750
107547500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
107578000: system.mem_ctrl.dram: Address: 0xe090 Rank 0 Bank 7 Row 0
107578000: system.mem_ctrl.dram: Timing access to addr 0xe090, rank/bank/row 0 7 0
107578000: system.mem_ctrl.dram: Activate at tick 107578000
107578000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 107578000, now got 2 active
107578000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107591750
107610500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
107641000: system.mem_ctrl.dram: Address: 0xe098 Rank 0 Bank 7 Row 0
107641000: system.mem_ctrl.dram: Timing access to addr 0xe098, rank/bank/row 0 7 0
107641000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107641000
107659750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
107690000: system.mem_ctrl.dram: Address: 0xdea0 Rank 0 Bank 6 Row 0
107690000: system.mem_ctrl.dram: Timing access to addr 0xdea0, rank/bank/row 0 6 0
107690000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107690000
107708750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
107739000: system.mem_ctrl.dram: Address: 0xdea8 Rank 0 Bank 6 Row 0
107739000: system.mem_ctrl.dram: Timing access to addr 0xdea8, rank/bank/row 0 6 0
107739000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107739000
107757750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
107788000: system.mem_ctrl.dram: Address: 0x94a00 Rank 1 Bank 2 Row 4
107788000: system.mem_ctrl.dram: Timing access to addr 0x94a00, rank/bank/row 1 2 4
107788000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107788000
107806750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
107837000: system.mem_ctrl.dram: Address: 0xdea8 Rank 0 Bank 6 Row 0
107837000: system.mem_ctrl.dram: Timing access to addr 0xdea8, rank/bank/row 0 6 0
107837000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107837000
107855750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
107886000: system.mem_ctrl.dram: Address: 0x94a00 Rank 1 Bank 2 Row 4
107886000: system.mem_ctrl.dram: Timing access to addr 0x94a00, rank/bank/row 1 2 4
107886000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107886000
107904750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
107935000: system.mem_ctrl.dram: Address: 0xdea8 Rank 0 Bank 6 Row 0
107935000: system.mem_ctrl.dram: Timing access to addr 0xdea8, rank/bank/row 0 6 0
107935000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107935000
107953750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
107984000: system.mem_ctrl.dram: Address: 0xdeb0 Rank 0 Bank 6 Row 0
107984000: system.mem_ctrl.dram: Timing access to addr 0xdeb0, rank/bank/row 0 6 0
107984000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107984000
108002750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108033000: system.mem_ctrl.dram: Address: 0xdeb0 Rank 0 Bank 6 Row 0
108033000: system.mem_ctrl.dram: Timing access to addr 0xdeb0, rank/bank/row 0 6 0
108033000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108033000
108051750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108082000: system.mem_ctrl.dram: Address: 0xdeb8 Rank 0 Bank 6 Row 0
108082000: system.mem_ctrl.dram: Timing access to addr 0xdeb8, rank/bank/row 0 6 0
108082000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108082000
108100750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108131000: system.mem_ctrl.dram: Address: 0xdeb8 Rank 0 Bank 6 Row 0
108131000: system.mem_ctrl.dram: Timing access to addr 0xdeb8, rank/bank/row 0 6 0
108131000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108131000
108149750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108180000: system.mem_ctrl.dram: Address: 0xdeb8 Rank 0 Bank 6 Row 0
108180000: system.mem_ctrl.dram: Timing access to addr 0xdeb8, rank/bank/row 0 6 0
108180000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108180000
108180000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 108187500, now got 1 active
108180000: system.mem_ctrl.dram: Auto-precharged bank: 6
108198750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108229000: system.mem_ctrl.dram: Address: 0xdec0 Rank 0 Bank 6 Row 0
108229000: system.mem_ctrl.dram: Timing access to addr 0xdec0, rank/bank/row 0 6 0
108229000: system.mem_ctrl.dram: Activate at tick 108229000
108229000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 108229000, now got 2 active
108229000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108242750
108261500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108292000: system.mem_ctrl.dram: Address: 0x949f8 Rank 1 Bank 2 Row 4
108313000: system.mem_ctrl.dram: Address: 0xdec0 Rank 0 Bank 6 Row 0
108313000: system.mem_ctrl.dram: Timing access to addr 0xdec0, rank/bank/row 0 6 0
108313000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108313000
108331750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108383000: system.mem_ctrl.dram: Address: 0xdec0 Rank 0 Bank 6 Row 0
108383000: system.mem_ctrl.dram: Timing access to addr 0xdec0, rank/bank/row 0 6 0
108383000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108383000
108401750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108432000: system.mem_ctrl.dram: Address: 0xdec8 Rank 0 Bank 6 Row 0
108432000: system.mem_ctrl.dram: Timing access to addr 0xdec8, rank/bank/row 0 6 0
108432000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108432000
108450750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108502000: system.mem_ctrl.dram: Address: 0xdec8 Rank 0 Bank 6 Row 0
108502000: system.mem_ctrl.dram: Timing access to addr 0xdec8, rank/bank/row 0 6 0
108502000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108502000
108520750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108551000: system.mem_ctrl.dram: Address: 0xdf10 Rank 0 Bank 6 Row 0
108551000: system.mem_ctrl.dram: Timing access to addr 0xdf10, rank/bank/row 0 6 0
108551000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108551000
108569750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108600000: system.mem_ctrl.dram: Address: 0xdf18 Rank 0 Bank 6 Row 0
108600000: system.mem_ctrl.dram: Timing access to addr 0xdf18, rank/bank/row 0 6 0
108600000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108600000
108618750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108649000: system.mem_ctrl.dram: Address: 0x92530 Rank 1 Bank 1 Row 4
108649000: system.mem_ctrl.dram: Timing access to addr 0x92530, rank/bank/row 1 1 4
108649000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108649000
108667750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
108698000: system.mem_ctrl.dram: Address: 0xdf18 Rank 0 Bank 6 Row 0
108698000: system.mem_ctrl.dram: Timing access to addr 0xdf18, rank/bank/row 0 6 0
108698000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108698000
108716750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108747000: system.mem_ctrl.dram: Address: 0xdf20 Rank 0 Bank 6 Row 0
108747000: system.mem_ctrl.dram: Timing access to addr 0xdf20, rank/bank/row 0 6 0
108747000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108747000
108765750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108796000: system.mem_ctrl.dram: Address: 0xe098 Rank 0 Bank 7 Row 0
108796000: system.mem_ctrl.dram: Timing access to addr 0xe098, rank/bank/row 0 7 0
108796000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108796000
108814750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108845000: system.mem_ctrl.dram: Address: 0xe0a0 Rank 0 Bank 7 Row 0
108845000: system.mem_ctrl.dram: Timing access to addr 0xe0a0, rank/bank/row 0 7 0
108845000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108845000
108863750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108894000: system.mem_ctrl.dram: Address: 0x94a00 Rank 1 Bank 2 Row 4
108894000: system.mem_ctrl.dram: Timing access to addr 0x94a00, rank/bank/row 1 2 4
108894000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108894000
108912750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
108943000: system.mem_ctrl.dram: Address: 0xe0a0 Rank 0 Bank 7 Row 0
108943000: system.mem_ctrl.dram: Timing access to addr 0xe0a0, rank/bank/row 0 7 0
108943000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108943000
108961750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108992000: system.mem_ctrl.dram: Address: 0xe0c8 Rank 0 Bank 7 Row 0
108992000: system.mem_ctrl.dram: Timing access to addr 0xe0c8, rank/bank/row 0 7 0
108992000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108992000
109007500: 0: Refresh due
109007500: 0: Precharging all
109007500: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 109007500, now got 1 active
109007500: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 109007500, now got 0 active
109007500: 1: Refresh due
109007500: 1: Precharging all
109007500: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 109007500, now got 1 active
109007500: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 109007500, now got 0 active
109010750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
109041000: system.mem_ctrl.dram: Address: 0xe0d0 Rank 0 Bank 7 Row 0
109281250: 0: Scheduling next request after refreshing rank 0
109281250: system.mem_ctrl.dram: Timing access to addr 0xe0d0, rank/bank/row 0 7 0
109281250: system.mem_ctrl.dram: Activate at tick 109281250
109281250: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 109281250, now got 1 active
109281250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 109295000
109281250: 1: Scheduling next request after refreshing rank 1
109313750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
109344000: system.mem_ctrl.dram: Address: 0xe0d0 Rank 0 Bank 7 Row 0
109344000: system.mem_ctrl.dram: Timing access to addr 0xe0d0, rank/bank/row 0 7 0
109344000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 109344000
109362750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
109393000: system.mem_ctrl.dram: Address: 0xe0d0 Rank 0 Bank 7 Row 0
109393000: system.mem_ctrl.dram: Timing access to addr 0xe0d0, rank/bank/row 0 7 0
109393000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 109393000
109411750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
109442000: system.mem_ctrl.dram: Address: 0xe0d8 Rank 0 Bank 7 Row 0
109442000: system.mem_ctrl.dram: Timing access to addr 0xe0d8, rank/bank/row 0 7 0
109442000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 109442000
109460750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
109491000: system.mem_ctrl.dram: Address: 0xe0d8 Rank 0 Bank 7 Row 0
109491000: system.mem_ctrl.dram: Timing access to addr 0xe0d8, rank/bank/row 0 7 0
109491000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 109491000
109509750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
109540000: system.mem_ctrl.dram: Address: 0xe0d8 Rank 0 Bank 7 Row 0
109540000: system.mem_ctrl.dram: Timing access to addr 0xe0d8, rank/bank/row 0 7 0
109540000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 109540000
109558750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
109589000: system.mem_ctrl.dram: Address: 0xe0e0 Rank 0 Bank 7 Row 0
109589000: system.mem_ctrl.dram: Timing access to addr 0xe0e0, rank/bank/row 0 7 0
109589000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 109589000
109607750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
109638000: system.mem_ctrl.dram: Address: 0xe0e0 Rank 0 Bank 7 Row 0
109638000: system.mem_ctrl.dram: Timing access to addr 0xe0e0, rank/bank/row 0 7 0
109638000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 109638000
109656750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
109687000: system.mem_ctrl.dram: Address: 0xe0e0 Rank 0 Bank 7 Row 0
109687000: system.mem_ctrl.dram: Timing access to addr 0xe0e0, rank/bank/row 0 7 0
109687000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 109687000
109705750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
109736000: system.mem_ctrl.dram: Address: 0xe0e8 Rank 0 Bank 7 Row 0
109736000: system.mem_ctrl.dram: Timing access to addr 0xe0e8, rank/bank/row 0 7 0
109736000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 109736000
109754750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
109785000: system.mem_ctrl.dram: Address: 0xe0e8 Rank 0 Bank 7 Row 0
109785000: system.mem_ctrl.dram: Timing access to addr 0xe0e8, rank/bank/row 0 7 0
109785000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 109785000
109803750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
109834000: system.mem_ctrl.dram: Address: 0xe0e8 Rank 0 Bank 7 Row 0
109834000: system.mem_ctrl.dram: Timing access to addr 0xe0e8, rank/bank/row 0 7 0
109834000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 109834000
109852750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
109883000: system.mem_ctrl.dram: Address: 0xe0e8 Rank 0 Bank 7 Row 0
109883000: system.mem_ctrl.dram: Timing access to addr 0xe0e8, rank/bank/row 0 7 0
109883000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 109883000
109901750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
109932000: system.mem_ctrl.dram: Address: 0xe0f0 Rank 0 Bank 7 Row 0
109932000: system.mem_ctrl.dram: Timing access to addr 0xe0f0, rank/bank/row 0 7 0
109932000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 109932000
109950750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
109981000: system.mem_ctrl.dram: Address: 0x92d18 Rank 1 Bank 1 Row 4
109981000: system.mem_ctrl.dram: Timing access to addr 0x92d18, rank/bank/row 1 1 4
109981000: system.mem_ctrl.dram: Activate at tick 109981000
109981000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 109981000, now got 1 active
109981000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 109994750
110013500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
110044000: system.mem_ctrl.dram: Address: 0xe0f0 Rank 0 Bank 7 Row 0
110044000: system.mem_ctrl.dram: Timing access to addr 0xe0f0, rank/bank/row 0 7 0
110044000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110044000
110062750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
110093000: system.mem_ctrl.dram: Address: 0xe0f8 Rank 0 Bank 7 Row 0
110093000: system.mem_ctrl.dram: Timing access to addr 0xe0f8, rank/bank/row 0 7 0
110093000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110093000
110093000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 110100500, now got 0 active
110093000: system.mem_ctrl.dram: Auto-precharged bank: 7
110111750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
110142000: system.mem_ctrl.dram: Address: 0xe0f8 Rank 0 Bank 7 Row 0
110142000: system.mem_ctrl.dram: Timing access to addr 0xe0f8, rank/bank/row 0 7 0
110142000: system.mem_ctrl.dram: Activate at tick 110142000
110142000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 110142000, now got 1 active
110142000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110155750
110174500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
110205000: system.mem_ctrl.dram: Address: 0xe100 Rank 0 Bank 7 Row 0
110205000: system.mem_ctrl.dram: Timing access to addr 0xe100, rank/bank/row 0 7 0
110205000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110205000
110223750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
110254000: system.mem_ctrl.dram: Address: 0xe100 Rank 0 Bank 7 Row 0
110254000: system.mem_ctrl.dram: Timing access to addr 0xe100, rank/bank/row 0 7 0
110254000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110254000
110272750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
110303000: system.mem_ctrl.dram: Address: 0xe100 Rank 0 Bank 7 Row 0
110303000: system.mem_ctrl.dram: Timing access to addr 0xe100, rank/bank/row 0 7 0
110303000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110303000
110321750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
110352000: system.mem_ctrl.dram: Address: 0xe108 Rank 0 Bank 7 Row 0
110352000: system.mem_ctrl.dram: Timing access to addr 0xe108, rank/bank/row 0 7 0
110352000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110352000
110370750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
110401000: system.mem_ctrl.dram: Address: 0xe108 Rank 0 Bank 7 Row 0
110401000: system.mem_ctrl.dram: Timing access to addr 0xe108, rank/bank/row 0 7 0
110401000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110401000
110419750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
110450000: system.mem_ctrl.dram: Address: 0xe108 Rank 0 Bank 7 Row 0
110450000: system.mem_ctrl.dram: Timing access to addr 0xe108, rank/bank/row 0 7 0
110450000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110450000
110468750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
110499000: system.mem_ctrl.dram: Address: 0xe108 Rank 0 Bank 7 Row 0
110499000: system.mem_ctrl.dram: Timing access to addr 0xe108, rank/bank/row 0 7 0
110499000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110499000
110517750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
110548000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
110548000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
110548000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110548000
110566750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
110597000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
110597000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
110597000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110597000
110615750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
110646000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
110646000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
110646000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110646000
110664750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
110695000: system.mem_ctrl.dram: Address: 0xe118 Rank 0 Bank 7 Row 0
110695000: system.mem_ctrl.dram: Timing access to addr 0xe118, rank/bank/row 0 7 0
110695000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110695000
110713750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
110744000: system.mem_ctrl.dram: Address: 0xe118 Rank 0 Bank 7 Row 0
110744000: system.mem_ctrl.dram: Timing access to addr 0xe118, rank/bank/row 0 7 0
110744000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110744000
110762750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
110793000: system.mem_ctrl.dram: Address: 0xe120 Rank 0 Bank 7 Row 0
110793000: system.mem_ctrl.dram: Timing access to addr 0xe120, rank/bank/row 0 7 0
110793000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110793000
110811750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
110842000: system.mem_ctrl.dram: Address: 0xe120 Rank 0 Bank 7 Row 0
110842000: system.mem_ctrl.dram: Timing access to addr 0xe120, rank/bank/row 0 7 0
110842000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110842000
110860750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
110891000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
110891000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
110891000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110891000
110891000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 110898500, now got 0 active
110891000: system.mem_ctrl.dram: Auto-precharged bank: 7
110909750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
110940000: system.mem_ctrl.dram: Address: 0x92d1c Rank 1 Bank 1 Row 4
110940000: system.mem_ctrl.dram: Timing access to addr 0x92d1c, rank/bank/row 1 1 4
110940000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110940000
110958750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
110989000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
110989000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
110989000: system.mem_ctrl.dram: Activate at tick 110989000
110989000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 110989000, now got 1 active
110989000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111002750
111021500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111052000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
111052000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
111052000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111052000
111070750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111101000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
111101000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
111101000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111101000
111119750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111150000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
111150000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
111150000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111150000
111168750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111199000: system.mem_ctrl.dram: Address: 0xe118 Rank 0 Bank 7 Row 0
111199000: system.mem_ctrl.dram: Timing access to addr 0xe118, rank/bank/row 0 7 0
111199000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111199000
111217750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111248000: system.mem_ctrl.dram: Address: 0xe118 Rank 0 Bank 7 Row 0
111248000: system.mem_ctrl.dram: Timing access to addr 0xe118, rank/bank/row 0 7 0
111248000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111248000
111266750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111297000: system.mem_ctrl.dram: Address: 0xe120 Rank 0 Bank 7 Row 0
111297000: system.mem_ctrl.dram: Timing access to addr 0xe120, rank/bank/row 0 7 0
111297000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111297000
111315750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111346000: system.mem_ctrl.dram: Address: 0xe120 Rank 0 Bank 7 Row 0
111346000: system.mem_ctrl.dram: Timing access to addr 0xe120, rank/bank/row 0 7 0
111346000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111346000
111364750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111395000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
111395000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
111395000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111395000
111413750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111444000: system.mem_ctrl.dram: Address: 0x92d20 Rank 1 Bank 1 Row 4
111444000: system.mem_ctrl.dram: Timing access to addr 0x92d20, rank/bank/row 1 1 4
111444000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111444000
111462750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
111493000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
111493000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
111493000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111493000
111511750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111542000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
111542000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
111542000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111542000
111560750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111591000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
111591000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
111591000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111591000
111609750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111640000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
111640000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
111640000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111640000
111658750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111689000: system.mem_ctrl.dram: Address: 0xe118 Rank 0 Bank 7 Row 0
111689000: system.mem_ctrl.dram: Timing access to addr 0xe118, rank/bank/row 0 7 0
111689000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111689000
111707750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111738000: system.mem_ctrl.dram: Address: 0xe118 Rank 0 Bank 7 Row 0
111738000: system.mem_ctrl.dram: Timing access to addr 0xe118, rank/bank/row 0 7 0
111738000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111738000
111756750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111787000: system.mem_ctrl.dram: Address: 0xe120 Rank 0 Bank 7 Row 0
111787000: system.mem_ctrl.dram: Timing access to addr 0xe120, rank/bank/row 0 7 0
111787000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111787000
111787000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 111794500, now got 0 active
111787000: system.mem_ctrl.dram: Auto-precharged bank: 7
111805750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111836000: system.mem_ctrl.dram: Address: 0xe120 Rank 0 Bank 7 Row 0
111836000: system.mem_ctrl.dram: Timing access to addr 0xe120, rank/bank/row 0 7 0
111836000: system.mem_ctrl.dram: Activate at tick 111836000
111836000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 111836000, now got 1 active
111836000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111849750
111868500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111899000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
111899000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
111899000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111899000
111917750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111948000: system.mem_ctrl.dram: Address: 0x92d24 Rank 1 Bank 1 Row 4
111948000: system.mem_ctrl.dram: Timing access to addr 0x92d24, rank/bank/row 1 1 4
111948000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111948000
111966750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
111997000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
111997000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
111997000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111997000
112015750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112046000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
112046000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
112046000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112046000
112064750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112095000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
112095000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
112095000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112095000
112113750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112144000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
112144000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
112144000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112144000
112162750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112193000: system.mem_ctrl.dram: Address: 0xe118 Rank 0 Bank 7 Row 0
112193000: system.mem_ctrl.dram: Timing access to addr 0xe118, rank/bank/row 0 7 0
112193000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112193000
112211750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112242000: system.mem_ctrl.dram: Address: 0xe210 Rank 0 Bank 7 Row 0
112242000: system.mem_ctrl.dram: Timing access to addr 0xe210, rank/bank/row 0 7 0
112242000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112242000
112260750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112291000: system.mem_ctrl.dram: Address: 0xe218 Rank 0 Bank 7 Row 0
112291000: system.mem_ctrl.dram: Timing access to addr 0xe218, rank/bank/row 0 7 0
112291000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112291000
112309750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112360000: system.mem_ctrl.dram: Address: 0xe218 Rank 0 Bank 7 Row 0
112360000: system.mem_ctrl.dram: Timing access to addr 0xe218, rank/bank/row 0 7 0
112360000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112360000
112378750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112409000: system.mem_ctrl.dram: Address: 0x92520 Rank 1 Bank 1 Row 4
112409000: system.mem_ctrl.dram: Timing access to addr 0x92520, rank/bank/row 1 1 4
112409000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112409000
112427750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
112458000: system.mem_ctrl.dram: Address: 0xe218 Rank 0 Bank 7 Row 0
112458000: system.mem_ctrl.dram: Timing access to addr 0xe218, rank/bank/row 0 7 0
112458000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112458000
112476750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112507000: system.mem_ctrl.dram: Address: 0xe220 Rank 0 Bank 7 Row 0
112507000: system.mem_ctrl.dram: Timing access to addr 0xe220, rank/bank/row 0 7 0
112507000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112507000
112525750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112556000: system.mem_ctrl.dram: Address: 0xe220 Rank 0 Bank 7 Row 0
112556000: system.mem_ctrl.dram: Timing access to addr 0xe220, rank/bank/row 0 7 0
112556000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112556000
112574750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112605000: system.mem_ctrl.dram: Address: 0xe220 Rank 0 Bank 7 Row 0
112605000: system.mem_ctrl.dram: Timing access to addr 0xe220, rank/bank/row 0 7 0
112605000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112605000
112623750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112654000: system.mem_ctrl.dram: Address: 0xe228 Rank 0 Bank 7 Row 0
112654000: system.mem_ctrl.dram: Timing access to addr 0xe228, rank/bank/row 0 7 0
112654000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112654000
112672750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112703000: system.mem_ctrl.dram: Address: 0x949c0 Rank 1 Bank 2 Row 4
112703000: system.mem_ctrl.dram: Timing access to addr 0x949c0, rank/bank/row 1 2 4
112703000: system.mem_ctrl.dram: Activate at tick 112703000
112703000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 112703000, now got 2 active
112703000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112716750
112735500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
112766000: system.mem_ctrl.dram: Address: 0xe228 Rank 0 Bank 7 Row 0
112766000: system.mem_ctrl.dram: Timing access to addr 0xe228, rank/bank/row 0 7 0
112766000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112766000
112766000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 112773500, now got 0 active
112766000: system.mem_ctrl.dram: Auto-precharged bank: 7
112784750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112815000: system.mem_ctrl.dram: Address: 0xe228 Rank 0 Bank 7 Row 0
112815000: system.mem_ctrl.dram: Timing access to addr 0xe228, rank/bank/row 0 7 0
112815000: system.mem_ctrl.dram: Activate at tick 112815000
112815000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 112815000, now got 1 active
112815000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112828750
112847500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112878000: system.mem_ctrl.dram: Address: 0xe230 Rank 0 Bank 7 Row 0
112878000: system.mem_ctrl.dram: Timing access to addr 0xe230, rank/bank/row 0 7 0
112878000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112878000
112896750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112947000: system.mem_ctrl.dram: Address: 0xe230 Rank 0 Bank 7 Row 0
112947000: system.mem_ctrl.dram: Timing access to addr 0xe230, rank/bank/row 0 7 0
112947000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112947000
112965750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112996000: system.mem_ctrl.dram: Address: 0xe238 Rank 0 Bank 7 Row 0
112996000: system.mem_ctrl.dram: Timing access to addr 0xe238, rank/bank/row 0 7 0
112996000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112996000
113014750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
113045000: system.mem_ctrl.dram: Address: 0xe338 Rank 0 Bank 7 Row 0
113045000: system.mem_ctrl.dram: Timing access to addr 0xe338, rank/bank/row 0 7 0
113045000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113045000
113063750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
113094000: system.mem_ctrl.dram: Address: 0x92d64 Rank 1 Bank 1 Row 4
113094000: system.mem_ctrl.dram: Timing access to addr 0x92d64, rank/bank/row 1 1 4
113094000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113094000
113112750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
113143000: system.mem_ctrl.dram: Address: 0xe338 Rank 0 Bank 7 Row 0
113143000: system.mem_ctrl.dram: Timing access to addr 0xe338, rank/bank/row 0 7 0
113143000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113143000
113161750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
113192000: system.mem_ctrl.dram: Address: 0xe340 Rank 0 Bank 7 Row 0
113192000: system.mem_ctrl.dram: Timing access to addr 0xe340, rank/bank/row 0 7 0
113192000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113192000
113210750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
113241000: system.mem_ctrl.dram: Address: 0x94a00 Rank 1 Bank 2 Row 4
113241000: system.mem_ctrl.dram: Timing access to addr 0x94a00, rank/bank/row 1 2 4
113241000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113241000
113259750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
113290000: system.mem_ctrl.dram: Address: 0xe340 Rank 0 Bank 7 Row 0
113290000: system.mem_ctrl.dram: Timing access to addr 0xe340, rank/bank/row 0 7 0
113290000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113290000
113308750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
113339000: system.mem_ctrl.dram: Address: 0xe340 Rank 0 Bank 7 Row 0
113339000: system.mem_ctrl.dram: Timing access to addr 0xe340, rank/bank/row 0 7 0
113339000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113339000
113357750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
113388000: system.mem_ctrl.dram: Address: 0xe348 Rank 0 Bank 7 Row 0
113388000: system.mem_ctrl.dram: Timing access to addr 0xe348, rank/bank/row 0 7 0
113388000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113388000
113406750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
113437000: system.mem_ctrl.dram: Address: 0x92d50 Rank 1 Bank 1 Row 4
113437000: system.mem_ctrl.dram: Timing access to addr 0x92d50, rank/bank/row 1 1 4
113437000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113437000
113455750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
113486000: system.mem_ctrl.dram: Address: 0xe348 Rank 0 Bank 7 Row 0
113486000: system.mem_ctrl.dram: Timing access to addr 0xe348, rank/bank/row 0 7 0
113486000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113486000
113504750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
113535000: system.mem_ctrl.dram: Address: 0xe350 Rank 0 Bank 7 Row 0
113535000: system.mem_ctrl.dram: Timing access to addr 0xe350, rank/bank/row 0 7 0
113535000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113535000
113553750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
113605000: system.mem_ctrl.dram: Address: 0xe350 Rank 0 Bank 7 Row 0
113605000: system.mem_ctrl.dram: Timing access to addr 0xe350, rank/bank/row 0 7 0
113605000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113605000
113623750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
113654000: system.mem_ctrl.dram: Address: 0xe378 Rank 0 Bank 7 Row 0
113654000: system.mem_ctrl.dram: Timing access to addr 0xe378, rank/bank/row 0 7 0
113654000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113654000
113672750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
113703000: system.mem_ctrl.dram: Address: 0x92520 Rank 1 Bank 1 Row 4
113703000: system.mem_ctrl.dram: Timing access to addr 0x92520, rank/bank/row 1 1 4
113703000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113703000
113721750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
113752000: system.mem_ctrl.dram: Address: 0xe378 Rank 0 Bank 7 Row 0
113752000: system.mem_ctrl.dram: Timing access to addr 0xe378, rank/bank/row 0 7 0
113752000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113752000
113770750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
113801000: system.mem_ctrl.dram: Address: 0xe380 Rank 0 Bank 7 Row 0
113801000: system.mem_ctrl.dram: Timing access to addr 0xe380, rank/bank/row 0 7 0
113801000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113801000
113801000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 113808500, now got 0 active
113801000: system.mem_ctrl.dram: Auto-precharged bank: 7
113819750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
113871000: system.mem_ctrl.dram: Address: 0xe380 Rank 0 Bank 7 Row 0
113871000: system.mem_ctrl.dram: Timing access to addr 0xe380, rank/bank/row 0 7 0
113871000: system.mem_ctrl.dram: Activate at tick 113871000
113871000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 113871000, now got 1 active
113871000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113884750
113903500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
113934000: system.mem_ctrl.dram: Address: 0xe388 Rank 0 Bank 7 Row 0
113934000: system.mem_ctrl.dram: Timing access to addr 0xe388, rank/bank/row 0 7 0
113934000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113934000
113952750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114004000: system.mem_ctrl.dram: Address: 0xe388 Rank 0 Bank 7 Row 0
114004000: system.mem_ctrl.dram: Timing access to addr 0xe388, rank/bank/row 0 7 0
114004000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114004000
114022750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114053000: system.mem_ctrl.dram: Address: 0xe388 Rank 0 Bank 7 Row 0
114053000: system.mem_ctrl.dram: Timing access to addr 0xe388, rank/bank/row 0 7 0
114053000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114053000
114071750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114102000: system.mem_ctrl.dram: Address: 0xe390 Rank 0 Bank 7 Row 0
114102000: system.mem_ctrl.dram: Timing access to addr 0xe390, rank/bank/row 0 7 0
114102000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114102000
114120750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114151000: system.mem_ctrl.dram: Address: 0xe390 Rank 0 Bank 7 Row 0
114151000: system.mem_ctrl.dram: Timing access to addr 0xe390, rank/bank/row 0 7 0
114151000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114151000
114169750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114200000: system.mem_ctrl.dram: Address: 0xe398 Rank 0 Bank 7 Row 0
114200000: system.mem_ctrl.dram: Timing access to addr 0xe398, rank/bank/row 0 7 0
114200000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114200000
114218750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114249000: system.mem_ctrl.dram: Address: 0xe398 Rank 0 Bank 7 Row 0
114249000: system.mem_ctrl.dram: Timing access to addr 0xe398, rank/bank/row 0 7 0
114249000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114249000
114267750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114319000: system.mem_ctrl.dram: Address: 0xe398 Rank 0 Bank 7 Row 0
114319000: system.mem_ctrl.dram: Timing access to addr 0xe398, rank/bank/row 0 7 0
114319000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114319000
114337750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114368000: system.mem_ctrl.dram: Address: 0xe3a0 Rank 0 Bank 7 Row 0
114368000: system.mem_ctrl.dram: Timing access to addr 0xe3a0, rank/bank/row 0 7 0
114368000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114368000
114386750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114417000: system.mem_ctrl.dram: Address: 0xe520 Rank 0 Bank 7 Row 0
114417000: system.mem_ctrl.dram: Timing access to addr 0xe520, rank/bank/row 0 7 0
114417000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114417000
114435750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114466000: system.mem_ctrl.dram: Address: 0xe528 Rank 0 Bank 7 Row 0
114466000: system.mem_ctrl.dram: Timing access to addr 0xe528, rank/bank/row 0 7 0
114466000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114466000
114484750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114515000: system.mem_ctrl.dram: Address: 0x94a00 Rank 1 Bank 2 Row 4
114515000: system.mem_ctrl.dram: Timing access to addr 0x94a00, rank/bank/row 1 2 4
114515000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114515000
114533750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
114564000: system.mem_ctrl.dram: Address: 0xe528 Rank 0 Bank 7 Row 0
114564000: system.mem_ctrl.dram: Timing access to addr 0xe528, rank/bank/row 0 7 0
114564000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114564000
114582750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114613000: system.mem_ctrl.dram: Address: 0x92d48 Rank 1 Bank 1 Row 4
114613000: system.mem_ctrl.dram: Timing access to addr 0x92d48, rank/bank/row 1 1 4
114613000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114613000
114631750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
114662000: system.mem_ctrl.dram: Address: 0xe530 Rank 0 Bank 7 Row 0
114662000: system.mem_ctrl.dram: Timing access to addr 0xe530, rank/bank/row 0 7 0
114662000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114662000
114680750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114711000: system.mem_ctrl.dram: Address: 0x949d8 Rank 1 Bank 2 Row 4
114711000: system.mem_ctrl.dram: Timing access to addr 0x949d8, rank/bank/row 1 2 4
114711000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114711000
114729750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
114760000: system.mem_ctrl.dram: Address: 0xe530 Rank 0 Bank 7 Row 0
114760000: system.mem_ctrl.dram: Timing access to addr 0xe530, rank/bank/row 0 7 0
114760000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114760000
114778750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114809000: system.mem_ctrl.dram: Address: 0xe538 Rank 0 Bank 7 Row 0
114809000: system.mem_ctrl.dram: Timing access to addr 0xe538, rank/bank/row 0 7 0
114809000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114809000
114809000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 114816500, now got 0 active
114809000: system.mem_ctrl.dram: Auto-precharged bank: 7
114827750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114858000: system.mem_ctrl.dram: Address: 0xe538 Rank 0 Bank 7 Row 0
114858000: system.mem_ctrl.dram: Timing access to addr 0xe538, rank/bank/row 0 7 0
114858000: system.mem_ctrl.dram: Activate at tick 114858000
114858000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 114858000, now got 1 active
114858000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114871750
114890500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114921000: system.mem_ctrl.dram: Address: 0xe538 Rank 0 Bank 7 Row 0
114921000: system.mem_ctrl.dram: Timing access to addr 0xe538, rank/bank/row 0 7 0
114921000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114921000
114939750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114970000: system.mem_ctrl.dram: Address: 0xe538 Rank 0 Bank 7 Row 0
114970000: system.mem_ctrl.dram: Timing access to addr 0xe538, rank/bank/row 0 7 0
114970000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114970000
114988750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115019000: system.mem_ctrl.dram: Address: 0xe540 Rank 0 Bank 7 Row 0
115019000: system.mem_ctrl.dram: Timing access to addr 0xe540, rank/bank/row 0 7 0
115019000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115019000
115037750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115088000: system.mem_ctrl.dram: Address: 0xe540 Rank 0 Bank 7 Row 0
115088000: system.mem_ctrl.dram: Timing access to addr 0xe540, rank/bank/row 0 7 0
115088000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115088000
115106750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115137000: system.mem_ctrl.dram: Address: 0xe548 Rank 0 Bank 7 Row 0
115137000: system.mem_ctrl.dram: Timing access to addr 0xe548, rank/bank/row 0 7 0
115137000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115137000
115155750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115186000: system.mem_ctrl.dram: Address: 0xe548 Rank 0 Bank 7 Row 0
115186000: system.mem_ctrl.dram: Timing access to addr 0xe548, rank/bank/row 0 7 0
115186000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115186000
115204750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115235000: system.mem_ctrl.dram: Address: 0xe548 Rank 0 Bank 7 Row 0
115235000: system.mem_ctrl.dram: Timing access to addr 0xe548, rank/bank/row 0 7 0
115235000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115235000
115253750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115284000: system.mem_ctrl.dram: Address: 0xe550 Rank 0 Bank 7 Row 0
115284000: system.mem_ctrl.dram: Timing access to addr 0xe550, rank/bank/row 0 7 0
115284000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115284000
115302750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115333000: system.mem_ctrl.dram: Address: 0xe550 Rank 0 Bank 7 Row 0
115333000: system.mem_ctrl.dram: Timing access to addr 0xe550, rank/bank/row 0 7 0
115333000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115333000
115351750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115382000: system.mem_ctrl.dram: Address: 0xe550 Rank 0 Bank 7 Row 0
115382000: system.mem_ctrl.dram: Timing access to addr 0xe550, rank/bank/row 0 7 0
115382000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115382000
115400750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115431000: system.mem_ctrl.dram: Address: 0xe558 Rank 0 Bank 7 Row 0
115431000: system.mem_ctrl.dram: Timing access to addr 0xe558, rank/bank/row 0 7 0
115431000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115431000
115449750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115501000: system.mem_ctrl.dram: Address: 0xe558 Rank 0 Bank 7 Row 0
115501000: system.mem_ctrl.dram: Timing access to addr 0xe558, rank/bank/row 0 7 0
115501000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115501000
115519750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115550000: system.mem_ctrl.dram: Address: 0xe558 Rank 0 Bank 7 Row 0
115550000: system.mem_ctrl.dram: Timing access to addr 0xe558, rank/bank/row 0 7 0
115550000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115550000
115568750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115599000: system.mem_ctrl.dram: Address: 0xe560 Rank 0 Bank 7 Row 0
115599000: system.mem_ctrl.dram: Timing access to addr 0xe560, rank/bank/row 0 7 0
115599000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115599000
115617750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115648000: system.mem_ctrl.dram: Address: 0xe560 Rank 0 Bank 7 Row 0
115648000: system.mem_ctrl.dram: Timing access to addr 0xe560, rank/bank/row 0 7 0
115648000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115648000
115648000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 115655500, now got 0 active
115648000: system.mem_ctrl.dram: Auto-precharged bank: 7
115666750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115697000: system.mem_ctrl.dram: Address: 0xe560 Rank 0 Bank 7 Row 0
115697000: system.mem_ctrl.dram: Timing access to addr 0xe560, rank/bank/row 0 7 0
115697000: system.mem_ctrl.dram: Activate at tick 115697000
115697000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 115697000, now got 1 active
115697000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115710750
115729500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115760000: system.mem_ctrl.dram: Address: 0xe568 Rank 0 Bank 7 Row 0
115760000: system.mem_ctrl.dram: Timing access to addr 0xe568, rank/bank/row 0 7 0
115760000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115760000
115778750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115809000: system.mem_ctrl.dram: Address: 0x80700 Rank 0 Bank 0 Row 4
115809000: system.mem_ctrl.dram: Timing access to addr 0x80700, rank/bank/row 0 0 4
115809000: system.mem_ctrl.dram: Activate at tick 115809000
115809000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 115809000, now got 2 active
115809000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115822750
115841500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115872000: system.mem_ctrl.dram: Address: 0x949b8 Rank 1 Bank 2 Row 4
115893000: system.mem_ctrl.dram: Address: 0x11590 Rank 1 Bank 0 Row 0
115893000: system.mem_ctrl.dram: Timing access to addr 0x11590, rank/bank/row 1 0 0
115893000: system.mem_ctrl.dram: Activate at tick 115893000
115893000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 115893000, now got 3 active
115893000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115906750
115925500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
115956000: system.mem_ctrl.dram: Address: 0x11590 Rank 1 Bank 0 Row 0
115956000: system.mem_ctrl.dram: Timing access to addr 0x11590, rank/bank/row 1 0 0
115956000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115956000
115974750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
116005000: system.mem_ctrl.dram: Address: 0x11598 Rank 1 Bank 0 Row 0
116005000: system.mem_ctrl.dram: Timing access to addr 0x11598, rank/bank/row 1 0 0
116005000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 116005000
116023750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
116075000: system.mem_ctrl.dram: Address: 0x13780 Rank 1 Bank 1 Row 0
116075000: system.mem_ctrl.dram: Timing access to addr 0x13780, rank/bank/row 1 1 0
116075000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 116075000, now got 2 active
116075000: system.mem_ctrl.dram: Activate at tick 116088750
116075000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 116088750, now got 3 active
116075000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 116102500
116121250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
116173000: system.mem_ctrl.dram: Address: 0x13780 Rank 1 Bank 1 Row 0
116173000: system.mem_ctrl.dram: Timing access to addr 0x13780, rank/bank/row 1 1 0
116173000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 116173000
116191750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
116222000: system.mem_ctrl.dram: Address: 0x13788 Rank 1 Bank 1 Row 0
116222000: system.mem_ctrl.dram: Timing access to addr 0x13788, rank/bank/row 1 1 0
116222000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 116222000
116240750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
116292000: system.mem_ctrl.dram: Address: 0x13788 Rank 1 Bank 1 Row 0
116292000: system.mem_ctrl.dram: Timing access to addr 0x13788, rank/bank/row 1 1 0
116292000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 116292000
116310750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
116341000: system.mem_ctrl.dram: Address: 0x13788 Rank 1 Bank 1 Row 0
116341000: system.mem_ctrl.dram: Timing access to addr 0x13788, rank/bank/row 1 1 0
116341000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 116341000
116359750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
116390000: system.mem_ctrl.dram: Address: 0x13790 Rank 1 Bank 1 Row 0
116390000: system.mem_ctrl.dram: Timing access to addr 0x13790, rank/bank/row 1 1 0
116390000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 116390000
116408750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
116439000: system.mem_ctrl.dram: Address: 0x930f0 Rank 1 Bank 1 Row 4
116439000: system.mem_ctrl.dram: Timing access to addr 0x930f0, rank/bank/row 1 1 4
116439000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 116439000, now got 2 active
116439000: system.mem_ctrl.dram: Activate at tick 116452750
116439000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 116452750, now got 3 active
116439000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 116466500
116485250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
116516000: system.mem_ctrl.dram: Address: 0x13790 Rank 1 Bank 1 Row 0
116516000: system.mem_ctrl.dram: Timing access to addr 0x13790, rank/bank/row 1 1 0
116516000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 116516000, now got 2 active
116516000: system.mem_ctrl.dram: Activate at tick 116529750
116516000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 116529750, now got 3 active
116516000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 116543500
116562250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
116593000: system.mem_ctrl.dram: Address: 0x13798 Rank 1 Bank 1 Row 0
116593000: system.mem_ctrl.dram: Timing access to addr 0x13798, rank/bank/row 1 1 0
116593000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 116593000
116611750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
116642000: system.mem_ctrl.dram: Address: 0x13798 Rank 1 Bank 1 Row 0
116642000: system.mem_ctrl.dram: Timing access to addr 0x13798, rank/bank/row 1 1 0
116642000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 116642000
116660750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
116691000: system.mem_ctrl.dram: Address: 0x137a0 Rank 1 Bank 1 Row 0
116691000: system.mem_ctrl.dram: Timing access to addr 0x137a0, rank/bank/row 1 1 0
116691000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 116691000
116709750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
116740000: system.mem_ctrl.dram: Address: 0x137a8 Rank 1 Bank 1 Row 0
116740000: system.mem_ctrl.dram: Timing access to addr 0x137a8, rank/bank/row 1 1 0
116740000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 116740000
116758750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
116789000: system.mem_ctrl.dram: Address: 0x137a8 Rank 1 Bank 1 Row 0
116789000: system.mem_ctrl.dram: Timing access to addr 0x137a8, rank/bank/row 1 1 0
116789000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 116789000
116793750: 1: Refresh due
116793750: 1: Precharging all
116793750: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 116796500, now got 2 active
116793750: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 116796500, now got 1 active
116793750: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 116796500, now got 0 active
116793750: 0: Refresh due
116793750: 0: Precharging all
116793750: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 116793750, now got 1 active
116793750: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 116793750, now got 0 active
116807750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
116859000: system.mem_ctrl.dram: Address: 0x31100 Rank 1 Bank 0 Row 1
117067500: 0: Scheduling next request after refreshing rank 0
117070250: 1: Scheduling next request after refreshing rank 1
117070250: system.mem_ctrl.dram: Timing access to addr 0x31100, rank/bank/row 1 0 1
117070250: system.mem_ctrl.dram: Activate at tick 117070250
117070250: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 117070250, now got 1 active
117070250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117084000
117102750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
117154000: system.mem_ctrl.dram: Address: 0x31100 Rank 1 Bank 0 Row 1
117154000: system.mem_ctrl.dram: Timing access to addr 0x31100, rank/bank/row 1 0 1
117154000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117154000
117172750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
117203000: system.mem_ctrl.dram: Address: 0x31108 Rank 1 Bank 0 Row 1
117203000: system.mem_ctrl.dram: Timing access to addr 0x31108, rank/bank/row 1 0 1
117203000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117203000
117221750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
117252000: system.mem_ctrl.dram: Address: 0x94978 Rank 1 Bank 2 Row 4
117273000: system.mem_ctrl.dram: Address: 0x31108 Rank 1 Bank 0 Row 1
117273000: system.mem_ctrl.dram: Timing access to addr 0x31108, rank/bank/row 1 0 1
117273000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117273000
117291750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
117322000: system.mem_ctrl.dram: Address: 0x31108 Rank 1 Bank 0 Row 1
117322000: system.mem_ctrl.dram: Timing access to addr 0x31108, rank/bank/row 1 0 1
117322000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117322000
117340750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
117371000: system.mem_ctrl.dram: Address: 0x31110 Rank 1 Bank 0 Row 1
117371000: system.mem_ctrl.dram: Timing access to addr 0x31110, rank/bank/row 1 0 1
117371000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117371000
117389750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
117420000: system.mem_ctrl.dram: Address: 0x31110 Rank 1 Bank 0 Row 1
117420000: system.mem_ctrl.dram: Timing access to addr 0x31110, rank/bank/row 1 0 1
117420000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117420000
117438750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
117469000: system.mem_ctrl.dram: Address: 0x31110 Rank 1 Bank 0 Row 1
117469000: system.mem_ctrl.dram: Timing access to addr 0x31110, rank/bank/row 1 0 1
117469000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117469000
117487750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
117518000: system.mem_ctrl.dram: Address: 0x31118 Rank 1 Bank 0 Row 1
117518000: system.mem_ctrl.dram: Timing access to addr 0x31118, rank/bank/row 1 0 1
117518000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117518000
117536750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
117567000: system.mem_ctrl.dram: Address: 0x31118 Rank 1 Bank 0 Row 1
117567000: system.mem_ctrl.dram: Timing access to addr 0x31118, rank/bank/row 1 0 1
117567000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117567000
117585750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
117616000: system.mem_ctrl.dram: Address: 0x31120 Rank 1 Bank 0 Row 1
117616000: system.mem_ctrl.dram: Timing access to addr 0x31120, rank/bank/row 1 0 1
117616000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117616000
117634750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
117665000: system.mem_ctrl.dram: Address: 0x31120 Rank 1 Bank 0 Row 1
117665000: system.mem_ctrl.dram: Timing access to addr 0x31120, rank/bank/row 1 0 1
117665000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117665000
117683750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
117714000: system.mem_ctrl.dram: Address: 0x31120 Rank 1 Bank 0 Row 1
117714000: system.mem_ctrl.dram: Timing access to addr 0x31120, rank/bank/row 1 0 1
117714000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117714000
117732750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
117763000: system.mem_ctrl.dram: Address: 0x31120 Rank 1 Bank 0 Row 1
117763000: system.mem_ctrl.dram: Timing access to addr 0x31120, rank/bank/row 1 0 1
117763000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117763000
117781750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
117812000: system.mem_ctrl.dram: Address: 0x31128 Rank 1 Bank 0 Row 1
117812000: system.mem_ctrl.dram: Timing access to addr 0x31128, rank/bank/row 1 0 1
117812000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117812000
117830750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
117861000: system.mem_ctrl.dram: Address: 0x930f0 Rank 1 Bank 1 Row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117861000: system.mem_ctrl.dram: Timing access to addr 0x92680, rank/bank/row 1 1 4
117861000: system.mem_ctrl.dram: Activate at tick 117861000
117861000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 117861000, now got 2 active
117861000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117874750
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
117861000: system.mem_ctrl.dram: Timing access to addr 0x926c0, rank/bank/row 1 1 4
117861000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117879750
117861000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117861000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117861000: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
117861000: system.mem_ctrl.dram: Timing access to addr 0x92700, rank/bank/row 1 1 4
117861000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117884750
117862250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117862250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117862250: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
117862250: system.mem_ctrl.dram: Timing access to addr 0x92740, rank/bank/row 1 1 4
117862250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117889750
117867250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117867250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117867250: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
117867250: system.mem_ctrl.dram: Timing access to addr 0x92780, rank/bank/row 1 1 4
117867250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117894750
117872250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117872250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117872250: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
117872250: system.mem_ctrl.dram: Timing access to addr 0x927c0, rank/bank/row 1 1 4
117872250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117899750
117877250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117877250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117877250: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
117877250: system.mem_ctrl.dram: Timing access to addr 0x92800, rank/bank/row 1 1 4
117877250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117904750
117882000: system.mem_ctrl.dram: Address: 0x31128 Rank 1 Bank 0 Row 1
117882250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117882250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117882250: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
117882250: system.mem_ctrl.dram: Timing access to addr 0x92840, rank/bank/row 1 1 4
117882250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117909750
117887250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117887250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117887250: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
117887250: system.mem_ctrl.dram: Timing access to addr 0x92880, rank/bank/row 1 1 4
117887250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117914750
117892250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117892250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117892250: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
117892250: system.mem_ctrl.dram: Timing access to addr 0x928c0, rank/bank/row 1 1 4
117892250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117919750
117897250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117897250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117897250: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
117897250: system.mem_ctrl.dram: Timing access to addr 0x92900, rank/bank/row 1 1 4
117897250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117924750
117902250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117902250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117902250: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
117902250: system.mem_ctrl.dram: Timing access to addr 0x92940, rank/bank/row 1 1 4
117902250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117929750
117907250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117907250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117907250: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
117907250: system.mem_ctrl.dram: Timing access to addr 0x92980, rank/bank/row 1 1 4
117907250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117934750
117912250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117912250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117912250: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
117912250: system.mem_ctrl.dram: Timing access to addr 0x929c0, rank/bank/row 1 1 4
117912250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117939750
117917250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117917250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117917250: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
117917250: system.mem_ctrl.dram: Timing access to addr 0x92a00, rank/bank/row 1 1 4
117917250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117944750
117922250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
117922250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
117922250: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
117922250: system.mem_ctrl.dram: Timing access to addr 0x92a40, rank/bank/row 1 1 4
117922250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117949750
117922250: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 117983500, now got 1 active
117922250: system.mem_ctrl.dram: Auto-precharged bank: 9
117927250: system.mem_ctrl.dram: Timing access to addr 0x31128, rank/bank/row 1 0 1
117927250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117976000
117927250: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 117983500, now got 0 active
117927250: system.mem_ctrl.dram: Auto-precharged bank: 8
117994750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
118025000: system.mem_ctrl.dram: Address: 0x31130 Rank 1 Bank 0 Row 1
118025000: system.mem_ctrl.dram: Timing access to addr 0x31130, rank/bank/row 1 0 1
118025000: system.mem_ctrl.dram: Activate at tick 118025000
118025000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 118025000, now got 1 active
118025000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118038750
118057500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
118088000: system.mem_ctrl.dram: Address: 0x31130 Rank 1 Bank 0 Row 1
118088000: system.mem_ctrl.dram: Timing access to addr 0x31130, rank/bank/row 1 0 1
118088000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118088000
118106750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
118157000: system.mem_ctrl.dram: Address: 0x31130 Rank 1 Bank 0 Row 1
118157000: system.mem_ctrl.dram: Timing access to addr 0x31130, rank/bank/row 1 0 1
118157000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118157000
118175750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
118206000: system.mem_ctrl.dram: Address: 0x31138 Rank 1 Bank 0 Row 1
118206000: system.mem_ctrl.dram: Timing access to addr 0x31138, rank/bank/row 1 0 1
118206000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118206000
118224750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
118255000: system.mem_ctrl.dram: Address: 0x94980 Rank 1 Bank 2 Row 4
118255000: system.mem_ctrl.dram: Timing access to addr 0x94980, rank/bank/row 1 2 4
118255000: system.mem_ctrl.dram: Activate at tick 118255000
118255000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 118255000, now got 2 active
118255000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118268750
118287500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
118318000: system.mem_ctrl.dram: Address: 0x31138 Rank 1 Bank 0 Row 1
118318000: system.mem_ctrl.dram: Timing access to addr 0x31138, rank/bank/row 1 0 1
118318000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118318000
118336750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
118367000: system.mem_ctrl.dram: Address: 0x31138 Rank 1 Bank 0 Row 1
118367000: system.mem_ctrl.dram: Timing access to addr 0x31138, rank/bank/row 1 0 1
118367000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118367000
118385750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
118416000: system.mem_ctrl.dram: Address: 0x94988 Rank 1 Bank 2 Row 4
118416000: system.mem_ctrl.dram: Timing access to addr 0x94988, rank/bank/row 1 2 4
118416000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118416000
118434750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
118465000: system.mem_ctrl.dram: Address: 0x137a8 Rank 1 Bank 1 Row 0
118465000: system.mem_ctrl.dram: Timing access to addr 0x137a8, rank/bank/row 1 1 0
118465000: system.mem_ctrl.dram: Activate at tick 118465000
118465000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 118465000, now got 3 active
118465000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118478750
118497500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
118528000: system.mem_ctrl.dram: Address: 0x137b0 Rank 1 Bank 1 Row 0
118528000: system.mem_ctrl.dram: Timing access to addr 0x137b0, rank/bank/row 1 1 0
118528000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118528000
118546750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
118577000: system.mem_ctrl.dram: Address: 0x137b0 Rank 1 Bank 1 Row 0
118577000: system.mem_ctrl.dram: Timing access to addr 0x137b0, rank/bank/row 1 1 0
118577000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118577000
118595750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
118626000: system.mem_ctrl.dram: Address: 0x137b8 Rank 1 Bank 1 Row 0
118626000: system.mem_ctrl.dram: Timing access to addr 0x137b8, rank/bank/row 1 1 0
118626000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118626000
118644750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
118675000: system.mem_ctrl.dram: Address: 0x137b8 Rank 1 Bank 1 Row 0
118675000: system.mem_ctrl.dram: Timing access to addr 0x137b8, rank/bank/row 1 1 0
118675000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118675000
118693750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
118744000: system.mem_ctrl.dram: Address: 0x137c0 Rank 1 Bank 1 Row 0
118744000: system.mem_ctrl.dram: Timing access to addr 0x137c0, rank/bank/row 1 1 0
118744000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118744000
118762750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
118793000: system.mem_ctrl.dram: Address: 0x137c0 Rank 1 Bank 1 Row 0
118793000: system.mem_ctrl.dram: Timing access to addr 0x137c0, rank/bank/row 1 1 0
118793000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118793000
118811750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
118842000: system.mem_ctrl.dram: Address: 0x137c0 Rank 1 Bank 1 Row 0
118842000: system.mem_ctrl.dram: Timing access to addr 0x137c0, rank/bank/row 1 1 0
118842000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118842000
118860750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
118891000: system.mem_ctrl.dram: Address: 0x137e0 Rank 1 Bank 1 Row 0
118891000: system.mem_ctrl.dram: Timing access to addr 0x137e0, rank/bank/row 1 1 0
118891000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118891000
118909750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
118940000: system.mem_ctrl.dram: Address: 0x137e0 Rank 1 Bank 1 Row 0
118940000: system.mem_ctrl.dram: Timing access to addr 0x137e0, rank/bank/row 1 1 0
118940000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118940000
118958750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
118989000: system.mem_ctrl.dram: Address: 0x137e8 Rank 1 Bank 1 Row 0
118989000: system.mem_ctrl.dram: Timing access to addr 0x137e8, rank/bank/row 1 1 0
118989000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118989000
119007750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
119059000: system.mem_ctrl.dram: Address: 0x31100 Rank 1 Bank 0 Row 1
119059000: system.mem_ctrl.dram: Timing access to addr 0x31100, rank/bank/row 1 0 1
119059000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119059000
119077750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
119129000: system.mem_ctrl.dram: Address: 0x31100 Rank 1 Bank 0 Row 1
119129000: system.mem_ctrl.dram: Timing access to addr 0x31100, rank/bank/row 1 0 1
119129000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119129000
119147750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
119178000: system.mem_ctrl.dram: Address: 0x31108 Rank 1 Bank 0 Row 1
119178000: system.mem_ctrl.dram: Timing access to addr 0x31108, rank/bank/row 1 0 1
119178000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119178000
119196750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
119248000: system.mem_ctrl.dram: Address: 0x31108 Rank 1 Bank 0 Row 1
119248000: system.mem_ctrl.dram: Timing access to addr 0x31108, rank/bank/row 1 0 1
119248000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119248000
119266750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
119297000: system.mem_ctrl.dram: Address: 0x31108 Rank 1 Bank 0 Row 1
119297000: system.mem_ctrl.dram: Timing access to addr 0x31108, rank/bank/row 1 0 1
119297000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119297000
119315750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
119346000: system.mem_ctrl.dram: Address: 0x31110 Rank 1 Bank 0 Row 1
119346000: system.mem_ctrl.dram: Timing access to addr 0x31110, rank/bank/row 1 0 1
119346000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119346000
119364750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
119395000: system.mem_ctrl.dram: Address: 0x31110 Rank 1 Bank 0 Row 1
119395000: system.mem_ctrl.dram: Timing access to addr 0x31110, rank/bank/row 1 0 1
119395000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119395000
119413750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
119444000: system.mem_ctrl.dram: Address: 0x31110 Rank 1 Bank 0 Row 1
119444000: system.mem_ctrl.dram: Timing access to addr 0x31110, rank/bank/row 1 0 1
119444000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119444000
119462750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
119493000: system.mem_ctrl.dram: Address: 0x31118 Rank 1 Bank 0 Row 1
119493000: system.mem_ctrl.dram: Timing access to addr 0x31118, rank/bank/row 1 0 1
119493000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119493000
119511750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
119542000: system.mem_ctrl.dram: Address: 0x31118 Rank 1 Bank 0 Row 1
119542000: system.mem_ctrl.dram: Timing access to addr 0x31118, rank/bank/row 1 0 1
119542000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119542000
119542000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 119549500, now got 2 active
119542000: system.mem_ctrl.dram: Auto-precharged bank: 8
119560750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
119591000: system.mem_ctrl.dram: Address: 0x31120 Rank 1 Bank 0 Row 1
119591000: system.mem_ctrl.dram: Timing access to addr 0x31120, rank/bank/row 1 0 1
119591000: system.mem_ctrl.dram: Activate at tick 119591000
119591000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 119591000, now got 3 active
119591000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119604750
119623500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
119654000: system.mem_ctrl.dram: Address: 0x31120 Rank 1 Bank 0 Row 1
119654000: system.mem_ctrl.dram: Timing access to addr 0x31120, rank/bank/row 1 0 1
119654000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119654000
119672750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
119703000: system.mem_ctrl.dram: Address: 0x31120 Rank 1 Bank 0 Row 1
119703000: system.mem_ctrl.dram: Timing access to addr 0x31120, rank/bank/row 1 0 1
119703000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119703000
119721750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
119752000: system.mem_ctrl.dram: Address: 0x31120 Rank 1 Bank 0 Row 1
119752000: system.mem_ctrl.dram: Timing access to addr 0x31120, rank/bank/row 1 0 1
119752000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119752000
119770750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
119801000: system.mem_ctrl.dram: Address: 0x31128 Rank 1 Bank 0 Row 1
119801000: system.mem_ctrl.dram: Timing access to addr 0x31128, rank/bank/row 1 0 1
119801000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119801000
119819750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
119871000: system.mem_ctrl.dram: Address: 0x31128 Rank 1 Bank 0 Row 1
119871000: system.mem_ctrl.dram: Timing access to addr 0x31128, rank/bank/row 1 0 1
119871000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119871000
119889750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
119920000: system.mem_ctrl.dram: Address: 0x31130 Rank 1 Bank 0 Row 1
119920000: system.mem_ctrl.dram: Timing access to addr 0x31130, rank/bank/row 1 0 1
119920000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119920000
119938750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
119969000: system.mem_ctrl.dram: Address: 0x31130 Rank 1 Bank 0 Row 1
119969000: system.mem_ctrl.dram: Timing access to addr 0x31130, rank/bank/row 1 0 1
119969000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119969000
119987750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
120038000: system.mem_ctrl.dram: Address: 0x31130 Rank 1 Bank 0 Row 1
120038000: system.mem_ctrl.dram: Timing access to addr 0x31130, rank/bank/row 1 0 1
120038000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120038000
120056750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
120087000: system.mem_ctrl.dram: Address: 0x31138 Rank 1 Bank 0 Row 1
120087000: system.mem_ctrl.dram: Timing access to addr 0x31138, rank/bank/row 1 0 1
120087000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120087000
120105750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
120136000: system.mem_ctrl.dram: Address: 0x94980 Rank 1 Bank 2 Row 4
120136000: system.mem_ctrl.dram: Timing access to addr 0x94980, rank/bank/row 1 2 4
120136000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120136000
120154750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
120185000: system.mem_ctrl.dram: Address: 0x31138 Rank 1 Bank 0 Row 1
120185000: system.mem_ctrl.dram: Timing access to addr 0x31138, rank/bank/row 1 0 1
120185000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120185000
120203750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
120234000: system.mem_ctrl.dram: Address: 0x31138 Rank 1 Bank 0 Row 1
120234000: system.mem_ctrl.dram: Timing access to addr 0x31138, rank/bank/row 1 0 1
120234000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120234000
120252750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
120283000: system.mem_ctrl.dram: Address: 0x94988 Rank 1 Bank 2 Row 4
120283000: system.mem_ctrl.dram: Timing access to addr 0x94988, rank/bank/row 1 2 4
120283000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120283000
120301750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
120332000: system.mem_ctrl.dram: Address: 0x137e8 Rank 1 Bank 1 Row 0
120332000: system.mem_ctrl.dram: Timing access to addr 0x137e8, rank/bank/row 1 1 0
120332000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120332000
120350750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
120381000: system.mem_ctrl.dram: Address: 0x137f0 Rank 1 Bank 1 Row 0
120381000: system.mem_ctrl.dram: Timing access to addr 0x137f0, rank/bank/row 1 1 0
120381000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120381000
120399750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
120430000: system.mem_ctrl.dram: Address: 0x137f0 Rank 1 Bank 1 Row 0
120430000: system.mem_ctrl.dram: Timing access to addr 0x137f0, rank/bank/row 1 1 0
120430000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120430000
120448750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
120479000: system.mem_ctrl.dram: Address: 0x949a0 Rank 1 Bank 2 Row 4
120479000: system.mem_ctrl.dram: Timing access to addr 0x949a0, rank/bank/row 1 2 4
120479000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120479000
120497750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
120528000: system.mem_ctrl.dram: Address: 0x137f0 Rank 1 Bank 1 Row 0
120528000: system.mem_ctrl.dram: Timing access to addr 0x137f0, rank/bank/row 1 1 0
120528000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120528000
120546750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
120577000: system.mem_ctrl.dram: Address: 0x137f8 Rank 1 Bank 1 Row 0
120577000: system.mem_ctrl.dram: Timing access to addr 0x137f8, rank/bank/row 1 1 0
120577000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120577000
120577000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 120584500, now got 2 active
120577000: system.mem_ctrl.dram: Auto-precharged bank: 9
120595750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
120626000: system.mem_ctrl.dram: Address: 0x137f8 Rank 1 Bank 1 Row 0
120626000: system.mem_ctrl.dram: Timing access to addr 0x137f8, rank/bank/row 1 1 0
120626000: system.mem_ctrl.dram: Activate at tick 120626000
120626000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 120626000, now got 3 active
120626000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120639750
120658500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
120689000: system.mem_ctrl.dram: Address: 0x94998 Rank 1 Bank 2 Row 4
120689000: system.mem_ctrl.dram: Timing access to addr 0x94998, rank/bank/row 1 2 4
120689000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120689000
120707750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
120738000: system.mem_ctrl.dram: Address: 0x13800 Rank 1 Bank 1 Row 0
120738000: system.mem_ctrl.dram: Timing access to addr 0x13800, rank/bank/row 1 1 0
120738000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120738000
120756750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
120787000: system.mem_ctrl.dram: Address: 0x13800 Rank 1 Bank 1 Row 0
120787000: system.mem_ctrl.dram: Timing access to addr 0x13800, rank/bank/row 1 1 0
120787000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120787000
120805750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
120836000: system.mem_ctrl.dram: Address: 0x13800 Rank 1 Bank 1 Row 0
120836000: system.mem_ctrl.dram: Timing access to addr 0x13800, rank/bank/row 1 1 0
120836000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120836000
120854750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
120885000: system.mem_ctrl.dram: Address: 0x949a8 Rank 1 Bank 2 Row 4
120885000: system.mem_ctrl.dram: Timing access to addr 0x949a8, rank/bank/row 1 2 4
120885000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120885000
120903750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
120934000: system.mem_ctrl.dram: Address: 0x11598 Rank 1 Bank 0 Row 0
120934000: system.mem_ctrl.dram: Timing access to addr 0x11598, rank/bank/row 1 0 0
120934000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 120934000, now got 2 active
120934000: system.mem_ctrl.dram: Activate at tick 120947750
120934000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 120947750, now got 3 active
120934000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120961500
120980250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
121011000: system.mem_ctrl.dram: Address: 0x11598 Rank 1 Bank 0 Row 0
121011000: system.mem_ctrl.dram: Timing access to addr 0x11598, rank/bank/row 1 0 0
121011000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121011000
121029750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
121060000: system.mem_ctrl.dram: Address: 0x11598 Rank 1 Bank 0 Row 0
121060000: system.mem_ctrl.dram: Timing access to addr 0x11598, rank/bank/row 1 0 0
121060000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121060000
121078750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
121109000: system.mem_ctrl.dram: Address: 0x115a0 Rank 1 Bank 0 Row 0
121109000: system.mem_ctrl.dram: Timing access to addr 0x115a0, rank/bank/row 1 0 0
121109000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121109000
121127750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
121158000: system.mem_ctrl.dram: Address: 0x115a0 Rank 1 Bank 0 Row 0
121158000: system.mem_ctrl.dram: Timing access to addr 0x115a0, rank/bank/row 1 0 0
121158000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121158000
121176750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
121207000: system.mem_ctrl.dram: Address: 0x115a0 Rank 1 Bank 0 Row 0
121207000: system.mem_ctrl.dram: Timing access to addr 0x115a0, rank/bank/row 1 0 0
121207000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121207000
121225750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
121256000: system.mem_ctrl.dram: Address: 0x115a8 Rank 1 Bank 0 Row 0
121256000: system.mem_ctrl.dram: Timing access to addr 0x115a8, rank/bank/row 1 0 0
121256000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121256000
121274750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
121305000: system.mem_ctrl.dram: Address: 0x115a8 Rank 1 Bank 0 Row 0
121305000: system.mem_ctrl.dram: Timing access to addr 0x115a8, rank/bank/row 1 0 0
121305000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121305000
121323750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
121374000: system.mem_ctrl.dram: Address: 0xe568 Rank 0 Bank 7 Row 0
121374000: system.mem_ctrl.dram: Timing access to addr 0xe568, rank/bank/row 0 7 0
121374000: system.mem_ctrl.dram: Activate at tick 121374000
121374000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 121374000, now got 1 active
121374000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121387750
121406500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
121437000: system.mem_ctrl.dram: Address: 0xe568 Rank 0 Bank 7 Row 0
121437000: system.mem_ctrl.dram: Timing access to addr 0xe568, rank/bank/row 0 7 0
121437000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121437000
121455750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
121486000: system.mem_ctrl.dram: Address: 0xe570 Rank 0 Bank 7 Row 0
121486000: system.mem_ctrl.dram: Timing access to addr 0xe570, rank/bank/row 0 7 0
121486000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121486000
121504750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
121535000: system.mem_ctrl.dram: Address: 0xe570 Rank 0 Bank 7 Row 0
121535000: system.mem_ctrl.dram: Timing access to addr 0xe570, rank/bank/row 0 7 0
121535000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121535000
121553750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
121584000: system.mem_ctrl.dram: Address: 0xe570 Rank 0 Bank 7 Row 0
121584000: system.mem_ctrl.dram: Timing access to addr 0xe570, rank/bank/row 0 7 0
121584000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121584000
121602750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
121633000: system.mem_ctrl.dram: Address: 0xe578 Rank 0 Bank 7 Row 0
121633000: system.mem_ctrl.dram: Timing access to addr 0xe578, rank/bank/row 0 7 0
121633000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121633000
121651750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
121682000: system.mem_ctrl.dram: Address: 0x92460 Rank 1 Bank 1 Row 4
121682000: system.mem_ctrl.dram: Timing access to addr 0x92460, rank/bank/row 1 1 4
121682000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 121682000, now got 2 active
121682000: system.mem_ctrl.dram: Activate at tick 121695750
121682000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 121695750, now got 3 active
121682000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121709500
121728250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
121759000: system.mem_ctrl.dram: Address: 0xe578 Rank 0 Bank 7 Row 0
121759000: system.mem_ctrl.dram: Timing access to addr 0xe578, rank/bank/row 0 7 0
121759000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121759000
121777750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
121808000: system.mem_ctrl.dram: Address: 0xe578 Rank 0 Bank 7 Row 0
121808000: system.mem_ctrl.dram: Timing access to addr 0xe578, rank/bank/row 0 7 0
121808000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121808000
121826750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
121857000: system.mem_ctrl.dram: Address: 0xe580 Rank 0 Bank 7 Row 0
121857000: system.mem_ctrl.dram: Timing access to addr 0xe580, rank/bank/row 0 7 0
121857000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121857000
121875750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
121906000: system.mem_ctrl.dram: Address: 0xe580 Rank 0 Bank 7 Row 0
121906000: system.mem_ctrl.dram: Timing access to addr 0xe580, rank/bank/row 0 7 0
121906000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121906000
121924750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
121955000: system.mem_ctrl.dram: Address: 0xe580 Rank 0 Bank 7 Row 0
121955000: system.mem_ctrl.dram: Timing access to addr 0xe580, rank/bank/row 0 7 0
121955000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121955000
121973750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122004000: system.mem_ctrl.dram: Address: 0xe588 Rank 0 Bank 7 Row 0
122004000: system.mem_ctrl.dram: Timing access to addr 0xe588, rank/bank/row 0 7 0
122004000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122004000
122022750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122053000: system.mem_ctrl.dram: Address: 0xe588 Rank 0 Bank 7 Row 0
122053000: system.mem_ctrl.dram: Timing access to addr 0xe588, rank/bank/row 0 7 0
122053000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122053000
122071750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122102000: system.mem_ctrl.dram: Address: 0x92d80 Rank 1 Bank 1 Row 4
122102000: system.mem_ctrl.dram: Timing access to addr 0x92d80, rank/bank/row 1 1 4
122102000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122102000
122120750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
122151000: system.mem_ctrl.dram: Address: 0xe590 Rank 0 Bank 7 Row 0
122151000: system.mem_ctrl.dram: Timing access to addr 0xe590, rank/bank/row 0 7 0
122151000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122151000
122169750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122200000: system.mem_ctrl.dram: Address: 0x92d30 Rank 1 Bank 1 Row 4
122200000: system.mem_ctrl.dram: Timing access to addr 0x92d30, rank/bank/row 1 1 4
122200000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122200000
122218750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
122249000: system.mem_ctrl.dram: Address: 0xe590 Rank 0 Bank 7 Row 0
122249000: system.mem_ctrl.dram: Timing access to addr 0xe590, rank/bank/row 0 7 0
122249000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122249000
122267750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122298000: system.mem_ctrl.dram: Address: 0xe598 Rank 0 Bank 7 Row 0
122298000: system.mem_ctrl.dram: Timing access to addr 0xe598, rank/bank/row 0 7 0
122298000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122298000
122298000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 122305500, now got 0 active
122298000: system.mem_ctrl.dram: Auto-precharged bank: 7
122316750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122347000: system.mem_ctrl.dram: Address: 0xe598 Rank 0 Bank 7 Row 0
122347000: system.mem_ctrl.dram: Timing access to addr 0xe598, rank/bank/row 0 7 0
122347000: system.mem_ctrl.dram: Activate at tick 122347000
122347000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 122347000, now got 1 active
122347000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122360750
122379500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122410000: system.mem_ctrl.dram: Address: 0xe598 Rank 0 Bank 7 Row 0
122410000: system.mem_ctrl.dram: Timing access to addr 0xe598, rank/bank/row 0 7 0
122410000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122410000
122428750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122459000: system.mem_ctrl.dram: Address: 0xe5a0 Rank 0 Bank 7 Row 0
122459000: system.mem_ctrl.dram: Timing access to addr 0xe5a0, rank/bank/row 0 7 0
122459000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122459000
122477750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122508000: system.mem_ctrl.dram: Address: 0xe5a0 Rank 0 Bank 7 Row 0
122508000: system.mem_ctrl.dram: Timing access to addr 0xe5a0, rank/bank/row 0 7 0
122508000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122508000
122526750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122557000: system.mem_ctrl.dram: Address: 0x949e8 Rank 1 Bank 2 Row 4
122557000: system.mem_ctrl.dram: Timing access to addr 0x949e8, rank/bank/row 1 2 4
122557000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122557000
122575750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
122606000: system.mem_ctrl.dram: Address: 0xe5a0 Rank 0 Bank 7 Row 0
122606000: system.mem_ctrl.dram: Timing access to addr 0xe5a0, rank/bank/row 0 7 0
122606000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122606000
122624750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122655000: system.mem_ctrl.dram: Address: 0xe5a8 Rank 0 Bank 7 Row 0
122655000: system.mem_ctrl.dram: Timing access to addr 0xe5a8, rank/bank/row 0 7 0
122655000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122655000
122673750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122704000: system.mem_ctrl.dram: Address: 0x92d80 Rank 1 Bank 1 Row 4
122725000: system.mem_ctrl.dram: Address: 0xe5a8 Rank 0 Bank 7 Row 0
122725000: system.mem_ctrl.dram: Timing access to addr 0xe5a8, rank/bank/row 0 7 0
122725000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122725000
122743750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122774000: system.mem_ctrl.dram: Address: 0xe5b0 Rank 0 Bank 7 Row 0
122774000: system.mem_ctrl.dram: Timing access to addr 0xe5b0, rank/bank/row 0 7 0
122774000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122774000
122792750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122823000: system.mem_ctrl.dram: Address: 0xe5b0 Rank 0 Bank 7 Row 0
122823000: system.mem_ctrl.dram: Timing access to addr 0xe5b0, rank/bank/row 0 7 0
122823000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122823000
122841750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122872000: system.mem_ctrl.dram: Address: 0x949e0 Rank 1 Bank 2 Row 4
122872000: system.mem_ctrl.dram: Timing access to addr 0x949e0, rank/bank/row 1 2 4
122872000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122872000
122890750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
122921000: system.mem_ctrl.dram: Address: 0xe5b8 Rank 0 Bank 7 Row 0
122921000: system.mem_ctrl.dram: Timing access to addr 0xe5b8, rank/bank/row 0 7 0
122921000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122921000
122939750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122970000: system.mem_ctrl.dram: Address: 0xe5b8 Rank 0 Bank 7 Row 0
122970000: system.mem_ctrl.dram: Timing access to addr 0xe5b8, rank/bank/row 0 7 0
122970000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122970000
122988750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123019000: system.mem_ctrl.dram: Address: 0xe5b8 Rank 0 Bank 7 Row 0
123019000: system.mem_ctrl.dram: Timing access to addr 0xe5b8, rank/bank/row 0 7 0
123019000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123019000
123037750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123068000: system.mem_ctrl.dram: Address: 0xe5c0 Rank 0 Bank 7 Row 0
123068000: system.mem_ctrl.dram: Timing access to addr 0xe5c0, rank/bank/row 0 7 0
123068000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123068000
123086750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123117000: system.mem_ctrl.dram: Address: 0xe798 Rank 0 Bank 7 Row 0
123117000: system.mem_ctrl.dram: Timing access to addr 0xe798, rank/bank/row 0 7 0
123117000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123117000
123135750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123166000: system.mem_ctrl.dram: Address: 0xe7a0 Rank 0 Bank 7 Row 0
123166000: system.mem_ctrl.dram: Timing access to addr 0xe7a0, rank/bank/row 0 7 0
123166000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123166000
123184750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123235000: system.mem_ctrl.dram: Address: 0xe7a0 Rank 0 Bank 7 Row 0
123235000: system.mem_ctrl.dram: Timing access to addr 0xe7a0, rank/bank/row 0 7 0
123235000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123235000
123235000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 123242500, now got 0 active
123235000: system.mem_ctrl.dram: Auto-precharged bank: 7
123253750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123284000: system.mem_ctrl.dram: Address: 0xe7a0 Rank 0 Bank 7 Row 0
123284000: system.mem_ctrl.dram: Timing access to addr 0xe7a0, rank/bank/row 0 7 0
123284000: system.mem_ctrl.dram: Activate at tick 123284000
123284000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 123284000, now got 1 active
123284000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123297750
123316500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123347000: system.mem_ctrl.dram: Address: 0xe7a8 Rank 0 Bank 7 Row 0
123347000: system.mem_ctrl.dram: Timing access to addr 0xe7a8, rank/bank/row 0 7 0
123347000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123347000
123365750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123396000: system.mem_ctrl.dram: Address: 0xe7a8 Rank 0 Bank 7 Row 0
123396000: system.mem_ctrl.dram: Timing access to addr 0xe7a8, rank/bank/row 0 7 0
123396000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123396000
123414750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123445000: system.mem_ctrl.dram: Address: 0xe7a8 Rank 0 Bank 7 Row 0
123445000: system.mem_ctrl.dram: Timing access to addr 0xe7a8, rank/bank/row 0 7 0
123445000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123445000
123463750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123494000: system.mem_ctrl.dram: Address: 0xe7b0 Rank 0 Bank 7 Row 0
123494000: system.mem_ctrl.dram: Timing access to addr 0xe7b0, rank/bank/row 0 7 0
123494000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123494000
123512750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123543000: system.mem_ctrl.dram: Address: 0xe7b0 Rank 0 Bank 7 Row 0
123543000: system.mem_ctrl.dram: Timing access to addr 0xe7b0, rank/bank/row 0 7 0
123543000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123543000
123561750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123592000: system.mem_ctrl.dram: Address: 0xe7b0 Rank 0 Bank 7 Row 0
123592000: system.mem_ctrl.dram: Timing access to addr 0xe7b0, rank/bank/row 0 7 0
123592000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123592000
123610750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123641000: system.mem_ctrl.dram: Address: 0xe7b0 Rank 0 Bank 7 Row 0
123641000: system.mem_ctrl.dram: Timing access to addr 0xe7b0, rank/bank/row 0 7 0
123641000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123641000
123659750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123690000: system.mem_ctrl.dram: Address: 0xe7b8 Rank 0 Bank 7 Row 0
123690000: system.mem_ctrl.dram: Timing access to addr 0xe7b8, rank/bank/row 0 7 0
123690000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123690000
123708750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123739000: system.mem_ctrl.dram: Address: 0xe7c0 Rank 0 Bank 7 Row 0
123739000: system.mem_ctrl.dram: Timing access to addr 0xe7c0, rank/bank/row 0 7 0
123739000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123739000
123757750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123788000: system.mem_ctrl.dram: Address: 0xe7c0 Rank 0 Bank 7 Row 0
123788000: system.mem_ctrl.dram: Timing access to addr 0xe7c0, rank/bank/row 0 7 0
123788000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123788000
123806750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123837000: system.mem_ctrl.dram: Address: 0xe7c8 Rank 0 Bank 7 Row 0
123837000: system.mem_ctrl.dram: Timing access to addr 0xe7c8, rank/bank/row 0 7 0
123837000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123837000
123855750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123886000: system.mem_ctrl.dram: Address: 0xe7c8 Rank 0 Bank 7 Row 0
123886000: system.mem_ctrl.dram: Timing access to addr 0xe7c8, rank/bank/row 0 7 0
123886000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123886000
123904750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123935000: system.mem_ctrl.dram: Address: 0xe7c8 Rank 0 Bank 7 Row 0
123935000: system.mem_ctrl.dram: Timing access to addr 0xe7c8, rank/bank/row 0 7 0
123935000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123935000
123953750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123984000: system.mem_ctrl.dram: Address: 0xe7d0 Rank 0 Bank 7 Row 0
123984000: system.mem_ctrl.dram: Timing access to addr 0xe7d0, rank/bank/row 0 7 0
123984000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123984000
124002750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
124033000: system.mem_ctrl.dram: Address: 0xe7d0 Rank 0 Bank 7 Row 0
124033000: system.mem_ctrl.dram: Timing access to addr 0xe7d0, rank/bank/row 0 7 0
124033000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 124033000
124033000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 124040500, now got 0 active
124033000: system.mem_ctrl.dram: Auto-precharged bank: 7
124051750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
124082000: system.mem_ctrl.dram: Address: 0xe7d0 Rank 0 Bank 7 Row 0
124082000: system.mem_ctrl.dram: Timing access to addr 0xe7d0, rank/bank/row 0 7 0
124082000: system.mem_ctrl.dram: Activate at tick 124082000
124082000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 124082000, now got 1 active
124082000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 124095750
124114500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
124145000: system.mem_ctrl.dram: Address: 0xe7e0 Rank 0 Bank 7 Row 0
124145000: system.mem_ctrl.dram: Timing access to addr 0xe7e0, rank/bank/row 0 7 0
124145000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 124145000
124163750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
124194000: system.mem_ctrl.dram: Address: 0xe7e0 Rank 0 Bank 7 Row 0
124194000: system.mem_ctrl.dram: Timing access to addr 0xe7e0, rank/bank/row 0 7 0
124194000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 124194000
124212750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
124243000: system.mem_ctrl.dram: Address: 0xe7e8 Rank 0 Bank 7 Row 0
124243000: system.mem_ctrl.dram: Timing access to addr 0xe7e8, rank/bank/row 0 7 0
124243000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 124243000
124261750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
124313000: system.mem_ctrl.dram: Address: 0xe7e8 Rank 0 Bank 7 Row 0
124313000: system.mem_ctrl.dram: Timing access to addr 0xe7e8, rank/bank/row 0 7 0
124313000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 124313000
124331750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
124362000: system.mem_ctrl.dram: Address: 0xe7f0 Rank 0 Bank 7 Row 0
124362000: system.mem_ctrl.dram: Timing access to addr 0xe7f0, rank/bank/row 0 7 0
124362000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 124362000
124380750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
124411000: system.mem_ctrl.dram: Address: 0xe7f8 Rank 0 Bank 7 Row 0
124411000: system.mem_ctrl.dram: Timing access to addr 0xe7f8, rank/bank/row 0 7 0
124411000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 124411000
124429750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
124460000: system.mem_ctrl.dram: Address: 0xe800 Rank 0 Bank 7 Row 0
124460000: system.mem_ctrl.dram: Timing access to addr 0xe800, rank/bank/row 0 7 0
124460000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 124460000
124478750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
124509000: system.mem_ctrl.dram: Address: 0x949d8 Rank 1 Bank 2 Row 4
124509000: system.mem_ctrl.dram: Timing access to addr 0x949d8, rank/bank/row 1 2 4
124509000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 124509000
124527750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
124558000: system.mem_ctrl.dram: Address: 0xe800 Rank 0 Bank 7 Row 0
124558000: system.mem_ctrl.dram: Timing access to addr 0xe800, rank/bank/row 0 7 0
124558000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 124558000
124576750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
124580000: 1: Refresh due
124580000: 1: Precharging all
124580000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 124580000, now got 2 active
124580000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 124580000, now got 1 active
124580000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 124580000, now got 0 active
124580000: 0: Refresh due
124580000: 0: Precharging all
124580000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 124580000, now got 0 active
124607000: system.mem_ctrl.dram: Address: 0xe808 Rank 0 Bank 7 Row 0
124853750: 1: Scheduling next request after refreshing rank 1
124853750: 0: Scheduling next request after refreshing rank 0
124853750: system.mem_ctrl.dram: Timing access to addr 0xe808, rank/bank/row 0 7 0
124853750: system.mem_ctrl.dram: Activate at tick 124853750
124853750: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 124853750, now got 1 active
124853750: system.mem_ctrl.dram: Schedule RD/WR burst at tick 124867500
124886250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
124917000: system.mem_ctrl.dram: Address: 0xe808 Rank 0 Bank 7 Row 0
124917000: system.mem_ctrl.dram: Timing access to addr 0xe808, rank/bank/row 0 7 0
124917000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 124917000
124935750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
124966000: system.mem_ctrl.dram: Address: 0xe808 Rank 0 Bank 7 Row 0
124966000: system.mem_ctrl.dram: Timing access to addr 0xe808, rank/bank/row 0 7 0
124966000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 124966000
124984750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
125015000: system.mem_ctrl.dram: Address: 0xe810 Rank 0 Bank 7 Row 0
125015000: system.mem_ctrl.dram: Timing access to addr 0xe810, rank/bank/row 0 7 0
125015000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125015000
125033750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
125064000: system.mem_ctrl.dram: Address: 0xe810 Rank 0 Bank 7 Row 0
125064000: system.mem_ctrl.dram: Timing access to addr 0xe810, rank/bank/row 0 7 0
125064000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125064000
125082750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
125113000: system.mem_ctrl.dram: Address: 0x949d0 Rank 1 Bank 2 Row 4
125113000: system.mem_ctrl.dram: Timing access to addr 0x949d0, rank/bank/row 1 2 4
125113000: system.mem_ctrl.dram: Activate at tick 125113000
125113000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 125113000, now got 1 active
125113000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125126750
125145500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
125176000: system.mem_ctrl.dram: Address: 0xe810 Rank 0 Bank 7 Row 0
125176000: system.mem_ctrl.dram: Timing access to addr 0xe810, rank/bank/row 0 7 0
125176000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125176000
125194750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
125225000: system.mem_ctrl.dram: Address: 0xe818 Rank 0 Bank 7 Row 0
125225000: system.mem_ctrl.dram: Timing access to addr 0xe818, rank/bank/row 0 7 0
125225000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125225000
125243750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
125274000: system.mem_ctrl.dram: Address: 0xe818 Rank 0 Bank 7 Row 0
125274000: system.mem_ctrl.dram: Timing access to addr 0xe818, rank/bank/row 0 7 0
125274000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125274000
125292750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
125323000: system.mem_ctrl.dram: Address: 0xe818 Rank 0 Bank 7 Row 0
125323000: system.mem_ctrl.dram: Timing access to addr 0xe818, rank/bank/row 0 7 0
125323000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125323000
125341750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
125372000: system.mem_ctrl.dram: Address: 0xe820 Rank 0 Bank 7 Row 0
125372000: system.mem_ctrl.dram: Timing access to addr 0xe820, rank/bank/row 0 7 0
125372000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125372000
125390750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
125421000: system.mem_ctrl.dram: Address: 0x80700 Rank 0 Bank 0 Row 4
125421000: system.mem_ctrl.dram: Timing access to addr 0x80700, rank/bank/row 0 0 4
125421000: system.mem_ctrl.dram: Activate at tick 125421000
125421000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 125421000, now got 2 active
125421000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125434750
125453500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
125505000: system.mem_ctrl.dram: Address: 0x11590 Rank 1 Bank 0 Row 0
125505000: system.mem_ctrl.dram: Timing access to addr 0x11590, rank/bank/row 1 0 0
125505000: system.mem_ctrl.dram: Activate at tick 125505000
125505000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 125505000, now got 2 active
125505000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125518750
125537500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
125568000: system.mem_ctrl.dram: Address: 0x11590 Rank 1 Bank 0 Row 0
125568000: system.mem_ctrl.dram: Timing access to addr 0x11590, rank/bank/row 1 0 0
125568000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125568000
125586750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
125617000: system.mem_ctrl.dram: Address: 0x11598 Rank 1 Bank 0 Row 0
125617000: system.mem_ctrl.dram: Timing access to addr 0x11598, rank/bank/row 1 0 0
125617000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125617000
125635750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
125687000: system.mem_ctrl.dram: Address: 0x13780 Rank 1 Bank 1 Row 0
125687000: system.mem_ctrl.dram: Timing access to addr 0x13780, rank/bank/row 1 1 0
125687000: system.mem_ctrl.dram: Activate at tick 125687000
125687000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 125687000, now got 3 active
125687000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125700750
125719500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
125771000: system.mem_ctrl.dram: Address: 0x13780 Rank 1 Bank 1 Row 0
125771000: system.mem_ctrl.dram: Timing access to addr 0x13780, rank/bank/row 1 1 0
125771000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125771000
125789750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
125820000: system.mem_ctrl.dram: Address: 0x13788 Rank 1 Bank 1 Row 0
125820000: system.mem_ctrl.dram: Timing access to addr 0x13788, rank/bank/row 1 1 0
125820000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125820000
125838750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
125890000: system.mem_ctrl.dram: Address: 0x13788 Rank 1 Bank 1 Row 0
125890000: system.mem_ctrl.dram: Timing access to addr 0x13788, rank/bank/row 1 1 0
125890000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125890000
125908750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
125939000: system.mem_ctrl.dram: Address: 0x13788 Rank 1 Bank 1 Row 0
125939000: system.mem_ctrl.dram: Timing access to addr 0x13788, rank/bank/row 1 1 0
125939000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125939000
125957750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
125988000: system.mem_ctrl.dram: Address: 0x13790 Rank 1 Bank 1 Row 0
125988000: system.mem_ctrl.dram: Timing access to addr 0x13790, rank/bank/row 1 1 0
125988000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125988000
126006750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
126057000: system.mem_ctrl.dram: Address: 0x13790 Rank 1 Bank 1 Row 0
126057000: system.mem_ctrl.dram: Timing access to addr 0x13790, rank/bank/row 1 1 0
126057000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126057000
126075750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
126106000: system.mem_ctrl.dram: Address: 0x13798 Rank 1 Bank 1 Row 0
126106000: system.mem_ctrl.dram: Timing access to addr 0x13798, rank/bank/row 1 1 0
126106000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126106000
126124750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
126155000: system.mem_ctrl.dram: Address: 0x13798 Rank 1 Bank 1 Row 0
126155000: system.mem_ctrl.dram: Timing access to addr 0x13798, rank/bank/row 1 1 0
126155000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126155000
126173750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
126204000: system.mem_ctrl.dram: Address: 0x13798 Rank 1 Bank 1 Row 0
126204000: system.mem_ctrl.dram: Timing access to addr 0x13798, rank/bank/row 1 1 0
126204000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126204000
126222750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
126253000: system.mem_ctrl.dram: Address: 0x137a0 Rank 1 Bank 1 Row 0
126253000: system.mem_ctrl.dram: Timing access to addr 0x137a0, rank/bank/row 1 1 0
126253000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126253000
126271750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
126302000: system.mem_ctrl.dram: Address: 0x807b0 Rank 0 Bank 0 Row 4
126302000: system.mem_ctrl.dram: Timing access to addr 0x807b0, rank/bank/row 0 0 4
126302000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126302000
126320750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
126351000: system.mem_ctrl.dram: Address: 0x137a0 Rank 1 Bank 1 Row 0
126351000: system.mem_ctrl.dram: Timing access to addr 0x137a0, rank/bank/row 1 1 0
126351000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126351000
126369750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
126400000: system.mem_ctrl.dram: Address: 0x137a0 Rank 1 Bank 1 Row 0
126400000: system.mem_ctrl.dram: Timing access to addr 0x137a0, rank/bank/row 1 1 0
126400000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126400000
126418750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
126449000: system.mem_ctrl.dram: Address: 0x137c0 Rank 1 Bank 1 Row 0
126449000: system.mem_ctrl.dram: Timing access to addr 0x137c0, rank/bank/row 1 1 0
126449000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126449000
126467750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
126498000: system.mem_ctrl.dram: Address: 0x137c0 Rank 1 Bank 1 Row 0
126498000: system.mem_ctrl.dram: Timing access to addr 0x137c0, rank/bank/row 1 1 0
126498000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126498000
126516750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
126547000: system.mem_ctrl.dram: Address: 0x137c0 Rank 1 Bank 1 Row 0
126547000: system.mem_ctrl.dram: Timing access to addr 0x137c0, rank/bank/row 1 1 0
126547000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126547000
126547000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 126554500, now got 2 active
126547000: system.mem_ctrl.dram: Auto-precharged bank: 9
126565750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
126596000: system.mem_ctrl.dram: Address: 0x137c8 Rank 1 Bank 1 Row 0
126596000: system.mem_ctrl.dram: Timing access to addr 0x137c8, rank/bank/row 1 1 0
126596000: system.mem_ctrl.dram: Activate at tick 126596000
126596000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 126596000, now got 3 active
126596000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126609750
126628500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
126659000: system.mem_ctrl.dram: Address: 0x94998 Rank 1 Bank 2 Row 4
126659000: system.mem_ctrl.dram: Timing access to addr 0x94998, rank/bank/row 1 2 4
126659000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126659000
126677750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
126708000: system.mem_ctrl.dram: Address: 0x137c8 Rank 1 Bank 1 Row 0
126708000: system.mem_ctrl.dram: Timing access to addr 0x137c8, rank/bank/row 1 1 0
126708000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126708000
126726750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
126757000: system.mem_ctrl.dram: Address: 0x137d0 Rank 1 Bank 1 Row 0
126757000: system.mem_ctrl.dram: Timing access to addr 0x137d0, rank/bank/row 1 1 0
126757000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126757000
126775750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
126806000: system.mem_ctrl.dram: Address: 0x949a0 Rank 1 Bank 2 Row 4
126806000: system.mem_ctrl.dram: Timing access to addr 0x949a0, rank/bank/row 1 2 4
126806000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126806000
126824750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
126855000: system.mem_ctrl.dram: Address: 0x137d0 Rank 1 Bank 1 Row 0
126855000: system.mem_ctrl.dram: Timing access to addr 0x137d0, rank/bank/row 1 1 0
126855000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126855000
126873750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
126904000: system.mem_ctrl.dram: Address: 0x137d0 Rank 1 Bank 1 Row 0
126904000: system.mem_ctrl.dram: Timing access to addr 0x137d0, rank/bank/row 1 1 0
126904000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126904000
126922750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
126953000: system.mem_ctrl.dram: Address: 0x137d8 Rank 1 Bank 1 Row 0
126953000: system.mem_ctrl.dram: Timing access to addr 0x137d8, rank/bank/row 1 1 0
126953000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126953000
126971750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
127002000: system.mem_ctrl.dram: Address: 0x137d8 Rank 1 Bank 1 Row 0
127002000: system.mem_ctrl.dram: Timing access to addr 0x137d8, rank/bank/row 1 1 0
127002000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127002000
127020750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
127051000: system.mem_ctrl.dram: Address: 0x949a8 Rank 1 Bank 2 Row 4
127051000: system.mem_ctrl.dram: Timing access to addr 0x949a8, rank/bank/row 1 2 4
127051000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127051000
127069750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
127100000: system.mem_ctrl.dram: Address: 0x11598 Rank 1 Bank 0 Row 0
127100000: system.mem_ctrl.dram: Timing access to addr 0x11598, rank/bank/row 1 0 0
127100000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127100000
127118750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
127149000: system.mem_ctrl.dram: Address: 0x11598 Rank 1 Bank 0 Row 0
127149000: system.mem_ctrl.dram: Timing access to addr 0x11598, rank/bank/row 1 0 0
127149000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127149000
127167750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
127198000: system.mem_ctrl.dram: Address: 0x11598 Rank 1 Bank 0 Row 0
127198000: system.mem_ctrl.dram: Timing access to addr 0x11598, rank/bank/row 1 0 0
127198000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127198000
127216750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
127247000: system.mem_ctrl.dram: Address: 0x115a0 Rank 1 Bank 0 Row 0
127247000: system.mem_ctrl.dram: Timing access to addr 0x115a0, rank/bank/row 1 0 0
127247000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127247000
127265750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
127296000: system.mem_ctrl.dram: Address: 0x115a0 Rank 1 Bank 0 Row 0
127296000: system.mem_ctrl.dram: Timing access to addr 0x115a0, rank/bank/row 1 0 0
127296000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127296000
127314750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
127345000: system.mem_ctrl.dram: Address: 0x115a0 Rank 1 Bank 0 Row 0
127345000: system.mem_ctrl.dram: Timing access to addr 0x115a0, rank/bank/row 1 0 0
127345000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127345000
127363750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
127394000: system.mem_ctrl.dram: Address: 0x115a8 Rank 1 Bank 0 Row 0
127394000: system.mem_ctrl.dram: Timing access to addr 0x115a8, rank/bank/row 1 0 0
127394000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127394000
127412750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
127443000: system.mem_ctrl.dram: Address: 0x115a8 Rank 1 Bank 0 Row 0
127443000: system.mem_ctrl.dram: Timing access to addr 0x115a8, rank/bank/row 1 0 0
127443000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127443000
127461750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
127512000: system.mem_ctrl.dram: Address: 0xe820 Rank 0 Bank 7 Row 0
127512000: system.mem_ctrl.dram: Timing access to addr 0xe820, rank/bank/row 0 7 0
127512000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127512000
127530750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
127561000: system.mem_ctrl.dram: Address: 0xe828 Rank 0 Bank 7 Row 0
127561000: system.mem_ctrl.dram: Timing access to addr 0xe828, rank/bank/row 0 7 0
127561000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127561000
127579750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
127610000: system.mem_ctrl.dram: Address: 0xe828 Rank 0 Bank 7 Row 0
127610000: system.mem_ctrl.dram: Timing access to addr 0xe828, rank/bank/row 0 7 0
127610000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127610000
127628750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
127680000: system.mem_ctrl.dram: Address: 0xe828 Rank 0 Bank 7 Row 0
127680000: system.mem_ctrl.dram: Timing access to addr 0xe828, rank/bank/row 0 7 0
127680000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127680000
127698750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
127729000: system.mem_ctrl.dram: Address: 0xe830 Rank 0 Bank 7 Row 0
127729000: system.mem_ctrl.dram: Timing access to addr 0xe830, rank/bank/row 0 7 0
127729000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127729000
127747750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
127778000: system.mem_ctrl.dram: Address: 0xe830 Rank 0 Bank 7 Row 0
127778000: system.mem_ctrl.dram: Timing access to addr 0xe830, rank/bank/row 0 7 0
127778000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127778000
127778000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 127785500, now got 1 active
127778000: system.mem_ctrl.dram: Auto-precharged bank: 7
127796750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
127827000: system.mem_ctrl.dram: Address: 0xe838 Rank 0 Bank 7 Row 0
127827000: system.mem_ctrl.dram: Timing access to addr 0xe838, rank/bank/row 0 7 0
127827000: system.mem_ctrl.dram: Activate at tick 127827000
127827000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 127827000, now got 2 active
127827000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127840750
127859500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
127890000: system.mem_ctrl.dram: Address: 0x92460 Rank 1 Bank 1 Row 4
127890000: system.mem_ctrl.dram: Timing access to addr 0x92460, rank/bank/row 1 1 4
127890000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 127890000, now got 2 active
127890000: system.mem_ctrl.dram: Activate at tick 127903750
127890000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 127903750, now got 3 active
127890000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127917500
127936250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
127967000: system.mem_ctrl.dram: Address: 0xe838 Rank 0 Bank 7 Row 0
127967000: system.mem_ctrl.dram: Timing access to addr 0xe838, rank/bank/row 0 7 0
127967000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127967000
127985750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
128016000: system.mem_ctrl.dram: Address: 0xe838 Rank 0 Bank 7 Row 0
128016000: system.mem_ctrl.dram: Timing access to addr 0xe838, rank/bank/row 0 7 0
128016000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128016000
128034750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
128065000: system.mem_ctrl.dram: Address: 0xe840 Rank 0 Bank 7 Row 0
128065000: system.mem_ctrl.dram: Timing access to addr 0xe840, rank/bank/row 0 7 0
128065000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128065000
128083750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
128114000: system.mem_ctrl.dram: Address: 0x949e0 Rank 1 Bank 2 Row 4
128114000: system.mem_ctrl.dram: Timing access to addr 0x949e0, rank/bank/row 1 2 4
128114000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128114000
128132750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
128163000: system.mem_ctrl.dram: Address: 0xe848 Rank 0 Bank 7 Row 0
128163000: system.mem_ctrl.dram: Timing access to addr 0xe848, rank/bank/row 0 7 0
128163000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128163000
128181750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
128212000: system.mem_ctrl.dram: Address: 0xe848 Rank 0 Bank 7 Row 0
128212000: system.mem_ctrl.dram: Timing access to addr 0xe848, rank/bank/row 0 7 0
128212000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128212000
128230750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
128261000: system.mem_ctrl.dram: Address: 0xe850 Rank 0 Bank 7 Row 0
128261000: system.mem_ctrl.dram: Timing access to addr 0xe850, rank/bank/row 0 7 0
128261000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128261000
128279750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
128310000: system.mem_ctrl.dram: Address: 0x949e0 Rank 1 Bank 2 Row 4
128310000: system.mem_ctrl.dram: Timing access to addr 0x949e0, rank/bank/row 1 2 4
128310000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128310000
128328750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
128380000: system.mem_ctrl.dram: Address: 0xe850 Rank 0 Bank 7 Row 0
128380000: system.mem_ctrl.dram: Timing access to addr 0xe850, rank/bank/row 0 7 0
128380000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128380000
128398750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
128429000: system.mem_ctrl.dram: Address: 0xe858 Rank 0 Bank 7 Row 0
128429000: system.mem_ctrl.dram: Timing access to addr 0xe858, rank/bank/row 0 7 0
128429000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128429000
128447750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
128499000: system.mem_ctrl.dram: Address: 0xe858 Rank 0 Bank 7 Row 0
128499000: system.mem_ctrl.dram: Timing access to addr 0xe858, rank/bank/row 0 7 0
128499000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128499000
128517750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
128548000: system.mem_ctrl.dram: Address: 0x949e0 Rank 1 Bank 2 Row 4
128548000: system.mem_ctrl.dram: Timing access to addr 0x949e0, rank/bank/row 1 2 4
128548000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128548000
128566750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
128597000: system.mem_ctrl.dram: Address: 0xe858 Rank 0 Bank 7 Row 0
128597000: system.mem_ctrl.dram: Timing access to addr 0xe858, rank/bank/row 0 7 0
128597000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128597000
128615750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
128646000: system.mem_ctrl.dram: Address: 0xe860 Rank 0 Bank 7 Row 0
128646000: system.mem_ctrl.dram: Timing access to addr 0xe860, rank/bank/row 0 7 0
128646000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128646000
128664750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
128695000: system.mem_ctrl.dram: Address: 0xe860 Rank 0 Bank 7 Row 0
128695000: system.mem_ctrl.dram: Timing access to addr 0xe860, rank/bank/row 0 7 0
128695000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128695000
128713750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
128744000: system.mem_ctrl.dram: Address: 0xe860 Rank 0 Bank 7 Row 0
128744000: system.mem_ctrl.dram: Timing access to addr 0xe860, rank/bank/row 0 7 0
128744000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128744000
128762750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
128793000: system.mem_ctrl.dram: Address: 0xe868 Rank 0 Bank 7 Row 0
128793000: system.mem_ctrl.dram: Timing access to addr 0xe868, rank/bank/row 0 7 0
128793000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128793000
128811750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
128842000: system.mem_ctrl.dram: Address: 0xe860 Rank 0 Bank 7 Row 0
128842000: system.mem_ctrl.dram: Timing access to addr 0xe860, rank/bank/row 0 7 0
128842000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128842000
128842000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 128849500, now got 1 active
128842000: system.mem_ctrl.dram: Auto-precharged bank: 7
128860750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
128891000: system.mem_ctrl.dram: Address: 0xe868 Rank 0 Bank 7 Row 0
128891000: system.mem_ctrl.dram: Timing access to addr 0xe868, rank/bank/row 0 7 0
128891000: system.mem_ctrl.dram: Activate at tick 128891000
128891000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 128891000, now got 2 active
128891000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128904750
128923500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
128954000: system.mem_ctrl.dram: Address: 0x96008 Rank 1 Bank 3 Row 4
128975000: system.mem_ctrl.dram: Address: 0xe868 Rank 0 Bank 7 Row 0
128975000: system.mem_ctrl.dram: Timing access to addr 0xe868, rank/bank/row 0 7 0
128975000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128975000
128993750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129024000: system.mem_ctrl.dram: Address: 0xe870 Rank 0 Bank 7 Row 0
129024000: system.mem_ctrl.dram: Timing access to addr 0xe870, rank/bank/row 0 7 0
129024000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129024000
129042750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129073000: system.mem_ctrl.dram: Address: 0x92d30 Rank 1 Bank 1 Row 4
129073000: system.mem_ctrl.dram: Timing access to addr 0x92d30, rank/bank/row 1 1 4
129073000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129073000
129091750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
129122000: system.mem_ctrl.dram: Address: 0xe870 Rank 0 Bank 7 Row 0
129122000: system.mem_ctrl.dram: Timing access to addr 0xe870, rank/bank/row 0 7 0
129122000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129122000
129140750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129171000: system.mem_ctrl.dram: Address: 0xe870 Rank 0 Bank 7 Row 0
129171000: system.mem_ctrl.dram: Timing access to addr 0xe870, rank/bank/row 0 7 0
129171000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129171000
129189750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129220000: system.mem_ctrl.dram: Address: 0xe870 Rank 0 Bank 7 Row 0
129220000: system.mem_ctrl.dram: Timing access to addr 0xe870, rank/bank/row 0 7 0
129220000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129220000
129238750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129269000: system.mem_ctrl.dram: Address: 0xe878 Rank 0 Bank 7 Row 0
129269000: system.mem_ctrl.dram: Timing access to addr 0xe878, rank/bank/row 0 7 0
129269000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129269000
129287750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129339000: system.mem_ctrl.dram: Address: 0xe878 Rank 0 Bank 7 Row 0
129339000: system.mem_ctrl.dram: Timing access to addr 0xe878, rank/bank/row 0 7 0
129339000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129339000
129357750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129388000: system.mem_ctrl.dram: Address: 0xe880 Rank 0 Bank 7 Row 0
129388000: system.mem_ctrl.dram: Timing access to addr 0xe880, rank/bank/row 0 7 0
129388000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129388000
129406750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129437000: system.mem_ctrl.dram: Address: 0xe408 Rank 0 Bank 7 Row 0
129437000: system.mem_ctrl.dram: Timing access to addr 0xe408, rank/bank/row 0 7 0
129437000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129437000
129455750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129486000: system.mem_ctrl.dram: Address: 0xe410 Rank 0 Bank 7 Row 0
129486000: system.mem_ctrl.dram: Timing access to addr 0xe410, rank/bank/row 0 7 0
129486000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129486000
129504750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129535000: system.mem_ctrl.dram: Address: 0x92d38 Rank 1 Bank 1 Row 4
129535000: system.mem_ctrl.dram: Timing access to addr 0x92d38, rank/bank/row 1 1 4
129535000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129535000
129553750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
129584000: system.mem_ctrl.dram: Address: 0xe410 Rank 0 Bank 7 Row 0
129584000: system.mem_ctrl.dram: Timing access to addr 0xe410, rank/bank/row 0 7 0
129584000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129584000
129602750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129633000: system.mem_ctrl.dram: Address: 0xe410 Rank 0 Bank 7 Row 0
129633000: system.mem_ctrl.dram: Timing access to addr 0xe410, rank/bank/row 0 7 0
129633000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129633000
129651750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129682000: system.mem_ctrl.dram: Address: 0xe418 Rank 0 Bank 7 Row 0
129682000: system.mem_ctrl.dram: Timing access to addr 0xe418, rank/bank/row 0 7 0
129682000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129682000
129700750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129752000: system.mem_ctrl.dram: Address: 0xe418 Rank 0 Bank 7 Row 0
129752000: system.mem_ctrl.dram: Timing access to addr 0xe418, rank/bank/row 0 7 0
129752000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129752000
129770750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129821000: system.mem_ctrl.dram: Address: 0xe418 Rank 0 Bank 7 Row 0
129821000: system.mem_ctrl.dram: Timing access to addr 0xe418, rank/bank/row 0 7 0
129821000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129821000
129821000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 129828500, now got 1 active
129821000: system.mem_ctrl.dram: Auto-precharged bank: 7
129839750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129870000: system.mem_ctrl.dram: Address: 0xe420 Rank 0 Bank 7 Row 0
129870000: system.mem_ctrl.dram: Timing access to addr 0xe420, rank/bank/row 0 7 0
129870000: system.mem_ctrl.dram: Activate at tick 129870000
129870000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 129870000, now got 2 active
129870000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129883750
129902500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129933000: system.mem_ctrl.dram: Address: 0xe420 Rank 0 Bank 7 Row 0
129933000: system.mem_ctrl.dram: Timing access to addr 0xe420, rank/bank/row 0 7 0
129933000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129933000
129951750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129982000: system.mem_ctrl.dram: Address: 0xe420 Rank 0 Bank 7 Row 0
129982000: system.mem_ctrl.dram: Timing access to addr 0xe420, rank/bank/row 0 7 0
129982000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129982000
130000750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
130031000: system.mem_ctrl.dram: Address: 0xe428 Rank 0 Bank 7 Row 0
130031000: system.mem_ctrl.dram: Timing access to addr 0xe428, rank/bank/row 0 7 0
130031000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130031000
130049750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
130080000: system.mem_ctrl.dram: Address: 0x949c0 Rank 1 Bank 2 Row 4
130080000: system.mem_ctrl.dram: Timing access to addr 0x949c0, rank/bank/row 1 2 4
130080000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130080000
130098750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
130129000: system.mem_ctrl.dram: Address: 0xe428 Rank 0 Bank 7 Row 0
130129000: system.mem_ctrl.dram: Timing access to addr 0xe428, rank/bank/row 0 7 0
130129000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130129000
130147750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
130178000: system.mem_ctrl.dram: Address: 0xe428 Rank 0 Bank 7 Row 0
130178000: system.mem_ctrl.dram: Timing access to addr 0xe428, rank/bank/row 0 7 0
130178000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130178000
130196750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
130227000: system.mem_ctrl.dram: Address: 0xe430 Rank 0 Bank 7 Row 0
130227000: system.mem_ctrl.dram: Timing access to addr 0xe430, rank/bank/row 0 7 0
130227000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130227000
130245750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
130276000: system.mem_ctrl.dram: Address: 0x94a00 Rank 1 Bank 2 Row 4
130276000: system.mem_ctrl.dram: Timing access to addr 0x94a00, rank/bank/row 1 2 4
130276000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130276000
130294750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
130325000: system.mem_ctrl.dram: Address: 0xe430 Rank 0 Bank 7 Row 0
130325000: system.mem_ctrl.dram: Timing access to addr 0xe430, rank/bank/row 0 7 0
130325000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130325000
130343750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
130374000: system.mem_ctrl.dram: Address: 0xe438 Rank 0 Bank 7 Row 0
130374000: system.mem_ctrl.dram: Timing access to addr 0xe438, rank/bank/row 0 7 0
130374000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130374000
130392750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
130423000: system.mem_ctrl.dram: Address: 0x94a00 Rank 1 Bank 2 Row 4
130423000: system.mem_ctrl.dram: Timing access to addr 0x94a00, rank/bank/row 1 2 4
130423000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130423000
130441750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
130472000: system.mem_ctrl.dram: Address: 0xe438 Rank 0 Bank 7 Row 0
130472000: system.mem_ctrl.dram: Timing access to addr 0xe438, rank/bank/row 0 7 0
130472000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130472000
130490750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
130521000: system.mem_ctrl.dram: Address: 0xe438 Rank 0 Bank 7 Row 0
130521000: system.mem_ctrl.dram: Timing access to addr 0xe438, rank/bank/row 0 7 0
130521000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130521000
130539750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
130570000: system.mem_ctrl.dram: Address: 0xe440 Rank 0 Bank 7 Row 0
130570000: system.mem_ctrl.dram: Timing access to addr 0xe440, rank/bank/row 0 7 0
130570000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130570000
130588750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
130619000: system.mem_ctrl.dram: Address: 0xe440 Rank 0 Bank 7 Row 0
130619000: system.mem_ctrl.dram: Timing access to addr 0xe440, rank/bank/row 0 7 0
130619000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130619000
130637750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
130668000: system.mem_ctrl.dram: Address: 0xe448 Rank 0 Bank 7 Row 0
130668000: system.mem_ctrl.dram: Timing access to addr 0xe448, rank/bank/row 0 7 0
130668000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130668000
130686750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
130717000: system.mem_ctrl.dram: Address: 0x94a00 Rank 1 Bank 2 Row 4
130738000: system.mem_ctrl.dram: Address: 0xe448 Rank 0 Bank 7 Row 0
130738000: system.mem_ctrl.dram: Timing access to addr 0xe448, rank/bank/row 0 7 0
130738000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130738000
130756750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
130787000: system.mem_ctrl.dram: Address: 0xe450 Rank 0 Bank 7 Row 0
130787000: system.mem_ctrl.dram: Timing access to addr 0xe450, rank/bank/row 0 7 0
130787000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130787000
130787000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 130794500, now got 1 active
130787000: system.mem_ctrl.dram: Auto-precharged bank: 7
130805750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
130856000: system.mem_ctrl.dram: Address: 0xe450 Rank 0 Bank 7 Row 0
130856000: system.mem_ctrl.dram: Timing access to addr 0xe450, rank/bank/row 0 7 0
130856000: system.mem_ctrl.dram: Activate at tick 130856000
130856000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 130856000, now got 2 active
130856000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130869750
130888500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
130939000: system.mem_ctrl.dram: Address: 0xe458 Rank 0 Bank 7 Row 0
130939000: system.mem_ctrl.dram: Timing access to addr 0xe458, rank/bank/row 0 7 0
130939000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130939000
130957750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
130988000: system.mem_ctrl.dram: Address: 0xe458 Rank 0 Bank 7 Row 0
130988000: system.mem_ctrl.dram: Timing access to addr 0xe458, rank/bank/row 0 7 0
130988000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130988000
131006750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
131037000: system.mem_ctrl.dram: Address: 0xe460 Rank 0 Bank 7 Row 0
131037000: system.mem_ctrl.dram: Timing access to addr 0xe460, rank/bank/row 0 7 0
131037000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131037000
131055750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
131107000: system.mem_ctrl.dram: Address: 0xe460 Rank 0 Bank 7 Row 0
131107000: system.mem_ctrl.dram: Timing access to addr 0xe460, rank/bank/row 0 7 0
131107000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131107000
131125750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
131177000: system.mem_ctrl.dram: Address: 0xe460 Rank 0 Bank 7 Row 0
131177000: system.mem_ctrl.dram: Timing access to addr 0xe460, rank/bank/row 0 7 0
131177000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131177000
131195750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
131226000: system.mem_ctrl.dram: Address: 0xe468 Rank 0 Bank 7 Row 0
131226000: system.mem_ctrl.dram: Timing access to addr 0xe468, rank/bank/row 0 7 0
131226000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131226000
131244750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
131296000: system.mem_ctrl.dram: Address: 0xe468 Rank 0 Bank 7 Row 0
131296000: system.mem_ctrl.dram: Timing access to addr 0xe468, rank/bank/row 0 7 0
131296000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131296000
131314750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
131345000: system.mem_ctrl.dram: Address: 0xe468 Rank 0 Bank 7 Row 0
131345000: system.mem_ctrl.dram: Timing access to addr 0xe468, rank/bank/row 0 7 0
131345000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131345000
131363750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
131394000: system.mem_ctrl.dram: Address: 0xe470 Rank 0 Bank 7 Row 0
131394000: system.mem_ctrl.dram: Timing access to addr 0xe470, rank/bank/row 0 7 0
131394000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131394000
131412750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
131443000: system.mem_ctrl.dram: Address: 0xde00 Rank 0 Bank 6 Row 0
131443000: system.mem_ctrl.dram: Timing access to addr 0xde00, rank/bank/row 0 6 0
131443000: system.mem_ctrl.dram: Activate at tick 131443000
131443000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 131443000, now got 3 active
131443000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131456750
131475500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
131506000: system.mem_ctrl.dram: Address: 0xde08 Rank 0 Bank 6 Row 0
131506000: system.mem_ctrl.dram: Timing access to addr 0xde08, rank/bank/row 0 6 0
131506000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131506000
131524750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
131555000: system.mem_ctrl.dram: Address: 0xde08 Rank 0 Bank 6 Row 0
131555000: system.mem_ctrl.dram: Timing access to addr 0xde08, rank/bank/row 0 6 0
131555000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131555000
131573750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
131604000: system.mem_ctrl.dram: Address: 0x94a08 Rank 1 Bank 2 Row 4
131604000: system.mem_ctrl.dram: Timing access to addr 0x94a08, rank/bank/row 1 2 4
131604000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131604000
131622750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
131653000: system.mem_ctrl.dram: Address: 0xde08 Rank 0 Bank 6 Row 0
131653000: system.mem_ctrl.dram: Timing access to addr 0xde08, rank/bank/row 0 6 0
131653000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131653000
131671750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
131702000: system.mem_ctrl.dram: Address: 0x94a10 Rank 1 Bank 2 Row 4
131702000: system.mem_ctrl.dram: Timing access to addr 0x94a10, rank/bank/row 1 2 4
131702000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131702000
131720750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
131751000: system.mem_ctrl.dram: Address: 0xde08 Rank 0 Bank 6 Row 0
131751000: system.mem_ctrl.dram: Timing access to addr 0xde08, rank/bank/row 0 6 0
131751000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131751000
131769750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
131800000: system.mem_ctrl.dram: Address: 0x94a18 Rank 1 Bank 2 Row 4
131800000: system.mem_ctrl.dram: Timing access to addr 0x94a18, rank/bank/row 1 2 4
131800000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131800000
131818750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
131849000: system.mem_ctrl.dram: Address: 0xde08 Rank 0 Bank 6 Row 0
131849000: system.mem_ctrl.dram: Timing access to addr 0xde08, rank/bank/row 0 6 0
131849000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131849000
131867750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
131898000: system.mem_ctrl.dram: Address: 0x94a20 Rank 1 Bank 2 Row 4
131898000: system.mem_ctrl.dram: Timing access to addr 0x94a20, rank/bank/row 1 2 4
131898000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131898000
131916750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
131947000: system.mem_ctrl.dram: Address: 0xde10 Rank 0 Bank 6 Row 0
131947000: system.mem_ctrl.dram: Timing access to addr 0xde10, rank/bank/row 0 6 0
131947000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131947000
131965750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
131996000: system.mem_ctrl.dram: Address: 0x94a28 Rank 1 Bank 2 Row 4
131996000: system.mem_ctrl.dram: Timing access to addr 0x94a28, rank/bank/row 1 2 4
131996000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131996000
132014750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
132045000: system.mem_ctrl.dram: Address: 0xde10 Rank 0 Bank 6 Row 0
132045000: system.mem_ctrl.dram: Timing access to addr 0xde10, rank/bank/row 0 6 0
132045000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 132045000
132063750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
132094000: system.mem_ctrl.dram: Address: 0x94a30 Rank 1 Bank 2 Row 4
132094000: system.mem_ctrl.dram: Timing access to addr 0x94a30, rank/bank/row 1 2 4
132094000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 132094000
132094000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 132101500, now got 2 active
132094000: system.mem_ctrl.dram: Auto-precharged bank: 10
132112750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
132143000: system.mem_ctrl.dram: Address: 0xde10 Rank 0 Bank 6 Row 0
132143000: system.mem_ctrl.dram: Timing access to addr 0xde10, rank/bank/row 0 6 0
132143000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 132143000
132161750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
132192000: system.mem_ctrl.dram: Address: 0x94a38 Rank 1 Bank 2 Row 4
132192000: system.mem_ctrl.dram: Timing access to addr 0x94a38, rank/bank/row 1 2 4
132192000: system.mem_ctrl.dram: Activate at tick 132192000
132192000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 132192000, now got 3 active
132192000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 132205750
132224500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
132255000: system.mem_ctrl.dram: Address: 0xf9f8 Rank 0 Bank 7 Row 0
132255000: system.mem_ctrl.dram: Timing access to addr 0xf9f8, rank/bank/row 0 7 0
132255000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 132255000
132273750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
132304000: system.mem_ctrl.dram: Address: 0xf9f8 Rank 0 Bank 7 Row 0
132304000: system.mem_ctrl.dram: Timing access to addr 0xf9f8, rank/bank/row 0 7 0
132304000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 132304000
132322750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
132353000: system.mem_ctrl.dram: Address: 0xf9f8 Rank 0 Bank 7 Row 0
132353000: system.mem_ctrl.dram: Timing access to addr 0xf9f8, rank/bank/row 0 7 0
132353000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 132353000
132366250: 0: Refresh due
132366250: 0: Precharging all
132366250: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 132366250, now got 2 active
132366250: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 132366250, now got 1 active
132366250: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 132366250, now got 0 active
132366250: 1: Refresh due
132366250: 1: Precharging all
132366250: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 132366250, now got 2 active
132366250: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 132366250, now got 1 active
132366250: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 132366250, now got 0 active
132371750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
132402000: system.mem_ctrl.dram: Address: 0xfa00 Rank 0 Bank 7 Row 0
132640000: 0: Scheduling next request after refreshing rank 0
132640000: system.mem_ctrl.dram: Timing access to addr 0xfa00, rank/bank/row 0 7 0
132640000: system.mem_ctrl.dram: Activate at tick 132640000
132640000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 132640000, now got 1 active
132640000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 132653750
132640000: 1: Scheduling next request after refreshing rank 1
132672500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
132703000: system.mem_ctrl.dram: Address: 0xfa00 Rank 0 Bank 7 Row 0
132703000: system.mem_ctrl.dram: Timing access to addr 0xfa00, rank/bank/row 0 7 0
132703000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 132703000
132721750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
132752000: system.mem_ctrl.dram: Address: 0xfa08 Rank 0 Bank 7 Row 0
132752000: system.mem_ctrl.dram: Timing access to addr 0xfa08, rank/bank/row 0 7 0
132752000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 132752000
132770750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
132801000: system.mem_ctrl.dram: Address: 0xfa48 Rank 0 Bank 7 Row 0
132801000: system.mem_ctrl.dram: Timing access to addr 0xfa48, rank/bank/row 0 7 0
132801000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 132801000
132819750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
132871000: system.mem_ctrl.dram: Address: 0xfa48 Rank 0 Bank 7 Row 0
132871000: system.mem_ctrl.dram: Timing access to addr 0xfa48, rank/bank/row 0 7 0
132871000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 132871000
132889750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
132920000: system.mem_ctrl.dram: Address: 0xfa50 Rank 0 Bank 7 Row 0
132920000: system.mem_ctrl.dram: Timing access to addr 0xfa50, rank/bank/row 0 7 0
132920000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 132920000
132938750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
132969000: system.mem_ctrl.dram: Address: 0xfa10 Rank 0 Bank 7 Row 0
132969000: system.mem_ctrl.dram: Timing access to addr 0xfa10, rank/bank/row 0 7 0
132969000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 132969000
132987750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
133018000: system.mem_ctrl.dram: Address: 0xfa10 Rank 0 Bank 7 Row 0
133018000: system.mem_ctrl.dram: Timing access to addr 0xfa10, rank/bank/row 0 7 0
133018000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133018000
133036750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
133067000: system.mem_ctrl.dram: Address: 0xfa18 Rank 0 Bank 7 Row 0
133067000: system.mem_ctrl.dram: Timing access to addr 0xfa18, rank/bank/row 0 7 0
133067000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133067000
133085750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
133116000: system.mem_ctrl.dram: Address: 0x94a48 Rank 1 Bank 2 Row 4
133116000: system.mem_ctrl.dram: Timing access to addr 0x94a48, rank/bank/row 1 2 4
133116000: system.mem_ctrl.dram: Activate at tick 133116000
133116000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 133116000, now got 1 active
133116000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133129750
133148500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
133179000: system.mem_ctrl.dram: Address: 0xfa18 Rank 0 Bank 7 Row 0
133179000: system.mem_ctrl.dram: Timing access to addr 0xfa18, rank/bank/row 0 7 0
133179000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133179000
133197750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
133228000: system.mem_ctrl.dram: Address: 0x94a50 Rank 1 Bank 2 Row 4
133228000: system.mem_ctrl.dram: Timing access to addr 0x94a50, rank/bank/row 1 2 4
133228000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133228000
133246750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
133277000: system.mem_ctrl.dram: Address: 0xfa18 Rank 0 Bank 7 Row 0
133277000: system.mem_ctrl.dram: Timing access to addr 0xfa18, rank/bank/row 0 7 0
133277000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133277000
133295750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
133326000: system.mem_ctrl.dram: Address: 0xfa20 Rank 0 Bank 7 Row 0
133326000: system.mem_ctrl.dram: Timing access to addr 0xfa20, rank/bank/row 0 7 0
133326000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133326000
133344750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
133375000: system.mem_ctrl.dram: Address: 0x94a58 Rank 1 Bank 2 Row 4
133375000: system.mem_ctrl.dram: Timing access to addr 0x94a58, rank/bank/row 1 2 4
133375000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133375000
133393750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
133424000: system.mem_ctrl.dram: Address: 0xfa20 Rank 0 Bank 7 Row 0
133424000: system.mem_ctrl.dram: Timing access to addr 0xfa20, rank/bank/row 0 7 0
133424000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133424000
133442750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
133473000: system.mem_ctrl.dram: Address: 0xfa28 Rank 0 Bank 7 Row 0
133473000: system.mem_ctrl.dram: Timing access to addr 0xfa28, rank/bank/row 0 7 0
133473000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133473000
133491750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
133522000: system.mem_ctrl.dram: Address: 0x94a60 Rank 1 Bank 2 Row 4
133522000: system.mem_ctrl.dram: Timing access to addr 0x94a60, rank/bank/row 1 2 4
133522000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133522000
133540750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
133571000: system.mem_ctrl.dram: Address: 0xfa28 Rank 0 Bank 7 Row 0
133571000: system.mem_ctrl.dram: Timing access to addr 0xfa28, rank/bank/row 0 7 0
133571000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133571000
133589750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
133620000: system.mem_ctrl.dram: Address: 0xfa28 Rank 0 Bank 7 Row 0
133620000: system.mem_ctrl.dram: Timing access to addr 0xfa28, rank/bank/row 0 7 0
133620000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133620000
133620000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 133627500, now got 0 active
133620000: system.mem_ctrl.dram: Auto-precharged bank: 7
133638750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
133669000: system.mem_ctrl.dram: Address: 0x94a68 Rank 1 Bank 2 Row 4
133669000: system.mem_ctrl.dram: Timing access to addr 0x94a68, rank/bank/row 1 2 4
133669000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133669000
133687750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
133718000: system.mem_ctrl.dram: Address: 0x14410 Rank 1 Bank 2 Row 0
133718000: system.mem_ctrl.dram: Timing access to addr 0x14410, rank/bank/row 1 2 0
133718000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 133718000, now got 0 active
133718000: system.mem_ctrl.dram: Activate at tick 133731750
133718000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 133731750, now got 1 active
133718000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133745500
133764250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
133795000: system.mem_ctrl.dram: Address: 0x14418 Rank 1 Bank 2 Row 0
133795000: system.mem_ctrl.dram: Timing access to addr 0x14418, rank/bank/row 1 2 0
133795000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133795000
133813750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
133844000: system.mem_ctrl.dram: Address: 0x14418 Rank 1 Bank 2 Row 0
133844000: system.mem_ctrl.dram: Timing access to addr 0x14418, rank/bank/row 1 2 0
133844000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133844000
133862750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
133893000: system.mem_ctrl.dram: Address: 0x14420 Rank 1 Bank 2 Row 0
133893000: system.mem_ctrl.dram: Timing access to addr 0x14420, rank/bank/row 1 2 0
133893000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133893000
133911750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
133942000: system.mem_ctrl.dram: Address: 0x14420 Rank 1 Bank 2 Row 0
133942000: system.mem_ctrl.dram: Timing access to addr 0x14420, rank/bank/row 1 2 0
133942000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133942000
133960750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
134012000: system.mem_ctrl.dram: Address: 0x14420 Rank 1 Bank 2 Row 0
134012000: system.mem_ctrl.dram: Timing access to addr 0x14420, rank/bank/row 1 2 0
134012000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134012000
134030750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
134061000: system.mem_ctrl.dram: Address: 0x14428 Rank 1 Bank 2 Row 0
134061000: system.mem_ctrl.dram: Timing access to addr 0x14428, rank/bank/row 1 2 0
134061000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134061000
134079750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
134131000: system.mem_ctrl.dram: Address: 0x14428 Rank 1 Bank 2 Row 0
134131000: system.mem_ctrl.dram: Timing access to addr 0x14428, rank/bank/row 1 2 0
134131000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134131000
134149750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
134180000: system.mem_ctrl.dram: Address: 0x14428 Rank 1 Bank 2 Row 0
134180000: system.mem_ctrl.dram: Timing access to addr 0x14428, rank/bank/row 1 2 0
134180000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134180000
134198750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
134229000: system.mem_ctrl.dram: Address: 0x14428 Rank 1 Bank 2 Row 0
134229000: system.mem_ctrl.dram: Timing access to addr 0x14428, rank/bank/row 1 2 0
134229000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134229000
134247750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
134278000: system.mem_ctrl.dram: Address: 0x14430 Rank 1 Bank 2 Row 0
134278000: system.mem_ctrl.dram: Timing access to addr 0x14430, rank/bank/row 1 2 0
134278000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134278000
134296750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
134327000: system.mem_ctrl.dram: Address: 0x14430 Rank 1 Bank 2 Row 0
134327000: system.mem_ctrl.dram: Timing access to addr 0x14430, rank/bank/row 1 2 0
134327000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134327000
134345750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
134376000: system.mem_ctrl.dram: Address: 0x94a68 Rank 1 Bank 2 Row 4
134397000: system.mem_ctrl.dram: Address: 0xf960 Rank 0 Bank 7 Row 0
134397000: system.mem_ctrl.dram: Timing access to addr 0xf960, rank/bank/row 0 7 0
134397000: system.mem_ctrl.dram: Activate at tick 134397000
134397000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 134397000, now got 1 active
134397000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134410750
134429500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
134481000: system.mem_ctrl.dram: Address: 0xf960 Rank 0 Bank 7 Row 0
134481000: system.mem_ctrl.dram: Timing access to addr 0xf960, rank/bank/row 0 7 0
134481000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134481000
134499750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
134530000: system.mem_ctrl.dram: Address: 0xf968 Rank 0 Bank 7 Row 0
134530000: system.mem_ctrl.dram: Timing access to addr 0xf968, rank/bank/row 0 7 0
134530000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134530000
134548750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
134600000: system.mem_ctrl.dram: Address: 0xf968 Rank 0 Bank 7 Row 0
134600000: system.mem_ctrl.dram: Timing access to addr 0xf968, rank/bank/row 0 7 0
134600000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134600000
134618750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
134649000: system.mem_ctrl.dram: Address: 0xf968 Rank 0 Bank 7 Row 0
134649000: system.mem_ctrl.dram: Timing access to addr 0xf968, rank/bank/row 0 7 0
134649000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134649000
134667750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
134698000: system.mem_ctrl.dram: Address: 0xf970 Rank 0 Bank 7 Row 0
134698000: system.mem_ctrl.dram: Timing access to addr 0xf970, rank/bank/row 0 7 0
134698000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134698000
134716750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
134768000: system.mem_ctrl.dram: Address: 0xf970 Rank 0 Bank 7 Row 0
134768000: system.mem_ctrl.dram: Timing access to addr 0xf970, rank/bank/row 0 7 0
134768000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134768000
134786750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
134838000: system.mem_ctrl.dram: Address: 0xf970 Rank 0 Bank 7 Row 0
134838000: system.mem_ctrl.dram: Timing access to addr 0xf970, rank/bank/row 0 7 0
134838000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134838000
134856750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
134887000: system.mem_ctrl.dram: Address: 0xf978 Rank 0 Bank 7 Row 0
134887000: system.mem_ctrl.dram: Timing access to addr 0xf978, rank/bank/row 0 7 0
134887000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134887000
134905750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
134936000: system.mem_ctrl.dram: Address: 0xf978 Rank 0 Bank 7 Row 0
134936000: system.mem_ctrl.dram: Timing access to addr 0xf978, rank/bank/row 0 7 0
134936000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134936000
134954750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
134985000: system.mem_ctrl.dram: Address: 0xf980 Rank 0 Bank 7 Row 0
134985000: system.mem_ctrl.dram: Timing access to addr 0xf980, rank/bank/row 0 7 0
134985000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134985000
135003750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
135034000: system.mem_ctrl.dram: Address: 0x806f8 Rank 0 Bank 0 Row 4
135034000: system.mem_ctrl.dram: Timing access to addr 0x806f8, rank/bank/row 0 0 4
135034000: system.mem_ctrl.dram: Activate at tick 135034000
135034000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 135034000, now got 2 active
135034000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135047750
135066500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
135097000: system.mem_ctrl.dram: Address: 0xf980 Rank 0 Bank 7 Row 0
135097000: system.mem_ctrl.dram: Timing access to addr 0xf980, rank/bank/row 0 7 0
135097000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135097000
135115750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
135146000: system.mem_ctrl.dram: Address: 0xf980 Rank 0 Bank 7 Row 0
135146000: system.mem_ctrl.dram: Timing access to addr 0xf980, rank/bank/row 0 7 0
135146000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135146000
135164750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
135195000: system.mem_ctrl.dram: Address: 0xf9b0 Rank 0 Bank 7 Row 0
135195000: system.mem_ctrl.dram: Timing access to addr 0xf9b0, rank/bank/row 0 7 0
135195000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135195000
135213750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
135244000: system.mem_ctrl.dram: Address: 0xf9b0 Rank 0 Bank 7 Row 0
135244000: system.mem_ctrl.dram: Timing access to addr 0xf9b0, rank/bank/row 0 7 0
135244000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135244000
135262750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
135293000: system.mem_ctrl.dram: Address: 0xf9b8 Rank 0 Bank 7 Row 0
135293000: system.mem_ctrl.dram: Timing access to addr 0xf9b8, rank/bank/row 0 7 0
135293000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135293000
135293000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 135300500, now got 1 active
135293000: system.mem_ctrl.dram: Auto-precharged bank: 7
135311750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
135342000: system.mem_ctrl.dram: Address: 0xfa28 Rank 0 Bank 7 Row 0
135342000: system.mem_ctrl.dram: Timing access to addr 0xfa28, rank/bank/row 0 7 0
135342000: system.mem_ctrl.dram: Activate at tick 135342000
135342000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 135342000, now got 2 active
135342000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135355750
135374500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
135405000: system.mem_ctrl.dram: Address: 0xfa30 Rank 0 Bank 7 Row 0
135405000: system.mem_ctrl.dram: Timing access to addr 0xfa30, rank/bank/row 0 7 0
135405000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135405000
135423750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
135454000: system.mem_ctrl.dram: Address: 0x92478 Rank 1 Bank 1 Row 4
135454000: system.mem_ctrl.dram: Timing access to addr 0x92478, rank/bank/row 1 1 4
135454000: system.mem_ctrl.dram: Activate at tick 135454000
135454000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 135454000, now got 2 active
135454000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135467750
135486500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
135517000: system.mem_ctrl.dram: Address: 0xfa30 Rank 0 Bank 7 Row 0
135517000: system.mem_ctrl.dram: Timing access to addr 0xfa30, rank/bank/row 0 7 0
135517000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135517000
135535750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
135566000: system.mem_ctrl.dram: Address: 0xf9c0 Rank 0 Bank 7 Row 0
135566000: system.mem_ctrl.dram: Timing access to addr 0xf9c0, rank/bank/row 0 7 0
135566000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135566000
135584750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
135615000: system.mem_ctrl.dram: Address: 0xf9c0 Rank 0 Bank 7 Row 0
135615000: system.mem_ctrl.dram: Timing access to addr 0xf9c0, rank/bank/row 0 7 0
135615000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135615000
135633750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
135664000: system.mem_ctrl.dram: Address: 0xf9c8 Rank 0 Bank 7 Row 0
135664000: system.mem_ctrl.dram: Timing access to addr 0xf9c8, rank/bank/row 0 7 0
135664000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135664000
135682750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
135713000: system.mem_ctrl.dram: Address: 0xf9c8 Rank 0 Bank 7 Row 0
135713000: system.mem_ctrl.dram: Timing access to addr 0xf9c8, rank/bank/row 0 7 0
135713000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135713000
135731750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
135762000: system.mem_ctrl.dram: Address: 0xf9d0 Rank 0 Bank 7 Row 0
135762000: system.mem_ctrl.dram: Timing access to addr 0xf9d0, rank/bank/row 0 7 0
135762000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135762000
135780750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
135811000: system.mem_ctrl.dram: Address: 0xf9d0 Rank 0 Bank 7 Row 0
135811000: system.mem_ctrl.dram: Timing access to addr 0xf9d0, rank/bank/row 0 7 0
135811000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135811000
135829750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
135860000: system.mem_ctrl.dram: Address: 0xf9d8 Rank 0 Bank 7 Row 0
135860000: system.mem_ctrl.dram: Timing access to addr 0xf9d8, rank/bank/row 0 7 0
135860000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135860000
135878750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
135909000: system.mem_ctrl.dram: Address: 0xfa30 Rank 0 Bank 7 Row 0
135909000: system.mem_ctrl.dram: Timing access to addr 0xfa30, rank/bank/row 0 7 0
135909000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135909000
135927750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
135958000: system.mem_ctrl.dram: Address: 0xfa38 Rank 0 Bank 7 Row 0
135958000: system.mem_ctrl.dram: Timing access to addr 0xfa38, rank/bank/row 0 7 0
135958000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135958000
135976750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
136007000: system.mem_ctrl.dram: Address: 0x92480 Rank 1 Bank 1 Row 4
136007000: system.mem_ctrl.dram: Timing access to addr 0x92480, rank/bank/row 1 1 4
136007000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136007000
136025750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
136056000: system.mem_ctrl.dram: Address: 0xfa38 Rank 0 Bank 7 Row 0
136056000: system.mem_ctrl.dram: Timing access to addr 0xfa38, rank/bank/row 0 7 0
136056000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136056000
136074750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
136105000: system.mem_ctrl.dram: Address: 0xfa38 Rank 0 Bank 7 Row 0
136105000: system.mem_ctrl.dram: Timing access to addr 0xfa38, rank/bank/row 0 7 0
136105000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136105000
136123750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
136154000: system.mem_ctrl.dram: Address: 0xfa40 Rank 0 Bank 7 Row 0
136154000: system.mem_ctrl.dram: Timing access to addr 0xfa40, rank/bank/row 0 7 0
136154000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136154000
136172750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
136224000: system.mem_ctrl.dram: Address: 0xfa40 Rank 0 Bank 7 Row 0
136224000: system.mem_ctrl.dram: Timing access to addr 0xfa40, rank/bank/row 0 7 0
136224000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136224000
136224000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 136231500, now got 1 active
136224000: system.mem_ctrl.dram: Auto-precharged bank: 7
136242750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
136273000: system.mem_ctrl.dram: Address: 0xfa48 Rank 0 Bank 7 Row 0
136273000: system.mem_ctrl.dram: Timing access to addr 0xfa48, rank/bank/row 0 7 0
136273000: system.mem_ctrl.dram: Activate at tick 136273000
136273000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 136273000, now got 2 active
136273000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136286750
136305500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
136336000: system.mem_ctrl.dram: Address: 0xf9e0 Rank 0 Bank 7 Row 0
136336000: system.mem_ctrl.dram: Timing access to addr 0xf9e0, rank/bank/row 0 7 0
136336000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136336000
136354750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
136385000: system.mem_ctrl.dram: Address: 0xf9e8 Rank 0 Bank 7 Row 0
136385000: system.mem_ctrl.dram: Timing access to addr 0xf9e8, rank/bank/row 0 7 0
136385000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136385000
136403750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
136434000: system.mem_ctrl.dram: Address: 0xf9e8 Rank 0 Bank 7 Row 0
136434000: system.mem_ctrl.dram: Timing access to addr 0xf9e8, rank/bank/row 0 7 0
136434000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136434000
136452750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
136483000: system.mem_ctrl.dram: Address: 0xf9e8 Rank 0 Bank 7 Row 0
136483000: system.mem_ctrl.dram: Timing access to addr 0xf9e8, rank/bank/row 0 7 0
136483000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136483000
136501750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
136532000: system.mem_ctrl.dram: Address: 0xf9f0 Rank 0 Bank 7 Row 0
136532000: system.mem_ctrl.dram: Timing access to addr 0xf9f0, rank/bank/row 0 7 0
136532000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136532000
136550750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
136581000: system.mem_ctrl.dram: Address: 0xf9f0 Rank 0 Bank 7 Row 0
136581000: system.mem_ctrl.dram: Timing access to addr 0xf9f0, rank/bank/row 0 7 0
136581000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136581000
136599750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
136651000: system.mem_ctrl.dram: Address: 0xdd80 Rank 0 Bank 6 Row 0
136651000: system.mem_ctrl.dram: Timing access to addr 0xdd80, rank/bank/row 0 6 0
136651000: system.mem_ctrl.dram: Activate at tick 136651000
136651000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 136651000, now got 3 active
136651000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136664750
136683500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
136735000: system.mem_ctrl.dram: Address: 0xdd80 Rank 0 Bank 6 Row 0
136735000: system.mem_ctrl.dram: Timing access to addr 0xdd80, rank/bank/row 0 6 0
136735000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136735000
136753750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
136805000: system.mem_ctrl.dram: Address: 0xdd80 Rank 0 Bank 6 Row 0
136805000: system.mem_ctrl.dram: Timing access to addr 0xdd80, rank/bank/row 0 6 0
136805000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136805000
136823750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
136875000: system.mem_ctrl.dram: Address: 0xdd80 Rank 0 Bank 6 Row 0
136875000: system.mem_ctrl.dram: Timing access to addr 0xdd80, rank/bank/row 0 6 0
136875000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136875000
136893750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
136924000: system.mem_ctrl.dram: Address: 0xdd88 Rank 0 Bank 6 Row 0
136924000: system.mem_ctrl.dram: Timing access to addr 0xdd88, rank/bank/row 0 6 0
136924000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136924000
136942750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
136973000: system.mem_ctrl.dram: Address: 0xdd88 Rank 0 Bank 6 Row 0
136973000: system.mem_ctrl.dram: Timing access to addr 0xdd88, rank/bank/row 0 6 0
136973000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136973000
136991750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137043000: system.mem_ctrl.dram: Address: 0xdd88 Rank 0 Bank 6 Row 0
137043000: system.mem_ctrl.dram: Timing access to addr 0xdd88, rank/bank/row 0 6 0
137043000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137043000
137061750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137113000: system.mem_ctrl.dram: Address: 0xdd88 Rank 0 Bank 6 Row 0
137113000: system.mem_ctrl.dram: Timing access to addr 0xdd88, rank/bank/row 0 6 0
137113000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137113000
137131750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137183000: system.mem_ctrl.dram: Address: 0xdd88 Rank 0 Bank 6 Row 0
137183000: system.mem_ctrl.dram: Timing access to addr 0xdd88, rank/bank/row 0 6 0
137183000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137183000
137201750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137232000: system.mem_ctrl.dram: Address: 0xdd90 Rank 0 Bank 6 Row 0
137232000: system.mem_ctrl.dram: Timing access to addr 0xdd90, rank/bank/row 0 6 0
137232000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137232000
137250750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137281000: system.mem_ctrl.dram: Address: 0xdd90 Rank 0 Bank 6 Row 0
137281000: system.mem_ctrl.dram: Timing access to addr 0xdd90, rank/bank/row 0 6 0
137281000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137281000
137299750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137330000: system.mem_ctrl.dram: Address: 0xdd90 Rank 0 Bank 6 Row 0
137330000: system.mem_ctrl.dram: Timing access to addr 0xdd90, rank/bank/row 0 6 0
137330000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137330000
137348750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137379000: system.mem_ctrl.dram: Address: 0xdd98 Rank 0 Bank 6 Row 0
137379000: system.mem_ctrl.dram: Timing access to addr 0xdd98, rank/bank/row 0 6 0
137379000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137379000
137397750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137428000: system.mem_ctrl.dram: Address: 0xdd98 Rank 0 Bank 6 Row 0
137428000: system.mem_ctrl.dram: Timing access to addr 0xdd98, rank/bank/row 0 6 0
137428000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137428000
137446750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137477000: system.mem_ctrl.dram: Address: 0xdd98 Rank 0 Bank 6 Row 0
137477000: system.mem_ctrl.dram: Timing access to addr 0xdd98, rank/bank/row 0 6 0
137477000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137477000
137495750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137526000: system.mem_ctrl.dram: Address: 0xdda0 Rank 0 Bank 6 Row 0
137526000: system.mem_ctrl.dram: Timing access to addr 0xdda0, rank/bank/row 0 6 0
137526000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137526000
137526000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 137533500, now got 2 active
137526000: system.mem_ctrl.dram: Auto-precharged bank: 6
137544750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137596000: system.mem_ctrl.dram: Address: 0xdda8 Rank 0 Bank 6 Row 0
137596000: system.mem_ctrl.dram: Timing access to addr 0xdda8, rank/bank/row 0 6 0
137596000: system.mem_ctrl.dram: Activate at tick 137596000
137596000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 137596000, now got 3 active
137596000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137609750
137628500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137679000: system.mem_ctrl.dram: Address: 0xdda8 Rank 0 Bank 6 Row 0
137679000: system.mem_ctrl.dram: Timing access to addr 0xdda8, rank/bank/row 0 6 0
137679000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137679000
137697750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137728000: system.mem_ctrl.dram: Address: 0xdda8 Rank 0 Bank 6 Row 0
137728000: system.mem_ctrl.dram: Timing access to addr 0xdda8, rank/bank/row 0 6 0
137728000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137728000
137746750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137777000: system.mem_ctrl.dram: Address: 0xddb0 Rank 0 Bank 6 Row 0
137777000: system.mem_ctrl.dram: Timing access to addr 0xddb0, rank/bank/row 0 6 0
137777000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137777000
137795750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137826000: system.mem_ctrl.dram: Address: 0xddb0 Rank 0 Bank 6 Row 0
137826000: system.mem_ctrl.dram: Timing access to addr 0xddb0, rank/bank/row 0 6 0
137826000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137826000
137844750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137875000: system.mem_ctrl.dram: Address: 0xddb0 Rank 0 Bank 6 Row 0
137875000: system.mem_ctrl.dram: Timing access to addr 0xddb0, rank/bank/row 0 6 0
137875000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137875000
137893750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137924000: system.mem_ctrl.dram: Address: 0xddb8 Rank 0 Bank 6 Row 0
137924000: system.mem_ctrl.dram: Timing access to addr 0xddb8, rank/bank/row 0 6 0
137924000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137924000
137942750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137993000: system.mem_ctrl.dram: Address: 0xddb8 Rank 0 Bank 6 Row 0
137993000: system.mem_ctrl.dram: Timing access to addr 0xddb8, rank/bank/row 0 6 0
137993000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137993000
138011750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138042000: system.mem_ctrl.dram: Address: 0xddc0 Rank 0 Bank 6 Row 0
138042000: system.mem_ctrl.dram: Timing access to addr 0xddc0, rank/bank/row 0 6 0
138042000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138042000
138060750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138112000: system.mem_ctrl.dram: Address: 0xddc0 Rank 0 Bank 6 Row 0
138112000: system.mem_ctrl.dram: Timing access to addr 0xddc0, rank/bank/row 0 6 0
138112000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138112000
138130750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138161000: system.mem_ctrl.dram: Address: 0xddc0 Rank 0 Bank 6 Row 0
138161000: system.mem_ctrl.dram: Timing access to addr 0xddc0, rank/bank/row 0 6 0
138161000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138161000
138179750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138210000: system.mem_ctrl.dram: Address: 0xddc8 Rank 0 Bank 6 Row 0
138210000: system.mem_ctrl.dram: Timing access to addr 0xddc8, rank/bank/row 0 6 0
138210000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138210000
138228750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138279000: system.mem_ctrl.dram: Address: 0xddc8 Rank 0 Bank 6 Row 0
138279000: system.mem_ctrl.dram: Timing access to addr 0xddc8, rank/bank/row 0 6 0
138279000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138279000
138297750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138328000: system.mem_ctrl.dram: Address: 0xddc8 Rank 0 Bank 6 Row 0
138328000: system.mem_ctrl.dram: Timing access to addr 0xddc8, rank/bank/row 0 6 0
138328000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138328000
138346750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138377000: system.mem_ctrl.dram: Address: 0xddd0 Rank 0 Bank 6 Row 0
138377000: system.mem_ctrl.dram: Timing access to addr 0xddd0, rank/bank/row 0 6 0
138377000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138377000
138395750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138426000: system.mem_ctrl.dram: Address: 0xddd0 Rank 0 Bank 6 Row 0
138426000: system.mem_ctrl.dram: Timing access to addr 0xddd0, rank/bank/row 0 6 0
138426000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138426000
138426000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 138433500, now got 2 active
138426000: system.mem_ctrl.dram: Auto-precharged bank: 6
138444750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138475000: system.mem_ctrl.dram: Address: 0xddd0 Rank 0 Bank 6 Row 0
138475000: system.mem_ctrl.dram: Timing access to addr 0xddd0, rank/bank/row 0 6 0
138475000: system.mem_ctrl.dram: Activate at tick 138475000
138475000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 138475000, now got 3 active
138475000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138488750
138507500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138538000: system.mem_ctrl.dram: Address: 0xddd8 Rank 0 Bank 6 Row 0
138538000: system.mem_ctrl.dram: Timing access to addr 0xddd8, rank/bank/row 0 6 0
138538000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138538000
138556750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138587000: system.mem_ctrl.dram: Address: 0x924d0 Rank 1 Bank 1 Row 4
138587000: system.mem_ctrl.dram: Timing access to addr 0x924d0, rank/bank/row 1 1 4
138587000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138587000
138605750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
138636000: system.mem_ctrl.dram: Address: 0xddd8 Rank 0 Bank 6 Row 0
138636000: system.mem_ctrl.dram: Timing access to addr 0xddd8, rank/bank/row 0 6 0
138636000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138636000
138654750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138685000: system.mem_ctrl.dram: Address: 0xddd8 Rank 0 Bank 6 Row 0
138685000: system.mem_ctrl.dram: Timing access to addr 0xddd8, rank/bank/row 0 6 0
138685000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138685000
138703750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138734000: system.mem_ctrl.dram: Address: 0xde10 Rank 0 Bank 6 Row 0
138734000: system.mem_ctrl.dram: Timing access to addr 0xde10, rank/bank/row 0 6 0
138734000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138734000
138752750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138783000: system.mem_ctrl.dram: Address: 0xde18 Rank 0 Bank 6 Row 0
138783000: system.mem_ctrl.dram: Timing access to addr 0xde18, rank/bank/row 0 6 0
138783000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138783000
138801750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138852000: system.mem_ctrl.dram: Address: 0xde18 Rank 0 Bank 6 Row 0
138852000: system.mem_ctrl.dram: Timing access to addr 0xde18, rank/bank/row 0 6 0
138852000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138852000
138870750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138901000: system.mem_ctrl.dram: Address: 0xde20 Rank 0 Bank 6 Row 0
138901000: system.mem_ctrl.dram: Timing access to addr 0xde20, rank/bank/row 0 6 0
138901000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138901000
138919750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138970000: system.mem_ctrl.dram: Address: 0xde20 Rank 0 Bank 6 Row 0
138970000: system.mem_ctrl.dram: Timing access to addr 0xde20, rank/bank/row 0 6 0
138970000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138970000
138988750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139019000: system.mem_ctrl.dram: Address: 0xde28 Rank 0 Bank 6 Row 0
139019000: system.mem_ctrl.dram: Timing access to addr 0xde28, rank/bank/row 0 6 0
139019000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139019000
139037750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139068000: system.mem_ctrl.dram: Address: 0xde28 Rank 0 Bank 6 Row 0
139068000: system.mem_ctrl.dram: Timing access to addr 0xde28, rank/bank/row 0 6 0
139068000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139068000
139086750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139117000: system.mem_ctrl.dram: Address: 0xde28 Rank 0 Bank 6 Row 0
139117000: system.mem_ctrl.dram: Timing access to addr 0xde28, rank/bank/row 0 6 0
139117000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139117000
139135750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139166000: system.mem_ctrl.dram: Address: 0xde28 Rank 0 Bank 6 Row 0
139166000: system.mem_ctrl.dram: Timing access to addr 0xde28, rank/bank/row 0 6 0
139166000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139166000
139184750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139215000: system.mem_ctrl.dram: Address: 0xde30 Rank 0 Bank 6 Row 0
139215000: system.mem_ctrl.dram: Timing access to addr 0xde30, rank/bank/row 0 6 0
139215000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139215000
139233750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139264000: system.mem_ctrl.dram: Address: 0xde30 Rank 0 Bank 6 Row 0
139264000: system.mem_ctrl.dram: Timing access to addr 0xde30, rank/bank/row 0 6 0
139264000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139264000
139282750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139313000: system.mem_ctrl.dram: Address: 0xde38 Rank 0 Bank 6 Row 0
139313000: system.mem_ctrl.dram: Timing access to addr 0xde38, rank/bank/row 0 6 0
139313000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139313000
139313000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 139320500, now got 2 active
139313000: system.mem_ctrl.dram: Auto-precharged bank: 6
139331750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139362000: system.mem_ctrl.dram: Address: 0x92580 Rank 1 Bank 1 Row 4
139362000: system.mem_ctrl.dram: Timing access to addr 0x92580, rank/bank/row 1 1 4
139362000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139362000
139380750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
139411000: system.mem_ctrl.dram: Address: 0xde38 Rank 0 Bank 6 Row 0
139411000: system.mem_ctrl.dram: Timing access to addr 0xde38, rank/bank/row 0 6 0
139411000: system.mem_ctrl.dram: Activate at tick 139411000
139411000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 139411000, now got 3 active
139411000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139424750
139443500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139474000: system.mem_ctrl.dram: Address: 0xde38 Rank 0 Bank 6 Row 0
139474000: system.mem_ctrl.dram: Timing access to addr 0xde38, rank/bank/row 0 6 0
139474000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139474000
139492750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139523000: system.mem_ctrl.dram: Address: 0xdea0 Rank 0 Bank 6 Row 0
139523000: system.mem_ctrl.dram: Timing access to addr 0xdea0, rank/bank/row 0 6 0
139523000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139523000
139541750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139572000: system.mem_ctrl.dram: Address: 0xdea8 Rank 0 Bank 6 Row 0
139572000: system.mem_ctrl.dram: Timing access to addr 0xdea8, rank/bank/row 0 6 0
139572000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139572000
139590750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139641000: system.mem_ctrl.dram: Address: 0xdea8 Rank 0 Bank 6 Row 0
139641000: system.mem_ctrl.dram: Timing access to addr 0xdea8, rank/bank/row 0 6 0
139641000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139641000
139659750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139710000: system.mem_ctrl.dram: Address: 0xdea8 Rank 0 Bank 6 Row 0
139710000: system.mem_ctrl.dram: Timing access to addr 0xdea8, rank/bank/row 0 6 0
139710000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139710000
139728750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139759000: system.mem_ctrl.dram: Address: 0xdeb0 Rank 0 Bank 6 Row 0
139759000: system.mem_ctrl.dram: Timing access to addr 0xdeb0, rank/bank/row 0 6 0
139759000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139759000
139777750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139808000: system.mem_ctrl.dram: Address: 0xdeb0 Rank 0 Bank 6 Row 0
139808000: system.mem_ctrl.dram: Timing access to addr 0xdeb0, rank/bank/row 0 6 0
139808000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139808000
139826750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139857000: system.mem_ctrl.dram: Address: 0xdeb8 Rank 0 Bank 6 Row 0
139857000: system.mem_ctrl.dram: Timing access to addr 0xdeb8, rank/bank/row 0 6 0
139857000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139857000
139875750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139906000: system.mem_ctrl.dram: Address: 0xdeb8 Rank 0 Bank 6 Row 0
139906000: system.mem_ctrl.dram: Timing access to addr 0xdeb8, rank/bank/row 0 6 0
139906000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139906000
139924750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139955000: system.mem_ctrl.dram: Address: 0xdeb8 Rank 0 Bank 6 Row 0
139955000: system.mem_ctrl.dram: Timing access to addr 0xdeb8, rank/bank/row 0 6 0
139955000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139955000
139973750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
140004000: system.mem_ctrl.dram: Address: 0xdec0 Rank 0 Bank 6 Row 0
140004000: system.mem_ctrl.dram: Timing access to addr 0xdec0, rank/bank/row 0 6 0
140004000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 140004000
140022750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
140074000: system.mem_ctrl.dram: Address: 0xdec0 Rank 0 Bank 6 Row 0
140074000: system.mem_ctrl.dram: Timing access to addr 0xdec0, rank/bank/row 0 6 0
140074000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 140074000
140092750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
140144000: system.mem_ctrl.dram: Address: 0xdec0 Rank 0 Bank 6 Row 0
140144000: system.mem_ctrl.dram: Timing access to addr 0xdec0, rank/bank/row 0 6 0
140144000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 140144000
140152500: 1: Refresh due
140152500: 1: Precharging all
140152500: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 140152500, now got 1 active
140152500: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 140152500, now got 0 active
140152500: 0: Refresh due
140152500: 0: Precharging all
140152500: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 140152500, now got 2 active
140152500: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 140152500, now got 1 active
140152500: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 140152500, now got 0 active
140162750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
140193000: system.mem_ctrl.dram: Address: 0xdec8 Rank 0 Bank 6 Row 0
140426250: 1: Scheduling next request after refreshing rank 1
140426250: 0: Scheduling next request after refreshing rank 0
140426250: system.mem_ctrl.dram: Timing access to addr 0xdec8, rank/bank/row 0 6 0
140426250: system.mem_ctrl.dram: Activate at tick 140426250
140426250: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 140426250, now got 1 active
140426250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 140440000
140458750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
140510000: system.mem_ctrl.dram: Address: 0xdec8 Rank 0 Bank 6 Row 0
140510000: system.mem_ctrl.dram: Timing access to addr 0xdec8, rank/bank/row 0 6 0
140510000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 140510000
140528750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
140559000: system.mem_ctrl.dram: Address: 0xdf10 Rank 0 Bank 6 Row 0
140559000: system.mem_ctrl.dram: Timing access to addr 0xdf10, rank/bank/row 0 6 0
140559000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 140559000
140577750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
140608000: system.mem_ctrl.dram: Address: 0xdf18 Rank 0 Bank 6 Row 0
140608000: system.mem_ctrl.dram: Timing access to addr 0xdf18, rank/bank/row 0 6 0
140608000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 140608000
140626750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
140657000: system.mem_ctrl.dram: Address: 0x92530 Rank 1 Bank 1 Row 4
140657000: system.mem_ctrl.dram: Timing access to addr 0x92530, rank/bank/row 1 1 4
140657000: system.mem_ctrl.dram: Activate at tick 140657000
140657000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 140657000, now got 1 active
140657000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 140670750
140689500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
140720000: system.mem_ctrl.dram: Address: 0xdf18 Rank 0 Bank 6 Row 0
140720000: system.mem_ctrl.dram: Timing access to addr 0xdf18, rank/bank/row 0 6 0
140720000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 140720000
140738750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
140769000: system.mem_ctrl.dram: Address: 0xdf20 Rank 0 Bank 6 Row 0
140769000: system.mem_ctrl.dram: Timing access to addr 0xdf20, rank/bank/row 0 6 0
140769000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 140769000
140787750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
140818000: system.mem_ctrl.dram: Address: 0xe098 Rank 0 Bank 7 Row 0
140818000: system.mem_ctrl.dram: Timing access to addr 0xe098, rank/bank/row 0 7 0
140818000: system.mem_ctrl.dram: Activate at tick 140818000
140818000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 140818000, now got 2 active
140818000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 140831750
140850500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
140881000: system.mem_ctrl.dram: Address: 0xe0a0 Rank 0 Bank 7 Row 0
140881000: system.mem_ctrl.dram: Timing access to addr 0xe0a0, rank/bank/row 0 7 0
140881000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 140881000
140899750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
140950000: system.mem_ctrl.dram: Address: 0xe0a0 Rank 0 Bank 7 Row 0
140950000: system.mem_ctrl.dram: Timing access to addr 0xe0a0, rank/bank/row 0 7 0
140950000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 140950000
140968750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
140999000: system.mem_ctrl.dram: Address: 0xe0c8 Rank 0 Bank 7 Row 0
140999000: system.mem_ctrl.dram: Timing access to addr 0xe0c8, rank/bank/row 0 7 0
140999000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 140999000
141017750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141048000: system.mem_ctrl.dram: Address: 0xe0d0 Rank 0 Bank 7 Row 0
141048000: system.mem_ctrl.dram: Timing access to addr 0xe0d0, rank/bank/row 0 7 0
141048000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141048000
141066750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141097000: system.mem_ctrl.dram: Address: 0xe0d0 Rank 0 Bank 7 Row 0
141097000: system.mem_ctrl.dram: Timing access to addr 0xe0d0, rank/bank/row 0 7 0
141097000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141097000
141115750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141146000: system.mem_ctrl.dram: Address: 0xe0d0 Rank 0 Bank 7 Row 0
141146000: system.mem_ctrl.dram: Timing access to addr 0xe0d0, rank/bank/row 0 7 0
141146000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141146000
141164750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141195000: system.mem_ctrl.dram: Address: 0xe0d8 Rank 0 Bank 7 Row 0
141195000: system.mem_ctrl.dram: Timing access to addr 0xe0d8, rank/bank/row 0 7 0
141195000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141195000
141213750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141244000: system.mem_ctrl.dram: Address: 0xe0d8 Rank 0 Bank 7 Row 0
141244000: system.mem_ctrl.dram: Timing access to addr 0xe0d8, rank/bank/row 0 7 0
141244000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141244000
141262750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141293000: system.mem_ctrl.dram: Address: 0xe0d8 Rank 0 Bank 7 Row 0
141293000: system.mem_ctrl.dram: Timing access to addr 0xe0d8, rank/bank/row 0 7 0
141293000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141293000
141311750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141342000: system.mem_ctrl.dram: Address: 0xe0e0 Rank 0 Bank 7 Row 0
141342000: system.mem_ctrl.dram: Timing access to addr 0xe0e0, rank/bank/row 0 7 0
141342000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141342000
141360750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141391000: system.mem_ctrl.dram: Address: 0xe0e0 Rank 0 Bank 7 Row 0
141391000: system.mem_ctrl.dram: Timing access to addr 0xe0e0, rank/bank/row 0 7 0
141391000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141391000
141409750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141440000: system.mem_ctrl.dram: Address: 0xe0e0 Rank 0 Bank 7 Row 0
141440000: system.mem_ctrl.dram: Timing access to addr 0xe0e0, rank/bank/row 0 7 0
141440000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141440000
141458750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141489000: system.mem_ctrl.dram: Address: 0xe0e8 Rank 0 Bank 7 Row 0
141489000: system.mem_ctrl.dram: Timing access to addr 0xe0e8, rank/bank/row 0 7 0
141489000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141489000
141507750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141538000: system.mem_ctrl.dram: Address: 0xe0e8 Rank 0 Bank 7 Row 0
141538000: system.mem_ctrl.dram: Timing access to addr 0xe0e8, rank/bank/row 0 7 0
141538000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141538000
141556750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141587000: system.mem_ctrl.dram: Address: 0xe0e8 Rank 0 Bank 7 Row 0
141587000: system.mem_ctrl.dram: Timing access to addr 0xe0e8, rank/bank/row 0 7 0
141587000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141587000
141587000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 141594500, now got 1 active
141587000: system.mem_ctrl.dram: Auto-precharged bank: 7
141605750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141636000: system.mem_ctrl.dram: Address: 0xe0e8 Rank 0 Bank 7 Row 0
141636000: system.mem_ctrl.dram: Timing access to addr 0xe0e8, rank/bank/row 0 7 0
141636000: system.mem_ctrl.dram: Activate at tick 141636000
141636000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 141636000, now got 2 active
141636000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141649750
141668500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141699000: system.mem_ctrl.dram: Address: 0xe0f0 Rank 0 Bank 7 Row 0
141699000: system.mem_ctrl.dram: Timing access to addr 0xe0f0, rank/bank/row 0 7 0
141699000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141699000
141717750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141748000: system.mem_ctrl.dram: Address: 0x92d18 Rank 1 Bank 1 Row 4
141748000: system.mem_ctrl.dram: Timing access to addr 0x92d18, rank/bank/row 1 1 4
141748000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141748000
141766750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
141797000: system.mem_ctrl.dram: Address: 0xe0f0 Rank 0 Bank 7 Row 0
141797000: system.mem_ctrl.dram: Timing access to addr 0xe0f0, rank/bank/row 0 7 0
141797000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141797000
141815750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141846000: system.mem_ctrl.dram: Address: 0xe0f8 Rank 0 Bank 7 Row 0
141846000: system.mem_ctrl.dram: Timing access to addr 0xe0f8, rank/bank/row 0 7 0
141846000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141846000
141864750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141895000: system.mem_ctrl.dram: Address: 0xe0f8 Rank 0 Bank 7 Row 0
141895000: system.mem_ctrl.dram: Timing access to addr 0xe0f8, rank/bank/row 0 7 0
141895000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141895000
141913750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141944000: system.mem_ctrl.dram: Address: 0xe100 Rank 0 Bank 7 Row 0
141944000: system.mem_ctrl.dram: Timing access to addr 0xe100, rank/bank/row 0 7 0
141944000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141944000
141962750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141993000: system.mem_ctrl.dram: Address: 0xe100 Rank 0 Bank 7 Row 0
141993000: system.mem_ctrl.dram: Timing access to addr 0xe100, rank/bank/row 0 7 0
141993000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141993000
142011750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142042000: system.mem_ctrl.dram: Address: 0xe100 Rank 0 Bank 7 Row 0
142042000: system.mem_ctrl.dram: Timing access to addr 0xe100, rank/bank/row 0 7 0
142042000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142042000
142060750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142091000: system.mem_ctrl.dram: Address: 0xe108 Rank 0 Bank 7 Row 0
142091000: system.mem_ctrl.dram: Timing access to addr 0xe108, rank/bank/row 0 7 0
142091000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142091000
142109750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142140000: system.mem_ctrl.dram: Address: 0xe108 Rank 0 Bank 7 Row 0
142140000: system.mem_ctrl.dram: Timing access to addr 0xe108, rank/bank/row 0 7 0
142140000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142140000
142158750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142189000: system.mem_ctrl.dram: Address: 0xe108 Rank 0 Bank 7 Row 0
142189000: system.mem_ctrl.dram: Timing access to addr 0xe108, rank/bank/row 0 7 0
142189000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142189000
142207750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142238000: system.mem_ctrl.dram: Address: 0xe108 Rank 0 Bank 7 Row 0
142238000: system.mem_ctrl.dram: Timing access to addr 0xe108, rank/bank/row 0 7 0
142238000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142238000
142256750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142287000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
142287000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
142287000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142287000
142305750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142336000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
142336000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
142336000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142336000
142354750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142385000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
142385000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
142385000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142385000
142403750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142434000: system.mem_ctrl.dram: Address: 0xe118 Rank 0 Bank 7 Row 0
142434000: system.mem_ctrl.dram: Timing access to addr 0xe118, rank/bank/row 0 7 0
142434000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142434000
142434000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 142441500, now got 1 active
142434000: system.mem_ctrl.dram: Auto-precharged bank: 7
142452750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142483000: system.mem_ctrl.dram: Address: 0xe118 Rank 0 Bank 7 Row 0
142483000: system.mem_ctrl.dram: Timing access to addr 0xe118, rank/bank/row 0 7 0
142483000: system.mem_ctrl.dram: Activate at tick 142483000
142483000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 142483000, now got 2 active
142483000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142496750
142515500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142546000: system.mem_ctrl.dram: Address: 0xe120 Rank 0 Bank 7 Row 0
142546000: system.mem_ctrl.dram: Timing access to addr 0xe120, rank/bank/row 0 7 0
142546000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142546000
142564750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142595000: system.mem_ctrl.dram: Address: 0xe120 Rank 0 Bank 7 Row 0
142595000: system.mem_ctrl.dram: Timing access to addr 0xe120, rank/bank/row 0 7 0
142595000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142595000
142613750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142644000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
142644000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
142644000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142644000
142662750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142693000: system.mem_ctrl.dram: Address: 0x92d1c Rank 1 Bank 1 Row 4
142693000: system.mem_ctrl.dram: Timing access to addr 0x92d1c, rank/bank/row 1 1 4
142693000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142693000
142711750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
142742000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
142742000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
142742000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142742000
142760750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142791000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
142791000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
142791000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142791000
142809750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142840000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
142840000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
142840000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142840000
142858750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142889000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
142889000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
142889000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142889000
142907750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142938000: system.mem_ctrl.dram: Address: 0xe118 Rank 0 Bank 7 Row 0
142938000: system.mem_ctrl.dram: Timing access to addr 0xe118, rank/bank/row 0 7 0
142938000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142938000
142956750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142987000: system.mem_ctrl.dram: Address: 0xe118 Rank 0 Bank 7 Row 0
142987000: system.mem_ctrl.dram: Timing access to addr 0xe118, rank/bank/row 0 7 0
142987000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142987000
143005750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
143036000: system.mem_ctrl.dram: Address: 0xe120 Rank 0 Bank 7 Row 0
143036000: system.mem_ctrl.dram: Timing access to addr 0xe120, rank/bank/row 0 7 0
143036000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143036000
143054750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
143085000: system.mem_ctrl.dram: Address: 0xe120 Rank 0 Bank 7 Row 0
143085000: system.mem_ctrl.dram: Timing access to addr 0xe120, rank/bank/row 0 7 0
143085000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143085000
143103750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
143134000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
143134000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
143134000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143134000
143152750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
143183000: system.mem_ctrl.dram: Address: 0x92d20 Rank 1 Bank 1 Row 4
143183000: system.mem_ctrl.dram: Timing access to addr 0x92d20, rank/bank/row 1 1 4
143183000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143183000
143201750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
143232000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
143232000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
143232000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143232000
143250750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
143281000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
143281000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
143281000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143281000
143299750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
143330000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
143330000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
143330000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143330000
143330000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 143337500, now got 1 active
143330000: system.mem_ctrl.dram: Auto-precharged bank: 7
143348750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
143379000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
143379000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
143379000: system.mem_ctrl.dram: Activate at tick 143379000
143379000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 143379000, now got 2 active
143379000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143392750
143411500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
143442000: system.mem_ctrl.dram: Address: 0xe118 Rank 0 Bank 7 Row 0
143442000: system.mem_ctrl.dram: Timing access to addr 0xe118, rank/bank/row 0 7 0
143442000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143442000
143460750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
143491000: system.mem_ctrl.dram: Address: 0xe118 Rank 0 Bank 7 Row 0
143491000: system.mem_ctrl.dram: Timing access to addr 0xe118, rank/bank/row 0 7 0
143491000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143491000
143509750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
143540000: system.mem_ctrl.dram: Address: 0xe120 Rank 0 Bank 7 Row 0
143540000: system.mem_ctrl.dram: Timing access to addr 0xe120, rank/bank/row 0 7 0
143540000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143540000
143558750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
143589000: system.mem_ctrl.dram: Address: 0xe120 Rank 0 Bank 7 Row 0
143589000: system.mem_ctrl.dram: Timing access to addr 0xe120, rank/bank/row 0 7 0
143589000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143589000
143607750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
143638000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
143638000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
143638000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143638000
143656750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
143687000: system.mem_ctrl.dram: Address: 0x92d24 Rank 1 Bank 1 Row 4
143687000: system.mem_ctrl.dram: Timing access to addr 0x92d24, rank/bank/row 1 1 4
143687000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143687000
143705750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
143736000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
143736000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
143736000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143736000
143754750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
143785000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
143785000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
143785000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143785000
143803750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
143834000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
143834000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
143834000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143834000
143852750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
143883000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
143883000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
143883000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143883000
143901750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
143932000: system.mem_ctrl.dram: Address: 0xe118 Rank 0 Bank 7 Row 0
143932000: system.mem_ctrl.dram: Timing access to addr 0xe118, rank/bank/row 0 7 0
143932000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143932000
143950750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
143981000: system.mem_ctrl.dram: Address: 0xe210 Rank 0 Bank 7 Row 0
143981000: system.mem_ctrl.dram: Timing access to addr 0xe210, rank/bank/row 0 7 0
143981000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143981000
143999750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
144030000: system.mem_ctrl.dram: Address: 0xe218 Rank 0 Bank 7 Row 0
144030000: system.mem_ctrl.dram: Timing access to addr 0xe218, rank/bank/row 0 7 0
144030000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144030000
144048750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
144099000: system.mem_ctrl.dram: Address: 0xe218 Rank 0 Bank 7 Row 0
144099000: system.mem_ctrl.dram: Timing access to addr 0xe218, rank/bank/row 0 7 0
144099000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144099000
144117750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
144148000: system.mem_ctrl.dram: Address: 0x96038 Rank 1 Bank 3 Row 4
144148000: system.mem_ctrl.dram: Timing access to addr 0x96038, rank/bank/row 1 3 4
144148000: system.mem_ctrl.dram: Activate at tick 144148000
144148000: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 144148000, now got 2 active
144148000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144161750
144180500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
144211000: system.mem_ctrl.dram: Address: 0xe218 Rank 0 Bank 7 Row 0
144211000: system.mem_ctrl.dram: Timing access to addr 0xe218, rank/bank/row 0 7 0
144211000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144211000
144229750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
144260000: system.mem_ctrl.dram: Address: 0xe220 Rank 0 Bank 7 Row 0
144260000: system.mem_ctrl.dram: Timing access to addr 0xe220, rank/bank/row 0 7 0
144260000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144260000
144260000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 144267500, now got 1 active
144260000: system.mem_ctrl.dram: Auto-precharged bank: 7
144278750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
144309000: system.mem_ctrl.dram: Address: 0xe220 Rank 0 Bank 7 Row 0
144309000: system.mem_ctrl.dram: Timing access to addr 0xe220, rank/bank/row 0 7 0
144309000: system.mem_ctrl.dram: Activate at tick 144309000
144309000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 144309000, now got 2 active
144309000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144322750
144341500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
144372000: system.mem_ctrl.dram: Address: 0xe220 Rank 0 Bank 7 Row 0
144372000: system.mem_ctrl.dram: Timing access to addr 0xe220, rank/bank/row 0 7 0
144372000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144372000
144390750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
144421000: system.mem_ctrl.dram: Address: 0xe228 Rank 0 Bank 7 Row 0
144421000: system.mem_ctrl.dram: Timing access to addr 0xe228, rank/bank/row 0 7 0
144421000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144421000
144439750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
144470000: system.mem_ctrl.dram: Address: 0x949c0 Rank 1 Bank 2 Row 4
144470000: system.mem_ctrl.dram: Timing access to addr 0x949c0, rank/bank/row 1 2 4
144470000: system.mem_ctrl.dram: Activate at tick 144470000
144470000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 144470000, now got 3 active
144470000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144483750
144502500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
144533000: system.mem_ctrl.dram: Address: 0xe228 Rank 0 Bank 7 Row 0
144533000: system.mem_ctrl.dram: Timing access to addr 0xe228, rank/bank/row 0 7 0
144533000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144533000
144551750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
144582000: system.mem_ctrl.dram: Address: 0xe2f8 Rank 0 Bank 7 Row 0
144582000: system.mem_ctrl.dram: Timing access to addr 0xe2f8, rank/bank/row 0 7 0
144582000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144582000
144600750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
144651000: system.mem_ctrl.dram: Address: 0xe2f8 Rank 0 Bank 7 Row 0
144651000: system.mem_ctrl.dram: Timing access to addr 0xe2f8, rank/bank/row 0 7 0
144651000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144651000
144669750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
144700000: system.mem_ctrl.dram: Address: 0xe300 Rank 0 Bank 7 Row 0
144700000: system.mem_ctrl.dram: Timing access to addr 0xe300, rank/bank/row 0 7 0
144700000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144700000
144718750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
144769000: system.mem_ctrl.dram: Address: 0xe300 Rank 0 Bank 7 Row 0
144769000: system.mem_ctrl.dram: Timing access to addr 0xe300, rank/bank/row 0 7 0
144769000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144769000
144787750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
144818000: system.mem_ctrl.dram: Address: 0xe308 Rank 0 Bank 7 Row 0
144818000: system.mem_ctrl.dram: Timing access to addr 0xe308, rank/bank/row 0 7 0
144818000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144818000
144836750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
144908000: system.mem_ctrl.dram: Address: 0xe308 Rank 0 Bank 7 Row 0
144908000: system.mem_ctrl.dram: Timing access to addr 0xe308, rank/bank/row 0 7 0
144908000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144908000
144926750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
144977000: system.mem_ctrl.dram: Address: 0xe308 Rank 0 Bank 7 Row 0
144977000: system.mem_ctrl.dram: Timing access to addr 0xe308, rank/bank/row 0 7 0
144977000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144977000
144995750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
145026000: system.mem_ctrl.dram: Address: 0xe310 Rank 0 Bank 7 Row 0
145026000: system.mem_ctrl.dram: Timing access to addr 0xe310, rank/bank/row 0 7 0
145026000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145026000
145044750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
145075000: system.mem_ctrl.dram: Address: 0xe310 Rank 0 Bank 7 Row 0
145075000: system.mem_ctrl.dram: Timing access to addr 0xe310, rank/bank/row 0 7 0
145075000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145075000
145093750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
145124000: system.mem_ctrl.dram: Address: 0xe318 Rank 0 Bank 7 Row 0
145124000: system.mem_ctrl.dram: Timing access to addr 0xe318, rank/bank/row 0 7 0
145124000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145124000
145142750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
145193000: system.mem_ctrl.dram: Address: 0xe318 Rank 0 Bank 7 Row 0
145193000: system.mem_ctrl.dram: Timing access to addr 0xe318, rank/bank/row 0 7 0
145193000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145193000
145211750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
145242000: system.mem_ctrl.dram: Address: 0xe318 Rank 0 Bank 7 Row 0
145242000: system.mem_ctrl.dram: Timing access to addr 0xe318, rank/bank/row 0 7 0
145242000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145242000
145242000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 145249500, now got 1 active
145242000: system.mem_ctrl.dram: Auto-precharged bank: 7
145260750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
145291000: system.mem_ctrl.dram: Address: 0xe320 Rank 0 Bank 7 Row 0
145291000: system.mem_ctrl.dram: Timing access to addr 0xe320, rank/bank/row 0 7 0
145291000: system.mem_ctrl.dram: Activate at tick 145291000
145291000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 145291000, now got 2 active
145291000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145304750
145323500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
145375000: system.mem_ctrl.dram: Address: 0xe320 Rank 0 Bank 7 Row 0
145375000: system.mem_ctrl.dram: Timing access to addr 0xe320, rank/bank/row 0 7 0
145375000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145375000
145393750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
145424000: system.mem_ctrl.dram: Address: 0xe328 Rank 0 Bank 7 Row 0
145424000: system.mem_ctrl.dram: Timing access to addr 0xe328, rank/bank/row 0 7 0
145424000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145424000
145442750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
145494000: system.mem_ctrl.dram: Address: 0xe328 Rank 0 Bank 7 Row 0
145494000: system.mem_ctrl.dram: Timing access to addr 0xe328, rank/bank/row 0 7 0
145494000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145494000
145512750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
145543000: system.mem_ctrl.dram: Address: 0xe330 Rank 0 Bank 7 Row 0
145543000: system.mem_ctrl.dram: Timing access to addr 0xe330, rank/bank/row 0 7 0
145543000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145543000
145561750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
145592000: system.mem_ctrl.dram: Address: 0x96068 Rank 1 Bank 3 Row 4
145613000: system.mem_ctrl.dram: Address: 0xe330 Rank 0 Bank 7 Row 0
145613000: system.mem_ctrl.dram: Timing access to addr 0xe330, rank/bank/row 0 7 0
145613000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145613000
145631750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
145662000: system.mem_ctrl.dram: Address: 0xe338 Rank 0 Bank 7 Row 0
145662000: system.mem_ctrl.dram: Timing access to addr 0xe338, rank/bank/row 0 7 0
145662000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145662000
145680750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
145711000: system.mem_ctrl.dram: Address: 0xde70 Rank 0 Bank 6 Row 0
145711000: system.mem_ctrl.dram: Timing access to addr 0xde70, rank/bank/row 0 6 0
145711000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145711000
145729750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
145760000: system.mem_ctrl.dram: Address: 0xde78 Rank 0 Bank 6 Row 0
145760000: system.mem_ctrl.dram: Timing access to addr 0xde78, rank/bank/row 0 6 0
145760000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145760000
145778750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
145809000: system.mem_ctrl.dram: Address: 0xde78 Rank 0 Bank 6 Row 0
145809000: system.mem_ctrl.dram: Timing access to addr 0xde78, rank/bank/row 0 6 0
145809000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145809000
145827750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
145858000: system.mem_ctrl.dram: Address: 0x94a08 Rank 1 Bank 2 Row 4
145858000: system.mem_ctrl.dram: Timing access to addr 0x94a08, rank/bank/row 1 2 4
145858000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145858000
145876750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
145907000: system.mem_ctrl.dram: Address: 0xde78 Rank 0 Bank 6 Row 0
145907000: system.mem_ctrl.dram: Timing access to addr 0xde78, rank/bank/row 0 6 0
145907000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145907000
145925750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
145956000: system.mem_ctrl.dram: Address: 0x94a10 Rank 1 Bank 2 Row 4
145956000: system.mem_ctrl.dram: Timing access to addr 0x94a10, rank/bank/row 1 2 4
145956000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145956000
145974750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
146005000: system.mem_ctrl.dram: Address: 0xde78 Rank 0 Bank 6 Row 0
146005000: system.mem_ctrl.dram: Timing access to addr 0xde78, rank/bank/row 0 6 0
146005000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146005000
146023750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
146054000: system.mem_ctrl.dram: Address: 0x94a18 Rank 1 Bank 2 Row 4
146054000: system.mem_ctrl.dram: Timing access to addr 0x94a18, rank/bank/row 1 2 4
146054000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146054000
146072750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
146103000: system.mem_ctrl.dram: Address: 0xde78 Rank 0 Bank 6 Row 0
146103000: system.mem_ctrl.dram: Timing access to addr 0xde78, rank/bank/row 0 6 0
146103000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146103000
146121750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
146152000: system.mem_ctrl.dram: Address: 0x94a20 Rank 1 Bank 2 Row 4
146152000: system.mem_ctrl.dram: Timing access to addr 0x94a20, rank/bank/row 1 2 4
146152000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146152000
146170750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
146201000: system.mem_ctrl.dram: Address: 0xde78 Rank 0 Bank 6 Row 0
146201000: system.mem_ctrl.dram: Timing access to addr 0xde78, rank/bank/row 0 6 0
146201000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146201000
146219750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
146250000: system.mem_ctrl.dram: Address: 0xde80 Rank 0 Bank 6 Row 0
146250000: system.mem_ctrl.dram: Timing access to addr 0xde80, rank/bank/row 0 6 0
146250000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146250000
146268750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
146299000: system.mem_ctrl.dram: Address: 0x94a28 Rank 1 Bank 2 Row 4
146299000: system.mem_ctrl.dram: Timing access to addr 0x94a28, rank/bank/row 1 2 4
146299000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146299000
146317750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
146348000: system.mem_ctrl.dram: Address: 0xde80 Rank 0 Bank 6 Row 0
146348000: system.mem_ctrl.dram: Timing access to addr 0xde80, rank/bank/row 0 6 0
146348000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146348000
146366750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
146397000: system.mem_ctrl.dram: Address: 0x94a30 Rank 1 Bank 2 Row 4
146397000: system.mem_ctrl.dram: Timing access to addr 0x94a30, rank/bank/row 1 2 4
146397000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146397000
146415750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
146446000: system.mem_ctrl.dram: Address: 0xde80 Rank 0 Bank 6 Row 0
146446000: system.mem_ctrl.dram: Timing access to addr 0xde80, rank/bank/row 0 6 0
146446000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146446000
146446000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 146453500, now got 1 active
146446000: system.mem_ctrl.dram: Auto-precharged bank: 6
146464750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
146495000: system.mem_ctrl.dram: Address: 0x94a38 Rank 1 Bank 2 Row 4
146495000: system.mem_ctrl.dram: Timing access to addr 0x94a38, rank/bank/row 1 2 4
146495000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146495000
146513750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
146544000: system.mem_ctrl.dram: Address: 0xf9f8 Rank 0 Bank 7 Row 0
146544000: system.mem_ctrl.dram: Timing access to addr 0xf9f8, rank/bank/row 0 7 0
146544000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146544000
146562750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
146593000: system.mem_ctrl.dram: Address: 0xf9f8 Rank 0 Bank 7 Row 0
146593000: system.mem_ctrl.dram: Timing access to addr 0xf9f8, rank/bank/row 0 7 0
146593000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146593000
146611750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
146642000: system.mem_ctrl.dram: Address: 0xf9f8 Rank 0 Bank 7 Row 0
146642000: system.mem_ctrl.dram: Timing access to addr 0xf9f8, rank/bank/row 0 7 0
146642000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146642000
146660750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
146691000: system.mem_ctrl.dram: Address: 0xfa00 Rank 0 Bank 7 Row 0
146691000: system.mem_ctrl.dram: Timing access to addr 0xfa00, rank/bank/row 0 7 0
146691000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146691000
146709750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
146740000: system.mem_ctrl.dram: Address: 0xfa00 Rank 0 Bank 7 Row 0
146740000: system.mem_ctrl.dram: Timing access to addr 0xfa00, rank/bank/row 0 7 0
146740000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146740000
146758750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
146789000: system.mem_ctrl.dram: Address: 0xfa08 Rank 0 Bank 7 Row 0
146789000: system.mem_ctrl.dram: Timing access to addr 0xfa08, rank/bank/row 0 7 0
146789000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146789000
146807750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
146838000: system.mem_ctrl.dram: Address: 0xfa48 Rank 0 Bank 7 Row 0
146838000: system.mem_ctrl.dram: Timing access to addr 0xfa48, rank/bank/row 0 7 0
146838000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146838000
146856750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
146908000: system.mem_ctrl.dram: Address: 0xfa48 Rank 0 Bank 7 Row 0
146908000: system.mem_ctrl.dram: Timing access to addr 0xfa48, rank/bank/row 0 7 0
146908000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146908000
146926750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
146957000: system.mem_ctrl.dram: Address: 0xfa50 Rank 0 Bank 7 Row 0
146957000: system.mem_ctrl.dram: Timing access to addr 0xfa50, rank/bank/row 0 7 0
146957000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146957000
146957000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 146964500, now got 0 active
146957000: system.mem_ctrl.dram: Auto-precharged bank: 7
146975750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
147006000: system.mem_ctrl.dram: Address: 0xfa10 Rank 0 Bank 7 Row 0
147006000: system.mem_ctrl.dram: Timing access to addr 0xfa10, rank/bank/row 0 7 0
147006000: system.mem_ctrl.dram: Activate at tick 147006000
147006000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 147006000, now got 1 active
147006000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147019750
147038500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
147069000: system.mem_ctrl.dram: Address: 0xfa10 Rank 0 Bank 7 Row 0
147069000: system.mem_ctrl.dram: Timing access to addr 0xfa10, rank/bank/row 0 7 0
147069000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147069000
147087750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
147118000: system.mem_ctrl.dram: Address: 0xfa18 Rank 0 Bank 7 Row 0
147118000: system.mem_ctrl.dram: Timing access to addr 0xfa18, rank/bank/row 0 7 0
147118000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147118000
147136750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
147167000: system.mem_ctrl.dram: Address: 0x94a48 Rank 1 Bank 2 Row 4
147167000: system.mem_ctrl.dram: Timing access to addr 0x94a48, rank/bank/row 1 2 4
147167000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147167000
147185750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
147216000: system.mem_ctrl.dram: Address: 0xfa18 Rank 0 Bank 7 Row 0
147216000: system.mem_ctrl.dram: Timing access to addr 0xfa18, rank/bank/row 0 7 0
147216000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147216000
147234750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
147265000: system.mem_ctrl.dram: Address: 0x94a50 Rank 1 Bank 2 Row 4
147265000: system.mem_ctrl.dram: Timing access to addr 0x94a50, rank/bank/row 1 2 4
147265000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147265000
147283750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
147314000: system.mem_ctrl.dram: Address: 0xfa18 Rank 0 Bank 7 Row 0
147314000: system.mem_ctrl.dram: Timing access to addr 0xfa18, rank/bank/row 0 7 0
147314000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147314000
147332750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
147363000: system.mem_ctrl.dram: Address: 0xfa20 Rank 0 Bank 7 Row 0
147363000: system.mem_ctrl.dram: Timing access to addr 0xfa20, rank/bank/row 0 7 0
147363000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147363000
147381750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
147412000: system.mem_ctrl.dram: Address: 0x94a58 Rank 1 Bank 2 Row 4
147412000: system.mem_ctrl.dram: Timing access to addr 0x94a58, rank/bank/row 1 2 4
147412000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147412000
147430750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
147461000: system.mem_ctrl.dram: Address: 0xfa20 Rank 0 Bank 7 Row 0
147461000: system.mem_ctrl.dram: Timing access to addr 0xfa20, rank/bank/row 0 7 0
147461000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147461000
147479750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
147510000: system.mem_ctrl.dram: Address: 0xfa28 Rank 0 Bank 7 Row 0
147510000: system.mem_ctrl.dram: Timing access to addr 0xfa28, rank/bank/row 0 7 0
147510000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147510000
147528750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
147559000: system.mem_ctrl.dram: Address: 0x94a60 Rank 1 Bank 2 Row 4
147559000: system.mem_ctrl.dram: Timing access to addr 0x94a60, rank/bank/row 1 2 4
147559000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147559000
147577750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
147608000: system.mem_ctrl.dram: Address: 0xfa28 Rank 0 Bank 7 Row 0
147608000: system.mem_ctrl.dram: Timing access to addr 0xfa28, rank/bank/row 0 7 0
147608000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147608000
147626750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
147657000: system.mem_ctrl.dram: Address: 0xfa28 Rank 0 Bank 7 Row 0
147657000: system.mem_ctrl.dram: Timing access to addr 0xfa28, rank/bank/row 0 7 0
147657000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147657000
147675750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
147726000: system.mem_ctrl.dram: Address: 0x14438 Rank 1 Bank 2 Row 0
147726000: system.mem_ctrl.dram: Timing access to addr 0x14438, rank/bank/row 1 2 0
147726000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 147726000, now got 2 active
147726000: system.mem_ctrl.dram: Activate at tick 147739750
147726000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 147739750, now got 3 active
147726000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147753500
147772250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
147803000: system.mem_ctrl.dram: Address: 0x14438 Rank 1 Bank 2 Row 0
147803000: system.mem_ctrl.dram: Timing access to addr 0x14438, rank/bank/row 1 2 0
147803000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147803000
147821750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
147852000: system.mem_ctrl.dram: Address: 0x14438 Rank 1 Bank 2 Row 0
147852000: system.mem_ctrl.dram: Timing access to addr 0x14438, rank/bank/row 1 2 0
147852000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147852000
147870750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
147901000: system.mem_ctrl.dram: Address: 0x14440 Rank 1 Bank 2 Row 0
147901000: system.mem_ctrl.dram: Timing access to addr 0x14440, rank/bank/row 1 2 0
147901000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147901000
147919750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
147938750: 0: Refresh due
147938750: 0: Precharging all
147938750: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 147938750, now got 0 active
147938750: 1: Refresh due
147938750: 1: Precharging all
147938750: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 147938750, now got 2 active
147938750: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 147938750, now got 1 active
147938750: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 147938750, now got 0 active
147950000: system.mem_ctrl.dram: Address: 0x14440 Rank 1 Bank 2 Row 0
148212500: 0: Scheduling next request after refreshing rank 0
148212500: 1: Scheduling next request after refreshing rank 1
148212500: system.mem_ctrl.dram: Timing access to addr 0x14440, rank/bank/row 1 2 0
148212500: system.mem_ctrl.dram: Activate at tick 148212500
148212500: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 148212500, now got 1 active
148212500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 148226250
148245000: system.mem_ctrl.dram: number of read entries for rank 1 is 0
148296000: system.mem_ctrl.dram: Address: 0x14448 Rank 1 Bank 2 Row 0
148296000: system.mem_ctrl.dram: Timing access to addr 0x14448, rank/bank/row 1 2 0
148296000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 148296000
148314750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
148366000: system.mem_ctrl.dram: Address: 0x14448 Rank 1 Bank 2 Row 0
148366000: system.mem_ctrl.dram: Timing access to addr 0x14448, rank/bank/row 1 2 0
148366000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 148366000
148384750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
148415000: system.mem_ctrl.dram: Address: 0x14450 Rank 1 Bank 2 Row 0
148415000: system.mem_ctrl.dram: Timing access to addr 0x14450, rank/bank/row 1 2 0
148415000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 148415000
148433750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
148464000: system.mem_ctrl.dram: Address: 0x94a70 Rank 1 Bank 2 Row 4
148464000: system.mem_ctrl.dram: Timing access to addr 0x94a70, rank/bank/row 1 2 4
148464000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 148464000, now got 0 active
148464000: system.mem_ctrl.dram: Activate at tick 148477750
148464000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 148477750, now got 1 active
148464000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 148491500
148510250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
148541000: system.mem_ctrl.dram: Address: 0x14450 Rank 1 Bank 2 Row 0
148541000: system.mem_ctrl.dram: Timing access to addr 0x14450, rank/bank/row 1 2 0
148541000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 148541000, now got 0 active
148541000: system.mem_ctrl.dram: Activate at tick 148554750
148541000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 148554750, now got 1 active
148541000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 148568500
148587250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
148618000: system.mem_ctrl.dram: Address: 0x14450 Rank 1 Bank 2 Row 0
148618000: system.mem_ctrl.dram: Timing access to addr 0x14450, rank/bank/row 1 2 0
148618000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 148618000
148636750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
148667000: system.mem_ctrl.dram: Address: 0x14458 Rank 1 Bank 2 Row 0
148667000: system.mem_ctrl.dram: Timing access to addr 0x14458, rank/bank/row 1 2 0
148667000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 148667000
148685750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
148737000: system.mem_ctrl.dram: Address: 0xf960 Rank 0 Bank 7 Row 0
148737000: system.mem_ctrl.dram: Timing access to addr 0xf960, rank/bank/row 0 7 0
148737000: system.mem_ctrl.dram: Activate at tick 148737000
148737000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 148737000, now got 1 active
148737000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 148750750
148769500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
148821000: system.mem_ctrl.dram: Address: 0xf960 Rank 0 Bank 7 Row 0
148821000: system.mem_ctrl.dram: Timing access to addr 0xf960, rank/bank/row 0 7 0
148821000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 148821000
148839750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
148870000: system.mem_ctrl.dram: Address: 0xf968 Rank 0 Bank 7 Row 0
148870000: system.mem_ctrl.dram: Timing access to addr 0xf968, rank/bank/row 0 7 0
148870000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 148870000
148888750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
148940000: system.mem_ctrl.dram: Address: 0xf968 Rank 0 Bank 7 Row 0
148940000: system.mem_ctrl.dram: Timing access to addr 0xf968, rank/bank/row 0 7 0
148940000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 148940000
148958750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
148989000: system.mem_ctrl.dram: Address: 0xf968 Rank 0 Bank 7 Row 0
148989000: system.mem_ctrl.dram: Timing access to addr 0xf968, rank/bank/row 0 7 0
148989000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 148989000
149007750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149038000: system.mem_ctrl.dram: Address: 0xf970 Rank 0 Bank 7 Row 0
149038000: system.mem_ctrl.dram: Timing access to addr 0xf970, rank/bank/row 0 7 0
149038000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149038000
149056750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149108000: system.mem_ctrl.dram: Address: 0xf970 Rank 0 Bank 7 Row 0
149108000: system.mem_ctrl.dram: Timing access to addr 0xf970, rank/bank/row 0 7 0
149108000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149108000
149126750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149178000: system.mem_ctrl.dram: Address: 0xf970 Rank 0 Bank 7 Row 0
149178000: system.mem_ctrl.dram: Timing access to addr 0xf970, rank/bank/row 0 7 0
149178000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149178000
149196750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149227000: system.mem_ctrl.dram: Address: 0xf978 Rank 0 Bank 7 Row 0
149227000: system.mem_ctrl.dram: Timing access to addr 0xf978, rank/bank/row 0 7 0
149227000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149227000
149245750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149276000: system.mem_ctrl.dram: Address: 0xf978 Rank 0 Bank 7 Row 0
149276000: system.mem_ctrl.dram: Timing access to addr 0xf978, rank/bank/row 0 7 0
149276000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149276000
149294750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149325000: system.mem_ctrl.dram: Address: 0xf980 Rank 0 Bank 7 Row 0
149325000: system.mem_ctrl.dram: Timing access to addr 0xf980, rank/bank/row 0 7 0
149325000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149325000
149343750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149374000: system.mem_ctrl.dram: Address: 0x806f8 Rank 0 Bank 0 Row 4
149374000: system.mem_ctrl.dram: Timing access to addr 0x806f8, rank/bank/row 0 0 4
149374000: system.mem_ctrl.dram: Activate at tick 149374000
149374000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 149374000, now got 2 active
149374000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149387750
149406500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149437000: system.mem_ctrl.dram: Address: 0xf980 Rank 0 Bank 7 Row 0
149437000: system.mem_ctrl.dram: Timing access to addr 0xf980, rank/bank/row 0 7 0
149437000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149437000
149455750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149486000: system.mem_ctrl.dram: Address: 0xf980 Rank 0 Bank 7 Row 0
149486000: system.mem_ctrl.dram: Timing access to addr 0xf980, rank/bank/row 0 7 0
149486000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149486000
149504750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149535000: system.mem_ctrl.dram: Address: 0xf9b0 Rank 0 Bank 7 Row 0
149535000: system.mem_ctrl.dram: Timing access to addr 0xf9b0, rank/bank/row 0 7 0
149535000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149535000
149553750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149584000: system.mem_ctrl.dram: Address: 0xf9b0 Rank 0 Bank 7 Row 0
149584000: system.mem_ctrl.dram: Timing access to addr 0xf9b0, rank/bank/row 0 7 0
149584000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149584000
149602750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149633000: system.mem_ctrl.dram: Address: 0xf9b8 Rank 0 Bank 7 Row 0
149633000: system.mem_ctrl.dram: Timing access to addr 0xf9b8, rank/bank/row 0 7 0
149633000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149633000
149633000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 149640500, now got 1 active
149633000: system.mem_ctrl.dram: Auto-precharged bank: 7
149651750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149682000: system.mem_ctrl.dram: Address: 0xfa28 Rank 0 Bank 7 Row 0
149682000: system.mem_ctrl.dram: Timing access to addr 0xfa28, rank/bank/row 0 7 0
149682000: system.mem_ctrl.dram: Activate at tick 149682000
149682000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 149682000, now got 2 active
149682000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149695750
149714500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149745000: system.mem_ctrl.dram: Address: 0xfa30 Rank 0 Bank 7 Row 0
149745000: system.mem_ctrl.dram: Timing access to addr 0xfa30, rank/bank/row 0 7 0
149745000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149745000
149763750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149794000: system.mem_ctrl.dram: Address: 0x92478 Rank 1 Bank 1 Row 4
149794000: system.mem_ctrl.dram: Timing access to addr 0x92478, rank/bank/row 1 1 4
149794000: system.mem_ctrl.dram: Activate at tick 149794000
149794000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 149794000, now got 2 active
149794000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149807750
149826500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
149857000: system.mem_ctrl.dram: Address: 0xfa30 Rank 0 Bank 7 Row 0
149857000: system.mem_ctrl.dram: Timing access to addr 0xfa30, rank/bank/row 0 7 0
149857000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149857000
149875750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149906000: system.mem_ctrl.dram: Address: 0xf9c0 Rank 0 Bank 7 Row 0
149906000: system.mem_ctrl.dram: Timing access to addr 0xf9c0, rank/bank/row 0 7 0
149906000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149906000
149924750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149955000: system.mem_ctrl.dram: Address: 0xf9c0 Rank 0 Bank 7 Row 0
149955000: system.mem_ctrl.dram: Timing access to addr 0xf9c0, rank/bank/row 0 7 0
149955000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149955000
149973750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150004000: system.mem_ctrl.dram: Address: 0xf9c8 Rank 0 Bank 7 Row 0
150004000: system.mem_ctrl.dram: Timing access to addr 0xf9c8, rank/bank/row 0 7 0
150004000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150004000
150022750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150053000: system.mem_ctrl.dram: Address: 0xf9c8 Rank 0 Bank 7 Row 0
150053000: system.mem_ctrl.dram: Timing access to addr 0xf9c8, rank/bank/row 0 7 0
150053000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150053000
150071750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150102000: system.mem_ctrl.dram: Address: 0xf9d0 Rank 0 Bank 7 Row 0
150102000: system.mem_ctrl.dram: Timing access to addr 0xf9d0, rank/bank/row 0 7 0
150102000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150102000
150120750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150151000: system.mem_ctrl.dram: Address: 0xf9d0 Rank 0 Bank 7 Row 0
150151000: system.mem_ctrl.dram: Timing access to addr 0xf9d0, rank/bank/row 0 7 0
150151000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150151000
150169750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150200000: system.mem_ctrl.dram: Address: 0xf9d8 Rank 0 Bank 7 Row 0
150200000: system.mem_ctrl.dram: Timing access to addr 0xf9d8, rank/bank/row 0 7 0
150200000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150200000
150218750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150249000: system.mem_ctrl.dram: Address: 0xfa30 Rank 0 Bank 7 Row 0
150249000: system.mem_ctrl.dram: Timing access to addr 0xfa30, rank/bank/row 0 7 0
150249000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150249000
150267750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150298000: system.mem_ctrl.dram: Address: 0xfa38 Rank 0 Bank 7 Row 0
150298000: system.mem_ctrl.dram: Timing access to addr 0xfa38, rank/bank/row 0 7 0
150298000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150298000
150316750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150347000: system.mem_ctrl.dram: Address: 0x92480 Rank 1 Bank 1 Row 4
150347000: system.mem_ctrl.dram: Timing access to addr 0x92480, rank/bank/row 1 1 4
150347000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150347000
150365750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
150396000: system.mem_ctrl.dram: Address: 0xfa38 Rank 0 Bank 7 Row 0
150396000: system.mem_ctrl.dram: Timing access to addr 0xfa38, rank/bank/row 0 7 0
150396000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150396000
150414750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150445000: system.mem_ctrl.dram: Address: 0xfa38 Rank 0 Bank 7 Row 0
150445000: system.mem_ctrl.dram: Timing access to addr 0xfa38, rank/bank/row 0 7 0
150445000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150445000
150463750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150494000: system.mem_ctrl.dram: Address: 0xfa40 Rank 0 Bank 7 Row 0
150494000: system.mem_ctrl.dram: Timing access to addr 0xfa40, rank/bank/row 0 7 0
150494000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150494000
150512750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150564000: system.mem_ctrl.dram: Address: 0xfa40 Rank 0 Bank 7 Row 0
150564000: system.mem_ctrl.dram: Timing access to addr 0xfa40, rank/bank/row 0 7 0
150564000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150564000
150564000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 150571500, now got 1 active
150564000: system.mem_ctrl.dram: Auto-precharged bank: 7
150582750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150613000: system.mem_ctrl.dram: Address: 0xfa48 Rank 0 Bank 7 Row 0
150613000: system.mem_ctrl.dram: Timing access to addr 0xfa48, rank/bank/row 0 7 0
150613000: system.mem_ctrl.dram: Activate at tick 150613000
150613000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 150613000, now got 2 active
150613000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150626750
150645500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150676000: system.mem_ctrl.dram: Address: 0xf9e0 Rank 0 Bank 7 Row 0
150676000: system.mem_ctrl.dram: Timing access to addr 0xf9e0, rank/bank/row 0 7 0
150676000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150676000
150694750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150725000: system.mem_ctrl.dram: Address: 0xf9e8 Rank 0 Bank 7 Row 0
150725000: system.mem_ctrl.dram: Timing access to addr 0xf9e8, rank/bank/row 0 7 0
150725000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150725000
150743750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150774000: system.mem_ctrl.dram: Address: 0xf9e8 Rank 0 Bank 7 Row 0
150774000: system.mem_ctrl.dram: Timing access to addr 0xf9e8, rank/bank/row 0 7 0
150774000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150774000
150792750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150823000: system.mem_ctrl.dram: Address: 0xf9e8 Rank 0 Bank 7 Row 0
150823000: system.mem_ctrl.dram: Timing access to addr 0xf9e8, rank/bank/row 0 7 0
150823000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150823000
150841750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150872000: system.mem_ctrl.dram: Address: 0xf9f0 Rank 0 Bank 7 Row 0
150872000: system.mem_ctrl.dram: Timing access to addr 0xf9f0, rank/bank/row 0 7 0
150872000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150872000
150890750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150921000: system.mem_ctrl.dram: Address: 0xf9f0 Rank 0 Bank 7 Row 0
150921000: system.mem_ctrl.dram: Timing access to addr 0xf9f0, rank/bank/row 0 7 0
150921000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150921000
150939750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150991000: system.mem_ctrl.dram: Address: 0xdd80 Rank 0 Bank 6 Row 0
150991000: system.mem_ctrl.dram: Timing access to addr 0xdd80, rank/bank/row 0 6 0
150991000: system.mem_ctrl.dram: Activate at tick 150991000
150991000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 150991000, now got 3 active
150991000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151004750
151023500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151075000: system.mem_ctrl.dram: Address: 0xdd80 Rank 0 Bank 6 Row 0
151075000: system.mem_ctrl.dram: Timing access to addr 0xdd80, rank/bank/row 0 6 0
151075000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151075000
151093750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151145000: system.mem_ctrl.dram: Address: 0xdd80 Rank 0 Bank 6 Row 0
151145000: system.mem_ctrl.dram: Timing access to addr 0xdd80, rank/bank/row 0 6 0
151145000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151145000
151163750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151215000: system.mem_ctrl.dram: Address: 0xdd80 Rank 0 Bank 6 Row 0
151215000: system.mem_ctrl.dram: Timing access to addr 0xdd80, rank/bank/row 0 6 0
151215000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151215000
151233750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151264000: system.mem_ctrl.dram: Address: 0xdd88 Rank 0 Bank 6 Row 0
151264000: system.mem_ctrl.dram: Timing access to addr 0xdd88, rank/bank/row 0 6 0
151264000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151264000
151282750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151313000: system.mem_ctrl.dram: Address: 0xdd88 Rank 0 Bank 6 Row 0
151313000: system.mem_ctrl.dram: Timing access to addr 0xdd88, rank/bank/row 0 6 0
151313000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151313000
151331750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151383000: system.mem_ctrl.dram: Address: 0xdd88 Rank 0 Bank 6 Row 0
151383000: system.mem_ctrl.dram: Timing access to addr 0xdd88, rank/bank/row 0 6 0
151383000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151383000
151401750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151453000: system.mem_ctrl.dram: Address: 0xdd88 Rank 0 Bank 6 Row 0
151453000: system.mem_ctrl.dram: Timing access to addr 0xdd88, rank/bank/row 0 6 0
151453000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151453000
151471750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151523000: system.mem_ctrl.dram: Address: 0xdd88 Rank 0 Bank 6 Row 0
151523000: system.mem_ctrl.dram: Timing access to addr 0xdd88, rank/bank/row 0 6 0
151523000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151523000
151541750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151572000: system.mem_ctrl.dram: Address: 0xdd90 Rank 0 Bank 6 Row 0
151572000: system.mem_ctrl.dram: Timing access to addr 0xdd90, rank/bank/row 0 6 0
151572000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151572000
151590750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151621000: system.mem_ctrl.dram: Address: 0xdd90 Rank 0 Bank 6 Row 0
151621000: system.mem_ctrl.dram: Timing access to addr 0xdd90, rank/bank/row 0 6 0
151621000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151621000
151639750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151670000: system.mem_ctrl.dram: Address: 0xdd90 Rank 0 Bank 6 Row 0
151670000: system.mem_ctrl.dram: Timing access to addr 0xdd90, rank/bank/row 0 6 0
151670000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151670000
151688750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151719000: system.mem_ctrl.dram: Address: 0xdd98 Rank 0 Bank 6 Row 0
151719000: system.mem_ctrl.dram: Timing access to addr 0xdd98, rank/bank/row 0 6 0
151719000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151719000
151737750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151768000: system.mem_ctrl.dram: Address: 0xdd98 Rank 0 Bank 6 Row 0
151768000: system.mem_ctrl.dram: Timing access to addr 0xdd98, rank/bank/row 0 6 0
151768000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151768000
151786750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151817000: system.mem_ctrl.dram: Address: 0xdd98 Rank 0 Bank 6 Row 0
151817000: system.mem_ctrl.dram: Timing access to addr 0xdd98, rank/bank/row 0 6 0
151817000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151817000
151835750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151866000: system.mem_ctrl.dram: Address: 0xdda0 Rank 0 Bank 6 Row 0
151866000: system.mem_ctrl.dram: Timing access to addr 0xdda0, rank/bank/row 0 6 0
151866000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151866000
151866000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 151873500, now got 2 active
151866000: system.mem_ctrl.dram: Auto-precharged bank: 6
151884750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151936000: system.mem_ctrl.dram: Address: 0xdda8 Rank 0 Bank 6 Row 0
151936000: system.mem_ctrl.dram: Timing access to addr 0xdda8, rank/bank/row 0 6 0
151936000: system.mem_ctrl.dram: Activate at tick 151936000
151936000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 151936000, now got 3 active
151936000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151949750
151968500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152019000: system.mem_ctrl.dram: Address: 0xdda8 Rank 0 Bank 6 Row 0
152019000: system.mem_ctrl.dram: Timing access to addr 0xdda8, rank/bank/row 0 6 0
152019000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152019000
152037750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152068000: system.mem_ctrl.dram: Address: 0xdda8 Rank 0 Bank 6 Row 0
152068000: system.mem_ctrl.dram: Timing access to addr 0xdda8, rank/bank/row 0 6 0
152068000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152068000
152086750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152117000: system.mem_ctrl.dram: Address: 0xddb0 Rank 0 Bank 6 Row 0
152117000: system.mem_ctrl.dram: Timing access to addr 0xddb0, rank/bank/row 0 6 0
152117000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152117000
152135750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152166000: system.mem_ctrl.dram: Address: 0xddb0 Rank 0 Bank 6 Row 0
152166000: system.mem_ctrl.dram: Timing access to addr 0xddb0, rank/bank/row 0 6 0
152166000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152166000
152184750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152215000: system.mem_ctrl.dram: Address: 0xddb0 Rank 0 Bank 6 Row 0
152215000: system.mem_ctrl.dram: Timing access to addr 0xddb0, rank/bank/row 0 6 0
152215000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152215000
152233750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152264000: system.mem_ctrl.dram: Address: 0xddb8 Rank 0 Bank 6 Row 0
152264000: system.mem_ctrl.dram: Timing access to addr 0xddb8, rank/bank/row 0 6 0
152264000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152264000
152282750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152333000: system.mem_ctrl.dram: Address: 0xddb8 Rank 0 Bank 6 Row 0
152333000: system.mem_ctrl.dram: Timing access to addr 0xddb8, rank/bank/row 0 6 0
152333000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152333000
152351750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152382000: system.mem_ctrl.dram: Address: 0xddc0 Rank 0 Bank 6 Row 0
152382000: system.mem_ctrl.dram: Timing access to addr 0xddc0, rank/bank/row 0 6 0
152382000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152382000
152400750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152452000: system.mem_ctrl.dram: Address: 0xddc0 Rank 0 Bank 6 Row 0
152452000: system.mem_ctrl.dram: Timing access to addr 0xddc0, rank/bank/row 0 6 0
152452000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152452000
152470750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152501000: system.mem_ctrl.dram: Address: 0xddc0 Rank 0 Bank 6 Row 0
152501000: system.mem_ctrl.dram: Timing access to addr 0xddc0, rank/bank/row 0 6 0
152501000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152501000
152519750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152550000: system.mem_ctrl.dram: Address: 0xddc8 Rank 0 Bank 6 Row 0
152550000: system.mem_ctrl.dram: Timing access to addr 0xddc8, rank/bank/row 0 6 0
152550000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152550000
152568750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152619000: system.mem_ctrl.dram: Address: 0xddc8 Rank 0 Bank 6 Row 0
152619000: system.mem_ctrl.dram: Timing access to addr 0xddc8, rank/bank/row 0 6 0
152619000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152619000
152637750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152668000: system.mem_ctrl.dram: Address: 0xddc8 Rank 0 Bank 6 Row 0
152668000: system.mem_ctrl.dram: Timing access to addr 0xddc8, rank/bank/row 0 6 0
152668000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152668000
152686750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152717000: system.mem_ctrl.dram: Address: 0xddd0 Rank 0 Bank 6 Row 0
152717000: system.mem_ctrl.dram: Timing access to addr 0xddd0, rank/bank/row 0 6 0
152717000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152717000
152735750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152766000: system.mem_ctrl.dram: Address: 0xddd0 Rank 0 Bank 6 Row 0
152766000: system.mem_ctrl.dram: Timing access to addr 0xddd0, rank/bank/row 0 6 0
152766000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152766000
152766000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 152773500, now got 2 active
152766000: system.mem_ctrl.dram: Auto-precharged bank: 6
152784750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152815000: system.mem_ctrl.dram: Address: 0xddd0 Rank 0 Bank 6 Row 0
152815000: system.mem_ctrl.dram: Timing access to addr 0xddd0, rank/bank/row 0 6 0
152815000: system.mem_ctrl.dram: Activate at tick 152815000
152815000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 152815000, now got 3 active
152815000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152828750
152847500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152878000: system.mem_ctrl.dram: Address: 0xddd8 Rank 0 Bank 6 Row 0
152878000: system.mem_ctrl.dram: Timing access to addr 0xddd8, rank/bank/row 0 6 0
152878000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152878000
152896750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152927000: system.mem_ctrl.dram: Address: 0x924d0 Rank 1 Bank 1 Row 4
152927000: system.mem_ctrl.dram: Timing access to addr 0x924d0, rank/bank/row 1 1 4
152927000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152927000
152945750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
152976000: system.mem_ctrl.dram: Address: 0xddd8 Rank 0 Bank 6 Row 0
152976000: system.mem_ctrl.dram: Timing access to addr 0xddd8, rank/bank/row 0 6 0
152976000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152976000
152994750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153025000: system.mem_ctrl.dram: Address: 0xddd8 Rank 0 Bank 6 Row 0
153025000: system.mem_ctrl.dram: Timing access to addr 0xddd8, rank/bank/row 0 6 0
153025000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153025000
153043750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153074000: system.mem_ctrl.dram: Address: 0xde10 Rank 0 Bank 6 Row 0
153074000: system.mem_ctrl.dram: Timing access to addr 0xde10, rank/bank/row 0 6 0
153074000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153074000
153092750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153123000: system.mem_ctrl.dram: Address: 0xde18 Rank 0 Bank 6 Row 0
153123000: system.mem_ctrl.dram: Timing access to addr 0xde18, rank/bank/row 0 6 0
153123000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153123000
153141750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153192000: system.mem_ctrl.dram: Address: 0xde18 Rank 0 Bank 6 Row 0
153192000: system.mem_ctrl.dram: Timing access to addr 0xde18, rank/bank/row 0 6 0
153192000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153192000
153210750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153241000: system.mem_ctrl.dram: Address: 0xde20 Rank 0 Bank 6 Row 0
153241000: system.mem_ctrl.dram: Timing access to addr 0xde20, rank/bank/row 0 6 0
153241000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153241000
153259750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153310000: system.mem_ctrl.dram: Address: 0xde20 Rank 0 Bank 6 Row 0
153310000: system.mem_ctrl.dram: Timing access to addr 0xde20, rank/bank/row 0 6 0
153310000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153310000
153328750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153359000: system.mem_ctrl.dram: Address: 0xde28 Rank 0 Bank 6 Row 0
153359000: system.mem_ctrl.dram: Timing access to addr 0xde28, rank/bank/row 0 6 0
153359000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153359000
153377750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153408000: system.mem_ctrl.dram: Address: 0xde28 Rank 0 Bank 6 Row 0
153408000: system.mem_ctrl.dram: Timing access to addr 0xde28, rank/bank/row 0 6 0
153408000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153408000
153426750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153457000: system.mem_ctrl.dram: Address: 0xde28 Rank 0 Bank 6 Row 0
153457000: system.mem_ctrl.dram: Timing access to addr 0xde28, rank/bank/row 0 6 0
153457000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153457000
153475750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153506000: system.mem_ctrl.dram: Address: 0xde28 Rank 0 Bank 6 Row 0
153506000: system.mem_ctrl.dram: Timing access to addr 0xde28, rank/bank/row 0 6 0
153506000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153506000
153524750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153555000: system.mem_ctrl.dram: Address: 0xde30 Rank 0 Bank 6 Row 0
153555000: system.mem_ctrl.dram: Timing access to addr 0xde30, rank/bank/row 0 6 0
153555000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153555000
153573750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153604000: system.mem_ctrl.dram: Address: 0xde30 Rank 0 Bank 6 Row 0
153604000: system.mem_ctrl.dram: Timing access to addr 0xde30, rank/bank/row 0 6 0
153604000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153604000
153622750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153653000: system.mem_ctrl.dram: Address: 0xde38 Rank 0 Bank 6 Row 0
153653000: system.mem_ctrl.dram: Timing access to addr 0xde38, rank/bank/row 0 6 0
153653000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153653000
153653000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 153660500, now got 2 active
153653000: system.mem_ctrl.dram: Auto-precharged bank: 6
153671750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153702000: system.mem_ctrl.dram: Address: 0x92580 Rank 1 Bank 1 Row 4
153702000: system.mem_ctrl.dram: Timing access to addr 0x92580, rank/bank/row 1 1 4
153702000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153702000
153720750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
153751000: system.mem_ctrl.dram: Address: 0xde38 Rank 0 Bank 6 Row 0
153751000: system.mem_ctrl.dram: Timing access to addr 0xde38, rank/bank/row 0 6 0
153751000: system.mem_ctrl.dram: Activate at tick 153751000
153751000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 153751000, now got 3 active
153751000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153764750
153783500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153814000: system.mem_ctrl.dram: Address: 0xde38 Rank 0 Bank 6 Row 0
153814000: system.mem_ctrl.dram: Timing access to addr 0xde38, rank/bank/row 0 6 0
153814000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153814000
153832750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153863000: system.mem_ctrl.dram: Address: 0xdea0 Rank 0 Bank 6 Row 0
153863000: system.mem_ctrl.dram: Timing access to addr 0xdea0, rank/bank/row 0 6 0
153863000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153863000
153881750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153912000: system.mem_ctrl.dram: Address: 0xdea8 Rank 0 Bank 6 Row 0
153912000: system.mem_ctrl.dram: Timing access to addr 0xdea8, rank/bank/row 0 6 0
153912000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153912000
153930750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153981000: system.mem_ctrl.dram: Address: 0xdea8 Rank 0 Bank 6 Row 0
153981000: system.mem_ctrl.dram: Timing access to addr 0xdea8, rank/bank/row 0 6 0
153981000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153981000
153999750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154050000: system.mem_ctrl.dram: Address: 0xdea8 Rank 0 Bank 6 Row 0
154050000: system.mem_ctrl.dram: Timing access to addr 0xdea8, rank/bank/row 0 6 0
154050000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154050000
154068750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154099000: system.mem_ctrl.dram: Address: 0xdeb0 Rank 0 Bank 6 Row 0
154099000: system.mem_ctrl.dram: Timing access to addr 0xdeb0, rank/bank/row 0 6 0
154099000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154099000
154117750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154148000: system.mem_ctrl.dram: Address: 0xdeb0 Rank 0 Bank 6 Row 0
154148000: system.mem_ctrl.dram: Timing access to addr 0xdeb0, rank/bank/row 0 6 0
154148000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154148000
154166750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154197000: system.mem_ctrl.dram: Address: 0xdeb8 Rank 0 Bank 6 Row 0
154197000: system.mem_ctrl.dram: Timing access to addr 0xdeb8, rank/bank/row 0 6 0
154197000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154197000
154215750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154246000: system.mem_ctrl.dram: Address: 0xdeb8 Rank 0 Bank 6 Row 0
154246000: system.mem_ctrl.dram: Timing access to addr 0xdeb8, rank/bank/row 0 6 0
154246000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154246000
154264750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154295000: system.mem_ctrl.dram: Address: 0xdeb8 Rank 0 Bank 6 Row 0
154295000: system.mem_ctrl.dram: Timing access to addr 0xdeb8, rank/bank/row 0 6 0
154295000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154295000
154313750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154344000: system.mem_ctrl.dram: Address: 0xdec0 Rank 0 Bank 6 Row 0
154344000: system.mem_ctrl.dram: Timing access to addr 0xdec0, rank/bank/row 0 6 0
154344000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154344000
154362750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154414000: system.mem_ctrl.dram: Address: 0xdec0 Rank 0 Bank 6 Row 0
154414000: system.mem_ctrl.dram: Timing access to addr 0xdec0, rank/bank/row 0 6 0
154414000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154414000
154432750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154484000: system.mem_ctrl.dram: Address: 0xdec0 Rank 0 Bank 6 Row 0
154484000: system.mem_ctrl.dram: Timing access to addr 0xdec0, rank/bank/row 0 6 0
154484000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154484000
154502750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154533000: system.mem_ctrl.dram: Address: 0xdec8 Rank 0 Bank 6 Row 0
154533000: system.mem_ctrl.dram: Timing access to addr 0xdec8, rank/bank/row 0 6 0
154533000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154533000
154551750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154603000: system.mem_ctrl.dram: Address: 0xdec8 Rank 0 Bank 6 Row 0
154603000: system.mem_ctrl.dram: Timing access to addr 0xdec8, rank/bank/row 0 6 0
154603000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154603000
154603000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 154610500, now got 2 active
154603000: system.mem_ctrl.dram: Auto-precharged bank: 6
154621750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154652000: system.mem_ctrl.dram: Address: 0xdf10 Rank 0 Bank 6 Row 0
154652000: system.mem_ctrl.dram: Timing access to addr 0xdf10, rank/bank/row 0 6 0
154652000: system.mem_ctrl.dram: Activate at tick 154652000
154652000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 154652000, now got 3 active
154652000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154665750
154684500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154715000: system.mem_ctrl.dram: Address: 0xdf18 Rank 0 Bank 6 Row 0
154715000: system.mem_ctrl.dram: Timing access to addr 0xdf18, rank/bank/row 0 6 0
154715000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154715000
154733750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154764000: system.mem_ctrl.dram: Address: 0x92530 Rank 1 Bank 1 Row 4
154764000: system.mem_ctrl.dram: Timing access to addr 0x92530, rank/bank/row 1 1 4
154764000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154764000
154782750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
154813000: system.mem_ctrl.dram: Address: 0xdf18 Rank 0 Bank 6 Row 0
154813000: system.mem_ctrl.dram: Timing access to addr 0xdf18, rank/bank/row 0 6 0
154813000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154813000
154831750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154862000: system.mem_ctrl.dram: Address: 0xdf20 Rank 0 Bank 6 Row 0
154862000: system.mem_ctrl.dram: Timing access to addr 0xdf20, rank/bank/row 0 6 0
154862000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154862000
154880750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154911000: system.mem_ctrl.dram: Address: 0xe098 Rank 0 Bank 7 Row 0
154911000: system.mem_ctrl.dram: Timing access to addr 0xe098, rank/bank/row 0 7 0
154911000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154911000
154929750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154960000: system.mem_ctrl.dram: Address: 0xe0a0 Rank 0 Bank 7 Row 0
154960000: system.mem_ctrl.dram: Timing access to addr 0xe0a0, rank/bank/row 0 7 0
154960000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154960000
154978750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
155029000: system.mem_ctrl.dram: Address: 0xe0a0 Rank 0 Bank 7 Row 0
155029000: system.mem_ctrl.dram: Timing access to addr 0xe0a0, rank/bank/row 0 7 0
155029000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 155029000
155047750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
155078000: system.mem_ctrl.dram: Address: 0xe0c8 Rank 0 Bank 7 Row 0
155078000: system.mem_ctrl.dram: Timing access to addr 0xe0c8, rank/bank/row 0 7 0
155078000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 155078000
155096750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
155127000: system.mem_ctrl.dram: Address: 0xe0d0 Rank 0 Bank 7 Row 0
155127000: system.mem_ctrl.dram: Timing access to addr 0xe0d0, rank/bank/row 0 7 0
155127000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 155127000
155145750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
155176000: system.mem_ctrl.dram: Address: 0xe0d0 Rank 0 Bank 7 Row 0
155176000: system.mem_ctrl.dram: Timing access to addr 0xe0d0, rank/bank/row 0 7 0
155176000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 155176000
155194750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
155225000: system.mem_ctrl.dram: Address: 0xe0d0 Rank 0 Bank 7 Row 0
155225000: system.mem_ctrl.dram: Timing access to addr 0xe0d0, rank/bank/row 0 7 0
155225000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 155225000
155243750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
155274000: system.mem_ctrl.dram: Address: 0xe0d8 Rank 0 Bank 7 Row 0
155274000: system.mem_ctrl.dram: Timing access to addr 0xe0d8, rank/bank/row 0 7 0
155274000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 155274000
155292750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
155323000: system.mem_ctrl.dram: Address: 0xe0d8 Rank 0 Bank 7 Row 0
155323000: system.mem_ctrl.dram: Timing access to addr 0xe0d8, rank/bank/row 0 7 0
155323000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 155323000
155323000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 155330500, now got 2 active
155323000: system.mem_ctrl.dram: Auto-precharged bank: 7
155341750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
155372000: system.mem_ctrl.dram: Address: 0xe0d8 Rank 0 Bank 7 Row 0
155372000: system.mem_ctrl.dram: Timing access to addr 0xe0d8, rank/bank/row 0 7 0
155372000: system.mem_ctrl.dram: Activate at tick 155372000
155372000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 155372000, now got 3 active
155372000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 155385750
155404500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
155435000: system.mem_ctrl.dram: Address: 0xe0e0 Rank 0 Bank 7 Row 0
155435000: system.mem_ctrl.dram: Timing access to addr 0xe0e0, rank/bank/row 0 7 0
155435000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 155435000
155453750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
155484000: system.mem_ctrl.dram: Address: 0xe0e0 Rank 0 Bank 7 Row 0
155484000: system.mem_ctrl.dram: Timing access to addr 0xe0e0, rank/bank/row 0 7 0
155484000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 155484000
155502750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
155533000: system.mem_ctrl.dram: Address: 0xe0e0 Rank 0 Bank 7 Row 0
155533000: system.mem_ctrl.dram: Timing access to addr 0xe0e0, rank/bank/row 0 7 0
155533000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 155533000
155551750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
155582000: system.mem_ctrl.dram: Address: 0xe0e8 Rank 0 Bank 7 Row 0
155582000: system.mem_ctrl.dram: Timing access to addr 0xe0e8, rank/bank/row 0 7 0
155582000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 155582000
155600750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
155631000: system.mem_ctrl.dram: Address: 0xe0e8 Rank 0 Bank 7 Row 0
155631000: system.mem_ctrl.dram: Timing access to addr 0xe0e8, rank/bank/row 0 7 0
155631000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 155631000
155649750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
155680000: system.mem_ctrl.dram: Address: 0xe0e8 Rank 0 Bank 7 Row 0
155680000: system.mem_ctrl.dram: Timing access to addr 0xe0e8, rank/bank/row 0 7 0
155680000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 155680000
155698750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
155725000: 1: Refresh due
155725000: 1: Precharging all
155725000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 155725000, now got 1 active
155725000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 155725000, now got 0 active
155725000: 0: Refresh due
155725000: 0: Precharging all
155725000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 155725000, now got 2 active
155725000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 155725000, now got 1 active
155725000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 155725000, now got 0 active
155729000: system.mem_ctrl.dram: Address: 0xe0e8 Rank 0 Bank 7 Row 0
155998750: 1: Scheduling next request after refreshing rank 1
155998750: 0: Scheduling next request after refreshing rank 0
155998750: system.mem_ctrl.dram: Timing access to addr 0xe0e8, rank/bank/row 0 7 0
155998750: system.mem_ctrl.dram: Activate at tick 155998750
155998750: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 155998750, now got 1 active
155998750: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156012500
156031250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156062000: system.mem_ctrl.dram: Address: 0xe0f0 Rank 0 Bank 7 Row 0
156062000: system.mem_ctrl.dram: Timing access to addr 0xe0f0, rank/bank/row 0 7 0
156062000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156062000
156080750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156111000: system.mem_ctrl.dram: Address: 0x92d18 Rank 1 Bank 1 Row 4
156111000: system.mem_ctrl.dram: Timing access to addr 0x92d18, rank/bank/row 1 1 4
156111000: system.mem_ctrl.dram: Activate at tick 156111000
156111000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 156111000, now got 1 active
156111000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156124750
156143500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
156174000: system.mem_ctrl.dram: Address: 0xe0f0 Rank 0 Bank 7 Row 0
156174000: system.mem_ctrl.dram: Timing access to addr 0xe0f0, rank/bank/row 0 7 0
156174000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156174000
156192750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156223000: system.mem_ctrl.dram: Address: 0xe0f8 Rank 0 Bank 7 Row 0
156223000: system.mem_ctrl.dram: Timing access to addr 0xe0f8, rank/bank/row 0 7 0
156223000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156223000
156241750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156272000: system.mem_ctrl.dram: Address: 0xe0f8 Rank 0 Bank 7 Row 0
156272000: system.mem_ctrl.dram: Timing access to addr 0xe0f8, rank/bank/row 0 7 0
156272000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156272000
156290750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156321000: system.mem_ctrl.dram: Address: 0xe100 Rank 0 Bank 7 Row 0
156321000: system.mem_ctrl.dram: Timing access to addr 0xe100, rank/bank/row 0 7 0
156321000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156321000
156339750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156370000: system.mem_ctrl.dram: Address: 0xe100 Rank 0 Bank 7 Row 0
156370000: system.mem_ctrl.dram: Timing access to addr 0xe100, rank/bank/row 0 7 0
156370000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156370000
156388750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156419000: system.mem_ctrl.dram: Address: 0xe100 Rank 0 Bank 7 Row 0
156419000: system.mem_ctrl.dram: Timing access to addr 0xe100, rank/bank/row 0 7 0
156419000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156419000
156437750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156468000: system.mem_ctrl.dram: Address: 0xe108 Rank 0 Bank 7 Row 0
156468000: system.mem_ctrl.dram: Timing access to addr 0xe108, rank/bank/row 0 7 0
156468000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156468000
156486750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156517000: system.mem_ctrl.dram: Address: 0xe108 Rank 0 Bank 7 Row 0
156517000: system.mem_ctrl.dram: Timing access to addr 0xe108, rank/bank/row 0 7 0
156517000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156517000
156535750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156566000: system.mem_ctrl.dram: Address: 0xe108 Rank 0 Bank 7 Row 0
156566000: system.mem_ctrl.dram: Timing access to addr 0xe108, rank/bank/row 0 7 0
156566000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156566000
156584750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156615000: system.mem_ctrl.dram: Address: 0xe108 Rank 0 Bank 7 Row 0
156615000: system.mem_ctrl.dram: Timing access to addr 0xe108, rank/bank/row 0 7 0
156615000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156615000
156633750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156664000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
156664000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
156664000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156664000
156682750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156713000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
156713000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
156713000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156713000
156731750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156762000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
156762000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
156762000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156762000
156780750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156811000: system.mem_ctrl.dram: Address: 0xe118 Rank 0 Bank 7 Row 0
156811000: system.mem_ctrl.dram: Timing access to addr 0xe118, rank/bank/row 0 7 0
156811000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156811000
156811000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 156818500, now got 0 active
156811000: system.mem_ctrl.dram: Auto-precharged bank: 7
156829750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156860000: system.mem_ctrl.dram: Address: 0xe118 Rank 0 Bank 7 Row 0
156860000: system.mem_ctrl.dram: Timing access to addr 0xe118, rank/bank/row 0 7 0
156860000: system.mem_ctrl.dram: Activate at tick 156860000
156860000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 156860000, now got 1 active
156860000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156873750
156892500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156923000: system.mem_ctrl.dram: Address: 0xe120 Rank 0 Bank 7 Row 0
156923000: system.mem_ctrl.dram: Timing access to addr 0xe120, rank/bank/row 0 7 0
156923000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156923000
156941750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156972000: system.mem_ctrl.dram: Address: 0xe120 Rank 0 Bank 7 Row 0
156972000: system.mem_ctrl.dram: Timing access to addr 0xe120, rank/bank/row 0 7 0
156972000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156972000
156990750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
157021000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
157021000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
157021000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157021000
157039750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
157070000: system.mem_ctrl.dram: Address: 0x92d1c Rank 1 Bank 1 Row 4
157070000: system.mem_ctrl.dram: Timing access to addr 0x92d1c, rank/bank/row 1 1 4
157070000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157070000
157088750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
157119000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
157119000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
157119000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157119000
157137750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
157168000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
157168000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
157168000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157168000
157186750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
157217000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
157217000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
157217000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157217000
157235750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
157266000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
157266000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
157266000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157266000
157284750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
157315000: system.mem_ctrl.dram: Address: 0xe118 Rank 0 Bank 7 Row 0
157315000: system.mem_ctrl.dram: Timing access to addr 0xe118, rank/bank/row 0 7 0
157315000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157315000
157333750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
157364000: system.mem_ctrl.dram: Address: 0xe118 Rank 0 Bank 7 Row 0
157364000: system.mem_ctrl.dram: Timing access to addr 0xe118, rank/bank/row 0 7 0
157364000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157364000
157382750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
157413000: system.mem_ctrl.dram: Address: 0xe120 Rank 0 Bank 7 Row 0
157413000: system.mem_ctrl.dram: Timing access to addr 0xe120, rank/bank/row 0 7 0
157413000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157413000
157431750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
157462000: system.mem_ctrl.dram: Address: 0xe120 Rank 0 Bank 7 Row 0
157462000: system.mem_ctrl.dram: Timing access to addr 0xe120, rank/bank/row 0 7 0
157462000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157462000
157480750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
157511000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
157511000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
157511000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157511000
157529750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
157560000: system.mem_ctrl.dram: Address: 0x92d20 Rank 1 Bank 1 Row 4
157560000: system.mem_ctrl.dram: Timing access to addr 0x92d20, rank/bank/row 1 1 4
157560000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157560000
157578750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
157609000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
157609000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
157609000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157609000
157627750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
157658000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
157658000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
157658000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157658000
157676750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
157707000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
157707000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
157707000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157707000
157707000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 157714500, now got 0 active
157707000: system.mem_ctrl.dram: Auto-precharged bank: 7
157725750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
157756000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
157756000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
157756000: system.mem_ctrl.dram: Activate at tick 157756000
157756000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 157756000, now got 1 active
157756000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157769750
157788500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
157819000: system.mem_ctrl.dram: Address: 0xe118 Rank 0 Bank 7 Row 0
157819000: system.mem_ctrl.dram: Timing access to addr 0xe118, rank/bank/row 0 7 0
157819000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157819000
157837750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
157868000: system.mem_ctrl.dram: Address: 0xe118 Rank 0 Bank 7 Row 0
157868000: system.mem_ctrl.dram: Timing access to addr 0xe118, rank/bank/row 0 7 0
157868000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157868000
157886750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
157917000: system.mem_ctrl.dram: Address: 0xe120 Rank 0 Bank 7 Row 0
157917000: system.mem_ctrl.dram: Timing access to addr 0xe120, rank/bank/row 0 7 0
157917000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157917000
157935750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
157966000: system.mem_ctrl.dram: Address: 0xe120 Rank 0 Bank 7 Row 0
157966000: system.mem_ctrl.dram: Timing access to addr 0xe120, rank/bank/row 0 7 0
157966000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157966000
157984750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
158015000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
158015000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
158015000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158015000
158033750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
158064000: system.mem_ctrl.dram: Address: 0x92d24 Rank 1 Bank 1 Row 4
158064000: system.mem_ctrl.dram: Timing access to addr 0x92d24, rank/bank/row 1 1 4
158064000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158064000
158082750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
158113000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
158113000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
158113000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158113000
158131750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
158162000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
158162000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
158162000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158162000
158180750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
158211000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
158211000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
158211000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158211000
158229750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
158260000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
158260000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
158260000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158260000
158278750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
158309000: system.mem_ctrl.dram: Address: 0xe118 Rank 0 Bank 7 Row 0
158309000: system.mem_ctrl.dram: Timing access to addr 0xe118, rank/bank/row 0 7 0
158309000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158309000
158327750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
158358000: system.mem_ctrl.dram: Address: 0xe210 Rank 0 Bank 7 Row 0
158358000: system.mem_ctrl.dram: Timing access to addr 0xe210, rank/bank/row 0 7 0
158358000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158358000
158376750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
158407000: system.mem_ctrl.dram: Address: 0xe218 Rank 0 Bank 7 Row 0
158407000: system.mem_ctrl.dram: Timing access to addr 0xe218, rank/bank/row 0 7 0
158407000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158407000
158425750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
158476000: system.mem_ctrl.dram: Address: 0xe218 Rank 0 Bank 7 Row 0
158476000: system.mem_ctrl.dram: Timing access to addr 0xe218, rank/bank/row 0 7 0
158476000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158476000
158494750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
158545000: system.mem_ctrl.dram: Address: 0xe218 Rank 0 Bank 7 Row 0
158545000: system.mem_ctrl.dram: Timing access to addr 0xe218, rank/bank/row 0 7 0
158545000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158545000
158563750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
158594000: system.mem_ctrl.dram: Address: 0xe220 Rank 0 Bank 7 Row 0
158594000: system.mem_ctrl.dram: Timing access to addr 0xe220, rank/bank/row 0 7 0
158594000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158594000
158594000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 158601500, now got 0 active
158594000: system.mem_ctrl.dram: Auto-precharged bank: 7
158612750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
158643000: system.mem_ctrl.dram: Address: 0xe220 Rank 0 Bank 7 Row 0
158643000: system.mem_ctrl.dram: Timing access to addr 0xe220, rank/bank/row 0 7 0
158643000: system.mem_ctrl.dram: Activate at tick 158643000
158643000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 158643000, now got 1 active
158643000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158656750
158675500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
158706000: system.mem_ctrl.dram: Address: 0xe220 Rank 0 Bank 7 Row 0
158706000: system.mem_ctrl.dram: Timing access to addr 0xe220, rank/bank/row 0 7 0
158706000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158706000
158724750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
158755000: system.mem_ctrl.dram: Address: 0xe228 Rank 0 Bank 7 Row 0
158755000: system.mem_ctrl.dram: Timing access to addr 0xe228, rank/bank/row 0 7 0
158755000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158755000
158773750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
158804000: system.mem_ctrl.dram: Address: 0x949c0 Rank 1 Bank 2 Row 4
158804000: system.mem_ctrl.dram: Timing access to addr 0x949c0, rank/bank/row 1 2 4
158804000: system.mem_ctrl.dram: Activate at tick 158804000
158804000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 158804000, now got 2 active
158804000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158817750
158836500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
158867000: system.mem_ctrl.dram: Address: 0xe228 Rank 0 Bank 7 Row 0
158867000: system.mem_ctrl.dram: Timing access to addr 0xe228, rank/bank/row 0 7 0
158867000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158867000
158885750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
158916000: system.mem_ctrl.dram: Address: 0xe2f8 Rank 0 Bank 7 Row 0
158916000: system.mem_ctrl.dram: Timing access to addr 0xe2f8, rank/bank/row 0 7 0
158916000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158916000
158934750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
158985000: system.mem_ctrl.dram: Address: 0xe2f8 Rank 0 Bank 7 Row 0
158985000: system.mem_ctrl.dram: Timing access to addr 0xe2f8, rank/bank/row 0 7 0
158985000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158985000
159003750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
159034000: system.mem_ctrl.dram: Address: 0xe300 Rank 0 Bank 7 Row 0
159034000: system.mem_ctrl.dram: Timing access to addr 0xe300, rank/bank/row 0 7 0
159034000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159034000
159052750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
159103000: system.mem_ctrl.dram: Address: 0xe300 Rank 0 Bank 7 Row 0
159103000: system.mem_ctrl.dram: Timing access to addr 0xe300, rank/bank/row 0 7 0
159103000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159103000
159121750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
159152000: system.mem_ctrl.dram: Address: 0xe308 Rank 0 Bank 7 Row 0
159152000: system.mem_ctrl.dram: Timing access to addr 0xe308, rank/bank/row 0 7 0
159152000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159152000
159170750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
159242000: system.mem_ctrl.dram: Address: 0xe308 Rank 0 Bank 7 Row 0
159242000: system.mem_ctrl.dram: Timing access to addr 0xe308, rank/bank/row 0 7 0
159242000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159242000
159260750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
159311000: system.mem_ctrl.dram: Address: 0xe308 Rank 0 Bank 7 Row 0
159311000: system.mem_ctrl.dram: Timing access to addr 0xe308, rank/bank/row 0 7 0
159311000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159311000
159329750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
159360000: system.mem_ctrl.dram: Address: 0xe310 Rank 0 Bank 7 Row 0
159360000: system.mem_ctrl.dram: Timing access to addr 0xe310, rank/bank/row 0 7 0
159360000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159360000
159378750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
159409000: system.mem_ctrl.dram: Address: 0xe310 Rank 0 Bank 7 Row 0
159409000: system.mem_ctrl.dram: Timing access to addr 0xe310, rank/bank/row 0 7 0
159409000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159409000
159427750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
159458000: system.mem_ctrl.dram: Address: 0xe318 Rank 0 Bank 7 Row 0
159458000: system.mem_ctrl.dram: Timing access to addr 0xe318, rank/bank/row 0 7 0
159458000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159458000
159476750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
159527000: system.mem_ctrl.dram: Address: 0xe318 Rank 0 Bank 7 Row 0
159527000: system.mem_ctrl.dram: Timing access to addr 0xe318, rank/bank/row 0 7 0
159527000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159527000
159545750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
159576000: system.mem_ctrl.dram: Address: 0xe318 Rank 0 Bank 7 Row 0
159576000: system.mem_ctrl.dram: Timing access to addr 0xe318, rank/bank/row 0 7 0
159576000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159576000
159576000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 159583500, now got 0 active
159576000: system.mem_ctrl.dram: Auto-precharged bank: 7
159594750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
159625000: system.mem_ctrl.dram: Address: 0xe320 Rank 0 Bank 7 Row 0
159625000: system.mem_ctrl.dram: Timing access to addr 0xe320, rank/bank/row 0 7 0
159625000: system.mem_ctrl.dram: Activate at tick 159625000
159625000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 159625000, now got 1 active
159625000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159638750
159657500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
159709000: system.mem_ctrl.dram: Address: 0xe320 Rank 0 Bank 7 Row 0
159709000: system.mem_ctrl.dram: Timing access to addr 0xe320, rank/bank/row 0 7 0
159709000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159709000
159727750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
159758000: system.mem_ctrl.dram: Address: 0xe328 Rank 0 Bank 7 Row 0
159758000: system.mem_ctrl.dram: Timing access to addr 0xe328, rank/bank/row 0 7 0
159758000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159758000
159776750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
159828000: system.mem_ctrl.dram: Address: 0xe328 Rank 0 Bank 7 Row 0
159828000: system.mem_ctrl.dram: Timing access to addr 0xe328, rank/bank/row 0 7 0
159828000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159828000
159846750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
159877000: system.mem_ctrl.dram: Address: 0xe330 Rank 0 Bank 7 Row 0
159877000: system.mem_ctrl.dram: Timing access to addr 0xe330, rank/bank/row 0 7 0
159877000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159877000
159895750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
159926000: system.mem_ctrl.dram: Address: 0x96098 Rank 1 Bank 3 Row 4
159947000: system.mem_ctrl.dram: Address: 0xe330 Rank 0 Bank 7 Row 0
159947000: system.mem_ctrl.dram: Timing access to addr 0xe330, rank/bank/row 0 7 0
159947000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159947000
159965750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
159996000: system.mem_ctrl.dram: Address: 0xe338 Rank 0 Bank 7 Row 0
159996000: system.mem_ctrl.dram: Timing access to addr 0xe338, rank/bank/row 0 7 0
159996000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159996000
160014750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
160045000: system.mem_ctrl.dram: Address: 0xde70 Rank 0 Bank 6 Row 0
160045000: system.mem_ctrl.dram: Timing access to addr 0xde70, rank/bank/row 0 6 0
160045000: system.mem_ctrl.dram: Activate at tick 160045000
160045000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 160045000, now got 2 active
160045000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160058750
160077500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
160108000: system.mem_ctrl.dram: Address: 0xde78 Rank 0 Bank 6 Row 0
160108000: system.mem_ctrl.dram: Timing access to addr 0xde78, rank/bank/row 0 6 0
160108000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160108000
160126750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
160157000: system.mem_ctrl.dram: Address: 0xde78 Rank 0 Bank 6 Row 0
160157000: system.mem_ctrl.dram: Timing access to addr 0xde78, rank/bank/row 0 6 0
160157000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160157000
160175750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
160206000: system.mem_ctrl.dram: Address: 0x94a08 Rank 1 Bank 2 Row 4
160206000: system.mem_ctrl.dram: Timing access to addr 0x94a08, rank/bank/row 1 2 4
160206000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160206000
160224750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
160255000: system.mem_ctrl.dram: Address: 0xde78 Rank 0 Bank 6 Row 0
160255000: system.mem_ctrl.dram: Timing access to addr 0xde78, rank/bank/row 0 6 0
160255000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160255000
160273750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
160304000: system.mem_ctrl.dram: Address: 0x94a10 Rank 1 Bank 2 Row 4
160304000: system.mem_ctrl.dram: Timing access to addr 0x94a10, rank/bank/row 1 2 4
160304000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160304000
160322750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
160353000: system.mem_ctrl.dram: Address: 0xde78 Rank 0 Bank 6 Row 0
160353000: system.mem_ctrl.dram: Timing access to addr 0xde78, rank/bank/row 0 6 0
160353000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160353000
160371750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
160402000: system.mem_ctrl.dram: Address: 0x94a18 Rank 1 Bank 2 Row 4
160402000: system.mem_ctrl.dram: Timing access to addr 0x94a18, rank/bank/row 1 2 4
160402000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160402000
160420750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
160451000: system.mem_ctrl.dram: Address: 0xde78 Rank 0 Bank 6 Row 0
160451000: system.mem_ctrl.dram: Timing access to addr 0xde78, rank/bank/row 0 6 0
160451000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160451000
160469750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
160500000: system.mem_ctrl.dram: Address: 0x94a20 Rank 1 Bank 2 Row 4
160500000: system.mem_ctrl.dram: Timing access to addr 0x94a20, rank/bank/row 1 2 4
160500000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160500000
160518750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
160549000: system.mem_ctrl.dram: Address: 0xde78 Rank 0 Bank 6 Row 0
160549000: system.mem_ctrl.dram: Timing access to addr 0xde78, rank/bank/row 0 6 0
160549000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160549000
160567750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
160598000: system.mem_ctrl.dram: Address: 0xde80 Rank 0 Bank 6 Row 0
160598000: system.mem_ctrl.dram: Timing access to addr 0xde80, rank/bank/row 0 6 0
160598000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160598000
160616750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
160647000: system.mem_ctrl.dram: Address: 0x94a28 Rank 1 Bank 2 Row 4
160647000: system.mem_ctrl.dram: Timing access to addr 0x94a28, rank/bank/row 1 2 4
160647000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160647000
160665750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
160696000: system.mem_ctrl.dram: Address: 0xde80 Rank 0 Bank 6 Row 0
160696000: system.mem_ctrl.dram: Timing access to addr 0xde80, rank/bank/row 0 6 0
160696000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160696000
160714750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
160745000: system.mem_ctrl.dram: Address: 0x94a30 Rank 1 Bank 2 Row 4
160745000: system.mem_ctrl.dram: Timing access to addr 0x94a30, rank/bank/row 1 2 4
160745000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160745000
160763750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
160794000: system.mem_ctrl.dram: Address: 0xde80 Rank 0 Bank 6 Row 0
160794000: system.mem_ctrl.dram: Timing access to addr 0xde80, rank/bank/row 0 6 0
160794000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160794000
160812750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
160843000: system.mem_ctrl.dram: Address: 0x94a38 Rank 1 Bank 2 Row 4
160843000: system.mem_ctrl.dram: Timing access to addr 0x94a38, rank/bank/row 1 2 4
160843000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160843000
160861750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
160892000: system.mem_ctrl.dram: Address: 0xf9f8 Rank 0 Bank 7 Row 0
160892000: system.mem_ctrl.dram: Timing access to addr 0xf9f8, rank/bank/row 0 7 0
160892000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160892000
160910750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
160941000: system.mem_ctrl.dram: Address: 0xf9f8 Rank 0 Bank 7 Row 0
160941000: system.mem_ctrl.dram: Timing access to addr 0xf9f8, rank/bank/row 0 7 0
160941000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160941000
160959750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
160990000: system.mem_ctrl.dram: Address: 0xf9f8 Rank 0 Bank 7 Row 0
160990000: system.mem_ctrl.dram: Timing access to addr 0xf9f8, rank/bank/row 0 7 0
160990000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160990000
161008750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
161039000: system.mem_ctrl.dram: Address: 0xfa00 Rank 0 Bank 7 Row 0
161039000: system.mem_ctrl.dram: Timing access to addr 0xfa00, rank/bank/row 0 7 0
161039000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161039000
161057750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
161088000: system.mem_ctrl.dram: Address: 0xfa00 Rank 0 Bank 7 Row 0
161088000: system.mem_ctrl.dram: Timing access to addr 0xfa00, rank/bank/row 0 7 0
161088000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161088000
161106750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
161137000: system.mem_ctrl.dram: Address: 0xfa08 Rank 0 Bank 7 Row 0
161137000: system.mem_ctrl.dram: Timing access to addr 0xfa08, rank/bank/row 0 7 0
161137000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161137000
161155750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
161186000: system.mem_ctrl.dram: Address: 0xfa48 Rank 0 Bank 7 Row 0
161186000: system.mem_ctrl.dram: Timing access to addr 0xfa48, rank/bank/row 0 7 0
161186000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161186000
161204750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
161256000: system.mem_ctrl.dram: Address: 0xfa48 Rank 0 Bank 7 Row 0
161256000: system.mem_ctrl.dram: Timing access to addr 0xfa48, rank/bank/row 0 7 0
161256000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161256000
161274750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
161305000: system.mem_ctrl.dram: Address: 0xfa50 Rank 0 Bank 7 Row 0
161305000: system.mem_ctrl.dram: Timing access to addr 0xfa50, rank/bank/row 0 7 0
161305000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161305000
161305000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 161312500, now got 1 active
161305000: system.mem_ctrl.dram: Auto-precharged bank: 7
161323750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
161354000: system.mem_ctrl.dram: Address: 0xfa10 Rank 0 Bank 7 Row 0
161354000: system.mem_ctrl.dram: Timing access to addr 0xfa10, rank/bank/row 0 7 0
161354000: system.mem_ctrl.dram: Activate at tick 161354000
161354000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 161354000, now got 2 active
161354000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161367750
161386500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
161417000: system.mem_ctrl.dram: Address: 0xfa10 Rank 0 Bank 7 Row 0
161417000: system.mem_ctrl.dram: Timing access to addr 0xfa10, rank/bank/row 0 7 0
161417000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161417000
161435750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
161466000: system.mem_ctrl.dram: Address: 0xfa18 Rank 0 Bank 7 Row 0
161466000: system.mem_ctrl.dram: Timing access to addr 0xfa18, rank/bank/row 0 7 0
161466000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161466000
161484750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
161515000: system.mem_ctrl.dram: Address: 0x94a48 Rank 1 Bank 2 Row 4
161515000: system.mem_ctrl.dram: Timing access to addr 0x94a48, rank/bank/row 1 2 4
161515000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161515000
161533750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
161564000: system.mem_ctrl.dram: Address: 0xfa18 Rank 0 Bank 7 Row 0
161564000: system.mem_ctrl.dram: Timing access to addr 0xfa18, rank/bank/row 0 7 0
161564000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161564000
161582750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
161613000: system.mem_ctrl.dram: Address: 0x94a50 Rank 1 Bank 2 Row 4
161613000: system.mem_ctrl.dram: Timing access to addr 0x94a50, rank/bank/row 1 2 4
161613000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161613000
161631750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
161662000: system.mem_ctrl.dram: Address: 0xfa18 Rank 0 Bank 7 Row 0
161662000: system.mem_ctrl.dram: Timing access to addr 0xfa18, rank/bank/row 0 7 0
161662000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161662000
161680750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
161711000: system.mem_ctrl.dram: Address: 0xfa20 Rank 0 Bank 7 Row 0
161711000: system.mem_ctrl.dram: Timing access to addr 0xfa20, rank/bank/row 0 7 0
161711000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161711000
161729750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
161760000: system.mem_ctrl.dram: Address: 0x94a58 Rank 1 Bank 2 Row 4
161760000: system.mem_ctrl.dram: Timing access to addr 0x94a58, rank/bank/row 1 2 4
161760000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161760000
161778750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
161809000: system.mem_ctrl.dram: Address: 0xfa20 Rank 0 Bank 7 Row 0
161809000: system.mem_ctrl.dram: Timing access to addr 0xfa20, rank/bank/row 0 7 0
161809000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161809000
161827750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
161858000: system.mem_ctrl.dram: Address: 0xfa28 Rank 0 Bank 7 Row 0
161858000: system.mem_ctrl.dram: Timing access to addr 0xfa28, rank/bank/row 0 7 0
161858000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161858000
161876750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
161907000: system.mem_ctrl.dram: Address: 0x94a60 Rank 1 Bank 2 Row 4
161907000: system.mem_ctrl.dram: Timing access to addr 0x94a60, rank/bank/row 1 2 4
161907000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161907000
161925750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
161956000: system.mem_ctrl.dram: Address: 0xfa28 Rank 0 Bank 7 Row 0
161956000: system.mem_ctrl.dram: Timing access to addr 0xfa28, rank/bank/row 0 7 0
161956000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161956000
161974750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
162005000: system.mem_ctrl.dram: Address: 0xfa28 Rank 0 Bank 7 Row 0
162005000: system.mem_ctrl.dram: Timing access to addr 0xfa28, rank/bank/row 0 7 0
162005000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162005000
162023750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
162074000: system.mem_ctrl.dram: Address: 0x14458 Rank 1 Bank 2 Row 0
162074000: system.mem_ctrl.dram: Timing access to addr 0x14458, rank/bank/row 1 2 0
162074000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 162074000, now got 1 active
162074000: system.mem_ctrl.dram: Activate at tick 162087750
162074000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 162087750, now got 2 active
162074000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162101500
162120250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162151000: system.mem_ctrl.dram: Address: 0x14460 Rank 1 Bank 2 Row 0
162151000: system.mem_ctrl.dram: Timing access to addr 0x14460, rank/bank/row 1 2 0
162151000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162151000
162169750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162200000: system.mem_ctrl.dram: Address: 0x14460 Rank 1 Bank 2 Row 0
162200000: system.mem_ctrl.dram: Timing access to addr 0x14460, rank/bank/row 1 2 0
162200000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162200000
162218750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162249000: system.mem_ctrl.dram: Address: 0x14468 Rank 1 Bank 2 Row 0
162249000: system.mem_ctrl.dram: Timing access to addr 0x14468, rank/bank/row 1 2 0
162249000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162249000
162267750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162298000: system.mem_ctrl.dram: Address: 0x14468 Rank 1 Bank 2 Row 0
162298000: system.mem_ctrl.dram: Timing access to addr 0x14468, rank/bank/row 1 2 0
162298000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162298000
162316750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162347000: system.mem_ctrl.dram: Address: 0x94a70 Rank 1 Bank 2 Row 4
162347000: system.mem_ctrl.dram: Timing access to addr 0x94a70, rank/bank/row 1 2 4
162347000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 162347000, now got 1 active
162347000: system.mem_ctrl.dram: Activate at tick 162360750
162347000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 162360750, now got 2 active
162347000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162374500
162393250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162424000: system.mem_ctrl.dram: Address: 0x14468 Rank 1 Bank 2 Row 0
162424000: system.mem_ctrl.dram: Timing access to addr 0x14468, rank/bank/row 1 2 0
162424000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 162424000, now got 1 active
162424000: system.mem_ctrl.dram: Activate at tick 162437750
162424000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 162437750, now got 2 active
162424000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162451500
162470250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162501000: system.mem_ctrl.dram: Address: 0x14470 Rank 1 Bank 2 Row 0
162501000: system.mem_ctrl.dram: Timing access to addr 0x14470, rank/bank/row 1 2 0
162501000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162501000
162519750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162571000: system.mem_ctrl.dram: Address: 0x14470 Rank 1 Bank 2 Row 0
162571000: system.mem_ctrl.dram: Timing access to addr 0x14470, rank/bank/row 1 2 0
162571000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162571000
162589750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162641000: system.mem_ctrl.dram: Address: 0x14470 Rank 1 Bank 2 Row 0
162641000: system.mem_ctrl.dram: Timing access to addr 0x14470, rank/bank/row 1 2 0
162641000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162641000
162659750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162690000: system.mem_ctrl.dram: Address: 0x14478 Rank 1 Bank 2 Row 0
162690000: system.mem_ctrl.dram: Timing access to addr 0x14478, rank/bank/row 1 2 0
162690000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162690000
162708750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162739000: system.mem_ctrl.dram: Address: 0x14478 Rank 1 Bank 2 Row 0
162739000: system.mem_ctrl.dram: Timing access to addr 0x14478, rank/bank/row 1 2 0
162739000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162739000
162757750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162788000: system.mem_ctrl.dram: Address: 0x14478 Rank 1 Bank 2 Row 0
162788000: system.mem_ctrl.dram: Timing access to addr 0x14478, rank/bank/row 1 2 0
162788000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162788000
162806750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162837000: system.mem_ctrl.dram: Address: 0x14480 Rank 1 Bank 2 Row 0
162837000: system.mem_ctrl.dram: Timing access to addr 0x14480, rank/bank/row 1 2 0
162837000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162837000
162855750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162886000: system.mem_ctrl.dram: Address: 0x14488 Rank 1 Bank 2 Row 0
162886000: system.mem_ctrl.dram: Timing access to addr 0x14488, rank/bank/row 1 2 0
162886000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162886000
162904750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162935000: system.mem_ctrl.dram: Address: 0x14488 Rank 1 Bank 2 Row 0
162935000: system.mem_ctrl.dram: Timing access to addr 0x14488, rank/bank/row 1 2 0
162935000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162935000
162953750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162984000: system.mem_ctrl.dram: Address: 0x14490 Rank 1 Bank 2 Row 0
162984000: system.mem_ctrl.dram: Timing access to addr 0x14490, rank/bank/row 1 2 0
162984000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162984000
163002750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
163033000: system.mem_ctrl.dram: Address: 0x80c50 Rank 0 Bank 0 Row 4
163033000: system.mem_ctrl.dram: Timing access to addr 0x80c50, rank/bank/row 0 0 4
163033000: system.mem_ctrl.dram: Activate at tick 163033000
163033000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 163033000, now got 3 active
163033000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 163046750
163065500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
163096000: system.mem_ctrl.dram: Address: 0x14490 Rank 1 Bank 2 Row 0
163096000: system.mem_ctrl.dram: Timing access to addr 0x14490, rank/bank/row 1 2 0
163096000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 163096000
163114750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
163145000: system.mem_ctrl.dram: Address: 0x14498 Rank 1 Bank 2 Row 0
163145000: system.mem_ctrl.dram: Timing access to addr 0x14498, rank/bank/row 1 2 0
163145000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 163145000
163163750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
163194000: system.mem_ctrl.dram: Address: 0x80c48 Rank 0 Bank 0 Row 4
163215000: system.mem_ctrl.dram: Address: 0x14498 Rank 1 Bank 2 Row 0
163215000: system.mem_ctrl.dram: Timing access to addr 0x14498, rank/bank/row 1 2 0
163215000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 163215000
163233750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
163285000: system.mem_ctrl.dram: Address: 0x14498 Rank 1 Bank 2 Row 0
163285000: system.mem_ctrl.dram: Timing access to addr 0x14498, rank/bank/row 1 2 0
163285000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 163285000
163303750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
163334000: system.mem_ctrl.dram: Address: 0x144a0 Rank 1 Bank 2 Row 0
163334000: system.mem_ctrl.dram: Timing access to addr 0x144a0, rank/bank/row 1 2 0
163334000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 163334000
163334000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 163341500, now got 1 active
163334000: system.mem_ctrl.dram: Auto-precharged bank: 10
163352750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
163404000: system.mem_ctrl.dram: Address: 0x144a0 Rank 1 Bank 2 Row 0
163404000: system.mem_ctrl.dram: Timing access to addr 0x144a0, rank/bank/row 1 2 0
163404000: system.mem_ctrl.dram: Activate at tick 163404000
163404000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 163404000, now got 2 active
163404000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 163417750
163436500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
163467000: system.mem_ctrl.dram: Address: 0x144a8 Rank 1 Bank 2 Row 0
163467000: system.mem_ctrl.dram: Timing access to addr 0x144a8, rank/bank/row 1 2 0
163467000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 163467000
163485750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
163511250: 0: Refresh due
163511250: 0: Precharging all
163511250: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 163511250, now got 2 active
163511250: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 163511250, now got 1 active
163511250: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 163511250, now got 0 active
163511250: 1: Refresh due
163511250: 1: Precharging all
163511250: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 163511250, now got 1 active
163511250: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 163511250, now got 0 active
163537000: system.mem_ctrl.dram: Address: 0x144a8 Rank 1 Bank 2 Row 0
163785000: 0: Scheduling next request after refreshing rank 0
163785000: 1: Scheduling next request after refreshing rank 1
163785000: system.mem_ctrl.dram: Timing access to addr 0x144a8, rank/bank/row 1 2 0
163785000: system.mem_ctrl.dram: Activate at tick 163785000
163785000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 163785000, now got 1 active
163785000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 163798750
163817500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
163848000: system.mem_ctrl.dram: Address: 0x144a8 Rank 1 Bank 2 Row 0
163848000: system.mem_ctrl.dram: Timing access to addr 0x144a8, rank/bank/row 1 2 0
163848000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 163848000
163866750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
163897000: system.mem_ctrl.dram: Address: 0x144b0 Rank 1 Bank 2 Row 0
163897000: system.mem_ctrl.dram: Timing access to addr 0x144b0, rank/bank/row 1 2 0
163897000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 163897000
163915750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
163946000: system.mem_ctrl.dram: Address: 0x144b0 Rank 1 Bank 2 Row 0
163946000: system.mem_ctrl.dram: Timing access to addr 0x144b0, rank/bank/row 1 2 0
163946000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 163946000
163964750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
163995000: system.mem_ctrl.dram: Address: 0x80c60 Rank 0 Bank 0 Row 4
163995000: system.mem_ctrl.dram: Timing access to addr 0x80c60, rank/bank/row 0 0 4
163995000: system.mem_ctrl.dram: Activate at tick 163995000
163995000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 163995000, now got 1 active
163995000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164008750
164027500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
164058000: system.mem_ctrl.dram: Address: 0x144b8 Rank 1 Bank 2 Row 0
164058000: system.mem_ctrl.dram: Timing access to addr 0x144b8, rank/bank/row 1 2 0
164058000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164058000
164076750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
164128000: system.mem_ctrl.dram: Address: 0x144b8 Rank 1 Bank 2 Row 0
164128000: system.mem_ctrl.dram: Timing access to addr 0x144b8, rank/bank/row 1 2 0
164128000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164128000
164146750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
164198000: system.mem_ctrl.dram: Address: 0x144b8 Rank 1 Bank 2 Row 0
164198000: system.mem_ctrl.dram: Timing access to addr 0x144b8, rank/bank/row 1 2 0
164198000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164198000
164216750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
164247000: system.mem_ctrl.dram: Address: 0x144c0 Rank 1 Bank 2 Row 0
164247000: system.mem_ctrl.dram: Timing access to addr 0x144c0, rank/bank/row 1 2 0
164247000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164247000
164265750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
164317000: system.mem_ctrl.dram: Address: 0x144c0 Rank 1 Bank 2 Row 0
164317000: system.mem_ctrl.dram: Timing access to addr 0x144c0, rank/bank/row 1 2 0
164317000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164317000
164335750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
164366000: system.mem_ctrl.dram: Address: 0x144c8 Rank 1 Bank 2 Row 0
164366000: system.mem_ctrl.dram: Timing access to addr 0x144c8, rank/bank/row 1 2 0
164366000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164366000
164384750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
164436000: system.mem_ctrl.dram: Address: 0x144c8 Rank 1 Bank 2 Row 0
164436000: system.mem_ctrl.dram: Timing access to addr 0x144c8, rank/bank/row 1 2 0
164436000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164436000
164454750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
164485000: system.mem_ctrl.dram: Address: 0x144d0 Rank 1 Bank 2 Row 0
164485000: system.mem_ctrl.dram: Timing access to addr 0x144d0, rank/bank/row 1 2 0
164485000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164485000
164503750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
164534000: system.mem_ctrl.dram: Address: 0x144d0 Rank 1 Bank 2 Row 0
164534000: system.mem_ctrl.dram: Timing access to addr 0x144d0, rank/bank/row 1 2 0
164534000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164534000
164552750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
164583000: system.mem_ctrl.dram: Address: 0x144d0 Rank 1 Bank 2 Row 0
164583000: system.mem_ctrl.dram: Timing access to addr 0x144d0, rank/bank/row 1 2 0
164583000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164583000
164601750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
164632000: system.mem_ctrl.dram: Address: 0x144d8 Rank 1 Bank 2 Row 0
164632000: system.mem_ctrl.dram: Timing access to addr 0x144d8, rank/bank/row 1 2 0
164632000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164632000
164650750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
164681000: system.mem_ctrl.dram: Address: 0x80c70 Rank 0 Bank 0 Row 4
164681000: system.mem_ctrl.dram: Timing access to addr 0x80c70, rank/bank/row 0 0 4
164681000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164681000
164699750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
164730000: system.mem_ctrl.dram: Address: 0x144d8 Rank 1 Bank 2 Row 0
164730000: system.mem_ctrl.dram: Timing access to addr 0x144d8, rank/bank/row 1 2 0
164730000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164730000
164730000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 164737500, now got 0 active
164730000: system.mem_ctrl.dram: Auto-precharged bank: 10
164748750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
164800000: system.mem_ctrl.dram: Address: 0x144d8 Rank 1 Bank 2 Row 0
164800000: system.mem_ctrl.dram: Timing access to addr 0x144d8, rank/bank/row 1 2 0
164800000: system.mem_ctrl.dram: Activate at tick 164800000
164800000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 164800000, now got 1 active
164800000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164813750
164832500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
164863000: system.mem_ctrl.dram: Address: 0x144e0 Rank 1 Bank 2 Row 0
164863000: system.mem_ctrl.dram: Timing access to addr 0x144e0, rank/bank/row 1 2 0
164863000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164863000
164881750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
164933000: system.mem_ctrl.dram: Address: 0x144e0 Rank 1 Bank 2 Row 0
164933000: system.mem_ctrl.dram: Timing access to addr 0x144e0, rank/bank/row 1 2 0
164933000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164933000
164951750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
164982000: system.mem_ctrl.dram: Address: 0x144e8 Rank 1 Bank 2 Row 0
164982000: system.mem_ctrl.dram: Timing access to addr 0x144e8, rank/bank/row 1 2 0
164982000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164982000
165000750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
165052000: system.mem_ctrl.dram: Address: 0x144e8 Rank 1 Bank 2 Row 0
165052000: system.mem_ctrl.dram: Timing access to addr 0x144e8, rank/bank/row 1 2 0
165052000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165052000
165070750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
165101000: system.mem_ctrl.dram: Address: 0x144f0 Rank 1 Bank 2 Row 0
165101000: system.mem_ctrl.dram: Timing access to addr 0x144f0, rank/bank/row 1 2 0
165101000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165101000
165119750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
165171000: system.mem_ctrl.dram: Address: 0x144f0 Rank 1 Bank 2 Row 0
165171000: system.mem_ctrl.dram: Timing access to addr 0x144f0, rank/bank/row 1 2 0
165171000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165171000
165189750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
165220000: system.mem_ctrl.dram: Address: 0x144f0 Rank 1 Bank 2 Row 0
165220000: system.mem_ctrl.dram: Timing access to addr 0x144f0, rank/bank/row 1 2 0
165220000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165220000
165238750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
165269000: system.mem_ctrl.dram: Address: 0x144f8 Rank 1 Bank 2 Row 0
165269000: system.mem_ctrl.dram: Timing access to addr 0x144f8, rank/bank/row 1 2 0
165269000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165269000
165287750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
165318000: system.mem_ctrl.dram: Address: 0x144f8 Rank 1 Bank 2 Row 0
165318000: system.mem_ctrl.dram: Timing access to addr 0x144f8, rank/bank/row 1 2 0
165318000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165318000
165336750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
165367000: system.mem_ctrl.dram: Address: 0x14500 Rank 1 Bank 2 Row 0
165367000: system.mem_ctrl.dram: Timing access to addr 0x14500, rank/bank/row 1 2 0
165367000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165367000
165385750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
165416000: system.mem_ctrl.dram: Address: 0x14500 Rank 1 Bank 2 Row 0
165416000: system.mem_ctrl.dram: Timing access to addr 0x14500, rank/bank/row 1 2 0
165416000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165416000
165434750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
165465000: system.mem_ctrl.dram: Address: 0x14508 Rank 1 Bank 2 Row 0
165465000: system.mem_ctrl.dram: Timing access to addr 0x14508, rank/bank/row 1 2 0
165465000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165465000
165483750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
165514000: system.mem_ctrl.dram: Address: 0x94a78 Rank 1 Bank 2 Row 4
165514000: system.mem_ctrl.dram: Timing access to addr 0x94a78, rank/bank/row 1 2 4
165514000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 165514000, now got 0 active
165514000: system.mem_ctrl.dram: Activate at tick 165527750
165514000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 165527750, now got 1 active
165514000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165541500
165560250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
165591000: system.mem_ctrl.dram: Address: 0x14508 Rank 1 Bank 2 Row 0
165591000: system.mem_ctrl.dram: Timing access to addr 0x14508, rank/bank/row 1 2 0
165591000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 165591000, now got 0 active
165591000: system.mem_ctrl.dram: Activate at tick 165604750
165591000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 165604750, now got 1 active
165591000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165618500
165637250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
165668000: system.mem_ctrl.dram: Address: 0x14510 Rank 1 Bank 2 Row 0
165668000: system.mem_ctrl.dram: Timing access to addr 0x14510, rank/bank/row 1 2 0
165668000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165668000
165686750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
165717000: system.mem_ctrl.dram: Address: 0x94a80 Rank 1 Bank 2 Row 4
165717000: system.mem_ctrl.dram: Timing access to addr 0x94a80, rank/bank/row 1 2 4
165717000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 165717000, now got 0 active
165717000: system.mem_ctrl.dram: Activate at tick 165730750
165717000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 165730750, now got 1 active
165717000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165744500
165763250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
165794000: system.mem_ctrl.dram: Address: 0x14510 Rank 1 Bank 2 Row 0
165794000: system.mem_ctrl.dram: Timing access to addr 0x14510, rank/bank/row 1 2 0
165794000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 165794000, now got 0 active
165794000: system.mem_ctrl.dram: Activate at tick 165807750
165794000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 165807750, now got 1 active
165794000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165821500
165840250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
165871000: system.mem_ctrl.dram: Address: 0x94a88 Rank 1 Bank 2 Row 4
165871000: system.mem_ctrl.dram: Timing access to addr 0x94a88, rank/bank/row 1 2 4
165871000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 165871000, now got 0 active
165871000: system.mem_ctrl.dram: Activate at tick 165884750
165871000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 165884750, now got 1 active
165871000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165898500
165917250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
165948000: system.mem_ctrl.dram: Address: 0x14510 Rank 1 Bank 2 Row 0
165948000: system.mem_ctrl.dram: Timing access to addr 0x14510, rank/bank/row 1 2 0
165948000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 165948000, now got 0 active
165948000: system.mem_ctrl.dram: Activate at tick 165961750
165948000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 165961750, now got 1 active
165948000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165975500
165994250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
166025000: system.mem_ctrl.dram: Address: 0x14518 Rank 1 Bank 2 Row 0
166025000: system.mem_ctrl.dram: Timing access to addr 0x14518, rank/bank/row 1 2 0
166025000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166025000
166043750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
166074000: system.mem_ctrl.dram: Address: 0x94a90 Rank 1 Bank 2 Row 4
166074000: system.mem_ctrl.dram: Timing access to addr 0x94a90, rank/bank/row 1 2 4
166074000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 166074000, now got 0 active
166074000: system.mem_ctrl.dram: Activate at tick 166087750
166074000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 166087750, now got 1 active
166074000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166101500
166120250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
166151000: system.mem_ctrl.dram: Address: 0x14518 Rank 1 Bank 2 Row 0
166151000: system.mem_ctrl.dram: Timing access to addr 0x14518, rank/bank/row 1 2 0
166151000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 166151000, now got 0 active
166151000: system.mem_ctrl.dram: Activate at tick 166164750
166151000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 166164750, now got 1 active
166151000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166178500
166197250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
166228000: system.mem_ctrl.dram: Address: 0x94a98 Rank 1 Bank 2 Row 4
166228000: system.mem_ctrl.dram: Timing access to addr 0x94a98, rank/bank/row 1 2 4
166228000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 166228000, now got 0 active
166228000: system.mem_ctrl.dram: Activate at tick 166241750
166228000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 166241750, now got 1 active
166228000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166255500
166274250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
166305000: system.mem_ctrl.dram: Address: 0x14520 Rank 1 Bank 2 Row 0
166305000: system.mem_ctrl.dram: Timing access to addr 0x14520, rank/bank/row 1 2 0
166305000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 166305000, now got 0 active
166305000: system.mem_ctrl.dram: Activate at tick 166318750
166305000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 166318750, now got 1 active
166305000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166332500
166351250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
166382000: system.mem_ctrl.dram: Address: 0x94aa0 Rank 1 Bank 2 Row 4
166382000: system.mem_ctrl.dram: Timing access to addr 0x94aa0, rank/bank/row 1 2 4
166382000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 166382000, now got 0 active
166382000: system.mem_ctrl.dram: Activate at tick 166395750
166382000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 166395750, now got 1 active
166382000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166409500
166428250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
166459000: system.mem_ctrl.dram: Address: 0x14520 Rank 1 Bank 2 Row 0
166459000: system.mem_ctrl.dram: Timing access to addr 0x14520, rank/bank/row 1 2 0
166459000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 166459000, now got 0 active
166459000: system.mem_ctrl.dram: Activate at tick 166472750
166459000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 166472750, now got 1 active
166459000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166486500
166505250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
166536000: system.mem_ctrl.dram: Address: 0x14528 Rank 1 Bank 2 Row 0
166536000: system.mem_ctrl.dram: Timing access to addr 0x14528, rank/bank/row 1 2 0
166536000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166536000
166554750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
166585000: system.mem_ctrl.dram: Address: 0x14528 Rank 1 Bank 2 Row 0
166585000: system.mem_ctrl.dram: Timing access to addr 0x14528, rank/bank/row 1 2 0
166585000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166585000
166603750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
166634000: system.mem_ctrl.dram: Address: 0x94aa8 Rank 1 Bank 2 Row 4
166634000: system.mem_ctrl.dram: Timing access to addr 0x94aa8, rank/bank/row 1 2 4
166634000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 166634000, now got 0 active
166634000: system.mem_ctrl.dram: Activate at tick 166647750
166634000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 166647750, now got 1 active
166634000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166661500
166680250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
166711000: system.mem_ctrl.dram: Address: 0x10388 Rank 1 Bank 0 Row 0
166711000: system.mem_ctrl.dram: Timing access to addr 0x10388, rank/bank/row 1 0 0
166711000: system.mem_ctrl.dram: Activate at tick 166711000
166711000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 166711000, now got 2 active
166711000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166724750
166743500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
166774000: system.mem_ctrl.dram: Address: 0x10390 Rank 1 Bank 0 Row 0
166774000: system.mem_ctrl.dram: Timing access to addr 0x10390, rank/bank/row 1 0 0
166774000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166774000
166792750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
166823000: system.mem_ctrl.dram: Address: 0x92df8 Rank 1 Bank 1 Row 4
166823000: system.mem_ctrl.dram: Timing access to addr 0x92df8, rank/bank/row 1 1 4
166823000: system.mem_ctrl.dram: Activate at tick 166823000
166823000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 166823000, now got 3 active
166823000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166836750
166855500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
166886000: system.mem_ctrl.dram: Address: 0x10390 Rank 1 Bank 0 Row 0
166886000: system.mem_ctrl.dram: Timing access to addr 0x10390, rank/bank/row 1 0 0
166886000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166886000
166904750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
166935000: system.mem_ctrl.dram: Address: 0x10390 Rank 1 Bank 0 Row 0
166935000: system.mem_ctrl.dram: Timing access to addr 0x10390, rank/bank/row 1 0 0
166935000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166935000
166953750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
166984000: system.mem_ctrl.dram: Address: 0x10398 Rank 1 Bank 0 Row 0
166984000: system.mem_ctrl.dram: Timing access to addr 0x10398, rank/bank/row 1 0 0
166984000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166984000
167002750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167033000: system.mem_ctrl.dram: Address: 0x7fa00 Rank 1 Bank 7 Row 3
167033000: system.mem_ctrl.dram: Timing access to addr 0x7fa00, rank/bank/row 1 7 3
167033000: system.mem_ctrl.dram: Activate at tick 167033000
167033000: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 167033000, now got 4 active
167033000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167046750
167065500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167096000: system.mem_ctrl.dram: Address: 0x10398 Rank 1 Bank 0 Row 0
167096000: system.mem_ctrl.dram: Timing access to addr 0x10398, rank/bank/row 1 0 0
167096000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167096000
167114750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167145000: system.mem_ctrl.dram: Address: 0x10398 Rank 1 Bank 0 Row 0
167145000: system.mem_ctrl.dram: Timing access to addr 0x10398, rank/bank/row 1 0 0
167145000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167145000
167163750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167194000: system.mem_ctrl.dram: Address: 0x103a0 Rank 1 Bank 0 Row 0
167194000: system.mem_ctrl.dram: Timing access to addr 0x103a0, rank/bank/row 1 0 0
167194000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167194000
167212750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167243000: system.mem_ctrl.dram: Address: 0x103a0 Rank 1 Bank 0 Row 0
167243000: system.mem_ctrl.dram: Timing access to addr 0x103a0, rank/bank/row 1 0 0
167243000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167243000
167261750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167292000: system.mem_ctrl.dram: Address: 0x103a8 Rank 1 Bank 0 Row 0
167292000: system.mem_ctrl.dram: Timing access to addr 0x103a8, rank/bank/row 1 0 0
167292000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167292000
167310750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167341000: system.mem_ctrl.dram: Address: 0x94ab8 Rank 1 Bank 2 Row 4
167362000: system.mem_ctrl.dram: Address: 0x103a8 Rank 1 Bank 0 Row 0
167362000: system.mem_ctrl.dram: Timing access to addr 0x103a8, rank/bank/row 1 0 0
167362000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167362000
167380750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167411000: system.mem_ctrl.dram: Address: 0x103b0 Rank 1 Bank 0 Row 0
167411000: system.mem_ctrl.dram: Timing access to addr 0x103b0, rank/bank/row 1 0 0
167411000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167411000
167429750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167460000: system.mem_ctrl.dram: Address: 0x94dc8 Rank 1 Bank 2 Row 4
167460000: system.mem_ctrl.dram: Timing access to addr 0x94dc8, rank/bank/row 1 2 4
167460000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167460000
167478750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167509000: system.mem_ctrl.dram: Address: 0x103b0 Rank 1 Bank 0 Row 0
167509000: system.mem_ctrl.dram: Timing access to addr 0x103b0, rank/bank/row 1 0 0
167509000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167509000
167527750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167558000: system.mem_ctrl.dram: Address: 0x103b0 Rank 1 Bank 0 Row 0
167558000: system.mem_ctrl.dram: Timing access to addr 0x103b0, rank/bank/row 1 0 0
167558000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167558000
167576750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167607000: system.mem_ctrl.dram: Address: 0x10428 Rank 1 Bank 0 Row 0
167607000: system.mem_ctrl.dram: Timing access to addr 0x10428, rank/bank/row 1 0 0
167607000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167607000
167625750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167656000: system.mem_ctrl.dram: Address: 0x10428 Rank 1 Bank 0 Row 0
167656000: system.mem_ctrl.dram: Timing access to addr 0x10428, rank/bank/row 1 0 0
167656000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167656000
167656000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 167663500, now got 3 active
167656000: system.mem_ctrl.dram: Auto-precharged bank: 8
167674750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167705000: system.mem_ctrl.dram: Address: 0x10438 Rank 1 Bank 0 Row 0
167705000: system.mem_ctrl.dram: Timing access to addr 0x10438, rank/bank/row 1 0 0
167705000: system.mem_ctrl.dram: Activate at tick 167705000
167705000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 167705000, now got 4 active
167705000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167718750
167737500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167768000: system.mem_ctrl.dram: Address: 0x10440 Rank 1 Bank 0 Row 0
167768000: system.mem_ctrl.dram: Timing access to addr 0x10440, rank/bank/row 1 0 0
167768000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167768000
167786750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167817000: system.mem_ctrl.dram: Address: 0x92470 Rank 1 Bank 1 Row 4
167817000: system.mem_ctrl.dram: Timing access to addr 0x92470, rank/bank/row 1 1 4
167817000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167817000
167835750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167866000: system.mem_ctrl.dram: Address: 0x10440 Rank 1 Bank 0 Row 0
167866000: system.mem_ctrl.dram: Timing access to addr 0x10440, rank/bank/row 1 0 0
167866000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167866000
167884750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167915000: system.mem_ctrl.dram: Address: 0x10448 Rank 1 Bank 0 Row 0
167915000: system.mem_ctrl.dram: Timing access to addr 0x10448, rank/bank/row 1 0 0
167915000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167915000
167933750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167964000: system.mem_ctrl.dram: Address: 0x10448 Rank 1 Bank 0 Row 0
167964000: system.mem_ctrl.dram: Timing access to addr 0x10448, rank/bank/row 1 0 0
167964000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167964000
167982750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
168013000: system.mem_ctrl.dram: Address: 0x10448 Rank 1 Bank 0 Row 0
168013000: system.mem_ctrl.dram: Timing access to addr 0x10448, rank/bank/row 1 0 0
168013000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168013000
168031750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
168062000: system.mem_ctrl.dram: Address: 0x94ac0 Rank 1 Bank 2 Row 4
168062000: system.mem_ctrl.dram: Timing access to addr 0x94ac0, rank/bank/row 1 2 4
168062000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168062000
168080750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
168111000: system.mem_ctrl.dram: Address: 0x10450 Rank 1 Bank 0 Row 0
168111000: system.mem_ctrl.dram: Timing access to addr 0x10450, rank/bank/row 1 0 0
168111000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168111000
168129750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
168160000: system.mem_ctrl.dram: Address: 0x94ac8 Rank 1 Bank 2 Row 4
168160000: system.mem_ctrl.dram: Timing access to addr 0x94ac8, rank/bank/row 1 2 4
168160000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168160000
168178750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
168209000: system.mem_ctrl.dram: Address: 0x10450 Rank 1 Bank 0 Row 0
168209000: system.mem_ctrl.dram: Timing access to addr 0x10450, rank/bank/row 1 0 0
168209000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168209000
168227750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
168258000: system.mem_ctrl.dram: Address: 0x10458 Rank 1 Bank 0 Row 0
168258000: system.mem_ctrl.dram: Timing access to addr 0x10458, rank/bank/row 1 0 0
168258000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168258000
168276750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
168307000: system.mem_ctrl.dram: Address: 0x94ad0 Rank 1 Bank 2 Row 4
168307000: system.mem_ctrl.dram: Timing access to addr 0x94ad0, rank/bank/row 1 2 4
168307000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168307000
168325750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
168356000: system.mem_ctrl.dram: Address: 0x10458 Rank 1 Bank 0 Row 0
168356000: system.mem_ctrl.dram: Timing access to addr 0x10458, rank/bank/row 1 0 0
168356000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168356000
168374750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
168405000: system.mem_ctrl.dram: Address: 0x10460 Rank 1 Bank 0 Row 0
168405000: system.mem_ctrl.dram: Timing access to addr 0x10460, rank/bank/row 1 0 0
168405000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168405000
168423750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
168454000: system.mem_ctrl.dram: Address: 0x806e0 Rank 0 Bank 0 Row 4
168475000: system.mem_ctrl.dram: Address: 0x10460 Rank 1 Bank 0 Row 0
168475000: system.mem_ctrl.dram: Timing access to addr 0x10460, rank/bank/row 1 0 0
168475000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168475000
168493750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
168524000: system.mem_ctrl.dram: Address: 0x10468 Rank 1 Bank 0 Row 0
168524000: system.mem_ctrl.dram: Timing access to addr 0x10468, rank/bank/row 1 0 0
168524000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168524000
168542750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
168573000: system.mem_ctrl.dram: Address: 0x94ad8 Rank 1 Bank 2 Row 4
168573000: system.mem_ctrl.dram: Timing access to addr 0x94ad8, rank/bank/row 1 2 4
168573000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168573000
168591750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
168622000: system.mem_ctrl.dram: Address: 0x105f0 Rank 1 Bank 0 Row 0
168622000: system.mem_ctrl.dram: Timing access to addr 0x105f0, rank/bank/row 1 0 0
168622000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168622000
168640750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
168671000: system.mem_ctrl.dram: Address: 0x105f0 Rank 1 Bank 0 Row 0
168671000: system.mem_ctrl.dram: Timing access to addr 0x105f0, rank/bank/row 1 0 0
168671000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168671000
168689750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
168720000: system.mem_ctrl.dram: Address: 0x94ae0 Rank 1 Bank 2 Row 4
168720000: system.mem_ctrl.dram: Timing access to addr 0x94ae0, rank/bank/row 1 2 4
168720000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168720000
168738750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
168769000: system.mem_ctrl.dram: Address: 0x105f8 Rank 1 Bank 0 Row 0
168769000: system.mem_ctrl.dram: Timing access to addr 0x105f8, rank/bank/row 1 0 0
168769000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168769000
168769000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 168776500, now got 3 active
168769000: system.mem_ctrl.dram: Auto-precharged bank: 8
168787750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
168818000: system.mem_ctrl.dram: Address: 0xf960 Rank 0 Bank 7 Row 0
168818000: system.mem_ctrl.dram: Timing access to addr 0xf960, rank/bank/row 0 7 0
168818000: system.mem_ctrl.dram: Activate at tick 168818000
168818000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 168818000, now got 2 active
168818000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168831750
168850500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
168881000: system.mem_ctrl.dram: Address: 0x94ad8 Rank 1 Bank 2 Row 4
168902000: system.mem_ctrl.dram: Address: 0xf960 Rank 0 Bank 7 Row 0
168902000: system.mem_ctrl.dram: Timing access to addr 0xf960, rank/bank/row 0 7 0
168902000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168902000
168920750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
168951000: system.mem_ctrl.dram: Address: 0xf968 Rank 0 Bank 7 Row 0
168951000: system.mem_ctrl.dram: Timing access to addr 0xf968, rank/bank/row 0 7 0
168951000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168951000
168969750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169021000: system.mem_ctrl.dram: Address: 0xf968 Rank 0 Bank 7 Row 0
169021000: system.mem_ctrl.dram: Timing access to addr 0xf968, rank/bank/row 0 7 0
169021000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169021000
169039750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169070000: system.mem_ctrl.dram: Address: 0xf968 Rank 0 Bank 7 Row 0
169070000: system.mem_ctrl.dram: Timing access to addr 0xf968, rank/bank/row 0 7 0
169070000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169070000
169088750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169119000: system.mem_ctrl.dram: Address: 0xf970 Rank 0 Bank 7 Row 0
169119000: system.mem_ctrl.dram: Timing access to addr 0xf970, rank/bank/row 0 7 0
169119000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169119000
169137750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169189000: system.mem_ctrl.dram: Address: 0xf970 Rank 0 Bank 7 Row 0
169189000: system.mem_ctrl.dram: Timing access to addr 0xf970, rank/bank/row 0 7 0
169189000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169189000
169207750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169259000: system.mem_ctrl.dram: Address: 0xf970 Rank 0 Bank 7 Row 0
169259000: system.mem_ctrl.dram: Timing access to addr 0xf970, rank/bank/row 0 7 0
169259000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169259000
169277750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169308000: system.mem_ctrl.dram: Address: 0xf978 Rank 0 Bank 7 Row 0
169308000: system.mem_ctrl.dram: Timing access to addr 0xf978, rank/bank/row 0 7 0
169308000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169308000
169326750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169357000: system.mem_ctrl.dram: Address: 0xf978 Rank 0 Bank 7 Row 0
169357000: system.mem_ctrl.dram: Timing access to addr 0xf978, rank/bank/row 0 7 0
169357000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169357000
169375750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169406000: system.mem_ctrl.dram: Address: 0xf980 Rank 0 Bank 7 Row 0
169406000: system.mem_ctrl.dram: Timing access to addr 0xf980, rank/bank/row 0 7 0
169406000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169406000
169424750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169455000: system.mem_ctrl.dram: Address: 0x806f8 Rank 0 Bank 0 Row 4
169455000: system.mem_ctrl.dram: Timing access to addr 0x806f8, rank/bank/row 0 0 4
169455000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169455000
169473750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169504000: system.mem_ctrl.dram: Address: 0xf980 Rank 0 Bank 7 Row 0
169504000: system.mem_ctrl.dram: Timing access to addr 0xf980, rank/bank/row 0 7 0
169504000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169504000
169522750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169553000: system.mem_ctrl.dram: Address: 0xf980 Rank 0 Bank 7 Row 0
169553000: system.mem_ctrl.dram: Timing access to addr 0xf980, rank/bank/row 0 7 0
169553000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169553000
169571750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169602000: system.mem_ctrl.dram: Address: 0xf9b0 Rank 0 Bank 7 Row 0
169602000: system.mem_ctrl.dram: Timing access to addr 0xf9b0, rank/bank/row 0 7 0
169602000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169602000
169620750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169651000: system.mem_ctrl.dram: Address: 0xf9b0 Rank 0 Bank 7 Row 0
169651000: system.mem_ctrl.dram: Timing access to addr 0xf9b0, rank/bank/row 0 7 0
169651000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169651000
169669750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169700000: system.mem_ctrl.dram: Address: 0xf9b8 Rank 0 Bank 7 Row 0
169700000: system.mem_ctrl.dram: Timing access to addr 0xf9b8, rank/bank/row 0 7 0
169700000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169700000
169700000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 169707500, now got 1 active
169700000: system.mem_ctrl.dram: Auto-precharged bank: 7
169718750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169749000: system.mem_ctrl.dram: Address: 0xfa28 Rank 0 Bank 7 Row 0
169749000: system.mem_ctrl.dram: Timing access to addr 0xfa28, rank/bank/row 0 7 0
169749000: system.mem_ctrl.dram: Activate at tick 169749000
169749000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 169749000, now got 2 active
169749000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169762750
169781500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169812000: system.mem_ctrl.dram: Address: 0xfa30 Rank 0 Bank 7 Row 0
169812000: system.mem_ctrl.dram: Timing access to addr 0xfa30, rank/bank/row 0 7 0
169812000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169812000
169830750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169861000: system.mem_ctrl.dram: Address: 0x92478 Rank 1 Bank 1 Row 4
169861000: system.mem_ctrl.dram: Timing access to addr 0x92478, rank/bank/row 1 1 4
169861000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169861000
169879750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
169910000: system.mem_ctrl.dram: Address: 0xfa30 Rank 0 Bank 7 Row 0
169910000: system.mem_ctrl.dram: Timing access to addr 0xfa30, rank/bank/row 0 7 0
169910000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169910000
169928750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169959000: system.mem_ctrl.dram: Address: 0xf9c0 Rank 0 Bank 7 Row 0
169959000: system.mem_ctrl.dram: Timing access to addr 0xf9c0, rank/bank/row 0 7 0
169959000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169959000
169977750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170008000: system.mem_ctrl.dram: Address: 0xf9c0 Rank 0 Bank 7 Row 0
170008000: system.mem_ctrl.dram: Timing access to addr 0xf9c0, rank/bank/row 0 7 0
170008000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170008000
170026750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170057000: system.mem_ctrl.dram: Address: 0xf9c8 Rank 0 Bank 7 Row 0
170057000: system.mem_ctrl.dram: Timing access to addr 0xf9c8, rank/bank/row 0 7 0
170057000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170057000
170075750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170106000: system.mem_ctrl.dram: Address: 0xf9c8 Rank 0 Bank 7 Row 0
170106000: system.mem_ctrl.dram: Timing access to addr 0xf9c8, rank/bank/row 0 7 0
170106000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170106000
170124750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170155000: system.mem_ctrl.dram: Address: 0xf9d0 Rank 0 Bank 7 Row 0
170155000: system.mem_ctrl.dram: Timing access to addr 0xf9d0, rank/bank/row 0 7 0
170155000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170155000
170173750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170204000: system.mem_ctrl.dram: Address: 0xf9d0 Rank 0 Bank 7 Row 0
170204000: system.mem_ctrl.dram: Timing access to addr 0xf9d0, rank/bank/row 0 7 0
170204000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170204000
170222750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170253000: system.mem_ctrl.dram: Address: 0xf9d8 Rank 0 Bank 7 Row 0
170253000: system.mem_ctrl.dram: Timing access to addr 0xf9d8, rank/bank/row 0 7 0
170253000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170253000
170271750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170302000: system.mem_ctrl.dram: Address: 0xfa30 Rank 0 Bank 7 Row 0
170302000: system.mem_ctrl.dram: Timing access to addr 0xfa30, rank/bank/row 0 7 0
170302000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170302000
170320750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170351000: system.mem_ctrl.dram: Address: 0xfa38 Rank 0 Bank 7 Row 0
170351000: system.mem_ctrl.dram: Timing access to addr 0xfa38, rank/bank/row 0 7 0
170351000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170351000
170369750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170400000: system.mem_ctrl.dram: Address: 0x92480 Rank 1 Bank 1 Row 4
170400000: system.mem_ctrl.dram: Timing access to addr 0x92480, rank/bank/row 1 1 4
170400000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170400000
170418750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
170449000: system.mem_ctrl.dram: Address: 0xfa38 Rank 0 Bank 7 Row 0
170449000: system.mem_ctrl.dram: Timing access to addr 0xfa38, rank/bank/row 0 7 0
170449000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170449000
170467750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170498000: system.mem_ctrl.dram: Address: 0xfa38 Rank 0 Bank 7 Row 0
170498000: system.mem_ctrl.dram: Timing access to addr 0xfa38, rank/bank/row 0 7 0
170498000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170498000
170516750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170547000: system.mem_ctrl.dram: Address: 0xfa40 Rank 0 Bank 7 Row 0
170547000: system.mem_ctrl.dram: Timing access to addr 0xfa40, rank/bank/row 0 7 0
170547000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170547000
170565750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170617000: system.mem_ctrl.dram: Address: 0xfa40 Rank 0 Bank 7 Row 0
170617000: system.mem_ctrl.dram: Timing access to addr 0xfa40, rank/bank/row 0 7 0
170617000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170617000
170617000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 170624500, now got 1 active
170617000: system.mem_ctrl.dram: Auto-precharged bank: 7
170635750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170666000: system.mem_ctrl.dram: Address: 0xfa48 Rank 0 Bank 7 Row 0
170666000: system.mem_ctrl.dram: Timing access to addr 0xfa48, rank/bank/row 0 7 0
170666000: system.mem_ctrl.dram: Activate at tick 170666000
170666000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 170666000, now got 2 active
170666000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170679750
170698500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170729000: system.mem_ctrl.dram: Address: 0xf9e0 Rank 0 Bank 7 Row 0
170729000: system.mem_ctrl.dram: Timing access to addr 0xf9e0, rank/bank/row 0 7 0
170729000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170729000
170747750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170778000: system.mem_ctrl.dram: Address: 0xf9e8 Rank 0 Bank 7 Row 0
170778000: system.mem_ctrl.dram: Timing access to addr 0xf9e8, rank/bank/row 0 7 0
170778000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170778000
170796750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170827000: system.mem_ctrl.dram: Address: 0xf9e8 Rank 0 Bank 7 Row 0
170827000: system.mem_ctrl.dram: Timing access to addr 0xf9e8, rank/bank/row 0 7 0
170827000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170827000
170845750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170876000: system.mem_ctrl.dram: Address: 0xf9e8 Rank 0 Bank 7 Row 0
170876000: system.mem_ctrl.dram: Timing access to addr 0xf9e8, rank/bank/row 0 7 0
170876000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170876000
170894750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170925000: system.mem_ctrl.dram: Address: 0xf9f0 Rank 0 Bank 7 Row 0
170925000: system.mem_ctrl.dram: Timing access to addr 0xf9f0, rank/bank/row 0 7 0
170925000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170925000
170943750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170974000: system.mem_ctrl.dram: Address: 0xf9f0 Rank 0 Bank 7 Row 0
170974000: system.mem_ctrl.dram: Timing access to addr 0xf9f0, rank/bank/row 0 7 0
170974000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170974000
170992750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
171044000: system.mem_ctrl.dram: Address: 0xdd80 Rank 0 Bank 6 Row 0
171044000: system.mem_ctrl.dram: Timing access to addr 0xdd80, rank/bank/row 0 6 0
171044000: system.mem_ctrl.dram: Activate at tick 171044000
171044000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 171044000, now got 3 active
171044000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 171057750
171076500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
171128000: system.mem_ctrl.dram: Address: 0xdd80 Rank 0 Bank 6 Row 0
171128000: system.mem_ctrl.dram: Timing access to addr 0xdd80, rank/bank/row 0 6 0
171128000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 171128000
171146750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
171198000: system.mem_ctrl.dram: Address: 0xdd80 Rank 0 Bank 6 Row 0
171198000: system.mem_ctrl.dram: Timing access to addr 0xdd80, rank/bank/row 0 6 0
171198000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 171198000
171216750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
171268000: system.mem_ctrl.dram: Address: 0xdd80 Rank 0 Bank 6 Row 0
171268000: system.mem_ctrl.dram: Timing access to addr 0xdd80, rank/bank/row 0 6 0
171268000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 171268000
171286750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
171297500: 1: Refresh due
171297500: 1: Precharging all
171297500: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 171297500, now got 2 active
171297500: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 171297500, now got 1 active
171297500: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 171297500, now got 0 active
171297500: 0: Refresh due
171297500: 0: Precharging all
171297500: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 171297500, now got 2 active
171297500: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 171297500, now got 1 active
171297500: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 171297500, now got 0 active
171317000: system.mem_ctrl.dram: Address: 0xdd88 Rank 0 Bank 6 Row 0
171571250: 1: Scheduling next request after refreshing rank 1
171571250: 0: Scheduling next request after refreshing rank 0
171571250: system.mem_ctrl.dram: Timing access to addr 0xdd88, rank/bank/row 0 6 0
171571250: system.mem_ctrl.dram: Activate at tick 171571250
171571250: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 171571250, now got 1 active
171571250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 171585000
171603750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
171634000: system.mem_ctrl.dram: Address: 0xdd88 Rank 0 Bank 6 Row 0
171634000: system.mem_ctrl.dram: Timing access to addr 0xdd88, rank/bank/row 0 6 0
171634000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 171634000
171652750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
171704000: system.mem_ctrl.dram: Address: 0xdd88 Rank 0 Bank 6 Row 0
171704000: system.mem_ctrl.dram: Timing access to addr 0xdd88, rank/bank/row 0 6 0
171704000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 171704000
171722750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
171774000: system.mem_ctrl.dram: Address: 0xdd88 Rank 0 Bank 6 Row 0
171774000: system.mem_ctrl.dram: Timing access to addr 0xdd88, rank/bank/row 0 6 0
171774000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 171774000
171792750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
171844000: system.mem_ctrl.dram: Address: 0xdd88 Rank 0 Bank 6 Row 0
171844000: system.mem_ctrl.dram: Timing access to addr 0xdd88, rank/bank/row 0 6 0
171844000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 171844000
171862750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
171893000: system.mem_ctrl.dram: Address: 0xdd90 Rank 0 Bank 6 Row 0
171893000: system.mem_ctrl.dram: Timing access to addr 0xdd90, rank/bank/row 0 6 0
171893000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 171893000
171911750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
171942000: system.mem_ctrl.dram: Address: 0xdd90 Rank 0 Bank 6 Row 0
171942000: system.mem_ctrl.dram: Timing access to addr 0xdd90, rank/bank/row 0 6 0
171942000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 171942000
171960750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
171991000: system.mem_ctrl.dram: Address: 0xdd90 Rank 0 Bank 6 Row 0
171991000: system.mem_ctrl.dram: Timing access to addr 0xdd90, rank/bank/row 0 6 0
171991000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 171991000
172009750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
172040000: system.mem_ctrl.dram: Address: 0xdd98 Rank 0 Bank 6 Row 0
172040000: system.mem_ctrl.dram: Timing access to addr 0xdd98, rank/bank/row 0 6 0
172040000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172040000
172058750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
172089000: system.mem_ctrl.dram: Address: 0xdd98 Rank 0 Bank 6 Row 0
172089000: system.mem_ctrl.dram: Timing access to addr 0xdd98, rank/bank/row 0 6 0
172089000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172089000
172107750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
172138000: system.mem_ctrl.dram: Address: 0xdd98 Rank 0 Bank 6 Row 0
172138000: system.mem_ctrl.dram: Timing access to addr 0xdd98, rank/bank/row 0 6 0
172138000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172138000
172156750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
172187000: system.mem_ctrl.dram: Address: 0xdda0 Rank 0 Bank 6 Row 0
172187000: system.mem_ctrl.dram: Timing access to addr 0xdda0, rank/bank/row 0 6 0
172187000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172187000
172205750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
172257000: system.mem_ctrl.dram: Address: 0xdda8 Rank 0 Bank 6 Row 0
172257000: system.mem_ctrl.dram: Timing access to addr 0xdda8, rank/bank/row 0 6 0
172257000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172257000
172275750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
172326000: system.mem_ctrl.dram: Address: 0xdda8 Rank 0 Bank 6 Row 0
172326000: system.mem_ctrl.dram: Timing access to addr 0xdda8, rank/bank/row 0 6 0
172326000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172326000
172344750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
172375000: system.mem_ctrl.dram: Address: 0xdda8 Rank 0 Bank 6 Row 0
172375000: system.mem_ctrl.dram: Timing access to addr 0xdda8, rank/bank/row 0 6 0
172375000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172375000
172393750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
172424000: system.mem_ctrl.dram: Address: 0xddb0 Rank 0 Bank 6 Row 0
172424000: system.mem_ctrl.dram: Timing access to addr 0xddb0, rank/bank/row 0 6 0
172424000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172424000
172424000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 172431500, now got 0 active
172424000: system.mem_ctrl.dram: Auto-precharged bank: 6
172442750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
172473000: system.mem_ctrl.dram: Address: 0xddb0 Rank 0 Bank 6 Row 0
172473000: system.mem_ctrl.dram: Timing access to addr 0xddb0, rank/bank/row 0 6 0
172473000: system.mem_ctrl.dram: Activate at tick 172473000
172473000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 172473000, now got 1 active
172473000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172486750
172505500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
172536000: system.mem_ctrl.dram: Address: 0xddb0 Rank 0 Bank 6 Row 0
172536000: system.mem_ctrl.dram: Timing access to addr 0xddb0, rank/bank/row 0 6 0
172536000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172536000
172554750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
172585000: system.mem_ctrl.dram: Address: 0xddb8 Rank 0 Bank 6 Row 0
172585000: system.mem_ctrl.dram: Timing access to addr 0xddb8, rank/bank/row 0 6 0
172585000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172585000
172603750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
172634000: system.mem_ctrl.dram: Address: 0x94a80 Rank 1 Bank 2 Row 4
172634000: system.mem_ctrl.dram: Timing access to addr 0x94a80, rank/bank/row 1 2 4
172634000: system.mem_ctrl.dram: Activate at tick 172634000
172634000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 172634000, now got 1 active
172634000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172647750
172666500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
172697000: system.mem_ctrl.dram: Address: 0xddb8 Rank 0 Bank 6 Row 0
172697000: system.mem_ctrl.dram: Timing access to addr 0xddb8, rank/bank/row 0 6 0
172697000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172697000
172715750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
172746000: system.mem_ctrl.dram: Address: 0xddc0 Rank 0 Bank 6 Row 0
172746000: system.mem_ctrl.dram: Timing access to addr 0xddc0, rank/bank/row 0 6 0
172746000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172746000
172764750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
172816000: system.mem_ctrl.dram: Address: 0xddc0 Rank 0 Bank 6 Row 0
172816000: system.mem_ctrl.dram: Timing access to addr 0xddc0, rank/bank/row 0 6 0
172816000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172816000
172834750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
172865000: system.mem_ctrl.dram: Address: 0xddc0 Rank 0 Bank 6 Row 0
172865000: system.mem_ctrl.dram: Timing access to addr 0xddc0, rank/bank/row 0 6 0
172865000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172865000
172883750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
172914000: system.mem_ctrl.dram: Address: 0xddc8 Rank 0 Bank 6 Row 0
172914000: system.mem_ctrl.dram: Timing access to addr 0xddc8, rank/bank/row 0 6 0
172914000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172914000
172932750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
172963000: system.mem_ctrl.dram: Address: 0x94a80 Rank 1 Bank 2 Row 4
172963000: system.mem_ctrl.dram: Timing access to addr 0x94a80, rank/bank/row 1 2 4
172963000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172963000
172981750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
173012000: system.mem_ctrl.dram: Address: 0xddc8 Rank 0 Bank 6 Row 0
173012000: system.mem_ctrl.dram: Timing access to addr 0xddc8, rank/bank/row 0 6 0
173012000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173012000
173030750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
173061000: system.mem_ctrl.dram: Address: 0xddc8 Rank 0 Bank 6 Row 0
173061000: system.mem_ctrl.dram: Timing access to addr 0xddc8, rank/bank/row 0 6 0
173061000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173061000
173079750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
173110000: system.mem_ctrl.dram: Address: 0xddd0 Rank 0 Bank 6 Row 0
173110000: system.mem_ctrl.dram: Timing access to addr 0xddd0, rank/bank/row 0 6 0
173110000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173110000
173128750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
173159000: system.mem_ctrl.dram: Address: 0xddd0 Rank 0 Bank 6 Row 0
173159000: system.mem_ctrl.dram: Timing access to addr 0xddd0, rank/bank/row 0 6 0
173159000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173159000
173177750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
173208000: system.mem_ctrl.dram: Address: 0xddd0 Rank 0 Bank 6 Row 0
173208000: system.mem_ctrl.dram: Timing access to addr 0xddd0, rank/bank/row 0 6 0
173208000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173208000
173226750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
173257000: system.mem_ctrl.dram: Address: 0xddd8 Rank 0 Bank 6 Row 0
173257000: system.mem_ctrl.dram: Timing access to addr 0xddd8, rank/bank/row 0 6 0
173257000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173257000
173275750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
173306000: system.mem_ctrl.dram: Address: 0x924c0 Rank 1 Bank 1 Row 4
173306000: system.mem_ctrl.dram: Timing access to addr 0x924c0, rank/bank/row 1 1 4
173306000: system.mem_ctrl.dram: Activate at tick 173306000
173306000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 173306000, now got 2 active
173306000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173319750
173338500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
173369000: system.mem_ctrl.dram: Address: 0xddd8 Rank 0 Bank 6 Row 0
173369000: system.mem_ctrl.dram: Timing access to addr 0xddd8, rank/bank/row 0 6 0
173369000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173369000
173387750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
173418000: system.mem_ctrl.dram: Address: 0xddd8 Rank 0 Bank 6 Row 0
173418000: system.mem_ctrl.dram: Timing access to addr 0xddd8, rank/bank/row 0 6 0
173418000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173418000
173418000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 173425500, now got 0 active
173418000: system.mem_ctrl.dram: Auto-precharged bank: 6
173436750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
173467000: system.mem_ctrl.dram: Address: 0xde10 Rank 0 Bank 6 Row 0
173467000: system.mem_ctrl.dram: Timing access to addr 0xde10, rank/bank/row 0 6 0
173467000: system.mem_ctrl.dram: Activate at tick 173467000
173467000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 173467000, now got 1 active
173467000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173480750
173499500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
173530000: system.mem_ctrl.dram: Address: 0xde18 Rank 0 Bank 6 Row 0
173530000: system.mem_ctrl.dram: Timing access to addr 0xde18, rank/bank/row 0 6 0
173530000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173530000
173548750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
173579000: system.mem_ctrl.dram: Address: 0x94a80 Rank 1 Bank 2 Row 4
173579000: system.mem_ctrl.dram: Timing access to addr 0x94a80, rank/bank/row 1 2 4
173579000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173579000
173597750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
173628000: system.mem_ctrl.dram: Address: 0xde18 Rank 0 Bank 6 Row 0
173628000: system.mem_ctrl.dram: Timing access to addr 0xde18, rank/bank/row 0 6 0
173628000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173628000
173646750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
173677000: system.mem_ctrl.dram: Address: 0xde20 Rank 0 Bank 6 Row 0
173677000: system.mem_ctrl.dram: Timing access to addr 0xde20, rank/bank/row 0 6 0
173677000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173677000
173695750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
173726000: system.mem_ctrl.dram: Address: 0x94a80 Rank 1 Bank 2 Row 4
173726000: system.mem_ctrl.dram: Timing access to addr 0x94a80, rank/bank/row 1 2 4
173726000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173726000
173744750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
173775000: system.mem_ctrl.dram: Address: 0xde20 Rank 0 Bank 6 Row 0
173775000: system.mem_ctrl.dram: Timing access to addr 0xde20, rank/bank/row 0 6 0
173775000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173775000
173793750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
173824000: system.mem_ctrl.dram: Address: 0xde28 Rank 0 Bank 6 Row 0
173824000: system.mem_ctrl.dram: Timing access to addr 0xde28, rank/bank/row 0 6 0
173824000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173824000
173842750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
173873000: system.mem_ctrl.dram: Address: 0xde28 Rank 0 Bank 6 Row 0
173873000: system.mem_ctrl.dram: Timing access to addr 0xde28, rank/bank/row 0 6 0
173873000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173873000
173891750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
173922000: system.mem_ctrl.dram: Address: 0xde28 Rank 0 Bank 6 Row 0
173922000: system.mem_ctrl.dram: Timing access to addr 0xde28, rank/bank/row 0 6 0
173922000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173922000
173940750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
173971000: system.mem_ctrl.dram: Address: 0xde28 Rank 0 Bank 6 Row 0
173971000: system.mem_ctrl.dram: Timing access to addr 0xde28, rank/bank/row 0 6 0
173971000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173971000
173989750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
174020000: system.mem_ctrl.dram: Address: 0xde30 Rank 0 Bank 6 Row 0
174020000: system.mem_ctrl.dram: Timing access to addr 0xde30, rank/bank/row 0 6 0
174020000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174020000
174038750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
174069000: system.mem_ctrl.dram: Address: 0xde30 Rank 0 Bank 6 Row 0
174069000: system.mem_ctrl.dram: Timing access to addr 0xde30, rank/bank/row 0 6 0
174069000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174069000
174087750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
174118000: system.mem_ctrl.dram: Address: 0xde38 Rank 0 Bank 6 Row 0
174118000: system.mem_ctrl.dram: Timing access to addr 0xde38, rank/bank/row 0 6 0
174118000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174118000
174136750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
174167000: system.mem_ctrl.dram: Address: 0x92560 Rank 1 Bank 1 Row 4
174167000: system.mem_ctrl.dram: Timing access to addr 0x92560, rank/bank/row 1 1 4
174167000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174167000
174185750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
174216000: system.mem_ctrl.dram: Address: 0xde38 Rank 0 Bank 6 Row 0
174216000: system.mem_ctrl.dram: Timing access to addr 0xde38, rank/bank/row 0 6 0
174216000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174216000
174234750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
174265000: system.mem_ctrl.dram: Address: 0xde38 Rank 0 Bank 6 Row 0
174265000: system.mem_ctrl.dram: Timing access to addr 0xde38, rank/bank/row 0 6 0
174265000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174265000
174283750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
174314000: system.mem_ctrl.dram: Address: 0xdea0 Rank 0 Bank 6 Row 0
174314000: system.mem_ctrl.dram: Timing access to addr 0xdea0, rank/bank/row 0 6 0
174314000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174314000
174332750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
174363000: system.mem_ctrl.dram: Address: 0xdea8 Rank 0 Bank 6 Row 0
174363000: system.mem_ctrl.dram: Timing access to addr 0xdea8, rank/bank/row 0 6 0
174363000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174363000
174363000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 174370500, now got 0 active
174363000: system.mem_ctrl.dram: Auto-precharged bank: 6
174381750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
174412000: system.mem_ctrl.dram: Address: 0x94a80 Rank 1 Bank 2 Row 4
174412000: system.mem_ctrl.dram: Timing access to addr 0x94a80, rank/bank/row 1 2 4
174412000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174412000
174430750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
174461000: system.mem_ctrl.dram: Address: 0xdea8 Rank 0 Bank 6 Row 0
174461000: system.mem_ctrl.dram: Timing access to addr 0xdea8, rank/bank/row 0 6 0
174461000: system.mem_ctrl.dram: Activate at tick 174461000
174461000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 174461000, now got 1 active
174461000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174474750
174493500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
174524000: system.mem_ctrl.dram: Address: 0x94a80 Rank 1 Bank 2 Row 4
174524000: system.mem_ctrl.dram: Timing access to addr 0x94a80, rank/bank/row 1 2 4
174524000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174524000
174542750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
174573000: system.mem_ctrl.dram: Address: 0xdea8 Rank 0 Bank 6 Row 0
174573000: system.mem_ctrl.dram: Timing access to addr 0xdea8, rank/bank/row 0 6 0
174573000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174573000
174591750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
174622000: system.mem_ctrl.dram: Address: 0xdeb0 Rank 0 Bank 6 Row 0
174622000: system.mem_ctrl.dram: Timing access to addr 0xdeb0, rank/bank/row 0 6 0
174622000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174622000
174640750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
174671000: system.mem_ctrl.dram: Address: 0xdeb0 Rank 0 Bank 6 Row 0
174671000: system.mem_ctrl.dram: Timing access to addr 0xdeb0, rank/bank/row 0 6 0
174671000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174671000
174689750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
174720000: system.mem_ctrl.dram: Address: 0xdeb8 Rank 0 Bank 6 Row 0
174720000: system.mem_ctrl.dram: Timing access to addr 0xdeb8, rank/bank/row 0 6 0
174720000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174720000
174738750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
174769000: system.mem_ctrl.dram: Address: 0xdeb8 Rank 0 Bank 6 Row 0
174769000: system.mem_ctrl.dram: Timing access to addr 0xdeb8, rank/bank/row 0 6 0
174769000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174769000
174787750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
174818000: system.mem_ctrl.dram: Address: 0xdeb8 Rank 0 Bank 6 Row 0
174818000: system.mem_ctrl.dram: Timing access to addr 0xdeb8, rank/bank/row 0 6 0
174818000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174818000
174836750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
174867000: system.mem_ctrl.dram: Address: 0xdec0 Rank 0 Bank 6 Row 0
174867000: system.mem_ctrl.dram: Timing access to addr 0xdec0, rank/bank/row 0 6 0
174867000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174867000
174885750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
174937000: system.mem_ctrl.dram: Address: 0xdec0 Rank 0 Bank 6 Row 0
174937000: system.mem_ctrl.dram: Timing access to addr 0xdec0, rank/bank/row 0 6 0
174937000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174937000
174955750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175007000: system.mem_ctrl.dram: Address: 0xdec0 Rank 0 Bank 6 Row 0
175007000: system.mem_ctrl.dram: Timing access to addr 0xdec0, rank/bank/row 0 6 0
175007000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175007000
175025750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175056000: system.mem_ctrl.dram: Address: 0xdec8 Rank 0 Bank 6 Row 0
175056000: system.mem_ctrl.dram: Timing access to addr 0xdec8, rank/bank/row 0 6 0
175056000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175056000
175074750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175126000: system.mem_ctrl.dram: Address: 0xdec8 Rank 0 Bank 6 Row 0
175126000: system.mem_ctrl.dram: Timing access to addr 0xdec8, rank/bank/row 0 6 0
175126000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175126000
175144750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175175000: system.mem_ctrl.dram: Address: 0xdf10 Rank 0 Bank 6 Row 0
175175000: system.mem_ctrl.dram: Timing access to addr 0xdf10, rank/bank/row 0 6 0
175175000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175175000
175193750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175224000: system.mem_ctrl.dram: Address: 0xdf18 Rank 0 Bank 6 Row 0
175224000: system.mem_ctrl.dram: Timing access to addr 0xdf18, rank/bank/row 0 6 0
175224000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175224000
175242750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175273000: system.mem_ctrl.dram: Address: 0x92530 Rank 1 Bank 1 Row 4
175273000: system.mem_ctrl.dram: Timing access to addr 0x92530, rank/bank/row 1 1 4
175273000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175273000
175291750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
175322000: system.mem_ctrl.dram: Address: 0xdf18 Rank 0 Bank 6 Row 0
175322000: system.mem_ctrl.dram: Timing access to addr 0xdf18, rank/bank/row 0 6 0
175322000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175322000
175340750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175371000: system.mem_ctrl.dram: Address: 0xdf20 Rank 0 Bank 6 Row 0
175371000: system.mem_ctrl.dram: Timing access to addr 0xdf20, rank/bank/row 0 6 0
175371000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175371000
175371000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 175378500, now got 0 active
175371000: system.mem_ctrl.dram: Auto-precharged bank: 6
175389750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175420000: system.mem_ctrl.dram: Address: 0xe098 Rank 0 Bank 7 Row 0
175420000: system.mem_ctrl.dram: Timing access to addr 0xe098, rank/bank/row 0 7 0
175420000: system.mem_ctrl.dram: Activate at tick 175420000
175420000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 175420000, now got 1 active
175420000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175433750
175452500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175483000: system.mem_ctrl.dram: Address: 0xe0a0 Rank 0 Bank 7 Row 0
175483000: system.mem_ctrl.dram: Timing access to addr 0xe0a0, rank/bank/row 0 7 0
175483000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175483000
175501750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175532000: system.mem_ctrl.dram: Address: 0x94a80 Rank 1 Bank 2 Row 4
175532000: system.mem_ctrl.dram: Timing access to addr 0x94a80, rank/bank/row 1 2 4
175532000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175532000
175550750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
175581000: system.mem_ctrl.dram: Address: 0xe0a0 Rank 0 Bank 7 Row 0
175581000: system.mem_ctrl.dram: Timing access to addr 0xe0a0, rank/bank/row 0 7 0
175581000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175581000
175599750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175630000: system.mem_ctrl.dram: Address: 0xe0c8 Rank 0 Bank 7 Row 0
175630000: system.mem_ctrl.dram: Timing access to addr 0xe0c8, rank/bank/row 0 7 0
175630000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175630000
175648750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175679000: system.mem_ctrl.dram: Address: 0xe0d0 Rank 0 Bank 7 Row 0
175679000: system.mem_ctrl.dram: Timing access to addr 0xe0d0, rank/bank/row 0 7 0
175679000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175679000
175697750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175728000: system.mem_ctrl.dram: Address: 0xe0d0 Rank 0 Bank 7 Row 0
175728000: system.mem_ctrl.dram: Timing access to addr 0xe0d0, rank/bank/row 0 7 0
175728000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175728000
175746750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175777000: system.mem_ctrl.dram: Address: 0xe0d0 Rank 0 Bank 7 Row 0
175777000: system.mem_ctrl.dram: Timing access to addr 0xe0d0, rank/bank/row 0 7 0
175777000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175777000
175795750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175826000: system.mem_ctrl.dram: Address: 0xe0d8 Rank 0 Bank 7 Row 0
175826000: system.mem_ctrl.dram: Timing access to addr 0xe0d8, rank/bank/row 0 7 0
175826000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175826000
175844750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175875000: system.mem_ctrl.dram: Address: 0xe0d8 Rank 0 Bank 7 Row 0
175875000: system.mem_ctrl.dram: Timing access to addr 0xe0d8, rank/bank/row 0 7 0
175875000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175875000
175893750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175924000: system.mem_ctrl.dram: Address: 0xe0d8 Rank 0 Bank 7 Row 0
175924000: system.mem_ctrl.dram: Timing access to addr 0xe0d8, rank/bank/row 0 7 0
175924000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175924000
175942750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175973000: system.mem_ctrl.dram: Address: 0xe0e0 Rank 0 Bank 7 Row 0
175973000: system.mem_ctrl.dram: Timing access to addr 0xe0e0, rank/bank/row 0 7 0
175973000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175973000
175991750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176022000: system.mem_ctrl.dram: Address: 0xe0e0 Rank 0 Bank 7 Row 0
176022000: system.mem_ctrl.dram: Timing access to addr 0xe0e0, rank/bank/row 0 7 0
176022000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176022000
176040750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176071000: system.mem_ctrl.dram: Address: 0xe0e0 Rank 0 Bank 7 Row 0
176071000: system.mem_ctrl.dram: Timing access to addr 0xe0e0, rank/bank/row 0 7 0
176071000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176071000
176089750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176120000: system.mem_ctrl.dram: Address: 0xe0e8 Rank 0 Bank 7 Row 0
176120000: system.mem_ctrl.dram: Timing access to addr 0xe0e8, rank/bank/row 0 7 0
176120000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176120000
176138750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176169000: system.mem_ctrl.dram: Address: 0xe0e8 Rank 0 Bank 7 Row 0
176169000: system.mem_ctrl.dram: Timing access to addr 0xe0e8, rank/bank/row 0 7 0
176169000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176169000
176187750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176218000: system.mem_ctrl.dram: Address: 0xe0e8 Rank 0 Bank 7 Row 0
176218000: system.mem_ctrl.dram: Timing access to addr 0xe0e8, rank/bank/row 0 7 0
176218000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176218000
176218000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 176225500, now got 0 active
176218000: system.mem_ctrl.dram: Auto-precharged bank: 7
176236750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176267000: system.mem_ctrl.dram: Address: 0xe0e8 Rank 0 Bank 7 Row 0
176267000: system.mem_ctrl.dram: Timing access to addr 0xe0e8, rank/bank/row 0 7 0
176267000: system.mem_ctrl.dram: Activate at tick 176267000
176267000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 176267000, now got 1 active
176267000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176280750
176299500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176330000: system.mem_ctrl.dram: Address: 0xe0f0 Rank 0 Bank 7 Row 0
176330000: system.mem_ctrl.dram: Timing access to addr 0xe0f0, rank/bank/row 0 7 0
176330000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176330000
176348750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176379000: system.mem_ctrl.dram: Address: 0x92d18 Rank 1 Bank 1 Row 4
176379000: system.mem_ctrl.dram: Timing access to addr 0x92d18, rank/bank/row 1 1 4
176379000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176379000
176397750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
176428000: system.mem_ctrl.dram: Address: 0xe0f0 Rank 0 Bank 7 Row 0
176428000: system.mem_ctrl.dram: Timing access to addr 0xe0f0, rank/bank/row 0 7 0
176428000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176428000
176446750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176477000: system.mem_ctrl.dram: Address: 0xe0f8 Rank 0 Bank 7 Row 0
176477000: system.mem_ctrl.dram: Timing access to addr 0xe0f8, rank/bank/row 0 7 0
176477000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176477000
176495750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176526000: system.mem_ctrl.dram: Address: 0xe0f8 Rank 0 Bank 7 Row 0
176526000: system.mem_ctrl.dram: Timing access to addr 0xe0f8, rank/bank/row 0 7 0
176526000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176526000
176544750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176575000: system.mem_ctrl.dram: Address: 0xe100 Rank 0 Bank 7 Row 0
176575000: system.mem_ctrl.dram: Timing access to addr 0xe100, rank/bank/row 0 7 0
176575000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176575000
176593750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176624000: system.mem_ctrl.dram: Address: 0xe100 Rank 0 Bank 7 Row 0
176624000: system.mem_ctrl.dram: Timing access to addr 0xe100, rank/bank/row 0 7 0
176624000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176624000
176642750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176673000: system.mem_ctrl.dram: Address: 0xe100 Rank 0 Bank 7 Row 0
176673000: system.mem_ctrl.dram: Timing access to addr 0xe100, rank/bank/row 0 7 0
176673000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176673000
176691750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176722000: system.mem_ctrl.dram: Address: 0xe108 Rank 0 Bank 7 Row 0
176722000: system.mem_ctrl.dram: Timing access to addr 0xe108, rank/bank/row 0 7 0
176722000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176722000
176740750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176771000: system.mem_ctrl.dram: Address: 0xe108 Rank 0 Bank 7 Row 0
176771000: system.mem_ctrl.dram: Timing access to addr 0xe108, rank/bank/row 0 7 0
176771000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176771000
176789750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176820000: system.mem_ctrl.dram: Address: 0xe108 Rank 0 Bank 7 Row 0
176820000: system.mem_ctrl.dram: Timing access to addr 0xe108, rank/bank/row 0 7 0
176820000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176820000
176838750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176869000: system.mem_ctrl.dram: Address: 0xe108 Rank 0 Bank 7 Row 0
176869000: system.mem_ctrl.dram: Timing access to addr 0xe108, rank/bank/row 0 7 0
176869000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176869000
176887750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176918000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
176918000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
176918000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176918000
176936750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176967000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
176967000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
176967000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176967000
176985750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
177016000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
177016000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
177016000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177016000
177034750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
177065000: system.mem_ctrl.dram: Address: 0xe118 Rank 0 Bank 7 Row 0
177065000: system.mem_ctrl.dram: Timing access to addr 0xe118, rank/bank/row 0 7 0
177065000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177065000
177065000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 177072500, now got 0 active
177065000: system.mem_ctrl.dram: Auto-precharged bank: 7
177083750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
177114000: system.mem_ctrl.dram: Address: 0xe118 Rank 0 Bank 7 Row 0
177114000: system.mem_ctrl.dram: Timing access to addr 0xe118, rank/bank/row 0 7 0
177114000: system.mem_ctrl.dram: Activate at tick 177114000
177114000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 177114000, now got 1 active
177114000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177127750
177146500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
177177000: system.mem_ctrl.dram: Address: 0xe120 Rank 0 Bank 7 Row 0
177177000: system.mem_ctrl.dram: Timing access to addr 0xe120, rank/bank/row 0 7 0
177177000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177177000
177195750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
177226000: system.mem_ctrl.dram: Address: 0xe120 Rank 0 Bank 7 Row 0
177226000: system.mem_ctrl.dram: Timing access to addr 0xe120, rank/bank/row 0 7 0
177226000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177226000
177244750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
177275000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
177275000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
177275000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177275000
177293750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
177324000: system.mem_ctrl.dram: Address: 0x92d1c Rank 1 Bank 1 Row 4
177324000: system.mem_ctrl.dram: Timing access to addr 0x92d1c, rank/bank/row 1 1 4
177324000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177324000
177342750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
177373000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
177373000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
177373000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177373000
177391750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
177422000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
177422000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
177422000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177422000
177440750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
177471000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
177471000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
177471000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177471000
177489750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
177520000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
177520000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
177520000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177520000
177538750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
177569000: system.mem_ctrl.dram: Address: 0xe118 Rank 0 Bank 7 Row 0
177569000: system.mem_ctrl.dram: Timing access to addr 0xe118, rank/bank/row 0 7 0
177569000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177569000
177587750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
177618000: system.mem_ctrl.dram: Address: 0xe118 Rank 0 Bank 7 Row 0
177618000: system.mem_ctrl.dram: Timing access to addr 0xe118, rank/bank/row 0 7 0
177618000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177618000
177636750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
177667000: system.mem_ctrl.dram: Address: 0xe120 Rank 0 Bank 7 Row 0
177667000: system.mem_ctrl.dram: Timing access to addr 0xe120, rank/bank/row 0 7 0
177667000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177667000
177685750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
177716000: system.mem_ctrl.dram: Address: 0xe120 Rank 0 Bank 7 Row 0
177716000: system.mem_ctrl.dram: Timing access to addr 0xe120, rank/bank/row 0 7 0
177716000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177716000
177734750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
177765000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
177765000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
177765000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177765000
177783750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
177814000: system.mem_ctrl.dram: Address: 0x92d20 Rank 1 Bank 1 Row 4
177814000: system.mem_ctrl.dram: Timing access to addr 0x92d20, rank/bank/row 1 1 4
177814000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177814000
177832750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
177863000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
177863000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
177863000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177863000
177881750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
177912000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
177912000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
177912000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177912000
177930750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
177961000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
177961000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
177961000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177961000
177961000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 177968500, now got 0 active
177961000: system.mem_ctrl.dram: Auto-precharged bank: 7
177979750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
178010000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
178010000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
178010000: system.mem_ctrl.dram: Activate at tick 178010000
178010000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 178010000, now got 1 active
178010000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178023750
178042500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
178073000: system.mem_ctrl.dram: Address: 0xe118 Rank 0 Bank 7 Row 0
178073000: system.mem_ctrl.dram: Timing access to addr 0xe118, rank/bank/row 0 7 0
178073000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178073000
178091750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
178122000: system.mem_ctrl.dram: Address: 0xe118 Rank 0 Bank 7 Row 0
178122000: system.mem_ctrl.dram: Timing access to addr 0xe118, rank/bank/row 0 7 0
178122000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178122000
178140750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
178171000: system.mem_ctrl.dram: Address: 0xe120 Rank 0 Bank 7 Row 0
178171000: system.mem_ctrl.dram: Timing access to addr 0xe120, rank/bank/row 0 7 0
178171000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178171000
178189750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
178220000: system.mem_ctrl.dram: Address: 0xe120 Rank 0 Bank 7 Row 0
178220000: system.mem_ctrl.dram: Timing access to addr 0xe120, rank/bank/row 0 7 0
178220000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178220000
178238750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
178269000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
178269000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
178269000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178269000
178287750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
178318000: system.mem_ctrl.dram: Address: 0x92d24 Rank 1 Bank 1 Row 4
178318000: system.mem_ctrl.dram: Timing access to addr 0x92d24, rank/bank/row 1 1 4
178318000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178318000
178336750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
178367000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
178367000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
178367000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178367000
178385750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
178416000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
178416000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
178416000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178416000
178434750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
178465000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
178465000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
178465000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178465000
178483750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
178514000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
178514000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
178514000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178514000
178532750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
178563000: system.mem_ctrl.dram: Address: 0xe118 Rank 0 Bank 7 Row 0
178563000: system.mem_ctrl.dram: Timing access to addr 0xe118, rank/bank/row 0 7 0
178563000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178563000
178581750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
178612000: system.mem_ctrl.dram: Address: 0xe210 Rank 0 Bank 7 Row 0
178612000: system.mem_ctrl.dram: Timing access to addr 0xe210, rank/bank/row 0 7 0
178612000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178612000
178630750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
178661000: system.mem_ctrl.dram: Address: 0xe218 Rank 0 Bank 7 Row 0
178661000: system.mem_ctrl.dram: Timing access to addr 0xe218, rank/bank/row 0 7 0
178661000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178661000
178679750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
178730000: system.mem_ctrl.dram: Address: 0xe218 Rank 0 Bank 7 Row 0
178730000: system.mem_ctrl.dram: Timing access to addr 0xe218, rank/bank/row 0 7 0
178730000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178730000
178748750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
178799000: system.mem_ctrl.dram: Address: 0xe218 Rank 0 Bank 7 Row 0
178799000: system.mem_ctrl.dram: Timing access to addr 0xe218, rank/bank/row 0 7 0
178799000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178799000
178817750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
178848000: system.mem_ctrl.dram: Address: 0xe220 Rank 0 Bank 7 Row 0
178848000: system.mem_ctrl.dram: Timing access to addr 0xe220, rank/bank/row 0 7 0
178848000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178848000
178848000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 178855500, now got 0 active
178848000: system.mem_ctrl.dram: Auto-precharged bank: 7
178866750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
178897000: system.mem_ctrl.dram: Address: 0xe220 Rank 0 Bank 7 Row 0
178897000: system.mem_ctrl.dram: Timing access to addr 0xe220, rank/bank/row 0 7 0
178897000: system.mem_ctrl.dram: Activate at tick 178897000
178897000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 178897000, now got 1 active
178897000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178910750
178929500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
178960000: system.mem_ctrl.dram: Address: 0xe220 Rank 0 Bank 7 Row 0
178960000: system.mem_ctrl.dram: Timing access to addr 0xe220, rank/bank/row 0 7 0
178960000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178960000
178978750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
179009000: system.mem_ctrl.dram: Address: 0xe228 Rank 0 Bank 7 Row 0
179009000: system.mem_ctrl.dram: Timing access to addr 0xe228, rank/bank/row 0 7 0
179009000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 179009000
179027750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
179058000: system.mem_ctrl.dram: Address: 0x94a40 Rank 1 Bank 2 Row 4
179058000: system.mem_ctrl.dram: Timing access to addr 0x94a40, rank/bank/row 1 2 4
179058000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 179058000
179076750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
179083750: 0: Refresh due
179083750: 0: Precharging all
179083750: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 179083750, now got 0 active
179083750: 1: Refresh due
179083750: 1: Precharging all
179083750: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 179083750, now got 1 active
179083750: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 179083750, now got 0 active
179107000: system.mem_ctrl.dram: Address: 0xe228 Rank 0 Bank 7 Row 0
179357500: 0: Scheduling next request after refreshing rank 0
179357500: system.mem_ctrl.dram: Timing access to addr 0xe228, rank/bank/row 0 7 0
179357500: system.mem_ctrl.dram: Activate at tick 179357500
179357500: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 179357500, now got 1 active
179357500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 179371250
179357500: 1: Scheduling next request after refreshing rank 1
179390000: system.mem_ctrl.dram: number of read entries for rank 0 is 0
179420000: system.mem_ctrl.dram: Address: 0xe2f8 Rank 0 Bank 7 Row 0
179420000: system.mem_ctrl.dram: Timing access to addr 0xe2f8, rank/bank/row 0 7 0
179420000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 179420000
179438750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
179469000: system.mem_ctrl.dram: Address: 0x94a80 Rank 1 Bank 2 Row 4
179469000: system.mem_ctrl.dram: Timing access to addr 0x94a80, rank/bank/row 1 2 4
179469000: system.mem_ctrl.dram: Activate at tick 179469000
179469000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 179469000, now got 1 active
179469000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 179482750
179501500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
179532000: system.mem_ctrl.dram: Address: 0xe2f8 Rank 0 Bank 7 Row 0
179532000: system.mem_ctrl.dram: Timing access to addr 0xe2f8, rank/bank/row 0 7 0
179532000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 179532000
179550750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
179581000: system.mem_ctrl.dram: Address: 0xe300 Rank 0 Bank 7 Row 0
179581000: system.mem_ctrl.dram: Timing access to addr 0xe300, rank/bank/row 0 7 0
179581000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 179581000
179599750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
179630000: system.mem_ctrl.dram: Address: 0x94a80 Rank 1 Bank 2 Row 4
179630000: system.mem_ctrl.dram: Timing access to addr 0x94a80, rank/bank/row 1 2 4
179630000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 179630000
179648750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
179679000: system.mem_ctrl.dram: Address: 0xe300 Rank 0 Bank 7 Row 0
179679000: system.mem_ctrl.dram: Timing access to addr 0xe300, rank/bank/row 0 7 0
179679000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 179679000
179697750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
179728000: system.mem_ctrl.dram: Address: 0xe308 Rank 0 Bank 7 Row 0
179728000: system.mem_ctrl.dram: Timing access to addr 0xe308, rank/bank/row 0 7 0
179728000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 179728000
179746750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
179777000: system.mem_ctrl.dram: Address: 0x94a80 Rank 1 Bank 2 Row 4
179777000: system.mem_ctrl.dram: Timing access to addr 0x94a80, rank/bank/row 1 2 4
179777000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 179777000
179795750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
179847000: system.mem_ctrl.dram: Address: 0xe308 Rank 0 Bank 7 Row 0
179847000: system.mem_ctrl.dram: Timing access to addr 0xe308, rank/bank/row 0 7 0
179847000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 179847000
179865750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
179896000: system.mem_ctrl.dram: Address: 0x94a78 Rank 1 Bank 2 Row 4
179896000: system.mem_ctrl.dram: Timing access to addr 0x94a78, rank/bank/row 1 2 4
179896000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 179896000
179914750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
179945000: system.mem_ctrl.dram: Address: 0xe308 Rank 0 Bank 7 Row 0
179945000: system.mem_ctrl.dram: Timing access to addr 0xe308, rank/bank/row 0 7 0
179945000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 179945000
179963750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
179994000: system.mem_ctrl.dram: Address: 0xe310 Rank 0 Bank 7 Row 0
179994000: system.mem_ctrl.dram: Timing access to addr 0xe310, rank/bank/row 0 7 0
179994000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 179994000
180012750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180043000: system.mem_ctrl.dram: Address: 0xe310 Rank 0 Bank 7 Row 0
180043000: system.mem_ctrl.dram: Timing access to addr 0xe310, rank/bank/row 0 7 0
180043000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180043000
180061750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180092000: system.mem_ctrl.dram: Address: 0xe318 Rank 0 Bank 7 Row 0
180092000: system.mem_ctrl.dram: Timing access to addr 0xe318, rank/bank/row 0 7 0
180092000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180092000
180110750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180141000: system.mem_ctrl.dram: Address: 0x94a80 Rank 1 Bank 2 Row 4
180141000: system.mem_ctrl.dram: Timing access to addr 0x94a80, rank/bank/row 1 2 4
180141000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180141000
180159750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
180190000: system.mem_ctrl.dram: Address: 0xe318 Rank 0 Bank 7 Row 0
180190000: system.mem_ctrl.dram: Timing access to addr 0xe318, rank/bank/row 0 7 0
180190000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180190000
180208750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180239000: system.mem_ctrl.dram: Address: 0xe318 Rank 0 Bank 7 Row 0
180239000: system.mem_ctrl.dram: Timing access to addr 0xe318, rank/bank/row 0 7 0
180239000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180239000
180257750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180288000: system.mem_ctrl.dram: Address: 0xe320 Rank 0 Bank 7 Row 0
180288000: system.mem_ctrl.dram: Timing access to addr 0xe320, rank/bank/row 0 7 0
180288000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180288000
180306750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180358000: system.mem_ctrl.dram: Address: 0xe320 Rank 0 Bank 7 Row 0
180358000: system.mem_ctrl.dram: Timing access to addr 0xe320, rank/bank/row 0 7 0
180358000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180358000
180376750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180407000: system.mem_ctrl.dram: Address: 0xe328 Rank 0 Bank 7 Row 0
180407000: system.mem_ctrl.dram: Timing access to addr 0xe328, rank/bank/row 0 7 0
180407000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180407000
180407000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 180414500, now got 0 active
180407000: system.mem_ctrl.dram: Auto-precharged bank: 7
180425750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180477000: system.mem_ctrl.dram: Address: 0xe328 Rank 0 Bank 7 Row 0
180477000: system.mem_ctrl.dram: Timing access to addr 0xe328, rank/bank/row 0 7 0
180477000: system.mem_ctrl.dram: Activate at tick 180477000
180477000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 180477000, now got 1 active
180477000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180490750
180509500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180540000: system.mem_ctrl.dram: Address: 0xe330 Rank 0 Bank 7 Row 0
180540000: system.mem_ctrl.dram: Timing access to addr 0xe330, rank/bank/row 0 7 0
180540000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180540000
180558750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180610000: system.mem_ctrl.dram: Address: 0xe330 Rank 0 Bank 7 Row 0
180610000: system.mem_ctrl.dram: Timing access to addr 0xe330, rank/bank/row 0 7 0
180610000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180610000
180628750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180659000: system.mem_ctrl.dram: Address: 0xe338 Rank 0 Bank 7 Row 0
180659000: system.mem_ctrl.dram: Timing access to addr 0xe338, rank/bank/row 0 7 0
180659000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180659000
180677750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180708000: system.mem_ctrl.dram: Address: 0xde70 Rank 0 Bank 6 Row 0
180708000: system.mem_ctrl.dram: Timing access to addr 0xde70, rank/bank/row 0 6 0
180708000: system.mem_ctrl.dram: Activate at tick 180708000
180708000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 180708000, now got 2 active
180708000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180721750
180740500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180771000: system.mem_ctrl.dram: Address: 0xde78 Rank 0 Bank 6 Row 0
180771000: system.mem_ctrl.dram: Timing access to addr 0xde78, rank/bank/row 0 6 0
180771000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180771000
180789750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180820000: system.mem_ctrl.dram: Address: 0xde78 Rank 0 Bank 6 Row 0
180820000: system.mem_ctrl.dram: Timing access to addr 0xde78, rank/bank/row 0 6 0
180820000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180820000
180838750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180869000: system.mem_ctrl.dram: Address: 0x94a88 Rank 1 Bank 2 Row 4
180869000: system.mem_ctrl.dram: Timing access to addr 0x94a88, rank/bank/row 1 2 4
180869000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180869000
180887750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
180918000: system.mem_ctrl.dram: Address: 0xde78 Rank 0 Bank 6 Row 0
180918000: system.mem_ctrl.dram: Timing access to addr 0xde78, rank/bank/row 0 6 0
180918000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180918000
180936750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180967000: system.mem_ctrl.dram: Address: 0x94a90 Rank 1 Bank 2 Row 4
180967000: system.mem_ctrl.dram: Timing access to addr 0x94a90, rank/bank/row 1 2 4
180967000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180967000
180985750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
181016000: system.mem_ctrl.dram: Address: 0xde78 Rank 0 Bank 6 Row 0
181016000: system.mem_ctrl.dram: Timing access to addr 0xde78, rank/bank/row 0 6 0
181016000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181016000
181034750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181065000: system.mem_ctrl.dram: Address: 0x94a98 Rank 1 Bank 2 Row 4
181065000: system.mem_ctrl.dram: Timing access to addr 0x94a98, rank/bank/row 1 2 4
181065000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181065000
181083750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
181114000: system.mem_ctrl.dram: Address: 0xde78 Rank 0 Bank 6 Row 0
181114000: system.mem_ctrl.dram: Timing access to addr 0xde78, rank/bank/row 0 6 0
181114000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181114000
181132750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181163000: system.mem_ctrl.dram: Address: 0x94aa0 Rank 1 Bank 2 Row 4
181163000: system.mem_ctrl.dram: Timing access to addr 0x94aa0, rank/bank/row 1 2 4
181163000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181163000
181181750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
181212000: system.mem_ctrl.dram: Address: 0xde78 Rank 0 Bank 6 Row 0
181212000: system.mem_ctrl.dram: Timing access to addr 0xde78, rank/bank/row 0 6 0
181212000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181212000
181230750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181261000: system.mem_ctrl.dram: Address: 0xde80 Rank 0 Bank 6 Row 0
181261000: system.mem_ctrl.dram: Timing access to addr 0xde80, rank/bank/row 0 6 0
181261000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181261000
181279750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181310000: system.mem_ctrl.dram: Address: 0x94aa8 Rank 1 Bank 2 Row 4
181310000: system.mem_ctrl.dram: Timing access to addr 0x94aa8, rank/bank/row 1 2 4
181310000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181310000
181328750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
181359000: system.mem_ctrl.dram: Address: 0xde80 Rank 0 Bank 6 Row 0
181359000: system.mem_ctrl.dram: Timing access to addr 0xde80, rank/bank/row 0 6 0
181359000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181359000
181377750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181408000: system.mem_ctrl.dram: Address: 0x94ab0 Rank 1 Bank 2 Row 4
181408000: system.mem_ctrl.dram: Timing access to addr 0x94ab0, rank/bank/row 1 2 4
181408000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181408000
181426750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
181457000: system.mem_ctrl.dram: Address: 0xde80 Rank 0 Bank 6 Row 0
181457000: system.mem_ctrl.dram: Timing access to addr 0xde80, rank/bank/row 0 6 0
181457000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181457000
181475750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181526000: system.mem_ctrl.dram: Address: 0xf9f8 Rank 0 Bank 7 Row 0
181526000: system.mem_ctrl.dram: Timing access to addr 0xf9f8, rank/bank/row 0 7 0
181526000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181526000
181544750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181575000: system.mem_ctrl.dram: Address: 0xf9f8 Rank 0 Bank 7 Row 0
181575000: system.mem_ctrl.dram: Timing access to addr 0xf9f8, rank/bank/row 0 7 0
181575000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181575000
181593750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181624000: system.mem_ctrl.dram: Address: 0xf9f8 Rank 0 Bank 7 Row 0
181624000: system.mem_ctrl.dram: Timing access to addr 0xf9f8, rank/bank/row 0 7 0
181624000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181624000
181642750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181673000: system.mem_ctrl.dram: Address: 0xfa00 Rank 0 Bank 7 Row 0
181673000: system.mem_ctrl.dram: Timing access to addr 0xfa00, rank/bank/row 0 7 0
181673000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181673000
181691750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181722000: system.mem_ctrl.dram: Address: 0xfa00 Rank 0 Bank 7 Row 0
181722000: system.mem_ctrl.dram: Timing access to addr 0xfa00, rank/bank/row 0 7 0
181722000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181722000
181740750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181771000: system.mem_ctrl.dram: Address: 0xfa08 Rank 0 Bank 7 Row 0
181771000: system.mem_ctrl.dram: Timing access to addr 0xfa08, rank/bank/row 0 7 0
181771000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181771000
181789750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181820000: system.mem_ctrl.dram: Address: 0xfa48 Rank 0 Bank 7 Row 0
181820000: system.mem_ctrl.dram: Timing access to addr 0xfa48, rank/bank/row 0 7 0
181820000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181820000
181838750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181890000: system.mem_ctrl.dram: Address: 0xfa48 Rank 0 Bank 7 Row 0
181890000: system.mem_ctrl.dram: Timing access to addr 0xfa48, rank/bank/row 0 7 0
181890000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181890000
181908750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181939000: system.mem_ctrl.dram: Address: 0xfa50 Rank 0 Bank 7 Row 0
181939000: system.mem_ctrl.dram: Timing access to addr 0xfa50, rank/bank/row 0 7 0
181939000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181939000
181957750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181988000: system.mem_ctrl.dram: Address: 0xfa10 Rank 0 Bank 7 Row 0
181988000: system.mem_ctrl.dram: Timing access to addr 0xfa10, rank/bank/row 0 7 0
181988000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181988000
182006750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
182037000: system.mem_ctrl.dram: Address: 0xfa10 Rank 0 Bank 7 Row 0
182037000: system.mem_ctrl.dram: Timing access to addr 0xfa10, rank/bank/row 0 7 0
182037000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182037000
182055750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
182086000: system.mem_ctrl.dram: Address: 0xfa18 Rank 0 Bank 7 Row 0
182086000: system.mem_ctrl.dram: Timing access to addr 0xfa18, rank/bank/row 0 7 0
182086000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182086000
182086000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 182093500, now got 1 active
182086000: system.mem_ctrl.dram: Auto-precharged bank: 7
182104750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
182135000: system.mem_ctrl.dram: Address: 0x94ac8 Rank 1 Bank 2 Row 4
182135000: system.mem_ctrl.dram: Timing access to addr 0x94ac8, rank/bank/row 1 2 4
182135000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182135000
182153750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
182184000: system.mem_ctrl.dram: Address: 0xfa18 Rank 0 Bank 7 Row 0
182184000: system.mem_ctrl.dram: Timing access to addr 0xfa18, rank/bank/row 0 7 0
182184000: system.mem_ctrl.dram: Activate at tick 182184000
182184000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 182184000, now got 2 active
182184000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182197750
182216500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
182247000: system.mem_ctrl.dram: Address: 0x94ad0 Rank 1 Bank 2 Row 4
182247000: system.mem_ctrl.dram: Timing access to addr 0x94ad0, rank/bank/row 1 2 4
182247000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182247000
182265750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
182296000: system.mem_ctrl.dram: Address: 0xfa18 Rank 0 Bank 7 Row 0
182296000: system.mem_ctrl.dram: Timing access to addr 0xfa18, rank/bank/row 0 7 0
182296000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182296000
182314750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
182345000: system.mem_ctrl.dram: Address: 0xfa20 Rank 0 Bank 7 Row 0
182345000: system.mem_ctrl.dram: Timing access to addr 0xfa20, rank/bank/row 0 7 0
182345000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182345000
182363750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
182414000: system.mem_ctrl.dram: Address: 0xfa20 Rank 0 Bank 7 Row 0
182414000: system.mem_ctrl.dram: Timing access to addr 0xfa20, rank/bank/row 0 7 0
182414000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182414000
182432750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
182463000: system.mem_ctrl.dram: Address: 0xfa28 Rank 0 Bank 7 Row 0
182463000: system.mem_ctrl.dram: Timing access to addr 0xfa28, rank/bank/row 0 7 0
182463000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182463000
182481750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
182512000: system.mem_ctrl.dram: Address: 0x94ae0 Rank 1 Bank 2 Row 4
182512000: system.mem_ctrl.dram: Timing access to addr 0x94ae0, rank/bank/row 1 2 4
182512000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182512000
182530750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
182561000: system.mem_ctrl.dram: Address: 0xfa28 Rank 0 Bank 7 Row 0
182561000: system.mem_ctrl.dram: Timing access to addr 0xfa28, rank/bank/row 0 7 0
182561000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182561000
182579750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
182610000: system.mem_ctrl.dram: Address: 0xfa28 Rank 0 Bank 7 Row 0
182610000: system.mem_ctrl.dram: Timing access to addr 0xfa28, rank/bank/row 0 7 0
182610000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182610000
182628750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
182659000: system.mem_ctrl.dram: Address: 0x94ae8 Rank 1 Bank 2 Row 4
182659000: system.mem_ctrl.dram: Timing access to addr 0x94ae8, rank/bank/row 1 2 4
182659000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182659000
182677750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
182708000: system.mem_ctrl.dram: Address: 0x32d28 Rank 1 Bank 1 Row 1
182708000: system.mem_ctrl.dram: Timing access to addr 0x32d28, rank/bank/row 1 1 1
182708000: system.mem_ctrl.dram: Activate at tick 182708000
182708000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 182708000, now got 2 active
182708000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182721750
182740500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
182771000: system.mem_ctrl.dram: Address: 0x32d30 Rank 1 Bank 1 Row 1
182771000: system.mem_ctrl.dram: Timing access to addr 0x32d30, rank/bank/row 1 1 1
182771000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182771000
182789750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
182820000: system.mem_ctrl.dram: Address: 0x32d30 Rank 1 Bank 1 Row 1
182820000: system.mem_ctrl.dram: Timing access to addr 0x32d30, rank/bank/row 1 1 1
182820000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182820000
182838750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
182869000: system.mem_ctrl.dram: Address: 0x7fa50 Rank 1 Bank 7 Row 3
182890000: system.mem_ctrl.dram: Address: 0x32d38 Rank 1 Bank 1 Row 1
182890000: system.mem_ctrl.dram: Timing access to addr 0x32d38, rank/bank/row 1 1 1
182890000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182890000
182908750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
182939000: system.mem_ctrl.dram: Address: 0x32d38 Rank 1 Bank 1 Row 1
182939000: system.mem_ctrl.dram: Timing access to addr 0x32d38, rank/bank/row 1 1 1
182939000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182939000
182957750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
182988000: system.mem_ctrl.dram: Address: 0x32d40 Rank 1 Bank 1 Row 1
182988000: system.mem_ctrl.dram: Timing access to addr 0x32d40, rank/bank/row 1 1 1
182988000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182988000
183006750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
183037000: system.mem_ctrl.dram: Address: 0x32d40 Rank 1 Bank 1 Row 1
183037000: system.mem_ctrl.dram: Timing access to addr 0x32d40, rank/bank/row 1 1 1
183037000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183037000
183055750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
183086000: system.mem_ctrl.dram: Address: 0x7fa38 Rank 1 Bank 7 Row 3
183086000: system.mem_ctrl.dram: Timing access to addr 0x7fa38, rank/bank/row 1 7 3
183086000: system.mem_ctrl.dram: Activate at tick 183086000
183086000: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 183086000, now got 3 active
183086000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183099750
183118500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
183149000: system.mem_ctrl.dram: Address: 0x32d48 Rank 1 Bank 1 Row 1
183149000: system.mem_ctrl.dram: Timing access to addr 0x32d48, rank/bank/row 1 1 1
183149000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183149000
183167750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
183198000: system.mem_ctrl.dram: Address: 0x32d50 Rank 1 Bank 1 Row 1
183198000: system.mem_ctrl.dram: Timing access to addr 0x32d50, rank/bank/row 1 1 1
183198000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183198000
183216750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
183247000: system.mem_ctrl.dram: Address: 0x32d50 Rank 1 Bank 1 Row 1
183247000: system.mem_ctrl.dram: Timing access to addr 0x32d50, rank/bank/row 1 1 1
183247000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183247000
183265750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
183296000: system.mem_ctrl.dram: Address: 0x32d58 Rank 1 Bank 1 Row 1
183296000: system.mem_ctrl.dram: Timing access to addr 0x32d58, rank/bank/row 1 1 1
183296000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183296000
183314750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
183345000: system.mem_ctrl.dram: Address: 0x32d58 Rank 1 Bank 1 Row 1
183345000: system.mem_ctrl.dram: Timing access to addr 0x32d58, rank/bank/row 1 1 1
183345000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183345000
183363750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
183394000: system.mem_ctrl.dram: Address: 0x32d58 Rank 1 Bank 1 Row 1
183394000: system.mem_ctrl.dram: Timing access to addr 0x32d58, rank/bank/row 1 1 1
183394000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183394000
183412750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
183443000: system.mem_ctrl.dram: Address: 0x32d60 Rank 1 Bank 1 Row 1
183443000: system.mem_ctrl.dram: Timing access to addr 0x32d60, rank/bank/row 1 1 1
183443000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183443000
183461750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
183492000: system.mem_ctrl.dram: Address: 0x32d60 Rank 1 Bank 1 Row 1
183492000: system.mem_ctrl.dram: Timing access to addr 0x32d60, rank/bank/row 1 1 1
183492000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183492000
183510750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
183541000: system.mem_ctrl.dram: Address: 0x32d68 Rank 1 Bank 1 Row 1
183541000: system.mem_ctrl.dram: Timing access to addr 0x32d68, rank/bank/row 1 1 1
183541000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183541000
183541000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 183548500, now got 2 active
183541000: system.mem_ctrl.dram: Auto-precharged bank: 9
183559750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
183590000: system.mem_ctrl.dram: Address: 0x32d68 Rank 1 Bank 1 Row 1
183590000: system.mem_ctrl.dram: Timing access to addr 0x32d68, rank/bank/row 1 1 1
183590000: system.mem_ctrl.dram: Activate at tick 183590000
183590000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 183590000, now got 3 active
183590000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183603750
183622500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
183674000: system.mem_ctrl.dram: Address: 0xf960 Rank 0 Bank 7 Row 0
183674000: system.mem_ctrl.dram: Timing access to addr 0xf960, rank/bank/row 0 7 0
183674000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183674000
183692750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
183744000: system.mem_ctrl.dram: Address: 0xf960 Rank 0 Bank 7 Row 0
183744000: system.mem_ctrl.dram: Timing access to addr 0xf960, rank/bank/row 0 7 0
183744000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183744000
183762750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
183793000: system.mem_ctrl.dram: Address: 0xf968 Rank 0 Bank 7 Row 0
183793000: system.mem_ctrl.dram: Timing access to addr 0xf968, rank/bank/row 0 7 0
183793000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183793000
183811750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
183863000: system.mem_ctrl.dram: Address: 0xf968 Rank 0 Bank 7 Row 0
183863000: system.mem_ctrl.dram: Timing access to addr 0xf968, rank/bank/row 0 7 0
183863000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183863000
183881750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
183912000: system.mem_ctrl.dram: Address: 0xf968 Rank 0 Bank 7 Row 0
183912000: system.mem_ctrl.dram: Timing access to addr 0xf968, rank/bank/row 0 7 0
183912000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183912000
183930750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
183961000: system.mem_ctrl.dram: Address: 0xf970 Rank 0 Bank 7 Row 0
183961000: system.mem_ctrl.dram: Timing access to addr 0xf970, rank/bank/row 0 7 0
183961000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183961000
183979750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184031000: system.mem_ctrl.dram: Address: 0xf970 Rank 0 Bank 7 Row 0
184031000: system.mem_ctrl.dram: Timing access to addr 0xf970, rank/bank/row 0 7 0
184031000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184031000
184049750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184101000: system.mem_ctrl.dram: Address: 0xf970 Rank 0 Bank 7 Row 0
184101000: system.mem_ctrl.dram: Timing access to addr 0xf970, rank/bank/row 0 7 0
184101000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184101000
184119750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184150000: system.mem_ctrl.dram: Address: 0xf978 Rank 0 Bank 7 Row 0
184150000: system.mem_ctrl.dram: Timing access to addr 0xf978, rank/bank/row 0 7 0
184150000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184150000
184150000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 184157500, now got 1 active
184150000: system.mem_ctrl.dram: Auto-precharged bank: 7
184168750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184199000: system.mem_ctrl.dram: Address: 0xf978 Rank 0 Bank 7 Row 0
184199000: system.mem_ctrl.dram: Timing access to addr 0xf978, rank/bank/row 0 7 0
184199000: system.mem_ctrl.dram: Activate at tick 184199000
184199000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 184199000, now got 2 active
184199000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184212750
184231500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184262000: system.mem_ctrl.dram: Address: 0xf980 Rank 0 Bank 7 Row 0
184262000: system.mem_ctrl.dram: Timing access to addr 0xf980, rank/bank/row 0 7 0
184262000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184262000
184280750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184311000: system.mem_ctrl.dram: Address: 0x806f8 Rank 0 Bank 0 Row 4
184311000: system.mem_ctrl.dram: Timing access to addr 0x806f8, rank/bank/row 0 0 4
184311000: system.mem_ctrl.dram: Activate at tick 184311000
184311000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 184311000, now got 3 active
184311000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184324750
184343500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184374000: system.mem_ctrl.dram: Address: 0xf980 Rank 0 Bank 7 Row 0
184374000: system.mem_ctrl.dram: Timing access to addr 0xf980, rank/bank/row 0 7 0
184374000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184374000
184392750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184423000: system.mem_ctrl.dram: Address: 0xf980 Rank 0 Bank 7 Row 0
184423000: system.mem_ctrl.dram: Timing access to addr 0xf980, rank/bank/row 0 7 0
184423000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184423000
184441750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184472000: system.mem_ctrl.dram: Address: 0xf9b0 Rank 0 Bank 7 Row 0
184472000: system.mem_ctrl.dram: Timing access to addr 0xf9b0, rank/bank/row 0 7 0
184472000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184472000
184490750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184521000: system.mem_ctrl.dram: Address: 0xf9b0 Rank 0 Bank 7 Row 0
184521000: system.mem_ctrl.dram: Timing access to addr 0xf9b0, rank/bank/row 0 7 0
184521000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184521000
184539750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184570000: system.mem_ctrl.dram: Address: 0xf9b8 Rank 0 Bank 7 Row 0
184570000: system.mem_ctrl.dram: Timing access to addr 0xf9b8, rank/bank/row 0 7 0
184570000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184570000
184588750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184619000: system.mem_ctrl.dram: Address: 0xfa28 Rank 0 Bank 7 Row 0
184619000: system.mem_ctrl.dram: Timing access to addr 0xfa28, rank/bank/row 0 7 0
184619000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184619000
184637750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184668000: system.mem_ctrl.dram: Address: 0xfa30 Rank 0 Bank 7 Row 0
184668000: system.mem_ctrl.dram: Timing access to addr 0xfa30, rank/bank/row 0 7 0
184668000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184668000
184686750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184717000: system.mem_ctrl.dram: Address: 0x92478 Rank 1 Bank 1 Row 4
184717000: system.mem_ctrl.dram: Timing access to addr 0x92478, rank/bank/row 1 1 4
184717000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 184717000, now got 2 active
184717000: system.mem_ctrl.dram: Activate at tick 184730750
184717000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 184730750, now got 3 active
184717000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184744500
184763250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
184794000: system.mem_ctrl.dram: Address: 0xfa30 Rank 0 Bank 7 Row 0
184794000: system.mem_ctrl.dram: Timing access to addr 0xfa30, rank/bank/row 0 7 0
184794000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184794000
184812750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184843000: system.mem_ctrl.dram: Address: 0xf9c0 Rank 0 Bank 7 Row 0
184843000: system.mem_ctrl.dram: Timing access to addr 0xf9c0, rank/bank/row 0 7 0
184843000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184843000
184861750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184892000: system.mem_ctrl.dram: Address: 0xf9c0 Rank 0 Bank 7 Row 0
184892000: system.mem_ctrl.dram: Timing access to addr 0xf9c0, rank/bank/row 0 7 0
184892000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184892000
184910750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184941000: system.mem_ctrl.dram: Address: 0xf9c8 Rank 0 Bank 7 Row 0
184941000: system.mem_ctrl.dram: Timing access to addr 0xf9c8, rank/bank/row 0 7 0
184941000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184941000
184959750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184990000: system.mem_ctrl.dram: Address: 0xf9c8 Rank 0 Bank 7 Row 0
184990000: system.mem_ctrl.dram: Timing access to addr 0xf9c8, rank/bank/row 0 7 0
184990000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184990000
185008750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185039000: system.mem_ctrl.dram: Address: 0xf9d0 Rank 0 Bank 7 Row 0
185039000: system.mem_ctrl.dram: Timing access to addr 0xf9d0, rank/bank/row 0 7 0
185039000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185039000
185057750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185088000: system.mem_ctrl.dram: Address: 0xf9d0 Rank 0 Bank 7 Row 0
185088000: system.mem_ctrl.dram: Timing access to addr 0xf9d0, rank/bank/row 0 7 0
185088000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185088000
185088000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 185095500, now got 2 active
185088000: system.mem_ctrl.dram: Auto-precharged bank: 7
185106750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185137000: system.mem_ctrl.dram: Address: 0xf9d8 Rank 0 Bank 7 Row 0
185137000: system.mem_ctrl.dram: Timing access to addr 0xf9d8, rank/bank/row 0 7 0
185137000: system.mem_ctrl.dram: Activate at tick 185137000
185137000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 185137000, now got 3 active
185137000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185150750
185169500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185200000: system.mem_ctrl.dram: Address: 0xfa30 Rank 0 Bank 7 Row 0
185200000: system.mem_ctrl.dram: Timing access to addr 0xfa30, rank/bank/row 0 7 0
185200000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185200000
185218750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185249000: system.mem_ctrl.dram: Address: 0xfa38 Rank 0 Bank 7 Row 0
185249000: system.mem_ctrl.dram: Timing access to addr 0xfa38, rank/bank/row 0 7 0
185249000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185249000
185267750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185298000: system.mem_ctrl.dram: Address: 0x92480 Rank 1 Bank 1 Row 4
185298000: system.mem_ctrl.dram: Timing access to addr 0x92480, rank/bank/row 1 1 4
185298000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185298000
185316750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
185347000: system.mem_ctrl.dram: Address: 0xfa38 Rank 0 Bank 7 Row 0
185347000: system.mem_ctrl.dram: Timing access to addr 0xfa38, rank/bank/row 0 7 0
185347000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185347000
185365750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185396000: system.mem_ctrl.dram: Address: 0xfa38 Rank 0 Bank 7 Row 0
185396000: system.mem_ctrl.dram: Timing access to addr 0xfa38, rank/bank/row 0 7 0
185396000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185396000
185414750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185445000: system.mem_ctrl.dram: Address: 0xfa40 Rank 0 Bank 7 Row 0
185445000: system.mem_ctrl.dram: Timing access to addr 0xfa40, rank/bank/row 0 7 0
185445000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185445000
185463750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185515000: system.mem_ctrl.dram: Address: 0xfa40 Rank 0 Bank 7 Row 0
185515000: system.mem_ctrl.dram: Timing access to addr 0xfa40, rank/bank/row 0 7 0
185515000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185515000
185533750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185564000: system.mem_ctrl.dram: Address: 0xfa48 Rank 0 Bank 7 Row 0
185564000: system.mem_ctrl.dram: Timing access to addr 0xfa48, rank/bank/row 0 7 0
185564000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185564000
185582750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185613000: system.mem_ctrl.dram: Address: 0xf9e0 Rank 0 Bank 7 Row 0
185613000: system.mem_ctrl.dram: Timing access to addr 0xf9e0, rank/bank/row 0 7 0
185613000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185613000
185631750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185662000: system.mem_ctrl.dram: Address: 0xf9e8 Rank 0 Bank 7 Row 0
185662000: system.mem_ctrl.dram: Timing access to addr 0xf9e8, rank/bank/row 0 7 0
185662000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185662000
185680750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185711000: system.mem_ctrl.dram: Address: 0xf9e8 Rank 0 Bank 7 Row 0
185711000: system.mem_ctrl.dram: Timing access to addr 0xf9e8, rank/bank/row 0 7 0
185711000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185711000
185729750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185760000: system.mem_ctrl.dram: Address: 0xf9e8 Rank 0 Bank 7 Row 0
185760000: system.mem_ctrl.dram: Timing access to addr 0xf9e8, rank/bank/row 0 7 0
185760000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185760000
185778750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185809000: system.mem_ctrl.dram: Address: 0xf9f0 Rank 0 Bank 7 Row 0
185809000: system.mem_ctrl.dram: Timing access to addr 0xf9f0, rank/bank/row 0 7 0
185809000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185809000
185827750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185858000: system.mem_ctrl.dram: Address: 0xf9f0 Rank 0 Bank 7 Row 0
185858000: system.mem_ctrl.dram: Timing access to addr 0xf9f0, rank/bank/row 0 7 0
185858000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185858000
185876750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185928000: system.mem_ctrl.dram: Address: 0xdd80 Rank 0 Bank 6 Row 0
185928000: system.mem_ctrl.dram: Timing access to addr 0xdd80, rank/bank/row 0 6 0
185928000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185928000
185946750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185998000: system.mem_ctrl.dram: Address: 0xdd80 Rank 0 Bank 6 Row 0
185998000: system.mem_ctrl.dram: Timing access to addr 0xdd80, rank/bank/row 0 6 0
185998000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185998000
186016750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
186068000: system.mem_ctrl.dram: Address: 0xdd80 Rank 0 Bank 6 Row 0
186068000: system.mem_ctrl.dram: Timing access to addr 0xdd80, rank/bank/row 0 6 0
186068000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 186068000
186086750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
186138000: system.mem_ctrl.dram: Address: 0xdd80 Rank 0 Bank 6 Row 0
186138000: system.mem_ctrl.dram: Timing access to addr 0xdd80, rank/bank/row 0 6 0
186138000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 186138000
186156750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
186187000: system.mem_ctrl.dram: Address: 0xdd88 Rank 0 Bank 6 Row 0
186187000: system.mem_ctrl.dram: Timing access to addr 0xdd88, rank/bank/row 0 6 0
186187000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 186187000
186205750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
186236000: system.mem_ctrl.dram: Address: 0xdd88 Rank 0 Bank 6 Row 0
186236000: system.mem_ctrl.dram: Timing access to addr 0xdd88, rank/bank/row 0 6 0
186236000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 186236000
186236000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 186243500, now got 2 active
186236000: system.mem_ctrl.dram: Auto-precharged bank: 6
186254750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
186306000: system.mem_ctrl.dram: Address: 0xdd88 Rank 0 Bank 6 Row 0
186306000: system.mem_ctrl.dram: Timing access to addr 0xdd88, rank/bank/row 0 6 0
186306000: system.mem_ctrl.dram: Activate at tick 186306000
186306000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 186306000, now got 3 active
186306000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 186319750
186338500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
186390000: system.mem_ctrl.dram: Address: 0xdd88 Rank 0 Bank 6 Row 0
186390000: system.mem_ctrl.dram: Timing access to addr 0xdd88, rank/bank/row 0 6 0
186390000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 186390000
186408750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
186460000: system.mem_ctrl.dram: Address: 0xdd88 Rank 0 Bank 6 Row 0
186460000: system.mem_ctrl.dram: Timing access to addr 0xdd88, rank/bank/row 0 6 0
186460000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 186460000
186478750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
186509000: system.mem_ctrl.dram: Address: 0xdd90 Rank 0 Bank 6 Row 0
186509000: system.mem_ctrl.dram: Timing access to addr 0xdd90, rank/bank/row 0 6 0
186509000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 186509000
186527750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
186558000: system.mem_ctrl.dram: Address: 0xdd90 Rank 0 Bank 6 Row 0
186558000: system.mem_ctrl.dram: Timing access to addr 0xdd90, rank/bank/row 0 6 0
186558000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 186558000
186576750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
186607000: system.mem_ctrl.dram: Address: 0xdd90 Rank 0 Bank 6 Row 0
186607000: system.mem_ctrl.dram: Timing access to addr 0xdd90, rank/bank/row 0 6 0
186607000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 186607000
186625750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
186656000: system.mem_ctrl.dram: Address: 0xdd98 Rank 0 Bank 6 Row 0
186656000: system.mem_ctrl.dram: Timing access to addr 0xdd98, rank/bank/row 0 6 0
186656000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 186656000
186674750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
186705000: system.mem_ctrl.dram: Address: 0xdd98 Rank 0 Bank 6 Row 0
186705000: system.mem_ctrl.dram: Timing access to addr 0xdd98, rank/bank/row 0 6 0
186705000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 186705000
186723750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
186754000: system.mem_ctrl.dram: Address: 0xdd98 Rank 0 Bank 6 Row 0
186754000: system.mem_ctrl.dram: Timing access to addr 0xdd98, rank/bank/row 0 6 0
186754000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 186754000
186772750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
186803000: system.mem_ctrl.dram: Address: 0xdda0 Rank 0 Bank 6 Row 0
186803000: system.mem_ctrl.dram: Timing access to addr 0xdda0, rank/bank/row 0 6 0
186803000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 186803000
186821750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
186870000: 1: Refresh due
186870000: 1: Precharging all
186870000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 186870000, now got 2 active
186870000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 186870000, now got 1 active
186870000: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 186870000, now got 0 active
186870000: 0: Refresh due
186870000: 0: Precharging all
186870000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 186870000, now got 2 active
186870000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 186870000, now got 1 active
186870000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 186870000, now got 0 active
186873000: system.mem_ctrl.dram: Address: 0xdda8 Rank 0 Bank 6 Row 0
187143750: 1: Scheduling next request after refreshing rank 1
187143750: 0: Scheduling next request after refreshing rank 0
187143750: system.mem_ctrl.dram: Timing access to addr 0xdda8, rank/bank/row 0 6 0
187143750: system.mem_ctrl.dram: Activate at tick 187143750
187143750: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 187143750, now got 1 active
187143750: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187157500
187176250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
187227000: system.mem_ctrl.dram: Address: 0xdda8 Rank 0 Bank 6 Row 0
187227000: system.mem_ctrl.dram: Timing access to addr 0xdda8, rank/bank/row 0 6 0
187227000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187227000
187245750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
187276000: system.mem_ctrl.dram: Address: 0xdda8 Rank 0 Bank 6 Row 0
187276000: system.mem_ctrl.dram: Timing access to addr 0xdda8, rank/bank/row 0 6 0
187276000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187276000
187294750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
187325000: system.mem_ctrl.dram: Address: 0xddb0 Rank 0 Bank 6 Row 0
187325000: system.mem_ctrl.dram: Timing access to addr 0xddb0, rank/bank/row 0 6 0
187325000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187325000
187343750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
187374000: system.mem_ctrl.dram: Address: 0xddb0 Rank 0 Bank 6 Row 0
187374000: system.mem_ctrl.dram: Timing access to addr 0xddb0, rank/bank/row 0 6 0
187374000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187374000
187392750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
187423000: system.mem_ctrl.dram: Address: 0xddb0 Rank 0 Bank 6 Row 0
187423000: system.mem_ctrl.dram: Timing access to addr 0xddb0, rank/bank/row 0 6 0
187423000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187423000
187441750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
187472000: system.mem_ctrl.dram: Address: 0xddb8 Rank 0 Bank 6 Row 0
187472000: system.mem_ctrl.dram: Timing access to addr 0xddb8, rank/bank/row 0 6 0
187472000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187472000
187490750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
187521000: system.mem_ctrl.dram: Address: 0x94a80 Rank 1 Bank 2 Row 4
187521000: system.mem_ctrl.dram: Timing access to addr 0x94a80, rank/bank/row 1 2 4
187521000: system.mem_ctrl.dram: Activate at tick 187521000
187521000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 187521000, now got 1 active
187521000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187534750
187553500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
187584000: system.mem_ctrl.dram: Address: 0xddb8 Rank 0 Bank 6 Row 0
187584000: system.mem_ctrl.dram: Timing access to addr 0xddb8, rank/bank/row 0 6 0
187584000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187584000
187602750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
187633000: system.mem_ctrl.dram: Address: 0xddc0 Rank 0 Bank 6 Row 0
187633000: system.mem_ctrl.dram: Timing access to addr 0xddc0, rank/bank/row 0 6 0
187633000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187633000
187651750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
187703000: system.mem_ctrl.dram: Address: 0xddc0 Rank 0 Bank 6 Row 0
187703000: system.mem_ctrl.dram: Timing access to addr 0xddc0, rank/bank/row 0 6 0
187703000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187703000
187721750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
187752000: system.mem_ctrl.dram: Address: 0xde10 Rank 0 Bank 6 Row 0
187752000: system.mem_ctrl.dram: Timing access to addr 0xde10, rank/bank/row 0 6 0
187752000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187752000
187770750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
187801000: system.mem_ctrl.dram: Address: 0xde18 Rank 0 Bank 6 Row 0
187801000: system.mem_ctrl.dram: Timing access to addr 0xde18, rank/bank/row 0 6 0
187801000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187801000
187819750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
187850000: system.mem_ctrl.dram: Address: 0x94a80 Rank 1 Bank 2 Row 4
187850000: system.mem_ctrl.dram: Timing access to addr 0x94a80, rank/bank/row 1 2 4
187850000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187850000
187868750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
187899000: system.mem_ctrl.dram: Address: 0xde18 Rank 0 Bank 6 Row 0
187899000: system.mem_ctrl.dram: Timing access to addr 0xde18, rank/bank/row 0 6 0
187899000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187899000
187917750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
187948000: system.mem_ctrl.dram: Address: 0xde80 Rank 0 Bank 6 Row 0
187948000: system.mem_ctrl.dram: Timing access to addr 0xde80, rank/bank/row 0 6 0
187948000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187948000
187966750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
187997000: system.mem_ctrl.dram: Address: 0xde88 Rank 0 Bank 6 Row 0
187997000: system.mem_ctrl.dram: Timing access to addr 0xde88, rank/bank/row 0 6 0
187997000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187997000
188015750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188046000: system.mem_ctrl.dram: Address: 0x94a80 Rank 1 Bank 2 Row 4
188046000: system.mem_ctrl.dram: Timing access to addr 0x94a80, rank/bank/row 1 2 4
188046000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188046000
188064750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
188095000: system.mem_ctrl.dram: Address: 0xde88 Rank 0 Bank 6 Row 0
188095000: system.mem_ctrl.dram: Timing access to addr 0xde88, rank/bank/row 0 6 0
188095000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188095000
188095000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 188102500, now got 0 active
188095000: system.mem_ctrl.dram: Auto-precharged bank: 6
188113750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188144000: system.mem_ctrl.dram: Address: 0xde88 Rank 0 Bank 6 Row 0
188144000: system.mem_ctrl.dram: Timing access to addr 0xde88, rank/bank/row 0 6 0
188144000: system.mem_ctrl.dram: Activate at tick 188144000
188144000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 188144000, now got 1 active
188144000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188157750
188176500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188207000: system.mem_ctrl.dram: Address: 0xde90 Rank 0 Bank 6 Row 0
188207000: system.mem_ctrl.dram: Timing access to addr 0xde90, rank/bank/row 0 6 0
188207000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188207000
188225750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188256000: system.mem_ctrl.dram: Address: 0xde90 Rank 0 Bank 6 Row 0
188256000: system.mem_ctrl.dram: Timing access to addr 0xde90, rank/bank/row 0 6 0
188256000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188256000
188274750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188305000: system.mem_ctrl.dram: Address: 0xde90 Rank 0 Bank 6 Row 0
188305000: system.mem_ctrl.dram: Timing access to addr 0xde90, rank/bank/row 0 6 0
188305000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188305000
188323750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188354000: system.mem_ctrl.dram: Address: 0xde98 Rank 0 Bank 6 Row 0
188354000: system.mem_ctrl.dram: Timing access to addr 0xde98, rank/bank/row 0 6 0
188354000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188354000
188372750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188403000: system.mem_ctrl.dram: Address: 0xde98 Rank 0 Bank 6 Row 0
188403000: system.mem_ctrl.dram: Timing access to addr 0xde98, rank/bank/row 0 6 0
188403000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188403000
188421750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188452000: system.mem_ctrl.dram: Address: 0xde98 Rank 0 Bank 6 Row 0
188452000: system.mem_ctrl.dram: Timing access to addr 0xde98, rank/bank/row 0 6 0
188452000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188452000
188470750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188501000: system.mem_ctrl.dram: Address: 0xdea0 Rank 0 Bank 6 Row 0
188501000: system.mem_ctrl.dram: Timing access to addr 0xdea0, rank/bank/row 0 6 0
188501000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188501000
188519750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188550000: system.mem_ctrl.dram: Address: 0xdea0 Rank 0 Bank 6 Row 0
188550000: system.mem_ctrl.dram: Timing access to addr 0xdea0, rank/bank/row 0 6 0
188550000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188550000
188568750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188599000: system.mem_ctrl.dram: Address: 0xdea8 Rank 0 Bank 6 Row 0
188599000: system.mem_ctrl.dram: Timing access to addr 0xdea8, rank/bank/row 0 6 0
188599000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188599000
188617750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188648000: system.mem_ctrl.dram: Address: 0x94a80 Rank 1 Bank 2 Row 4
188648000: system.mem_ctrl.dram: Timing access to addr 0x94a80, rank/bank/row 1 2 4
188648000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188648000
188666750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
188697000: system.mem_ctrl.dram: Address: 0xdea8 Rank 0 Bank 6 Row 0
188697000: system.mem_ctrl.dram: Timing access to addr 0xdea8, rank/bank/row 0 6 0
188697000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188697000
188715750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188746000: system.mem_ctrl.dram: Address: 0x94a80 Rank 1 Bank 2 Row 4
188746000: system.mem_ctrl.dram: Timing access to addr 0x94a80, rank/bank/row 1 2 4
188746000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188746000
188764750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
188795000: system.mem_ctrl.dram: Address: 0xdea8 Rank 0 Bank 6 Row 0
188795000: system.mem_ctrl.dram: Timing access to addr 0xdea8, rank/bank/row 0 6 0
188795000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188795000
188813750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188844000: system.mem_ctrl.dram: Address: 0xdeb0 Rank 0 Bank 6 Row 0
188844000: system.mem_ctrl.dram: Timing access to addr 0xdeb0, rank/bank/row 0 6 0
188844000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188844000
188862750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188893000: system.mem_ctrl.dram: Address: 0xdeb0 Rank 0 Bank 6 Row 0
188893000: system.mem_ctrl.dram: Timing access to addr 0xdeb0, rank/bank/row 0 6 0
188893000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188893000
188911750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188942000: system.mem_ctrl.dram: Address: 0xdeb8 Rank 0 Bank 6 Row 0
188942000: system.mem_ctrl.dram: Timing access to addr 0xdeb8, rank/bank/row 0 6 0
188942000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188942000
188960750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188991000: system.mem_ctrl.dram: Address: 0xdeb8 Rank 0 Bank 6 Row 0
188991000: system.mem_ctrl.dram: Timing access to addr 0xdeb8, rank/bank/row 0 6 0
188991000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188991000
188991000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 188998500, now got 0 active
188991000: system.mem_ctrl.dram: Auto-precharged bank: 6
189009750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
189040000: system.mem_ctrl.dram: Address: 0xdeb8 Rank 0 Bank 6 Row 0
189040000: system.mem_ctrl.dram: Timing access to addr 0xdeb8, rank/bank/row 0 6 0
189040000: system.mem_ctrl.dram: Activate at tick 189040000
189040000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 189040000, now got 1 active
189040000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189053750
189072500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
189103000: system.mem_ctrl.dram: Address: 0xdec0 Rank 0 Bank 6 Row 0
189103000: system.mem_ctrl.dram: Timing access to addr 0xdec0, rank/bank/row 0 6 0
189103000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189103000
189121750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
189173000: system.mem_ctrl.dram: Address: 0xdec0 Rank 0 Bank 6 Row 0
189173000: system.mem_ctrl.dram: Timing access to addr 0xdec0, rank/bank/row 0 6 0
189173000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189173000
189191750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
189243000: system.mem_ctrl.dram: Address: 0xdec0 Rank 0 Bank 6 Row 0
189243000: system.mem_ctrl.dram: Timing access to addr 0xdec0, rank/bank/row 0 6 0
189243000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189243000
189261750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
189292000: system.mem_ctrl.dram: Address: 0xdec8 Rank 0 Bank 6 Row 0
189292000: system.mem_ctrl.dram: Timing access to addr 0xdec8, rank/bank/row 0 6 0
189292000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189292000
189310750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
189362000: system.mem_ctrl.dram: Address: 0xdec8 Rank 0 Bank 6 Row 0
189362000: system.mem_ctrl.dram: Timing access to addr 0xdec8, rank/bank/row 0 6 0
189362000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189362000
189380750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
189411000: system.mem_ctrl.dram: Address: 0xdf10 Rank 0 Bank 6 Row 0
189411000: system.mem_ctrl.dram: Timing access to addr 0xdf10, rank/bank/row 0 6 0
189411000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189411000
189429750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
189460000: system.mem_ctrl.dram: Address: 0xdf18 Rank 0 Bank 6 Row 0
189460000: system.mem_ctrl.dram: Timing access to addr 0xdf18, rank/bank/row 0 6 0
189460000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189460000
189478750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
189509000: system.mem_ctrl.dram: Address: 0x92530 Rank 1 Bank 1 Row 4
189509000: system.mem_ctrl.dram: Timing access to addr 0x92530, rank/bank/row 1 1 4
189509000: system.mem_ctrl.dram: Activate at tick 189509000
189509000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 189509000, now got 2 active
189509000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189522750
189541500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
189572000: system.mem_ctrl.dram: Address: 0xdf18 Rank 0 Bank 6 Row 0
189572000: system.mem_ctrl.dram: Timing access to addr 0xdf18, rank/bank/row 0 6 0
189572000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189572000
189590750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
189621000: system.mem_ctrl.dram: Address: 0xdf20 Rank 0 Bank 6 Row 0
189621000: system.mem_ctrl.dram: Timing access to addr 0xdf20, rank/bank/row 0 6 0
189621000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189621000
189639750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
189670000: system.mem_ctrl.dram: Address: 0xe098 Rank 0 Bank 7 Row 0
189670000: system.mem_ctrl.dram: Timing access to addr 0xe098, rank/bank/row 0 7 0
189670000: system.mem_ctrl.dram: Activate at tick 189670000
189670000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 189670000, now got 2 active
189670000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189683750
189702500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
189733000: system.mem_ctrl.dram: Address: 0xe0a0 Rank 0 Bank 7 Row 0
189733000: system.mem_ctrl.dram: Timing access to addr 0xe0a0, rank/bank/row 0 7 0
189733000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189733000
189751750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
189782000: system.mem_ctrl.dram: Address: 0x94a80 Rank 1 Bank 2 Row 4
189782000: system.mem_ctrl.dram: Timing access to addr 0x94a80, rank/bank/row 1 2 4
189782000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189782000
189800750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
189831000: system.mem_ctrl.dram: Address: 0xe0a0 Rank 0 Bank 7 Row 0
189831000: system.mem_ctrl.dram: Timing access to addr 0xe0a0, rank/bank/row 0 7 0
189831000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189831000
189849750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
189880000: system.mem_ctrl.dram: Address: 0xe0a0 Rank 0 Bank 7 Row 0
189880000: system.mem_ctrl.dram: Timing access to addr 0xe0a0, rank/bank/row 0 7 0
189880000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189880000
189898750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
189929000: system.mem_ctrl.dram: Address: 0xe0a8 Rank 0 Bank 7 Row 0
189929000: system.mem_ctrl.dram: Timing access to addr 0xe0a8, rank/bank/row 0 7 0
189929000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189929000
189947750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
189978000: system.mem_ctrl.dram: Address: 0xe0a8 Rank 0 Bank 7 Row 0
189978000: system.mem_ctrl.dram: Timing access to addr 0xe0a8, rank/bank/row 0 7 0
189978000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189978000
189996750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190027000: system.mem_ctrl.dram: Address: 0xe0b0 Rank 0 Bank 7 Row 0
190027000: system.mem_ctrl.dram: Timing access to addr 0xe0b0, rank/bank/row 0 7 0
190027000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190027000
190045750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190076000: system.mem_ctrl.dram: Address: 0xe0b0 Rank 0 Bank 7 Row 0
190076000: system.mem_ctrl.dram: Timing access to addr 0xe0b0, rank/bank/row 0 7 0
190076000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190076000
190094750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190125000: system.mem_ctrl.dram: Address: 0x92a30 Rank 1 Bank 1 Row 4
190125000: system.mem_ctrl.dram: Timing access to addr 0x92a30, rank/bank/row 1 1 4
190125000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190125000
190143750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
190174000: system.mem_ctrl.dram: Address: 0xe0b0 Rank 0 Bank 7 Row 0
190174000: system.mem_ctrl.dram: Timing access to addr 0xe0b0, rank/bank/row 0 7 0
190174000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190174000
190192750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190223000: system.mem_ctrl.dram: Address: 0xe0b8 Rank 0 Bank 7 Row 0
190223000: system.mem_ctrl.dram: Timing access to addr 0xe0b8, rank/bank/row 0 7 0
190223000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190223000
190241750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190272000: system.mem_ctrl.dram: Address: 0xe0b8 Rank 0 Bank 7 Row 0
190272000: system.mem_ctrl.dram: Timing access to addr 0xe0b8, rank/bank/row 0 7 0
190272000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190272000
190290750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190321000: system.mem_ctrl.dram: Address: 0xe0c8 Rank 0 Bank 7 Row 0
190321000: system.mem_ctrl.dram: Timing access to addr 0xe0c8, rank/bank/row 0 7 0
190321000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190321000
190339750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190370000: system.mem_ctrl.dram: Address: 0xe0d0 Rank 0 Bank 7 Row 0
190370000: system.mem_ctrl.dram: Timing access to addr 0xe0d0, rank/bank/row 0 7 0
190370000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190370000
190388750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190419000: system.mem_ctrl.dram: Address: 0xe0d0 Rank 0 Bank 7 Row 0
190419000: system.mem_ctrl.dram: Timing access to addr 0xe0d0, rank/bank/row 0 7 0
190419000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190419000
190437750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190468000: system.mem_ctrl.dram: Address: 0xe0d0 Rank 0 Bank 7 Row 0
190468000: system.mem_ctrl.dram: Timing access to addr 0xe0d0, rank/bank/row 0 7 0
190468000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190468000
190486750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190517000: system.mem_ctrl.dram: Address: 0xe0d8 Rank 0 Bank 7 Row 0
190517000: system.mem_ctrl.dram: Timing access to addr 0xe0d8, rank/bank/row 0 7 0
190517000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190517000
190517000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 190524500, now got 1 active
190517000: system.mem_ctrl.dram: Auto-precharged bank: 7
190535750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190566000: system.mem_ctrl.dram: Address: 0xe0d8 Rank 0 Bank 7 Row 0
190566000: system.mem_ctrl.dram: Timing access to addr 0xe0d8, rank/bank/row 0 7 0
190566000: system.mem_ctrl.dram: Activate at tick 190566000
190566000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 190566000, now got 2 active
190566000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190579750
190598500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190629000: system.mem_ctrl.dram: Address: 0xe0d8 Rank 0 Bank 7 Row 0
190629000: system.mem_ctrl.dram: Timing access to addr 0xe0d8, rank/bank/row 0 7 0
190629000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190629000
190647750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190678000: system.mem_ctrl.dram: Address: 0xe0e0 Rank 0 Bank 7 Row 0
190678000: system.mem_ctrl.dram: Timing access to addr 0xe0e0, rank/bank/row 0 7 0
190678000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190678000
190696750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190727000: system.mem_ctrl.dram: Address: 0xe0e0 Rank 0 Bank 7 Row 0
190727000: system.mem_ctrl.dram: Timing access to addr 0xe0e0, rank/bank/row 0 7 0
190727000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190727000
190745750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190776000: system.mem_ctrl.dram: Address: 0xe0e0 Rank 0 Bank 7 Row 0
190776000: system.mem_ctrl.dram: Timing access to addr 0xe0e0, rank/bank/row 0 7 0
190776000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190776000
190794750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190825000: system.mem_ctrl.dram: Address: 0xe0e8 Rank 0 Bank 7 Row 0
190825000: system.mem_ctrl.dram: Timing access to addr 0xe0e8, rank/bank/row 0 7 0
190825000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190825000
190843750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190874000: system.mem_ctrl.dram: Address: 0xe0e8 Rank 0 Bank 7 Row 0
190874000: system.mem_ctrl.dram: Timing access to addr 0xe0e8, rank/bank/row 0 7 0
190874000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190874000
190892750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190923000: system.mem_ctrl.dram: Address: 0xe0e8 Rank 0 Bank 7 Row 0
190923000: system.mem_ctrl.dram: Timing access to addr 0xe0e8, rank/bank/row 0 7 0
190923000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190923000
190941750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190972000: system.mem_ctrl.dram: Address: 0xe0e8 Rank 0 Bank 7 Row 0
190972000: system.mem_ctrl.dram: Timing access to addr 0xe0e8, rank/bank/row 0 7 0
190972000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190972000
190990750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191021000: system.mem_ctrl.dram: Address: 0xe0f0 Rank 0 Bank 7 Row 0
191021000: system.mem_ctrl.dram: Timing access to addr 0xe0f0, rank/bank/row 0 7 0
191021000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191021000
191039750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191070000: system.mem_ctrl.dram: Address: 0x92d20 Rank 1 Bank 1 Row 4
191070000: system.mem_ctrl.dram: Timing access to addr 0x92d20, rank/bank/row 1 1 4
191070000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191070000
191088750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
191119000: system.mem_ctrl.dram: Address: 0xe0f0 Rank 0 Bank 7 Row 0
191119000: system.mem_ctrl.dram: Timing access to addr 0xe0f0, rank/bank/row 0 7 0
191119000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191119000
191137750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191168000: system.mem_ctrl.dram: Address: 0xe0f8 Rank 0 Bank 7 Row 0
191168000: system.mem_ctrl.dram: Timing access to addr 0xe0f8, rank/bank/row 0 7 0
191168000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191168000
191186750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191217000: system.mem_ctrl.dram: Address: 0xe0f8 Rank 0 Bank 7 Row 0
191217000: system.mem_ctrl.dram: Timing access to addr 0xe0f8, rank/bank/row 0 7 0
191217000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191217000
191235750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191266000: system.mem_ctrl.dram: Address: 0xe100 Rank 0 Bank 7 Row 0
191266000: system.mem_ctrl.dram: Timing access to addr 0xe100, rank/bank/row 0 7 0
191266000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191266000
191284750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191315000: system.mem_ctrl.dram: Address: 0xe100 Rank 0 Bank 7 Row 0
191315000: system.mem_ctrl.dram: Timing access to addr 0xe100, rank/bank/row 0 7 0
191315000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191315000
191333750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191364000: system.mem_ctrl.dram: Address: 0xe100 Rank 0 Bank 7 Row 0
191364000: system.mem_ctrl.dram: Timing access to addr 0xe100, rank/bank/row 0 7 0
191364000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191364000
191364000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 191371500, now got 1 active
191364000: system.mem_ctrl.dram: Auto-precharged bank: 7
191382750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191413000: system.mem_ctrl.dram: Address: 0xe108 Rank 0 Bank 7 Row 0
191413000: system.mem_ctrl.dram: Timing access to addr 0xe108, rank/bank/row 0 7 0
191413000: system.mem_ctrl.dram: Activate at tick 191413000
191413000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 191413000, now got 2 active
191413000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191426750
191445500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191476000: system.mem_ctrl.dram: Address: 0xe108 Rank 0 Bank 7 Row 0
191476000: system.mem_ctrl.dram: Timing access to addr 0xe108, rank/bank/row 0 7 0
191476000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191476000
191494750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191525000: system.mem_ctrl.dram: Address: 0xe108 Rank 0 Bank 7 Row 0
191525000: system.mem_ctrl.dram: Timing access to addr 0xe108, rank/bank/row 0 7 0
191525000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191525000
191543750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191574000: system.mem_ctrl.dram: Address: 0xe108 Rank 0 Bank 7 Row 0
191574000: system.mem_ctrl.dram: Timing access to addr 0xe108, rank/bank/row 0 7 0
191574000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191574000
191592750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191623000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
191623000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
191623000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191623000
191641750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191672000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
191672000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
191672000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191672000
191690750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191721000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
191721000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
191721000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191721000
191739750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191770000: system.mem_ctrl.dram: Address: 0xe118 Rank 0 Bank 7 Row 0
191770000: system.mem_ctrl.dram: Timing access to addr 0xe118, rank/bank/row 0 7 0
191770000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191770000
191788750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191819000: system.mem_ctrl.dram: Address: 0xe118 Rank 0 Bank 7 Row 0
191819000: system.mem_ctrl.dram: Timing access to addr 0xe118, rank/bank/row 0 7 0
191819000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191819000
191837750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191868000: system.mem_ctrl.dram: Address: 0xe120 Rank 0 Bank 7 Row 0
191868000: system.mem_ctrl.dram: Timing access to addr 0xe120, rank/bank/row 0 7 0
191868000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191868000
191886750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191917000: system.mem_ctrl.dram: Address: 0xe120 Rank 0 Bank 7 Row 0
191917000: system.mem_ctrl.dram: Timing access to addr 0xe120, rank/bank/row 0 7 0
191917000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191917000
191935750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191966000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
191966000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
191966000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191966000
191984750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
192015000: system.mem_ctrl.dram: Address: 0x92d24 Rank 1 Bank 1 Row 4
192015000: system.mem_ctrl.dram: Timing access to addr 0x92d24, rank/bank/row 1 1 4
192015000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192015000
192033750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
192064000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
192064000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
192064000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192064000
192082750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
192113000: system.mem_ctrl.dram: Address: 0xe128 Rank 0 Bank 7 Row 0
192113000: system.mem_ctrl.dram: Timing access to addr 0xe128, rank/bank/row 0 7 0
192113000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192113000
192131750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
192162000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
192162000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
192162000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192162000
192180750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
192211000: system.mem_ctrl.dram: Address: 0xe110 Rank 0 Bank 7 Row 0
192211000: system.mem_ctrl.dram: Timing access to addr 0xe110, rank/bank/row 0 7 0
192211000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192211000
192211000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 192218500, now got 1 active
192211000: system.mem_ctrl.dram: Auto-precharged bank: 7
192229750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
192260000: system.mem_ctrl.dram: Address: 0xe118 Rank 0 Bank 7 Row 0
192260000: system.mem_ctrl.dram: Timing access to addr 0xe118, rank/bank/row 0 7 0
192260000: system.mem_ctrl.dram: Activate at tick 192260000
192260000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 192260000, now got 2 active
192260000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192273750
192292500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
192323000: system.mem_ctrl.dram: Address: 0xe210 Rank 0 Bank 7 Row 0
192323000: system.mem_ctrl.dram: Timing access to addr 0xe210, rank/bank/row 0 7 0
192323000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192323000
192341750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
192372000: system.mem_ctrl.dram: Address: 0xe218 Rank 0 Bank 7 Row 0
192372000: system.mem_ctrl.dram: Timing access to addr 0xe218, rank/bank/row 0 7 0
192372000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192372000
192390750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
192441000: system.mem_ctrl.dram: Address: 0xe218 Rank 0 Bank 7 Row 0
192441000: system.mem_ctrl.dram: Timing access to addr 0xe218, rank/bank/row 0 7 0
192441000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192441000
192459750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
192490000: system.mem_ctrl.dram: Address: 0x960b8 Rank 1 Bank 3 Row 4
192490000: system.mem_ctrl.dram: Timing access to addr 0x960b8, rank/bank/row 1 3 4
192490000: system.mem_ctrl.dram: Activate at tick 192490000
192490000: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 192490000, now got 3 active
192490000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192503750
192522500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
192553000: system.mem_ctrl.dram: Address: 0xe218 Rank 0 Bank 7 Row 0
192553000: system.mem_ctrl.dram: Timing access to addr 0xe218, rank/bank/row 0 7 0
192553000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192553000
192571750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
192602000: system.mem_ctrl.dram: Address: 0xe220 Rank 0 Bank 7 Row 0
192602000: system.mem_ctrl.dram: Timing access to addr 0xe220, rank/bank/row 0 7 0
192602000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192602000
192620750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
192651000: system.mem_ctrl.dram: Address: 0xe220 Rank 0 Bank 7 Row 0
192651000: system.mem_ctrl.dram: Timing access to addr 0xe220, rank/bank/row 0 7 0
192651000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192651000
192669750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
192700000: system.mem_ctrl.dram: Address: 0xe220 Rank 0 Bank 7 Row 0
192700000: system.mem_ctrl.dram: Timing access to addr 0xe220, rank/bank/row 0 7 0
192700000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192700000
192718750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
192749000: system.mem_ctrl.dram: Address: 0xe228 Rank 0 Bank 7 Row 0
192749000: system.mem_ctrl.dram: Timing access to addr 0xe228, rank/bank/row 0 7 0
192749000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192749000
192767750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
192798000: system.mem_ctrl.dram: Address: 0x94a40 Rank 1 Bank 2 Row 4
192798000: system.mem_ctrl.dram: Timing access to addr 0x94a40, rank/bank/row 1 2 4
192798000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192798000
192816750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
192847000: system.mem_ctrl.dram: Address: 0xe228 Rank 0 Bank 7 Row 0
192847000: system.mem_ctrl.dram: Timing access to addr 0xe228, rank/bank/row 0 7 0
192847000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192847000
192865750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
192896000: system.mem_ctrl.dram: Address: 0xe2f8 Rank 0 Bank 7 Row 0
192896000: system.mem_ctrl.dram: Timing access to addr 0xe2f8, rank/bank/row 0 7 0
192896000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192896000
192914750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
192945000: system.mem_ctrl.dram: Address: 0x94a80 Rank 1 Bank 2 Row 4
192945000: system.mem_ctrl.dram: Timing access to addr 0x94a80, rank/bank/row 1 2 4
192945000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192945000
192963750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
192994000: system.mem_ctrl.dram: Address: 0xe2f8 Rank 0 Bank 7 Row 0
192994000: system.mem_ctrl.dram: Timing access to addr 0xe2f8, rank/bank/row 0 7 0
192994000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192994000
193012750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
193043000: system.mem_ctrl.dram: Address: 0xe300 Rank 0 Bank 7 Row 0
193043000: system.mem_ctrl.dram: Timing access to addr 0xe300, rank/bank/row 0 7 0
193043000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193043000
193061750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
193092000: system.mem_ctrl.dram: Address: 0x94a80 Rank 1 Bank 2 Row 4
193092000: system.mem_ctrl.dram: Timing access to addr 0x94a80, rank/bank/row 1 2 4
193092000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193092000
193110750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
193141000: system.mem_ctrl.dram: Address: 0xe300 Rank 0 Bank 7 Row 0
193141000: system.mem_ctrl.dram: Timing access to addr 0xe300, rank/bank/row 0 7 0
193141000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193141000
193159750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
193190000: system.mem_ctrl.dram: Address: 0xe308 Rank 0 Bank 7 Row 0
193190000: system.mem_ctrl.dram: Timing access to addr 0xe308, rank/bank/row 0 7 0
193190000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193190000
193208750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
193239000: system.mem_ctrl.dram: Address: 0x94a80 Rank 1 Bank 2 Row 4
193239000: system.mem_ctrl.dram: Timing access to addr 0x94a80, rank/bank/row 1 2 4
193239000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193239000
193257750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
193309000: system.mem_ctrl.dram: Address: 0xe308 Rank 0 Bank 7 Row 0
193309000: system.mem_ctrl.dram: Timing access to addr 0xe308, rank/bank/row 0 7 0
193309000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193309000
193309000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 193316500, now got 1 active
193309000: system.mem_ctrl.dram: Auto-precharged bank: 7
193327750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
193358000: system.mem_ctrl.dram: Address: 0x94a78 Rank 1 Bank 2 Row 4
193358000: system.mem_ctrl.dram: Timing access to addr 0x94a78, rank/bank/row 1 2 4
193358000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193358000
193376750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
193407000: system.mem_ctrl.dram: Address: 0xe308 Rank 0 Bank 7 Row 0
193407000: system.mem_ctrl.dram: Timing access to addr 0xe308, rank/bank/row 0 7 0
193407000: system.mem_ctrl.dram: Activate at tick 193407000
193407000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 193407000, now got 2 active
193407000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193420750
193439500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
193470000: system.mem_ctrl.dram: Address: 0xe310 Rank 0 Bank 7 Row 0
193470000: system.mem_ctrl.dram: Timing access to addr 0xe310, rank/bank/row 0 7 0
193470000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193470000
193488750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
193519000: system.mem_ctrl.dram: Address: 0xe310 Rank 0 Bank 7 Row 0
193519000: system.mem_ctrl.dram: Timing access to addr 0xe310, rank/bank/row 0 7 0
193519000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193519000
193537750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
193568000: system.mem_ctrl.dram: Address: 0xe318 Rank 0 Bank 7 Row 0
193568000: system.mem_ctrl.dram: Timing access to addr 0xe318, rank/bank/row 0 7 0
193568000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193568000
193586750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
193617000: system.mem_ctrl.dram: Address: 0x94a80 Rank 1 Bank 2 Row 4
193617000: system.mem_ctrl.dram: Timing access to addr 0x94a80, rank/bank/row 1 2 4
193617000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193617000
193635750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
193666000: system.mem_ctrl.dram: Address: 0xe318 Rank 0 Bank 7 Row 0
193666000: system.mem_ctrl.dram: Timing access to addr 0xe318, rank/bank/row 0 7 0
193666000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193666000
193684750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
193715000: system.mem_ctrl.dram: Address: 0xe318 Rank 0 Bank 7 Row 0
193715000: system.mem_ctrl.dram: Timing access to addr 0xe318, rank/bank/row 0 7 0
193715000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193715000
193733750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
193764000: system.mem_ctrl.dram: Address: 0xe320 Rank 0 Bank 7 Row 0
193764000: system.mem_ctrl.dram: Timing access to addr 0xe320, rank/bank/row 0 7 0
193764000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193764000
193782750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
193834000: system.mem_ctrl.dram: Address: 0xe320 Rank 0 Bank 7 Row 0
193834000: system.mem_ctrl.dram: Timing access to addr 0xe320, rank/bank/row 0 7 0
193834000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193834000
193852750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
193883000: system.mem_ctrl.dram: Address: 0xe328 Rank 0 Bank 7 Row 0
193883000: system.mem_ctrl.dram: Timing access to addr 0xe328, rank/bank/row 0 7 0
193883000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193883000
193901750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
193953000: system.mem_ctrl.dram: Address: 0xe328 Rank 0 Bank 7 Row 0
193953000: system.mem_ctrl.dram: Timing access to addr 0xe328, rank/bank/row 0 7 0
193953000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193953000
193971750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
194002000: system.mem_ctrl.dram: Address: 0xe330 Rank 0 Bank 7 Row 0
194002000: system.mem_ctrl.dram: Timing access to addr 0xe330, rank/bank/row 0 7 0
194002000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 194002000
194020750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
194051000: system.mem_ctrl.dram: Address: 0x96708 Rank 1 Bank 3 Row 4
194072000: system.mem_ctrl.dram: Address: 0xe330 Rank 0 Bank 7 Row 0
194072000: system.mem_ctrl.dram: Timing access to addr 0xe330, rank/bank/row 0 7 0
194072000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 194072000
194090750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
194121000: system.mem_ctrl.dram: Address: 0xe338 Rank 0 Bank 7 Row 0
194121000: system.mem_ctrl.dram: Timing access to addr 0xe338, rank/bank/row 0 7 0
194121000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 194121000
194139750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
194170000: system.mem_ctrl.dram: Address: 0xde70 Rank 0 Bank 6 Row 0
194170000: system.mem_ctrl.dram: Timing access to addr 0xde70, rank/bank/row 0 6 0
194170000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 194170000
194188750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
194219000: system.mem_ctrl.dram: Address: 0xde78 Rank 0 Bank 6 Row 0
194219000: system.mem_ctrl.dram: Timing access to addr 0xde78, rank/bank/row 0 6 0
194219000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 194219000
194237750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
194268000: system.mem_ctrl.dram: Address: 0xde78 Rank 0 Bank 6 Row 0
194268000: system.mem_ctrl.dram: Timing access to addr 0xde78, rank/bank/row 0 6 0
194268000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 194268000
194286750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
194317000: system.mem_ctrl.dram: Address: 0x94a88 Rank 1 Bank 2 Row 4
194317000: system.mem_ctrl.dram: Timing access to addr 0x94a88, rank/bank/row 1 2 4
194317000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 194317000
194335750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
194366000: system.mem_ctrl.dram: Address: 0xde78 Rank 0 Bank 6 Row 0
194366000: system.mem_ctrl.dram: Timing access to addr 0xde78, rank/bank/row 0 6 0
194366000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 194366000
194384750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
194415000: system.mem_ctrl.dram: Address: 0x94a90 Rank 1 Bank 2 Row 4
194415000: system.mem_ctrl.dram: Timing access to addr 0x94a90, rank/bank/row 1 2 4
194415000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 194415000
194433750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
194464000: system.mem_ctrl.dram: Address: 0xde78 Rank 0 Bank 6 Row 0
194464000: system.mem_ctrl.dram: Timing access to addr 0xde78, rank/bank/row 0 6 0
194464000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 194464000
194482750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
194513000: system.mem_ctrl.dram: Address: 0x94a98 Rank 1 Bank 2 Row 4
194513000: system.mem_ctrl.dram: Timing access to addr 0x94a98, rank/bank/row 1 2 4
194513000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 194513000
194531750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
194562000: system.mem_ctrl.dram: Address: 0xde78 Rank 0 Bank 6 Row 0
194562000: system.mem_ctrl.dram: Timing access to addr 0xde78, rank/bank/row 0 6 0
194562000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 194562000
194562000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 194569500, now got 1 active
194562000: system.mem_ctrl.dram: Auto-precharged bank: 6
194580750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
194611000: system.mem_ctrl.dram: Address: 0x94aa0 Rank 1 Bank 2 Row 4
194611000: system.mem_ctrl.dram: Timing access to addr 0x94aa0, rank/bank/row 1 2 4
194611000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 194611000
194611000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 194618500, now got 2 active
194611000: system.mem_ctrl.dram: Auto-precharged bank: 10
194629750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
194656250: 0: Refresh due
194656250: 0: Precharging all
194656250: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 194656250, now got 0 active
194656250: 1: Refresh due
194656250: 1: Precharging all
194656250: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 194656250, now got 1 active
194656250: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 194656250, now got 0 active
194660000: system.mem_ctrl.dram: Address: 0xde78 Rank 0 Bank 6 Row 0
194930000: 0: Scheduling next request after refreshing rank 0
194930000: system.mem_ctrl.dram: Timing access to addr 0xde78, rank/bank/row 0 6 0
194930000: system.mem_ctrl.dram: Activate at tick 194930000
194930000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 194930000, now got 1 active
194930000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 194943750
194930000: 1: Scheduling next request after refreshing rank 1
194962500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
194993000: system.mem_ctrl.dram: Address: 0xde80 Rank 0 Bank 6 Row 0
194993000: system.mem_ctrl.dram: Timing access to addr 0xde80, rank/bank/row 0 6 0
194993000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 194993000
195011750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195042000: system.mem_ctrl.dram: Address: 0x94aa8 Rank 1 Bank 2 Row 4
195042000: system.mem_ctrl.dram: Timing access to addr 0x94aa8, rank/bank/row 1 2 4
195042000: system.mem_ctrl.dram: Activate at tick 195042000
195042000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 195042000, now got 1 active
195042000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195055750
195074500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
195105000: system.mem_ctrl.dram: Address: 0xde80 Rank 0 Bank 6 Row 0
195105000: system.mem_ctrl.dram: Timing access to addr 0xde80, rank/bank/row 0 6 0
195105000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195105000
195123750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195154000: system.mem_ctrl.dram: Address: 0x94ab0 Rank 1 Bank 2 Row 4
195154000: system.mem_ctrl.dram: Timing access to addr 0x94ab0, rank/bank/row 1 2 4
195154000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195154000
195172750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
195203000: system.mem_ctrl.dram: Address: 0xde80 Rank 0 Bank 6 Row 0
195203000: system.mem_ctrl.dram: Timing access to addr 0xde80, rank/bank/row 0 6 0
195203000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195203000
195221750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195272000: system.mem_ctrl.dram: Address: 0xf9f8 Rank 0 Bank 7 Row 0
195272000: system.mem_ctrl.dram: Timing access to addr 0xf9f8, rank/bank/row 0 7 0
195272000: system.mem_ctrl.dram: Activate at tick 195272000
195272000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 195272000, now got 2 active
195272000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195285750
195304500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195335000: system.mem_ctrl.dram: Address: 0xf9f8 Rank 0 Bank 7 Row 0
195335000: system.mem_ctrl.dram: Timing access to addr 0xf9f8, rank/bank/row 0 7 0
195335000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195335000
195353750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195384000: system.mem_ctrl.dram: Address: 0xf9f8 Rank 0 Bank 7 Row 0
195384000: system.mem_ctrl.dram: Timing access to addr 0xf9f8, rank/bank/row 0 7 0
195384000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195384000
195402750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195433000: system.mem_ctrl.dram: Address: 0xfa00 Rank 0 Bank 7 Row 0
195433000: system.mem_ctrl.dram: Timing access to addr 0xfa00, rank/bank/row 0 7 0
195433000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195433000
195451750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195482000: system.mem_ctrl.dram: Address: 0xfa00 Rank 0 Bank 7 Row 0
195482000: system.mem_ctrl.dram: Timing access to addr 0xfa00, rank/bank/row 0 7 0
195482000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195482000
195500750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195531000: system.mem_ctrl.dram: Address: 0xfa08 Rank 0 Bank 7 Row 0
195531000: system.mem_ctrl.dram: Timing access to addr 0xfa08, rank/bank/row 0 7 0
195531000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195531000
195549750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195580000: system.mem_ctrl.dram: Address: 0xfa48 Rank 0 Bank 7 Row 0
195580000: system.mem_ctrl.dram: Timing access to addr 0xfa48, rank/bank/row 0 7 0
195580000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195580000
195598750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195650000: system.mem_ctrl.dram: Address: 0xfa48 Rank 0 Bank 7 Row 0
195650000: system.mem_ctrl.dram: Timing access to addr 0xfa48, rank/bank/row 0 7 0
195650000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195650000
195668750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195699000: system.mem_ctrl.dram: Address: 0xfa50 Rank 0 Bank 7 Row 0
195699000: system.mem_ctrl.dram: Timing access to addr 0xfa50, rank/bank/row 0 7 0
195699000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195699000
195717750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195748000: system.mem_ctrl.dram: Address: 0xfa10 Rank 0 Bank 7 Row 0
195748000: system.mem_ctrl.dram: Timing access to addr 0xfa10, rank/bank/row 0 7 0
195748000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195748000
195766750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195797000: system.mem_ctrl.dram: Address: 0xfa10 Rank 0 Bank 7 Row 0
195797000: system.mem_ctrl.dram: Timing access to addr 0xfa10, rank/bank/row 0 7 0
195797000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195797000
195815750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195846000: system.mem_ctrl.dram: Address: 0xfa18 Rank 0 Bank 7 Row 0
195846000: system.mem_ctrl.dram: Timing access to addr 0xfa18, rank/bank/row 0 7 0
195846000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195846000
195864750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195895000: system.mem_ctrl.dram: Address: 0x94ac8 Rank 1 Bank 2 Row 4
195895000: system.mem_ctrl.dram: Timing access to addr 0x94ac8, rank/bank/row 1 2 4
195895000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195895000
195913750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
195944000: system.mem_ctrl.dram: Address: 0xfa18 Rank 0 Bank 7 Row 0
195944000: system.mem_ctrl.dram: Timing access to addr 0xfa18, rank/bank/row 0 7 0
195944000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195944000
195962750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195993000: system.mem_ctrl.dram: Address: 0x94ad0 Rank 1 Bank 2 Row 4
195993000: system.mem_ctrl.dram: Timing access to addr 0x94ad0, rank/bank/row 1 2 4
195993000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195993000
196011750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
196042000: system.mem_ctrl.dram: Address: 0xfa18 Rank 0 Bank 7 Row 0
196042000: system.mem_ctrl.dram: Timing access to addr 0xfa18, rank/bank/row 0 7 0
196042000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196042000
196060750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
196091000: system.mem_ctrl.dram: Address: 0xfa20 Rank 0 Bank 7 Row 0
196091000: system.mem_ctrl.dram: Timing access to addr 0xfa20, rank/bank/row 0 7 0
196091000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196091000
196109750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
196160000: system.mem_ctrl.dram: Address: 0xfa20 Rank 0 Bank 7 Row 0
196160000: system.mem_ctrl.dram: Timing access to addr 0xfa20, rank/bank/row 0 7 0
196160000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196160000
196160000: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 196167500, now got 1 active
196160000: system.mem_ctrl.dram: Auto-precharged bank: 7
196178750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
196209000: system.mem_ctrl.dram: Address: 0xfa28 Rank 0 Bank 7 Row 0
196209000: system.mem_ctrl.dram: Timing access to addr 0xfa28, rank/bank/row 0 7 0
196209000: system.mem_ctrl.dram: Activate at tick 196209000
196209000: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 196209000, now got 2 active
196209000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196222750
196241500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
196272000: system.mem_ctrl.dram: Address: 0x94ae0 Rank 1 Bank 2 Row 4
196272000: system.mem_ctrl.dram: Timing access to addr 0x94ae0, rank/bank/row 1 2 4
196272000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196272000
196290750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
196321000: system.mem_ctrl.dram: Address: 0xfa28 Rank 0 Bank 7 Row 0
196321000: system.mem_ctrl.dram: Timing access to addr 0xfa28, rank/bank/row 0 7 0
196321000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196321000
196339750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
196370000: system.mem_ctrl.dram: Address: 0xfa28 Rank 0 Bank 7 Row 0
196370000: system.mem_ctrl.dram: Timing access to addr 0xfa28, rank/bank/row 0 7 0
196370000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196370000
196388750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
196419000: system.mem_ctrl.dram: Address: 0x94ae8 Rank 1 Bank 2 Row 4
196419000: system.mem_ctrl.dram: Timing access to addr 0x94ae8, rank/bank/row 1 2 4
196419000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196419000
196437750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
196468000: system.mem_ctrl.dram: Address: 0x32d70 Rank 1 Bank 1 Row 1
196468000: system.mem_ctrl.dram: Timing access to addr 0x32d70, rank/bank/row 1 1 1
196468000: system.mem_ctrl.dram: Activate at tick 196468000
196468000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 196468000, now got 2 active
196468000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196481750
196500500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
196552000: system.mem_ctrl.dram: Address: 0x32d70 Rank 1 Bank 1 Row 1
196552000: system.mem_ctrl.dram: Timing access to addr 0x32d70, rank/bank/row 1 1 1
196552000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196552000
196570750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
196601000: system.mem_ctrl.dram: Address: 0x32d78 Rank 1 Bank 1 Row 1
196601000: system.mem_ctrl.dram: Timing access to addr 0x32d78, rank/bank/row 1 1 1
196601000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196601000
196619750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
196670000: system.mem_ctrl.dram: Address: 0x32d78 Rank 1 Bank 1 Row 1
196670000: system.mem_ctrl.dram: Timing access to addr 0x32d78, rank/bank/row 1 1 1
196670000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196670000
196688750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
196719000: system.mem_ctrl.dram: Address: 0x32d80 Rank 1 Bank 1 Row 1
196719000: system.mem_ctrl.dram: Timing access to addr 0x32d80, rank/bank/row 1 1 1
196719000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196719000
196737750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
196768000: system.mem_ctrl.dram: Address: 0x960a0 Rank 1 Bank 3 Row 4
196768000: system.mem_ctrl.dram: Timing access to addr 0x960a0, rank/bank/row 1 3 4
196768000: system.mem_ctrl.dram: Activate at tick 196768000
196768000: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 196768000, now got 3 active
196768000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196781750
196800500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
196831000: system.mem_ctrl.dram: Address: 0x32d80 Rank 1 Bank 1 Row 1
196831000: system.mem_ctrl.dram: Timing access to addr 0x32d80, rank/bank/row 1 1 1
196831000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196831000
196849750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
196880000: system.mem_ctrl.dram: Address: 0x32d80 Rank 1 Bank 1 Row 1
196880000: system.mem_ctrl.dram: Timing access to addr 0x32d80, rank/bank/row 1 1 1
196880000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196880000
196898750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
196929000: system.mem_ctrl.dram: Address: 0x32d88 Rank 1 Bank 1 Row 1
196929000: system.mem_ctrl.dram: Timing access to addr 0x32d88, rank/bank/row 1 1 1
196929000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196929000
196947750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
196978000: system.mem_ctrl.dram: Address: 0x32d88 Rank 1 Bank 1 Row 1
196978000: system.mem_ctrl.dram: Timing access to addr 0x32d88, rank/bank/row 1 1 1
196978000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196978000
196996750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
197027000: system.mem_ctrl.dram: Address: 0x32d90 Rank 1 Bank 1 Row 1
197027000: system.mem_ctrl.dram: Timing access to addr 0x32d90, rank/bank/row 1 1 1
197027000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197027000
197045750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
197076000: system.mem_ctrl.dram: Address: 0x93528 Rank 1 Bank 1 Row 4
197097000: system.mem_ctrl.dram: Address: 0x32d90 Rank 1 Bank 1 Row 1
197097000: system.mem_ctrl.dram: Timing access to addr 0x32d90, rank/bank/row 1 1 1
197097000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197097000
197115750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
197146000: system.mem_ctrl.dram: Address: 0x32d90 Rank 1 Bank 1 Row 1
197146000: system.mem_ctrl.dram: Timing access to addr 0x32d90, rank/bank/row 1 1 1
197146000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197146000
197164750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
197195000: system.mem_ctrl.dram: Address: 0x32d98 Rank 1 Bank 1 Row 1
197195000: system.mem_ctrl.dram: Timing access to addr 0x32d98, rank/bank/row 1 1 1
197195000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197195000
197213750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
197244000: system.mem_ctrl.dram: Address: 0x32d98 Rank 1 Bank 1 Row 1
197244000: system.mem_ctrl.dram: Timing access to addr 0x32d98, rank/bank/row 1 1 1
197244000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197244000
197262750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
197293000: system.mem_ctrl.dram: Address: 0x32da0 Rank 1 Bank 1 Row 1
197293000: system.mem_ctrl.dram: Timing access to addr 0x32da0, rank/bank/row 1 1 1
197293000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197293000
197311750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
197363000: system.mem_ctrl.dram: Address: 0x32da0 Rank 1 Bank 1 Row 1
197363000: system.mem_ctrl.dram: Timing access to addr 0x32da0, rank/bank/row 1 1 1
197363000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197363000
197363000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 197370500, now got 2 active
197363000: system.mem_ctrl.dram: Auto-precharged bank: 9
197381750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
197412000: system.mem_ctrl.dram: Address: 0x32da8 Rank 1 Bank 1 Row 1
197412000: system.mem_ctrl.dram: Timing access to addr 0x32da8, rank/bank/row 1 1 1
197412000: system.mem_ctrl.dram: Activate at tick 197412000
197412000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 197412000, now got 3 active
197412000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197425750
197444500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
197475000: system.mem_ctrl.dram: Address: 0x32da8 Rank 1 Bank 1 Row 1
197475000: system.mem_ctrl.dram: Timing access to addr 0x32da8, rank/bank/row 1 1 1
197475000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197475000
197493750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
197524000: system.mem_ctrl.dram: Address: 0x32da8 Rank 1 Bank 1 Row 1
197524000: system.mem_ctrl.dram: Timing access to addr 0x32da8, rank/bank/row 1 1 1
197524000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197524000
197542750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
197573000: system.mem_ctrl.dram: Address: 0x32db0 Rank 1 Bank 1 Row 1
197573000: system.mem_ctrl.dram: Timing access to addr 0x32db0, rank/bank/row 1 1 1
197573000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197573000
197591750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
197622000: system.mem_ctrl.dram: Address: 0x32db0 Rank 1 Bank 1 Row 1
197622000: system.mem_ctrl.dram: Timing access to addr 0x32db0, rank/bank/row 1 1 1
197622000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197622000
197640750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
197671000: system.mem_ctrl.dram: Address: 0x32db8 Rank 1 Bank 1 Row 1
197671000: system.mem_ctrl.dram: Timing access to addr 0x32db8, rank/bank/row 1 1 1
197671000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197671000
197689750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
197720000: system.mem_ctrl.dram: Address: 0x62660 Rank 0 Bank 1 Row 3
197720000: system.mem_ctrl.dram: Timing access to addr 0x62660, rank/bank/row 0 1 3
197720000: system.mem_ctrl.dram: Activate at tick 197720000
197720000: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 197720000, now got 3 active
197720000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197733750
197752500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
197783000: system.mem_ctrl.dram: Address: 0x32db8 Rank 1 Bank 1 Row 1
197783000: system.mem_ctrl.dram: Timing access to addr 0x32db8, rank/bank/row 1 1 1
197783000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197783000
197801750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
197832000: system.mem_ctrl.dram: Address: 0x960d8 Rank 1 Bank 3 Row 4
197853000: system.mem_ctrl.dram: Address: 0x32dc0 Rank 1 Bank 1 Row 1
197853000: system.mem_ctrl.dram: Timing access to addr 0x32dc0, rank/bank/row 1 1 1
197853000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197853000
197871750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
197923000: system.mem_ctrl.dram: Address: 0x32dc0 Rank 1 Bank 1 Row 1
197923000: system.mem_ctrl.dram: Timing access to addr 0x32dc0, rank/bank/row 1 1 1
197923000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197923000
197941750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
197972000: system.mem_ctrl.dram: Address: 0x32dc8 Rank 1 Bank 1 Row 1
197972000: system.mem_ctrl.dram: Timing access to addr 0x32dc8, rank/bank/row 1 1 1
197972000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197972000
197990750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
198042000: system.mem_ctrl.dram: Address: 0x32dc8 Rank 1 Bank 1 Row 1
198042000: system.mem_ctrl.dram: Timing access to addr 0x32dc8, rank/bank/row 1 1 1
198042000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198042000
198060750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
198091000: system.mem_ctrl.dram: Address: 0x32dd0 Rank 1 Bank 1 Row 1
198091000: system.mem_ctrl.dram: Timing access to addr 0x32dd0, rank/bank/row 1 1 1
198091000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198091000
198109750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
198161000: system.mem_ctrl.dram: Address: 0x32dd8 Rank 1 Bank 1 Row 1
198161000: system.mem_ctrl.dram: Timing access to addr 0x32dd8, rank/bank/row 1 1 1
198161000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198161000
198179750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
198231000: system.mem_ctrl.dram: Address: 0x32dd8 Rank 1 Bank 1 Row 1
198231000: system.mem_ctrl.dram: Timing access to addr 0x32dd8, rank/bank/row 1 1 1
198231000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198231000
198249750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
198280000: system.mem_ctrl.dram: Address: 0x32de0 Rank 1 Bank 1 Row 1
198280000: system.mem_ctrl.dram: Timing access to addr 0x32de0, rank/bank/row 1 1 1
198280000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198280000
198298750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
198329000: system.mem_ctrl.dram: Address: 0x32de0 Rank 1 Bank 1 Row 1
198329000: system.mem_ctrl.dram: Timing access to addr 0x32de0, rank/bank/row 1 1 1
198329000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198329000
198329000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 198336500, now got 2 active
198329000: system.mem_ctrl.dram: Auto-precharged bank: 9
198347750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
198398000: system.mem_ctrl.dram: Address: 0x32de0 Rank 1 Bank 1 Row 1
198398000: system.mem_ctrl.dram: Timing access to addr 0x32de0, rank/bank/row 1 1 1
198398000: system.mem_ctrl.dram: Activate at tick 198398000
198398000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 198398000, now got 3 active
198398000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198411750
198430500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
198461000: system.mem_ctrl.dram: Address: 0x62670 Rank 0 Bank 1 Row 3
198461000: system.mem_ctrl.dram: Timing access to addr 0x62670, rank/bank/row 0 1 3
198461000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198461000
198479750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
198510000: system.mem_ctrl.dram: Address: 0x32de8 Rank 1 Bank 1 Row 1
198510000: system.mem_ctrl.dram: Timing access to addr 0x32de8, rank/bank/row 1 1 1
198510000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198510000
198528750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
198559000: system.mem_ctrl.dram: Address: 0x32de8 Rank 1 Bank 1 Row 1
198559000: system.mem_ctrl.dram: Timing access to addr 0x32de8, rank/bank/row 1 1 1
198559000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198559000
198577750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
198608000: system.mem_ctrl.dram: Address: 0x32df0 Rank 1 Bank 1 Row 1
198608000: system.mem_ctrl.dram: Timing access to addr 0x32df0, rank/bank/row 1 1 1
198608000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198608000
198626750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
198657000: system.mem_ctrl.dram: Address: 0x7fa38 Rank 1 Bank 7 Row 3
198657000: system.mem_ctrl.dram: Timing access to addr 0x7fa38, rank/bank/row 1 7 3
198657000: system.mem_ctrl.dram: Activate at tick 198657000
198657000: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 198657000, now got 4 active
198657000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198670750
198689500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
198720000: system.mem_ctrl.dram: Address: 0x32df0 Rank 1 Bank 1 Row 1
198720000: system.mem_ctrl.dram: Timing access to addr 0x32df0, rank/bank/row 1 1 1
198720000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198720000
198738750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
198769000: system.mem_ctrl.dram: Address: 0x32df0 Rank 1 Bank 1 Row 1
198769000: system.mem_ctrl.dram: Timing access to addr 0x32df0, rank/bank/row 1 1 1
198769000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198769000
198787750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
198818000: system.mem_ctrl.dram: Address: 0x32df8 Rank 1 Bank 1 Row 1
198818000: system.mem_ctrl.dram: Timing access to addr 0x32df8, rank/bank/row 1 1 1
198818000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198818000
198836750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
198867000: system.mem_ctrl.dram: Address: 0x32e08 Rank 1 Bank 1 Row 1
198867000: system.mem_ctrl.dram: Timing access to addr 0x32e08, rank/bank/row 1 1 1
198867000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198867000
198885750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
198916000: system.mem_ctrl.dram: Address: 0x32e08 Rank 1 Bank 1 Row 1
198916000: system.mem_ctrl.dram: Timing access to addr 0x32e08, rank/bank/row 1 1 1
198916000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198916000
198934750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
198965000: system.mem_ctrl.dram: Address: 0x32e00 Rank 1 Bank 1 Row 1
198965000: system.mem_ctrl.dram: Timing access to addr 0x32e00, rank/bank/row 1 1 1
198965000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198965000
198983750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
199035000: system.mem_ctrl.dram: Address: 0x32e08 Rank 1 Bank 1 Row 1
199035000: system.mem_ctrl.dram: Timing access to addr 0x32e08, rank/bank/row 1 1 1
199035000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199035000
199053750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
199084000: system.mem_ctrl.dram: Address: 0x32e08 Rank 1 Bank 1 Row 1
199084000: system.mem_ctrl.dram: Timing access to addr 0x32e08, rank/bank/row 1 1 1
199084000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199084000
199102750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
199133000: system.mem_ctrl.dram: Address: 0x32e08 Rank 1 Bank 1 Row 1
199133000: system.mem_ctrl.dram: Timing access to addr 0x32e08, rank/bank/row 1 1 1
199133000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199133000
199151750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
199182000: system.mem_ctrl.dram: Address: 0x32e10 Rank 1 Bank 1 Row 1
199182000: system.mem_ctrl.dram: Timing access to addr 0x32e10, rank/bank/row 1 1 1
199182000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199182000
199200750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
199231000: system.mem_ctrl.dram: Address: 0x32e10 Rank 1 Bank 1 Row 1
199231000: system.mem_ctrl.dram: Timing access to addr 0x32e10, rank/bank/row 1 1 1
199231000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199231000
199249750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
199280000: system.mem_ctrl.dram: Address: 0x32e10 Rank 1 Bank 1 Row 1
199280000: system.mem_ctrl.dram: Timing access to addr 0x32e10, rank/bank/row 1 1 1
199280000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199280000
199280000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 199287500, now got 3 active
199280000: system.mem_ctrl.dram: Auto-precharged bank: 9
199298750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
199329000: system.mem_ctrl.dram: Address: 0x32e18 Rank 1 Bank 1 Row 1
199329000: system.mem_ctrl.dram: Timing access to addr 0x32e18, rank/bank/row 1 1 1
199329000: system.mem_ctrl.dram: Activate at tick 199329000
199329000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 199329000, now got 4 active
199329000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199342750
199361500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
199392000: system.mem_ctrl.dram: Address: 0x32e18 Rank 1 Bank 1 Row 1
199392000: system.mem_ctrl.dram: Timing access to addr 0x32e18, rank/bank/row 1 1 1
199392000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199392000
199410750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
199441000: system.mem_ctrl.dram: Address: 0x32e18 Rank 1 Bank 1 Row 1
199441000: system.mem_ctrl.dram: Timing access to addr 0x32e18, rank/bank/row 1 1 1
199441000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199441000
199459750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
199490000: system.mem_ctrl.dram: Address: 0x32e20 Rank 1 Bank 1 Row 1
199490000: system.mem_ctrl.dram: Timing access to addr 0x32e20, rank/bank/row 1 1 1
199490000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199490000
199508750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
199539000: system.mem_ctrl.dram: Address: 0x32e20 Rank 1 Bank 1 Row 1
199539000: system.mem_ctrl.dram: Timing access to addr 0x32e20, rank/bank/row 1 1 1
199539000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199539000
199557750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
199588000: system.mem_ctrl.dram: Address: 0x32e20 Rank 1 Bank 1 Row 1
199588000: system.mem_ctrl.dram: Timing access to addr 0x32e20, rank/bank/row 1 1 1
199588000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199588000
199606750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
199658000: system.mem_ctrl.dram: Address: 0x32e28 Rank 1 Bank 1 Row 1
199658000: system.mem_ctrl.dram: Timing access to addr 0x32e28, rank/bank/row 1 1 1
199658000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199658000
199676750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
199707000: system.mem_ctrl.dram: Address: 0x32e28 Rank 1 Bank 1 Row 1
199707000: system.mem_ctrl.dram: Timing access to addr 0x32e28, rank/bank/row 1 1 1
199707000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199707000
199725750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
199756000: system.mem_ctrl.dram: Address: 0x32db0 Rank 1 Bank 1 Row 1
199756000: system.mem_ctrl.dram: Timing access to addr 0x32db0, rank/bank/row 1 1 1
199756000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199756000
199774750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
199805000: system.mem_ctrl.dram: Address: 0x32db8 Rank 1 Bank 1 Row 1
199805000: system.mem_ctrl.dram: Timing access to addr 0x32db8, rank/bank/row 1 1 1
199805000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199805000
199823750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
199854000: system.mem_ctrl.dram: Address: 0x62668 Rank 0 Bank 1 Row 3
199854000: system.mem_ctrl.dram: Timing access to addr 0x62668, rank/bank/row 0 1 3
199854000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199854000
199872750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
199903000: system.mem_ctrl.dram: Address: 0x32db8 Rank 1 Bank 1 Row 1
199903000: system.mem_ctrl.dram: Timing access to addr 0x32db8, rank/bank/row 1 1 1
199903000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199903000
199921750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
199952000: system.mem_ctrl.dram: Address: 0x96128 Rank 1 Bank 3 Row 4
199973000: system.mem_ctrl.dram: Address: 0x32dc0 Rank 1 Bank 1 Row 1
199973000: system.mem_ctrl.dram: Timing access to addr 0x32dc0, rank/bank/row 1 1 1
199973000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199973000
199991750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
200043000: system.mem_ctrl.dram: Address: 0x32dc0 Rank 1 Bank 1 Row 1
200043000: system.mem_ctrl.dram: Timing access to addr 0x32dc0, rank/bank/row 1 1 1
200043000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200043000
200061750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
200092000: system.mem_ctrl.dram: Address: 0x32dc8 Rank 1 Bank 1 Row 1
200092000: system.mem_ctrl.dram: Timing access to addr 0x32dc8, rank/bank/row 1 1 1
200092000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200092000
200110750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
200162000: system.mem_ctrl.dram: Address: 0x32dc8 Rank 1 Bank 1 Row 1
200162000: system.mem_ctrl.dram: Timing access to addr 0x32dc8, rank/bank/row 1 1 1
200162000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200162000
200180750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
200211000: system.mem_ctrl.dram: Address: 0x32dd0 Rank 1 Bank 1 Row 1
200211000: system.mem_ctrl.dram: Timing access to addr 0x32dd0, rank/bank/row 1 1 1
200211000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200211000
200211000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 200218500, now got 3 active
200211000: system.mem_ctrl.dram: Auto-precharged bank: 9
200229750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
200281000: system.mem_ctrl.dram: Address: 0x32dd8 Rank 1 Bank 1 Row 1
200281000: system.mem_ctrl.dram: Timing access to addr 0x32dd8, rank/bank/row 1 1 1
200281000: system.mem_ctrl.dram: Activate at tick 200281000
200281000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 200281000, now got 4 active
200281000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200294750
200313500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
200365000: system.mem_ctrl.dram: Address: 0x32dd8 Rank 1 Bank 1 Row 1
200365000: system.mem_ctrl.dram: Timing access to addr 0x32dd8, rank/bank/row 1 1 1
200365000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200365000
200383750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
200414000: system.mem_ctrl.dram: Address: 0x32de0 Rank 1 Bank 1 Row 1
200414000: system.mem_ctrl.dram: Timing access to addr 0x32de0, rank/bank/row 1 1 1
200414000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200414000
200432750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
200463000: system.mem_ctrl.dram: Address: 0x32de0 Rank 1 Bank 1 Row 1
200463000: system.mem_ctrl.dram: Timing access to addr 0x32de0, rank/bank/row 1 1 1
200463000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200463000
200481750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
200532000: system.mem_ctrl.dram: Address: 0x32de0 Rank 1 Bank 1 Row 1
200532000: system.mem_ctrl.dram: Timing access to addr 0x32de0, rank/bank/row 1 1 1
200532000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200532000
200550750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
200581000: system.mem_ctrl.dram: Address: 0x62678 Rank 0 Bank 1 Row 3
200581000: system.mem_ctrl.dram: Timing access to addr 0x62678, rank/bank/row 0 1 3
200581000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200581000
200599750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
200630000: system.mem_ctrl.dram: Address: 0x32de8 Rank 1 Bank 1 Row 1
200630000: system.mem_ctrl.dram: Timing access to addr 0x32de8, rank/bank/row 1 1 1
200630000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200630000
200648750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
200679000: system.mem_ctrl.dram: Address: 0x32de8 Rank 1 Bank 1 Row 1
200679000: system.mem_ctrl.dram: Timing access to addr 0x32de8, rank/bank/row 1 1 1
200679000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200679000
200697750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
200728000: system.mem_ctrl.dram: Address: 0x32df0 Rank 1 Bank 1 Row 1
200728000: system.mem_ctrl.dram: Timing access to addr 0x32df0, rank/bank/row 1 1 1
200728000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200728000
200746750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
200777000: system.mem_ctrl.dram: Address: 0x7fa38 Rank 1 Bank 7 Row 3
200777000: system.mem_ctrl.dram: Timing access to addr 0x7fa38, rank/bank/row 1 7 3
200777000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200777000
200795750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
200826000: system.mem_ctrl.dram: Address: 0x32df0 Rank 1 Bank 1 Row 1
200826000: system.mem_ctrl.dram: Timing access to addr 0x32df0, rank/bank/row 1 1 1
200826000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200826000
200844750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
200875000: system.mem_ctrl.dram: Address: 0x32df0 Rank 1 Bank 1 Row 1
200875000: system.mem_ctrl.dram: Timing access to addr 0x32df0, rank/bank/row 1 1 1
200875000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200875000
200893750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
200924000: system.mem_ctrl.dram: Address: 0x32df8 Rank 1 Bank 1 Row 1
200924000: system.mem_ctrl.dram: Timing access to addr 0x32df8, rank/bank/row 1 1 1
200924000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200924000
200942750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
200973000: system.mem_ctrl.dram: Address: 0x32e08 Rank 1 Bank 1 Row 1
200973000: system.mem_ctrl.dram: Timing access to addr 0x32e08, rank/bank/row 1 1 1
200973000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200973000
200991750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
201022000: system.mem_ctrl.dram: Address: 0x32e08 Rank 1 Bank 1 Row 1
201022000: system.mem_ctrl.dram: Timing access to addr 0x32e08, rank/bank/row 1 1 1
201022000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201022000
201040750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
201071000: system.mem_ctrl.dram: Address: 0x32e00 Rank 1 Bank 1 Row 1
201071000: system.mem_ctrl.dram: Timing access to addr 0x32e00, rank/bank/row 1 1 1
201071000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201071000
201089750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
201141000: system.mem_ctrl.dram: Address: 0x32e08 Rank 1 Bank 1 Row 1
201141000: system.mem_ctrl.dram: Timing access to addr 0x32e08, rank/bank/row 1 1 1
201141000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201141000
201159750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
201190000: system.mem_ctrl.dram: Address: 0x32e08 Rank 1 Bank 1 Row 1
201190000: system.mem_ctrl.dram: Timing access to addr 0x32e08, rank/bank/row 1 1 1
201190000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201190000
201190000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 201197500, now got 3 active
201190000: system.mem_ctrl.dram: Auto-precharged bank: 9
201208750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
201239000: system.mem_ctrl.dram: Address: 0x32e08 Rank 1 Bank 1 Row 1
201239000: system.mem_ctrl.dram: Timing access to addr 0x32e08, rank/bank/row 1 1 1
201239000: system.mem_ctrl.dram: Activate at tick 201239000
201239000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 201239000, now got 4 active
201239000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201252750
201271500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
201302000: system.mem_ctrl.dram: Address: 0x32e10 Rank 1 Bank 1 Row 1
201302000: system.mem_ctrl.dram: Timing access to addr 0x32e10, rank/bank/row 1 1 1
201302000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201302000
201320750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
201351000: system.mem_ctrl.dram: Address: 0x32e10 Rank 1 Bank 1 Row 1
201351000: system.mem_ctrl.dram: Timing access to addr 0x32e10, rank/bank/row 1 1 1
201351000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201351000
201369750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
201400000: system.mem_ctrl.dram: Address: 0x32e10 Rank 1 Bank 1 Row 1
201400000: system.mem_ctrl.dram: Timing access to addr 0x32e10, rank/bank/row 1 1 1
201400000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201400000
201418750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
201449000: system.mem_ctrl.dram: Address: 0x32e18 Rank 1 Bank 1 Row 1
201449000: system.mem_ctrl.dram: Timing access to addr 0x32e18, rank/bank/row 1 1 1
201449000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201449000
201467750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
201498000: system.mem_ctrl.dram: Address: 0x32e18 Rank 1 Bank 1 Row 1
201498000: system.mem_ctrl.dram: Timing access to addr 0x32e18, rank/bank/row 1 1 1
201498000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201498000
201516750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
201547000: system.mem_ctrl.dram: Address: 0x32e18 Rank 1 Bank 1 Row 1
201547000: system.mem_ctrl.dram: Timing access to addr 0x32e18, rank/bank/row 1 1 1
201547000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201547000
201565750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
201596000: system.mem_ctrl.dram: Address: 0x32e20 Rank 1 Bank 1 Row 1
201596000: system.mem_ctrl.dram: Timing access to addr 0x32e20, rank/bank/row 1 1 1
201596000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201596000
201614750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
201645000: system.mem_ctrl.dram: Address: 0x32e20 Rank 1 Bank 1 Row 1
201645000: system.mem_ctrl.dram: Timing access to addr 0x32e20, rank/bank/row 1 1 1
201645000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201645000
201663750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
201694000: system.mem_ctrl.dram: Address: 0x32e20 Rank 1 Bank 1 Row 1
201694000: system.mem_ctrl.dram: Timing access to addr 0x32e20, rank/bank/row 1 1 1
201694000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201694000
201712750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
201764000: system.mem_ctrl.dram: Address: 0x32e28 Rank 1 Bank 1 Row 1
201764000: system.mem_ctrl.dram: Timing access to addr 0x32e28, rank/bank/row 1 1 1
201764000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201764000
201782750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
201813000: system.mem_ctrl.dram: Address: 0x32e28 Rank 1 Bank 1 Row 1
201813000: system.mem_ctrl.dram: Timing access to addr 0x32e28, rank/bank/row 1 1 1
201813000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201813000
201831750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
201862000: system.mem_ctrl.dram: Address: 0x32e28 Rank 1 Bank 1 Row 1
201862000: system.mem_ctrl.dram: Timing access to addr 0x32e28, rank/bank/row 1 1 1
201862000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201862000
201880750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
201911000: system.mem_ctrl.dram: Address: 0x32e30 Rank 1 Bank 1 Row 1
201911000: system.mem_ctrl.dram: Timing access to addr 0x32e30, rank/bank/row 1 1 1
201911000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201911000
201929750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
201960000: system.mem_ctrl.dram: Address: 0x32e38 Rank 1 Bank 1 Row 1
201960000: system.mem_ctrl.dram: Timing access to addr 0x32e38, rank/bank/row 1 1 1
201960000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201960000
201978750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
202030000: system.mem_ctrl.dram: Address: 0x32e38 Rank 1 Bank 1 Row 1
202030000: system.mem_ctrl.dram: Timing access to addr 0x32e38, rank/bank/row 1 1 1
202030000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202030000
202030000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 202037500, now got 3 active
202030000: system.mem_ctrl.dram: Auto-precharged bank: 9
202048750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
202079000: system.mem_ctrl.dram: Address: 0x32e40 Rank 1 Bank 1 Row 1
202079000: system.mem_ctrl.dram: Timing access to addr 0x32e40, rank/bank/row 1 1 1
202079000: system.mem_ctrl.dram: Activate at tick 202079000
202079000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 202079000, now got 4 active
202079000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202092750
202111500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
202163000: system.mem_ctrl.dram: Address: 0x32e40 Rank 1 Bank 1 Row 1
202163000: system.mem_ctrl.dram: Timing access to addr 0x32e40, rank/bank/row 1 1 1
202163000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202163000
202181750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
202212000: system.mem_ctrl.dram: Address: 0x32e48 Rank 1 Bank 1 Row 1
202212000: system.mem_ctrl.dram: Timing access to addr 0x32e48, rank/bank/row 1 1 1
202212000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202212000
202230750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
202261000: system.mem_ctrl.dram: Address: 0x32e50 Rank 1 Bank 1 Row 1
202261000: system.mem_ctrl.dram: Timing access to addr 0x32e50, rank/bank/row 1 1 1
202261000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202261000
202279750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
202330000: system.mem_ctrl.dram: Address: 0x32e50 Rank 1 Bank 1 Row 1
202330000: system.mem_ctrl.dram: Timing access to addr 0x32e50, rank/bank/row 1 1 1
202330000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202330000
202348750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
202379000: system.mem_ctrl.dram: Address: 0x32e58 Rank 1 Bank 1 Row 1
202379000: system.mem_ctrl.dram: Timing access to addr 0x32e58, rank/bank/row 1 1 1
202379000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202379000
202397750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
202428000: system.mem_ctrl.dram: Address: 0x7fa20 Rank 1 Bank 7 Row 3
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
202428000: system.mem_ctrl.dram: Timing access to addr 0x949f8, rank/bank/row 1 2 4
202428000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202428000
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
202428000: system.mem_ctrl.dram: Timing access to addr 0x949b8, rank/bank/row 1 2 4
202428000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202433000
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
202428000: system.mem_ctrl.dram: Timing access to addr 0x94978, rank/bank/row 1 2 4
202428000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202438000
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
202428000: system.mem_ctrl.dram: Timing access to addr 0x96008, rank/bank/row 1 3 4
202428000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202443000
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
202428000: system.mem_ctrl.dram: Timing access to addr 0x94a00, rank/bank/row 1 2 4
202428000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202448000
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
202428000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
202428000: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
202428000: system.mem_ctrl.dram: Timing access to addr 0x94a68, rank/bank/row 1 2 4
202428000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202453000
202430500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202430500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202430500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202430500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202430500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202430500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202430500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202430500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202430500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202430500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202430500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202430500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202430500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202430500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202430500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202430500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202430500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202430500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202430500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202430500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202430500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202430500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202430500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202430500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202430500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202430500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202430500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202430500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202430500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202430500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202430500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
202430500: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
202430500: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
202430500: system.mem_ctrl.dram: Timing access to addr 0x96068, rank/bank/row 1 3 4
202430500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202458000
202435500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202435500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202435500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202435500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202435500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202435500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202435500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202435500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202435500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202435500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202435500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202435500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202435500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202435500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202435500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202435500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202435500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202435500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202435500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202435500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202435500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202435500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202435500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202435500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202435500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202435500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202435500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202435500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202435500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202435500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202435500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
202435500: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
202435500: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
202435500: system.mem_ctrl.dram: Timing access to addr 0x96098, rank/bank/row 1 3 4
202435500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202463000
202440500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202440500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202440500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202440500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202440500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202440500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202440500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202440500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202440500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202440500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202440500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202440500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202440500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202440500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202440500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202440500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202440500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202440500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202440500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202440500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202440500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202440500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202440500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202440500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202440500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202440500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202440500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202440500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202440500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202440500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202440500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
202440500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
202440500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
202440500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
202440500: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
202440500: system.mem_ctrl.dram: Timing access to addr 0x94ab8, rank/bank/row 1 2 4
202440500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202468000
202442500: 1: Refresh due
202442500: 1: Refresh awaiting draining
202442500: 0: Refresh due
202442500: 0: Precharging all
202442500: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 202442500, now got 2 active
202442500: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 202442500, now got 1 active
202442500: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 202442500, now got 0 active
202445500: 1: Refresh drain done, now precharging
202445500: 1: Precharging all
202445500: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 202501750, now got 3 active
202445500: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 202501750, now got 2 active
202445500: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 202501750, now got 1 active
202445500: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 202501750, now got 0 active
202449000: system.mem_ctrl.dram: Address: 0x32e58 Rank 1 Bank 1 Row 1
202716250: 0: Scheduling next request after refreshing rank 0
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 not available
202716250: system.mem_ctrl.dram: Timing access to addr 0x80c48, rank/bank/row 0 0 4
202716250: system.mem_ctrl.dram: Activate at tick 202716250
202716250: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 202716250, now got 1 active
202716250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202730000
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
202716250: system.mem_ctrl.dram: Timing access to addr 0x806e0, rank/bank/row 0 0 4
202716250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202735000
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
202716250: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 not available
202716250: system.mem_ctrl.dram: chooseNextFRFCFS no available DRAM ranks found
202775500: 1: Scheduling next request after refreshing rank 1
202775500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202775500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202775500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202775500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202775500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202775500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202775500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202775500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202775500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202775500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202775500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202775500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202775500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202775500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202775500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202775500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202775500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202775500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202775500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202775500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202775500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202775500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202775500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202775500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202775500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202775500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202775500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202775500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202775500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202775500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202775500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
202775500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
202775500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
202775500: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
202775500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
202775500: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
202775500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202775500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202775500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
202775500: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
202775500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
202775500: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
202775500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
202775500: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
202775500: system.mem_ctrl.dram: Timing access to addr 0x92a80, rank/bank/row 1 1 4
202775500: system.mem_ctrl.dram: Activate at tick 202775500
202775500: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 202775500, now got 1 active
202775500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202789250
202775500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202775500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202775500: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
202775500: system.mem_ctrl.dram: Timing access to addr 0x92ac0, rank/bank/row 1 1 4
202775500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202794250
202775500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202775500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202775500: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
202775500: system.mem_ctrl.dram: Timing access to addr 0x92b00, rank/bank/row 1 1 4
202775500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202799250
202776750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202776750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202776750: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
202776750: system.mem_ctrl.dram: Timing access to addr 0x92b40, rank/bank/row 1 1 4
202776750: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202804250
202781750: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
202781750: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
202781750: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
202781750: system.mem_ctrl.dram: Timing access to addr 0x92b80, rank/bank/row 1 1 4
202781750: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202809250
202786750: system.mem_ctrl.dram: Timing access to addr 0x32e58, rank/bank/row 1 1 1
202786750: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 202843000, now got 0 active
202786750: system.mem_ctrl.dram: Activate at tick 202856750
202786750: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 202856750, now got 1 active
202786750: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202870500
202889250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
202920000: system.mem_ctrl.dram: Address: 0x32e60 Rank 1 Bank 1 Row 1
202920000: system.mem_ctrl.dram: Timing access to addr 0x32e60, rank/bank/row 1 1 1
202920000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202920000
202938750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
202990000: system.mem_ctrl.dram: Address: 0x32e60 Rank 1 Bank 1 Row 1
202990000: system.mem_ctrl.dram: Timing access to addr 0x32e60, rank/bank/row 1 1 1
202990000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202990000
203008750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
203039000: system.mem_ctrl.dram: Address: 0x32e68 Rank 1 Bank 1 Row 1
203039000: system.mem_ctrl.dram: Timing access to addr 0x32e68, rank/bank/row 1 1 1
203039000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203039000
203057750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
203088000: system.mem_ctrl.dram: Address: 0x32e68 Rank 1 Bank 1 Row 1
203088000: system.mem_ctrl.dram: Timing access to addr 0x32e68, rank/bank/row 1 1 1
203088000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203088000
203106750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
203137000: system.mem_ctrl.dram: Address: 0x94af8 Rank 1 Bank 2 Row 4
203137000: system.mem_ctrl.dram: Timing access to addr 0x94af8, rank/bank/row 1 2 4
203137000: system.mem_ctrl.dram: Activate at tick 203137000
203137000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 203137000, now got 2 active
203137000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203150750
203169500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
203200000: system.mem_ctrl.dram: Address: 0x32e68 Rank 1 Bank 1 Row 1
203200000: system.mem_ctrl.dram: Timing access to addr 0x32e68, rank/bank/row 1 1 1
203200000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203200000
203218750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
203249000: system.mem_ctrl.dram: Address: 0x94b00 Rank 1 Bank 2 Row 4
203249000: system.mem_ctrl.dram: Timing access to addr 0x94b00, rank/bank/row 1 2 4
203249000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203249000
203267750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
203298000: system.mem_ctrl.dram: Address: 0x32e68 Rank 1 Bank 1 Row 1
203298000: system.mem_ctrl.dram: Timing access to addr 0x32e68, rank/bank/row 1 1 1
203298000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203298000
203316750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
203347000: system.mem_ctrl.dram: Address: 0x94b08 Rank 1 Bank 2 Row 4
203347000: system.mem_ctrl.dram: Timing access to addr 0x94b08, rank/bank/row 1 2 4
203347000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203347000
203365750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
203396000: system.mem_ctrl.dram: Address: 0x32e68 Rank 1 Bank 1 Row 1
203396000: system.mem_ctrl.dram: Timing access to addr 0x32e68, rank/bank/row 1 1 1
203396000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203396000
203414750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
203445000: system.mem_ctrl.dram: Address: 0x94b10 Rank 1 Bank 2 Row 4
203445000: system.mem_ctrl.dram: Timing access to addr 0x94b10, rank/bank/row 1 2 4
203445000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203445000
203463750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
203494000: system.mem_ctrl.dram: Address: 0x32e68 Rank 1 Bank 1 Row 1
203494000: system.mem_ctrl.dram: Timing access to addr 0x32e68, rank/bank/row 1 1 1
203494000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203494000
203512750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
203543000: system.mem_ctrl.dram: Address: 0x94b18 Rank 1 Bank 2 Row 4
203543000: system.mem_ctrl.dram: Timing access to addr 0x94b18, rank/bank/row 1 2 4
203543000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203543000
203561750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
203592000: system.mem_ctrl.dram: Address: 0x15cd8 Rank 1 Bank 2 Row 0
203592000: system.mem_ctrl.dram: Timing access to addr 0x15cd8, rank/bank/row 1 2 0
203592000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 203592000, now got 1 active
203592000: system.mem_ctrl.dram: Activate at tick 203605750
203592000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 203605750, now got 2 active
203592000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203619500
203638250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
203669000: system.mem_ctrl.dram: Address: 0x15ce0 Rank 1 Bank 2 Row 0
203669000: system.mem_ctrl.dram: Timing access to addr 0x15ce0, rank/bank/row 1 2 0
203669000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203669000
203687750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
203718000: system.mem_ctrl.dram: Address: 0x94b18 Rank 1 Bank 2 Row 4
203739000: system.mem_ctrl.dram: Address: 0x1a320 Rank 1 Bank 5 Row 0
203739000: system.mem_ctrl.dram: Timing access to addr 0x1a320, rank/bank/row 1 5 0
203739000: system.mem_ctrl.dram: Activate at tick 203739000
203739000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 203739000, now got 3 active
203739000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203752750
203771500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
203823000: system.mem_ctrl.dram: Address: 0x1a320 Rank 1 Bank 5 Row 0
203823000: system.mem_ctrl.dram: Timing access to addr 0x1a320, rank/bank/row 1 5 0
203823000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203823000
203841750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
203872000: system.mem_ctrl.dram: Address: 0x1a328 Rank 1 Bank 5 Row 0
203872000: system.mem_ctrl.dram: Timing access to addr 0x1a328, rank/bank/row 1 5 0
203872000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203872000
203890750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
203942000: system.mem_ctrl.dram: Address: 0x1a328 Rank 1 Bank 5 Row 0
203942000: system.mem_ctrl.dram: Timing access to addr 0x1a328, rank/bank/row 1 5 0
203942000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203942000
203960750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
203991000: system.mem_ctrl.dram: Address: 0x1a328 Rank 1 Bank 5 Row 0
203991000: system.mem_ctrl.dram: Timing access to addr 0x1a328, rank/bank/row 1 5 0
203991000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203991000
204009750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
204040000: system.mem_ctrl.dram: Address: 0x1a330 Rank 1 Bank 5 Row 0
204040000: system.mem_ctrl.dram: Timing access to addr 0x1a330, rank/bank/row 1 5 0
204040000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204040000
204058750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
204110000: system.mem_ctrl.dram: Address: 0x1a330 Rank 1 Bank 5 Row 0
204110000: system.mem_ctrl.dram: Timing access to addr 0x1a330, rank/bank/row 1 5 0
204110000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204110000
204128750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
204180000: system.mem_ctrl.dram: Address: 0x1a330 Rank 1 Bank 5 Row 0
204180000: system.mem_ctrl.dram: Timing access to addr 0x1a330, rank/bank/row 1 5 0
204180000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204180000
204198750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
204229000: system.mem_ctrl.dram: Address: 0x1a338 Rank 1 Bank 5 Row 0
204229000: system.mem_ctrl.dram: Timing access to addr 0x1a338, rank/bank/row 1 5 0
204229000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204229000
204247750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
204299000: system.mem_ctrl.dram: Address: 0x1a338 Rank 1 Bank 5 Row 0
204299000: system.mem_ctrl.dram: Timing access to addr 0x1a338, rank/bank/row 1 5 0
204299000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204299000
204317750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
204348000: system.mem_ctrl.dram: Address: 0x1a340 Rank 1 Bank 5 Row 0
204348000: system.mem_ctrl.dram: Timing access to addr 0x1a340, rank/bank/row 1 5 0
204348000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204348000
204366750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
204418000: system.mem_ctrl.dram: Address: 0x11d10 Rank 1 Bank 0 Row 0
204418000: system.mem_ctrl.dram: Timing access to addr 0x11d10, rank/bank/row 1 0 0
204418000: system.mem_ctrl.dram: Activate at tick 204418000
204418000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 204418000, now got 4 active
204418000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204431750
204450500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
204481000: system.mem_ctrl.dram: Address: 0x11d10 Rank 1 Bank 0 Row 0
204481000: system.mem_ctrl.dram: Timing access to addr 0x11d10, rank/bank/row 1 0 0
204481000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204481000
204499750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
204530000: system.mem_ctrl.dram: Address: 0x11d10 Rank 1 Bank 0 Row 0
204530000: system.mem_ctrl.dram: Timing access to addr 0x11d10, rank/bank/row 1 0 0
204530000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204530000
204548750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
204579000: system.mem_ctrl.dram: Address: 0x11d18 Rank 1 Bank 0 Row 0
204579000: system.mem_ctrl.dram: Timing access to addr 0x11d18, rank/bank/row 1 0 0
204579000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204579000
204597750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
204628000: system.mem_ctrl.dram: Address: 0x11d18 Rank 1 Bank 0 Row 0
204628000: system.mem_ctrl.dram: Timing access to addr 0x11d18, rank/bank/row 1 0 0
204628000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204628000
204646750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
204677000: system.mem_ctrl.dram: Address: 0x11d18 Rank 1 Bank 0 Row 0
204677000: system.mem_ctrl.dram: Timing access to addr 0x11d18, rank/bank/row 1 0 0
204677000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204677000
204695750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
204726000: system.mem_ctrl.dram: Address: 0x11d18 Rank 1 Bank 0 Row 0
204726000: system.mem_ctrl.dram: Timing access to addr 0x11d18, rank/bank/row 1 0 0
204726000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204726000
204744750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
204775000: system.mem_ctrl.dram: Address: 0x11d20 Rank 1 Bank 0 Row 0
204775000: system.mem_ctrl.dram: Timing access to addr 0x11d20, rank/bank/row 1 0 0
204775000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204775000
204793750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
204824000: system.mem_ctrl.dram: Address: 0x11d20 Rank 1 Bank 0 Row 0
204824000: system.mem_ctrl.dram: Timing access to addr 0x11d20, rank/bank/row 1 0 0
204824000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204824000
204842750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
204873000: system.mem_ctrl.dram: Address: 0x11d20 Rank 1 Bank 0 Row 0
204873000: system.mem_ctrl.dram: Timing access to addr 0x11d20, rank/bank/row 1 0 0
204873000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204873000
204891750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
204922000: system.mem_ctrl.dram: Address: 0x11d28 Rank 1 Bank 0 Row 0
204922000: system.mem_ctrl.dram: Timing access to addr 0x11d28, rank/bank/row 1 0 0
204922000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204922000
204940750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
204971000: system.mem_ctrl.dram: Address: 0x11d28 Rank 1 Bank 0 Row 0
204971000: system.mem_ctrl.dram: Timing access to addr 0x11d28, rank/bank/row 1 0 0
204971000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204971000
204989750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
205020000: system.mem_ctrl.dram: Address: 0x11d28 Rank 1 Bank 0 Row 0
205020000: system.mem_ctrl.dram: Timing access to addr 0x11d28, rank/bank/row 1 0 0
205020000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205020000
205038750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
205069000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
205069000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
205069000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205069000
205087750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
205118000: system.mem_ctrl.dram: Address: 0x5ed61 Rank 1 Bank 7 Row 2
205118000: system.mem_ctrl.dram: Timing access to addr 0x5ed61, rank/bank/row 1 7 2
205118000: system.mem_ctrl.dram: Activate at tick 205118000
205118000: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 205118000, now got 5 active
205118000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205131750
205150500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
205181000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
205181000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
205181000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205181000
205199750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
205230000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
205230000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
205230000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205230000
205230000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 205237500, now got 4 active
205230000: system.mem_ctrl.dram: Auto-precharged bank: 8
205248750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
205279000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
205279000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
205279000: system.mem_ctrl.dram: Activate at tick 205279000
205279000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 205279000, now got 5 active
205279000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205292750
205311500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
205342000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
205342000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
205342000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205342000
205360750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
205391000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
205391000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
205391000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205391000
205409750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
205440000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
205440000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
205440000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205440000
205458750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
205489000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
205489000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
205489000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205489000
205507750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
205538000: system.mem_ctrl.dram: Address: 0x5ed62 Rank 1 Bank 7 Row 2
205538000: system.mem_ctrl.dram: Timing access to addr 0x5ed62, rank/bank/row 1 7 2
205538000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205538000
205556750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
205587000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
205587000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
205587000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205587000
205605750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
205636000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
205636000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
205636000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205636000
205654750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
205685000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
205685000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
205685000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205685000
205703750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
205734000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
205734000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
205734000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205734000
205752750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
205783000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
205783000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
205783000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205783000
205801750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
205832000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
205832000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
205832000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205832000
205850750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
205881000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
205881000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
205881000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205881000
205899750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
205930000: system.mem_ctrl.dram: Address: 0x5ed63 Rank 1 Bank 7 Row 2
205930000: system.mem_ctrl.dram: Timing access to addr 0x5ed63, rank/bank/row 1 7 2
205930000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205930000
205948750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
205979000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
205979000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
205979000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205979000
205997750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
206028000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
206028000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
206028000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206028000
206046750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
206077000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
206077000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
206077000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206077000
206095750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
206126000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
206126000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
206126000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206126000
206126000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 206133500, now got 4 active
206126000: system.mem_ctrl.dram: Auto-precharged bank: 8
206144750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
206175000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
206175000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
206175000: system.mem_ctrl.dram: Activate at tick 206175000
206175000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 206175000, now got 5 active
206175000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206188750
206207500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
206238000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
206238000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
206238000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206238000
206256750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
206287000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
206287000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
206287000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206287000
206305750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
206336000: system.mem_ctrl.dram: Address: 0x5ed64 Rank 1 Bank 7 Row 2
206336000: system.mem_ctrl.dram: Timing access to addr 0x5ed64, rank/bank/row 1 7 2
206336000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206336000
206354750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
206385000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
206385000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
206385000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206385000
206403750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
206434000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
206434000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
206434000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206434000
206452750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
206483000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
206483000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
206483000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206483000
206501750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
206532000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
206532000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
206532000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206532000
206550750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
206581000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
206581000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
206581000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206581000
206599750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
206630000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
206630000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
206630000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206630000
206648750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
206679000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
206679000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
206679000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206679000
206697750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
206728000: system.mem_ctrl.dram: Address: 0x5ed65 Rank 1 Bank 7 Row 2
206728000: system.mem_ctrl.dram: Timing access to addr 0x5ed65, rank/bank/row 1 7 2
206728000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206728000
206746750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
206777000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
206777000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
206777000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206777000
206795750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
206826000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
206826000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
206826000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206826000
206844750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
206875000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
206875000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
206875000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206875000
206893750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
206924000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
206924000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
206924000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206924000
206942750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
206973000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
206973000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
206973000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206973000
206991750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
207022000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
207022000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
207022000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207022000
207022000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 207029500, now got 4 active
207022000: system.mem_ctrl.dram: Auto-precharged bank: 8
207040750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
207071000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
207071000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
207071000: system.mem_ctrl.dram: Activate at tick 207071000
207071000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 207071000, now got 5 active
207071000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207084750
207103500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
207134000: system.mem_ctrl.dram: Address: 0x5ed66 Rank 1 Bank 7 Row 2
207134000: system.mem_ctrl.dram: Timing access to addr 0x5ed66, rank/bank/row 1 7 2
207134000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207134000
207152750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
207183000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
207183000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
207183000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207183000
207201750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
207232000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
207232000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
207232000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207232000
207250750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
207281000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
207281000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
207281000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207281000
207299750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
207330000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
207330000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
207330000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207330000
207348750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
207379000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
207379000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
207379000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207379000
207397750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
207428000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
207428000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
207428000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207428000
207446750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
207477000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
207477000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
207477000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207477000
207495750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
207526000: system.mem_ctrl.dram: Address: 0x5ed67 Rank 1 Bank 7 Row 2
207526000: system.mem_ctrl.dram: Timing access to addr 0x5ed67, rank/bank/row 1 7 2
207526000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207526000
207544750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
207575000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
207575000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
207575000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207575000
207593750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
207624000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
207624000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
207624000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207624000
207642750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
207673000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
207673000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
207673000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207673000
207691750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
207722000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
207722000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
207722000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207722000
207740750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
207771000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
207771000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
207771000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207771000
207789750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
207820000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
207820000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
207820000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207820000
207838750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
207869000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
207869000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
207869000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207869000
207887750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
207918000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
207918000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
207918000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207918000
207918000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 207925500, now got 4 active
207918000: system.mem_ctrl.dram: Auto-precharged bank: 8
207936750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
207967000: system.mem_ctrl.dram: Address: 0x11d48 Rank 1 Bank 0 Row 0
207967000: system.mem_ctrl.dram: Timing access to addr 0x11d48, rank/bank/row 1 0 0
207967000: system.mem_ctrl.dram: Activate at tick 207967000
207967000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 207967000, now got 5 active
207967000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207980750
207999500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
208030000: system.mem_ctrl.dram: Address: 0x11d48 Rank 1 Bank 0 Row 0
208030000: system.mem_ctrl.dram: Timing access to addr 0x11d48, rank/bank/row 1 0 0
208030000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208030000
208048750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
208079000: system.mem_ctrl.dram: Address: 0x11d48 Rank 1 Bank 0 Row 0
208079000: system.mem_ctrl.dram: Timing access to addr 0x11d48, rank/bank/row 1 0 0
208079000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208079000
208097750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
208128000: system.mem_ctrl.dram: Address: 0x11d50 Rank 1 Bank 0 Row 0
208128000: system.mem_ctrl.dram: Timing access to addr 0x11d50, rank/bank/row 1 0 0
208128000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208128000
208146750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
208177000: system.mem_ctrl.dram: Address: 0x5ed68 Rank 1 Bank 7 Row 2
208177000: system.mem_ctrl.dram: Timing access to addr 0x5ed68, rank/bank/row 1 7 2
208177000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208177000
208195750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
208226000: system.mem_ctrl.dram: Address: 0x11d50 Rank 1 Bank 0 Row 0
208226000: system.mem_ctrl.dram: Timing access to addr 0x11d50, rank/bank/row 1 0 0
208226000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208226000
208244750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
208275000: system.mem_ctrl.dram: Address: 0x11d58 Rank 1 Bank 0 Row 0
208275000: system.mem_ctrl.dram: Timing access to addr 0x11d58, rank/bank/row 1 0 0
208275000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208275000
208293750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
208324000: system.mem_ctrl.dram: Address: 0x11d58 Rank 1 Bank 0 Row 0
208324000: system.mem_ctrl.dram: Timing access to addr 0x11d58, rank/bank/row 1 0 0
208324000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208324000
208342750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
208373000: system.mem_ctrl.dram: Address: 0x11d60 Rank 1 Bank 0 Row 0
208373000: system.mem_ctrl.dram: Timing access to addr 0x11d60, rank/bank/row 1 0 0
208373000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208373000
208391750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
208422000: system.mem_ctrl.dram: Address: 0x11d60 Rank 1 Bank 0 Row 0
208422000: system.mem_ctrl.dram: Timing access to addr 0x11d60, rank/bank/row 1 0 0
208422000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208422000
208440750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
208471000: system.mem_ctrl.dram: Address: 0x11d68 Rank 1 Bank 0 Row 0
208471000: system.mem_ctrl.dram: Timing access to addr 0x11d68, rank/bank/row 1 0 0
208471000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208471000
208489750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
208520000: system.mem_ctrl.dram: Address: 0x11d68 Rank 1 Bank 0 Row 0
208520000: system.mem_ctrl.dram: Timing access to addr 0x11d68, rank/bank/row 1 0 0
208520000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208520000
208538750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
208569000: system.mem_ctrl.dram: Address: 0x11d68 Rank 1 Bank 0 Row 0
208569000: system.mem_ctrl.dram: Timing access to addr 0x11d68, rank/bank/row 1 0 0
208569000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208569000
208587750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
208618000: system.mem_ctrl.dram: Address: 0x11d68 Rank 1 Bank 0 Row 0
208618000: system.mem_ctrl.dram: Timing access to addr 0x11d68, rank/bank/row 1 0 0
208618000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208618000
208636750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
208667000: system.mem_ctrl.dram: Address: 0x11d70 Rank 1 Bank 0 Row 0
208667000: system.mem_ctrl.dram: Timing access to addr 0x11d70, rank/bank/row 1 0 0
208667000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208667000
208685750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
208716000: system.mem_ctrl.dram: Address: 0x11d70 Rank 1 Bank 0 Row 0
208716000: system.mem_ctrl.dram: Timing access to addr 0x11d70, rank/bank/row 1 0 0
208716000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208716000
208734750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
208765000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
208765000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
208765000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 208765000, now got 4 active
208765000: system.mem_ctrl.dram: Activate at tick 208778750
208765000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 208778750, now got 5 active
208765000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208792500
208811250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
208842000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
208842000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
208842000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208842000
208860750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
208891000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
208891000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
208891000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208891000
208909750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
208940000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
208940000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
208940000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208940000
208958750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
208989000: system.mem_ctrl.dram: Address: 0x12078 Rank 1 Bank 1 Row 0
208989000: system.mem_ctrl.dram: Timing access to addr 0x12078, rank/bank/row 1 1 0
208989000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208989000
209007750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
209038000: system.mem_ctrl.dram: Address: 0x12078 Rank 1 Bank 1 Row 0
209038000: system.mem_ctrl.dram: Timing access to addr 0x12078, rank/bank/row 1 1 0
209038000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209038000
209056750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
209087000: system.mem_ctrl.dram: Address: 0x12078 Rank 1 Bank 1 Row 0
209087000: system.mem_ctrl.dram: Timing access to addr 0x12078, rank/bank/row 1 1 0
209087000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209087000
209105750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
209136000: system.mem_ctrl.dram: Address: 0x12078 Rank 1 Bank 1 Row 0
209136000: system.mem_ctrl.dram: Timing access to addr 0x12078, rank/bank/row 1 1 0
209136000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209136000
209154750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
209185000: system.mem_ctrl.dram: Address: 0x12080 Rank 1 Bank 1 Row 0
209185000: system.mem_ctrl.dram: Timing access to addr 0x12080, rank/bank/row 1 1 0
209185000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209185000
209203750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
209234000: system.mem_ctrl.dram: Address: 0x12080 Rank 1 Bank 1 Row 0
209234000: system.mem_ctrl.dram: Timing access to addr 0x12080, rank/bank/row 1 1 0
209234000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209234000
209252750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
209283000: system.mem_ctrl.dram: Address: 0x12080 Rank 1 Bank 1 Row 0
209283000: system.mem_ctrl.dram: Timing access to addr 0x12080, rank/bank/row 1 1 0
209283000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209283000
209301750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
209332000: system.mem_ctrl.dram: Address: 0x12088 Rank 1 Bank 1 Row 0
209332000: system.mem_ctrl.dram: Timing access to addr 0x12088, rank/bank/row 1 1 0
209332000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209332000
209350750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
209381000: system.mem_ctrl.dram: Address: 0x12088 Rank 1 Bank 1 Row 0
209381000: system.mem_ctrl.dram: Timing access to addr 0x12088, rank/bank/row 1 1 0
209381000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209381000
209399750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
209430000: system.mem_ctrl.dram: Address: 0x12088 Rank 1 Bank 1 Row 0
209430000: system.mem_ctrl.dram: Timing access to addr 0x12088, rank/bank/row 1 1 0
209430000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209430000
209448750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
209479000: system.mem_ctrl.dram: Address: 0x12090 Rank 1 Bank 1 Row 0
209479000: system.mem_ctrl.dram: Timing access to addr 0x12090, rank/bank/row 1 1 0
209479000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209479000
209497750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
209528000: system.mem_ctrl.dram: Address: 0x12090 Rank 1 Bank 1 Row 0
209528000: system.mem_ctrl.dram: Timing access to addr 0x12090, rank/bank/row 1 1 0
209528000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209528000
209528000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 209535500, now got 4 active
209528000: system.mem_ctrl.dram: Auto-precharged bank: 9
209546750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
209577000: system.mem_ctrl.dram: Address: 0x12090 Rank 1 Bank 1 Row 0
209577000: system.mem_ctrl.dram: Timing access to addr 0x12090, rank/bank/row 1 1 0
209577000: system.mem_ctrl.dram: Activate at tick 209577000
209577000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 209577000, now got 5 active
209577000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209590750
209609500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
209640000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
209640000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
209640000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209640000
209658750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
209689000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
209689000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
209689000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209689000
209707750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
209738000: system.mem_ctrl.dram: Address: 0x120a0 Rank 1 Bank 1 Row 0
209738000: system.mem_ctrl.dram: Timing access to addr 0x120a0, rank/bank/row 1 1 0
209738000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209738000
209756750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
209787000: system.mem_ctrl.dram: Address: 0x120a0 Rank 1 Bank 1 Row 0
209787000: system.mem_ctrl.dram: Timing access to addr 0x120a0, rank/bank/row 1 1 0
209787000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209787000
209805750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
209836000: system.mem_ctrl.dram: Address: 0x94ae8 Rank 1 Bank 2 Row 4
209836000: system.mem_ctrl.dram: Timing access to addr 0x94ae8, rank/bank/row 1 2 4
209836000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 209836000, now got 4 active
209836000: system.mem_ctrl.dram: Activate at tick 209849750
209836000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 209849750, now got 5 active
209836000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209863500
209882250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
209913000: system.mem_ctrl.dram: Address: 0x1a340 Rank 1 Bank 5 Row 0
209913000: system.mem_ctrl.dram: Timing access to addr 0x1a340, rank/bank/row 1 5 0
209913000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209913000
209931750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
209962000: system.mem_ctrl.dram: Address: 0x1a348 Rank 1 Bank 5 Row 0
209962000: system.mem_ctrl.dram: Timing access to addr 0x1a348, rank/bank/row 1 5 0
209962000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209962000
209980750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
210011000: system.mem_ctrl.dram: Address: 0x92df8 Rank 1 Bank 1 Row 4
210011000: system.mem_ctrl.dram: Timing access to addr 0x92df8, rank/bank/row 1 1 4
210011000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 210011000, now got 4 active
210011000: system.mem_ctrl.dram: Activate at tick 210024750
210011000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 210024750, now got 5 active
210011000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 210038500
210057250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
210088000: system.mem_ctrl.dram: Address: 0x1a348 Rank 1 Bank 5 Row 0
210088000: system.mem_ctrl.dram: Timing access to addr 0x1a348, rank/bank/row 1 5 0
210088000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 210088000
210106750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
210137000: system.mem_ctrl.dram: Address: 0x1a348 Rank 1 Bank 5 Row 0
210137000: system.mem_ctrl.dram: Timing access to addr 0x1a348, rank/bank/row 1 5 0
210137000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 210137000
210155750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
210186000: system.mem_ctrl.dram: Address: 0x1a350 Rank 1 Bank 5 Row 0
210186000: system.mem_ctrl.dram: Timing access to addr 0x1a350, rank/bank/row 1 5 0
210186000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 210186000
210186000: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 210193500, now got 4 active
210186000: system.mem_ctrl.dram: Auto-precharged bank: 13
210204750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
210228750: 1: Refresh due
210228750: 1: Precharging all
210228750: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 210228750, now got 3 active
210228750: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 210228750, now got 2 active
210228750: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 210228750, now got 1 active
210228750: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 210228750, now got 0 active
210228750: 0: Refresh due
210228750: 0: Precharging all
210228750: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 210228750, now got 0 active
210235000: system.mem_ctrl.dram: Address: 0x1a350 Rank 1 Bank 5 Row 0
210502500: 1: Scheduling next request after refreshing rank 1
210502500: system.mem_ctrl.dram: Timing access to addr 0x1a350, rank/bank/row 1 5 0
210502500: system.mem_ctrl.dram: Activate at tick 210502500
210502500: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 210502500, now got 1 active
210502500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 210516250
210502500: 0: Scheduling next request after refreshing rank 0
210535000: system.mem_ctrl.dram: number of read entries for rank 1 is 0
210565000: system.mem_ctrl.dram: Address: 0x1a350 Rank 1 Bank 5 Row 0
210565000: system.mem_ctrl.dram: Timing access to addr 0x1a350, rank/bank/row 1 5 0
210565000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 210565000
210583750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
210614000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
210614000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
210614000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 210614000
210632750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
210663000: system.mem_ctrl.dram: Address: 0x5ed61 Rank 1 Bank 7 Row 2
210663000: system.mem_ctrl.dram: Timing access to addr 0x5ed61, rank/bank/row 1 7 2
210663000: system.mem_ctrl.dram: Activate at tick 210663000
210663000: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 210663000, now got 2 active
210663000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 210676750
210695500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
210726000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
210726000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
210726000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 210726000
210744750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
210775000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
210775000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
210775000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 210775000
210793750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
210824000: system.mem_ctrl.dram: Address: 0x1a380 Rank 1 Bank 5 Row 0
210824000: system.mem_ctrl.dram: Timing access to addr 0x1a380, rank/bank/row 1 5 0
210824000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 210824000
210842750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
210873000: system.mem_ctrl.dram: Address: 0x5ed62 Rank 1 Bank 7 Row 2
210873000: system.mem_ctrl.dram: Timing access to addr 0x5ed62, rank/bank/row 1 7 2
210873000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 210873000
210891750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
210922000: system.mem_ctrl.dram: Address: 0x1a380 Rank 1 Bank 5 Row 0
210922000: system.mem_ctrl.dram: Timing access to addr 0x1a380, rank/bank/row 1 5 0
210922000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 210922000
210940750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
210971000: system.mem_ctrl.dram: Address: 0x1a3b0 Rank 1 Bank 5 Row 0
210971000: system.mem_ctrl.dram: Timing access to addr 0x1a3b0, rank/bank/row 1 5 0
210971000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 210971000
210989750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
211020000: system.mem_ctrl.dram: Address: 0x1a3b8 Rank 1 Bank 5 Row 0
211020000: system.mem_ctrl.dram: Timing access to addr 0x1a3b8, rank/bank/row 1 5 0
211020000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211020000
211038750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
211069000: system.mem_ctrl.dram: Address: 0x94dc8 Rank 1 Bank 2 Row 4
211069000: system.mem_ctrl.dram: Timing access to addr 0x94dc8, rank/bank/row 1 2 4
211069000: system.mem_ctrl.dram: Activate at tick 211069000
211069000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 211069000, now got 3 active
211069000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211082750
211101500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
211132000: system.mem_ctrl.dram: Address: 0x1a3b8 Rank 1 Bank 5 Row 0
211132000: system.mem_ctrl.dram: Timing access to addr 0x1a3b8, rank/bank/row 1 5 0
211132000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211132000
211150750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
211181000: system.mem_ctrl.dram: Address: 0x5ed61 Rank 1 Bank 7 Row 2
211181000: system.mem_ctrl.dram: Timing access to addr 0x5ed61, rank/bank/row 1 7 2
211181000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211181000
211199750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
211230000: system.mem_ctrl.dram: Address: 0x1a3b8 Rank 1 Bank 5 Row 0
211230000: system.mem_ctrl.dram: Timing access to addr 0x1a3b8, rank/bank/row 1 5 0
211230000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211230000
211248750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
211279000: system.mem_ctrl.dram: Address: 0x1a3c0 Rank 1 Bank 5 Row 0
211279000: system.mem_ctrl.dram: Timing access to addr 0x1a3c0, rank/bank/row 1 5 0
211279000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211279000
211297750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
211328000: system.mem_ctrl.dram: Address: 0x1a3c0 Rank 1 Bank 5 Row 0
211328000: system.mem_ctrl.dram: Timing access to addr 0x1a3c0, rank/bank/row 1 5 0
211328000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211328000
211346750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
211377000: system.mem_ctrl.dram: Address: 0x1a3c0 Rank 1 Bank 5 Row 0
211377000: system.mem_ctrl.dram: Timing access to addr 0x1a3c0, rank/bank/row 1 5 0
211377000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211377000
211395750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
211426000: system.mem_ctrl.dram: Address: 0x1a3c8 Rank 1 Bank 5 Row 0
211426000: system.mem_ctrl.dram: Timing access to addr 0x1a3c8, rank/bank/row 1 5 0
211426000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211426000
211444750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
211475000: system.mem_ctrl.dram: Address: 0x1a3c8 Rank 1 Bank 5 Row 0
211475000: system.mem_ctrl.dram: Timing access to addr 0x1a3c8, rank/bank/row 1 5 0
211475000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211475000
211475000: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 211482500, now got 2 active
211475000: system.mem_ctrl.dram: Auto-precharged bank: 13
211493750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
211524000: system.mem_ctrl.dram: Address: 0x1a3c8 Rank 1 Bank 5 Row 0
211524000: system.mem_ctrl.dram: Timing access to addr 0x1a3c8, rank/bank/row 1 5 0
211524000: system.mem_ctrl.dram: Activate at tick 211524000
211524000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 211524000, now got 3 active
211524000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211537750
211556500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
211587000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
211587000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
211587000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211587000
211605750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
211636000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
211636000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
211636000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211636000
211654750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
211685000: system.mem_ctrl.dram: Address: 0x1a360 Rank 1 Bank 5 Row 0
211685000: system.mem_ctrl.dram: Timing access to addr 0x1a360, rank/bank/row 1 5 0
211685000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211685000
211703750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
211734000: system.mem_ctrl.dram: Address: 0x94af0 Rank 1 Bank 2 Row 4
211734000: system.mem_ctrl.dram: Timing access to addr 0x94af0, rank/bank/row 1 2 4
211734000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211734000
211752750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
211783000: system.mem_ctrl.dram: Address: 0x1a360 Rank 1 Bank 5 Row 0
211783000: system.mem_ctrl.dram: Timing access to addr 0x1a360, rank/bank/row 1 5 0
211783000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211783000
211801750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
211832000: system.mem_ctrl.dram: Address: 0x94af8 Rank 1 Bank 2 Row 4
211832000: system.mem_ctrl.dram: Timing access to addr 0x94af8, rank/bank/row 1 2 4
211832000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211832000
211850750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
211881000: system.mem_ctrl.dram: Address: 0x1a368 Rank 1 Bank 5 Row 0
211881000: system.mem_ctrl.dram: Timing access to addr 0x1a368, rank/bank/row 1 5 0
211881000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211881000
211899750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
211930000: system.mem_ctrl.dram: Address: 0x94b00 Rank 1 Bank 2 Row 4
211930000: system.mem_ctrl.dram: Timing access to addr 0x94b00, rank/bank/row 1 2 4
211930000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211930000
211948750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
211979000: system.mem_ctrl.dram: Address: 0x1a368 Rank 1 Bank 5 Row 0
211979000: system.mem_ctrl.dram: Timing access to addr 0x1a368, rank/bank/row 1 5 0
211979000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211979000
211997750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
212028000: system.mem_ctrl.dram: Address: 0x1a370 Rank 1 Bank 5 Row 0
212028000: system.mem_ctrl.dram: Timing access to addr 0x1a370, rank/bank/row 1 5 0
212028000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212028000
212046750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
212077000: system.mem_ctrl.dram: Address: 0x94b08 Rank 1 Bank 2 Row 4
212077000: system.mem_ctrl.dram: Timing access to addr 0x94b08, rank/bank/row 1 2 4
212077000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212077000
212095750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
212126000: system.mem_ctrl.dram: Address: 0x1a370 Rank 1 Bank 5 Row 0
212126000: system.mem_ctrl.dram: Timing access to addr 0x1a370, rank/bank/row 1 5 0
212126000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212126000
212144750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
212175000: system.mem_ctrl.dram: Address: 0x94b10 Rank 1 Bank 2 Row 4
212175000: system.mem_ctrl.dram: Timing access to addr 0x94b10, rank/bank/row 1 2 4
212175000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212175000
212193750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
212224000: system.mem_ctrl.dram: Address: 0x1a370 Rank 1 Bank 5 Row 0
212224000: system.mem_ctrl.dram: Timing access to addr 0x1a370, rank/bank/row 1 5 0
212224000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212224000
212242750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
212273000: system.mem_ctrl.dram: Address: 0x1a378 Rank 1 Bank 5 Row 0
212273000: system.mem_ctrl.dram: Timing access to addr 0x1a378, rank/bank/row 1 5 0
212273000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212273000
212291750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
212322000: system.mem_ctrl.dram: Address: 0x1a378 Rank 1 Bank 5 Row 0
212322000: system.mem_ctrl.dram: Timing access to addr 0x1a378, rank/bank/row 1 5 0
212322000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212322000
212340750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
212391000: system.mem_ctrl.dram: Address: 0x15ce0 Rank 1 Bank 2 Row 0
212391000: system.mem_ctrl.dram: Timing access to addr 0x15ce0, rank/bank/row 1 2 0
212391000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 212391000, now got 2 active
212391000: system.mem_ctrl.dram: Activate at tick 212404750
212391000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 212404750, now got 3 active
212391000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212418500
212437250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
212468000: system.mem_ctrl.dram: Address: 0x15ce8 Rank 1 Bank 2 Row 0
212468000: system.mem_ctrl.dram: Timing access to addr 0x15ce8, rank/bank/row 1 2 0
212468000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212468000
212486750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
212517000: system.mem_ctrl.dram: Address: 0x15ce8 Rank 1 Bank 2 Row 0
212517000: system.mem_ctrl.dram: Timing access to addr 0x15ce8, rank/bank/row 1 2 0
212517000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212517000
212535750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
212566000: system.mem_ctrl.dram: Address: 0x15cf0 Rank 1 Bank 2 Row 0
212566000: system.mem_ctrl.dram: Timing access to addr 0x15cf0, rank/bank/row 1 2 0
212566000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212566000
212584750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
212615000: system.mem_ctrl.dram: Address: 0x15cf0 Rank 1 Bank 2 Row 0
212615000: system.mem_ctrl.dram: Timing access to addr 0x15cf0, rank/bank/row 1 2 0
212615000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212615000
212633750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
212664000: system.mem_ctrl.dram: Address: 0x71707 Rank 1 Bank 0 Row 3
212664000: system.mem_ctrl.dram: Timing access to addr 0x71707, rank/bank/row 1 0 3
212664000: system.mem_ctrl.dram: Activate at tick 212664000
212664000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 212664000, now got 4 active
212664000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212677750
212696500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
212727000: system.mem_ctrl.dram: Address: 0x15cf0 Rank 1 Bank 2 Row 0
212727000: system.mem_ctrl.dram: Timing access to addr 0x15cf0, rank/bank/row 1 2 0
212727000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212727000
212745750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
212776000: system.mem_ctrl.dram: Address: 0x15cf0 Rank 1 Bank 2 Row 0
212776000: system.mem_ctrl.dram: Timing access to addr 0x15cf0, rank/bank/row 1 2 0
212776000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212776000
212794750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
212825000: system.mem_ctrl.dram: Address: 0x15cf8 Rank 1 Bank 2 Row 0
212825000: system.mem_ctrl.dram: Timing access to addr 0x15cf8, rank/bank/row 1 2 0
212825000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212825000
212843750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
212874000: system.mem_ctrl.dram: Address: 0x15cf8 Rank 1 Bank 2 Row 0
212874000: system.mem_ctrl.dram: Timing access to addr 0x15cf8, rank/bank/row 1 2 0
212874000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212874000
212892750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
212923000: system.mem_ctrl.dram: Address: 0x934d8 Rank 1 Bank 1 Row 4
212944000: system.mem_ctrl.dram: Address: 0x15d00 Rank 1 Bank 2 Row 0
212944000: system.mem_ctrl.dram: Timing access to addr 0x15d00, rank/bank/row 1 2 0
212944000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212944000
212962750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
213014000: system.mem_ctrl.dram: Address: 0x1a320 Rank 1 Bank 5 Row 0
213014000: system.mem_ctrl.dram: Timing access to addr 0x1a320, rank/bank/row 1 5 0
213014000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213014000
213032750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
213084000: system.mem_ctrl.dram: Address: 0x1a320 Rank 1 Bank 5 Row 0
213084000: system.mem_ctrl.dram: Timing access to addr 0x1a320, rank/bank/row 1 5 0
213084000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213084000
213102750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
213133000: system.mem_ctrl.dram: Address: 0x1a328 Rank 1 Bank 5 Row 0
213133000: system.mem_ctrl.dram: Timing access to addr 0x1a328, rank/bank/row 1 5 0
213133000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213133000
213151750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
213203000: system.mem_ctrl.dram: Address: 0x1a328 Rank 1 Bank 5 Row 0
213203000: system.mem_ctrl.dram: Timing access to addr 0x1a328, rank/bank/row 1 5 0
213203000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213203000
213203000: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 213210500, now got 3 active
213203000: system.mem_ctrl.dram: Auto-precharged bank: 13
213221750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
213252000: system.mem_ctrl.dram: Address: 0x1a328 Rank 1 Bank 5 Row 0
213252000: system.mem_ctrl.dram: Timing access to addr 0x1a328, rank/bank/row 1 5 0
213252000: system.mem_ctrl.dram: Activate at tick 213252000
213252000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 213252000, now got 4 active
213252000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213265750
213284500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
213315000: system.mem_ctrl.dram: Address: 0x1a330 Rank 1 Bank 5 Row 0
213315000: system.mem_ctrl.dram: Timing access to addr 0x1a330, rank/bank/row 1 5 0
213315000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213315000
213333750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
213385000: system.mem_ctrl.dram: Address: 0x1a330 Rank 1 Bank 5 Row 0
213385000: system.mem_ctrl.dram: Timing access to addr 0x1a330, rank/bank/row 1 5 0
213385000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213385000
213403750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
213455000: system.mem_ctrl.dram: Address: 0x1a330 Rank 1 Bank 5 Row 0
213455000: system.mem_ctrl.dram: Timing access to addr 0x1a330, rank/bank/row 1 5 0
213455000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213455000
213473750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
213504000: system.mem_ctrl.dram: Address: 0x1a338 Rank 1 Bank 5 Row 0
213504000: system.mem_ctrl.dram: Timing access to addr 0x1a338, rank/bank/row 1 5 0
213504000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213504000
213522750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
213574000: system.mem_ctrl.dram: Address: 0x1a338 Rank 1 Bank 5 Row 0
213574000: system.mem_ctrl.dram: Timing access to addr 0x1a338, rank/bank/row 1 5 0
213574000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213574000
213592750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
213623000: system.mem_ctrl.dram: Address: 0x1a340 Rank 1 Bank 5 Row 0
213623000: system.mem_ctrl.dram: Timing access to addr 0x1a340, rank/bank/row 1 5 0
213623000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213623000
213641750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
213693000: system.mem_ctrl.dram: Address: 0x11d10 Rank 1 Bank 0 Row 0
213693000: system.mem_ctrl.dram: Timing access to addr 0x11d10, rank/bank/row 1 0 0
213693000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 213693000, now got 3 active
213693000: system.mem_ctrl.dram: Activate at tick 213706750
213693000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 213706750, now got 4 active
213693000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213720500
213739250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
213770000: system.mem_ctrl.dram: Address: 0x11d10 Rank 1 Bank 0 Row 0
213770000: system.mem_ctrl.dram: Timing access to addr 0x11d10, rank/bank/row 1 0 0
213770000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213770000
213788750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
213819000: system.mem_ctrl.dram: Address: 0x11d10 Rank 1 Bank 0 Row 0
213819000: system.mem_ctrl.dram: Timing access to addr 0x11d10, rank/bank/row 1 0 0
213819000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213819000
213837750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
213868000: system.mem_ctrl.dram: Address: 0x11d18 Rank 1 Bank 0 Row 0
213868000: system.mem_ctrl.dram: Timing access to addr 0x11d18, rank/bank/row 1 0 0
213868000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213868000
213886750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
213917000: system.mem_ctrl.dram: Address: 0x11d18 Rank 1 Bank 0 Row 0
213917000: system.mem_ctrl.dram: Timing access to addr 0x11d18, rank/bank/row 1 0 0
213917000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213917000
213935750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
213966000: system.mem_ctrl.dram: Address: 0x11d18 Rank 1 Bank 0 Row 0
213966000: system.mem_ctrl.dram: Timing access to addr 0x11d18, rank/bank/row 1 0 0
213966000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213966000
213984750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
214015000: system.mem_ctrl.dram: Address: 0x11d18 Rank 1 Bank 0 Row 0
214015000: system.mem_ctrl.dram: Timing access to addr 0x11d18, rank/bank/row 1 0 0
214015000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214015000
214033750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
214064000: system.mem_ctrl.dram: Address: 0x11d20 Rank 1 Bank 0 Row 0
214064000: system.mem_ctrl.dram: Timing access to addr 0x11d20, rank/bank/row 1 0 0
214064000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214064000
214082750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
214113000: system.mem_ctrl.dram: Address: 0x11d20 Rank 1 Bank 0 Row 0
214113000: system.mem_ctrl.dram: Timing access to addr 0x11d20, rank/bank/row 1 0 0
214113000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214113000
214131750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
214162000: system.mem_ctrl.dram: Address: 0x11d20 Rank 1 Bank 0 Row 0
214162000: system.mem_ctrl.dram: Timing access to addr 0x11d20, rank/bank/row 1 0 0
214162000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214162000
214180750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
214211000: system.mem_ctrl.dram: Address: 0x11d28 Rank 1 Bank 0 Row 0
214211000: system.mem_ctrl.dram: Timing access to addr 0x11d28, rank/bank/row 1 0 0
214211000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214211000
214229750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
214260000: system.mem_ctrl.dram: Address: 0x11d28 Rank 1 Bank 0 Row 0
214260000: system.mem_ctrl.dram: Timing access to addr 0x11d28, rank/bank/row 1 0 0
214260000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214260000
214278750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
214309000: system.mem_ctrl.dram: Address: 0x11d28 Rank 1 Bank 0 Row 0
214309000: system.mem_ctrl.dram: Timing access to addr 0x11d28, rank/bank/row 1 0 0
214309000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214309000
214327750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
214358000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
214358000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
214358000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214358000
214376750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
214407000: system.mem_ctrl.dram: Address: 0x5ed6d Rank 1 Bank 7 Row 2
214407000: system.mem_ctrl.dram: Timing access to addr 0x5ed6d, rank/bank/row 1 7 2
214407000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214407000
214425750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
214456000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
214456000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
214456000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214456000
214474750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
214505000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
214505000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
214505000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214505000
214505000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 214512500, now got 3 active
214505000: system.mem_ctrl.dram: Auto-precharged bank: 8
214523750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
214554000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
214554000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
214554000: system.mem_ctrl.dram: Activate at tick 214554000
214554000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 214554000, now got 4 active
214554000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214567750
214586500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
214617000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
214617000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
214617000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214617000
214635750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
214666000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
214666000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
214666000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214666000
214684750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
214715000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
214715000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
214715000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214715000
214733750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
214764000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
214764000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
214764000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214764000
214782750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
214813000: system.mem_ctrl.dram: Address: 0x5ed6e Rank 1 Bank 7 Row 2
214813000: system.mem_ctrl.dram: Timing access to addr 0x5ed6e, rank/bank/row 1 7 2
214813000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214813000
214831750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
214862000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
214862000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
214862000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214862000
214880750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
214911000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
214911000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
214911000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214911000
214929750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
214960000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
214960000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
214960000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214960000
214978750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
215009000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
215009000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
215009000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215009000
215027750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
215058000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
215058000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
215058000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215058000
215076750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
215107000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
215107000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
215107000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215107000
215125750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
215156000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
215156000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
215156000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215156000
215174750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
215205000: system.mem_ctrl.dram: Address: 0x5ed6f Rank 1 Bank 7 Row 2
215205000: system.mem_ctrl.dram: Timing access to addr 0x5ed6f, rank/bank/row 1 7 2
215205000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215205000
215223750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
215254000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
215254000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
215254000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215254000
215272750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
215303000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
215303000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
215303000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215303000
215321750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
215352000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
215352000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
215352000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215352000
215370750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
215401000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
215401000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
215401000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215401000
215401000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 215408500, now got 3 active
215401000: system.mem_ctrl.dram: Auto-precharged bank: 8
215419750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
215450000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
215450000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
215450000: system.mem_ctrl.dram: Activate at tick 215450000
215450000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 215450000, now got 4 active
215450000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215463750
215482500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
215513000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
215513000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
215513000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215513000
215531750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
215562000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
215562000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
215562000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215562000
215580750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
215611000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
215611000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
215611000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215611000
215629750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
215660000: system.mem_ctrl.dram: Address: 0x11d48 Rank 1 Bank 0 Row 0
215660000: system.mem_ctrl.dram: Timing access to addr 0x11d48, rank/bank/row 1 0 0
215660000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215660000
215678750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
215709000: system.mem_ctrl.dram: Address: 0x11d48 Rank 1 Bank 0 Row 0
215709000: system.mem_ctrl.dram: Timing access to addr 0x11d48, rank/bank/row 1 0 0
215709000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215709000
215727750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
215758000: system.mem_ctrl.dram: Address: 0x11d48 Rank 1 Bank 0 Row 0
215758000: system.mem_ctrl.dram: Timing access to addr 0x11d48, rank/bank/row 1 0 0
215758000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215758000
215776750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
215807000: system.mem_ctrl.dram: Address: 0x11d50 Rank 1 Bank 0 Row 0
215807000: system.mem_ctrl.dram: Timing access to addr 0x11d50, rank/bank/row 1 0 0
215807000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215807000
215825750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
215856000: system.mem_ctrl.dram: Address: 0x5ed70 Rank 1 Bank 7 Row 2
215856000: system.mem_ctrl.dram: Timing access to addr 0x5ed70, rank/bank/row 1 7 2
215856000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215856000
215874750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
215905000: system.mem_ctrl.dram: Address: 0x11d50 Rank 1 Bank 0 Row 0
215905000: system.mem_ctrl.dram: Timing access to addr 0x11d50, rank/bank/row 1 0 0
215905000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215905000
215923750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
215954000: system.mem_ctrl.dram: Address: 0x11d58 Rank 1 Bank 0 Row 0
215954000: system.mem_ctrl.dram: Timing access to addr 0x11d58, rank/bank/row 1 0 0
215954000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215954000
215972750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
216003000: system.mem_ctrl.dram: Address: 0x11d58 Rank 1 Bank 0 Row 0
216003000: system.mem_ctrl.dram: Timing access to addr 0x11d58, rank/bank/row 1 0 0
216003000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216003000
216021750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
216052000: system.mem_ctrl.dram: Address: 0x11d60 Rank 1 Bank 0 Row 0
216052000: system.mem_ctrl.dram: Timing access to addr 0x11d60, rank/bank/row 1 0 0
216052000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216052000
216070750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
216101000: system.mem_ctrl.dram: Address: 0x11d60 Rank 1 Bank 0 Row 0
216101000: system.mem_ctrl.dram: Timing access to addr 0x11d60, rank/bank/row 1 0 0
216101000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216101000
216119750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
216150000: system.mem_ctrl.dram: Address: 0x11d68 Rank 1 Bank 0 Row 0
216150000: system.mem_ctrl.dram: Timing access to addr 0x11d68, rank/bank/row 1 0 0
216150000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216150000
216168750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
216199000: system.mem_ctrl.dram: Address: 0x11d68 Rank 1 Bank 0 Row 0
216199000: system.mem_ctrl.dram: Timing access to addr 0x11d68, rank/bank/row 1 0 0
216199000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216199000
216217750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
216248000: system.mem_ctrl.dram: Address: 0x11d68 Rank 1 Bank 0 Row 0
216248000: system.mem_ctrl.dram: Timing access to addr 0x11d68, rank/bank/row 1 0 0
216248000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216248000
216248000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 216255500, now got 3 active
216248000: system.mem_ctrl.dram: Auto-precharged bank: 8
216266750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
216297000: system.mem_ctrl.dram: Address: 0x11d68 Rank 1 Bank 0 Row 0
216297000: system.mem_ctrl.dram: Timing access to addr 0x11d68, rank/bank/row 1 0 0
216297000: system.mem_ctrl.dram: Activate at tick 216297000
216297000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 216297000, now got 4 active
216297000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216310750
216329500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
216360000: system.mem_ctrl.dram: Address: 0x11d70 Rank 1 Bank 0 Row 0
216360000: system.mem_ctrl.dram: Timing access to addr 0x11d70, rank/bank/row 1 0 0
216360000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216360000
216378750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
216409000: system.mem_ctrl.dram: Address: 0x11d70 Rank 1 Bank 0 Row 0
216409000: system.mem_ctrl.dram: Timing access to addr 0x11d70, rank/bank/row 1 0 0
216409000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216409000
216427750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
216458000: system.mem_ctrl.dram: Address: 0x11d78 Rank 1 Bank 0 Row 0
216458000: system.mem_ctrl.dram: Timing access to addr 0x11d78, rank/bank/row 1 0 0
216458000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216458000
216476750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
216507000: system.mem_ctrl.dram: Address: 0x5ed78 Rank 1 Bank 7 Row 2
216507000: system.mem_ctrl.dram: Timing access to addr 0x5ed78, rank/bank/row 1 7 2
216507000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216507000
216525750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
216556000: system.mem_ctrl.dram: Address: 0x11d78 Rank 1 Bank 0 Row 0
216556000: system.mem_ctrl.dram: Timing access to addr 0x11d78, rank/bank/row 1 0 0
216556000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216556000
216574750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
216605000: system.mem_ctrl.dram: Address: 0x11d80 Rank 1 Bank 0 Row 0
216605000: system.mem_ctrl.dram: Timing access to addr 0x11d80, rank/bank/row 1 0 0
216605000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216605000
216623750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
216654000: system.mem_ctrl.dram: Address: 0x11d80 Rank 1 Bank 0 Row 0
216654000: system.mem_ctrl.dram: Timing access to addr 0x11d80, rank/bank/row 1 0 0
216654000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216654000
216672750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
216703000: system.mem_ctrl.dram: Address: 0x11d80 Rank 1 Bank 0 Row 0
216703000: system.mem_ctrl.dram: Timing access to addr 0x11d80, rank/bank/row 1 0 0
216703000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216703000
216721750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
216752000: system.mem_ctrl.dram: Address: 0x11d88 Rank 1 Bank 0 Row 0
216752000: system.mem_ctrl.dram: Timing access to addr 0x11d88, rank/bank/row 1 0 0
216752000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216752000
216770750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
216801000: system.mem_ctrl.dram: Address: 0x11d88 Rank 1 Bank 0 Row 0
216801000: system.mem_ctrl.dram: Timing access to addr 0x11d88, rank/bank/row 1 0 0
216801000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216801000
216819750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
216850000: system.mem_ctrl.dram: Address: 0x11d88 Rank 1 Bank 0 Row 0
216850000: system.mem_ctrl.dram: Timing access to addr 0x11d88, rank/bank/row 1 0 0
216850000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216850000
216868750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
216899000: system.mem_ctrl.dram: Address: 0x11d90 Rank 1 Bank 0 Row 0
216899000: system.mem_ctrl.dram: Timing access to addr 0x11d90, rank/bank/row 1 0 0
216899000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216899000
216917750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
216948000: system.mem_ctrl.dram: Address: 0x11d90 Rank 1 Bank 0 Row 0
216948000: system.mem_ctrl.dram: Timing access to addr 0x11d90, rank/bank/row 1 0 0
216948000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216948000
216966750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
216997000: system.mem_ctrl.dram: Address: 0x11d90 Rank 1 Bank 0 Row 0
216997000: system.mem_ctrl.dram: Timing access to addr 0x11d90, rank/bank/row 1 0 0
216997000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216997000
217015750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
217046000: system.mem_ctrl.dram: Address: 0x11d98 Rank 1 Bank 0 Row 0
217046000: system.mem_ctrl.dram: Timing access to addr 0x11d98, rank/bank/row 1 0 0
217046000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217046000
217064750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
217095000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
217095000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
217095000: system.mem_ctrl.dram: Activate at tick 217095000
217095000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 217095000, now got 5 active
217095000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217108750
217127500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
217158000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
217158000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
217158000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217158000
217176750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
217207000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
217207000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
217207000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217207000
217225750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
217256000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
217256000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
217256000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217256000
217274750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
217305000: system.mem_ctrl.dram: Address: 0x12078 Rank 1 Bank 1 Row 0
217305000: system.mem_ctrl.dram: Timing access to addr 0x12078, rank/bank/row 1 1 0
217305000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217305000
217323750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
217354000: system.mem_ctrl.dram: Address: 0x12078 Rank 1 Bank 1 Row 0
217354000: system.mem_ctrl.dram: Timing access to addr 0x12078, rank/bank/row 1 1 0
217354000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217354000
217372750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
217403000: system.mem_ctrl.dram: Address: 0x120a0 Rank 1 Bank 1 Row 0
217403000: system.mem_ctrl.dram: Timing access to addr 0x120a0, rank/bank/row 1 1 0
217403000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217403000
217421750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
217452000: system.mem_ctrl.dram: Address: 0x120a0 Rank 1 Bank 1 Row 0
217452000: system.mem_ctrl.dram: Timing access to addr 0x120a0, rank/bank/row 1 1 0
217452000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217452000
217470750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
217501000: system.mem_ctrl.dram: Address: 0x94ae8 Rank 1 Bank 2 Row 4
217501000: system.mem_ctrl.dram: Timing access to addr 0x94ae8, rank/bank/row 1 2 4
217501000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 217501000, now got 4 active
217501000: system.mem_ctrl.dram: Activate at tick 217514750
217501000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 217514750, now got 5 active
217501000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217528500
217547250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
217578000: system.mem_ctrl.dram: Address: 0x1a340 Rank 1 Bank 5 Row 0
217578000: system.mem_ctrl.dram: Timing access to addr 0x1a340, rank/bank/row 1 5 0
217578000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217578000
217596750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
217627000: system.mem_ctrl.dram: Address: 0x1a348 Rank 1 Bank 5 Row 0
217627000: system.mem_ctrl.dram: Timing access to addr 0x1a348, rank/bank/row 1 5 0
217627000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217627000
217645750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
217676000: system.mem_ctrl.dram: Address: 0x92df8 Rank 1 Bank 1 Row 4
217676000: system.mem_ctrl.dram: Timing access to addr 0x92df8, rank/bank/row 1 1 4
217676000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 217676000, now got 4 active
217676000: system.mem_ctrl.dram: Activate at tick 217689750
217676000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 217689750, now got 5 active
217676000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217703500
217722250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
217753000: system.mem_ctrl.dram: Address: 0x1a348 Rank 1 Bank 5 Row 0
217753000: system.mem_ctrl.dram: Timing access to addr 0x1a348, rank/bank/row 1 5 0
217753000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217753000
217771750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
217802000: system.mem_ctrl.dram: Address: 0x1a348 Rank 1 Bank 5 Row 0
217802000: system.mem_ctrl.dram: Timing access to addr 0x1a348, rank/bank/row 1 5 0
217802000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217802000
217820750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
217851000: system.mem_ctrl.dram: Address: 0x1a350 Rank 1 Bank 5 Row 0
217851000: system.mem_ctrl.dram: Timing access to addr 0x1a350, rank/bank/row 1 5 0
217851000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217851000
217869750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
217900000: system.mem_ctrl.dram: Address: 0x1a350 Rank 1 Bank 5 Row 0
217900000: system.mem_ctrl.dram: Timing access to addr 0x1a350, rank/bank/row 1 5 0
217900000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217900000
217918750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
217949000: system.mem_ctrl.dram: Address: 0x1a350 Rank 1 Bank 5 Row 0
217949000: system.mem_ctrl.dram: Timing access to addr 0x1a350, rank/bank/row 1 5 0
217949000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217949000
217967750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
217998000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
217998000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
217998000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217998000
218015000: 0: Refresh due
218015000: 0: All banks already precharged, starting refresh
218015000: 1: Refresh due
218015000: 1: Precharging all
218015000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 218015000, now got 4 active
218015000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 218015000, now got 3 active
218015000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 218015000, now got 2 active
218015000: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 218015000, now got 1 active
218015000: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 218015000, now got 0 active
218016750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
218047000: system.mem_ctrl.dram: Address: 0x5ed6d Rank 1 Bank 7 Row 2
218275000: 0: Scheduling next request after refreshing rank 0
218288750: 1: Scheduling next request after refreshing rank 1
218288750: system.mem_ctrl.dram: Timing access to addr 0x5ed6d, rank/bank/row 1 7 2
218288750: system.mem_ctrl.dram: Activate at tick 218288750
218288750: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 218288750, now got 1 active
218288750: system.mem_ctrl.dram: Schedule RD/WR burst at tick 218302500
218321250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
218352000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
218352000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
218352000: system.mem_ctrl.dram: Activate at tick 218352000
218352000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 218352000, now got 2 active
218352000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 218365750
218384500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
218415000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
218415000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
218415000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 218415000
218433750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
218464000: system.mem_ctrl.dram: Address: 0x1a380 Rank 1 Bank 5 Row 0
218464000: system.mem_ctrl.dram: Timing access to addr 0x1a380, rank/bank/row 1 5 0
218464000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 218464000
218482750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
218513000: system.mem_ctrl.dram: Address: 0x5ed6e Rank 1 Bank 7 Row 2
218513000: system.mem_ctrl.dram: Timing access to addr 0x5ed6e, rank/bank/row 1 7 2
218513000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 218513000
218531750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
218562000: system.mem_ctrl.dram: Address: 0x1a380 Rank 1 Bank 5 Row 0
218562000: system.mem_ctrl.dram: Timing access to addr 0x1a380, rank/bank/row 1 5 0
218562000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 218562000
218580750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
218611000: system.mem_ctrl.dram: Address: 0x1a3b0 Rank 1 Bank 5 Row 0
218611000: system.mem_ctrl.dram: Timing access to addr 0x1a3b0, rank/bank/row 1 5 0
218611000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 218611000
218629750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
218660000: system.mem_ctrl.dram: Address: 0x1a3b8 Rank 1 Bank 5 Row 0
218660000: system.mem_ctrl.dram: Timing access to addr 0x1a3b8, rank/bank/row 1 5 0
218660000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 218660000
218678750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
218709000: system.mem_ctrl.dram: Address: 0x94dc8 Rank 1 Bank 2 Row 4
218709000: system.mem_ctrl.dram: Timing access to addr 0x94dc8, rank/bank/row 1 2 4
218709000: system.mem_ctrl.dram: Activate at tick 218709000
218709000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 218709000, now got 3 active
218709000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 218722750
218741500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
218772000: system.mem_ctrl.dram: Address: 0x1a3b8 Rank 1 Bank 5 Row 0
218772000: system.mem_ctrl.dram: Timing access to addr 0x1a3b8, rank/bank/row 1 5 0
218772000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 218772000
218790750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
218821000: system.mem_ctrl.dram: Address: 0x5ed6d Rank 1 Bank 7 Row 2
218821000: system.mem_ctrl.dram: Timing access to addr 0x5ed6d, rank/bank/row 1 7 2
218821000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 218821000
218839750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
218870000: system.mem_ctrl.dram: Address: 0x1a3b8 Rank 1 Bank 5 Row 0
218870000: system.mem_ctrl.dram: Timing access to addr 0x1a3b8, rank/bank/row 1 5 0
218870000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 218870000
218888750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
218919000: system.mem_ctrl.dram: Address: 0x1a3c0 Rank 1 Bank 5 Row 0
218919000: system.mem_ctrl.dram: Timing access to addr 0x1a3c0, rank/bank/row 1 5 0
218919000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 218919000
218937750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
218968000: system.mem_ctrl.dram: Address: 0x1a3c0 Rank 1 Bank 5 Row 0
218968000: system.mem_ctrl.dram: Timing access to addr 0x1a3c0, rank/bank/row 1 5 0
218968000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 218968000
218986750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
219017000: system.mem_ctrl.dram: Address: 0x1a3c0 Rank 1 Bank 5 Row 0
219017000: system.mem_ctrl.dram: Timing access to addr 0x1a3c0, rank/bank/row 1 5 0
219017000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219017000
219035750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
219066000: system.mem_ctrl.dram: Address: 0x1a3c8 Rank 1 Bank 5 Row 0
219066000: system.mem_ctrl.dram: Timing access to addr 0x1a3c8, rank/bank/row 1 5 0
219066000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219066000
219084750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
219115000: system.mem_ctrl.dram: Address: 0x1a3c8 Rank 1 Bank 5 Row 0
219115000: system.mem_ctrl.dram: Timing access to addr 0x1a3c8, rank/bank/row 1 5 0
219115000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219115000
219133750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
219164000: system.mem_ctrl.dram: Address: 0x1a3c8 Rank 1 Bank 5 Row 0
219164000: system.mem_ctrl.dram: Timing access to addr 0x1a3c8, rank/bank/row 1 5 0
219164000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219164000
219182750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
219213000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
219213000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
219213000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219213000
219231750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
219262000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
219262000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
219262000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219262000
219262000: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 219269500, now got 2 active
219262000: system.mem_ctrl.dram: Auto-precharged bank: 13
219280750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
219311000: system.mem_ctrl.dram: Address: 0x1a360 Rank 1 Bank 5 Row 0
219311000: system.mem_ctrl.dram: Timing access to addr 0x1a360, rank/bank/row 1 5 0
219311000: system.mem_ctrl.dram: Activate at tick 219311000
219311000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 219311000, now got 3 active
219311000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219324750
219343500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
219374000: system.mem_ctrl.dram: Address: 0x94af0 Rank 1 Bank 2 Row 4
219374000: system.mem_ctrl.dram: Timing access to addr 0x94af0, rank/bank/row 1 2 4
219374000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219374000
219392750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
219423000: system.mem_ctrl.dram: Address: 0x1a360 Rank 1 Bank 5 Row 0
219423000: system.mem_ctrl.dram: Timing access to addr 0x1a360, rank/bank/row 1 5 0
219423000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219423000
219441750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
219472000: system.mem_ctrl.dram: Address: 0x94af8 Rank 1 Bank 2 Row 4
219472000: system.mem_ctrl.dram: Timing access to addr 0x94af8, rank/bank/row 1 2 4
219472000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219472000
219490750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
219521000: system.mem_ctrl.dram: Address: 0x1a368 Rank 1 Bank 5 Row 0
219521000: system.mem_ctrl.dram: Timing access to addr 0x1a368, rank/bank/row 1 5 0
219521000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219521000
219539750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
219570000: system.mem_ctrl.dram: Address: 0x94b00 Rank 1 Bank 2 Row 4
219570000: system.mem_ctrl.dram: Timing access to addr 0x94b00, rank/bank/row 1 2 4
219570000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219570000
219588750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
219619000: system.mem_ctrl.dram: Address: 0x1a368 Rank 1 Bank 5 Row 0
219619000: system.mem_ctrl.dram: Timing access to addr 0x1a368, rank/bank/row 1 5 0
219619000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219619000
219637750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
219668000: system.mem_ctrl.dram: Address: 0x1a370 Rank 1 Bank 5 Row 0
219668000: system.mem_ctrl.dram: Timing access to addr 0x1a370, rank/bank/row 1 5 0
219668000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219668000
219686750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
219717000: system.mem_ctrl.dram: Address: 0x94b08 Rank 1 Bank 2 Row 4
219717000: system.mem_ctrl.dram: Timing access to addr 0x94b08, rank/bank/row 1 2 4
219717000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219717000
219735750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
219766000: system.mem_ctrl.dram: Address: 0x1a370 Rank 1 Bank 5 Row 0
219766000: system.mem_ctrl.dram: Timing access to addr 0x1a370, rank/bank/row 1 5 0
219766000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219766000
219784750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
219815000: system.mem_ctrl.dram: Address: 0x94b10 Rank 1 Bank 2 Row 4
219815000: system.mem_ctrl.dram: Timing access to addr 0x94b10, rank/bank/row 1 2 4
219815000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219815000
219833750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
219864000: system.mem_ctrl.dram: Address: 0x1a370 Rank 1 Bank 5 Row 0
219864000: system.mem_ctrl.dram: Timing access to addr 0x1a370, rank/bank/row 1 5 0
219864000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219864000
219882750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
219913000: system.mem_ctrl.dram: Address: 0x1a378 Rank 1 Bank 5 Row 0
219913000: system.mem_ctrl.dram: Timing access to addr 0x1a378, rank/bank/row 1 5 0
219913000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219913000
219931750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
219962000: system.mem_ctrl.dram: Address: 0x1a378 Rank 1 Bank 5 Row 0
219962000: system.mem_ctrl.dram: Timing access to addr 0x1a378, rank/bank/row 1 5 0
219962000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219962000
219980750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
220031000: system.mem_ctrl.dram: Address: 0x15d00 Rank 1 Bank 2 Row 0
220031000: system.mem_ctrl.dram: Timing access to addr 0x15d00, rank/bank/row 1 2 0
220031000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 220031000, now got 2 active
220031000: system.mem_ctrl.dram: Activate at tick 220044750
220031000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 220044750, now got 3 active
220031000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220058500
220077250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
220108000: system.mem_ctrl.dram: Address: 0x15d08 Rank 1 Bank 2 Row 0
220108000: system.mem_ctrl.dram: Timing access to addr 0x15d08, rank/bank/row 1 2 0
220108000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220108000
220126750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
220157000: system.mem_ctrl.dram: Address: 0x15d08 Rank 1 Bank 2 Row 0
220157000: system.mem_ctrl.dram: Timing access to addr 0x15d08, rank/bank/row 1 2 0
220157000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220157000
220175750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
220206000: system.mem_ctrl.dram: Address: 0x15d10 Rank 1 Bank 2 Row 0
220206000: system.mem_ctrl.dram: Timing access to addr 0x15d10, rank/bank/row 1 2 0
220206000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220206000
220224750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
220255000: system.mem_ctrl.dram: Address: 0x15d10 Rank 1 Bank 2 Row 0
220255000: system.mem_ctrl.dram: Timing access to addr 0x15d10, rank/bank/row 1 2 0
220255000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220255000
220273750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
220304000: system.mem_ctrl.dram: Address: 0x71707 Rank 1 Bank 0 Row 3
220304000: system.mem_ctrl.dram: Timing access to addr 0x71707, rank/bank/row 1 0 3
220304000: system.mem_ctrl.dram: Activate at tick 220304000
220304000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 220304000, now got 4 active
220304000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220317750
220336500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
220367000: system.mem_ctrl.dram: Address: 0x15d10 Rank 1 Bank 2 Row 0
220367000: system.mem_ctrl.dram: Timing access to addr 0x15d10, rank/bank/row 1 2 0
220367000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220367000
220385750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
220416000: system.mem_ctrl.dram: Address: 0x15d10 Rank 1 Bank 2 Row 0
220416000: system.mem_ctrl.dram: Timing access to addr 0x15d10, rank/bank/row 1 2 0
220416000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220416000
220434750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
220465000: system.mem_ctrl.dram: Address: 0x15d18 Rank 1 Bank 2 Row 0
220465000: system.mem_ctrl.dram: Timing access to addr 0x15d18, rank/bank/row 1 2 0
220465000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220465000
220483750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
220514000: system.mem_ctrl.dram: Address: 0x15d18 Rank 1 Bank 2 Row 0
220514000: system.mem_ctrl.dram: Timing access to addr 0x15d18, rank/bank/row 1 2 0
220514000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220514000
220532750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
220584000: system.mem_ctrl.dram: Address: 0x15d20 Rank 1 Bank 2 Row 0
220584000: system.mem_ctrl.dram: Timing access to addr 0x15d20, rank/bank/row 1 2 0
220584000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220584000
220602750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
220654000: system.mem_ctrl.dram: Address: 0x1a320 Rank 1 Bank 5 Row 0
220654000: system.mem_ctrl.dram: Timing access to addr 0x1a320, rank/bank/row 1 5 0
220654000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220654000
220672750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
220724000: system.mem_ctrl.dram: Address: 0x1a320 Rank 1 Bank 5 Row 0
220724000: system.mem_ctrl.dram: Timing access to addr 0x1a320, rank/bank/row 1 5 0
220724000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220724000
220742750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
220773000: system.mem_ctrl.dram: Address: 0x1a328 Rank 1 Bank 5 Row 0
220773000: system.mem_ctrl.dram: Timing access to addr 0x1a328, rank/bank/row 1 5 0
220773000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220773000
220791750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
220843000: system.mem_ctrl.dram: Address: 0x1a328 Rank 1 Bank 5 Row 0
220843000: system.mem_ctrl.dram: Timing access to addr 0x1a328, rank/bank/row 1 5 0
220843000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220843000
220861750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
220892000: system.mem_ctrl.dram: Address: 0x1a328 Rank 1 Bank 5 Row 0
220892000: system.mem_ctrl.dram: Timing access to addr 0x1a328, rank/bank/row 1 5 0
220892000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220892000
220910750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
220941000: system.mem_ctrl.dram: Address: 0x1a330 Rank 1 Bank 5 Row 0
220941000: system.mem_ctrl.dram: Timing access to addr 0x1a330, rank/bank/row 1 5 0
220941000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220941000
220959750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
221011000: system.mem_ctrl.dram: Address: 0x1a330 Rank 1 Bank 5 Row 0
221011000: system.mem_ctrl.dram: Timing access to addr 0x1a330, rank/bank/row 1 5 0
221011000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221011000
221011000: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 221018500, now got 3 active
221011000: system.mem_ctrl.dram: Auto-precharged bank: 13
221029750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
221081000: system.mem_ctrl.dram: Address: 0x1a330 Rank 1 Bank 5 Row 0
221081000: system.mem_ctrl.dram: Timing access to addr 0x1a330, rank/bank/row 1 5 0
221081000: system.mem_ctrl.dram: Activate at tick 221081000
221081000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 221081000, now got 4 active
221081000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221094750
221113500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
221144000: system.mem_ctrl.dram: Address: 0x1a338 Rank 1 Bank 5 Row 0
221144000: system.mem_ctrl.dram: Timing access to addr 0x1a338, rank/bank/row 1 5 0
221144000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221144000
221162750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
221214000: system.mem_ctrl.dram: Address: 0x1a338 Rank 1 Bank 5 Row 0
221214000: system.mem_ctrl.dram: Timing access to addr 0x1a338, rank/bank/row 1 5 0
221214000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221214000
221232750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
221263000: system.mem_ctrl.dram: Address: 0x1a340 Rank 1 Bank 5 Row 0
221263000: system.mem_ctrl.dram: Timing access to addr 0x1a340, rank/bank/row 1 5 0
221263000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221263000
221281750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
221333000: system.mem_ctrl.dram: Address: 0x11d10 Rank 1 Bank 0 Row 0
221333000: system.mem_ctrl.dram: Timing access to addr 0x11d10, rank/bank/row 1 0 0
221333000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 221333000, now got 3 active
221333000: system.mem_ctrl.dram: Activate at tick 221346750
221333000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 221346750, now got 4 active
221333000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221360500
221379250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
221410000: system.mem_ctrl.dram: Address: 0x11d10 Rank 1 Bank 0 Row 0
221410000: system.mem_ctrl.dram: Timing access to addr 0x11d10, rank/bank/row 1 0 0
221410000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221410000
221428750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
221459000: system.mem_ctrl.dram: Address: 0x11d10 Rank 1 Bank 0 Row 0
221459000: system.mem_ctrl.dram: Timing access to addr 0x11d10, rank/bank/row 1 0 0
221459000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221459000
221477750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
221508000: system.mem_ctrl.dram: Address: 0x11d18 Rank 1 Bank 0 Row 0
221508000: system.mem_ctrl.dram: Timing access to addr 0x11d18, rank/bank/row 1 0 0
221508000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221508000
221526750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
221557000: system.mem_ctrl.dram: Address: 0x11d18 Rank 1 Bank 0 Row 0
221557000: system.mem_ctrl.dram: Timing access to addr 0x11d18, rank/bank/row 1 0 0
221557000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221557000
221575750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
221606000: system.mem_ctrl.dram: Address: 0x11d18 Rank 1 Bank 0 Row 0
221606000: system.mem_ctrl.dram: Timing access to addr 0x11d18, rank/bank/row 1 0 0
221606000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221606000
221624750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
221655000: system.mem_ctrl.dram: Address: 0x11d18 Rank 1 Bank 0 Row 0
221655000: system.mem_ctrl.dram: Timing access to addr 0x11d18, rank/bank/row 1 0 0
221655000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221655000
221673750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
221704000: system.mem_ctrl.dram: Address: 0x11d20 Rank 1 Bank 0 Row 0
221704000: system.mem_ctrl.dram: Timing access to addr 0x11d20, rank/bank/row 1 0 0
221704000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221704000
221722750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
221753000: system.mem_ctrl.dram: Address: 0x11d20 Rank 1 Bank 0 Row 0
221753000: system.mem_ctrl.dram: Timing access to addr 0x11d20, rank/bank/row 1 0 0
221753000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221753000
221771750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
221802000: system.mem_ctrl.dram: Address: 0x11d20 Rank 1 Bank 0 Row 0
221802000: system.mem_ctrl.dram: Timing access to addr 0x11d20, rank/bank/row 1 0 0
221802000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221802000
221820750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
221851000: system.mem_ctrl.dram: Address: 0x11d28 Rank 1 Bank 0 Row 0
221851000: system.mem_ctrl.dram: Timing access to addr 0x11d28, rank/bank/row 1 0 0
221851000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221851000
221869750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
221900000: system.mem_ctrl.dram: Address: 0x11d28 Rank 1 Bank 0 Row 0
221900000: system.mem_ctrl.dram: Timing access to addr 0x11d28, rank/bank/row 1 0 0
221900000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221900000
221918750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
221949000: system.mem_ctrl.dram: Address: 0x11d28 Rank 1 Bank 0 Row 0
221949000: system.mem_ctrl.dram: Timing access to addr 0x11d28, rank/bank/row 1 0 0
221949000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221949000
221967750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
221998000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
221998000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
221998000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221998000
222016750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
222047000: system.mem_ctrl.dram: Address: 0x5ed7a Rank 1 Bank 7 Row 2
222047000: system.mem_ctrl.dram: Timing access to addr 0x5ed7a, rank/bank/row 1 7 2
222047000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222047000
222065750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
222096000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
222096000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
222096000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222096000
222114750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
222145000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
222145000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
222145000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222145000
222145000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 222152500, now got 3 active
222145000: system.mem_ctrl.dram: Auto-precharged bank: 8
222163750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
222194000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
222194000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
222194000: system.mem_ctrl.dram: Activate at tick 222194000
222194000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 222194000, now got 4 active
222194000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222207750
222226500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
222257000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
222257000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
222257000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222257000
222275750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
222306000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
222306000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
222306000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222306000
222324750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
222355000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
222355000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
222355000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222355000
222373750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
222404000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
222404000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
222404000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222404000
222422750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
222453000: system.mem_ctrl.dram: Address: 0x5ed7b Rank 1 Bank 7 Row 2
222453000: system.mem_ctrl.dram: Timing access to addr 0x5ed7b, rank/bank/row 1 7 2
222453000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222453000
222471750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
222502000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
222502000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
222502000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222502000
222520750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
222551000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
222551000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
222551000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222551000
222569750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
222600000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
222600000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
222600000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222600000
222618750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
222649000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
222649000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
222649000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222649000
222667750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
222698000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
222698000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
222698000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222698000
222716750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
222747000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
222747000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
222747000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222747000
222765750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
222796000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
222796000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
222796000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222796000
222814750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
222845000: system.mem_ctrl.dram: Address: 0x5ed7c Rank 1 Bank 7 Row 2
222845000: system.mem_ctrl.dram: Timing access to addr 0x5ed7c, rank/bank/row 1 7 2
222845000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222845000
222863750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
222894000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
222894000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
222894000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222894000
222912750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
222943000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
222943000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
222943000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222943000
222961750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
222992000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
222992000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
222992000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222992000
223010750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
223041000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
223041000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
223041000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223041000
223041000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 223048500, now got 3 active
223041000: system.mem_ctrl.dram: Auto-precharged bank: 8
223059750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
223090000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
223090000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
223090000: system.mem_ctrl.dram: Activate at tick 223090000
223090000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 223090000, now got 4 active
223090000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223103750
223122500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
223153000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
223153000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
223153000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223153000
223171750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
223202000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
223202000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
223202000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223202000
223220750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
223251000: system.mem_ctrl.dram: Address: 0x5ed7d Rank 1 Bank 7 Row 2
223251000: system.mem_ctrl.dram: Timing access to addr 0x5ed7d, rank/bank/row 1 7 2
223251000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223251000
223269750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
223300000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
223300000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
223300000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223300000
223318750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
223349000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
223349000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
223349000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223349000
223367750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
223398000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
223398000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
223398000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223398000
223416750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
223447000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
223447000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
223447000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223447000
223465750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
223496000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
223496000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
223496000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223496000
223514750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
223545000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
223545000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
223545000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223545000
223563750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
223594000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
223594000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
223594000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223594000
223612750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
223643000: system.mem_ctrl.dram: Address: 0x5ed7e Rank 1 Bank 7 Row 2
223643000: system.mem_ctrl.dram: Timing access to addr 0x5ed7e, rank/bank/row 1 7 2
223643000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223643000
223661750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
223692000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
223692000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
223692000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223692000
223710750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
223741000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
223741000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
223741000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223741000
223759750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
223790000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
223790000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
223790000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223790000
223808750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
223839000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
223839000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
223839000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223839000
223857750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
223888000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
223888000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
223888000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223888000
223906750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
223937000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
223937000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
223937000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223937000
223937000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 223944500, now got 3 active
223937000: system.mem_ctrl.dram: Auto-precharged bank: 8
223955750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
223986000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
223986000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
223986000: system.mem_ctrl.dram: Activate at tick 223986000
223986000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 223986000, now got 4 active
223986000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223999750
224018500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
224049000: system.mem_ctrl.dram: Address: 0x5ed7f Rank 1 Bank 7 Row 2
224049000: system.mem_ctrl.dram: Timing access to addr 0x5ed7f, rank/bank/row 1 7 2
224049000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224049000
224067750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
224098000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
224098000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
224098000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224098000
224116750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
224147000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
224147000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
224147000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224147000
224165750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
224196000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
224196000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
224196000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224196000
224214750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
224245000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
224245000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
224245000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224245000
224263750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
224294000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
224294000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
224294000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224294000
224312750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
224343000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
224343000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
224343000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224343000
224361750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
224392000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
224392000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
224392000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224392000
224410750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
224441000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
224441000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
224441000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224441000
224459750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
224490000: system.mem_ctrl.dram: Address: 0x11d48 Rank 1 Bank 0 Row 0
224490000: system.mem_ctrl.dram: Timing access to addr 0x11d48, rank/bank/row 1 0 0
224490000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224490000
224508750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
224539000: system.mem_ctrl.dram: Address: 0x11d48 Rank 1 Bank 0 Row 0
224539000: system.mem_ctrl.dram: Timing access to addr 0x11d48, rank/bank/row 1 0 0
224539000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224539000
224557750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
224588000: system.mem_ctrl.dram: Address: 0x11d48 Rank 1 Bank 0 Row 0
224588000: system.mem_ctrl.dram: Timing access to addr 0x11d48, rank/bank/row 1 0 0
224588000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224588000
224606750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
224637000: system.mem_ctrl.dram: Address: 0x11d50 Rank 1 Bank 0 Row 0
224637000: system.mem_ctrl.dram: Timing access to addr 0x11d50, rank/bank/row 1 0 0
224637000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224637000
224655750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
224686000: system.mem_ctrl.dram: Address: 0x5ed80 Rank 1 Bank 7 Row 2
224686000: system.mem_ctrl.dram: Timing access to addr 0x5ed80, rank/bank/row 1 7 2
224686000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224686000
224704750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
224735000: system.mem_ctrl.dram: Address: 0x11d50 Rank 1 Bank 0 Row 0
224735000: system.mem_ctrl.dram: Timing access to addr 0x11d50, rank/bank/row 1 0 0
224735000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224735000
224753750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
224784000: system.mem_ctrl.dram: Address: 0x11d58 Rank 1 Bank 0 Row 0
224784000: system.mem_ctrl.dram: Timing access to addr 0x11d58, rank/bank/row 1 0 0
224784000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224784000
224802750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
224833000: system.mem_ctrl.dram: Address: 0x11d58 Rank 1 Bank 0 Row 0
224833000: system.mem_ctrl.dram: Timing access to addr 0x11d58, rank/bank/row 1 0 0
224833000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224833000
224833000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 224840500, now got 3 active
224833000: system.mem_ctrl.dram: Auto-precharged bank: 8
224851750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
224882000: system.mem_ctrl.dram: Address: 0x11d60 Rank 1 Bank 0 Row 0
224882000: system.mem_ctrl.dram: Timing access to addr 0x11d60, rank/bank/row 1 0 0
224882000: system.mem_ctrl.dram: Activate at tick 224882000
224882000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 224882000, now got 4 active
224882000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224895750
224914500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
224945000: system.mem_ctrl.dram: Address: 0x11d60 Rank 1 Bank 0 Row 0
224945000: system.mem_ctrl.dram: Timing access to addr 0x11d60, rank/bank/row 1 0 0
224945000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224945000
224963750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
224994000: system.mem_ctrl.dram: Address: 0x11d68 Rank 1 Bank 0 Row 0
224994000: system.mem_ctrl.dram: Timing access to addr 0x11d68, rank/bank/row 1 0 0
224994000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224994000
225012750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
225043000: system.mem_ctrl.dram: Address: 0x11d68 Rank 1 Bank 0 Row 0
225043000: system.mem_ctrl.dram: Timing access to addr 0x11d68, rank/bank/row 1 0 0
225043000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 225043000
225061750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
225092000: system.mem_ctrl.dram: Address: 0x11d68 Rank 1 Bank 0 Row 0
225092000: system.mem_ctrl.dram: Timing access to addr 0x11d68, rank/bank/row 1 0 0
225092000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 225092000
225110750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
225141000: system.mem_ctrl.dram: Address: 0x11d68 Rank 1 Bank 0 Row 0
225141000: system.mem_ctrl.dram: Timing access to addr 0x11d68, rank/bank/row 1 0 0
225141000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 225141000
225159750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
225190000: system.mem_ctrl.dram: Address: 0x11d70 Rank 1 Bank 0 Row 0
225190000: system.mem_ctrl.dram: Timing access to addr 0x11d70, rank/bank/row 1 0 0
225190000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 225190000
225208750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
225239000: system.mem_ctrl.dram: Address: 0x11d70 Rank 1 Bank 0 Row 0
225239000: system.mem_ctrl.dram: Timing access to addr 0x11d70, rank/bank/row 1 0 0
225239000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 225239000
225257750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
225288000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
225288000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
225288000: system.mem_ctrl.dram: Activate at tick 225288000
225288000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 225288000, now got 5 active
225288000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 225301750
225320500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
225351000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
225351000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
225351000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 225351000
225369750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
225400000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
225400000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
225400000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 225400000
225418750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
225449000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
225449000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
225449000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 225449000
225467750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
225498000: system.mem_ctrl.dram: Address: 0x12078 Rank 1 Bank 1 Row 0
225498000: system.mem_ctrl.dram: Timing access to addr 0x12078, rank/bank/row 1 1 0
225498000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 225498000
225516750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
225547000: system.mem_ctrl.dram: Address: 0x12078 Rank 1 Bank 1 Row 0
225547000: system.mem_ctrl.dram: Timing access to addr 0x12078, rank/bank/row 1 1 0
225547000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 225547000
225565750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
225596000: system.mem_ctrl.dram: Address: 0x12078 Rank 1 Bank 1 Row 0
225596000: system.mem_ctrl.dram: Timing access to addr 0x12078, rank/bank/row 1 1 0
225596000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 225596000
225614750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
225645000: system.mem_ctrl.dram: Address: 0x12078 Rank 1 Bank 1 Row 0
225645000: system.mem_ctrl.dram: Timing access to addr 0x12078, rank/bank/row 1 1 0
225645000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 225645000
225663750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
225694000: system.mem_ctrl.dram: Address: 0x12080 Rank 1 Bank 1 Row 0
225694000: system.mem_ctrl.dram: Timing access to addr 0x12080, rank/bank/row 1 1 0
225694000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 225694000
225712750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
225743000: system.mem_ctrl.dram: Address: 0x12080 Rank 1 Bank 1 Row 0
225743000: system.mem_ctrl.dram: Timing access to addr 0x12080, rank/bank/row 1 1 0
225743000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 225743000
225761750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
225792000: system.mem_ctrl.dram: Address: 0x12080 Rank 1 Bank 1 Row 0
225792000: system.mem_ctrl.dram: Timing access to addr 0x12080, rank/bank/row 1 1 0
225792000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 225792000
225801250: 1: Refresh due
225801250: 1: Precharging all
225801250: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 225801250, now got 4 active
225801250: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 225801250, now got 3 active
225801250: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 225801250, now got 2 active
225801250: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 225801250, now got 1 active
225801250: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 225801250, now got 0 active
225801250: 0: Refresh due
225801250: 0: All banks already precharged, starting refresh
225810750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
225841000: system.mem_ctrl.dram: Address: 0x12088 Rank 1 Bank 1 Row 0
226061250: 0: Scheduling next request after refreshing rank 0
226075000: 1: Scheduling next request after refreshing rank 1
226075000: system.mem_ctrl.dram: Timing access to addr 0x12088, rank/bank/row 1 1 0
226075000: system.mem_ctrl.dram: Activate at tick 226075000
226075000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 226075000, now got 1 active
226075000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226088750
226107500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
226138000: system.mem_ctrl.dram: Address: 0x12088 Rank 1 Bank 1 Row 0
226138000: system.mem_ctrl.dram: Timing access to addr 0x12088, rank/bank/row 1 1 0
226138000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226138000
226156750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
226187000: system.mem_ctrl.dram: Address: 0x12088 Rank 1 Bank 1 Row 0
226187000: system.mem_ctrl.dram: Timing access to addr 0x12088, rank/bank/row 1 1 0
226187000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226187000
226205750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
226236000: system.mem_ctrl.dram: Address: 0x12090 Rank 1 Bank 1 Row 0
226236000: system.mem_ctrl.dram: Timing access to addr 0x12090, rank/bank/row 1 1 0
226236000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226236000
226254750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
226285000: system.mem_ctrl.dram: Address: 0x12090 Rank 1 Bank 1 Row 0
226285000: system.mem_ctrl.dram: Timing access to addr 0x12090, rank/bank/row 1 1 0
226285000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226285000
226303750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
226334000: system.mem_ctrl.dram: Address: 0x12090 Rank 1 Bank 1 Row 0
226334000: system.mem_ctrl.dram: Timing access to addr 0x12090, rank/bank/row 1 1 0
226334000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226334000
226352750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
226383000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
226383000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
226383000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226383000
226401750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
226432000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
226432000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
226432000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226432000
226450750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
226481000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
226481000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
226481000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226481000
226499750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
226530000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
226530000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
226530000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226530000
226548750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
226579000: system.mem_ctrl.dram: Address: 0x12078 Rank 1 Bank 1 Row 0
226579000: system.mem_ctrl.dram: Timing access to addr 0x12078, rank/bank/row 1 1 0
226579000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226579000
226597750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
226628000: system.mem_ctrl.dram: Address: 0x12078 Rank 1 Bank 1 Row 0
226628000: system.mem_ctrl.dram: Timing access to addr 0x12078, rank/bank/row 1 1 0
226628000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226628000
226646750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
226677000: system.mem_ctrl.dram: Address: 0x120a0 Rank 1 Bank 1 Row 0
226677000: system.mem_ctrl.dram: Timing access to addr 0x120a0, rank/bank/row 1 1 0
226677000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226677000
226695750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
226726000: system.mem_ctrl.dram: Address: 0x120a0 Rank 1 Bank 1 Row 0
226726000: system.mem_ctrl.dram: Timing access to addr 0x120a0, rank/bank/row 1 1 0
226726000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226726000
226744750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
226775000: system.mem_ctrl.dram: Address: 0x94ae8 Rank 1 Bank 2 Row 4
226775000: system.mem_ctrl.dram: Timing access to addr 0x94ae8, rank/bank/row 1 2 4
226775000: system.mem_ctrl.dram: Activate at tick 226775000
226775000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 226775000, now got 2 active
226775000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226788750
226807500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
226838000: system.mem_ctrl.dram: Address: 0x1a340 Rank 1 Bank 5 Row 0
226838000: system.mem_ctrl.dram: Timing access to addr 0x1a340, rank/bank/row 1 5 0
226838000: system.mem_ctrl.dram: Activate at tick 226838000
226838000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 226838000, now got 3 active
226838000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226851750
226870500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
226901000: system.mem_ctrl.dram: Address: 0x1a348 Rank 1 Bank 5 Row 0
226901000: system.mem_ctrl.dram: Timing access to addr 0x1a348, rank/bank/row 1 5 0
226901000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226901000
226919750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
226950000: system.mem_ctrl.dram: Address: 0x92df8 Rank 1 Bank 1 Row 4
226950000: system.mem_ctrl.dram: Timing access to addr 0x92df8, rank/bank/row 1 1 4
226950000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 226950000, now got 2 active
226950000: system.mem_ctrl.dram: Activate at tick 226963750
226950000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 226963750, now got 3 active
226950000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226977500
226996250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
227027000: system.mem_ctrl.dram: Address: 0x1a348 Rank 1 Bank 5 Row 0
227027000: system.mem_ctrl.dram: Timing access to addr 0x1a348, rank/bank/row 1 5 0
227027000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227027000
227045750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
227076000: system.mem_ctrl.dram: Address: 0x1a348 Rank 1 Bank 5 Row 0
227076000: system.mem_ctrl.dram: Timing access to addr 0x1a348, rank/bank/row 1 5 0
227076000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227076000
227094750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
227125000: system.mem_ctrl.dram: Address: 0x1a350 Rank 1 Bank 5 Row 0
227125000: system.mem_ctrl.dram: Timing access to addr 0x1a350, rank/bank/row 1 5 0
227125000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227125000
227143750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
227174000: system.mem_ctrl.dram: Address: 0x1a350 Rank 1 Bank 5 Row 0
227174000: system.mem_ctrl.dram: Timing access to addr 0x1a350, rank/bank/row 1 5 0
227174000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227174000
227192750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
227223000: system.mem_ctrl.dram: Address: 0x1a350 Rank 1 Bank 5 Row 0
227223000: system.mem_ctrl.dram: Timing access to addr 0x1a350, rank/bank/row 1 5 0
227223000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227223000
227241750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
227272000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
227272000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
227272000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227272000
227290750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
227321000: system.mem_ctrl.dram: Address: 0x5ed7a Rank 1 Bank 7 Row 2
227321000: system.mem_ctrl.dram: Timing access to addr 0x5ed7a, rank/bank/row 1 7 2
227321000: system.mem_ctrl.dram: Activate at tick 227321000
227321000: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 227321000, now got 4 active
227321000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227334750
227353500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
227384000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
227384000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
227384000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227384000
227402750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
227433000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
227433000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
227433000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227433000
227451750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
227482000: system.mem_ctrl.dram: Address: 0x1a380 Rank 1 Bank 5 Row 0
227482000: system.mem_ctrl.dram: Timing access to addr 0x1a380, rank/bank/row 1 5 0
227482000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227482000
227500750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
227531000: system.mem_ctrl.dram: Address: 0x5ed7b Rank 1 Bank 7 Row 2
227531000: system.mem_ctrl.dram: Timing access to addr 0x5ed7b, rank/bank/row 1 7 2
227531000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227531000
227549750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
227580000: system.mem_ctrl.dram: Address: 0x1a380 Rank 1 Bank 5 Row 0
227580000: system.mem_ctrl.dram: Timing access to addr 0x1a380, rank/bank/row 1 5 0
227580000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227580000
227598750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
227629000: system.mem_ctrl.dram: Address: 0x1a3b0 Rank 1 Bank 5 Row 0
227629000: system.mem_ctrl.dram: Timing access to addr 0x1a3b0, rank/bank/row 1 5 0
227629000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227629000
227647750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
227678000: system.mem_ctrl.dram: Address: 0x1a3b8 Rank 1 Bank 5 Row 0
227678000: system.mem_ctrl.dram: Timing access to addr 0x1a3b8, rank/bank/row 1 5 0
227678000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227678000
227696750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
227727000: system.mem_ctrl.dram: Address: 0x94dc8 Rank 1 Bank 2 Row 4
227727000: system.mem_ctrl.dram: Timing access to addr 0x94dc8, rank/bank/row 1 2 4
227727000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227727000
227745750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
227776000: system.mem_ctrl.dram: Address: 0x1a3b8 Rank 1 Bank 5 Row 0
227776000: system.mem_ctrl.dram: Timing access to addr 0x1a3b8, rank/bank/row 1 5 0
227776000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227776000
227794750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
227825000: system.mem_ctrl.dram: Address: 0x5ed7a Rank 1 Bank 7 Row 2
227825000: system.mem_ctrl.dram: Timing access to addr 0x5ed7a, rank/bank/row 1 7 2
227825000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227825000
227843750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
227874000: system.mem_ctrl.dram: Address: 0x1a3b8 Rank 1 Bank 5 Row 0
227874000: system.mem_ctrl.dram: Timing access to addr 0x1a3b8, rank/bank/row 1 5 0
227874000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227874000
227874000: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 227881500, now got 3 active
227874000: system.mem_ctrl.dram: Auto-precharged bank: 13
227892750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
227923000: system.mem_ctrl.dram: Address: 0x1a3c0 Rank 1 Bank 5 Row 0
227923000: system.mem_ctrl.dram: Timing access to addr 0x1a3c0, rank/bank/row 1 5 0
227923000: system.mem_ctrl.dram: Activate at tick 227923000
227923000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 227923000, now got 4 active
227923000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227936750
227955500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
227986000: system.mem_ctrl.dram: Address: 0x1a3c0 Rank 1 Bank 5 Row 0
227986000: system.mem_ctrl.dram: Timing access to addr 0x1a3c0, rank/bank/row 1 5 0
227986000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227986000
228004750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
228035000: system.mem_ctrl.dram: Address: 0x1a3c0 Rank 1 Bank 5 Row 0
228035000: system.mem_ctrl.dram: Timing access to addr 0x1a3c0, rank/bank/row 1 5 0
228035000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228035000
228053750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
228084000: system.mem_ctrl.dram: Address: 0x1a3c8 Rank 1 Bank 5 Row 0
228084000: system.mem_ctrl.dram: Timing access to addr 0x1a3c8, rank/bank/row 1 5 0
228084000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228084000
228102750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
228133000: system.mem_ctrl.dram: Address: 0x1a3c8 Rank 1 Bank 5 Row 0
228133000: system.mem_ctrl.dram: Timing access to addr 0x1a3c8, rank/bank/row 1 5 0
228133000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228133000
228151750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
228182000: system.mem_ctrl.dram: Address: 0x1a3c8 Rank 1 Bank 5 Row 0
228182000: system.mem_ctrl.dram: Timing access to addr 0x1a3c8, rank/bank/row 1 5 0
228182000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228182000
228200750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
228231000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
228231000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
228231000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228231000
228249750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
228280000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
228280000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
228280000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228280000
228298750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
228329000: system.mem_ctrl.dram: Address: 0x1a360 Rank 1 Bank 5 Row 0
228329000: system.mem_ctrl.dram: Timing access to addr 0x1a360, rank/bank/row 1 5 0
228329000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228329000
228347750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
228378000: system.mem_ctrl.dram: Address: 0x94af0 Rank 1 Bank 2 Row 4
228378000: system.mem_ctrl.dram: Timing access to addr 0x94af0, rank/bank/row 1 2 4
228378000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228378000
228396750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
228427000: system.mem_ctrl.dram: Address: 0x1a360 Rank 1 Bank 5 Row 0
228427000: system.mem_ctrl.dram: Timing access to addr 0x1a360, rank/bank/row 1 5 0
228427000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228427000
228445750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
228476000: system.mem_ctrl.dram: Address: 0x94af8 Rank 1 Bank 2 Row 4
228476000: system.mem_ctrl.dram: Timing access to addr 0x94af8, rank/bank/row 1 2 4
228476000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228476000
228494750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
228525000: system.mem_ctrl.dram: Address: 0x1a368 Rank 1 Bank 5 Row 0
228525000: system.mem_ctrl.dram: Timing access to addr 0x1a368, rank/bank/row 1 5 0
228525000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228525000
228543750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
228574000: system.mem_ctrl.dram: Address: 0x94b00 Rank 1 Bank 2 Row 4
228574000: system.mem_ctrl.dram: Timing access to addr 0x94b00, rank/bank/row 1 2 4
228574000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228574000
228592750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
228623000: system.mem_ctrl.dram: Address: 0x1a368 Rank 1 Bank 5 Row 0
228623000: system.mem_ctrl.dram: Timing access to addr 0x1a368, rank/bank/row 1 5 0
228623000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228623000
228641750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
228672000: system.mem_ctrl.dram: Address: 0x1a370 Rank 1 Bank 5 Row 0
228672000: system.mem_ctrl.dram: Timing access to addr 0x1a370, rank/bank/row 1 5 0
228672000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228672000
228690750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
228721000: system.mem_ctrl.dram: Address: 0x94b08 Rank 1 Bank 2 Row 4
228721000: system.mem_ctrl.dram: Timing access to addr 0x94b08, rank/bank/row 1 2 4
228721000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228721000
228739750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
228770000: system.mem_ctrl.dram: Address: 0x1a370 Rank 1 Bank 5 Row 0
228770000: system.mem_ctrl.dram: Timing access to addr 0x1a370, rank/bank/row 1 5 0
228770000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228770000
228788750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
228819000: system.mem_ctrl.dram: Address: 0x94b10 Rank 1 Bank 2 Row 4
228819000: system.mem_ctrl.dram: Timing access to addr 0x94b10, rank/bank/row 1 2 4
228819000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228819000
228837750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
228868000: system.mem_ctrl.dram: Address: 0x1a370 Rank 1 Bank 5 Row 0
228868000: system.mem_ctrl.dram: Timing access to addr 0x1a370, rank/bank/row 1 5 0
228868000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228868000
228886750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
228917000: system.mem_ctrl.dram: Address: 0x1a378 Rank 1 Bank 5 Row 0
228917000: system.mem_ctrl.dram: Timing access to addr 0x1a378, rank/bank/row 1 5 0
228917000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228917000
228917000: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 228924500, now got 3 active
228917000: system.mem_ctrl.dram: Auto-precharged bank: 13
228935750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
228966000: system.mem_ctrl.dram: Address: 0x1a378 Rank 1 Bank 5 Row 0
228966000: system.mem_ctrl.dram: Timing access to addr 0x1a378, rank/bank/row 1 5 0
228966000: system.mem_ctrl.dram: Activate at tick 228966000
228966000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 228966000, now got 4 active
228966000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228979750
228998500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
229049000: system.mem_ctrl.dram: Address: 0x15d20 Rank 1 Bank 2 Row 0
229049000: system.mem_ctrl.dram: Timing access to addr 0x15d20, rank/bank/row 1 2 0
229049000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 229049000, now got 3 active
229049000: system.mem_ctrl.dram: Activate at tick 229062750
229049000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 229062750, now got 4 active
229049000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229076500
229095250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
229126000: system.mem_ctrl.dram: Address: 0x15d28 Rank 1 Bank 2 Row 0
229126000: system.mem_ctrl.dram: Timing access to addr 0x15d28, rank/bank/row 1 2 0
229126000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229126000
229144750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
229175000: system.mem_ctrl.dram: Address: 0x15d28 Rank 1 Bank 2 Row 0
229175000: system.mem_ctrl.dram: Timing access to addr 0x15d28, rank/bank/row 1 2 0
229175000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229175000
229193750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
229224000: system.mem_ctrl.dram: Address: 0x15d30 Rank 1 Bank 2 Row 0
229224000: system.mem_ctrl.dram: Timing access to addr 0x15d30, rank/bank/row 1 2 0
229224000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229224000
229242750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
229273000: system.mem_ctrl.dram: Address: 0x15d30 Rank 1 Bank 2 Row 0
229273000: system.mem_ctrl.dram: Timing access to addr 0x15d30, rank/bank/row 1 2 0
229273000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229273000
229291750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
229322000: system.mem_ctrl.dram: Address: 0x71707 Rank 1 Bank 0 Row 3
229322000: system.mem_ctrl.dram: Timing access to addr 0x71707, rank/bank/row 1 0 3
229322000: system.mem_ctrl.dram: Activate at tick 229322000
229322000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 229322000, now got 5 active
229322000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229335750
229354500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
229385000: system.mem_ctrl.dram: Address: 0x15d30 Rank 1 Bank 2 Row 0
229385000: system.mem_ctrl.dram: Timing access to addr 0x15d30, rank/bank/row 1 2 0
229385000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229385000
229403750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
229434000: system.mem_ctrl.dram: Address: 0x15d30 Rank 1 Bank 2 Row 0
229434000: system.mem_ctrl.dram: Timing access to addr 0x15d30, rank/bank/row 1 2 0
229434000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229434000
229452750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
229483000: system.mem_ctrl.dram: Address: 0x15d38 Rank 1 Bank 2 Row 0
229483000: system.mem_ctrl.dram: Timing access to addr 0x15d38, rank/bank/row 1 2 0
229483000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229483000
229501750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
229532000: system.mem_ctrl.dram: Address: 0x15d38 Rank 1 Bank 2 Row 0
229532000: system.mem_ctrl.dram: Timing access to addr 0x15d38, rank/bank/row 1 2 0
229532000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229532000
229550750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
229602000: system.mem_ctrl.dram: Address: 0x15d40 Rank 1 Bank 2 Row 0
229602000: system.mem_ctrl.dram: Timing access to addr 0x15d40, rank/bank/row 1 2 0
229602000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229602000
229620750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
229672000: system.mem_ctrl.dram: Address: 0x1a320 Rank 1 Bank 5 Row 0
229672000: system.mem_ctrl.dram: Timing access to addr 0x1a320, rank/bank/row 1 5 0
229672000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229672000
229690750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
229742000: system.mem_ctrl.dram: Address: 0x1a320 Rank 1 Bank 5 Row 0
229742000: system.mem_ctrl.dram: Timing access to addr 0x1a320, rank/bank/row 1 5 0
229742000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229742000
229760750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
229791000: system.mem_ctrl.dram: Address: 0x1a328 Rank 1 Bank 5 Row 0
229791000: system.mem_ctrl.dram: Timing access to addr 0x1a328, rank/bank/row 1 5 0
229791000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229791000
229809750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
229861000: system.mem_ctrl.dram: Address: 0x1a328 Rank 1 Bank 5 Row 0
229861000: system.mem_ctrl.dram: Timing access to addr 0x1a328, rank/bank/row 1 5 0
229861000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229861000
229879750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
229910000: system.mem_ctrl.dram: Address: 0x1a328 Rank 1 Bank 5 Row 0
229910000: system.mem_ctrl.dram: Timing access to addr 0x1a328, rank/bank/row 1 5 0
229910000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229910000
229928750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
229959000: system.mem_ctrl.dram: Address: 0x1a330 Rank 1 Bank 5 Row 0
229959000: system.mem_ctrl.dram: Timing access to addr 0x1a330, rank/bank/row 1 5 0
229959000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229959000
229977750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
230029000: system.mem_ctrl.dram: Address: 0x1a330 Rank 1 Bank 5 Row 0
230029000: system.mem_ctrl.dram: Timing access to addr 0x1a330, rank/bank/row 1 5 0
230029000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230029000
230047750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
230099000: system.mem_ctrl.dram: Address: 0x1a330 Rank 1 Bank 5 Row 0
230099000: system.mem_ctrl.dram: Timing access to addr 0x1a330, rank/bank/row 1 5 0
230099000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230099000
230117750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
230148000: system.mem_ctrl.dram: Address: 0x1a338 Rank 1 Bank 5 Row 0
230148000: system.mem_ctrl.dram: Timing access to addr 0x1a338, rank/bank/row 1 5 0
230148000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230148000
230166750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
230218000: system.mem_ctrl.dram: Address: 0x1a338 Rank 1 Bank 5 Row 0
230218000: system.mem_ctrl.dram: Timing access to addr 0x1a338, rank/bank/row 1 5 0
230218000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230218000
230236750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
230267000: system.mem_ctrl.dram: Address: 0x1a340 Rank 1 Bank 5 Row 0
230267000: system.mem_ctrl.dram: Timing access to addr 0x1a340, rank/bank/row 1 5 0
230267000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230267000
230285750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
230337000: system.mem_ctrl.dram: Address: 0x11d10 Rank 1 Bank 0 Row 0
230337000: system.mem_ctrl.dram: Timing access to addr 0x11d10, rank/bank/row 1 0 0
230337000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 230337000, now got 4 active
230337000: system.mem_ctrl.dram: Activate at tick 230350750
230337000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 230350750, now got 5 active
230337000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230364500
230383250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
230414000: system.mem_ctrl.dram: Address: 0x11d10 Rank 1 Bank 0 Row 0
230414000: system.mem_ctrl.dram: Timing access to addr 0x11d10, rank/bank/row 1 0 0
230414000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230414000
230432750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
230463000: system.mem_ctrl.dram: Address: 0x11d10 Rank 1 Bank 0 Row 0
230463000: system.mem_ctrl.dram: Timing access to addr 0x11d10, rank/bank/row 1 0 0
230463000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230463000
230481750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
230512000: system.mem_ctrl.dram: Address: 0x11d18 Rank 1 Bank 0 Row 0
230512000: system.mem_ctrl.dram: Timing access to addr 0x11d18, rank/bank/row 1 0 0
230512000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230512000
230530750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
230561000: system.mem_ctrl.dram: Address: 0x11d18 Rank 1 Bank 0 Row 0
230561000: system.mem_ctrl.dram: Timing access to addr 0x11d18, rank/bank/row 1 0 0
230561000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230561000
230579750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
230610000: system.mem_ctrl.dram: Address: 0x11d18 Rank 1 Bank 0 Row 0
230610000: system.mem_ctrl.dram: Timing access to addr 0x11d18, rank/bank/row 1 0 0
230610000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230610000
230628750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
230659000: system.mem_ctrl.dram: Address: 0x11d18 Rank 1 Bank 0 Row 0
230659000: system.mem_ctrl.dram: Timing access to addr 0x11d18, rank/bank/row 1 0 0
230659000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230659000
230677750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
230708000: system.mem_ctrl.dram: Address: 0x11d20 Rank 1 Bank 0 Row 0
230708000: system.mem_ctrl.dram: Timing access to addr 0x11d20, rank/bank/row 1 0 0
230708000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230708000
230726750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
230757000: system.mem_ctrl.dram: Address: 0x11d20 Rank 1 Bank 0 Row 0
230757000: system.mem_ctrl.dram: Timing access to addr 0x11d20, rank/bank/row 1 0 0
230757000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230757000
230775750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
230806000: system.mem_ctrl.dram: Address: 0x11d20 Rank 1 Bank 0 Row 0
230806000: system.mem_ctrl.dram: Timing access to addr 0x11d20, rank/bank/row 1 0 0
230806000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230806000
230824750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
230855000: system.mem_ctrl.dram: Address: 0x11d28 Rank 1 Bank 0 Row 0
230855000: system.mem_ctrl.dram: Timing access to addr 0x11d28, rank/bank/row 1 0 0
230855000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230855000
230873750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
230904000: system.mem_ctrl.dram: Address: 0x11d28 Rank 1 Bank 0 Row 0
230904000: system.mem_ctrl.dram: Timing access to addr 0x11d28, rank/bank/row 1 0 0
230904000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230904000
230922750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
230953000: system.mem_ctrl.dram: Address: 0x11d28 Rank 1 Bank 0 Row 0
230953000: system.mem_ctrl.dram: Timing access to addr 0x11d28, rank/bank/row 1 0 0
230953000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230953000
230971750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
231002000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
231002000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
231002000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231002000
231020750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
231051000: system.mem_ctrl.dram: Address: 0x5ed86 Rank 1 Bank 7 Row 2
231051000: system.mem_ctrl.dram: Timing access to addr 0x5ed86, rank/bank/row 1 7 2
231051000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231051000
231069750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
231100000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
231100000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
231100000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231100000
231118750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
231149000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
231149000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
231149000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231149000
231149000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 231156500, now got 4 active
231149000: system.mem_ctrl.dram: Auto-precharged bank: 8
231167750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
231198000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
231198000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
231198000: system.mem_ctrl.dram: Activate at tick 231198000
231198000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 231198000, now got 5 active
231198000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231211750
231230500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
231261000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
231261000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
231261000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231261000
231279750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
231310000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
231310000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
231310000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231310000
231328750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
231359000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
231359000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
231359000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231359000
231377750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
231408000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
231408000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
231408000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231408000
231426750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
231457000: system.mem_ctrl.dram: Address: 0x5ed87 Rank 1 Bank 7 Row 2
231457000: system.mem_ctrl.dram: Timing access to addr 0x5ed87, rank/bank/row 1 7 2
231457000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231457000
231475750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
231506000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
231506000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
231506000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231506000
231524750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
231555000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
231555000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
231555000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231555000
231573750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
231604000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
231604000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
231604000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231604000
231622750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
231653000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
231653000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
231653000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231653000
231671750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
231702000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
231702000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
231702000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231702000
231720750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
231751000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
231751000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
231751000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231751000
231769750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
231800000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
231800000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
231800000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231800000
231818750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
231849000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
231849000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
231849000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231849000
231867750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
231898000: system.mem_ctrl.dram: Address: 0x11d48 Rank 1 Bank 0 Row 0
231898000: system.mem_ctrl.dram: Timing access to addr 0x11d48, rank/bank/row 1 0 0
231898000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231898000
231916750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
231947000: system.mem_ctrl.dram: Address: 0x11d48 Rank 1 Bank 0 Row 0
231947000: system.mem_ctrl.dram: Timing access to addr 0x11d48, rank/bank/row 1 0 0
231947000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231947000
231965750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
231996000: system.mem_ctrl.dram: Address: 0x11d48 Rank 1 Bank 0 Row 0
231996000: system.mem_ctrl.dram: Timing access to addr 0x11d48, rank/bank/row 1 0 0
231996000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231996000
231996000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 232003500, now got 4 active
231996000: system.mem_ctrl.dram: Auto-precharged bank: 8
232014750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
232045000: system.mem_ctrl.dram: Address: 0x11d50 Rank 1 Bank 0 Row 0
232045000: system.mem_ctrl.dram: Timing access to addr 0x11d50, rank/bank/row 1 0 0
232045000: system.mem_ctrl.dram: Activate at tick 232045000
232045000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 232045000, now got 5 active
232045000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232058750
232077500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
232108000: system.mem_ctrl.dram: Address: 0x5ed88 Rank 1 Bank 7 Row 2
232108000: system.mem_ctrl.dram: Timing access to addr 0x5ed88, rank/bank/row 1 7 2
232108000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232108000
232126750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
232157000: system.mem_ctrl.dram: Address: 0x11d50 Rank 1 Bank 0 Row 0
232157000: system.mem_ctrl.dram: Timing access to addr 0x11d50, rank/bank/row 1 0 0
232157000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232157000
232175750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
232206000: system.mem_ctrl.dram: Address: 0x11d58 Rank 1 Bank 0 Row 0
232206000: system.mem_ctrl.dram: Timing access to addr 0x11d58, rank/bank/row 1 0 0
232206000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232206000
232224750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
232255000: system.mem_ctrl.dram: Address: 0x11d58 Rank 1 Bank 0 Row 0
232255000: system.mem_ctrl.dram: Timing access to addr 0x11d58, rank/bank/row 1 0 0
232255000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232255000
232273750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
232304000: system.mem_ctrl.dram: Address: 0x11d60 Rank 1 Bank 0 Row 0
232304000: system.mem_ctrl.dram: Timing access to addr 0x11d60, rank/bank/row 1 0 0
232304000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232304000
232322750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
232353000: system.mem_ctrl.dram: Address: 0x11d60 Rank 1 Bank 0 Row 0
232353000: system.mem_ctrl.dram: Timing access to addr 0x11d60, rank/bank/row 1 0 0
232353000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232353000
232371750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
232402000: system.mem_ctrl.dram: Address: 0x11d68 Rank 1 Bank 0 Row 0
232402000: system.mem_ctrl.dram: Timing access to addr 0x11d68, rank/bank/row 1 0 0
232402000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232402000
232420750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
232451000: system.mem_ctrl.dram: Address: 0x11d68 Rank 1 Bank 0 Row 0
232451000: system.mem_ctrl.dram: Timing access to addr 0x11d68, rank/bank/row 1 0 0
232451000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232451000
232469750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
232500000: system.mem_ctrl.dram: Address: 0x11d68 Rank 1 Bank 0 Row 0
232500000: system.mem_ctrl.dram: Timing access to addr 0x11d68, rank/bank/row 1 0 0
232500000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232500000
232518750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
232549000: system.mem_ctrl.dram: Address: 0x11d68 Rank 1 Bank 0 Row 0
232549000: system.mem_ctrl.dram: Timing access to addr 0x11d68, rank/bank/row 1 0 0
232549000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232549000
232567750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
232598000: system.mem_ctrl.dram: Address: 0x11d70 Rank 1 Bank 0 Row 0
232598000: system.mem_ctrl.dram: Timing access to addr 0x11d70, rank/bank/row 1 0 0
232598000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232598000
232616750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
232647000: system.mem_ctrl.dram: Address: 0x11d70 Rank 1 Bank 0 Row 0
232647000: system.mem_ctrl.dram: Timing access to addr 0x11d70, rank/bank/row 1 0 0
232647000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232647000
232665750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
232696000: system.mem_ctrl.dram: Address: 0x11d78 Rank 1 Bank 0 Row 0
232696000: system.mem_ctrl.dram: Timing access to addr 0x11d78, rank/bank/row 1 0 0
232696000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232696000
232714750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
232745000: system.mem_ctrl.dram: Address: 0x5ed90 Rank 1 Bank 7 Row 2
232745000: system.mem_ctrl.dram: Timing access to addr 0x5ed90, rank/bank/row 1 7 2
232745000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232745000
232763750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
232794000: system.mem_ctrl.dram: Address: 0x11d78 Rank 1 Bank 0 Row 0
232794000: system.mem_ctrl.dram: Timing access to addr 0x11d78, rank/bank/row 1 0 0
232794000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232794000
232812750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
232843000: system.mem_ctrl.dram: Address: 0x11d80 Rank 1 Bank 0 Row 0
232843000: system.mem_ctrl.dram: Timing access to addr 0x11d80, rank/bank/row 1 0 0
232843000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232843000
232861750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
232892000: system.mem_ctrl.dram: Address: 0x11d80 Rank 1 Bank 0 Row 0
232892000: system.mem_ctrl.dram: Timing access to addr 0x11d80, rank/bank/row 1 0 0
232892000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232892000
232892000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 232899500, now got 4 active
232892000: system.mem_ctrl.dram: Auto-precharged bank: 8
232910750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
232941000: system.mem_ctrl.dram: Address: 0x11d80 Rank 1 Bank 0 Row 0
232941000: system.mem_ctrl.dram: Timing access to addr 0x11d80, rank/bank/row 1 0 0
232941000: system.mem_ctrl.dram: Activate at tick 232941000
232941000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 232941000, now got 5 active
232941000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232954750
232973500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
233004000: system.mem_ctrl.dram: Address: 0x11d88 Rank 1 Bank 0 Row 0
233004000: system.mem_ctrl.dram: Timing access to addr 0x11d88, rank/bank/row 1 0 0
233004000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 233004000
233022750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
233053000: system.mem_ctrl.dram: Address: 0x11d88 Rank 1 Bank 0 Row 0
233053000: system.mem_ctrl.dram: Timing access to addr 0x11d88, rank/bank/row 1 0 0
233053000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 233053000
233071750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
233102000: system.mem_ctrl.dram: Address: 0x11d88 Rank 1 Bank 0 Row 0
233102000: system.mem_ctrl.dram: Timing access to addr 0x11d88, rank/bank/row 1 0 0
233102000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 233102000
233120750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
233151000: system.mem_ctrl.dram: Address: 0x11d90 Rank 1 Bank 0 Row 0
233151000: system.mem_ctrl.dram: Timing access to addr 0x11d90, rank/bank/row 1 0 0
233151000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 233151000
233169750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
233200000: system.mem_ctrl.dram: Address: 0x11d90 Rank 1 Bank 0 Row 0
233200000: system.mem_ctrl.dram: Timing access to addr 0x11d90, rank/bank/row 1 0 0
233200000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 233200000
233218750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
233249000: system.mem_ctrl.dram: Address: 0x11d90 Rank 1 Bank 0 Row 0
233249000: system.mem_ctrl.dram: Timing access to addr 0x11d90, rank/bank/row 1 0 0
233249000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 233249000
233267750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
233298000: system.mem_ctrl.dram: Address: 0x11d98 Rank 1 Bank 0 Row 0
233298000: system.mem_ctrl.dram: Timing access to addr 0x11d98, rank/bank/row 1 0 0
233298000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 233298000
233316750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
233347000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
233347000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
233347000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 233347000, now got 4 active
233347000: system.mem_ctrl.dram: Activate at tick 233360750
233347000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 233360750, now got 5 active
233347000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 233374500
233393250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
233424000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
233424000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
233424000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 233424000
233442750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
233473000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
233473000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
233473000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 233473000
233491750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
233522000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
233522000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
233522000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 233522000
233540750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
233571000: system.mem_ctrl.dram: Address: 0x12078 Rank 1 Bank 1 Row 0
233571000: system.mem_ctrl.dram: Timing access to addr 0x12078, rank/bank/row 1 1 0
233571000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 233571000
233587500: 1: Refresh due
233587500: 1: Precharging all
233587500: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 233587500, now got 4 active
233587500: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 233587500, now got 3 active
233587500: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 233587500, now got 2 active
233587500: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 233587500, now got 1 active
233587500: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 233587500, now got 0 active
233587500: 0: Refresh due
233587500: 0: All banks already precharged, starting refresh
233589750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
233620000: system.mem_ctrl.dram: Address: 0x12078 Rank 1 Bank 1 Row 0
233847500: 0: Scheduling next request after refreshing rank 0
233861250: 1: Scheduling next request after refreshing rank 1
233861250: system.mem_ctrl.dram: Timing access to addr 0x12078, rank/bank/row 1 1 0
233861250: system.mem_ctrl.dram: Activate at tick 233861250
233861250: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 233861250, now got 1 active
233861250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 233875000
233893750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
233924000: system.mem_ctrl.dram: Address: 0x12078 Rank 1 Bank 1 Row 0
233924000: system.mem_ctrl.dram: Timing access to addr 0x12078, rank/bank/row 1 1 0
233924000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 233924000
233942750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
233973000: system.mem_ctrl.dram: Address: 0x12078 Rank 1 Bank 1 Row 0
233973000: system.mem_ctrl.dram: Timing access to addr 0x12078, rank/bank/row 1 1 0
233973000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 233973000
233991750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
234022000: system.mem_ctrl.dram: Address: 0x12080 Rank 1 Bank 1 Row 0
234022000: system.mem_ctrl.dram: Timing access to addr 0x12080, rank/bank/row 1 1 0
234022000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234022000
234040750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
234071000: system.mem_ctrl.dram: Address: 0x12080 Rank 1 Bank 1 Row 0
234071000: system.mem_ctrl.dram: Timing access to addr 0x12080, rank/bank/row 1 1 0
234071000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234071000
234089750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
234120000: system.mem_ctrl.dram: Address: 0x12080 Rank 1 Bank 1 Row 0
234120000: system.mem_ctrl.dram: Timing access to addr 0x12080, rank/bank/row 1 1 0
234120000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234120000
234138750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
234169000: system.mem_ctrl.dram: Address: 0x12088 Rank 1 Bank 1 Row 0
234169000: system.mem_ctrl.dram: Timing access to addr 0x12088, rank/bank/row 1 1 0
234169000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234169000
234187750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
234218000: system.mem_ctrl.dram: Address: 0x12088 Rank 1 Bank 1 Row 0
234218000: system.mem_ctrl.dram: Timing access to addr 0x12088, rank/bank/row 1 1 0
234218000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234218000
234236750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
234267000: system.mem_ctrl.dram: Address: 0x12088 Rank 1 Bank 1 Row 0
234267000: system.mem_ctrl.dram: Timing access to addr 0x12088, rank/bank/row 1 1 0
234267000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234267000
234285750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
234316000: system.mem_ctrl.dram: Address: 0x12090 Rank 1 Bank 1 Row 0
234316000: system.mem_ctrl.dram: Timing access to addr 0x12090, rank/bank/row 1 1 0
234316000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234316000
234334750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
234365000: system.mem_ctrl.dram: Address: 0x12090 Rank 1 Bank 1 Row 0
234365000: system.mem_ctrl.dram: Timing access to addr 0x12090, rank/bank/row 1 1 0
234365000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234365000
234383750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
234414000: system.mem_ctrl.dram: Address: 0x12090 Rank 1 Bank 1 Row 0
234414000: system.mem_ctrl.dram: Timing access to addr 0x12090, rank/bank/row 1 1 0
234414000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234414000
234432750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
234463000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
234463000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
234463000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234463000
234481750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
234512000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
234512000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
234512000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234512000
234530750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
234561000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
234561000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
234561000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234561000
234579750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
234610000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
234610000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
234610000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234610000
234610000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 234617500, now got 0 active
234610000: system.mem_ctrl.dram: Auto-precharged bank: 9
234628750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
234659000: system.mem_ctrl.dram: Address: 0x12078 Rank 1 Bank 1 Row 0
234659000: system.mem_ctrl.dram: Timing access to addr 0x12078, rank/bank/row 1 1 0
234659000: system.mem_ctrl.dram: Activate at tick 234659000
234659000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 234659000, now got 1 active
234659000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234672750
234691500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
234722000: system.mem_ctrl.dram: Address: 0x12078 Rank 1 Bank 1 Row 0
234722000: system.mem_ctrl.dram: Timing access to addr 0x12078, rank/bank/row 1 1 0
234722000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234722000
234740750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
234771000: system.mem_ctrl.dram: Address: 0x120a0 Rank 1 Bank 1 Row 0
234771000: system.mem_ctrl.dram: Timing access to addr 0x120a0, rank/bank/row 1 1 0
234771000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234771000
234789750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
234820000: system.mem_ctrl.dram: Address: 0x120a0 Rank 1 Bank 1 Row 0
234820000: system.mem_ctrl.dram: Timing access to addr 0x120a0, rank/bank/row 1 1 0
234820000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234820000
234838750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
234869000: system.mem_ctrl.dram: Address: 0x94ae8 Rank 1 Bank 2 Row 4
234869000: system.mem_ctrl.dram: Timing access to addr 0x94ae8, rank/bank/row 1 2 4
234869000: system.mem_ctrl.dram: Activate at tick 234869000
234869000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 234869000, now got 2 active
234869000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234882750
234901500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
234932000: system.mem_ctrl.dram: Address: 0x1a340 Rank 1 Bank 5 Row 0
234932000: system.mem_ctrl.dram: Timing access to addr 0x1a340, rank/bank/row 1 5 0
234932000: system.mem_ctrl.dram: Activate at tick 234932000
234932000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 234932000, now got 3 active
234932000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234945750
234964500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
234995000: system.mem_ctrl.dram: Address: 0x1a348 Rank 1 Bank 5 Row 0
234995000: system.mem_ctrl.dram: Timing access to addr 0x1a348, rank/bank/row 1 5 0
234995000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234995000
235013750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
235044000: system.mem_ctrl.dram: Address: 0x92df8 Rank 1 Bank 1 Row 4
235044000: system.mem_ctrl.dram: Timing access to addr 0x92df8, rank/bank/row 1 1 4
235044000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 235044000, now got 2 active
235044000: system.mem_ctrl.dram: Activate at tick 235057750
235044000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 235057750, now got 3 active
235044000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235071500
235090250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
235121000: system.mem_ctrl.dram: Address: 0x1a348 Rank 1 Bank 5 Row 0
235121000: system.mem_ctrl.dram: Timing access to addr 0x1a348, rank/bank/row 1 5 0
235121000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235121000
235139750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
235170000: system.mem_ctrl.dram: Address: 0x1a348 Rank 1 Bank 5 Row 0
235170000: system.mem_ctrl.dram: Timing access to addr 0x1a348, rank/bank/row 1 5 0
235170000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235170000
235188750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
235219000: system.mem_ctrl.dram: Address: 0x1a350 Rank 1 Bank 5 Row 0
235219000: system.mem_ctrl.dram: Timing access to addr 0x1a350, rank/bank/row 1 5 0
235219000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235219000
235237750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
235268000: system.mem_ctrl.dram: Address: 0x1a350 Rank 1 Bank 5 Row 0
235268000: system.mem_ctrl.dram: Timing access to addr 0x1a350, rank/bank/row 1 5 0
235268000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235268000
235286750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
235317000: system.mem_ctrl.dram: Address: 0x1a350 Rank 1 Bank 5 Row 0
235317000: system.mem_ctrl.dram: Timing access to addr 0x1a350, rank/bank/row 1 5 0
235317000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235317000
235335750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
235366000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
235366000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
235366000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235366000
235384750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
235415000: system.mem_ctrl.dram: Address: 0x5ed86 Rank 1 Bank 7 Row 2
235415000: system.mem_ctrl.dram: Timing access to addr 0x5ed86, rank/bank/row 1 7 2
235415000: system.mem_ctrl.dram: Activate at tick 235415000
235415000: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 235415000, now got 4 active
235415000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235428750
235447500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
235478000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
235478000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
235478000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235478000
235496750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
235527000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
235527000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
235527000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235527000
235545750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
235576000: system.mem_ctrl.dram: Address: 0x1a380 Rank 1 Bank 5 Row 0
235576000: system.mem_ctrl.dram: Timing access to addr 0x1a380, rank/bank/row 1 5 0
235576000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235576000
235594750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
235625000: system.mem_ctrl.dram: Address: 0x5ed87 Rank 1 Bank 7 Row 2
235625000: system.mem_ctrl.dram: Timing access to addr 0x5ed87, rank/bank/row 1 7 2
235625000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235625000
235643750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
235674000: system.mem_ctrl.dram: Address: 0x1a380 Rank 1 Bank 5 Row 0
235674000: system.mem_ctrl.dram: Timing access to addr 0x1a380, rank/bank/row 1 5 0
235674000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235674000
235692750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
235723000: system.mem_ctrl.dram: Address: 0x1a3b0 Rank 1 Bank 5 Row 0
235723000: system.mem_ctrl.dram: Timing access to addr 0x1a3b0, rank/bank/row 1 5 0
235723000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235723000
235741750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
235772000: system.mem_ctrl.dram: Address: 0x1a3b8 Rank 1 Bank 5 Row 0
235772000: system.mem_ctrl.dram: Timing access to addr 0x1a3b8, rank/bank/row 1 5 0
235772000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235772000
235790750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
235821000: system.mem_ctrl.dram: Address: 0x94dc8 Rank 1 Bank 2 Row 4
235821000: system.mem_ctrl.dram: Timing access to addr 0x94dc8, rank/bank/row 1 2 4
235821000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235821000
235839750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
235870000: system.mem_ctrl.dram: Address: 0x1a3b8 Rank 1 Bank 5 Row 0
235870000: system.mem_ctrl.dram: Timing access to addr 0x1a3b8, rank/bank/row 1 5 0
235870000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235870000
235888750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
235919000: system.mem_ctrl.dram: Address: 0x5ed86 Rank 1 Bank 7 Row 2
235919000: system.mem_ctrl.dram: Timing access to addr 0x5ed86, rank/bank/row 1 7 2
235919000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235919000
235937750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
235968000: system.mem_ctrl.dram: Address: 0x1a3b8 Rank 1 Bank 5 Row 0
235968000: system.mem_ctrl.dram: Timing access to addr 0x1a3b8, rank/bank/row 1 5 0
235968000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235968000
235968000: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 235975500, now got 3 active
235968000: system.mem_ctrl.dram: Auto-precharged bank: 13
235986750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
236017000: system.mem_ctrl.dram: Address: 0x1a3c0 Rank 1 Bank 5 Row 0
236017000: system.mem_ctrl.dram: Timing access to addr 0x1a3c0, rank/bank/row 1 5 0
236017000: system.mem_ctrl.dram: Activate at tick 236017000
236017000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 236017000, now got 4 active
236017000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236030750
236049500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
236080000: system.mem_ctrl.dram: Address: 0x1a3c0 Rank 1 Bank 5 Row 0
236080000: system.mem_ctrl.dram: Timing access to addr 0x1a3c0, rank/bank/row 1 5 0
236080000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236080000
236098750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
236129000: system.mem_ctrl.dram: Address: 0x1a3c0 Rank 1 Bank 5 Row 0
236129000: system.mem_ctrl.dram: Timing access to addr 0x1a3c0, rank/bank/row 1 5 0
236129000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236129000
236147750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
236178000: system.mem_ctrl.dram: Address: 0x1a3c8 Rank 1 Bank 5 Row 0
236178000: system.mem_ctrl.dram: Timing access to addr 0x1a3c8, rank/bank/row 1 5 0
236178000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236178000
236196750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
236227000: system.mem_ctrl.dram: Address: 0x1a3c8 Rank 1 Bank 5 Row 0
236227000: system.mem_ctrl.dram: Timing access to addr 0x1a3c8, rank/bank/row 1 5 0
236227000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236227000
236245750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
236276000: system.mem_ctrl.dram: Address: 0x1a3c8 Rank 1 Bank 5 Row 0
236276000: system.mem_ctrl.dram: Timing access to addr 0x1a3c8, rank/bank/row 1 5 0
236276000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236276000
236294750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
236325000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
236325000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
236325000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236325000
236343750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
236374000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
236374000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
236374000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236374000
236392750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
236423000: system.mem_ctrl.dram: Address: 0x1a360 Rank 1 Bank 5 Row 0
236423000: system.mem_ctrl.dram: Timing access to addr 0x1a360, rank/bank/row 1 5 0
236423000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236423000
236441750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
236472000: system.mem_ctrl.dram: Address: 0x94af0 Rank 1 Bank 2 Row 4
236472000: system.mem_ctrl.dram: Timing access to addr 0x94af0, rank/bank/row 1 2 4
236472000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236472000
236490750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
236521000: system.mem_ctrl.dram: Address: 0x1a360 Rank 1 Bank 5 Row 0
236521000: system.mem_ctrl.dram: Timing access to addr 0x1a360, rank/bank/row 1 5 0
236521000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236521000
236539750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
236570000: system.mem_ctrl.dram: Address: 0x94af8 Rank 1 Bank 2 Row 4
236570000: system.mem_ctrl.dram: Timing access to addr 0x94af8, rank/bank/row 1 2 4
236570000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236570000
236588750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
236619000: system.mem_ctrl.dram: Address: 0x1a368 Rank 1 Bank 5 Row 0
236619000: system.mem_ctrl.dram: Timing access to addr 0x1a368, rank/bank/row 1 5 0
236619000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236619000
236637750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
236668000: system.mem_ctrl.dram: Address: 0x94b00 Rank 1 Bank 2 Row 4
236668000: system.mem_ctrl.dram: Timing access to addr 0x94b00, rank/bank/row 1 2 4
236668000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236668000
236686750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
236717000: system.mem_ctrl.dram: Address: 0x1a368 Rank 1 Bank 5 Row 0
236717000: system.mem_ctrl.dram: Timing access to addr 0x1a368, rank/bank/row 1 5 0
236717000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236717000
236735750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
236766000: system.mem_ctrl.dram: Address: 0x1a370 Rank 1 Bank 5 Row 0
236766000: system.mem_ctrl.dram: Timing access to addr 0x1a370, rank/bank/row 1 5 0
236766000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236766000
236784750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
236815000: system.mem_ctrl.dram: Address: 0x94b08 Rank 1 Bank 2 Row 4
236815000: system.mem_ctrl.dram: Timing access to addr 0x94b08, rank/bank/row 1 2 4
236815000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236815000
236833750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
236864000: system.mem_ctrl.dram: Address: 0x1a370 Rank 1 Bank 5 Row 0
236864000: system.mem_ctrl.dram: Timing access to addr 0x1a370, rank/bank/row 1 5 0
236864000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236864000
236882750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
236913000: system.mem_ctrl.dram: Address: 0x94b10 Rank 1 Bank 2 Row 4
236913000: system.mem_ctrl.dram: Timing access to addr 0x94b10, rank/bank/row 1 2 4
236913000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236913000
236931750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
236962000: system.mem_ctrl.dram: Address: 0x1a370 Rank 1 Bank 5 Row 0
236962000: system.mem_ctrl.dram: Timing access to addr 0x1a370, rank/bank/row 1 5 0
236962000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236962000
236980750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
237011000: system.mem_ctrl.dram: Address: 0x1a378 Rank 1 Bank 5 Row 0
237011000: system.mem_ctrl.dram: Timing access to addr 0x1a378, rank/bank/row 1 5 0
237011000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237011000
237011000: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 237018500, now got 3 active
237011000: system.mem_ctrl.dram: Auto-precharged bank: 13
237029750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
237060000: system.mem_ctrl.dram: Address: 0x1a378 Rank 1 Bank 5 Row 0
237060000: system.mem_ctrl.dram: Timing access to addr 0x1a378, rank/bank/row 1 5 0
237060000: system.mem_ctrl.dram: Activate at tick 237060000
237060000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 237060000, now got 4 active
237060000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237073750
237092500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
237143000: system.mem_ctrl.dram: Address: 0x15d40 Rank 1 Bank 2 Row 0
237143000: system.mem_ctrl.dram: Timing access to addr 0x15d40, rank/bank/row 1 2 0
237143000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 237143000, now got 3 active
237143000: system.mem_ctrl.dram: Activate at tick 237156750
237143000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 237156750, now got 4 active
237143000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237170500
237189250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
237220000: system.mem_ctrl.dram: Address: 0x15d48 Rank 1 Bank 2 Row 0
237220000: system.mem_ctrl.dram: Timing access to addr 0x15d48, rank/bank/row 1 2 0
237220000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237220000
237238750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
237269000: system.mem_ctrl.dram: Address: 0x15d48 Rank 1 Bank 2 Row 0
237269000: system.mem_ctrl.dram: Timing access to addr 0x15d48, rank/bank/row 1 2 0
237269000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237269000
237287750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
237318000: system.mem_ctrl.dram: Address: 0x15d50 Rank 1 Bank 2 Row 0
237318000: system.mem_ctrl.dram: Timing access to addr 0x15d50, rank/bank/row 1 2 0
237318000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237318000
237336750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
237367000: system.mem_ctrl.dram: Address: 0x15d50 Rank 1 Bank 2 Row 0
237367000: system.mem_ctrl.dram: Timing access to addr 0x15d50, rank/bank/row 1 2 0
237367000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237367000
237385750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
237416000: system.mem_ctrl.dram: Address: 0x15d50 Rank 1 Bank 2 Row 0
237416000: system.mem_ctrl.dram: Timing access to addr 0x15d50, rank/bank/row 1 2 0
237416000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237416000
237434750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
237465000: system.mem_ctrl.dram: Address: 0x71707 Rank 1 Bank 0 Row 3
237465000: system.mem_ctrl.dram: Timing access to addr 0x71707, rank/bank/row 1 0 3
237465000: system.mem_ctrl.dram: Activate at tick 237465000
237465000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 237465000, now got 5 active
237465000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237478750
237497500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
237528000: system.mem_ctrl.dram: Address: 0x15d50 Rank 1 Bank 2 Row 0
237528000: system.mem_ctrl.dram: Timing access to addr 0x15d50, rank/bank/row 1 2 0
237528000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237528000
237546750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
237577000: system.mem_ctrl.dram: Address: 0x15d58 Rank 1 Bank 2 Row 0
237577000: system.mem_ctrl.dram: Timing access to addr 0x15d58, rank/bank/row 1 2 0
237577000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237577000
237595750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
237626000: system.mem_ctrl.dram: Address: 0x15d58 Rank 1 Bank 2 Row 0
237626000: system.mem_ctrl.dram: Timing access to addr 0x15d58, rank/bank/row 1 2 0
237626000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237626000
237644750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
237696000: system.mem_ctrl.dram: Address: 0x15d58 Rank 1 Bank 2 Row 0
237696000: system.mem_ctrl.dram: Timing access to addr 0x15d58, rank/bank/row 1 2 0
237696000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237696000
237714750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
237745000: system.mem_ctrl.dram: Address: 0x15d60 Rank 1 Bank 2 Row 0
237745000: system.mem_ctrl.dram: Timing access to addr 0x15d60, rank/bank/row 1 2 0
237745000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237745000
237763750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
237815000: system.mem_ctrl.dram: Address: 0x1a320 Rank 1 Bank 5 Row 0
237815000: system.mem_ctrl.dram: Timing access to addr 0x1a320, rank/bank/row 1 5 0
237815000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237815000
237833750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
237885000: system.mem_ctrl.dram: Address: 0x1a320 Rank 1 Bank 5 Row 0
237885000: system.mem_ctrl.dram: Timing access to addr 0x1a320, rank/bank/row 1 5 0
237885000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237885000
237903750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
237934000: system.mem_ctrl.dram: Address: 0x1a328 Rank 1 Bank 5 Row 0
237934000: system.mem_ctrl.dram: Timing access to addr 0x1a328, rank/bank/row 1 5 0
237934000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237934000
237952750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
238004000: system.mem_ctrl.dram: Address: 0x1a328 Rank 1 Bank 5 Row 0
238004000: system.mem_ctrl.dram: Timing access to addr 0x1a328, rank/bank/row 1 5 0
238004000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238004000
238022750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
238053000: system.mem_ctrl.dram: Address: 0x1a328 Rank 1 Bank 5 Row 0
238053000: system.mem_ctrl.dram: Timing access to addr 0x1a328, rank/bank/row 1 5 0
238053000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238053000
238071750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
238102000: system.mem_ctrl.dram: Address: 0x1a330 Rank 1 Bank 5 Row 0
238102000: system.mem_ctrl.dram: Timing access to addr 0x1a330, rank/bank/row 1 5 0
238102000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238102000
238120750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
238172000: system.mem_ctrl.dram: Address: 0x1a330 Rank 1 Bank 5 Row 0
238172000: system.mem_ctrl.dram: Timing access to addr 0x1a330, rank/bank/row 1 5 0
238172000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238172000
238190750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
238242000: system.mem_ctrl.dram: Address: 0x1a330 Rank 1 Bank 5 Row 0
238242000: system.mem_ctrl.dram: Timing access to addr 0x1a330, rank/bank/row 1 5 0
238242000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238242000
238260750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
238291000: system.mem_ctrl.dram: Address: 0x1a338 Rank 1 Bank 5 Row 0
238291000: system.mem_ctrl.dram: Timing access to addr 0x1a338, rank/bank/row 1 5 0
238291000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238291000
238309750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
238361000: system.mem_ctrl.dram: Address: 0x1a338 Rank 1 Bank 5 Row 0
238361000: system.mem_ctrl.dram: Timing access to addr 0x1a338, rank/bank/row 1 5 0
238361000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238361000
238379750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
238410000: system.mem_ctrl.dram: Address: 0x1a340 Rank 1 Bank 5 Row 0
238410000: system.mem_ctrl.dram: Timing access to addr 0x1a340, rank/bank/row 1 5 0
238410000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238410000
238428750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
238480000: system.mem_ctrl.dram: Address: 0x11d10 Rank 1 Bank 0 Row 0
238480000: system.mem_ctrl.dram: Timing access to addr 0x11d10, rank/bank/row 1 0 0
238480000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 238480000, now got 4 active
238480000: system.mem_ctrl.dram: Activate at tick 238493750
238480000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 238493750, now got 5 active
238480000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238507500
238526250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
238557000: system.mem_ctrl.dram: Address: 0x11d10 Rank 1 Bank 0 Row 0
238557000: system.mem_ctrl.dram: Timing access to addr 0x11d10, rank/bank/row 1 0 0
238557000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238557000
238575750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
238606000: system.mem_ctrl.dram: Address: 0x11d10 Rank 1 Bank 0 Row 0
238606000: system.mem_ctrl.dram: Timing access to addr 0x11d10, rank/bank/row 1 0 0
238606000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238606000
238624750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
238655000: system.mem_ctrl.dram: Address: 0x11d18 Rank 1 Bank 0 Row 0
238655000: system.mem_ctrl.dram: Timing access to addr 0x11d18, rank/bank/row 1 0 0
238655000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238655000
238673750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
238704000: system.mem_ctrl.dram: Address: 0x11d18 Rank 1 Bank 0 Row 0
238704000: system.mem_ctrl.dram: Timing access to addr 0x11d18, rank/bank/row 1 0 0
238704000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238704000
238722750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
238753000: system.mem_ctrl.dram: Address: 0x11d18 Rank 1 Bank 0 Row 0
238753000: system.mem_ctrl.dram: Timing access to addr 0x11d18, rank/bank/row 1 0 0
238753000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238753000
238771750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
238802000: system.mem_ctrl.dram: Address: 0x11d18 Rank 1 Bank 0 Row 0
238802000: system.mem_ctrl.dram: Timing access to addr 0x11d18, rank/bank/row 1 0 0
238802000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238802000
238820750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
238851000: system.mem_ctrl.dram: Address: 0x11d20 Rank 1 Bank 0 Row 0
238851000: system.mem_ctrl.dram: Timing access to addr 0x11d20, rank/bank/row 1 0 0
238851000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238851000
238869750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
238900000: system.mem_ctrl.dram: Address: 0x11d20 Rank 1 Bank 0 Row 0
238900000: system.mem_ctrl.dram: Timing access to addr 0x11d20, rank/bank/row 1 0 0
238900000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238900000
238918750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
238949000: system.mem_ctrl.dram: Address: 0x11d20 Rank 1 Bank 0 Row 0
238949000: system.mem_ctrl.dram: Timing access to addr 0x11d20, rank/bank/row 1 0 0
238949000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238949000
238967750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
238998000: system.mem_ctrl.dram: Address: 0x11d28 Rank 1 Bank 0 Row 0
238998000: system.mem_ctrl.dram: Timing access to addr 0x11d28, rank/bank/row 1 0 0
238998000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238998000
239016750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
239047000: system.mem_ctrl.dram: Address: 0x11d28 Rank 1 Bank 0 Row 0
239047000: system.mem_ctrl.dram: Timing access to addr 0x11d28, rank/bank/row 1 0 0
239047000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239047000
239065750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
239096000: system.mem_ctrl.dram: Address: 0x11d28 Rank 1 Bank 0 Row 0
239096000: system.mem_ctrl.dram: Timing access to addr 0x11d28, rank/bank/row 1 0 0
239096000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239096000
239114750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
239145000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
239145000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
239145000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239145000
239163750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
239194000: system.mem_ctrl.dram: Address: 0x5ed96 Rank 1 Bank 7 Row 2
239194000: system.mem_ctrl.dram: Timing access to addr 0x5ed96, rank/bank/row 1 7 2
239194000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239194000
239212750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
239243000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
239243000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
239243000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239243000
239261750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
239292000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
239292000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
239292000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239292000
239292000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 239299500, now got 4 active
239292000: system.mem_ctrl.dram: Auto-precharged bank: 8
239310750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
239341000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
239341000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
239341000: system.mem_ctrl.dram: Activate at tick 239341000
239341000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 239341000, now got 5 active
239341000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239354750
239373500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
239404000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
239404000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
239404000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239404000
239422750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
239453000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
239453000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
239453000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239453000
239471750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
239502000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
239502000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
239502000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239502000
239520750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
239551000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
239551000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
239551000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239551000
239569750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
239600000: system.mem_ctrl.dram: Address: 0x5ed97 Rank 1 Bank 7 Row 2
239600000: system.mem_ctrl.dram: Timing access to addr 0x5ed97, rank/bank/row 1 7 2
239600000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239600000
239618750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
239649000: system.mem_ctrl.dram: Address: 0x11d30 Rank 1 Bank 0 Row 0
239649000: system.mem_ctrl.dram: Timing access to addr 0x11d30, rank/bank/row 1 0 0
239649000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239649000
239667750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
239698000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
239698000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
239698000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239698000
239716750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
239747000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
239747000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
239747000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239747000
239765750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
239796000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
239796000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
239796000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239796000
239814750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
239845000: system.mem_ctrl.dram: Address: 0x11d38 Rank 1 Bank 0 Row 0
239845000: system.mem_ctrl.dram: Timing access to addr 0x11d38, rank/bank/row 1 0 0
239845000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239845000
239863750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
239894000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
239894000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
239894000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239894000
239912750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
239943000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
239943000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
239943000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239943000
239961750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
239992000: system.mem_ctrl.dram: Address: 0x11d40 Rank 1 Bank 0 Row 0
239992000: system.mem_ctrl.dram: Timing access to addr 0x11d40, rank/bank/row 1 0 0
239992000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239992000
240010750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
240041000: system.mem_ctrl.dram: Address: 0x11d48 Rank 1 Bank 0 Row 0
240041000: system.mem_ctrl.dram: Timing access to addr 0x11d48, rank/bank/row 1 0 0
240041000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240041000
240059750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
240090000: system.mem_ctrl.dram: Address: 0x11d48 Rank 1 Bank 0 Row 0
240090000: system.mem_ctrl.dram: Timing access to addr 0x11d48, rank/bank/row 1 0 0
240090000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240090000
240108750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
240139000: system.mem_ctrl.dram: Address: 0x11d48 Rank 1 Bank 0 Row 0
240139000: system.mem_ctrl.dram: Timing access to addr 0x11d48, rank/bank/row 1 0 0
240139000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240139000
240139000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 240146500, now got 4 active
240139000: system.mem_ctrl.dram: Auto-precharged bank: 8
240157750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
240188000: system.mem_ctrl.dram: Address: 0x11d50 Rank 1 Bank 0 Row 0
240188000: system.mem_ctrl.dram: Timing access to addr 0x11d50, rank/bank/row 1 0 0
240188000: system.mem_ctrl.dram: Activate at tick 240188000
240188000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 240188000, now got 5 active
240188000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240201750
240220500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
240251000: system.mem_ctrl.dram: Address: 0x5ed98 Rank 1 Bank 7 Row 2
240251000: system.mem_ctrl.dram: Timing access to addr 0x5ed98, rank/bank/row 1 7 2
240251000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240251000
240269750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
240300000: system.mem_ctrl.dram: Address: 0x11d50 Rank 1 Bank 0 Row 0
240300000: system.mem_ctrl.dram: Timing access to addr 0x11d50, rank/bank/row 1 0 0
240300000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240300000
240318750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
240349000: system.mem_ctrl.dram: Address: 0x11d58 Rank 1 Bank 0 Row 0
240349000: system.mem_ctrl.dram: Timing access to addr 0x11d58, rank/bank/row 1 0 0
240349000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240349000
240367750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
240398000: system.mem_ctrl.dram: Address: 0x11d58 Rank 1 Bank 0 Row 0
240398000: system.mem_ctrl.dram: Timing access to addr 0x11d58, rank/bank/row 1 0 0
240398000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240398000
240416750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
240447000: system.mem_ctrl.dram: Address: 0x11d60 Rank 1 Bank 0 Row 0
240447000: system.mem_ctrl.dram: Timing access to addr 0x11d60, rank/bank/row 1 0 0
240447000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240447000
240465750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
240496000: system.mem_ctrl.dram: Address: 0x11d60 Rank 1 Bank 0 Row 0
240496000: system.mem_ctrl.dram: Timing access to addr 0x11d60, rank/bank/row 1 0 0
240496000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240496000
240514750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
240545000: system.mem_ctrl.dram: Address: 0x11d68 Rank 1 Bank 0 Row 0
240545000: system.mem_ctrl.dram: Timing access to addr 0x11d68, rank/bank/row 1 0 0
240545000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240545000
240563750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
240594000: system.mem_ctrl.dram: Address: 0x11d68 Rank 1 Bank 0 Row 0
240594000: system.mem_ctrl.dram: Timing access to addr 0x11d68, rank/bank/row 1 0 0
240594000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240594000
240612750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
240643000: system.mem_ctrl.dram: Address: 0x11d68 Rank 1 Bank 0 Row 0
240643000: system.mem_ctrl.dram: Timing access to addr 0x11d68, rank/bank/row 1 0 0
240643000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240643000
240661750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
240692000: system.mem_ctrl.dram: Address: 0x11d68 Rank 1 Bank 0 Row 0
240692000: system.mem_ctrl.dram: Timing access to addr 0x11d68, rank/bank/row 1 0 0
240692000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240692000
240710750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
240741000: system.mem_ctrl.dram: Address: 0x11d70 Rank 1 Bank 0 Row 0
240741000: system.mem_ctrl.dram: Timing access to addr 0x11d70, rank/bank/row 1 0 0
240741000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240741000
240759750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
240790000: system.mem_ctrl.dram: Address: 0x11d70 Rank 1 Bank 0 Row 0
240790000: system.mem_ctrl.dram: Timing access to addr 0x11d70, rank/bank/row 1 0 0
240790000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240790000
240808750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
240839000: system.mem_ctrl.dram: Address: 0x11d78 Rank 1 Bank 0 Row 0
240839000: system.mem_ctrl.dram: Timing access to addr 0x11d78, rank/bank/row 1 0 0
240839000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240839000
240857750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
240888000: system.mem_ctrl.dram: Address: 0x5eda0 Rank 1 Bank 7 Row 2
240888000: system.mem_ctrl.dram: Timing access to addr 0x5eda0, rank/bank/row 1 7 2
240888000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240888000
240906750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
240937000: system.mem_ctrl.dram: Address: 0x11d78 Rank 1 Bank 0 Row 0
240937000: system.mem_ctrl.dram: Timing access to addr 0x11d78, rank/bank/row 1 0 0
240937000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240937000
240955750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
240986000: system.mem_ctrl.dram: Address: 0x11d80 Rank 1 Bank 0 Row 0
240986000: system.mem_ctrl.dram: Timing access to addr 0x11d80, rank/bank/row 1 0 0
240986000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240986000
241004750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
241035000: system.mem_ctrl.dram: Address: 0x11d80 Rank 1 Bank 0 Row 0
241035000: system.mem_ctrl.dram: Timing access to addr 0x11d80, rank/bank/row 1 0 0
241035000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 241035000
241035000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 241042500, now got 4 active
241035000: system.mem_ctrl.dram: Auto-precharged bank: 8
241053750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
241084000: system.mem_ctrl.dram: Address: 0x11d80 Rank 1 Bank 0 Row 0
241084000: system.mem_ctrl.dram: Timing access to addr 0x11d80, rank/bank/row 1 0 0
241084000: system.mem_ctrl.dram: Activate at tick 241084000
241084000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 241084000, now got 5 active
241084000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 241097750
241116500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
241147000: system.mem_ctrl.dram: Address: 0x11d88 Rank 1 Bank 0 Row 0
241147000: system.mem_ctrl.dram: Timing access to addr 0x11d88, rank/bank/row 1 0 0
241147000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 241147000
241165750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
241196000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
241196000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
241196000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 241196000, now got 4 active
241196000: system.mem_ctrl.dram: Activate at tick 241209750
241196000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 241209750, now got 5 active
241196000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 241223500
241242250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
241273000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
241273000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
241273000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 241273000
241291750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
241322000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
241322000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
241322000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 241322000
241340750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
241371000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
241371000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
241371000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 241371000
241373750: 1: Refresh due
241373750: 1: Precharging all
241373750: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 241378500, now got 4 active
241373750: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 241378500, now got 3 active
241373750: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 241378500, now got 2 active
241373750: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 241378500, now got 1 active
241373750: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 241378500, now got 0 active
241373750: 0: Refresh due
241373750: 0: All banks already precharged, starting refresh
241389750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
241420000: system.mem_ctrl.dram: Address: 0x12078 Rank 1 Bank 1 Row 0
241633750: 0: Scheduling next request after refreshing rank 0
241652250: 1: Scheduling next request after refreshing rank 1
241652250: system.mem_ctrl.dram: Timing access to addr 0x12078, rank/bank/row 1 1 0
241652250: system.mem_ctrl.dram: Activate at tick 241652250
241652250: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 241652250, now got 1 active
241652250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 241666000
241684750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
241715000: system.mem_ctrl.dram: Address: 0x12078 Rank 1 Bank 1 Row 0
241715000: system.mem_ctrl.dram: Timing access to addr 0x12078, rank/bank/row 1 1 0
241715000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 241715000
241733750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
241764000: system.mem_ctrl.dram: Address: 0x12078 Rank 1 Bank 1 Row 0
241764000: system.mem_ctrl.dram: Timing access to addr 0x12078, rank/bank/row 1 1 0
241764000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 241764000
241782750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
241813000: system.mem_ctrl.dram: Address: 0x12078 Rank 1 Bank 1 Row 0
241813000: system.mem_ctrl.dram: Timing access to addr 0x12078, rank/bank/row 1 1 0
241813000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 241813000
241831750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
241862000: system.mem_ctrl.dram: Address: 0x12080 Rank 1 Bank 1 Row 0
241862000: system.mem_ctrl.dram: Timing access to addr 0x12080, rank/bank/row 1 1 0
241862000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 241862000
241880750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
241911000: system.mem_ctrl.dram: Address: 0x12080 Rank 1 Bank 1 Row 0
241911000: system.mem_ctrl.dram: Timing access to addr 0x12080, rank/bank/row 1 1 0
241911000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 241911000
241929750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
241960000: system.mem_ctrl.dram: Address: 0x12080 Rank 1 Bank 1 Row 0
241960000: system.mem_ctrl.dram: Timing access to addr 0x12080, rank/bank/row 1 1 0
241960000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 241960000
241978750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
242009000: system.mem_ctrl.dram: Address: 0x12088 Rank 1 Bank 1 Row 0
242009000: system.mem_ctrl.dram: Timing access to addr 0x12088, rank/bank/row 1 1 0
242009000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242009000
242027750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
242058000: system.mem_ctrl.dram: Address: 0x12088 Rank 1 Bank 1 Row 0
242058000: system.mem_ctrl.dram: Timing access to addr 0x12088, rank/bank/row 1 1 0
242058000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242058000
242076750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
242107000: system.mem_ctrl.dram: Address: 0x12088 Rank 1 Bank 1 Row 0
242107000: system.mem_ctrl.dram: Timing access to addr 0x12088, rank/bank/row 1 1 0
242107000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242107000
242125750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
242156000: system.mem_ctrl.dram: Address: 0x12090 Rank 1 Bank 1 Row 0
242156000: system.mem_ctrl.dram: Timing access to addr 0x12090, rank/bank/row 1 1 0
242156000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242156000
242174750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
242205000: system.mem_ctrl.dram: Address: 0x12090 Rank 1 Bank 1 Row 0
242205000: system.mem_ctrl.dram: Timing access to addr 0x12090, rank/bank/row 1 1 0
242205000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242205000
242223750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
242254000: system.mem_ctrl.dram: Address: 0x12090 Rank 1 Bank 1 Row 0
242254000: system.mem_ctrl.dram: Timing access to addr 0x12090, rank/bank/row 1 1 0
242254000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242254000
242272750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
242303000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
242303000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
242303000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242303000
242321750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
242352000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
242352000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
242352000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242352000
242370750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
242401000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
242401000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
242401000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242401000
242401000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 242408500, now got 0 active
242401000: system.mem_ctrl.dram: Auto-precharged bank: 9
242419750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
242450000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
242450000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
242450000: system.mem_ctrl.dram: Activate at tick 242450000
242450000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 242450000, now got 1 active
242450000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242463750
242482500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
242513000: system.mem_ctrl.dram: Address: 0x12078 Rank 1 Bank 1 Row 0
242513000: system.mem_ctrl.dram: Timing access to addr 0x12078, rank/bank/row 1 1 0
242513000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242513000
242531750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
242562000: system.mem_ctrl.dram: Address: 0x12078 Rank 1 Bank 1 Row 0
242562000: system.mem_ctrl.dram: Timing access to addr 0x12078, rank/bank/row 1 1 0
242562000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242562000
242580750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
242611000: system.mem_ctrl.dram: Address: 0x12078 Rank 1 Bank 1 Row 0
242611000: system.mem_ctrl.dram: Timing access to addr 0x12078, rank/bank/row 1 1 0
242611000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242611000
242629750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
242660000: system.mem_ctrl.dram: Address: 0x12078 Rank 1 Bank 1 Row 0
242660000: system.mem_ctrl.dram: Timing access to addr 0x12078, rank/bank/row 1 1 0
242660000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242660000
242678750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
242709000: system.mem_ctrl.dram: Address: 0x12080 Rank 1 Bank 1 Row 0
242709000: system.mem_ctrl.dram: Timing access to addr 0x12080, rank/bank/row 1 1 0
242709000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242709000
242727750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
242758000: system.mem_ctrl.dram: Address: 0x12080 Rank 1 Bank 1 Row 0
242758000: system.mem_ctrl.dram: Timing access to addr 0x12080, rank/bank/row 1 1 0
242758000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242758000
242776750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
242807000: system.mem_ctrl.dram: Address: 0x12080 Rank 1 Bank 1 Row 0
242807000: system.mem_ctrl.dram: Timing access to addr 0x12080, rank/bank/row 1 1 0
242807000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242807000
242825750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
242856000: system.mem_ctrl.dram: Address: 0x12088 Rank 1 Bank 1 Row 0
242856000: system.mem_ctrl.dram: Timing access to addr 0x12088, rank/bank/row 1 1 0
242856000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242856000
242874750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
242905000: system.mem_ctrl.dram: Address: 0x12088 Rank 1 Bank 1 Row 0
242905000: system.mem_ctrl.dram: Timing access to addr 0x12088, rank/bank/row 1 1 0
242905000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242905000
242923750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
242954000: system.mem_ctrl.dram: Address: 0x120a0 Rank 1 Bank 1 Row 0
242954000: system.mem_ctrl.dram: Timing access to addr 0x120a0, rank/bank/row 1 1 0
242954000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242954000
242972750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
243003000: system.mem_ctrl.dram: Address: 0x120a0 Rank 1 Bank 1 Row 0
243003000: system.mem_ctrl.dram: Timing access to addr 0x120a0, rank/bank/row 1 1 0
243003000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243003000
243021750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
243052000: system.mem_ctrl.dram: Address: 0x94ae8 Rank 1 Bank 2 Row 4
243052000: system.mem_ctrl.dram: Timing access to addr 0x94ae8, rank/bank/row 1 2 4
243052000: system.mem_ctrl.dram: Activate at tick 243052000
243052000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 243052000, now got 2 active
243052000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243065750
243084500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
243115000: system.mem_ctrl.dram: Address: 0x1a340 Rank 1 Bank 5 Row 0
243115000: system.mem_ctrl.dram: Timing access to addr 0x1a340, rank/bank/row 1 5 0
243115000: system.mem_ctrl.dram: Activate at tick 243115000
243115000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 243115000, now got 3 active
243115000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243128750
243147500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
243178000: system.mem_ctrl.dram: Address: 0x1a348 Rank 1 Bank 5 Row 0
243178000: system.mem_ctrl.dram: Timing access to addr 0x1a348, rank/bank/row 1 5 0
243178000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243178000
243196750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
243227000: system.mem_ctrl.dram: Address: 0x92df8 Rank 1 Bank 1 Row 4
243227000: system.mem_ctrl.dram: Timing access to addr 0x92df8, rank/bank/row 1 1 4
243227000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 243227000, now got 2 active
243227000: system.mem_ctrl.dram: Activate at tick 243240750
243227000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 243240750, now got 3 active
243227000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243254500
243273250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
243304000: system.mem_ctrl.dram: Address: 0x1a348 Rank 1 Bank 5 Row 0
243304000: system.mem_ctrl.dram: Timing access to addr 0x1a348, rank/bank/row 1 5 0
243304000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243304000
243322750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
243353000: system.mem_ctrl.dram: Address: 0x1a348 Rank 1 Bank 5 Row 0
243353000: system.mem_ctrl.dram: Timing access to addr 0x1a348, rank/bank/row 1 5 0
243353000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243353000
243371750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
243402000: system.mem_ctrl.dram: Address: 0x1a350 Rank 1 Bank 5 Row 0
243402000: system.mem_ctrl.dram: Timing access to addr 0x1a350, rank/bank/row 1 5 0
243402000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243402000
243420750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
243451000: system.mem_ctrl.dram: Address: 0x1a350 Rank 1 Bank 5 Row 0
243451000: system.mem_ctrl.dram: Timing access to addr 0x1a350, rank/bank/row 1 5 0
243451000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243451000
243469750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
243500000: system.mem_ctrl.dram: Address: 0x1a350 Rank 1 Bank 5 Row 0
243500000: system.mem_ctrl.dram: Timing access to addr 0x1a350, rank/bank/row 1 5 0
243500000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243500000
243518750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
243549000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
243549000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
243549000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243549000
243567750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
243598000: system.mem_ctrl.dram: Address: 0x5ed96 Rank 1 Bank 7 Row 2
243598000: system.mem_ctrl.dram: Timing access to addr 0x5ed96, rank/bank/row 1 7 2
243598000: system.mem_ctrl.dram: Activate at tick 243598000
243598000: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 243598000, now got 4 active
243598000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243611750
243630500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
243661000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
243661000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
243661000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243661000
243679750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
243710000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
243710000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
243710000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243710000
243728750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
243759000: system.mem_ctrl.dram: Address: 0x1a380 Rank 1 Bank 5 Row 0
243759000: system.mem_ctrl.dram: Timing access to addr 0x1a380, rank/bank/row 1 5 0
243759000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243759000
243777750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
243808000: system.mem_ctrl.dram: Address: 0x5ed97 Rank 1 Bank 7 Row 2
243808000: system.mem_ctrl.dram: Timing access to addr 0x5ed97, rank/bank/row 1 7 2
243808000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243808000
243826750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
243857000: system.mem_ctrl.dram: Address: 0x1a380 Rank 1 Bank 5 Row 0
243857000: system.mem_ctrl.dram: Timing access to addr 0x1a380, rank/bank/row 1 5 0
243857000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243857000
243875750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
243906000: system.mem_ctrl.dram: Address: 0x1a3b0 Rank 1 Bank 5 Row 0
243906000: system.mem_ctrl.dram: Timing access to addr 0x1a3b0, rank/bank/row 1 5 0
243906000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243906000
243924750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
243955000: system.mem_ctrl.dram: Address: 0x1a3b8 Rank 1 Bank 5 Row 0
243955000: system.mem_ctrl.dram: Timing access to addr 0x1a3b8, rank/bank/row 1 5 0
243955000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243955000
243973750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
244004000: system.mem_ctrl.dram: Address: 0x94dc8 Rank 1 Bank 2 Row 4
244004000: system.mem_ctrl.dram: Timing access to addr 0x94dc8, rank/bank/row 1 2 4
244004000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244004000
244022750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
244053000: system.mem_ctrl.dram: Address: 0x1a3b8 Rank 1 Bank 5 Row 0
244053000: system.mem_ctrl.dram: Timing access to addr 0x1a3b8, rank/bank/row 1 5 0
244053000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244053000
244071750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
244102000: system.mem_ctrl.dram: Address: 0x5ed96 Rank 1 Bank 7 Row 2
244102000: system.mem_ctrl.dram: Timing access to addr 0x5ed96, rank/bank/row 1 7 2
244102000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244102000
244120750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
244151000: system.mem_ctrl.dram: Address: 0x1a3b8 Rank 1 Bank 5 Row 0
244151000: system.mem_ctrl.dram: Timing access to addr 0x1a3b8, rank/bank/row 1 5 0
244151000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244151000
244151000: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 244158500, now got 3 active
244151000: system.mem_ctrl.dram: Auto-precharged bank: 13
244169750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
244200000: system.mem_ctrl.dram: Address: 0x1a3c0 Rank 1 Bank 5 Row 0
244200000: system.mem_ctrl.dram: Timing access to addr 0x1a3c0, rank/bank/row 1 5 0
244200000: system.mem_ctrl.dram: Activate at tick 244200000
244200000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 244200000, now got 4 active
244200000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244213750
244232500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
244263000: system.mem_ctrl.dram: Address: 0x1a3c0 Rank 1 Bank 5 Row 0
244263000: system.mem_ctrl.dram: Timing access to addr 0x1a3c0, rank/bank/row 1 5 0
244263000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244263000
244281750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
244312000: system.mem_ctrl.dram: Address: 0x1a3c0 Rank 1 Bank 5 Row 0
244312000: system.mem_ctrl.dram: Timing access to addr 0x1a3c0, rank/bank/row 1 5 0
244312000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244312000
244330750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
244361000: system.mem_ctrl.dram: Address: 0x1a3c8 Rank 1 Bank 5 Row 0
244361000: system.mem_ctrl.dram: Timing access to addr 0x1a3c8, rank/bank/row 1 5 0
244361000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244361000
244379750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
244410000: system.mem_ctrl.dram: Address: 0x1a3c8 Rank 1 Bank 5 Row 0
244410000: system.mem_ctrl.dram: Timing access to addr 0x1a3c8, rank/bank/row 1 5 0
244410000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244410000
244428750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
244459000: system.mem_ctrl.dram: Address: 0x1a3c8 Rank 1 Bank 5 Row 0
244459000: system.mem_ctrl.dram: Timing access to addr 0x1a3c8, rank/bank/row 1 5 0
244459000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244459000
244477750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
244508000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
244508000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
244508000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244508000
244526750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
244557000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
244557000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
244557000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244557000
244575750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
244606000: system.mem_ctrl.dram: Address: 0x1a360 Rank 1 Bank 5 Row 0
244606000: system.mem_ctrl.dram: Timing access to addr 0x1a360, rank/bank/row 1 5 0
244606000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244606000
244624750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
244655000: system.mem_ctrl.dram: Address: 0x94af0 Rank 1 Bank 2 Row 4
244655000: system.mem_ctrl.dram: Timing access to addr 0x94af0, rank/bank/row 1 2 4
244655000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244655000
244673750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
244704000: system.mem_ctrl.dram: Address: 0x1a360 Rank 1 Bank 5 Row 0
244704000: system.mem_ctrl.dram: Timing access to addr 0x1a360, rank/bank/row 1 5 0
244704000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244704000
244722750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
244753000: system.mem_ctrl.dram: Address: 0x94af8 Rank 1 Bank 2 Row 4
244753000: system.mem_ctrl.dram: Timing access to addr 0x94af8, rank/bank/row 1 2 4
244753000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244753000
244771750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
244802000: system.mem_ctrl.dram: Address: 0x1a368 Rank 1 Bank 5 Row 0
244802000: system.mem_ctrl.dram: Timing access to addr 0x1a368, rank/bank/row 1 5 0
244802000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244802000
244820750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
244851000: system.mem_ctrl.dram: Address: 0x94b00 Rank 1 Bank 2 Row 4
244851000: system.mem_ctrl.dram: Timing access to addr 0x94b00, rank/bank/row 1 2 4
244851000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244851000
244869750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
244900000: system.mem_ctrl.dram: Address: 0x1a368 Rank 1 Bank 5 Row 0
244900000: system.mem_ctrl.dram: Timing access to addr 0x1a368, rank/bank/row 1 5 0
244900000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244900000
244918750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
244949000: system.mem_ctrl.dram: Address: 0x1a370 Rank 1 Bank 5 Row 0
244949000: system.mem_ctrl.dram: Timing access to addr 0x1a370, rank/bank/row 1 5 0
244949000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244949000
244967750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
244998000: system.mem_ctrl.dram: Address: 0x94b08 Rank 1 Bank 2 Row 4
244998000: system.mem_ctrl.dram: Timing access to addr 0x94b08, rank/bank/row 1 2 4
244998000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244998000
245016750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
245047000: system.mem_ctrl.dram: Address: 0x1a370 Rank 1 Bank 5 Row 0
245047000: system.mem_ctrl.dram: Timing access to addr 0x1a370, rank/bank/row 1 5 0
245047000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245047000
245065750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
245096000: system.mem_ctrl.dram: Address: 0x94b10 Rank 1 Bank 2 Row 4
245096000: system.mem_ctrl.dram: Timing access to addr 0x94b10, rank/bank/row 1 2 4
245096000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245096000
245114750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
245145000: system.mem_ctrl.dram: Address: 0x1a370 Rank 1 Bank 5 Row 0
245145000: system.mem_ctrl.dram: Timing access to addr 0x1a370, rank/bank/row 1 5 0
245145000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245145000
245163750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
245194000: system.mem_ctrl.dram: Address: 0x1a378 Rank 1 Bank 5 Row 0
245194000: system.mem_ctrl.dram: Timing access to addr 0x1a378, rank/bank/row 1 5 0
245194000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245194000
245194000: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 245201500, now got 3 active
245194000: system.mem_ctrl.dram: Auto-precharged bank: 13
245212750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
245243000: system.mem_ctrl.dram: Address: 0x1a378 Rank 1 Bank 5 Row 0
245243000: system.mem_ctrl.dram: Timing access to addr 0x1a378, rank/bank/row 1 5 0
245243000: system.mem_ctrl.dram: Activate at tick 245243000
245243000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 245243000, now got 4 active
245243000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245256750
245275500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
245326000: system.mem_ctrl.dram: Address: 0x15d60 Rank 1 Bank 2 Row 0
245326000: system.mem_ctrl.dram: Timing access to addr 0x15d60, rank/bank/row 1 2 0
245326000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 245326000, now got 3 active
245326000: system.mem_ctrl.dram: Activate at tick 245339750
245326000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 245339750, now got 4 active
245326000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245353500
245372250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
245403000: system.mem_ctrl.dram: Address: 0x15d60 Rank 1 Bank 2 Row 0
245403000: system.mem_ctrl.dram: Timing access to addr 0x15d60, rank/bank/row 1 2 0
245403000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245403000
245421750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
245452000: system.mem_ctrl.dram: Address: 0x15d68 Rank 1 Bank 2 Row 0
245452000: system.mem_ctrl.dram: Timing access to addr 0x15d68, rank/bank/row 1 2 0
245452000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245452000
245470750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
245501000: system.mem_ctrl.dram: Address: 0x15d78 Rank 1 Bank 2 Row 0
245501000: system.mem_ctrl.dram: Timing access to addr 0x15d78, rank/bank/row 1 2 0
245501000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245501000
245519750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
245550000: system.mem_ctrl.dram: Address: 0x7fa00 Rank 1 Bank 7 Row 3
245550000: system.mem_ctrl.dram: Timing access to addr 0x7fa00, rank/bank/row 1 7 3
245550000: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 245550000, now got 3 active
245550000: system.mem_ctrl.dram: Activate at tick 245563750
245550000: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 245563750, now got 4 active
245550000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245577500
245596250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
245627000: system.mem_ctrl.dram: Address: 0x15d78 Rank 1 Bank 2 Row 0
245627000: system.mem_ctrl.dram: Timing access to addr 0x15d78, rank/bank/row 1 2 0
245627000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245627000
245645750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
245676000: system.mem_ctrl.dram: Address: 0x15d80 Rank 1 Bank 2 Row 0
245676000: system.mem_ctrl.dram: Timing access to addr 0x15d80, rank/bank/row 1 2 0
245676000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245676000
245694750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
245725000: system.mem_ctrl.dram: Address: 0x15d80 Rank 1 Bank 2 Row 0
245725000: system.mem_ctrl.dram: Timing access to addr 0x15d80, rank/bank/row 1 2 0
245725000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245725000
245743750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
245774000: system.mem_ctrl.dram: Address: 0x15d88 Rank 1 Bank 2 Row 0
245774000: system.mem_ctrl.dram: Timing access to addr 0x15d88, rank/bank/row 1 2 0
245774000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245774000
245792750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
245823000: system.mem_ctrl.dram: Address: 0x15d88 Rank 1 Bank 2 Row 0
245823000: system.mem_ctrl.dram: Timing access to addr 0x15d88, rank/bank/row 1 2 0
245823000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245823000
245841750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
245872000: system.mem_ctrl.dram: Address: 0x15d88 Rank 1 Bank 2 Row 0
245872000: system.mem_ctrl.dram: Timing access to addr 0x15d88, rank/bank/row 1 2 0
245872000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245872000
245890750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
245921000: system.mem_ctrl.dram: Address: 0x15d90 Rank 1 Bank 2 Row 0
245921000: system.mem_ctrl.dram: Timing access to addr 0x15d90, rank/bank/row 1 2 0
245921000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245921000
245939750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
245970000: system.mem_ctrl.dram: Address: 0x15d90 Rank 1 Bank 2 Row 0
245970000: system.mem_ctrl.dram: Timing access to addr 0x15d90, rank/bank/row 1 2 0
245970000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245970000
245988750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
246019000: system.mem_ctrl.dram: Address: 0x93480 Rank 1 Bank 1 Row 4
246040000: system.mem_ctrl.dram: Address: 0x15d98 Rank 1 Bank 2 Row 0
246040000: system.mem_ctrl.dram: Timing access to addr 0x15d98, rank/bank/row 1 2 0
246040000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246040000
246058750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
246089000: system.mem_ctrl.dram: Address: 0x15d98 Rank 1 Bank 2 Row 0
246089000: system.mem_ctrl.dram: Timing access to addr 0x15d98, rank/bank/row 1 2 0
246089000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246089000
246107750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
246138000: system.mem_ctrl.dram: Address: 0x15de0 Rank 1 Bank 2 Row 0
246138000: system.mem_ctrl.dram: Timing access to addr 0x15de0, rank/bank/row 1 2 0
246138000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246138000
246156750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
246187000: system.mem_ctrl.dram: Address: 0x15de8 Rank 1 Bank 2 Row 0
246187000: system.mem_ctrl.dram: Timing access to addr 0x15de8, rank/bank/row 1 2 0
246187000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246187000
246187000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 246194500, now got 3 active
246187000: system.mem_ctrl.dram: Auto-precharged bank: 10
246205750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
246236000: system.mem_ctrl.dram: Address: 0x934d0 Rank 1 Bank 1 Row 4
246236000: system.mem_ctrl.dram: Timing access to addr 0x934d0, rank/bank/row 1 1 4
246236000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246236000
246254750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
246285000: system.mem_ctrl.dram: Address: 0x15de8 Rank 1 Bank 2 Row 0
246285000: system.mem_ctrl.dram: Timing access to addr 0x15de8, rank/bank/row 1 2 0
246285000: system.mem_ctrl.dram: Activate at tick 246285000
246285000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 246285000, now got 4 active
246285000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246298750
246317500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
246348000: system.mem_ctrl.dram: Address: 0x15de8 Rank 1 Bank 2 Row 0
246348000: system.mem_ctrl.dram: Timing access to addr 0x15de8, rank/bank/row 1 2 0
246348000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246348000
246366750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
246397000: system.mem_ctrl.dram: Address: 0x15df8 Rank 1 Bank 2 Row 0
246397000: system.mem_ctrl.dram: Timing access to addr 0x15df8, rank/bank/row 1 2 0
246397000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246397000
246415750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
246446000: system.mem_ctrl.dram: Address: 0x15e00 Rank 1 Bank 2 Row 0
246446000: system.mem_ctrl.dram: Timing access to addr 0x15e00, rank/bank/row 1 2 0
246446000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246446000
246464750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
246495000: system.mem_ctrl.dram: Address: 0x15e00 Rank 1 Bank 2 Row 0
246495000: system.mem_ctrl.dram: Timing access to addr 0x15e00, rank/bank/row 1 2 0
246495000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246495000
246513750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
246544000: system.mem_ctrl.dram: Address: 0x15e00 Rank 1 Bank 2 Row 0
246544000: system.mem_ctrl.dram: Timing access to addr 0x15e00, rank/bank/row 1 2 0
246544000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246544000
246562750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
246593000: system.mem_ctrl.dram: Address: 0x15e08 Rank 1 Bank 2 Row 0
246593000: system.mem_ctrl.dram: Timing access to addr 0x15e08, rank/bank/row 1 2 0
246593000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246593000
246611750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
246642000: system.mem_ctrl.dram: Address: 0x15e08 Rank 1 Bank 2 Row 0
246642000: system.mem_ctrl.dram: Timing access to addr 0x15e08, rank/bank/row 1 2 0
246642000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246642000
246660750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
246691000: system.mem_ctrl.dram: Address: 0x15e08 Rank 1 Bank 2 Row 0
246691000: system.mem_ctrl.dram: Timing access to addr 0x15e08, rank/bank/row 1 2 0
246691000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246691000
246709750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
246740000: system.mem_ctrl.dram: Address: 0x15e10 Rank 1 Bank 2 Row 0
246740000: system.mem_ctrl.dram: Timing access to addr 0x15e10, rank/bank/row 1 2 0
246740000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246740000
246758750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
246789000: system.mem_ctrl.dram: Address: 0x15e10 Rank 1 Bank 2 Row 0
246789000: system.mem_ctrl.dram: Timing access to addr 0x15e10, rank/bank/row 1 2 0
246789000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246789000
246807750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
246838000: system.mem_ctrl.dram: Address: 0x15e10 Rank 1 Bank 2 Row 0
246838000: system.mem_ctrl.dram: Timing access to addr 0x15e10, rank/bank/row 1 2 0
246838000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246838000
246856750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
246887000: system.mem_ctrl.dram: Address: 0x15e10 Rank 1 Bank 2 Row 0
246887000: system.mem_ctrl.dram: Timing access to addr 0x15e10, rank/bank/row 1 2 0
246887000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246887000
246905750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
246936000: system.mem_ctrl.dram: Address: 0x15e18 Rank 1 Bank 2 Row 0
246936000: system.mem_ctrl.dram: Timing access to addr 0x15e18, rank/bank/row 1 2 0
246936000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246936000
246954750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
246985000: system.mem_ctrl.dram: Address: 0x15e18 Rank 1 Bank 2 Row 0
246985000: system.mem_ctrl.dram: Timing access to addr 0x15e18, rank/bank/row 1 2 0
246985000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246985000
247003750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
247034000: system.mem_ctrl.dram: Address: 0x15e18 Rank 1 Bank 2 Row 0
247034000: system.mem_ctrl.dram: Timing access to addr 0x15e18, rank/bank/row 1 2 0
247034000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247034000
247034000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 247041500, now got 3 active
247034000: system.mem_ctrl.dram: Auto-precharged bank: 10
247052750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
247083000: system.mem_ctrl.dram: Address: 0x15e20 Rank 1 Bank 2 Row 0
247083000: system.mem_ctrl.dram: Timing access to addr 0x15e20, rank/bank/row 1 2 0
247083000: system.mem_ctrl.dram: Activate at tick 247083000
247083000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 247083000, now got 4 active
247083000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247096750
247115500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
247146000: system.mem_ctrl.dram: Address: 0x15e20 Rank 1 Bank 2 Row 0
247146000: system.mem_ctrl.dram: Timing access to addr 0x15e20, rank/bank/row 1 2 0
247146000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247146000
247164750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
247195000: system.mem_ctrl.dram: Address: 0x15e20 Rank 1 Bank 2 Row 0
247195000: system.mem_ctrl.dram: Timing access to addr 0x15e20, rank/bank/row 1 2 0
247195000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247195000
247213750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
247244000: system.mem_ctrl.dram: Address: 0x15e20 Rank 1 Bank 2 Row 0
247244000: system.mem_ctrl.dram: Timing access to addr 0x15e20, rank/bank/row 1 2 0
247244000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247244000
247262750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
247293000: system.mem_ctrl.dram: Address: 0x15e28 Rank 1 Bank 2 Row 0
247293000: system.mem_ctrl.dram: Timing access to addr 0x15e28, rank/bank/row 1 2 0
247293000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247293000
247311750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
247342000: system.mem_ctrl.dram: Address: 0x15e28 Rank 1 Bank 2 Row 0
247342000: system.mem_ctrl.dram: Timing access to addr 0x15e28, rank/bank/row 1 2 0
247342000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247342000
247360750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
247391000: system.mem_ctrl.dram: Address: 0x15e28 Rank 1 Bank 2 Row 0
247391000: system.mem_ctrl.dram: Timing access to addr 0x15e28, rank/bank/row 1 2 0
247391000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247391000
247409750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
247440000: system.mem_ctrl.dram: Address: 0x15e30 Rank 1 Bank 2 Row 0
247440000: system.mem_ctrl.dram: Timing access to addr 0x15e30, rank/bank/row 1 2 0
247440000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247440000
247458750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
247489000: system.mem_ctrl.dram: Address: 0x15e30 Rank 1 Bank 2 Row 0
247489000: system.mem_ctrl.dram: Timing access to addr 0x15e30, rank/bank/row 1 2 0
247489000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247489000
247507750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
247538000: system.mem_ctrl.dram: Address: 0x15e30 Rank 1 Bank 2 Row 0
247538000: system.mem_ctrl.dram: Timing access to addr 0x15e30, rank/bank/row 1 2 0
247538000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247538000
247556750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
247587000: system.mem_ctrl.dram: Address: 0x15e38 Rank 1 Bank 2 Row 0
247587000: system.mem_ctrl.dram: Timing access to addr 0x15e38, rank/bank/row 1 2 0
247587000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247587000
247605750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
247636000: system.mem_ctrl.dram: Address: 0x807a0 Rank 0 Bank 0 Row 4
247657000: system.mem_ctrl.dram: Address: 0x15e38 Rank 1 Bank 2 Row 0
247657000: system.mem_ctrl.dram: Timing access to addr 0x15e38, rank/bank/row 1 2 0
247657000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247657000
247675750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
247706000: system.mem_ctrl.dram: Address: 0x15e40 Rank 1 Bank 2 Row 0
247706000: system.mem_ctrl.dram: Timing access to addr 0x15e40, rank/bank/row 1 2 0
247706000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247706000
247724750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
247755000: system.mem_ctrl.dram: Address: 0x15e40 Rank 1 Bank 2 Row 0
247755000: system.mem_ctrl.dram: Timing access to addr 0x15e40, rank/bank/row 1 2 0
247755000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247755000
247773750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
247804000: system.mem_ctrl.dram: Address: 0x15e40 Rank 1 Bank 2 Row 0
247804000: system.mem_ctrl.dram: Timing access to addr 0x15e40, rank/bank/row 1 2 0
247804000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247804000
247822750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
247853000: system.mem_ctrl.dram: Address: 0x15e48 Rank 1 Bank 2 Row 0
247853000: system.mem_ctrl.dram: Timing access to addr 0x15e48, rank/bank/row 1 2 0
247853000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247853000
247853000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 247860500, now got 3 active
247853000: system.mem_ctrl.dram: Auto-precharged bank: 10
247871750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
247923000: system.mem_ctrl.dram: Address: 0x15e48 Rank 1 Bank 2 Row 0
247923000: system.mem_ctrl.dram: Timing access to addr 0x15e48, rank/bank/row 1 2 0
247923000: system.mem_ctrl.dram: Activate at tick 247923000
247923000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 247923000, now got 4 active
247923000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247936750
247955500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
247986000: system.mem_ctrl.dram: Address: 0x15e50 Rank 1 Bank 2 Row 0
247986000: system.mem_ctrl.dram: Timing access to addr 0x15e50, rank/bank/row 1 2 0
247986000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247986000
248004750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
248035000: system.mem_ctrl.dram: Address: 0x15e50 Rank 1 Bank 2 Row 0
248035000: system.mem_ctrl.dram: Timing access to addr 0x15e50, rank/bank/row 1 2 0
248035000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248035000
248053750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
248084000: system.mem_ctrl.dram: Address: 0x15e50 Rank 1 Bank 2 Row 0
248084000: system.mem_ctrl.dram: Timing access to addr 0x15e50, rank/bank/row 1 2 0
248084000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248084000
248102750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
248133000: system.mem_ctrl.dram: Address: 0x15e50 Rank 1 Bank 2 Row 0
248133000: system.mem_ctrl.dram: Timing access to addr 0x15e50, rank/bank/row 1 2 0
248133000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248133000
248151750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
248182000: system.mem_ctrl.dram: Address: 0x15e58 Rank 1 Bank 2 Row 0
248182000: system.mem_ctrl.dram: Timing access to addr 0x15e58, rank/bank/row 1 2 0
248182000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248182000
248200750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
248252000: system.mem_ctrl.dram: Address: 0x15e58 Rank 1 Bank 2 Row 0
248252000: system.mem_ctrl.dram: Timing access to addr 0x15e58, rank/bank/row 1 2 0
248252000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248252000
248270750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
248301000: system.mem_ctrl.dram: Address: 0x15e60 Rank 1 Bank 2 Row 0
248301000: system.mem_ctrl.dram: Timing access to addr 0x15e60, rank/bank/row 1 2 0
248301000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248301000
248319750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
248350000: system.mem_ctrl.dram: Address: 0x15e60 Rank 1 Bank 2 Row 0
248350000: system.mem_ctrl.dram: Timing access to addr 0x15e60, rank/bank/row 1 2 0
248350000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248350000
248368750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
248399000: system.mem_ctrl.dram: Address: 0x15e60 Rank 1 Bank 2 Row 0
248399000: system.mem_ctrl.dram: Timing access to addr 0x15e60, rank/bank/row 1 2 0
248399000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248399000
248417750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
248448000: system.mem_ctrl.dram: Address: 0x15e68 Rank 1 Bank 2 Row 0
248448000: system.mem_ctrl.dram: Timing access to addr 0x15e68, rank/bank/row 1 2 0
248448000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248448000
248466750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
248518000: system.mem_ctrl.dram: Address: 0x15e68 Rank 1 Bank 2 Row 0
248518000: system.mem_ctrl.dram: Timing access to addr 0x15e68, rank/bank/row 1 2 0
248518000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248518000
248536750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
248567000: system.mem_ctrl.dram: Address: 0x15e70 Rank 1 Bank 2 Row 0
248567000: system.mem_ctrl.dram: Timing access to addr 0x15e70, rank/bank/row 1 2 0
248567000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248567000
248585750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
248616000: system.mem_ctrl.dram: Address: 0x15e70 Rank 1 Bank 2 Row 0
248616000: system.mem_ctrl.dram: Timing access to addr 0x15e70, rank/bank/row 1 2 0
248616000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248616000
248634750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
248665000: system.mem_ctrl.dram: Address: 0x15e78 Rank 1 Bank 2 Row 0
248665000: system.mem_ctrl.dram: Timing access to addr 0x15e78, rank/bank/row 1 2 0
248665000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248665000
248683750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
248735000: system.mem_ctrl.dram: Address: 0x1a320 Rank 1 Bank 5 Row 0
248735000: system.mem_ctrl.dram: Timing access to addr 0x1a320, rank/bank/row 1 5 0
248735000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248735000
248753750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
248805000: system.mem_ctrl.dram: Address: 0x1a320 Rank 1 Bank 5 Row 0
248805000: system.mem_ctrl.dram: Timing access to addr 0x1a320, rank/bank/row 1 5 0
248805000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248805000
248823750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
248854000: system.mem_ctrl.dram: Address: 0x1a328 Rank 1 Bank 5 Row 0
248854000: system.mem_ctrl.dram: Timing access to addr 0x1a328, rank/bank/row 1 5 0
248854000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248854000
248872750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
248924000: system.mem_ctrl.dram: Address: 0x1a328 Rank 1 Bank 5 Row 0
248924000: system.mem_ctrl.dram: Timing access to addr 0x1a328, rank/bank/row 1 5 0
248924000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248924000
248942750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
248973000: system.mem_ctrl.dram: Address: 0x1a328 Rank 1 Bank 5 Row 0
248973000: system.mem_ctrl.dram: Timing access to addr 0x1a328, rank/bank/row 1 5 0
248973000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248973000
248991750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
249022000: system.mem_ctrl.dram: Address: 0x1a330 Rank 1 Bank 5 Row 0
249022000: system.mem_ctrl.dram: Timing access to addr 0x1a330, rank/bank/row 1 5 0
249022000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 249022000
249040750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
249092000: system.mem_ctrl.dram: Address: 0x1a330 Rank 1 Bank 5 Row 0
249092000: system.mem_ctrl.dram: Timing access to addr 0x1a330, rank/bank/row 1 5 0
249092000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 249092000
249110750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
249160000: 1: Refresh due
249160000: 1: Precharging all
249160000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 249160000, now got 3 active
249160000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 249160000, now got 2 active
249160000: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 249160000, now got 1 active
249160000: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 249160000, now got 0 active
249160000: 0: Refresh due
249160000: 0: All banks already precharged, starting refresh
249162000: system.mem_ctrl.dram: Address: 0x1a330 Rank 1 Bank 5 Row 0
249420000: 0: Scheduling next request after refreshing rank 0
249433750: 1: Scheduling next request after refreshing rank 1
249433750: system.mem_ctrl.dram: Timing access to addr 0x1a330, rank/bank/row 1 5 0
249433750: system.mem_ctrl.dram: Activate at tick 249433750
249433750: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 249433750, now got 1 active
249433750: system.mem_ctrl.dram: Schedule RD/WR burst at tick 249447500
249466250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
249497000: system.mem_ctrl.dram: Address: 0x1a338 Rank 1 Bank 5 Row 0
249497000: system.mem_ctrl.dram: Timing access to addr 0x1a338, rank/bank/row 1 5 0
249497000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 249497000
249515750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
249567000: system.mem_ctrl.dram: Address: 0x1a338 Rank 1 Bank 5 Row 0
249567000: system.mem_ctrl.dram: Timing access to addr 0x1a338, rank/bank/row 1 5 0
249567000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 249567000
249585750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
249616000: system.mem_ctrl.dram: Address: 0x1a340 Rank 1 Bank 5 Row 0
249616000: system.mem_ctrl.dram: Timing access to addr 0x1a340, rank/bank/row 1 5 0
249616000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 249616000
249634750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
249686000: system.mem_ctrl.dram: Address: 0x11d10 Rank 1 Bank 0 Row 0
249686000: system.mem_ctrl.dram: Timing access to addr 0x11d10, rank/bank/row 1 0 0
249686000: system.mem_ctrl.dram: Activate at tick 249686000
249686000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 249686000, now got 2 active
249686000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 249699750
249718500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
249749000: system.mem_ctrl.dram: Address: 0x11d10 Rank 1 Bank 0 Row 0
249749000: system.mem_ctrl.dram: Timing access to addr 0x11d10, rank/bank/row 1 0 0
249749000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 249749000
249767750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
249798000: system.mem_ctrl.dram: Address: 0x11d10 Rank 1 Bank 0 Row 0
249798000: system.mem_ctrl.dram: Timing access to addr 0x11d10, rank/bank/row 1 0 0
249798000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 249798000
249816750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
249847000: system.mem_ctrl.dram: Address: 0x11d18 Rank 1 Bank 0 Row 0
249847000: system.mem_ctrl.dram: Timing access to addr 0x11d18, rank/bank/row 1 0 0
249847000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 249847000
249865750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
249896000: system.mem_ctrl.dram: Address: 0x11d18 Rank 1 Bank 0 Row 0
249896000: system.mem_ctrl.dram: Timing access to addr 0x11d18, rank/bank/row 1 0 0
249896000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 249896000
249914750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
249945000: system.mem_ctrl.dram: Address: 0x11d18 Rank 1 Bank 0 Row 0
249945000: system.mem_ctrl.dram: Timing access to addr 0x11d18, rank/bank/row 1 0 0
249945000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 249945000
249963750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
249994000: system.mem_ctrl.dram: Address: 0x11d50 Rank 1 Bank 0 Row 0
249994000: system.mem_ctrl.dram: Timing access to addr 0x11d50, rank/bank/row 1 0 0
249994000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 249994000
250012750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
250043000: system.mem_ctrl.dram: Address: 0x5edb8 Rank 1 Bank 7 Row 2
250043000: system.mem_ctrl.dram: Timing access to addr 0x5edb8, rank/bank/row 1 7 2
250043000: system.mem_ctrl.dram: Activate at tick 250043000
250043000: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 250043000, now got 3 active
250043000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250056750
250075500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
250106000: system.mem_ctrl.dram: Address: 0x11d50 Rank 1 Bank 0 Row 0
250106000: system.mem_ctrl.dram: Timing access to addr 0x11d50, rank/bank/row 1 0 0
250106000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250106000
250124750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
250155000: system.mem_ctrl.dram: Address: 0x11d58 Rank 1 Bank 0 Row 0
250155000: system.mem_ctrl.dram: Timing access to addr 0x11d58, rank/bank/row 1 0 0
250155000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250155000
250173750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
250204000: system.mem_ctrl.dram: Address: 0x11d58 Rank 1 Bank 0 Row 0
250204000: system.mem_ctrl.dram: Timing access to addr 0x11d58, rank/bank/row 1 0 0
250204000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250204000
250222750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
250253000: system.mem_ctrl.dram: Address: 0x11d60 Rank 1 Bank 0 Row 0
250253000: system.mem_ctrl.dram: Timing access to addr 0x11d60, rank/bank/row 1 0 0
250253000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250253000
250271750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
250302000: system.mem_ctrl.dram: Address: 0x11d60 Rank 1 Bank 0 Row 0
250302000: system.mem_ctrl.dram: Timing access to addr 0x11d60, rank/bank/row 1 0 0
250302000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250302000
250320750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
250351000: system.mem_ctrl.dram: Address: 0x11d68 Rank 1 Bank 0 Row 0
250351000: system.mem_ctrl.dram: Timing access to addr 0x11d68, rank/bank/row 1 0 0
250351000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250351000
250369750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
250400000: system.mem_ctrl.dram: Address: 0x11d68 Rank 1 Bank 0 Row 0
250400000: system.mem_ctrl.dram: Timing access to addr 0x11d68, rank/bank/row 1 0 0
250400000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250400000
250418750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
250449000: system.mem_ctrl.dram: Address: 0x11d68 Rank 1 Bank 0 Row 0
250449000: system.mem_ctrl.dram: Timing access to addr 0x11d68, rank/bank/row 1 0 0
250449000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250449000
250467750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
250498000: system.mem_ctrl.dram: Address: 0x11d68 Rank 1 Bank 0 Row 0
250498000: system.mem_ctrl.dram: Timing access to addr 0x11d68, rank/bank/row 1 0 0
250498000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250498000
250498000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 250505500, now got 2 active
250498000: system.mem_ctrl.dram: Auto-precharged bank: 8
250516750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
250547000: system.mem_ctrl.dram: Address: 0x11d70 Rank 1 Bank 0 Row 0
250547000: system.mem_ctrl.dram: Timing access to addr 0x11d70, rank/bank/row 1 0 0
250547000: system.mem_ctrl.dram: Activate at tick 250547000
250547000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 250547000, now got 3 active
250547000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250560750
250579500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
250610000: system.mem_ctrl.dram: Address: 0x11d70 Rank 1 Bank 0 Row 0
250610000: system.mem_ctrl.dram: Timing access to addr 0x11d70, rank/bank/row 1 0 0
250610000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250610000
250628750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
250659000: system.mem_ctrl.dram: Address: 0x11d78 Rank 1 Bank 0 Row 0
250659000: system.mem_ctrl.dram: Timing access to addr 0x11d78, rank/bank/row 1 0 0
250659000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250659000
250677750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
250708000: system.mem_ctrl.dram: Address: 0x5edc0 Rank 1 Bank 7 Row 2
250708000: system.mem_ctrl.dram: Timing access to addr 0x5edc0, rank/bank/row 1 7 2
250708000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250708000
250726750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
250757000: system.mem_ctrl.dram: Address: 0x11d78 Rank 1 Bank 0 Row 0
250757000: system.mem_ctrl.dram: Timing access to addr 0x11d78, rank/bank/row 1 0 0
250757000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250757000
250775750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
250806000: system.mem_ctrl.dram: Address: 0x11d80 Rank 1 Bank 0 Row 0
250806000: system.mem_ctrl.dram: Timing access to addr 0x11d80, rank/bank/row 1 0 0
250806000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250806000
250824750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
250855000: system.mem_ctrl.dram: Address: 0x11d80 Rank 1 Bank 0 Row 0
250855000: system.mem_ctrl.dram: Timing access to addr 0x11d80, rank/bank/row 1 0 0
250855000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250855000
250873750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
250904000: system.mem_ctrl.dram: Address: 0x11d80 Rank 1 Bank 0 Row 0
250904000: system.mem_ctrl.dram: Timing access to addr 0x11d80, rank/bank/row 1 0 0
250904000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250904000
250922750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
250953000: system.mem_ctrl.dram: Address: 0x11d88 Rank 1 Bank 0 Row 0
250953000: system.mem_ctrl.dram: Timing access to addr 0x11d88, rank/bank/row 1 0 0
250953000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250953000
250971750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
251002000: system.mem_ctrl.dram: Address: 0x11d88 Rank 1 Bank 0 Row 0
251002000: system.mem_ctrl.dram: Timing access to addr 0x11d88, rank/bank/row 1 0 0
251002000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251002000
251020750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
251051000: system.mem_ctrl.dram: Address: 0x11d88 Rank 1 Bank 0 Row 0
251051000: system.mem_ctrl.dram: Timing access to addr 0x11d88, rank/bank/row 1 0 0
251051000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251051000
251069750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
251100000: system.mem_ctrl.dram: Address: 0x11d90 Rank 1 Bank 0 Row 0
251100000: system.mem_ctrl.dram: Timing access to addr 0x11d90, rank/bank/row 1 0 0
251100000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251100000
251118750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
251149000: system.mem_ctrl.dram: Address: 0x11d90 Rank 1 Bank 0 Row 0
251149000: system.mem_ctrl.dram: Timing access to addr 0x11d90, rank/bank/row 1 0 0
251149000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251149000
251167750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
251198000: system.mem_ctrl.dram: Address: 0x11d90 Rank 1 Bank 0 Row 0
251198000: system.mem_ctrl.dram: Timing access to addr 0x11d90, rank/bank/row 1 0 0
251198000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251198000
251216750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
251247000: system.mem_ctrl.dram: Address: 0x11d98 Rank 1 Bank 0 Row 0
251247000: system.mem_ctrl.dram: Timing access to addr 0x11d98, rank/bank/row 1 0 0
251247000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251247000
251265750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
251296000: system.mem_ctrl.dram: Address: 0x11d98 Rank 1 Bank 0 Row 0
251296000: system.mem_ctrl.dram: Timing access to addr 0x11d98, rank/bank/row 1 0 0
251296000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251296000
251314750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
251345000: system.mem_ctrl.dram: Address: 0x5edc8 Rank 1 Bank 7 Row 2
251345000: system.mem_ctrl.dram: Timing access to addr 0x5edc8, rank/bank/row 1 7 2
251345000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251345000
251363750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
251394000: system.mem_ctrl.dram: Address: 0x11d98 Rank 1 Bank 0 Row 0
251394000: system.mem_ctrl.dram: Timing access to addr 0x11d98, rank/bank/row 1 0 0
251394000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251394000
251394000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 251401500, now got 2 active
251394000: system.mem_ctrl.dram: Auto-precharged bank: 8
251412750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
251443000: system.mem_ctrl.dram: Address: 0x11da0 Rank 1 Bank 0 Row 0
251443000: system.mem_ctrl.dram: Timing access to addr 0x11da0, rank/bank/row 1 0 0
251443000: system.mem_ctrl.dram: Activate at tick 251443000
251443000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 251443000, now got 3 active
251443000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251456750
251475500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
251506000: system.mem_ctrl.dram: Address: 0x11da0 Rank 1 Bank 0 Row 0
251506000: system.mem_ctrl.dram: Timing access to addr 0x11da0, rank/bank/row 1 0 0
251506000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251506000
251524750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
251555000: system.mem_ctrl.dram: Address: 0x11da0 Rank 1 Bank 0 Row 0
251555000: system.mem_ctrl.dram: Timing access to addr 0x11da0, rank/bank/row 1 0 0
251555000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251555000
251573750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
251604000: system.mem_ctrl.dram: Address: 0x11da8 Rank 1 Bank 0 Row 0
251604000: system.mem_ctrl.dram: Timing access to addr 0x11da8, rank/bank/row 1 0 0
251604000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251604000
251622750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
251653000: system.mem_ctrl.dram: Address: 0x11da8 Rank 1 Bank 0 Row 0
251653000: system.mem_ctrl.dram: Timing access to addr 0x11da8, rank/bank/row 1 0 0
251653000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251653000
251671750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
251702000: system.mem_ctrl.dram: Address: 0x11da8 Rank 1 Bank 0 Row 0
251702000: system.mem_ctrl.dram: Timing access to addr 0x11da8, rank/bank/row 1 0 0
251702000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251702000
251720750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
251751000: system.mem_ctrl.dram: Address: 0x11db0 Rank 1 Bank 0 Row 0
251751000: system.mem_ctrl.dram: Timing access to addr 0x11db0, rank/bank/row 1 0 0
251751000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251751000
251769750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
251800000: system.mem_ctrl.dram: Address: 0x11db0 Rank 1 Bank 0 Row 0
251800000: system.mem_ctrl.dram: Timing access to addr 0x11db0, rank/bank/row 1 0 0
251800000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251800000
251818750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
251849000: system.mem_ctrl.dram: Address: 0x11db0 Rank 1 Bank 0 Row 0
251849000: system.mem_ctrl.dram: Timing access to addr 0x11db0, rank/bank/row 1 0 0
251849000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251849000
251867750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
251898000: system.mem_ctrl.dram: Address: 0x11db8 Rank 1 Bank 0 Row 0
251898000: system.mem_ctrl.dram: Timing access to addr 0x11db8, rank/bank/row 1 0 0
251898000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251898000
251916750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
251947000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
251947000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
251947000: system.mem_ctrl.dram: Activate at tick 251947000
251947000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 251947000, now got 4 active
251947000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251960750
251979500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
252010000: system.mem_ctrl.dram: Address: 0x12070 Rank 1 Bank 1 Row 0
252010000: system.mem_ctrl.dram: Timing access to addr 0x12070, rank/bank/row 1 1 0
252010000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252010000
252028750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
252059000: system.mem_ctrl.dram: Address: 0x120a0 Rank 1 Bank 1 Row 0
252059000: system.mem_ctrl.dram: Timing access to addr 0x120a0, rank/bank/row 1 1 0
252059000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252059000
252077750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
252108000: system.mem_ctrl.dram: Address: 0x120a0 Rank 1 Bank 1 Row 0
252108000: system.mem_ctrl.dram: Timing access to addr 0x120a0, rank/bank/row 1 1 0
252108000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252108000
252126750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
252157000: system.mem_ctrl.dram: Address: 0x94ae8 Rank 1 Bank 2 Row 4
252157000: system.mem_ctrl.dram: Timing access to addr 0x94ae8, rank/bank/row 1 2 4
252157000: system.mem_ctrl.dram: Activate at tick 252157000
252157000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 252157000, now got 5 active
252157000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252170750
252189500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
252220000: system.mem_ctrl.dram: Address: 0x1a340 Rank 1 Bank 5 Row 0
252220000: system.mem_ctrl.dram: Timing access to addr 0x1a340, rank/bank/row 1 5 0
252220000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252220000
252238750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
252269000: system.mem_ctrl.dram: Address: 0x1a348 Rank 1 Bank 5 Row 0
252269000: system.mem_ctrl.dram: Timing access to addr 0x1a348, rank/bank/row 1 5 0
252269000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252269000
252287750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
252318000: system.mem_ctrl.dram: Address: 0x92df8 Rank 1 Bank 1 Row 4
252318000: system.mem_ctrl.dram: Timing access to addr 0x92df8, rank/bank/row 1 1 4
252318000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 252318000, now got 4 active
252318000: system.mem_ctrl.dram: Activate at tick 252331750
252318000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 252331750, now got 5 active
252318000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252345500
252364250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
252395000: system.mem_ctrl.dram: Address: 0x1a348 Rank 1 Bank 5 Row 0
252395000: system.mem_ctrl.dram: Timing access to addr 0x1a348, rank/bank/row 1 5 0
252395000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252395000
252413750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
252444000: system.mem_ctrl.dram: Address: 0x1a348 Rank 1 Bank 5 Row 0
252444000: system.mem_ctrl.dram: Timing access to addr 0x1a348, rank/bank/row 1 5 0
252444000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252444000
252462750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
252493000: system.mem_ctrl.dram: Address: 0x1a350 Rank 1 Bank 5 Row 0
252493000: system.mem_ctrl.dram: Timing access to addr 0x1a350, rank/bank/row 1 5 0
252493000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252493000
252511750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
252542000: system.mem_ctrl.dram: Address: 0x1a350 Rank 1 Bank 5 Row 0
252542000: system.mem_ctrl.dram: Timing access to addr 0x1a350, rank/bank/row 1 5 0
252542000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252542000
252560750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
252591000: system.mem_ctrl.dram: Address: 0x1a350 Rank 1 Bank 5 Row 0
252591000: system.mem_ctrl.dram: Timing access to addr 0x1a350, rank/bank/row 1 5 0
252591000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252591000
252609750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
252640000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
252640000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
252640000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252640000
252658750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
252689000: system.mem_ctrl.dram: Address: 0x5edb8 Rank 1 Bank 7 Row 2
252689000: system.mem_ctrl.dram: Timing access to addr 0x5edb8, rank/bank/row 1 7 2
252689000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252689000
252707750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
252738000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
252738000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
252738000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252738000
252756750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
252787000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
252787000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
252787000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252787000
252805750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
252836000: system.mem_ctrl.dram: Address: 0x1a380 Rank 1 Bank 5 Row 0
252836000: system.mem_ctrl.dram: Timing access to addr 0x1a380, rank/bank/row 1 5 0
252836000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252836000
252854750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
252885000: system.mem_ctrl.dram: Address: 0x5edb9 Rank 1 Bank 7 Row 2
252885000: system.mem_ctrl.dram: Timing access to addr 0x5edb9, rank/bank/row 1 7 2
252885000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252885000
252903750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
252934000: system.mem_ctrl.dram: Address: 0x1a380 Rank 1 Bank 5 Row 0
252934000: system.mem_ctrl.dram: Timing access to addr 0x1a380, rank/bank/row 1 5 0
252934000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252934000
252934000: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 252941500, now got 4 active
252934000: system.mem_ctrl.dram: Auto-precharged bank: 13
252952750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
252983000: system.mem_ctrl.dram: Address: 0x1a3b0 Rank 1 Bank 5 Row 0
252983000: system.mem_ctrl.dram: Timing access to addr 0x1a3b0, rank/bank/row 1 5 0
252983000: system.mem_ctrl.dram: Activate at tick 252983000
252983000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 252983000, now got 5 active
252983000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252996750
253015500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
253046000: system.mem_ctrl.dram: Address: 0x1a3b8 Rank 1 Bank 5 Row 0
253046000: system.mem_ctrl.dram: Timing access to addr 0x1a3b8, rank/bank/row 1 5 0
253046000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253046000
253064750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
253095000: system.mem_ctrl.dram: Address: 0x94dc8 Rank 1 Bank 2 Row 4
253095000: system.mem_ctrl.dram: Timing access to addr 0x94dc8, rank/bank/row 1 2 4
253095000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253095000
253113750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
253144000: system.mem_ctrl.dram: Address: 0x1a3b8 Rank 1 Bank 5 Row 0
253144000: system.mem_ctrl.dram: Timing access to addr 0x1a3b8, rank/bank/row 1 5 0
253144000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253144000
253162750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
253193000: system.mem_ctrl.dram: Address: 0x5edb8 Rank 1 Bank 7 Row 2
253193000: system.mem_ctrl.dram: Timing access to addr 0x5edb8, rank/bank/row 1 7 2
253193000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253193000
253211750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
253242000: system.mem_ctrl.dram: Address: 0x1a3b8 Rank 1 Bank 5 Row 0
253242000: system.mem_ctrl.dram: Timing access to addr 0x1a3b8, rank/bank/row 1 5 0
253242000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253242000
253260750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
253291000: system.mem_ctrl.dram: Address: 0x1a3c0 Rank 1 Bank 5 Row 0
253291000: system.mem_ctrl.dram: Timing access to addr 0x1a3c0, rank/bank/row 1 5 0
253291000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253291000
253309750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
253340000: system.mem_ctrl.dram: Address: 0x1a3c0 Rank 1 Bank 5 Row 0
253340000: system.mem_ctrl.dram: Timing access to addr 0x1a3c0, rank/bank/row 1 5 0
253340000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253340000
253358750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
253389000: system.mem_ctrl.dram: Address: 0x1a3c0 Rank 1 Bank 5 Row 0
253389000: system.mem_ctrl.dram: Timing access to addr 0x1a3c0, rank/bank/row 1 5 0
253389000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253389000
253407750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
253438000: system.mem_ctrl.dram: Address: 0x1a3c8 Rank 1 Bank 5 Row 0
253438000: system.mem_ctrl.dram: Timing access to addr 0x1a3c8, rank/bank/row 1 5 0
253438000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253438000
253456750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
253487000: system.mem_ctrl.dram: Address: 0x1a3c8 Rank 1 Bank 5 Row 0
253487000: system.mem_ctrl.dram: Timing access to addr 0x1a3c8, rank/bank/row 1 5 0
253487000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253487000
253505750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
253536000: system.mem_ctrl.dram: Address: 0x1a3c8 Rank 1 Bank 5 Row 0
253536000: system.mem_ctrl.dram: Timing access to addr 0x1a3c8, rank/bank/row 1 5 0
253536000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253536000
253554750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
253585000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
253585000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
253585000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253585000
253603750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
253634000: system.mem_ctrl.dram: Address: 0x1a358 Rank 1 Bank 5 Row 0
253634000: system.mem_ctrl.dram: Timing access to addr 0x1a358, rank/bank/row 1 5 0
253634000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253634000
253652750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
253683000: system.mem_ctrl.dram: Address: 0x1a360 Rank 1 Bank 5 Row 0
253683000: system.mem_ctrl.dram: Timing access to addr 0x1a360, rank/bank/row 1 5 0
253683000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253683000
253701750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
253732000: system.mem_ctrl.dram: Address: 0x94af0 Rank 1 Bank 2 Row 4
253732000: system.mem_ctrl.dram: Timing access to addr 0x94af0, rank/bank/row 1 2 4
253732000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253732000
253750750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
253781000: system.mem_ctrl.dram: Address: 0x1a360 Rank 1 Bank 5 Row 0
253781000: system.mem_ctrl.dram: Timing access to addr 0x1a360, rank/bank/row 1 5 0
253781000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253781000
253799750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
253830000: system.mem_ctrl.dram: Address: 0x94af8 Rank 1 Bank 2 Row 4
253830000: system.mem_ctrl.dram: Timing access to addr 0x94af8, rank/bank/row 1 2 4
253830000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253830000
253848750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
253879000: system.mem_ctrl.dram: Address: 0x1a368 Rank 1 Bank 5 Row 0
253879000: system.mem_ctrl.dram: Timing access to addr 0x1a368, rank/bank/row 1 5 0
253879000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253879000
253897750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
253928000: system.mem_ctrl.dram: Address: 0x94b00 Rank 1 Bank 2 Row 4
253928000: system.mem_ctrl.dram: Timing access to addr 0x94b00, rank/bank/row 1 2 4
253928000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253928000
253946750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
253977000: system.mem_ctrl.dram: Address: 0x1a368 Rank 1 Bank 5 Row 0
253977000: system.mem_ctrl.dram: Timing access to addr 0x1a368, rank/bank/row 1 5 0
253977000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253977000
253977000: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 253984500, now got 4 active
253977000: system.mem_ctrl.dram: Auto-precharged bank: 13
253995750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
254026000: system.mem_ctrl.dram: Address: 0x1a370 Rank 1 Bank 5 Row 0
254026000: system.mem_ctrl.dram: Timing access to addr 0x1a370, rank/bank/row 1 5 0
254026000: system.mem_ctrl.dram: Activate at tick 254026000
254026000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 254026000, now got 5 active
254026000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254039750
254058500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
254089000: system.mem_ctrl.dram: Address: 0x94b08 Rank 1 Bank 2 Row 4
254089000: system.mem_ctrl.dram: Timing access to addr 0x94b08, rank/bank/row 1 2 4
254089000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254089000
254107750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
254138000: system.mem_ctrl.dram: Address: 0x1a370 Rank 1 Bank 5 Row 0
254138000: system.mem_ctrl.dram: Timing access to addr 0x1a370, rank/bank/row 1 5 0
254138000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254138000
254156750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
254187000: system.mem_ctrl.dram: Address: 0x94b10 Rank 1 Bank 2 Row 4
254187000: system.mem_ctrl.dram: Timing access to addr 0x94b10, rank/bank/row 1 2 4
254187000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254187000
254205750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
254236000: system.mem_ctrl.dram: Address: 0x1a370 Rank 1 Bank 5 Row 0
254236000: system.mem_ctrl.dram: Timing access to addr 0x1a370, rank/bank/row 1 5 0
254236000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254236000
254254750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
254285000: system.mem_ctrl.dram: Address: 0x1a378 Rank 1 Bank 5 Row 0
254285000: system.mem_ctrl.dram: Timing access to addr 0x1a378, rank/bank/row 1 5 0
254285000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254285000
254303750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
254334000: system.mem_ctrl.dram: Address: 0x1a378 Rank 1 Bank 5 Row 0
254334000: system.mem_ctrl.dram: Timing access to addr 0x1a378, rank/bank/row 1 5 0
254334000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254334000
254352750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
254403000: system.mem_ctrl.dram: Address: 0x15e78 Rank 1 Bank 2 Row 0
254403000: system.mem_ctrl.dram: Timing access to addr 0x15e78, rank/bank/row 1 2 0
254403000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 254403000, now got 4 active
254403000: system.mem_ctrl.dram: Activate at tick 254416750
254403000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 254416750, now got 5 active
254403000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254430500
254449250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
254480000: system.mem_ctrl.dram: Address: 0x15e78 Rank 1 Bank 2 Row 0
254480000: system.mem_ctrl.dram: Timing access to addr 0x15e78, rank/bank/row 1 2 0
254480000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254480000
254498750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
254529000: system.mem_ctrl.dram: Address: 0x15ef8 Rank 1 Bank 2 Row 0
254529000: system.mem_ctrl.dram: Timing access to addr 0x15ef8, rank/bank/row 1 2 0
254529000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254529000
254547750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
254578000: system.mem_ctrl.dram: Address: 0x15f00 Rank 1 Bank 2 Row 0
254578000: system.mem_ctrl.dram: Timing access to addr 0x15f00, rank/bank/row 1 2 0
254578000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254578000
254596750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
254627000: system.mem_ctrl.dram: Address: 0x934d0 Rank 1 Bank 1 Row 4
254627000: system.mem_ctrl.dram: Timing access to addr 0x934d0, rank/bank/row 1 1 4
254627000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254627000
254645750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
254676000: system.mem_ctrl.dram: Address: 0x15f00 Rank 1 Bank 2 Row 0
254676000: system.mem_ctrl.dram: Timing access to addr 0x15f00, rank/bank/row 1 2 0
254676000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254676000
254694750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
254725000: system.mem_ctrl.dram: Address: 0x15f00 Rank 1 Bank 2 Row 0
254725000: system.mem_ctrl.dram: Timing access to addr 0x15f00, rank/bank/row 1 2 0
254725000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254725000
254743750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
254774000: system.mem_ctrl.dram: Address: 0x15f10 Rank 1 Bank 2 Row 0
254774000: system.mem_ctrl.dram: Timing access to addr 0x15f10, rank/bank/row 1 2 0
254774000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254774000
254792750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
254823000: system.mem_ctrl.dram: Address: 0x15f18 Rank 1 Bank 2 Row 0
254823000: system.mem_ctrl.dram: Timing access to addr 0x15f18, rank/bank/row 1 2 0
254823000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254823000
254841750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
254872000: system.mem_ctrl.dram: Address: 0x934e0 Rank 1 Bank 1 Row 4
254872000: system.mem_ctrl.dram: Timing access to addr 0x934e0, rank/bank/row 1 1 4
254872000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254872000
254890750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
254921000: system.mem_ctrl.dram: Address: 0x15f18 Rank 1 Bank 2 Row 0
254921000: system.mem_ctrl.dram: Timing access to addr 0x15f18, rank/bank/row 1 2 0
254921000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254921000
254939750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
254970000: system.mem_ctrl.dram: Address: 0x15f18 Rank 1 Bank 2 Row 0
254970000: system.mem_ctrl.dram: Timing access to addr 0x15f18, rank/bank/row 1 2 0
254970000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254970000
254988750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
255019000: system.mem_ctrl.dram: Address: 0x15f18 Rank 1 Bank 2 Row 0
255019000: system.mem_ctrl.dram: Timing access to addr 0x15f18, rank/bank/row 1 2 0
255019000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255019000
255037750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
255068000: system.mem_ctrl.dram: Address: 0x15f20 Rank 1 Bank 2 Row 0
255068000: system.mem_ctrl.dram: Timing access to addr 0x15f20, rank/bank/row 1 2 0
255068000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255068000
255086750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
255117000: system.mem_ctrl.dram: Address: 0x93510 Rank 1 Bank 1 Row 4
255117000: system.mem_ctrl.dram: Timing access to addr 0x93510, rank/bank/row 1 1 4
255117000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255117000
255135750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
255166000: system.mem_ctrl.dram: Address: 0x15f20 Rank 1 Bank 2 Row 0
255166000: system.mem_ctrl.dram: Timing access to addr 0x15f20, rank/bank/row 1 2 0
255166000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255166000
255184750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
255215000: system.mem_ctrl.dram: Address: 0x15f20 Rank 1 Bank 2 Row 0
255215000: system.mem_ctrl.dram: Timing access to addr 0x15f20, rank/bank/row 1 2 0
255215000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255215000
255233750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
255264000: system.mem_ctrl.dram: Address: 0x15f28 Rank 1 Bank 2 Row 0
255264000: system.mem_ctrl.dram: Timing access to addr 0x15f28, rank/bank/row 1 2 0
255264000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255264000
255282750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
255313000: system.mem_ctrl.dram: Address: 0x15f28 Rank 1 Bank 2 Row 0
255313000: system.mem_ctrl.dram: Timing access to addr 0x15f28, rank/bank/row 1 2 0
255313000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255313000
255313000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 255320500, now got 4 active
255313000: system.mem_ctrl.dram: Auto-precharged bank: 10
255331750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
255362000: system.mem_ctrl.dram: Address: 0x15f28 Rank 1 Bank 2 Row 0
255362000: system.mem_ctrl.dram: Timing access to addr 0x15f28, rank/bank/row 1 2 0
255362000: system.mem_ctrl.dram: Activate at tick 255362000
255362000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 255362000, now got 5 active
255362000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255375750
255394500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
255425000: system.mem_ctrl.dram: Address: 0x15f28 Rank 1 Bank 2 Row 0
255425000: system.mem_ctrl.dram: Timing access to addr 0x15f28, rank/bank/row 1 2 0
255425000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255425000
255443750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
255474000: system.mem_ctrl.dram: Address: 0x15f30 Rank 1 Bank 2 Row 0
255474000: system.mem_ctrl.dram: Timing access to addr 0x15f30, rank/bank/row 1 2 0
255474000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255474000
255492750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
255523000: system.mem_ctrl.dram: Address: 0x15f30 Rank 1 Bank 2 Row 0
255523000: system.mem_ctrl.dram: Timing access to addr 0x15f30, rank/bank/row 1 2 0
255523000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255523000
255541750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
255572000: system.mem_ctrl.dram: Address: 0x40 Rank 0 Bank 0 Row 0
255572000: system.mem_ctrl.dram: Timing access to addr 0x40, rank/bank/row 0 0 0
255572000: system.mem_ctrl.dram: Activate at tick 255572000
255572000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 255572000, now got 1 active
255572000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255585750
255604500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
255635000: system.mem_ctrl.dram: Address: 0x15f30 Rank 1 Bank 2 Row 0
255635000: system.mem_ctrl.dram: Timing access to addr 0x15f30, rank/bank/row 1 2 0
255635000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255635000
255653750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
255684000: system.mem_ctrl.dram: Address: 0x15f38 Rank 1 Bank 2 Row 0
255684000: system.mem_ctrl.dram: Timing access to addr 0x15f38, rank/bank/row 1 2 0
255684000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255684000
255702750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
255733000: system.mem_ctrl.dram: Address: 0x15f38 Rank 1 Bank 2 Row 0
255733000: system.mem_ctrl.dram: Timing access to addr 0x15f38, rank/bank/row 1 2 0
255733000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255733000
255751750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
255782000: system.mem_ctrl.dram: Address: 0x15f38 Rank 1 Bank 2 Row 0
255782000: system.mem_ctrl.dram: Timing access to addr 0x15f38, rank/bank/row 1 2 0
255782000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255782000
255800750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
255831000: system.mem_ctrl.dram: Address: 0x15f40 Rank 1 Bank 2 Row 0
255831000: system.mem_ctrl.dram: Timing access to addr 0x15f40, rank/bank/row 1 2 0
255831000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255831000
255849750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
255880000: system.mem_ctrl.dram: Address: 0x15f40 Rank 1 Bank 2 Row 0
255880000: system.mem_ctrl.dram: Timing access to addr 0x15f40, rank/bank/row 1 2 0
255880000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255880000
255898750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
255929000: system.mem_ctrl.dram: Address: 0x15f40 Rank 1 Bank 2 Row 0
255929000: system.mem_ctrl.dram: Timing access to addr 0x15f40, rank/bank/row 1 2 0
255929000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255929000
255947750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
255978000: system.mem_ctrl.dram: Address: 0x15f48 Rank 1 Bank 2 Row 0
255978000: system.mem_ctrl.dram: Timing access to addr 0x15f48, rank/bank/row 1 2 0
255978000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255978000
255996750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
256027000: system.mem_ctrl.dram: Address: 0x15f30 Rank 1 Bank 2 Row 0
256027000: system.mem_ctrl.dram: Timing access to addr 0x15f30, rank/bank/row 1 2 0
256027000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256027000
256045750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
256076000: system.mem_ctrl.dram: Address: 0x78 Rank 0 Bank 0 Row 0
256076000: system.mem_ctrl.dram: Timing access to addr 0x78, rank/bank/row 0 0 0
256076000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256076000
256094750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
256125000: system.mem_ctrl.dram: Address: 0x15f30 Rank 1 Bank 2 Row 0
256125000: system.mem_ctrl.dram: Timing access to addr 0x15f30, rank/bank/row 1 2 0
256125000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256125000
256143750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
256174000: system.mem_ctrl.dram: Address: 0x15f38 Rank 1 Bank 2 Row 0
256174000: system.mem_ctrl.dram: Timing access to addr 0x15f38, rank/bank/row 1 2 0
256174000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256174000
256192750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
256223000: system.mem_ctrl.dram: Address: 0x15f38 Rank 1 Bank 2 Row 0
256223000: system.mem_ctrl.dram: Timing access to addr 0x15f38, rank/bank/row 1 2 0
256223000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256223000
256223000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 256230500, now got 4 active
256223000: system.mem_ctrl.dram: Auto-precharged bank: 10
256241750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
256272000: system.mem_ctrl.dram: Address: 0x15f38 Rank 1 Bank 2 Row 0
256272000: system.mem_ctrl.dram: Timing access to addr 0x15f38, rank/bank/row 1 2 0
256272000: system.mem_ctrl.dram: Activate at tick 256272000
256272000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 256272000, now got 5 active
256272000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256285750
256304500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
256335000: system.mem_ctrl.dram: Address: 0x15f40 Rank 1 Bank 2 Row 0
256335000: system.mem_ctrl.dram: Timing access to addr 0x15f40, rank/bank/row 1 2 0
256335000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256335000
256353750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
256384000: system.mem_ctrl.dram: Address: 0x15f40 Rank 1 Bank 2 Row 0
256384000: system.mem_ctrl.dram: Timing access to addr 0x15f40, rank/bank/row 1 2 0
256384000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256384000
256402750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
256433000: system.mem_ctrl.dram: Address: 0x15f40 Rank 1 Bank 2 Row 0
256433000: system.mem_ctrl.dram: Timing access to addr 0x15f40, rank/bank/row 1 2 0
256433000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256433000
256451750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
256482000: system.mem_ctrl.dram: Address: 0x15f48 Rank 1 Bank 2 Row 0
256482000: system.mem_ctrl.dram: Timing access to addr 0x15f48, rank/bank/row 1 2 0
256482000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256482000
256500750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
256531000: system.mem_ctrl.dram: Address: 0x15f30 Rank 1 Bank 2 Row 0
256531000: system.mem_ctrl.dram: Timing access to addr 0x15f30, rank/bank/row 1 2 0
256531000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256531000
256549750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
256580000: system.mem_ctrl.dram: Address: 0xb0 Rank 0 Bank 0 Row 0
256580000: system.mem_ctrl.dram: Timing access to addr 0xb0, rank/bank/row 0 0 0
256580000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256580000
256598750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
256629000: system.mem_ctrl.dram: Address: 0x15f30 Rank 1 Bank 2 Row 0
256629000: system.mem_ctrl.dram: Timing access to addr 0x15f30, rank/bank/row 1 2 0
256629000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256629000
256647750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
256678000: system.mem_ctrl.dram: Address: 0x15f38 Rank 1 Bank 2 Row 0
256678000: system.mem_ctrl.dram: Timing access to addr 0x15f38, rank/bank/row 1 2 0
256678000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256678000
256696750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
256727000: system.mem_ctrl.dram: Address: 0x15f38 Rank 1 Bank 2 Row 0
256727000: system.mem_ctrl.dram: Timing access to addr 0x15f38, rank/bank/row 1 2 0
256727000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256727000
256745750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
256776000: system.mem_ctrl.dram: Address: 0x15f38 Rank 1 Bank 2 Row 0
256776000: system.mem_ctrl.dram: Timing access to addr 0x15f38, rank/bank/row 1 2 0
256776000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256776000
256794750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
256825000: system.mem_ctrl.dram: Address: 0x15f40 Rank 1 Bank 2 Row 0
256825000: system.mem_ctrl.dram: Timing access to addr 0x15f40, rank/bank/row 1 2 0
256825000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256825000
256843750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
256874000: system.mem_ctrl.dram: Address: 0x15f40 Rank 1 Bank 2 Row 0
256874000: system.mem_ctrl.dram: Timing access to addr 0x15f40, rank/bank/row 1 2 0
256874000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256874000
256892750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
256923000: system.mem_ctrl.dram: Address: 0x15f40 Rank 1 Bank 2 Row 0
256923000: system.mem_ctrl.dram: Timing access to addr 0x15f40, rank/bank/row 1 2 0
256923000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256923000
256941750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
256946250: 1: Refresh due
256946250: 1: Precharging all
256946250: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 256946250, now got 4 active
256946250: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 256946250, now got 3 active
256946250: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 256946250, now got 2 active
256946250: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 256946250, now got 1 active
256946250: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 256946250, now got 0 active
256946250: 0: Refresh due
256946250: 0: Precharging all
256946250: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 256946250, now got 0 active
256972000: system.mem_ctrl.dram: Address: 0x15f48 Rank 1 Bank 2 Row 0
257220000: 1: Scheduling next request after refreshing rank 1
257220000: system.mem_ctrl.dram: Timing access to addr 0x15f48, rank/bank/row 1 2 0
257220000: system.mem_ctrl.dram: Activate at tick 257220000
257220000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 257220000, now got 1 active
257220000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 257233750
257220000: 0: Scheduling next request after refreshing rank 0
257252500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
257283000: system.mem_ctrl.dram: Address: 0x15f30 Rank 1 Bank 2 Row 0
257283000: system.mem_ctrl.dram: Timing access to addr 0x15f30, rank/bank/row 1 2 0
257283000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 257283000
257301750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
257332000: system.mem_ctrl.dram: Address: 0xe8 Rank 0 Bank 0 Row 0
257332000: system.mem_ctrl.dram: Timing access to addr 0xe8, rank/bank/row 0 0 0
257332000: system.mem_ctrl.dram: Activate at tick 257332000
257332000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 257332000, now got 1 active
257332000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 257345750
257364500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
257395000: system.mem_ctrl.dram: Address: 0x15f30 Rank 1 Bank 2 Row 0
257395000: system.mem_ctrl.dram: Timing access to addr 0x15f30, rank/bank/row 1 2 0
257395000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 257395000
257413750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
257444000: system.mem_ctrl.dram: Address: 0x15f38 Rank 1 Bank 2 Row 0
257444000: system.mem_ctrl.dram: Timing access to addr 0x15f38, rank/bank/row 1 2 0
257444000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 257444000
257462750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
257493000: system.mem_ctrl.dram: Address: 0x15f78 Rank 1 Bank 2 Row 0
257493000: system.mem_ctrl.dram: Timing access to addr 0x15f78, rank/bank/row 1 2 0
257493000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 257493000
257511750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
257542000: system.mem_ctrl.dram: Address: 0xec Rank 0 Bank 0 Row 0
257542000: system.mem_ctrl.dram: Timing access to addr 0xec, rank/bank/row 0 0 0
257542000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 257542000
257560750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
257591000: system.mem_ctrl.dram: Address: 0x15f78 Rank 1 Bank 2 Row 0
257591000: system.mem_ctrl.dram: Timing access to addr 0x15f78, rank/bank/row 1 2 0
257591000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 257591000
257609750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
257640000: system.mem_ctrl.dram: Address: 0x15f80 Rank 1 Bank 2 Row 0
257640000: system.mem_ctrl.dram: Timing access to addr 0x15f80, rank/bank/row 1 2 0
257640000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 257640000
257658750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
257689000: system.mem_ctrl.dram: Address: 0x80770 Rank 0 Bank 0 Row 4
257710000: system.mem_ctrl.dram: Address: 0x15f80 Rank 1 Bank 2 Row 0
257710000: system.mem_ctrl.dram: Timing access to addr 0x15f80, rank/bank/row 1 2 0
257710000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 257710000
257728750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
257759000: system.mem_ctrl.dram: Address: 0x15f88 Rank 1 Bank 2 Row 0
257759000: system.mem_ctrl.dram: Timing access to addr 0x15f88, rank/bank/row 1 2 0
257759000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 257759000
257777750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
257808000: system.mem_ctrl.dram: Address: 0x94b28 Rank 1 Bank 2 Row 4
257808000: system.mem_ctrl.dram: Timing access to addr 0x94b28, rank/bank/row 1 2 4
257808000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 257808000, now got 0 active
257808000: system.mem_ctrl.dram: Activate at tick 257821750
257808000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 257821750, now got 1 active
257808000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 257835500
257854250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
257885000: system.mem_ctrl.dram: Address: 0x15f88 Rank 1 Bank 2 Row 0
257885000: system.mem_ctrl.dram: Timing access to addr 0x15f88, rank/bank/row 1 2 0
257885000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 257885000, now got 0 active
257885000: system.mem_ctrl.dram: Activate at tick 257898750
257885000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 257898750, now got 1 active
257885000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 257912500
257931250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
257962000: system.mem_ctrl.dram: Address: 0x94b30 Rank 1 Bank 2 Row 4
257962000: system.mem_ctrl.dram: Timing access to addr 0x94b30, rank/bank/row 1 2 4
257962000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 257962000, now got 0 active
257962000: system.mem_ctrl.dram: Activate at tick 257975750
257962000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 257975750, now got 1 active
257962000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 257989500
258008250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
258039000: system.mem_ctrl.dram: Address: 0x15f88 Rank 1 Bank 2 Row 0
258039000: system.mem_ctrl.dram: Timing access to addr 0x15f88, rank/bank/row 1 2 0
258039000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 258039000, now got 0 active
258039000: system.mem_ctrl.dram: Activate at tick 258052750
258039000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 258052750, now got 1 active
258039000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258066500
258085250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
258116000: system.mem_ctrl.dram: Address: 0x94b38 Rank 1 Bank 2 Row 4
258116000: system.mem_ctrl.dram: Timing access to addr 0x94b38, rank/bank/row 1 2 4
258116000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 258116000, now got 0 active
258116000: system.mem_ctrl.dram: Activate at tick 258129750
258116000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 258129750, now got 1 active
258116000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258143500
258162250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
258193000: system.mem_ctrl.dram: Address: 0x15f88 Rank 1 Bank 2 Row 0
258193000: system.mem_ctrl.dram: Timing access to addr 0x15f88, rank/bank/row 1 2 0
258193000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 258193000, now got 0 active
258193000: system.mem_ctrl.dram: Activate at tick 258206750
258193000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 258206750, now got 1 active
258193000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258220500
258239250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
258270000: system.mem_ctrl.dram: Address: 0x94b40 Rank 1 Bank 2 Row 4
258270000: system.mem_ctrl.dram: Timing access to addr 0x94b40, rank/bank/row 1 2 4
258270000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 258270000, now got 0 active
258270000: system.mem_ctrl.dram: Activate at tick 258283750
258270000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 258283750, now got 1 active
258270000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258297500
258316250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
258347000: system.mem_ctrl.dram: Address: 0x15f88 Rank 1 Bank 2 Row 0
258347000: system.mem_ctrl.dram: Timing access to addr 0x15f88, rank/bank/row 1 2 0
258347000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 258347000, now got 0 active
258347000: system.mem_ctrl.dram: Activate at tick 258360750
258347000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 258360750, now got 1 active
258347000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258374500
258393250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
258424000: system.mem_ctrl.dram: Address: 0x94b48 Rank 1 Bank 2 Row 4
258424000: system.mem_ctrl.dram: Timing access to addr 0x94b48, rank/bank/row 1 2 4
258424000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 258424000, now got 0 active
258424000: system.mem_ctrl.dram: Activate at tick 258437750
258424000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 258437750, now got 1 active
258424000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258451500
258470250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
258501000: system.mem_ctrl.dram: Address: 0x16240 Rank 1 Bank 3 Row 0
258501000: system.mem_ctrl.dram: Timing access to addr 0x16240, rank/bank/row 1 3 0
258501000: system.mem_ctrl.dram: Activate at tick 258501000
258501000: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 258501000, now got 2 active
258501000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258514750
258533500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
258564000: system.mem_ctrl.dram: Address: 0x16240 Rank 1 Bank 3 Row 0
258564000: system.mem_ctrl.dram: Timing access to addr 0x16240, rank/bank/row 1 3 0
258564000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258564000
258582750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
258613000: system.mem_ctrl.dram: Address: 0x16240 Rank 1 Bank 3 Row 0
258613000: system.mem_ctrl.dram: Timing access to addr 0x16240, rank/bank/row 1 3 0
258613000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258613000
258631750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
258662000: system.mem_ctrl.dram: Address: 0x16248 Rank 1 Bank 3 Row 0
258662000: system.mem_ctrl.dram: Timing access to addr 0x16248, rank/bank/row 1 3 0
258662000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258662000
258680750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
258711000: system.mem_ctrl.dram: Address: 0x16248 Rank 1 Bank 3 Row 0
258711000: system.mem_ctrl.dram: Timing access to addr 0x16248, rank/bank/row 1 3 0
258711000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258711000
258729750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
258760000: system.mem_ctrl.dram: Address: 0x94b50 Rank 1 Bank 2 Row 4
258760000: system.mem_ctrl.dram: Timing access to addr 0x94b50, rank/bank/row 1 2 4
258760000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258760000
258778750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
258809000: system.mem_ctrl.dram: Address: 0x16248 Rank 1 Bank 3 Row 0
258809000: system.mem_ctrl.dram: Timing access to addr 0x16248, rank/bank/row 1 3 0
258809000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258809000
258827750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
258858000: system.mem_ctrl.dram: Address: 0x16250 Rank 1 Bank 3 Row 0
258858000: system.mem_ctrl.dram: Timing access to addr 0x16250, rank/bank/row 1 3 0
258858000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258858000
258876750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
258907000: system.mem_ctrl.dram: Address: 0x94b58 Rank 1 Bank 2 Row 4
258907000: system.mem_ctrl.dram: Timing access to addr 0x94b58, rank/bank/row 1 2 4
258907000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258907000
258925750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
258956000: system.mem_ctrl.dram: Address: 0x16250 Rank 1 Bank 3 Row 0
258956000: system.mem_ctrl.dram: Timing access to addr 0x16250, rank/bank/row 1 3 0
258956000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258956000
258974750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
259005000: system.mem_ctrl.dram: Address: 0x94b60 Rank 1 Bank 2 Row 4
259005000: system.mem_ctrl.dram: Timing access to addr 0x94b60, rank/bank/row 1 2 4
259005000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259005000
259023750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
259054000: system.mem_ctrl.dram: Address: 0x16258 Rank 1 Bank 3 Row 0
259054000: system.mem_ctrl.dram: Timing access to addr 0x16258, rank/bank/row 1 3 0
259054000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259054000
259072750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
259103000: system.mem_ctrl.dram: Address: 0x16258 Rank 1 Bank 3 Row 0
259103000: system.mem_ctrl.dram: Timing access to addr 0x16258, rank/bank/row 1 3 0
259103000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259103000
259121750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
259152000: system.mem_ctrl.dram: Address: 0x16260 Rank 1 Bank 3 Row 0
259152000: system.mem_ctrl.dram: Timing access to addr 0x16260, rank/bank/row 1 3 0
259152000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259152000
259170750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
259201000: system.mem_ctrl.dram: Address: 0x14170 Rank 1 Bank 2 Row 0
259201000: system.mem_ctrl.dram: Timing access to addr 0x14170, rank/bank/row 1 2 0
259201000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 259201000, now got 1 active
259201000: system.mem_ctrl.dram: Activate at tick 259214750
259201000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 259214750, now got 2 active
259201000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259228500
259247250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
259278000: system.mem_ctrl.dram: Address: 0x94b60 Rank 1 Bank 2 Row 4
259299000: system.mem_ctrl.dram: Address: 0x14170 Rank 1 Bank 2 Row 0
259299000: system.mem_ctrl.dram: Timing access to addr 0x14170, rank/bank/row 1 2 0
259299000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259299000
259317750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
259348000: system.mem_ctrl.dram: Address: 0x14178 Rank 1 Bank 2 Row 0
259348000: system.mem_ctrl.dram: Timing access to addr 0x14178, rank/bank/row 1 2 0
259348000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259348000
259366750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
259418000: system.mem_ctrl.dram: Address: 0x14178 Rank 1 Bank 2 Row 0
259418000: system.mem_ctrl.dram: Timing access to addr 0x14178, rank/bank/row 1 2 0
259418000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259418000
259436750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
259467000: system.mem_ctrl.dram: Address: 0x14178 Rank 1 Bank 2 Row 0
259467000: system.mem_ctrl.dram: Timing access to addr 0x14178, rank/bank/row 1 2 0
259467000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259467000
259485750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
259516000: system.mem_ctrl.dram: Address: 0x14180 Rank 1 Bank 2 Row 0
259516000: system.mem_ctrl.dram: Timing access to addr 0x14180, rank/bank/row 1 2 0
259516000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259516000
259534750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
259565000: system.mem_ctrl.dram: Address: 0x14180 Rank 1 Bank 2 Row 0
259565000: system.mem_ctrl.dram: Timing access to addr 0x14180, rank/bank/row 1 2 0
259565000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259565000
259583750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
259614000: system.mem_ctrl.dram: Address: 0x14180 Rank 1 Bank 2 Row 0
259614000: system.mem_ctrl.dram: Timing access to addr 0x14180, rank/bank/row 1 2 0
259614000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259614000
259632750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
259663000: system.mem_ctrl.dram: Address: 0x14180 Rank 1 Bank 2 Row 0
259663000: system.mem_ctrl.dram: Timing access to addr 0x14180, rank/bank/row 1 2 0
259663000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259663000
259681750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
259712000: system.mem_ctrl.dram: Address: 0x14188 Rank 1 Bank 2 Row 0
259712000: system.mem_ctrl.dram: Timing access to addr 0x14188, rank/bank/row 1 2 0
259712000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259712000
259730750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
259761000: system.mem_ctrl.dram: Address: 0x94db8 Rank 1 Bank 2 Row 4
259761000: system.mem_ctrl.dram: Timing access to addr 0x94db8, rank/bank/row 1 2 4
259761000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 259761000, now got 1 active
259761000: system.mem_ctrl.dram: Activate at tick 259774750
259761000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 259774750, now got 2 active
259761000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259788500
259807250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
259838000: system.mem_ctrl.dram: Address: 0x14188 Rank 1 Bank 2 Row 0
259838000: system.mem_ctrl.dram: Timing access to addr 0x14188, rank/bank/row 1 2 0
259838000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 259838000, now got 1 active
259838000: system.mem_ctrl.dram: Activate at tick 259851750
259838000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 259851750, now got 2 active
259838000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259865500
259884250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
259915000: system.mem_ctrl.dram: Address: 0x14188 Rank 1 Bank 2 Row 0
259915000: system.mem_ctrl.dram: Timing access to addr 0x14188, rank/bank/row 1 2 0
259915000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259915000
259933750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
259964000: system.mem_ctrl.dram: Address: 0x14188 Rank 1 Bank 2 Row 0
259964000: system.mem_ctrl.dram: Timing access to addr 0x14188, rank/bank/row 1 2 0
259964000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259964000
259982750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
260013000: system.mem_ctrl.dram: Address: 0x14190 Rank 1 Bank 2 Row 0
260013000: system.mem_ctrl.dram: Timing access to addr 0x14190, rank/bank/row 1 2 0
260013000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260013000
260031750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
260062000: system.mem_ctrl.dram: Address: 0x14190 Rank 1 Bank 2 Row 0
260062000: system.mem_ctrl.dram: Timing access to addr 0x14190, rank/bank/row 1 2 0
260062000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260062000
260080750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
260111000: system.mem_ctrl.dram: Address: 0x14190 Rank 1 Bank 2 Row 0
260111000: system.mem_ctrl.dram: Timing access to addr 0x14190, rank/bank/row 1 2 0
260111000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260111000
260129750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
260160000: system.mem_ctrl.dram: Address: 0x14198 Rank 1 Bank 2 Row 0
260160000: system.mem_ctrl.dram: Timing access to addr 0x14198, rank/bank/row 1 2 0
260160000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260160000
260178750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
260230000: system.mem_ctrl.dram: Address: 0x2a610 Rank 0 Bank 5 Row 1
260230000: system.mem_ctrl.dram: Timing access to addr 0x2a610, rank/bank/row 0 5 1
260230000: system.mem_ctrl.dram: Activate at tick 260230000
260230000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 260230000, now got 2 active
260230000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260243750
260262500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
260314000: system.mem_ctrl.dram: Address: 0x2a610 Rank 0 Bank 5 Row 1
260314000: system.mem_ctrl.dram: Timing access to addr 0x2a610, rank/bank/row 0 5 1
260314000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260314000
260332750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
260384000: system.mem_ctrl.dram: Address: 0x2a610 Rank 0 Bank 5 Row 1
260384000: system.mem_ctrl.dram: Timing access to addr 0x2a610, rank/bank/row 0 5 1
260384000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260384000
260402750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
260433000: system.mem_ctrl.dram: Address: 0x2a610 Rank 0 Bank 5 Row 1
260433000: system.mem_ctrl.dram: Timing access to addr 0x2a610, rank/bank/row 0 5 1
260433000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260433000
260451750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
260482000: system.mem_ctrl.dram: Address: 0x2a618 Rank 0 Bank 5 Row 1
260482000: system.mem_ctrl.dram: Timing access to addr 0x2a618, rank/bank/row 0 5 1
260482000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260482000
260500750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
260531000: system.mem_ctrl.dram: Address: 0x2a618 Rank 0 Bank 5 Row 1
260531000: system.mem_ctrl.dram: Timing access to addr 0x2a618, rank/bank/row 0 5 1
260531000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260531000
260549750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
260580000: system.mem_ctrl.dram: Address: 0x2a618 Rank 0 Bank 5 Row 1
260580000: system.mem_ctrl.dram: Timing access to addr 0x2a618, rank/bank/row 0 5 1
260580000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260580000
260598750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
260629000: system.mem_ctrl.dram: Address: 0x2a628 Rank 0 Bank 5 Row 1
260629000: system.mem_ctrl.dram: Timing access to addr 0x2a628, rank/bank/row 0 5 1
260629000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260629000
260647750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
260678000: system.mem_ctrl.dram: Address: 0x2a628 Rank 0 Bank 5 Row 1
260678000: system.mem_ctrl.dram: Timing access to addr 0x2a628, rank/bank/row 0 5 1
260678000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260678000
260696750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
260727000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
260727000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
260727000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260727000
260745750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
260776000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
260776000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
260776000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260776000
260794750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
260825000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
260825000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
260825000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260825000
260843750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
260895000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
260895000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
260895000: system.mem_ctrl.dram: Activate at tick 260895000
260895000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 260895000, now got 3 active
260895000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260908750
260927500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
260958000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
260958000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
260958000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260958000
260976750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
261007000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
261007000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
261007000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261007000
261025750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
261056000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
261056000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
261056000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261056000
261074750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
261105000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
261105000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
261105000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261105000
261123750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
261154000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
261154000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
261154000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261154000
261172750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
261203000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
261203000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
261203000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261203000
261221750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
261252000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
261252000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
261252000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261252000
261270750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
261301000: system.mem_ctrl.dram: Address: 0x94f2e Rank 1 Bank 2 Row 4
261301000: system.mem_ctrl.dram: Timing access to addr 0x94f2e, rank/bank/row 1 2 4
261301000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 261301000, now got 1 active
261301000: system.mem_ctrl.dram: Activate at tick 261314750
261301000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 261314750, now got 2 active
261301000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261328500
261347250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
261378000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
261378000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
261378000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261378000
261396750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
261427000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
261427000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
261427000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261427000
261445750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
261476000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
261476000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
261476000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261476000
261494750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
261525000: system.mem_ctrl.dram: Address: 0x29f60 Rank 0 Bank 4 Row 1
261525000: system.mem_ctrl.dram: Timing access to addr 0x29f60, rank/bank/row 0 4 1
261525000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261525000
261543750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
261574000: system.mem_ctrl.dram: Address: 0x29f60 Rank 0 Bank 4 Row 1
261574000: system.mem_ctrl.dram: Timing access to addr 0x29f60, rank/bank/row 0 4 1
261574000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261574000
261592750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
261623000: system.mem_ctrl.dram: Address: 0x94b28 Rank 1 Bank 2 Row 4
261623000: system.mem_ctrl.dram: Timing access to addr 0x94b28, rank/bank/row 1 2 4
261623000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261623000
261641750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
261672000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
261672000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
261672000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261672000
261690750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
261721000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
261721000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
261721000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261721000
261739750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
261770000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
261770000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
261770000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261770000
261788750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
261819000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
261819000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
261819000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261819000
261819000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 261826500, now got 2 active
261819000: system.mem_ctrl.dram: Auto-precharged bank: 5
261837750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
261868000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
261868000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
261868000: system.mem_ctrl.dram: Activate at tick 261868000
261868000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 261868000, now got 3 active
261868000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261881750
261900500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
261931000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
261931000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
261931000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261931000
261949750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
261980000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
261980000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
261980000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261980000
261998750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262029000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
262029000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
262029000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262029000
262047750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262099000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
262099000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
262099000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262099000
262117750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262148000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
262148000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
262148000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262148000
262166750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262197000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
262197000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
262197000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262197000
262197000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 262204500, now got 2 active
262197000: system.mem_ctrl.dram: Auto-precharged bank: 4
262215750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262246000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
262246000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
262246000: system.mem_ctrl.dram: Activate at tick 262246000
262246000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 262246000, now got 3 active
262246000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262259750
262278500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262309000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
262309000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
262309000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262309000
262327750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262358000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
262358000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
262358000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262358000
262376750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262407000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
262407000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
262407000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262407000
262425750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262456000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
262456000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
262456000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262456000
262474750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262505000: system.mem_ctrl.dram: Address: 0x94f2f Rank 1 Bank 2 Row 4
262505000: system.mem_ctrl.dram: Timing access to addr 0x94f2f, rank/bank/row 1 2 4
262505000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262505000
262523750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
262554000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
262554000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
262554000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262554000
262572750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262603000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
262603000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
262603000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262603000
262621750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262652000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
262652000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
262652000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262652000
262670750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262701000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
262701000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
262701000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262701000
262719750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262750000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
262750000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
262750000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262750000
262768750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262799000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
262799000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
262799000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262799000
262817750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262848000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
262848000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
262848000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262848000
262866750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262897000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
262897000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
262897000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262897000
262915750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262946000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
262946000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
262946000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262946000
262964750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262995000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
262995000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
262995000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262995000
263013750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263044000: system.mem_ctrl.dram: Address: 0x29df0 Rank 0 Bank 4 Row 1
263044000: system.mem_ctrl.dram: Timing access to addr 0x29df0, rank/bank/row 0 4 1
263044000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263044000
263044000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 263051500, now got 2 active
263044000: system.mem_ctrl.dram: Auto-precharged bank: 4
263062750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263093000: system.mem_ctrl.dram: Address: 0x29df0 Rank 0 Bank 4 Row 1
263093000: system.mem_ctrl.dram: Timing access to addr 0x29df0, rank/bank/row 0 4 1
263093000: system.mem_ctrl.dram: Activate at tick 263093000
263093000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 263093000, now got 3 active
263093000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263106750
263125500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263156000: system.mem_ctrl.dram: Address: 0x29df8 Rank 0 Bank 4 Row 1
263156000: system.mem_ctrl.dram: Timing access to addr 0x29df8, rank/bank/row 0 4 1
263156000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263156000
263174750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263205000: system.mem_ctrl.dram: Address: 0x29df8 Rank 0 Bank 4 Row 1
263205000: system.mem_ctrl.dram: Timing access to addr 0x29df8, rank/bank/row 0 4 1
263205000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263205000
263223750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263254000: system.mem_ctrl.dram: Address: 0x29e00 Rank 0 Bank 4 Row 1
263254000: system.mem_ctrl.dram: Timing access to addr 0x29e00, rank/bank/row 0 4 1
263254000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263254000
263272750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263303000: system.mem_ctrl.dram: Address: 0x29e00 Rank 0 Bank 4 Row 1
263303000: system.mem_ctrl.dram: Timing access to addr 0x29e00, rank/bank/row 0 4 1
263303000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263303000
263321750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263352000: system.mem_ctrl.dram: Address: 0x29e08 Rank 0 Bank 4 Row 1
263352000: system.mem_ctrl.dram: Timing access to addr 0x29e08, rank/bank/row 0 4 1
263352000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263352000
263370750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263401000: system.mem_ctrl.dram: Address: 0x29e08 Rank 0 Bank 4 Row 1
263401000: system.mem_ctrl.dram: Timing access to addr 0x29e08, rank/bank/row 0 4 1
263401000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263401000
263419750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263450000: system.mem_ctrl.dram: Address: 0x29e08 Rank 0 Bank 4 Row 1
263450000: system.mem_ctrl.dram: Timing access to addr 0x29e08, rank/bank/row 0 4 1
263450000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263450000
263468750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263499000: system.mem_ctrl.dram: Address: 0x29e10 Rank 0 Bank 4 Row 1
263499000: system.mem_ctrl.dram: Timing access to addr 0x29e10, rank/bank/row 0 4 1
263499000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263499000
263517750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263548000: system.mem_ctrl.dram: Address: 0x94f30 Rank 1 Bank 2 Row 4
263548000: system.mem_ctrl.dram: Timing access to addr 0x94f30, rank/bank/row 1 2 4
263548000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263548000
263566750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
263597000: system.mem_ctrl.dram: Address: 0x29e10 Rank 0 Bank 4 Row 1
263597000: system.mem_ctrl.dram: Timing access to addr 0x29e10, rank/bank/row 0 4 1
263597000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263597000
263615750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263646000: system.mem_ctrl.dram: Address: 0x29e10 Rank 0 Bank 4 Row 1
263646000: system.mem_ctrl.dram: Timing access to addr 0x29e10, rank/bank/row 0 4 1
263646000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263646000
263664750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263695000: system.mem_ctrl.dram: Address: 0x29e18 Rank 0 Bank 4 Row 1
263695000: system.mem_ctrl.dram: Timing access to addr 0x29e18, rank/bank/row 0 4 1
263695000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263695000
263713750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263744000: system.mem_ctrl.dram: Address: 0x29e18 Rank 0 Bank 4 Row 1
263744000: system.mem_ctrl.dram: Timing access to addr 0x29e18, rank/bank/row 0 4 1
263744000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263744000
263762750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263793000: system.mem_ctrl.dram: Address: 0x29e18 Rank 0 Bank 4 Row 1
263793000: system.mem_ctrl.dram: Timing access to addr 0x29e18, rank/bank/row 0 4 1
263793000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263793000
263811750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263842000: system.mem_ctrl.dram: Address: 0x29e20 Rank 0 Bank 4 Row 1
263842000: system.mem_ctrl.dram: Timing access to addr 0x29e20, rank/bank/row 0 4 1
263842000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263842000
263860750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263891000: system.mem_ctrl.dram: Address: 0x29e20 Rank 0 Bank 4 Row 1
263891000: system.mem_ctrl.dram: Timing access to addr 0x29e20, rank/bank/row 0 4 1
263891000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263891000
263891000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 263898500, now got 2 active
263891000: system.mem_ctrl.dram: Auto-precharged bank: 4
263909750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263940000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
263940000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
263940000: system.mem_ctrl.dram: Activate at tick 263940000
263940000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 263940000, now got 3 active
263940000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263953750
263972500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
264003000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
264003000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
264003000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 264003000
264021750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
264052000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
264052000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
264052000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 264052000
264070750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
264101000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
264101000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
264101000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 264101000
264119750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
264150000: system.mem_ctrl.dram: Address: 0x29e30 Rank 0 Bank 4 Row 1
264150000: system.mem_ctrl.dram: Timing access to addr 0x29e30, rank/bank/row 0 4 1
264150000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 264150000
264168750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
264199000: system.mem_ctrl.dram: Address: 0x29f00 Rank 0 Bank 4 Row 1
264199000: system.mem_ctrl.dram: Timing access to addr 0x29f00, rank/bank/row 0 4 1
264199000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 264199000
264217750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
264248000: system.mem_ctrl.dram: Address: 0x29f00 Rank 0 Bank 4 Row 1
264248000: system.mem_ctrl.dram: Timing access to addr 0x29f00, rank/bank/row 0 4 1
264248000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 264248000
264266750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
264297000: system.mem_ctrl.dram: Address: 0x29f00 Rank 0 Bank 4 Row 1
264297000: system.mem_ctrl.dram: Timing access to addr 0x29f00, rank/bank/row 0 4 1
264297000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 264297000
264315750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
264346000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
264346000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
264346000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 264346000
264364750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
264395000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
264395000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
264395000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 264395000
264413750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
264444000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
264444000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
264444000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 264444000
264462750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
264493000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
264493000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
264493000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 264493000
264511750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
264542000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
264542000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
264542000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 264542000
264560750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
264591000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
264591000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
264591000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 264591000
264609750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
264640000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
264640000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
264640000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 264640000
264658750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
264689000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
264689000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
264689000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 264689000
264689000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 264696500, now got 2 active
264689000: system.mem_ctrl.dram: Auto-precharged bank: 4
264707750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
264732500: 0: Refresh due
264732500: 0: Precharging all
264732500: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 264732500, now got 1 active
264732500: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 264732500, now got 0 active
264732500: 1: Refresh due
264732500: 1: Precharging all
264732500: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 264732500, now got 1 active
264732500: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 264732500, now got 0 active
264738000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
265006250: 0: Scheduling next request after refreshing rank 0
265006250: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
265006250: system.mem_ctrl.dram: Activate at tick 265006250
265006250: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 265006250, now got 1 active
265006250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265020000
265006250: 1: Scheduling next request after refreshing rank 1
265038750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
265069000: system.mem_ctrl.dram: Address: 0x29f18 Rank 0 Bank 4 Row 1
265069000: system.mem_ctrl.dram: Timing access to addr 0x29f18, rank/bank/row 0 4 1
265069000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265069000
265087750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
265118000: system.mem_ctrl.dram: Address: 0x29f18 Rank 0 Bank 4 Row 1
265118000: system.mem_ctrl.dram: Timing access to addr 0x29f18, rank/bank/row 0 4 1
265118000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265118000
265136750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
265167000: system.mem_ctrl.dram: Address: 0x29f18 Rank 0 Bank 4 Row 1
265167000: system.mem_ctrl.dram: Timing access to addr 0x29f18, rank/bank/row 0 4 1
265167000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265167000
265185750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
265216000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
265216000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
265216000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265216000
265234750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
265265000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
265265000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
265265000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265265000
265283750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
265314000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
265314000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
265314000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265314000
265332750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
265363000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
265363000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
265363000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265363000
265381750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
265412000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
265412000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
265412000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265412000
265430750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
265461000: system.mem_ctrl.dram: Address: 0x29f28 Rank 0 Bank 4 Row 1
265461000: system.mem_ctrl.dram: Timing access to addr 0x29f28, rank/bank/row 0 4 1
265461000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265461000
265479750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
265510000: system.mem_ctrl.dram: Address: 0x29f28 Rank 0 Bank 4 Row 1
265510000: system.mem_ctrl.dram: Timing access to addr 0x29f28, rank/bank/row 0 4 1
265510000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265510000
265528750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
265559000: system.mem_ctrl.dram: Address: 0x29f28 Rank 0 Bank 4 Row 1
265559000: system.mem_ctrl.dram: Timing access to addr 0x29f28, rank/bank/row 0 4 1
265559000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265559000
265577750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
265608000: system.mem_ctrl.dram: Address: 0x29f28 Rank 0 Bank 4 Row 1
265608000: system.mem_ctrl.dram: Timing access to addr 0x29f28, rank/bank/row 0 4 1
265608000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265608000
265626750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
265657000: system.mem_ctrl.dram: Address: 0x29f60 Rank 0 Bank 4 Row 1
265657000: system.mem_ctrl.dram: Timing access to addr 0x29f60, rank/bank/row 0 4 1
265657000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265657000
265675750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
265706000: system.mem_ctrl.dram: Address: 0x29f60 Rank 0 Bank 4 Row 1
265706000: system.mem_ctrl.dram: Timing access to addr 0x29f60, rank/bank/row 0 4 1
265706000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265706000
265724750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
265755000: system.mem_ctrl.dram: Address: 0x94b28 Rank 1 Bank 2 Row 4
265755000: system.mem_ctrl.dram: Timing access to addr 0x94b28, rank/bank/row 1 2 4
265755000: system.mem_ctrl.dram: Activate at tick 265755000
265755000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 265755000, now got 1 active
265755000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265768750
265787500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
265818000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
265818000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
265818000: system.mem_ctrl.dram: Activate at tick 265818000
265818000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 265818000, now got 2 active
265818000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265831750
265850500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
265881000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
265881000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
265881000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265881000
265899750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
265930000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
265930000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
265930000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265930000
265948750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
265979000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
265979000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
265979000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265979000
265997750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
266028000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
266028000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
266028000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 266028000
266046750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
266077000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
266077000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
266077000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 266077000
266095750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
266126000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
266126000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
266126000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 266126000
266144750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
266175000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
266175000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
266175000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 266175000
266193750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
266245000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
266245000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
266245000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 266245000
266245000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 266252500, now got 1 active
266245000: system.mem_ctrl.dram: Auto-precharged bank: 4
266263750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
266294000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
266294000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
266294000: system.mem_ctrl.dram: Activate at tick 266294000
266294000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 266294000, now got 2 active
266294000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 266307750
266326500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
266357000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
266357000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
266357000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 266357000
266375750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
266406000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
266406000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
266406000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 266406000
266424750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
266455000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
266455000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
266455000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 266455000
266473750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
266504000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
266504000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
266504000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 266504000
266522750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
266553000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
266553000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
266553000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 266553000
266571750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
266602000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
266602000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
266602000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 266602000
266620750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
266651000: system.mem_ctrl.dram: Address: 0x94f34 Rank 1 Bank 2 Row 4
266651000: system.mem_ctrl.dram: Timing access to addr 0x94f34, rank/bank/row 1 2 4
266651000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 266651000
266669750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
266700000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
266700000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
266700000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 266700000
266718750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
266749000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
266749000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
266749000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 266749000
266767750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
266798000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
266798000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
266798000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 266798000
266816750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
266847000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
266847000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
266847000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 266847000
266865750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
266896000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
266896000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
266896000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 266896000
266914750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
266945000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
266945000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
266945000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 266945000
266963750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
266994000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
266994000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
266994000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 266994000
267012750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
267043000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
267043000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
267043000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267043000
267061750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
267092000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
267092000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
267092000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267092000
267092000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 267099500, now got 1 active
267092000: system.mem_ctrl.dram: Auto-precharged bank: 4
267110750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
267141000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
267141000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
267141000: system.mem_ctrl.dram: Activate at tick 267141000
267141000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 267141000, now got 2 active
267141000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267154750
267173500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
267204000: system.mem_ctrl.dram: Address: 0x94f35 Rank 1 Bank 2 Row 4
267204000: system.mem_ctrl.dram: Timing access to addr 0x94f35, rank/bank/row 1 2 4
267204000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267204000
267222750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
267253000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
267253000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
267253000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267253000
267271750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
267302000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
267302000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
267302000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267302000
267320750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
267351000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
267351000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
267351000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267351000
267369750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
267400000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
267400000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
267400000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267400000
267418750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
267449000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
267449000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
267449000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267449000
267467750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
267498000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
267498000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
267498000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267498000
267516750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
267547000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
267547000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
267547000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267547000
267565750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
267596000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
267596000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
267596000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267596000
267614750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
267645000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
267645000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
267645000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267645000
267663750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
267694000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
267694000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
267694000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267694000
267712750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
267743000: system.mem_ctrl.dram: Address: 0x94f36 Rank 1 Bank 2 Row 4
267743000: system.mem_ctrl.dram: Timing access to addr 0x94f36, rank/bank/row 1 2 4
267743000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267743000
267761750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
267792000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
267792000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
267792000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267792000
267810750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
267841000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
267841000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
267841000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267841000
267859750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
267890000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
267890000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
267890000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267890000
267908750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
267939000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
267939000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
267939000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267939000
267957750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
267988000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
267988000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
267988000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267988000
267988000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 267995500, now got 1 active
267988000: system.mem_ctrl.dram: Auto-precharged bank: 4
268006750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
268037000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
268037000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
268037000: system.mem_ctrl.dram: Activate at tick 268037000
268037000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 268037000, now got 2 active
268037000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268050750
268069500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
268100000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
268100000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
268100000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268100000
268118750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
268149000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
268149000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
268149000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268149000
268167750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
268198000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
268198000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
268198000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268198000
268216750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
268247000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
268247000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
268247000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268247000
268265750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
268296000: system.mem_ctrl.dram: Address: 0x94f37 Rank 1 Bank 2 Row 4
268296000: system.mem_ctrl.dram: Timing access to addr 0x94f37, rank/bank/row 1 2 4
268296000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268296000
268314750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
268345000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
268345000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
268345000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268345000
268363750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
268394000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
268394000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
268394000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268394000
268412750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
268443000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
268443000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
268443000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268443000
268461750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
268492000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
268492000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
268492000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268492000
268510750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
268541000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
268541000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
268541000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268541000
268559750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
268590000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
268590000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
268590000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268590000
268608750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
268639000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
268639000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
268639000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268639000
268657750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
268688000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
268688000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
268688000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268688000
268706750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
268737000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
268737000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
268737000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268737000
268755750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
268786000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
268786000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
268786000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268786000
268804750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
268835000: system.mem_ctrl.dram: Address: 0x29df0 Rank 0 Bank 4 Row 1
268835000: system.mem_ctrl.dram: Timing access to addr 0x29df0, rank/bank/row 0 4 1
268835000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268835000
268835000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 268842500, now got 1 active
268835000: system.mem_ctrl.dram: Auto-precharged bank: 4
268853750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
268884000: system.mem_ctrl.dram: Address: 0x29df0 Rank 0 Bank 4 Row 1
268884000: system.mem_ctrl.dram: Timing access to addr 0x29df0, rank/bank/row 0 4 1
268884000: system.mem_ctrl.dram: Activate at tick 268884000
268884000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 268884000, now got 2 active
268884000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268897750
268916500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
268947000: system.mem_ctrl.dram: Address: 0x29df8 Rank 0 Bank 4 Row 1
268947000: system.mem_ctrl.dram: Timing access to addr 0x29df8, rank/bank/row 0 4 1
268947000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268947000
268965750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
268996000: system.mem_ctrl.dram: Address: 0x29df8 Rank 0 Bank 4 Row 1
268996000: system.mem_ctrl.dram: Timing access to addr 0x29df8, rank/bank/row 0 4 1
268996000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268996000
269014750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
269045000: system.mem_ctrl.dram: Address: 0x29e00 Rank 0 Bank 4 Row 1
269045000: system.mem_ctrl.dram: Timing access to addr 0x29e00, rank/bank/row 0 4 1
269045000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269045000
269063750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
269094000: system.mem_ctrl.dram: Address: 0x29e00 Rank 0 Bank 4 Row 1
269094000: system.mem_ctrl.dram: Timing access to addr 0x29e00, rank/bank/row 0 4 1
269094000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269094000
269112750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
269143000: system.mem_ctrl.dram: Address: 0x29e08 Rank 0 Bank 4 Row 1
269143000: system.mem_ctrl.dram: Timing access to addr 0x29e08, rank/bank/row 0 4 1
269143000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269143000
269161750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
269192000: system.mem_ctrl.dram: Address: 0x29e08 Rank 0 Bank 4 Row 1
269192000: system.mem_ctrl.dram: Timing access to addr 0x29e08, rank/bank/row 0 4 1
269192000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269192000
269210750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
269241000: system.mem_ctrl.dram: Address: 0x29e08 Rank 0 Bank 4 Row 1
269241000: system.mem_ctrl.dram: Timing access to addr 0x29e08, rank/bank/row 0 4 1
269241000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269241000
269259750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
269290000: system.mem_ctrl.dram: Address: 0x29e10 Rank 0 Bank 4 Row 1
269290000: system.mem_ctrl.dram: Timing access to addr 0x29e10, rank/bank/row 0 4 1
269290000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269290000
269308750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
269339000: system.mem_ctrl.dram: Address: 0x94f38 Rank 1 Bank 2 Row 4
269339000: system.mem_ctrl.dram: Timing access to addr 0x94f38, rank/bank/row 1 2 4
269339000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269339000
269357750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
269388000: system.mem_ctrl.dram: Address: 0x29e10 Rank 0 Bank 4 Row 1
269388000: system.mem_ctrl.dram: Timing access to addr 0x29e10, rank/bank/row 0 4 1
269388000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269388000
269406750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
269437000: system.mem_ctrl.dram: Address: 0x29e10 Rank 0 Bank 4 Row 1
269437000: system.mem_ctrl.dram: Timing access to addr 0x29e10, rank/bank/row 0 4 1
269437000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269437000
269455750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
269486000: system.mem_ctrl.dram: Address: 0x29e18 Rank 0 Bank 4 Row 1
269486000: system.mem_ctrl.dram: Timing access to addr 0x29e18, rank/bank/row 0 4 1
269486000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269486000
269504750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
269535000: system.mem_ctrl.dram: Address: 0x29e18 Rank 0 Bank 4 Row 1
269535000: system.mem_ctrl.dram: Timing access to addr 0x29e18, rank/bank/row 0 4 1
269535000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269535000
269553750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
269584000: system.mem_ctrl.dram: Address: 0x29e18 Rank 0 Bank 4 Row 1
269584000: system.mem_ctrl.dram: Timing access to addr 0x29e18, rank/bank/row 0 4 1
269584000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269584000
269602750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
269633000: system.mem_ctrl.dram: Address: 0x29e20 Rank 0 Bank 4 Row 1
269633000: system.mem_ctrl.dram: Timing access to addr 0x29e20, rank/bank/row 0 4 1
269633000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269633000
269651750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
269682000: system.mem_ctrl.dram: Address: 0x29e20 Rank 0 Bank 4 Row 1
269682000: system.mem_ctrl.dram: Timing access to addr 0x29e20, rank/bank/row 0 4 1
269682000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269682000
269682000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 269689500, now got 1 active
269682000: system.mem_ctrl.dram: Auto-precharged bank: 4
269700750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
269731000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
269731000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
269731000: system.mem_ctrl.dram: Activate at tick 269731000
269731000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 269731000, now got 2 active
269731000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269744750
269763500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
269794000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
269794000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
269794000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269794000
269812750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
269843000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
269843000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
269843000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269843000
269861750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
269892000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
269892000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
269892000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269892000
269910750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
269941000: system.mem_ctrl.dram: Address: 0x29e30 Rank 0 Bank 4 Row 1
269941000: system.mem_ctrl.dram: Timing access to addr 0x29e30, rank/bank/row 0 4 1
269941000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269941000
269959750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
269990000: system.mem_ctrl.dram: Address: 0x29f00 Rank 0 Bank 4 Row 1
269990000: system.mem_ctrl.dram: Timing access to addr 0x29f00, rank/bank/row 0 4 1
269990000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269990000
270008750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270039000: system.mem_ctrl.dram: Address: 0x29f00 Rank 0 Bank 4 Row 1
270039000: system.mem_ctrl.dram: Timing access to addr 0x29f00, rank/bank/row 0 4 1
270039000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270039000
270057750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270088000: system.mem_ctrl.dram: Address: 0x29f00 Rank 0 Bank 4 Row 1
270088000: system.mem_ctrl.dram: Timing access to addr 0x29f00, rank/bank/row 0 4 1
270088000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270088000
270106750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270137000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
270137000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
270137000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270137000
270155750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270186000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
270186000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
270186000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270186000
270204750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270235000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
270235000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
270235000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270235000
270253750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270284000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
270284000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
270284000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270284000
270302750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270333000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
270333000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
270333000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270333000
270351750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270382000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
270382000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
270382000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270382000
270400750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270431000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
270431000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
270431000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270431000
270449750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270480000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
270480000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
270480000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270480000
270480000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 270487500, now got 1 active
270480000: system.mem_ctrl.dram: Auto-precharged bank: 4
270498750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270529000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
270529000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
270529000: system.mem_ctrl.dram: Activate at tick 270529000
270529000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 270529000, now got 2 active
270529000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270542750
270561500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270592000: system.mem_ctrl.dram: Address: 0x29f18 Rank 0 Bank 4 Row 1
270592000: system.mem_ctrl.dram: Timing access to addr 0x29f18, rank/bank/row 0 4 1
270592000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270592000
270610750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270641000: system.mem_ctrl.dram: Address: 0x29f18 Rank 0 Bank 4 Row 1
270641000: system.mem_ctrl.dram: Timing access to addr 0x29f18, rank/bank/row 0 4 1
270641000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270641000
270659750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270690000: system.mem_ctrl.dram: Address: 0x29f18 Rank 0 Bank 4 Row 1
270690000: system.mem_ctrl.dram: Timing access to addr 0x29f18, rank/bank/row 0 4 1
270690000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270690000
270708750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270739000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
270739000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
270739000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270739000
270757750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270788000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
270788000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
270788000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270788000
270806750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270837000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
270837000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
270837000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270837000
270855750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270886000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
270886000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
270886000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270886000
270904750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270935000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
270935000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
270935000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270935000
270953750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270984000: system.mem_ctrl.dram: Address: 0x29f28 Rank 0 Bank 4 Row 1
270984000: system.mem_ctrl.dram: Timing access to addr 0x29f28, rank/bank/row 0 4 1
270984000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270984000
271002750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271033000: system.mem_ctrl.dram: Address: 0x29f28 Rank 0 Bank 4 Row 1
271033000: system.mem_ctrl.dram: Timing access to addr 0x29f28, rank/bank/row 0 4 1
271033000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271033000
271051750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271082000: system.mem_ctrl.dram: Address: 0x29f28 Rank 0 Bank 4 Row 1
271082000: system.mem_ctrl.dram: Timing access to addr 0x29f28, rank/bank/row 0 4 1
271082000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271082000
271100750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271131000: system.mem_ctrl.dram: Address: 0x29f28 Rank 0 Bank 4 Row 1
271131000: system.mem_ctrl.dram: Timing access to addr 0x29f28, rank/bank/row 0 4 1
271131000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271131000
271149750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271180000: system.mem_ctrl.dram: Address: 0x29f30 Rank 0 Bank 4 Row 1
271180000: system.mem_ctrl.dram: Timing access to addr 0x29f30, rank/bank/row 0 4 1
271180000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271180000
271198750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271229000: system.mem_ctrl.dram: Address: 0x29f30 Rank 0 Bank 4 Row 1
271229000: system.mem_ctrl.dram: Timing access to addr 0x29f30, rank/bank/row 0 4 1
271229000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271229000
271247750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271278000: system.mem_ctrl.dram: Address: 0x29f30 Rank 0 Bank 4 Row 1
271278000: system.mem_ctrl.dram: Timing access to addr 0x29f30, rank/bank/row 0 4 1
271278000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271278000
271278000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 271285500, now got 1 active
271278000: system.mem_ctrl.dram: Auto-precharged bank: 4
271296750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271327000: system.mem_ctrl.dram: Address: 0x29f30 Rank 0 Bank 4 Row 1
271327000: system.mem_ctrl.dram: Timing access to addr 0x29f30, rank/bank/row 0 4 1
271327000: system.mem_ctrl.dram: Activate at tick 271327000
271327000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 271327000, now got 2 active
271327000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271340750
271359500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271390000: system.mem_ctrl.dram: Address: 0x29f38 Rank 0 Bank 4 Row 1
271390000: system.mem_ctrl.dram: Timing access to addr 0x29f38, rank/bank/row 0 4 1
271390000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271390000
271408750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271439000: system.mem_ctrl.dram: Address: 0x29f38 Rank 0 Bank 4 Row 1
271439000: system.mem_ctrl.dram: Timing access to addr 0x29f38, rank/bank/row 0 4 1
271439000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271439000
271457750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271488000: system.mem_ctrl.dram: Address: 0x29f38 Rank 0 Bank 4 Row 1
271488000: system.mem_ctrl.dram: Timing access to addr 0x29f38, rank/bank/row 0 4 1
271488000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271488000
271506750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271537000: system.mem_ctrl.dram: Address: 0x29f38 Rank 0 Bank 4 Row 1
271537000: system.mem_ctrl.dram: Timing access to addr 0x29f38, rank/bank/row 0 4 1
271537000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271537000
271555750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271586000: system.mem_ctrl.dram: Address: 0x29f40 Rank 0 Bank 4 Row 1
271586000: system.mem_ctrl.dram: Timing access to addr 0x29f40, rank/bank/row 0 4 1
271586000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271586000
271604750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271635000: system.mem_ctrl.dram: Address: 0x29f40 Rank 0 Bank 4 Row 1
271635000: system.mem_ctrl.dram: Timing access to addr 0x29f40, rank/bank/row 0 4 1
271635000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271635000
271653750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271684000: system.mem_ctrl.dram: Address: 0x29f40 Rank 0 Bank 4 Row 1
271684000: system.mem_ctrl.dram: Timing access to addr 0x29f40, rank/bank/row 0 4 1
271684000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271684000
271702750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271733000: system.mem_ctrl.dram: Address: 0x29f40 Rank 0 Bank 4 Row 1
271733000: system.mem_ctrl.dram: Timing access to addr 0x29f40, rank/bank/row 0 4 1
271733000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271733000
271751750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271782000: system.mem_ctrl.dram: Address: 0x29f48 Rank 0 Bank 4 Row 1
271782000: system.mem_ctrl.dram: Timing access to addr 0x29f48, rank/bank/row 0 4 1
271782000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271782000
271800750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271831000: system.mem_ctrl.dram: Address: 0x29f60 Rank 0 Bank 4 Row 1
271831000: system.mem_ctrl.dram: Timing access to addr 0x29f60, rank/bank/row 0 4 1
271831000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271831000
271849750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271880000: system.mem_ctrl.dram: Address: 0x29f60 Rank 0 Bank 4 Row 1
271880000: system.mem_ctrl.dram: Timing access to addr 0x29f60, rank/bank/row 0 4 1
271880000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271880000
271898750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271929000: system.mem_ctrl.dram: Address: 0x94b28 Rank 1 Bank 2 Row 4
271929000: system.mem_ctrl.dram: Timing access to addr 0x94b28, rank/bank/row 1 2 4
271929000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271929000
271947750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
271978000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
271978000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
271978000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271978000
271996750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
272027000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
272027000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
272027000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 272027000
272045750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
272076000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
272076000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
272076000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 272076000
272094750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
272125000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
272125000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
272125000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 272125000
272143750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
272174000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
272174000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
272174000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 272174000
272192750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
272223000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
272223000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
272223000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 272223000
272241750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
272272000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
272272000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
272272000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 272272000
272290750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
272321000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
272321000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
272321000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 272321000
272321000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 272328500, now got 1 active
272321000: system.mem_ctrl.dram: Auto-precharged bank: 5
272339750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
272391000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
272391000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
272391000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 272391000
272409750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
272440000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
272440000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
272440000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 272440000
272458750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
272489000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
272489000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
272489000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 272489000
272507750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
272518750: 1: Refresh due
272518750: 1: Precharging all
272518750: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 272518750, now got 0 active
272518750: 0: Refresh due
272518750: 0: Precharging all
272518750: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 272518750, now got 0 active
272538000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
272792500: 1: Scheduling next request after refreshing rank 1
272792500: 0: Scheduling next request after refreshing rank 0
272792500: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
272792500: system.mem_ctrl.dram: Activate at tick 272792500
272792500: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 272792500, now got 1 active
272792500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 272806250
272825000: system.mem_ctrl.dram: number of read entries for rank 0 is 0
272855000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
272855000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
272855000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 272855000
272873750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
272904000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
272904000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
272904000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 272904000
272922750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
272953000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
272953000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
272953000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 272953000
272971750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
273002000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
273002000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
273002000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273002000
273020750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
273051000: system.mem_ctrl.dram: Address: 0x94f3e Rank 1 Bank 2 Row 4
273051000: system.mem_ctrl.dram: Timing access to addr 0x94f3e, rank/bank/row 1 2 4
273051000: system.mem_ctrl.dram: Activate at tick 273051000
273051000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 273051000, now got 1 active
273051000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273064750
273083500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
273114000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
273114000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
273114000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273114000
273132750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
273163000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
273163000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
273163000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273163000
273181750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
273212000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
273212000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
273212000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273212000
273230750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
273261000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
273261000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
273261000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273261000
273279750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
273310000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
273310000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
273310000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273310000
273328750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
273359000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
273359000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
273359000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273359000
273377750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
273408000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
273408000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
273408000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273408000
273426750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
273457000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
273457000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
273457000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273457000
273475750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
273506000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
273506000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
273506000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273506000
273524750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
273555000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
273555000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
273555000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273555000
273573750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
273604000: system.mem_ctrl.dram: Address: 0x94f3f Rank 1 Bank 2 Row 4
273604000: system.mem_ctrl.dram: Timing access to addr 0x94f3f, rank/bank/row 1 2 4
273604000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273604000
273622750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
273653000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
273653000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
273653000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273653000
273653000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 273660500, now got 0 active
273653000: system.mem_ctrl.dram: Auto-precharged bank: 4
273671750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
273702000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
273702000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
273702000: system.mem_ctrl.dram: Activate at tick 273702000
273702000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 273702000, now got 1 active
273702000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273715750
273734500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
273765000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
273765000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
273765000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273765000
273783750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
273814000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
273814000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
273814000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273814000
273832750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
273863000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
273863000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
273863000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273863000
273881750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
273912000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
273912000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
273912000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273912000
273930750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
273961000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
273961000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
273961000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273961000
273979750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
274010000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
274010000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
274010000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274010000
274028750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
274059000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
274059000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
274059000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274059000
274077750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
274108000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
274108000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
274108000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274108000
274126750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
274157000: system.mem_ctrl.dram: Address: 0x29df0 Rank 0 Bank 4 Row 1
274157000: system.mem_ctrl.dram: Timing access to addr 0x29df0, rank/bank/row 0 4 1
274157000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274157000
274175750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
274206000: system.mem_ctrl.dram: Address: 0x29df0 Rank 0 Bank 4 Row 1
274206000: system.mem_ctrl.dram: Timing access to addr 0x29df0, rank/bank/row 0 4 1
274206000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274206000
274224750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
274255000: system.mem_ctrl.dram: Address: 0x29df8 Rank 0 Bank 4 Row 1
274255000: system.mem_ctrl.dram: Timing access to addr 0x29df8, rank/bank/row 0 4 1
274255000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274255000
274273750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
274304000: system.mem_ctrl.dram: Address: 0x29df8 Rank 0 Bank 4 Row 1
274304000: system.mem_ctrl.dram: Timing access to addr 0x29df8, rank/bank/row 0 4 1
274304000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274304000
274322750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
274353000: system.mem_ctrl.dram: Address: 0x29e00 Rank 0 Bank 4 Row 1
274353000: system.mem_ctrl.dram: Timing access to addr 0x29e00, rank/bank/row 0 4 1
274353000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274353000
274371750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
274402000: system.mem_ctrl.dram: Address: 0x29e00 Rank 0 Bank 4 Row 1
274402000: system.mem_ctrl.dram: Timing access to addr 0x29e00, rank/bank/row 0 4 1
274402000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274402000
274420750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
274451000: system.mem_ctrl.dram: Address: 0x29e08 Rank 0 Bank 4 Row 1
274451000: system.mem_ctrl.dram: Timing access to addr 0x29e08, rank/bank/row 0 4 1
274451000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274451000
274451000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 274458500, now got 0 active
274451000: system.mem_ctrl.dram: Auto-precharged bank: 4
274469750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
274500000: system.mem_ctrl.dram: Address: 0x29e08 Rank 0 Bank 4 Row 1
274500000: system.mem_ctrl.dram: Timing access to addr 0x29e08, rank/bank/row 0 4 1
274500000: system.mem_ctrl.dram: Activate at tick 274500000
274500000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 274500000, now got 1 active
274500000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274513750
274532500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
274563000: system.mem_ctrl.dram: Address: 0x29e08 Rank 0 Bank 4 Row 1
274563000: system.mem_ctrl.dram: Timing access to addr 0x29e08, rank/bank/row 0 4 1
274563000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274563000
274581750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
274612000: system.mem_ctrl.dram: Address: 0x29e10 Rank 0 Bank 4 Row 1
274612000: system.mem_ctrl.dram: Timing access to addr 0x29e10, rank/bank/row 0 4 1
274612000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274612000
274630750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
274661000: system.mem_ctrl.dram: Address: 0x94f40 Rank 1 Bank 2 Row 4
274661000: system.mem_ctrl.dram: Timing access to addr 0x94f40, rank/bank/row 1 2 4
274661000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274661000
274679750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
274710000: system.mem_ctrl.dram: Address: 0x29e10 Rank 0 Bank 4 Row 1
274710000: system.mem_ctrl.dram: Timing access to addr 0x29e10, rank/bank/row 0 4 1
274710000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274710000
274728750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
274759000: system.mem_ctrl.dram: Address: 0x29e10 Rank 0 Bank 4 Row 1
274759000: system.mem_ctrl.dram: Timing access to addr 0x29e10, rank/bank/row 0 4 1
274759000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274759000
274777750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
274808000: system.mem_ctrl.dram: Address: 0x29e18 Rank 0 Bank 4 Row 1
274808000: system.mem_ctrl.dram: Timing access to addr 0x29e18, rank/bank/row 0 4 1
274808000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274808000
274826750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
274857000: system.mem_ctrl.dram: Address: 0x29e18 Rank 0 Bank 4 Row 1
274857000: system.mem_ctrl.dram: Timing access to addr 0x29e18, rank/bank/row 0 4 1
274857000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274857000
274875750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
274906000: system.mem_ctrl.dram: Address: 0x29e18 Rank 0 Bank 4 Row 1
274906000: system.mem_ctrl.dram: Timing access to addr 0x29e18, rank/bank/row 0 4 1
274906000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274906000
274924750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
274955000: system.mem_ctrl.dram: Address: 0x29e20 Rank 0 Bank 4 Row 1
274955000: system.mem_ctrl.dram: Timing access to addr 0x29e20, rank/bank/row 0 4 1
274955000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274955000
274973750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275004000: system.mem_ctrl.dram: Address: 0x29e20 Rank 0 Bank 4 Row 1
275004000: system.mem_ctrl.dram: Timing access to addr 0x29e20, rank/bank/row 0 4 1
275004000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275004000
275022750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275053000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
275053000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
275053000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275053000
275071750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275102000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
275102000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
275102000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275102000
275120750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275151000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
275151000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
275151000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275151000
275169750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275200000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
275200000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
275200000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275200000
275218750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275249000: system.mem_ctrl.dram: Address: 0x29e30 Rank 0 Bank 4 Row 1
275249000: system.mem_ctrl.dram: Timing access to addr 0x29e30, rank/bank/row 0 4 1
275249000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275249000
275267750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275298000: system.mem_ctrl.dram: Address: 0x29f00 Rank 0 Bank 4 Row 1
275298000: system.mem_ctrl.dram: Timing access to addr 0x29f00, rank/bank/row 0 4 1
275298000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275298000
275298000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 275305500, now got 0 active
275298000: system.mem_ctrl.dram: Auto-precharged bank: 4
275316750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275347000: system.mem_ctrl.dram: Address: 0x29f00 Rank 0 Bank 4 Row 1
275347000: system.mem_ctrl.dram: Timing access to addr 0x29f00, rank/bank/row 0 4 1
275347000: system.mem_ctrl.dram: Activate at tick 275347000
275347000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 275347000, now got 1 active
275347000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275360750
275379500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275410000: system.mem_ctrl.dram: Address: 0x29f00 Rank 0 Bank 4 Row 1
275410000: system.mem_ctrl.dram: Timing access to addr 0x29f00, rank/bank/row 0 4 1
275410000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275410000
275428750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275459000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
275459000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
275459000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275459000
275477750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275508000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
275508000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
275508000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275508000
275526750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275557000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
275557000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
275557000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275557000
275575750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275606000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
275606000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
275606000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275606000
275624750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275655000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
275655000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
275655000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275655000
275673750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275704000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
275704000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
275704000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275704000
275722750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275753000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
275753000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
275753000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275753000
275771750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275802000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
275802000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
275802000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275802000
275820750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275851000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
275851000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
275851000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275851000
275869750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275900000: system.mem_ctrl.dram: Address: 0x29f18 Rank 0 Bank 4 Row 1
275900000: system.mem_ctrl.dram: Timing access to addr 0x29f18, rank/bank/row 0 4 1
275900000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275900000
275918750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275949000: system.mem_ctrl.dram: Address: 0x29f18 Rank 0 Bank 4 Row 1
275949000: system.mem_ctrl.dram: Timing access to addr 0x29f18, rank/bank/row 0 4 1
275949000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275949000
275967750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275998000: system.mem_ctrl.dram: Address: 0x29f18 Rank 0 Bank 4 Row 1
275998000: system.mem_ctrl.dram: Timing access to addr 0x29f18, rank/bank/row 0 4 1
275998000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275998000
276016750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276047000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
276047000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
276047000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276047000
276065750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276096000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
276096000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
276096000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276096000
276096000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 276103500, now got 0 active
276096000: system.mem_ctrl.dram: Auto-precharged bank: 4
276114750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276145000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
276145000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
276145000: system.mem_ctrl.dram: Activate at tick 276145000
276145000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 276145000, now got 1 active
276145000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276158750
276177500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276208000: system.mem_ctrl.dram: Address: 0x29f60 Rank 0 Bank 4 Row 1
276208000: system.mem_ctrl.dram: Timing access to addr 0x29f60, rank/bank/row 0 4 1
276208000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276208000
276226750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276257000: system.mem_ctrl.dram: Address: 0x29f60 Rank 0 Bank 4 Row 1
276257000: system.mem_ctrl.dram: Timing access to addr 0x29f60, rank/bank/row 0 4 1
276257000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276257000
276275750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276306000: system.mem_ctrl.dram: Address: 0x94b28 Rank 1 Bank 2 Row 4
276306000: system.mem_ctrl.dram: Timing access to addr 0x94b28, rank/bank/row 1 2 4
276306000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276306000
276324750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
276355000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
276355000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
276355000: system.mem_ctrl.dram: Activate at tick 276355000
276355000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 276355000, now got 2 active
276355000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276368750
276387500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276418000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
276418000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
276418000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276418000
276436750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276467000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
276467000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
276467000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276467000
276485750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276516000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
276516000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
276516000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276516000
276534750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276565000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
276565000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
276565000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276565000
276583750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276614000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
276614000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
276614000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276614000
276632750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276663000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
276663000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
276663000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276663000
276681750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276712000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
276712000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
276712000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276712000
276730750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276782000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
276782000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
276782000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276782000
276800750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276831000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
276831000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
276831000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276831000
276849750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276880000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
276880000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
276880000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276880000
276898750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276929000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
276929000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
276929000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276929000
276947750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276978000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
276978000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
276978000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276978000
276996750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
277027000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
277027000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
277027000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277027000
277045750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
277076000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
277076000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
277076000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277076000
277094750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
277125000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
277125000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
277125000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277125000
277143750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
277174000: system.mem_ctrl.dram: Address: 0x94f43 Rank 1 Bank 2 Row 4
277174000: system.mem_ctrl.dram: Timing access to addr 0x94f43, rank/bank/row 1 2 4
277174000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277174000
277192750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
277223000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
277223000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
277223000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277223000
277241750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
277272000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
277272000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
277272000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277272000
277290750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
277321000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
277321000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
277321000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277321000
277339750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
277370000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
277370000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
277370000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277370000
277388750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
277419000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
277419000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
277419000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277419000
277419000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 277426500, now got 1 active
277419000: system.mem_ctrl.dram: Auto-precharged bank: 4
277437750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
277468000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
277468000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
277468000: system.mem_ctrl.dram: Activate at tick 277468000
277468000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 277468000, now got 2 active
277468000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277481750
277500500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
277531000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
277531000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
277531000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277531000
277549750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
277580000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
277580000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
277580000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277580000
277598750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
277629000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
277629000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
277629000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277629000
277647750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
277678000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
277678000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
277678000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277678000
277696750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
277727000: system.mem_ctrl.dram: Address: 0x94f44 Rank 1 Bank 2 Row 4
277727000: system.mem_ctrl.dram: Timing access to addr 0x94f44, rank/bank/row 1 2 4
277727000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277727000
277745750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
277776000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
277776000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
277776000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277776000
277794750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
277825000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
277825000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
277825000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277825000
277843750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
277874000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
277874000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
277874000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277874000
277892750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
277923000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
277923000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
277923000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277923000
277941750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
277972000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
277972000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
277972000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277972000
277990750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
278021000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
278021000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
278021000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278021000
278039750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
278070000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
278070000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
278070000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278070000
278088750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
278119000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
278119000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
278119000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278119000
278137750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
278168000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
278168000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
278168000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278168000
278186750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
278217000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
278217000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
278217000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278217000
278235750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
278266000: system.mem_ctrl.dram: Address: 0x94f45 Rank 1 Bank 2 Row 4
278266000: system.mem_ctrl.dram: Timing access to addr 0x94f45, rank/bank/row 1 2 4
278266000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278266000
278284750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
278315000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
278315000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
278315000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278315000
278315000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 278322500, now got 1 active
278315000: system.mem_ctrl.dram: Auto-precharged bank: 4
278333750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
278364000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
278364000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
278364000: system.mem_ctrl.dram: Activate at tick 278364000
278364000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 278364000, now got 2 active
278364000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278377750
278396500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
278427000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
278427000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
278427000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278427000
278445750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
278476000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
278476000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
278476000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278476000
278494750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
278525000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
278525000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
278525000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278525000
278543750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
278574000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
278574000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
278574000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278574000
278592750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
278623000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
278623000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
278623000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278623000
278641750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
278672000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
278672000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
278672000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278672000
278690750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
278721000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
278721000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
278721000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278721000
278739750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
278770000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
278770000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
278770000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278770000
278788750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
278819000: system.mem_ctrl.dram: Address: 0x94f46 Rank 1 Bank 2 Row 4
278819000: system.mem_ctrl.dram: Timing access to addr 0x94f46, rank/bank/row 1 2 4
278819000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278819000
278837750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
278868000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
278868000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
278868000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278868000
278886750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
278917000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
278917000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
278917000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278917000
278935750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
278966000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
278966000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
278966000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278966000
278984750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
279015000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
279015000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
279015000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279015000
279033750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
279064000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
279064000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
279064000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279064000
279082750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
279113000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
279113000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
279113000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279113000
279131750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
279162000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
279162000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
279162000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279162000
279162000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 279169500, now got 1 active
279162000: system.mem_ctrl.dram: Auto-precharged bank: 4
279180750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
279211000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
279211000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
279211000: system.mem_ctrl.dram: Activate at tick 279211000
279211000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 279211000, now got 2 active
279211000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279224750
279243500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
279274000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
279274000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
279274000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279274000
279292750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
279323000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
279323000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
279323000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279323000
279341750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
279372000: system.mem_ctrl.dram: Address: 0x94f47 Rank 1 Bank 2 Row 4
279372000: system.mem_ctrl.dram: Timing access to addr 0x94f47, rank/bank/row 1 2 4
279372000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279372000
279390750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
279421000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
279421000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
279421000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279421000
279439750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
279470000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
279470000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
279470000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279470000
279488750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
279519000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
279519000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
279519000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279519000
279537750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
279568000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
279568000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
279568000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279568000
279586750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
279617000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
279617000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
279617000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279617000
279635750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
279666000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
279666000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
279666000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279666000
279684750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
279715000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
279715000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
279715000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279715000
279733750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
279764000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
279764000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
279764000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279764000
279782750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
279813000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
279813000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
279813000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279813000
279831750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
279862000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
279862000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
279862000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279862000
279880750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
279911000: system.mem_ctrl.dram: Address: 0x29df0 Rank 0 Bank 4 Row 1
279911000: system.mem_ctrl.dram: Timing access to addr 0x29df0, rank/bank/row 0 4 1
279911000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279911000
279929750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
279960000: system.mem_ctrl.dram: Address: 0x29df0 Rank 0 Bank 4 Row 1
279960000: system.mem_ctrl.dram: Timing access to addr 0x29df0, rank/bank/row 0 4 1
279960000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279960000
279978750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
280009000: system.mem_ctrl.dram: Address: 0x29df8 Rank 0 Bank 4 Row 1
280009000: system.mem_ctrl.dram: Timing access to addr 0x29df8, rank/bank/row 0 4 1
280009000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 280009000
280009000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 280016500, now got 1 active
280009000: system.mem_ctrl.dram: Auto-precharged bank: 4
280027750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
280058000: system.mem_ctrl.dram: Address: 0x29df8 Rank 0 Bank 4 Row 1
280058000: system.mem_ctrl.dram: Timing access to addr 0x29df8, rank/bank/row 0 4 1
280058000: system.mem_ctrl.dram: Activate at tick 280058000
280058000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 280058000, now got 2 active
280058000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 280071750
280090500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
280121000: system.mem_ctrl.dram: Address: 0x29e00 Rank 0 Bank 4 Row 1
280121000: system.mem_ctrl.dram: Timing access to addr 0x29e00, rank/bank/row 0 4 1
280121000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 280121000
280139750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
280170000: system.mem_ctrl.dram: Address: 0x29e00 Rank 0 Bank 4 Row 1
280170000: system.mem_ctrl.dram: Timing access to addr 0x29e00, rank/bank/row 0 4 1
280170000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 280170000
280188750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
280219000: system.mem_ctrl.dram: Address: 0x29e08 Rank 0 Bank 4 Row 1
280219000: system.mem_ctrl.dram: Timing access to addr 0x29e08, rank/bank/row 0 4 1
280219000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 280219000
280237750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
280268000: system.mem_ctrl.dram: Address: 0x29e08 Rank 0 Bank 4 Row 1
280268000: system.mem_ctrl.dram: Timing access to addr 0x29e08, rank/bank/row 0 4 1
280268000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 280268000
280286750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
280305000: 0: Refresh due
280305000: 0: Precharging all
280305000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 280305000, now got 1 active
280305000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 280305000, now got 0 active
280305000: 1: Refresh due
280305000: 1: Precharging all
280305000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 280305000, now got 0 active
280317000: system.mem_ctrl.dram: Address: 0x29e08 Rank 0 Bank 4 Row 1
280578750: 0: Scheduling next request after refreshing rank 0
280578750: system.mem_ctrl.dram: Timing access to addr 0x29e08, rank/bank/row 0 4 1
280578750: system.mem_ctrl.dram: Activate at tick 280578750
280578750: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 280578750, now got 1 active
280578750: system.mem_ctrl.dram: Schedule RD/WR burst at tick 280592500
280578750: 1: Scheduling next request after refreshing rank 1
280611250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
280642000: system.mem_ctrl.dram: Address: 0x29e10 Rank 0 Bank 4 Row 1
280642000: system.mem_ctrl.dram: Timing access to addr 0x29e10, rank/bank/row 0 4 1
280642000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 280642000
280660750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
280691000: system.mem_ctrl.dram: Address: 0x94f48 Rank 1 Bank 2 Row 4
280691000: system.mem_ctrl.dram: Timing access to addr 0x94f48, rank/bank/row 1 2 4
280691000: system.mem_ctrl.dram: Activate at tick 280691000
280691000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 280691000, now got 1 active
280691000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 280704750
280723500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
280754000: system.mem_ctrl.dram: Address: 0x29e10 Rank 0 Bank 4 Row 1
280754000: system.mem_ctrl.dram: Timing access to addr 0x29e10, rank/bank/row 0 4 1
280754000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 280754000
280772750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
280803000: system.mem_ctrl.dram: Address: 0x29e10 Rank 0 Bank 4 Row 1
280803000: system.mem_ctrl.dram: Timing access to addr 0x29e10, rank/bank/row 0 4 1
280803000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 280803000
280821750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
280852000: system.mem_ctrl.dram: Address: 0x29e18 Rank 0 Bank 4 Row 1
280852000: system.mem_ctrl.dram: Timing access to addr 0x29e18, rank/bank/row 0 4 1
280852000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 280852000
280870750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
280901000: system.mem_ctrl.dram: Address: 0x29e18 Rank 0 Bank 4 Row 1
280901000: system.mem_ctrl.dram: Timing access to addr 0x29e18, rank/bank/row 0 4 1
280901000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 280901000
280919750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
280950000: system.mem_ctrl.dram: Address: 0x29e18 Rank 0 Bank 4 Row 1
280950000: system.mem_ctrl.dram: Timing access to addr 0x29e18, rank/bank/row 0 4 1
280950000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 280950000
280968750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
280999000: system.mem_ctrl.dram: Address: 0x29e20 Rank 0 Bank 4 Row 1
280999000: system.mem_ctrl.dram: Timing access to addr 0x29e20, rank/bank/row 0 4 1
280999000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 280999000
281017750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281048000: system.mem_ctrl.dram: Address: 0x29e20 Rank 0 Bank 4 Row 1
281048000: system.mem_ctrl.dram: Timing access to addr 0x29e20, rank/bank/row 0 4 1
281048000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281048000
281066750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281097000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
281097000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
281097000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281097000
281115750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281146000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
281146000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
281146000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281146000
281164750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281195000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
281195000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
281195000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281195000
281213750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281244000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
281244000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
281244000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281244000
281262750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281293000: system.mem_ctrl.dram: Address: 0x29e30 Rank 0 Bank 4 Row 1
281293000: system.mem_ctrl.dram: Timing access to addr 0x29e30, rank/bank/row 0 4 1
281293000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281293000
281311750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281342000: system.mem_ctrl.dram: Address: 0x29f00 Rank 0 Bank 4 Row 1
281342000: system.mem_ctrl.dram: Timing access to addr 0x29f00, rank/bank/row 0 4 1
281342000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281342000
281360750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281391000: system.mem_ctrl.dram: Address: 0x29f00 Rank 0 Bank 4 Row 1
281391000: system.mem_ctrl.dram: Timing access to addr 0x29f00, rank/bank/row 0 4 1
281391000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281391000
281391000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 281398500, now got 0 active
281391000: system.mem_ctrl.dram: Auto-precharged bank: 4
281409750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281440000: system.mem_ctrl.dram: Address: 0x29f00 Rank 0 Bank 4 Row 1
281440000: system.mem_ctrl.dram: Timing access to addr 0x29f00, rank/bank/row 0 4 1
281440000: system.mem_ctrl.dram: Activate at tick 281440000
281440000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 281440000, now got 1 active
281440000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281453750
281472500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281503000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
281503000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
281503000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281503000
281521750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281552000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
281552000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
281552000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281552000
281570750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281601000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
281601000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
281601000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281601000
281619750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281650000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
281650000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
281650000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281650000
281668750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281699000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
281699000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
281699000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281699000
281717750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281748000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
281748000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
281748000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281748000
281766750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281797000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
281797000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
281797000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281797000
281815750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281846000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
281846000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
281846000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281846000
281864750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281895000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
281895000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
281895000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281895000
281913750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281944000: system.mem_ctrl.dram: Address: 0x29f18 Rank 0 Bank 4 Row 1
281944000: system.mem_ctrl.dram: Timing access to addr 0x29f18, rank/bank/row 0 4 1
281944000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281944000
281962750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281993000: system.mem_ctrl.dram: Address: 0x29f18 Rank 0 Bank 4 Row 1
281993000: system.mem_ctrl.dram: Timing access to addr 0x29f18, rank/bank/row 0 4 1
281993000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281993000
282011750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282042000: system.mem_ctrl.dram: Address: 0x29f18 Rank 0 Bank 4 Row 1
282042000: system.mem_ctrl.dram: Timing access to addr 0x29f18, rank/bank/row 0 4 1
282042000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282042000
282060750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282091000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
282091000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
282091000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282091000
282109750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282140000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
282140000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
282140000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282140000
282158750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282189000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
282189000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
282189000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282189000
282189000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 282196500, now got 0 active
282189000: system.mem_ctrl.dram: Auto-precharged bank: 4
282207750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282238000: system.mem_ctrl.dram: Address: 0x29f60 Rank 0 Bank 4 Row 1
282238000: system.mem_ctrl.dram: Timing access to addr 0x29f60, rank/bank/row 0 4 1
282238000: system.mem_ctrl.dram: Activate at tick 282238000
282238000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 282238000, now got 1 active
282238000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282251750
282270500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282301000: system.mem_ctrl.dram: Address: 0x29f60 Rank 0 Bank 4 Row 1
282301000: system.mem_ctrl.dram: Timing access to addr 0x29f60, rank/bank/row 0 4 1
282301000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282301000
282319750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282350000: system.mem_ctrl.dram: Address: 0x94b28 Rank 1 Bank 2 Row 4
282350000: system.mem_ctrl.dram: Timing access to addr 0x94b28, rank/bank/row 1 2 4
282350000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282350000
282368750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
282399000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
282399000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
282399000: system.mem_ctrl.dram: Activate at tick 282399000
282399000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 282399000, now got 2 active
282399000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282412750
282431500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282462000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
282462000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
282462000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282462000
282480750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282511000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
282511000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
282511000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282511000
282529750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282560000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
282560000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
282560000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282560000
282578750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282609000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
282609000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
282609000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282609000
282627750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282658000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
282658000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
282658000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282658000
282676750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282707000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
282707000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
282707000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282707000
282725750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282756000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
282756000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
282756000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282756000
282774750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282826000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
282826000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
282826000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282826000
282844750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282875000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
282875000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
282875000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282875000
282893750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282924000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
282924000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
282924000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282924000
282942750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282973000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
282973000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
282973000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282973000
282991750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283022000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
283022000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
283022000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283022000
283040750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283071000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
283071000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
283071000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283071000
283089750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283120000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
283120000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
283120000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283120000
283138750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283169000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
283169000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
283169000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283169000
283187750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283218000: system.mem_ctrl.dram: Address: 0x94f4b Rank 1 Bank 2 Row 4
283218000: system.mem_ctrl.dram: Timing access to addr 0x94f4b, rank/bank/row 1 2 4
283218000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283218000
283236750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
283267000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
283267000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
283267000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283267000
283285750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283316000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
283316000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
283316000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283316000
283334750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283365000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
283365000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
283365000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283365000
283383750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283414000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
283414000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
283414000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283414000
283432750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283463000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
283463000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
283463000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283463000
283481750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283512000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
283512000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
283512000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283512000
283512000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 283519500, now got 1 active
283512000: system.mem_ctrl.dram: Auto-precharged bank: 4
283530750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283561000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
283561000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
283561000: system.mem_ctrl.dram: Activate at tick 283561000
283561000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 283561000, now got 2 active
283561000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283574750
283593500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283624000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
283624000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
283624000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283624000
283642750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283673000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
283673000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
283673000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283673000
283691750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283722000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
283722000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
283722000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283722000
283740750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283771000: system.mem_ctrl.dram: Address: 0x94f4c Rank 1 Bank 2 Row 4
283771000: system.mem_ctrl.dram: Timing access to addr 0x94f4c, rank/bank/row 1 2 4
283771000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283771000
283789750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
283820000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
283820000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
283820000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283820000
283838750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283869000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
283869000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
283869000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283869000
283887750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283918000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
283918000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
283918000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283918000
283936750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283967000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
283967000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
283967000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283967000
283985750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284016000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
284016000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
284016000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284016000
284034750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284065000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
284065000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
284065000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284065000
284083750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284114000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
284114000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
284114000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284114000
284132750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284163000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
284163000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
284163000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284163000
284181750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284212000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
284212000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
284212000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284212000
284230750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284261000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
284261000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
284261000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284261000
284279750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284310000: system.mem_ctrl.dram: Address: 0x94f4d Rank 1 Bank 2 Row 4
284310000: system.mem_ctrl.dram: Timing access to addr 0x94f4d, rank/bank/row 1 2 4
284310000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284310000
284328750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
284359000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
284359000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
284359000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284359000
284377750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284408000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
284408000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
284408000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284408000
284408000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 284415500, now got 1 active
284408000: system.mem_ctrl.dram: Auto-precharged bank: 4
284426750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284457000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
284457000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
284457000: system.mem_ctrl.dram: Activate at tick 284457000
284457000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 284457000, now got 2 active
284457000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284470750
284489500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284520000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
284520000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
284520000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284520000
284538750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284569000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
284569000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
284569000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284569000
284587750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284618000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
284618000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
284618000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284618000
284636750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284667000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
284667000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
284667000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284667000
284685750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284716000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
284716000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
284716000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284716000
284734750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284765000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
284765000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
284765000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284765000
284783750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284814000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
284814000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
284814000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284814000
284832750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284863000: system.mem_ctrl.dram: Address: 0x94f4e Rank 1 Bank 2 Row 4
284863000: system.mem_ctrl.dram: Timing access to addr 0x94f4e, rank/bank/row 1 2 4
284863000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284863000
284881750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
284912000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
284912000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
284912000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284912000
284930750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284961000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
284961000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
284961000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284961000
284979750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
285010000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
285010000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
285010000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285010000
285028750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
285059000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
285059000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
285059000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285059000
285077750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
285108000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
285108000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
285108000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285108000
285126750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
285157000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
285157000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
285157000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285157000
285175750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
285206000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
285206000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
285206000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285206000
285224750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
285255000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
285255000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
285255000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285255000
285255000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 285262500, now got 1 active
285255000: system.mem_ctrl.dram: Auto-precharged bank: 4
285273750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
285304000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
285304000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
285304000: system.mem_ctrl.dram: Activate at tick 285304000
285304000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 285304000, now got 2 active
285304000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285317750
285336500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
285367000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
285367000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
285367000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285367000
285385750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
285416000: system.mem_ctrl.dram: Address: 0x94f4f Rank 1 Bank 2 Row 4
285416000: system.mem_ctrl.dram: Timing access to addr 0x94f4f, rank/bank/row 1 2 4
285416000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285416000
285434750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
285465000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
285465000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
285465000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285465000
285483750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
285514000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
285514000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
285514000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285514000
285532750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
285563000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
285563000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
285563000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285563000
285581750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
285612000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
285612000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
285612000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285612000
285630750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
285661000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
285661000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
285661000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285661000
285679750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
285710000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
285710000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
285710000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285710000
285728750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
285759000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
285759000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
285759000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285759000
285777750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
285808000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
285808000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
285808000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285808000
285826750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
285857000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
285857000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
285857000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285857000
285875750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
285906000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
285906000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
285906000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285906000
285924750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
285955000: system.mem_ctrl.dram: Address: 0x29df0 Rank 0 Bank 4 Row 1
285955000: system.mem_ctrl.dram: Timing access to addr 0x29df0, rank/bank/row 0 4 1
285955000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285955000
285973750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286004000: system.mem_ctrl.dram: Address: 0x29df0 Rank 0 Bank 4 Row 1
286004000: system.mem_ctrl.dram: Timing access to addr 0x29df0, rank/bank/row 0 4 1
286004000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286004000
286022750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286053000: system.mem_ctrl.dram: Address: 0x29df8 Rank 0 Bank 4 Row 1
286053000: system.mem_ctrl.dram: Timing access to addr 0x29df8, rank/bank/row 0 4 1
286053000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286053000
286071750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286102000: system.mem_ctrl.dram: Address: 0x29df8 Rank 0 Bank 4 Row 1
286102000: system.mem_ctrl.dram: Timing access to addr 0x29df8, rank/bank/row 0 4 1
286102000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286102000
286102000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 286109500, now got 1 active
286102000: system.mem_ctrl.dram: Auto-precharged bank: 4
286120750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286151000: system.mem_ctrl.dram: Address: 0x29e00 Rank 0 Bank 4 Row 1
286151000: system.mem_ctrl.dram: Timing access to addr 0x29e00, rank/bank/row 0 4 1
286151000: system.mem_ctrl.dram: Activate at tick 286151000
286151000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 286151000, now got 2 active
286151000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286164750
286183500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286214000: system.mem_ctrl.dram: Address: 0x29e00 Rank 0 Bank 4 Row 1
286214000: system.mem_ctrl.dram: Timing access to addr 0x29e00, rank/bank/row 0 4 1
286214000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286214000
286232750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286263000: system.mem_ctrl.dram: Address: 0x29e08 Rank 0 Bank 4 Row 1
286263000: system.mem_ctrl.dram: Timing access to addr 0x29e08, rank/bank/row 0 4 1
286263000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286263000
286281750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286312000: system.mem_ctrl.dram: Address: 0x29e08 Rank 0 Bank 4 Row 1
286312000: system.mem_ctrl.dram: Timing access to addr 0x29e08, rank/bank/row 0 4 1
286312000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286312000
286330750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286361000: system.mem_ctrl.dram: Address: 0x29e08 Rank 0 Bank 4 Row 1
286361000: system.mem_ctrl.dram: Timing access to addr 0x29e08, rank/bank/row 0 4 1
286361000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286361000
286379750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286410000: system.mem_ctrl.dram: Address: 0x29e10 Rank 0 Bank 4 Row 1
286410000: system.mem_ctrl.dram: Timing access to addr 0x29e10, rank/bank/row 0 4 1
286410000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286410000
286428750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286459000: system.mem_ctrl.dram: Address: 0x94f50 Rank 1 Bank 2 Row 4
286459000: system.mem_ctrl.dram: Timing access to addr 0x94f50, rank/bank/row 1 2 4
286459000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286459000
286477750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
286508000: system.mem_ctrl.dram: Address: 0x29e10 Rank 0 Bank 4 Row 1
286508000: system.mem_ctrl.dram: Timing access to addr 0x29e10, rank/bank/row 0 4 1
286508000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286508000
286526750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286557000: system.mem_ctrl.dram: Address: 0x29e10 Rank 0 Bank 4 Row 1
286557000: system.mem_ctrl.dram: Timing access to addr 0x29e10, rank/bank/row 0 4 1
286557000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286557000
286575750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286606000: system.mem_ctrl.dram: Address: 0x29e18 Rank 0 Bank 4 Row 1
286606000: system.mem_ctrl.dram: Timing access to addr 0x29e18, rank/bank/row 0 4 1
286606000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286606000
286624750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286655000: system.mem_ctrl.dram: Address: 0x29e18 Rank 0 Bank 4 Row 1
286655000: system.mem_ctrl.dram: Timing access to addr 0x29e18, rank/bank/row 0 4 1
286655000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286655000
286673750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286704000: system.mem_ctrl.dram: Address: 0x29e18 Rank 0 Bank 4 Row 1
286704000: system.mem_ctrl.dram: Timing access to addr 0x29e18, rank/bank/row 0 4 1
286704000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286704000
286722750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286753000: system.mem_ctrl.dram: Address: 0x29e20 Rank 0 Bank 4 Row 1
286753000: system.mem_ctrl.dram: Timing access to addr 0x29e20, rank/bank/row 0 4 1
286753000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286753000
286771750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286802000: system.mem_ctrl.dram: Address: 0x29e20 Rank 0 Bank 4 Row 1
286802000: system.mem_ctrl.dram: Timing access to addr 0x29e20, rank/bank/row 0 4 1
286802000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286802000
286820750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286851000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
286851000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
286851000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286851000
286869750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286900000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
286900000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
286900000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286900000
286918750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286949000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
286949000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
286949000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286949000
286949000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 286956500, now got 1 active
286949000: system.mem_ctrl.dram: Auto-precharged bank: 4
286967750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286998000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
286998000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
286998000: system.mem_ctrl.dram: Activate at tick 286998000
286998000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 286998000, now got 2 active
286998000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287011750
287030500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287061000: system.mem_ctrl.dram: Address: 0x29e30 Rank 0 Bank 4 Row 1
287061000: system.mem_ctrl.dram: Timing access to addr 0x29e30, rank/bank/row 0 4 1
287061000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287061000
287079750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287110000: system.mem_ctrl.dram: Address: 0x29e30 Rank 0 Bank 4 Row 1
287110000: system.mem_ctrl.dram: Timing access to addr 0x29e30, rank/bank/row 0 4 1
287110000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287110000
287128750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287159000: system.mem_ctrl.dram: Address: 0x29e38 Rank 0 Bank 4 Row 1
287159000: system.mem_ctrl.dram: Timing access to addr 0x29e38, rank/bank/row 0 4 1
287159000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287159000
287177750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287208000: system.mem_ctrl.dram: Address: 0x29e38 Rank 0 Bank 4 Row 1
287208000: system.mem_ctrl.dram: Timing access to addr 0x29e38, rank/bank/row 0 4 1
287208000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287208000
287226750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287257000: system.mem_ctrl.dram: Address: 0x29e38 Rank 0 Bank 4 Row 1
287257000: system.mem_ctrl.dram: Timing access to addr 0x29e38, rank/bank/row 0 4 1
287257000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287257000
287275750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287306000: system.mem_ctrl.dram: Address: 0x29e40 Rank 0 Bank 4 Row 1
287306000: system.mem_ctrl.dram: Timing access to addr 0x29e40, rank/bank/row 0 4 1
287306000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287306000
287324750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287355000: system.mem_ctrl.dram: Address: 0x29e40 Rank 0 Bank 4 Row 1
287355000: system.mem_ctrl.dram: Timing access to addr 0x29e40, rank/bank/row 0 4 1
287355000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287355000
287373750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287404000: system.mem_ctrl.dram: Address: 0x29e40 Rank 0 Bank 4 Row 1
287404000: system.mem_ctrl.dram: Timing access to addr 0x29e40, rank/bank/row 0 4 1
287404000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287404000
287422750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287453000: system.mem_ctrl.dram: Address: 0x29e48 Rank 0 Bank 4 Row 1
287453000: system.mem_ctrl.dram: Timing access to addr 0x29e48, rank/bank/row 0 4 1
287453000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287453000
287471750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287502000: system.mem_ctrl.dram: Address: 0x29e48 Rank 0 Bank 4 Row 1
287502000: system.mem_ctrl.dram: Timing access to addr 0x29e48, rank/bank/row 0 4 1
287502000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287502000
287520750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287551000: system.mem_ctrl.dram: Address: 0x29e48 Rank 0 Bank 4 Row 1
287551000: system.mem_ctrl.dram: Timing access to addr 0x29e48, rank/bank/row 0 4 1
287551000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287551000
287569750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287600000: system.mem_ctrl.dram: Address: 0x29e50 Rank 0 Bank 4 Row 1
287600000: system.mem_ctrl.dram: Timing access to addr 0x29e50, rank/bank/row 0 4 1
287600000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287600000
287618750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287649000: system.mem_ctrl.dram: Address: 0x29e50 Rank 0 Bank 4 Row 1
287649000: system.mem_ctrl.dram: Timing access to addr 0x29e50, rank/bank/row 0 4 1
287649000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287649000
287667750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287698000: system.mem_ctrl.dram: Address: 0x94f58 Rank 1 Bank 2 Row 4
287698000: system.mem_ctrl.dram: Timing access to addr 0x94f58, rank/bank/row 1 2 4
287698000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287698000
287716750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
287747000: system.mem_ctrl.dram: Address: 0x29e50 Rank 0 Bank 4 Row 1
287747000: system.mem_ctrl.dram: Timing access to addr 0x29e50, rank/bank/row 0 4 1
287747000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287747000
287765750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287796000: system.mem_ctrl.dram: Address: 0x29e58 Rank 0 Bank 4 Row 1
287796000: system.mem_ctrl.dram: Timing access to addr 0x29e58, rank/bank/row 0 4 1
287796000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287796000
287796000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 287803500, now got 1 active
287796000: system.mem_ctrl.dram: Auto-precharged bank: 4
287814750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287845000: system.mem_ctrl.dram: Address: 0x29e58 Rank 0 Bank 4 Row 1
287845000: system.mem_ctrl.dram: Timing access to addr 0x29e58, rank/bank/row 0 4 1
287845000: system.mem_ctrl.dram: Activate at tick 287845000
287845000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 287845000, now got 2 active
287845000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287858750
287877500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287908000: system.mem_ctrl.dram: Address: 0x29e58 Rank 0 Bank 4 Row 1
287908000: system.mem_ctrl.dram: Timing access to addr 0x29e58, rank/bank/row 0 4 1
287908000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287908000
287926750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287957000: system.mem_ctrl.dram: Address: 0x29e60 Rank 0 Bank 4 Row 1
287957000: system.mem_ctrl.dram: Timing access to addr 0x29e60, rank/bank/row 0 4 1
287957000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287957000
287975750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
288006000: system.mem_ctrl.dram: Address: 0x29e60 Rank 0 Bank 4 Row 1
288006000: system.mem_ctrl.dram: Timing access to addr 0x29e60, rank/bank/row 0 4 1
288006000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 288006000
288024750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
288055000: system.mem_ctrl.dram: Address: 0x29e68 Rank 0 Bank 4 Row 1
288055000: system.mem_ctrl.dram: Timing access to addr 0x29e68, rank/bank/row 0 4 1
288055000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 288055000
288073750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
288091250: 1: Refresh due
288091250: 1: Precharging all
288091250: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 288091250, now got 0 active
288091250: 0: Refresh due
288091250: 0: Precharging all
288091250: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 288091250, now got 1 active
288091250: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 288091250, now got 0 active
288104000: system.mem_ctrl.dram: Address: 0x29f00 Rank 0 Bank 4 Row 1
288365000: 1: Scheduling next request after refreshing rank 1
288365000: 0: Scheduling next request after refreshing rank 0
288365000: system.mem_ctrl.dram: Timing access to addr 0x29f00, rank/bank/row 0 4 1
288365000: system.mem_ctrl.dram: Activate at tick 288365000
288365000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 288365000, now got 1 active
288365000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 288378750
288397500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
288428000: system.mem_ctrl.dram: Address: 0x29f00 Rank 0 Bank 4 Row 1
288428000: system.mem_ctrl.dram: Timing access to addr 0x29f00, rank/bank/row 0 4 1
288428000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 288428000
288446750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
288477000: system.mem_ctrl.dram: Address: 0x29f00 Rank 0 Bank 4 Row 1
288477000: system.mem_ctrl.dram: Timing access to addr 0x29f00, rank/bank/row 0 4 1
288477000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 288477000
288495750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
288526000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
288526000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
288526000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 288526000
288544750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
288575000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
288575000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
288575000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 288575000
288593750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
288624000: system.mem_ctrl.dram: Address: 0x29f60 Rank 0 Bank 4 Row 1
288624000: system.mem_ctrl.dram: Timing access to addr 0x29f60, rank/bank/row 0 4 1
288624000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 288624000
288642750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
288673000: system.mem_ctrl.dram: Address: 0x29f60 Rank 0 Bank 4 Row 1
288673000: system.mem_ctrl.dram: Timing access to addr 0x29f60, rank/bank/row 0 4 1
288673000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 288673000
288691750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
288722000: system.mem_ctrl.dram: Address: 0x94b28 Rank 1 Bank 2 Row 4
288722000: system.mem_ctrl.dram: Timing access to addr 0x94b28, rank/bank/row 1 2 4
288722000: system.mem_ctrl.dram: Activate at tick 288722000
288722000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 288722000, now got 1 active
288722000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 288735750
288754500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
288785000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
288785000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
288785000: system.mem_ctrl.dram: Activate at tick 288785000
288785000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 288785000, now got 2 active
288785000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 288798750
288817500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
288848000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
288848000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
288848000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 288848000
288866750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
288897000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
288897000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
288897000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 288897000
288915750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
288946000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
288946000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
288946000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 288946000
288964750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
288995000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
288995000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
288995000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 288995000
289013750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
289044000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
289044000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
289044000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289044000
289062750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
289093000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
289093000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
289093000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289093000
289111750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
289142000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
289142000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
289142000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289142000
289160750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
289212000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
289212000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
289212000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289212000
289230750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
289261000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
289261000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
289261000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289261000
289279750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
289310000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
289310000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
289310000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289310000
289328750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
289359000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
289359000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
289359000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289359000
289377750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
289408000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
289408000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
289408000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289408000
289426750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
289457000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
289457000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
289457000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289457000
289475750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
289506000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
289506000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
289506000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289506000
289524750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
289555000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
289555000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
289555000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289555000
289573750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
289604000: system.mem_ctrl.dram: Address: 0x94f59 Rank 1 Bank 2 Row 4
289604000: system.mem_ctrl.dram: Timing access to addr 0x94f59, rank/bank/row 1 2 4
289604000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289604000
289622750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
289653000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
289653000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
289653000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289653000
289653000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 289660500, now got 1 active
289653000: system.mem_ctrl.dram: Auto-precharged bank: 4
289671750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
289702000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
289702000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
289702000: system.mem_ctrl.dram: Activate at tick 289702000
289702000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 289702000, now got 2 active
289702000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289715750
289734500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
289765000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
289765000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
289765000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289765000
289783750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
289814000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
289814000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
289814000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289814000
289832750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
289863000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
289863000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
289863000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289863000
289881750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
289912000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
289912000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
289912000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289912000
289930750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
289961000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
289961000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
289961000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289961000
289979750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
290010000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
290010000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
290010000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290010000
290028750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
290059000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
290059000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
290059000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290059000
290077750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
290108000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
290108000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
290108000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290108000
290126750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
290157000: system.mem_ctrl.dram: Address: 0x94f5a Rank 1 Bank 2 Row 4
290157000: system.mem_ctrl.dram: Timing access to addr 0x94f5a, rank/bank/row 1 2 4
290157000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290157000
290175750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
290206000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
290206000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
290206000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290206000
290224750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
290255000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
290255000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
290255000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290255000
290273750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
290304000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
290304000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
290304000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290304000
290322750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
290353000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
290353000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
290353000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290353000
290371750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
290402000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
290402000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
290402000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290402000
290420750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
290451000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
290451000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
290451000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290451000
290469750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
290500000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
290500000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
290500000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290500000
290500000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 290507500, now got 1 active
290500000: system.mem_ctrl.dram: Auto-precharged bank: 4
290518750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
290549000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
290549000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
290549000: system.mem_ctrl.dram: Activate at tick 290549000
290549000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 290549000, now got 2 active
290549000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290562750
290581500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
290612000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
290612000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
290612000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290612000
290630750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
290661000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
290661000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
290661000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290661000
290679750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
290710000: system.mem_ctrl.dram: Address: 0x94f5b Rank 1 Bank 2 Row 4
290710000: system.mem_ctrl.dram: Timing access to addr 0x94f5b, rank/bank/row 1 2 4
290710000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290710000
290728750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
290759000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
290759000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
290759000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290759000
290777750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
290808000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
290808000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
290808000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290808000
290826750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
290857000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
290857000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
290857000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290857000
290875750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
290906000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
290906000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
290906000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290906000
290924750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
290955000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
290955000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
290955000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290955000
290973750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
291004000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
291004000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
291004000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291004000
291022750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
291053000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
291053000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
291053000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291053000
291071750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
291102000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
291102000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
291102000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291102000
291120750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
291151000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
291151000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
291151000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291151000
291169750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
291200000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
291200000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
291200000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291200000
291218750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
291249000: system.mem_ctrl.dram: Address: 0x94f5c Rank 1 Bank 2 Row 4
291249000: system.mem_ctrl.dram: Timing access to addr 0x94f5c, rank/bank/row 1 2 4
291249000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291249000
291267750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
291298000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
291298000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
291298000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291298000
291316750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
291347000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
291347000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
291347000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291347000
291365750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
291396000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
291396000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
291396000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291396000
291396000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 291403500, now got 1 active
291396000: system.mem_ctrl.dram: Auto-precharged bank: 4
291414750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
291445000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
291445000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
291445000: system.mem_ctrl.dram: Activate at tick 291445000
291445000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 291445000, now got 2 active
291445000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291458750
291477500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
291508000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
291508000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
291508000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291508000
291526750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
291557000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
291557000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
291557000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291557000
291575750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
291606000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
291606000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
291606000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291606000
291624750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
291655000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
291655000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
291655000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291655000
291673750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
291704000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
291704000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
291704000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291704000
291722750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
291753000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
291753000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
291753000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291753000
291771750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
291802000: system.mem_ctrl.dram: Address: 0x94f5d Rank 1 Bank 2 Row 4
291802000: system.mem_ctrl.dram: Timing access to addr 0x94f5d, rank/bank/row 1 2 4
291802000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291802000
291820750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
291851000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
291851000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
291851000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291851000
291869750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
291900000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
291900000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
291900000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291900000
291918750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
291949000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
291949000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
291949000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291949000
291967750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
291998000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
291998000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
291998000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291998000
292016750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
292047000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
292047000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
292047000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292047000
292065750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
292096000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
292096000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
292096000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292096000
292114750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
292145000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
292145000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
292145000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292145000
292163750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
292194000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
292194000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
292194000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292194000
292212750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
292243000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
292243000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
292243000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292243000
292243000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 292250500, now got 1 active
292243000: system.mem_ctrl.dram: Auto-precharged bank: 4
292261750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
292292000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
292292000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
292292000: system.mem_ctrl.dram: Activate at tick 292292000
292292000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 292292000, now got 2 active
292292000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292305750
292324500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
292355000: system.mem_ctrl.dram: Address: 0x94f5e Rank 1 Bank 2 Row 4
292355000: system.mem_ctrl.dram: Timing access to addr 0x94f5e, rank/bank/row 1 2 4
292355000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292355000
292373750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
292404000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
292404000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
292404000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292404000
292422750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
292453000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
292453000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
292453000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292453000
292471750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
292502000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
292502000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
292502000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292502000
292520750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
292551000: system.mem_ctrl.dram: Address: 0x29f60 Rank 0 Bank 4 Row 1
292551000: system.mem_ctrl.dram: Timing access to addr 0x29f60, rank/bank/row 0 4 1
292551000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292551000
292569750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
292600000: system.mem_ctrl.dram: Address: 0x29f60 Rank 0 Bank 4 Row 1
292600000: system.mem_ctrl.dram: Timing access to addr 0x29f60, rank/bank/row 0 4 1
292600000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292600000
292618750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
292649000: system.mem_ctrl.dram: Address: 0x94b28 Rank 1 Bank 2 Row 4
292649000: system.mem_ctrl.dram: Timing access to addr 0x94b28, rank/bank/row 1 2 4
292649000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292649000
292667750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
292698000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
292698000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
292698000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292698000
292716750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
292747000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
292747000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
292747000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292747000
292765750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
292796000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
292796000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
292796000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292796000
292814750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
292845000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
292845000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
292845000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292845000
292863750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
292894000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
292894000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
292894000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292894000
292912750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
292943000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
292943000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
292943000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292943000
292961750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
292992000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
292992000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
292992000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292992000
293010750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293041000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
293041000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
293041000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293041000
293041000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 293048500, now got 1 active
293041000: system.mem_ctrl.dram: Auto-precharged bank: 5
293059750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293111000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
293111000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
293111000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293111000
293129750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293160000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
293160000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
293160000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293160000
293178750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293209000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
293209000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
293209000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293209000
293227750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293258000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
293258000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
293258000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293258000
293276750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293307000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
293307000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
293307000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293307000
293325750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293356000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
293356000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
293356000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293356000
293374750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293405000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
293405000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
293405000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293405000
293423750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293454000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
293454000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
293454000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293454000
293472750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293503000: system.mem_ctrl.dram: Address: 0x94f5f Rank 1 Bank 2 Row 4
293503000: system.mem_ctrl.dram: Timing access to addr 0x94f5f, rank/bank/row 1 2 4
293503000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293503000
293521750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
293552000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
293552000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
293552000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293552000
293570750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293601000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
293601000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
293601000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293601000
293601000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 293608500, now got 0 active
293601000: system.mem_ctrl.dram: Auto-precharged bank: 4
293619750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293650000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
293650000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
293650000: system.mem_ctrl.dram: Activate at tick 293650000
293650000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 293650000, now got 1 active
293650000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293663750
293682500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293713000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
293713000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
293713000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293713000
293731750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293762000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
293762000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
293762000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293762000
293780750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293811000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
293811000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
293811000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293811000
293829750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293860000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
293860000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
293860000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293860000
293878750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293909000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
293909000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
293909000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293909000
293927750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293958000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
293958000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
293958000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293958000
293976750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294007000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
294007000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
294007000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294007000
294025750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294056000: system.mem_ctrl.dram: Address: 0x29df0 Rank 0 Bank 4 Row 1
294056000: system.mem_ctrl.dram: Timing access to addr 0x29df0, rank/bank/row 0 4 1
294056000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294056000
294074750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294105000: system.mem_ctrl.dram: Address: 0x29df0 Rank 0 Bank 4 Row 1
294105000: system.mem_ctrl.dram: Timing access to addr 0x29df0, rank/bank/row 0 4 1
294105000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294105000
294123750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294154000: system.mem_ctrl.dram: Address: 0x29df8 Rank 0 Bank 4 Row 1
294154000: system.mem_ctrl.dram: Timing access to addr 0x29df8, rank/bank/row 0 4 1
294154000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294154000
294172750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294203000: system.mem_ctrl.dram: Address: 0x29df8 Rank 0 Bank 4 Row 1
294203000: system.mem_ctrl.dram: Timing access to addr 0x29df8, rank/bank/row 0 4 1
294203000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294203000
294221750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294252000: system.mem_ctrl.dram: Address: 0x29e00 Rank 0 Bank 4 Row 1
294252000: system.mem_ctrl.dram: Timing access to addr 0x29e00, rank/bank/row 0 4 1
294252000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294252000
294270750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294301000: system.mem_ctrl.dram: Address: 0x29e00 Rank 0 Bank 4 Row 1
294301000: system.mem_ctrl.dram: Timing access to addr 0x29e00, rank/bank/row 0 4 1
294301000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294301000
294319750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294350000: system.mem_ctrl.dram: Address: 0x29e08 Rank 0 Bank 4 Row 1
294350000: system.mem_ctrl.dram: Timing access to addr 0x29e08, rank/bank/row 0 4 1
294350000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294350000
294368750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294399000: system.mem_ctrl.dram: Address: 0x29e08 Rank 0 Bank 4 Row 1
294399000: system.mem_ctrl.dram: Timing access to addr 0x29e08, rank/bank/row 0 4 1
294399000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294399000
294399000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 294406500, now got 0 active
294399000: system.mem_ctrl.dram: Auto-precharged bank: 4
294417750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294448000: system.mem_ctrl.dram: Address: 0x29e08 Rank 0 Bank 4 Row 1
294448000: system.mem_ctrl.dram: Timing access to addr 0x29e08, rank/bank/row 0 4 1
294448000: system.mem_ctrl.dram: Activate at tick 294448000
294448000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 294448000, now got 1 active
294448000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294461750
294480500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294511000: system.mem_ctrl.dram: Address: 0x29e10 Rank 0 Bank 4 Row 1
294511000: system.mem_ctrl.dram: Timing access to addr 0x29e10, rank/bank/row 0 4 1
294511000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294511000
294529750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294560000: system.mem_ctrl.dram: Address: 0x94f60 Rank 1 Bank 2 Row 4
294560000: system.mem_ctrl.dram: Timing access to addr 0x94f60, rank/bank/row 1 2 4
294560000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294560000
294578750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
294609000: system.mem_ctrl.dram: Address: 0x29e10 Rank 0 Bank 4 Row 1
294609000: system.mem_ctrl.dram: Timing access to addr 0x29e10, rank/bank/row 0 4 1
294609000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294609000
294627750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294658000: system.mem_ctrl.dram: Address: 0x29e10 Rank 0 Bank 4 Row 1
294658000: system.mem_ctrl.dram: Timing access to addr 0x29e10, rank/bank/row 0 4 1
294658000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294658000
294676750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294707000: system.mem_ctrl.dram: Address: 0x29e18 Rank 0 Bank 4 Row 1
294707000: system.mem_ctrl.dram: Timing access to addr 0x29e18, rank/bank/row 0 4 1
294707000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294707000
294725750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294756000: system.mem_ctrl.dram: Address: 0x29e18 Rank 0 Bank 4 Row 1
294756000: system.mem_ctrl.dram: Timing access to addr 0x29e18, rank/bank/row 0 4 1
294756000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294756000
294774750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294805000: system.mem_ctrl.dram: Address: 0x29e18 Rank 0 Bank 4 Row 1
294805000: system.mem_ctrl.dram: Timing access to addr 0x29e18, rank/bank/row 0 4 1
294805000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294805000
294823750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294854000: system.mem_ctrl.dram: Address: 0x29e20 Rank 0 Bank 4 Row 1
294854000: system.mem_ctrl.dram: Timing access to addr 0x29e20, rank/bank/row 0 4 1
294854000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294854000
294872750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294903000: system.mem_ctrl.dram: Address: 0x29f00 Rank 0 Bank 4 Row 1
294903000: system.mem_ctrl.dram: Timing access to addr 0x29f00, rank/bank/row 0 4 1
294903000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294903000
294921750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294952000: system.mem_ctrl.dram: Address: 0x29f00 Rank 0 Bank 4 Row 1
294952000: system.mem_ctrl.dram: Timing access to addr 0x29f00, rank/bank/row 0 4 1
294952000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294952000
294970750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
295001000: system.mem_ctrl.dram: Address: 0x29f00 Rank 0 Bank 4 Row 1
295001000: system.mem_ctrl.dram: Timing access to addr 0x29f00, rank/bank/row 0 4 1
295001000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 295001000
295019750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
295050000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
295050000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
295050000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 295050000
295068750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
295099000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
295099000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
295099000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 295099000
295117750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
295148000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
295148000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
295148000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 295148000
295166750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
295197000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
295197000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
295197000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 295197000
295215750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
295246000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
295246000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
295246000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 295246000
295246000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 295253500, now got 0 active
295246000: system.mem_ctrl.dram: Auto-precharged bank: 4
295264750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
295295000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
295295000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
295295000: system.mem_ctrl.dram: Activate at tick 295295000
295295000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 295295000, now got 1 active
295295000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 295308750
295327500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
295358000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
295358000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
295358000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 295358000
295376750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
295407000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
295407000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
295407000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 295407000
295425750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
295456000: system.mem_ctrl.dram: Address: 0x29f60 Rank 0 Bank 4 Row 1
295456000: system.mem_ctrl.dram: Timing access to addr 0x29f60, rank/bank/row 0 4 1
295456000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 295456000
295474750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
295505000: system.mem_ctrl.dram: Address: 0x29f60 Rank 0 Bank 4 Row 1
295505000: system.mem_ctrl.dram: Timing access to addr 0x29f60, rank/bank/row 0 4 1
295505000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 295505000
295523750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
295554000: system.mem_ctrl.dram: Address: 0x94b28 Rank 1 Bank 2 Row 4
295554000: system.mem_ctrl.dram: Timing access to addr 0x94b28, rank/bank/row 1 2 4
295554000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 295554000
295572750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
295603000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
295603000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
295603000: system.mem_ctrl.dram: Activate at tick 295603000
295603000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 295603000, now got 2 active
295603000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 295616750
295635500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
295666000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
295666000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
295666000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 295666000
295684750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
295715000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
295715000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
295715000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 295715000
295733750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
295764000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
295764000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
295764000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 295764000
295782750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
295813000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
295813000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
295813000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 295813000
295831750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
295862000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
295862000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
295862000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 295862000
295877500: 0: Refresh due
295877500: 0: Precharging all
295877500: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 295877500, now got 1 active
295877500: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 295877500, now got 0 active
295877500: 1: Refresh due
295877500: 1: Precharging all
295877500: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 295877500, now got 0 active
295880750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
295911000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
296151250: 0: Scheduling next request after refreshing rank 0
296151250: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
296151250: system.mem_ctrl.dram: Activate at tick 296151250
296151250: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 296151250, now got 1 active
296151250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 296165000
296151250: 1: Scheduling next request after refreshing rank 1
296183750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
296214000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
296214000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
296214000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 296214000
296232750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
296284000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
296284000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
296284000: system.mem_ctrl.dram: Activate at tick 296284000
296284000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 296284000, now got 2 active
296284000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 296297750
296316500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
296347000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
296347000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
296347000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 296347000
296365750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
296396000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
296396000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
296396000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 296396000
296414750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
296445000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
296445000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
296445000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 296445000
296463750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
296494000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
296494000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
296494000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 296494000
296512750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
296543000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
296543000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
296543000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 296543000
296561750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
296592000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
296592000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
296592000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 296592000
296610750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
296641000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
296641000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
296641000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 296641000
296659750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
296690000: system.mem_ctrl.dram: Address: 0x94f62 Rank 1 Bank 2 Row 4
296690000: system.mem_ctrl.dram: Timing access to addr 0x94f62, rank/bank/row 1 2 4
296690000: system.mem_ctrl.dram: Activate at tick 296690000
296690000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 296690000, now got 1 active
296690000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 296703750
296722500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
296753000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
296753000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
296753000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 296753000
296771750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
296802000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
296802000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
296802000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 296802000
296820750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
296851000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
296851000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
296851000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 296851000
296869750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
296900000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
296900000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
296900000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 296900000
296918750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
296949000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
296949000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
296949000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 296949000
296967750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
296998000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
296998000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
296998000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 296998000
297016750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
297047000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
297047000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
297047000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297047000
297065750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
297096000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
297096000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
297096000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297096000
297096000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 297103500, now got 1 active
297096000: system.mem_ctrl.dram: Auto-precharged bank: 4
297114750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
297145000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
297145000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
297145000: system.mem_ctrl.dram: Activate at tick 297145000
297145000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 297145000, now got 2 active
297145000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297158750
297177500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
297208000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
297208000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
297208000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297208000
297226750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
297257000: system.mem_ctrl.dram: Address: 0x94f63 Rank 1 Bank 2 Row 4
297257000: system.mem_ctrl.dram: Timing access to addr 0x94f63, rank/bank/row 1 2 4
297257000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297257000
297275750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
297306000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
297306000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
297306000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297306000
297324750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
297355000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
297355000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
297355000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297355000
297373750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
297404000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
297404000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
297404000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297404000
297422750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
297453000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
297453000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
297453000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297453000
297471750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
297502000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
297502000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
297502000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297502000
297520750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
297551000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
297551000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
297551000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297551000
297569750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
297600000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
297600000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
297600000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297600000
297618750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
297649000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
297649000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
297649000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297649000
297667750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
297698000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
297698000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
297698000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297698000
297716750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
297747000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
297747000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
297747000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297747000
297765750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
297796000: system.mem_ctrl.dram: Address: 0x94f64 Rank 1 Bank 2 Row 4
297796000: system.mem_ctrl.dram: Timing access to addr 0x94f64, rank/bank/row 1 2 4
297796000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297796000
297814750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
297845000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
297845000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
297845000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297845000
297863750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
297894000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
297894000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
297894000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297894000
297912750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
297943000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
297943000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
297943000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297943000
297961750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
297992000: system.mem_ctrl.dram: Address: 0x29f60 Rank 0 Bank 4 Row 1
297992000: system.mem_ctrl.dram: Timing access to addr 0x29f60, rank/bank/row 0 4 1
297992000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297992000
297992000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 297999500, now got 1 active
297992000: system.mem_ctrl.dram: Auto-precharged bank: 4
298010750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
298041000: system.mem_ctrl.dram: Address: 0x29f60 Rank 0 Bank 4 Row 1
298041000: system.mem_ctrl.dram: Timing access to addr 0x29f60, rank/bank/row 0 4 1
298041000: system.mem_ctrl.dram: Activate at tick 298041000
298041000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 298041000, now got 2 active
298041000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298054750
298073500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
298104000: system.mem_ctrl.dram: Address: 0x94b28 Rank 1 Bank 2 Row 4
298104000: system.mem_ctrl.dram: Timing access to addr 0x94b28, rank/bank/row 1 2 4
298104000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298104000
298122750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
298153000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
298153000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
298153000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298153000
298171750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
298202000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
298202000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
298202000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298202000
298220750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
298251000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
298251000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
298251000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298251000
298269750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
298300000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
298300000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
298300000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298300000
298318750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
298349000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
298349000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
298349000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298349000
298367750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
298398000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
298398000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
298398000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298398000
298416750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
298447000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
298447000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
298447000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298447000
298465750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
298496000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
298496000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
298496000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298496000
298514750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
298566000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
298566000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
298566000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298566000
298584750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
298615000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
298615000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
298615000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298615000
298633750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
298664000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
298664000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
298664000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298664000
298682750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
298713000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
298713000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
298713000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298713000
298731750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
298762000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
298762000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
298762000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298762000
298780750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
298811000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
298811000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
298811000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298811000
298829750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
298860000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
298860000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
298860000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298860000
298878750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
298909000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
298909000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
298909000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298909000
298927750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
298958000: system.mem_ctrl.dram: Address: 0x94f65 Rank 1 Bank 2 Row 4
298958000: system.mem_ctrl.dram: Timing access to addr 0x94f65, rank/bank/row 1 2 4
298958000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298958000
298976750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
299007000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
299007000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
299007000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299007000
299025750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299056000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
299056000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
299056000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299056000
299074750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299105000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
299105000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
299105000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299105000
299123750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299154000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
299154000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
299154000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299154000
299172750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299203000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
299203000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
299203000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299203000
299221750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299252000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
299252000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
299252000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299252000
299270750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299301000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
299301000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
299301000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299301000
299301000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 299308500, now got 1 active
299301000: system.mem_ctrl.dram: Auto-precharged bank: 4
299319750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299350000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
299350000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
299350000: system.mem_ctrl.dram: Activate at tick 299350000
299350000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 299350000, now got 2 active
299350000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299363750
299382500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299413000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
299413000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
299413000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299413000
299431750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299462000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
299462000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
299462000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299462000
299480750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299511000: system.mem_ctrl.dram: Address: 0x94f66 Rank 1 Bank 2 Row 4
299511000: system.mem_ctrl.dram: Timing access to addr 0x94f66, rank/bank/row 1 2 4
299511000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299511000
299529750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
299560000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
299560000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
299560000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299560000
299578750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299609000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
299609000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
299609000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299609000
299627750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299658000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
299658000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
299658000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299658000
299676750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299707000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
299707000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
299707000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299707000
299725750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299756000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
299756000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
299756000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299756000
299774750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299805000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
299805000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
299805000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299805000
299823750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299854000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
299854000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
299854000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299854000
299872750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299903000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
299903000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
299903000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299903000
299921750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299952000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
299952000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
299952000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299952000
299970750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300001000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
300001000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
300001000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300001000
300019750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300050000: system.mem_ctrl.dram: Address: 0x94f67 Rank 1 Bank 2 Row 4
300050000: system.mem_ctrl.dram: Timing access to addr 0x94f67, rank/bank/row 1 2 4
300050000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300050000
300068750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
300099000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
300099000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
300099000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300099000
300117750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300148000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
300148000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
300148000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300148000
300166750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300197000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
300197000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
300197000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300197000
300197000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 300204500, now got 1 active
300197000: system.mem_ctrl.dram: Auto-precharged bank: 4
300215750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300246000: system.mem_ctrl.dram: Address: 0x29f60 Rank 0 Bank 4 Row 1
300246000: system.mem_ctrl.dram: Timing access to addr 0x29f60, rank/bank/row 0 4 1
300246000: system.mem_ctrl.dram: Activate at tick 300246000
300246000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 300246000, now got 2 active
300246000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300259750
300278500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300309000: system.mem_ctrl.dram: Address: 0x29f60 Rank 0 Bank 4 Row 1
300309000: system.mem_ctrl.dram: Timing access to addr 0x29f60, rank/bank/row 0 4 1
300309000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300309000
300327750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300358000: system.mem_ctrl.dram: Address: 0x94b28 Rank 1 Bank 2 Row 4
300358000: system.mem_ctrl.dram: Timing access to addr 0x94b28, rank/bank/row 1 2 4
300358000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300358000
300376750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
300407000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
300407000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
300407000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300407000
300425750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300456000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
300456000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
300456000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300456000
300474750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300505000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
300505000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
300505000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300505000
300523750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300554000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
300554000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
300554000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300554000
300572750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300603000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
300603000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
300603000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300603000
300621750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300652000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
300652000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
300652000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300652000
300652000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 300659500, now got 1 active
300652000: system.mem_ctrl.dram: Auto-precharged bank: 5
300670750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300701000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
300701000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
300701000: system.mem_ctrl.dram: Activate at tick 300701000
300701000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 300701000, now got 2 active
300701000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300714750
300733500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300764000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
300764000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
300764000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300764000
300782750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300834000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
300834000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
300834000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300834000
300852750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300883000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
300883000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
300883000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300883000
300901750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300932000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
300932000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
300932000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300932000
300950750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300981000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
300981000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
300981000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300981000
300999750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301030000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
301030000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
301030000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301030000
301048750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301079000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
301079000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
301079000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301079000
301097750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301128000: system.mem_ctrl.dram: Address: 0x29df0 Rank 0 Bank 4 Row 1
301128000: system.mem_ctrl.dram: Timing access to addr 0x29df0, rank/bank/row 0 4 1
301128000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301128000
301146750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301177000: system.mem_ctrl.dram: Address: 0x29df0 Rank 0 Bank 4 Row 1
301177000: system.mem_ctrl.dram: Timing access to addr 0x29df0, rank/bank/row 0 4 1
301177000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301177000
301195750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301226000: system.mem_ctrl.dram: Address: 0x29df8 Rank 0 Bank 4 Row 1
301226000: system.mem_ctrl.dram: Timing access to addr 0x29df8, rank/bank/row 0 4 1
301226000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301226000
301244750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301275000: system.mem_ctrl.dram: Address: 0x29df8 Rank 0 Bank 4 Row 1
301275000: system.mem_ctrl.dram: Timing access to addr 0x29df8, rank/bank/row 0 4 1
301275000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301275000
301293750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301324000: system.mem_ctrl.dram: Address: 0x29e00 Rank 0 Bank 4 Row 1
301324000: system.mem_ctrl.dram: Timing access to addr 0x29e00, rank/bank/row 0 4 1
301324000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301324000
301342750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301373000: system.mem_ctrl.dram: Address: 0x29e00 Rank 0 Bank 4 Row 1
301373000: system.mem_ctrl.dram: Timing access to addr 0x29e00, rank/bank/row 0 4 1
301373000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301373000
301391750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301422000: system.mem_ctrl.dram: Address: 0x29e08 Rank 0 Bank 4 Row 1
301422000: system.mem_ctrl.dram: Timing access to addr 0x29e08, rank/bank/row 0 4 1
301422000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301422000
301440750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301471000: system.mem_ctrl.dram: Address: 0x29e08 Rank 0 Bank 4 Row 1
301471000: system.mem_ctrl.dram: Timing access to addr 0x29e08, rank/bank/row 0 4 1
301471000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301471000
301471000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 301478500, now got 1 active
301471000: system.mem_ctrl.dram: Auto-precharged bank: 4
301489750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301520000: system.mem_ctrl.dram: Address: 0x29e08 Rank 0 Bank 4 Row 1
301520000: system.mem_ctrl.dram: Timing access to addr 0x29e08, rank/bank/row 0 4 1
301520000: system.mem_ctrl.dram: Activate at tick 301520000
301520000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 301520000, now got 2 active
301520000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301533750
301552500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301583000: system.mem_ctrl.dram: Address: 0x29e10 Rank 0 Bank 4 Row 1
301583000: system.mem_ctrl.dram: Timing access to addr 0x29e10, rank/bank/row 0 4 1
301583000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301583000
301601750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301632000: system.mem_ctrl.dram: Address: 0x94f68 Rank 1 Bank 2 Row 4
301632000: system.mem_ctrl.dram: Timing access to addr 0x94f68, rank/bank/row 1 2 4
301632000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301632000
301650750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
301681000: system.mem_ctrl.dram: Address: 0x29e10 Rank 0 Bank 4 Row 1
301681000: system.mem_ctrl.dram: Timing access to addr 0x29e10, rank/bank/row 0 4 1
301681000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301681000
301699750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301730000: system.mem_ctrl.dram: Address: 0x29e10 Rank 0 Bank 4 Row 1
301730000: system.mem_ctrl.dram: Timing access to addr 0x29e10, rank/bank/row 0 4 1
301730000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301730000
301748750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301779000: system.mem_ctrl.dram: Address: 0x29e18 Rank 0 Bank 4 Row 1
301779000: system.mem_ctrl.dram: Timing access to addr 0x29e18, rank/bank/row 0 4 1
301779000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301779000
301797750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301828000: system.mem_ctrl.dram: Address: 0x29e18 Rank 0 Bank 4 Row 1
301828000: system.mem_ctrl.dram: Timing access to addr 0x29e18, rank/bank/row 0 4 1
301828000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301828000
301846750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301877000: system.mem_ctrl.dram: Address: 0x29e18 Rank 0 Bank 4 Row 1
301877000: system.mem_ctrl.dram: Timing access to addr 0x29e18, rank/bank/row 0 4 1
301877000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301877000
301895750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301926000: system.mem_ctrl.dram: Address: 0x29e20 Rank 0 Bank 4 Row 1
301926000: system.mem_ctrl.dram: Timing access to addr 0x29e20, rank/bank/row 0 4 1
301926000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301926000
301944750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301975000: system.mem_ctrl.dram: Address: 0x29e20 Rank 0 Bank 4 Row 1
301975000: system.mem_ctrl.dram: Timing access to addr 0x29e20, rank/bank/row 0 4 1
301975000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301975000
301993750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302024000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
302024000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
302024000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302024000
302042750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302073000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
302073000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
302073000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302073000
302091750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302122000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
302122000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
302122000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302122000
302140750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302171000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
302171000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
302171000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302171000
302189750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302220000: system.mem_ctrl.dram: Address: 0x29e30 Rank 0 Bank 4 Row 1
302220000: system.mem_ctrl.dram: Timing access to addr 0x29e30, rank/bank/row 0 4 1
302220000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302220000
302238750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302269000: system.mem_ctrl.dram: Address: 0x29f00 Rank 0 Bank 4 Row 1
302269000: system.mem_ctrl.dram: Timing access to addr 0x29f00, rank/bank/row 0 4 1
302269000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302269000
302287750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302318000: system.mem_ctrl.dram: Address: 0x29f00 Rank 0 Bank 4 Row 1
302318000: system.mem_ctrl.dram: Timing access to addr 0x29f00, rank/bank/row 0 4 1
302318000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302318000
302318000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 302325500, now got 1 active
302318000: system.mem_ctrl.dram: Auto-precharged bank: 4
302336750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302367000: system.mem_ctrl.dram: Address: 0x29f00 Rank 0 Bank 4 Row 1
302367000: system.mem_ctrl.dram: Timing access to addr 0x29f00, rank/bank/row 0 4 1
302367000: system.mem_ctrl.dram: Activate at tick 302367000
302367000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 302367000, now got 2 active
302367000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302380750
302399500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302430000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
302430000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
302430000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302430000
302448750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302479000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
302479000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
302479000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302479000
302497750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302528000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
302528000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
302528000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302528000
302546750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302577000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
302577000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
302577000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302577000
302595750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302626000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
302626000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
302626000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302626000
302644750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302675000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
302675000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
302675000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302675000
302693750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302724000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
302724000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
302724000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302724000
302742750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302773000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
302773000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
302773000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302773000
302791750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302822000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
302822000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
302822000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302822000
302840750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302871000: system.mem_ctrl.dram: Address: 0x29f18 Rank 0 Bank 4 Row 1
302871000: system.mem_ctrl.dram: Timing access to addr 0x29f18, rank/bank/row 0 4 1
302871000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302871000
302889750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302920000: system.mem_ctrl.dram: Address: 0x29f18 Rank 0 Bank 4 Row 1
302920000: system.mem_ctrl.dram: Timing access to addr 0x29f18, rank/bank/row 0 4 1
302920000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302920000
302938750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302969000: system.mem_ctrl.dram: Address: 0x29f18 Rank 0 Bank 4 Row 1
302969000: system.mem_ctrl.dram: Timing access to addr 0x29f18, rank/bank/row 0 4 1
302969000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302969000
302987750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
303018000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
303018000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
303018000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 303018000
303036750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
303067000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
303067000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
303067000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 303067000
303085750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
303116000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
303116000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
303116000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 303116000
303116000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 303123500, now got 1 active
303116000: system.mem_ctrl.dram: Auto-precharged bank: 4
303134750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
303165000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
303165000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
303165000: system.mem_ctrl.dram: Activate at tick 303165000
303165000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 303165000, now got 2 active
303165000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 303178750
303197500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
303228000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
303228000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
303228000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 303228000
303246750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
303277000: system.mem_ctrl.dram: Address: 0x29f28 Rank 0 Bank 4 Row 1
303277000: system.mem_ctrl.dram: Timing access to addr 0x29f28, rank/bank/row 0 4 1
303277000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 303277000
303295750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
303326000: system.mem_ctrl.dram: Address: 0x29f28 Rank 0 Bank 4 Row 1
303326000: system.mem_ctrl.dram: Timing access to addr 0x29f28, rank/bank/row 0 4 1
303326000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 303326000
303344750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
303375000: system.mem_ctrl.dram: Address: 0x29f28 Rank 0 Bank 4 Row 1
303375000: system.mem_ctrl.dram: Timing access to addr 0x29f28, rank/bank/row 0 4 1
303375000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 303375000
303393750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
303424000: system.mem_ctrl.dram: Address: 0x29f28 Rank 0 Bank 4 Row 1
303424000: system.mem_ctrl.dram: Timing access to addr 0x29f28, rank/bank/row 0 4 1
303424000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 303424000
303442750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
303473000: system.mem_ctrl.dram: Address: 0x29f30 Rank 0 Bank 4 Row 1
303473000: system.mem_ctrl.dram: Timing access to addr 0x29f30, rank/bank/row 0 4 1
303473000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 303473000
303491750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
303522000: system.mem_ctrl.dram: Address: 0x29f30 Rank 0 Bank 4 Row 1
303522000: system.mem_ctrl.dram: Timing access to addr 0x29f30, rank/bank/row 0 4 1
303522000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 303522000
303540750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
303571000: system.mem_ctrl.dram: Address: 0x29f30 Rank 0 Bank 4 Row 1
303571000: system.mem_ctrl.dram: Timing access to addr 0x29f30, rank/bank/row 0 4 1
303571000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 303571000
303589750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
303620000: system.mem_ctrl.dram: Address: 0x29f30 Rank 0 Bank 4 Row 1
303620000: system.mem_ctrl.dram: Timing access to addr 0x29f30, rank/bank/row 0 4 1
303620000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 303620000
303638750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
303663750: 1: Refresh due
303663750: 1: Precharging all
303663750: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 303663750, now got 0 active
303663750: 0: Refresh due
303663750: 0: Precharging all
303663750: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 303663750, now got 1 active
303663750: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 303663750, now got 0 active
303669000: system.mem_ctrl.dram: Address: 0x29f38 Rank 0 Bank 4 Row 1
303937500: 1: Scheduling next request after refreshing rank 1
303937500: 0: Scheduling next request after refreshing rank 0
303937500: system.mem_ctrl.dram: Timing access to addr 0x29f38, rank/bank/row 0 4 1
303937500: system.mem_ctrl.dram: Activate at tick 303937500
303937500: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 303937500, now got 1 active
303937500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 303951250
303970000: system.mem_ctrl.dram: number of read entries for rank 0 is 0
304000000: system.mem_ctrl.dram: Address: 0x29f38 Rank 0 Bank 4 Row 1
304000000: system.mem_ctrl.dram: Timing access to addr 0x29f38, rank/bank/row 0 4 1
304000000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304000000
304018750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
304049000: system.mem_ctrl.dram: Address: 0x29f38 Rank 0 Bank 4 Row 1
304049000: system.mem_ctrl.dram: Timing access to addr 0x29f38, rank/bank/row 0 4 1
304049000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304049000
304067750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
304098000: system.mem_ctrl.dram: Address: 0x29f38 Rank 0 Bank 4 Row 1
304098000: system.mem_ctrl.dram: Timing access to addr 0x29f38, rank/bank/row 0 4 1
304098000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304098000
304116750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
304147000: system.mem_ctrl.dram: Address: 0x29f40 Rank 0 Bank 4 Row 1
304147000: system.mem_ctrl.dram: Timing access to addr 0x29f40, rank/bank/row 0 4 1
304147000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304147000
304165750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
304196000: system.mem_ctrl.dram: Address: 0x29f40 Rank 0 Bank 4 Row 1
304196000: system.mem_ctrl.dram: Timing access to addr 0x29f40, rank/bank/row 0 4 1
304196000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304196000
304214750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
304245000: system.mem_ctrl.dram: Address: 0x29f40 Rank 0 Bank 4 Row 1
304245000: system.mem_ctrl.dram: Timing access to addr 0x29f40, rank/bank/row 0 4 1
304245000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304245000
304263750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
304294000: system.mem_ctrl.dram: Address: 0x29f40 Rank 0 Bank 4 Row 1
304294000: system.mem_ctrl.dram: Timing access to addr 0x29f40, rank/bank/row 0 4 1
304294000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304294000
304312750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
304343000: system.mem_ctrl.dram: Address: 0x29f48 Rank 0 Bank 4 Row 1
304343000: system.mem_ctrl.dram: Timing access to addr 0x29f48, rank/bank/row 0 4 1
304343000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304343000
304361750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
304392000: system.mem_ctrl.dram: Address: 0x29f60 Rank 0 Bank 4 Row 1
304392000: system.mem_ctrl.dram: Timing access to addr 0x29f60, rank/bank/row 0 4 1
304392000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304392000
304410750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
304441000: system.mem_ctrl.dram: Address: 0x29f60 Rank 0 Bank 4 Row 1
304441000: system.mem_ctrl.dram: Timing access to addr 0x29f60, rank/bank/row 0 4 1
304441000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304441000
304459750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
304490000: system.mem_ctrl.dram: Address: 0x94b28 Rank 1 Bank 2 Row 4
304490000: system.mem_ctrl.dram: Timing access to addr 0x94b28, rank/bank/row 1 2 4
304490000: system.mem_ctrl.dram: Activate at tick 304490000
304490000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 304490000, now got 1 active
304490000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304503750
304522500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
304553000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
304553000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
304553000: system.mem_ctrl.dram: Activate at tick 304553000
304553000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 304553000, now got 2 active
304553000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304566750
304585500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
304616000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
304616000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
304616000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304616000
304634750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
304665000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
304665000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
304665000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304665000
304683750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
304714000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
304714000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
304714000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304714000
304732750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
304763000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
304763000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
304763000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304763000
304781750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
304812000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
304812000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
304812000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304812000
304830750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
304861000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
304861000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
304861000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304861000
304879750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
304910000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
304910000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
304910000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304910000
304928750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
304980000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
304980000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
304980000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304980000
304998750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305029000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
305029000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
305029000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305029000
305047750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305078000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
305078000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
305078000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305078000
305096750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305127000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
305127000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
305127000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305127000
305145750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305176000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
305176000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
305176000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305176000
305176000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 305183500, now got 1 active
305176000: system.mem_ctrl.dram: Auto-precharged bank: 4
305194750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305225000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
305225000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
305225000: system.mem_ctrl.dram: Activate at tick 305225000
305225000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 305225000, now got 2 active
305225000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305238750
305257500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305288000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
305288000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
305288000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305288000
305306750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305337000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
305337000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
305337000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305337000
305355750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305386000: system.mem_ctrl.dram: Address: 0x94f6e Rank 1 Bank 2 Row 4
305386000: system.mem_ctrl.dram: Timing access to addr 0x94f6e, rank/bank/row 1 2 4
305386000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305386000
305404750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
305435000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
305435000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
305435000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305435000
305453750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305484000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
305484000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
305484000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305484000
305502750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305533000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
305533000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
305533000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305533000
305551750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305582000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
305582000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
305582000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305582000
305600750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305631000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
305631000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
305631000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305631000
305649750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305680000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
305680000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
305680000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305680000
305698750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305729000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
305729000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
305729000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305729000
305747750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305778000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
305778000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
305778000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305778000
305796750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305827000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
305827000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
305827000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305827000
305845750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305876000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
305876000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
305876000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305876000
305894750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305925000: system.mem_ctrl.dram: Address: 0x94f6f Rank 1 Bank 2 Row 4
305925000: system.mem_ctrl.dram: Timing access to addr 0x94f6f, rank/bank/row 1 2 4
305925000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305925000
305943750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
305974000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
305974000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
305974000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305974000
305992750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306023000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
306023000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
306023000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306023000
306041750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306072000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
306072000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
306072000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306072000
306072000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 306079500, now got 1 active
306072000: system.mem_ctrl.dram: Auto-precharged bank: 4
306090750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306121000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
306121000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
306121000: system.mem_ctrl.dram: Activate at tick 306121000
306121000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 306121000, now got 2 active
306121000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306134750
306153500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306184000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
306184000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
306184000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306184000
306202750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306233000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
306233000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
306233000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306233000
306251750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306282000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
306282000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
306282000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306282000
306300750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306331000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
306331000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
306331000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306331000
306349750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306380000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
306380000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
306380000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306380000
306398750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306429000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
306429000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
306429000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306429000
306447750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306478000: system.mem_ctrl.dram: Address: 0x29df0 Rank 0 Bank 4 Row 1
306478000: system.mem_ctrl.dram: Timing access to addr 0x29df0, rank/bank/row 0 4 1
306478000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306478000
306496750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306527000: system.mem_ctrl.dram: Address: 0x29df0 Rank 0 Bank 4 Row 1
306527000: system.mem_ctrl.dram: Timing access to addr 0x29df0, rank/bank/row 0 4 1
306527000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306527000
306545750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306576000: system.mem_ctrl.dram: Address: 0x29df8 Rank 0 Bank 4 Row 1
306576000: system.mem_ctrl.dram: Timing access to addr 0x29df8, rank/bank/row 0 4 1
306576000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306576000
306594750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306625000: system.mem_ctrl.dram: Address: 0x29df8 Rank 0 Bank 4 Row 1
306625000: system.mem_ctrl.dram: Timing access to addr 0x29df8, rank/bank/row 0 4 1
306625000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306625000
306643750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306674000: system.mem_ctrl.dram: Address: 0x29e00 Rank 0 Bank 4 Row 1
306674000: system.mem_ctrl.dram: Timing access to addr 0x29e00, rank/bank/row 0 4 1
306674000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306674000
306692750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306723000: system.mem_ctrl.dram: Address: 0x29e00 Rank 0 Bank 4 Row 1
306723000: system.mem_ctrl.dram: Timing access to addr 0x29e00, rank/bank/row 0 4 1
306723000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306723000
306741750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306772000: system.mem_ctrl.dram: Address: 0x29e08 Rank 0 Bank 4 Row 1
306772000: system.mem_ctrl.dram: Timing access to addr 0x29e08, rank/bank/row 0 4 1
306772000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306772000
306790750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306821000: system.mem_ctrl.dram: Address: 0x29e08 Rank 0 Bank 4 Row 1
306821000: system.mem_ctrl.dram: Timing access to addr 0x29e08, rank/bank/row 0 4 1
306821000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306821000
306839750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306870000: system.mem_ctrl.dram: Address: 0x29e08 Rank 0 Bank 4 Row 1
306870000: system.mem_ctrl.dram: Timing access to addr 0x29e08, rank/bank/row 0 4 1
306870000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306870000
306870000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 306877500, now got 1 active
306870000: system.mem_ctrl.dram: Auto-precharged bank: 4
306888750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306919000: system.mem_ctrl.dram: Address: 0x29e10 Rank 0 Bank 4 Row 1
306919000: system.mem_ctrl.dram: Timing access to addr 0x29e10, rank/bank/row 0 4 1
306919000: system.mem_ctrl.dram: Activate at tick 306919000
306919000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 306919000, now got 2 active
306919000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306932750
306951500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306982000: system.mem_ctrl.dram: Address: 0x94f70 Rank 1 Bank 2 Row 4
306982000: system.mem_ctrl.dram: Timing access to addr 0x94f70, rank/bank/row 1 2 4
306982000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306982000
307000750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
307031000: system.mem_ctrl.dram: Address: 0x29e10 Rank 0 Bank 4 Row 1
307031000: system.mem_ctrl.dram: Timing access to addr 0x29e10, rank/bank/row 0 4 1
307031000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307031000
307049750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
307080000: system.mem_ctrl.dram: Address: 0x29e10 Rank 0 Bank 4 Row 1
307080000: system.mem_ctrl.dram: Timing access to addr 0x29e10, rank/bank/row 0 4 1
307080000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307080000
307098750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
307129000: system.mem_ctrl.dram: Address: 0x29e18 Rank 0 Bank 4 Row 1
307129000: system.mem_ctrl.dram: Timing access to addr 0x29e18, rank/bank/row 0 4 1
307129000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307129000
307147750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
307178000: system.mem_ctrl.dram: Address: 0x29e18 Rank 0 Bank 4 Row 1
307178000: system.mem_ctrl.dram: Timing access to addr 0x29e18, rank/bank/row 0 4 1
307178000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307178000
307196750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
307227000: system.mem_ctrl.dram: Address: 0x29e18 Rank 0 Bank 4 Row 1
307227000: system.mem_ctrl.dram: Timing access to addr 0x29e18, rank/bank/row 0 4 1
307227000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307227000
307245750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
307276000: system.mem_ctrl.dram: Address: 0x29e20 Rank 0 Bank 4 Row 1
307276000: system.mem_ctrl.dram: Timing access to addr 0x29e20, rank/bank/row 0 4 1
307276000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307276000
307294750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
307325000: system.mem_ctrl.dram: Address: 0x29e20 Rank 0 Bank 4 Row 1
307325000: system.mem_ctrl.dram: Timing access to addr 0x29e20, rank/bank/row 0 4 1
307325000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307325000
307343750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
307374000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
307374000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
307374000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307374000
307392750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
307423000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
307423000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
307423000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307423000
307441750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
307472000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
307472000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
307472000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307472000
307490750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
307521000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
307521000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
307521000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307521000
307539750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
307570000: system.mem_ctrl.dram: Address: 0x29e30 Rank 0 Bank 4 Row 1
307570000: system.mem_ctrl.dram: Timing access to addr 0x29e30, rank/bank/row 0 4 1
307570000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307570000
307588750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
307619000: system.mem_ctrl.dram: Address: 0x29e30 Rank 0 Bank 4 Row 1
307619000: system.mem_ctrl.dram: Timing access to addr 0x29e30, rank/bank/row 0 4 1
307619000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307619000
307637750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
307668000: system.mem_ctrl.dram: Address: 0x29e38 Rank 0 Bank 4 Row 1
307668000: system.mem_ctrl.dram: Timing access to addr 0x29e38, rank/bank/row 0 4 1
307668000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307668000
307686750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
307717000: system.mem_ctrl.dram: Address: 0x29e38 Rank 0 Bank 4 Row 1
307717000: system.mem_ctrl.dram: Timing access to addr 0x29e38, rank/bank/row 0 4 1
307717000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307717000
307717000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 307724500, now got 1 active
307717000: system.mem_ctrl.dram: Auto-precharged bank: 4
307735750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
307766000: system.mem_ctrl.dram: Address: 0x29e38 Rank 0 Bank 4 Row 1
307766000: system.mem_ctrl.dram: Timing access to addr 0x29e38, rank/bank/row 0 4 1
307766000: system.mem_ctrl.dram: Activate at tick 307766000
307766000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 307766000, now got 2 active
307766000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307779750
307798500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
307829000: system.mem_ctrl.dram: Address: 0x29e40 Rank 0 Bank 4 Row 1
307829000: system.mem_ctrl.dram: Timing access to addr 0x29e40, rank/bank/row 0 4 1
307829000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307829000
307847750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
307878000: system.mem_ctrl.dram: Address: 0x29e40 Rank 0 Bank 4 Row 1
307878000: system.mem_ctrl.dram: Timing access to addr 0x29e40, rank/bank/row 0 4 1
307878000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307878000
307896750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
307927000: system.mem_ctrl.dram: Address: 0x29e40 Rank 0 Bank 4 Row 1
307927000: system.mem_ctrl.dram: Timing access to addr 0x29e40, rank/bank/row 0 4 1
307927000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307927000
307945750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
307976000: system.mem_ctrl.dram: Address: 0x29e48 Rank 0 Bank 4 Row 1
307976000: system.mem_ctrl.dram: Timing access to addr 0x29e48, rank/bank/row 0 4 1
307976000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307976000
307994750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308025000: system.mem_ctrl.dram: Address: 0x29e48 Rank 0 Bank 4 Row 1
308025000: system.mem_ctrl.dram: Timing access to addr 0x29e48, rank/bank/row 0 4 1
308025000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308025000
308043750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308074000: system.mem_ctrl.dram: Address: 0x29e48 Rank 0 Bank 4 Row 1
308074000: system.mem_ctrl.dram: Timing access to addr 0x29e48, rank/bank/row 0 4 1
308074000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308074000
308092750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308123000: system.mem_ctrl.dram: Address: 0x29e50 Rank 0 Bank 4 Row 1
308123000: system.mem_ctrl.dram: Timing access to addr 0x29e50, rank/bank/row 0 4 1
308123000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308123000
308141750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308172000: system.mem_ctrl.dram: Address: 0x29e50 Rank 0 Bank 4 Row 1
308172000: system.mem_ctrl.dram: Timing access to addr 0x29e50, rank/bank/row 0 4 1
308172000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308172000
308190750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308221000: system.mem_ctrl.dram: Address: 0x94f78 Rank 1 Bank 2 Row 4
308221000: system.mem_ctrl.dram: Timing access to addr 0x94f78, rank/bank/row 1 2 4
308221000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308221000
308239750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
308270000: system.mem_ctrl.dram: Address: 0x29e50 Rank 0 Bank 4 Row 1
308270000: system.mem_ctrl.dram: Timing access to addr 0x29e50, rank/bank/row 0 4 1
308270000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308270000
308288750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308319000: system.mem_ctrl.dram: Address: 0x29e58 Rank 0 Bank 4 Row 1
308319000: system.mem_ctrl.dram: Timing access to addr 0x29e58, rank/bank/row 0 4 1
308319000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308319000
308337750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308368000: system.mem_ctrl.dram: Address: 0x29e58 Rank 0 Bank 4 Row 1
308368000: system.mem_ctrl.dram: Timing access to addr 0x29e58, rank/bank/row 0 4 1
308368000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308368000
308386750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308417000: system.mem_ctrl.dram: Address: 0x29e58 Rank 0 Bank 4 Row 1
308417000: system.mem_ctrl.dram: Timing access to addr 0x29e58, rank/bank/row 0 4 1
308417000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308417000
308435750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308466000: system.mem_ctrl.dram: Address: 0x29e60 Rank 0 Bank 4 Row 1
308466000: system.mem_ctrl.dram: Timing access to addr 0x29e60, rank/bank/row 0 4 1
308466000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308466000
308484750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308515000: system.mem_ctrl.dram: Address: 0x29e60 Rank 0 Bank 4 Row 1
308515000: system.mem_ctrl.dram: Timing access to addr 0x29e60, rank/bank/row 0 4 1
308515000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308515000
308533750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308564000: system.mem_ctrl.dram: Address: 0x29e68 Rank 0 Bank 4 Row 1
308564000: system.mem_ctrl.dram: Timing access to addr 0x29e68, rank/bank/row 0 4 1
308564000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308564000
308564000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 308571500, now got 1 active
308564000: system.mem_ctrl.dram: Auto-precharged bank: 4
308582750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308613000: system.mem_ctrl.dram: Address: 0x29e68 Rank 0 Bank 4 Row 1
308613000: system.mem_ctrl.dram: Timing access to addr 0x29e68, rank/bank/row 0 4 1
308613000: system.mem_ctrl.dram: Activate at tick 308613000
308613000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 308613000, now got 2 active
308613000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308626750
308645500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308676000: system.mem_ctrl.dram: Address: 0x29e68 Rank 0 Bank 4 Row 1
308676000: system.mem_ctrl.dram: Timing access to addr 0x29e68, rank/bank/row 0 4 1
308676000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308676000
308694750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308725000: system.mem_ctrl.dram: Address: 0x29e68 Rank 0 Bank 4 Row 1
308725000: system.mem_ctrl.dram: Timing access to addr 0x29e68, rank/bank/row 0 4 1
308725000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308725000
308743750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308774000: system.mem_ctrl.dram: Address: 0x29e70 Rank 0 Bank 4 Row 1
308774000: system.mem_ctrl.dram: Timing access to addr 0x29e70, rank/bank/row 0 4 1
308774000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308774000
308792750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308823000: system.mem_ctrl.dram: Address: 0x29e70 Rank 0 Bank 4 Row 1
308823000: system.mem_ctrl.dram: Timing access to addr 0x29e70, rank/bank/row 0 4 1
308823000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308823000
308841750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308872000: system.mem_ctrl.dram: Address: 0x29f00 Rank 0 Bank 4 Row 1
308872000: system.mem_ctrl.dram: Timing access to addr 0x29f00, rank/bank/row 0 4 1
308872000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308872000
308890750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308921000: system.mem_ctrl.dram: Address: 0x29f00 Rank 0 Bank 4 Row 1
308921000: system.mem_ctrl.dram: Timing access to addr 0x29f00, rank/bank/row 0 4 1
308921000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308921000
308939750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308970000: system.mem_ctrl.dram: Address: 0x29f00 Rank 0 Bank 4 Row 1
308970000: system.mem_ctrl.dram: Timing access to addr 0x29f00, rank/bank/row 0 4 1
308970000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308970000
308988750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309019000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
309019000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
309019000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309019000
309037750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309068000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
309068000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
309068000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309068000
309086750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309117000: system.mem_ctrl.dram: Address: 0x29f60 Rank 0 Bank 4 Row 1
309117000: system.mem_ctrl.dram: Timing access to addr 0x29f60, rank/bank/row 0 4 1
309117000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309117000
309135750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309166000: system.mem_ctrl.dram: Address: 0x29f60 Rank 0 Bank 4 Row 1
309166000: system.mem_ctrl.dram: Timing access to addr 0x29f60, rank/bank/row 0 4 1
309166000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309166000
309184750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309215000: system.mem_ctrl.dram: Address: 0x94b28 Rank 1 Bank 2 Row 4
309215000: system.mem_ctrl.dram: Timing access to addr 0x94b28, rank/bank/row 1 2 4
309215000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309215000
309233750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
309264000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
309264000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
309264000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309264000
309282750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309313000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
309313000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
309313000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309313000
309331750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309362000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
309362000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
309362000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309362000
309380750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309411000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
309411000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
309411000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309411000
309429750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309460000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
309460000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
309460000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309460000
309478750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309509000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
309509000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
309509000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309509000
309527750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309558000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
309558000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
309558000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309558000
309576750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309607000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
309607000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
309607000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309607000
309607000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 309614500, now got 1 active
309607000: system.mem_ctrl.dram: Auto-precharged bank: 5
309625750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309677000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
309677000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
309677000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309677000
309695750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309726000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
309726000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
309726000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309726000
309744750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309775000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
309775000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
309775000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309775000
309793750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309824000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
309824000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
309824000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309824000
309824000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 309831500, now got 0 active
309824000: system.mem_ctrl.dram: Auto-precharged bank: 4
309842750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309873000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
309873000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
309873000: system.mem_ctrl.dram: Activate at tick 309873000
309873000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 309873000, now got 1 active
309873000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309886750
309905500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309936000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
309936000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
309936000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309936000
309954750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309985000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
309985000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
309985000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309985000
310003750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
310034000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
310034000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
310034000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310034000
310052750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
310083000: system.mem_ctrl.dram: Address: 0x94f79 Rank 1 Bank 2 Row 4
310083000: system.mem_ctrl.dram: Timing access to addr 0x94f79, rank/bank/row 1 2 4
310083000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310083000
310101750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
310132000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
310132000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
310132000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310132000
310150750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
310181000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
310181000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
310181000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310181000
310199750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
310230000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
310230000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
310230000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310230000
310248750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
310279000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
310279000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
310279000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310279000
310297750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
310328000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
310328000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
310328000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310328000
310346750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
310377000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
310377000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
310377000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310377000
310395750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
310426000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
310426000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
310426000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310426000
310444750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
310475000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
310475000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
310475000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310475000
310493750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
310524000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
310524000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
310524000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310524000
310542750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
310573000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
310573000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
310573000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310573000
310591750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
310622000: system.mem_ctrl.dram: Address: 0x94f7a Rank 1 Bank 2 Row 4
310622000: system.mem_ctrl.dram: Timing access to addr 0x94f7a, rank/bank/row 1 2 4
310622000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310622000
310640750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
310671000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
310671000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
310671000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310671000
310689750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
310720000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
310720000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
310720000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310720000
310720000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 310727500, now got 0 active
310720000: system.mem_ctrl.dram: Auto-precharged bank: 4
310738750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
310769000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
310769000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
310769000: system.mem_ctrl.dram: Activate at tick 310769000
310769000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 310769000, now got 1 active
310769000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310782750
310801500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
310832000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
310832000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
310832000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310832000
310850750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
310881000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
310881000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
310881000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310881000
310899750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
310930000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
310930000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
310930000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310930000
310948750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
310979000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
310979000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
310979000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310979000
310997750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
311028000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
311028000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
311028000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 311028000
311046750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
311077000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
311077000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
311077000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 311077000
311095750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
311126000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
311126000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
311126000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 311126000
311144750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
311175000: system.mem_ctrl.dram: Address: 0x94f7b Rank 1 Bank 2 Row 4
311175000: system.mem_ctrl.dram: Timing access to addr 0x94f7b, rank/bank/row 1 2 4
311175000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 311175000
311193750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
311224000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
311224000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
311224000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 311224000
311242750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
311273000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
311273000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
311273000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 311273000
311291750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
311322000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
311322000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
311322000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 311322000
311340750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
311371000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
311371000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
311371000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 311371000
311389750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
311420000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
311420000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
311420000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 311420000
311438750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
311450000: 0: Refresh due
311450000: 0: Precharging all
311450000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 311450000, now got 0 active
311450000: 1: Refresh due
311450000: 1: Precharging all
311450000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 311450000, now got 0 active
311469000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
311723750: 0: Scheduling next request after refreshing rank 0
311723750: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
311723750: system.mem_ctrl.dram: Activate at tick 311723750
311723750: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 311723750, now got 1 active
311723750: system.mem_ctrl.dram: Schedule RD/WR burst at tick 311737500
311723750: 1: Scheduling next request after refreshing rank 1
311756250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
311787000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
311787000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
311787000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 311787000
311805750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
311836000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
311836000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
311836000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 311836000
311854750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
311885000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
311885000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
311885000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 311885000
311903750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
311934000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
311934000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
311934000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 311934000
311952750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
311983000: system.mem_ctrl.dram: Address: 0x94f7c Rank 1 Bank 2 Row 4
311983000: system.mem_ctrl.dram: Timing access to addr 0x94f7c, rank/bank/row 1 2 4
311983000: system.mem_ctrl.dram: Activate at tick 311983000
311983000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 311983000, now got 1 active
311983000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 311996750
312015500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
312046000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
312046000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
312046000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312046000
312064750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312095000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
312095000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
312095000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312095000
312113750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312144000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
312144000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
312144000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312144000
312162750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312193000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
312193000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
312193000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312193000
312211750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312242000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
312242000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
312242000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312242000
312260750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312291000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
312291000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
312291000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312291000
312309750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312340000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
312340000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
312340000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312340000
312358750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312389000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
312389000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
312389000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312389000
312407750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312438000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
312438000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
312438000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312438000
312456750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312487000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
312487000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
312487000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312487000
312505750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312536000: system.mem_ctrl.dram: Address: 0x94f7d Rank 1 Bank 2 Row 4
312536000: system.mem_ctrl.dram: Timing access to addr 0x94f7d, rank/bank/row 1 2 4
312536000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312536000
312554750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
312585000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
312585000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
312585000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312585000
312585000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 312592500, now got 0 active
312585000: system.mem_ctrl.dram: Auto-precharged bank: 4
312603750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312634000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
312634000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
312634000: system.mem_ctrl.dram: Activate at tick 312634000
312634000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 312634000, now got 1 active
312634000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312647750
312666500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312697000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
312697000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
312697000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312697000
312715750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312746000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
312746000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
312746000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312746000
312764750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312795000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
312795000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
312795000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312795000
312813750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312844000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
312844000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
312844000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312844000
312862750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312893000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
312893000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
312893000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312893000
312911750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312942000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
312942000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
312942000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312942000
312960750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312991000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
312991000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
312991000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312991000
313009750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
313040000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
313040000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
313040000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313040000
313058750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
313089000: system.mem_ctrl.dram: Address: 0x94f7e Rank 1 Bank 2 Row 4
313089000: system.mem_ctrl.dram: Timing access to addr 0x94f7e, rank/bank/row 1 2 4
313089000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313089000
313107750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
313138000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
313138000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
313138000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313138000
313156750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
313187000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
313187000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
313187000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313187000
313205750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
313236000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
313236000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
313236000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313236000
313254750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
313285000: system.mem_ctrl.dram: Address: 0x29f60 Rank 0 Bank 4 Row 1
313285000: system.mem_ctrl.dram: Timing access to addr 0x29f60, rank/bank/row 0 4 1
313285000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313285000
313303750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
313334000: system.mem_ctrl.dram: Address: 0x29f60 Rank 0 Bank 4 Row 1
313334000: system.mem_ctrl.dram: Timing access to addr 0x29f60, rank/bank/row 0 4 1
313334000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313334000
313352750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
313383000: system.mem_ctrl.dram: Address: 0x94b28 Rank 1 Bank 2 Row 4
313383000: system.mem_ctrl.dram: Timing access to addr 0x94b28, rank/bank/row 1 2 4
313383000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313383000
313401750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
313432000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
313432000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
313432000: system.mem_ctrl.dram: Activate at tick 313432000
313432000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 313432000, now got 2 active
313432000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313445750
313464500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
313495000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
313495000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
313495000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313495000
313513750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
313544000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
313544000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
313544000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313544000
313562750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
313593000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
313593000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
313593000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313593000
313611750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
313642000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
313642000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
313642000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313642000
313660750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
313691000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
313691000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
313691000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313691000
313709750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
313740000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
313740000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
313740000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313740000
313758750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
313789000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
313789000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
313789000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313789000
313807750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
313859000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
313859000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
313859000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313859000
313877750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
313908000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
313908000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
313908000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313908000
313908000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 313915500, now got 1 active
313908000: system.mem_ctrl.dram: Auto-precharged bank: 4
313926750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
313957000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
313957000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
313957000: system.mem_ctrl.dram: Activate at tick 313957000
313957000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 313957000, now got 2 active
313957000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313970750
313989500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314020000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
314020000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
314020000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314020000
314038750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314069000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
314069000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
314069000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314069000
314087750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314118000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
314118000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
314118000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314118000
314136750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314167000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
314167000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
314167000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314167000
314185750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314216000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
314216000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
314216000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314216000
314234750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314265000: system.mem_ctrl.dram: Address: 0x94f7f Rank 1 Bank 2 Row 4
314265000: system.mem_ctrl.dram: Timing access to addr 0x94f7f, rank/bank/row 1 2 4
314265000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314265000
314283750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
314314000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
314314000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
314314000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314314000
314332750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314363000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
314363000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
314363000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314363000
314381750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314412000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
314412000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
314412000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314412000
314430750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314461000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
314461000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
314461000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314461000
314479750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314510000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
314510000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
314510000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314510000
314528750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314559000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
314559000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
314559000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314559000
314577750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314608000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
314608000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
314608000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314608000
314626750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314657000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
314657000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
314657000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314657000
314675750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314706000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
314706000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
314706000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314706000
314724750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314755000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
314755000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
314755000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314755000
314755000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 314762500, now got 1 active
314755000: system.mem_ctrl.dram: Auto-precharged bank: 4
314773750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314804000: system.mem_ctrl.dram: Address: 0x29df0 Rank 0 Bank 4 Row 1
314804000: system.mem_ctrl.dram: Timing access to addr 0x29df0, rank/bank/row 0 4 1
314804000: system.mem_ctrl.dram: Activate at tick 314804000
314804000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 314804000, now got 2 active
314804000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314817750
314836500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314867000: system.mem_ctrl.dram: Address: 0x29df0 Rank 0 Bank 4 Row 1
314867000: system.mem_ctrl.dram: Timing access to addr 0x29df0, rank/bank/row 0 4 1
314867000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314867000
314885750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314916000: system.mem_ctrl.dram: Address: 0x29df8 Rank 0 Bank 4 Row 1
314916000: system.mem_ctrl.dram: Timing access to addr 0x29df8, rank/bank/row 0 4 1
314916000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314916000
314934750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314965000: system.mem_ctrl.dram: Address: 0x29df8 Rank 0 Bank 4 Row 1
314965000: system.mem_ctrl.dram: Timing access to addr 0x29df8, rank/bank/row 0 4 1
314965000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314965000
314983750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315014000: system.mem_ctrl.dram: Address: 0x29e00 Rank 0 Bank 4 Row 1
315014000: system.mem_ctrl.dram: Timing access to addr 0x29e00, rank/bank/row 0 4 1
315014000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315014000
315032750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315063000: system.mem_ctrl.dram: Address: 0x29e00 Rank 0 Bank 4 Row 1
315063000: system.mem_ctrl.dram: Timing access to addr 0x29e00, rank/bank/row 0 4 1
315063000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315063000
315081750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315112000: system.mem_ctrl.dram: Address: 0x29e08 Rank 0 Bank 4 Row 1
315112000: system.mem_ctrl.dram: Timing access to addr 0x29e08, rank/bank/row 0 4 1
315112000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315112000
315130750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315161000: system.mem_ctrl.dram: Address: 0x29e08 Rank 0 Bank 4 Row 1
315161000: system.mem_ctrl.dram: Timing access to addr 0x29e08, rank/bank/row 0 4 1
315161000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315161000
315179750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315210000: system.mem_ctrl.dram: Address: 0x29e08 Rank 0 Bank 4 Row 1
315210000: system.mem_ctrl.dram: Timing access to addr 0x29e08, rank/bank/row 0 4 1
315210000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315210000
315228750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315259000: system.mem_ctrl.dram: Address: 0x29e10 Rank 0 Bank 4 Row 1
315259000: system.mem_ctrl.dram: Timing access to addr 0x29e10, rank/bank/row 0 4 1
315259000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315259000
315277750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315308000: system.mem_ctrl.dram: Address: 0x94f80 Rank 1 Bank 2 Row 4
315308000: system.mem_ctrl.dram: Timing access to addr 0x94f80, rank/bank/row 1 2 4
315308000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315308000
315326750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
315357000: system.mem_ctrl.dram: Address: 0x29e10 Rank 0 Bank 4 Row 1
315357000: system.mem_ctrl.dram: Timing access to addr 0x29e10, rank/bank/row 0 4 1
315357000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315357000
315375750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315406000: system.mem_ctrl.dram: Address: 0x29e10 Rank 0 Bank 4 Row 1
315406000: system.mem_ctrl.dram: Timing access to addr 0x29e10, rank/bank/row 0 4 1
315406000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315406000
315424750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315455000: system.mem_ctrl.dram: Address: 0x29e18 Rank 0 Bank 4 Row 1
315455000: system.mem_ctrl.dram: Timing access to addr 0x29e18, rank/bank/row 0 4 1
315455000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315455000
315473750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315504000: system.mem_ctrl.dram: Address: 0x29e18 Rank 0 Bank 4 Row 1
315504000: system.mem_ctrl.dram: Timing access to addr 0x29e18, rank/bank/row 0 4 1
315504000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315504000
315522750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315553000: system.mem_ctrl.dram: Address: 0x29e18 Rank 0 Bank 4 Row 1
315553000: system.mem_ctrl.dram: Timing access to addr 0x29e18, rank/bank/row 0 4 1
315553000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315553000
315571750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315602000: system.mem_ctrl.dram: Address: 0x29e20 Rank 0 Bank 4 Row 1
315602000: system.mem_ctrl.dram: Timing access to addr 0x29e20, rank/bank/row 0 4 1
315602000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315602000
315602000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 315609500, now got 1 active
315602000: system.mem_ctrl.dram: Auto-precharged bank: 4
315620750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315651000: system.mem_ctrl.dram: Address: 0x29e20 Rank 0 Bank 4 Row 1
315651000: system.mem_ctrl.dram: Timing access to addr 0x29e20, rank/bank/row 0 4 1
315651000: system.mem_ctrl.dram: Activate at tick 315651000
315651000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 315651000, now got 2 active
315651000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315664750
315683500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315714000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
315714000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
315714000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315714000
315732750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315763000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
315763000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
315763000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315763000
315781750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315812000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
315812000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
315812000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315812000
315830750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315861000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
315861000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
315861000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315861000
315879750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315910000: system.mem_ctrl.dram: Address: 0x29e30 Rank 0 Bank 4 Row 1
315910000: system.mem_ctrl.dram: Timing access to addr 0x29e30, rank/bank/row 0 4 1
315910000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315910000
315928750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315959000: system.mem_ctrl.dram: Address: 0x29f00 Rank 0 Bank 4 Row 1
315959000: system.mem_ctrl.dram: Timing access to addr 0x29f00, rank/bank/row 0 4 1
315959000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315959000
315977750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
316008000: system.mem_ctrl.dram: Address: 0x29f00 Rank 0 Bank 4 Row 1
316008000: system.mem_ctrl.dram: Timing access to addr 0x29f00, rank/bank/row 0 4 1
316008000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316008000
316026750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
316057000: system.mem_ctrl.dram: Address: 0x29f00 Rank 0 Bank 4 Row 1
316057000: system.mem_ctrl.dram: Timing access to addr 0x29f00, rank/bank/row 0 4 1
316057000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316057000
316075750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
316106000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
316106000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
316106000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316106000
316124750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
316155000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
316155000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
316155000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316155000
316173750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
316204000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
316204000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
316204000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316204000
316222750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
316253000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
316253000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
316253000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316253000
316271750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
316302000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
316302000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
316302000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316302000
316320750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
316351000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
316351000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
316351000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316351000
316369750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
316400000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
316400000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
316400000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316400000
316400000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 316407500, now got 1 active
316400000: system.mem_ctrl.dram: Auto-precharged bank: 4
316418750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
316449000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
316449000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
316449000: system.mem_ctrl.dram: Activate at tick 316449000
316449000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 316449000, now got 2 active
316449000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316462750
316481500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
316512000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
316512000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
316512000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316512000
316530750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
316561000: system.mem_ctrl.dram: Address: 0x29f18 Rank 0 Bank 4 Row 1
316561000: system.mem_ctrl.dram: Timing access to addr 0x29f18, rank/bank/row 0 4 1
316561000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316561000
316579750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
316610000: system.mem_ctrl.dram: Address: 0x29f18 Rank 0 Bank 4 Row 1
316610000: system.mem_ctrl.dram: Timing access to addr 0x29f18, rank/bank/row 0 4 1
316610000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316610000
316628750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
316659000: system.mem_ctrl.dram: Address: 0x29f18 Rank 0 Bank 4 Row 1
316659000: system.mem_ctrl.dram: Timing access to addr 0x29f18, rank/bank/row 0 4 1
316659000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316659000
316677750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
316708000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
316708000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
316708000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316708000
316726750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
316757000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
316757000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
316757000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316757000
316775750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
316806000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
316806000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
316806000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316806000
316824750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
316855000: system.mem_ctrl.dram: Address: 0x29f60 Rank 0 Bank 4 Row 1
316855000: system.mem_ctrl.dram: Timing access to addr 0x29f60, rank/bank/row 0 4 1
316855000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316855000
316873750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
316904000: system.mem_ctrl.dram: Address: 0x29f60 Rank 0 Bank 4 Row 1
316904000: system.mem_ctrl.dram: Timing access to addr 0x29f60, rank/bank/row 0 4 1
316904000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316904000
316922750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
316953000: system.mem_ctrl.dram: Address: 0x94b28 Rank 1 Bank 2 Row 4
316953000: system.mem_ctrl.dram: Timing access to addr 0x94b28, rank/bank/row 1 2 4
316953000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316953000
316971750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
317002000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
317002000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
317002000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317002000
317020750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317051000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
317051000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
317051000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317051000
317069750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317100000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
317100000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
317100000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317100000
317118750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317149000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
317149000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
317149000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317149000
317167750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317198000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
317198000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
317198000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317198000
317216750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317247000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
317247000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
317247000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317247000
317265750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317296000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
317296000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
317296000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317296000
317314750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317345000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
317345000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
317345000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317345000
317345000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 317352500, now got 1 active
317345000: system.mem_ctrl.dram: Auto-precharged bank: 5
317363750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317415000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
317415000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
317415000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317415000
317433750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317464000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
317464000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
317464000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317464000
317482750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317513000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
317513000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
317513000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317513000
317531750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317562000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
317562000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
317562000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317562000
317580750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317611000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
317611000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
317611000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317611000
317629750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317660000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
317660000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
317660000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317660000
317660000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 317667500, now got 0 active
317660000: system.mem_ctrl.dram: Auto-precharged bank: 4
317678750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317709000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
317709000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
317709000: system.mem_ctrl.dram: Activate at tick 317709000
317709000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 317709000, now got 1 active
317709000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317722750
317741500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317772000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
317772000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
317772000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317772000
317790750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317821000: system.mem_ctrl.dram: Address: 0x94f83 Rank 1 Bank 2 Row 4
317821000: system.mem_ctrl.dram: Timing access to addr 0x94f83, rank/bank/row 1 2 4
317821000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317821000
317839750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
317870000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
317870000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
317870000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317870000
317888750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317919000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
317919000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
317919000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317919000
317937750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317968000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
317968000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
317968000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317968000
317986750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318017000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
318017000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
318017000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318017000
318035750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318066000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
318066000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
318066000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318066000
318084750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318115000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
318115000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
318115000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318115000
318133750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318164000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
318164000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
318164000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318164000
318182750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318213000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
318213000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
318213000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318213000
318231750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318262000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
318262000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
318262000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318262000
318280750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318311000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
318311000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
318311000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318311000
318329750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318360000: system.mem_ctrl.dram: Address: 0x94f84 Rank 1 Bank 2 Row 4
318360000: system.mem_ctrl.dram: Timing access to addr 0x94f84, rank/bank/row 1 2 4
318360000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318360000
318378750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
318409000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
318409000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
318409000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318409000
318427750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318458000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
318458000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
318458000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318458000
318476750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318507000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
318507000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
318507000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318507000
318525750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318556000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
318556000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
318556000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318556000
318556000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 318563500, now got 0 active
318556000: system.mem_ctrl.dram: Auto-precharged bank: 4
318574750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318605000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
318605000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
318605000: system.mem_ctrl.dram: Activate at tick 318605000
318605000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 318605000, now got 1 active
318605000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318618750
318637500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318668000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
318668000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
318668000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318668000
318686750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318717000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
318717000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
318717000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318717000
318735750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318766000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
318766000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
318766000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318766000
318784750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318815000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
318815000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
318815000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318815000
318833750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318864000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
318864000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
318864000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318864000
318882750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318913000: system.mem_ctrl.dram: Address: 0x94f85 Rank 1 Bank 2 Row 4
318913000: system.mem_ctrl.dram: Timing access to addr 0x94f85, rank/bank/row 1 2 4
318913000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318913000
318931750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
318962000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
318962000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
318962000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318962000
318980750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
319011000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
319011000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
319011000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 319011000
319029750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
319060000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
319060000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
319060000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 319060000
319078750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
319109000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
319109000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
319109000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 319109000
319127750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
319158000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
319158000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
319158000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 319158000
319176750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
319207000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
319207000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
319207000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 319207000
319225750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
319236250: 1: Refresh due
319236250: 1: Precharging all
319236250: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 319236250, now got 0 active
319236250: 0: Refresh due
319236250: 0: Precharging all
319236250: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 319236250, now got 0 active
319256000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
319510000: 1: Scheduling next request after refreshing rank 1
319510000: 0: Scheduling next request after refreshing rank 0
319510000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
319510000: system.mem_ctrl.dram: Activate at tick 319510000
319510000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 319510000, now got 1 active
319510000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 319523750
319542500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
319573000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
319573000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
319573000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 319573000
319591750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
319622000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
319622000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
319622000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 319622000
319640750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
319671000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
319671000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
319671000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 319671000
319689750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
319720000: system.mem_ctrl.dram: Address: 0x94f86 Rank 1 Bank 2 Row 4
319720000: system.mem_ctrl.dram: Timing access to addr 0x94f86, rank/bank/row 1 2 4
319720000: system.mem_ctrl.dram: Activate at tick 319720000
319720000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 319720000, now got 1 active
319720000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 319733750
319752500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
319783000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
319783000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
319783000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 319783000
319801750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
319832000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
319832000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
319832000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 319832000
319850750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
319881000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
319881000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
319881000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 319881000
319899750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
319930000: system.mem_ctrl.dram: Address: 0x29f60 Rank 0 Bank 4 Row 1
319930000: system.mem_ctrl.dram: Timing access to addr 0x29f60, rank/bank/row 0 4 1
319930000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 319930000
319948750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
319979000: system.mem_ctrl.dram: Address: 0x29f60 Rank 0 Bank 4 Row 1
319979000: system.mem_ctrl.dram: Timing access to addr 0x29f60, rank/bank/row 0 4 1
319979000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 319979000
319997750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
320028000: system.mem_ctrl.dram: Address: 0x94b28 Rank 1 Bank 2 Row 4
320028000: system.mem_ctrl.dram: Timing access to addr 0x94b28, rank/bank/row 1 2 4
320028000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320028000
320046750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
320077000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
320077000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
320077000: system.mem_ctrl.dram: Activate at tick 320077000
320077000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 320077000, now got 2 active
320077000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320090750
320109500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
320140000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
320140000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
320140000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320140000
320158750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
320189000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
320189000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
320189000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320189000
320207750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
320238000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
320238000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
320238000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320238000
320256750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
320287000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
320287000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
320287000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320287000
320305750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
320336000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
320336000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
320336000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320336000
320354750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
320385000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
320385000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
320385000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320385000
320403750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
320434000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
320434000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
320434000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320434000
320452750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
320504000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
320504000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
320504000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320504000
320522750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
320553000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
320553000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
320553000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320553000
320571750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
320602000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
320602000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
320602000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320602000
320620750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
320651000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
320651000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
320651000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320651000
320669750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
320700000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
320700000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
320700000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320700000
320718750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
320749000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
320749000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
320749000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320749000
320767750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
320798000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
320798000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
320798000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320798000
320798000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 320805500, now got 1 active
320798000: system.mem_ctrl.dram: Auto-precharged bank: 4
320816750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
320847000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
320847000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
320847000: system.mem_ctrl.dram: Activate at tick 320847000
320847000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 320847000, now got 2 active
320847000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320860750
320879500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
320910000: system.mem_ctrl.dram: Address: 0x94f87 Rank 1 Bank 2 Row 4
320910000: system.mem_ctrl.dram: Timing access to addr 0x94f87, rank/bank/row 1 2 4
320910000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320910000
320928750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
320959000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
320959000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
320959000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320959000
320977750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321008000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
321008000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
321008000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321008000
321026750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321057000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
321057000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
321057000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321057000
321075750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321106000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
321106000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
321106000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321106000
321124750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321155000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
321155000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
321155000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321155000
321173750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321204000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
321204000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
321204000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321204000
321222750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321253000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
321253000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
321253000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321253000
321271750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321302000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
321302000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
321302000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321302000
321320750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321351000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
321351000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
321351000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321351000
321369750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321400000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
321400000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
321400000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321400000
321418750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321449000: system.mem_ctrl.dram: Address: 0x29df0 Rank 0 Bank 4 Row 1
321449000: system.mem_ctrl.dram: Timing access to addr 0x29df0, rank/bank/row 0 4 1
321449000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321449000
321467750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321498000: system.mem_ctrl.dram: Address: 0x29df0 Rank 0 Bank 4 Row 1
321498000: system.mem_ctrl.dram: Timing access to addr 0x29df0, rank/bank/row 0 4 1
321498000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321498000
321516750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321547000: system.mem_ctrl.dram: Address: 0x29df8 Rank 0 Bank 4 Row 1
321547000: system.mem_ctrl.dram: Timing access to addr 0x29df8, rank/bank/row 0 4 1
321547000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321547000
321565750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321596000: system.mem_ctrl.dram: Address: 0x29df8 Rank 0 Bank 4 Row 1
321596000: system.mem_ctrl.dram: Timing access to addr 0x29df8, rank/bank/row 0 4 1
321596000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321596000
321614750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321645000: system.mem_ctrl.dram: Address: 0x29e00 Rank 0 Bank 4 Row 1
321645000: system.mem_ctrl.dram: Timing access to addr 0x29e00, rank/bank/row 0 4 1
321645000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321645000
321645000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 321652500, now got 1 active
321645000: system.mem_ctrl.dram: Auto-precharged bank: 4
321663750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321694000: system.mem_ctrl.dram: Address: 0x29e00 Rank 0 Bank 4 Row 1
321694000: system.mem_ctrl.dram: Timing access to addr 0x29e00, rank/bank/row 0 4 1
321694000: system.mem_ctrl.dram: Activate at tick 321694000
321694000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 321694000, now got 2 active
321694000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321707750
321726500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321757000: system.mem_ctrl.dram: Address: 0x29e08 Rank 0 Bank 4 Row 1
321757000: system.mem_ctrl.dram: Timing access to addr 0x29e08, rank/bank/row 0 4 1
321757000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321757000
321775750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321806000: system.mem_ctrl.dram: Address: 0x29e08 Rank 0 Bank 4 Row 1
321806000: system.mem_ctrl.dram: Timing access to addr 0x29e08, rank/bank/row 0 4 1
321806000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321806000
321824750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321855000: system.mem_ctrl.dram: Address: 0x29e08 Rank 0 Bank 4 Row 1
321855000: system.mem_ctrl.dram: Timing access to addr 0x29e08, rank/bank/row 0 4 1
321855000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321855000
321873750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321904000: system.mem_ctrl.dram: Address: 0x29e10 Rank 0 Bank 4 Row 1
321904000: system.mem_ctrl.dram: Timing access to addr 0x29e10, rank/bank/row 0 4 1
321904000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321904000
321922750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321953000: system.mem_ctrl.dram: Address: 0x94f88 Rank 1 Bank 2 Row 4
321953000: system.mem_ctrl.dram: Timing access to addr 0x94f88, rank/bank/row 1 2 4
321953000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321953000
321971750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
322002000: system.mem_ctrl.dram: Address: 0x29e10 Rank 0 Bank 4 Row 1
322002000: system.mem_ctrl.dram: Timing access to addr 0x29e10, rank/bank/row 0 4 1
322002000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322002000
322020750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322051000: system.mem_ctrl.dram: Address: 0x29e10 Rank 0 Bank 4 Row 1
322051000: system.mem_ctrl.dram: Timing access to addr 0x29e10, rank/bank/row 0 4 1
322051000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322051000
322069750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322100000: system.mem_ctrl.dram: Address: 0x29e18 Rank 0 Bank 4 Row 1
322100000: system.mem_ctrl.dram: Timing access to addr 0x29e18, rank/bank/row 0 4 1
322100000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322100000
322118750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322149000: system.mem_ctrl.dram: Address: 0x29e18 Rank 0 Bank 4 Row 1
322149000: system.mem_ctrl.dram: Timing access to addr 0x29e18, rank/bank/row 0 4 1
322149000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322149000
322167750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322198000: system.mem_ctrl.dram: Address: 0x29e18 Rank 0 Bank 4 Row 1
322198000: system.mem_ctrl.dram: Timing access to addr 0x29e18, rank/bank/row 0 4 1
322198000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322198000
322216750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322247000: system.mem_ctrl.dram: Address: 0x29e20 Rank 0 Bank 4 Row 1
322247000: system.mem_ctrl.dram: Timing access to addr 0x29e20, rank/bank/row 0 4 1
322247000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322247000
322265750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322296000: system.mem_ctrl.dram: Address: 0x29e20 Rank 0 Bank 4 Row 1
322296000: system.mem_ctrl.dram: Timing access to addr 0x29e20, rank/bank/row 0 4 1
322296000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322296000
322314750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322345000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
322345000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
322345000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322345000
322363750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322394000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
322394000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
322394000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322394000
322412750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322443000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
322443000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
322443000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322443000
322461750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322492000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
322492000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
322492000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322492000
322492000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 322499500, now got 1 active
322492000: system.mem_ctrl.dram: Auto-precharged bank: 4
322510750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322541000: system.mem_ctrl.dram: Address: 0x29e30 Rank 0 Bank 4 Row 1
322541000: system.mem_ctrl.dram: Timing access to addr 0x29e30, rank/bank/row 0 4 1
322541000: system.mem_ctrl.dram: Activate at tick 322541000
322541000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 322541000, now got 2 active
322541000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322554750
322573500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322604000: system.mem_ctrl.dram: Address: 0x29f00 Rank 0 Bank 4 Row 1
322604000: system.mem_ctrl.dram: Timing access to addr 0x29f00, rank/bank/row 0 4 1
322604000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322604000
322622750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322653000: system.mem_ctrl.dram: Address: 0x29f00 Rank 0 Bank 4 Row 1
322653000: system.mem_ctrl.dram: Timing access to addr 0x29f00, rank/bank/row 0 4 1
322653000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322653000
322671750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322702000: system.mem_ctrl.dram: Address: 0x29f00 Rank 0 Bank 4 Row 1
322702000: system.mem_ctrl.dram: Timing access to addr 0x29f00, rank/bank/row 0 4 1
322702000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322702000
322720750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322751000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
322751000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
322751000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322751000
322769750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322800000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
322800000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
322800000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322800000
322818750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322849000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
322849000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
322849000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322849000
322867750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322898000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
322898000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
322898000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322898000
322916750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322947000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
322947000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
322947000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322947000
322965750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322996000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
322996000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
322996000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322996000
323014750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323045000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
323045000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
323045000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323045000
323063750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323094000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
323094000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
323094000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323094000
323112750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323143000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
323143000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
323143000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323143000
323161750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323192000: system.mem_ctrl.dram: Address: 0x29f18 Rank 0 Bank 4 Row 1
323192000: system.mem_ctrl.dram: Timing access to addr 0x29f18, rank/bank/row 0 4 1
323192000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323192000
323210750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323241000: system.mem_ctrl.dram: Address: 0x29f18 Rank 0 Bank 4 Row 1
323241000: system.mem_ctrl.dram: Timing access to addr 0x29f18, rank/bank/row 0 4 1
323241000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323241000
323259750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323290000: system.mem_ctrl.dram: Address: 0x29f18 Rank 0 Bank 4 Row 1
323290000: system.mem_ctrl.dram: Timing access to addr 0x29f18, rank/bank/row 0 4 1
323290000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323290000
323290000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 323297500, now got 1 active
323290000: system.mem_ctrl.dram: Auto-precharged bank: 4
323308750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323339000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
323339000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
323339000: system.mem_ctrl.dram: Activate at tick 323339000
323339000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 323339000, now got 2 active
323339000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323352750
323371500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323402000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
323402000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
323402000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323402000
323420750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323451000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
323451000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
323451000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323451000
323469750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323500000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
323500000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
323500000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323500000
323518750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323549000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
323549000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
323549000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323549000
323567750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323598000: system.mem_ctrl.dram: Address: 0x29f28 Rank 0 Bank 4 Row 1
323598000: system.mem_ctrl.dram: Timing access to addr 0x29f28, rank/bank/row 0 4 1
323598000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323598000
323616750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323647000: system.mem_ctrl.dram: Address: 0x29f28 Rank 0 Bank 4 Row 1
323647000: system.mem_ctrl.dram: Timing access to addr 0x29f28, rank/bank/row 0 4 1
323647000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323647000
323665750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323696000: system.mem_ctrl.dram: Address: 0x29f28 Rank 0 Bank 4 Row 1
323696000: system.mem_ctrl.dram: Timing access to addr 0x29f28, rank/bank/row 0 4 1
323696000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323696000
323714750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323745000: system.mem_ctrl.dram: Address: 0x29f28 Rank 0 Bank 4 Row 1
323745000: system.mem_ctrl.dram: Timing access to addr 0x29f28, rank/bank/row 0 4 1
323745000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323745000
323763750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323794000: system.mem_ctrl.dram: Address: 0x29f30 Rank 0 Bank 4 Row 1
323794000: system.mem_ctrl.dram: Timing access to addr 0x29f30, rank/bank/row 0 4 1
323794000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323794000
323812750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323843000: system.mem_ctrl.dram: Address: 0x29f30 Rank 0 Bank 4 Row 1
323843000: system.mem_ctrl.dram: Timing access to addr 0x29f30, rank/bank/row 0 4 1
323843000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323843000
323861750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323892000: system.mem_ctrl.dram: Address: 0x29f30 Rank 0 Bank 4 Row 1
323892000: system.mem_ctrl.dram: Timing access to addr 0x29f30, rank/bank/row 0 4 1
323892000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323892000
323910750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323941000: system.mem_ctrl.dram: Address: 0x29f30 Rank 0 Bank 4 Row 1
323941000: system.mem_ctrl.dram: Timing access to addr 0x29f30, rank/bank/row 0 4 1
323941000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323941000
323959750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323990000: system.mem_ctrl.dram: Address: 0x29f38 Rank 0 Bank 4 Row 1
323990000: system.mem_ctrl.dram: Timing access to addr 0x29f38, rank/bank/row 0 4 1
323990000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323990000
324008750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324039000: system.mem_ctrl.dram: Address: 0x29f38 Rank 0 Bank 4 Row 1
324039000: system.mem_ctrl.dram: Timing access to addr 0x29f38, rank/bank/row 0 4 1
324039000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324039000
324057750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324088000: system.mem_ctrl.dram: Address: 0x29f38 Rank 0 Bank 4 Row 1
324088000: system.mem_ctrl.dram: Timing access to addr 0x29f38, rank/bank/row 0 4 1
324088000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324088000
324088000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 324095500, now got 1 active
324088000: system.mem_ctrl.dram: Auto-precharged bank: 4
324106750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324137000: system.mem_ctrl.dram: Address: 0x29f60 Rank 0 Bank 4 Row 1
324137000: system.mem_ctrl.dram: Timing access to addr 0x29f60, rank/bank/row 0 4 1
324137000: system.mem_ctrl.dram: Activate at tick 324137000
324137000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 324137000, now got 2 active
324137000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324150750
324169500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324200000: system.mem_ctrl.dram: Address: 0x29f60 Rank 0 Bank 4 Row 1
324200000: system.mem_ctrl.dram: Timing access to addr 0x29f60, rank/bank/row 0 4 1
324200000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324200000
324218750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324249000: system.mem_ctrl.dram: Address: 0x94b28 Rank 1 Bank 2 Row 4
324249000: system.mem_ctrl.dram: Timing access to addr 0x94b28, rank/bank/row 1 2 4
324249000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324249000
324267750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
324298000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
324298000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
324298000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324298000
324316750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324347000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
324347000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
324347000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324347000
324365750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324396000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
324396000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
324396000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324396000
324414750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324445000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
324445000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
324445000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324445000
324463750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324494000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
324494000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
324494000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324494000
324512750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324543000: system.mem_ctrl.dram: Address: 0x2a630 Rank 0 Bank 5 Row 1
324543000: system.mem_ctrl.dram: Timing access to addr 0x2a630, rank/bank/row 0 5 1
324543000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324543000
324561750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324592000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
324592000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
324592000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324592000
324610750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324641000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
324641000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
324641000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324641000
324641000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 324648500, now got 1 active
324641000: system.mem_ctrl.dram: Auto-precharged bank: 5
324659750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324711000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
324711000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
324711000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324711000
324729750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324760000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
324760000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
324760000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324760000
324778750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324809000: system.mem_ctrl.dram: Address: 0x29dc0 Rank 0 Bank 4 Row 1
324809000: system.mem_ctrl.dram: Timing access to addr 0x29dc0, rank/bank/row 0 4 1
324809000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324809000
324827750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324858000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
324858000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
324858000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324858000
324876750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324907000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
324907000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
324907000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324907000
324925750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324956000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
324956000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
324956000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324956000
324974750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
325005000: system.mem_ctrl.dram: Address: 0x29dc8 Rank 0 Bank 4 Row 1
325005000: system.mem_ctrl.dram: Timing access to addr 0x29dc8, rank/bank/row 0 4 1
325005000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325005000
325023750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
325054000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
325054000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
325054000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325054000
325072750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
325103000: system.mem_ctrl.dram: Address: 0x94f8d Rank 1 Bank 2 Row 4
325103000: system.mem_ctrl.dram: Timing access to addr 0x94f8d, rank/bank/row 1 2 4
325103000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325103000
325121750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
325152000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
325152000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
325152000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325152000
325170750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
325201000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
325201000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
325201000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325201000
325219750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
325250000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
325250000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
325250000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325250000
325268750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
325299000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
325299000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
325299000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325299000
325317750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
325348000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
325348000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
325348000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325348000
325366750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
325397000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
325397000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
325397000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325397000
325397000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 325404500, now got 0 active
325397000: system.mem_ctrl.dram: Auto-precharged bank: 4
325415750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
325446000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
325446000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
325446000: system.mem_ctrl.dram: Activate at tick 325446000
325446000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 325446000, now got 1 active
325446000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325459750
325478500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
325509000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
325509000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
325509000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325509000
325527750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
325558000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
325558000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
325558000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325558000
325576750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
325607000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
325607000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
325607000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325607000
325625750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
325656000: system.mem_ctrl.dram: Address: 0x94f8e Rank 1 Bank 2 Row 4
325656000: system.mem_ctrl.dram: Timing access to addr 0x94f8e, rank/bank/row 1 2 4
325656000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325656000
325674750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
325705000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
325705000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
325705000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325705000
325723750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
325754000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
325754000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
325754000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325754000
325772750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
325803000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
325803000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
325803000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325803000
325821750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
325852000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
325852000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
325852000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325852000
325870750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
325901000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
325901000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
325901000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325901000
325919750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
325950000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
325950000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
325950000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325950000
325968750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
325999000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
325999000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
325999000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325999000
326017750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326048000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
326048000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
326048000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326048000
326066750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326097000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
326097000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
326097000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326097000
326115750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326146000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
326146000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
326146000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326146000
326164750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326195000: system.mem_ctrl.dram: Address: 0x94f8f Rank 1 Bank 2 Row 4
326195000: system.mem_ctrl.dram: Timing access to addr 0x94f8f, rank/bank/row 1 2 4
326195000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326195000
326213750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
326244000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
326244000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
326244000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326244000
326262750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326293000: system.mem_ctrl.dram: Address: 0x29dd0 Rank 0 Bank 4 Row 1
326293000: system.mem_ctrl.dram: Timing access to addr 0x29dd0, rank/bank/row 0 4 1
326293000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326293000
326293000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 326300500, now got 0 active
326293000: system.mem_ctrl.dram: Auto-precharged bank: 4
326311750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326342000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
326342000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
326342000: system.mem_ctrl.dram: Activate at tick 326342000
326342000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 326342000, now got 1 active
326342000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326355750
326374500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326405000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
326405000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
326405000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326405000
326423750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326454000: system.mem_ctrl.dram: Address: 0x29dd8 Rank 0 Bank 4 Row 1
326454000: system.mem_ctrl.dram: Timing access to addr 0x29dd8, rank/bank/row 0 4 1
326454000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326454000
326472750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326503000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
326503000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
326503000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326503000
326521750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326552000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
326552000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
326552000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326552000
326570750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326601000: system.mem_ctrl.dram: Address: 0x29de0 Rank 0 Bank 4 Row 1
326601000: system.mem_ctrl.dram: Timing access to addr 0x29de0, rank/bank/row 0 4 1
326601000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326601000
326619750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326650000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
326650000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
326650000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326650000
326668750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326699000: system.mem_ctrl.dram: Address: 0x29de8 Rank 0 Bank 4 Row 1
326699000: system.mem_ctrl.dram: Timing access to addr 0x29de8, rank/bank/row 0 4 1
326699000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326699000
326717750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326748000: system.mem_ctrl.dram: Address: 0x29df0 Rank 0 Bank 4 Row 1
326748000: system.mem_ctrl.dram: Timing access to addr 0x29df0, rank/bank/row 0 4 1
326748000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326748000
326766750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326797000: system.mem_ctrl.dram: Address: 0x29df0 Rank 0 Bank 4 Row 1
326797000: system.mem_ctrl.dram: Timing access to addr 0x29df0, rank/bank/row 0 4 1
326797000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326797000
326815750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326846000: system.mem_ctrl.dram: Address: 0x29df8 Rank 0 Bank 4 Row 1
326846000: system.mem_ctrl.dram: Timing access to addr 0x29df8, rank/bank/row 0 4 1
326846000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326846000
326864750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326895000: system.mem_ctrl.dram: Address: 0x29df8 Rank 0 Bank 4 Row 1
326895000: system.mem_ctrl.dram: Timing access to addr 0x29df8, rank/bank/row 0 4 1
326895000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326895000
326913750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326944000: system.mem_ctrl.dram: Address: 0x29e00 Rank 0 Bank 4 Row 1
326944000: system.mem_ctrl.dram: Timing access to addr 0x29e00, rank/bank/row 0 4 1
326944000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326944000
326962750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326993000: system.mem_ctrl.dram: Address: 0x29e00 Rank 0 Bank 4 Row 1
326993000: system.mem_ctrl.dram: Timing access to addr 0x29e00, rank/bank/row 0 4 1
326993000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326993000
327011750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
327022500: 0: Refresh due
327022500: 0: Precharging all
327022500: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 327022500, now got 0 active
327022500: 1: Refresh due
327022500: 1: Precharging all
327022500: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 327022500, now got 0 active
327042000: system.mem_ctrl.dram: Address: 0x29e08 Rank 0 Bank 4 Row 1
327296250: 0: Scheduling next request after refreshing rank 0
327296250: system.mem_ctrl.dram: Timing access to addr 0x29e08, rank/bank/row 0 4 1
327296250: system.mem_ctrl.dram: Activate at tick 327296250
327296250: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 327296250, now got 1 active
327296250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 327310000
327296250: 1: Scheduling next request after refreshing rank 1
327328750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
327359000: system.mem_ctrl.dram: Address: 0x29e08 Rank 0 Bank 4 Row 1
327359000: system.mem_ctrl.dram: Timing access to addr 0x29e08, rank/bank/row 0 4 1
327359000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 327359000
327377750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
327408000: system.mem_ctrl.dram: Address: 0x29e08 Rank 0 Bank 4 Row 1
327408000: system.mem_ctrl.dram: Timing access to addr 0x29e08, rank/bank/row 0 4 1
327408000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 327408000
327426750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
327457000: system.mem_ctrl.dram: Address: 0x29e10 Rank 0 Bank 4 Row 1
327457000: system.mem_ctrl.dram: Timing access to addr 0x29e10, rank/bank/row 0 4 1
327457000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 327457000
327475750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
327506000: system.mem_ctrl.dram: Address: 0x94f90 Rank 1 Bank 2 Row 4
327506000: system.mem_ctrl.dram: Timing access to addr 0x94f90, rank/bank/row 1 2 4
327506000: system.mem_ctrl.dram: Activate at tick 327506000
327506000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 327506000, now got 1 active
327506000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 327519750
327538500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
327569000: system.mem_ctrl.dram: Address: 0x29e10 Rank 0 Bank 4 Row 1
327569000: system.mem_ctrl.dram: Timing access to addr 0x29e10, rank/bank/row 0 4 1
327569000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 327569000
327587750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
327618000: system.mem_ctrl.dram: Address: 0x29e10 Rank 0 Bank 4 Row 1
327618000: system.mem_ctrl.dram: Timing access to addr 0x29e10, rank/bank/row 0 4 1
327618000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 327618000
327636750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
327667000: system.mem_ctrl.dram: Address: 0x29e18 Rank 0 Bank 4 Row 1
327667000: system.mem_ctrl.dram: Timing access to addr 0x29e18, rank/bank/row 0 4 1
327667000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 327667000
327685750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
327716000: system.mem_ctrl.dram: Address: 0x29e18 Rank 0 Bank 4 Row 1
327716000: system.mem_ctrl.dram: Timing access to addr 0x29e18, rank/bank/row 0 4 1
327716000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 327716000
327734750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
327765000: system.mem_ctrl.dram: Address: 0x29e18 Rank 0 Bank 4 Row 1
327765000: system.mem_ctrl.dram: Timing access to addr 0x29e18, rank/bank/row 0 4 1
327765000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 327765000
327783750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
327814000: system.mem_ctrl.dram: Address: 0x29e20 Rank 0 Bank 4 Row 1
327814000: system.mem_ctrl.dram: Timing access to addr 0x29e20, rank/bank/row 0 4 1
327814000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 327814000
327832750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
327863000: system.mem_ctrl.dram: Address: 0x29e20 Rank 0 Bank 4 Row 1
327863000: system.mem_ctrl.dram: Timing access to addr 0x29e20, rank/bank/row 0 4 1
327863000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 327863000
327881750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
327912000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
327912000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
327912000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 327912000
327930750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
327961000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
327961000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
327961000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 327961000
327979750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
328010000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
328010000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
328010000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328010000
328028750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
328059000: system.mem_ctrl.dram: Address: 0x29e28 Rank 0 Bank 4 Row 1
328059000: system.mem_ctrl.dram: Timing access to addr 0x29e28, rank/bank/row 0 4 1
328059000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328059000
328077750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
328108000: system.mem_ctrl.dram: Address: 0x29e30 Rank 0 Bank 4 Row 1
328108000: system.mem_ctrl.dram: Timing access to addr 0x29e30, rank/bank/row 0 4 1
328108000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328108000
328108000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 328115500, now got 0 active
328108000: system.mem_ctrl.dram: Auto-precharged bank: 4
328126750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
328157000: system.mem_ctrl.dram: Address: 0x29f00 Rank 0 Bank 4 Row 1
328157000: system.mem_ctrl.dram: Timing access to addr 0x29f00, rank/bank/row 0 4 1
328157000: system.mem_ctrl.dram: Activate at tick 328157000
328157000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 328157000, now got 1 active
328157000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328170750
328189500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
328220000: system.mem_ctrl.dram: Address: 0x29f00 Rank 0 Bank 4 Row 1
328220000: system.mem_ctrl.dram: Timing access to addr 0x29f00, rank/bank/row 0 4 1
328220000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328220000
328238750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
328269000: system.mem_ctrl.dram: Address: 0x29f00 Rank 0 Bank 4 Row 1
328269000: system.mem_ctrl.dram: Timing access to addr 0x29f00, rank/bank/row 0 4 1
328269000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328269000
328287750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
328318000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
328318000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
328318000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328318000
328336750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
328367000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
328367000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
328367000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328367000
328385750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
328416000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
328416000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
328416000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328416000
328434750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
328465000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
328465000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
328465000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328465000
328483750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
328514000: system.mem_ctrl.dram: Address: 0x29f08 Rank 0 Bank 4 Row 1
328514000: system.mem_ctrl.dram: Timing access to addr 0x29f08, rank/bank/row 0 4 1
328514000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328514000
328532750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
328563000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
328563000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
328563000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328563000
328581750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
328612000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
328612000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
328612000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328612000
328630750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
328661000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
328661000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
328661000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328661000
328679750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
328710000: system.mem_ctrl.dram: Address: 0x29f10 Rank 0 Bank 4 Row 1
328710000: system.mem_ctrl.dram: Timing access to addr 0x29f10, rank/bank/row 0 4 1
328710000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328710000
328728750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
328759000: system.mem_ctrl.dram: Address: 0x29f18 Rank 0 Bank 4 Row 1
328759000: system.mem_ctrl.dram: Timing access to addr 0x29f18, rank/bank/row 0 4 1
328759000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328759000
328777750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
328808000: system.mem_ctrl.dram: Address: 0x29f18 Rank 0 Bank 4 Row 1
328808000: system.mem_ctrl.dram: Timing access to addr 0x29f18, rank/bank/row 0 4 1
328808000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328808000
328826750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
328857000: system.mem_ctrl.dram: Address: 0x29f18 Rank 0 Bank 4 Row 1
328857000: system.mem_ctrl.dram: Timing access to addr 0x29f18, rank/bank/row 0 4 1
328857000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328857000
328875750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
328906000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
328906000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
328906000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328906000
328906000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 328913500, now got 0 active
328906000: system.mem_ctrl.dram: Auto-precharged bank: 4
328924750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
328955000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
328955000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
328955000: system.mem_ctrl.dram: Activate at tick 328955000
328955000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 328955000, now got 1 active
328955000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328968750
328987500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
329018000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
329018000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
329018000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329018000
329036750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
329067000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
329067000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
329067000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329067000
329085750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
329116000: system.mem_ctrl.dram: Address: 0x29f20 Rank 0 Bank 4 Row 1
329116000: system.mem_ctrl.dram: Timing access to addr 0x29f20, rank/bank/row 0 4 1
329116000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329116000
329134750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
329165000: system.mem_ctrl.dram: Address: 0x29f28 Rank 0 Bank 4 Row 1
329165000: system.mem_ctrl.dram: Timing access to addr 0x29f28, rank/bank/row 0 4 1
329165000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329165000
329183750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
329214000: system.mem_ctrl.dram: Address: 0x29ef8 Rank 0 Bank 4 Row 1
329214000: system.mem_ctrl.dram: Timing access to addr 0x29ef8, rank/bank/row 0 4 1
329214000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329214000
329232750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
329263000: system.mem_ctrl.dram: Address: 0x29ef8 Rank 0 Bank 4 Row 1
329263000: system.mem_ctrl.dram: Timing access to addr 0x29ef8, rank/bank/row 0 4 1
329263000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329263000
329281750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
329312000: system.mem_ctrl.dram: Address: 0x94b28 Rank 1 Bank 2 Row 4
329312000: system.mem_ctrl.dram: Timing access to addr 0x94b28, rank/bank/row 1 2 4
329312000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329312000
329330750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
329361000: system.mem_ctrl.dram: Address: 0x2a638 Rank 0 Bank 5 Row 1
329361000: system.mem_ctrl.dram: Timing access to addr 0x2a638, rank/bank/row 0 5 1
329361000: system.mem_ctrl.dram: Activate at tick 329361000
329361000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 329361000, now got 2 active
329361000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329374750
329393500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
329424000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
329424000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
329424000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329424000
329442750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
329473000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
329473000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
329473000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329473000
329491750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
329522000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
329522000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
329522000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329522000
329540750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
329571000: system.mem_ctrl.dram: Address: 0x2a640 Rank 0 Bank 5 Row 1
329571000: system.mem_ctrl.dram: Timing access to addr 0x2a640, rank/bank/row 0 5 1
329571000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329571000
329589750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
329620000: system.mem_ctrl.dram: Address: 0x2a648 Rank 0 Bank 5 Row 1
329620000: system.mem_ctrl.dram: Timing access to addr 0x2a648, rank/bank/row 0 5 1
329620000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329620000
329638750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
329669000: system.mem_ctrl.dram: Address: 0x2a648 Rank 0 Bank 5 Row 1
329669000: system.mem_ctrl.dram: Timing access to addr 0x2a648, rank/bank/row 0 5 1
329669000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329669000
329687750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
329718000: system.mem_ctrl.dram: Address: 0x94b38 Rank 1 Bank 2 Row 4
329718000: system.mem_ctrl.dram: Timing access to addr 0x94b38, rank/bank/row 1 2 4
329718000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329718000
329736750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
329767000: system.mem_ctrl.dram: Address: 0x2a648 Rank 0 Bank 5 Row 1
329767000: system.mem_ctrl.dram: Timing access to addr 0x2a648, rank/bank/row 0 5 1
329767000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329767000
329785750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
329816000: system.mem_ctrl.dram: Address: 0x94b40 Rank 1 Bank 2 Row 4
329816000: system.mem_ctrl.dram: Timing access to addr 0x94b40, rank/bank/row 1 2 4
329816000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329816000
329834750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
329865000: system.mem_ctrl.dram: Address: 0x2a648 Rank 0 Bank 5 Row 1
329865000: system.mem_ctrl.dram: Timing access to addr 0x2a648, rank/bank/row 0 5 1
329865000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329865000
329883750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
329914000: system.mem_ctrl.dram: Address: 0x94b48 Rank 1 Bank 2 Row 4
329914000: system.mem_ctrl.dram: Timing access to addr 0x94b48, rank/bank/row 1 2 4
329914000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329914000
329932750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
329963000: system.mem_ctrl.dram: Address: 0x14198 Rank 1 Bank 2 Row 0
329963000: system.mem_ctrl.dram: Timing access to addr 0x14198, rank/bank/row 1 2 0
329963000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 329963000, now got 0 active
329963000: system.mem_ctrl.dram: Activate at tick 329976750
329963000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 329976750, now got 1 active
329963000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329990500
330009250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
330040000: system.mem_ctrl.dram: Address: 0x14198 Rank 1 Bank 2 Row 0
330040000: system.mem_ctrl.dram: Timing access to addr 0x14198, rank/bank/row 1 2 0
330040000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330040000
330058750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
330089000: system.mem_ctrl.dram: Address: 0x141a0 Rank 1 Bank 2 Row 0
330089000: system.mem_ctrl.dram: Timing access to addr 0x141a0, rank/bank/row 1 2 0
330089000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330089000
330107750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
330138000: system.mem_ctrl.dram: Address: 0x141a0 Rank 1 Bank 2 Row 0
330138000: system.mem_ctrl.dram: Timing access to addr 0x141a0, rank/bank/row 1 2 0
330138000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330138000
330156750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
330187000: system.mem_ctrl.dram: Address: 0x141a8 Rank 1 Bank 2 Row 0
330187000: system.mem_ctrl.dram: Timing access to addr 0x141a8, rank/bank/row 1 2 0
330187000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330187000
330205750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
330236000: system.mem_ctrl.dram: Address: 0x80720 Rank 0 Bank 0 Row 4
330257000: system.mem_ctrl.dram: Address: 0x141a8 Rank 1 Bank 2 Row 0
330257000: system.mem_ctrl.dram: Timing access to addr 0x141a8, rank/bank/row 1 2 0
330257000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330257000
330275750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
330306000: system.mem_ctrl.dram: Address: 0x94db8 Rank 1 Bank 2 Row 4
330306000: system.mem_ctrl.dram: Timing access to addr 0x94db8, rank/bank/row 1 2 4
330306000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 330306000, now got 0 active
330306000: system.mem_ctrl.dram: Activate at tick 330319750
330306000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 330319750, now got 1 active
330306000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330333500
330352250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
330383000: system.mem_ctrl.dram: Address: 0x141a8 Rank 1 Bank 2 Row 0
330383000: system.mem_ctrl.dram: Timing access to addr 0x141a8, rank/bank/row 1 2 0
330383000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 330383000, now got 0 active
330383000: system.mem_ctrl.dram: Activate at tick 330396750
330383000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 330396750, now got 1 active
330383000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330410500
330429250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
330460000: system.mem_ctrl.dram: Address: 0x141b0 Rank 1 Bank 2 Row 0
330460000: system.mem_ctrl.dram: Timing access to addr 0x141b0, rank/bank/row 1 2 0
330460000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330460000
330478750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
330530000: system.mem_ctrl.dram: Address: 0x141b0 Rank 1 Bank 2 Row 0
330530000: system.mem_ctrl.dram: Timing access to addr 0x141b0, rank/bank/row 1 2 0
330530000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330530000
330548750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
330579000: system.mem_ctrl.dram: Address: 0x141b8 Rank 1 Bank 2 Row 0
330579000: system.mem_ctrl.dram: Timing access to addr 0x141b8, rank/bank/row 1 2 0
330579000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330579000
330597750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
330628000: system.mem_ctrl.dram: Address: 0x94b58 Rank 1 Bank 2 Row 4
330628000: system.mem_ctrl.dram: Timing access to addr 0x94b58, rank/bank/row 1 2 4
330628000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 330628000, now got 0 active
330628000: system.mem_ctrl.dram: Activate at tick 330641750
330628000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 330641750, now got 1 active
330628000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330655500
330674250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
330705000: system.mem_ctrl.dram: Address: 0x141b8 Rank 1 Bank 2 Row 0
330705000: system.mem_ctrl.dram: Timing access to addr 0x141b8, rank/bank/row 1 2 0
330705000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 330705000, now got 0 active
330705000: system.mem_ctrl.dram: Activate at tick 330718750
330705000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 330718750, now got 1 active
330705000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330732500
330751250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
330802000: system.mem_ctrl.dram: Address: 0x141b8 Rank 1 Bank 2 Row 0
330802000: system.mem_ctrl.dram: Timing access to addr 0x141b8, rank/bank/row 1 2 0
330802000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330802000
330820750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
330851000: system.mem_ctrl.dram: Address: 0x141c0 Rank 1 Bank 2 Row 0
330851000: system.mem_ctrl.dram: Timing access to addr 0x141c0, rank/bank/row 1 2 0
330851000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330851000
330869750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
330900000: system.mem_ctrl.dram: Address: 0x141c0 Rank 1 Bank 2 Row 0
330900000: system.mem_ctrl.dram: Timing access to addr 0x141c0, rank/bank/row 1 2 0
330900000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330900000
330918750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
330949000: system.mem_ctrl.dram: Address: 0x94b68 Rank 1 Bank 2 Row 4
330949000: system.mem_ctrl.dram: Timing access to addr 0x94b68, rank/bank/row 1 2 4
330949000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 330949000, now got 0 active
330949000: system.mem_ctrl.dram: Activate at tick 330962750
330949000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 330962750, now got 1 active
330949000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330976500
330995250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
331026000: system.mem_ctrl.dram: Address: 0x9b58 Rank 0 Bank 4 Row 0
331026000: system.mem_ctrl.dram: Timing access to addr 0x9b58, rank/bank/row 0 4 0
331026000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 331026000, now got 1 active
331026000: system.mem_ctrl.dram: Activate at tick 331039750
331026000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 331039750, now got 2 active
331026000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331053500
331072250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
331103000: system.mem_ctrl.dram: Address: 0x9b60 Rank 0 Bank 4 Row 0
331103000: system.mem_ctrl.dram: Timing access to addr 0x9b60, rank/bank/row 0 4 0
331103000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331103000
331121750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
331152000: system.mem_ctrl.dram: Address: 0x94b78 Rank 1 Bank 2 Row 4
331152000: system.mem_ctrl.dram: Timing access to addr 0x94b78, rank/bank/row 1 2 4
331152000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331152000
331170750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
331201000: system.mem_ctrl.dram: Address: 0x9b60 Rank 0 Bank 4 Row 0
331201000: system.mem_ctrl.dram: Timing access to addr 0x9b60, rank/bank/row 0 4 0
331201000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331201000
331219750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
331250000: system.mem_ctrl.dram: Address: 0x9b60 Rank 0 Bank 4 Row 0
331250000: system.mem_ctrl.dram: Timing access to addr 0x9b60, rank/bank/row 0 4 0
331250000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331250000
331268750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
331299000: system.mem_ctrl.dram: Address: 0x9b68 Rank 0 Bank 4 Row 0
331299000: system.mem_ctrl.dram: Timing access to addr 0x9b68, rank/bank/row 0 4 0
331299000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331299000
331317750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
331348000: system.mem_ctrl.dram: Address: 0x94b78 Rank 1 Bank 2 Row 4
331348000: system.mem_ctrl.dram: Timing access to addr 0x94b78, rank/bank/row 1 2 4
331348000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331348000
331366750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
331397000: system.mem_ctrl.dram: Address: 0x9b68 Rank 0 Bank 4 Row 0
331397000: system.mem_ctrl.dram: Timing access to addr 0x9b68, rank/bank/row 0 4 0
331397000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331397000
331415750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
331446000: system.mem_ctrl.dram: Address: 0x9b68 Rank 0 Bank 4 Row 0
331446000: system.mem_ctrl.dram: Timing access to addr 0x9b68, rank/bank/row 0 4 0
331446000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331446000
331464750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
331495000: system.mem_ctrl.dram: Address: 0x9b68 Rank 0 Bank 4 Row 0
331495000: system.mem_ctrl.dram: Timing access to addr 0x9b68, rank/bank/row 0 4 0
331495000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331495000
331513750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
331544000: system.mem_ctrl.dram: Address: 0x9b70 Rank 0 Bank 4 Row 0
331544000: system.mem_ctrl.dram: Timing access to addr 0x9b70, rank/bank/row 0 4 0
331544000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331544000
331562750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
331614000: system.mem_ctrl.dram: Address: 0xaa80 Rank 0 Bank 5 Row 0
331614000: system.mem_ctrl.dram: Timing access to addr 0xaa80, rank/bank/row 0 5 0
331614000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 331614000, now got 1 active
331614000: system.mem_ctrl.dram: Activate at tick 331627750
331614000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 331627750, now got 2 active
331614000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331641500
331660250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
331712000: system.mem_ctrl.dram: Address: 0xaa80 Rank 0 Bank 5 Row 0
331712000: system.mem_ctrl.dram: Timing access to addr 0xaa80, rank/bank/row 0 5 0
331712000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331712000
331730750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
331761000: system.mem_ctrl.dram: Address: 0xaa88 Rank 0 Bank 5 Row 0
331761000: system.mem_ctrl.dram: Timing access to addr 0xaa88, rank/bank/row 0 5 0
331761000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331761000
331779750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
331831000: system.mem_ctrl.dram: Address: 0xaa88 Rank 0 Bank 5 Row 0
331831000: system.mem_ctrl.dram: Timing access to addr 0xaa88, rank/bank/row 0 5 0
331831000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331831000
331849750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
331880000: system.mem_ctrl.dram: Address: 0xaa88 Rank 0 Bank 5 Row 0
331880000: system.mem_ctrl.dram: Timing access to addr 0xaa88, rank/bank/row 0 5 0
331880000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331880000
331898750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
331929000: system.mem_ctrl.dram: Address: 0xaa90 Rank 0 Bank 5 Row 0
331929000: system.mem_ctrl.dram: Timing access to addr 0xaa90, rank/bank/row 0 5 0
331929000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331929000
331947750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
331999000: system.mem_ctrl.dram: Address: 0xaa90 Rank 0 Bank 5 Row 0
331999000: system.mem_ctrl.dram: Timing access to addr 0xaa90, rank/bank/row 0 5 0
331999000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331999000
332017750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332048000: system.mem_ctrl.dram: Address: 0xaa90 Rank 0 Bank 5 Row 0
332048000: system.mem_ctrl.dram: Timing access to addr 0xaa90, rank/bank/row 0 5 0
332048000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332048000
332066750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332097000: system.mem_ctrl.dram: Address: 0xaa98 Rank 0 Bank 5 Row 0
332097000: system.mem_ctrl.dram: Timing access to addr 0xaa98, rank/bank/row 0 5 0
332097000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332097000
332115750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332146000: system.mem_ctrl.dram: Address: 0xaa98 Rank 0 Bank 5 Row 0
332146000: system.mem_ctrl.dram: Timing access to addr 0xaa98, rank/bank/row 0 5 0
332146000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332146000
332164750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332195000: system.mem_ctrl.dram: Address: 0xaa98 Rank 0 Bank 5 Row 0
332195000: system.mem_ctrl.dram: Timing access to addr 0xaa98, rank/bank/row 0 5 0
332195000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332195000
332213750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332244000: system.mem_ctrl.dram: Address: 0xaaa0 Rank 0 Bank 5 Row 0
332244000: system.mem_ctrl.dram: Timing access to addr 0xaaa0, rank/bank/row 0 5 0
332244000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332244000
332262750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332314000: system.mem_ctrl.dram: Address: 0xa950 Rank 0 Bank 5 Row 0
332314000: system.mem_ctrl.dram: Timing access to addr 0xa950, rank/bank/row 0 5 0
332314000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332314000
332332750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332384000: system.mem_ctrl.dram: Address: 0xa950 Rank 0 Bank 5 Row 0
332384000: system.mem_ctrl.dram: Timing access to addr 0xa950, rank/bank/row 0 5 0
332384000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332384000
332402750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332433000: system.mem_ctrl.dram: Address: 0xa950 Rank 0 Bank 5 Row 0
332433000: system.mem_ctrl.dram: Timing access to addr 0xa950, rank/bank/row 0 5 0
332433000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332433000
332451750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332482000: system.mem_ctrl.dram: Address: 0xa958 Rank 0 Bank 5 Row 0
332482000: system.mem_ctrl.dram: Timing access to addr 0xa958, rank/bank/row 0 5 0
332482000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332482000
332482000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 332489500, now got 1 active
332482000: system.mem_ctrl.dram: Auto-precharged bank: 5
332500750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332531000: system.mem_ctrl.dram: Address: 0xa958 Rank 0 Bank 5 Row 0
332531000: system.mem_ctrl.dram: Timing access to addr 0xa958, rank/bank/row 0 5 0
332531000: system.mem_ctrl.dram: Activate at tick 332531000
332531000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 332531000, now got 2 active
332531000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332544750
332563500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332615000: system.mem_ctrl.dram: Address: 0xa958 Rank 0 Bank 5 Row 0
332615000: system.mem_ctrl.dram: Timing access to addr 0xa958, rank/bank/row 0 5 0
332615000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332615000
332633750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332664000: system.mem_ctrl.dram: Address: 0xa958 Rank 0 Bank 5 Row 0
332664000: system.mem_ctrl.dram: Timing access to addr 0xa958, rank/bank/row 0 5 0
332664000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332664000
332682750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332734000: system.mem_ctrl.dram: Address: 0xa958 Rank 0 Bank 5 Row 0
332734000: system.mem_ctrl.dram: Timing access to addr 0xa958, rank/bank/row 0 5 0
332734000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332734000
332752750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332783000: system.mem_ctrl.dram: Address: 0xa960 Rank 0 Bank 5 Row 0
332783000: system.mem_ctrl.dram: Timing access to addr 0xa960, rank/bank/row 0 5 0
332783000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332783000
332801750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332832000: system.mem_ctrl.dram: Address: 0xa960 Rank 0 Bank 5 Row 0
332832000: system.mem_ctrl.dram: Timing access to addr 0xa960, rank/bank/row 0 5 0
332832000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332832000
332850750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332881000: system.mem_ctrl.dram: Address: 0xa968 Rank 0 Bank 5 Row 0
332881000: system.mem_ctrl.dram: Timing access to addr 0xa968, rank/bank/row 0 5 0
332881000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332881000
332899750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332930000: system.mem_ctrl.dram: Address: 0xa970 Rank 0 Bank 5 Row 0
332930000: system.mem_ctrl.dram: Timing access to addr 0xa970, rank/bank/row 0 5 0
332930000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332930000
332948750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332979000: system.mem_ctrl.dram: Address: 0x7fee8 Rank 1 Bank 7 Row 3
332979000: system.mem_ctrl.dram: Timing access to addr 0x7fee8, rank/bank/row 1 7 3
332979000: system.mem_ctrl.dram: Activate at tick 332979000
332979000: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 332979000, now got 2 active
332979000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332992750
333011500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
333042000: system.mem_ctrl.dram: Address: 0xa970 Rank 0 Bank 5 Row 0
333042000: system.mem_ctrl.dram: Timing access to addr 0xa970, rank/bank/row 0 5 0
333042000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333042000
333060750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
333091000: system.mem_ctrl.dram: Address: 0xa978 Rank 0 Bank 5 Row 0
333091000: system.mem_ctrl.dram: Timing access to addr 0xa978, rank/bank/row 0 5 0
333091000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333091000
333109750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
333140000: system.mem_ctrl.dram: Address: 0xa978 Rank 0 Bank 5 Row 0
333140000: system.mem_ctrl.dram: Timing access to addr 0xa978, rank/bank/row 0 5 0
333140000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333140000
333158750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
333189000: system.mem_ctrl.dram: Address: 0xa978 Rank 0 Bank 5 Row 0
333189000: system.mem_ctrl.dram: Timing access to addr 0xa978, rank/bank/row 0 5 0
333189000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333189000
333207750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
333238000: system.mem_ctrl.dram: Address: 0xa978 Rank 0 Bank 5 Row 0
333238000: system.mem_ctrl.dram: Timing access to addr 0xa978, rank/bank/row 0 5 0
333238000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333238000
333256750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
333287000: system.mem_ctrl.dram: Address: 0xa980 Rank 0 Bank 5 Row 0
333287000: system.mem_ctrl.dram: Timing access to addr 0xa980, rank/bank/row 0 5 0
333287000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333287000
333305750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
333336000: system.mem_ctrl.dram: Address: 0x92048 Rank 1 Bank 1 Row 4
333336000: system.mem_ctrl.dram: Timing access to addr 0x92048, rank/bank/row 1 1 4
333336000: system.mem_ctrl.dram: Activate at tick 333336000
333336000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 333336000, now got 3 active
333336000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333349750
333368500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
333399000: system.mem_ctrl.dram: Address: 0xa980 Rank 0 Bank 5 Row 0
333399000: system.mem_ctrl.dram: Timing access to addr 0xa980, rank/bank/row 0 5 0
333399000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333399000
333417750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
333448000: system.mem_ctrl.dram: Address: 0xa980 Rank 0 Bank 5 Row 0
333448000: system.mem_ctrl.dram: Timing access to addr 0xa980, rank/bank/row 0 5 0
333448000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333448000
333448000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 333455500, now got 1 active
333448000: system.mem_ctrl.dram: Auto-precharged bank: 5
333466750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
333497000: system.mem_ctrl.dram: Address: 0xa988 Rank 0 Bank 5 Row 0
333497000: system.mem_ctrl.dram: Timing access to addr 0xa988, rank/bank/row 0 5 0
333497000: system.mem_ctrl.dram: Activate at tick 333497000
333497000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 333497000, now got 2 active
333497000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333510750
333529500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
333560000: system.mem_ctrl.dram: Address: 0xa9a0 Rank 0 Bank 5 Row 0
333560000: system.mem_ctrl.dram: Timing access to addr 0xa9a0, rank/bank/row 0 5 0
333560000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333560000
333578750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
333609000: system.mem_ctrl.dram: Address: 0xa9a8 Rank 0 Bank 5 Row 0
333609000: system.mem_ctrl.dram: Timing access to addr 0xa9a8, rank/bank/row 0 5 0
333609000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333609000
333627750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
333658000: system.mem_ctrl.dram: Address: 0x92048 Rank 1 Bank 1 Row 4
333679000: system.mem_ctrl.dram: Address: 0xa9a8 Rank 0 Bank 5 Row 0
333679000: system.mem_ctrl.dram: Timing access to addr 0xa9a8, rank/bank/row 0 5 0
333679000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333679000
333697750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
333728000: system.mem_ctrl.dram: Address: 0xa9a8 Rank 0 Bank 5 Row 0
333728000: system.mem_ctrl.dram: Timing access to addr 0xa9a8, rank/bank/row 0 5 0
333728000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333728000
333746750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
333777000: system.mem_ctrl.dram: Address: 0xa9b0 Rank 0 Bank 5 Row 0
333777000: system.mem_ctrl.dram: Timing access to addr 0xa9b0, rank/bank/row 0 5 0
333777000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333777000
333795750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
333826000: system.mem_ctrl.dram: Address: 0x92040 Rank 1 Bank 1 Row 4
333826000: system.mem_ctrl.dram: Timing access to addr 0x92040, rank/bank/row 1 1 4
333826000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333826000
333844750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
333875000: system.mem_ctrl.dram: Address: 0xa9b0 Rank 0 Bank 5 Row 0
333875000: system.mem_ctrl.dram: Timing access to addr 0xa9b0, rank/bank/row 0 5 0
333875000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333875000
333893750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
333924000: system.mem_ctrl.dram: Address: 0xa9b0 Rank 0 Bank 5 Row 0
333924000: system.mem_ctrl.dram: Timing access to addr 0xa9b0, rank/bank/row 0 5 0
333924000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333924000
333942750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
333973000: system.mem_ctrl.dram: Address: 0xa9b0 Rank 0 Bank 5 Row 0
333973000: system.mem_ctrl.dram: Timing access to addr 0xa9b0, rank/bank/row 0 5 0
333973000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333973000
333991750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
334022000: system.mem_ctrl.dram: Address: 0xa9b8 Rank 0 Bank 5 Row 0
334022000: system.mem_ctrl.dram: Timing access to addr 0xa9b8, rank/bank/row 0 5 0
334022000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 334022000
334040750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
334071000: system.mem_ctrl.dram: Address: 0xa9b8 Rank 0 Bank 5 Row 0
334071000: system.mem_ctrl.dram: Timing access to addr 0xa9b8, rank/bank/row 0 5 0
334071000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 334071000
334089750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
334120000: system.mem_ctrl.dram: Address: 0xa9b8 Rank 0 Bank 5 Row 0
334120000: system.mem_ctrl.dram: Timing access to addr 0xa9b8, rank/bank/row 0 5 0
334120000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 334120000
334138750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
334169000: system.mem_ctrl.dram: Address: 0xa9c0 Rank 0 Bank 5 Row 0
334169000: system.mem_ctrl.dram: Timing access to addr 0xa9c0, rank/bank/row 0 5 0
334169000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 334169000
334187750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
334218000: system.mem_ctrl.dram: Address: 0xa9c0 Rank 0 Bank 5 Row 0
334218000: system.mem_ctrl.dram: Timing access to addr 0xa9c0, rank/bank/row 0 5 0
334218000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 334218000
334236750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
334267000: system.mem_ctrl.dram: Address: 0xa9c0 Rank 0 Bank 5 Row 0
334267000: system.mem_ctrl.dram: Timing access to addr 0xa9c0, rank/bank/row 0 5 0
334267000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 334267000
334285750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
334316000: system.mem_ctrl.dram: Address: 0xa9c0 Rank 0 Bank 5 Row 0
334316000: system.mem_ctrl.dram: Timing access to addr 0xa9c0, rank/bank/row 0 5 0
334316000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 334316000
334316000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 334323500, now got 1 active
334316000: system.mem_ctrl.dram: Auto-precharged bank: 5
334334750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
334365000: system.mem_ctrl.dram: Address: 0xa9c8 Rank 0 Bank 5 Row 0
334365000: system.mem_ctrl.dram: Timing access to addr 0xa9c8, rank/bank/row 0 5 0
334365000: system.mem_ctrl.dram: Activate at tick 334365000
334365000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 334365000, now got 2 active
334365000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 334378750
334397500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
334428000: system.mem_ctrl.dram: Address: 0xa9c8 Rank 0 Bank 5 Row 0
334428000: system.mem_ctrl.dram: Timing access to addr 0xa9c8, rank/bank/row 0 5 0
334428000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 334428000
334446750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
334477000: system.mem_ctrl.dram: Address: 0xa9c8 Rank 0 Bank 5 Row 0
334477000: system.mem_ctrl.dram: Timing access to addr 0xa9c8, rank/bank/row 0 5 0
334477000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 334477000
334495750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
334526000: system.mem_ctrl.dram: Address: 0xa9c8 Rank 0 Bank 5 Row 0
334526000: system.mem_ctrl.dram: Timing access to addr 0xa9c8, rank/bank/row 0 5 0
334526000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 334526000
334544750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
334575000: system.mem_ctrl.dram: Address: 0xa9d0 Rank 0 Bank 5 Row 0
334575000: system.mem_ctrl.dram: Timing access to addr 0xa9d0, rank/bank/row 0 5 0
334575000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 334575000
334593750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
334624000: system.mem_ctrl.dram: Address: 0xa9d0 Rank 0 Bank 5 Row 0
334624000: system.mem_ctrl.dram: Timing access to addr 0xa9d0, rank/bank/row 0 5 0
334624000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 334624000
334642750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
334673000: system.mem_ctrl.dram: Address: 0xa9d8 Rank 0 Bank 5 Row 0
334673000: system.mem_ctrl.dram: Timing access to addr 0xa9d8, rank/bank/row 0 5 0
334673000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 334673000
334691750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
334743000: system.mem_ctrl.dram: Address: 0xa9d8 Rank 0 Bank 5 Row 0
334743000: system.mem_ctrl.dram: Timing access to addr 0xa9d8, rank/bank/row 0 5 0
334743000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 334743000
334761750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
334792000: system.mem_ctrl.dram: Address: 0xa9d8 Rank 0 Bank 5 Row 0
334792000: system.mem_ctrl.dram: Timing access to addr 0xa9d8, rank/bank/row 0 5 0
334792000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 334792000
334808750: 1: Refresh due
334808750: 1: Precharging all
334808750: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 334808750, now got 2 active
334808750: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 334808750, now got 1 active
334808750: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 334808750, now got 0 active
334808750: 0: Refresh due
334808750: 0: Precharging all
334808750: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 334808750, now got 1 active
334808750: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 334808750, now got 0 active
334810750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
334841000: system.mem_ctrl.dram: Address: 0xa9e0 Rank 0 Bank 5 Row 0
335082500: 1: Scheduling next request after refreshing rank 1
335082500: 0: Scheduling next request after refreshing rank 0
335082500: system.mem_ctrl.dram: Timing access to addr 0xa9e0, rank/bank/row 0 5 0
335082500: system.mem_ctrl.dram: Activate at tick 335082500
335082500: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 335082500, now got 1 active
335082500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335096250
335115000: system.mem_ctrl.dram: number of read entries for rank 0 is 0
335166000: system.mem_ctrl.dram: Address: 0xa9e8 Rank 0 Bank 5 Row 0
335166000: system.mem_ctrl.dram: Timing access to addr 0xa9e8, rank/bank/row 0 5 0
335166000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335166000
335184750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
335215000: system.mem_ctrl.dram: Address: 0xa9e8 Rank 0 Bank 5 Row 0
335215000: system.mem_ctrl.dram: Timing access to addr 0xa9e8, rank/bank/row 0 5 0
335215000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335215000
335233750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
335264000: system.mem_ctrl.dram: Address: 0xa9f0 Rank 0 Bank 5 Row 0
335264000: system.mem_ctrl.dram: Timing access to addr 0xa9f0, rank/bank/row 0 5 0
335264000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335264000
335282750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
335313000: system.mem_ctrl.dram: Address: 0xa9f8 Rank 0 Bank 5 Row 0
335313000: system.mem_ctrl.dram: Timing access to addr 0xa9f8, rank/bank/row 0 5 0
335313000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335313000
335331750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
335362000: system.mem_ctrl.dram: Address: 0x94b30 Rank 1 Bank 2 Row 4
335362000: system.mem_ctrl.dram: Timing access to addr 0x94b30, rank/bank/row 1 2 4
335362000: system.mem_ctrl.dram: Activate at tick 335362000
335362000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 335362000, now got 1 active
335362000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335375750
335394500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
335425000: system.mem_ctrl.dram: Address: 0xa9f8 Rank 0 Bank 5 Row 0
335425000: system.mem_ctrl.dram: Timing access to addr 0xa9f8, rank/bank/row 0 5 0
335425000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335425000
335443750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
335474000: system.mem_ctrl.dram: Address: 0x94b38 Rank 1 Bank 2 Row 4
335474000: system.mem_ctrl.dram: Timing access to addr 0x94b38, rank/bank/row 1 2 4
335474000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335474000
335492750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
335523000: system.mem_ctrl.dram: Address: 0xa9f8 Rank 0 Bank 5 Row 0
335523000: system.mem_ctrl.dram: Timing access to addr 0xa9f8, rank/bank/row 0 5 0
335523000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335523000
335541750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
335572000: system.mem_ctrl.dram: Address: 0xaa00 Rank 0 Bank 5 Row 0
335572000: system.mem_ctrl.dram: Timing access to addr 0xaa00, rank/bank/row 0 5 0
335572000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335572000
335590750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
335621000: system.mem_ctrl.dram: Address: 0xaa00 Rank 0 Bank 5 Row 0
335621000: system.mem_ctrl.dram: Timing access to addr 0xaa00, rank/bank/row 0 5 0
335621000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335621000
335639750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
335670000: system.mem_ctrl.dram: Address: 0x94b40 Rank 1 Bank 2 Row 4
335670000: system.mem_ctrl.dram: Timing access to addr 0x94b40, rank/bank/row 1 2 4
335670000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335670000
335688750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
335719000: system.mem_ctrl.dram: Address: 0xaa00 Rank 0 Bank 5 Row 0
335719000: system.mem_ctrl.dram: Timing access to addr 0xaa00, rank/bank/row 0 5 0
335719000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335719000
335737750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
335768000: system.mem_ctrl.dram: Address: 0x94b48 Rank 1 Bank 2 Row 4
335768000: system.mem_ctrl.dram: Timing access to addr 0x94b48, rank/bank/row 1 2 4
335768000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335768000
335786750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
335817000: system.mem_ctrl.dram: Address: 0xaaa0 Rank 0 Bank 5 Row 0
335817000: system.mem_ctrl.dram: Timing access to addr 0xaaa0, rank/bank/row 0 5 0
335817000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335817000
335835750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
335866000: system.mem_ctrl.dram: Address: 0xaaa0 Rank 0 Bank 5 Row 0
335866000: system.mem_ctrl.dram: Timing access to addr 0xaaa0, rank/bank/row 0 5 0
335866000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335866000
335884750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
335915000: system.mem_ctrl.dram: Address: 0xaaa8 Rank 0 Bank 5 Row 0
335915000: system.mem_ctrl.dram: Timing access to addr 0xaaa8, rank/bank/row 0 5 0
335915000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335915000
335933750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
335964000: system.mem_ctrl.dram: Address: 0xaaa8 Rank 0 Bank 5 Row 0
335964000: system.mem_ctrl.dram: Timing access to addr 0xaaa8, rank/bank/row 0 5 0
335964000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335964000
335982750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
336013000: system.mem_ctrl.dram: Address: 0xaaa8 Rank 0 Bank 5 Row 0
336013000: system.mem_ctrl.dram: Timing access to addr 0xaaa8, rank/bank/row 0 5 0
336013000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336013000
336031750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
336062000: system.mem_ctrl.dram: Address: 0xaab0 Rank 0 Bank 5 Row 0
336062000: system.mem_ctrl.dram: Timing access to addr 0xaab0, rank/bank/row 0 5 0
336062000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336062000
336062000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 336069500, now got 0 active
336062000: system.mem_ctrl.dram: Auto-precharged bank: 5
336080750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
336132000: system.mem_ctrl.dram: Address: 0xaab0 Rank 0 Bank 5 Row 0
336132000: system.mem_ctrl.dram: Timing access to addr 0xaab0, rank/bank/row 0 5 0
336132000: system.mem_ctrl.dram: Activate at tick 336132000
336132000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 336132000, now got 1 active
336132000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336145750
336164500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
336216000: system.mem_ctrl.dram: Address: 0xaab0 Rank 0 Bank 5 Row 0
336216000: system.mem_ctrl.dram: Timing access to addr 0xaab0, rank/bank/row 0 5 0
336216000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336216000
336234750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
336265000: system.mem_ctrl.dram: Address: 0xaab8 Rank 0 Bank 5 Row 0
336265000: system.mem_ctrl.dram: Timing access to addr 0xaab8, rank/bank/row 0 5 0
336265000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336265000
336283750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
336335000: system.mem_ctrl.dram: Address: 0xaab8 Rank 0 Bank 5 Row 0
336335000: system.mem_ctrl.dram: Timing access to addr 0xaab8, rank/bank/row 0 5 0
336335000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336335000
336353750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
336405000: system.mem_ctrl.dram: Address: 0xaac0 Rank 0 Bank 5 Row 0
336405000: system.mem_ctrl.dram: Timing access to addr 0xaac0, rank/bank/row 0 5 0
336405000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336405000
336423750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
336454000: system.mem_ctrl.dram: Address: 0x94b50 Rank 1 Bank 2 Row 4
336454000: system.mem_ctrl.dram: Timing access to addr 0x94b50, rank/bank/row 1 2 4
336454000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336454000
336472750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
336503000: system.mem_ctrl.dram: Address: 0xaac0 Rank 0 Bank 5 Row 0
336503000: system.mem_ctrl.dram: Timing access to addr 0xaac0, rank/bank/row 0 5 0
336503000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336503000
336521750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
336552000: system.mem_ctrl.dram: Address: 0xaac8 Rank 0 Bank 5 Row 0
336552000: system.mem_ctrl.dram: Timing access to addr 0xaac8, rank/bank/row 0 5 0
336552000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336552000
336570750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
336601000: system.mem_ctrl.dram: Address: 0x94b58 Rank 1 Bank 2 Row 4
336601000: system.mem_ctrl.dram: Timing access to addr 0x94b58, rank/bank/row 1 2 4
336601000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336601000
336619750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
336650000: system.mem_ctrl.dram: Address: 0xaac8 Rank 0 Bank 5 Row 0
336650000: system.mem_ctrl.dram: Timing access to addr 0xaac8, rank/bank/row 0 5 0
336650000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336650000
336668750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
336699000: system.mem_ctrl.dram: Address: 0xaac8 Rank 0 Bank 5 Row 0
336699000: system.mem_ctrl.dram: Timing access to addr 0xaac8, rank/bank/row 0 5 0
336699000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336699000
336717750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
336768000: system.mem_ctrl.dram: Address: 0xaad0 Rank 0 Bank 5 Row 0
336768000: system.mem_ctrl.dram: Timing access to addr 0xaad0, rank/bank/row 0 5 0
336768000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336768000
336786750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
336817000: system.mem_ctrl.dram: Address: 0xaad0 Rank 0 Bank 5 Row 0
336817000: system.mem_ctrl.dram: Timing access to addr 0xaad0, rank/bank/row 0 5 0
336817000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336817000
336835750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
336866000: system.mem_ctrl.dram: Address: 0x94b68 Rank 1 Bank 2 Row 4
336866000: system.mem_ctrl.dram: Timing access to addr 0x94b68, rank/bank/row 1 2 4
336866000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336866000
336884750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
336915000: system.mem_ctrl.dram: Address: 0x9b70 Rank 0 Bank 4 Row 0
336915000: system.mem_ctrl.dram: Timing access to addr 0x9b70, rank/bank/row 0 4 0
336915000: system.mem_ctrl.dram: Activate at tick 336915000
336915000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 336915000, now got 2 active
336915000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336928750
336947500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
336978000: system.mem_ctrl.dram: Address: 0x9b78 Rank 0 Bank 4 Row 0
336978000: system.mem_ctrl.dram: Timing access to addr 0x9b78, rank/bank/row 0 4 0
336978000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336978000
336996750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
337027000: system.mem_ctrl.dram: Address: 0x7fa00 Rank 1 Bank 7 Row 3
337027000: system.mem_ctrl.dram: Timing access to addr 0x7fa00, rank/bank/row 1 7 3
337027000: system.mem_ctrl.dram: Activate at tick 337027000
337027000: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 337027000, now got 2 active
337027000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337040750
337059500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
337090000: system.mem_ctrl.dram: Address: 0x9b78 Rank 0 Bank 4 Row 0
337090000: system.mem_ctrl.dram: Timing access to addr 0x9b78, rank/bank/row 0 4 0
337090000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337090000
337108750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
337139000: system.mem_ctrl.dram: Address: 0x9b78 Rank 0 Bank 4 Row 0
337139000: system.mem_ctrl.dram: Timing access to addr 0x9b78, rank/bank/row 0 4 0
337139000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337139000
337157750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
337188000: system.mem_ctrl.dram: Address: 0x9b80 Rank 0 Bank 4 Row 0
337188000: system.mem_ctrl.dram: Timing access to addr 0x9b80, rank/bank/row 0 4 0
337188000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337188000
337206750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
337237000: system.mem_ctrl.dram: Address: 0x9b80 Rank 0 Bank 4 Row 0
337237000: system.mem_ctrl.dram: Timing access to addr 0x9b80, rank/bank/row 0 4 0
337237000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337237000
337255750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
337286000: system.mem_ctrl.dram: Address: 0x94b80 Rank 1 Bank 2 Row 4
337286000: system.mem_ctrl.dram: Timing access to addr 0x94b80, rank/bank/row 1 2 4
337286000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337286000
337304750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
337335000: system.mem_ctrl.dram: Address: 0x9b80 Rank 0 Bank 4 Row 0
337335000: system.mem_ctrl.dram: Timing access to addr 0x9b80, rank/bank/row 0 4 0
337335000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337335000
337353750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
337384000: system.mem_ctrl.dram: Address: 0x9b88 Rank 0 Bank 4 Row 0
337384000: system.mem_ctrl.dram: Timing access to addr 0x9b88, rank/bank/row 0 4 0
337384000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337384000
337402750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
337433000: system.mem_ctrl.dram: Address: 0x9b88 Rank 0 Bank 4 Row 0
337433000: system.mem_ctrl.dram: Timing access to addr 0x9b88, rank/bank/row 0 4 0
337433000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337433000
337451750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
337482000: system.mem_ctrl.dram: Address: 0x94b80 Rank 1 Bank 2 Row 4
337482000: system.mem_ctrl.dram: Timing access to addr 0x94b80, rank/bank/row 1 2 4
337482000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337482000
337500750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
337552000: system.mem_ctrl.dram: Address: 0x9ff0 Rank 0 Bank 4 Row 0
337552000: system.mem_ctrl.dram: Timing access to addr 0x9ff0, rank/bank/row 0 4 0
337552000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337552000
337570750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
337622000: system.mem_ctrl.dram: Address: 0x9ff0 Rank 0 Bank 4 Row 0
337622000: system.mem_ctrl.dram: Timing access to addr 0x9ff0, rank/bank/row 0 4 0
337622000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337622000
337640750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
337671000: system.mem_ctrl.dram: Address: 0x9ff0 Rank 0 Bank 4 Row 0
337671000: system.mem_ctrl.dram: Timing access to addr 0x9ff0, rank/bank/row 0 4 0
337671000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337671000
337689750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
337720000: system.mem_ctrl.dram: Address: 0x9ff8 Rank 0 Bank 4 Row 0
337720000: system.mem_ctrl.dram: Timing access to addr 0x9ff8, rank/bank/row 0 4 0
337720000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337720000
337738750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
337769000: system.mem_ctrl.dram: Address: 0x9ff8 Rank 0 Bank 4 Row 0
337769000: system.mem_ctrl.dram: Timing access to addr 0x9ff8, rank/bank/row 0 4 0
337769000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337769000
337787750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
337839000: system.mem_ctrl.dram: Address: 0x9ff8 Rank 0 Bank 4 Row 0
337839000: system.mem_ctrl.dram: Timing access to addr 0x9ff8, rank/bank/row 0 4 0
337839000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337839000
337857750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
337888000: system.mem_ctrl.dram: Address: 0xa000 Rank 0 Bank 5 Row 0
337888000: system.mem_ctrl.dram: Timing access to addr 0xa000, rank/bank/row 0 5 0
337888000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337888000
337906750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
337937000: system.mem_ctrl.dram: Address: 0xa000 Rank 0 Bank 5 Row 0
337937000: system.mem_ctrl.dram: Timing access to addr 0xa000, rank/bank/row 0 5 0
337937000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337937000
337955750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
337986000: system.mem_ctrl.dram: Address: 0xa000 Rank 0 Bank 5 Row 0
337986000: system.mem_ctrl.dram: Timing access to addr 0xa000, rank/bank/row 0 5 0
337986000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337986000
338004750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
338035000: system.mem_ctrl.dram: Address: 0xa000 Rank 0 Bank 5 Row 0
338035000: system.mem_ctrl.dram: Timing access to addr 0xa000, rank/bank/row 0 5 0
338035000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338035000
338053750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
338084000: system.mem_ctrl.dram: Address: 0xa008 Rank 0 Bank 5 Row 0
338084000: system.mem_ctrl.dram: Timing access to addr 0xa008, rank/bank/row 0 5 0
338084000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338084000
338084000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 338091500, now got 1 active
338084000: system.mem_ctrl.dram: Auto-precharged bank: 5
338102750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
338133000: system.mem_ctrl.dram: Address: 0xa008 Rank 0 Bank 5 Row 0
338133000: system.mem_ctrl.dram: Timing access to addr 0xa008, rank/bank/row 0 5 0
338133000: system.mem_ctrl.dram: Activate at tick 338133000
338133000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 338133000, now got 2 active
338133000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338146750
338165500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
338196000: system.mem_ctrl.dram: Address: 0xa018 Rank 0 Bank 5 Row 0
338196000: system.mem_ctrl.dram: Timing access to addr 0xa018, rank/bank/row 0 5 0
338196000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338196000
338214750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
338245000: system.mem_ctrl.dram: Address: 0xa020 Rank 0 Bank 5 Row 0
338245000: system.mem_ctrl.dram: Timing access to addr 0xa020, rank/bank/row 0 5 0
338245000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338245000
338263750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
338315000: system.mem_ctrl.dram: Address: 0x178 Rank 0 Bank 0 Row 0
338315000: system.mem_ctrl.dram: Timing access to addr 0x178, rank/bank/row 0 0 0
338315000: system.mem_ctrl.dram: Activate at tick 338315000
338315000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 338315000, now got 3 active
338315000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338328750
338347500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
338378000: system.mem_ctrl.dram: Address: 0x178 Rank 0 Bank 0 Row 0
338378000: system.mem_ctrl.dram: Timing access to addr 0x178, rank/bank/row 0 0 0
338378000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338378000
338396750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
338427000: system.mem_ctrl.dram: Address: 0x180 Rank 0 Bank 0 Row 0
338427000: system.mem_ctrl.dram: Timing access to addr 0x180, rank/bank/row 0 0 0
338427000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338427000
338445750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
338497000: system.mem_ctrl.dram: Address: 0x1b8 Rank 0 Bank 0 Row 0
338497000: system.mem_ctrl.dram: Timing access to addr 0x1b8, rank/bank/row 0 0 0
338497000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338497000
338515750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
338546000: system.mem_ctrl.dram: Address: 0x1c0 Rank 0 Bank 0 Row 0
338546000: system.mem_ctrl.dram: Timing access to addr 0x1c0, rank/bank/row 0 0 0
338546000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338546000
338564750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
338595000: system.mem_ctrl.dram: Address: 0x7fad0 Rank 1 Bank 7 Row 3
338595000: system.mem_ctrl.dram: Timing access to addr 0x7fad0, rank/bank/row 1 7 3
338595000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338595000
338613750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
338644000: system.mem_ctrl.dram: Address: 0x1c0 Rank 0 Bank 0 Row 0
338644000: system.mem_ctrl.dram: Timing access to addr 0x1c0, rank/bank/row 0 0 0
338644000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338644000
338662750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
338693000: system.mem_ctrl.dram: Address: 0x1c8 Rank 0 Bank 0 Row 0
338693000: system.mem_ctrl.dram: Timing access to addr 0x1c8, rank/bank/row 0 0 0
338693000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338693000
338711750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
338742000: system.mem_ctrl.dram: Address: 0x1c8 Rank 0 Bank 0 Row 0
338742000: system.mem_ctrl.dram: Timing access to addr 0x1c8, rank/bank/row 0 0 0
338742000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338742000
338760750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
338791000: system.mem_ctrl.dram: Address: 0x1c8 Rank 0 Bank 0 Row 0
338791000: system.mem_ctrl.dram: Timing access to addr 0x1c8, rank/bank/row 0 0 0
338791000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338791000
338809750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
338840000: system.mem_ctrl.dram: Address: 0x1d0 Rank 0 Bank 0 Row 0
338840000: system.mem_ctrl.dram: Timing access to addr 0x1d0, rank/bank/row 0 0 0
338840000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338840000
338858750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
338889000: system.mem_ctrl.dram: Address: 0x1d0 Rank 0 Bank 0 Row 0
338889000: system.mem_ctrl.dram: Timing access to addr 0x1d0, rank/bank/row 0 0 0
338889000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338889000
338907750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
338938000: system.mem_ctrl.dram: Address: 0x94b38 Rank 1 Bank 2 Row 4
338938000: system.mem_ctrl.dram: Timing access to addr 0x94b38, rank/bank/row 1 2 4
338938000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338938000
338956750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
338987000: system.mem_ctrl.dram: Address: 0x180 Rank 0 Bank 0 Row 0
338987000: system.mem_ctrl.dram: Timing access to addr 0x180, rank/bank/row 0 0 0
338987000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338987000
339005750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
339057000: system.mem_ctrl.dram: Address: 0x230 Rank 0 Bank 0 Row 0
339057000: system.mem_ctrl.dram: Timing access to addr 0x230, rank/bank/row 0 0 0
339057000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339057000
339075750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
339127000: system.mem_ctrl.dram: Address: 0x230 Rank 0 Bank 0 Row 0
339127000: system.mem_ctrl.dram: Timing access to addr 0x230, rank/bank/row 0 0 0
339127000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339127000
339145750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
339176000: system.mem_ctrl.dram: Address: 0x230 Rank 0 Bank 0 Row 0
339176000: system.mem_ctrl.dram: Timing access to addr 0x230, rank/bank/row 0 0 0
339176000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339176000
339194750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
339225000: system.mem_ctrl.dram: Address: 0x238 Rank 0 Bank 0 Row 0
339225000: system.mem_ctrl.dram: Timing access to addr 0x238, rank/bank/row 0 0 0
339225000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339225000
339225000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 339232500, now got 2 active
339225000: system.mem_ctrl.dram: Auto-precharged bank: 0
339243750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
339274000: system.mem_ctrl.dram: Address: 0x238 Rank 0 Bank 0 Row 0
339274000: system.mem_ctrl.dram: Timing access to addr 0x238, rank/bank/row 0 0 0
339274000: system.mem_ctrl.dram: Activate at tick 339274000
339274000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 339274000, now got 3 active
339274000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339287750
339306500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
339337000: system.mem_ctrl.dram: Address: 0x238 Rank 0 Bank 0 Row 0
339337000: system.mem_ctrl.dram: Timing access to addr 0x238, rank/bank/row 0 0 0
339337000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339337000
339355750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
339386000: system.mem_ctrl.dram: Address: 0x238 Rank 0 Bank 0 Row 0
339386000: system.mem_ctrl.dram: Timing access to addr 0x238, rank/bank/row 0 0 0
339386000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339386000
339404750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
339435000: system.mem_ctrl.dram: Address: 0x240 Rank 0 Bank 0 Row 0
339435000: system.mem_ctrl.dram: Timing access to addr 0x240, rank/bank/row 0 0 0
339435000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339435000
339453750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
339484000: system.mem_ctrl.dram: Address: 0x240 Rank 0 Bank 0 Row 0
339484000: system.mem_ctrl.dram: Timing access to addr 0x240, rank/bank/row 0 0 0
339484000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339484000
339502750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
339533000: system.mem_ctrl.dram: Address: 0x248 Rank 0 Bank 0 Row 0
339533000: system.mem_ctrl.dram: Timing access to addr 0x248, rank/bank/row 0 0 0
339533000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339533000
339551750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
339603000: system.mem_ctrl.dram: Address: 0x8560 Rank 0 Bank 4 Row 0
339603000: system.mem_ctrl.dram: Timing access to addr 0x8560, rank/bank/row 0 4 0
339603000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339603000
339603000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 339610500, now got 2 active
339603000: system.mem_ctrl.dram: Auto-precharged bank: 4
339621750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
339652000: system.mem_ctrl.dram: Address: 0x8560 Rank 0 Bank 4 Row 0
339652000: system.mem_ctrl.dram: Timing access to addr 0x8560, rank/bank/row 0 4 0
339652000: system.mem_ctrl.dram: Activate at tick 339652000
339652000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 339652000, now got 3 active
339652000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339665750
339684500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
339715000: system.mem_ctrl.dram: Address: 0x8560 Rank 0 Bank 4 Row 0
339715000: system.mem_ctrl.dram: Timing access to addr 0x8560, rank/bank/row 0 4 0
339715000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339715000
339733750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
339764000: system.mem_ctrl.dram: Address: 0x8568 Rank 0 Bank 4 Row 0
339764000: system.mem_ctrl.dram: Timing access to addr 0x8568, rank/bank/row 0 4 0
339764000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339764000
339782750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
339813000: system.mem_ctrl.dram: Address: 0x84c0 Rank 0 Bank 4 Row 0
339813000: system.mem_ctrl.dram: Timing access to addr 0x84c0, rank/bank/row 0 4 0
339813000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339813000
339831750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
339883000: system.mem_ctrl.dram: Address: 0x84c0 Rank 0 Bank 4 Row 0
339883000: system.mem_ctrl.dram: Timing access to addr 0x84c0, rank/bank/row 0 4 0
339883000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339883000
339901750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
339932000: system.mem_ctrl.dram: Address: 0x84c8 Rank 0 Bank 4 Row 0
339932000: system.mem_ctrl.dram: Timing access to addr 0x84c8, rank/bank/row 0 4 0
339932000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339932000
339950750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
340002000: system.mem_ctrl.dram: Address: 0x84c8 Rank 0 Bank 4 Row 0
340002000: system.mem_ctrl.dram: Timing access to addr 0x84c8, rank/bank/row 0 4 0
340002000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340002000
340020750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
340051000: system.mem_ctrl.dram: Address: 0x84c8 Rank 0 Bank 4 Row 0
340051000: system.mem_ctrl.dram: Timing access to addr 0x84c8, rank/bank/row 0 4 0
340051000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340051000
340069750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
340100000: system.mem_ctrl.dram: Address: 0x84d0 Rank 0 Bank 4 Row 0
340100000: system.mem_ctrl.dram: Timing access to addr 0x84d0, rank/bank/row 0 4 0
340100000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340100000
340118750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
340149000: system.mem_ctrl.dram: Address: 0x84d0 Rank 0 Bank 4 Row 0
340149000: system.mem_ctrl.dram: Timing access to addr 0x84d0, rank/bank/row 0 4 0
340149000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340149000
340167750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
340198000: system.mem_ctrl.dram: Address: 0x84d0 Rank 0 Bank 4 Row 0
340198000: system.mem_ctrl.dram: Timing access to addr 0x84d0, rank/bank/row 0 4 0
340198000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340198000
340216750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
340247000: system.mem_ctrl.dram: Address: 0x84d0 Rank 0 Bank 4 Row 0
340247000: system.mem_ctrl.dram: Timing access to addr 0x84d0, rank/bank/row 0 4 0
340247000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340247000
340265750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
340296000: system.mem_ctrl.dram: Address: 0x76448 Rank 1 Bank 3 Row 3
340296000: system.mem_ctrl.dram: Timing access to addr 0x76448, rank/bank/row 1 3 3
340296000: system.mem_ctrl.dram: Activate at tick 340296000
340296000: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 340296000, now got 3 active
340296000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340309750
340328500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
340359000: system.mem_ctrl.dram: Address: 0x84d8 Rank 0 Bank 4 Row 0
340359000: system.mem_ctrl.dram: Timing access to addr 0x84d8, rank/bank/row 0 4 0
340359000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340359000
340377750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
340408000: system.mem_ctrl.dram: Address: 0x84d8 Rank 0 Bank 4 Row 0
340408000: system.mem_ctrl.dram: Timing access to addr 0x84d8, rank/bank/row 0 4 0
340408000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340408000
340426750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
340457000: system.mem_ctrl.dram: Address: 0x84d8 Rank 0 Bank 4 Row 0
340457000: system.mem_ctrl.dram: Timing access to addr 0x84d8, rank/bank/row 0 4 0
340457000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340457000
340475750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
340506000: system.mem_ctrl.dram: Address: 0x84d8 Rank 0 Bank 4 Row 0
340506000: system.mem_ctrl.dram: Timing access to addr 0x84d8, rank/bank/row 0 4 0
340506000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340506000
340506000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 340513500, now got 2 active
340506000: system.mem_ctrl.dram: Auto-precharged bank: 4
340524750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
340555000: system.mem_ctrl.dram: Address: 0x84e0 Rank 0 Bank 4 Row 0
340555000: system.mem_ctrl.dram: Timing access to addr 0x84e0, rank/bank/row 0 4 0
340555000: system.mem_ctrl.dram: Activate at tick 340555000
340555000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 340555000, now got 3 active
340555000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340568750
340587500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
340618000: system.mem_ctrl.dram: Address: 0x814c0 Rank 0 Bank 0 Row 4
340639000: system.mem_ctrl.dram: Address: 0x84e0 Rank 0 Bank 4 Row 0
340639000: system.mem_ctrl.dram: Timing access to addr 0x84e0, rank/bank/row 0 4 0
340639000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340639000
340657750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
340688000: system.mem_ctrl.dram: Address: 0x84e8 Rank 0 Bank 4 Row 0
340688000: system.mem_ctrl.dram: Timing access to addr 0x84e8, rank/bank/row 0 4 0
340688000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340688000
340706750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
340778000: system.mem_ctrl.dram: Address: 0x84e8 Rank 0 Bank 4 Row 0
340778000: system.mem_ctrl.dram: Timing access to addr 0x84e8, rank/bank/row 0 4 0
340778000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340778000
340796750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
340827000: system.mem_ctrl.dram: Address: 0x84f0 Rank 0 Bank 4 Row 0
340827000: system.mem_ctrl.dram: Timing access to addr 0x84f0, rank/bank/row 0 4 0
340827000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340827000
340845750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
340876000: system.mem_ctrl.dram: Address: 0x7fa60 Rank 1 Bank 7 Row 3
340876000: system.mem_ctrl.dram: Timing access to addr 0x7fa60, rank/bank/row 1 7 3
340876000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340876000
340894750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
340925000: system.mem_ctrl.dram: Address: 0x84f0 Rank 0 Bank 4 Row 0
340925000: system.mem_ctrl.dram: Timing access to addr 0x84f0, rank/bank/row 0 4 0
340925000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340925000
340943750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
340974000: system.mem_ctrl.dram: Address: 0x84f8 Rank 0 Bank 4 Row 0
340974000: system.mem_ctrl.dram: Timing access to addr 0x84f8, rank/bank/row 0 4 0
340974000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340974000
340992750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
341023000: system.mem_ctrl.dram: Address: 0x814a0 Rank 0 Bank 0 Row 4
341044000: system.mem_ctrl.dram: Address: 0x84f8 Rank 0 Bank 4 Row 0
341044000: system.mem_ctrl.dram: Timing access to addr 0x84f8, rank/bank/row 0 4 0
341044000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341044000
341062750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
341114000: system.mem_ctrl.dram: Address: 0x84f8 Rank 0 Bank 4 Row 0
341114000: system.mem_ctrl.dram: Timing access to addr 0x84f8, rank/bank/row 0 4 0
341114000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341114000
341132750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
341163000: system.mem_ctrl.dram: Address: 0x8500 Rank 0 Bank 4 Row 0
341163000: system.mem_ctrl.dram: Timing access to addr 0x8500, rank/bank/row 0 4 0
341163000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341163000
341181750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
341233000: system.mem_ctrl.dram: Address: 0x8500 Rank 0 Bank 4 Row 0
341233000: system.mem_ctrl.dram: Timing access to addr 0x8500, rank/bank/row 0 4 0
341233000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341233000
341251750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
341303000: system.mem_ctrl.dram: Address: 0x8500 Rank 0 Bank 4 Row 0
341303000: system.mem_ctrl.dram: Timing access to addr 0x8500, rank/bank/row 0 4 0
341303000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341303000
341321750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
341352000: system.mem_ctrl.dram: Address: 0x8508 Rank 0 Bank 4 Row 0
341352000: system.mem_ctrl.dram: Timing access to addr 0x8508, rank/bank/row 0 4 0
341352000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341352000
341370750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
341401000: system.mem_ctrl.dram: Address: 0x8508 Rank 0 Bank 4 Row 0
341401000: system.mem_ctrl.dram: Timing access to addr 0x8508, rank/bank/row 0 4 0
341401000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341401000
341419750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
341450000: system.mem_ctrl.dram: Address: 0x8508 Rank 0 Bank 4 Row 0
341450000: system.mem_ctrl.dram: Timing access to addr 0x8508, rank/bank/row 0 4 0
341450000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341450000
341468750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
341499000: system.mem_ctrl.dram: Address: 0x8508 Rank 0 Bank 4 Row 0
341499000: system.mem_ctrl.dram: Timing access to addr 0x8508, rank/bank/row 0 4 0
341499000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341499000
341499000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 341506500, now got 2 active
341499000: system.mem_ctrl.dram: Auto-precharged bank: 4
341517750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
341548000: system.mem_ctrl.dram: Address: 0x8510 Rank 0 Bank 4 Row 0
341548000: system.mem_ctrl.dram: Timing access to addr 0x8510, rank/bank/row 0 4 0
341548000: system.mem_ctrl.dram: Activate at tick 341548000
341548000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 341548000, now got 3 active
341548000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341561750
341580500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
341611000: system.mem_ctrl.dram: Address: 0x91570 Rank 1 Bank 0 Row 4
341611000: system.mem_ctrl.dram: Timing access to addr 0x91570, rank/bank/row 1 0 4
341611000: system.mem_ctrl.dram: Activate at tick 341611000
341611000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 341611000, now got 4 active
341611000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341624750
341643500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
341674000: system.mem_ctrl.dram: Address: 0x8510 Rank 0 Bank 4 Row 0
341674000: system.mem_ctrl.dram: Timing access to addr 0x8510, rank/bank/row 0 4 0
341674000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341674000
341692750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
341723000: system.mem_ctrl.dram: Address: 0x8518 Rank 0 Bank 4 Row 0
341723000: system.mem_ctrl.dram: Timing access to addr 0x8518, rank/bank/row 0 4 0
341723000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341723000
341741750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
341793000: system.mem_ctrl.dram: Address: 0x8518 Rank 0 Bank 4 Row 0
341793000: system.mem_ctrl.dram: Timing access to addr 0x8518, rank/bank/row 0 4 0
341793000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341793000
341811750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
341842000: system.mem_ctrl.dram: Address: 0x8520 Rank 0 Bank 4 Row 0
341842000: system.mem_ctrl.dram: Timing access to addr 0x8520, rank/bank/row 0 4 0
341842000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341842000
341860750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
341891000: system.mem_ctrl.dram: Address: 0x91570 Rank 1 Bank 0 Row 4
341912000: system.mem_ctrl.dram: Address: 0x8520 Rank 0 Bank 4 Row 0
341912000: system.mem_ctrl.dram: Timing access to addr 0x8520, rank/bank/row 0 4 0
341912000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341912000
341930750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
341961000: system.mem_ctrl.dram: Address: 0x8520 Rank 0 Bank 4 Row 0
341961000: system.mem_ctrl.dram: Timing access to addr 0x8520, rank/bank/row 0 4 0
341961000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341961000
341979750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
342010000: system.mem_ctrl.dram: Address: 0x8528 Rank 0 Bank 4 Row 0
342010000: system.mem_ctrl.dram: Timing access to addr 0x8528, rank/bank/row 0 4 0
342010000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 342010000
342028750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
342079000: system.mem_ctrl.dram: Address: 0x8528 Rank 0 Bank 4 Row 0
342079000: system.mem_ctrl.dram: Timing access to addr 0x8528, rank/bank/row 0 4 0
342079000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 342079000
342097750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
342128000: system.mem_ctrl.dram: Address: 0x94b20 Rank 1 Bank 2 Row 4
342128000: system.mem_ctrl.dram: Timing access to addr 0x94b20, rank/bank/row 1 2 4
342128000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 342128000
342146750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
342177000: system.mem_ctrl.dram: Address: 0x8528 Rank 0 Bank 4 Row 0
342177000: system.mem_ctrl.dram: Timing access to addr 0x8528, rank/bank/row 0 4 0
342177000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 342177000
342195750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
342226000: system.mem_ctrl.dram: Address: 0x8530 Rank 0 Bank 4 Row 0
342226000: system.mem_ctrl.dram: Timing access to addr 0x8530, rank/bank/row 0 4 0
342226000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 342226000
342244750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
342275000: system.mem_ctrl.dram: Address: 0x8530 Rank 0 Bank 4 Row 0
342275000: system.mem_ctrl.dram: Timing access to addr 0x8530, rank/bank/row 0 4 0
342275000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 342275000
342293750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
342324000: system.mem_ctrl.dram: Address: 0x94b28 Rank 1 Bank 2 Row 4
342324000: system.mem_ctrl.dram: Timing access to addr 0x94b28, rank/bank/row 1 2 4
342324000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 342324000
342342750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
342373000: system.mem_ctrl.dram: Address: 0x248 Rank 0 Bank 0 Row 0
342373000: system.mem_ctrl.dram: Timing access to addr 0x248, rank/bank/row 0 0 0
342373000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 342373000
342391750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
342422000: system.mem_ctrl.dram: Address: 0x250 Rank 0 Bank 0 Row 0
342422000: system.mem_ctrl.dram: Timing access to addr 0x250, rank/bank/row 0 0 0
342422000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 342422000
342440750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
342471000: system.mem_ctrl.dram: Address: 0x7f030 Rank 1 Bank 7 Row 3
342471000: system.mem_ctrl.dram: Timing access to addr 0x7f030, rank/bank/row 1 7 3
342471000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 342471000
342489750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
342520000: system.mem_ctrl.dram: Address: 0x250 Rank 0 Bank 0 Row 0
342520000: system.mem_ctrl.dram: Timing access to addr 0x250, rank/bank/row 0 0 0
342520000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 342520000
342538750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
342569000: system.mem_ctrl.dram: Address: 0x270 Rank 0 Bank 0 Row 0
342569000: system.mem_ctrl.dram: Timing access to addr 0x270, rank/bank/row 0 0 0
342569000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 342569000
342587750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
342595000: 0: Refresh due
342595000: 0: Precharging all
342595000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 342595000, now got 2 active
342595000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 342595000, now got 1 active
342595000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 342595000, now got 0 active
342595000: 1: Refresh due
342595000: 1: Precharging all
342595000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 342595000, now got 3 active
342595000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 342595000, now got 2 active
342595000: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 342595000, now got 1 active
342595000: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 342595000, now got 0 active
342618000: system.mem_ctrl.dram: Address: 0x94b30 Rank 1 Bank 2 Row 4
342868750: 0: Scheduling next request after refreshing rank 0
342868750: 1: Scheduling next request after refreshing rank 1
342868750: system.mem_ctrl.dram: Timing access to addr 0x94b30, rank/bank/row 1 2 4
342868750: system.mem_ctrl.dram: Activate at tick 342868750
342868750: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 342868750, now got 1 active
342868750: system.mem_ctrl.dram: Schedule RD/WR burst at tick 342882500
342901250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
342932000: system.mem_ctrl.dram: Address: 0x270 Rank 0 Bank 0 Row 0
342932000: system.mem_ctrl.dram: Timing access to addr 0x270, rank/bank/row 0 0 0
342932000: system.mem_ctrl.dram: Activate at tick 342932000
342932000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 342932000, now got 1 active
342932000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 342945750
342964500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
342995000: system.mem_ctrl.dram: Address: 0x94b38 Rank 1 Bank 2 Row 4
342995000: system.mem_ctrl.dram: Timing access to addr 0x94b38, rank/bank/row 1 2 4
342995000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 342995000
343013750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
343044000: system.mem_ctrl.dram: Address: 0x180 Rank 0 Bank 0 Row 0
343044000: system.mem_ctrl.dram: Timing access to addr 0x180, rank/bank/row 0 0 0
343044000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343044000
343062750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
343093000: system.mem_ctrl.dram: Address: 0x188 Rank 0 Bank 0 Row 0
343093000: system.mem_ctrl.dram: Timing access to addr 0x188, rank/bank/row 0 0 0
343093000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343093000
343111750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
343163000: system.mem_ctrl.dram: Address: 0x5cc90 Rank 1 Bank 6 Row 2
343163000: system.mem_ctrl.dram: Timing access to addr 0x5cc90, rank/bank/row 1 6 2
343163000: system.mem_ctrl.dram: Activate at tick 343163000
343163000: system.mem_ctrl.dram: Activate bank 6, rank 1 at tick 343163000, now got 2 active
343163000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343176750
343195500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
343247000: system.mem_ctrl.dram: Address: 0x5cc90 Rank 1 Bank 6 Row 2
343247000: system.mem_ctrl.dram: Timing access to addr 0x5cc90, rank/bank/row 1 6 2
343247000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343247000
343265750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
343296000: system.mem_ctrl.dram: Address: 0x5cc90 Rank 1 Bank 6 Row 2
343296000: system.mem_ctrl.dram: Timing access to addr 0x5cc90, rank/bank/row 1 6 2
343296000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343296000
343314750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
343366000: system.mem_ctrl.dram: Address: 0x5cc90 Rank 1 Bank 6 Row 2
343366000: system.mem_ctrl.dram: Timing access to addr 0x5cc90, rank/bank/row 1 6 2
343366000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343366000
343384750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
343415000: system.mem_ctrl.dram: Address: 0x5cc98 Rank 1 Bank 6 Row 2
343415000: system.mem_ctrl.dram: Timing access to addr 0x5cc98, rank/bank/row 1 6 2
343415000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343415000
343433750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
343464000: system.mem_ctrl.dram: Address: 0x5cc98 Rank 1 Bank 6 Row 2
343464000: system.mem_ctrl.dram: Timing access to addr 0x5cc98, rank/bank/row 1 6 2
343464000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343464000
343482750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
343513000: system.mem_ctrl.dram: Address: 0x5cca0 Rank 1 Bank 6 Row 2
343513000: system.mem_ctrl.dram: Timing access to addr 0x5cca0, rank/bank/row 1 6 2
343513000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343513000
343531750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
343562000: system.mem_ctrl.dram: Address: 0x7f008 Rank 1 Bank 7 Row 3
343562000: system.mem_ctrl.dram: Timing access to addr 0x7f008, rank/bank/row 1 7 3
343562000: system.mem_ctrl.dram: Activate at tick 343562000
343562000: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 343562000, now got 3 active
343562000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343575750
343594500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
343625000: system.mem_ctrl.dram: Address: 0x5cca0 Rank 1 Bank 6 Row 2
343625000: system.mem_ctrl.dram: Timing access to addr 0x5cca0, rank/bank/row 1 6 2
343625000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343625000
343643750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
343674000: system.mem_ctrl.dram: Address: 0x5cca8 Rank 1 Bank 6 Row 2
343674000: system.mem_ctrl.dram: Timing access to addr 0x5cca8, rank/bank/row 1 6 2
343674000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343674000
343692750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
343723000: system.mem_ctrl.dram: Address: 0x5ccb8 Rank 1 Bank 6 Row 2
343723000: system.mem_ctrl.dram: Timing access to addr 0x5ccb8, rank/bank/row 1 6 2
343723000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343723000
343741750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
343772000: system.mem_ctrl.dram: Address: 0x5ccb8 Rank 1 Bank 6 Row 2
343772000: system.mem_ctrl.dram: Timing access to addr 0x5ccb8, rank/bank/row 1 6 2
343772000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343772000
343790750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
343821000: system.mem_ctrl.dram: Address: 0x5ccb0 Rank 1 Bank 6 Row 2
343821000: system.mem_ctrl.dram: Timing access to addr 0x5ccb0, rank/bank/row 1 6 2
343821000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343821000
343839750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
343870000: system.mem_ctrl.dram: Address: 0x5ccb0 Rank 1 Bank 6 Row 2
343870000: system.mem_ctrl.dram: Timing access to addr 0x5ccb0, rank/bank/row 1 6 2
343870000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343870000
343888750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
343940000: system.mem_ctrl.dram: Address: 0xa0b0 Rank 0 Bank 5 Row 0
343940000: system.mem_ctrl.dram: Timing access to addr 0xa0b0, rank/bank/row 0 5 0
343940000: system.mem_ctrl.dram: Activate at tick 343940000
343940000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 343940000, now got 2 active
343940000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343953750
343972500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
344024000: system.mem_ctrl.dram: Address: 0xa0b0 Rank 0 Bank 5 Row 0
344024000: system.mem_ctrl.dram: Timing access to addr 0xa0b0, rank/bank/row 0 5 0
344024000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344024000
344042750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
344073000: system.mem_ctrl.dram: Address: 0xa0b8 Rank 0 Bank 5 Row 0
344073000: system.mem_ctrl.dram: Timing access to addr 0xa0b8, rank/bank/row 0 5 0
344073000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344073000
344091750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
344143000: system.mem_ctrl.dram: Address: 0xa0b8 Rank 0 Bank 5 Row 0
344143000: system.mem_ctrl.dram: Timing access to addr 0xa0b8, rank/bank/row 0 5 0
344143000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344143000
344161750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
344192000: system.mem_ctrl.dram: Address: 0xa0b8 Rank 0 Bank 5 Row 0
344192000: system.mem_ctrl.dram: Timing access to addr 0xa0b8, rank/bank/row 0 5 0
344192000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344192000
344210750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
344241000: system.mem_ctrl.dram: Address: 0xa0c0 Rank 0 Bank 5 Row 0
344241000: system.mem_ctrl.dram: Timing access to addr 0xa0c0, rank/bank/row 0 5 0
344241000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344241000
344259750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
344290000: system.mem_ctrl.dram: Address: 0x91fe8 Rank 1 Bank 0 Row 4
344290000: system.mem_ctrl.dram: Timing access to addr 0x91fe8, rank/bank/row 1 0 4
344290000: system.mem_ctrl.dram: Activate at tick 344290000
344290000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 344290000, now got 4 active
344290000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344303750
344322500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
344353000: system.mem_ctrl.dram: Address: 0xa0c0 Rank 0 Bank 5 Row 0
344353000: system.mem_ctrl.dram: Timing access to addr 0xa0c0, rank/bank/row 0 5 0
344353000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344353000
344371750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
344402000: system.mem_ctrl.dram: Address: 0xa0d0 Rank 0 Bank 5 Row 0
344402000: system.mem_ctrl.dram: Timing access to addr 0xa0d0, rank/bank/row 0 5 0
344402000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344402000
344420750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
344451000: system.mem_ctrl.dram: Address: 0xa0d8 Rank 0 Bank 5 Row 0
344451000: system.mem_ctrl.dram: Timing access to addr 0xa0d8, rank/bank/row 0 5 0
344451000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344451000
344469750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
344500000: system.mem_ctrl.dram: Address: 0xa0d8 Rank 0 Bank 5 Row 0
344500000: system.mem_ctrl.dram: Timing access to addr 0xa0d8, rank/bank/row 0 5 0
344500000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344500000
344518750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
344549000: system.mem_ctrl.dram: Address: 0xa0d8 Rank 0 Bank 5 Row 0
344549000: system.mem_ctrl.dram: Timing access to addr 0xa0d8, rank/bank/row 0 5 0
344549000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344549000
344567750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
344598000: system.mem_ctrl.dram: Address: 0xa0e0 Rank 0 Bank 5 Row 0
344598000: system.mem_ctrl.dram: Timing access to addr 0xa0e0, rank/bank/row 0 5 0
344598000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344598000
344616750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
344647000: system.mem_ctrl.dram: Address: 0xa0e0 Rank 0 Bank 5 Row 0
344647000: system.mem_ctrl.dram: Timing access to addr 0xa0e0, rank/bank/row 0 5 0
344647000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344647000
344665750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
344696000: system.mem_ctrl.dram: Address: 0xa0e8 Rank 0 Bank 5 Row 0
344696000: system.mem_ctrl.dram: Timing access to addr 0xa0e8, rank/bank/row 0 5 0
344696000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344696000
344714750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
344745000: system.mem_ctrl.dram: Address: 0x91fe8 Rank 1 Bank 0 Row 4
344766000: system.mem_ctrl.dram: Address: 0xa0e8 Rank 0 Bank 5 Row 0
344766000: system.mem_ctrl.dram: Timing access to addr 0xa0e8, rank/bank/row 0 5 0
344766000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344766000
344784750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
344815000: system.mem_ctrl.dram: Address: 0xa0e8 Rank 0 Bank 5 Row 0
344815000: system.mem_ctrl.dram: Timing access to addr 0xa0e8, rank/bank/row 0 5 0
344815000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344815000
344815000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 344822500, now got 1 active
344815000: system.mem_ctrl.dram: Auto-precharged bank: 5
344833750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
344864000: system.mem_ctrl.dram: Address: 0xa0f0 Rank 0 Bank 5 Row 0
344864000: system.mem_ctrl.dram: Timing access to addr 0xa0f0, rank/bank/row 0 5 0
344864000: system.mem_ctrl.dram: Activate at tick 344864000
344864000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 344864000, now got 2 active
344864000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344877750
344896500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
344948000: system.mem_ctrl.dram: Address: 0x13380 Rank 1 Bank 1 Row 0
344948000: system.mem_ctrl.dram: Timing access to addr 0x13380, rank/bank/row 1 1 0
344948000: system.mem_ctrl.dram: Activate at tick 344948000
344948000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 344948000, now got 5 active
344948000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344961750
344980500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
345011000: system.mem_ctrl.dram: Address: 0x92e60 Rank 1 Bank 1 Row 4
345011000: system.mem_ctrl.dram: Timing access to addr 0x92e60, rank/bank/row 1 1 4
345011000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 345011000, now got 4 active
345011000: system.mem_ctrl.dram: Activate at tick 345024750
345011000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 345024750, now got 5 active
345011000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345038500
345057250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
345088000: system.mem_ctrl.dram: Address: 0x13380 Rank 1 Bank 1 Row 0
345088000: system.mem_ctrl.dram: Timing access to addr 0x13380, rank/bank/row 1 1 0
345088000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 345088000, now got 4 active
345088000: system.mem_ctrl.dram: Activate at tick 345101750
345088000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 345101750, now got 5 active
345088000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345115500
345134250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
345165000: system.mem_ctrl.dram: Address: 0x13388 Rank 1 Bank 1 Row 0
345165000: system.mem_ctrl.dram: Timing access to addr 0x13388, rank/bank/row 1 1 0
345165000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345165000
345183750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
345214000: system.mem_ctrl.dram: Address: 0x13388 Rank 1 Bank 1 Row 0
345214000: system.mem_ctrl.dram: Timing access to addr 0x13388, rank/bank/row 1 1 0
345214000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345214000
345232750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
345263000: system.mem_ctrl.dram: Address: 0x13390 Rank 1 Bank 1 Row 0
345263000: system.mem_ctrl.dram: Timing access to addr 0x13390, rank/bank/row 1 1 0
345263000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345263000
345281750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
345312000: system.mem_ctrl.dram: Address: 0x13390 Rank 1 Bank 1 Row 0
345312000: system.mem_ctrl.dram: Timing access to addr 0x13390, rank/bank/row 1 1 0
345312000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345312000
345330750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
345361000: system.mem_ctrl.dram: Address: 0x13398 Rank 1 Bank 1 Row 0
345361000: system.mem_ctrl.dram: Timing access to addr 0x13398, rank/bank/row 1 1 0
345361000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345361000
345379750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
345410000: system.mem_ctrl.dram: Address: 0x13398 Rank 1 Bank 1 Row 0
345410000: system.mem_ctrl.dram: Timing access to addr 0x13398, rank/bank/row 1 1 0
345410000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345410000
345428750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
345459000: system.mem_ctrl.dram: Address: 0x94ae8 Rank 1 Bank 2 Row 4
345459000: system.mem_ctrl.dram: Timing access to addr 0x94ae8, rank/bank/row 1 2 4
345459000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345459000
345477750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
345508000: system.mem_ctrl.dram: Address: 0xa0f0 Rank 0 Bank 5 Row 0
345508000: system.mem_ctrl.dram: Timing access to addr 0xa0f0, rank/bank/row 0 5 0
345508000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345508000
345526750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
345557000: system.mem_ctrl.dram: Address: 0xa0f0 Rank 0 Bank 5 Row 0
345557000: system.mem_ctrl.dram: Timing access to addr 0xa0f0, rank/bank/row 0 5 0
345557000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345557000
345575750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
345606000: system.mem_ctrl.dram: Address: 0xa0f0 Rank 0 Bank 5 Row 0
345606000: system.mem_ctrl.dram: Timing access to addr 0xa0f0, rank/bank/row 0 5 0
345606000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345606000
345624750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
345655000: system.mem_ctrl.dram: Address: 0xa0f8 Rank 0 Bank 5 Row 0
345655000: system.mem_ctrl.dram: Timing access to addr 0xa0f8, rank/bank/row 0 5 0
345655000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345655000
345673750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
345704000: system.mem_ctrl.dram: Address: 0xa0f8 Rank 0 Bank 5 Row 0
345704000: system.mem_ctrl.dram: Timing access to addr 0xa0f8, rank/bank/row 0 5 0
345704000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345704000
345722750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
345753000: system.mem_ctrl.dram: Address: 0xa100 Rank 0 Bank 5 Row 0
345753000: system.mem_ctrl.dram: Timing access to addr 0xa100, rank/bank/row 0 5 0
345753000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345753000
345771750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
345802000: system.mem_ctrl.dram: Address: 0xa100 Rank 0 Bank 5 Row 0
345802000: system.mem_ctrl.dram: Timing access to addr 0xa100, rank/bank/row 0 5 0
345802000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345802000
345820750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
345851000: system.mem_ctrl.dram: Address: 0xa100 Rank 0 Bank 5 Row 0
345851000: system.mem_ctrl.dram: Timing access to addr 0xa100, rank/bank/row 0 5 0
345851000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345851000
345869750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
345900000: system.mem_ctrl.dram: Address: 0xa108 Rank 0 Bank 5 Row 0
345900000: system.mem_ctrl.dram: Timing access to addr 0xa108, rank/bank/row 0 5 0
345900000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345900000
345918750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
345970000: system.mem_ctrl.dram: Address: 0x13470 Rank 1 Bank 1 Row 0
345970000: system.mem_ctrl.dram: Timing access to addr 0x13470, rank/bank/row 1 1 0
345970000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345970000
345988750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
346019000: system.mem_ctrl.dram: Address: 0x92e60 Rank 1 Bank 1 Row 4
346019000: system.mem_ctrl.dram: Timing access to addr 0x92e60, rank/bank/row 1 1 4
346019000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 346019000, now got 4 active
346019000: system.mem_ctrl.dram: Activate at tick 346032750
346019000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 346032750, now got 5 active
346019000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346046500
346065250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
346096000: system.mem_ctrl.dram: Address: 0x13470 Rank 1 Bank 1 Row 0
346096000: system.mem_ctrl.dram: Timing access to addr 0x13470, rank/bank/row 1 1 0
346096000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 346096000, now got 4 active
346096000: system.mem_ctrl.dram: Activate at tick 346109750
346096000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 346109750, now got 5 active
346096000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346123500
346142250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
346173000: system.mem_ctrl.dram: Address: 0x13478 Rank 1 Bank 1 Row 0
346173000: system.mem_ctrl.dram: Timing access to addr 0x13478, rank/bank/row 1 1 0
346173000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346173000
346191750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
346222000: system.mem_ctrl.dram: Address: 0x13478 Rank 1 Bank 1 Row 0
346222000: system.mem_ctrl.dram: Timing access to addr 0x13478, rank/bank/row 1 1 0
346222000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346222000
346240750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
346271000: system.mem_ctrl.dram: Address: 0x13480 Rank 1 Bank 1 Row 0
346271000: system.mem_ctrl.dram: Timing access to addr 0x13480, rank/bank/row 1 1 0
346271000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346271000
346289750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
346320000: system.mem_ctrl.dram: Address: 0x13480 Rank 1 Bank 1 Row 0
346320000: system.mem_ctrl.dram: Timing access to addr 0x13480, rank/bank/row 1 1 0
346320000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346320000
346338750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
346369000: system.mem_ctrl.dram: Address: 0x13488 Rank 1 Bank 1 Row 0
346369000: system.mem_ctrl.dram: Timing access to addr 0x13488, rank/bank/row 1 1 0
346369000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346369000
346387750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
346418000: system.mem_ctrl.dram: Address: 0x13488 Rank 1 Bank 1 Row 0
346418000: system.mem_ctrl.dram: Timing access to addr 0x13488, rank/bank/row 1 1 0
346418000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346418000
346436750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
346467000: system.mem_ctrl.dram: Address: 0x94ae8 Rank 1 Bank 2 Row 4
346467000: system.mem_ctrl.dram: Timing access to addr 0x94ae8, rank/bank/row 1 2 4
346467000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346467000
346485750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
346516000: system.mem_ctrl.dram: Address: 0xa108 Rank 0 Bank 5 Row 0
346516000: system.mem_ctrl.dram: Timing access to addr 0xa108, rank/bank/row 0 5 0
346516000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346516000
346534750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
346565000: system.mem_ctrl.dram: Address: 0xa108 Rank 0 Bank 5 Row 0
346565000: system.mem_ctrl.dram: Timing access to addr 0xa108, rank/bank/row 0 5 0
346565000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346565000
346583750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
346614000: system.mem_ctrl.dram: Address: 0xa108 Rank 0 Bank 5 Row 0
346614000: system.mem_ctrl.dram: Timing access to addr 0xa108, rank/bank/row 0 5 0
346614000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346614000
346632750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
346663000: system.mem_ctrl.dram: Address: 0xa110 Rank 0 Bank 5 Row 0
346663000: system.mem_ctrl.dram: Timing access to addr 0xa110, rank/bank/row 0 5 0
346663000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346663000
346681750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
346733000: system.mem_ctrl.dram: Address: 0x13400 Rank 1 Bank 1 Row 0
346733000: system.mem_ctrl.dram: Timing access to addr 0x13400, rank/bank/row 1 1 0
346733000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346733000
346751750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
346782000: system.mem_ctrl.dram: Address: 0x92e60 Rank 1 Bank 1 Row 4
346782000: system.mem_ctrl.dram: Timing access to addr 0x92e60, rank/bank/row 1 1 4
346782000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 346782000, now got 4 active
346782000: system.mem_ctrl.dram: Activate at tick 346795750
346782000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 346795750, now got 5 active
346782000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346809500
346828250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
346859000: system.mem_ctrl.dram: Address: 0x13400 Rank 1 Bank 1 Row 0
346859000: system.mem_ctrl.dram: Timing access to addr 0x13400, rank/bank/row 1 1 0
346859000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 346859000, now got 4 active
346859000: system.mem_ctrl.dram: Activate at tick 346872750
346859000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 346872750, now got 5 active
346859000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346886500
346905250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
346936000: system.mem_ctrl.dram: Address: 0x13408 Rank 1 Bank 1 Row 0
346936000: system.mem_ctrl.dram: Timing access to addr 0x13408, rank/bank/row 1 1 0
346936000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346936000
346954750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
346985000: system.mem_ctrl.dram: Address: 0x13408 Rank 1 Bank 1 Row 0
346985000: system.mem_ctrl.dram: Timing access to addr 0x13408, rank/bank/row 1 1 0
346985000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346985000
347003750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
347034000: system.mem_ctrl.dram: Address: 0x13410 Rank 1 Bank 1 Row 0
347034000: system.mem_ctrl.dram: Timing access to addr 0x13410, rank/bank/row 1 1 0
347034000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347034000
347052750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
347083000: system.mem_ctrl.dram: Address: 0x13410 Rank 1 Bank 1 Row 0
347083000: system.mem_ctrl.dram: Timing access to addr 0x13410, rank/bank/row 1 1 0
347083000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347083000
347101750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
347132000: system.mem_ctrl.dram: Address: 0x13418 Rank 1 Bank 1 Row 0
347132000: system.mem_ctrl.dram: Timing access to addr 0x13418, rank/bank/row 1 1 0
347132000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347132000
347150750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
347181000: system.mem_ctrl.dram: Address: 0x13418 Rank 1 Bank 1 Row 0
347181000: system.mem_ctrl.dram: Timing access to addr 0x13418, rank/bank/row 1 1 0
347181000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347181000
347199750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
347230000: system.mem_ctrl.dram: Address: 0x94ae8 Rank 1 Bank 2 Row 4
347230000: system.mem_ctrl.dram: Timing access to addr 0x94ae8, rank/bank/row 1 2 4
347230000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347230000
347248750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
347279000: system.mem_ctrl.dram: Address: 0xa110 Rank 0 Bank 5 Row 0
347279000: system.mem_ctrl.dram: Timing access to addr 0xa110, rank/bank/row 0 5 0
347279000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347279000
347297750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
347328000: system.mem_ctrl.dram: Address: 0xa110 Rank 0 Bank 5 Row 0
347328000: system.mem_ctrl.dram: Timing access to addr 0xa110, rank/bank/row 0 5 0
347328000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347328000
347328000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 347335500, now got 1 active
347328000: system.mem_ctrl.dram: Auto-precharged bank: 5
347346750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
347377000: system.mem_ctrl.dram: Address: 0xa118 Rank 0 Bank 5 Row 0
347377000: system.mem_ctrl.dram: Timing access to addr 0xa118, rank/bank/row 0 5 0
347377000: system.mem_ctrl.dram: Activate at tick 347377000
347377000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 347377000, now got 2 active
347377000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347390750
347409500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
347440000: system.mem_ctrl.dram: Address: 0xa0c8 Rank 0 Bank 5 Row 0
347440000: system.mem_ctrl.dram: Timing access to addr 0xa0c8, rank/bank/row 0 5 0
347440000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347440000
347458750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
347489000: system.mem_ctrl.dram: Address: 0x94b08 Rank 1 Bank 2 Row 4
347489000: system.mem_ctrl.dram: Timing access to addr 0x94b08, rank/bank/row 1 2 4
347489000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347489000
347507750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
347538000: system.mem_ctrl.dram: Address: 0xa0c8 Rank 0 Bank 5 Row 0
347538000: system.mem_ctrl.dram: Timing access to addr 0xa0c8, rank/bank/row 0 5 0
347538000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347538000
347556750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
347587000: system.mem_ctrl.dram: Address: 0xa0d0 Rank 0 Bank 5 Row 0
347587000: system.mem_ctrl.dram: Timing access to addr 0xa0d0, rank/bank/row 0 5 0
347587000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347587000
347605750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
347636000: system.mem_ctrl.dram: Address: 0x94b10 Rank 1 Bank 2 Row 4
347636000: system.mem_ctrl.dram: Timing access to addr 0x94b10, rank/bank/row 1 2 4
347636000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347636000
347654750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
347685000: system.mem_ctrl.dram: Address: 0xa0d0 Rank 0 Bank 5 Row 0
347685000: system.mem_ctrl.dram: Timing access to addr 0xa0d0, rank/bank/row 0 5 0
347685000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347685000
347703750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
347734000: system.mem_ctrl.dram: Address: 0xa0d0 Rank 0 Bank 5 Row 0
347734000: system.mem_ctrl.dram: Timing access to addr 0xa0d0, rank/bank/row 0 5 0
347734000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347734000
347752750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
347803000: system.mem_ctrl.dram: Address: 0x5ccb0 Rank 1 Bank 6 Row 2
347803000: system.mem_ctrl.dram: Timing access to addr 0x5ccb0, rank/bank/row 1 6 2
347803000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347803000
347821750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
347852000: system.mem_ctrl.dram: Address: 0x5ccb8 Rank 1 Bank 6 Row 2
347852000: system.mem_ctrl.dram: Timing access to addr 0x5ccb8, rank/bank/row 1 6 2
347852000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347852000
347870750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
347901000: system.mem_ctrl.dram: Address: 0x7f000 Rank 1 Bank 7 Row 3
347901000: system.mem_ctrl.dram: Timing access to addr 0x7f000, rank/bank/row 1 7 3
347901000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347901000
347919750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
347950000: system.mem_ctrl.dram: Address: 0x5ccb8 Rank 1 Bank 6 Row 2
347950000: system.mem_ctrl.dram: Timing access to addr 0x5ccb8, rank/bank/row 1 6 2
347950000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347950000
347950000: system.mem_ctrl.dram: Precharging bank 6, rank 1 at tick 347957500, now got 4 active
347950000: system.mem_ctrl.dram: Auto-precharged bank: 14
347968750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
347999000: system.mem_ctrl.dram: Address: 0x5ccb8 Rank 1 Bank 6 Row 2
347999000: system.mem_ctrl.dram: Timing access to addr 0x5ccb8, rank/bank/row 1 6 2
347999000: system.mem_ctrl.dram: Activate at tick 347999000
347999000: system.mem_ctrl.dram: Activate bank 6, rank 1 at tick 347999000, now got 5 active
347999000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348012750
348031500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
348062000: system.mem_ctrl.dram: Address: 0x5ccb8 Rank 1 Bank 6 Row 2
348062000: system.mem_ctrl.dram: Timing access to addr 0x5ccb8, rank/bank/row 1 6 2
348062000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348062000
348080750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
348111000: system.mem_ctrl.dram: Address: 0x5ccc0 Rank 1 Bank 6 Row 2
348111000: system.mem_ctrl.dram: Timing access to addr 0x5ccc0, rank/bank/row 1 6 2
348111000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348111000
348129750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
348160000: system.mem_ctrl.dram: Address: 0x5ccc0 Rank 1 Bank 6 Row 2
348160000: system.mem_ctrl.dram: Timing access to addr 0x5ccc0, rank/bank/row 1 6 2
348160000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348160000
348178750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
348209000: system.mem_ctrl.dram: Address: 0x94b28 Rank 1 Bank 2 Row 4
348209000: system.mem_ctrl.dram: Timing access to addr 0x94b28, rank/bank/row 1 2 4
348209000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348209000
348227750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
348258000: system.mem_ctrl.dram: Address: 0x5ccc0 Rank 1 Bank 6 Row 2
348258000: system.mem_ctrl.dram: Timing access to addr 0x5ccc0, rank/bank/row 1 6 2
348258000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348258000
348276750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
348307000: system.mem_ctrl.dram: Address: 0x94b30 Rank 1 Bank 2 Row 4
348307000: system.mem_ctrl.dram: Timing access to addr 0x94b30, rank/bank/row 1 2 4
348307000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348307000
348325750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
348356000: system.mem_ctrl.dram: Address: 0x5ccc0 Rank 1 Bank 6 Row 2
348356000: system.mem_ctrl.dram: Timing access to addr 0x5ccc0, rank/bank/row 1 6 2
348356000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348356000
348374750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
348405000: system.mem_ctrl.dram: Address: 0x94b38 Rank 1 Bank 2 Row 4
348405000: system.mem_ctrl.dram: Timing access to addr 0x94b38, rank/bank/row 1 2 4
348405000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348405000
348423750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
348454000: system.mem_ctrl.dram: Address: 0x188 Rank 0 Bank 0 Row 0
348454000: system.mem_ctrl.dram: Timing access to addr 0x188, rank/bank/row 0 0 0
348454000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348454000
348472750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
348503000: system.mem_ctrl.dram: Address: 0x188 Rank 0 Bank 0 Row 0
348503000: system.mem_ctrl.dram: Timing access to addr 0x188, rank/bank/row 0 0 0
348503000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348503000
348521750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
348552000: system.mem_ctrl.dram: Address: 0x94b48 Rank 1 Bank 2 Row 4
348552000: system.mem_ctrl.dram: Timing access to addr 0x94b48, rank/bank/row 1 2 4
348552000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348552000
348570750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
348601000: system.mem_ctrl.dram: Address: 0xa020 Rank 0 Bank 5 Row 0
348601000: system.mem_ctrl.dram: Timing access to addr 0xa020, rank/bank/row 0 5 0
348601000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348601000
348619750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
348650000: system.mem_ctrl.dram: Address: 0xa028 Rank 0 Bank 5 Row 0
348650000: system.mem_ctrl.dram: Timing access to addr 0xa028, rank/bank/row 0 5 0
348650000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348650000
348668750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
348699000: system.mem_ctrl.dram: Address: 0xa028 Rank 0 Bank 5 Row 0
348699000: system.mem_ctrl.dram: Timing access to addr 0xa028, rank/bank/row 0 5 0
348699000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348699000
348717750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
348748000: system.mem_ctrl.dram: Address: 0xa028 Rank 0 Bank 5 Row 0
348748000: system.mem_ctrl.dram: Timing access to addr 0xa028, rank/bank/row 0 5 0
348748000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348748000
348766750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
348797000: system.mem_ctrl.dram: Address: 0xa030 Rank 0 Bank 5 Row 0
348797000: system.mem_ctrl.dram: Timing access to addr 0xa030, rank/bank/row 0 5 0
348797000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348797000
348815750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
348846000: system.mem_ctrl.dram: Address: 0xa030 Rank 0 Bank 5 Row 0
348846000: system.mem_ctrl.dram: Timing access to addr 0xa030, rank/bank/row 0 5 0
348846000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348846000
348864750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
348895000: system.mem_ctrl.dram: Address: 0xa030 Rank 0 Bank 5 Row 0
348895000: system.mem_ctrl.dram: Timing access to addr 0xa030, rank/bank/row 0 5 0
348895000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348895000
348913750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
348944000: system.mem_ctrl.dram: Address: 0xa038 Rank 0 Bank 5 Row 0
348944000: system.mem_ctrl.dram: Timing access to addr 0xa038, rank/bank/row 0 5 0
348944000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348944000
348962750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
348993000: system.mem_ctrl.dram: Address: 0xa048 Rank 0 Bank 5 Row 0
348993000: system.mem_ctrl.dram: Timing access to addr 0xa048, rank/bank/row 0 5 0
348993000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348993000
349011750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
349042000: system.mem_ctrl.dram: Address: 0xa050 Rank 0 Bank 5 Row 0
349042000: system.mem_ctrl.dram: Timing access to addr 0xa050, rank/bank/row 0 5 0
349042000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 349042000
349042000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 349049500, now got 1 active
349042000: system.mem_ctrl.dram: Auto-precharged bank: 5
349060750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
349091000: system.mem_ctrl.dram: Address: 0xa050 Rank 0 Bank 5 Row 0
349091000: system.mem_ctrl.dram: Timing access to addr 0xa050, rank/bank/row 0 5 0
349091000: system.mem_ctrl.dram: Activate at tick 349091000
349091000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 349091000, now got 2 active
349091000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 349104750
349123500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
349154000: system.mem_ctrl.dram: Address: 0x94b58 Rank 1 Bank 2 Row 4
349154000: system.mem_ctrl.dram: Timing access to addr 0x94b58, rank/bank/row 1 2 4
349154000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 349154000
349172750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
349203000: system.mem_ctrl.dram: Address: 0xa050 Rank 0 Bank 5 Row 0
349203000: system.mem_ctrl.dram: Timing access to addr 0xa050, rank/bank/row 0 5 0
349203000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 349203000
349221750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
349272000: system.mem_ctrl.dram: Address: 0xa050 Rank 0 Bank 5 Row 0
349272000: system.mem_ctrl.dram: Timing access to addr 0xa050, rank/bank/row 0 5 0
349272000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 349272000
349290750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
349321000: system.mem_ctrl.dram: Address: 0x94b68 Rank 1 Bank 2 Row 4
349321000: system.mem_ctrl.dram: Timing access to addr 0x94b68, rank/bank/row 1 2 4
349321000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 349321000
349339750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
349370000: system.mem_ctrl.dram: Address: 0x9b88 Rank 0 Bank 4 Row 0
349370000: system.mem_ctrl.dram: Timing access to addr 0x9b88, rank/bank/row 0 4 0
349370000: system.mem_ctrl.dram: Activate at tick 349370000
349370000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 349370000, now got 3 active
349370000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 349383750
349402500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
349433000: system.mem_ctrl.dram: Address: 0x9b88 Rank 0 Bank 4 Row 0
349433000: system.mem_ctrl.dram: Timing access to addr 0x9b88, rank/bank/row 0 4 0
349433000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 349433000
349451750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
349482000: system.mem_ctrl.dram: Address: 0x9b90 Rank 0 Bank 4 Row 0
349482000: system.mem_ctrl.dram: Timing access to addr 0x9b90, rank/bank/row 0 4 0
349482000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 349482000
349500750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
349552000: system.mem_ctrl.dram: Address: 0xa0b0 Rank 0 Bank 5 Row 0
349552000: system.mem_ctrl.dram: Timing access to addr 0xa0b0, rank/bank/row 0 5 0
349552000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 349552000
349570750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
349622000: system.mem_ctrl.dram: Address: 0xa0b0 Rank 0 Bank 5 Row 0
349622000: system.mem_ctrl.dram: Timing access to addr 0xa0b0, rank/bank/row 0 5 0
349622000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 349622000
349640750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
349671000: system.mem_ctrl.dram: Address: 0xa0b8 Rank 0 Bank 5 Row 0
349671000: system.mem_ctrl.dram: Timing access to addr 0xa0b8, rank/bank/row 0 5 0
349671000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 349671000
349689750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
349741000: system.mem_ctrl.dram: Address: 0xa0b8 Rank 0 Bank 5 Row 0
349741000: system.mem_ctrl.dram: Timing access to addr 0xa0b8, rank/bank/row 0 5 0
349741000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 349741000
349759750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
349790000: system.mem_ctrl.dram: Address: 0xa0b8 Rank 0 Bank 5 Row 0
349790000: system.mem_ctrl.dram: Timing access to addr 0xa0b8, rank/bank/row 0 5 0
349790000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 349790000
349808750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
349839000: system.mem_ctrl.dram: Address: 0xa0c0 Rank 0 Bank 5 Row 0
349839000: system.mem_ctrl.dram: Timing access to addr 0xa0c0, rank/bank/row 0 5 0
349839000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 349839000
349857750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
349908000: system.mem_ctrl.dram: Address: 0xa0c0 Rank 0 Bank 5 Row 0
349908000: system.mem_ctrl.dram: Timing access to addr 0xa0c0, rank/bank/row 0 5 0
349908000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 349908000
349926750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
349957000: system.mem_ctrl.dram: Address: 0xa0c8 Rank 0 Bank 5 Row 0
349957000: system.mem_ctrl.dram: Timing access to addr 0xa0c8, rank/bank/row 0 5 0
349957000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 349957000
349975750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
350006000: system.mem_ctrl.dram: Address: 0x94b58 Rank 1 Bank 2 Row 4
350006000: system.mem_ctrl.dram: Timing access to addr 0x94b58, rank/bank/row 1 2 4
350006000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 350006000
350024750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
350055000: system.mem_ctrl.dram: Address: 0xa0c8 Rank 0 Bank 5 Row 0
350055000: system.mem_ctrl.dram: Timing access to addr 0xa0c8, rank/bank/row 0 5 0
350055000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 350055000
350073750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
350104000: system.mem_ctrl.dram: Address: 0xa0d0 Rank 0 Bank 5 Row 0
350104000: system.mem_ctrl.dram: Timing access to addr 0xa0d0, rank/bank/row 0 5 0
350104000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 350104000
350122750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
350173000: system.mem_ctrl.dram: Address: 0xa0d0 Rank 0 Bank 5 Row 0
350173000: system.mem_ctrl.dram: Timing access to addr 0xa0d0, rank/bank/row 0 5 0
350173000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 350173000
350191750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
350222000: system.mem_ctrl.dram: Address: 0xa0d0 Rank 0 Bank 5 Row 0
350222000: system.mem_ctrl.dram: Timing access to addr 0xa0d0, rank/bank/row 0 5 0
350222000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 350222000
350240750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
350271000: system.mem_ctrl.dram: Address: 0x94b68 Rank 1 Bank 2 Row 4
350271000: system.mem_ctrl.dram: Timing access to addr 0x94b68, rank/bank/row 1 2 4
350271000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 350271000
350289750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
350320000: system.mem_ctrl.dram: Address: 0x9b90 Rank 0 Bank 4 Row 0
350320000: system.mem_ctrl.dram: Timing access to addr 0x9b90, rank/bank/row 0 4 0
350320000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 350320000
350338750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
350369000: system.mem_ctrl.dram: Address: 0x9b98 Rank 0 Bank 4 Row 0
350369000: system.mem_ctrl.dram: Timing access to addr 0x9b98, rank/bank/row 0 4 0
350369000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 350369000
350381250: 1: Refresh due
350381250: 1: Precharging all
350381250: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 350381250, now got 4 active
350381250: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 350381250, now got 3 active
350381250: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 350381250, now got 2 active
350381250: system.mem_ctrl.dram: Precharging bank 6, rank 1 at tick 350381250, now got 1 active
350381250: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 350381250, now got 0 active
350381250: 0: Refresh due
350381250: 0: Precharging all
350381250: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 350381250, now got 2 active
350381250: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 350381250, now got 1 active
350381250: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 350381250, now got 0 active
350387750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
350418000: system.mem_ctrl.dram: Address: 0x92df8 Rank 1 Bank 1 Row 4
350655000: 1: Scheduling next request after refreshing rank 1
350655000: system.mem_ctrl.dram: Timing access to addr 0x92df8, rank/bank/row 1 1 4
350655000: system.mem_ctrl.dram: Activate at tick 350655000
350655000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 350655000, now got 1 active
350655000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 350668750
350655000: 0: Scheduling next request after refreshing rank 0
350687500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
350718000: system.mem_ctrl.dram: Address: 0x9b98 Rank 0 Bank 4 Row 0
350718000: system.mem_ctrl.dram: Timing access to addr 0x9b98, rank/bank/row 0 4 0
350718000: system.mem_ctrl.dram: Activate at tick 350718000
350718000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 350718000, now got 1 active
350718000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 350731750
350750500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
350781000: system.mem_ctrl.dram: Address: 0x9ba0 Rank 0 Bank 4 Row 0
350781000: system.mem_ctrl.dram: Timing access to addr 0x9ba0, rank/bank/row 0 4 0
350781000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 350781000
350799750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
350830000: system.mem_ctrl.dram: Address: 0x9ba0 Rank 0 Bank 4 Row 0
350830000: system.mem_ctrl.dram: Timing access to addr 0x9ba0, rank/bank/row 0 4 0
350830000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 350830000
350848750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
350879000: system.mem_ctrl.dram: Address: 0x94b88 Rank 1 Bank 2 Row 4
350879000: system.mem_ctrl.dram: Timing access to addr 0x94b88, rank/bank/row 1 2 4
350879000: system.mem_ctrl.dram: Activate at tick 350879000
350879000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 350879000, now got 2 active
350879000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 350892750
350911500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
350963000: system.mem_ctrl.dram: Address: 0x270 Rank 0 Bank 0 Row 0
350963000: system.mem_ctrl.dram: Timing access to addr 0x270, rank/bank/row 0 0 0
350963000: system.mem_ctrl.dram: Activate at tick 350963000
350963000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 350963000, now got 2 active
350963000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 350976750
350995500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351047000: system.mem_ctrl.dram: Address: 0x270 Rank 0 Bank 0 Row 0
351047000: system.mem_ctrl.dram: Timing access to addr 0x270, rank/bank/row 0 0 0
351047000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351047000
351065750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351096000: system.mem_ctrl.dram: Address: 0x278 Rank 0 Bank 0 Row 0
351096000: system.mem_ctrl.dram: Timing access to addr 0x278, rank/bank/row 0 0 0
351096000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351096000
351114750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351145000: system.mem_ctrl.dram: Address: 0x278 Rank 0 Bank 0 Row 0
351145000: system.mem_ctrl.dram: Timing access to addr 0x278, rank/bank/row 0 0 0
351145000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351145000
351163750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351194000: system.mem_ctrl.dram: Address: 0x280 Rank 0 Bank 0 Row 0
351194000: system.mem_ctrl.dram: Timing access to addr 0x280, rank/bank/row 0 0 0
351194000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351194000
351212750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351243000: system.mem_ctrl.dram: Address: 0x280 Rank 0 Bank 0 Row 0
351243000: system.mem_ctrl.dram: Timing access to addr 0x280, rank/bank/row 0 0 0
351243000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351243000
351261750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351313000: system.mem_ctrl.dram: Address: 0xaae0 Rank 0 Bank 5 Row 0
351313000: system.mem_ctrl.dram: Timing access to addr 0xaae0, rank/bank/row 0 5 0
351313000: system.mem_ctrl.dram: Activate at tick 351313000
351313000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 351313000, now got 3 active
351313000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351326750
351345500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351376000: system.mem_ctrl.dram: Address: 0xaae0 Rank 0 Bank 5 Row 0
351376000: system.mem_ctrl.dram: Timing access to addr 0xaae0, rank/bank/row 0 5 0
351376000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351376000
351394750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351425000: system.mem_ctrl.dram: Address: 0xaae8 Rank 0 Bank 5 Row 0
351425000: system.mem_ctrl.dram: Timing access to addr 0xaae8, rank/bank/row 0 5 0
351425000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351425000
351443750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351474000: system.mem_ctrl.dram: Address: 0x94ab0 Rank 1 Bank 2 Row 4
351495000: system.mem_ctrl.dram: Address: 0xaae8 Rank 0 Bank 5 Row 0
351495000: system.mem_ctrl.dram: Timing access to addr 0xaae8, rank/bank/row 0 5 0
351495000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351495000
351513750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351544000: system.mem_ctrl.dram: Address: 0xaae8 Rank 0 Bank 5 Row 0
351544000: system.mem_ctrl.dram: Timing access to addr 0xaae8, rank/bank/row 0 5 0
351544000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351544000
351562750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351593000: system.mem_ctrl.dram: Address: 0xaaf0 Rank 0 Bank 5 Row 0
351593000: system.mem_ctrl.dram: Timing access to addr 0xaaf0, rank/bank/row 0 5 0
351593000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351593000
351611750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351663000: system.mem_ctrl.dram: Address: 0xaaf0 Rank 0 Bank 5 Row 0
351663000: system.mem_ctrl.dram: Timing access to addr 0xaaf0, rank/bank/row 0 5 0
351663000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351663000
351681750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351712000: system.mem_ctrl.dram: Address: 0xaaf8 Rank 0 Bank 5 Row 0
351712000: system.mem_ctrl.dram: Timing access to addr 0xaaf8, rank/bank/row 0 5 0
351712000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351712000
351730750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351761000: system.mem_ctrl.dram: Address: 0xaaf8 Rank 0 Bank 5 Row 0
351761000: system.mem_ctrl.dram: Timing access to addr 0xaaf8, rank/bank/row 0 5 0
351761000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351761000
351779750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351810000: system.mem_ctrl.dram: Address: 0xab00 Rank 0 Bank 5 Row 0
351810000: system.mem_ctrl.dram: Timing access to addr 0xab00, rank/bank/row 0 5 0
351810000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351810000
351828750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351859000: system.mem_ctrl.dram: Address: 0xab00 Rank 0 Bank 5 Row 0
351859000: system.mem_ctrl.dram: Timing access to addr 0xab00, rank/bank/row 0 5 0
351859000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351859000
351877750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351929000: system.mem_ctrl.dram: Address: 0xab00 Rank 0 Bank 5 Row 0
351929000: system.mem_ctrl.dram: Timing access to addr 0xab00, rank/bank/row 0 5 0
351929000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351929000
351947750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351978000: system.mem_ctrl.dram: Address: 0xab08 Rank 0 Bank 5 Row 0
351978000: system.mem_ctrl.dram: Timing access to addr 0xab08, rank/bank/row 0 5 0
351978000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351978000
351996750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352048000: system.mem_ctrl.dram: Address: 0xab08 Rank 0 Bank 5 Row 0
352048000: system.mem_ctrl.dram: Timing access to addr 0xab08, rank/bank/row 0 5 0
352048000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352048000
352066750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352118000: system.mem_ctrl.dram: Address: 0xab10 Rank 0 Bank 5 Row 0
352118000: system.mem_ctrl.dram: Timing access to addr 0xab10, rank/bank/row 0 5 0
352118000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352118000
352136750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352167000: system.mem_ctrl.dram: Address: 0xab10 Rank 0 Bank 5 Row 0
352167000: system.mem_ctrl.dram: Timing access to addr 0xab10, rank/bank/row 0 5 0
352167000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352167000
352167000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 352174500, now got 2 active
352167000: system.mem_ctrl.dram: Auto-precharged bank: 5
352185750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352216000: system.mem_ctrl.dram: Address: 0xab10 Rank 0 Bank 5 Row 0
352216000: system.mem_ctrl.dram: Timing access to addr 0xab10, rank/bank/row 0 5 0
352216000: system.mem_ctrl.dram: Activate at tick 352216000
352216000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 352216000, now got 3 active
352216000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352229750
352248500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352279000: system.mem_ctrl.dram: Address: 0xab18 Rank 0 Bank 5 Row 0
352279000: system.mem_ctrl.dram: Timing access to addr 0xab18, rank/bank/row 0 5 0
352279000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352279000
352297750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352328000: system.mem_ctrl.dram: Address: 0xab18 Rank 0 Bank 5 Row 0
352328000: system.mem_ctrl.dram: Timing access to addr 0xab18, rank/bank/row 0 5 0
352328000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352328000
352346750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352377000: system.mem_ctrl.dram: Address: 0xab20 Rank 0 Bank 5 Row 0
352377000: system.mem_ctrl.dram: Timing access to addr 0xab20, rank/bank/row 0 5 0
352377000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352377000
352395750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352426000: system.mem_ctrl.dram: Address: 0x806d0 Rank 0 Bank 0 Row 4
352426000: system.mem_ctrl.dram: Timing access to addr 0x806d0, rank/bank/row 0 0 4
352426000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 352426000, now got 2 active
352426000: system.mem_ctrl.dram: Activate at tick 352439750
352426000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 352439750, now got 3 active
352426000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352453500
352472250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352503000: system.mem_ctrl.dram: Address: 0xab20 Rank 0 Bank 5 Row 0
352503000: system.mem_ctrl.dram: Timing access to addr 0xab20, rank/bank/row 0 5 0
352503000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352503000
352521750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352552000: system.mem_ctrl.dram: Address: 0xab28 Rank 0 Bank 5 Row 0
352552000: system.mem_ctrl.dram: Timing access to addr 0xab28, rank/bank/row 0 5 0
352552000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352552000
352570750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352622000: system.mem_ctrl.dram: Address: 0xab28 Rank 0 Bank 5 Row 0
352622000: system.mem_ctrl.dram: Timing access to addr 0xab28, rank/bank/row 0 5 0
352622000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352622000
352640750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352671000: system.mem_ctrl.dram: Address: 0xab30 Rank 0 Bank 5 Row 0
352671000: system.mem_ctrl.dram: Timing access to addr 0xab30, rank/bank/row 0 5 0
352671000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352671000
352689750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352741000: system.mem_ctrl.dram: Address: 0xab30 Rank 0 Bank 5 Row 0
352741000: system.mem_ctrl.dram: Timing access to addr 0xab30, rank/bank/row 0 5 0
352741000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352741000
352759750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352790000: system.mem_ctrl.dram: Address: 0xab50 Rank 0 Bank 5 Row 0
352790000: system.mem_ctrl.dram: Timing access to addr 0xab50, rank/bank/row 0 5 0
352790000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352790000
352808750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352839000: system.mem_ctrl.dram: Address: 0xab58 Rank 0 Bank 5 Row 0
352839000: system.mem_ctrl.dram: Timing access to addr 0xab58, rank/bank/row 0 5 0
352839000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352839000
352857750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352888000: system.mem_ctrl.dram: Address: 0xab58 Rank 0 Bank 5 Row 0
352888000: system.mem_ctrl.dram: Timing access to addr 0xab58, rank/bank/row 0 5 0
352888000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352888000
352906750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352937000: system.mem_ctrl.dram: Address: 0xab60 Rank 0 Bank 5 Row 0
352937000: system.mem_ctrl.dram: Timing access to addr 0xab60, rank/bank/row 0 5 0
352937000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352937000
352955750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352986000: system.mem_ctrl.dram: Address: 0xab60 Rank 0 Bank 5 Row 0
352986000: system.mem_ctrl.dram: Timing access to addr 0xab60, rank/bank/row 0 5 0
352986000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352986000
353004750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
353056000: system.mem_ctrl.dram: Address: 0xab60 Rank 0 Bank 5 Row 0
353056000: system.mem_ctrl.dram: Timing access to addr 0xab60, rank/bank/row 0 5 0
353056000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353056000
353074750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
353105000: system.mem_ctrl.dram: Address: 0xab68 Rank 0 Bank 5 Row 0
353105000: system.mem_ctrl.dram: Timing access to addr 0xab68, rank/bank/row 0 5 0
353105000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353105000
353105000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 353112500, now got 2 active
353105000: system.mem_ctrl.dram: Auto-precharged bank: 5
353123750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
353154000: system.mem_ctrl.dram: Address: 0xab68 Rank 0 Bank 5 Row 0
353154000: system.mem_ctrl.dram: Timing access to addr 0xab68, rank/bank/row 0 5 0
353154000: system.mem_ctrl.dram: Activate at tick 353154000
353154000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 353154000, now got 3 active
353154000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353167750
353186500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
353238000: system.mem_ctrl.dram: Address: 0xab70 Rank 0 Bank 5 Row 0
353238000: system.mem_ctrl.dram: Timing access to addr 0xab70, rank/bank/row 0 5 0
353238000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353238000
353256750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
353287000: system.mem_ctrl.dram: Address: 0x94a78 Rank 1 Bank 2 Row 4
353308000: system.mem_ctrl.dram: Address: 0x1bba0 Rank 1 Bank 5 Row 0
353308000: system.mem_ctrl.dram: Timing access to addr 0x1bba0, rank/bank/row 1 5 0
353308000: system.mem_ctrl.dram: Activate at tick 353308000
353308000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 353308000, now got 3 active
353308000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353321750
353340500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
353392000: system.mem_ctrl.dram: Address: 0x1bba0 Rank 1 Bank 5 Row 0
353392000: system.mem_ctrl.dram: Timing access to addr 0x1bba0, rank/bank/row 1 5 0
353392000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353392000
353410750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
353441000: system.mem_ctrl.dram: Address: 0x1bba0 Rank 1 Bank 5 Row 0
353441000: system.mem_ctrl.dram: Timing access to addr 0x1bba0, rank/bank/row 1 5 0
353441000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353441000
353459750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
353511000: system.mem_ctrl.dram: Address: 0x1bba0 Rank 1 Bank 5 Row 0
353511000: system.mem_ctrl.dram: Timing access to addr 0x1bba0, rank/bank/row 1 5 0
353511000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353511000
353529750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
353581000: system.mem_ctrl.dram: Address: 0x1bba8 Rank 1 Bank 5 Row 0
353581000: system.mem_ctrl.dram: Timing access to addr 0x1bba8, rank/bank/row 1 5 0
353581000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353581000
353599750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
353651000: system.mem_ctrl.dram: Address: 0x1bba8 Rank 1 Bank 5 Row 0
353651000: system.mem_ctrl.dram: Timing access to addr 0x1bba8, rank/bank/row 1 5 0
353651000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353651000
353669750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
353721000: system.mem_ctrl.dram: Address: 0x1bba8 Rank 1 Bank 5 Row 0
353721000: system.mem_ctrl.dram: Timing access to addr 0x1bba8, rank/bank/row 1 5 0
353721000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353721000
353739750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
353791000: system.mem_ctrl.dram: Address: 0x1bba8 Rank 1 Bank 5 Row 0
353791000: system.mem_ctrl.dram: Timing access to addr 0x1bba8, rank/bank/row 1 5 0
353791000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353791000
353809750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
353840000: system.mem_ctrl.dram: Address: 0x1bbb0 Rank 1 Bank 5 Row 0
353840000: system.mem_ctrl.dram: Timing access to addr 0x1bbb0, rank/bank/row 1 5 0
353840000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353840000
353858750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
353889000: system.mem_ctrl.dram: Address: 0x1bbb0 Rank 1 Bank 5 Row 0
353889000: system.mem_ctrl.dram: Timing access to addr 0x1bbb0, rank/bank/row 1 5 0
353889000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353889000
353907750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
353938000: system.mem_ctrl.dram: Address: 0x1bbb8 Rank 1 Bank 5 Row 0
353938000: system.mem_ctrl.dram: Timing access to addr 0x1bbb8, rank/bank/row 1 5 0
353938000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353938000
353956750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
353987000: system.mem_ctrl.dram: Address: 0x94530 Rank 1 Bank 2 Row 4
354008000: system.mem_ctrl.dram: Address: 0x1bbb8 Rank 1 Bank 5 Row 0
354008000: system.mem_ctrl.dram: Timing access to addr 0x1bbb8, rank/bank/row 1 5 0
354008000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354008000
354026750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
354057000: system.mem_ctrl.dram: Address: 0x1bbc0 Rank 1 Bank 5 Row 0
354057000: system.mem_ctrl.dram: Timing access to addr 0x1bbc0, rank/bank/row 1 5 0
354057000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354057000
354075750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
354106000: system.mem_ctrl.dram: Address: 0x94540 Rank 1 Bank 2 Row 4
354106000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
354106000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
354106000: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
354106000: system.mem_ctrl.dram: Timing access to addr 0x92bc0, rank/bank/row 1 1 4
354106000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354106000
354106000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
354106000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
354106000: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
354106000: system.mem_ctrl.dram: Timing access to addr 0x92c00, rank/bank/row 1 1 4
354106000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354111000
354106000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
354106000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
354106000: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
354106000: system.mem_ctrl.dram: Timing access to addr 0x92c40, rank/bank/row 1 1 4
354106000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354116000
354106000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
354106000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
354106000: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
354106000: system.mem_ctrl.dram: Timing access to addr 0x92c80, rank/bank/row 1 1 4
354106000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354121000
354106000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
354106000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
354106000: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
354106000: system.mem_ctrl.dram: Timing access to addr 0x92cc0, rank/bank/row 1 1 4
354106000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354126000
354106000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
354106000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
354106000: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
354106000: system.mem_ctrl.dram: Timing access to addr 0x92d00, rank/bank/row 1 1 4
354106000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354131000
354108500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
354108500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
354108500: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
354108500: system.mem_ctrl.dram: Timing access to addr 0x924a8, rank/bank/row 1 1 4
354108500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354136000
354113500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
354113500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
354113500: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
354113500: system.mem_ctrl.dram: Timing access to addr 0x92508, rank/bank/row 1 1 4
354113500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354141000
354118500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
354118500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
354118500: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
354118500: system.mem_ctrl.dram: Timing access to addr 0x930f0, rank/bank/row 1 1 4
354118500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354146000
354123500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
354123500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
354123500: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
354123500: system.mem_ctrl.dram: Timing access to addr 0x92d80, rank/bank/row 1 1 4
354123500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354151000
354127000: system.mem_ctrl.dram: Address: 0x1bbc0 Rank 1 Bank 5 Row 0
354128500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
354128500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
354128500: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
354128500: system.mem_ctrl.dram: Timing access to addr 0x94ad8, rank/bank/row 1 2 4
354128500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354156000
354133500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
354133500: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
354133500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
354133500: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
354133500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
354133500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
354133500: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
354133500: system.mem_ctrl.dram: Timing access to addr 0x93528, rank/bank/row 1 1 4
354133500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354161000
354138500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
354138500: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
354138500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
354138500: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
354138500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
354138500: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
354138500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
354138500: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
354138500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
354138500: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
354138500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
354138500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
354138500: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
354138500: system.mem_ctrl.dram: Timing access to addr 0x94b18, rank/bank/row 1 2 4
354138500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354166000
354143500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
354143500: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
354143500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
354143500: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
354143500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
354143500: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
354143500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
354143500: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
354143500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
354143500: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
354143500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
354143500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
354143500: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
354143500: system.mem_ctrl.dram: Timing access to addr 0x934d8, rank/bank/row 1 1 4
354143500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354171000
354148500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
354148500: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
354148500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
354148500: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
354148500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
354148500: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
354148500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
354148500: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
354148500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
354148500: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
354148500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
354148500: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
354148500: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
354148500: system.mem_ctrl.dram: Timing access to addr 0x93480, rank/bank/row 1 1 4
354148500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354176000
354153500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
354153500: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
354153500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
354153500: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
354153500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
354153500: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
354153500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
354153500: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
354153500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
354153500: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
354153500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
354153500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
354153500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
354153500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
354153500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
354153500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
354153500: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
354153500: system.mem_ctrl.dram: Timing access to addr 0x94b60, rank/bank/row 1 2 4
354153500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354181000
354158500: system.mem_ctrl.dram: Timing access to addr 0x1bbc0, rank/bank/row 1 5 0
354158500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354207250
354226000: system.mem_ctrl.dram: number of read entries for rank 1 is 0
354256000: system.mem_ctrl.dram: Address: 0x1bbc8 Rank 1 Bank 5 Row 0
354256000: system.mem_ctrl.dram: Timing access to addr 0x1bbc8, rank/bank/row 1 5 0
354256000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354256000
354274750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
354326000: system.mem_ctrl.dram: Address: 0x1bbc8 Rank 1 Bank 5 Row 0
354326000: system.mem_ctrl.dram: Timing access to addr 0x1bbc8, rank/bank/row 1 5 0
354326000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354326000
354326000: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 354333500, now got 2 active
354326000: system.mem_ctrl.dram: Auto-precharged bank: 13
354344750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
354375000: system.mem_ctrl.dram: Address: 0x1bbd0 Rank 1 Bank 5 Row 0
354375000: system.mem_ctrl.dram: Timing access to addr 0x1bbd0, rank/bank/row 1 5 0
354375000: system.mem_ctrl.dram: Activate at tick 354375000
354375000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 354375000, now got 3 active
354375000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354388750
354407500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
354459000: system.mem_ctrl.dram: Address: 0x1bbd0 Rank 1 Bank 5 Row 0
354459000: system.mem_ctrl.dram: Timing access to addr 0x1bbd0, rank/bank/row 1 5 0
354459000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354459000
354477750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
354508000: system.mem_ctrl.dram: Address: 0x1bbd8 Rank 1 Bank 5 Row 0
354508000: system.mem_ctrl.dram: Timing access to addr 0x1bbd8, rank/bank/row 1 5 0
354508000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354508000
354526750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
354557000: system.mem_ctrl.dram: Address: 0x943e8 Rank 1 Bank 2 Row 4
354578000: system.mem_ctrl.dram: Address: 0xa090 Rank 0 Bank 5 Row 0
354578000: system.mem_ctrl.dram: Timing access to addr 0xa090, rank/bank/row 0 5 0
354578000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354578000
354596750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
354627000: system.mem_ctrl.dram: Address: 0x92e60 Rank 1 Bank 1 Row 4
354627000: system.mem_ctrl.dram: Timing access to addr 0x92e60, rank/bank/row 1 1 4
354627000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354627000
354645750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
354676000: system.mem_ctrl.dram: Address: 0xa090 Rank 0 Bank 5 Row 0
354676000: system.mem_ctrl.dram: Timing access to addr 0xa090, rank/bank/row 0 5 0
354676000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354676000
354694750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
354725000: system.mem_ctrl.dram: Address: 0xa098 Rank 0 Bank 5 Row 0
354725000: system.mem_ctrl.dram: Timing access to addr 0xa098, rank/bank/row 0 5 0
354725000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354725000
354743750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
354774000: system.mem_ctrl.dram: Address: 0xa098 Rank 0 Bank 5 Row 0
354774000: system.mem_ctrl.dram: Timing access to addr 0xa098, rank/bank/row 0 5 0
354774000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354774000
354792750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
354823000: system.mem_ctrl.dram: Address: 0xa098 Rank 0 Bank 5 Row 0
354823000: system.mem_ctrl.dram: Timing access to addr 0xa098, rank/bank/row 0 5 0
354823000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354823000
354841750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
354872000: system.mem_ctrl.dram: Address: 0xa098 Rank 0 Bank 5 Row 0
354872000: system.mem_ctrl.dram: Timing access to addr 0xa098, rank/bank/row 0 5 0
354872000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354872000
354890750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
354921000: system.mem_ctrl.dram: Address: 0xa0a0 Rank 0 Bank 5 Row 0
354921000: system.mem_ctrl.dram: Timing access to addr 0xa0a0, rank/bank/row 0 5 0
354921000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354921000
354939750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
354990000: system.mem_ctrl.dram: Address: 0x1bbd8 Rank 1 Bank 5 Row 0
354990000: system.mem_ctrl.dram: Timing access to addr 0x1bbd8, rank/bank/row 1 5 0
354990000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354990000
355008750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
355059000: system.mem_ctrl.dram: Address: 0x1bbe0 Rank 1 Bank 5 Row 0
355059000: system.mem_ctrl.dram: Timing access to addr 0x1bbe0, rank/bank/row 1 5 0
355059000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355059000
355077750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
355108000: system.mem_ctrl.dram: Address: 0x1bbe0 Rank 1 Bank 5 Row 0
355108000: system.mem_ctrl.dram: Timing access to addr 0x1bbe0, rank/bank/row 1 5 0
355108000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355108000
355126750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
355157000: system.mem_ctrl.dram: Address: 0x92e94 Rank 1 Bank 1 Row 4
355157000: system.mem_ctrl.dram: Timing access to addr 0x92e94, rank/bank/row 1 1 4
355157000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355157000
355157000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 355164500, now got 2 active
355157000: system.mem_ctrl.dram: Auto-precharged bank: 9
355175750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
355206000: system.mem_ctrl.dram: Address: 0x1bbe0 Rank 1 Bank 5 Row 0
355206000: system.mem_ctrl.dram: Timing access to addr 0x1bbe0, rank/bank/row 1 5 0
355206000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355206000
355224750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
355255000: system.mem_ctrl.dram: Address: 0x1bbe8 Rank 1 Bank 5 Row 0
355255000: system.mem_ctrl.dram: Timing access to addr 0x1bbe8, rank/bank/row 1 5 0
355255000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355255000
355273750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
355304000: system.mem_ctrl.dram: Address: 0x944f4 Rank 1 Bank 2 Row 4
355325000: system.mem_ctrl.dram: Address: 0x1bbe8 Rank 1 Bank 5 Row 0
355325000: system.mem_ctrl.dram: Timing access to addr 0x1bbe8, rank/bank/row 1 5 0
355325000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355325000
355343750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
355374000: system.mem_ctrl.dram: Address: 0x1bbf0 Rank 1 Bank 5 Row 0
355374000: system.mem_ctrl.dram: Timing access to addr 0x1bbf0, rank/bank/row 1 5 0
355374000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355374000
355392750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
355423000: system.mem_ctrl.dram: Address: 0x1bbf0 Rank 1 Bank 5 Row 0
355423000: system.mem_ctrl.dram: Timing access to addr 0x1bbf0, rank/bank/row 1 5 0
355423000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355423000
355441750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
355472000: system.mem_ctrl.dram: Address: 0x1bbf8 Rank 1 Bank 5 Row 0
355472000: system.mem_ctrl.dram: Timing access to addr 0x1bbf8, rank/bank/row 1 5 0
355472000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355472000
355490750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
355542000: system.mem_ctrl.dram: Address: 0x1bbf8 Rank 1 Bank 5 Row 0
355542000: system.mem_ctrl.dram: Timing access to addr 0x1bbf8, rank/bank/row 1 5 0
355542000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355542000
355560750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
355591000: system.mem_ctrl.dram: Address: 0x80288 Rank 0 Bank 0 Row 4
355591000: system.mem_ctrl.dram: Timing access to addr 0x80288, rank/bank/row 0 0 4
355591000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355591000
355609750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
355640000: system.mem_ctrl.dram: Address: 0x1bc00 Rank 1 Bank 5 Row 0
355640000: system.mem_ctrl.dram: Timing access to addr 0x1bc00, rank/bank/row 1 5 0
355640000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355640000
355658750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
355689000: system.mem_ctrl.dram: Address: 0x1bc00 Rank 1 Bank 5 Row 0
355689000: system.mem_ctrl.dram: Timing access to addr 0x1bc00, rank/bank/row 1 5 0
355689000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355689000
355707750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
355738000: system.mem_ctrl.dram: Address: 0x1bc00 Rank 1 Bank 5 Row 0
355738000: system.mem_ctrl.dram: Timing access to addr 0x1bc00, rank/bank/row 1 5 0
355738000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355738000
355738000: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 355745500, now got 1 active
355738000: system.mem_ctrl.dram: Auto-precharged bank: 13
355756750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
355787000: system.mem_ctrl.dram: Address: 0x1bc08 Rank 1 Bank 5 Row 0
355787000: system.mem_ctrl.dram: Timing access to addr 0x1bc08, rank/bank/row 1 5 0
355787000: system.mem_ctrl.dram: Activate at tick 355787000
355787000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 355787000, now got 2 active
355787000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355800750
355819500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
355850000: system.mem_ctrl.dram: Address: 0x80288 Rank 0 Bank 0 Row 4
355871000: system.mem_ctrl.dram: Address: 0x1bc08 Rank 1 Bank 5 Row 0
355871000: system.mem_ctrl.dram: Timing access to addr 0x1bc08, rank/bank/row 1 5 0
355871000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355871000
355889750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
355920000: system.mem_ctrl.dram: Address: 0x1bc08 Rank 1 Bank 5 Row 0
355920000: system.mem_ctrl.dram: Timing access to addr 0x1bc08, rank/bank/row 1 5 0
355920000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355920000
355938750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
355969000: system.mem_ctrl.dram: Address: 0x1bc10 Rank 1 Bank 5 Row 0
355969000: system.mem_ctrl.dram: Timing access to addr 0x1bc10, rank/bank/row 1 5 0
355969000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355969000
355987750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
356018000: system.mem_ctrl.dram: Address: 0x1bc10 Rank 1 Bank 5 Row 0
356018000: system.mem_ctrl.dram: Timing access to addr 0x1bc10, rank/bank/row 1 5 0
356018000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356018000
356036750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
356067000: system.mem_ctrl.dram: Address: 0x1bc10 Rank 1 Bank 5 Row 0
356067000: system.mem_ctrl.dram: Timing access to addr 0x1bc10, rank/bank/row 1 5 0
356067000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356067000
356085750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
356116000: system.mem_ctrl.dram: Address: 0x1bc18 Rank 1 Bank 5 Row 0
356116000: system.mem_ctrl.dram: Timing access to addr 0x1bc18, rank/bank/row 1 5 0
356116000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356116000
356134750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
356165000: system.mem_ctrl.dram: Address: 0x1bc18 Rank 1 Bank 5 Row 0
356165000: system.mem_ctrl.dram: Timing access to addr 0x1bc18, rank/bank/row 1 5 0
356165000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356165000
356183750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
356234000: system.mem_ctrl.dram: Address: 0x1bc20 Rank 1 Bank 5 Row 0
356234000: system.mem_ctrl.dram: Timing access to addr 0x1bc20, rank/bank/row 1 5 0
356234000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356234000
356252750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
356283000: system.mem_ctrl.dram: Address: 0x801e0 Rank 0 Bank 0 Row 4
356283000: system.mem_ctrl.dram: Timing access to addr 0x801e0, rank/bank/row 0 0 4
356283000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356283000
356301750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
356332000: system.mem_ctrl.dram: Address: 0x1bc20 Rank 1 Bank 5 Row 0
356332000: system.mem_ctrl.dram: Timing access to addr 0x1bc20, rank/bank/row 1 5 0
356332000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356332000
356350750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
356381000: system.mem_ctrl.dram: Address: 0x1bc20 Rank 1 Bank 5 Row 0
356381000: system.mem_ctrl.dram: Timing access to addr 0x1bc20, rank/bank/row 1 5 0
356381000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356381000
356399750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
356430000: system.mem_ctrl.dram: Address: 0x1bc28 Rank 1 Bank 5 Row 0
356430000: system.mem_ctrl.dram: Timing access to addr 0x1bc28, rank/bank/row 1 5 0
356430000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356430000
356448750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
356479000: system.mem_ctrl.dram: Address: 0x1bc28 Rank 1 Bank 5 Row 0
356479000: system.mem_ctrl.dram: Timing access to addr 0x1bc28, rank/bank/row 1 5 0
356479000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356479000
356497750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
356528000: system.mem_ctrl.dram: Address: 0x1bc30 Rank 1 Bank 5 Row 0
356528000: system.mem_ctrl.dram: Timing access to addr 0x1bc30, rank/bank/row 1 5 0
356528000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356528000
356546750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
356577000: system.mem_ctrl.dram: Address: 0x94538 Rank 1 Bank 2 Row 4
356577000: system.mem_ctrl.dram: Timing access to addr 0x94538, rank/bank/row 1 2 4
356577000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356577000
356595750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
356626000: system.mem_ctrl.dram: Address: 0x1bc30 Rank 1 Bank 5 Row 0
356626000: system.mem_ctrl.dram: Timing access to addr 0x1bc30, rank/bank/row 1 5 0
356626000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356626000
356644750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
356675000: system.mem_ctrl.dram: Address: 0x1bc38 Rank 1 Bank 5 Row 0
356675000: system.mem_ctrl.dram: Timing access to addr 0x1bc38, rank/bank/row 1 5 0
356675000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356675000
356675000: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 356682500, now got 1 active
356675000: system.mem_ctrl.dram: Auto-precharged bank: 13
356693750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
356724000: system.mem_ctrl.dram: Address: 0x1bc38 Rank 1 Bank 5 Row 0
356724000: system.mem_ctrl.dram: Timing access to addr 0x1bc38, rank/bank/row 1 5 0
356724000: system.mem_ctrl.dram: Activate at tick 356724000
356724000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 356724000, now got 2 active
356724000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356737750
356756500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
356787000: system.mem_ctrl.dram: Address: 0x1bc38 Rank 1 Bank 5 Row 0
356787000: system.mem_ctrl.dram: Timing access to addr 0x1bc38, rank/bank/row 1 5 0
356787000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356787000
356805750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
356836000: system.mem_ctrl.dram: Address: 0x1bc40 Rank 1 Bank 5 Row 0
356836000: system.mem_ctrl.dram: Timing access to addr 0x1bc40, rank/bank/row 1 5 0
356836000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356836000
356854750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
356885000: system.mem_ctrl.dram: Address: 0x1bc40 Rank 1 Bank 5 Row 0
356885000: system.mem_ctrl.dram: Timing access to addr 0x1bc40, rank/bank/row 1 5 0
356885000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356885000
356903750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
356934000: system.mem_ctrl.dram: Address: 0x1bc48 Rank 1 Bank 5 Row 0
356934000: system.mem_ctrl.dram: Timing access to addr 0x1bc48, rank/bank/row 1 5 0
356934000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356934000
356952750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
357003000: system.mem_ctrl.dram: Address: 0x1bc48 Rank 1 Bank 5 Row 0
357003000: system.mem_ctrl.dram: Timing access to addr 0x1bc48, rank/bank/row 1 5 0
357003000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357003000
357021750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
357052000: system.mem_ctrl.dram: Address: 0x94538 Rank 1 Bank 2 Row 4
357052000: system.mem_ctrl.dram: Timing access to addr 0x94538, rank/bank/row 1 2 4
357052000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357052000
357070750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
357101000: system.mem_ctrl.dram: Address: 0x1bc50 Rank 1 Bank 5 Row 0
357101000: system.mem_ctrl.dram: Timing access to addr 0x1bc50, rank/bank/row 1 5 0
357101000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357101000
357119750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
357150000: system.mem_ctrl.dram: Address: 0x1bc50 Rank 1 Bank 5 Row 0
357150000: system.mem_ctrl.dram: Timing access to addr 0x1bc50, rank/bank/row 1 5 0
357150000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357150000
357168750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
357199000: system.mem_ctrl.dram: Address: 0x1bc58 Rank 1 Bank 5 Row 0
357199000: system.mem_ctrl.dram: Timing access to addr 0x1bc58, rank/bank/row 1 5 0
357199000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357199000
357217750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
357248000: system.mem_ctrl.dram: Address: 0x1bc60 Rank 1 Bank 5 Row 0
357248000: system.mem_ctrl.dram: Timing access to addr 0x1bc60, rank/bank/row 1 5 0
357248000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357248000
357266750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
357318000: system.mem_ctrl.dram: Address: 0x1bc60 Rank 1 Bank 5 Row 0
357318000: system.mem_ctrl.dram: Timing access to addr 0x1bc60, rank/bank/row 1 5 0
357318000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357318000
357336750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
357367000: system.mem_ctrl.dram: Address: 0x1bc68 Rank 1 Bank 5 Row 0
357367000: system.mem_ctrl.dram: Timing access to addr 0x1bc68, rank/bank/row 1 5 0
357367000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357367000
357385750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
357437000: system.mem_ctrl.dram: Address: 0x1bc68 Rank 1 Bank 5 Row 0
357437000: system.mem_ctrl.dram: Timing access to addr 0x1bc68, rank/bank/row 1 5 0
357437000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357437000
357455750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
357486000: system.mem_ctrl.dram: Address: 0x94a80 Rank 1 Bank 2 Row 4
357486000: system.mem_ctrl.dram: Timing access to addr 0x94a80, rank/bank/row 1 2 4
357486000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357486000
357504750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
357535000: system.mem_ctrl.dram: Address: 0x1bc68 Rank 1 Bank 5 Row 0
357535000: system.mem_ctrl.dram: Timing access to addr 0x1bc68, rank/bank/row 1 5 0
357535000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357535000
357553750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
357584000: system.mem_ctrl.dram: Address: 0x1bc70 Rank 1 Bank 5 Row 0
357584000: system.mem_ctrl.dram: Timing access to addr 0x1bc70, rank/bank/row 1 5 0
357584000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357584000
357602750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
357633000: system.mem_ctrl.dram: Address: 0x94630 Rank 1 Bank 2 Row 4
357654000: system.mem_ctrl.dram: Address: 0x1bc70 Rank 1 Bank 5 Row 0
357654000: system.mem_ctrl.dram: Timing access to addr 0x1bc70, rank/bank/row 1 5 0
357654000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357654000
357654000: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 357661500, now got 1 active
357654000: system.mem_ctrl.dram: Auto-precharged bank: 13
357672750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
357703000: system.mem_ctrl.dram: Address: 0x1bc78 Rank 1 Bank 5 Row 0
357703000: system.mem_ctrl.dram: Timing access to addr 0x1bc78, rank/bank/row 1 5 0
357703000: system.mem_ctrl.dram: Activate at tick 357703000
357703000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 357703000, now got 2 active
357703000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357716750
357735500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
357766000: system.mem_ctrl.dram: Address: 0x94a88 Rank 1 Bank 2 Row 4
357766000: system.mem_ctrl.dram: Timing access to addr 0x94a88, rank/bank/row 1 2 4
357766000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357766000
357784750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
357815000: system.mem_ctrl.dram: Address: 0x1bc78 Rank 1 Bank 5 Row 0
357815000: system.mem_ctrl.dram: Timing access to addr 0x1bc78, rank/bank/row 1 5 0
357815000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357815000
357833750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
357864000: system.mem_ctrl.dram: Address: 0x1bc80 Rank 1 Bank 5 Row 0
357864000: system.mem_ctrl.dram: Timing access to addr 0x1bc80, rank/bank/row 1 5 0
357864000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357864000
357882750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
357934000: system.mem_ctrl.dram: Address: 0x1bc80 Rank 1 Bank 5 Row 0
357934000: system.mem_ctrl.dram: Timing access to addr 0x1bc80, rank/bank/row 1 5 0
357934000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357934000
357952750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
357983000: system.mem_ctrl.dram: Address: 0x94a90 Rank 1 Bank 2 Row 4
357983000: system.mem_ctrl.dram: Timing access to addr 0x94a90, rank/bank/row 1 2 4
357983000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357983000
358001750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
358032000: system.mem_ctrl.dram: Address: 0x1bc80 Rank 1 Bank 5 Row 0
358032000: system.mem_ctrl.dram: Timing access to addr 0x1bc80, rank/bank/row 1 5 0
358032000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 358032000
358050750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
358081000: system.mem_ctrl.dram: Address: 0x1bc88 Rank 1 Bank 5 Row 0
358081000: system.mem_ctrl.dram: Timing access to addr 0x1bc88, rank/bank/row 1 5 0
358081000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 358081000
358099750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
358130000: system.mem_ctrl.dram: Address: 0x945d8 Rank 1 Bank 2 Row 4
358151000: system.mem_ctrl.dram: Address: 0x1bc90 Rank 1 Bank 5 Row 0
358151000: system.mem_ctrl.dram: Timing access to addr 0x1bc90, rank/bank/row 1 5 0
358151000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 358151000
358167500: 0: Refresh due
358167500: 0: Precharging all
358167500: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 358167500, now got 2 active
358167500: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 358167500, now got 1 active
358167500: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 358167500, now got 0 active
358167500: 1: Refresh due
358167500: 1: Precharging all
358167500: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 358167500, now got 1 active
358167500: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 358167500, now got 0 active
358169750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
358200000: system.mem_ctrl.dram: Address: 0x94640 Rank 1 Bank 2 Row 4
358221000: system.mem_ctrl.dram: Address: 0x1bc90 Rank 1 Bank 5 Row 0
358441250: 0: Scheduling next request after refreshing rank 0
358441250: 1: Scheduling next request after refreshing rank 1
358441250: system.mem_ctrl.dram: Timing access to addr 0x1bc90, rank/bank/row 1 5 0
358441250: system.mem_ctrl.dram: Activate at tick 358441250
358441250: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 358441250, now got 1 active
358441250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 358455000
358473750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
358504000: system.mem_ctrl.dram: Address: 0x1bc98 Rank 1 Bank 5 Row 0
358504000: system.mem_ctrl.dram: Timing access to addr 0x1bc98, rank/bank/row 1 5 0
358504000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 358504000
358522750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
358574000: system.mem_ctrl.dram: Address: 0x242c0 Rank 0 Bank 2 Row 1
358574000: system.mem_ctrl.dram: Timing access to addr 0x242c0, rank/bank/row 0 2 1
358574000: system.mem_ctrl.dram: Activate at tick 358574000
358574000: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 358574000, now got 1 active
358574000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 358587750
358606500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
358658000: system.mem_ctrl.dram: Address: 0x242c0 Rank 0 Bank 2 Row 1
358658000: system.mem_ctrl.dram: Timing access to addr 0x242c0, rank/bank/row 0 2 1
358658000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 358658000
358676750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
358728000: system.mem_ctrl.dram: Address: 0x242c0 Rank 0 Bank 2 Row 1
358728000: system.mem_ctrl.dram: Timing access to addr 0x242c0, rank/bank/row 0 2 1
358728000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 358728000
358746750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
358777000: system.mem_ctrl.dram: Address: 0x242c0 Rank 0 Bank 2 Row 1
358777000: system.mem_ctrl.dram: Timing access to addr 0x242c0, rank/bank/row 0 2 1
358777000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 358777000
358795750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
358847000: system.mem_ctrl.dram: Address: 0x242c0 Rank 0 Bank 2 Row 1
358847000: system.mem_ctrl.dram: Timing access to addr 0x242c0, rank/bank/row 0 2 1
358847000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 358847000
358865750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
358896000: system.mem_ctrl.dram: Address: 0x242c8 Rank 0 Bank 2 Row 1
358896000: system.mem_ctrl.dram: Timing access to addr 0x242c8, rank/bank/row 0 2 1
358896000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 358896000
358914750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
358945000: system.mem_ctrl.dram: Address: 0x5d464 Rank 1 Bank 6 Row 2
358945000: system.mem_ctrl.dram: Timing access to addr 0x5d464, rank/bank/row 1 6 2
358945000: system.mem_ctrl.dram: Activate at tick 358945000
358945000: system.mem_ctrl.dram: Activate bank 6, rank 1 at tick 358945000, now got 2 active
358945000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 358958750
358977500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
359008000: system.mem_ctrl.dram: Address: 0x242c8 Rank 0 Bank 2 Row 1
359008000: system.mem_ctrl.dram: Timing access to addr 0x242c8, rank/bank/row 0 2 1
359008000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359008000
359026750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
359057000: system.mem_ctrl.dram: Address: 0x242c8 Rank 0 Bank 2 Row 1
359057000: system.mem_ctrl.dram: Timing access to addr 0x242c8, rank/bank/row 0 2 1
359057000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359057000
359075750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
359106000: system.mem_ctrl.dram: Address: 0x242c8 Rank 0 Bank 2 Row 1
359106000: system.mem_ctrl.dram: Timing access to addr 0x242c8, rank/bank/row 0 2 1
359106000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359106000
359124750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
359155000: system.mem_ctrl.dram: Address: 0x242d0 Rank 0 Bank 2 Row 1
359155000: system.mem_ctrl.dram: Timing access to addr 0x242d0, rank/bank/row 0 2 1
359155000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359155000
359173750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
359204000: system.mem_ctrl.dram: Address: 0x242d0 Rank 0 Bank 2 Row 1
359204000: system.mem_ctrl.dram: Timing access to addr 0x242d0, rank/bank/row 0 2 1
359204000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359204000
359222750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
359253000: system.mem_ctrl.dram: Address: 0x242d0 Rank 0 Bank 2 Row 1
359253000: system.mem_ctrl.dram: Timing access to addr 0x242d0, rank/bank/row 0 2 1
359253000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359253000
359271750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
359302000: system.mem_ctrl.dram: Address: 0x242d0 Rank 0 Bank 2 Row 1
359302000: system.mem_ctrl.dram: Timing access to addr 0x242d0, rank/bank/row 0 2 1
359302000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359302000
359320750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
359351000: system.mem_ctrl.dram: Address: 0x242d8 Rank 0 Bank 2 Row 1
359351000: system.mem_ctrl.dram: Timing access to addr 0x242d8, rank/bank/row 0 2 1
359351000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359351000
359369750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
359400000: system.mem_ctrl.dram: Address: 0x242d8 Rank 0 Bank 2 Row 1
359400000: system.mem_ctrl.dram: Timing access to addr 0x242d8, rank/bank/row 0 2 1
359400000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359400000
359418750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
359449000: system.mem_ctrl.dram: Address: 0x242d8 Rank 0 Bank 2 Row 1
359449000: system.mem_ctrl.dram: Timing access to addr 0x242d8, rank/bank/row 0 2 1
359449000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359449000
359449000: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 359456500, now got 0 active
359449000: system.mem_ctrl.dram: Auto-precharged bank: 2
359467750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
359498000: system.mem_ctrl.dram: Address: 0x242d8 Rank 0 Bank 2 Row 1
359498000: system.mem_ctrl.dram: Timing access to addr 0x242d8, rank/bank/row 0 2 1
359498000: system.mem_ctrl.dram: Activate at tick 359498000
359498000: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 359498000, now got 1 active
359498000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359511750
359530500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
359561000: system.mem_ctrl.dram: Address: 0x242e0 Rank 0 Bank 2 Row 1
359561000: system.mem_ctrl.dram: Timing access to addr 0x242e0, rank/bank/row 0 2 1
359561000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359561000
359579750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
359610000: system.mem_ctrl.dram: Address: 0x242e0 Rank 0 Bank 2 Row 1
359610000: system.mem_ctrl.dram: Timing access to addr 0x242e0, rank/bank/row 0 2 1
359610000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359610000
359628750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
359659000: system.mem_ctrl.dram: Address: 0x24320 Rank 0 Bank 2 Row 1
359659000: system.mem_ctrl.dram: Timing access to addr 0x24320, rank/bank/row 0 2 1
359659000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359659000
359677750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
359708000: system.mem_ctrl.dram: Address: 0x24328 Rank 0 Bank 2 Row 1
359708000: system.mem_ctrl.dram: Timing access to addr 0x24328, rank/bank/row 0 2 1
359708000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359708000
359726750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
359778000: system.mem_ctrl.dram: Address: 0x24328 Rank 0 Bank 2 Row 1
359778000: system.mem_ctrl.dram: Timing access to addr 0x24328, rank/bank/row 0 2 1
359778000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359778000
359796750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
359827000: system.mem_ctrl.dram: Address: 0x5d464 Rank 1 Bank 6 Row 2
359827000: system.mem_ctrl.dram: Timing access to addr 0x5d464, rank/bank/row 1 6 2
359827000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359827000
359845750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
359876000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
359876000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
359876000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359876000
359894750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
359925000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
359925000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
359925000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359925000
359943750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
359974000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
359974000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
359974000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359974000
359992750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
360023000: system.mem_ctrl.dram: Address: 0x5d465 Rank 1 Bank 6 Row 2
360023000: system.mem_ctrl.dram: Timing access to addr 0x5d465, rank/bank/row 1 6 2
360023000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360023000
360041750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
360072000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
360072000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
360072000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360072000
360090750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
360121000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
360121000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
360121000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360121000
360139750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
360170000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
360170000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
360170000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360170000
360188750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
360219000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
360219000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
360219000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360219000
360237750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
360268000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
360268000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
360268000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360268000
360286750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
360317000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
360317000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
360317000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360317000
360335750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
360366000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
360366000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
360366000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360366000
360366000: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 360373500, now got 0 active
360366000: system.mem_ctrl.dram: Auto-precharged bank: 2
360384750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
360415000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
360415000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
360415000: system.mem_ctrl.dram: Activate at tick 360415000
360415000: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 360415000, now got 1 active
360415000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360428750
360447500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
360478000: system.mem_ctrl.dram: Address: 0x24348 Rank 0 Bank 2 Row 1
360478000: system.mem_ctrl.dram: Timing access to addr 0x24348, rank/bank/row 0 2 1
360478000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360478000
360496750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
360527000: system.mem_ctrl.dram: Address: 0x24320 Rank 0 Bank 2 Row 1
360527000: system.mem_ctrl.dram: Timing access to addr 0x24320, rank/bank/row 0 2 1
360527000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360527000
360545750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
360576000: system.mem_ctrl.dram: Address: 0x24328 Rank 0 Bank 2 Row 1
360576000: system.mem_ctrl.dram: Timing access to addr 0x24328, rank/bank/row 0 2 1
360576000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360576000
360594750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
360646000: system.mem_ctrl.dram: Address: 0x24328 Rank 0 Bank 2 Row 1
360646000: system.mem_ctrl.dram: Timing access to addr 0x24328, rank/bank/row 0 2 1
360646000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360646000
360664750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
360695000: system.mem_ctrl.dram: Address: 0x5d465 Rank 1 Bank 6 Row 2
360695000: system.mem_ctrl.dram: Timing access to addr 0x5d465, rank/bank/row 1 6 2
360695000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360695000
360713750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
360744000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
360744000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
360744000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360744000
360762750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
360793000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
360793000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
360793000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360793000
360811750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
360842000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
360842000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
360842000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360842000
360860750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
360891000: system.mem_ctrl.dram: Address: 0x5d466 Rank 1 Bank 6 Row 2
360891000: system.mem_ctrl.dram: Timing access to addr 0x5d466, rank/bank/row 1 6 2
360891000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360891000
360909750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
360940000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
360940000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
360940000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360940000
360958750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
360989000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
360989000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
360989000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360989000
361007750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
361038000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
361038000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
361038000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361038000
361056750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
361087000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
361087000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
361087000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361087000
361105750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
361136000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
361136000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
361136000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361136000
361154750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
361185000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
361185000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
361185000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361185000
361203750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
361234000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
361234000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
361234000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361234000
361252750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
361283000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
361283000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
361283000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361283000
361283000: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 361290500, now got 0 active
361283000: system.mem_ctrl.dram: Auto-precharged bank: 2
361301750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
361332000: system.mem_ctrl.dram: Address: 0x24348 Rank 0 Bank 2 Row 1
361332000: system.mem_ctrl.dram: Timing access to addr 0x24348, rank/bank/row 0 2 1
361332000: system.mem_ctrl.dram: Activate at tick 361332000
361332000: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 361332000, now got 1 active
361332000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361345750
361364500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
361395000: system.mem_ctrl.dram: Address: 0x24320 Rank 0 Bank 2 Row 1
361395000: system.mem_ctrl.dram: Timing access to addr 0x24320, rank/bank/row 0 2 1
361395000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361395000
361413750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
361444000: system.mem_ctrl.dram: Address: 0x24328 Rank 0 Bank 2 Row 1
361444000: system.mem_ctrl.dram: Timing access to addr 0x24328, rank/bank/row 0 2 1
361444000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361444000
361462750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
361514000: system.mem_ctrl.dram: Address: 0x24328 Rank 0 Bank 2 Row 1
361514000: system.mem_ctrl.dram: Timing access to addr 0x24328, rank/bank/row 0 2 1
361514000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361514000
361532750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
361563000: system.mem_ctrl.dram: Address: 0x5d466 Rank 1 Bank 6 Row 2
361563000: system.mem_ctrl.dram: Timing access to addr 0x5d466, rank/bank/row 1 6 2
361563000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361563000
361581750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
361612000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
361612000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
361612000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361612000
361630750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
361661000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
361661000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
361661000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361661000
361679750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
361710000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
361710000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
361710000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361710000
361728750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
361759000: system.mem_ctrl.dram: Address: 0x5d467 Rank 1 Bank 6 Row 2
361759000: system.mem_ctrl.dram: Timing access to addr 0x5d467, rank/bank/row 1 6 2
361759000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361759000
361777750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
361808000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
361808000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
361808000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361808000
361826750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
361857000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
361857000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
361857000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361857000
361875750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
361906000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
361906000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
361906000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361906000
361924750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
361955000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
361955000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
361955000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361955000
361973750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
362004000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
362004000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
362004000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362004000
362022750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
362053000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
362053000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
362053000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362053000
362071750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
362102000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
362102000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
362102000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362102000
362120750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
362151000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
362151000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
362151000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362151000
362169750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
362200000: system.mem_ctrl.dram: Address: 0x24348 Rank 0 Bank 2 Row 1
362200000: system.mem_ctrl.dram: Timing access to addr 0x24348, rank/bank/row 0 2 1
362200000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362200000
362200000: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 362207500, now got 0 active
362200000: system.mem_ctrl.dram: Auto-precharged bank: 2
362218750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
362249000: system.mem_ctrl.dram: Address: 0x24320 Rank 0 Bank 2 Row 1
362249000: system.mem_ctrl.dram: Timing access to addr 0x24320, rank/bank/row 0 2 1
362249000: system.mem_ctrl.dram: Activate at tick 362249000
362249000: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 362249000, now got 1 active
362249000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362262750
362281500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
362312000: system.mem_ctrl.dram: Address: 0x24328 Rank 0 Bank 2 Row 1
362312000: system.mem_ctrl.dram: Timing access to addr 0x24328, rank/bank/row 0 2 1
362312000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362312000
362330750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
362382000: system.mem_ctrl.dram: Address: 0x24328 Rank 0 Bank 2 Row 1
362382000: system.mem_ctrl.dram: Timing access to addr 0x24328, rank/bank/row 0 2 1
362382000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362382000
362400750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
362431000: system.mem_ctrl.dram: Address: 0x5d467 Rank 1 Bank 6 Row 2
362431000: system.mem_ctrl.dram: Timing access to addr 0x5d467, rank/bank/row 1 6 2
362431000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362431000
362449750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
362480000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
362480000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
362480000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362480000
362498750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
362529000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
362529000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
362529000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362529000
362547750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
362578000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
362578000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
362578000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362578000
362596750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
362627000: system.mem_ctrl.dram: Address: 0x5d468 Rank 1 Bank 6 Row 2
362627000: system.mem_ctrl.dram: Timing access to addr 0x5d468, rank/bank/row 1 6 2
362627000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362627000
362645750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
362676000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
362676000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
362676000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362676000
362694750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
362725000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
362725000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
362725000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362725000
362743750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
362774000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
362774000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
362774000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362774000
362792750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
362823000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
362823000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
362823000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362823000
362841750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
362872000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
362872000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
362872000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362872000
362890750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
362921000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
362921000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
362921000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362921000
362939750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
362970000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
362970000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
362970000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362970000
362988750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
363019000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
363019000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
363019000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363019000
363037750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
363068000: system.mem_ctrl.dram: Address: 0x24348 Rank 0 Bank 2 Row 1
363068000: system.mem_ctrl.dram: Timing access to addr 0x24348, rank/bank/row 0 2 1
363068000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363068000
363086750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
363117000: system.mem_ctrl.dram: Address: 0x24320 Rank 0 Bank 2 Row 1
363117000: system.mem_ctrl.dram: Timing access to addr 0x24320, rank/bank/row 0 2 1
363117000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363117000
363117000: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 363124500, now got 0 active
363117000: system.mem_ctrl.dram: Auto-precharged bank: 2
363135750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
363166000: system.mem_ctrl.dram: Address: 0x24328 Rank 0 Bank 2 Row 1
363166000: system.mem_ctrl.dram: Timing access to addr 0x24328, rank/bank/row 0 2 1
363166000: system.mem_ctrl.dram: Activate at tick 363166000
363166000: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 363166000, now got 1 active
363166000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363179750
363198500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
363250000: system.mem_ctrl.dram: Address: 0x24328 Rank 0 Bank 2 Row 1
363250000: system.mem_ctrl.dram: Timing access to addr 0x24328, rank/bank/row 0 2 1
363250000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363250000
363268750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
363299000: system.mem_ctrl.dram: Address: 0x5d468 Rank 1 Bank 6 Row 2
363299000: system.mem_ctrl.dram: Timing access to addr 0x5d468, rank/bank/row 1 6 2
363299000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363299000
363317750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
363348000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
363348000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
363348000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363348000
363366750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
363397000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
363397000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
363397000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363397000
363415750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
363446000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
363446000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
363446000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363446000
363464750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
363495000: system.mem_ctrl.dram: Address: 0x5d469 Rank 1 Bank 6 Row 2
363495000: system.mem_ctrl.dram: Timing access to addr 0x5d469, rank/bank/row 1 6 2
363495000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363495000
363513750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
363544000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
363544000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
363544000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363544000
363562750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
363593000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
363593000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
363593000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363593000
363611750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
363642000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
363642000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
363642000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363642000
363660750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
363691000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
363691000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
363691000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363691000
363709750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
363740000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
363740000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
363740000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363740000
363758750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
363789000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
363789000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
363789000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363789000
363807750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
363838000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
363838000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
363838000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363838000
363856750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
363887000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
363887000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
363887000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363887000
363905750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
363936000: system.mem_ctrl.dram: Address: 0x24348 Rank 0 Bank 2 Row 1
363936000: system.mem_ctrl.dram: Timing access to addr 0x24348, rank/bank/row 0 2 1
363936000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363936000
363954750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
363985000: system.mem_ctrl.dram: Address: 0x24320 Rank 0 Bank 2 Row 1
363985000: system.mem_ctrl.dram: Timing access to addr 0x24320, rank/bank/row 0 2 1
363985000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363985000
364003750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364034000: system.mem_ctrl.dram: Address: 0x24328 Rank 0 Bank 2 Row 1
364034000: system.mem_ctrl.dram: Timing access to addr 0x24328, rank/bank/row 0 2 1
364034000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364034000
364034000: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 364041500, now got 0 active
364034000: system.mem_ctrl.dram: Auto-precharged bank: 2
364052750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364104000: system.mem_ctrl.dram: Address: 0x24328 Rank 0 Bank 2 Row 1
364104000: system.mem_ctrl.dram: Timing access to addr 0x24328, rank/bank/row 0 2 1
364104000: system.mem_ctrl.dram: Activate at tick 364104000
364104000: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 364104000, now got 1 active
364104000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364117750
364136500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364167000: system.mem_ctrl.dram: Address: 0x5d469 Rank 1 Bank 6 Row 2
364167000: system.mem_ctrl.dram: Timing access to addr 0x5d469, rank/bank/row 1 6 2
364167000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364167000
364185750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
364216000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
364216000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
364216000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364216000
364234750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364265000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
364265000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
364265000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364265000
364283750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364314000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
364314000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
364314000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364314000
364332750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364363000: system.mem_ctrl.dram: Address: 0x5d46a Rank 1 Bank 6 Row 2
364363000: system.mem_ctrl.dram: Timing access to addr 0x5d46a, rank/bank/row 1 6 2
364363000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364363000
364381750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
364412000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
364412000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
364412000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364412000
364430750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364461000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
364461000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
364461000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364461000
364479750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364510000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
364510000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
364510000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364510000
364528750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364559000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
364559000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
364559000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364559000
364577750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364608000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
364608000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
364608000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364608000
364626750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364657000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
364657000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
364657000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364657000
364675750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364706000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
364706000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
364706000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364706000
364724750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364755000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
364755000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
364755000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364755000
364773750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364804000: system.mem_ctrl.dram: Address: 0x24348 Rank 0 Bank 2 Row 1
364804000: system.mem_ctrl.dram: Timing access to addr 0x24348, rank/bank/row 0 2 1
364804000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364804000
364822750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364853000: system.mem_ctrl.dram: Address: 0x24320 Rank 0 Bank 2 Row 1
364853000: system.mem_ctrl.dram: Timing access to addr 0x24320, rank/bank/row 0 2 1
364853000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364853000
364871750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364902000: system.mem_ctrl.dram: Address: 0x24328 Rank 0 Bank 2 Row 1
364902000: system.mem_ctrl.dram: Timing access to addr 0x24328, rank/bank/row 0 2 1
364902000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364902000
364920750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364972000: system.mem_ctrl.dram: Address: 0x24328 Rank 0 Bank 2 Row 1
364972000: system.mem_ctrl.dram: Timing access to addr 0x24328, rank/bank/row 0 2 1
364972000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364972000
364972000: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 364979500, now got 0 active
364972000: system.mem_ctrl.dram: Auto-precharged bank: 2
364990750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
365021000: system.mem_ctrl.dram: Address: 0x5d46a Rank 1 Bank 6 Row 2
365021000: system.mem_ctrl.dram: Timing access to addr 0x5d46a, rank/bank/row 1 6 2
365021000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365021000
365039750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
365070000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
365070000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
365070000: system.mem_ctrl.dram: Activate at tick 365070000
365070000: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 365070000, now got 1 active
365070000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365083750
365102500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
365133000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
365133000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
365133000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365133000
365151750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
365182000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
365182000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
365182000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365182000
365200750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
365231000: system.mem_ctrl.dram: Address: 0x5d46b Rank 1 Bank 6 Row 2
365231000: system.mem_ctrl.dram: Timing access to addr 0x5d46b, rank/bank/row 1 6 2
365231000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365231000
365249750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
365280000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
365280000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
365280000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365280000
365298750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
365329000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
365329000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
365329000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365329000
365347750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
365378000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
365378000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
365378000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365378000
365396750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
365427000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
365427000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
365427000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365427000
365445750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
365476000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
365476000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
365476000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365476000
365494750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
365525000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
365525000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
365525000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365525000
365543750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
365574000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
365574000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
365574000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365574000
365592750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
365623000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
365623000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
365623000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365623000
365641750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
365672000: system.mem_ctrl.dram: Address: 0x24348 Rank 0 Bank 2 Row 1
365672000: system.mem_ctrl.dram: Timing access to addr 0x24348, rank/bank/row 0 2 1
365672000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365672000
365690750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
365721000: system.mem_ctrl.dram: Address: 0x24320 Rank 0 Bank 2 Row 1
365721000: system.mem_ctrl.dram: Timing access to addr 0x24320, rank/bank/row 0 2 1
365721000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365721000
365739750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
365770000: system.mem_ctrl.dram: Address: 0x24328 Rank 0 Bank 2 Row 1
365770000: system.mem_ctrl.dram: Timing access to addr 0x24328, rank/bank/row 0 2 1
365770000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365770000
365788750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
365840000: system.mem_ctrl.dram: Address: 0x24328 Rank 0 Bank 2 Row 1
365840000: system.mem_ctrl.dram: Timing access to addr 0x24328, rank/bank/row 0 2 1
365840000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365840000
365858750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
365889000: system.mem_ctrl.dram: Address: 0x5d46b Rank 1 Bank 6 Row 2
365889000: system.mem_ctrl.dram: Timing access to addr 0x5d46b, rank/bank/row 1 6 2
365889000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365889000
365889000: system.mem_ctrl.dram: Precharging bank 6, rank 1 at tick 365896500, now got 1 active
365889000: system.mem_ctrl.dram: Auto-precharged bank: 14
365907750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
365938000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
365938000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
365938000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365938000
365938000: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 365945500, now got 0 active
365938000: system.mem_ctrl.dram: Auto-precharged bank: 2
365953750: 1: Refresh due
365953750: 1: Precharging all
365953750: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 365953750, now got 0 active
365953750: 0: Refresh due
365956750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
365987000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
366219250: 0: Scheduling next request after refreshing rank 0
366219250: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
366219250: system.mem_ctrl.dram: Activate at tick 366219250
366219250: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 366219250, now got 1 active
366219250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 366233000
366227500: 1: Scheduling next request after refreshing rank 1
366251750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
366282000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
366282000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
366282000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 366282000
366300750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
366331000: system.mem_ctrl.dram: Address: 0x5d46c Rank 1 Bank 6 Row 2
366331000: system.mem_ctrl.dram: Timing access to addr 0x5d46c, rank/bank/row 1 6 2
366331000: system.mem_ctrl.dram: Activate at tick 366331000
366331000: system.mem_ctrl.dram: Activate bank 6, rank 1 at tick 366331000, now got 1 active
366331000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 366344750
366363500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
366394000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
366394000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
366394000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 366394000
366412750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
366443000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
366443000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
366443000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 366443000
366461750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
366492000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
366492000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
366492000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 366492000
366510750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
366541000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
366541000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
366541000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 366541000
366559750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
366590000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
366590000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
366590000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 366590000
366608750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
366639000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
366639000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
366639000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 366639000
366657750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
366688000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
366688000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
366688000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 366688000
366706750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
366737000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
366737000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
366737000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 366737000
366755750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
366786000: system.mem_ctrl.dram: Address: 0x24348 Rank 0 Bank 2 Row 1
366786000: system.mem_ctrl.dram: Timing access to addr 0x24348, rank/bank/row 0 2 1
366786000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 366786000
366804750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
366835000: system.mem_ctrl.dram: Address: 0x24320 Rank 0 Bank 2 Row 1
366835000: system.mem_ctrl.dram: Timing access to addr 0x24320, rank/bank/row 0 2 1
366835000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 366835000
366853750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
366884000: system.mem_ctrl.dram: Address: 0x24328 Rank 0 Bank 2 Row 1
366884000: system.mem_ctrl.dram: Timing access to addr 0x24328, rank/bank/row 0 2 1
366884000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 366884000
366902750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
366954000: system.mem_ctrl.dram: Address: 0x24328 Rank 0 Bank 2 Row 1
366954000: system.mem_ctrl.dram: Timing access to addr 0x24328, rank/bank/row 0 2 1
366954000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 366954000
366972750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
367003000: system.mem_ctrl.dram: Address: 0x5d46c Rank 1 Bank 6 Row 2
367003000: system.mem_ctrl.dram: Timing access to addr 0x5d46c, rank/bank/row 1 6 2
367003000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367003000
367021750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
367052000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
367052000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
367052000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367052000
367070750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
367101000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
367101000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
367101000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367101000
367101000: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 367108500, now got 0 active
367101000: system.mem_ctrl.dram: Auto-precharged bank: 2
367119750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
367150000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
367150000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
367150000: system.mem_ctrl.dram: Activate at tick 367150000
367150000: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 367150000, now got 1 active
367150000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367163750
367182500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
367213000: system.mem_ctrl.dram: Address: 0x5d46d Rank 1 Bank 6 Row 2
367213000: system.mem_ctrl.dram: Timing access to addr 0x5d46d, rank/bank/row 1 6 2
367213000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367213000
367231750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
367262000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
367262000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
367262000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367262000
367280750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
367311000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
367311000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
367311000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367311000
367329750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
367360000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
367360000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
367360000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367360000
367378750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
367409000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
367409000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
367409000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367409000
367427750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
367458000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
367458000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
367458000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367458000
367476750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
367507000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
367507000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
367507000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367507000
367525750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
367556000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
367556000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
367556000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367556000
367574750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
367605000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
367605000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
367605000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367605000
367623750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
367654000: system.mem_ctrl.dram: Address: 0x24348 Rank 0 Bank 2 Row 1
367654000: system.mem_ctrl.dram: Timing access to addr 0x24348, rank/bank/row 0 2 1
367654000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367654000
367672750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
367703000: system.mem_ctrl.dram: Address: 0x24320 Rank 0 Bank 2 Row 1
367703000: system.mem_ctrl.dram: Timing access to addr 0x24320, rank/bank/row 0 2 1
367703000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367703000
367721750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
367752000: system.mem_ctrl.dram: Address: 0x24328 Rank 0 Bank 2 Row 1
367752000: system.mem_ctrl.dram: Timing access to addr 0x24328, rank/bank/row 0 2 1
367752000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367752000
367770750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
367822000: system.mem_ctrl.dram: Address: 0x24328 Rank 0 Bank 2 Row 1
367822000: system.mem_ctrl.dram: Timing access to addr 0x24328, rank/bank/row 0 2 1
367822000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367822000
367840750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
367871000: system.mem_ctrl.dram: Address: 0x5d46d Rank 1 Bank 6 Row 2
367871000: system.mem_ctrl.dram: Timing access to addr 0x5d46d, rank/bank/row 1 6 2
367871000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367871000
367889750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
367920000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
367920000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
367920000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367920000
367938750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
367969000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
367969000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
367969000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367969000
367987750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
368018000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
368018000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
368018000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368018000
368018000: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 368025500, now got 0 active
368018000: system.mem_ctrl.dram: Auto-precharged bank: 2
368036750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
368067000: system.mem_ctrl.dram: Address: 0x5d46e Rank 1 Bank 6 Row 2
368067000: system.mem_ctrl.dram: Timing access to addr 0x5d46e, rank/bank/row 1 6 2
368067000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368067000
368085750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
368116000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
368116000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
368116000: system.mem_ctrl.dram: Activate at tick 368116000
368116000: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 368116000, now got 1 active
368116000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368129750
368148500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
368179000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
368179000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
368179000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368179000
368197750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
368228000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
368228000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
368228000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368228000
368246750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
368277000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
368277000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
368277000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368277000
368295750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
368326000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
368326000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
368326000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368326000
368344750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
368375000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
368375000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
368375000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368375000
368393750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
368424000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
368424000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
368424000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368424000
368442750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
368473000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
368473000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
368473000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368473000
368491750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
368522000: system.mem_ctrl.dram: Address: 0x24348 Rank 0 Bank 2 Row 1
368522000: system.mem_ctrl.dram: Timing access to addr 0x24348, rank/bank/row 0 2 1
368522000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368522000
368540750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
368571000: system.mem_ctrl.dram: Address: 0x24320 Rank 0 Bank 2 Row 1
368571000: system.mem_ctrl.dram: Timing access to addr 0x24320, rank/bank/row 0 2 1
368571000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368571000
368589750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
368620000: system.mem_ctrl.dram: Address: 0x24328 Rank 0 Bank 2 Row 1
368620000: system.mem_ctrl.dram: Timing access to addr 0x24328, rank/bank/row 0 2 1
368620000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368620000
368638750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
368690000: system.mem_ctrl.dram: Address: 0x24328 Rank 0 Bank 2 Row 1
368690000: system.mem_ctrl.dram: Timing access to addr 0x24328, rank/bank/row 0 2 1
368690000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368690000
368708750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
368739000: system.mem_ctrl.dram: Address: 0x5d46e Rank 1 Bank 6 Row 2
368739000: system.mem_ctrl.dram: Timing access to addr 0x5d46e, rank/bank/row 1 6 2
368739000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368739000
368757750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
368788000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
368788000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
368788000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368788000
368806750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
368837000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
368837000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
368837000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368837000
368855750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
368886000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
368886000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
368886000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368886000
368904750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
368935000: system.mem_ctrl.dram: Address: 0x5d46f Rank 1 Bank 6 Row 2
368935000: system.mem_ctrl.dram: Timing access to addr 0x5d46f, rank/bank/row 1 6 2
368935000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368935000
368953750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
368984000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
368984000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
368984000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368984000
368984000: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 368991500, now got 0 active
368984000: system.mem_ctrl.dram: Auto-precharged bank: 2
369002750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
369033000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
369033000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
369033000: system.mem_ctrl.dram: Activate at tick 369033000
369033000: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 369033000, now got 1 active
369033000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369046750
369065500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
369096000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
369096000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
369096000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369096000
369114750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
369145000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
369145000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
369145000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369145000
369163750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
369194000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
369194000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
369194000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369194000
369212750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
369243000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
369243000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
369243000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369243000
369261750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
369292000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
369292000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
369292000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369292000
369310750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
369341000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
369341000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
369341000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369341000
369359750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
369390000: system.mem_ctrl.dram: Address: 0x24348 Rank 0 Bank 2 Row 1
369390000: system.mem_ctrl.dram: Timing access to addr 0x24348, rank/bank/row 0 2 1
369390000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369390000
369408750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
369439000: system.mem_ctrl.dram: Address: 0x24320 Rank 0 Bank 2 Row 1
369439000: system.mem_ctrl.dram: Timing access to addr 0x24320, rank/bank/row 0 2 1
369439000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369439000
369457750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
369488000: system.mem_ctrl.dram: Address: 0x24328 Rank 0 Bank 2 Row 1
369488000: system.mem_ctrl.dram: Timing access to addr 0x24328, rank/bank/row 0 2 1
369488000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369488000
369506750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
369558000: system.mem_ctrl.dram: Address: 0x24328 Rank 0 Bank 2 Row 1
369558000: system.mem_ctrl.dram: Timing access to addr 0x24328, rank/bank/row 0 2 1
369558000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369558000
369576750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
369607000: system.mem_ctrl.dram: Address: 0x5d46f Rank 1 Bank 6 Row 2
369607000: system.mem_ctrl.dram: Timing access to addr 0x5d46f, rank/bank/row 1 6 2
369607000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369607000
369625750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
369656000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
369656000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
369656000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369656000
369674750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
369705000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
369705000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
369705000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369705000
369723750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
369754000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
369754000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
369754000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369754000
369772750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
369803000: system.mem_ctrl.dram: Address: 0x5d470 Rank 1 Bank 6 Row 2
369803000: system.mem_ctrl.dram: Timing access to addr 0x5d470, rank/bank/row 1 6 2
369803000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369803000
369821750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
369852000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
369852000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
369852000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369852000
369870750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
369901000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
369901000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
369901000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369901000
369901000: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 369908500, now got 0 active
369901000: system.mem_ctrl.dram: Auto-precharged bank: 2
369919750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
369950000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
369950000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
369950000: system.mem_ctrl.dram: Activate at tick 369950000
369950000: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 369950000, now got 1 active
369950000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369963750
369982500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370013000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
370013000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
370013000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370013000
370031750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370062000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
370062000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
370062000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370062000
370080750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370111000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
370111000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
370111000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370111000
370129750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370160000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
370160000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
370160000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370160000
370178750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370209000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
370209000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
370209000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370209000
370227750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370258000: system.mem_ctrl.dram: Address: 0x24348 Rank 0 Bank 2 Row 1
370258000: system.mem_ctrl.dram: Timing access to addr 0x24348, rank/bank/row 0 2 1
370258000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370258000
370276750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370307000: system.mem_ctrl.dram: Address: 0x24320 Rank 0 Bank 2 Row 1
370307000: system.mem_ctrl.dram: Timing access to addr 0x24320, rank/bank/row 0 2 1
370307000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370307000
370325750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370356000: system.mem_ctrl.dram: Address: 0x24328 Rank 0 Bank 2 Row 1
370356000: system.mem_ctrl.dram: Timing access to addr 0x24328, rank/bank/row 0 2 1
370356000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370356000
370374750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370426000: system.mem_ctrl.dram: Address: 0x24328 Rank 0 Bank 2 Row 1
370426000: system.mem_ctrl.dram: Timing access to addr 0x24328, rank/bank/row 0 2 1
370426000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370426000
370444750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370475000: system.mem_ctrl.dram: Address: 0x5d470 Rank 1 Bank 6 Row 2
370475000: system.mem_ctrl.dram: Timing access to addr 0x5d470, rank/bank/row 1 6 2
370475000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370475000
370493750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
370524000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
370524000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
370524000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370524000
370542750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370573000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
370573000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
370573000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370573000
370591750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370622000: system.mem_ctrl.dram: Address: 0x24330 Rank 0 Bank 2 Row 1
370622000: system.mem_ctrl.dram: Timing access to addr 0x24330, rank/bank/row 0 2 1
370622000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370622000
370640750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370671000: system.mem_ctrl.dram: Address: 0x5d471 Rank 1 Bank 6 Row 2
370671000: system.mem_ctrl.dram: Timing access to addr 0x5d471, rank/bank/row 1 6 2
370671000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370671000
370689750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
370720000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
370720000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
370720000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370720000
370738750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370769000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
370769000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
370769000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370769000
370787750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370818000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
370818000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
370818000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370818000
370818000: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 370825500, now got 0 active
370818000: system.mem_ctrl.dram: Auto-precharged bank: 2
370836750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370867000: system.mem_ctrl.dram: Address: 0x24338 Rank 0 Bank 2 Row 1
370867000: system.mem_ctrl.dram: Timing access to addr 0x24338, rank/bank/row 0 2 1
370867000: system.mem_ctrl.dram: Activate at tick 370867000
370867000: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 370867000, now got 1 active
370867000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370880750
370899500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370930000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
370930000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
370930000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370930000
370948750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370979000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
370979000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
370979000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370979000
370997750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
371028000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
371028000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
371028000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371028000
371046750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
371077000: system.mem_ctrl.dram: Address: 0x24340 Rank 0 Bank 2 Row 1
371077000: system.mem_ctrl.dram: Timing access to addr 0x24340, rank/bank/row 0 2 1
371077000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371077000
371095750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
371126000: system.mem_ctrl.dram: Address: 0x24348 Rank 0 Bank 2 Row 1
371126000: system.mem_ctrl.dram: Timing access to addr 0x24348, rank/bank/row 0 2 1
371126000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371126000
371144750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
371175000: system.mem_ctrl.dram: Address: 0x24348 Rank 0 Bank 2 Row 1
371175000: system.mem_ctrl.dram: Timing access to addr 0x24348, rank/bank/row 0 2 1
371175000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371175000
371193750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
371224000: system.mem_ctrl.dram: Address: 0x24348 Rank 0 Bank 2 Row 1
371224000: system.mem_ctrl.dram: Timing access to addr 0x24348, rank/bank/row 0 2 1
371224000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371224000
371242750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
371273000: system.mem_ctrl.dram: Address: 0x943d0 Rank 1 Bank 2 Row 4
371273000: system.mem_ctrl.dram: Timing access to addr 0x943d0, rank/bank/row 1 2 4
371273000: system.mem_ctrl.dram: Activate at tick 371273000
371273000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 371273000, now got 2 active
371273000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371286750
371305500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
371336000: system.mem_ctrl.dram: Address: 0x24348 Rank 0 Bank 2 Row 1
371336000: system.mem_ctrl.dram: Timing access to addr 0x24348, rank/bank/row 0 2 1
371336000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371336000
371354750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
371385000: system.mem_ctrl.dram: Address: 0x943d8 Rank 1 Bank 2 Row 4
371385000: system.mem_ctrl.dram: Timing access to addr 0x943d8, rank/bank/row 1 2 4
371385000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371385000
371403750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
371434000: system.mem_ctrl.dram: Address: 0x24348 Rank 0 Bank 2 Row 1
371434000: system.mem_ctrl.dram: Timing access to addr 0x24348, rank/bank/row 0 2 1
371434000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371434000
371452750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
371483000: system.mem_ctrl.dram: Address: 0x943e0 Rank 1 Bank 2 Row 4
371483000: system.mem_ctrl.dram: Timing access to addr 0x943e0, rank/bank/row 1 2 4
371483000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371483000
371501750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
371532000: system.mem_ctrl.dram: Address: 0x24350 Rank 0 Bank 2 Row 1
371532000: system.mem_ctrl.dram: Timing access to addr 0x24350, rank/bank/row 0 2 1
371532000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371532000
371550750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
371601000: system.mem_ctrl.dram: Address: 0x1bc98 Rank 1 Bank 5 Row 0
371601000: system.mem_ctrl.dram: Timing access to addr 0x1bc98, rank/bank/row 1 5 0
371601000: system.mem_ctrl.dram: Activate at tick 371601000
371601000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 371601000, now got 3 active
371601000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371614750
371633500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
371664000: system.mem_ctrl.dram: Address: 0x1bca0 Rank 1 Bank 5 Row 0
371664000: system.mem_ctrl.dram: Timing access to addr 0x1bca0, rank/bank/row 1 5 0
371664000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371664000
371682750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
371733000: system.mem_ctrl.dram: Address: 0x1bca0 Rank 1 Bank 5 Row 0
371733000: system.mem_ctrl.dram: Timing access to addr 0x1bca0, rank/bank/row 1 5 0
371733000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371733000
371751750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
371782000: system.mem_ctrl.dram: Address: 0x1bca0 Rank 1 Bank 5 Row 0
371782000: system.mem_ctrl.dram: Timing access to addr 0x1bca0, rank/bank/row 1 5 0
371782000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371782000
371800750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
371831000: system.mem_ctrl.dram: Address: 0x1bca8 Rank 1 Bank 5 Row 0
371831000: system.mem_ctrl.dram: Timing access to addr 0x1bca8, rank/bank/row 1 5 0
371831000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371831000
371849750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
371901000: system.mem_ctrl.dram: Address: 0x1bca8 Rank 1 Bank 5 Row 0
371901000: system.mem_ctrl.dram: Timing access to addr 0x1bca8, rank/bank/row 1 5 0
371901000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371901000
371919750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
371950000: system.mem_ctrl.dram: Address: 0x1bcb0 Rank 1 Bank 5 Row 0
371950000: system.mem_ctrl.dram: Timing access to addr 0x1bcb0, rank/bank/row 1 5 0
371950000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371950000
371968750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
372020000: system.mem_ctrl.dram: Address: 0x1bcb0 Rank 1 Bank 5 Row 0
372020000: system.mem_ctrl.dram: Timing access to addr 0x1bcb0, rank/bank/row 1 5 0
372020000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 372020000
372038750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
372069000: system.mem_ctrl.dram: Address: 0x1bcb8 Rank 1 Bank 5 Row 0
372069000: system.mem_ctrl.dram: Timing access to addr 0x1bcb8, rank/bank/row 1 5 0
372069000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 372069000
372087750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
372139000: system.mem_ctrl.dram: Address: 0x1bcb8 Rank 1 Bank 5 Row 0
372139000: system.mem_ctrl.dram: Timing access to addr 0x1bcb8, rank/bank/row 1 5 0
372139000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 372139000
372157750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
372188000: system.mem_ctrl.dram: Address: 0x801e0 Rank 0 Bank 0 Row 4
372188000: system.mem_ctrl.dram: Timing access to addr 0x801e0, rank/bank/row 0 0 4
372188000: system.mem_ctrl.dram: Activate at tick 372188000
372188000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 372188000, now got 2 active
372188000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 372201750
372220500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
372251000: system.mem_ctrl.dram: Address: 0x1bcc0 Rank 1 Bank 5 Row 0
372251000: system.mem_ctrl.dram: Timing access to addr 0x1bcc0, rank/bank/row 1 5 0
372251000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 372251000
372269750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
372300000: system.mem_ctrl.dram: Address: 0x1bcc0 Rank 1 Bank 5 Row 0
372300000: system.mem_ctrl.dram: Timing access to addr 0x1bcc0, rank/bank/row 1 5 0
372300000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 372300000
372318750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
372349000: system.mem_ctrl.dram: Address: 0x1bcc0 Rank 1 Bank 5 Row 0
372349000: system.mem_ctrl.dram: Timing access to addr 0x1bcc0, rank/bank/row 1 5 0
372349000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 372349000
372367750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
372398000: system.mem_ctrl.dram: Address: 0x1bcc8 Rank 1 Bank 5 Row 0
372398000: system.mem_ctrl.dram: Timing access to addr 0x1bcc8, rank/bank/row 1 5 0
372398000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 372398000
372416750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
372447000: system.mem_ctrl.dram: Address: 0x1bcc8 Rank 1 Bank 5 Row 0
372447000: system.mem_ctrl.dram: Timing access to addr 0x1bcc8, rank/bank/row 1 5 0
372447000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 372447000
372465750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
372496000: system.mem_ctrl.dram: Address: 0x1bcc8 Rank 1 Bank 5 Row 0
372496000: system.mem_ctrl.dram: Timing access to addr 0x1bcc8, rank/bank/row 1 5 0
372496000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 372496000
372496000: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 372503500, now got 2 active
372496000: system.mem_ctrl.dram: Auto-precharged bank: 13
372514750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
372545000: system.mem_ctrl.dram: Address: 0x1bcf0 Rank 1 Bank 5 Row 0
372545000: system.mem_ctrl.dram: Timing access to addr 0x1bcf0, rank/bank/row 1 5 0
372545000: system.mem_ctrl.dram: Activate at tick 372545000
372545000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 372545000, now got 3 active
372545000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 372558750
372577500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
372608000: system.mem_ctrl.dram: Address: 0x1bcf8 Rank 1 Bank 5 Row 0
372608000: system.mem_ctrl.dram: Timing access to addr 0x1bcf8, rank/bank/row 1 5 0
372608000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 372608000
372626750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
372657000: system.mem_ctrl.dram: Address: 0x1bcf8 Rank 1 Bank 5 Row 0
372657000: system.mem_ctrl.dram: Timing access to addr 0x1bcf8, rank/bank/row 1 5 0
372657000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 372657000
372675750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
372706000: system.mem_ctrl.dram: Address: 0x1dcc8 Rank 1 Bank 6 Row 0
372706000: system.mem_ctrl.dram: Timing access to addr 0x1dcc8, rank/bank/row 1 6 0
372706000: system.mem_ctrl.dram: Precharging bank 6, rank 1 at tick 372706000, now got 2 active
372706000: system.mem_ctrl.dram: Activate at tick 372719750
372706000: system.mem_ctrl.dram: Activate bank 6, rank 1 at tick 372719750, now got 3 active
372706000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 372733500
372752250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
372783000: system.mem_ctrl.dram: Address: 0x1dcd0 Rank 1 Bank 6 Row 0
372783000: system.mem_ctrl.dram: Timing access to addr 0x1dcd0, rank/bank/row 1 6 0
372783000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 372783000
372801750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
372852000: system.mem_ctrl.dram: Address: 0x1dcd0 Rank 1 Bank 6 Row 0
372852000: system.mem_ctrl.dram: Timing access to addr 0x1dcd0, rank/bank/row 1 6 0
372852000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 372852000
372870750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
372922000: system.mem_ctrl.dram: Address: 0x24230 Rank 0 Bank 2 Row 1
372922000: system.mem_ctrl.dram: Timing access to addr 0x24230, rank/bank/row 0 2 1
372922000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 372922000
372940750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
372971000: system.mem_ctrl.dram: Address: 0x24230 Rank 0 Bank 2 Row 1
372971000: system.mem_ctrl.dram: Timing access to addr 0x24230, rank/bank/row 0 2 1
372971000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 372971000
372989750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
373020000: system.mem_ctrl.dram: Address: 0x24238 Rank 0 Bank 2 Row 1
373020000: system.mem_ctrl.dram: Timing access to addr 0x24238, rank/bank/row 0 2 1
373020000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 373020000
373038750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
373069000: system.mem_ctrl.dram: Address: 0x24240 Rank 0 Bank 2 Row 1
373069000: system.mem_ctrl.dram: Timing access to addr 0x24240, rank/bank/row 0 2 1
373069000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 373069000
373087750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
373138000: system.mem_ctrl.dram: Address: 0x1dcd0 Rank 1 Bank 6 Row 0
373138000: system.mem_ctrl.dram: Timing access to addr 0x1dcd0, rank/bank/row 1 6 0
373138000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 373138000
373156750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
373187000: system.mem_ctrl.dram: Address: 0x1dcd8 Rank 1 Bank 6 Row 0
373187000: system.mem_ctrl.dram: Timing access to addr 0x1dcd8, rank/bank/row 1 6 0
373187000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 373187000
373205750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
373236000: system.mem_ctrl.dram: Address: 0x1bcf8 Rank 1 Bank 5 Row 0
373236000: system.mem_ctrl.dram: Timing access to addr 0x1bcf8, rank/bank/row 1 5 0
373236000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 373236000
373254750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
373285000: system.mem_ctrl.dram: Address: 0x1bd00 Rank 1 Bank 5 Row 0
373285000: system.mem_ctrl.dram: Timing access to addr 0x1bd00, rank/bank/row 1 5 0
373285000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 373285000
373303750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
373354000: system.mem_ctrl.dram: Address: 0x1bd00 Rank 1 Bank 5 Row 0
373354000: system.mem_ctrl.dram: Timing access to addr 0x1bd00, rank/bank/row 1 5 0
373354000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 373354000
373372750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
373403000: system.mem_ctrl.dram: Address: 0x1bd08 Rank 1 Bank 5 Row 0
373403000: system.mem_ctrl.dram: Timing access to addr 0x1bd08, rank/bank/row 1 5 0
373403000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 373403000
373421750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
373452000: system.mem_ctrl.dram: Address: 0x1bd08 Rank 1 Bank 5 Row 0
373452000: system.mem_ctrl.dram: Timing access to addr 0x1bd08, rank/bank/row 1 5 0
373452000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 373452000
373470750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
373501000: system.mem_ctrl.dram: Address: 0x94538 Rank 1 Bank 2 Row 4
373501000: system.mem_ctrl.dram: Timing access to addr 0x94538, rank/bank/row 1 2 4
373501000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 373501000
373519750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
373550000: system.mem_ctrl.dram: Address: 0x1bd10 Rank 1 Bank 5 Row 0
373550000: system.mem_ctrl.dram: Timing access to addr 0x1bd10, rank/bank/row 1 5 0
373550000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 373550000
373568750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
373599000: system.mem_ctrl.dram: Address: 0x94538 Rank 1 Bank 2 Row 4
373599000: system.mem_ctrl.dram: Timing access to addr 0x94538, rank/bank/row 1 2 4
373599000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 373599000
373617750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
373648000: system.mem_ctrl.dram: Address: 0x1bd10 Rank 1 Bank 5 Row 0
373648000: system.mem_ctrl.dram: Timing access to addr 0x1bd10, rank/bank/row 1 5 0
373648000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 373648000
373666750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
373697000: system.mem_ctrl.dram: Address: 0x1bd18 Rank 1 Bank 5 Row 0
373697000: system.mem_ctrl.dram: Timing access to addr 0x1bd18, rank/bank/row 1 5 0
373697000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 373697000
373715750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
373740000: 1: Refresh due
373740000: 1: Precharging all
373740000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 373740000, now got 2 active
373740000: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 373740000, now got 1 active
373740000: system.mem_ctrl.dram: Precharging bank 6, rank 1 at tick 373740000, now got 0 active
373740000: 0: Refresh due
373740000: 0: Precharging all
373740000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 373740000, now got 1 active
373740000: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 373740000, now got 0 active
373766000: system.mem_ctrl.dram: Address: 0x1bd18 Rank 1 Bank 5 Row 0
374013750: 1: Scheduling next request after refreshing rank 1
374013750: system.mem_ctrl.dram: Timing access to addr 0x1bd18, rank/bank/row 1 5 0
374013750: system.mem_ctrl.dram: Activate at tick 374013750
374013750: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 374013750, now got 1 active
374013750: system.mem_ctrl.dram: Schedule RD/WR burst at tick 374027500
374013750: 0: Scheduling next request after refreshing rank 0
374046250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
374077000: system.mem_ctrl.dram: Address: 0x1bd20 Rank 1 Bank 5 Row 0
374077000: system.mem_ctrl.dram: Timing access to addr 0x1bd20, rank/bank/row 1 5 0
374077000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 374077000
374095750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
374126000: system.mem_ctrl.dram: Address: 0x802b8 Rank 0 Bank 0 Row 4
374126000: system.mem_ctrl.dram: Timing access to addr 0x802b8, rank/bank/row 0 0 4
374126000: system.mem_ctrl.dram: Activate at tick 374126000
374126000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 374126000, now got 1 active
374126000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 374139750
374158500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
374189000: system.mem_ctrl.dram: Address: 0x1bd20 Rank 1 Bank 5 Row 0
374189000: system.mem_ctrl.dram: Timing access to addr 0x1bd20, rank/bank/row 1 5 0
374189000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 374189000
374207750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
374238000: system.mem_ctrl.dram: Address: 0x1bd28 Rank 1 Bank 5 Row 0
374238000: system.mem_ctrl.dram: Timing access to addr 0x1bd28, rank/bank/row 1 5 0
374238000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 374238000
374256750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
374287000: system.mem_ctrl.dram: Address: 0x61078 Rank 0 Bank 0 Row 3
374287000: system.mem_ctrl.dram: Timing access to addr 0x61078, rank/bank/row 0 0 3
374287000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 374287000, now got 0 active
374287000: system.mem_ctrl.dram: Activate at tick 374300750
374287000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 374300750, now got 1 active
374287000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 374314500
374333250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
374385000: system.mem_ctrl.dram: Address: 0x29460 Rank 0 Bank 4 Row 1
374385000: system.mem_ctrl.dram: Timing access to addr 0x29460, rank/bank/row 0 4 1
374385000: system.mem_ctrl.dram: Activate at tick 374385000
374385000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 374385000, now got 2 active
374385000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 374398750
374417500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
374469000: system.mem_ctrl.dram: Address: 0x29460 Rank 0 Bank 4 Row 1
374469000: system.mem_ctrl.dram: Timing access to addr 0x29460, rank/bank/row 0 4 1
374469000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 374469000
374487750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
374518000: system.mem_ctrl.dram: Address: 0x29468 Rank 0 Bank 4 Row 1
374518000: system.mem_ctrl.dram: Timing access to addr 0x29468, rank/bank/row 0 4 1
374518000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 374518000
374536750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
374588000: system.mem_ctrl.dram: Address: 0x29468 Rank 0 Bank 4 Row 1
374588000: system.mem_ctrl.dram: Timing access to addr 0x29468, rank/bank/row 0 4 1
374588000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 374588000
374606750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
374637000: system.mem_ctrl.dram: Address: 0x29468 Rank 0 Bank 4 Row 1
374637000: system.mem_ctrl.dram: Timing access to addr 0x29468, rank/bank/row 0 4 1
374637000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 374637000
374655750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
374686000: system.mem_ctrl.dram: Address: 0x29470 Rank 0 Bank 4 Row 1
374686000: system.mem_ctrl.dram: Timing access to addr 0x29470, rank/bank/row 0 4 1
374686000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 374686000
374704750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
374756000: system.mem_ctrl.dram: Address: 0x29470 Rank 0 Bank 4 Row 1
374756000: system.mem_ctrl.dram: Timing access to addr 0x29470, rank/bank/row 0 4 1
374756000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 374756000
374774750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
374826000: system.mem_ctrl.dram: Address: 0x29470 Rank 0 Bank 4 Row 1
374826000: system.mem_ctrl.dram: Timing access to addr 0x29470, rank/bank/row 0 4 1
374826000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 374826000
374844750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
374875000: system.mem_ctrl.dram: Address: 0x29478 Rank 0 Bank 4 Row 1
374875000: system.mem_ctrl.dram: Timing access to addr 0x29478, rank/bank/row 0 4 1
374875000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 374875000
374893750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
374924000: system.mem_ctrl.dram: Address: 0x29478 Rank 0 Bank 4 Row 1
374924000: system.mem_ctrl.dram: Timing access to addr 0x29478, rank/bank/row 0 4 1
374924000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 374924000
374942750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
374994000: system.mem_ctrl.dram: Address: 0x29478 Rank 0 Bank 4 Row 1
374994000: system.mem_ctrl.dram: Timing access to addr 0x29478, rank/bank/row 0 4 1
374994000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 374994000
375012750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
375043000: system.mem_ctrl.dram: Address: 0x29480 Rank 0 Bank 4 Row 1
375043000: system.mem_ctrl.dram: Timing access to addr 0x29480, rank/bank/row 0 4 1
375043000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 375043000
375061750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
375092000: system.mem_ctrl.dram: Address: 0x943b8 Rank 1 Bank 2 Row 4
375113000: system.mem_ctrl.dram: Address: 0x29480 Rank 0 Bank 4 Row 1
375113000: system.mem_ctrl.dram: Timing access to addr 0x29480, rank/bank/row 0 4 1
375113000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 375113000
375131750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
375162000: system.mem_ctrl.dram: Address: 0x29480 Rank 0 Bank 4 Row 1
375162000: system.mem_ctrl.dram: Timing access to addr 0x29480, rank/bank/row 0 4 1
375162000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 375162000
375180750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
375211000: system.mem_ctrl.dram: Address: 0x29488 Rank 0 Bank 4 Row 1
375211000: system.mem_ctrl.dram: Timing access to addr 0x29488, rank/bank/row 0 4 1
375211000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 375211000
375229750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
375260000: system.mem_ctrl.dram: Address: 0x29488 Rank 0 Bank 4 Row 1
375260000: system.mem_ctrl.dram: Timing access to addr 0x29488, rank/bank/row 0 4 1
375260000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 375260000
375260000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 375267500, now got 1 active
375260000: system.mem_ctrl.dram: Auto-precharged bank: 4
375278750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
375309000: system.mem_ctrl.dram: Address: 0x29488 Rank 0 Bank 4 Row 1
375309000: system.mem_ctrl.dram: Timing access to addr 0x29488, rank/bank/row 0 4 1
375309000: system.mem_ctrl.dram: Activate at tick 375309000
375309000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 375309000, now got 2 active
375309000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 375322750
375341500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
375372000: system.mem_ctrl.dram: Address: 0x29490 Rank 0 Bank 4 Row 1
375372000: system.mem_ctrl.dram: Timing access to addr 0x29490, rank/bank/row 0 4 1
375372000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 375372000
375390750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
375421000: system.mem_ctrl.dram: Address: 0x29490 Rank 0 Bank 4 Row 1
375421000: system.mem_ctrl.dram: Timing access to addr 0x29490, rank/bank/row 0 4 1
375421000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 375421000
375439750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
375470000: system.mem_ctrl.dram: Address: 0x29490 Rank 0 Bank 4 Row 1
375470000: system.mem_ctrl.dram: Timing access to addr 0x29490, rank/bank/row 0 4 1
375470000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 375470000
375488750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
375519000: system.mem_ctrl.dram: Address: 0x29498 Rank 0 Bank 4 Row 1
375519000: system.mem_ctrl.dram: Timing access to addr 0x29498, rank/bank/row 0 4 1
375519000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 375519000
375537750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
375589000: system.mem_ctrl.dram: Address: 0x29498 Rank 0 Bank 4 Row 1
375589000: system.mem_ctrl.dram: Timing access to addr 0x29498, rank/bank/row 0 4 1
375589000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 375589000
375607750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
375638000: system.mem_ctrl.dram: Address: 0x294a0 Rank 0 Bank 4 Row 1
375638000: system.mem_ctrl.dram: Timing access to addr 0x294a0, rank/bank/row 0 4 1
375638000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 375638000
375656750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
375687000: system.mem_ctrl.dram: Address: 0x294a0 Rank 0 Bank 4 Row 1
375687000: system.mem_ctrl.dram: Timing access to addr 0x294a0, rank/bank/row 0 4 1
375687000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 375687000
375705750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
375736000: system.mem_ctrl.dram: Address: 0x801e0 Rank 0 Bank 0 Row 4
375736000: system.mem_ctrl.dram: Timing access to addr 0x801e0, rank/bank/row 0 0 4
375736000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 375736000, now got 1 active
375736000: system.mem_ctrl.dram: Activate at tick 375749750
375736000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 375749750, now got 2 active
375736000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 375763500
375782250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
375813000: system.mem_ctrl.dram: Address: 0x294a0 Rank 0 Bank 4 Row 1
375813000: system.mem_ctrl.dram: Timing access to addr 0x294a0, rank/bank/row 0 4 1
375813000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 375813000
375831750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
375862000: system.mem_ctrl.dram: Address: 0x294a8 Rank 0 Bank 4 Row 1
375862000: system.mem_ctrl.dram: Timing access to addr 0x294a8, rank/bank/row 0 4 1
375862000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 375862000
375880750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
375911000: system.mem_ctrl.dram: Address: 0x294e0 Rank 0 Bank 4 Row 1
375911000: system.mem_ctrl.dram: Timing access to addr 0x294e0, rank/bank/row 0 4 1
375911000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 375911000
375929750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
375960000: system.mem_ctrl.dram: Address: 0x80210 Rank 0 Bank 0 Row 4
375960000: system.mem_ctrl.dram: Timing access to addr 0x80210, rank/bank/row 0 0 4
375960000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 375960000
375978750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
376009000: system.mem_ctrl.dram: Address: 0x294e0 Rank 0 Bank 4 Row 1
376009000: system.mem_ctrl.dram: Timing access to addr 0x294e0, rank/bank/row 0 4 1
376009000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 376009000
376027750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
376058000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
376058000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
376058000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 376058000
376076750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
376107000: system.mem_ctrl.dram: Address: 0x294e8 Rank 0 Bank 4 Row 1
376107000: system.mem_ctrl.dram: Timing access to addr 0x294e8, rank/bank/row 0 4 1
376107000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 376107000
376125750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
376156000: system.mem_ctrl.dram: Address: 0x294e8 Rank 0 Bank 4 Row 1
376156000: system.mem_ctrl.dram: Timing access to addr 0x294e8, rank/bank/row 0 4 1
376156000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 376156000
376174750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
376205000: system.mem_ctrl.dram: Address: 0x29530 Rank 0 Bank 4 Row 1
376205000: system.mem_ctrl.dram: Timing access to addr 0x29530, rank/bank/row 0 4 1
376205000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 376205000
376223750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
376254000: system.mem_ctrl.dram: Address: 0x943a0 Rank 1 Bank 2 Row 4
376254000: system.mem_ctrl.dram: Timing access to addr 0x943a0, rank/bank/row 1 2 4
376254000: system.mem_ctrl.dram: Activate at tick 376254000
376254000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 376254000, now got 2 active
376254000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 376267750
376286500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
376317000: system.mem_ctrl.dram: Address: 0x29530 Rank 0 Bank 4 Row 1
376317000: system.mem_ctrl.dram: Timing access to addr 0x29530, rank/bank/row 0 4 1
376317000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 376317000
376317000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 376324500, now got 1 active
376317000: system.mem_ctrl.dram: Auto-precharged bank: 4
376335750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
376366000: system.mem_ctrl.dram: Address: 0x29530 Rank 0 Bank 4 Row 1
376366000: system.mem_ctrl.dram: Timing access to addr 0x29530, rank/bank/row 0 4 1
376366000: system.mem_ctrl.dram: Activate at tick 376366000
376366000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 376366000, now got 2 active
376366000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 376379750
376398500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
376429000: system.mem_ctrl.dram: Address: 0x29538 Rank 0 Bank 4 Row 1
376429000: system.mem_ctrl.dram: Timing access to addr 0x29538, rank/bank/row 0 4 1
376429000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 376429000
376447750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
376478000: system.mem_ctrl.dram: Address: 0x29538 Rank 0 Bank 4 Row 1
376478000: system.mem_ctrl.dram: Timing access to addr 0x29538, rank/bank/row 0 4 1
376478000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 376478000
376496750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
376527000: system.mem_ctrl.dram: Address: 0x29560 Rank 0 Bank 4 Row 1
376527000: system.mem_ctrl.dram: Timing access to addr 0x29560, rank/bank/row 0 4 1
376527000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 376527000
376545750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
376576000: system.mem_ctrl.dram: Address: 0x29568 Rank 0 Bank 4 Row 1
376576000: system.mem_ctrl.dram: Timing access to addr 0x29568, rank/bank/row 0 4 1
376576000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 376576000
376594750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
376625000: system.mem_ctrl.dram: Address: 0x802b8 Rank 0 Bank 0 Row 4
376625000: system.mem_ctrl.dram: Timing access to addr 0x802b8, rank/bank/row 0 0 4
376625000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 376625000
376643750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
376674000: system.mem_ctrl.dram: Address: 0x29568 Rank 0 Bank 4 Row 1
376674000: system.mem_ctrl.dram: Timing access to addr 0x29568, rank/bank/row 0 4 1
376674000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 376674000
376692750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
376723000: system.mem_ctrl.dram: Address: 0x29570 Rank 0 Bank 4 Row 1
376723000: system.mem_ctrl.dram: Timing access to addr 0x29570, rank/bank/row 0 4 1
376723000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 376723000
376741750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
376772000: system.mem_ctrl.dram: Address: 0x29570 Rank 0 Bank 4 Row 1
376772000: system.mem_ctrl.dram: Timing access to addr 0x29570, rank/bank/row 0 4 1
376772000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 376772000
376790750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
376821000: system.mem_ctrl.dram: Address: 0x61058 Rank 0 Bank 0 Row 3
376821000: system.mem_ctrl.dram: Timing access to addr 0x61058, rank/bank/row 0 0 3
376821000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 376821000, now got 1 active
376821000: system.mem_ctrl.dram: Activate at tick 376834750
376821000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 376834750, now got 2 active
376821000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 376848500
376867250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
376919000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
376919000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
376919000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 376919000
376937750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
376989000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
376989000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
376989000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 376989000
377007750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
377038000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
377038000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
377038000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 377038000
377056750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
377108000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
377108000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
377108000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 377108000
377126750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
377157000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
377157000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
377157000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 377157000
377175750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
377206000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
377206000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
377206000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 377206000
377224750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
377276000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
377276000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
377276000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 377276000
377294750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
377325000: system.mem_ctrl.dram: Address: 0x801e0 Rank 0 Bank 0 Row 4
377325000: system.mem_ctrl.dram: Timing access to addr 0x801e0, rank/bank/row 0 0 4
377325000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 377325000, now got 1 active
377325000: system.mem_ctrl.dram: Activate at tick 377338750
377325000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 377338750, now got 2 active
377325000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 377352500
377371250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
377402000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
377402000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
377402000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 377402000
377402000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 377409500, now got 1 active
377402000: system.mem_ctrl.dram: Auto-precharged bank: 4
377420750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
377451000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
377451000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
377451000: system.mem_ctrl.dram: Activate at tick 377451000
377451000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 377451000, now got 2 active
377451000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 377464750
377483500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
377514000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
377514000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
377514000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 377514000
377532750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
377563000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
377563000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
377563000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 377563000
377581750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
377612000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
377612000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
377612000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 377612000
377630750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
377661000: system.mem_ctrl.dram: Address: 0x28a48 Rank 0 Bank 4 Row 1
377661000: system.mem_ctrl.dram: Timing access to addr 0x28a48, rank/bank/row 0 4 1
377661000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 377661000
377679750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
377710000: system.mem_ctrl.dram: Address: 0x28a48 Rank 0 Bank 4 Row 1
377710000: system.mem_ctrl.dram: Timing access to addr 0x28a48, rank/bank/row 0 4 1
377710000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 377710000
377728750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
377759000: system.mem_ctrl.dram: Address: 0x28a50 Rank 0 Bank 4 Row 1
377759000: system.mem_ctrl.dram: Timing access to addr 0x28a50, rank/bank/row 0 4 1
377759000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 377759000
377777750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
377808000: system.mem_ctrl.dram: Address: 0x80200 Rank 0 Bank 0 Row 4
377808000: system.mem_ctrl.dram: Timing access to addr 0x80200, rank/bank/row 0 0 4
377808000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 377808000
377826750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
377857000: system.mem_ctrl.dram: Address: 0x28a50 Rank 0 Bank 4 Row 1
377857000: system.mem_ctrl.dram: Timing access to addr 0x28a50, rank/bank/row 0 4 1
377857000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 377857000
377875750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
377906000: system.mem_ctrl.dram: Address: 0x28a58 Rank 0 Bank 4 Row 1
377906000: system.mem_ctrl.dram: Timing access to addr 0x28a58, rank/bank/row 0 4 1
377906000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 377906000
377924750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
377955000: system.mem_ctrl.dram: Address: 0x28a58 Rank 0 Bank 4 Row 1
377955000: system.mem_ctrl.dram: Timing access to addr 0x28a58, rank/bank/row 0 4 1
377955000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 377955000
377973750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
378004000: system.mem_ctrl.dram: Address: 0x28a58 Rank 0 Bank 4 Row 1
378004000: system.mem_ctrl.dram: Timing access to addr 0x28a58, rank/bank/row 0 4 1
378004000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 378004000
378022750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
378053000: system.mem_ctrl.dram: Address: 0x28a60 Rank 0 Bank 4 Row 1
378053000: system.mem_ctrl.dram: Timing access to addr 0x28a60, rank/bank/row 0 4 1
378053000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 378053000
378071750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
378102000: system.mem_ctrl.dram: Address: 0x94378 Rank 1 Bank 2 Row 4
378123000: system.mem_ctrl.dram: Address: 0xb710 Rank 0 Bank 5 Row 0
378123000: system.mem_ctrl.dram: Timing access to addr 0xb710, rank/bank/row 0 5 0
378123000: system.mem_ctrl.dram: Activate at tick 378123000
378123000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 378123000, now got 3 active
378123000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 378136750
378155500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
378207000: system.mem_ctrl.dram: Address: 0xb710 Rank 0 Bank 5 Row 0
378207000: system.mem_ctrl.dram: Timing access to addr 0xb710, rank/bank/row 0 5 0
378207000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 378207000
378225750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
378256000: system.mem_ctrl.dram: Address: 0x80218 Rank 0 Bank 0 Row 4
378256000: system.mem_ctrl.dram: Timing access to addr 0x80218, rank/bank/row 0 0 4
378256000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 378256000
378274750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
378305000: system.mem_ctrl.dram: Address: 0xb710 Rank 0 Bank 5 Row 0
378305000: system.mem_ctrl.dram: Timing access to addr 0xb710, rank/bank/row 0 5 0
378305000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 378305000
378323750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
378354000: system.mem_ctrl.dram: Address: 0xb718 Rank 0 Bank 5 Row 0
378354000: system.mem_ctrl.dram: Timing access to addr 0xb718, rank/bank/row 0 5 0
378354000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 378354000
378372750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
378403000: system.mem_ctrl.dram: Address: 0xb718 Rank 0 Bank 5 Row 0
378403000: system.mem_ctrl.dram: Timing access to addr 0xb718, rank/bank/row 0 5 0
378403000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 378403000
378421750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
378452000: system.mem_ctrl.dram: Address: 0xb718 Rank 0 Bank 5 Row 0
378452000: system.mem_ctrl.dram: Timing access to addr 0xb718, rank/bank/row 0 5 0
378452000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 378452000
378470750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
378501000: system.mem_ctrl.dram: Address: 0x801e0 Rank 0 Bank 0 Row 4
378501000: system.mem_ctrl.dram: Timing access to addr 0x801e0, rank/bank/row 0 0 4
378501000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 378501000
378519750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
378550000: system.mem_ctrl.dram: Address: 0xb718 Rank 0 Bank 5 Row 0
378550000: system.mem_ctrl.dram: Timing access to addr 0xb718, rank/bank/row 0 5 0
378550000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 378550000
378568750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
378599000: system.mem_ctrl.dram: Address: 0xb728 Rank 0 Bank 5 Row 0
378599000: system.mem_ctrl.dram: Timing access to addr 0xb728, rank/bank/row 0 5 0
378599000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 378599000
378617750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
378648000: system.mem_ctrl.dram: Address: 0xb730 Rank 0 Bank 5 Row 0
378648000: system.mem_ctrl.dram: Timing access to addr 0xb730, rank/bank/row 0 5 0
378648000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 378648000
378666750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
378697000: system.mem_ctrl.dram: Address: 0x802b8 Rank 0 Bank 0 Row 4
378697000: system.mem_ctrl.dram: Timing access to addr 0x802b8, rank/bank/row 0 0 4
378697000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 378697000
378715750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
378746000: system.mem_ctrl.dram: Address: 0xb730 Rank 0 Bank 5 Row 0
378746000: system.mem_ctrl.dram: Timing access to addr 0xb730, rank/bank/row 0 5 0
378746000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 378746000
378764750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
378795000: system.mem_ctrl.dram: Address: 0xb730 Rank 0 Bank 5 Row 0
378795000: system.mem_ctrl.dram: Timing access to addr 0xb730, rank/bank/row 0 5 0
378795000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 378795000
378813750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
378844000: system.mem_ctrl.dram: Address: 0x610a8 Rank 0 Bank 0 Row 3
378844000: system.mem_ctrl.dram: Timing access to addr 0x610a8, rank/bank/row 0 0 3
378844000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 378844000, now got 2 active
378844000: system.mem_ctrl.dram: Activate at tick 378857750
378844000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 378857750, now got 3 active
378844000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 378871500
378890250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
378942000: system.mem_ctrl.dram: Address: 0x4bee0 Rank 0 Bank 5 Row 2
378942000: system.mem_ctrl.dram: Timing access to addr 0x4bee0, rank/bank/row 0 5 2
378942000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 378942000, now got 2 active
378942000: system.mem_ctrl.dram: Activate at tick 378955750
378942000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 378955750, now got 3 active
378942000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 378969500
378988250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
379040000: system.mem_ctrl.dram: Address: 0x4bee0 Rank 0 Bank 5 Row 2
379040000: system.mem_ctrl.dram: Timing access to addr 0x4bee0, rank/bank/row 0 5 2
379040000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 379040000
379058750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
379089000: system.mem_ctrl.dram: Address: 0x4bee0 Rank 0 Bank 5 Row 2
379089000: system.mem_ctrl.dram: Timing access to addr 0x4bee0, rank/bank/row 0 5 2
379089000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 379089000
379107750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
379159000: system.mem_ctrl.dram: Address: 0x4bee0 Rank 0 Bank 5 Row 2
379159000: system.mem_ctrl.dram: Timing access to addr 0x4bee0, rank/bank/row 0 5 2
379159000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 379159000
379177750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
379208000: system.mem_ctrl.dram: Address: 0x4bee8 Rank 0 Bank 5 Row 2
379208000: system.mem_ctrl.dram: Timing access to addr 0x4bee8, rank/bank/row 0 5 2
379208000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 379208000
379226750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
379257000: system.mem_ctrl.dram: Address: 0x4bee8 Rank 0 Bank 5 Row 2
379257000: system.mem_ctrl.dram: Timing access to addr 0x4bee8, rank/bank/row 0 5 2
379257000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 379257000
379275750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
379306000: system.mem_ctrl.dram: Address: 0x4bef0 Rank 0 Bank 5 Row 2
379306000: system.mem_ctrl.dram: Timing access to addr 0x4bef0, rank/bank/row 0 5 2
379306000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 379306000
379324750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
379355000: system.mem_ctrl.dram: Address: 0x4bef0 Rank 0 Bank 5 Row 2
379355000: system.mem_ctrl.dram: Timing access to addr 0x4bef0, rank/bank/row 0 5 2
379355000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 379355000
379373750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
379404000: system.mem_ctrl.dram: Address: 0x80250 Rank 0 Bank 0 Row 4
379404000: system.mem_ctrl.dram: Timing access to addr 0x80250, rank/bank/row 0 0 4
379404000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 379404000, now got 2 active
379404000: system.mem_ctrl.dram: Activate at tick 379417750
379404000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 379417750, now got 3 active
379404000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 379431500
379450250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
379481000: system.mem_ctrl.dram: Address: 0x4bef0 Rank 0 Bank 5 Row 2
379481000: system.mem_ctrl.dram: Timing access to addr 0x4bef0, rank/bank/row 0 5 2
379481000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 379481000
379499750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
379530000: system.mem_ctrl.dram: Address: 0x4bef0 Rank 0 Bank 5 Row 2
379530000: system.mem_ctrl.dram: Timing access to addr 0x4bef0, rank/bank/row 0 5 2
379530000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 379530000
379548750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
379579000: system.mem_ctrl.dram: Address: 0x4bef8 Rank 0 Bank 5 Row 2
379579000: system.mem_ctrl.dram: Timing access to addr 0x4bef8, rank/bank/row 0 5 2
379579000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 379579000
379597750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
379628000: system.mem_ctrl.dram: Address: 0x802b8 Rank 0 Bank 0 Row 4
379628000: system.mem_ctrl.dram: Timing access to addr 0x802b8, rank/bank/row 0 0 4
379628000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 379628000
379646750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
379677000: system.mem_ctrl.dram: Address: 0x4bef8 Rank 0 Bank 5 Row 2
379677000: system.mem_ctrl.dram: Timing access to addr 0x4bef8, rank/bank/row 0 5 2
379677000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 379677000
379695750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
379726000: system.mem_ctrl.dram: Address: 0x4bf00 Rank 0 Bank 5 Row 2
379726000: system.mem_ctrl.dram: Timing access to addr 0x4bf00, rank/bank/row 0 5 2
379726000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 379726000
379744750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
379775000: system.mem_ctrl.dram: Address: 0x4bf00 Rank 0 Bank 5 Row 2
379775000: system.mem_ctrl.dram: Timing access to addr 0x4bf00, rank/bank/row 0 5 2
379775000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 379775000
379793750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
379824000: system.mem_ctrl.dram: Address: 0x610d0 Rank 0 Bank 0 Row 3
379824000: system.mem_ctrl.dram: Timing access to addr 0x610d0, rank/bank/row 0 0 3
379824000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 379824000, now got 2 active
379824000: system.mem_ctrl.dram: Activate at tick 379837750
379824000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 379837750, now got 3 active
379824000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 379851500
379870250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
379901000: system.mem_ctrl.dram: Address: 0x942b8 Rank 1 Bank 2 Row 4
379922000: system.mem_ctrl.dram: Address: 0x292c0 Rank 0 Bank 4 Row 1
379922000: system.mem_ctrl.dram: Timing access to addr 0x292c0, rank/bank/row 0 4 1
379922000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 379922000
379940750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
379971000: system.mem_ctrl.dram: Address: 0x292c0 Rank 0 Bank 4 Row 1
379971000: system.mem_ctrl.dram: Timing access to addr 0x292c0, rank/bank/row 0 4 1
379971000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 379971000
379989750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
380020000: system.mem_ctrl.dram: Address: 0x80250 Rank 0 Bank 0 Row 4
380020000: system.mem_ctrl.dram: Timing access to addr 0x80250, rank/bank/row 0 0 4
380020000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 380020000, now got 2 active
380020000: system.mem_ctrl.dram: Activate at tick 380033750
380020000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 380033750, now got 3 active
380020000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 380047500
380066250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
380097000: system.mem_ctrl.dram: Address: 0x292c0 Rank 0 Bank 4 Row 1
380097000: system.mem_ctrl.dram: Timing access to addr 0x292c0, rank/bank/row 0 4 1
380097000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 380097000
380115750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
380146000: system.mem_ctrl.dram: Address: 0x292c8 Rank 0 Bank 4 Row 1
380146000: system.mem_ctrl.dram: Timing access to addr 0x292c8, rank/bank/row 0 4 1
380146000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 380146000
380146000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 380153500, now got 2 active
380146000: system.mem_ctrl.dram: Auto-precharged bank: 4
380164750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
380195000: system.mem_ctrl.dram: Address: 0x292c8 Rank 0 Bank 4 Row 1
380195000: system.mem_ctrl.dram: Timing access to addr 0x292c8, rank/bank/row 0 4 1
380195000: system.mem_ctrl.dram: Activate at tick 380195000
380195000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 380195000, now got 3 active
380195000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 380208750
380227500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
380258000: system.mem_ctrl.dram: Address: 0x292c8 Rank 0 Bank 4 Row 1
380258000: system.mem_ctrl.dram: Timing access to addr 0x292c8, rank/bank/row 0 4 1
380258000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 380258000
380276750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
380307000: system.mem_ctrl.dram: Address: 0x292d0 Rank 0 Bank 4 Row 1
380307000: system.mem_ctrl.dram: Timing access to addr 0x292d0, rank/bank/row 0 4 1
380307000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 380307000
380325750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
380356000: system.mem_ctrl.dram: Address: 0x13330 Rank 1 Bank 1 Row 0
380356000: system.mem_ctrl.dram: Timing access to addr 0x13330, rank/bank/row 1 1 0
380356000: system.mem_ctrl.dram: Activate at tick 380356000
380356000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 380356000, now got 3 active
380356000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 380369750
380388500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
380419000: system.mem_ctrl.dram: Address: 0x13330 Rank 1 Bank 1 Row 0
380419000: system.mem_ctrl.dram: Timing access to addr 0x13330, rank/bank/row 1 1 0
380419000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 380419000
380437750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
380489000: system.mem_ctrl.dram: Address: 0x13330 Rank 1 Bank 1 Row 0
380489000: system.mem_ctrl.dram: Timing access to addr 0x13330, rank/bank/row 1 1 0
380489000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 380489000
380507750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
380538000: system.mem_ctrl.dram: Address: 0x13330 Rank 1 Bank 1 Row 0
380538000: system.mem_ctrl.dram: Timing access to addr 0x13330, rank/bank/row 1 1 0
380538000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 380538000
380556750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
380587000: system.mem_ctrl.dram: Address: 0x13338 Rank 1 Bank 1 Row 0
380587000: system.mem_ctrl.dram: Timing access to addr 0x13338, rank/bank/row 1 1 0
380587000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 380587000
380605750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
380636000: system.mem_ctrl.dram: Address: 0x13338 Rank 1 Bank 1 Row 0
380636000: system.mem_ctrl.dram: Timing access to addr 0x13338, rank/bank/row 1 1 0
380636000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 380636000
380654750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
380685000: system.mem_ctrl.dram: Address: 0x13338 Rank 1 Bank 1 Row 0
380685000: system.mem_ctrl.dram: Timing access to addr 0x13338, rank/bank/row 1 1 0
380685000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 380685000
380703750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
380734000: system.mem_ctrl.dram: Address: 0x13340 Rank 1 Bank 1 Row 0
380734000: system.mem_ctrl.dram: Timing access to addr 0x13340, rank/bank/row 1 1 0
380734000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 380734000
380752750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
380783000: system.mem_ctrl.dram: Address: 0x13340 Rank 1 Bank 1 Row 0
380783000: system.mem_ctrl.dram: Timing access to addr 0x13340, rank/bank/row 1 1 0
380783000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 380783000
380801750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
380832000: system.mem_ctrl.dram: Address: 0x13340 Rank 1 Bank 1 Row 0
380832000: system.mem_ctrl.dram: Timing access to addr 0x13340, rank/bank/row 1 1 0
380832000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 380832000
380850750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
380881000: system.mem_ctrl.dram: Address: 0x13348 Rank 1 Bank 1 Row 0
380881000: system.mem_ctrl.dram: Timing access to addr 0x13348, rank/bank/row 1 1 0
380881000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 380881000
380899750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
380930000: system.mem_ctrl.dram: Address: 0x13348 Rank 1 Bank 1 Row 0
380930000: system.mem_ctrl.dram: Timing access to addr 0x13348, rank/bank/row 1 1 0
380930000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 380930000
380948750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
380979000: system.mem_ctrl.dram: Address: 0x13348 Rank 1 Bank 1 Row 0
380979000: system.mem_ctrl.dram: Timing access to addr 0x13348, rank/bank/row 1 1 0
380979000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 380979000
380997750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
381028000: system.mem_ctrl.dram: Address: 0x13348 Rank 1 Bank 1 Row 0
381028000: system.mem_ctrl.dram: Timing access to addr 0x13348, rank/bank/row 1 1 0
381028000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 381028000
381046750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
381077000: system.mem_ctrl.dram: Address: 0x13350 Rank 1 Bank 1 Row 0
381077000: system.mem_ctrl.dram: Timing access to addr 0x13350, rank/bank/row 1 1 0
381077000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 381077000
381095750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
381126000: system.mem_ctrl.dram: Address: 0x942b0 Rank 1 Bank 2 Row 4
381126000: system.mem_ctrl.dram: Timing access to addr 0x942b0, rank/bank/row 1 2 4
381126000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 381126000
381144750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
381175000: system.mem_ctrl.dram: Address: 0x13350 Rank 1 Bank 1 Row 0
381175000: system.mem_ctrl.dram: Timing access to addr 0x13350, rank/bank/row 1 1 0
381175000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 381175000
381175000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 381182500, now got 2 active
381175000: system.mem_ctrl.dram: Auto-precharged bank: 9
381193750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
381244000: system.mem_ctrl.dram: Address: 0x4bf08 Rank 0 Bank 5 Row 2
381244000: system.mem_ctrl.dram: Timing access to addr 0x4bf08, rank/bank/row 0 5 2
381244000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 381244000
381262750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
381293000: system.mem_ctrl.dram: Address: 0x4bf08 Rank 0 Bank 5 Row 2
381293000: system.mem_ctrl.dram: Timing access to addr 0x4bf08, rank/bank/row 0 5 2
381293000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 381293000
381293000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 381300500, now got 2 active
381293000: system.mem_ctrl.dram: Auto-precharged bank: 5
381311750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
381342000: system.mem_ctrl.dram: Address: 0x4bf08 Rank 0 Bank 5 Row 2
381342000: system.mem_ctrl.dram: Timing access to addr 0x4bf08, rank/bank/row 0 5 2
381342000: system.mem_ctrl.dram: Activate at tick 381342000
381342000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 381342000, now got 3 active
381342000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 381355750
381374500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
381405000: system.mem_ctrl.dram: Address: 0x4bf10 Rank 0 Bank 5 Row 2
381405000: system.mem_ctrl.dram: Timing access to addr 0x4bf10, rank/bank/row 0 5 2
381405000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 381405000
381423750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
381454000: system.mem_ctrl.dram: Address: 0x942d8 Rank 1 Bank 2 Row 4
381454000: system.mem_ctrl.dram: Timing access to addr 0x942d8, rank/bank/row 1 2 4
381454000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 381454000
381472750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
381503000: system.mem_ctrl.dram: Address: 0x4bf10 Rank 0 Bank 5 Row 2
381503000: system.mem_ctrl.dram: Timing access to addr 0x4bf10, rank/bank/row 0 5 2
381503000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 381503000
381521750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
381526250: 0: Refresh due
381526250: 0: Precharging all
381526250: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 381526250, now got 2 active
381526250: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 381526250, now got 1 active
381526250: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 381526250, now got 0 active
381526250: 1: Refresh due
381526250: 1: Precharging all
381526250: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 381526250, now got 1 active
381526250: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 381526250, now got 0 active
381552000: system.mem_ctrl.dram: Address: 0x4bf18 Rank 0 Bank 5 Row 2
381800000: 0: Scheduling next request after refreshing rank 0
381800000: system.mem_ctrl.dram: Timing access to addr 0x4bf18, rank/bank/row 0 5 2
381800000: system.mem_ctrl.dram: Activate at tick 381800000
381800000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 381800000, now got 1 active
381800000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 381813750
381800000: 1: Scheduling next request after refreshing rank 1
381832500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
381863000: system.mem_ctrl.dram: Address: 0x4bf18 Rank 0 Bank 5 Row 2
381863000: system.mem_ctrl.dram: Timing access to addr 0x4bf18, rank/bank/row 0 5 2
381863000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 381863000
381881750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
381912000: system.mem_ctrl.dram: Address: 0x4bf80 Rank 0 Bank 5 Row 2
381912000: system.mem_ctrl.dram: Timing access to addr 0x4bf80, rank/bank/row 0 5 2
381912000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 381912000
381930750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
381961000: system.mem_ctrl.dram: Address: 0x942e8 Rank 1 Bank 2 Row 4
381961000: system.mem_ctrl.dram: Timing access to addr 0x942e8, rank/bank/row 1 2 4
381961000: system.mem_ctrl.dram: Activate at tick 381961000
381961000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 381961000, now got 1 active
381961000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 381974750
381993500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
382024000: system.mem_ctrl.dram: Address: 0x4bf80 Rank 0 Bank 5 Row 2
382024000: system.mem_ctrl.dram: Timing access to addr 0x4bf80, rank/bank/row 0 5 2
382024000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 382024000
382042750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
382073000: system.mem_ctrl.dram: Address: 0x4bf88 Rank 0 Bank 5 Row 2
382073000: system.mem_ctrl.dram: Timing access to addr 0x4bf88, rank/bank/row 0 5 2
382073000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 382073000
382091750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
382122000: system.mem_ctrl.dram: Address: 0x4bf88 Rank 0 Bank 5 Row 2
382122000: system.mem_ctrl.dram: Timing access to addr 0x4bf88, rank/bank/row 0 5 2
382122000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 382122000
382140750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
382171000: system.mem_ctrl.dram: Address: 0x4bf88 Rank 0 Bank 5 Row 2
382171000: system.mem_ctrl.dram: Timing access to addr 0x4bf88, rank/bank/row 0 5 2
382171000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 382171000
382189750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
382220000: system.mem_ctrl.dram: Address: 0x4bf88 Rank 0 Bank 5 Row 2
382220000: system.mem_ctrl.dram: Timing access to addr 0x4bf88, rank/bank/row 0 5 2
382220000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 382220000
382238750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
382269000: system.mem_ctrl.dram: Address: 0x4bf90 Rank 0 Bank 5 Row 2
382269000: system.mem_ctrl.dram: Timing access to addr 0x4bf90, rank/bank/row 0 5 2
382269000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 382269000
382287750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
382318000: system.mem_ctrl.dram: Address: 0x4bf90 Rank 0 Bank 5 Row 2
382318000: system.mem_ctrl.dram: Timing access to addr 0x4bf90, rank/bank/row 0 5 2
382318000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 382318000
382336750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
382367000: system.mem_ctrl.dram: Address: 0x4bf98 Rank 0 Bank 5 Row 2
382367000: system.mem_ctrl.dram: Timing access to addr 0x4bf98, rank/bank/row 0 5 2
382367000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 382367000
382385750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
382416000: system.mem_ctrl.dram: Address: 0x4bf98 Rank 0 Bank 5 Row 2
382416000: system.mem_ctrl.dram: Timing access to addr 0x4bf98, rank/bank/row 0 5 2
382416000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 382416000
382434750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
382465000: system.mem_ctrl.dram: Address: 0x4bf98 Rank 0 Bank 5 Row 2
382465000: system.mem_ctrl.dram: Timing access to addr 0x4bf98, rank/bank/row 0 5 2
382465000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 382465000
382483750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
382514000: system.mem_ctrl.dram: Address: 0x4bfa0 Rank 0 Bank 5 Row 2
382514000: system.mem_ctrl.dram: Timing access to addr 0x4bfa0, rank/bank/row 0 5 2
382514000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 382514000
382532750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
382563000: system.mem_ctrl.dram: Address: 0x4bfa0 Rank 0 Bank 5 Row 2
382563000: system.mem_ctrl.dram: Timing access to addr 0x4bfa0, rank/bank/row 0 5 2
382563000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 382563000
382581750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
382612000: system.mem_ctrl.dram: Address: 0x4bfa0 Rank 0 Bank 5 Row 2
382612000: system.mem_ctrl.dram: Timing access to addr 0x4bfa0, rank/bank/row 0 5 2
382612000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 382612000
382612000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 382619500, now got 0 active
382612000: system.mem_ctrl.dram: Auto-precharged bank: 5
382630750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
382661000: system.mem_ctrl.dram: Address: 0x4bfa0 Rank 0 Bank 5 Row 2
382661000: system.mem_ctrl.dram: Timing access to addr 0x4bfa0, rank/bank/row 0 5 2
382661000: system.mem_ctrl.dram: Activate at tick 382661000
382661000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 382661000, now got 1 active
382661000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 382674750
382693500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
382724000: system.mem_ctrl.dram: Address: 0x4bfa8 Rank 0 Bank 5 Row 2
382724000: system.mem_ctrl.dram: Timing access to addr 0x4bfa8, rank/bank/row 0 5 2
382724000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 382724000
382742750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
382773000: system.mem_ctrl.dram: Address: 0x801e0 Rank 0 Bank 0 Row 4
382773000: system.mem_ctrl.dram: Timing access to addr 0x801e0, rank/bank/row 0 0 4
382773000: system.mem_ctrl.dram: Activate at tick 382773000
382773000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 382773000, now got 2 active
382773000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 382786750
382805500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
382836000: system.mem_ctrl.dram: Address: 0x801e0 Rank 0 Bank 0 Row 4
382857000: system.mem_ctrl.dram: Address: 0x4bfa8 Rank 0 Bank 5 Row 2
382857000: system.mem_ctrl.dram: Timing access to addr 0x4bfa8, rank/bank/row 0 5 2
382857000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 382857000
382875750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
382906000: system.mem_ctrl.dram: Address: 0x4bfb0 Rank 0 Bank 5 Row 2
382906000: system.mem_ctrl.dram: Timing access to addr 0x4bfb0, rank/bank/row 0 5 2
382906000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 382906000
382924750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
382955000: system.mem_ctrl.dram: Address: 0x4bf18 Rank 0 Bank 5 Row 2
382955000: system.mem_ctrl.dram: Timing access to addr 0x4bf18, rank/bank/row 0 5 2
382955000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 382955000
382973750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
383004000: system.mem_ctrl.dram: Address: 0x4bf20 Rank 0 Bank 5 Row 2
383004000: system.mem_ctrl.dram: Timing access to addr 0x4bf20, rank/bank/row 0 5 2
383004000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 383004000
383022750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
383053000: system.mem_ctrl.dram: Address: 0x942f8 Rank 1 Bank 2 Row 4
383053000: system.mem_ctrl.dram: Timing access to addr 0x942f8, rank/bank/row 1 2 4
383053000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 383053000
383071750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
383102000: system.mem_ctrl.dram: Address: 0x4bf20 Rank 0 Bank 5 Row 2
383102000: system.mem_ctrl.dram: Timing access to addr 0x4bf20, rank/bank/row 0 5 2
383102000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 383102000
383120750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
383151000: system.mem_ctrl.dram: Address: 0x4bf20 Rank 0 Bank 5 Row 2
383151000: system.mem_ctrl.dram: Timing access to addr 0x4bf20, rank/bank/row 0 5 2
383151000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 383151000
383169750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
383200000: system.mem_ctrl.dram: Address: 0x4bf28 Rank 0 Bank 5 Row 2
383200000: system.mem_ctrl.dram: Timing access to addr 0x4bf28, rank/bank/row 0 5 2
383200000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 383200000
383218750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
383249000: system.mem_ctrl.dram: Address: 0x4bf28 Rank 0 Bank 5 Row 2
383249000: system.mem_ctrl.dram: Timing access to addr 0x4bf28, rank/bank/row 0 5 2
383249000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 383249000
383267750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
383298000: system.mem_ctrl.dram: Address: 0x4bf30 Rank 0 Bank 5 Row 2
383298000: system.mem_ctrl.dram: Timing access to addr 0x4bf30, rank/bank/row 0 5 2
383298000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 383298000
383316750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
383347000: system.mem_ctrl.dram: Address: 0x4bf30 Rank 0 Bank 5 Row 2
383347000: system.mem_ctrl.dram: Timing access to addr 0x4bf30, rank/bank/row 0 5 2
383347000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 383347000
383365750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
383396000: system.mem_ctrl.dram: Address: 0x4bf30 Rank 0 Bank 5 Row 2
383396000: system.mem_ctrl.dram: Timing access to addr 0x4bf30, rank/bank/row 0 5 2
383396000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 383396000
383414750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
383445000: system.mem_ctrl.dram: Address: 0x4bf38 Rank 0 Bank 5 Row 2
383445000: system.mem_ctrl.dram: Timing access to addr 0x4bf38, rank/bank/row 0 5 2
383445000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 383445000
383463750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
383494000: system.mem_ctrl.dram: Address: 0x4bf38 Rank 0 Bank 5 Row 2
383494000: system.mem_ctrl.dram: Timing access to addr 0x4bf38, rank/bank/row 0 5 2
383494000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 383494000
383512750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
383543000: system.mem_ctrl.dram: Address: 0x4bf38 Rank 0 Bank 5 Row 2
383543000: system.mem_ctrl.dram: Timing access to addr 0x4bf38, rank/bank/row 0 5 2
383543000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 383543000
383543000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 383550500, now got 1 active
383543000: system.mem_ctrl.dram: Auto-precharged bank: 5
383561750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
383592000: system.mem_ctrl.dram: Address: 0x4bf40 Rank 0 Bank 5 Row 2
383592000: system.mem_ctrl.dram: Timing access to addr 0x4bf40, rank/bank/row 0 5 2
383592000: system.mem_ctrl.dram: Activate at tick 383592000
383592000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 383592000, now got 2 active
383592000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 383605750
383624500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
383655000: system.mem_ctrl.dram: Address: 0x4bf40 Rank 0 Bank 5 Row 2
383655000: system.mem_ctrl.dram: Timing access to addr 0x4bf40, rank/bank/row 0 5 2
383655000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 383655000
383673750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
383704000: system.mem_ctrl.dram: Address: 0x4bf40 Rank 0 Bank 5 Row 2
383704000: system.mem_ctrl.dram: Timing access to addr 0x4bf40, rank/bank/row 0 5 2
383704000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 383704000
383722750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
383753000: system.mem_ctrl.dram: Address: 0x4bf48 Rank 0 Bank 5 Row 2
383753000: system.mem_ctrl.dram: Timing access to addr 0x4bf48, rank/bank/row 0 5 2
383753000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 383753000
383771750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
383802000: system.mem_ctrl.dram: Address: 0x4bf48 Rank 0 Bank 5 Row 2
383802000: system.mem_ctrl.dram: Timing access to addr 0x4bf48, rank/bank/row 0 5 2
383802000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 383802000
383820750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
383851000: system.mem_ctrl.dram: Address: 0x4bf50 Rank 0 Bank 5 Row 2
383851000: system.mem_ctrl.dram: Timing access to addr 0x4bf50, rank/bank/row 0 5 2
383851000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 383851000
383869750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
383921000: system.mem_ctrl.dram: Address: 0x14110 Rank 1 Bank 2 Row 0
383921000: system.mem_ctrl.dram: Timing access to addr 0x14110, rank/bank/row 1 2 0
383921000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 383921000, now got 0 active
383921000: system.mem_ctrl.dram: Activate at tick 383934750
383921000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 383934750, now got 1 active
383921000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 383948500
383967250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
383998000: system.mem_ctrl.dram: Address: 0x14110 Rank 1 Bank 2 Row 0
383998000: system.mem_ctrl.dram: Timing access to addr 0x14110, rank/bank/row 1 2 0
383998000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 383998000
384016750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
384047000: system.mem_ctrl.dram: Address: 0x14118 Rank 1 Bank 2 Row 0
384047000: system.mem_ctrl.dram: Timing access to addr 0x14118, rank/bank/row 1 2 0
384047000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 384047000
384065750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
384096000: system.mem_ctrl.dram: Address: 0x14118 Rank 1 Bank 2 Row 0
384096000: system.mem_ctrl.dram: Timing access to addr 0x14118, rank/bank/row 1 2 0
384096000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 384096000
384114750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
384145000: system.mem_ctrl.dram: Address: 0x14118 Rank 1 Bank 2 Row 0
384145000: system.mem_ctrl.dram: Timing access to addr 0x14118, rank/bank/row 1 2 0
384145000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 384145000
384163750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
384194000: system.mem_ctrl.dram: Address: 0x14120 Rank 1 Bank 2 Row 0
384194000: system.mem_ctrl.dram: Timing access to addr 0x14120, rank/bank/row 1 2 0
384194000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 384194000
384212750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
384243000: system.mem_ctrl.dram: Address: 0x14120 Rank 1 Bank 2 Row 0
384243000: system.mem_ctrl.dram: Timing access to addr 0x14120, rank/bank/row 1 2 0
384243000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 384243000
384261750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
384292000: system.mem_ctrl.dram: Address: 0x14128 Rank 1 Bank 2 Row 0
384292000: system.mem_ctrl.dram: Timing access to addr 0x14128, rank/bank/row 1 2 0
384292000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 384292000
384310750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
384361000: system.mem_ctrl.dram: Address: 0x4bf50 Rank 0 Bank 5 Row 2
384361000: system.mem_ctrl.dram: Timing access to addr 0x4bf50, rank/bank/row 0 5 2
384361000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 384361000
384379750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
384410000: system.mem_ctrl.dram: Address: 0x4bf50 Rank 0 Bank 5 Row 2
384410000: system.mem_ctrl.dram: Timing access to addr 0x4bf50, rank/bank/row 0 5 2
384410000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 384410000
384428750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
384459000: system.mem_ctrl.dram: Address: 0x4bf58 Rank 0 Bank 5 Row 2
384459000: system.mem_ctrl.dram: Timing access to addr 0x4bf58, rank/bank/row 0 5 2
384459000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 384459000
384477750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
384508000: system.mem_ctrl.dram: Address: 0x4bf58 Rank 0 Bank 5 Row 2
384508000: system.mem_ctrl.dram: Timing access to addr 0x4bf58, rank/bank/row 0 5 2
384508000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 384508000
384526750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
384557000: system.mem_ctrl.dram: Address: 0x4bf58 Rank 0 Bank 5 Row 2
384557000: system.mem_ctrl.dram: Timing access to addr 0x4bf58, rank/bank/row 0 5 2
384557000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 384557000
384575750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
384606000: system.mem_ctrl.dram: Address: 0x4bf58 Rank 0 Bank 5 Row 2
384606000: system.mem_ctrl.dram: Timing access to addr 0x4bf58, rank/bank/row 0 5 2
384606000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 384606000
384624750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
384655000: system.mem_ctrl.dram: Address: 0x4bf60 Rank 0 Bank 5 Row 2
384655000: system.mem_ctrl.dram: Timing access to addr 0x4bf60, rank/bank/row 0 5 2
384655000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 384655000
384673750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
384704000: system.mem_ctrl.dram: Address: 0x4bf60 Rank 0 Bank 5 Row 2
384704000: system.mem_ctrl.dram: Timing access to addr 0x4bf60, rank/bank/row 0 5 2
384704000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 384704000
384722750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
384753000: system.mem_ctrl.dram: Address: 0x4bf60 Rank 0 Bank 5 Row 2
384753000: system.mem_ctrl.dram: Timing access to addr 0x4bf60, rank/bank/row 0 5 2
384753000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 384753000
384771750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
384802000: system.mem_ctrl.dram: Address: 0x4bf68 Rank 0 Bank 5 Row 2
384802000: system.mem_ctrl.dram: Timing access to addr 0x4bf68, rank/bank/row 0 5 2
384802000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 384802000
384802000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 384809500, now got 1 active
384802000: system.mem_ctrl.dram: Auto-precharged bank: 5
384820750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
384851000: system.mem_ctrl.dram: Address: 0x4bf68 Rank 0 Bank 5 Row 2
384851000: system.mem_ctrl.dram: Timing access to addr 0x4bf68, rank/bank/row 0 5 2
384851000: system.mem_ctrl.dram: Activate at tick 384851000
384851000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 384851000, now got 2 active
384851000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 384864750
384883500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
384935000: system.mem_ctrl.dram: Address: 0xb670 Rank 0 Bank 5 Row 0
384935000: system.mem_ctrl.dram: Timing access to addr 0xb670, rank/bank/row 0 5 0
384935000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 384935000, now got 1 active
384935000: system.mem_ctrl.dram: Activate at tick 384948750
384935000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 384948750, now got 2 active
384935000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 384962500
384981250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
385033000: system.mem_ctrl.dram: Address: 0xb670 Rank 0 Bank 5 Row 0
385033000: system.mem_ctrl.dram: Timing access to addr 0xb670, rank/bank/row 0 5 0
385033000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 385033000
385051750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
385082000: system.mem_ctrl.dram: Address: 0xb678 Rank 0 Bank 5 Row 0
385082000: system.mem_ctrl.dram: Timing access to addr 0xb678, rank/bank/row 0 5 0
385082000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 385082000
385100750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
385152000: system.mem_ctrl.dram: Address: 0xb678 Rank 0 Bank 5 Row 0
385152000: system.mem_ctrl.dram: Timing access to addr 0xb678, rank/bank/row 0 5 0
385152000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 385152000
385170750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
385201000: system.mem_ctrl.dram: Address: 0xb678 Rank 0 Bank 5 Row 0
385201000: system.mem_ctrl.dram: Timing access to addr 0xb678, rank/bank/row 0 5 0
385201000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 385201000
385219750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
385250000: system.mem_ctrl.dram: Address: 0xb680 Rank 0 Bank 5 Row 0
385250000: system.mem_ctrl.dram: Timing access to addr 0xb680, rank/bank/row 0 5 0
385250000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 385250000
385268750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
385320000: system.mem_ctrl.dram: Address: 0xb680 Rank 0 Bank 5 Row 0
385320000: system.mem_ctrl.dram: Timing access to addr 0xb680, rank/bank/row 0 5 0
385320000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 385320000
385338750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
385390000: system.mem_ctrl.dram: Address: 0xb680 Rank 0 Bank 5 Row 0
385390000: system.mem_ctrl.dram: Timing access to addr 0xb680, rank/bank/row 0 5 0
385390000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 385390000
385408750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
385439000: system.mem_ctrl.dram: Address: 0xb688 Rank 0 Bank 5 Row 0
385439000: system.mem_ctrl.dram: Timing access to addr 0xb688, rank/bank/row 0 5 0
385439000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 385439000
385457750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
385488000: system.mem_ctrl.dram: Address: 0xb688 Rank 0 Bank 5 Row 0
385488000: system.mem_ctrl.dram: Timing access to addr 0xb688, rank/bank/row 0 5 0
385488000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 385488000
385506750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
385537000: system.mem_ctrl.dram: Address: 0x80218 Rank 0 Bank 0 Row 4
385537000: system.mem_ctrl.dram: Timing access to addr 0x80218, rank/bank/row 0 0 4
385537000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 385537000
385555750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
385586000: system.mem_ctrl.dram: Address: 0xb688 Rank 0 Bank 5 Row 0
385586000: system.mem_ctrl.dram: Timing access to addr 0xb688, rank/bank/row 0 5 0
385586000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 385586000
385604750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
385635000: system.mem_ctrl.dram: Address: 0xb690 Rank 0 Bank 5 Row 0
385635000: system.mem_ctrl.dram: Timing access to addr 0xb690, rank/bank/row 0 5 0
385635000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 385635000
385653750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
385684000: system.mem_ctrl.dram: Address: 0xb690 Rank 0 Bank 5 Row 0
385684000: system.mem_ctrl.dram: Timing access to addr 0xb690, rank/bank/row 0 5 0
385684000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 385684000
385702750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
385733000: system.mem_ctrl.dram: Address: 0xb690 Rank 0 Bank 5 Row 0
385733000: system.mem_ctrl.dram: Timing access to addr 0xb690, rank/bank/row 0 5 0
385733000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 385733000
385751750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
385782000: system.mem_ctrl.dram: Address: 0xb698 Rank 0 Bank 5 Row 0
385782000: system.mem_ctrl.dram: Timing access to addr 0xb698, rank/bank/row 0 5 0
385782000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 385782000
385800750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
385831000: system.mem_ctrl.dram: Address: 0xb698 Rank 0 Bank 5 Row 0
385831000: system.mem_ctrl.dram: Timing access to addr 0xb698, rank/bank/row 0 5 0
385831000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 385831000
385831000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 385838500, now got 1 active
385831000: system.mem_ctrl.dram: Auto-precharged bank: 5
385849750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
385880000: system.mem_ctrl.dram: Address: 0xb6c0 Rank 0 Bank 5 Row 0
385880000: system.mem_ctrl.dram: Timing access to addr 0xb6c0, rank/bank/row 0 5 0
385880000: system.mem_ctrl.dram: Activate at tick 385880000
385880000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 385880000, now got 2 active
385880000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 385893750
385912500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
385963000: system.mem_ctrl.dram: Address: 0xb6c0 Rank 0 Bank 5 Row 0
385963000: system.mem_ctrl.dram: Timing access to addr 0xb6c0, rank/bank/row 0 5 0
385963000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 385963000
385981750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
386012000: system.mem_ctrl.dram: Address: 0xb6c0 Rank 0 Bank 5 Row 0
386012000: system.mem_ctrl.dram: Timing access to addr 0xb6c0, rank/bank/row 0 5 0
386012000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 386012000
386030750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
386061000: system.mem_ctrl.dram: Address: 0xb6c8 Rank 0 Bank 5 Row 0
386061000: system.mem_ctrl.dram: Timing access to addr 0xb6c8, rank/bank/row 0 5 0
386061000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 386061000
386079750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
386110000: system.mem_ctrl.dram: Address: 0x80218 Rank 0 Bank 0 Row 4
386131000: system.mem_ctrl.dram: Address: 0xb6c8 Rank 0 Bank 5 Row 0
386131000: system.mem_ctrl.dram: Timing access to addr 0xb6c8, rank/bank/row 0 5 0
386131000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 386131000
386149750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
386201000: system.mem_ctrl.dram: Address: 0xb6c8 Rank 0 Bank 5 Row 0
386201000: system.mem_ctrl.dram: Timing access to addr 0xb6c8, rank/bank/row 0 5 0
386201000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 386201000
386219750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
386250000: system.mem_ctrl.dram: Address: 0xb6c8 Rank 0 Bank 5 Row 0
386250000: system.mem_ctrl.dram: Timing access to addr 0xb6c8, rank/bank/row 0 5 0
386250000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 386250000
386268750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
386299000: system.mem_ctrl.dram: Address: 0xb6d0 Rank 0 Bank 5 Row 0
386299000: system.mem_ctrl.dram: Timing access to addr 0xb6d0, rank/bank/row 0 5 0
386299000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 386299000
386317750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
386348000: system.mem_ctrl.dram: Address: 0xb6d0 Rank 0 Bank 5 Row 0
386348000: system.mem_ctrl.dram: Timing access to addr 0xb6d0, rank/bank/row 0 5 0
386348000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 386348000
386366750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
386418000: system.mem_ctrl.dram: Address: 0xb6d0 Rank 0 Bank 5 Row 0
386418000: system.mem_ctrl.dram: Timing access to addr 0xb6d0, rank/bank/row 0 5 0
386418000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 386418000
386436750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
386467000: system.mem_ctrl.dram: Address: 0xb6d8 Rank 0 Bank 5 Row 0
386467000: system.mem_ctrl.dram: Timing access to addr 0xb6d8, rank/bank/row 0 5 0
386467000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 386467000
386485750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
386516000: system.mem_ctrl.dram: Address: 0x94298 Rank 1 Bank 2 Row 4
386516000: system.mem_ctrl.dram: Timing access to addr 0x94298, rank/bank/row 1 2 4
386516000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 386516000, now got 0 active
386516000: system.mem_ctrl.dram: Activate at tick 386529750
386516000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 386529750, now got 1 active
386516000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 386543500
386562250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
386593000: system.mem_ctrl.dram: Address: 0xb6d8 Rank 0 Bank 5 Row 0
386593000: system.mem_ctrl.dram: Timing access to addr 0xb6d8, rank/bank/row 0 5 0
386593000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 386593000
386611750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
386642000: system.mem_ctrl.dram: Address: 0x942a0 Rank 1 Bank 2 Row 4
386642000: system.mem_ctrl.dram: Timing access to addr 0x942a0, rank/bank/row 1 2 4
386642000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 386642000
386660750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
386691000: system.mem_ctrl.dram: Address: 0xb6d8 Rank 0 Bank 5 Row 0
386691000: system.mem_ctrl.dram: Timing access to addr 0xb6d8, rank/bank/row 0 5 0
386691000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 386691000
386709750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
386740000: system.mem_ctrl.dram: Address: 0xb6e0 Rank 0 Bank 5 Row 0
386740000: system.mem_ctrl.dram: Timing access to addr 0xb6e0, rank/bank/row 0 5 0
386740000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 386740000
386758750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
386789000: system.mem_ctrl.dram: Address: 0x942a8 Rank 1 Bank 2 Row 4
386789000: system.mem_ctrl.dram: Timing access to addr 0x942a8, rank/bank/row 1 2 4
386789000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 386789000
386807750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
386838000: system.mem_ctrl.dram: Address: 0xb6e0 Rank 0 Bank 5 Row 0
386838000: system.mem_ctrl.dram: Timing access to addr 0xb6e0, rank/bank/row 0 5 0
386838000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 386838000
386856750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
386887000: system.mem_ctrl.dram: Address: 0x942b0 Rank 1 Bank 2 Row 4
386887000: system.mem_ctrl.dram: Timing access to addr 0x942b0, rank/bank/row 1 2 4
386887000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 386887000
386905750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
386936000: system.mem_ctrl.dram: Address: 0xb6e8 Rank 0 Bank 5 Row 0
386936000: system.mem_ctrl.dram: Timing access to addr 0xb6e8, rank/bank/row 0 5 0
386936000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 386936000
386936000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 386943500, now got 1 active
386936000: system.mem_ctrl.dram: Auto-precharged bank: 5
386954750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
386985000: system.mem_ctrl.dram: Address: 0xb6e8 Rank 0 Bank 5 Row 0
386985000: system.mem_ctrl.dram: Timing access to addr 0xb6e8, rank/bank/row 0 5 0
386985000: system.mem_ctrl.dram: Activate at tick 386985000
386985000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 386985000, now got 2 active
386985000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 386998750
387017500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
387068000: system.mem_ctrl.dram: Address: 0x4bf68 Rank 0 Bank 5 Row 2
387068000: system.mem_ctrl.dram: Timing access to addr 0x4bf68, rank/bank/row 0 5 2
387068000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 387068000, now got 1 active
387068000: system.mem_ctrl.dram: Activate at tick 387081750
387068000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 387081750, now got 2 active
387068000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 387095500
387114250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
387145000: system.mem_ctrl.dram: Address: 0x4bf70 Rank 0 Bank 5 Row 2
387145000: system.mem_ctrl.dram: Timing access to addr 0x4bf70, rank/bank/row 0 5 2
387145000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 387145000
387163750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
387194000: system.mem_ctrl.dram: Address: 0x4bf70 Rank 0 Bank 5 Row 2
387194000: system.mem_ctrl.dram: Timing access to addr 0x4bf70, rank/bank/row 0 5 2
387194000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 387194000
387212750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
387243000: system.mem_ctrl.dram: Address: 0x4bf78 Rank 0 Bank 5 Row 2
387243000: system.mem_ctrl.dram: Timing access to addr 0x4bf78, rank/bank/row 0 5 2
387243000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 387243000
387261750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
387292000: system.mem_ctrl.dram: Address: 0x4bf78 Rank 0 Bank 5 Row 2
387292000: system.mem_ctrl.dram: Timing access to addr 0x4bf78, rank/bank/row 0 5 2
387292000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 387292000
387310750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
387341000: system.mem_ctrl.dram: Address: 0x4bf78 Rank 0 Bank 5 Row 2
387341000: system.mem_ctrl.dram: Timing access to addr 0x4bf78, rank/bank/row 0 5 2
387341000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 387341000
387359750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
387390000: system.mem_ctrl.dram: Address: 0x94358 Rank 1 Bank 2 Row 4
387390000: system.mem_ctrl.dram: Timing access to addr 0x94358, rank/bank/row 1 2 4
387390000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 387390000
387408750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
387439000: system.mem_ctrl.dram: Address: 0x4bf78 Rank 0 Bank 5 Row 2
387439000: system.mem_ctrl.dram: Timing access to addr 0x4bf78, rank/bank/row 0 5 2
387439000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 387439000
387457750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
387488000: system.mem_ctrl.dram: Address: 0x94360 Rank 1 Bank 2 Row 4
387488000: system.mem_ctrl.dram: Timing access to addr 0x94360, rank/bank/row 1 2 4
387488000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 387488000
387506750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
387537000: system.mem_ctrl.dram: Address: 0x4bf78 Rank 0 Bank 5 Row 2
387537000: system.mem_ctrl.dram: Timing access to addr 0x4bf78, rank/bank/row 0 5 2
387537000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 387537000
387555750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
387586000: system.mem_ctrl.dram: Address: 0x94368 Rank 1 Bank 2 Row 4
387586000: system.mem_ctrl.dram: Timing access to addr 0x94368, rank/bank/row 1 2 4
387586000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 387586000
387604750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
387635000: system.mem_ctrl.dram: Address: 0xb730 Rank 0 Bank 5 Row 0
387635000: system.mem_ctrl.dram: Timing access to addr 0xb730, rank/bank/row 0 5 0
387635000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 387635000, now got 1 active
387635000: system.mem_ctrl.dram: Activate at tick 387648750
387635000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 387648750, now got 2 active
387635000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 387662500
387681250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
387712000: system.mem_ctrl.dram: Address: 0xb738 Rank 0 Bank 5 Row 0
387712000: system.mem_ctrl.dram: Timing access to addr 0xb738, rank/bank/row 0 5 0
387712000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 387712000
387730750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
387761000: system.mem_ctrl.dram: Address: 0xb738 Rank 0 Bank 5 Row 0
387761000: system.mem_ctrl.dram: Timing access to addr 0xb738, rank/bank/row 0 5 0
387761000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 387761000
387779750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
387810000: system.mem_ctrl.dram: Address: 0xb738 Rank 0 Bank 5 Row 0
387810000: system.mem_ctrl.dram: Timing access to addr 0xb738, rank/bank/row 0 5 0
387810000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 387810000
387828750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
387859000: system.mem_ctrl.dram: Address: 0xb738 Rank 0 Bank 5 Row 0
387859000: system.mem_ctrl.dram: Timing access to addr 0xb738, rank/bank/row 0 5 0
387859000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 387859000
387877750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
387908000: system.mem_ctrl.dram: Address: 0xb740 Rank 0 Bank 5 Row 0
387908000: system.mem_ctrl.dram: Timing access to addr 0xb740, rank/bank/row 0 5 0
387908000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 387908000
387926750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
387957000: system.mem_ctrl.dram: Address: 0x94370 Rank 1 Bank 2 Row 4
387957000: system.mem_ctrl.dram: Timing access to addr 0x94370, rank/bank/row 1 2 4
387957000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 387957000
387975750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
388006000: system.mem_ctrl.dram: Address: 0xb740 Rank 0 Bank 5 Row 0
388006000: system.mem_ctrl.dram: Timing access to addr 0xb740, rank/bank/row 0 5 0
388006000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 388006000
388024750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
388075000: system.mem_ctrl.dram: Address: 0x28a60 Rank 0 Bank 4 Row 1
388075000: system.mem_ctrl.dram: Timing access to addr 0x28a60, rank/bank/row 0 4 1
388075000: system.mem_ctrl.dram: Activate at tick 388075000
388075000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 388075000, now got 3 active
388075000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 388088750
388107500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
388138000: system.mem_ctrl.dram: Address: 0x28a68 Rank 0 Bank 4 Row 1
388138000: system.mem_ctrl.dram: Timing access to addr 0x28a68, rank/bank/row 0 4 1
388138000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 388138000
388156750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
388207000: system.mem_ctrl.dram: Address: 0x28a68 Rank 0 Bank 4 Row 1
388207000: system.mem_ctrl.dram: Timing access to addr 0x28a68, rank/bank/row 0 4 1
388207000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 388207000
388225750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
388277000: system.mem_ctrl.dram: Address: 0x28a68 Rank 0 Bank 4 Row 1
388277000: system.mem_ctrl.dram: Timing access to addr 0x28a68, rank/bank/row 0 4 1
388277000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 388277000
388295750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
388326000: system.mem_ctrl.dram: Address: 0x28a70 Rank 0 Bank 4 Row 1
388326000: system.mem_ctrl.dram: Timing access to addr 0x28a70, rank/bank/row 0 4 1
388326000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 388326000
388344750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
388396000: system.mem_ctrl.dram: Address: 0x28a70 Rank 0 Bank 4 Row 1
388396000: system.mem_ctrl.dram: Timing access to addr 0x28a70, rank/bank/row 0 4 1
388396000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 388396000
388414750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
388466000: system.mem_ctrl.dram: Address: 0x28a78 Rank 0 Bank 4 Row 1
388466000: system.mem_ctrl.dram: Timing access to addr 0x28a78, rank/bank/row 0 4 1
388466000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 388466000
388484750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
388535000: system.mem_ctrl.dram: Address: 0x28a78 Rank 0 Bank 4 Row 1
388535000: system.mem_ctrl.dram: Timing access to addr 0x28a78, rank/bank/row 0 4 1
388535000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 388535000
388553750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
388584000: system.mem_ctrl.dram: Address: 0x28a78 Rank 0 Bank 4 Row 1
388584000: system.mem_ctrl.dram: Timing access to addr 0x28a78, rank/bank/row 0 4 1
388584000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 388584000
388602750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
388633000: system.mem_ctrl.dram: Address: 0x28a80 Rank 0 Bank 4 Row 1
388633000: system.mem_ctrl.dram: Timing access to addr 0x28a80, rank/bank/row 0 4 1
388633000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 388633000
388651750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
388682000: system.mem_ctrl.dram: Address: 0x28a80 Rank 0 Bank 4 Row 1
388682000: system.mem_ctrl.dram: Timing access to addr 0x28a80, rank/bank/row 0 4 1
388682000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 388682000
388700750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
388731000: system.mem_ctrl.dram: Address: 0x80220 Rank 0 Bank 0 Row 4
388731000: system.mem_ctrl.dram: Timing access to addr 0x80220, rank/bank/row 0 0 4
388731000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 388731000
388749750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
388780000: system.mem_ctrl.dram: Address: 0x28a88 Rank 0 Bank 4 Row 1
388780000: system.mem_ctrl.dram: Timing access to addr 0x28a88, rank/bank/row 0 4 1
388780000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 388780000
388798750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
388829000: system.mem_ctrl.dram: Address: 0x28a88 Rank 0 Bank 4 Row 1
388829000: system.mem_ctrl.dram: Timing access to addr 0x28a88, rank/bank/row 0 4 1
388829000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 388829000
388847750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
388878000: system.mem_ctrl.dram: Address: 0x28a90 Rank 0 Bank 4 Row 1
388878000: system.mem_ctrl.dram: Timing access to addr 0x28a90, rank/bank/row 0 4 1
388878000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 388878000
388896750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
388927000: system.mem_ctrl.dram: Address: 0x28a90 Rank 0 Bank 4 Row 1
388927000: system.mem_ctrl.dram: Timing access to addr 0x28a90, rank/bank/row 0 4 1
388927000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 388927000
388945750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
388976000: system.mem_ctrl.dram: Address: 0x801f0 Rank 0 Bank 0 Row 4
388976000: system.mem_ctrl.dram: Timing access to addr 0x801f0, rank/bank/row 0 0 4
388976000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 388976000
388994750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
389025000: system.mem_ctrl.dram: Address: 0x28a90 Rank 0 Bank 4 Row 1
389025000: system.mem_ctrl.dram: Timing access to addr 0x28a90, rank/bank/row 0 4 1
389025000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 389025000
389025000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 389032500, now got 2 active
389025000: system.mem_ctrl.dram: Auto-precharged bank: 4
389043750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
389074000: system.mem_ctrl.dram: Address: 0x28a98 Rank 0 Bank 4 Row 1
389074000: system.mem_ctrl.dram: Timing access to addr 0x28a98, rank/bank/row 0 4 1
389074000: system.mem_ctrl.dram: Activate at tick 389074000
389074000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 389074000, now got 3 active
389074000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 389087750
389106500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
389157000: system.mem_ctrl.dram: Address: 0x28a98 Rank 0 Bank 4 Row 1
389157000: system.mem_ctrl.dram: Timing access to addr 0x28a98, rank/bank/row 0 4 1
389157000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 389157000
389175750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
389206000: system.mem_ctrl.dram: Address: 0x28a98 Rank 0 Bank 4 Row 1
389206000: system.mem_ctrl.dram: Timing access to addr 0x28a98, rank/bank/row 0 4 1
389206000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 389206000
389224750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
389255000: system.mem_ctrl.dram: Address: 0x28aa0 Rank 0 Bank 4 Row 1
389255000: system.mem_ctrl.dram: Timing access to addr 0x28aa0, rank/bank/row 0 4 1
389255000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 389255000
389273750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
389312500: 1: Refresh due
389312500: 1: Precharging all
389312500: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 389312500, now got 0 active
389312500: 0: Refresh due
389312500: 0: Precharging all
389312500: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 389312500, now got 2 active
389312500: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 389312500, now got 1 active
389312500: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 389312500, now got 0 active
389325000: system.mem_ctrl.dram: Address: 0x28aa0 Rank 0 Bank 4 Row 1
389586250: 1: Scheduling next request after refreshing rank 1
389586250: 0: Scheduling next request after refreshing rank 0
389586250: system.mem_ctrl.dram: Timing access to addr 0x28aa0, rank/bank/row 0 4 1
389586250: system.mem_ctrl.dram: Activate at tick 389586250
389586250: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 389586250, now got 1 active
389586250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 389600000
389618750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
389649000: system.mem_ctrl.dram: Address: 0x28aa0 Rank 0 Bank 4 Row 1
389649000: system.mem_ctrl.dram: Timing access to addr 0x28aa0, rank/bank/row 0 4 1
389649000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 389649000
389667750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
389698000: system.mem_ctrl.dram: Address: 0x28aa8 Rank 0 Bank 4 Row 1
389698000: system.mem_ctrl.dram: Timing access to addr 0x28aa8, rank/bank/row 0 4 1
389698000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 389698000
389716750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
389768000: system.mem_ctrl.dram: Address: 0x28aa8 Rank 0 Bank 4 Row 1
389768000: system.mem_ctrl.dram: Timing access to addr 0x28aa8, rank/bank/row 0 4 1
389768000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 389768000
389786750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
389838000: system.mem_ctrl.dram: Address: 0x28aa8 Rank 0 Bank 4 Row 1
389838000: system.mem_ctrl.dram: Timing access to addr 0x28aa8, rank/bank/row 0 4 1
389838000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 389838000
389856750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
389887000: system.mem_ctrl.dram: Address: 0x28ab0 Rank 0 Bank 4 Row 1
389887000: system.mem_ctrl.dram: Timing access to addr 0x28ab0, rank/bank/row 0 4 1
389887000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 389887000
389905750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
389957000: system.mem_ctrl.dram: Address: 0x28ab0 Rank 0 Bank 4 Row 1
389957000: system.mem_ctrl.dram: Timing access to addr 0x28ab0, rank/bank/row 0 4 1
389957000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 389957000
389975750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
390027000: system.mem_ctrl.dram: Address: 0x28ab0 Rank 0 Bank 4 Row 1
390027000: system.mem_ctrl.dram: Timing access to addr 0x28ab0, rank/bank/row 0 4 1
390027000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 390027000
390045750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
390076000: system.mem_ctrl.dram: Address: 0x28ab0 Rank 0 Bank 4 Row 1
390076000: system.mem_ctrl.dram: Timing access to addr 0x28ab0, rank/bank/row 0 4 1
390076000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 390076000
390094750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
390125000: system.mem_ctrl.dram: Address: 0x28ab8 Rank 0 Bank 4 Row 1
390125000: system.mem_ctrl.dram: Timing access to addr 0x28ab8, rank/bank/row 0 4 1
390125000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 390125000
390143750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
390174000: system.mem_ctrl.dram: Address: 0x28b90 Rank 0 Bank 4 Row 1
390174000: system.mem_ctrl.dram: Timing access to addr 0x28b90, rank/bank/row 0 4 1
390174000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 390174000
390192750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
390223000: system.mem_ctrl.dram: Address: 0x28b98 Rank 0 Bank 4 Row 1
390223000: system.mem_ctrl.dram: Timing access to addr 0x28b98, rank/bank/row 0 4 1
390223000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 390223000
390241750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
390272000: system.mem_ctrl.dram: Address: 0x28b98 Rank 0 Bank 4 Row 1
390272000: system.mem_ctrl.dram: Timing access to addr 0x28b98, rank/bank/row 0 4 1
390272000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 390272000
390290750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
390321000: system.mem_ctrl.dram: Address: 0x28ba0 Rank 0 Bank 4 Row 1
390321000: system.mem_ctrl.dram: Timing access to addr 0x28ba0, rank/bank/row 0 4 1
390321000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 390321000
390339750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
390370000: system.mem_ctrl.dram: Address: 0x28ba0 Rank 0 Bank 4 Row 1
390370000: system.mem_ctrl.dram: Timing access to addr 0x28ba0, rank/bank/row 0 4 1
390370000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 390370000
390388750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
390419000: system.mem_ctrl.dram: Address: 0x28ba8 Rank 0 Bank 4 Row 1
390419000: system.mem_ctrl.dram: Timing access to addr 0x28ba8, rank/bank/row 0 4 1
390419000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 390419000
390419000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 390426500, now got 0 active
390419000: system.mem_ctrl.dram: Auto-precharged bank: 4
390437750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
390489000: system.mem_ctrl.dram: Address: 0x28ba8 Rank 0 Bank 4 Row 1
390489000: system.mem_ctrl.dram: Timing access to addr 0x28ba8, rank/bank/row 0 4 1
390489000: system.mem_ctrl.dram: Activate at tick 390489000
390489000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 390489000, now got 1 active
390489000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 390502750
390521500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
390552000: system.mem_ctrl.dram: Address: 0x28ac0 Rank 0 Bank 4 Row 1
390552000: system.mem_ctrl.dram: Timing access to addr 0x28ac0, rank/bank/row 0 4 1
390552000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 390552000
390570750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
390601000: system.mem_ctrl.dram: Address: 0x28ac0 Rank 0 Bank 4 Row 1
390601000: system.mem_ctrl.dram: Timing access to addr 0x28ac0, rank/bank/row 0 4 1
390601000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 390601000
390619750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
390650000: system.mem_ctrl.dram: Address: 0x28b30 Rank 0 Bank 4 Row 1
390650000: system.mem_ctrl.dram: Timing access to addr 0x28b30, rank/bank/row 0 4 1
390650000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 390650000
390668750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
390699000: system.mem_ctrl.dram: Address: 0x94380 Rank 1 Bank 2 Row 4
390699000: system.mem_ctrl.dram: Timing access to addr 0x94380, rank/bank/row 1 2 4
390699000: system.mem_ctrl.dram: Activate at tick 390699000
390699000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 390699000, now got 1 active
390699000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 390712750
390731500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
390762000: system.mem_ctrl.dram: Address: 0x28b30 Rank 0 Bank 4 Row 1
390762000: system.mem_ctrl.dram: Timing access to addr 0x28b30, rank/bank/row 0 4 1
390762000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 390762000
390780750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
390811000: system.mem_ctrl.dram: Address: 0x28b30 Rank 0 Bank 4 Row 1
390811000: system.mem_ctrl.dram: Timing access to addr 0x28b30, rank/bank/row 0 4 1
390811000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 390811000
390829750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
390860000: system.mem_ctrl.dram: Address: 0x28b30 Rank 0 Bank 4 Row 1
390860000: system.mem_ctrl.dram: Timing access to addr 0x28b30, rank/bank/row 0 4 1
390860000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 390860000
390878750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
390909000: system.mem_ctrl.dram: Address: 0x94388 Rank 1 Bank 2 Row 4
390909000: system.mem_ctrl.dram: Timing access to addr 0x94388, rank/bank/row 1 2 4
390909000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 390909000
390927750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
390958000: system.mem_ctrl.dram: Address: 0x28b38 Rank 0 Bank 4 Row 1
390958000: system.mem_ctrl.dram: Timing access to addr 0x28b38, rank/bank/row 0 4 1
390958000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 390958000
390976750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
391007000: system.mem_ctrl.dram: Address: 0x94390 Rank 1 Bank 2 Row 4
391007000: system.mem_ctrl.dram: Timing access to addr 0x94390, rank/bank/row 1 2 4
391007000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 391007000
391025750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
391056000: system.mem_ctrl.dram: Address: 0x28b38 Rank 0 Bank 4 Row 1
391056000: system.mem_ctrl.dram: Timing access to addr 0x28b38, rank/bank/row 0 4 1
391056000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 391056000
391074750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
391105000: system.mem_ctrl.dram: Address: 0x27e90 Rank 0 Bank 3 Row 1
391105000: system.mem_ctrl.dram: Timing access to addr 0x27e90, rank/bank/row 0 3 1
391105000: system.mem_ctrl.dram: Activate at tick 391105000
391105000: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 391105000, now got 2 active
391105000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 391118750
391137500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
391168000: system.mem_ctrl.dram: Address: 0x27e90 Rank 0 Bank 3 Row 1
391168000: system.mem_ctrl.dram: Timing access to addr 0x27e90, rank/bank/row 0 3 1
391168000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 391168000
391186750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
391238000: system.mem_ctrl.dram: Address: 0x27e90 Rank 0 Bank 3 Row 1
391238000: system.mem_ctrl.dram: Timing access to addr 0x27e90, rank/bank/row 0 3 1
391238000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 391238000
391256750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
391287000: system.mem_ctrl.dram: Address: 0x27e90 Rank 0 Bank 3 Row 1
391287000: system.mem_ctrl.dram: Timing access to addr 0x27e90, rank/bank/row 0 3 1
391287000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 391287000
391305750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
391336000: system.mem_ctrl.dram: Address: 0x27e98 Rank 0 Bank 3 Row 1
391336000: system.mem_ctrl.dram: Timing access to addr 0x27e98, rank/bank/row 0 3 1
391336000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 391336000
391354750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
391385000: system.mem_ctrl.dram: Address: 0x27e98 Rank 0 Bank 3 Row 1
391385000: system.mem_ctrl.dram: Timing access to addr 0x27e98, rank/bank/row 0 3 1
391385000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 391385000
391403750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
391434000: system.mem_ctrl.dram: Address: 0x94390 Rank 1 Bank 2 Row 4
391434000: system.mem_ctrl.dram: Timing access to addr 0x94390, rank/bank/row 1 2 4
391434000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 391434000
391452750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
391483000: system.mem_ctrl.dram: Address: 0x27e98 Rank 0 Bank 3 Row 1
391483000: system.mem_ctrl.dram: Timing access to addr 0x27e98, rank/bank/row 0 3 1
391483000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 391483000
391501750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
391532000: system.mem_ctrl.dram: Address: 0x27e98 Rank 0 Bank 3 Row 1
391532000: system.mem_ctrl.dram: Timing access to addr 0x27e98, rank/bank/row 0 3 1
391532000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 391532000
391550750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
391581000: system.mem_ctrl.dram: Address: 0x27e98 Rank 0 Bank 3 Row 1
391581000: system.mem_ctrl.dram: Timing access to addr 0x27e98, rank/bank/row 0 3 1
391581000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 391581000
391599750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
391630000: system.mem_ctrl.dram: Address: 0x94398 Rank 1 Bank 2 Row 4
391630000: system.mem_ctrl.dram: Timing access to addr 0x94398, rank/bank/row 1 2 4
391630000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 391630000
391648750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
391679000: system.mem_ctrl.dram: Address: 0x29570 Rank 0 Bank 4 Row 1
391679000: system.mem_ctrl.dram: Timing access to addr 0x29570, rank/bank/row 0 4 1
391679000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 391679000
391697750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
391728000: system.mem_ctrl.dram: Address: 0x29578 Rank 0 Bank 4 Row 1
391728000: system.mem_ctrl.dram: Timing access to addr 0x29578, rank/bank/row 0 4 1
391728000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 391728000
391746750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
391777000: system.mem_ctrl.dram: Address: 0x29578 Rank 0 Bank 4 Row 1
391777000: system.mem_ctrl.dram: Timing access to addr 0x29578, rank/bank/row 0 4 1
391777000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 391777000
391795750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
391826000: system.mem_ctrl.dram: Address: 0x80220 Rank 0 Bank 0 Row 4
391826000: system.mem_ctrl.dram: Timing access to addr 0x80220, rank/bank/row 0 0 4
391826000: system.mem_ctrl.dram: Activate at tick 391826000
391826000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 391826000, now got 3 active
391826000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 391839750
391858500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
391889000: system.mem_ctrl.dram: Address: 0x29578 Rank 0 Bank 4 Row 1
391889000: system.mem_ctrl.dram: Timing access to addr 0x29578, rank/bank/row 0 4 1
391889000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 391889000
391907750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
391938000: system.mem_ctrl.dram: Address: 0x29580 Rank 0 Bank 4 Row 1
391938000: system.mem_ctrl.dram: Timing access to addr 0x29580, rank/bank/row 0 4 1
391938000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 391938000
391956750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
392007000: system.mem_ctrl.dram: Address: 0x29580 Rank 0 Bank 4 Row 1
392007000: system.mem_ctrl.dram: Timing access to addr 0x29580, rank/bank/row 0 4 1
392007000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 392007000
392025750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
392056000: system.mem_ctrl.dram: Address: 0x29580 Rank 0 Bank 4 Row 1
392056000: system.mem_ctrl.dram: Timing access to addr 0x29580, rank/bank/row 0 4 1
392056000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 392056000
392056000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 392063500, now got 2 active
392056000: system.mem_ctrl.dram: Auto-precharged bank: 4
392074750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
392105000: system.mem_ctrl.dram: Address: 0x29588 Rank 0 Bank 4 Row 1
392105000: system.mem_ctrl.dram: Timing access to addr 0x29588, rank/bank/row 0 4 1
392105000: system.mem_ctrl.dram: Activate at tick 392105000
392105000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 392105000, now got 3 active
392105000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 392118750
392137500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
392168000: system.mem_ctrl.dram: Address: 0x29588 Rank 0 Bank 4 Row 1
392168000: system.mem_ctrl.dram: Timing access to addr 0x29588, rank/bank/row 0 4 1
392168000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 392168000
392186750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
392217000: system.mem_ctrl.dram: Address: 0x29588 Rank 0 Bank 4 Row 1
392217000: system.mem_ctrl.dram: Timing access to addr 0x29588, rank/bank/row 0 4 1
392217000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 392217000
392235750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
392266000: system.mem_ctrl.dram: Address: 0x29588 Rank 0 Bank 4 Row 1
392266000: system.mem_ctrl.dram: Timing access to addr 0x29588, rank/bank/row 0 4 1
392266000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 392266000
392284750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
392315000: system.mem_ctrl.dram: Address: 0x29590 Rank 0 Bank 4 Row 1
392315000: system.mem_ctrl.dram: Timing access to addr 0x29590, rank/bank/row 0 4 1
392315000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 392315000
392333750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
392364000: system.mem_ctrl.dram: Address: 0x29590 Rank 0 Bank 4 Row 1
392364000: system.mem_ctrl.dram: Timing access to addr 0x29590, rank/bank/row 0 4 1
392364000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 392364000
392382750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
392413000: system.mem_ctrl.dram: Address: 0x29590 Rank 0 Bank 4 Row 1
392413000: system.mem_ctrl.dram: Timing access to addr 0x29590, rank/bank/row 0 4 1
392413000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 392413000
392431750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
392462000: system.mem_ctrl.dram: Address: 0x29590 Rank 0 Bank 4 Row 1
392462000: system.mem_ctrl.dram: Timing access to addr 0x29590, rank/bank/row 0 4 1
392462000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 392462000
392480750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
392511000: system.mem_ctrl.dram: Address: 0x29598 Rank 0 Bank 4 Row 1
392511000: system.mem_ctrl.dram: Timing access to addr 0x29598, rank/bank/row 0 4 1
392511000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 392511000
392529750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
392560000: system.mem_ctrl.dram: Address: 0x29598 Rank 0 Bank 4 Row 1
392560000: system.mem_ctrl.dram: Timing access to addr 0x29598, rank/bank/row 0 4 1
392560000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 392560000
392578750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
392609000: system.mem_ctrl.dram: Address: 0x29598 Rank 0 Bank 4 Row 1
392609000: system.mem_ctrl.dram: Timing access to addr 0x29598, rank/bank/row 0 4 1
392609000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 392609000
392627750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
392658000: system.mem_ctrl.dram: Address: 0x29598 Rank 0 Bank 4 Row 1
392658000: system.mem_ctrl.dram: Timing access to addr 0x29598, rank/bank/row 0 4 1
392658000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 392658000
392676750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
392707000: system.mem_ctrl.dram: Address: 0x295a0 Rank 0 Bank 4 Row 1
392707000: system.mem_ctrl.dram: Timing access to addr 0x295a0, rank/bank/row 0 4 1
392707000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 392707000
392725750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
392756000: system.mem_ctrl.dram: Address: 0x295a0 Rank 0 Bank 4 Row 1
392756000: system.mem_ctrl.dram: Timing access to addr 0x295a0, rank/bank/row 0 4 1
392756000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 392756000
392774750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
392805000: system.mem_ctrl.dram: Address: 0x295a0 Rank 0 Bank 4 Row 1
392805000: system.mem_ctrl.dram: Timing access to addr 0x295a0, rank/bank/row 0 4 1
392805000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 392805000
392823750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
392854000: system.mem_ctrl.dram: Address: 0x295a0 Rank 0 Bank 4 Row 1
392854000: system.mem_ctrl.dram: Timing access to addr 0x295a0, rank/bank/row 0 4 1
392854000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 392854000
392854000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 392861500, now got 2 active
392854000: system.mem_ctrl.dram: Auto-precharged bank: 4
392872750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
392903000: system.mem_ctrl.dram: Address: 0x295a8 Rank 0 Bank 4 Row 1
392903000: system.mem_ctrl.dram: Timing access to addr 0x295a8, rank/bank/row 0 4 1
392903000: system.mem_ctrl.dram: Activate at tick 392903000
392903000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 392903000, now got 3 active
392903000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 392916750
392935500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
392966000: system.mem_ctrl.dram: Address: 0x295a8 Rank 0 Bank 4 Row 1
392966000: system.mem_ctrl.dram: Timing access to addr 0x295a8, rank/bank/row 0 4 1
392966000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 392966000
392984750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
393015000: system.mem_ctrl.dram: Address: 0x295a8 Rank 0 Bank 4 Row 1
393015000: system.mem_ctrl.dram: Timing access to addr 0x295a8, rank/bank/row 0 4 1
393015000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 393015000
393033750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
393064000: system.mem_ctrl.dram: Address: 0x295b0 Rank 0 Bank 4 Row 1
393064000: system.mem_ctrl.dram: Timing access to addr 0x295b0, rank/bank/row 0 4 1
393064000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 393064000
393082750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
393134000: system.mem_ctrl.dram: Address: 0xb7a0 Rank 0 Bank 5 Row 0
393134000: system.mem_ctrl.dram: Timing access to addr 0xb7a0, rank/bank/row 0 5 0
393134000: system.mem_ctrl.dram: Activate at tick 393134000
393134000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 393134000, now got 4 active
393134000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 393147750
393166500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
393218000: system.mem_ctrl.dram: Address: 0xb7a0 Rank 0 Bank 5 Row 0
393218000: system.mem_ctrl.dram: Timing access to addr 0xb7a0, rank/bank/row 0 5 0
393218000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 393218000
393236750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
393267000: system.mem_ctrl.dram: Address: 0xb7a0 Rank 0 Bank 5 Row 0
393267000: system.mem_ctrl.dram: Timing access to addr 0xb7a0, rank/bank/row 0 5 0
393267000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 393267000
393285750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
393316000: system.mem_ctrl.dram: Address: 0xb7a0 Rank 0 Bank 5 Row 0
393316000: system.mem_ctrl.dram: Timing access to addr 0xb7a0, rank/bank/row 0 5 0
393316000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 393316000
393334750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
393365000: system.mem_ctrl.dram: Address: 0xb7a8 Rank 0 Bank 5 Row 0
393365000: system.mem_ctrl.dram: Timing access to addr 0xb7a8, rank/bank/row 0 5 0
393365000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 393365000
393383750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
393414000: system.mem_ctrl.dram: Address: 0xb7a8 Rank 0 Bank 5 Row 0
393414000: system.mem_ctrl.dram: Timing access to addr 0xb7a8, rank/bank/row 0 5 0
393414000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 393414000
393432750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
393484000: system.mem_ctrl.dram: Address: 0xb7a8 Rank 0 Bank 5 Row 0
393484000: system.mem_ctrl.dram: Timing access to addr 0xb7a8, rank/bank/row 0 5 0
393484000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 393484000
393502750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
393533000: system.mem_ctrl.dram: Address: 0xb7a8 Rank 0 Bank 5 Row 0
393533000: system.mem_ctrl.dram: Timing access to addr 0xb7a8, rank/bank/row 0 5 0
393533000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 393533000
393551750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
393582000: system.mem_ctrl.dram: Address: 0xb7b0 Rank 0 Bank 5 Row 0
393582000: system.mem_ctrl.dram: Timing access to addr 0xb7b0, rank/bank/row 0 5 0
393582000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 393582000
393600750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
393652000: system.mem_ctrl.dram: Address: 0xb7b0 Rank 0 Bank 5 Row 0
393652000: system.mem_ctrl.dram: Timing access to addr 0xb7b0, rank/bank/row 0 5 0
393652000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 393652000
393670750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
393701000: system.mem_ctrl.dram: Address: 0xb7b0 Rank 0 Bank 5 Row 0
393701000: system.mem_ctrl.dram: Timing access to addr 0xb7b0, rank/bank/row 0 5 0
393701000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 393701000
393719750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
393771000: system.mem_ctrl.dram: Address: 0xb7b0 Rank 0 Bank 5 Row 0
393771000: system.mem_ctrl.dram: Timing access to addr 0xb7b0, rank/bank/row 0 5 0
393771000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 393771000
393789750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
393841000: system.mem_ctrl.dram: Address: 0xb7b0 Rank 0 Bank 5 Row 0
393841000: system.mem_ctrl.dram: Timing access to addr 0xb7b0, rank/bank/row 0 5 0
393841000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 393841000
393859750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
393890000: system.mem_ctrl.dram: Address: 0xb7b8 Rank 0 Bank 5 Row 0
393890000: system.mem_ctrl.dram: Timing access to addr 0xb7b8, rank/bank/row 0 5 0
393890000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 393890000
393908750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
393939000: system.mem_ctrl.dram: Address: 0xb7b8 Rank 0 Bank 5 Row 0
393939000: system.mem_ctrl.dram: Timing access to addr 0xb7b8, rank/bank/row 0 5 0
393939000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 393939000
393957750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
393988000: system.mem_ctrl.dram: Address: 0xb7b8 Rank 0 Bank 5 Row 0
393988000: system.mem_ctrl.dram: Timing access to addr 0xb7b8, rank/bank/row 0 5 0
393988000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 393988000
393988000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 393995500, now got 3 active
393988000: system.mem_ctrl.dram: Auto-precharged bank: 5
394006750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
394037000: system.mem_ctrl.dram: Address: 0xb7b8 Rank 0 Bank 5 Row 0
394037000: system.mem_ctrl.dram: Timing access to addr 0xb7b8, rank/bank/row 0 5 0
394037000: system.mem_ctrl.dram: Activate at tick 394037000
394037000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 394037000, now got 4 active
394037000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 394050750
394069500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
394100000: system.mem_ctrl.dram: Address: 0xb7c0 Rank 0 Bank 5 Row 0
394100000: system.mem_ctrl.dram: Timing access to addr 0xb7c0, rank/bank/row 0 5 0
394100000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 394100000
394118750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
394149000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
394149000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
394149000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 394149000
394167750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
394198000: system.mem_ctrl.dram: Address: 0xb7c0 Rank 0 Bank 5 Row 0
394198000: system.mem_ctrl.dram: Timing access to addr 0xb7c0, rank/bank/row 0 5 0
394198000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 394198000
394216750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
394247000: system.mem_ctrl.dram: Address: 0x80210 Rank 0 Bank 0 Row 4
394247000: system.mem_ctrl.dram: Timing access to addr 0x80210, rank/bank/row 0 0 4
394247000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 394247000
394265750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
394296000: system.mem_ctrl.dram: Address: 0xb7c8 Rank 0 Bank 5 Row 0
394296000: system.mem_ctrl.dram: Timing access to addr 0xb7c8, rank/bank/row 0 5 0
394296000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 394296000
394314750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
394345000: system.mem_ctrl.dram: Address: 0xb7c8 Rank 0 Bank 5 Row 0
394345000: system.mem_ctrl.dram: Timing access to addr 0xb7c8, rank/bank/row 0 5 0
394345000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 394345000
394363750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
394394000: system.mem_ctrl.dram: Address: 0xb800 Rank 0 Bank 5 Row 0
394394000: system.mem_ctrl.dram: Timing access to addr 0xb800, rank/bank/row 0 5 0
394394000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 394394000
394412750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
394443000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
394443000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
394443000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 394443000
394461750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
394492000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
394492000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
394492000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 394492000
394510750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
394541000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
394541000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
394541000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 394541000
394559750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
394590000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
394590000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
394590000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 394590000
394608750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
394639000: system.mem_ctrl.dram: Address: 0x802b8 Rank 0 Bank 0 Row 4
394639000: system.mem_ctrl.dram: Timing access to addr 0x802b8, rank/bank/row 0 0 4
394639000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 394639000
394657750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
394688000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
394688000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
394688000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 394688000
394706750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
394737000: system.mem_ctrl.dram: Address: 0x5d464 Rank 1 Bank 6 Row 2
394737000: system.mem_ctrl.dram: Timing access to addr 0x5d464, rank/bank/row 1 6 2
394737000: system.mem_ctrl.dram: Activate at tick 394737000
394737000: system.mem_ctrl.dram: Activate bank 6, rank 1 at tick 394737000, now got 2 active
394737000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 394750750
394769500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
394800000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
394800000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
394800000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 394800000
394818750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
394849000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
394849000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
394849000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 394849000
394867750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
394898000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
394898000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
394898000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 394898000
394916750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
394947000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
394947000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
394947000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 394947000
394965750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
394996000: system.mem_ctrl.dram: Address: 0x61058 Rank 0 Bank 0 Row 3
394996000: system.mem_ctrl.dram: Timing access to addr 0x61058, rank/bank/row 0 0 3
394996000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 394996000, now got 3 active
394996000: system.mem_ctrl.dram: Activate at tick 395009750
394996000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 395009750, now got 4 active
394996000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 395023500
395042250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
395094000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
395094000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
395094000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 395094000
395112750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
395164000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
395164000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
395164000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 395164000
395182750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
395213000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
395213000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
395213000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 395213000
395231750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
395283000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
395283000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
395283000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 395283000
395301750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
395332000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
395332000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
395332000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 395332000
395350750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
395381000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
395381000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
395381000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 395381000
395399750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
395451000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
395451000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
395451000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 395451000
395469750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
395520000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
395520000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
395520000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 395520000
395538750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
395569000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
395569000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
395569000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 395569000
395587750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
395618000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
395618000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
395618000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 395618000
395636750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
395667000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
395667000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
395667000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 395667000
395685750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
395716000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
395716000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
395716000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 395716000
395716000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 395723500, now got 3 active
395716000: system.mem_ctrl.dram: Auto-precharged bank: 4
395734750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
395765000: system.mem_ctrl.dram: Address: 0x28a48 Rank 0 Bank 4 Row 1
395765000: system.mem_ctrl.dram: Timing access to addr 0x28a48, rank/bank/row 0 4 1
395765000: system.mem_ctrl.dram: Activate at tick 395765000
395765000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 395765000, now got 4 active
395765000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 395778750
395797500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
395828000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
395828000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
395828000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 395828000
395846750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
395877000: system.mem_ctrl.dram: Address: 0x80200 Rank 0 Bank 0 Row 4
395877000: system.mem_ctrl.dram: Timing access to addr 0x80200, rank/bank/row 0 0 4
395877000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 395877000, now got 3 active
395877000: system.mem_ctrl.dram: Activate at tick 395890750
395877000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 395890750, now got 4 active
395877000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 395904500
395923250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
395954000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
395954000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
395954000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 395954000
395972750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
396003000: system.mem_ctrl.dram: Address: 0x28b18 Rank 0 Bank 4 Row 1
396003000: system.mem_ctrl.dram: Timing access to addr 0x28b18, rank/bank/row 0 4 1
396003000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 396003000
396021750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
396052000: system.mem_ctrl.dram: Address: 0x28b18 Rank 0 Bank 4 Row 1
396052000: system.mem_ctrl.dram: Timing access to addr 0x28b18, rank/bank/row 0 4 1
396052000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 396052000
396070750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
396101000: system.mem_ctrl.dram: Address: 0x28b20 Rank 0 Bank 4 Row 1
396101000: system.mem_ctrl.dram: Timing access to addr 0x28b20, rank/bank/row 0 4 1
396101000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 396101000
396119750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
396150000: system.mem_ctrl.dram: Address: 0x28b20 Rank 0 Bank 4 Row 1
396150000: system.mem_ctrl.dram: Timing access to addr 0x28b20, rank/bank/row 0 4 1
396150000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 396150000
396168750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
396199000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
396199000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
396199000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 396199000
396217750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
396248000: system.mem_ctrl.dram: Address: 0x28b28 Rank 0 Bank 4 Row 1
396248000: system.mem_ctrl.dram: Timing access to addr 0x28b28, rank/bank/row 0 4 1
396248000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 396248000
396266750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
396297000: system.mem_ctrl.dram: Address: 0x28ac0 Rank 0 Bank 4 Row 1
396297000: system.mem_ctrl.dram: Timing access to addr 0x28ac0, rank/bank/row 0 4 1
396297000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 396297000
396315750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
396346000: system.mem_ctrl.dram: Address: 0x28ac8 Rank 0 Bank 4 Row 1
396346000: system.mem_ctrl.dram: Timing access to addr 0x28ac8, rank/bank/row 0 4 1
396346000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 396346000
396364750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
396395000: system.mem_ctrl.dram: Address: 0x80220 Rank 0 Bank 0 Row 4
396395000: system.mem_ctrl.dram: Timing access to addr 0x80220, rank/bank/row 0 0 4
396395000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 396395000
396413750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
396444000: system.mem_ctrl.dram: Address: 0x28ac8 Rank 0 Bank 4 Row 1
396444000: system.mem_ctrl.dram: Timing access to addr 0x28ac8, rank/bank/row 0 4 1
396444000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 396444000
396462750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
396493000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
396493000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
396493000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 396493000
396511750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
396542000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
396542000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
396542000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 396542000
396560750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
396591000: system.mem_ctrl.dram: Address: 0x97000 Rank 1 Bank 3 Row 4
396612000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
396612000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
396612000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 396612000
396630750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
396661000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
396661000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
396661000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 396661000
396679750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
396710000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
396710000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
396710000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 396710000
396728750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
396759000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
396759000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
396759000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 396759000
396759000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 396766500, now got 3 active
396759000: system.mem_ctrl.dram: Auto-precharged bank: 4
396777750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
396828000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
396828000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
396828000: system.mem_ctrl.dram: Activate at tick 396828000
396828000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 396828000, now got 4 active
396828000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 396841750
396860500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
396891000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
396891000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
396891000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 396891000
396909750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
396940000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
396940000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
396940000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 396940000
396958750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
397010000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
397010000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
397010000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 397010000
397028750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
397059000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
397059000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
397059000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 397059000
397077750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
397098750: 0: Refresh due
397098750: 0: Precharging all
397098750: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 397098750, now got 3 active
397098750: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 397098750, now got 2 active
397098750: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 397098750, now got 1 active
397098750: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 397098750, now got 0 active
397098750: 1: Refresh due
397098750: 1: Precharging all
397098750: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 397098750, now got 1 active
397098750: system.mem_ctrl.dram: Precharging bank 6, rank 1 at tick 397098750, now got 0 active
397108000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
397372500: 0: Scheduling next request after refreshing rank 0
397372500: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
397372500: system.mem_ctrl.dram: Activate at tick 397372500
397372500: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 397372500, now got 1 active
397372500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 397386250
397372500: 1: Scheduling next request after refreshing rank 1
397405000: system.mem_ctrl.dram: number of read entries for rank 0 is 0
397435000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
397435000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
397435000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 397435000
397453750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
397484000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
397484000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
397484000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 397484000
397502750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
397533000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
397533000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
397533000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 397533000
397551750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
397582000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
397582000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
397582000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 397582000
397600750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
397631000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
397631000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
397631000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 397631000
397649750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
397680000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
397680000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
397680000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 397680000
397698750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
397729000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
397729000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
397729000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 397729000
397747750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
397778000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
397778000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
397778000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 397778000
397796750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
397827000: system.mem_ctrl.dram: Address: 0x94350 Rank 1 Bank 2 Row 4
397827000: system.mem_ctrl.dram: Timing access to addr 0x94350, rank/bank/row 1 2 4
397827000: system.mem_ctrl.dram: Activate at tick 397827000
397827000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 397827000, now got 1 active
397827000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 397840750
397859500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
397890000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
397890000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
397890000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 397890000
397908750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
397939000: system.mem_ctrl.dram: Address: 0x94358 Rank 1 Bank 2 Row 4
397939000: system.mem_ctrl.dram: Timing access to addr 0x94358, rank/bank/row 1 2 4
397939000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 397939000
397957750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
397988000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
397988000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
397988000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 397988000
398006750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
398037000: system.mem_ctrl.dram: Address: 0x94360 Rank 1 Bank 2 Row 4
398037000: system.mem_ctrl.dram: Timing access to addr 0x94360, rank/bank/row 1 2 4
398037000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 398037000
398055750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
398086000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
398086000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
398086000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 398086000
398104750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
398135000: system.mem_ctrl.dram: Address: 0x94368 Rank 1 Bank 2 Row 4
398135000: system.mem_ctrl.dram: Timing access to addr 0x94368, rank/bank/row 1 2 4
398135000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 398135000
398153750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
398184000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
398184000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
398184000: system.mem_ctrl.dram: Activate at tick 398184000
398184000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 398184000, now got 2 active
398184000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 398197750
398216500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
398247000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
398247000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
398247000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 398247000
398265750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
398296000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
398296000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
398296000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 398296000
398314750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
398345000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
398345000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
398345000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 398345000
398363750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
398394000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
398394000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
398394000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 398394000
398412750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
398443000: system.mem_ctrl.dram: Address: 0xb7c0 Rank 0 Bank 5 Row 0
398443000: system.mem_ctrl.dram: Timing access to addr 0xb7c0, rank/bank/row 0 5 0
398443000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 398443000
398461750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
398492000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
398492000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
398492000: system.mem_ctrl.dram: Activate at tick 398492000
398492000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 398492000, now got 3 active
398492000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 398505750
398524500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
398555000: system.mem_ctrl.dram: Address: 0xb7c0 Rank 0 Bank 5 Row 0
398555000: system.mem_ctrl.dram: Timing access to addr 0xb7c0, rank/bank/row 0 5 0
398555000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 398555000
398573750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
398604000: system.mem_ctrl.dram: Address: 0x80210 Rank 0 Bank 0 Row 4
398604000: system.mem_ctrl.dram: Timing access to addr 0x80210, rank/bank/row 0 0 4
398604000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 398604000
398622750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
398653000: system.mem_ctrl.dram: Address: 0xb7c8 Rank 0 Bank 5 Row 0
398653000: system.mem_ctrl.dram: Timing access to addr 0xb7c8, rank/bank/row 0 5 0
398653000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 398653000
398671750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
398702000: system.mem_ctrl.dram: Address: 0xb7c8 Rank 0 Bank 5 Row 0
398702000: system.mem_ctrl.dram: Timing access to addr 0xb7c8, rank/bank/row 0 5 0
398702000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 398702000
398720750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
398751000: system.mem_ctrl.dram: Address: 0xb800 Rank 0 Bank 5 Row 0
398751000: system.mem_ctrl.dram: Timing access to addr 0xb800, rank/bank/row 0 5 0
398751000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 398751000
398769750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
398800000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
398800000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
398800000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 398800000
398818750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
398849000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
398849000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
398849000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 398849000
398867750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
398898000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
398898000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
398898000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 398898000
398916750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
398947000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
398947000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
398947000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 398947000
398965750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
398996000: system.mem_ctrl.dram: Address: 0x802b8 Rank 0 Bank 0 Row 4
398996000: system.mem_ctrl.dram: Timing access to addr 0x802b8, rank/bank/row 0 0 4
398996000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 398996000
399014750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
399045000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
399045000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
399045000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 399045000
399063750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
399094000: system.mem_ctrl.dram: Address: 0x5d465 Rank 1 Bank 6 Row 2
399094000: system.mem_ctrl.dram: Timing access to addr 0x5d465, rank/bank/row 1 6 2
399094000: system.mem_ctrl.dram: Activate at tick 399094000
399094000: system.mem_ctrl.dram: Activate bank 6, rank 1 at tick 399094000, now got 2 active
399094000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 399107750
399126500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
399157000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
399157000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
399157000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 399157000
399157000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 399164500, now got 2 active
399157000: system.mem_ctrl.dram: Auto-precharged bank: 5
399175750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
399206000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
399206000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
399206000: system.mem_ctrl.dram: Activate at tick 399206000
399206000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 399206000, now got 3 active
399206000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 399219750
399238500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
399269000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
399269000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
399269000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 399269000
399287750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
399318000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
399318000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
399318000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 399318000
399336750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
399367000: system.mem_ctrl.dram: Address: 0x61058 Rank 0 Bank 0 Row 3
399367000: system.mem_ctrl.dram: Timing access to addr 0x61058, rank/bank/row 0 0 3
399367000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 399367000, now got 2 active
399367000: system.mem_ctrl.dram: Activate at tick 399380750
399367000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 399380750, now got 3 active
399367000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 399394500
399413250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
399465000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
399465000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
399465000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 399465000
399483750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
399535000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
399535000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
399535000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 399535000
399553750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
399584000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
399584000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
399584000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 399584000
399602750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
399654000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
399654000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
399654000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 399654000
399654000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 399661500, now got 2 active
399654000: system.mem_ctrl.dram: Auto-precharged bank: 4
399672750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
399703000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
399703000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
399703000: system.mem_ctrl.dram: Activate at tick 399703000
399703000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 399703000, now got 3 active
399703000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 399716750
399735500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
399766000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
399766000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
399766000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 399766000
399784750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
399836000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
399836000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
399836000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 399836000
399854750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
399905000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
399905000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
399905000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 399905000
399923750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
399954000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
399954000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
399954000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 399954000
399972750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
400003000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
400003000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
400003000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 400003000
400021750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
400052000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
400052000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
400052000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 400052000
400070750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
400101000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
400101000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
400101000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 400101000
400119750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
400150000: system.mem_ctrl.dram: Address: 0x28a48 Rank 0 Bank 4 Row 1
400150000: system.mem_ctrl.dram: Timing access to addr 0x28a48, rank/bank/row 0 4 1
400150000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 400150000
400168750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
400199000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
400199000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
400199000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 400199000
400217750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
400248000: system.mem_ctrl.dram: Address: 0x80200 Rank 0 Bank 0 Row 4
400248000: system.mem_ctrl.dram: Timing access to addr 0x80200, rank/bank/row 0 0 4
400248000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 400248000, now got 2 active
400248000: system.mem_ctrl.dram: Activate at tick 400261750
400248000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 400261750, now got 3 active
400248000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 400275500
400294250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
400325000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
400325000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
400325000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 400325000
400343750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
400374000: system.mem_ctrl.dram: Address: 0x28b18 Rank 0 Bank 4 Row 1
400374000: system.mem_ctrl.dram: Timing access to addr 0x28b18, rank/bank/row 0 4 1
400374000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 400374000
400392750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
400423000: system.mem_ctrl.dram: Address: 0x28b18 Rank 0 Bank 4 Row 1
400423000: system.mem_ctrl.dram: Timing access to addr 0x28b18, rank/bank/row 0 4 1
400423000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 400423000
400441750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
400472000: system.mem_ctrl.dram: Address: 0x28b20 Rank 0 Bank 4 Row 1
400472000: system.mem_ctrl.dram: Timing access to addr 0x28b20, rank/bank/row 0 4 1
400472000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 400472000
400490750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
400521000: system.mem_ctrl.dram: Address: 0x28b20 Rank 0 Bank 4 Row 1
400521000: system.mem_ctrl.dram: Timing access to addr 0x28b20, rank/bank/row 0 4 1
400521000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 400521000
400539750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
400570000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
400570000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
400570000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 400570000
400588750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
400619000: system.mem_ctrl.dram: Address: 0x28b28 Rank 0 Bank 4 Row 1
400619000: system.mem_ctrl.dram: Timing access to addr 0x28b28, rank/bank/row 0 4 1
400619000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 400619000
400619000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 400626500, now got 2 active
400619000: system.mem_ctrl.dram: Auto-precharged bank: 4
400637750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
400668000: system.mem_ctrl.dram: Address: 0x28ac0 Rank 0 Bank 4 Row 1
400668000: system.mem_ctrl.dram: Timing access to addr 0x28ac0, rank/bank/row 0 4 1
400668000: system.mem_ctrl.dram: Activate at tick 400668000
400668000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 400668000, now got 3 active
400668000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 400681750
400700500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
400731000: system.mem_ctrl.dram: Address: 0x28ac8 Rank 0 Bank 4 Row 1
400731000: system.mem_ctrl.dram: Timing access to addr 0x28ac8, rank/bank/row 0 4 1
400731000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 400731000
400749750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
400780000: system.mem_ctrl.dram: Address: 0x80220 Rank 0 Bank 0 Row 4
400780000: system.mem_ctrl.dram: Timing access to addr 0x80220, rank/bank/row 0 0 4
400780000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 400780000
400798750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
400829000: system.mem_ctrl.dram: Address: 0x28ac8 Rank 0 Bank 4 Row 1
400829000: system.mem_ctrl.dram: Timing access to addr 0x28ac8, rank/bank/row 0 4 1
400829000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 400829000
400847750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
400878000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
400878000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
400878000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 400878000
400896750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
400948000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
400948000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
400948000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 400948000
400966750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
400997000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
400997000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
400997000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 400997000
401015750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
401046000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
401046000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
401046000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 401046000
401064750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
401095000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
401095000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
401095000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 401095000
401113750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
401164000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
401164000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
401164000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 401164000
401182750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
401213000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
401213000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
401213000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 401213000
401231750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
401262000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
401262000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
401262000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 401262000
401280750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
401332000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
401332000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
401332000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 401332000
401350750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
401381000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
401381000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
401381000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 401381000
401399750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
401430000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
401430000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
401430000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 401430000
401448750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
401479000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
401479000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
401479000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 401479000
401497750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
401528000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
401528000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
401528000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 401528000
401546750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
401577000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
401577000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
401577000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 401577000
401577000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 401584500, now got 2 active
401577000: system.mem_ctrl.dram: Auto-precharged bank: 4
401595750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
401626000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
401626000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
401626000: system.mem_ctrl.dram: Activate at tick 401626000
401626000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 401626000, now got 3 active
401626000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 401639750
401658500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
401689000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
401689000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
401689000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 401689000
401707750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
401738000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
401738000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
401738000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 401738000
401756750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
401787000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
401787000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
401787000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 401787000
401805750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
401836000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
401836000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
401836000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 401836000
401854750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
401885000: system.mem_ctrl.dram: Address: 0x94350 Rank 1 Bank 2 Row 4
401885000: system.mem_ctrl.dram: Timing access to addr 0x94350, rank/bank/row 1 2 4
401885000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 401885000
401903750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
401934000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
401934000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
401934000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 401934000
401952750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
401983000: system.mem_ctrl.dram: Address: 0x94358 Rank 1 Bank 2 Row 4
401983000: system.mem_ctrl.dram: Timing access to addr 0x94358, rank/bank/row 1 2 4
401983000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 401983000
402001750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
402032000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
402032000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
402032000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 402032000
402050750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
402081000: system.mem_ctrl.dram: Address: 0x94360 Rank 1 Bank 2 Row 4
402081000: system.mem_ctrl.dram: Timing access to addr 0x94360, rank/bank/row 1 2 4
402081000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 402081000
402099750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
402130000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
402130000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
402130000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 402130000
402148750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
402179000: system.mem_ctrl.dram: Address: 0x94368 Rank 1 Bank 2 Row 4
402179000: system.mem_ctrl.dram: Timing access to addr 0x94368, rank/bank/row 1 2 4
402179000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 402179000
402197750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
402228000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
402228000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
402228000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 402228000
402246750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
402277000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
402277000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
402277000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 402277000
402295750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
402326000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
402326000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
402326000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 402326000
402344750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
402375000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
402375000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
402375000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 402375000
402393750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
402424000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
402424000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
402424000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 402424000
402442750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
402473000: system.mem_ctrl.dram: Address: 0xb7c0 Rank 0 Bank 5 Row 0
402473000: system.mem_ctrl.dram: Timing access to addr 0xb7c0, rank/bank/row 0 5 0
402473000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 402473000
402491750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
402522000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
402522000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
402522000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 402522000
402540750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
402571000: system.mem_ctrl.dram: Address: 0xb7c0 Rank 0 Bank 5 Row 0
402571000: system.mem_ctrl.dram: Timing access to addr 0xb7c0, rank/bank/row 0 5 0
402571000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 402571000
402589750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
402620000: system.mem_ctrl.dram: Address: 0x80210 Rank 0 Bank 0 Row 4
402620000: system.mem_ctrl.dram: Timing access to addr 0x80210, rank/bank/row 0 0 4
402620000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 402620000
402638750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
402669000: system.mem_ctrl.dram: Address: 0xb7c8 Rank 0 Bank 5 Row 0
402669000: system.mem_ctrl.dram: Timing access to addr 0xb7c8, rank/bank/row 0 5 0
402669000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 402669000
402687750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
402718000: system.mem_ctrl.dram: Address: 0xb7c8 Rank 0 Bank 5 Row 0
402718000: system.mem_ctrl.dram: Timing access to addr 0xb7c8, rank/bank/row 0 5 0
402718000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 402718000
402736750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
402767000: system.mem_ctrl.dram: Address: 0xb800 Rank 0 Bank 5 Row 0
402767000: system.mem_ctrl.dram: Timing access to addr 0xb800, rank/bank/row 0 5 0
402767000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 402767000
402785750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
402816000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
402816000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
402816000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 402816000
402834750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
402865000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
402865000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
402865000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 402865000
402883750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
402914000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
402914000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
402914000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 402914000
402914000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 402921500, now got 2 active
402914000: system.mem_ctrl.dram: Auto-precharged bank: 5
402932750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
402963000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
402963000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
402963000: system.mem_ctrl.dram: Activate at tick 402963000
402963000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 402963000, now got 3 active
402963000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 402976750
402995500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
403026000: system.mem_ctrl.dram: Address: 0x802b8 Rank 0 Bank 0 Row 4
403026000: system.mem_ctrl.dram: Timing access to addr 0x802b8, rank/bank/row 0 0 4
403026000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 403026000
403044750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
403075000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
403075000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
403075000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 403075000
403093750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
403124000: system.mem_ctrl.dram: Address: 0x5d466 Rank 1 Bank 6 Row 2
403124000: system.mem_ctrl.dram: Timing access to addr 0x5d466, rank/bank/row 1 6 2
403124000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 403124000
403142750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
403173000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
403173000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
403173000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 403173000
403191750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
403222000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
403222000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
403222000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 403222000
403240750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
403271000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
403271000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
403271000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 403271000
403289750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
403320000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
403320000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
403320000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 403320000
403338750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
403369000: system.mem_ctrl.dram: Address: 0x61058 Rank 0 Bank 0 Row 3
403369000: system.mem_ctrl.dram: Timing access to addr 0x61058, rank/bank/row 0 0 3
403369000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 403369000, now got 2 active
403369000: system.mem_ctrl.dram: Activate at tick 403382750
403369000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 403382750, now got 3 active
403369000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 403396500
403415250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
403467000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
403467000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
403467000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 403467000
403485750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
403537000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
403537000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
403537000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 403537000
403555750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
403586000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
403586000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
403586000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 403586000
403604750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
403656000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
403656000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
403656000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 403656000
403674750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
403705000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
403705000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
403705000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 403705000
403723750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
403754000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
403754000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
403754000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 403754000
403772750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
403824000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
403824000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
403824000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 403824000
403842750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
403893000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
403893000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
403893000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 403893000
403893000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 403900500, now got 2 active
403893000: system.mem_ctrl.dram: Auto-precharged bank: 4
403911750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
403942000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
403942000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
403942000: system.mem_ctrl.dram: Activate at tick 403942000
403942000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 403942000, now got 3 active
403942000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 403955750
403974500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
404005000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
404005000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
404005000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 404005000
404023750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
404054000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
404054000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
404054000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 404054000
404072750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
404103000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
404103000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
404103000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 404103000
404121750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
404152000: system.mem_ctrl.dram: Address: 0x28a48 Rank 0 Bank 4 Row 1
404152000: system.mem_ctrl.dram: Timing access to addr 0x28a48, rank/bank/row 0 4 1
404152000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 404152000
404170750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
404201000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
404201000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
404201000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 404201000
404219750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
404250000: system.mem_ctrl.dram: Address: 0x80200 Rank 0 Bank 0 Row 4
404250000: system.mem_ctrl.dram: Timing access to addr 0x80200, rank/bank/row 0 0 4
404250000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 404250000, now got 2 active
404250000: system.mem_ctrl.dram: Activate at tick 404263750
404250000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 404263750, now got 3 active
404250000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 404277500
404296250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
404327000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
404327000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
404327000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 404327000
404345750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
404376000: system.mem_ctrl.dram: Address: 0x28b18 Rank 0 Bank 4 Row 1
404376000: system.mem_ctrl.dram: Timing access to addr 0x28b18, rank/bank/row 0 4 1
404376000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 404376000
404394750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
404425000: system.mem_ctrl.dram: Address: 0x28b18 Rank 0 Bank 4 Row 1
404425000: system.mem_ctrl.dram: Timing access to addr 0x28b18, rank/bank/row 0 4 1
404425000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 404425000
404443750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
404474000: system.mem_ctrl.dram: Address: 0x28b20 Rank 0 Bank 4 Row 1
404474000: system.mem_ctrl.dram: Timing access to addr 0x28b20, rank/bank/row 0 4 1
404474000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 404474000
404492750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
404523000: system.mem_ctrl.dram: Address: 0x28b20 Rank 0 Bank 4 Row 1
404523000: system.mem_ctrl.dram: Timing access to addr 0x28b20, rank/bank/row 0 4 1
404523000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 404523000
404541750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
404572000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
404572000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
404572000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 404572000
404590750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
404621000: system.mem_ctrl.dram: Address: 0x28b28 Rank 0 Bank 4 Row 1
404621000: system.mem_ctrl.dram: Timing access to addr 0x28b28, rank/bank/row 0 4 1
404621000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 404621000
404639750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
404670000: system.mem_ctrl.dram: Address: 0x28ac0 Rank 0 Bank 4 Row 1
404670000: system.mem_ctrl.dram: Timing access to addr 0x28ac0, rank/bank/row 0 4 1
404670000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 404670000
404688750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
404719000: system.mem_ctrl.dram: Address: 0x28ac8 Rank 0 Bank 4 Row 1
404719000: system.mem_ctrl.dram: Timing access to addr 0x28ac8, rank/bank/row 0 4 1
404719000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 404719000
404737750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
404768000: system.mem_ctrl.dram: Address: 0x80220 Rank 0 Bank 0 Row 4
404768000: system.mem_ctrl.dram: Timing access to addr 0x80220, rank/bank/row 0 0 4
404768000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 404768000
404786750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
404817000: system.mem_ctrl.dram: Address: 0x28ac8 Rank 0 Bank 4 Row 1
404817000: system.mem_ctrl.dram: Timing access to addr 0x28ac8, rank/bank/row 0 4 1
404817000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 404817000
404835750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
404866000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
404866000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
404866000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 404866000
404866000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 404873500, now got 2 active
404866000: system.mem_ctrl.dram: Auto-precharged bank: 4
404884750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
404885000: 1: Refresh due
404885000: 1: Precharging all
404885000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 404885000, now got 1 active
404885000: system.mem_ctrl.dram: Precharging bank 6, rank 1 at tick 404885000, now got 0 active
404885000: 0: Refresh due
404885000: 0: Precharging all
404885000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 404885000, now got 1 active
404885000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 404885000, now got 0 active
404936000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
405158750: 1: Scheduling next request after refreshing rank 1
405158750: 0: Scheduling next request after refreshing rank 0
405158750: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
405158750: system.mem_ctrl.dram: Activate at tick 405158750
405158750: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 405158750, now got 1 active
405158750: system.mem_ctrl.dram: Schedule RD/WR burst at tick 405172500
405191250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
405222000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
405222000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
405222000: system.mem_ctrl.dram: Activate at tick 405222000
405222000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 405222000, now got 2 active
405222000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 405235750
405254500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
405285000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
405285000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
405285000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 405285000
405303750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
405334000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
405334000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
405334000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 405334000
405352750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
405403000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
405403000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
405403000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 405403000
405421750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
405452000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
405452000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
405452000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 405452000
405470750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
405501000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
405501000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
405501000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 405501000
405519750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
405571000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
405571000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
405571000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 405571000
405589750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
405620000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
405620000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
405620000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 405620000
405638750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
405669000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
405669000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
405669000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 405669000
405687750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
405718000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
405718000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
405718000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 405718000
405736750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
405767000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
405767000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
405767000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 405767000
405785750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
405816000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
405816000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
405816000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 405816000
405834750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
405865000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
405865000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
405865000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 405865000
405883750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
405914000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
405914000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
405914000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 405914000
405932750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
405963000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
405963000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
405963000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 405963000
405981750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
406012000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
406012000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
406012000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 406012000
406012000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 406019500, now got 1 active
406012000: system.mem_ctrl.dram: Auto-precharged bank: 4
406030750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
406061000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
406061000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
406061000: system.mem_ctrl.dram: Activate at tick 406061000
406061000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 406061000, now got 2 active
406061000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 406074750
406093500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
406124000: system.mem_ctrl.dram: Address: 0x94350 Rank 1 Bank 2 Row 4
406124000: system.mem_ctrl.dram: Timing access to addr 0x94350, rank/bank/row 1 2 4
406124000: system.mem_ctrl.dram: Activate at tick 406124000
406124000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 406124000, now got 1 active
406124000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 406137750
406156500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
406187000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
406187000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
406187000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 406187000
406205750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
406236000: system.mem_ctrl.dram: Address: 0x94358 Rank 1 Bank 2 Row 4
406236000: system.mem_ctrl.dram: Timing access to addr 0x94358, rank/bank/row 1 2 4
406236000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 406236000
406254750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
406285000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
406285000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
406285000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 406285000
406303750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
406334000: system.mem_ctrl.dram: Address: 0x94360 Rank 1 Bank 2 Row 4
406334000: system.mem_ctrl.dram: Timing access to addr 0x94360, rank/bank/row 1 2 4
406334000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 406334000
406352750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
406383000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
406383000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
406383000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 406383000
406401750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
406432000: system.mem_ctrl.dram: Address: 0x94368 Rank 1 Bank 2 Row 4
406432000: system.mem_ctrl.dram: Timing access to addr 0x94368, rank/bank/row 1 2 4
406432000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 406432000
406450750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
406481000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
406481000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
406481000: system.mem_ctrl.dram: Activate at tick 406481000
406481000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 406481000, now got 3 active
406481000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 406494750
406513500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
406544000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
406544000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
406544000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 406544000
406562750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
406593000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
406593000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
406593000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 406593000
406611750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
406642000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
406642000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
406642000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 406642000
406660750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
406691000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
406691000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
406691000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 406691000
406709750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
406740000: system.mem_ctrl.dram: Address: 0xb7c0 Rank 0 Bank 5 Row 0
406740000: system.mem_ctrl.dram: Timing access to addr 0xb7c0, rank/bank/row 0 5 0
406740000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 406740000
406758750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
406789000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
406789000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
406789000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 406789000
406807750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
406838000: system.mem_ctrl.dram: Address: 0xb7c0 Rank 0 Bank 5 Row 0
406838000: system.mem_ctrl.dram: Timing access to addr 0xb7c0, rank/bank/row 0 5 0
406838000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 406838000
406856750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
406887000: system.mem_ctrl.dram: Address: 0x80210 Rank 0 Bank 0 Row 4
406887000: system.mem_ctrl.dram: Timing access to addr 0x80210, rank/bank/row 0 0 4
406887000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 406887000
406905750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
406936000: system.mem_ctrl.dram: Address: 0xb7c8 Rank 0 Bank 5 Row 0
406936000: system.mem_ctrl.dram: Timing access to addr 0xb7c8, rank/bank/row 0 5 0
406936000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 406936000
406954750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
406985000: system.mem_ctrl.dram: Address: 0xb7c8 Rank 0 Bank 5 Row 0
406985000: system.mem_ctrl.dram: Timing access to addr 0xb7c8, rank/bank/row 0 5 0
406985000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 406985000
407003750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
407034000: system.mem_ctrl.dram: Address: 0xb800 Rank 0 Bank 5 Row 0
407034000: system.mem_ctrl.dram: Timing access to addr 0xb800, rank/bank/row 0 5 0
407034000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 407034000
407052750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
407083000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
407083000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
407083000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 407083000
407101750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
407132000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
407132000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
407132000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 407132000
407150750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
407181000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
407181000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
407181000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 407181000
407199750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
407230000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
407230000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
407230000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 407230000
407248750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
407279000: system.mem_ctrl.dram: Address: 0x802b8 Rank 0 Bank 0 Row 4
407279000: system.mem_ctrl.dram: Timing access to addr 0x802b8, rank/bank/row 0 0 4
407279000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 407279000
407297750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
407328000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
407328000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
407328000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 407328000
407346750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
407377000: system.mem_ctrl.dram: Address: 0x5d467 Rank 1 Bank 6 Row 2
407377000: system.mem_ctrl.dram: Timing access to addr 0x5d467, rank/bank/row 1 6 2
407377000: system.mem_ctrl.dram: Activate at tick 407377000
407377000: system.mem_ctrl.dram: Activate bank 6, rank 1 at tick 407377000, now got 2 active
407377000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 407390750
407409500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
407440000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
407440000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
407440000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 407440000
407440000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 407447500, now got 2 active
407440000: system.mem_ctrl.dram: Auto-precharged bank: 5
407458750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
407489000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
407489000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
407489000: system.mem_ctrl.dram: Activate at tick 407489000
407489000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 407489000, now got 3 active
407489000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 407502750
407521500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
407552000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
407552000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
407552000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 407552000
407570750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
407601000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
407601000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
407601000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 407601000
407619750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
407650000: system.mem_ctrl.dram: Address: 0x61058 Rank 0 Bank 0 Row 3
407650000: system.mem_ctrl.dram: Timing access to addr 0x61058, rank/bank/row 0 0 3
407650000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 407650000, now got 2 active
407650000: system.mem_ctrl.dram: Activate at tick 407663750
407650000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 407663750, now got 3 active
407650000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 407677500
407696250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
407748000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
407748000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
407748000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 407748000
407766750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
407818000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
407818000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
407818000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 407818000
407836750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
407867000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
407867000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
407867000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 407867000
407885750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
407937000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
407937000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
407937000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 407937000
407955750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
407986000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
407986000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
407986000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 407986000
408004750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
408035000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
408035000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
408035000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 408035000
408053750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
408105000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
408105000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
408105000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 408105000
408123750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
408174000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
408174000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
408174000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 408174000
408192750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
408223000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
408223000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
408223000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 408223000
408241750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
408272000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
408272000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
408272000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 408272000
408290750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
408321000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
408321000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
408321000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 408321000
408339750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
408370000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
408370000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
408370000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 408370000
408370000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 408377500, now got 2 active
408370000: system.mem_ctrl.dram: Auto-precharged bank: 4
408388750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
408419000: system.mem_ctrl.dram: Address: 0x28a48 Rank 0 Bank 4 Row 1
408419000: system.mem_ctrl.dram: Timing access to addr 0x28a48, rank/bank/row 0 4 1
408419000: system.mem_ctrl.dram: Activate at tick 408419000
408419000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 408419000, now got 3 active
408419000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 408432750
408451500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
408482000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
408482000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
408482000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 408482000
408500750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
408531000: system.mem_ctrl.dram: Address: 0x80200 Rank 0 Bank 0 Row 4
408531000: system.mem_ctrl.dram: Timing access to addr 0x80200, rank/bank/row 0 0 4
408531000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 408531000, now got 2 active
408531000: system.mem_ctrl.dram: Activate at tick 408544750
408531000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 408544750, now got 3 active
408531000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 408558500
408577250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
408608000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
408608000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
408608000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 408608000
408626750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
408657000: system.mem_ctrl.dram: Address: 0x28b18 Rank 0 Bank 4 Row 1
408657000: system.mem_ctrl.dram: Timing access to addr 0x28b18, rank/bank/row 0 4 1
408657000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 408657000
408675750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
408706000: system.mem_ctrl.dram: Address: 0x28b18 Rank 0 Bank 4 Row 1
408706000: system.mem_ctrl.dram: Timing access to addr 0x28b18, rank/bank/row 0 4 1
408706000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 408706000
408724750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
408755000: system.mem_ctrl.dram: Address: 0x28b20 Rank 0 Bank 4 Row 1
408755000: system.mem_ctrl.dram: Timing access to addr 0x28b20, rank/bank/row 0 4 1
408755000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 408755000
408773750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
408804000: system.mem_ctrl.dram: Address: 0x28b20 Rank 0 Bank 4 Row 1
408804000: system.mem_ctrl.dram: Timing access to addr 0x28b20, rank/bank/row 0 4 1
408804000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 408804000
408822750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
408853000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
408853000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
408853000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 408853000
408871750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
408902000: system.mem_ctrl.dram: Address: 0x28b28 Rank 0 Bank 4 Row 1
408902000: system.mem_ctrl.dram: Timing access to addr 0x28b28, rank/bank/row 0 4 1
408902000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 408902000
408920750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
408951000: system.mem_ctrl.dram: Address: 0x28ac0 Rank 0 Bank 4 Row 1
408951000: system.mem_ctrl.dram: Timing access to addr 0x28ac0, rank/bank/row 0 4 1
408951000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 408951000
408969750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
409000000: system.mem_ctrl.dram: Address: 0x28ac8 Rank 0 Bank 4 Row 1
409000000: system.mem_ctrl.dram: Timing access to addr 0x28ac8, rank/bank/row 0 4 1
409000000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 409000000
409018750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
409049000: system.mem_ctrl.dram: Address: 0x80220 Rank 0 Bank 0 Row 4
409049000: system.mem_ctrl.dram: Timing access to addr 0x80220, rank/bank/row 0 0 4
409049000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 409049000
409067750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
409098000: system.mem_ctrl.dram: Address: 0x28ac8 Rank 0 Bank 4 Row 1
409098000: system.mem_ctrl.dram: Timing access to addr 0x28ac8, rank/bank/row 0 4 1
409098000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 409098000
409116750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
409147000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
409147000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
409147000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 409147000
409165750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
409217000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
409217000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
409217000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 409217000
409235750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
409266000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
409266000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
409266000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 409266000
409284750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
409315000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
409315000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
409315000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 409315000
409333750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
409364000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
409364000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
409364000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 409364000
409382750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
409433000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
409433000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
409433000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 409433000
409433000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 409440500, now got 2 active
409433000: system.mem_ctrl.dram: Auto-precharged bank: 4
409451750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
409482000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
409482000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
409482000: system.mem_ctrl.dram: Activate at tick 409482000
409482000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 409482000, now got 3 active
409482000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 409495750
409514500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
409545000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
409545000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
409545000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 409545000
409563750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
409615000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
409615000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
409615000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 409615000
409633750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
409664000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
409664000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
409664000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 409664000
409682750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
409713000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
409713000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
409713000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 409713000
409731750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
409762000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
409762000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
409762000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 409762000
409780750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
409811000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
409811000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
409811000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 409811000
409829750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
409860000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
409860000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
409860000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 409860000
409878750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
409909000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
409909000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
409909000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 409909000
409927750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
409958000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
409958000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
409958000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 409958000
409976750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
410007000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
410007000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
410007000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 410007000
410025750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
410056000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
410056000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
410056000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 410056000
410074750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
410105000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
410105000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
410105000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 410105000
410123750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
410154000: system.mem_ctrl.dram: Address: 0x94350 Rank 1 Bank 2 Row 4
410154000: system.mem_ctrl.dram: Timing access to addr 0x94350, rank/bank/row 1 2 4
410154000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 410154000
410172750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
410203000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
410203000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
410203000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 410203000
410221750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
410252000: system.mem_ctrl.dram: Address: 0x94358 Rank 1 Bank 2 Row 4
410252000: system.mem_ctrl.dram: Timing access to addr 0x94358, rank/bank/row 1 2 4
410252000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 410252000
410270750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
410301000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
410301000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
410301000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 410301000
410319750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
410350000: system.mem_ctrl.dram: Address: 0x94360 Rank 1 Bank 2 Row 4
410350000: system.mem_ctrl.dram: Timing access to addr 0x94360, rank/bank/row 1 2 4
410350000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 410350000
410368750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
410399000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
410399000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
410399000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 410399000
410399000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 410406500, now got 2 active
410399000: system.mem_ctrl.dram: Auto-precharged bank: 4
410417750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
410448000: system.mem_ctrl.dram: Address: 0x94368 Rank 1 Bank 2 Row 4
410448000: system.mem_ctrl.dram: Timing access to addr 0x94368, rank/bank/row 1 2 4
410448000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 410448000
410466750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
410497000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
410497000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
410497000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 410497000
410515750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
410546000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
410546000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
410546000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 410546000
410564750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
410595000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
410595000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
410595000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 410595000
410613750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
410644000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
410644000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
410644000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 410644000
410662750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
410693000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
410693000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
410693000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 410693000
410711750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
410742000: system.mem_ctrl.dram: Address: 0xb7c0 Rank 0 Bank 5 Row 0
410742000: system.mem_ctrl.dram: Timing access to addr 0xb7c0, rank/bank/row 0 5 0
410742000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 410742000
410760750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
410791000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
410791000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
410791000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 410791000
410809750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
410840000: system.mem_ctrl.dram: Address: 0xb7c0 Rank 0 Bank 5 Row 0
410840000: system.mem_ctrl.dram: Timing access to addr 0xb7c0, rank/bank/row 0 5 0
410840000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 410840000
410858750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
410889000: system.mem_ctrl.dram: Address: 0x80210 Rank 0 Bank 0 Row 4
410889000: system.mem_ctrl.dram: Timing access to addr 0x80210, rank/bank/row 0 0 4
410889000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 410889000
410907750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
410938000: system.mem_ctrl.dram: Address: 0xb7c8 Rank 0 Bank 5 Row 0
410938000: system.mem_ctrl.dram: Timing access to addr 0xb7c8, rank/bank/row 0 5 0
410938000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 410938000
410956750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
410987000: system.mem_ctrl.dram: Address: 0xb7c8 Rank 0 Bank 5 Row 0
410987000: system.mem_ctrl.dram: Timing access to addr 0xb7c8, rank/bank/row 0 5 0
410987000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 410987000
411005750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
411036000: system.mem_ctrl.dram: Address: 0xb800 Rank 0 Bank 5 Row 0
411036000: system.mem_ctrl.dram: Timing access to addr 0xb800, rank/bank/row 0 5 0
411036000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 411036000
411054750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
411085000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
411085000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
411085000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 411085000
411103750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
411134000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
411134000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
411134000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 411134000
411152750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
411183000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
411183000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
411183000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 411183000
411183000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 411190500, now got 1 active
411183000: system.mem_ctrl.dram: Auto-precharged bank: 5
411201750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
411232000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
411232000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
411232000: system.mem_ctrl.dram: Activate at tick 411232000
411232000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 411232000, now got 2 active
411232000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 411245750
411264500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
411295000: system.mem_ctrl.dram: Address: 0x802b8 Rank 0 Bank 0 Row 4
411295000: system.mem_ctrl.dram: Timing access to addr 0x802b8, rank/bank/row 0 0 4
411295000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 411295000
411313750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
411344000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
411344000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
411344000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 411344000
411362750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
411393000: system.mem_ctrl.dram: Address: 0x5d468 Rank 1 Bank 6 Row 2
411393000: system.mem_ctrl.dram: Timing access to addr 0x5d468, rank/bank/row 1 6 2
411393000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 411393000
411411750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
411442000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
411442000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
411442000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 411442000
411460750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
411491000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
411491000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
411491000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 411491000
411509750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
411540000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
411540000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
411540000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 411540000
411558750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
411589000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
411589000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
411589000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 411589000
411607750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
411638000: system.mem_ctrl.dram: Address: 0x61058 Rank 0 Bank 0 Row 3
411638000: system.mem_ctrl.dram: Timing access to addr 0x61058, rank/bank/row 0 0 3
411638000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 411638000, now got 1 active
411638000: system.mem_ctrl.dram: Activate at tick 411651750
411638000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 411651750, now got 2 active
411638000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 411665500
411684250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
411736000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
411736000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
411736000: system.mem_ctrl.dram: Activate at tick 411736000
411736000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 411736000, now got 3 active
411736000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 411749750
411768500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
411820000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
411820000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
411820000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 411820000
411838750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
411869000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
411869000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
411869000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 411869000
411887750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
411939000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
411939000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
411939000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 411939000
411957750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
411988000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
411988000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
411988000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 411988000
412006750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
412037000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
412037000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
412037000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 412037000
412055750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
412107000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
412107000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
412107000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 412107000
412125750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
412176000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
412176000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
412176000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 412176000
412194750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
412225000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
412225000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
412225000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 412225000
412243750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
412274000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
412274000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
412274000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 412274000
412292750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
412323000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
412323000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
412323000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 412323000
412341750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
412372000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
412372000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
412372000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 412372000
412390750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
412421000: system.mem_ctrl.dram: Address: 0x28a48 Rank 0 Bank 4 Row 1
412421000: system.mem_ctrl.dram: Timing access to addr 0x28a48, rank/bank/row 0 4 1
412421000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 412421000
412439750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
412470000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
412470000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
412470000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 412470000
412488750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
412519000: system.mem_ctrl.dram: Address: 0x80200 Rank 0 Bank 0 Row 4
412519000: system.mem_ctrl.dram: Timing access to addr 0x80200, rank/bank/row 0 0 4
412519000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 412519000, now got 2 active
412519000: system.mem_ctrl.dram: Activate at tick 412532750
412519000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 412532750, now got 3 active
412519000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 412546500
412565250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
412596000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
412596000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
412596000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 412596000
412614750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
412645000: system.mem_ctrl.dram: Address: 0x28b18 Rank 0 Bank 4 Row 1
412645000: system.mem_ctrl.dram: Timing access to addr 0x28b18, rank/bank/row 0 4 1
412645000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 412645000
412645000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 412652500, now got 2 active
412645000: system.mem_ctrl.dram: Auto-precharged bank: 4
412663750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
412671250: 0: Refresh due
412671250: 0: Precharging all
412671250: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 412671250, now got 1 active
412671250: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 412671250, now got 0 active
412671250: 1: Refresh due
412671250: 1: Precharging all
412671250: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 412671250, now got 1 active
412671250: system.mem_ctrl.dram: Precharging bank 6, rank 1 at tick 412671250, now got 0 active
412694000: system.mem_ctrl.dram: Address: 0x28b18 Rank 0 Bank 4 Row 1
412945000: 0: Scheduling next request after refreshing rank 0
412945000: system.mem_ctrl.dram: Timing access to addr 0x28b18, rank/bank/row 0 4 1
412945000: system.mem_ctrl.dram: Activate at tick 412945000
412945000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 412945000, now got 1 active
412945000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 412958750
412945000: 1: Scheduling next request after refreshing rank 1
412977500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
413008000: system.mem_ctrl.dram: Address: 0x28b20 Rank 0 Bank 4 Row 1
413008000: system.mem_ctrl.dram: Timing access to addr 0x28b20, rank/bank/row 0 4 1
413008000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 413008000
413026750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
413057000: system.mem_ctrl.dram: Address: 0x28b20 Rank 0 Bank 4 Row 1
413057000: system.mem_ctrl.dram: Timing access to addr 0x28b20, rank/bank/row 0 4 1
413057000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 413057000
413075750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
413106000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
413106000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
413106000: system.mem_ctrl.dram: Activate at tick 413106000
413106000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 413106000, now got 2 active
413106000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 413119750
413138500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
413169000: system.mem_ctrl.dram: Address: 0x28b28 Rank 0 Bank 4 Row 1
413169000: system.mem_ctrl.dram: Timing access to addr 0x28b28, rank/bank/row 0 4 1
413169000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 413169000
413187750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
413218000: system.mem_ctrl.dram: Address: 0x28ac0 Rank 0 Bank 4 Row 1
413218000: system.mem_ctrl.dram: Timing access to addr 0x28ac0, rank/bank/row 0 4 1
413218000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 413218000
413236750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
413267000: system.mem_ctrl.dram: Address: 0x28ac8 Rank 0 Bank 4 Row 1
413267000: system.mem_ctrl.dram: Timing access to addr 0x28ac8, rank/bank/row 0 4 1
413267000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 413267000
413285750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
413316000: system.mem_ctrl.dram: Address: 0x80220 Rank 0 Bank 0 Row 4
413316000: system.mem_ctrl.dram: Timing access to addr 0x80220, rank/bank/row 0 0 4
413316000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 413316000
413334750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
413365000: system.mem_ctrl.dram: Address: 0x28ac8 Rank 0 Bank 4 Row 1
413365000: system.mem_ctrl.dram: Timing access to addr 0x28ac8, rank/bank/row 0 4 1
413365000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 413365000
413383750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
413414000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
413414000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
413414000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 413414000
413432750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
413484000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
413484000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
413484000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 413484000
413502750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
413533000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
413533000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
413533000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 413533000
413551750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
413582000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
413582000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
413582000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 413582000
413600750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
413631000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
413631000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
413631000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 413631000
413649750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
413700000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
413700000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
413700000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 413700000
413718750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
413749000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
413749000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
413749000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 413749000
413767750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
413798000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
413798000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
413798000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 413798000
413816750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
413868000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
413868000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
413868000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 413868000
413886750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
413917000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
413917000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
413917000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 413917000
413917000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 413924500, now got 1 active
413917000: system.mem_ctrl.dram: Auto-precharged bank: 4
413935750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
413966000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
413966000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
413966000: system.mem_ctrl.dram: Activate at tick 413966000
413966000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 413966000, now got 2 active
413966000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 413979750
413998500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
414029000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
414029000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
414029000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 414029000
414047750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
414078000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
414078000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
414078000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 414078000
414096750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
414127000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
414127000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
414127000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 414127000
414145750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
414176000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
414176000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
414176000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 414176000
414194750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
414225000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
414225000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
414225000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 414225000
414243750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
414274000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
414274000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
414274000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 414274000
414292750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
414323000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
414323000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
414323000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 414323000
414341750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
414372000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
414372000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
414372000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 414372000
414390750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
414421000: system.mem_ctrl.dram: Address: 0x94350 Rank 1 Bank 2 Row 4
414421000: system.mem_ctrl.dram: Timing access to addr 0x94350, rank/bank/row 1 2 4
414421000: system.mem_ctrl.dram: Activate at tick 414421000
414421000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 414421000, now got 1 active
414421000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 414434750
414453500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
414484000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
414484000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
414484000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 414484000
414502750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
414533000: system.mem_ctrl.dram: Address: 0x94358 Rank 1 Bank 2 Row 4
414533000: system.mem_ctrl.dram: Timing access to addr 0x94358, rank/bank/row 1 2 4
414533000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 414533000
414551750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
414582000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
414582000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
414582000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 414582000
414600750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
414631000: system.mem_ctrl.dram: Address: 0x94360 Rank 1 Bank 2 Row 4
414631000: system.mem_ctrl.dram: Timing access to addr 0x94360, rank/bank/row 1 2 4
414631000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 414631000
414649750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
414680000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
414680000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
414680000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 414680000
414698750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
414729000: system.mem_ctrl.dram: Address: 0x94368 Rank 1 Bank 2 Row 4
414729000: system.mem_ctrl.dram: Timing access to addr 0x94368, rank/bank/row 1 2 4
414729000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 414729000
414747750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
414778000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
414778000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
414778000: system.mem_ctrl.dram: Activate at tick 414778000
414778000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 414778000, now got 3 active
414778000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 414791750
414810500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
414841000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
414841000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
414841000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 414841000
414859750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
414890000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
414890000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
414890000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 414890000
414908750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
414939000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
414939000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
414939000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 414939000
414957750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
414988000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
414988000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
414988000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 414988000
415006750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
415037000: system.mem_ctrl.dram: Address: 0xb7c0 Rank 0 Bank 5 Row 0
415037000: system.mem_ctrl.dram: Timing access to addr 0xb7c0, rank/bank/row 0 5 0
415037000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 415037000
415055750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
415086000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
415086000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
415086000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 415086000
415104750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
415135000: system.mem_ctrl.dram: Address: 0xb7c0 Rank 0 Bank 5 Row 0
415135000: system.mem_ctrl.dram: Timing access to addr 0xb7c0, rank/bank/row 0 5 0
415135000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 415135000
415153750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
415184000: system.mem_ctrl.dram: Address: 0x80210 Rank 0 Bank 0 Row 4
415184000: system.mem_ctrl.dram: Timing access to addr 0x80210, rank/bank/row 0 0 4
415184000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 415184000
415202750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
415233000: system.mem_ctrl.dram: Address: 0xb7c8 Rank 0 Bank 5 Row 0
415233000: system.mem_ctrl.dram: Timing access to addr 0xb7c8, rank/bank/row 0 5 0
415233000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 415233000
415251750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
415282000: system.mem_ctrl.dram: Address: 0xb7c8 Rank 0 Bank 5 Row 0
415282000: system.mem_ctrl.dram: Timing access to addr 0xb7c8, rank/bank/row 0 5 0
415282000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 415282000
415300750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
415331000: system.mem_ctrl.dram: Address: 0xb800 Rank 0 Bank 5 Row 0
415331000: system.mem_ctrl.dram: Timing access to addr 0xb800, rank/bank/row 0 5 0
415331000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 415331000
415349750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
415380000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
415380000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
415380000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 415380000
415398750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
415429000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
415429000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
415429000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 415429000
415447750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
415478000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
415478000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
415478000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 415478000
415496750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
415527000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
415527000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
415527000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 415527000
415545750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
415576000: system.mem_ctrl.dram: Address: 0x802b8 Rank 0 Bank 0 Row 4
415576000: system.mem_ctrl.dram: Timing access to addr 0x802b8, rank/bank/row 0 0 4
415576000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 415576000
415594750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
415625000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
415625000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
415625000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 415625000
415643750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
415674000: system.mem_ctrl.dram: Address: 0x5d469 Rank 1 Bank 6 Row 2
415674000: system.mem_ctrl.dram: Timing access to addr 0x5d469, rank/bank/row 1 6 2
415674000: system.mem_ctrl.dram: Activate at tick 415674000
415674000: system.mem_ctrl.dram: Activate bank 6, rank 1 at tick 415674000, now got 2 active
415674000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 415687750
415706500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
415737000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
415737000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
415737000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 415737000
415737000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 415744500, now got 2 active
415737000: system.mem_ctrl.dram: Auto-precharged bank: 5
415755750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
415786000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
415786000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
415786000: system.mem_ctrl.dram: Activate at tick 415786000
415786000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 415786000, now got 3 active
415786000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 415799750
415818500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
415849000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
415849000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
415849000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 415849000
415867750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
415898000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
415898000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
415898000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 415898000
415916750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
415947000: system.mem_ctrl.dram: Address: 0x61058 Rank 0 Bank 0 Row 3
415947000: system.mem_ctrl.dram: Timing access to addr 0x61058, rank/bank/row 0 0 3
415947000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 415947000, now got 2 active
415947000: system.mem_ctrl.dram: Activate at tick 415960750
415947000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 415960750, now got 3 active
415947000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 415974500
415993250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
416045000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
416045000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
416045000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 416045000
416063750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
416115000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
416115000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
416115000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 416115000
416133750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
416164000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
416164000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
416164000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 416164000
416182750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
416234000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
416234000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
416234000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 416234000
416234000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 416241500, now got 2 active
416234000: system.mem_ctrl.dram: Auto-precharged bank: 4
416252750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
416283000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
416283000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
416283000: system.mem_ctrl.dram: Activate at tick 416283000
416283000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 416283000, now got 3 active
416283000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 416296750
416315500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
416346000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
416346000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
416346000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 416346000
416364750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
416416000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
416416000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
416416000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 416416000
416434750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
416485000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
416485000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
416485000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 416485000
416503750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
416534000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
416534000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
416534000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 416534000
416552750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
416583000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
416583000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
416583000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 416583000
416601750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
416632000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
416632000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
416632000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 416632000
416650750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
416681000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
416681000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
416681000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 416681000
416699750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
416730000: system.mem_ctrl.dram: Address: 0x28a48 Rank 0 Bank 4 Row 1
416730000: system.mem_ctrl.dram: Timing access to addr 0x28a48, rank/bank/row 0 4 1
416730000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 416730000
416748750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
416779000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
416779000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
416779000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 416779000
416797750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
416828000: system.mem_ctrl.dram: Address: 0x80200 Rank 0 Bank 0 Row 4
416828000: system.mem_ctrl.dram: Timing access to addr 0x80200, rank/bank/row 0 0 4
416828000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 416828000, now got 2 active
416828000: system.mem_ctrl.dram: Activate at tick 416841750
416828000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 416841750, now got 3 active
416828000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 416855500
416874250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
416905000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
416905000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
416905000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 416905000
416923750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
416954000: system.mem_ctrl.dram: Address: 0x28b18 Rank 0 Bank 4 Row 1
416954000: system.mem_ctrl.dram: Timing access to addr 0x28b18, rank/bank/row 0 4 1
416954000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 416954000
416972750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
417003000: system.mem_ctrl.dram: Address: 0x28b18 Rank 0 Bank 4 Row 1
417003000: system.mem_ctrl.dram: Timing access to addr 0x28b18, rank/bank/row 0 4 1
417003000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 417003000
417021750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
417052000: system.mem_ctrl.dram: Address: 0x28b20 Rank 0 Bank 4 Row 1
417052000: system.mem_ctrl.dram: Timing access to addr 0x28b20, rank/bank/row 0 4 1
417052000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 417052000
417070750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
417101000: system.mem_ctrl.dram: Address: 0x28b20 Rank 0 Bank 4 Row 1
417101000: system.mem_ctrl.dram: Timing access to addr 0x28b20, rank/bank/row 0 4 1
417101000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 417101000
417119750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
417150000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
417150000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
417150000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 417150000
417168750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
417199000: system.mem_ctrl.dram: Address: 0x28b28 Rank 0 Bank 4 Row 1
417199000: system.mem_ctrl.dram: Timing access to addr 0x28b28, rank/bank/row 0 4 1
417199000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 417199000
417199000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 417206500, now got 2 active
417199000: system.mem_ctrl.dram: Auto-precharged bank: 4
417217750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
417248000: system.mem_ctrl.dram: Address: 0x28ac0 Rank 0 Bank 4 Row 1
417248000: system.mem_ctrl.dram: Timing access to addr 0x28ac0, rank/bank/row 0 4 1
417248000: system.mem_ctrl.dram: Activate at tick 417248000
417248000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 417248000, now got 3 active
417248000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 417261750
417280500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
417311000: system.mem_ctrl.dram: Address: 0x28ac8 Rank 0 Bank 4 Row 1
417311000: system.mem_ctrl.dram: Timing access to addr 0x28ac8, rank/bank/row 0 4 1
417311000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 417311000
417329750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
417360000: system.mem_ctrl.dram: Address: 0x80220 Rank 0 Bank 0 Row 4
417360000: system.mem_ctrl.dram: Timing access to addr 0x80220, rank/bank/row 0 0 4
417360000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 417360000
417378750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
417409000: system.mem_ctrl.dram: Address: 0x28ac8 Rank 0 Bank 4 Row 1
417409000: system.mem_ctrl.dram: Timing access to addr 0x28ac8, rank/bank/row 0 4 1
417409000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 417409000
417427750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
417458000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
417458000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
417458000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 417458000
417476750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
417528000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
417528000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
417528000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 417528000
417546750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
417577000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
417577000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
417577000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 417577000
417595750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
417626000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
417626000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
417626000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 417626000
417644750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
417675000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
417675000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
417675000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 417675000
417693750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
417744000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
417744000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
417744000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 417744000
417762750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
417793000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
417793000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
417793000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 417793000
417811750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
417842000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
417842000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
417842000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 417842000
417860750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
417912000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
417912000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
417912000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 417912000
417930750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
417961000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
417961000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
417961000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 417961000
417979750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
418010000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
418010000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
418010000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 418010000
418028750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
418059000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
418059000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
418059000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 418059000
418077750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
418108000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
418108000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
418108000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 418108000
418126750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
418157000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
418157000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
418157000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 418157000
418157000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 418164500, now got 2 active
418157000: system.mem_ctrl.dram: Auto-precharged bank: 4
418175750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
418206000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
418206000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
418206000: system.mem_ctrl.dram: Activate at tick 418206000
418206000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 418206000, now got 3 active
418206000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 418219750
418238500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
418269000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
418269000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
418269000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 418269000
418287750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
418318000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
418318000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
418318000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 418318000
418336750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
418367000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
418367000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
418367000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 418367000
418385750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
418416000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
418416000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
418416000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 418416000
418434750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
418465000: system.mem_ctrl.dram: Address: 0x94350 Rank 1 Bank 2 Row 4
418465000: system.mem_ctrl.dram: Timing access to addr 0x94350, rank/bank/row 1 2 4
418465000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 418465000
418483750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
418514000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
418514000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
418514000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 418514000
418532750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
418563000: system.mem_ctrl.dram: Address: 0x94358 Rank 1 Bank 2 Row 4
418563000: system.mem_ctrl.dram: Timing access to addr 0x94358, rank/bank/row 1 2 4
418563000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 418563000
418581750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
418612000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
418612000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
418612000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 418612000
418630750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
418661000: system.mem_ctrl.dram: Address: 0x94360 Rank 1 Bank 2 Row 4
418661000: system.mem_ctrl.dram: Timing access to addr 0x94360, rank/bank/row 1 2 4
418661000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 418661000
418679750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
418710000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
418710000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
418710000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 418710000
418728750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
418759000: system.mem_ctrl.dram: Address: 0x94368 Rank 1 Bank 2 Row 4
418759000: system.mem_ctrl.dram: Timing access to addr 0x94368, rank/bank/row 1 2 4
418759000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 418759000
418777750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
418808000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
418808000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
418808000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 418808000
418826750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
418857000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
418857000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
418857000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 418857000
418875750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
418906000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
418906000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
418906000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 418906000
418924750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
418955000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
418955000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
418955000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 418955000
418973750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
419004000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
419004000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
419004000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 419004000
419022750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
419053000: system.mem_ctrl.dram: Address: 0xb7c0 Rank 0 Bank 5 Row 0
419053000: system.mem_ctrl.dram: Timing access to addr 0xb7c0, rank/bank/row 0 5 0
419053000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 419053000
419071750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
419102000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
419102000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
419102000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 419102000
419120750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
419151000: system.mem_ctrl.dram: Address: 0xb7c0 Rank 0 Bank 5 Row 0
419151000: system.mem_ctrl.dram: Timing access to addr 0xb7c0, rank/bank/row 0 5 0
419151000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 419151000
419169750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
419200000: system.mem_ctrl.dram: Address: 0x80210 Rank 0 Bank 0 Row 4
419200000: system.mem_ctrl.dram: Timing access to addr 0x80210, rank/bank/row 0 0 4
419200000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 419200000
419218750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
419249000: system.mem_ctrl.dram: Address: 0xb7c8 Rank 0 Bank 5 Row 0
419249000: system.mem_ctrl.dram: Timing access to addr 0xb7c8, rank/bank/row 0 5 0
419249000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 419249000
419267750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
419298000: system.mem_ctrl.dram: Address: 0xb7c8 Rank 0 Bank 5 Row 0
419298000: system.mem_ctrl.dram: Timing access to addr 0xb7c8, rank/bank/row 0 5 0
419298000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 419298000
419316750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
419347000: system.mem_ctrl.dram: Address: 0xb800 Rank 0 Bank 5 Row 0
419347000: system.mem_ctrl.dram: Timing access to addr 0xb800, rank/bank/row 0 5 0
419347000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 419347000
419365750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
419396000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
419396000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
419396000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 419396000
419414750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
419445000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
419445000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
419445000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 419445000
419463750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
419494000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
419494000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
419494000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 419494000
419494000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 419501500, now got 2 active
419494000: system.mem_ctrl.dram: Auto-precharged bank: 5
419512750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
419543000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
419543000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
419543000: system.mem_ctrl.dram: Activate at tick 419543000
419543000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 419543000, now got 3 active
419543000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 419556750
419575500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
419606000: system.mem_ctrl.dram: Address: 0x802b8 Rank 0 Bank 0 Row 4
419606000: system.mem_ctrl.dram: Timing access to addr 0x802b8, rank/bank/row 0 0 4
419606000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 419606000
419624750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
419655000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
419655000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
419655000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 419655000
419673750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
419704000: system.mem_ctrl.dram: Address: 0x5d46a Rank 1 Bank 6 Row 2
419704000: system.mem_ctrl.dram: Timing access to addr 0x5d46a, rank/bank/row 1 6 2
419704000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 419704000
419722750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
419753000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
419753000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
419753000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 419753000
419771750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
419802000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
419802000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
419802000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 419802000
419820750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
419851000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
419851000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
419851000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 419851000
419869750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
419900000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
419900000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
419900000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 419900000
419918750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
419949000: system.mem_ctrl.dram: Address: 0x61058 Rank 0 Bank 0 Row 3
419949000: system.mem_ctrl.dram: Timing access to addr 0x61058, rank/bank/row 0 0 3
419949000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 419949000, now got 2 active
419949000: system.mem_ctrl.dram: Activate at tick 419962750
419949000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 419962750, now got 3 active
419949000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 419976500
419995250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
420047000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
420047000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
420047000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 420047000
420065750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
420117000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
420117000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
420117000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 420117000
420135750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
420166000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
420166000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
420166000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 420166000
420184750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
420236000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
420236000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
420236000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 420236000
420254750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
420285000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
420285000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
420285000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 420285000
420303750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
420334000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
420334000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
420334000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 420334000
420352750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
420404000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
420404000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
420404000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 420404000
420422750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
420457500: 1: Refresh due
420457500: 1: Precharging all
420457500: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 420457500, now got 1 active
420457500: system.mem_ctrl.dram: Precharging bank 6, rank 1 at tick 420457500, now got 0 active
420457500: 0: Refresh due
420457500: 0: Precharging all
420457500: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 420457500, now got 2 active
420457500: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 420457500, now got 1 active
420457500: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 420457500, now got 0 active
420473000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
420731250: 1: Scheduling next request after refreshing rank 1
420731250: 0: Scheduling next request after refreshing rank 0
420731250: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
420731250: system.mem_ctrl.dram: Activate at tick 420731250
420731250: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 420731250, now got 1 active
420731250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 420745000
420763750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
420794000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
420794000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
420794000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 420794000
420812750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
420843000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
420843000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
420843000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 420843000
420861750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
420892000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
420892000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
420892000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 420892000
420910750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
420941000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
420941000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
420941000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 420941000
420959750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
420990000: system.mem_ctrl.dram: Address: 0x28a48 Rank 0 Bank 4 Row 1
420990000: system.mem_ctrl.dram: Timing access to addr 0x28a48, rank/bank/row 0 4 1
420990000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 420990000
421008750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
421039000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
421039000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
421039000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 421039000
421057750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
421088000: system.mem_ctrl.dram: Address: 0x80200 Rank 0 Bank 0 Row 4
421088000: system.mem_ctrl.dram: Timing access to addr 0x80200, rank/bank/row 0 0 4
421088000: system.mem_ctrl.dram: Activate at tick 421088000
421088000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 421088000, now got 2 active
421088000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 421101750
421120500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
421151000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
421151000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
421151000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 421151000
421169750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
421200000: system.mem_ctrl.dram: Address: 0x28b18 Rank 0 Bank 4 Row 1
421200000: system.mem_ctrl.dram: Timing access to addr 0x28b18, rank/bank/row 0 4 1
421200000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 421200000
421218750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
421249000: system.mem_ctrl.dram: Address: 0x28b18 Rank 0 Bank 4 Row 1
421249000: system.mem_ctrl.dram: Timing access to addr 0x28b18, rank/bank/row 0 4 1
421249000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 421249000
421267750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
421298000: system.mem_ctrl.dram: Address: 0x28b20 Rank 0 Bank 4 Row 1
421298000: system.mem_ctrl.dram: Timing access to addr 0x28b20, rank/bank/row 0 4 1
421298000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 421298000
421316750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
421347000: system.mem_ctrl.dram: Address: 0x28b20 Rank 0 Bank 4 Row 1
421347000: system.mem_ctrl.dram: Timing access to addr 0x28b20, rank/bank/row 0 4 1
421347000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 421347000
421365750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
421396000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
421396000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
421396000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 421396000
421414750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
421445000: system.mem_ctrl.dram: Address: 0x28b28 Rank 0 Bank 4 Row 1
421445000: system.mem_ctrl.dram: Timing access to addr 0x28b28, rank/bank/row 0 4 1
421445000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 421445000
421463750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
421494000: system.mem_ctrl.dram: Address: 0x28ac0 Rank 0 Bank 4 Row 1
421494000: system.mem_ctrl.dram: Timing access to addr 0x28ac0, rank/bank/row 0 4 1
421494000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 421494000
421512750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
421543000: system.mem_ctrl.dram: Address: 0x28ac8 Rank 0 Bank 4 Row 1
421543000: system.mem_ctrl.dram: Timing access to addr 0x28ac8, rank/bank/row 0 4 1
421543000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 421543000
421561750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
421592000: system.mem_ctrl.dram: Address: 0x80220 Rank 0 Bank 0 Row 4
421592000: system.mem_ctrl.dram: Timing access to addr 0x80220, rank/bank/row 0 0 4
421592000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 421592000
421610750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
421641000: system.mem_ctrl.dram: Address: 0x28ac8 Rank 0 Bank 4 Row 1
421641000: system.mem_ctrl.dram: Timing access to addr 0x28ac8, rank/bank/row 0 4 1
421641000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 421641000
421641000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 421648500, now got 1 active
421641000: system.mem_ctrl.dram: Auto-precharged bank: 4
421659750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
421690000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
421690000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
421690000: system.mem_ctrl.dram: Activate at tick 421690000
421690000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 421690000, now got 2 active
421690000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 421703750
421722500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
421774000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
421774000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
421774000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 421774000
421792750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
421823000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
421823000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
421823000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 421823000
421841750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
421872000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
421872000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
421872000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 421872000
421890750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
421921000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
421921000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
421921000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 421921000
421939750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
421990000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
421990000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
421990000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 421990000
422008750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
422039000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
422039000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
422039000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 422039000
422057750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
422088000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
422088000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
422088000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 422088000
422106750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
422158000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
422158000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
422158000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 422158000
422176750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
422207000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
422207000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
422207000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 422207000
422225750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
422256000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
422256000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
422256000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 422256000
422274750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
422305000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
422305000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
422305000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 422305000
422323750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
422354000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
422354000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
422354000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 422354000
422372750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
422403000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
422403000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
422403000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 422403000
422421750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
422452000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
422452000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
422452000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 422452000
422470750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
422501000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
422501000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
422501000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 422501000
422519750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
422550000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
422550000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
422550000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 422550000
422550000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 422557500, now got 1 active
422550000: system.mem_ctrl.dram: Auto-precharged bank: 4
422568750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
422599000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
422599000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
422599000: system.mem_ctrl.dram: Activate at tick 422599000
422599000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 422599000, now got 2 active
422599000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 422612750
422631500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
422662000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
422662000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
422662000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 422662000
422680750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
422711000: system.mem_ctrl.dram: Address: 0x94350 Rank 1 Bank 2 Row 4
422711000: system.mem_ctrl.dram: Timing access to addr 0x94350, rank/bank/row 1 2 4
422711000: system.mem_ctrl.dram: Activate at tick 422711000
422711000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 422711000, now got 1 active
422711000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 422724750
422743500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
422774000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
422774000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
422774000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 422774000
422792750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
422823000: system.mem_ctrl.dram: Address: 0x94358 Rank 1 Bank 2 Row 4
422823000: system.mem_ctrl.dram: Timing access to addr 0x94358, rank/bank/row 1 2 4
422823000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 422823000
422841750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
422872000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
422872000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
422872000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 422872000
422890750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
422921000: system.mem_ctrl.dram: Address: 0x94360 Rank 1 Bank 2 Row 4
422921000: system.mem_ctrl.dram: Timing access to addr 0x94360, rank/bank/row 1 2 4
422921000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 422921000
422939750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
422970000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
422970000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
422970000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 422970000
422988750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
423019000: system.mem_ctrl.dram: Address: 0x94368 Rank 1 Bank 2 Row 4
423019000: system.mem_ctrl.dram: Timing access to addr 0x94368, rank/bank/row 1 2 4
423019000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 423019000
423037750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
423068000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
423068000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
423068000: system.mem_ctrl.dram: Activate at tick 423068000
423068000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 423068000, now got 3 active
423068000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 423081750
423100500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
423131000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
423131000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
423131000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 423131000
423149750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
423180000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
423180000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
423180000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 423180000
423198750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
423229000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
423229000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
423229000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 423229000
423247750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
423278000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
423278000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
423278000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 423278000
423296750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
423327000: system.mem_ctrl.dram: Address: 0xb7c0 Rank 0 Bank 5 Row 0
423327000: system.mem_ctrl.dram: Timing access to addr 0xb7c0, rank/bank/row 0 5 0
423327000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 423327000
423345750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
423376000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
423376000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
423376000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 423376000
423394750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
423425000: system.mem_ctrl.dram: Address: 0xb7c0 Rank 0 Bank 5 Row 0
423425000: system.mem_ctrl.dram: Timing access to addr 0xb7c0, rank/bank/row 0 5 0
423425000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 423425000
423443750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
423474000: system.mem_ctrl.dram: Address: 0x80210 Rank 0 Bank 0 Row 4
423474000: system.mem_ctrl.dram: Timing access to addr 0x80210, rank/bank/row 0 0 4
423474000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 423474000
423492750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
423523000: system.mem_ctrl.dram: Address: 0xb7c8 Rank 0 Bank 5 Row 0
423523000: system.mem_ctrl.dram: Timing access to addr 0xb7c8, rank/bank/row 0 5 0
423523000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 423523000
423541750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
423572000: system.mem_ctrl.dram: Address: 0xb7c8 Rank 0 Bank 5 Row 0
423572000: system.mem_ctrl.dram: Timing access to addr 0xb7c8, rank/bank/row 0 5 0
423572000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 423572000
423590750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
423621000: system.mem_ctrl.dram: Address: 0xb800 Rank 0 Bank 5 Row 0
423621000: system.mem_ctrl.dram: Timing access to addr 0xb800, rank/bank/row 0 5 0
423621000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 423621000
423639750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
423670000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
423670000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
423670000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 423670000
423688750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
423719000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
423719000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
423719000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 423719000
423737750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
423768000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
423768000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
423768000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 423768000
423786750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
423817000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
423817000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
423817000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 423817000
423835750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
423866000: system.mem_ctrl.dram: Address: 0x802b8 Rank 0 Bank 0 Row 4
423866000: system.mem_ctrl.dram: Timing access to addr 0x802b8, rank/bank/row 0 0 4
423866000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 423866000
423884750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
423915000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
423915000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
423915000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 423915000
423933750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
423964000: system.mem_ctrl.dram: Address: 0x5d46b Rank 1 Bank 6 Row 2
423964000: system.mem_ctrl.dram: Timing access to addr 0x5d46b, rank/bank/row 1 6 2
423964000: system.mem_ctrl.dram: Activate at tick 423964000
423964000: system.mem_ctrl.dram: Activate bank 6, rank 1 at tick 423964000, now got 2 active
423964000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 423977750
423996500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
424027000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
424027000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
424027000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 424027000
424027000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 424034500, now got 2 active
424027000: system.mem_ctrl.dram: Auto-precharged bank: 5
424045750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
424076000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
424076000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
424076000: system.mem_ctrl.dram: Activate at tick 424076000
424076000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 424076000, now got 3 active
424076000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 424089750
424108500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
424139000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
424139000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
424139000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 424139000
424157750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
424188000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
424188000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
424188000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 424188000
424206750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
424237000: system.mem_ctrl.dram: Address: 0x61058 Rank 0 Bank 0 Row 3
424237000: system.mem_ctrl.dram: Timing access to addr 0x61058, rank/bank/row 0 0 3
424237000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 424237000, now got 2 active
424237000: system.mem_ctrl.dram: Activate at tick 424250750
424237000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 424250750, now got 3 active
424237000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 424264500
424283250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
424335000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
424335000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
424335000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 424335000
424353750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
424405000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
424405000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
424405000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 424405000
424423750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
424454000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
424454000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
424454000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 424454000
424472750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
424524000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
424524000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
424524000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 424524000
424542750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
424573000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
424573000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
424573000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 424573000
424591750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
424622000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
424622000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
424622000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 424622000
424640750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
424692000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
424692000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
424692000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 424692000
424710750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
424761000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
424761000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
424761000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 424761000
424779750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
424810000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
424810000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
424810000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 424810000
424828750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
424859000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
424859000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
424859000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 424859000
424877750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
424908000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
424908000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
424908000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 424908000
424908000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 424915500, now got 2 active
424908000: system.mem_ctrl.dram: Auto-precharged bank: 4
424926750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
424957000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
424957000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
424957000: system.mem_ctrl.dram: Activate at tick 424957000
424957000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 424957000, now got 3 active
424957000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 424970750
424989500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
425020000: system.mem_ctrl.dram: Address: 0x28a48 Rank 0 Bank 4 Row 1
425020000: system.mem_ctrl.dram: Timing access to addr 0x28a48, rank/bank/row 0 4 1
425020000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 425020000
425038750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
425069000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
425069000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
425069000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 425069000
425087750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
425118000: system.mem_ctrl.dram: Address: 0x80200 Rank 0 Bank 0 Row 4
425118000: system.mem_ctrl.dram: Timing access to addr 0x80200, rank/bank/row 0 0 4
425118000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 425118000, now got 2 active
425118000: system.mem_ctrl.dram: Activate at tick 425131750
425118000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 425131750, now got 3 active
425118000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 425145500
425164250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
425195000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
425195000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
425195000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 425195000
425213750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
425244000: system.mem_ctrl.dram: Address: 0x28b18 Rank 0 Bank 4 Row 1
425244000: system.mem_ctrl.dram: Timing access to addr 0x28b18, rank/bank/row 0 4 1
425244000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 425244000
425262750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
425293000: system.mem_ctrl.dram: Address: 0x28b18 Rank 0 Bank 4 Row 1
425293000: system.mem_ctrl.dram: Timing access to addr 0x28b18, rank/bank/row 0 4 1
425293000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 425293000
425311750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
425342000: system.mem_ctrl.dram: Address: 0x28b20 Rank 0 Bank 4 Row 1
425342000: system.mem_ctrl.dram: Timing access to addr 0x28b20, rank/bank/row 0 4 1
425342000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 425342000
425360750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
425391000: system.mem_ctrl.dram: Address: 0x28b20 Rank 0 Bank 4 Row 1
425391000: system.mem_ctrl.dram: Timing access to addr 0x28b20, rank/bank/row 0 4 1
425391000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 425391000
425409750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
425440000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
425440000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
425440000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 425440000
425458750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
425489000: system.mem_ctrl.dram: Address: 0x28b28 Rank 0 Bank 4 Row 1
425489000: system.mem_ctrl.dram: Timing access to addr 0x28b28, rank/bank/row 0 4 1
425489000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 425489000
425507750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
425538000: system.mem_ctrl.dram: Address: 0x28ac0 Rank 0 Bank 4 Row 1
425538000: system.mem_ctrl.dram: Timing access to addr 0x28ac0, rank/bank/row 0 4 1
425538000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 425538000
425556750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
425587000: system.mem_ctrl.dram: Address: 0x28ac8 Rank 0 Bank 4 Row 1
425587000: system.mem_ctrl.dram: Timing access to addr 0x28ac8, rank/bank/row 0 4 1
425587000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 425587000
425605750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
425636000: system.mem_ctrl.dram: Address: 0x80220 Rank 0 Bank 0 Row 4
425636000: system.mem_ctrl.dram: Timing access to addr 0x80220, rank/bank/row 0 0 4
425636000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 425636000
425654750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
425685000: system.mem_ctrl.dram: Address: 0x28ac8 Rank 0 Bank 4 Row 1
425685000: system.mem_ctrl.dram: Timing access to addr 0x28ac8, rank/bank/row 0 4 1
425685000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 425685000
425703750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
425734000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
425734000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
425734000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 425734000
425752750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
425804000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
425804000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
425804000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 425804000
425822750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
425853000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
425853000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
425853000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 425853000
425871750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
425902000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
425902000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
425902000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 425902000
425920750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
425951000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
425951000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
425951000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 425951000
425951000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 425958500, now got 2 active
425951000: system.mem_ctrl.dram: Auto-precharged bank: 4
425969750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
426020000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
426020000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
426020000: system.mem_ctrl.dram: Activate at tick 426020000
426020000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 426020000, now got 3 active
426020000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 426033750
426052500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
426083000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
426083000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
426083000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 426083000
426101750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
426132000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
426132000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
426132000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 426132000
426150750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
426202000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
426202000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
426202000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 426202000
426220750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
426251000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
426251000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
426251000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 426251000
426269750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
426300000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
426300000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
426300000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 426300000
426318750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
426349000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
426349000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
426349000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 426349000
426367750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
426398000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
426398000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
426398000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 426398000
426416750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
426447000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
426447000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
426447000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 426447000
426465750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
426496000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
426496000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
426496000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 426496000
426514750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
426545000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
426545000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
426545000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 426545000
426563750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
426594000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
426594000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
426594000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 426594000
426612750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
426643000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
426643000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
426643000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 426643000
426661750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
426692000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
426692000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
426692000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 426692000
426710750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
426741000: system.mem_ctrl.dram: Address: 0x94350 Rank 1 Bank 2 Row 4
426741000: system.mem_ctrl.dram: Timing access to addr 0x94350, rank/bank/row 1 2 4
426741000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 426741000
426759750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
426790000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
426790000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
426790000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 426790000
426808750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
426839000: system.mem_ctrl.dram: Address: 0x94358 Rank 1 Bank 2 Row 4
426839000: system.mem_ctrl.dram: Timing access to addr 0x94358, rank/bank/row 1 2 4
426839000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 426839000
426857750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
426888000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
426888000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
426888000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 426888000
426888000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 426895500, now got 2 active
426888000: system.mem_ctrl.dram: Auto-precharged bank: 4
426906750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
426937000: system.mem_ctrl.dram: Address: 0x94360 Rank 1 Bank 2 Row 4
426937000: system.mem_ctrl.dram: Timing access to addr 0x94360, rank/bank/row 1 2 4
426937000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 426937000
426955750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
426986000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
426986000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
426986000: system.mem_ctrl.dram: Activate at tick 426986000
426986000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 426986000, now got 3 active
426986000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 426999750
427018500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
427049000: system.mem_ctrl.dram: Address: 0x94368 Rank 1 Bank 2 Row 4
427049000: system.mem_ctrl.dram: Timing access to addr 0x94368, rank/bank/row 1 2 4
427049000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 427049000
427067750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
427098000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
427098000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
427098000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 427098000
427116750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
427147000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
427147000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
427147000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 427147000
427165750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
427196000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
427196000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
427196000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 427196000
427214750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
427245000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
427245000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
427245000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 427245000
427263750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
427294000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
427294000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
427294000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 427294000
427312750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
427343000: system.mem_ctrl.dram: Address: 0xb7c0 Rank 0 Bank 5 Row 0
427343000: system.mem_ctrl.dram: Timing access to addr 0xb7c0, rank/bank/row 0 5 0
427343000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 427343000
427361750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
427392000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
427392000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
427392000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 427392000
427410750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
427441000: system.mem_ctrl.dram: Address: 0xb7c0 Rank 0 Bank 5 Row 0
427441000: system.mem_ctrl.dram: Timing access to addr 0xb7c0, rank/bank/row 0 5 0
427441000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 427441000
427459750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
427490000: system.mem_ctrl.dram: Address: 0x80210 Rank 0 Bank 0 Row 4
427490000: system.mem_ctrl.dram: Timing access to addr 0x80210, rank/bank/row 0 0 4
427490000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 427490000
427508750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
427539000: system.mem_ctrl.dram: Address: 0xb7c8 Rank 0 Bank 5 Row 0
427539000: system.mem_ctrl.dram: Timing access to addr 0xb7c8, rank/bank/row 0 5 0
427539000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 427539000
427557750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
427588000: system.mem_ctrl.dram: Address: 0xb7c8 Rank 0 Bank 5 Row 0
427588000: system.mem_ctrl.dram: Timing access to addr 0xb7c8, rank/bank/row 0 5 0
427588000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 427588000
427606750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
427637000: system.mem_ctrl.dram: Address: 0xb800 Rank 0 Bank 5 Row 0
427637000: system.mem_ctrl.dram: Timing access to addr 0xb800, rank/bank/row 0 5 0
427637000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 427637000
427655750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
427686000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
427686000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
427686000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 427686000
427704750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
427735000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
427735000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
427735000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 427735000
427753750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
427784000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
427784000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
427784000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 427784000
427784000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 427791500, now got 2 active
427784000: system.mem_ctrl.dram: Auto-precharged bank: 5
427802750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
427833000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
427833000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
427833000: system.mem_ctrl.dram: Activate at tick 427833000
427833000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 427833000, now got 3 active
427833000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 427846750
427865500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
427896000: system.mem_ctrl.dram: Address: 0x802b8 Rank 0 Bank 0 Row 4
427896000: system.mem_ctrl.dram: Timing access to addr 0x802b8, rank/bank/row 0 0 4
427896000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 427896000
427914750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
427945000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
427945000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
427945000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 427945000
427963750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
427994000: system.mem_ctrl.dram: Address: 0x5d46c Rank 1 Bank 6 Row 2
427994000: system.mem_ctrl.dram: Timing access to addr 0x5d46c, rank/bank/row 1 6 2
427994000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 427994000
428012750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
428043000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
428043000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
428043000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 428043000
428061750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
428092000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
428092000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
428092000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 428092000
428110750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
428141000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
428141000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
428141000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 428141000
428159750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
428190000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
428190000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
428190000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 428190000
428208750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
428239000: system.mem_ctrl.dram: Address: 0x61058 Rank 0 Bank 0 Row 3
428239000: system.mem_ctrl.dram: Timing access to addr 0x61058, rank/bank/row 0 0 3
428239000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 428239000, now got 2 active
428239000: system.mem_ctrl.dram: Activate at tick 428252750
428239000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 428252750, now got 3 active
428239000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 428266500
428243750: 0: Refresh due
428243750: 0: Refresh awaiting draining
428243750: 1: Refresh due
428243750: 1: Precharging all
428243750: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 428243750, now got 1 active
428243750: system.mem_ctrl.dram: Precharging bank 6, rank 1 at tick 428243750, now got 0 active
428244000: 0: Refresh drain done, now precharging
428244000: 0: Precharging all
428244000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 428287750, now got 2 active
428244000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 428287750, now got 1 active
428244000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 428287750, now got 0 active
428285250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
428337000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
428517500: 1: Scheduling next request after refreshing rank 1
428561500: 0: Scheduling next request after refreshing rank 0
428561500: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
428561500: system.mem_ctrl.dram: Activate at tick 428561500
428561500: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 428561500, now got 1 active
428561500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 428575250
428594000: system.mem_ctrl.dram: number of read entries for rank 0 is 0
428645000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
428645000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
428645000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 428645000
428663750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
428694000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
428694000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
428694000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 428694000
428712750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
428764000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
428764000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
428764000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 428764000
428782750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
428813000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
428813000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
428813000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 428813000
428831750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
428862000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
428862000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
428862000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 428862000
428880750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
428932000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
428932000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
428932000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 428932000
428950750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
429001000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
429001000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
429001000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 429001000
429019750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
429050000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
429050000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
429050000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 429050000
429068750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
429099000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
429099000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
429099000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 429099000
429117750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
429148000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
429148000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
429148000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 429148000
429166750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
429197000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
429197000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
429197000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 429197000
429215750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
429246000: system.mem_ctrl.dram: Address: 0x28a48 Rank 0 Bank 4 Row 1
429246000: system.mem_ctrl.dram: Timing access to addr 0x28a48, rank/bank/row 0 4 1
429246000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 429246000
429264750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
429295000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
429295000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
429295000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 429295000
429313750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
429344000: system.mem_ctrl.dram: Address: 0x80200 Rank 0 Bank 0 Row 4
429344000: system.mem_ctrl.dram: Timing access to addr 0x80200, rank/bank/row 0 0 4
429344000: system.mem_ctrl.dram: Activate at tick 429344000
429344000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 429344000, now got 2 active
429344000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 429357750
429376500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
429407000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
429407000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
429407000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 429407000
429425750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
429456000: system.mem_ctrl.dram: Address: 0x28b18 Rank 0 Bank 4 Row 1
429456000: system.mem_ctrl.dram: Timing access to addr 0x28b18, rank/bank/row 0 4 1
429456000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 429456000
429456000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 429463500, now got 1 active
429456000: system.mem_ctrl.dram: Auto-precharged bank: 4
429474750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
429505000: system.mem_ctrl.dram: Address: 0x28b18 Rank 0 Bank 4 Row 1
429505000: system.mem_ctrl.dram: Timing access to addr 0x28b18, rank/bank/row 0 4 1
429505000: system.mem_ctrl.dram: Activate at tick 429505000
429505000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 429505000, now got 2 active
429505000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 429518750
429537500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
429568000: system.mem_ctrl.dram: Address: 0x28b20 Rank 0 Bank 4 Row 1
429568000: system.mem_ctrl.dram: Timing access to addr 0x28b20, rank/bank/row 0 4 1
429568000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 429568000
429586750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
429617000: system.mem_ctrl.dram: Address: 0x28b20 Rank 0 Bank 4 Row 1
429617000: system.mem_ctrl.dram: Timing access to addr 0x28b20, rank/bank/row 0 4 1
429617000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 429617000
429635750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
429666000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
429666000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
429666000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 429666000
429684750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
429715000: system.mem_ctrl.dram: Address: 0x28b28 Rank 0 Bank 4 Row 1
429715000: system.mem_ctrl.dram: Timing access to addr 0x28b28, rank/bank/row 0 4 1
429715000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 429715000
429733750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
429764000: system.mem_ctrl.dram: Address: 0x28ac0 Rank 0 Bank 4 Row 1
429764000: system.mem_ctrl.dram: Timing access to addr 0x28ac0, rank/bank/row 0 4 1
429764000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 429764000
429782750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
429813000: system.mem_ctrl.dram: Address: 0x28ac8 Rank 0 Bank 4 Row 1
429813000: system.mem_ctrl.dram: Timing access to addr 0x28ac8, rank/bank/row 0 4 1
429813000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 429813000
429831750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
429862000: system.mem_ctrl.dram: Address: 0x80220 Rank 0 Bank 0 Row 4
429862000: system.mem_ctrl.dram: Timing access to addr 0x80220, rank/bank/row 0 0 4
429862000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 429862000
429880750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
429911000: system.mem_ctrl.dram: Address: 0x28ac8 Rank 0 Bank 4 Row 1
429911000: system.mem_ctrl.dram: Timing access to addr 0x28ac8, rank/bank/row 0 4 1
429911000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 429911000
429929750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
429960000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
429960000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
429960000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 429960000
429978750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
430030000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
430030000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
430030000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 430030000
430048750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
430079000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
430079000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
430079000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 430079000
430097750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
430128000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
430128000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
430128000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 430128000
430146750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
430177000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
430177000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
430177000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 430177000
430195750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
430246000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
430246000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
430246000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 430246000
430264750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
430295000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
430295000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
430295000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 430295000
430313750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
430344000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
430344000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
430344000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 430344000
430362750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
430414000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
430414000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
430414000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 430414000
430432750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
430463000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
430463000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
430463000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 430463000
430463000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 430470500, now got 1 active
430463000: system.mem_ctrl.dram: Auto-precharged bank: 4
430481750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
430512000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
430512000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
430512000: system.mem_ctrl.dram: Activate at tick 430512000
430512000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 430512000, now got 2 active
430512000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 430525750
430544500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
430575000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
430575000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
430575000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 430575000
430593750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
430624000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
430624000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
430624000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 430624000
430642750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
430673000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
430673000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
430673000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 430673000
430691750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
430722000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
430722000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
430722000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 430722000
430740750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
430771000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
430771000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
430771000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 430771000
430789750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
430820000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
430820000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
430820000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 430820000
430838750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
430869000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
430869000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
430869000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 430869000
430887750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
430918000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
430918000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
430918000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 430918000
430936750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
430967000: system.mem_ctrl.dram: Address: 0x94350 Rank 1 Bank 2 Row 4
430967000: system.mem_ctrl.dram: Timing access to addr 0x94350, rank/bank/row 1 2 4
430967000: system.mem_ctrl.dram: Activate at tick 430967000
430967000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 430967000, now got 1 active
430967000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 430980750
430999500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
431030000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
431030000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
431030000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 431030000
431048750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
431079000: system.mem_ctrl.dram: Address: 0x94358 Rank 1 Bank 2 Row 4
431079000: system.mem_ctrl.dram: Timing access to addr 0x94358, rank/bank/row 1 2 4
431079000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 431079000
431097750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
431128000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
431128000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
431128000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 431128000
431146750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
431177000: system.mem_ctrl.dram: Address: 0x94360 Rank 1 Bank 2 Row 4
431177000: system.mem_ctrl.dram: Timing access to addr 0x94360, rank/bank/row 1 2 4
431177000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 431177000
431195750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
431226000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
431226000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
431226000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 431226000
431244750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
431275000: system.mem_ctrl.dram: Address: 0x94368 Rank 1 Bank 2 Row 4
431275000: system.mem_ctrl.dram: Timing access to addr 0x94368, rank/bank/row 1 2 4
431275000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 431275000
431293750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
431324000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
431324000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
431324000: system.mem_ctrl.dram: Activate at tick 431324000
431324000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 431324000, now got 3 active
431324000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 431337750
431356500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
431387000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
431387000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
431387000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 431387000
431405750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
431436000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
431436000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
431436000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 431436000
431454750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
431485000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
431485000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
431485000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 431485000
431503750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
431534000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
431534000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
431534000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 431534000
431552750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
431583000: system.mem_ctrl.dram: Address: 0xb7c0 Rank 0 Bank 5 Row 0
431583000: system.mem_ctrl.dram: Timing access to addr 0xb7c0, rank/bank/row 0 5 0
431583000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 431583000
431601750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
431632000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
431632000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
431632000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 431632000
431650750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
431681000: system.mem_ctrl.dram: Address: 0xb7c0 Rank 0 Bank 5 Row 0
431681000: system.mem_ctrl.dram: Timing access to addr 0xb7c0, rank/bank/row 0 5 0
431681000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 431681000
431699750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
431730000: system.mem_ctrl.dram: Address: 0x80210 Rank 0 Bank 0 Row 4
431730000: system.mem_ctrl.dram: Timing access to addr 0x80210, rank/bank/row 0 0 4
431730000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 431730000
431748750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
431779000: system.mem_ctrl.dram: Address: 0xb7c8 Rank 0 Bank 5 Row 0
431779000: system.mem_ctrl.dram: Timing access to addr 0xb7c8, rank/bank/row 0 5 0
431779000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 431779000
431797750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
431828000: system.mem_ctrl.dram: Address: 0xb7c8 Rank 0 Bank 5 Row 0
431828000: system.mem_ctrl.dram: Timing access to addr 0xb7c8, rank/bank/row 0 5 0
431828000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 431828000
431846750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
431877000: system.mem_ctrl.dram: Address: 0xb800 Rank 0 Bank 5 Row 0
431877000: system.mem_ctrl.dram: Timing access to addr 0xb800, rank/bank/row 0 5 0
431877000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 431877000
431895750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
431926000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
431926000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
431926000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 431926000
431944750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
431975000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
431975000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
431975000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 431975000
431993750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
432024000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
432024000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
432024000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 432024000
432042750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
432073000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
432073000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
432073000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 432073000
432091750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
432122000: system.mem_ctrl.dram: Address: 0x802b8 Rank 0 Bank 0 Row 4
432122000: system.mem_ctrl.dram: Timing access to addr 0x802b8, rank/bank/row 0 0 4
432122000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 432122000
432140750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
432171000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
432171000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
432171000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 432171000
432189750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
432220000: system.mem_ctrl.dram: Address: 0x5d46d Rank 1 Bank 6 Row 2
432220000: system.mem_ctrl.dram: Timing access to addr 0x5d46d, rank/bank/row 1 6 2
432220000: system.mem_ctrl.dram: Activate at tick 432220000
432220000: system.mem_ctrl.dram: Activate bank 6, rank 1 at tick 432220000, now got 2 active
432220000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 432233750
432252500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
432283000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
432283000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
432283000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 432283000
432283000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 432290500, now got 2 active
432283000: system.mem_ctrl.dram: Auto-precharged bank: 5
432301750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
432332000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
432332000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
432332000: system.mem_ctrl.dram: Activate at tick 432332000
432332000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 432332000, now got 3 active
432332000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 432345750
432364500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
432395000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
432395000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
432395000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 432395000
432413750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
432444000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
432444000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
432444000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 432444000
432462750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
432493000: system.mem_ctrl.dram: Address: 0x61058 Rank 0 Bank 0 Row 3
432493000: system.mem_ctrl.dram: Timing access to addr 0x61058, rank/bank/row 0 0 3
432493000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 432493000, now got 2 active
432493000: system.mem_ctrl.dram: Activate at tick 432506750
432493000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 432506750, now got 3 active
432493000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 432520500
432539250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
432591000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
432591000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
432591000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 432591000
432609750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
432661000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
432661000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
432661000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 432661000
432679750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
432710000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
432710000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
432710000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 432710000
432728750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
432780000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
432780000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
432780000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 432780000
432780000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 432787500, now got 2 active
432780000: system.mem_ctrl.dram: Auto-precharged bank: 4
432798750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
432829000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
432829000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
432829000: system.mem_ctrl.dram: Activate at tick 432829000
432829000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 432829000, now got 3 active
432829000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 432842750
432861500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
432892000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
432892000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
432892000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 432892000
432910750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
432962000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
432962000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
432962000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 432962000
432980750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
433031000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
433031000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
433031000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 433031000
433049750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
433080000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
433080000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
433080000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 433080000
433098750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
433129000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
433129000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
433129000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 433129000
433147750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
433178000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
433178000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
433178000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 433178000
433196750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
433227000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
433227000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
433227000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 433227000
433245750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
433276000: system.mem_ctrl.dram: Address: 0x28a48 Rank 0 Bank 4 Row 1
433276000: system.mem_ctrl.dram: Timing access to addr 0x28a48, rank/bank/row 0 4 1
433276000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 433276000
433294750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
433325000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
433325000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
433325000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 433325000
433343750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
433374000: system.mem_ctrl.dram: Address: 0x80200 Rank 0 Bank 0 Row 4
433374000: system.mem_ctrl.dram: Timing access to addr 0x80200, rank/bank/row 0 0 4
433374000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 433374000, now got 2 active
433374000: system.mem_ctrl.dram: Activate at tick 433387750
433374000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 433387750, now got 3 active
433374000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 433401500
433420250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
433451000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
433451000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
433451000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 433451000
433469750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
433500000: system.mem_ctrl.dram: Address: 0x28b18 Rank 0 Bank 4 Row 1
433500000: system.mem_ctrl.dram: Timing access to addr 0x28b18, rank/bank/row 0 4 1
433500000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 433500000
433518750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
433549000: system.mem_ctrl.dram: Address: 0x28b18 Rank 0 Bank 4 Row 1
433549000: system.mem_ctrl.dram: Timing access to addr 0x28b18, rank/bank/row 0 4 1
433549000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 433549000
433567750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
433598000: system.mem_ctrl.dram: Address: 0x28b20 Rank 0 Bank 4 Row 1
433598000: system.mem_ctrl.dram: Timing access to addr 0x28b20, rank/bank/row 0 4 1
433598000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 433598000
433616750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
433647000: system.mem_ctrl.dram: Address: 0x28b20 Rank 0 Bank 4 Row 1
433647000: system.mem_ctrl.dram: Timing access to addr 0x28b20, rank/bank/row 0 4 1
433647000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 433647000
433665750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
433696000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
433696000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
433696000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 433696000
433714750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
433745000: system.mem_ctrl.dram: Address: 0x28b28 Rank 0 Bank 4 Row 1
433745000: system.mem_ctrl.dram: Timing access to addr 0x28b28, rank/bank/row 0 4 1
433745000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 433745000
433745000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 433752500, now got 2 active
433745000: system.mem_ctrl.dram: Auto-precharged bank: 4
433763750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
433794000: system.mem_ctrl.dram: Address: 0x28ac0 Rank 0 Bank 4 Row 1
433794000: system.mem_ctrl.dram: Timing access to addr 0x28ac0, rank/bank/row 0 4 1
433794000: system.mem_ctrl.dram: Activate at tick 433794000
433794000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 433794000, now got 3 active
433794000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 433807750
433826500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
433857000: system.mem_ctrl.dram: Address: 0x28ac8 Rank 0 Bank 4 Row 1
433857000: system.mem_ctrl.dram: Timing access to addr 0x28ac8, rank/bank/row 0 4 1
433857000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 433857000
433875750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
433906000: system.mem_ctrl.dram: Address: 0x80220 Rank 0 Bank 0 Row 4
433906000: system.mem_ctrl.dram: Timing access to addr 0x80220, rank/bank/row 0 0 4
433906000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 433906000
433924750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
433955000: system.mem_ctrl.dram: Address: 0x28ac8 Rank 0 Bank 4 Row 1
433955000: system.mem_ctrl.dram: Timing access to addr 0x28ac8, rank/bank/row 0 4 1
433955000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 433955000
433973750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
434004000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
434004000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
434004000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 434004000
434022750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
434074000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
434074000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
434074000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 434074000
434092750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
434123000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
434123000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
434123000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 434123000
434141750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
434172000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
434172000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
434172000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 434172000
434190750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
434221000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
434221000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
434221000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 434221000
434239750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
434290000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
434290000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
434290000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 434290000
434308750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
434339000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
434339000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
434339000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 434339000
434357750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
434388000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
434388000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
434388000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 434388000
434406750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
434458000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
434458000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
434458000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 434458000
434476750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
434507000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
434507000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
434507000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 434507000
434525750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
434556000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
434556000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
434556000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 434556000
434574750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
434605000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
434605000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
434605000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 434605000
434623750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
434654000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
434654000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
434654000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 434654000
434672750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
434703000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
434703000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
434703000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 434703000
434703000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 434710500, now got 2 active
434703000: system.mem_ctrl.dram: Auto-precharged bank: 4
434721750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
434752000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
434752000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
434752000: system.mem_ctrl.dram: Activate at tick 434752000
434752000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 434752000, now got 3 active
434752000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 434765750
434784500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
434815000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
434815000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
434815000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 434815000
434833750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
434864000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
434864000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
434864000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 434864000
434882750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
434913000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
434913000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
434913000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 434913000
434931750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
434962000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
434962000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
434962000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 434962000
434980750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
435011000: system.mem_ctrl.dram: Address: 0x94350 Rank 1 Bank 2 Row 4
435011000: system.mem_ctrl.dram: Timing access to addr 0x94350, rank/bank/row 1 2 4
435011000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 435011000
435029750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
435060000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
435060000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
435060000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 435060000
435078750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
435109000: system.mem_ctrl.dram: Address: 0x94358 Rank 1 Bank 2 Row 4
435109000: system.mem_ctrl.dram: Timing access to addr 0x94358, rank/bank/row 1 2 4
435109000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 435109000
435127750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
435158000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
435158000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
435158000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 435158000
435176750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
435207000: system.mem_ctrl.dram: Address: 0x94360 Rank 1 Bank 2 Row 4
435207000: system.mem_ctrl.dram: Timing access to addr 0x94360, rank/bank/row 1 2 4
435207000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 435207000
435225750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
435256000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
435256000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
435256000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 435256000
435274750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
435305000: system.mem_ctrl.dram: Address: 0x94368 Rank 1 Bank 2 Row 4
435305000: system.mem_ctrl.dram: Timing access to addr 0x94368, rank/bank/row 1 2 4
435305000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 435305000
435323750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
435354000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
435354000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
435354000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 435354000
435372750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
435403000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
435403000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
435403000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 435403000
435421750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
435452000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
435452000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
435452000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 435452000
435470750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
435501000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
435501000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
435501000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 435501000
435519750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
435550000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
435550000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
435550000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 435550000
435568750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
435599000: system.mem_ctrl.dram: Address: 0xb7c0 Rank 0 Bank 5 Row 0
435599000: system.mem_ctrl.dram: Timing access to addr 0xb7c0, rank/bank/row 0 5 0
435599000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 435599000
435617750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
435648000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
435648000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
435648000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 435648000
435666750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
435697000: system.mem_ctrl.dram: Address: 0xb7c0 Rank 0 Bank 5 Row 0
435697000: system.mem_ctrl.dram: Timing access to addr 0xb7c0, rank/bank/row 0 5 0
435697000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 435697000
435715750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
435746000: system.mem_ctrl.dram: Address: 0x80210 Rank 0 Bank 0 Row 4
435746000: system.mem_ctrl.dram: Timing access to addr 0x80210, rank/bank/row 0 0 4
435746000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 435746000
435764750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
435795000: system.mem_ctrl.dram: Address: 0xb7c8 Rank 0 Bank 5 Row 0
435795000: system.mem_ctrl.dram: Timing access to addr 0xb7c8, rank/bank/row 0 5 0
435795000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 435795000
435813750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
435844000: system.mem_ctrl.dram: Address: 0xb7c8 Rank 0 Bank 5 Row 0
435844000: system.mem_ctrl.dram: Timing access to addr 0xb7c8, rank/bank/row 0 5 0
435844000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 435844000
435862750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
435893000: system.mem_ctrl.dram: Address: 0xb800 Rank 0 Bank 5 Row 0
435893000: system.mem_ctrl.dram: Timing access to addr 0xb800, rank/bank/row 0 5 0
435893000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 435893000
435911750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
435942000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
435942000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
435942000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 435942000
435960750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
435991000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
435991000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
435991000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 435991000
436009750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
436030000: 0: Refresh due
436030000: 0: Precharging all
436030000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 436030000, now got 2 active
436030000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 436030000, now got 1 active
436030000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 436030000, now got 0 active
436030000: 1: Refresh due
436030000: 1: Precharging all
436030000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 436030000, now got 1 active
436030000: system.mem_ctrl.dram: Precharging bank 6, rank 1 at tick 436030000, now got 0 active
436040000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
436303750: 0: Scheduling next request after refreshing rank 0
436303750: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
436303750: system.mem_ctrl.dram: Activate at tick 436303750
436303750: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 436303750, now got 1 active
436303750: system.mem_ctrl.dram: Schedule RD/WR burst at tick 436317500
436303750: 1: Scheduling next request after refreshing rank 1
436336250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
436367000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
436367000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
436367000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 436367000
436385750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
436416000: system.mem_ctrl.dram: Address: 0x802b8 Rank 0 Bank 0 Row 4
436416000: system.mem_ctrl.dram: Timing access to addr 0x802b8, rank/bank/row 0 0 4
436416000: system.mem_ctrl.dram: Activate at tick 436416000
436416000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 436416000, now got 2 active
436416000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 436429750
436448500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
436479000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
436479000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
436479000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 436479000
436497750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
436528000: system.mem_ctrl.dram: Address: 0x5d46e Rank 1 Bank 6 Row 2
436528000: system.mem_ctrl.dram: Timing access to addr 0x5d46e, rank/bank/row 1 6 2
436528000: system.mem_ctrl.dram: Activate at tick 436528000
436528000: system.mem_ctrl.dram: Activate bank 6, rank 1 at tick 436528000, now got 1 active
436528000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 436541750
436560500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
436591000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
436591000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
436591000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 436591000
436609750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
436640000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
436640000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
436640000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 436640000
436658750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
436689000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
436689000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
436689000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 436689000
436707750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
436738000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
436738000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
436738000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 436738000
436756750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
436787000: system.mem_ctrl.dram: Address: 0x61058 Rank 0 Bank 0 Row 3
436787000: system.mem_ctrl.dram: Timing access to addr 0x61058, rank/bank/row 0 0 3
436787000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 436787000, now got 1 active
436787000: system.mem_ctrl.dram: Activate at tick 436800750
436787000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 436800750, now got 2 active
436787000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 436814500
436833250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
436885000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
436885000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
436885000: system.mem_ctrl.dram: Activate at tick 436885000
436885000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 436885000, now got 3 active
436885000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 436898750
436917500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
436969000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
436969000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
436969000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 436969000
436987750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
437018000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
437018000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
437018000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 437018000
437036750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
437088000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
437088000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
437088000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 437088000
437106750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
437137000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
437137000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
437137000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 437137000
437155750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
437186000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
437186000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
437186000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 437186000
437204750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
437256000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
437256000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
437256000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 437256000
437274750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
437325000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
437325000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
437325000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 437325000
437343750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
437374000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
437374000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
437374000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 437374000
437392750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
437423000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
437423000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
437423000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 437423000
437441750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
437472000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
437472000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
437472000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 437472000
437490750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
437521000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
437521000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
437521000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 437521000
437539750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
437570000: system.mem_ctrl.dram: Address: 0x28a48 Rank 0 Bank 4 Row 1
437570000: system.mem_ctrl.dram: Timing access to addr 0x28a48, rank/bank/row 0 4 1
437570000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 437570000
437588750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
437619000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
437619000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
437619000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 437619000
437637750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
437668000: system.mem_ctrl.dram: Address: 0x80200 Rank 0 Bank 0 Row 4
437668000: system.mem_ctrl.dram: Timing access to addr 0x80200, rank/bank/row 0 0 4
437668000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 437668000, now got 2 active
437668000: system.mem_ctrl.dram: Activate at tick 437681750
437668000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 437681750, now got 3 active
437668000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 437695500
437714250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
437745000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
437745000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
437745000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 437745000
437763750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
437794000: system.mem_ctrl.dram: Address: 0x28b18 Rank 0 Bank 4 Row 1
437794000: system.mem_ctrl.dram: Timing access to addr 0x28b18, rank/bank/row 0 4 1
437794000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 437794000
437794000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 437801500, now got 2 active
437794000: system.mem_ctrl.dram: Auto-precharged bank: 4
437812750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
437843000: system.mem_ctrl.dram: Address: 0x28b18 Rank 0 Bank 4 Row 1
437843000: system.mem_ctrl.dram: Timing access to addr 0x28b18, rank/bank/row 0 4 1
437843000: system.mem_ctrl.dram: Activate at tick 437843000
437843000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 437843000, now got 3 active
437843000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 437856750
437875500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
437906000: system.mem_ctrl.dram: Address: 0x28b20 Rank 0 Bank 4 Row 1
437906000: system.mem_ctrl.dram: Timing access to addr 0x28b20, rank/bank/row 0 4 1
437906000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 437906000
437924750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
437955000: system.mem_ctrl.dram: Address: 0x28b20 Rank 0 Bank 4 Row 1
437955000: system.mem_ctrl.dram: Timing access to addr 0x28b20, rank/bank/row 0 4 1
437955000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 437955000
437973750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
438004000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
438004000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
438004000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 438004000
438022750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
438053000: system.mem_ctrl.dram: Address: 0x28b28 Rank 0 Bank 4 Row 1
438053000: system.mem_ctrl.dram: Timing access to addr 0x28b28, rank/bank/row 0 4 1
438053000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 438053000
438071750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
438102000: system.mem_ctrl.dram: Address: 0x28ac0 Rank 0 Bank 4 Row 1
438102000: system.mem_ctrl.dram: Timing access to addr 0x28ac0, rank/bank/row 0 4 1
438102000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 438102000
438120750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
438151000: system.mem_ctrl.dram: Address: 0x28ac8 Rank 0 Bank 4 Row 1
438151000: system.mem_ctrl.dram: Timing access to addr 0x28ac8, rank/bank/row 0 4 1
438151000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 438151000
438169750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
438200000: system.mem_ctrl.dram: Address: 0x80220 Rank 0 Bank 0 Row 4
438200000: system.mem_ctrl.dram: Timing access to addr 0x80220, rank/bank/row 0 0 4
438200000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 438200000
438218750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
438249000: system.mem_ctrl.dram: Address: 0x28ac8 Rank 0 Bank 4 Row 1
438249000: system.mem_ctrl.dram: Timing access to addr 0x28ac8, rank/bank/row 0 4 1
438249000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 438249000
438267750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
438298000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
438298000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
438298000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 438298000
438316750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
438368000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
438368000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
438368000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 438368000
438386750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
438417000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
438417000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
438417000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 438417000
438435750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
438466000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
438466000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
438466000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 438466000
438484750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
438515000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
438515000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
438515000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 438515000
438533750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
438584000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
438584000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
438584000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 438584000
438602750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
438633000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
438633000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
438633000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 438633000
438651750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
438682000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
438682000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
438682000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 438682000
438700750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
438752000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
438752000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
438752000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 438752000
438770750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
438801000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
438801000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
438801000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 438801000
438801000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 438808500, now got 2 active
438801000: system.mem_ctrl.dram: Auto-precharged bank: 4
438819750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
438850000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
438850000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
438850000: system.mem_ctrl.dram: Activate at tick 438850000
438850000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 438850000, now got 3 active
438850000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 438863750
438882500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
438913000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
438913000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
438913000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 438913000
438931750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
438962000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
438962000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
438962000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 438962000
438980750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
439011000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
439011000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
439011000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 439011000
439029750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
439060000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
439060000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
439060000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 439060000
439078750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
439109000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
439109000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
439109000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 439109000
439127750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
439158000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
439158000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
439158000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 439158000
439176750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
439207000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
439207000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
439207000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 439207000
439225750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
439256000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
439256000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
439256000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 439256000
439274750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
439305000: system.mem_ctrl.dram: Address: 0x94350 Rank 1 Bank 2 Row 4
439305000: system.mem_ctrl.dram: Timing access to addr 0x94350, rank/bank/row 1 2 4
439305000: system.mem_ctrl.dram: Activate at tick 439305000
439305000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 439305000, now got 2 active
439305000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 439318750
439337500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
439368000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
439368000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
439368000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 439368000
439386750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
439417000: system.mem_ctrl.dram: Address: 0x94358 Rank 1 Bank 2 Row 4
439417000: system.mem_ctrl.dram: Timing access to addr 0x94358, rank/bank/row 1 2 4
439417000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 439417000
439435750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
439466000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
439466000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
439466000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 439466000
439484750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
439515000: system.mem_ctrl.dram: Address: 0x94360 Rank 1 Bank 2 Row 4
439515000: system.mem_ctrl.dram: Timing access to addr 0x94360, rank/bank/row 1 2 4
439515000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 439515000
439533750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
439564000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
439564000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
439564000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 439564000
439582750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
439613000: system.mem_ctrl.dram: Address: 0x94368 Rank 1 Bank 2 Row 4
439613000: system.mem_ctrl.dram: Timing access to addr 0x94368, rank/bank/row 1 2 4
439613000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 439613000
439631750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
439662000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
439662000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
439662000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 439662000
439680750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
439711000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
439711000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
439711000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 439711000
439729750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
439760000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
439760000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
439760000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 439760000
439778750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
439809000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
439809000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
439809000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 439809000
439827750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
439858000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
439858000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
439858000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 439858000
439876750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
439907000: system.mem_ctrl.dram: Address: 0xb7c0 Rank 0 Bank 5 Row 0
439907000: system.mem_ctrl.dram: Timing access to addr 0xb7c0, rank/bank/row 0 5 0
439907000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 439907000
439925750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
439956000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
439956000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
439956000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 439956000
439974750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
440005000: system.mem_ctrl.dram: Address: 0xb7c0 Rank 0 Bank 5 Row 0
440005000: system.mem_ctrl.dram: Timing access to addr 0xb7c0, rank/bank/row 0 5 0
440005000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 440005000
440023750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
440054000: system.mem_ctrl.dram: Address: 0x80210 Rank 0 Bank 0 Row 4
440054000: system.mem_ctrl.dram: Timing access to addr 0x80210, rank/bank/row 0 0 4
440054000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 440054000
440072750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
440103000: system.mem_ctrl.dram: Address: 0xb7c8 Rank 0 Bank 5 Row 0
440103000: system.mem_ctrl.dram: Timing access to addr 0xb7c8, rank/bank/row 0 5 0
440103000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 440103000
440121750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
440152000: system.mem_ctrl.dram: Address: 0xb7c8 Rank 0 Bank 5 Row 0
440152000: system.mem_ctrl.dram: Timing access to addr 0xb7c8, rank/bank/row 0 5 0
440152000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 440152000
440152000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 440159500, now got 2 active
440152000: system.mem_ctrl.dram: Auto-precharged bank: 5
440170750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
440201000: system.mem_ctrl.dram: Address: 0xb800 Rank 0 Bank 5 Row 0
440201000: system.mem_ctrl.dram: Timing access to addr 0xb800, rank/bank/row 0 5 0
440201000: system.mem_ctrl.dram: Activate at tick 440201000
440201000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 440201000, now got 3 active
440201000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 440214750
440233500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
440264000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
440264000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
440264000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 440264000
440282750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
440313000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
440313000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
440313000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 440313000
440331750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
440362000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
440362000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
440362000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 440362000
440380750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
440411000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
440411000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
440411000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 440411000
440429750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
440460000: system.mem_ctrl.dram: Address: 0x802b8 Rank 0 Bank 0 Row 4
440460000: system.mem_ctrl.dram: Timing access to addr 0x802b8, rank/bank/row 0 0 4
440460000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 440460000
440478750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
440509000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
440509000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
440509000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 440509000
440527750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
440558000: system.mem_ctrl.dram: Address: 0x5d46f Rank 1 Bank 6 Row 2
440558000: system.mem_ctrl.dram: Timing access to addr 0x5d46f, rank/bank/row 1 6 2
440558000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 440558000
440576750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
440607000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
440607000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
440607000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 440607000
440625750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
440656000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
440656000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
440656000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 440656000
440674750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
440705000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
440705000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
440705000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 440705000
440723750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
440754000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
440754000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
440754000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 440754000
440772750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
440803000: system.mem_ctrl.dram: Address: 0x61058 Rank 0 Bank 0 Row 3
440803000: system.mem_ctrl.dram: Timing access to addr 0x61058, rank/bank/row 0 0 3
440803000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 440803000, now got 2 active
440803000: system.mem_ctrl.dram: Activate at tick 440816750
440803000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 440816750, now got 3 active
440803000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 440830500
440849250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
440901000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
440901000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
440901000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 440901000
440919750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
440971000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
440971000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
440971000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 440971000
440989750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
441020000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
441020000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
441020000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 441020000
441038750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
441090000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
441090000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
441090000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 441090000
441090000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 441097500, now got 2 active
441090000: system.mem_ctrl.dram: Auto-precharged bank: 4
441108750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
441139000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
441139000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
441139000: system.mem_ctrl.dram: Activate at tick 441139000
441139000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 441139000, now got 3 active
441139000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 441152750
441171500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
441202000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
441202000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
441202000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 441202000
441220750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
441272000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
441272000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
441272000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 441272000
441290750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
441341000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
441341000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
441341000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 441341000
441359750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
441390000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
441390000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
441390000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 441390000
441408750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
441439000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
441439000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
441439000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 441439000
441457750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
441488000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
441488000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
441488000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 441488000
441506750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
441537000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
441537000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
441537000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 441537000
441555750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
441586000: system.mem_ctrl.dram: Address: 0x28a48 Rank 0 Bank 4 Row 1
441586000: system.mem_ctrl.dram: Timing access to addr 0x28a48, rank/bank/row 0 4 1
441586000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 441586000
441604750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
441635000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
441635000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
441635000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 441635000
441653750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
441684000: system.mem_ctrl.dram: Address: 0x80200 Rank 0 Bank 0 Row 4
441684000: system.mem_ctrl.dram: Timing access to addr 0x80200, rank/bank/row 0 0 4
441684000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 441684000, now got 2 active
441684000: system.mem_ctrl.dram: Activate at tick 441697750
441684000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 441697750, now got 3 active
441684000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 441711500
441730250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
441761000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
441761000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
441761000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 441761000
441779750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
441810000: system.mem_ctrl.dram: Address: 0x28b18 Rank 0 Bank 4 Row 1
441810000: system.mem_ctrl.dram: Timing access to addr 0x28b18, rank/bank/row 0 4 1
441810000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 441810000
441828750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
441859000: system.mem_ctrl.dram: Address: 0x28b18 Rank 0 Bank 4 Row 1
441859000: system.mem_ctrl.dram: Timing access to addr 0x28b18, rank/bank/row 0 4 1
441859000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 441859000
441877750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
441908000: system.mem_ctrl.dram: Address: 0x28b20 Rank 0 Bank 4 Row 1
441908000: system.mem_ctrl.dram: Timing access to addr 0x28b20, rank/bank/row 0 4 1
441908000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 441908000
441926750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
441957000: system.mem_ctrl.dram: Address: 0x28b20 Rank 0 Bank 4 Row 1
441957000: system.mem_ctrl.dram: Timing access to addr 0x28b20, rank/bank/row 0 4 1
441957000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 441957000
441975750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
442006000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
442006000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
442006000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 442006000
442024750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
442055000: system.mem_ctrl.dram: Address: 0x28b28 Rank 0 Bank 4 Row 1
442055000: system.mem_ctrl.dram: Timing access to addr 0x28b28, rank/bank/row 0 4 1
442055000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 442055000
442055000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 442062500, now got 2 active
442055000: system.mem_ctrl.dram: Auto-precharged bank: 4
442073750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
442104000: system.mem_ctrl.dram: Address: 0x28ac0 Rank 0 Bank 4 Row 1
442104000: system.mem_ctrl.dram: Timing access to addr 0x28ac0, rank/bank/row 0 4 1
442104000: system.mem_ctrl.dram: Activate at tick 442104000
442104000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 442104000, now got 3 active
442104000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 442117750
442136500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
442167000: system.mem_ctrl.dram: Address: 0x28ac8 Rank 0 Bank 4 Row 1
442167000: system.mem_ctrl.dram: Timing access to addr 0x28ac8, rank/bank/row 0 4 1
442167000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 442167000
442185750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
442216000: system.mem_ctrl.dram: Address: 0x80220 Rank 0 Bank 0 Row 4
442216000: system.mem_ctrl.dram: Timing access to addr 0x80220, rank/bank/row 0 0 4
442216000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 442216000
442234750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
442265000: system.mem_ctrl.dram: Address: 0x28ac8 Rank 0 Bank 4 Row 1
442265000: system.mem_ctrl.dram: Timing access to addr 0x28ac8, rank/bank/row 0 4 1
442265000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 442265000
442283750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
442314000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
442314000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
442314000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 442314000
442332750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
442384000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
442384000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
442384000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 442384000
442402750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
442433000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
442433000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
442433000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 442433000
442451750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
442482000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
442482000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
442482000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 442482000
442500750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
442531000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
442531000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
442531000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 442531000
442549750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
442600000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
442600000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
442600000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 442600000
442618750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
442649000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
442649000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
442649000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 442649000
442667750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
442698000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
442698000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
442698000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 442698000
442716750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
442768000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
442768000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
442768000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 442768000
442786750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
442817000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
442817000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
442817000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 442817000
442835750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
442866000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
442866000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
442866000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 442866000
442884750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
442915000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
442915000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
442915000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 442915000
442933750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
442964000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
442964000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
442964000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 442964000
442982750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
443013000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
443013000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
443013000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 443013000
443013000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 443020500, now got 2 active
443013000: system.mem_ctrl.dram: Auto-precharged bank: 4
443031750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
443062000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
443062000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
443062000: system.mem_ctrl.dram: Activate at tick 443062000
443062000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 443062000, now got 3 active
443062000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 443075750
443094500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
443125000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
443125000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
443125000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 443125000
443143750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
443174000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
443174000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
443174000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 443174000
443192750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
443223000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
443223000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
443223000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 443223000
443241750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
443272000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
443272000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
443272000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 443272000
443290750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
443321000: system.mem_ctrl.dram: Address: 0x94350 Rank 1 Bank 2 Row 4
443321000: system.mem_ctrl.dram: Timing access to addr 0x94350, rank/bank/row 1 2 4
443321000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 443321000
443339750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
443370000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
443370000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
443370000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 443370000
443388750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
443419000: system.mem_ctrl.dram: Address: 0x94358 Rank 1 Bank 2 Row 4
443419000: system.mem_ctrl.dram: Timing access to addr 0x94358, rank/bank/row 1 2 4
443419000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 443419000
443437750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
443468000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
443468000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
443468000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 443468000
443486750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
443517000: system.mem_ctrl.dram: Address: 0x94360 Rank 1 Bank 2 Row 4
443517000: system.mem_ctrl.dram: Timing access to addr 0x94360, rank/bank/row 1 2 4
443517000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 443517000
443535750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
443566000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
443566000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
443566000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 443566000
443584750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
443615000: system.mem_ctrl.dram: Address: 0x94368 Rank 1 Bank 2 Row 4
443615000: system.mem_ctrl.dram: Timing access to addr 0x94368, rank/bank/row 1 2 4
443615000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 443615000
443633750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
443664000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
443664000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
443664000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 443664000
443682750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
443713000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
443713000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
443713000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 443713000
443731750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
443762000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
443762000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
443762000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 443762000
443780750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
443811000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
443811000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
443811000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 443811000
443816250: 1: Refresh due
443816250: 1: Precharging all
443816250: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 443816250, now got 1 active
443816250: system.mem_ctrl.dram: Precharging bank 6, rank 1 at tick 443816250, now got 0 active
443816250: 0: Refresh due
443816250: 0: Precharging all
443816250: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 443818500, now got 2 active
443816250: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 443818500, now got 1 active
443816250: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 443818500, now got 0 active
443829750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
443860000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
444090000: 1: Scheduling next request after refreshing rank 1
444092250: 0: Scheduling next request after refreshing rank 0
444092250: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
444092250: system.mem_ctrl.dram: Activate at tick 444092250
444092250: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 444092250, now got 1 active
444092250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 444106000
444124750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
444155000: system.mem_ctrl.dram: Address: 0xb7c0 Rank 0 Bank 5 Row 0
444155000: system.mem_ctrl.dram: Timing access to addr 0xb7c0, rank/bank/row 0 5 0
444155000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 444155000
444173750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
444204000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
444204000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
444204000: system.mem_ctrl.dram: Activate at tick 444204000
444204000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 444204000, now got 2 active
444204000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 444217750
444236500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
444267000: system.mem_ctrl.dram: Address: 0xb7c0 Rank 0 Bank 5 Row 0
444267000: system.mem_ctrl.dram: Timing access to addr 0xb7c0, rank/bank/row 0 5 0
444267000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 444267000
444285750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
444316000: system.mem_ctrl.dram: Address: 0x80210 Rank 0 Bank 0 Row 4
444316000: system.mem_ctrl.dram: Timing access to addr 0x80210, rank/bank/row 0 0 4
444316000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 444316000
444334750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
444365000: system.mem_ctrl.dram: Address: 0xb7c8 Rank 0 Bank 5 Row 0
444365000: system.mem_ctrl.dram: Timing access to addr 0xb7c8, rank/bank/row 0 5 0
444365000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 444365000
444383750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
444414000: system.mem_ctrl.dram: Address: 0xb7c8 Rank 0 Bank 5 Row 0
444414000: system.mem_ctrl.dram: Timing access to addr 0xb7c8, rank/bank/row 0 5 0
444414000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 444414000
444432750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
444463000: system.mem_ctrl.dram: Address: 0xb800 Rank 0 Bank 5 Row 0
444463000: system.mem_ctrl.dram: Timing access to addr 0xb800, rank/bank/row 0 5 0
444463000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 444463000
444481750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
444512000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
444512000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
444512000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 444512000
444530750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
444561000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
444561000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
444561000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 444561000
444579750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
444610000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
444610000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
444610000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 444610000
444628750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
444659000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
444659000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
444659000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 444659000
444677750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
444708000: system.mem_ctrl.dram: Address: 0x802b8 Rank 0 Bank 0 Row 4
444708000: system.mem_ctrl.dram: Timing access to addr 0x802b8, rank/bank/row 0 0 4
444708000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 444708000
444726750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
444757000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
444757000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
444757000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 444757000
444775750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
444806000: system.mem_ctrl.dram: Address: 0x5d470 Rank 1 Bank 6 Row 2
444806000: system.mem_ctrl.dram: Timing access to addr 0x5d470, rank/bank/row 1 6 2
444806000: system.mem_ctrl.dram: Activate at tick 444806000
444806000: system.mem_ctrl.dram: Activate bank 6, rank 1 at tick 444806000, now got 1 active
444806000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 444819750
444838500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
444869000: system.mem_ctrl.dram: Address: 0xb810 Rank 0 Bank 5 Row 0
444869000: system.mem_ctrl.dram: Timing access to addr 0xb810, rank/bank/row 0 5 0
444869000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 444869000
444887750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
444918000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
444918000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
444918000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 444918000
444936750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
444967000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
444967000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
444967000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 444967000
444985750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
445016000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
445016000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
445016000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 445016000
445034750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
445065000: system.mem_ctrl.dram: Address: 0x61058 Rank 0 Bank 0 Row 3
445065000: system.mem_ctrl.dram: Timing access to addr 0x61058, rank/bank/row 0 0 3
445065000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 445065000, now got 1 active
445065000: system.mem_ctrl.dram: Activate at tick 445078750
445065000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 445078750, now got 2 active
445065000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 445092500
445111250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
445163000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
445163000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
445163000: system.mem_ctrl.dram: Activate at tick 445163000
445163000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 445163000, now got 3 active
445163000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 445176750
445195500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
445247000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
445247000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
445247000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 445247000
445265750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
445296000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
445296000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
445296000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 445296000
445314750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
445366000: system.mem_ctrl.dram: Address: 0x28a30 Rank 0 Bank 4 Row 1
445366000: system.mem_ctrl.dram: Timing access to addr 0x28a30, rank/bank/row 0 4 1
445366000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 445366000
445384750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
445415000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
445415000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
445415000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 445415000
445433750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
445464000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
445464000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
445464000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 445464000
445482750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
445534000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
445534000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
445534000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 445534000
445552750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
445603000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
445603000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
445603000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 445603000
445621750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
445652000: system.mem_ctrl.dram: Address: 0x28a38 Rank 0 Bank 4 Row 1
445652000: system.mem_ctrl.dram: Timing access to addr 0x28a38, rank/bank/row 0 4 1
445652000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 445652000
445670750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
445701000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
445701000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
445701000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 445701000
445719750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
445750000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
445750000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
445750000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 445750000
445768750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
445799000: system.mem_ctrl.dram: Address: 0x28a40 Rank 0 Bank 4 Row 1
445799000: system.mem_ctrl.dram: Timing access to addr 0x28a40, rank/bank/row 0 4 1
445799000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 445799000
445817750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
445848000: system.mem_ctrl.dram: Address: 0x28a48 Rank 0 Bank 4 Row 1
445848000: system.mem_ctrl.dram: Timing access to addr 0x28a48, rank/bank/row 0 4 1
445848000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 445848000
445866750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
445897000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
445897000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
445897000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 445897000
445915750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
445946000: system.mem_ctrl.dram: Address: 0x80200 Rank 0 Bank 0 Row 4
445946000: system.mem_ctrl.dram: Timing access to addr 0x80200, rank/bank/row 0 0 4
445946000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 445946000, now got 2 active
445946000: system.mem_ctrl.dram: Activate at tick 445959750
445946000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 445959750, now got 3 active
445946000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 445973500
445992250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
446023000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
446023000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
446023000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 446023000
446041750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
446072000: system.mem_ctrl.dram: Address: 0x28b18 Rank 0 Bank 4 Row 1
446072000: system.mem_ctrl.dram: Timing access to addr 0x28b18, rank/bank/row 0 4 1
446072000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 446072000
446072000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 446079500, now got 2 active
446072000: system.mem_ctrl.dram: Auto-precharged bank: 4
446090750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
446121000: system.mem_ctrl.dram: Address: 0x28b18 Rank 0 Bank 4 Row 1
446121000: system.mem_ctrl.dram: Timing access to addr 0x28b18, rank/bank/row 0 4 1
446121000: system.mem_ctrl.dram: Activate at tick 446121000
446121000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 446121000, now got 3 active
446121000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 446134750
446153500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
446184000: system.mem_ctrl.dram: Address: 0x28b20 Rank 0 Bank 4 Row 1
446184000: system.mem_ctrl.dram: Timing access to addr 0x28b20, rank/bank/row 0 4 1
446184000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 446184000
446202750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
446233000: system.mem_ctrl.dram: Address: 0x28b20 Rank 0 Bank 4 Row 1
446233000: system.mem_ctrl.dram: Timing access to addr 0x28b20, rank/bank/row 0 4 1
446233000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 446233000
446251750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
446282000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
446282000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
446282000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 446282000
446300750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
446331000: system.mem_ctrl.dram: Address: 0x28b28 Rank 0 Bank 4 Row 1
446331000: system.mem_ctrl.dram: Timing access to addr 0x28b28, rank/bank/row 0 4 1
446331000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 446331000
446349750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
446380000: system.mem_ctrl.dram: Address: 0x28ac0 Rank 0 Bank 4 Row 1
446380000: system.mem_ctrl.dram: Timing access to addr 0x28ac0, rank/bank/row 0 4 1
446380000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 446380000
446398750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
446429000: system.mem_ctrl.dram: Address: 0x28ac8 Rank 0 Bank 4 Row 1
446429000: system.mem_ctrl.dram: Timing access to addr 0x28ac8, rank/bank/row 0 4 1
446429000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 446429000
446447750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
446478000: system.mem_ctrl.dram: Address: 0x80220 Rank 0 Bank 0 Row 4
446478000: system.mem_ctrl.dram: Timing access to addr 0x80220, rank/bank/row 0 0 4
446478000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 446478000
446496750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
446527000: system.mem_ctrl.dram: Address: 0x28ac8 Rank 0 Bank 4 Row 1
446527000: system.mem_ctrl.dram: Timing access to addr 0x28ac8, rank/bank/row 0 4 1
446527000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 446527000
446545750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
446576000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
446576000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
446576000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 446576000
446594750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
446646000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
446646000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
446646000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 446646000
446664750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
446695000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
446695000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
446695000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 446695000
446713750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
446744000: system.mem_ctrl.dram: Address: 0x28ad0 Rank 0 Bank 4 Row 1
446744000: system.mem_ctrl.dram: Timing access to addr 0x28ad0, rank/bank/row 0 4 1
446744000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 446744000
446762750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
446793000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
446793000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
446793000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 446793000
446811750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
446862000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
446862000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
446862000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 446862000
446880750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
446911000: system.mem_ctrl.dram: Address: 0x28ad8 Rank 0 Bank 4 Row 1
446911000: system.mem_ctrl.dram: Timing access to addr 0x28ad8, rank/bank/row 0 4 1
446911000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 446911000
446929750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
446960000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
446960000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
446960000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 446960000
446978750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
447030000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
447030000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
447030000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 447030000
447048750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
447079000: system.mem_ctrl.dram: Address: 0x28ae0 Rank 0 Bank 4 Row 1
447079000: system.mem_ctrl.dram: Timing access to addr 0x28ae0, rank/bank/row 0 4 1
447079000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 447079000
447079000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 447086500, now got 2 active
447079000: system.mem_ctrl.dram: Auto-precharged bank: 4
447097750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
447128000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
447128000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
447128000: system.mem_ctrl.dram: Activate at tick 447128000
447128000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 447128000, now got 3 active
447128000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 447141750
447160500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
447191000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
447191000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
447191000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 447191000
447209750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
447240000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
447240000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
447240000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 447240000
447258750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
447289000: system.mem_ctrl.dram: Address: 0x28ae8 Rank 0 Bank 4 Row 1
447289000: system.mem_ctrl.dram: Timing access to addr 0x28ae8, rank/bank/row 0 4 1
447289000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 447289000
447307750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
447338000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
447338000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
447338000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 447338000
447356750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
447387000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
447387000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
447387000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 447387000
447405750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
447436000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
447436000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
447436000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 447436000
447454750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
447485000: system.mem_ctrl.dram: Address: 0x28af0 Rank 0 Bank 4 Row 1
447485000: system.mem_ctrl.dram: Timing access to addr 0x28af0, rank/bank/row 0 4 1
447485000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 447485000
447503750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
447534000: system.mem_ctrl.dram: Address: 0x28af8 Rank 0 Bank 4 Row 1
447534000: system.mem_ctrl.dram: Timing access to addr 0x28af8, rank/bank/row 0 4 1
447534000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 447534000
447552750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
447583000: system.mem_ctrl.dram: Address: 0x80200 Rank 0 Bank 0 Row 4
447583000: system.mem_ctrl.dram: Timing access to addr 0x80200, rank/bank/row 0 0 4
447583000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 447583000
447601750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
447632000: system.mem_ctrl.dram: Address: 0x28af8 Rank 0 Bank 4 Row 1
447632000: system.mem_ctrl.dram: Timing access to addr 0x28af8, rank/bank/row 0 4 1
447632000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 447632000
447650750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
447681000: system.mem_ctrl.dram: Address: 0x28af8 Rank 0 Bank 4 Row 1
447681000: system.mem_ctrl.dram: Timing access to addr 0x28af8, rank/bank/row 0 4 1
447681000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 447681000
447699750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
447730000: system.mem_ctrl.dram: Address: 0x28b00 Rank 0 Bank 4 Row 1
447730000: system.mem_ctrl.dram: Timing access to addr 0x28b00, rank/bank/row 0 4 1
447730000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 447730000
447748750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
447800000: system.mem_ctrl.dram: Address: 0x27e90 Rank 0 Bank 3 Row 1
447800000: system.mem_ctrl.dram: Timing access to addr 0x27e90, rank/bank/row 0 3 1
447800000: system.mem_ctrl.dram: Activate at tick 447800000
447800000: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 447800000, now got 4 active
447800000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 447813750
447832500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
447863000: system.mem_ctrl.dram: Address: 0x27e90 Rank 0 Bank 3 Row 1
447863000: system.mem_ctrl.dram: Timing access to addr 0x27e90, rank/bank/row 0 3 1
447863000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 447863000
447881750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
447933000: system.mem_ctrl.dram: Address: 0x27e90 Rank 0 Bank 3 Row 1
447933000: system.mem_ctrl.dram: Timing access to addr 0x27e90, rank/bank/row 0 3 1
447933000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 447933000
447951750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
447982000: system.mem_ctrl.dram: Address: 0x27e90 Rank 0 Bank 3 Row 1
447982000: system.mem_ctrl.dram: Timing access to addr 0x27e90, rank/bank/row 0 3 1
447982000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 447982000
448000750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
448031000: system.mem_ctrl.dram: Address: 0x27e98 Rank 0 Bank 3 Row 1
448031000: system.mem_ctrl.dram: Timing access to addr 0x27e98, rank/bank/row 0 3 1
448031000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 448031000
448049750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
448080000: system.mem_ctrl.dram: Address: 0x27ea0 Rank 0 Bank 3 Row 1
448080000: system.mem_ctrl.dram: Timing access to addr 0x27ea0, rank/bank/row 0 3 1
448080000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 448080000
448098750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
448129000: system.mem_ctrl.dram: Address: 0x94338 Rank 1 Bank 2 Row 4
448150000: system.mem_ctrl.dram: Address: 0x27d70 Rank 0 Bank 3 Row 1
448150000: system.mem_ctrl.dram: Timing access to addr 0x27d70, rank/bank/row 0 3 1
448150000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 448150000
448168750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
448220000: system.mem_ctrl.dram: Address: 0x27d70 Rank 0 Bank 3 Row 1
448220000: system.mem_ctrl.dram: Timing access to addr 0x27d70, rank/bank/row 0 3 1
448220000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 448220000
448238750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
448269000: system.mem_ctrl.dram: Address: 0x27d78 Rank 0 Bank 3 Row 1
448269000: system.mem_ctrl.dram: Timing access to addr 0x27d78, rank/bank/row 0 3 1
448269000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 448269000
448287750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
448339000: system.mem_ctrl.dram: Address: 0x27d78 Rank 0 Bank 3 Row 1
448339000: system.mem_ctrl.dram: Timing access to addr 0x27d78, rank/bank/row 0 3 1
448339000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 448339000
448357750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
448388000: system.mem_ctrl.dram: Address: 0x27d78 Rank 0 Bank 3 Row 1
448388000: system.mem_ctrl.dram: Timing access to addr 0x27d78, rank/bank/row 0 3 1
448388000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 448388000
448406750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
448437000: system.mem_ctrl.dram: Address: 0x27d80 Rank 0 Bank 3 Row 1
448437000: system.mem_ctrl.dram: Timing access to addr 0x27d80, rank/bank/row 0 3 1
448437000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 448437000
448455750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
448507000: system.mem_ctrl.dram: Address: 0x27d80 Rank 0 Bank 3 Row 1
448507000: system.mem_ctrl.dram: Timing access to addr 0x27d80, rank/bank/row 0 3 1
448507000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 448507000
448525750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
448556000: system.mem_ctrl.dram: Address: 0x27d80 Rank 0 Bank 3 Row 1
448556000: system.mem_ctrl.dram: Timing access to addr 0x27d80, rank/bank/row 0 3 1
448556000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 448556000
448574750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
448605000: system.mem_ctrl.dram: Address: 0x27d88 Rank 0 Bank 3 Row 1
448605000: system.mem_ctrl.dram: Timing access to addr 0x27d88, rank/bank/row 0 3 1
448605000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 448605000
448623750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
448674000: system.mem_ctrl.dram: Address: 0x27d88 Rank 0 Bank 3 Row 1
448674000: system.mem_ctrl.dram: Timing access to addr 0x27d88, rank/bank/row 0 3 1
448674000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 448674000
448674000: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 448681500, now got 3 active
448674000: system.mem_ctrl.dram: Auto-precharged bank: 3
448692750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
448723000: system.mem_ctrl.dram: Address: 0x27d88 Rank 0 Bank 3 Row 1
448723000: system.mem_ctrl.dram: Timing access to addr 0x27d88, rank/bank/row 0 3 1
448723000: system.mem_ctrl.dram: Activate at tick 448723000
448723000: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 448723000, now got 4 active
448723000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 448736750
448755500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
448786000: system.mem_ctrl.dram: Address: 0x27d90 Rank 0 Bank 3 Row 1
448786000: system.mem_ctrl.dram: Timing access to addr 0x27d90, rank/bank/row 0 3 1
448786000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 448786000
448804750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
448835000: system.mem_ctrl.dram: Address: 0x27e18 Rank 0 Bank 3 Row 1
448835000: system.mem_ctrl.dram: Timing access to addr 0x27e18, rank/bank/row 0 3 1
448835000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 448835000
448853750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
448884000: system.mem_ctrl.dram: Address: 0x801f0 Rank 0 Bank 0 Row 4
448884000: system.mem_ctrl.dram: Timing access to addr 0x801f0, rank/bank/row 0 0 4
448884000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 448884000
448902750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
448933000: system.mem_ctrl.dram: Address: 0x27e18 Rank 0 Bank 3 Row 1
448933000: system.mem_ctrl.dram: Timing access to addr 0x27e18, rank/bank/row 0 3 1
448933000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 448933000
448951750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
448982000: system.mem_ctrl.dram: Address: 0x80200 Rank 0 Bank 0 Row 4
448982000: system.mem_ctrl.dram: Timing access to addr 0x80200, rank/bank/row 0 0 4
448982000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 448982000
449000750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
449031000: system.mem_ctrl.dram: Address: 0x27e20 Rank 0 Bank 3 Row 1
449031000: system.mem_ctrl.dram: Timing access to addr 0x27e20, rank/bank/row 0 3 1
449031000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 449031000
449049750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
449080000: system.mem_ctrl.dram: Address: 0x27e20 Rank 0 Bank 3 Row 1
449080000: system.mem_ctrl.dram: Timing access to addr 0x27e20, rank/bank/row 0 3 1
449080000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 449080000
449098750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
449129000: system.mem_ctrl.dram: Address: 0x27e28 Rank 0 Bank 3 Row 1
449129000: system.mem_ctrl.dram: Timing access to addr 0x27e28, rank/bank/row 0 3 1
449129000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 449129000
449147750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
449178000: system.mem_ctrl.dram: Address: 0x27da0 Rank 0 Bank 3 Row 1
449178000: system.mem_ctrl.dram: Timing access to addr 0x27da0, rank/bank/row 0 3 1
449178000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 449178000
449196750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
449227000: system.mem_ctrl.dram: Address: 0x802b8 Rank 0 Bank 0 Row 4
449227000: system.mem_ctrl.dram: Timing access to addr 0x802b8, rank/bank/row 0 0 4
449227000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 449227000
449245750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
449276000: system.mem_ctrl.dram: Address: 0x27da8 Rank 0 Bank 3 Row 1
449276000: system.mem_ctrl.dram: Timing access to addr 0x27da8, rank/bank/row 0 3 1
449276000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 449276000
449294750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
449325000: system.mem_ctrl.dram: Address: 0x27da8 Rank 0 Bank 3 Row 1
449325000: system.mem_ctrl.dram: Timing access to addr 0x27da8, rank/bank/row 0 3 1
449325000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 449325000
449343750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
449374000: system.mem_ctrl.dram: Address: 0x27da8 Rank 0 Bank 3 Row 1
449374000: system.mem_ctrl.dram: Timing access to addr 0x27da8, rank/bank/row 0 3 1
449374000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 449374000
449392750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
449423000: system.mem_ctrl.dram: Address: 0x27db0 Rank 0 Bank 3 Row 1
449423000: system.mem_ctrl.dram: Timing access to addr 0x27db0, rank/bank/row 0 3 1
449423000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 449423000
449441750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
449472000: system.mem_ctrl.dram: Address: 0x27db0 Rank 0 Bank 3 Row 1
449472000: system.mem_ctrl.dram: Timing access to addr 0x27db0, rank/bank/row 0 3 1
449472000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 449472000
449490750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
449521000: system.mem_ctrl.dram: Address: 0x610b8 Rank 0 Bank 0 Row 3
449521000: system.mem_ctrl.dram: Timing access to addr 0x610b8, rank/bank/row 0 0 3
449521000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 449521000, now got 3 active
449521000: system.mem_ctrl.dram: Activate at tick 449534750
449521000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 449534750, now got 4 active
449521000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 449548500
449567250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
449619000: system.mem_ctrl.dram: Address: 0x29380 Rank 0 Bank 4 Row 1
449619000: system.mem_ctrl.dram: Timing access to addr 0x29380, rank/bank/row 0 4 1
449619000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 449619000
449637750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
449668000: system.mem_ctrl.dram: Address: 0x942e8 Rank 1 Bank 2 Row 4
449689000: system.mem_ctrl.dram: Address: 0x29380 Rank 0 Bank 4 Row 1
449689000: system.mem_ctrl.dram: Timing access to addr 0x29380, rank/bank/row 0 4 1
449689000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 449689000
449707750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
449738000: system.mem_ctrl.dram: Address: 0x29388 Rank 0 Bank 4 Row 1
449738000: system.mem_ctrl.dram: Timing access to addr 0x29388, rank/bank/row 0 4 1
449738000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 449738000
449756750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
449808000: system.mem_ctrl.dram: Address: 0x29388 Rank 0 Bank 4 Row 1
449808000: system.mem_ctrl.dram: Timing access to addr 0x29388, rank/bank/row 0 4 1
449808000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 449808000
449808000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 449815500, now got 3 active
449808000: system.mem_ctrl.dram: Auto-precharged bank: 4
449826750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
449857000: system.mem_ctrl.dram: Address: 0x29388 Rank 0 Bank 4 Row 1
449857000: system.mem_ctrl.dram: Timing access to addr 0x29388, rank/bank/row 0 4 1
449857000: system.mem_ctrl.dram: Activate at tick 449857000
449857000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 449857000, now got 4 active
449857000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 449870750
449889500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
449920000: system.mem_ctrl.dram: Address: 0x29390 Rank 0 Bank 4 Row 1
449920000: system.mem_ctrl.dram: Timing access to addr 0x29390, rank/bank/row 0 4 1
449920000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 449920000
449938750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
449990000: system.mem_ctrl.dram: Address: 0x29390 Rank 0 Bank 4 Row 1
449990000: system.mem_ctrl.dram: Timing access to addr 0x29390, rank/bank/row 0 4 1
449990000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 449990000
450008750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
450060000: system.mem_ctrl.dram: Address: 0x29390 Rank 0 Bank 4 Row 1
450060000: system.mem_ctrl.dram: Timing access to addr 0x29390, rank/bank/row 0 4 1
450060000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 450060000
450078750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
450109000: system.mem_ctrl.dram: Address: 0x29398 Rank 0 Bank 4 Row 1
450109000: system.mem_ctrl.dram: Timing access to addr 0x29398, rank/bank/row 0 4 1
450109000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 450109000
450127750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
450158000: system.mem_ctrl.dram: Address: 0x29398 Rank 0 Bank 4 Row 1
450158000: system.mem_ctrl.dram: Timing access to addr 0x29398, rank/bank/row 0 4 1
450158000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 450158000
450176750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
450228000: system.mem_ctrl.dram: Address: 0x29398 Rank 0 Bank 4 Row 1
450228000: system.mem_ctrl.dram: Timing access to addr 0x29398, rank/bank/row 0 4 1
450228000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 450228000
450246750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
450277000: system.mem_ctrl.dram: Address: 0x293a0 Rank 0 Bank 4 Row 1
450277000: system.mem_ctrl.dram: Timing access to addr 0x293a0, rank/bank/row 0 4 1
450277000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 450277000
450295750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
450347000: system.mem_ctrl.dram: Address: 0x293a0 Rank 0 Bank 4 Row 1
450347000: system.mem_ctrl.dram: Timing access to addr 0x293a0, rank/bank/row 0 4 1
450347000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 450347000
450365750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
450396000: system.mem_ctrl.dram: Address: 0x293a8 Rank 0 Bank 4 Row 1
450396000: system.mem_ctrl.dram: Timing access to addr 0x293a8, rank/bank/row 0 4 1
450396000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 450396000
450414750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
450445000: system.mem_ctrl.dram: Address: 0x293a8 Rank 0 Bank 4 Row 1
450445000: system.mem_ctrl.dram: Timing access to addr 0x293a8, rank/bank/row 0 4 1
450445000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 450445000
450463750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
450494000: system.mem_ctrl.dram: Address: 0x293a8 Rank 0 Bank 4 Row 1
450494000: system.mem_ctrl.dram: Timing access to addr 0x293a8, rank/bank/row 0 4 1
450494000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 450494000
450512750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
450543000: system.mem_ctrl.dram: Address: 0x293b0 Rank 0 Bank 4 Row 1
450543000: system.mem_ctrl.dram: Timing access to addr 0x293b0, rank/bank/row 0 4 1
450543000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 450543000
450561750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
450592000: system.mem_ctrl.dram: Address: 0x293b0 Rank 0 Bank 4 Row 1
450592000: system.mem_ctrl.dram: Timing access to addr 0x293b0, rank/bank/row 0 4 1
450592000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 450592000
450610750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
450641000: system.mem_ctrl.dram: Address: 0x293b0 Rank 0 Bank 4 Row 1
450641000: system.mem_ctrl.dram: Timing access to addr 0x293b0, rank/bank/row 0 4 1
450641000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 450641000
450659750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
450690000: system.mem_ctrl.dram: Address: 0x293b8 Rank 0 Bank 4 Row 1
450690000: system.mem_ctrl.dram: Timing access to addr 0x293b8, rank/bank/row 0 4 1
450690000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 450690000
450690000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 450697500, now got 3 active
450690000: system.mem_ctrl.dram: Auto-precharged bank: 4
450708750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
450739000: system.mem_ctrl.dram: Address: 0x293b8 Rank 0 Bank 4 Row 1
450739000: system.mem_ctrl.dram: Timing access to addr 0x293b8, rank/bank/row 0 4 1
450739000: system.mem_ctrl.dram: Activate at tick 450739000
450739000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 450739000, now got 4 active
450739000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 450752750
450771500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
450802000: system.mem_ctrl.dram: Address: 0x293b8 Rank 0 Bank 4 Row 1
450802000: system.mem_ctrl.dram: Timing access to addr 0x293b8, rank/bank/row 0 4 1
450802000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 450802000
450820750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
450851000: system.mem_ctrl.dram: Address: 0x293c0 Rank 0 Bank 4 Row 1
450851000: system.mem_ctrl.dram: Timing access to addr 0x293c0, rank/bank/row 0 4 1
450851000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 450851000
450869750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
450900000: system.mem_ctrl.dram: Address: 0x80254 Rank 0 Bank 0 Row 4
450900000: system.mem_ctrl.dram: Timing access to addr 0x80254, rank/bank/row 0 0 4
450900000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 450900000, now got 3 active
450900000: system.mem_ctrl.dram: Activate at tick 450913750
450900000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 450913750, now got 4 active
450900000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 450927500
450946250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
450977000: system.mem_ctrl.dram: Address: 0x293c0 Rank 0 Bank 4 Row 1
450977000: system.mem_ctrl.dram: Timing access to addr 0x293c0, rank/bank/row 0 4 1
450977000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 450977000
450995750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
451026000: system.mem_ctrl.dram: Address: 0x293c0 Rank 0 Bank 4 Row 1
451026000: system.mem_ctrl.dram: Timing access to addr 0x293c0, rank/bank/row 0 4 1
451026000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 451026000
451044750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
451075000: system.mem_ctrl.dram: Address: 0x293c8 Rank 0 Bank 4 Row 1
451075000: system.mem_ctrl.dram: Timing access to addr 0x293c8, rank/bank/row 0 4 1
451075000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 451075000
451093750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
451124000: system.mem_ctrl.dram: Address: 0x80250 Rank 0 Bank 0 Row 4
451124000: system.mem_ctrl.dram: Timing access to addr 0x80250, rank/bank/row 0 0 4
451124000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 451124000
451142750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
451173000: system.mem_ctrl.dram: Address: 0x293c8 Rank 0 Bank 4 Row 1
451173000: system.mem_ctrl.dram: Timing access to addr 0x293c8, rank/bank/row 0 4 1
451173000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 451173000
451191750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
451222000: system.mem_ctrl.dram: Address: 0x293c8 Rank 0 Bank 4 Row 1
451222000: system.mem_ctrl.dram: Timing access to addr 0x293c8, rank/bank/row 0 4 1
451222000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 451222000
451240750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
451271000: system.mem_ctrl.dram: Address: 0x293c8 Rank 0 Bank 4 Row 1
451271000: system.mem_ctrl.dram: Timing access to addr 0x293c8, rank/bank/row 0 4 1
451271000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 451271000
451289750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
451320000: system.mem_ctrl.dram: Address: 0x293d0 Rank 0 Bank 4 Row 1
451320000: system.mem_ctrl.dram: Timing access to addr 0x293d0, rank/bank/row 0 4 1
451320000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 451320000
451338750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
451390000: system.mem_ctrl.dram: Address: 0x134f0 Rank 1 Bank 1 Row 0
451390000: system.mem_ctrl.dram: Timing access to addr 0x134f0, rank/bank/row 1 1 0
451390000: system.mem_ctrl.dram: Activate at tick 451390000
451390000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 451390000, now got 2 active
451390000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 451403750
451422500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
451453000: system.mem_ctrl.dram: Address: 0x92e60 Rank 1 Bank 1 Row 4
451453000: system.mem_ctrl.dram: Timing access to addr 0x92e60, rank/bank/row 1 1 4
451453000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 451453000, now got 1 active
451453000: system.mem_ctrl.dram: Activate at tick 451466750
451453000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 451466750, now got 2 active
451453000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 451480500
451499250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
451530000: system.mem_ctrl.dram: Address: 0x134f0 Rank 1 Bank 1 Row 0
451530000: system.mem_ctrl.dram: Timing access to addr 0x134f0, rank/bank/row 1 1 0
451530000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 451530000, now got 1 active
451530000: system.mem_ctrl.dram: Activate at tick 451543750
451530000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 451543750, now got 2 active
451530000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 451557500
451576250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
451602500: 0: Refresh due
451602500: 0: Precharging all
451602500: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 451602500, now got 3 active
451602500: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 451602500, now got 2 active
451602500: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 451602500, now got 1 active
451602500: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 451602500, now got 0 active
451602500: 1: Refresh due
451602500: 1: Precharging all
451602500: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 451602500, now got 1 active
451602500: system.mem_ctrl.dram: Precharging bank 6, rank 1 at tick 451602500, now got 0 active
451607000: system.mem_ctrl.dram: Address: 0x134f8 Rank 1 Bank 1 Row 0
451876250: 0: Scheduling next request after refreshing rank 0
451876250: 1: Scheduling next request after refreshing rank 1
451876250: system.mem_ctrl.dram: Timing access to addr 0x134f8, rank/bank/row 1 1 0
451876250: system.mem_ctrl.dram: Activate at tick 451876250
451876250: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 451876250, now got 1 active
451876250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 451890000
451908750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
451939000: system.mem_ctrl.dram: Address: 0x134f8 Rank 1 Bank 1 Row 0
451939000: system.mem_ctrl.dram: Timing access to addr 0x134f8, rank/bank/row 1 1 0
451939000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 451939000
451957750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
451988000: system.mem_ctrl.dram: Address: 0x13500 Rank 1 Bank 1 Row 0
451988000: system.mem_ctrl.dram: Timing access to addr 0x13500, rank/bank/row 1 1 0
451988000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 451988000
452006750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
452037000: system.mem_ctrl.dram: Address: 0x13500 Rank 1 Bank 1 Row 0
452037000: system.mem_ctrl.dram: Timing access to addr 0x13500, rank/bank/row 1 1 0
452037000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 452037000
452055750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
452086000: system.mem_ctrl.dram: Address: 0x13508 Rank 1 Bank 1 Row 0
452086000: system.mem_ctrl.dram: Timing access to addr 0x13508, rank/bank/row 1 1 0
452086000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 452086000
452104750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
452135000: system.mem_ctrl.dram: Address: 0x13508 Rank 1 Bank 1 Row 0
452135000: system.mem_ctrl.dram: Timing access to addr 0x13508, rank/bank/row 1 1 0
452135000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 452135000
452153750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
452184000: system.mem_ctrl.dram: Address: 0x942d8 Rank 1 Bank 2 Row 4
452184000: system.mem_ctrl.dram: Timing access to addr 0x942d8, rank/bank/row 1 2 4
452184000: system.mem_ctrl.dram: Activate at tick 452184000
452184000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 452184000, now got 2 active
452184000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 452197750
452216500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
452247000: system.mem_ctrl.dram: Address: 0x293d0 Rank 0 Bank 4 Row 1
452247000: system.mem_ctrl.dram: Timing access to addr 0x293d0, rank/bank/row 0 4 1
452247000: system.mem_ctrl.dram: Activate at tick 452247000
452247000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 452247000, now got 1 active
452247000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 452260750
452279500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
452310000: system.mem_ctrl.dram: Address: 0x293d0 Rank 0 Bank 4 Row 1
452310000: system.mem_ctrl.dram: Timing access to addr 0x293d0, rank/bank/row 0 4 1
452310000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 452310000
452328750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
452359000: system.mem_ctrl.dram: Address: 0x293d8 Rank 0 Bank 4 Row 1
452359000: system.mem_ctrl.dram: Timing access to addr 0x293d8, rank/bank/row 0 4 1
452359000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 452359000
452377750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
452408000: system.mem_ctrl.dram: Address: 0x293d8 Rank 0 Bank 4 Row 1
452408000: system.mem_ctrl.dram: Timing access to addr 0x293d8, rank/bank/row 0 4 1
452408000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 452408000
452426750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
452457000: system.mem_ctrl.dram: Address: 0x293d8 Rank 0 Bank 4 Row 1
452457000: system.mem_ctrl.dram: Timing access to addr 0x293d8, rank/bank/row 0 4 1
452457000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 452457000
452475750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
452506000: system.mem_ctrl.dram: Address: 0x293d8 Rank 0 Bank 4 Row 1
452506000: system.mem_ctrl.dram: Timing access to addr 0x293d8, rank/bank/row 0 4 1
452506000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 452506000
452524750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
452555000: system.mem_ctrl.dram: Address: 0x293e0 Rank 0 Bank 4 Row 1
452555000: system.mem_ctrl.dram: Timing access to addr 0x293e0, rank/bank/row 0 4 1
452555000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 452555000
452573750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
452604000: system.mem_ctrl.dram: Address: 0x293e0 Rank 0 Bank 4 Row 1
452604000: system.mem_ctrl.dram: Timing access to addr 0x293e0, rank/bank/row 0 4 1
452604000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 452604000
452622750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
452653000: system.mem_ctrl.dram: Address: 0x293e0 Rank 0 Bank 4 Row 1
452653000: system.mem_ctrl.dram: Timing access to addr 0x293e0, rank/bank/row 0 4 1
452653000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 452653000
452671750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
452702000: system.mem_ctrl.dram: Address: 0x293e8 Rank 0 Bank 4 Row 1
452702000: system.mem_ctrl.dram: Timing access to addr 0x293e8, rank/bank/row 0 4 1
452702000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 452702000
452720750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
452751000: system.mem_ctrl.dram: Address: 0x80270 Rank 0 Bank 0 Row 4
452751000: system.mem_ctrl.dram: Timing access to addr 0x80270, rank/bank/row 0 0 4
452751000: system.mem_ctrl.dram: Activate at tick 452751000
452751000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 452751000, now got 2 active
452751000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 452764750
452783500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
452814000: system.mem_ctrl.dram: Address: 0x293e8 Rank 0 Bank 4 Row 1
452814000: system.mem_ctrl.dram: Timing access to addr 0x293e8, rank/bank/row 0 4 1
452814000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 452814000
452832750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
452863000: system.mem_ctrl.dram: Address: 0x293e8 Rank 0 Bank 4 Row 1
452863000: system.mem_ctrl.dram: Timing access to addr 0x293e8, rank/bank/row 0 4 1
452863000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 452863000
452881750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
452912000: system.mem_ctrl.dram: Address: 0x293f0 Rank 0 Bank 4 Row 1
452912000: system.mem_ctrl.dram: Timing access to addr 0x293f0, rank/bank/row 0 4 1
452912000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 452912000
452930750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
452961000: system.mem_ctrl.dram: Address: 0x293f0 Rank 0 Bank 4 Row 1
452961000: system.mem_ctrl.dram: Timing access to addr 0x293f0, rank/bank/row 0 4 1
452961000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 452961000
452979750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
453010000: system.mem_ctrl.dram: Address: 0x293f8 Rank 0 Bank 4 Row 1
453010000: system.mem_ctrl.dram: Timing access to addr 0x293f8, rank/bank/row 0 4 1
453010000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 453010000
453028750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
453059000: system.mem_ctrl.dram: Address: 0x29400 Rank 0 Bank 4 Row 1
453059000: system.mem_ctrl.dram: Timing access to addr 0x29400, rank/bank/row 0 4 1
453059000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 453059000
453059000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 453066500, now got 1 active
453059000: system.mem_ctrl.dram: Auto-precharged bank: 4
453077750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
453128000: system.mem_ctrl.dram: Address: 0x29400 Rank 0 Bank 4 Row 1
453128000: system.mem_ctrl.dram: Timing access to addr 0x29400, rank/bank/row 0 4 1
453128000: system.mem_ctrl.dram: Activate at tick 453128000
453128000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 453128000, now got 2 active
453128000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 453141750
453160500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
453191000: system.mem_ctrl.dram: Address: 0x29408 Rank 0 Bank 4 Row 1
453191000: system.mem_ctrl.dram: Timing access to addr 0x29408, rank/bank/row 0 4 1
453191000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 453191000
453209750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
453240000: system.mem_ctrl.dram: Address: 0x942f0 Rank 1 Bank 2 Row 4
453240000: system.mem_ctrl.dram: Timing access to addr 0x942f0, rank/bank/row 1 2 4
453240000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 453240000
453258750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
453289000: system.mem_ctrl.dram: Address: 0x29408 Rank 0 Bank 4 Row 1
453289000: system.mem_ctrl.dram: Timing access to addr 0x29408, rank/bank/row 0 4 1
453289000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 453289000
453307750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
453338000: system.mem_ctrl.dram: Address: 0x942f8 Rank 1 Bank 2 Row 4
453338000: system.mem_ctrl.dram: Timing access to addr 0x942f8, rank/bank/row 1 2 4
453338000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 453338000
453356750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
453387000: system.mem_ctrl.dram: Address: 0x29408 Rank 0 Bank 4 Row 1
453387000: system.mem_ctrl.dram: Timing access to addr 0x29408, rank/bank/row 0 4 1
453387000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 453387000
453405750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
453436000: system.mem_ctrl.dram: Address: 0x29410 Rank 0 Bank 4 Row 1
453436000: system.mem_ctrl.dram: Timing access to addr 0x29410, rank/bank/row 0 4 1
453436000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 453436000
453454750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
453485000: system.mem_ctrl.dram: Address: 0x94300 Rank 1 Bank 2 Row 4
453485000: system.mem_ctrl.dram: Timing access to addr 0x94300, rank/bank/row 1 2 4
453485000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 453485000
453503750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
453534000: system.mem_ctrl.dram: Address: 0x29410 Rank 0 Bank 4 Row 1
453534000: system.mem_ctrl.dram: Timing access to addr 0x29410, rank/bank/row 0 4 1
453534000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 453534000
453552750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
453583000: system.mem_ctrl.dram: Address: 0x29418 Rank 0 Bank 4 Row 1
453583000: system.mem_ctrl.dram: Timing access to addr 0x29418, rank/bank/row 0 4 1
453583000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 453583000
453601750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
453632000: system.mem_ctrl.dram: Address: 0x94308 Rank 1 Bank 2 Row 4
453632000: system.mem_ctrl.dram: Timing access to addr 0x94308, rank/bank/row 1 2 4
453632000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 453632000
453650750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
453681000: system.mem_ctrl.dram: Address: 0x29418 Rank 0 Bank 4 Row 1
453681000: system.mem_ctrl.dram: Timing access to addr 0x29418, rank/bank/row 0 4 1
453681000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 453681000
453699750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
453730000: system.mem_ctrl.dram: Address: 0x94310 Rank 1 Bank 2 Row 4
453730000: system.mem_ctrl.dram: Timing access to addr 0x94310, rank/bank/row 1 2 4
453730000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 453730000
453748750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
453779000: system.mem_ctrl.dram: Address: 0x29418 Rank 0 Bank 4 Row 1
453779000: system.mem_ctrl.dram: Timing access to addr 0x29418, rank/bank/row 0 4 1
453779000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 453779000
453797750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
453828000: system.mem_ctrl.dram: Address: 0x29420 Rank 0 Bank 4 Row 1
453828000: system.mem_ctrl.dram: Timing access to addr 0x29420, rank/bank/row 0 4 1
453828000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 453828000
453846750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
453877000: system.mem_ctrl.dram: Address: 0x29420 Rank 0 Bank 4 Row 1
453877000: system.mem_ctrl.dram: Timing access to addr 0x29420, rank/bank/row 0 4 1
453877000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 453877000
453895750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
453926000: system.mem_ctrl.dram: Address: 0x94318 Rank 1 Bank 2 Row 4
453926000: system.mem_ctrl.dram: Timing access to addr 0x94318, rank/bank/row 1 2 4
453926000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 453926000
453944750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
453975000: system.mem_ctrl.dram: Address: 0x27db0 Rank 0 Bank 3 Row 1
453975000: system.mem_ctrl.dram: Timing access to addr 0x27db0, rank/bank/row 0 3 1
453975000: system.mem_ctrl.dram: Activate at tick 453975000
453975000: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 453975000, now got 3 active
453975000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 453988750
454007500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
454038000: system.mem_ctrl.dram: Address: 0x27db8 Rank 0 Bank 3 Row 1
454038000: system.mem_ctrl.dram: Timing access to addr 0x27db8, rank/bank/row 0 3 1
454038000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 454038000
454056750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
454087000: system.mem_ctrl.dram: Address: 0x80260 Rank 0 Bank 0 Row 4
454087000: system.mem_ctrl.dram: Timing access to addr 0x80260, rank/bank/row 0 0 4
454087000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 454087000
454105750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
454136000: system.mem_ctrl.dram: Address: 0x27db8 Rank 0 Bank 3 Row 1
454136000: system.mem_ctrl.dram: Timing access to addr 0x27db8, rank/bank/row 0 3 1
454136000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 454136000
454154750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
454185000: system.mem_ctrl.dram: Address: 0x27db8 Rank 0 Bank 3 Row 1
454185000: system.mem_ctrl.dram: Timing access to addr 0x27db8, rank/bank/row 0 3 1
454185000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 454185000
454203750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
454234000: system.mem_ctrl.dram: Address: 0x27dc0 Rank 0 Bank 3 Row 1
454234000: system.mem_ctrl.dram: Timing access to addr 0x27dc0, rank/bank/row 0 3 1
454234000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 454234000
454252750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
454283000: system.mem_ctrl.dram: Address: 0x27dc0 Rank 0 Bank 3 Row 1
454283000: system.mem_ctrl.dram: Timing access to addr 0x27dc0, rank/bank/row 0 3 1
454283000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 454283000
454301750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
454332000: system.mem_ctrl.dram: Address: 0x27dc0 Rank 0 Bank 3 Row 1
454332000: system.mem_ctrl.dram: Timing access to addr 0x27dc0, rank/bank/row 0 3 1
454332000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 454332000
454350750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
454381000: system.mem_ctrl.dram: Address: 0x27dc0 Rank 0 Bank 3 Row 1
454381000: system.mem_ctrl.dram: Timing access to addr 0x27dc0, rank/bank/row 0 3 1
454381000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 454381000
454399750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
454430000: system.mem_ctrl.dram: Address: 0x27dc8 Rank 0 Bank 3 Row 1
454430000: system.mem_ctrl.dram: Timing access to addr 0x27dc8, rank/bank/row 0 3 1
454430000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 454430000
454448750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
454479000: system.mem_ctrl.dram: Address: 0x27dc8 Rank 0 Bank 3 Row 1
454479000: system.mem_ctrl.dram: Timing access to addr 0x27dc8, rank/bank/row 0 3 1
454479000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 454479000
454497750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
454528000: system.mem_ctrl.dram: Address: 0x27dc8 Rank 0 Bank 3 Row 1
454528000: system.mem_ctrl.dram: Timing access to addr 0x27dc8, rank/bank/row 0 3 1
454528000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 454528000
454546750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
454577000: system.mem_ctrl.dram: Address: 0x27dc8 Rank 0 Bank 3 Row 1
454577000: system.mem_ctrl.dram: Timing access to addr 0x27dc8, rank/bank/row 0 3 1
454577000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 454577000
454595750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
454626000: system.mem_ctrl.dram: Address: 0x27dd0 Rank 0 Bank 3 Row 1
454626000: system.mem_ctrl.dram: Timing access to addr 0x27dd0, rank/bank/row 0 3 1
454626000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 454626000
454644750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
454675000: system.mem_ctrl.dram: Address: 0x27dd0 Rank 0 Bank 3 Row 1
454675000: system.mem_ctrl.dram: Timing access to addr 0x27dd0, rank/bank/row 0 3 1
454675000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 454675000
454693750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
454724000: system.mem_ctrl.dram: Address: 0x27dd8 Rank 0 Bank 3 Row 1
454724000: system.mem_ctrl.dram: Timing access to addr 0x27dd8, rank/bank/row 0 3 1
454724000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 454724000
454742750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
454793000: system.mem_ctrl.dram: Address: 0x27dd8 Rank 0 Bank 3 Row 1
454793000: system.mem_ctrl.dram: Timing access to addr 0x27dd8, rank/bank/row 0 3 1
454793000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 454793000
454793000: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 454800500, now got 2 active
454793000: system.mem_ctrl.dram: Auto-precharged bank: 3
454811750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
454862000: system.mem_ctrl.dram: Address: 0x27dd8 Rank 0 Bank 3 Row 1
454862000: system.mem_ctrl.dram: Timing access to addr 0x27dd8, rank/bank/row 0 3 1
454862000: system.mem_ctrl.dram: Activate at tick 454862000
454862000: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 454862000, now got 3 active
454862000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 454875750
454894500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
454925000: system.mem_ctrl.dram: Address: 0x27de0 Rank 0 Bank 3 Row 1
454925000: system.mem_ctrl.dram: Timing access to addr 0x27de0, rank/bank/row 0 3 1
454925000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 454925000
454943750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
454995000: system.mem_ctrl.dram: Address: 0x27de0 Rank 0 Bank 3 Row 1
454995000: system.mem_ctrl.dram: Timing access to addr 0x27de0, rank/bank/row 0 3 1
454995000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 454995000
455013750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
455065000: system.mem_ctrl.dram: Address: 0x27de8 Rank 0 Bank 3 Row 1
455065000: system.mem_ctrl.dram: Timing access to addr 0x27de8, rank/bank/row 0 3 1
455065000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 455065000
455083750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
455135000: system.mem_ctrl.dram: Address: 0x27de8 Rank 0 Bank 3 Row 1
455135000: system.mem_ctrl.dram: Timing access to addr 0x27de8, rank/bank/row 0 3 1
455135000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 455135000
455153750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
455205000: system.mem_ctrl.dram: Address: 0x27df0 Rank 0 Bank 3 Row 1
455205000: system.mem_ctrl.dram: Timing access to addr 0x27df0, rank/bank/row 0 3 1
455205000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 455205000
455223750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
455275000: system.mem_ctrl.dram: Address: 0x27df0 Rank 0 Bank 3 Row 1
455275000: system.mem_ctrl.dram: Timing access to addr 0x27df0, rank/bank/row 0 3 1
455275000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 455275000
455293750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
455324000: system.mem_ctrl.dram: Address: 0x27df8 Rank 0 Bank 3 Row 1
455324000: system.mem_ctrl.dram: Timing access to addr 0x27df8, rank/bank/row 0 3 1
455324000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 455324000
455342750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
455373000: system.mem_ctrl.dram: Address: 0x27e70 Rank 0 Bank 3 Row 1
455373000: system.mem_ctrl.dram: Timing access to addr 0x27e70, rank/bank/row 0 3 1
455373000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 455373000
455391750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
455442000: system.mem_ctrl.dram: Address: 0x27e78 Rank 0 Bank 3 Row 1
455442000: system.mem_ctrl.dram: Timing access to addr 0x27e78, rank/bank/row 0 3 1
455442000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 455442000
455460750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
455491000: system.mem_ctrl.dram: Address: 0x27df8 Rank 0 Bank 3 Row 1
455491000: system.mem_ctrl.dram: Timing access to addr 0x27df8, rank/bank/row 0 3 1
455491000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 455491000
455509750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
455540000: system.mem_ctrl.dram: Address: 0x27e00 Rank 0 Bank 3 Row 1
455540000: system.mem_ctrl.dram: Timing access to addr 0x27e00, rank/bank/row 0 3 1
455540000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 455540000
455558750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
455610000: system.mem_ctrl.dram: Address: 0x27e00 Rank 0 Bank 3 Row 1
455610000: system.mem_ctrl.dram: Timing access to addr 0x27e00, rank/bank/row 0 3 1
455610000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 455610000
455628750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
455659000: system.mem_ctrl.dram: Address: 0x27e00 Rank 0 Bank 3 Row 1
455659000: system.mem_ctrl.dram: Timing access to addr 0x27e00, rank/bank/row 0 3 1
455659000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 455659000
455677750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
455708000: system.mem_ctrl.dram: Address: 0x27e08 Rank 0 Bank 3 Row 1
455708000: system.mem_ctrl.dram: Timing access to addr 0x27e08, rank/bank/row 0 3 1
455708000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 455708000
455726750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
455757000: system.mem_ctrl.dram: Address: 0x94320 Rank 1 Bank 2 Row 4
455757000: system.mem_ctrl.dram: Timing access to addr 0x94320, rank/bank/row 1 2 4
455757000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 455757000
455775750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
455806000: system.mem_ctrl.dram: Address: 0x27e08 Rank 0 Bank 3 Row 1
455806000: system.mem_ctrl.dram: Timing access to addr 0x27e08, rank/bank/row 0 3 1
455806000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 455806000
455806000: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 455813500, now got 2 active
455806000: system.mem_ctrl.dram: Auto-precharged bank: 3
455824750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
455855000: system.mem_ctrl.dram: Address: 0x94328 Rank 1 Bank 2 Row 4
455855000: system.mem_ctrl.dram: Timing access to addr 0x94328, rank/bank/row 1 2 4
455855000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 455855000
455873750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
455904000: system.mem_ctrl.dram: Address: 0x27e08 Rank 0 Bank 3 Row 1
455904000: system.mem_ctrl.dram: Timing access to addr 0x27e08, rank/bank/row 0 3 1
455904000: system.mem_ctrl.dram: Activate at tick 455904000
455904000: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 455904000, now got 3 active
455904000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 455917750
455936500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
455967000: system.mem_ctrl.dram: Address: 0x27e10 Rank 0 Bank 3 Row 1
455967000: system.mem_ctrl.dram: Timing access to addr 0x27e10, rank/bank/row 0 3 1
455967000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 455967000
455985750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
456016000: system.mem_ctrl.dram: Address: 0x94330 Rank 1 Bank 2 Row 4
456016000: system.mem_ctrl.dram: Timing access to addr 0x94330, rank/bank/row 1 2 4
456016000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 456016000
456034750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
456065000: system.mem_ctrl.dram: Address: 0x27e10 Rank 0 Bank 3 Row 1
456065000: system.mem_ctrl.dram: Timing access to addr 0x27e10, rank/bank/row 0 3 1
456065000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 456065000
456083750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
456114000: system.mem_ctrl.dram: Address: 0x27e10 Rank 0 Bank 3 Row 1
456114000: system.mem_ctrl.dram: Timing access to addr 0x27e10, rank/bank/row 0 3 1
456114000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 456114000
456132750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
456183000: system.mem_ctrl.dram: Address: 0x27ea0 Rank 0 Bank 3 Row 1
456183000: system.mem_ctrl.dram: Timing access to addr 0x27ea0, rank/bank/row 0 3 1
456183000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 456183000
456201750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
456232000: system.mem_ctrl.dram: Address: 0x27ea8 Rank 0 Bank 3 Row 1
456232000: system.mem_ctrl.dram: Timing access to addr 0x27ea8, rank/bank/row 0 3 1
456232000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 456232000
456250750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
456281000: system.mem_ctrl.dram: Address: 0x27ea8 Rank 0 Bank 3 Row 1
456281000: system.mem_ctrl.dram: Timing access to addr 0x27ea8, rank/bank/row 0 3 1
456281000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 456281000
456299750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
456330000: system.mem_ctrl.dram: Address: 0x27e98 Rank 0 Bank 3 Row 1
456330000: system.mem_ctrl.dram: Timing access to addr 0x27e98, rank/bank/row 0 3 1
456330000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 456330000
456348750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
456379000: system.mem_ctrl.dram: Address: 0x94340 Rank 1 Bank 2 Row 4
456379000: system.mem_ctrl.dram: Timing access to addr 0x94340, rank/bank/row 1 2 4
456379000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 456379000
456397750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
456428000: system.mem_ctrl.dram: Address: 0x27e98 Rank 0 Bank 3 Row 1
456428000: system.mem_ctrl.dram: Timing access to addr 0x27e98, rank/bank/row 0 3 1
456428000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 456428000
456446750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
456477000: system.mem_ctrl.dram: Address: 0x27e98 Rank 0 Bank 3 Row 1
456477000: system.mem_ctrl.dram: Timing access to addr 0x27e98, rank/bank/row 0 3 1
456477000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 456477000
456495750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
456526000: system.mem_ctrl.dram: Address: 0x27e98 Rank 0 Bank 3 Row 1
456526000: system.mem_ctrl.dram: Timing access to addr 0x27e98, rank/bank/row 0 3 1
456526000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 456526000
456544750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
456575000: system.mem_ctrl.dram: Address: 0x94348 Rank 1 Bank 2 Row 4
456575000: system.mem_ctrl.dram: Timing access to addr 0x94348, rank/bank/row 1 2 4
456575000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 456575000
456593750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
456624000: system.mem_ctrl.dram: Address: 0x28b00 Rank 0 Bank 4 Row 1
456624000: system.mem_ctrl.dram: Timing access to addr 0x28b00, rank/bank/row 0 4 1
456624000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 456624000
456642750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
456673000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
456673000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
456673000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 456673000
456691750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
456722000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
456722000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
456722000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 456722000
456740750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
456771000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
456771000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
456771000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 456771000
456789750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
456820000: system.mem_ctrl.dram: Address: 0x94350 Rank 1 Bank 2 Row 4
456820000: system.mem_ctrl.dram: Timing access to addr 0x94350, rank/bank/row 1 2 4
456820000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 456820000
456838750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
456869000: system.mem_ctrl.dram: Address: 0x28b08 Rank 0 Bank 4 Row 1
456869000: system.mem_ctrl.dram: Timing access to addr 0x28b08, rank/bank/row 0 4 1
456869000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 456869000
456869000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 456876500, now got 2 active
456869000: system.mem_ctrl.dram: Auto-precharged bank: 4
456887750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
456918000: system.mem_ctrl.dram: Address: 0x94358 Rank 1 Bank 2 Row 4
456918000: system.mem_ctrl.dram: Timing access to addr 0x94358, rank/bank/row 1 2 4
456918000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 456918000
456936750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
456967000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
456967000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
456967000: system.mem_ctrl.dram: Activate at tick 456967000
456967000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 456967000, now got 3 active
456967000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 456980750
456999500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
457030000: system.mem_ctrl.dram: Address: 0x94360 Rank 1 Bank 2 Row 4
457030000: system.mem_ctrl.dram: Timing access to addr 0x94360, rank/bank/row 1 2 4
457030000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 457030000
457048750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
457079000: system.mem_ctrl.dram: Address: 0x28b10 Rank 0 Bank 4 Row 1
457079000: system.mem_ctrl.dram: Timing access to addr 0x28b10, rank/bank/row 0 4 1
457079000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 457079000
457097750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
457128000: system.mem_ctrl.dram: Address: 0x94368 Rank 1 Bank 2 Row 4
457128000: system.mem_ctrl.dram: Timing access to addr 0x94368, rank/bank/row 1 2 4
457128000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 457128000
457128000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 457135500, now got 1 active
457128000: system.mem_ctrl.dram: Auto-precharged bank: 10
457146750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
457177000: system.mem_ctrl.dram: Address: 0xb818 Rank 0 Bank 5 Row 0
457177000: system.mem_ctrl.dram: Timing access to addr 0xb818, rank/bank/row 0 5 0
457177000: system.mem_ctrl.dram: Activate at tick 457177000
457177000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 457177000, now got 4 active
457177000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 457190750
457209500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
457240000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
457240000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
457240000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 457240000
457258750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
457289000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
457289000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
457289000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 457289000
457307750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
457338000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
457338000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
457338000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 457338000
457356750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
457387000: system.mem_ctrl.dram: Address: 0xb820 Rank 0 Bank 5 Row 0
457387000: system.mem_ctrl.dram: Timing access to addr 0xb820, rank/bank/row 0 5 0
457387000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 457387000
457405750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
457436000: system.mem_ctrl.dram: Address: 0xb7c0 Rank 0 Bank 5 Row 0
457436000: system.mem_ctrl.dram: Timing access to addr 0xb7c0, rank/bank/row 0 5 0
457436000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 457436000
457454750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
457485000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
457485000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
457485000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 457485000
457503750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
457534000: system.mem_ctrl.dram: Address: 0xb7c0 Rank 0 Bank 5 Row 0
457534000: system.mem_ctrl.dram: Timing access to addr 0xb7c0, rank/bank/row 0 5 0
457534000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 457534000
457552750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
457583000: system.mem_ctrl.dram: Address: 0x80210 Rank 0 Bank 0 Row 4
457583000: system.mem_ctrl.dram: Timing access to addr 0x80210, rank/bank/row 0 0 4
457583000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 457583000
457601750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
457632000: system.mem_ctrl.dram: Address: 0xb7c8 Rank 0 Bank 5 Row 0
457632000: system.mem_ctrl.dram: Timing access to addr 0xb7c8, rank/bank/row 0 5 0
457632000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 457632000
457650750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
457681000: system.mem_ctrl.dram: Address: 0xb7c8 Rank 0 Bank 5 Row 0
457681000: system.mem_ctrl.dram: Timing access to addr 0xb7c8, rank/bank/row 0 5 0
457681000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 457681000
457699750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
457730000: system.mem_ctrl.dram: Address: 0xb800 Rank 0 Bank 5 Row 0
457730000: system.mem_ctrl.dram: Timing access to addr 0xb800, rank/bank/row 0 5 0
457730000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 457730000
457748750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
457779000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
457779000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
457779000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 457779000
457797750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
457828000: system.mem_ctrl.dram: Address: 0xb808 Rank 0 Bank 5 Row 0
457828000: system.mem_ctrl.dram: Timing access to addr 0xb808, rank/bank/row 0 5 0
457828000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 457828000
457846750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
457877000: system.mem_ctrl.dram: Address: 0xb828 Rank 0 Bank 5 Row 0
457877000: system.mem_ctrl.dram: Timing access to addr 0xb828, rank/bank/row 0 5 0
457877000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 457877000
457895750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
457926000: system.mem_ctrl.dram: Address: 0xb828 Rank 0 Bank 5 Row 0
457926000: system.mem_ctrl.dram: Timing access to addr 0xb828, rank/bank/row 0 5 0
457926000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 457926000
457944750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
457975000: system.mem_ctrl.dram: Address: 0xb828 Rank 0 Bank 5 Row 0
457975000: system.mem_ctrl.dram: Timing access to addr 0xb828, rank/bank/row 0 5 0
457975000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 457975000
457993750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
458024000: system.mem_ctrl.dram: Address: 0x94370 Rank 1 Bank 2 Row 4
458024000: system.mem_ctrl.dram: Timing access to addr 0x94370, rank/bank/row 1 2 4
458024000: system.mem_ctrl.dram: Activate at tick 458024000
458024000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 458024000, now got 2 active
458024000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 458037750
458056500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
458087000: system.mem_ctrl.dram: Address: 0xb828 Rank 0 Bank 5 Row 0
458087000: system.mem_ctrl.dram: Timing access to addr 0xb828, rank/bank/row 0 5 0
458087000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 458087000
458087000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 458094500, now got 3 active
458087000: system.mem_ctrl.dram: Auto-precharged bank: 5
458105750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
458156000: system.mem_ctrl.dram: Address: 0xb830 Rank 0 Bank 5 Row 0
458156000: system.mem_ctrl.dram: Timing access to addr 0xb830, rank/bank/row 0 5 0
458156000: system.mem_ctrl.dram: Activate at tick 458156000
458156000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 458156000, now got 4 active
458156000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 458169750
458188500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
458219000: system.mem_ctrl.dram: Address: 0x94380 Rank 1 Bank 2 Row 4
458219000: system.mem_ctrl.dram: Timing access to addr 0x94380, rank/bank/row 1 2 4
458219000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 458219000
458237750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
458268000: system.mem_ctrl.dram: Address: 0xb830 Rank 0 Bank 5 Row 0
458268000: system.mem_ctrl.dram: Timing access to addr 0xb830, rank/bank/row 0 5 0
458268000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 458268000
458286750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
458317000: system.mem_ctrl.dram: Address: 0x94388 Rank 1 Bank 2 Row 4
458317000: system.mem_ctrl.dram: Timing access to addr 0x94388, rank/bank/row 1 2 4
458317000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 458317000
458335750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
458366000: system.mem_ctrl.dram: Address: 0xb830 Rank 0 Bank 5 Row 0
458366000: system.mem_ctrl.dram: Timing access to addr 0xb830, rank/bank/row 0 5 0
458366000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 458366000
458384750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
458415000: system.mem_ctrl.dram: Address: 0x94390 Rank 1 Bank 2 Row 4
458415000: system.mem_ctrl.dram: Timing access to addr 0x94390, rank/bank/row 1 2 4
458415000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 458415000
458433750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
458464000: system.mem_ctrl.dram: Address: 0xb830 Rank 0 Bank 5 Row 0
458464000: system.mem_ctrl.dram: Timing access to addr 0xb830, rank/bank/row 0 5 0
458464000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 458464000
458482750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
458513000: system.mem_ctrl.dram: Address: 0x94398 Rank 1 Bank 2 Row 4
458513000: system.mem_ctrl.dram: Timing access to addr 0x94398, rank/bank/row 1 2 4
458513000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 458513000
458531750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
458562000: system.mem_ctrl.dram: Address: 0x295b0 Rank 0 Bank 4 Row 1
458562000: system.mem_ctrl.dram: Timing access to addr 0x295b0, rank/bank/row 0 4 1
458562000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 458562000
458580750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
458611000: system.mem_ctrl.dram: Address: 0x295b0 Rank 0 Bank 4 Row 1
458611000: system.mem_ctrl.dram: Timing access to addr 0x295b0, rank/bank/row 0 4 1
458611000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 458611000
458629750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
458660000: system.mem_ctrl.dram: Address: 0x29538 Rank 0 Bank 4 Row 1
458660000: system.mem_ctrl.dram: Timing access to addr 0x29538, rank/bank/row 0 4 1
458660000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 458660000
458678750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
458709000: system.mem_ctrl.dram: Address: 0x29538 Rank 0 Bank 4 Row 1
458709000: system.mem_ctrl.dram: Timing access to addr 0x29538, rank/bank/row 0 4 1
458709000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 458709000
458727750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
458758000: system.mem_ctrl.dram: Address: 0x29540 Rank 0 Bank 4 Row 1
458758000: system.mem_ctrl.dram: Timing access to addr 0x29540, rank/bank/row 0 4 1
458758000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 458758000
458776750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
458807000: system.mem_ctrl.dram: Address: 0x29540 Rank 0 Bank 4 Row 1
458807000: system.mem_ctrl.dram: Timing access to addr 0x29540, rank/bank/row 0 4 1
458807000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 458807000
458825750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
458876000: system.mem_ctrl.dram: Address: 0x29540 Rank 0 Bank 4 Row 1
458876000: system.mem_ctrl.dram: Timing access to addr 0x29540, rank/bank/row 0 4 1
458876000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 458876000
458894750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
458925000: system.mem_ctrl.dram: Address: 0x29548 Rank 0 Bank 4 Row 1
458925000: system.mem_ctrl.dram: Timing access to addr 0x29548, rank/bank/row 0 4 1
458925000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 458925000
458943750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
458974000: system.mem_ctrl.dram: Address: 0x943c0 Rank 1 Bank 2 Row 4
458974000: system.mem_ctrl.dram: Timing access to addr 0x943c0, rank/bank/row 1 2 4
458974000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 458974000
458992750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
459023000: system.mem_ctrl.dram: Address: 0x29548 Rank 0 Bank 4 Row 1
459023000: system.mem_ctrl.dram: Timing access to addr 0x29548, rank/bank/row 0 4 1
459023000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 459023000
459041750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
459072000: system.mem_ctrl.dram: Address: 0x943c8 Rank 1 Bank 2 Row 4
459072000: system.mem_ctrl.dram: Timing access to addr 0x943c8, rank/bank/row 1 2 4
459072000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 459072000
459090750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
459121000: system.mem_ctrl.dram: Address: 0x29550 Rank 0 Bank 4 Row 1
459121000: system.mem_ctrl.dram: Timing access to addr 0x29550, rank/bank/row 0 4 1
459121000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 459121000
459139750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
459170000: system.mem_ctrl.dram: Address: 0x943d0 Rank 1 Bank 2 Row 4
459170000: system.mem_ctrl.dram: Timing access to addr 0x943d0, rank/bank/row 1 2 4
459170000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 459170000
459188750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
459219000: system.mem_ctrl.dram: Address: 0x29550 Rank 0 Bank 4 Row 1
459219000: system.mem_ctrl.dram: Timing access to addr 0x29550, rank/bank/row 0 4 1
459219000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 459219000
459237750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
459268000: system.mem_ctrl.dram: Address: 0x29558 Rank 0 Bank 4 Row 1
459268000: system.mem_ctrl.dram: Timing access to addr 0x29558, rank/bank/row 0 4 1
459268000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 459268000
459286750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
459317000: system.mem_ctrl.dram: Address: 0x943d8 Rank 1 Bank 2 Row 4
459317000: system.mem_ctrl.dram: Timing access to addr 0x943d8, rank/bank/row 1 2 4
459317000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 459317000
459335750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
459366000: system.mem_ctrl.dram: Address: 0x29558 Rank 0 Bank 4 Row 1
459366000: system.mem_ctrl.dram: Timing access to addr 0x29558, rank/bank/row 0 4 1
459366000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 459366000
459384750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
459388750: 1: Refresh due
459388750: 1: Precharging all
459388750: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 459388750, now got 1 active
459388750: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 459388750, now got 0 active
459388750: 0: Refresh due
459388750: 0: Precharging all
459388750: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 459388750, now got 3 active
459388750: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 459388750, now got 2 active
459388750: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 459388750, now got 1 active
459388750: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 459388750, now got 0 active
459415000: system.mem_ctrl.dram: Address: 0x943e0 Rank 1 Bank 2 Row 4
459662500: 1: Scheduling next request after refreshing rank 1
459662500: system.mem_ctrl.dram: Timing access to addr 0x943e0, rank/bank/row 1 2 4
459662500: system.mem_ctrl.dram: Activate at tick 459662500
459662500: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 459662500, now got 1 active
459662500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 459676250
459662500: 0: Scheduling next request after refreshing rank 0
459695000: system.mem_ctrl.dram: number of read entries for rank 1 is 0
459725000: system.mem_ctrl.dram: Address: 0x29558 Rank 0 Bank 4 Row 1
459725000: system.mem_ctrl.dram: Timing access to addr 0x29558, rank/bank/row 0 4 1
459725000: system.mem_ctrl.dram: Activate at tick 459725000
459725000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 459725000, now got 1 active
459725000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 459738750
459757500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
459788000: system.mem_ctrl.dram: Address: 0x29560 Rank 0 Bank 4 Row 1
459788000: system.mem_ctrl.dram: Timing access to addr 0x29560, rank/bank/row 0 4 1
459788000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 459788000
459806750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
459837000: system.mem_ctrl.dram: Address: 0x29560 Rank 0 Bank 4 Row 1
459837000: system.mem_ctrl.dram: Timing access to addr 0x29560, rank/bank/row 0 4 1
459837000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 459837000
459855750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
459906000: system.mem_ctrl.dram: Address: 0x1bd28 Rank 1 Bank 5 Row 0
459906000: system.mem_ctrl.dram: Timing access to addr 0x1bd28, rank/bank/row 1 5 0
459906000: system.mem_ctrl.dram: Activate at tick 459906000
459906000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 459906000, now got 2 active
459906000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 459919750
459938500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
459969000: system.mem_ctrl.dram: Address: 0x1bd28 Rank 1 Bank 5 Row 0
459969000: system.mem_ctrl.dram: Timing access to addr 0x1bd28, rank/bank/row 1 5 0
459969000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 459969000
459987750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
460018000: system.mem_ctrl.dram: Address: 0x1bd30 Rank 1 Bank 5 Row 0
460018000: system.mem_ctrl.dram: Timing access to addr 0x1bd30, rank/bank/row 1 5 0
460018000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 460018000
460036750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
460088000: system.mem_ctrl.dram: Address: 0x1bd38 Rank 1 Bank 5 Row 0
460088000: system.mem_ctrl.dram: Timing access to addr 0x1bd38, rank/bank/row 1 5 0
460088000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 460088000
460106750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
460137000: system.mem_ctrl.dram: Address: 0x1bd38 Rank 1 Bank 5 Row 0
460137000: system.mem_ctrl.dram: Timing access to addr 0x1bd38, rank/bank/row 1 5 0
460137000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 460137000
460155750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
460186000: system.mem_ctrl.dram: Address: 0x1bd40 Rank 1 Bank 5 Row 0
460186000: system.mem_ctrl.dram: Timing access to addr 0x1bd40, rank/bank/row 1 5 0
460186000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 460186000
460204750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
460235000: system.mem_ctrl.dram: Address: 0x94538 Rank 1 Bank 2 Row 4
460235000: system.mem_ctrl.dram: Timing access to addr 0x94538, rank/bank/row 1 2 4
460235000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 460235000
460253750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
460284000: system.mem_ctrl.dram: Address: 0x1bd40 Rank 1 Bank 5 Row 0
460284000: system.mem_ctrl.dram: Timing access to addr 0x1bd40, rank/bank/row 1 5 0
460284000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 460284000
460302750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
460333000: system.mem_ctrl.dram: Address: 0x1bd48 Rank 1 Bank 5 Row 0
460333000: system.mem_ctrl.dram: Timing access to addr 0x1bd48, rank/bank/row 1 5 0
460333000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 460333000
460351750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
460403000: system.mem_ctrl.dram: Address: 0x1bd48 Rank 1 Bank 5 Row 0
460403000: system.mem_ctrl.dram: Timing access to addr 0x1bd48, rank/bank/row 1 5 0
460403000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 460403000
460421750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
460452000: system.mem_ctrl.dram: Address: 0x1bd50 Rank 1 Bank 5 Row 0
460452000: system.mem_ctrl.dram: Timing access to addr 0x1bd50, rank/bank/row 1 5 0
460452000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 460452000
460470750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
460501000: system.mem_ctrl.dram: Address: 0x945c8 Rank 1 Bank 2 Row 4
460501000: system.mem_ctrl.dram: Timing access to addr 0x945c8, rank/bank/row 1 2 4
460501000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 460501000
460519750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
460550000: system.mem_ctrl.dram: Address: 0x1bd50 Rank 1 Bank 5 Row 0
460550000: system.mem_ctrl.dram: Timing access to addr 0x1bd50, rank/bank/row 1 5 0
460550000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 460550000
460568750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
460599000: system.mem_ctrl.dram: Address: 0x5d471 Rank 1 Bank 6 Row 2
460599000: system.mem_ctrl.dram: Timing access to addr 0x5d471, rank/bank/row 1 6 2
460599000: system.mem_ctrl.dram: Activate at tick 460599000
460599000: system.mem_ctrl.dram: Activate bank 6, rank 1 at tick 460599000, now got 3 active
460599000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 460612750
460631500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
460662000: system.mem_ctrl.dram: Address: 0x1bd58 Rank 1 Bank 5 Row 0
460662000: system.mem_ctrl.dram: Timing access to addr 0x1bd58, rank/bank/row 1 5 0
460662000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 460662000
460680750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
460711000: system.mem_ctrl.dram: Address: 0x1bf18 Rank 1 Bank 5 Row 0
460711000: system.mem_ctrl.dram: Timing access to addr 0x1bf18, rank/bank/row 1 5 0
460711000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 460711000
460729750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
460780000: system.mem_ctrl.dram: Address: 0x1bf18 Rank 1 Bank 5 Row 0
460780000: system.mem_ctrl.dram: Timing access to addr 0x1bf18, rank/bank/row 1 5 0
460780000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 460780000
460798750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
460829000: system.mem_ctrl.dram: Address: 0x1bf20 Rank 1 Bank 5 Row 0
460829000: system.mem_ctrl.dram: Timing access to addr 0x1bf20, rank/bank/row 1 5 0
460829000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 460829000
460847750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
460898000: system.mem_ctrl.dram: Address: 0x1bf20 Rank 1 Bank 5 Row 0
460898000: system.mem_ctrl.dram: Timing access to addr 0x1bf20, rank/bank/row 1 5 0
460898000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 460898000
460898000: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 460905500, now got 2 active
460898000: system.mem_ctrl.dram: Auto-precharged bank: 13
460916750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
460947000: system.mem_ctrl.dram: Address: 0x1bf28 Rank 1 Bank 5 Row 0
460947000: system.mem_ctrl.dram: Timing access to addr 0x1bf28, rank/bank/row 1 5 0
460947000: system.mem_ctrl.dram: Activate at tick 460947000
460947000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 460947000, now got 3 active
460947000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 460960750
460979500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
461010000: system.mem_ctrl.dram: Address: 0x1dce8 Rank 1 Bank 6 Row 0
461010000: system.mem_ctrl.dram: Timing access to addr 0x1dce8, rank/bank/row 1 6 0
461010000: system.mem_ctrl.dram: Precharging bank 6, rank 1 at tick 461010000, now got 2 active
461010000: system.mem_ctrl.dram: Activate at tick 461023750
461010000: system.mem_ctrl.dram: Activate bank 6, rank 1 at tick 461023750, now got 3 active
461010000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 461037500
461056250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
461087000: system.mem_ctrl.dram: Address: 0x1dcf0 Rank 1 Bank 6 Row 0
461087000: system.mem_ctrl.dram: Timing access to addr 0x1dcf0, rank/bank/row 1 6 0
461087000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 461087000
461105750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
461136000: system.mem_ctrl.dram: Address: 0x1dcf0 Rank 1 Bank 6 Row 0
461136000: system.mem_ctrl.dram: Timing access to addr 0x1dcf0, rank/bank/row 1 6 0
461136000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 461136000
461154750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
461206000: system.mem_ctrl.dram: Address: 0x24250 Rank 0 Bank 2 Row 1
461206000: system.mem_ctrl.dram: Timing access to addr 0x24250, rank/bank/row 0 2 1
461206000: system.mem_ctrl.dram: Activate at tick 461206000
461206000: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 461206000, now got 2 active
461206000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 461219750
461238500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
461269000: system.mem_ctrl.dram: Address: 0x24250 Rank 0 Bank 2 Row 1
461269000: system.mem_ctrl.dram: Timing access to addr 0x24250, rank/bank/row 0 2 1
461269000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 461269000
461287750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
461318000: system.mem_ctrl.dram: Address: 0x24258 Rank 0 Bank 2 Row 1
461318000: system.mem_ctrl.dram: Timing access to addr 0x24258, rank/bank/row 0 2 1
461318000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 461318000
461336750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
461367000: system.mem_ctrl.dram: Address: 0x24260 Rank 0 Bank 2 Row 1
461367000: system.mem_ctrl.dram: Timing access to addr 0x24260, rank/bank/row 0 2 1
461367000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 461367000
461385750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
461436000: system.mem_ctrl.dram: Address: 0x1dcf0 Rank 1 Bank 6 Row 0
461436000: system.mem_ctrl.dram: Timing access to addr 0x1dcf0, rank/bank/row 1 6 0
461436000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 461436000
461454750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
461485000: system.mem_ctrl.dram: Address: 0x1dcf8 Rank 1 Bank 6 Row 0
461485000: system.mem_ctrl.dram: Timing access to addr 0x1dcf8, rank/bank/row 1 6 0
461485000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 461485000
461503750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
461534000: system.mem_ctrl.dram: Address: 0x1bf28 Rank 1 Bank 5 Row 0
461534000: system.mem_ctrl.dram: Timing access to addr 0x1bf28, rank/bank/row 1 5 0
461534000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 461534000
461552750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
461583000: system.mem_ctrl.dram: Address: 0x944f0 Rank 1 Bank 2 Row 4
461583000: system.mem_ctrl.dram: Timing access to addr 0x944f0, rank/bank/row 1 2 4
461583000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 461583000
461601750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
461632000: system.mem_ctrl.dram: Address: 0x1bf28 Rank 1 Bank 5 Row 0
461632000: system.mem_ctrl.dram: Timing access to addr 0x1bf28, rank/bank/row 1 5 0
461632000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 461632000
461650750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
461681000: system.mem_ctrl.dram: Address: 0x1bf30 Rank 1 Bank 5 Row 0
461681000: system.mem_ctrl.dram: Timing access to addr 0x1bf30, rank/bank/row 1 5 0
461681000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 461681000
461699750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
461730000: system.mem_ctrl.dram: Address: 0x1bf30 Rank 1 Bank 5 Row 0
461730000: system.mem_ctrl.dram: Timing access to addr 0x1bf30, rank/bank/row 1 5 0
461730000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 461730000
461748750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
461779000: system.mem_ctrl.dram: Address: 0x1bf30 Rank 1 Bank 5 Row 0
461779000: system.mem_ctrl.dram: Timing access to addr 0x1bf30, rank/bank/row 1 5 0
461779000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 461779000
461797750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
461828000: system.mem_ctrl.dram: Address: 0x1bf38 Rank 1 Bank 5 Row 0
461828000: system.mem_ctrl.dram: Timing access to addr 0x1bf38, rank/bank/row 1 5 0
461828000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 461828000
461846750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
461877000: system.mem_ctrl.dram: Address: 0x9451c Rank 1 Bank 2 Row 4
461877000: system.mem_ctrl.dram: Timing access to addr 0x9451c, rank/bank/row 1 2 4
461877000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 461877000
461895750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
461926000: system.mem_ctrl.dram: Address: 0x1bf38 Rank 1 Bank 5 Row 0
461926000: system.mem_ctrl.dram: Timing access to addr 0x1bf38, rank/bank/row 1 5 0
461926000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 461926000
461944750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
461975000: system.mem_ctrl.dram: Address: 0x1bf40 Rank 1 Bank 5 Row 0
461975000: system.mem_ctrl.dram: Timing access to addr 0x1bf40, rank/bank/row 1 5 0
461975000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 461975000
461993750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
462024000: system.mem_ctrl.dram: Address: 0x1bf40 Rank 1 Bank 5 Row 0
462024000: system.mem_ctrl.dram: Timing access to addr 0x1bf40, rank/bank/row 1 5 0
462024000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 462024000
462042750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
462073000: system.mem_ctrl.dram: Address: 0x94a48 Rank 1 Bank 2 Row 4
462073000: system.mem_ctrl.dram: Timing access to addr 0x94a48, rank/bank/row 1 2 4
462073000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 462073000
462091750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
462122000: system.mem_ctrl.dram: Address: 0x1bf40 Rank 1 Bank 5 Row 0
462122000: system.mem_ctrl.dram: Timing access to addr 0x1bf40, rank/bank/row 1 5 0
462122000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 462122000
462140750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
462171000: system.mem_ctrl.dram: Address: 0x94a50 Rank 1 Bank 2 Row 4
462171000: system.mem_ctrl.dram: Timing access to addr 0x94a50, rank/bank/row 1 2 4
462171000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 462171000
462189750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
462220000: system.mem_ctrl.dram: Address: 0x1bf40 Rank 1 Bank 5 Row 0
462220000: system.mem_ctrl.dram: Timing access to addr 0x1bf40, rank/bank/row 1 5 0
462220000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 462220000
462238750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
462269000: system.mem_ctrl.dram: Address: 0x94a58 Rank 1 Bank 2 Row 4
462269000: system.mem_ctrl.dram: Timing access to addr 0x94a58, rank/bank/row 1 2 4
462269000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 462269000
462287750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
462318000: system.mem_ctrl.dram: Address: 0x1bf40 Rank 1 Bank 5 Row 0
462318000: system.mem_ctrl.dram: Timing access to addr 0x1bf40, rank/bank/row 1 5 0
462318000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 462318000
462336750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
462367000: system.mem_ctrl.dram: Address: 0x94a60 Rank 1 Bank 2 Row 4
462367000: system.mem_ctrl.dram: Timing access to addr 0x94a60, rank/bank/row 1 2 4
462367000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 462367000
462385750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
462416000: system.mem_ctrl.dram: Address: 0x1bf48 Rank 1 Bank 5 Row 0
462416000: system.mem_ctrl.dram: Timing access to addr 0x1bf48, rank/bank/row 1 5 0
462416000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 462416000
462434750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
462465000: system.mem_ctrl.dram: Address: 0x94a68 Rank 1 Bank 2 Row 4
462465000: system.mem_ctrl.dram: Timing access to addr 0x94a68, rank/bank/row 1 2 4
462465000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 462465000
462483750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
462514000: system.mem_ctrl.dram: Address: 0x1bf48 Rank 1 Bank 5 Row 0
462514000: system.mem_ctrl.dram: Timing access to addr 0x1bf48, rank/bank/row 1 5 0
462514000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 462514000
462532750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
462563000: system.mem_ctrl.dram: Address: 0x94a70 Rank 1 Bank 2 Row 4
462563000: system.mem_ctrl.dram: Timing access to addr 0x94a70, rank/bank/row 1 2 4
462563000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 462563000
462581750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
462612000: system.mem_ctrl.dram: Address: 0x1bf48 Rank 1 Bank 5 Row 0
462612000: system.mem_ctrl.dram: Timing access to addr 0x1bf48, rank/bank/row 1 5 0
462612000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 462612000
462612000: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 462619500, now got 2 active
462612000: system.mem_ctrl.dram: Auto-precharged bank: 13
462630750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
462661000: system.mem_ctrl.dram: Address: 0x1bf48 Rank 1 Bank 5 Row 0
462661000: system.mem_ctrl.dram: Timing access to addr 0x1bf48, rank/bank/row 1 5 0
462661000: system.mem_ctrl.dram: Activate at tick 462661000
462661000: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 462661000, now got 3 active
462661000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 462674750
462693500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
462744000: system.mem_ctrl.dram: Address: 0xab70 Rank 0 Bank 5 Row 0
462744000: system.mem_ctrl.dram: Timing access to addr 0xab70, rank/bank/row 0 5 0
462744000: system.mem_ctrl.dram: Activate at tick 462744000
462744000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 462744000, now got 3 active
462744000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 462757750
462776500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
462807000: system.mem_ctrl.dram: Address: 0xab78 Rank 0 Bank 5 Row 0
462807000: system.mem_ctrl.dram: Timing access to addr 0xab78, rank/bank/row 0 5 0
462807000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 462807000
462825750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
462856000: system.mem_ctrl.dram: Address: 0xab78 Rank 0 Bank 5 Row 0
462856000: system.mem_ctrl.dram: Timing access to addr 0xab78, rank/bank/row 0 5 0
462856000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 462856000
462874750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
462905000: system.mem_ctrl.dram: Address: 0x94b58 Rank 1 Bank 2 Row 4
462905000: system.mem_ctrl.dram: Timing access to addr 0x94b58, rank/bank/row 1 2 4
462905000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 462905000
462923750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
462954000: system.mem_ctrl.dram: Address: 0x280 Rank 0 Bank 0 Row 0
462954000: system.mem_ctrl.dram: Timing access to addr 0x280, rank/bank/row 0 0 0
462954000: system.mem_ctrl.dram: Activate at tick 462954000
462954000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 462954000, now got 4 active
462954000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 462967750
462986500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
463017000: system.mem_ctrl.dram: Address: 0x288 Rank 0 Bank 0 Row 0
463017000: system.mem_ctrl.dram: Timing access to addr 0x288, rank/bank/row 0 0 0
463017000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 463017000
463035750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
463066000: system.mem_ctrl.dram: Address: 0x288 Rank 0 Bank 0 Row 0
463066000: system.mem_ctrl.dram: Timing access to addr 0x288, rank/bank/row 0 0 0
463066000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 463066000
463084750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
463115000: system.mem_ctrl.dram: Address: 0x94b60 Rank 1 Bank 2 Row 4
463115000: system.mem_ctrl.dram: Timing access to addr 0x94b60, rank/bank/row 1 2 4
463115000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 463115000
463133750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
463164000: system.mem_ctrl.dram: Address: 0x288 Rank 0 Bank 0 Row 0
463164000: system.mem_ctrl.dram: Timing access to addr 0x288, rank/bank/row 0 0 0
463164000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 463164000
463182750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
463213000: system.mem_ctrl.dram: Address: 0x94b68 Rank 1 Bank 2 Row 4
463213000: system.mem_ctrl.dram: Timing access to addr 0x94b68, rank/bank/row 1 2 4
463213000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 463213000
463231750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
463262000: system.mem_ctrl.dram: Address: 0x9ba0 Rank 0 Bank 4 Row 0
463262000: system.mem_ctrl.dram: Timing access to addr 0x9ba0, rank/bank/row 0 4 0
463262000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 463262000, now got 3 active
463262000: system.mem_ctrl.dram: Activate at tick 463275750
463262000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 463275750, now got 4 active
463262000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 463289500
463308250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
463339000: system.mem_ctrl.dram: Address: 0x9ba8 Rank 0 Bank 4 Row 0
463339000: system.mem_ctrl.dram: Timing access to addr 0x9ba8, rank/bank/row 0 4 0
463339000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 463339000
463357750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
463388000: system.mem_ctrl.dram: Address: 0x94b68 Rank 1 Bank 2 Row 4
463409000: system.mem_ctrl.dram: Address: 0xa880 Rank 0 Bank 5 Row 0
463409000: system.mem_ctrl.dram: Timing access to addr 0xa880, rank/bank/row 0 5 0
463409000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 463409000
463427750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
463479000: system.mem_ctrl.dram: Address: 0xa880 Rank 0 Bank 5 Row 0
463479000: system.mem_ctrl.dram: Timing access to addr 0xa880, rank/bank/row 0 5 0
463479000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 463479000
463497750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
463528000: system.mem_ctrl.dram: Address: 0xa880 Rank 0 Bank 5 Row 0
463528000: system.mem_ctrl.dram: Timing access to addr 0xa880, rank/bank/row 0 5 0
463528000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 463528000
463546750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
463598000: system.mem_ctrl.dram: Address: 0xa880 Rank 0 Bank 5 Row 0
463598000: system.mem_ctrl.dram: Timing access to addr 0xa880, rank/bank/row 0 5 0
463598000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 463598000
463616750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
463647000: system.mem_ctrl.dram: Address: 0xa888 Rank 0 Bank 5 Row 0
463647000: system.mem_ctrl.dram: Timing access to addr 0xa888, rank/bank/row 0 5 0
463647000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 463647000
463665750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
463696000: system.mem_ctrl.dram: Address: 0x7fee8 Rank 1 Bank 7 Row 3
463696000: system.mem_ctrl.dram: Timing access to addr 0x7fee8, rank/bank/row 1 7 3
463696000: system.mem_ctrl.dram: Activate at tick 463696000
463696000: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 463696000, now got 4 active
463696000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 463709750
463728500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
463759000: system.mem_ctrl.dram: Address: 0xa888 Rank 0 Bank 5 Row 0
463759000: system.mem_ctrl.dram: Timing access to addr 0xa888, rank/bank/row 0 5 0
463759000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 463759000
463777750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
463808000: system.mem_ctrl.dram: Address: 0xa890 Rank 0 Bank 5 Row 0
463808000: system.mem_ctrl.dram: Timing access to addr 0xa890, rank/bank/row 0 5 0
463808000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 463808000
463826750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
463857000: system.mem_ctrl.dram: Address: 0xa890 Rank 0 Bank 5 Row 0
463857000: system.mem_ctrl.dram: Timing access to addr 0xa890, rank/bank/row 0 5 0
463857000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 463857000
463875750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
463906000: system.mem_ctrl.dram: Address: 0xa898 Rank 0 Bank 5 Row 0
463906000: system.mem_ctrl.dram: Timing access to addr 0xa898, rank/bank/row 0 5 0
463906000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 463906000
463924750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
463975000: system.mem_ctrl.dram: Address: 0xa898 Rank 0 Bank 5 Row 0
463975000: system.mem_ctrl.dram: Timing access to addr 0xa898, rank/bank/row 0 5 0
463975000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 463975000
463993750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
464024000: system.mem_ctrl.dram: Address: 0xa898 Rank 0 Bank 5 Row 0
464024000: system.mem_ctrl.dram: Timing access to addr 0xa898, rank/bank/row 0 5 0
464024000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 464024000
464042750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
464073000: system.mem_ctrl.dram: Address: 0xa8a0 Rank 0 Bank 5 Row 0
464073000: system.mem_ctrl.dram: Timing access to addr 0xa8a0, rank/bank/row 0 5 0
464073000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 464073000
464091750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
464122000: system.mem_ctrl.dram: Address: 0xa8a0 Rank 0 Bank 5 Row 0
464122000: system.mem_ctrl.dram: Timing access to addr 0xa8a0, rank/bank/row 0 5 0
464122000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 464122000
464122000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 464129500, now got 3 active
464122000: system.mem_ctrl.dram: Auto-precharged bank: 5
464140750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
464171000: system.mem_ctrl.dram: Address: 0xa8a0 Rank 0 Bank 5 Row 0
464171000: system.mem_ctrl.dram: Timing access to addr 0xa8a0, rank/bank/row 0 5 0
464171000: system.mem_ctrl.dram: Activate at tick 464171000
464171000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 464171000, now got 4 active
464171000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 464184750
464203500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
464255000: system.mem_ctrl.dram: Address: 0xa8a8 Rank 0 Bank 5 Row 0
464255000: system.mem_ctrl.dram: Timing access to addr 0xa8a8, rank/bank/row 0 5 0
464255000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 464255000
464273750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
464304000: system.mem_ctrl.dram: Address: 0xa8a8 Rank 0 Bank 5 Row 0
464304000: system.mem_ctrl.dram: Timing access to addr 0xa8a8, rank/bank/row 0 5 0
464304000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 464304000
464322750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
464353000: system.mem_ctrl.dram: Address: 0xa8a8 Rank 0 Bank 5 Row 0
464353000: system.mem_ctrl.dram: Timing access to addr 0xa8a8, rank/bank/row 0 5 0
464353000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 464353000
464371750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
464402000: system.mem_ctrl.dram: Address: 0xa8b0 Rank 0 Bank 5 Row 0
464402000: system.mem_ctrl.dram: Timing access to addr 0xa8b0, rank/bank/row 0 5 0
464402000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 464402000
464420750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
464451000: system.mem_ctrl.dram: Address: 0xa8b0 Rank 0 Bank 5 Row 0
464451000: system.mem_ctrl.dram: Timing access to addr 0xa8b0, rank/bank/row 0 5 0
464451000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 464451000
464469750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
464500000: system.mem_ctrl.dram: Address: 0x92050 Rank 1 Bank 1 Row 4
464500000: system.mem_ctrl.dram: Timing access to addr 0x92050, rank/bank/row 1 1 4
464500000: system.mem_ctrl.dram: Activate at tick 464500000
464500000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 464500000, now got 5 active
464500000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 464513750
464532500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
464563000: system.mem_ctrl.dram: Address: 0xa8b0 Rank 0 Bank 5 Row 0
464563000: system.mem_ctrl.dram: Timing access to addr 0xa8b0, rank/bank/row 0 5 0
464563000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 464563000
464581750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
464612000: system.mem_ctrl.dram: Address: 0xa8b8 Rank 0 Bank 5 Row 0
464612000: system.mem_ctrl.dram: Timing access to addr 0xa8b8, rank/bank/row 0 5 0
464612000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 464612000
464630750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
464661000: system.mem_ctrl.dram: Address: 0xa8b8 Rank 0 Bank 5 Row 0
464661000: system.mem_ctrl.dram: Timing access to addr 0xa8b8, rank/bank/row 0 5 0
464661000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 464661000
464679750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
464710000: system.mem_ctrl.dram: Address: 0xa8c0 Rank 0 Bank 5 Row 0
464710000: system.mem_ctrl.dram: Timing access to addr 0xa8c0, rank/bank/row 0 5 0
464710000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 464710000
464728750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
464759000: system.mem_ctrl.dram: Address: 0xa8c0 Rank 0 Bank 5 Row 0
464759000: system.mem_ctrl.dram: Timing access to addr 0xa8c0, rank/bank/row 0 5 0
464759000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 464759000
464777750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
464808000: system.mem_ctrl.dram: Address: 0xa8d0 Rank 0 Bank 5 Row 0
464808000: system.mem_ctrl.dram: Timing access to addr 0xa8d0, rank/bank/row 0 5 0
464808000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 464808000
464826750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
464857000: system.mem_ctrl.dram: Address: 0xa8d8 Rank 0 Bank 5 Row 0
464857000: system.mem_ctrl.dram: Timing access to addr 0xa8d8, rank/bank/row 0 5 0
464857000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 464857000
464875750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
464906000: system.mem_ctrl.dram: Address: 0xa8d8 Rank 0 Bank 5 Row 0
464906000: system.mem_ctrl.dram: Timing access to addr 0xa8d8, rank/bank/row 0 5 0
464906000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 464906000
464924750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
464955000: system.mem_ctrl.dram: Address: 0xa8d8 Rank 0 Bank 5 Row 0
464955000: system.mem_ctrl.dram: Timing access to addr 0xa8d8, rank/bank/row 0 5 0
464955000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 464955000
464973750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
465004000: system.mem_ctrl.dram: Address: 0x92060 Rank 1 Bank 1 Row 4
465004000: system.mem_ctrl.dram: Timing access to addr 0x92060, rank/bank/row 1 1 4
465004000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 465004000
465022750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
465053000: system.mem_ctrl.dram: Address: 0xa8d8 Rank 0 Bank 5 Row 0
465053000: system.mem_ctrl.dram: Timing access to addr 0xa8d8, rank/bank/row 0 5 0
465053000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 465053000
465053000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 465060500, now got 3 active
465053000: system.mem_ctrl.dram: Auto-precharged bank: 5
465071750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
465102000: system.mem_ctrl.dram: Address: 0xa8e0 Rank 0 Bank 5 Row 0
465102000: system.mem_ctrl.dram: Timing access to addr 0xa8e0, rank/bank/row 0 5 0
465102000: system.mem_ctrl.dram: Activate at tick 465102000
465102000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 465102000, now got 4 active
465102000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 465115750
465134500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
465165000: system.mem_ctrl.dram: Address: 0xa8e0 Rank 0 Bank 5 Row 0
465165000: system.mem_ctrl.dram: Timing access to addr 0xa8e0, rank/bank/row 0 5 0
465165000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 465165000
465183750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
465214000: system.mem_ctrl.dram: Address: 0x92058 Rank 1 Bank 1 Row 4
465214000: system.mem_ctrl.dram: Timing access to addr 0x92058, rank/bank/row 1 1 4
465214000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 465214000
465232750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
465284000: system.mem_ctrl.dram: Address: 0xa060 Rank 0 Bank 5 Row 0
465284000: system.mem_ctrl.dram: Timing access to addr 0xa060, rank/bank/row 0 5 0
465284000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 465284000
465302750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
465354000: system.mem_ctrl.dram: Address: 0xa060 Rank 0 Bank 5 Row 0
465354000: system.mem_ctrl.dram: Timing access to addr 0xa060, rank/bank/row 0 5 0
465354000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 465354000
465372750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
465403000: system.mem_ctrl.dram: Address: 0xa060 Rank 0 Bank 5 Row 0
465403000: system.mem_ctrl.dram: Timing access to addr 0xa060, rank/bank/row 0 5 0
465403000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 465403000
465421750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
465452000: system.mem_ctrl.dram: Address: 0xa068 Rank 0 Bank 5 Row 0
465452000: system.mem_ctrl.dram: Timing access to addr 0xa068, rank/bank/row 0 5 0
465452000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 465452000
465470750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
465501000: system.mem_ctrl.dram: Address: 0xa068 Rank 0 Bank 5 Row 0
465501000: system.mem_ctrl.dram: Timing access to addr 0xa068, rank/bank/row 0 5 0
465501000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 465501000
465519750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
465550000: system.mem_ctrl.dram: Address: 0xa070 Rank 0 Bank 5 Row 0
465550000: system.mem_ctrl.dram: Timing access to addr 0xa070, rank/bank/row 0 5 0
465550000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 465550000
465568750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
465599000: system.mem_ctrl.dram: Address: 0xa070 Rank 0 Bank 5 Row 0
465599000: system.mem_ctrl.dram: Timing access to addr 0xa070, rank/bank/row 0 5 0
465599000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 465599000
465617750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
465648000: system.mem_ctrl.dram: Address: 0xa078 Rank 0 Bank 5 Row 0
465648000: system.mem_ctrl.dram: Timing access to addr 0xa078, rank/bank/row 0 5 0
465648000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 465648000
465666750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
465697000: system.mem_ctrl.dram: Address: 0xa078 Rank 0 Bank 5 Row 0
465697000: system.mem_ctrl.dram: Timing access to addr 0xa078, rank/bank/row 0 5 0
465697000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 465697000
465715750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
465746000: system.mem_ctrl.dram: Address: 0xa080 Rank 0 Bank 5 Row 0
465746000: system.mem_ctrl.dram: Timing access to addr 0xa080, rank/bank/row 0 5 0
465746000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 465746000
465764750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
465795000: system.mem_ctrl.dram: Address: 0xa080 Rank 0 Bank 5 Row 0
465795000: system.mem_ctrl.dram: Timing access to addr 0xa080, rank/bank/row 0 5 0
465795000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 465795000
465813750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
465844000: system.mem_ctrl.dram: Address: 0xa080 Rank 0 Bank 5 Row 0
465844000: system.mem_ctrl.dram: Timing access to addr 0xa080, rank/bank/row 0 5 0
465844000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 465844000
465862750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
465893000: system.mem_ctrl.dram: Address: 0x94b40 Rank 1 Bank 2 Row 4
465893000: system.mem_ctrl.dram: Timing access to addr 0x94b40, rank/bank/row 1 2 4
465893000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 465893000
465911750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
465942000: system.mem_ctrl.dram: Address: 0xa080 Rank 0 Bank 5 Row 0
465942000: system.mem_ctrl.dram: Timing access to addr 0xa080, rank/bank/row 0 5 0
465942000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 465942000
465960750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
465991000: system.mem_ctrl.dram: Address: 0xa088 Rank 0 Bank 5 Row 0
465991000: system.mem_ctrl.dram: Timing access to addr 0xa088, rank/bank/row 0 5 0
465991000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 465991000
465991000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 465998500, now got 3 active
465991000: system.mem_ctrl.dram: Auto-precharged bank: 5
466009750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
466040000: system.mem_ctrl.dram: Address: 0x5d440 Rank 1 Bank 6 Row 2
466040000: system.mem_ctrl.dram: Timing access to addr 0x5d440, rank/bank/row 1 6 2
466040000: system.mem_ctrl.dram: Precharging bank 6, rank 1 at tick 466040000, now got 4 active
466040000: system.mem_ctrl.dram: Activate at tick 466053750
466040000: system.mem_ctrl.dram: Activate bank 6, rank 1 at tick 466053750, now got 5 active
466040000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 466067500
466086250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
466117000: system.mem_ctrl.dram: Address: 0x5d448 Rank 1 Bank 6 Row 2
466117000: system.mem_ctrl.dram: Timing access to addr 0x5d448, rank/bank/row 1 6 2
466117000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 466117000
466135750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
466166000: system.mem_ctrl.dram: Address: 0x94b38 Rank 1 Bank 2 Row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
466166000: system.mem_ctrl.dram: Timing access to addr 0x7fa50, rank/bank/row 1 7 3
466166000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 466166000
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 7, row 3
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 7 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
466166000: system.mem_ctrl.dram: Timing access to addr 0x7fa20, rank/bank/row 1 7 3
466166000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 466171000
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 1, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 1 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
466166000: system.mem_ctrl.dram: Timing access to addr 0x92048, rank/bank/row 1 1 4
466166000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 466176000
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
466166000: system.mem_ctrl.dram: Timing access to addr 0x94ab0, rank/bank/row 1 2 4
466166000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 466181000
466166000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 466214750, now got 4 active
466166000: system.mem_ctrl.dram: Auto-precharged bank: 10
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466166000: system.mem_ctrl.dram: Timing access to addr 0x96708, rank/bank/row 1 3 4
466166000: system.mem_ctrl.dram: Activate at tick 466166000
466166000: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 466166000, now got 5 active
466166000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 466186000
466166000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
466166000: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
466166000: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
466166000: system.mem_ctrl.dram: Timing access to addr 0x960d8, rank/bank/row 1 3 4
466166000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 466191000
466168500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
466168500: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
466168500: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
466168500: system.mem_ctrl.dram: Timing access to addr 0x96128, rank/bank/row 1 3 4
466168500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 466196000
466173500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466173500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466173500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466173500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466173500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466173500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466173500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466173500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466173500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466173500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466173500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466173500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 1 available
466173500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466173500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 1 available
466173500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466173500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466173500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466173500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466173500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466173500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466173500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466173500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466173500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466173500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466173500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466173500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466173500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466173500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466173500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466173500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466173500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466173500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466173500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466173500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466173500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466173500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466173500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466173500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466173500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466173500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466173500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466173500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466173500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 4
466173500: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
466173500: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
466173500: system.mem_ctrl.dram: Timing access to addr 0x97000, rank/bank/row 1 3 4
466173500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 466201000
466178500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466178500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466178500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466178500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466178500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466178500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466178500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466178500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466178500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466178500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466178500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466178500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 1 available
466178500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466178500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 1 available
466178500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466178500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466178500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466178500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466178500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466178500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466178500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466178500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466178500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466178500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466178500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466178500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466178500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466178500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466178500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466178500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466178500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466178500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466178500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466178500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466178500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466178500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466178500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466178500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466178500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466178500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466178500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466178500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466178500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466178500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466178500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466178500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466178500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466178500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466178500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466178500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466178500: system.mem_ctrl.dram: Timing access to addr 0x91570, rank/bank/row 1 0 4
466178500: system.mem_ctrl.dram: Activate at tick 466178500
466178500: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 466178500, now got 6 active
466178500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 466206000
466183500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466183500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466183500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466183500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466183500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466183500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466183500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466183500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466183500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466183500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466183500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466183500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 1 available
466183500: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
466183500: system.mem_ctrl.dram: Timing access to addr 0x91fe8, rank/bank/row 1 0 4
466183500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 466211000
466187000: system.mem_ctrl.dram: Address: 0x1e0 Rank 0 Bank 0 Row 0
466188500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466188500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466188500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466188500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466188500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466188500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466188500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466188500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466188500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466188500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466188500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466188500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466188500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466188500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466188500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466188500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466188500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466188500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466188500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466188500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466188500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466188500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466188500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466188500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466188500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466188500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466188500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466188500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466188500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466188500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466188500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466188500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466188500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466188500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466188500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466188500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466188500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466188500: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466188500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466188500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466188500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466188500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466188500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466188500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466188500: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466188500: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466188500: system.mem_ctrl.dram: Timing access to addr 0x807a0, rank/bank/row 0 0 4
466188500: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 466188500, now got 2 active
466188500: system.mem_ctrl.dram: Activate at tick 466202250
466188500: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 466202250, now got 3 active
466188500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 466218500
466196000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466196000: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466196000: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
466196000: system.mem_ctrl.dram: Timing access to addr 0x80770, rank/bank/row 0 0 4
466196000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 466223500
466201000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466201000: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466201000: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
466201000: system.mem_ctrl.dram: Timing access to addr 0x80720, rank/bank/row 0 0 4
466201000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 466228500
466206000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466206000: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466206000: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
466206000: system.mem_ctrl.dram: Timing access to addr 0x814c0, rank/bank/row 0 0 4
466206000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 466233500
466211000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466211000: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466211000: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
466211000: system.mem_ctrl.dram: Timing access to addr 0x814a0, rank/bank/row 0 0 4
466211000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 466238500
466216000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466216000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466216000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466216000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466216000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466216000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466216000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466216000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466216000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 4
466216000: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
466216000: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 0, row 4
466216000: system.mem_ctrl.dram: chooseNextFRFCFS bank 0 - Rank 0 available
466216000: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
466216000: system.mem_ctrl.dram: Timing access to addr 0x80288, rank/bank/row 0 0 4
466216000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 466243500
466221000: system.mem_ctrl.dram: Timing access to addr 0x1e0, rank/bank/row 0 0 0
466221000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 466277250, now got 2 active
466221000: system.mem_ctrl.dram: Activate at tick 466291000
466221000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 466291000, now got 3 active
466221000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 466304750
466323500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
466354000: system.mem_ctrl.dram: Address: 0x81480 Rank 0 Bank 0 Row 4
466354000: system.mem_ctrl.dram: Timing access to addr 0x81480, rank/bank/row 0 0 4
466354000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 466354000, now got 2 active
466354000: system.mem_ctrl.dram: Activate at tick 466367750
466354000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 466367750, now got 3 active
466354000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 466381500
466400250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
466431000: system.mem_ctrl.dram: Address: 0x1e0 Rank 0 Bank 0 Row 0
466431000: system.mem_ctrl.dram: Timing access to addr 0x1e0, rank/bank/row 0 0 0
466431000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 466431000, now got 2 active
466431000: system.mem_ctrl.dram: Activate at tick 466444750
466431000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 466444750, now got 3 active
466431000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 466458500
466477250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
466529000: system.mem_ctrl.dram: Address: 0x1e8 Rank 0 Bank 0 Row 0
466529000: system.mem_ctrl.dram: Timing access to addr 0x1e8, rank/bank/row 0 0 0
466529000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 466529000
466547750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
466578000: system.mem_ctrl.dram: Address: 0x1e8 Rank 0 Bank 0 Row 0
466578000: system.mem_ctrl.dram: Timing access to addr 0x1e8, rank/bank/row 0 0 0
466578000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 466578000
466596750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
466627000: system.mem_ctrl.dram: Address: 0x1f8 Rank 0 Bank 0 Row 0
466627000: system.mem_ctrl.dram: Timing access to addr 0x1f8, rank/bank/row 0 0 0
466627000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 466627000
466645750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
466676000: system.mem_ctrl.dram: Address: 0x200 Rank 0 Bank 0 Row 0
466676000: system.mem_ctrl.dram: Timing access to addr 0x200, rank/bank/row 0 0 0
466676000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 466676000
466694750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
466725000: system.mem_ctrl.dram: Address: 0x7fb10 Rank 1 Bank 7 Row 3
466725000: system.mem_ctrl.dram: Timing access to addr 0x7fb10, rank/bank/row 1 7 3
466725000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 466725000
466743750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
466774000: system.mem_ctrl.dram: Address: 0x200 Rank 0 Bank 0 Row 0
466774000: system.mem_ctrl.dram: Timing access to addr 0x200, rank/bank/row 0 0 0
466774000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 466774000
466792750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
466823000: system.mem_ctrl.dram: Address: 0x7f020 Rank 1 Bank 7 Row 3
466823000: system.mem_ctrl.dram: Timing access to addr 0x7f020, rank/bank/row 1 7 3
466823000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 466823000
466841750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
466872000: system.mem_ctrl.dram: Address: 0x200 Rank 0 Bank 0 Row 0
466872000: system.mem_ctrl.dram: Timing access to addr 0x200, rank/bank/row 0 0 0
466872000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 466872000
466890750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
466921000: system.mem_ctrl.dram: Address: 0x208 Rank 0 Bank 0 Row 0
466921000: system.mem_ctrl.dram: Timing access to addr 0x208, rank/bank/row 0 0 0
466921000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 466921000
466939750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
466970000: system.mem_ctrl.dram: Address: 0x208 Rank 0 Bank 0 Row 0
466970000: system.mem_ctrl.dram: Timing access to addr 0x208, rank/bank/row 0 0 0
466970000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 466970000
466988750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
467019000: system.mem_ctrl.dram: Address: 0x1f0 Rank 0 Bank 0 Row 0
467019000: system.mem_ctrl.dram: Timing access to addr 0x1f0, rank/bank/row 0 0 0
467019000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 467019000
467037750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
467068000: system.mem_ctrl.dram: Address: 0x1f0 Rank 0 Bank 0 Row 0
467068000: system.mem_ctrl.dram: Timing access to addr 0x1f0, rank/bank/row 0 0 0
467068000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 467068000
467086750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
467117000: system.mem_ctrl.dram: Address: 0x1f8 Rank 0 Bank 0 Row 0
467117000: system.mem_ctrl.dram: Timing access to addr 0x1f8, rank/bank/row 0 0 0
467117000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 467117000
467135750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
467166000: system.mem_ctrl.dram: Address: 0x7fb10 Rank 1 Bank 7 Row 3
467175000: 0: Refresh due
467175000: 0: Precharging all
467175000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 467175000, now got 2 active
467175000: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 467175000, now got 1 active
467175000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 467175000, now got 0 active
467175000: 1: Refresh due
467175000: 1: Precharging all
467175000: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 467175000, now got 5 active
467175000: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 467175000, now got 4 active
467175000: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 467175000, now got 3 active
467175000: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 467175000, now got 2 active
467175000: system.mem_ctrl.dram: Precharging bank 6, rank 1 at tick 467175000, now got 1 active
467175000: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 467175000, now got 0 active
467187000: system.mem_ctrl.dram: Address: 0x1f8 Rank 0 Bank 0 Row 0
467448750: 0: Scheduling next request after refreshing rank 0
467448750: system.mem_ctrl.dram: Timing access to addr 0x1f8, rank/bank/row 0 0 0
467448750: system.mem_ctrl.dram: Activate at tick 467448750
467448750: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 467448750, now got 1 active
467448750: system.mem_ctrl.dram: Schedule RD/WR burst at tick 467462500
467448750: 1: Scheduling next request after refreshing rank 1
467481250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
467533000: system.mem_ctrl.dram: Address: 0x551b0 Rank 1 Bank 2 Row 2
467533000: system.mem_ctrl.dram: Timing access to addr 0x551b0, rank/bank/row 1 2 2
467533000: system.mem_ctrl.dram: Activate at tick 467533000
467533000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 467533000, now got 1 active
467533000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 467546750
467565500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
467596000: system.mem_ctrl.dram: Address: 0x93430 Rank 1 Bank 1 Row 4
467596000: system.mem_ctrl.dram: Timing access to addr 0x93430, rank/bank/row 1 1 4
467596000: system.mem_ctrl.dram: Activate at tick 467596000
467596000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 467596000, now got 2 active
467596000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 467609750
467628500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
467659000: system.mem_ctrl.dram: Address: 0x551b0 Rank 1 Bank 2 Row 2
467659000: system.mem_ctrl.dram: Timing access to addr 0x551b0, rank/bank/row 1 2 2
467659000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 467659000
467677750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
467708000: system.mem_ctrl.dram: Address: 0x551b8 Rank 1 Bank 2 Row 2
467708000: system.mem_ctrl.dram: Timing access to addr 0x551b8, rank/bank/row 1 2 2
467708000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 467708000
467726750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
467757000: system.mem_ctrl.dram: Address: 0x551b8 Rank 1 Bank 2 Row 2
467757000: system.mem_ctrl.dram: Timing access to addr 0x551b8, rank/bank/row 1 2 2
467757000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 467757000
467775750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
467806000: system.mem_ctrl.dram: Address: 0x551d0 Rank 1 Bank 2 Row 2
467806000: system.mem_ctrl.dram: Timing access to addr 0x551d0, rank/bank/row 1 2 2
467806000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 467806000
467824750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
467855000: system.mem_ctrl.dram: Address: 0x94b28 Rank 1 Bank 2 Row 4
467855000: system.mem_ctrl.dram: Timing access to addr 0x94b28, rank/bank/row 1 2 4
467855000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 467855000, now got 1 active
467855000: system.mem_ctrl.dram: Activate at tick 467868750
467855000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 467868750, now got 2 active
467855000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 467882500
467901250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
467932000: system.mem_ctrl.dram: Address: 0x1f8 Rank 0 Bank 0 Row 0
467932000: system.mem_ctrl.dram: Timing access to addr 0x1f8, rank/bank/row 0 0 0
467932000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 467932000
467950750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
467981000: system.mem_ctrl.dram: Address: 0x200 Rank 0 Bank 0 Row 0
467981000: system.mem_ctrl.dram: Timing access to addr 0x200, rank/bank/row 0 0 0
467981000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 467981000
467999750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
468050000: system.mem_ctrl.dram: Address: 0x200 Rank 0 Bank 0 Row 0
468050000: system.mem_ctrl.dram: Timing access to addr 0x200, rank/bank/row 0 0 0
468050000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 468050000
468068750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
468099000: system.mem_ctrl.dram: Address: 0x7f028 Rank 1 Bank 7 Row 3
468099000: system.mem_ctrl.dram: Timing access to addr 0x7f028, rank/bank/row 1 7 3
468099000: system.mem_ctrl.dram: Activate at tick 468099000
468099000: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 468099000, now got 3 active
468099000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 468112750
468131500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
468162000: system.mem_ctrl.dram: Address: 0x200 Rank 0 Bank 0 Row 0
468162000: system.mem_ctrl.dram: Timing access to addr 0x200, rank/bank/row 0 0 0
468162000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 468162000
468180750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
468211000: system.mem_ctrl.dram: Address: 0x208 Rank 0 Bank 0 Row 0
468211000: system.mem_ctrl.dram: Timing access to addr 0x208, rank/bank/row 0 0 0
468211000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 468211000
468229750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
468260000: system.mem_ctrl.dram: Address: 0x208 Rank 0 Bank 0 Row 0
468260000: system.mem_ctrl.dram: Timing access to addr 0x208, rank/bank/row 0 0 0
468260000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 468260000
468278750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
468309000: system.mem_ctrl.dram: Address: 0x208 Rank 0 Bank 0 Row 0
468309000: system.mem_ctrl.dram: Timing access to addr 0x208, rank/bank/row 0 0 0
468309000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 468309000
468327750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
468358000: system.mem_ctrl.dram: Address: 0x210 Rank 0 Bank 0 Row 0
468358000: system.mem_ctrl.dram: Timing access to addr 0x210, rank/bank/row 0 0 0
468358000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 468358000
468376750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
468407000: system.mem_ctrl.dram: Address: 0x210 Rank 0 Bank 0 Row 0
468407000: system.mem_ctrl.dram: Timing access to addr 0x210, rank/bank/row 0 0 0
468407000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 468407000
468425750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
468456000: system.mem_ctrl.dram: Address: 0x210 Rank 0 Bank 0 Row 0
468456000: system.mem_ctrl.dram: Timing access to addr 0x210, rank/bank/row 0 0 0
468456000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 468456000
468474750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
468505000: system.mem_ctrl.dram: Address: 0x210 Rank 0 Bank 0 Row 0
468505000: system.mem_ctrl.dram: Timing access to addr 0x210, rank/bank/row 0 0 0
468505000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 468505000
468523750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
468554000: system.mem_ctrl.dram: Address: 0x218 Rank 0 Bank 0 Row 0
468554000: system.mem_ctrl.dram: Timing access to addr 0x218, rank/bank/row 0 0 0
468554000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 468554000
468572750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
468603000: system.mem_ctrl.dram: Address: 0x218 Rank 0 Bank 0 Row 0
468603000: system.mem_ctrl.dram: Timing access to addr 0x218, rank/bank/row 0 0 0
468603000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 468603000
468621750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
468673000: system.mem_ctrl.dram: Address: 0x8750 Rank 0 Bank 4 Row 0
468673000: system.mem_ctrl.dram: Timing access to addr 0x8750, rank/bank/row 0 4 0
468673000: system.mem_ctrl.dram: Activate at tick 468673000
468673000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 468673000, now got 2 active
468673000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 468686750
468705500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
468736000: system.mem_ctrl.dram: Address: 0x8650 Rank 0 Bank 4 Row 0
468736000: system.mem_ctrl.dram: Timing access to addr 0x8650, rank/bank/row 0 4 0
468736000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 468736000
468754750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
468785000: system.mem_ctrl.dram: Address: 0x8650 Rank 0 Bank 4 Row 0
468785000: system.mem_ctrl.dram: Timing access to addr 0x8650, rank/bank/row 0 4 0
468785000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 468785000
468803750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
468855000: system.mem_ctrl.dram: Address: 0x8650 Rank 0 Bank 4 Row 0
468855000: system.mem_ctrl.dram: Timing access to addr 0x8650, rank/bank/row 0 4 0
468855000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 468855000
468873750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
468904000: system.mem_ctrl.dram: Address: 0x8650 Rank 0 Bank 4 Row 0
468904000: system.mem_ctrl.dram: Timing access to addr 0x8650, rank/bank/row 0 4 0
468904000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 468904000
468922750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
468953000: system.mem_ctrl.dram: Address: 0x8658 Rank 0 Bank 4 Row 0
468953000: system.mem_ctrl.dram: Timing access to addr 0x8658, rank/bank/row 0 4 0
468953000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 468953000
468971750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
469002000: system.mem_ctrl.dram: Address: 0x8658 Rank 0 Bank 4 Row 0
469002000: system.mem_ctrl.dram: Timing access to addr 0x8658, rank/bank/row 0 4 0
469002000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 469002000
469020750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
469051000: system.mem_ctrl.dram: Address: 0x76448 Rank 1 Bank 3 Row 3
469051000: system.mem_ctrl.dram: Timing access to addr 0x76448, rank/bank/row 1 3 3
469051000: system.mem_ctrl.dram: Activate at tick 469051000
469051000: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 469051000, now got 4 active
469051000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 469064750
469083500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
469114000: system.mem_ctrl.dram: Address: 0x8658 Rank 0 Bank 4 Row 0
469114000: system.mem_ctrl.dram: Timing access to addr 0x8658, rank/bank/row 0 4 0
469114000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 469114000
469132750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
469163000: system.mem_ctrl.dram: Address: 0x8660 Rank 0 Bank 4 Row 0
469163000: system.mem_ctrl.dram: Timing access to addr 0x8660, rank/bank/row 0 4 0
469163000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 469163000
469181750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
469212000: system.mem_ctrl.dram: Address: 0x8660 Rank 0 Bank 4 Row 0
469212000: system.mem_ctrl.dram: Timing access to addr 0x8660, rank/bank/row 0 4 0
469212000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 469212000
469230750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
469261000: system.mem_ctrl.dram: Address: 0x8660 Rank 0 Bank 4 Row 0
469261000: system.mem_ctrl.dram: Timing access to addr 0x8660, rank/bank/row 0 4 0
469261000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 469261000
469279750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
469310000: system.mem_ctrl.dram: Address: 0x8668 Rank 0 Bank 4 Row 0
469310000: system.mem_ctrl.dram: Timing access to addr 0x8668, rank/bank/row 0 4 0
469310000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 469310000
469328750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
469359000: system.mem_ctrl.dram: Address: 0x7fa60 Rank 1 Bank 7 Row 3
469359000: system.mem_ctrl.dram: Timing access to addr 0x7fa60, rank/bank/row 1 7 3
469359000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 469359000
469377750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
469408000: system.mem_ctrl.dram: Address: 0x8668 Rank 0 Bank 4 Row 0
469408000: system.mem_ctrl.dram: Timing access to addr 0x8668, rank/bank/row 0 4 0
469408000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 469408000
469426750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
469457000: system.mem_ctrl.dram: Address: 0x8670 Rank 0 Bank 4 Row 0
469457000: system.mem_ctrl.dram: Timing access to addr 0x8670, rank/bank/row 0 4 0
469457000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 469457000
469475750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
469506000: system.mem_ctrl.dram: Address: 0x8670 Rank 0 Bank 4 Row 0
469506000: system.mem_ctrl.dram: Timing access to addr 0x8670, rank/bank/row 0 4 0
469506000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 469506000
469524750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
469555000: system.mem_ctrl.dram: Address: 0x8678 Rank 0 Bank 4 Row 0
469555000: system.mem_ctrl.dram: Timing access to addr 0x8678, rank/bank/row 0 4 0
469555000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 469555000
469555000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 469562500, now got 1 active
469555000: system.mem_ctrl.dram: Auto-precharged bank: 4
469573750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
469604000: system.mem_ctrl.dram: Address: 0x91570 Rank 1 Bank 0 Row 4
469604000: system.mem_ctrl.dram: Timing access to addr 0x91570, rank/bank/row 1 0 4
469604000: system.mem_ctrl.dram: Activate at tick 469604000
469604000: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 469604000, now got 5 active
469604000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 469617750
469636500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
469667000: system.mem_ctrl.dram: Address: 0x8678 Rank 0 Bank 4 Row 0
469667000: system.mem_ctrl.dram: Timing access to addr 0x8678, rank/bank/row 0 4 0
469667000: system.mem_ctrl.dram: Activate at tick 469667000
469667000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 469667000, now got 2 active
469667000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 469680750
469699500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
469730000: system.mem_ctrl.dram: Address: 0x8680 Rank 0 Bank 4 Row 0
469730000: system.mem_ctrl.dram: Timing access to addr 0x8680, rank/bank/row 0 4 0
469730000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 469730000
469748750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
469779000: system.mem_ctrl.dram: Address: 0x8680 Rank 0 Bank 4 Row 0
469779000: system.mem_ctrl.dram: Timing access to addr 0x8680, rank/bank/row 0 4 0
469779000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 469779000
469797750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
469828000: system.mem_ctrl.dram: Address: 0x8680 Rank 0 Bank 4 Row 0
469828000: system.mem_ctrl.dram: Timing access to addr 0x8680, rank/bank/row 0 4 0
469828000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 469828000
469846750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
469877000: system.mem_ctrl.dram: Address: 0x8688 Rank 0 Bank 4 Row 0
469877000: system.mem_ctrl.dram: Timing access to addr 0x8688, rank/bank/row 0 4 0
469877000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 469877000
469895750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
469926000: system.mem_ctrl.dram: Address: 0x91570 Rank 1 Bank 0 Row 4
469926000: system.mem_ctrl.dram: Timing access to addr 0x91570, rank/bank/row 1 0 4
469926000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 469926000
469944750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
469975000: system.mem_ctrl.dram: Address: 0x8688 Rank 0 Bank 4 Row 0
469975000: system.mem_ctrl.dram: Timing access to addr 0x8688, rank/bank/row 0 4 0
469975000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 469975000
469993750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
470024000: system.mem_ctrl.dram: Address: 0x814b8 Rank 0 Bank 0 Row 4
470024000: system.mem_ctrl.dram: Timing access to addr 0x814b8, rank/bank/row 0 0 4
470024000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 470024000, now got 1 active
470024000: system.mem_ctrl.dram: Activate at tick 470037750
470024000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 470037750, now got 2 active
470024000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 470051500
470070250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
470101000: system.mem_ctrl.dram: Address: 0x8688 Rank 0 Bank 4 Row 0
470101000: system.mem_ctrl.dram: Timing access to addr 0x8688, rank/bank/row 0 4 0
470101000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 470101000
470119750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
470150000: system.mem_ctrl.dram: Address: 0x8690 Rank 0 Bank 4 Row 0
470150000: system.mem_ctrl.dram: Timing access to addr 0x8690, rank/bank/row 0 4 0
470150000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 470150000
470168750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
470199000: system.mem_ctrl.dram: Address: 0x8720 Rank 0 Bank 4 Row 0
470199000: system.mem_ctrl.dram: Timing access to addr 0x8720, rank/bank/row 0 4 0
470199000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 470199000
470217750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
470248000: system.mem_ctrl.dram: Address: 0x8720 Rank 0 Bank 4 Row 0
470248000: system.mem_ctrl.dram: Timing access to addr 0x8720, rank/bank/row 0 4 0
470248000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 470248000
470266750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
470297000: system.mem_ctrl.dram: Address: 0x8728 Rank 0 Bank 4 Row 0
470297000: system.mem_ctrl.dram: Timing access to addr 0x8728, rank/bank/row 0 4 0
470297000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 470297000
470315750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
470346000: system.mem_ctrl.dram: Address: 0x86d0 Rank 0 Bank 4 Row 0
470346000: system.mem_ctrl.dram: Timing access to addr 0x86d0, rank/bank/row 0 4 0
470346000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 470346000
470364750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
470395000: system.mem_ctrl.dram: Address: 0x86d8 Rank 0 Bank 4 Row 0
470395000: system.mem_ctrl.dram: Timing access to addr 0x86d8, rank/bank/row 0 4 0
470395000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 470395000
470413750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
470444000: system.mem_ctrl.dram: Address: 0x814c8 Rank 0 Bank 0 Row 4
470444000: system.mem_ctrl.dram: Timing access to addr 0x814c8, rank/bank/row 0 0 4
470444000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 470444000
470462750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
470493000: system.mem_ctrl.dram: Address: 0x86d8 Rank 0 Bank 4 Row 0
470493000: system.mem_ctrl.dram: Timing access to addr 0x86d8, rank/bank/row 0 4 0
470493000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 470493000
470511750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
470542000: system.mem_ctrl.dram: Address: 0x91570 Rank 1 Bank 0 Row 4
470563000: system.mem_ctrl.dram: Address: 0x86d8 Rank 0 Bank 4 Row 0
470563000: system.mem_ctrl.dram: Timing access to addr 0x86d8, rank/bank/row 0 4 0
470563000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 470563000
470581750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
470612000: system.mem_ctrl.dram: Address: 0x86e0 Rank 0 Bank 4 Row 0
470612000: system.mem_ctrl.dram: Timing access to addr 0x86e0, rank/bank/row 0 4 0
470612000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 470612000
470612000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 470619500, now got 1 active
470612000: system.mem_ctrl.dram: Auto-precharged bank: 4
470630750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
470661000: system.mem_ctrl.dram: Address: 0x7fa60 Rank 1 Bank 7 Row 3
470661000: system.mem_ctrl.dram: Timing access to addr 0x7fa60, rank/bank/row 1 7 3
470661000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 470661000
470679750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
470710000: system.mem_ctrl.dram: Address: 0x86e0 Rank 0 Bank 4 Row 0
470710000: system.mem_ctrl.dram: Timing access to addr 0x86e0, rank/bank/row 0 4 0
470710000: system.mem_ctrl.dram: Activate at tick 470710000
470710000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 470710000, now got 2 active
470710000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 470723750
470742500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
470773000: system.mem_ctrl.dram: Address: 0x86e0 Rank 0 Bank 4 Row 0
470773000: system.mem_ctrl.dram: Timing access to addr 0x86e0, rank/bank/row 0 4 0
470773000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 470773000
470791750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
470822000: system.mem_ctrl.dram: Address: 0x86e8 Rank 0 Bank 4 Row 0
470822000: system.mem_ctrl.dram: Timing access to addr 0x86e8, rank/bank/row 0 4 0
470822000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 470822000
470840750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
470871000: system.mem_ctrl.dram: Address: 0x86e8 Rank 0 Bank 4 Row 0
470871000: system.mem_ctrl.dram: Timing access to addr 0x86e8, rank/bank/row 0 4 0
470871000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 470871000
470889750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
470920000: system.mem_ctrl.dram: Address: 0x94b20 Rank 1 Bank 2 Row 4
470920000: system.mem_ctrl.dram: Timing access to addr 0x94b20, rank/bank/row 1 2 4
470920000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 470920000
470938750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
470969000: system.mem_ctrl.dram: Address: 0x86e8 Rank 0 Bank 4 Row 0
470969000: system.mem_ctrl.dram: Timing access to addr 0x86e8, rank/bank/row 0 4 0
470969000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 470969000
470987750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
471018000: system.mem_ctrl.dram: Address: 0x94b28 Rank 1 Bank 2 Row 4
471018000: system.mem_ctrl.dram: Timing access to addr 0x94b28, rank/bank/row 1 2 4
471018000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 471018000
471036750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
471067000: system.mem_ctrl.dram: Address: 0x220 Rank 0 Bank 0 Row 0
471067000: system.mem_ctrl.dram: Timing access to addr 0x220, rank/bank/row 0 0 0
471067000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 471067000, now got 1 active
471067000: system.mem_ctrl.dram: Activate at tick 471080750
471067000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 471080750, now got 2 active
471067000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 471094500
471113250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
471144000: system.mem_ctrl.dram: Address: 0x81480 Rank 0 Bank 0 Row 4
471165000: system.mem_ctrl.dram: Address: 0x220 Rank 0 Bank 0 Row 0
471165000: system.mem_ctrl.dram: Timing access to addr 0x220, rank/bank/row 0 0 0
471165000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 471165000
471183750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
471214000: system.mem_ctrl.dram: Address: 0x94b30 Rank 1 Bank 2 Row 4
471214000: system.mem_ctrl.dram: Timing access to addr 0x94b30, rank/bank/row 1 2 4
471214000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 471214000
471232750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
471263000: system.mem_ctrl.dram: Address: 0x228 Rank 0 Bank 0 Row 0
471263000: system.mem_ctrl.dram: Timing access to addr 0x228, rank/bank/row 0 0 0
471263000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 471263000
471281750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
471332000: system.mem_ctrl.dram: Address: 0x5d448 Rank 1 Bank 6 Row 2
471332000: system.mem_ctrl.dram: Timing access to addr 0x5d448, rank/bank/row 1 6 2
471332000: system.mem_ctrl.dram: Activate at tick 471332000
471332000: system.mem_ctrl.dram: Activate bank 6, rank 1 at tick 471332000, now got 6 active
471332000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 471345750
471364500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
471395000: system.mem_ctrl.dram: Address: 0x5d450 Rank 1 Bank 6 Row 2
471395000: system.mem_ctrl.dram: Timing access to addr 0x5d450, rank/bank/row 1 6 2
471395000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 471395000
471413750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
471444000: system.mem_ctrl.dram: Address: 0x5d450 Rank 1 Bank 6 Row 2
471444000: system.mem_ctrl.dram: Timing access to addr 0x5d450, rank/bank/row 1 6 2
471444000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 471444000
471462750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
471493000: system.mem_ctrl.dram: Address: 0x94b48 Rank 1 Bank 2 Row 4
471493000: system.mem_ctrl.dram: Timing access to addr 0x94b48, rank/bank/row 1 2 4
471493000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 471493000
471511750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
471542000: system.mem_ctrl.dram: Address: 0xa8e0 Rank 0 Bank 5 Row 0
471542000: system.mem_ctrl.dram: Timing access to addr 0xa8e0, rank/bank/row 0 5 0
471542000: system.mem_ctrl.dram: Activate at tick 471542000
471542000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 471542000, now got 3 active
471542000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 471555750
471574500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
471605000: system.mem_ctrl.dram: Address: 0xa8e8 Rank 0 Bank 5 Row 0
471605000: system.mem_ctrl.dram: Timing access to addr 0xa8e8, rank/bank/row 0 5 0
471605000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 471605000
471623750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
471654000: system.mem_ctrl.dram: Address: 0x7fee8 Rank 1 Bank 7 Row 3
471654000: system.mem_ctrl.dram: Timing access to addr 0x7fee8, rank/bank/row 1 7 3
471654000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 471654000
471672750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
471703000: system.mem_ctrl.dram: Address: 0xa8e8 Rank 0 Bank 5 Row 0
471703000: system.mem_ctrl.dram: Timing access to addr 0xa8e8, rank/bank/row 0 5 0
471703000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 471703000
471721750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
471752000: system.mem_ctrl.dram: Address: 0x92048 Rank 1 Bank 1 Row 4
471752000: system.mem_ctrl.dram: Timing access to addr 0x92048, rank/bank/row 1 1 4
471752000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 471752000
471770750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
471801000: system.mem_ctrl.dram: Address: 0xa8e8 Rank 0 Bank 5 Row 0
471801000: system.mem_ctrl.dram: Timing access to addr 0xa8e8, rank/bank/row 0 5 0
471801000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 471801000
471819750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
471850000: system.mem_ctrl.dram: Address: 0xa8f0 Rank 0 Bank 5 Row 0
471850000: system.mem_ctrl.dram: Timing access to addr 0xa8f0, rank/bank/row 0 5 0
471850000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 471850000
471868750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
471899000: system.mem_ctrl.dram: Address: 0xa8f0 Rank 0 Bank 5 Row 0
471899000: system.mem_ctrl.dram: Timing access to addr 0xa8f0, rank/bank/row 0 5 0
471899000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 471899000
471917750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
471948000: system.mem_ctrl.dram: Address: 0xa8f0 Rank 0 Bank 5 Row 0
471948000: system.mem_ctrl.dram: Timing access to addr 0xa8f0, rank/bank/row 0 5 0
471948000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 471948000
471966750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
471997000: system.mem_ctrl.dram: Address: 0xa8f0 Rank 0 Bank 5 Row 0
471997000: system.mem_ctrl.dram: Timing access to addr 0xa8f0, rank/bank/row 0 5 0
471997000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 471997000
472015750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
472046000: system.mem_ctrl.dram: Address: 0xa8f8 Rank 0 Bank 5 Row 0
472046000: system.mem_ctrl.dram: Timing access to addr 0xa8f8, rank/bank/row 0 5 0
472046000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 472046000
472064750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
472095000: system.mem_ctrl.dram: Address: 0x92040 Rank 1 Bank 1 Row 4
472095000: system.mem_ctrl.dram: Timing access to addr 0x92040, rank/bank/row 1 1 4
472095000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 472095000
472113750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
472144000: system.mem_ctrl.dram: Address: 0xa8f8 Rank 0 Bank 5 Row 0
472144000: system.mem_ctrl.dram: Timing access to addr 0xa8f8, rank/bank/row 0 5 0
472144000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 472144000
472162750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
472193000: system.mem_ctrl.dram: Address: 0xa8f8 Rank 0 Bank 5 Row 0
472193000: system.mem_ctrl.dram: Timing access to addr 0xa8f8, rank/bank/row 0 5 0
472193000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 472193000
472211750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
472242000: system.mem_ctrl.dram: Address: 0xa900 Rank 0 Bank 5 Row 0
472242000: system.mem_ctrl.dram: Timing access to addr 0xa900, rank/bank/row 0 5 0
472242000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 472242000
472260750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
472291000: system.mem_ctrl.dram: Address: 0x7fee8 Rank 1 Bank 7 Row 3
472312000: system.mem_ctrl.dram: Address: 0xa900 Rank 0 Bank 5 Row 0
472312000: system.mem_ctrl.dram: Timing access to addr 0xa900, rank/bank/row 0 5 0
472312000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 472312000
472330750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
472361000: system.mem_ctrl.dram: Address: 0xa910 Rank 0 Bank 5 Row 0
472361000: system.mem_ctrl.dram: Timing access to addr 0xa910, rank/bank/row 0 5 0
472361000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 472361000
472379750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
472410000: system.mem_ctrl.dram: Address: 0xa918 Rank 0 Bank 5 Row 0
472410000: system.mem_ctrl.dram: Timing access to addr 0xa918, rank/bank/row 0 5 0
472410000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 472410000
472428750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
472459000: system.mem_ctrl.dram: Address: 0xa918 Rank 0 Bank 5 Row 0
472459000: system.mem_ctrl.dram: Timing access to addr 0xa918, rank/bank/row 0 5 0
472459000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 472459000
472459000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 472466500, now got 2 active
472459000: system.mem_ctrl.dram: Auto-precharged bank: 5
472477750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
472508000: system.mem_ctrl.dram: Address: 0xa920 Rank 0 Bank 5 Row 0
472508000: system.mem_ctrl.dram: Timing access to addr 0xa920, rank/bank/row 0 5 0
472508000: system.mem_ctrl.dram: Activate at tick 472508000
472508000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 472508000, now got 3 active
472508000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 472521750
472540500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
472571000: system.mem_ctrl.dram: Address: 0xa920 Rank 0 Bank 5 Row 0
472571000: system.mem_ctrl.dram: Timing access to addr 0xa920, rank/bank/row 0 5 0
472571000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 472571000
472589750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
472620000: system.mem_ctrl.dram: Address: 0xa920 Rank 0 Bank 5 Row 0
472620000: system.mem_ctrl.dram: Timing access to addr 0xa920, rank/bank/row 0 5 0
472620000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 472620000
472638750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
472669000: system.mem_ctrl.dram: Address: 0x763f8 Rank 1 Bank 3 Row 3
472669000: system.mem_ctrl.dram: Timing access to addr 0x763f8, rank/bank/row 1 3 3
472669000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 472669000
472687750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
472739000: system.mem_ctrl.dram: Address: 0xbff0 Rank 0 Bank 5 Row 0
472739000: system.mem_ctrl.dram: Timing access to addr 0xbff0, rank/bank/row 0 5 0
472739000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 472739000
472757750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
472809000: system.mem_ctrl.dram: Address: 0xbff0 Rank 0 Bank 5 Row 0
472809000: system.mem_ctrl.dram: Timing access to addr 0xbff0, rank/bank/row 0 5 0
472809000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 472809000
472827750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
472858000: system.mem_ctrl.dram: Address: 0xbff0 Rank 0 Bank 5 Row 0
472858000: system.mem_ctrl.dram: Timing access to addr 0xbff0, rank/bank/row 0 5 0
472858000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 472858000
472876750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
472928000: system.mem_ctrl.dram: Address: 0xbff0 Rank 0 Bank 5 Row 0
472928000: system.mem_ctrl.dram: Timing access to addr 0xbff0, rank/bank/row 0 5 0
472928000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 472928000
472946750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
472977000: system.mem_ctrl.dram: Address: 0xbff8 Rank 0 Bank 5 Row 0
472977000: system.mem_ctrl.dram: Timing access to addr 0xbff8, rank/bank/row 0 5 0
472977000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 472977000
472995750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
473047000: system.mem_ctrl.dram: Address: 0xbd40 Rank 0 Bank 5 Row 0
473047000: system.mem_ctrl.dram: Timing access to addr 0xbd40, rank/bank/row 0 5 0
473047000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 473047000
473065750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
473117000: system.mem_ctrl.dram: Address: 0xbd40 Rank 0 Bank 5 Row 0
473117000: system.mem_ctrl.dram: Timing access to addr 0xbd40, rank/bank/row 0 5 0
473117000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 473117000
473135750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
473166000: system.mem_ctrl.dram: Address: 0xbd40 Rank 0 Bank 5 Row 0
473166000: system.mem_ctrl.dram: Timing access to addr 0xbd40, rank/bank/row 0 5 0
473166000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 473166000
473184750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
473215000: system.mem_ctrl.dram: Address: 0xbd48 Rank 0 Bank 5 Row 0
473215000: system.mem_ctrl.dram: Timing access to addr 0xbd48, rank/bank/row 0 5 0
473215000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 473215000
473233750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
473264000: system.mem_ctrl.dram: Address: 0xbd48 Rank 0 Bank 5 Row 0
473264000: system.mem_ctrl.dram: Timing access to addr 0xbd48, rank/bank/row 0 5 0
473264000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 473264000
473282750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
473334000: system.mem_ctrl.dram: Address: 0xbd48 Rank 0 Bank 5 Row 0
473334000: system.mem_ctrl.dram: Timing access to addr 0xbd48, rank/bank/row 0 5 0
473334000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 473334000
473352750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
473383000: system.mem_ctrl.dram: Address: 0xbd48 Rank 0 Bank 5 Row 0
473383000: system.mem_ctrl.dram: Timing access to addr 0xbd48, rank/bank/row 0 5 0
473383000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 473383000
473401750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
473432000: system.mem_ctrl.dram: Address: 0xbd50 Rank 0 Bank 5 Row 0
473432000: system.mem_ctrl.dram: Timing access to addr 0xbd50, rank/bank/row 0 5 0
473432000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 473432000
473432000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 473439500, now got 2 active
473432000: system.mem_ctrl.dram: Auto-precharged bank: 5
473450750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
473502000: system.mem_ctrl.dram: Address: 0xbd50 Rank 0 Bank 5 Row 0
473502000: system.mem_ctrl.dram: Timing access to addr 0xbd50, rank/bank/row 0 5 0
473502000: system.mem_ctrl.dram: Activate at tick 473502000
473502000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 473502000, now got 3 active
473502000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 473515750
473534500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
473586000: system.mem_ctrl.dram: Address: 0xbd50 Rank 0 Bank 5 Row 0
473586000: system.mem_ctrl.dram: Timing access to addr 0xbd50, rank/bank/row 0 5 0
473586000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 473586000
473604750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
473635000: system.mem_ctrl.dram: Address: 0xbd50 Rank 0 Bank 5 Row 0
473635000: system.mem_ctrl.dram: Timing access to addr 0xbd50, rank/bank/row 0 5 0
473635000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 473635000
473653750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
473705000: system.mem_ctrl.dram: Address: 0xbd50 Rank 0 Bank 5 Row 0
473705000: system.mem_ctrl.dram: Timing access to addr 0xbd50, rank/bank/row 0 5 0
473705000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 473705000
473723750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
473754000: system.mem_ctrl.dram: Address: 0xbd58 Rank 0 Bank 5 Row 0
473754000: system.mem_ctrl.dram: Timing access to addr 0xbd58, rank/bank/row 0 5 0
473754000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 473754000
473772750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
473803000: system.mem_ctrl.dram: Address: 0xbd58 Rank 0 Bank 5 Row 0
473803000: system.mem_ctrl.dram: Timing access to addr 0xbd58, rank/bank/row 0 5 0
473803000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 473803000
473821750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
473852000: system.mem_ctrl.dram: Address: 0xbd58 Rank 0 Bank 5 Row 0
473852000: system.mem_ctrl.dram: Timing access to addr 0xbd58, rank/bank/row 0 5 0
473852000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 473852000
473870750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
473901000: system.mem_ctrl.dram: Address: 0xbd60 Rank 0 Bank 5 Row 0
473901000: system.mem_ctrl.dram: Timing access to addr 0xbd60, rank/bank/row 0 5 0
473901000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 473901000
473919750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
473950000: system.mem_ctrl.dram: Address: 0xbd60 Rank 0 Bank 5 Row 0
473950000: system.mem_ctrl.dram: Timing access to addr 0xbd60, rank/bank/row 0 5 0
473950000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 473950000
473968750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
473999000: system.mem_ctrl.dram: Address: 0xbd68 Rank 0 Bank 5 Row 0
473999000: system.mem_ctrl.dram: Timing access to addr 0xbd68, rank/bank/row 0 5 0
473999000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 473999000
474017750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
474048000: system.mem_ctrl.dram: Address: 0xbd68 Rank 0 Bank 5 Row 0
474048000: system.mem_ctrl.dram: Timing access to addr 0xbd68, rank/bank/row 0 5 0
474048000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 474048000
474066750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
474097000: system.mem_ctrl.dram: Address: 0xbd68 Rank 0 Bank 5 Row 0
474097000: system.mem_ctrl.dram: Timing access to addr 0xbd68, rank/bank/row 0 5 0
474097000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 474097000
474115750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
474146000: system.mem_ctrl.dram: Address: 0xbd80 Rank 0 Bank 5 Row 0
474146000: system.mem_ctrl.dram: Timing access to addr 0xbd80, rank/bank/row 0 5 0
474146000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 474146000
474164750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
474195000: system.mem_ctrl.dram: Address: 0x92450 Rank 1 Bank 1 Row 4
474195000: system.mem_ctrl.dram: Timing access to addr 0x92450, rank/bank/row 1 1 4
474195000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 474195000
474213750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
474244000: system.mem_ctrl.dram: Address: 0xbd88 Rank 0 Bank 5 Row 0
474244000: system.mem_ctrl.dram: Timing access to addr 0xbd88, rank/bank/row 0 5 0
474244000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 474244000
474262750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
474293000: system.mem_ctrl.dram: Address: 0x7ff40 Rank 1 Bank 7 Row 3
474293000: system.mem_ctrl.dram: Timing access to addr 0x7ff40, rank/bank/row 1 7 3
474293000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 474293000
474311750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
474342000: system.mem_ctrl.dram: Address: 0xbd88 Rank 0 Bank 5 Row 0
474342000: system.mem_ctrl.dram: Timing access to addr 0xbd88, rank/bank/row 0 5 0
474342000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 474342000
474360750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
474391000: system.mem_ctrl.dram: Address: 0xbd90 Rank 0 Bank 5 Row 0
474391000: system.mem_ctrl.dram: Timing access to addr 0xbd90, rank/bank/row 0 5 0
474391000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 474391000
474391000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 474398500, now got 2 active
474391000: system.mem_ctrl.dram: Auto-precharged bank: 5
474409750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
474440000: system.mem_ctrl.dram: Address: 0xbd90 Rank 0 Bank 5 Row 0
474440000: system.mem_ctrl.dram: Timing access to addr 0xbd90, rank/bank/row 0 5 0
474440000: system.mem_ctrl.dram: Activate at tick 474440000
474440000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 474440000, now got 3 active
474440000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 474453750
474472500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
474503000: system.mem_ctrl.dram: Address: 0xbd90 Rank 0 Bank 5 Row 0
474503000: system.mem_ctrl.dram: Timing access to addr 0xbd90, rank/bank/row 0 5 0
474503000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 474503000
474521750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
474552000: system.mem_ctrl.dram: Address: 0xbd90 Rank 0 Bank 5 Row 0
474552000: system.mem_ctrl.dram: Timing access to addr 0xbd90, rank/bank/row 0 5 0
474552000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 474552000
474570750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
474601000: system.mem_ctrl.dram: Address: 0xbd98 Rank 0 Bank 5 Row 0
474601000: system.mem_ctrl.dram: Timing access to addr 0xbd98, rank/bank/row 0 5 0
474601000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 474601000
474619750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
474650000: system.mem_ctrl.dram: Address: 0x92458 Rank 1 Bank 1 Row 4
474671000: system.mem_ctrl.dram: Address: 0xbd98 Rank 0 Bank 5 Row 0
474671000: system.mem_ctrl.dram: Timing access to addr 0xbd98, rank/bank/row 0 5 0
474671000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 474671000
474689750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
474720000: system.mem_ctrl.dram: Address: 0xbda8 Rank 0 Bank 5 Row 0
474720000: system.mem_ctrl.dram: Timing access to addr 0xbda8, rank/bank/row 0 5 0
474720000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 474720000
474738750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
474769000: system.mem_ctrl.dram: Address: 0x80008 Rank 0 Bank 0 Row 4
474769000: system.mem_ctrl.dram: Timing access to addr 0x80008, rank/bank/row 0 0 4
474769000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 474769000, now got 2 active
474769000: system.mem_ctrl.dram: Activate at tick 474782750
474769000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 474782750, now got 3 active
474769000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 474796500
474815250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
474846000: system.mem_ctrl.dram: Address: 0xbdb0 Rank 0 Bank 5 Row 0
474846000: system.mem_ctrl.dram: Timing access to addr 0xbdb0, rank/bank/row 0 5 0
474846000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 474846000
474864750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
474895000: system.mem_ctrl.dram: Address: 0xbdb0 Rank 0 Bank 5 Row 0
474895000: system.mem_ctrl.dram: Timing access to addr 0xbdb0, rank/bank/row 0 5 0
474895000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 474895000
474913750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
474944000: system.mem_ctrl.dram: Address: 0xbe50 Rank 0 Bank 5 Row 0
474944000: system.mem_ctrl.dram: Timing access to addr 0xbe50, rank/bank/row 0 5 0
474944000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 474944000
474961250: 1: Refresh due
474961250: 1: Precharging all
474961250: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 474961250, now got 5 active
474961250: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 474961250, now got 4 active
474961250: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 474961250, now got 3 active
474961250: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 474961250, now got 2 active
474961250: system.mem_ctrl.dram: Precharging bank 6, rank 1 at tick 474961250, now got 1 active
474961250: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 474961250, now got 0 active
474961250: 0: Refresh due
474961250: 0: Precharging all
474961250: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 474961250, now got 2 active
474961250: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 474961250, now got 1 active
474961250: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 474961250, now got 0 active
474962750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
474993000: system.mem_ctrl.dram: Address: 0x7ff80 Rank 1 Bank 7 Row 3
475235000: 1: Scheduling next request after refreshing rank 1
475235000: system.mem_ctrl.dram: Timing access to addr 0x7ff80, rank/bank/row 1 7 3
475235000: system.mem_ctrl.dram: Activate at tick 475235000
475235000: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 475235000, now got 1 active
475235000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 475248750
475235000: 0: Scheduling next request after refreshing rank 0
475267500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
475298000: system.mem_ctrl.dram: Address: 0xbe50 Rank 0 Bank 5 Row 0
475298000: system.mem_ctrl.dram: Timing access to addr 0xbe50, rank/bank/row 0 5 0
475298000: system.mem_ctrl.dram: Activate at tick 475298000
475298000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 475298000, now got 1 active
475298000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 475311750
475330500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
475361000: system.mem_ctrl.dram: Address: 0x7ff88 Rank 1 Bank 7 Row 3
475361000: system.mem_ctrl.dram: Timing access to addr 0x7ff88, rank/bank/row 1 7 3
475361000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 475361000
475379750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
475410000: system.mem_ctrl.dram: Address: 0xbe58 Rank 0 Bank 5 Row 0
475410000: system.mem_ctrl.dram: Timing access to addr 0xbe58, rank/bank/row 0 5 0
475410000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 475410000
475428750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
475459000: system.mem_ctrl.dram: Address: 0xbdc0 Rank 0 Bank 5 Row 0
475459000: system.mem_ctrl.dram: Timing access to addr 0xbdc0, rank/bank/row 0 5 0
475459000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 475459000
475477750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
475508000: system.mem_ctrl.dram: Address: 0xbdc8 Rank 0 Bank 5 Row 0
475508000: system.mem_ctrl.dram: Timing access to addr 0xbdc8, rank/bank/row 0 5 0
475508000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 475508000
475526750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
475557000: system.mem_ctrl.dram: Address: 0xbde0 Rank 0 Bank 5 Row 0
475557000: system.mem_ctrl.dram: Timing access to addr 0xbde0, rank/bank/row 0 5 0
475557000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 475557000
475575750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
475606000: system.mem_ctrl.dram: Address: 0xbde0 Rank 0 Bank 5 Row 0
475606000: system.mem_ctrl.dram: Timing access to addr 0xbde0, rank/bank/row 0 5 0
475606000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 475606000
475624750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
475655000: system.mem_ctrl.dram: Address: 0xbde8 Rank 0 Bank 5 Row 0
475655000: system.mem_ctrl.dram: Timing access to addr 0xbde8, rank/bank/row 0 5 0
475655000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 475655000
475673750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
475704000: system.mem_ctrl.dram: Address: 0xbdf0 Rank 0 Bank 5 Row 0
475704000: system.mem_ctrl.dram: Timing access to addr 0xbdf0, rank/bank/row 0 5 0
475704000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 475704000
475722750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
475753000: system.mem_ctrl.dram: Address: 0x92450 Rank 1 Bank 1 Row 4
475753000: system.mem_ctrl.dram: Timing access to addr 0x92450, rank/bank/row 1 1 4
475753000: system.mem_ctrl.dram: Activate at tick 475753000
475753000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 475753000, now got 2 active
475753000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 475766750
475785500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
475816000: system.mem_ctrl.dram: Address: 0xbdf0 Rank 0 Bank 5 Row 0
475816000: system.mem_ctrl.dram: Timing access to addr 0xbdf0, rank/bank/row 0 5 0
475816000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 475816000
475834750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
475865000: system.mem_ctrl.dram: Address: 0xbdf8 Rank 0 Bank 5 Row 0
475865000: system.mem_ctrl.dram: Timing access to addr 0xbdf8, rank/bank/row 0 5 0
475865000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 475865000
475883750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
475935000: system.mem_ctrl.dram: Address: 0xbdf8 Rank 0 Bank 5 Row 0
475935000: system.mem_ctrl.dram: Timing access to addr 0xbdf8, rank/bank/row 0 5 0
475935000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 475935000
475953750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
475984000: system.mem_ctrl.dram: Address: 0xbe00 Rank 0 Bank 5 Row 0
475984000: system.mem_ctrl.dram: Timing access to addr 0xbe00, rank/bank/row 0 5 0
475984000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 475984000
476002750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
476033000: system.mem_ctrl.dram: Address: 0xbe40 Rank 0 Bank 5 Row 0
476033000: system.mem_ctrl.dram: Timing access to addr 0xbe40, rank/bank/row 0 5 0
476033000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 476033000
476051750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
476082000: system.mem_ctrl.dram: Address: 0xbe48 Rank 0 Bank 5 Row 0
476082000: system.mem_ctrl.dram: Timing access to addr 0xbe48, rank/bank/row 0 5 0
476082000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 476082000
476100750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
476131000: system.mem_ctrl.dram: Address: 0x7ffc8 Rank 1 Bank 7 Row 3
476131000: system.mem_ctrl.dram: Timing access to addr 0x7ffc8, rank/bank/row 1 7 3
476131000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 476131000
476149750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
476180000: system.mem_ctrl.dram: Address: 0xbe48 Rank 0 Bank 5 Row 0
476180000: system.mem_ctrl.dram: Timing access to addr 0xbe48, rank/bank/row 0 5 0
476180000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 476180000
476198750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
476229000: system.mem_ctrl.dram: Address: 0xbd90 Rank 0 Bank 5 Row 0
476229000: system.mem_ctrl.dram: Timing access to addr 0xbd90, rank/bank/row 0 5 0
476229000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 476229000
476229000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 476236500, now got 0 active
476229000: system.mem_ctrl.dram: Auto-precharged bank: 5
476247750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
476278000: system.mem_ctrl.dram: Address: 0xbd90 Rank 0 Bank 5 Row 0
476278000: system.mem_ctrl.dram: Timing access to addr 0xbd90, rank/bank/row 0 5 0
476278000: system.mem_ctrl.dram: Activate at tick 476278000
476278000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 476278000, now got 1 active
476278000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 476291750
476310500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
476341000: system.mem_ctrl.dram: Address: 0xbd90 Rank 0 Bank 5 Row 0
476341000: system.mem_ctrl.dram: Timing access to addr 0xbd90, rank/bank/row 0 5 0
476341000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 476341000
476359750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
476390000: system.mem_ctrl.dram: Address: 0xbd90 Rank 0 Bank 5 Row 0
476390000: system.mem_ctrl.dram: Timing access to addr 0xbd90, rank/bank/row 0 5 0
476390000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 476390000
476408750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
476439000: system.mem_ctrl.dram: Address: 0xbd98 Rank 0 Bank 5 Row 0
476439000: system.mem_ctrl.dram: Timing access to addr 0xbd98, rank/bank/row 0 5 0
476439000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 476439000
476457750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
476509000: system.mem_ctrl.dram: Address: 0xbd98 Rank 0 Bank 5 Row 0
476509000: system.mem_ctrl.dram: Timing access to addr 0xbd98, rank/bank/row 0 5 0
476509000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 476509000
476527750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
476558000: system.mem_ctrl.dram: Address: 0xbda8 Rank 0 Bank 5 Row 0
476558000: system.mem_ctrl.dram: Timing access to addr 0xbda8, rank/bank/row 0 5 0
476558000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 476558000
476576750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
476607000: system.mem_ctrl.dram: Address: 0x80288 Rank 0 Bank 0 Row 4
476607000: system.mem_ctrl.dram: Timing access to addr 0x80288, rank/bank/row 0 0 4
476607000: system.mem_ctrl.dram: Activate at tick 476607000
476607000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 476607000, now got 2 active
476607000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 476620750
476639500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
476670000: system.mem_ctrl.dram: Address: 0xbdb0 Rank 0 Bank 5 Row 0
476670000: system.mem_ctrl.dram: Timing access to addr 0xbdb0, rank/bank/row 0 5 0
476670000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 476670000
476688750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
476719000: system.mem_ctrl.dram: Address: 0xbdb0 Rank 0 Bank 5 Row 0
476719000: system.mem_ctrl.dram: Timing access to addr 0xbdb0, rank/bank/row 0 5 0
476719000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 476719000
476737750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
476768000: system.mem_ctrl.dram: Address: 0xbe50 Rank 0 Bank 5 Row 0
476768000: system.mem_ctrl.dram: Timing access to addr 0xbe50, rank/bank/row 0 5 0
476768000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 476768000
476786750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
476817000: system.mem_ctrl.dram: Address: 0x80200 Rank 0 Bank 0 Row 4
476817000: system.mem_ctrl.dram: Timing access to addr 0x80200, rank/bank/row 0 0 4
476817000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 476817000
476835750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
476866000: system.mem_ctrl.dram: Address: 0xbe50 Rank 0 Bank 5 Row 0
476866000: system.mem_ctrl.dram: Timing access to addr 0xbe50, rank/bank/row 0 5 0
476866000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 476866000
476884750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
476915000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
476915000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
476915000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 476915000
476933750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
476964000: system.mem_ctrl.dram: Address: 0xbe58 Rank 0 Bank 5 Row 0
476964000: system.mem_ctrl.dram: Timing access to addr 0xbe58, rank/bank/row 0 5 0
476964000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 476964000
476982750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
477013000: system.mem_ctrl.dram: Address: 0xbdc0 Rank 0 Bank 5 Row 0
477013000: system.mem_ctrl.dram: Timing access to addr 0xbdc0, rank/bank/row 0 5 0
477013000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 477013000
477031750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
477062000: system.mem_ctrl.dram: Address: 0xbdc8 Rank 0 Bank 5 Row 0
477062000: system.mem_ctrl.dram: Timing access to addr 0xbdc8, rank/bank/row 0 5 0
477062000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 477062000
477080750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
477111000: system.mem_ctrl.dram: Address: 0xbde0 Rank 0 Bank 5 Row 0
477111000: system.mem_ctrl.dram: Timing access to addr 0xbde0, rank/bank/row 0 5 0
477111000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 477111000
477129750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
477160000: system.mem_ctrl.dram: Address: 0xbde0 Rank 0 Bank 5 Row 0
477160000: system.mem_ctrl.dram: Timing access to addr 0xbde0, rank/bank/row 0 5 0
477160000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 477160000
477178750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
477209000: system.mem_ctrl.dram: Address: 0xbde8 Rank 0 Bank 5 Row 0
477209000: system.mem_ctrl.dram: Timing access to addr 0xbde8, rank/bank/row 0 5 0
477209000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 477209000
477209000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 477216500, now got 1 active
477209000: system.mem_ctrl.dram: Auto-precharged bank: 5
477227750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
477258000: system.mem_ctrl.dram: Address: 0xbdf0 Rank 0 Bank 5 Row 0
477258000: system.mem_ctrl.dram: Timing access to addr 0xbdf0, rank/bank/row 0 5 0
477258000: system.mem_ctrl.dram: Activate at tick 477258000
477258000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 477258000, now got 2 active
477258000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 477271750
477290500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
477321000: system.mem_ctrl.dram: Address: 0x92450 Rank 1 Bank 1 Row 4
477321000: system.mem_ctrl.dram: Timing access to addr 0x92450, rank/bank/row 1 1 4
477321000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 477321000
477339750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
477370000: system.mem_ctrl.dram: Address: 0xbdf0 Rank 0 Bank 5 Row 0
477370000: system.mem_ctrl.dram: Timing access to addr 0xbdf0, rank/bank/row 0 5 0
477370000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 477370000
477388750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
477419000: system.mem_ctrl.dram: Address: 0xbdf8 Rank 0 Bank 5 Row 0
477419000: system.mem_ctrl.dram: Timing access to addr 0xbdf8, rank/bank/row 0 5 0
477419000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 477419000
477437750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
477489000: system.mem_ctrl.dram: Address: 0xbdf8 Rank 0 Bank 5 Row 0
477489000: system.mem_ctrl.dram: Timing access to addr 0xbdf8, rank/bank/row 0 5 0
477489000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 477489000
477507750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
477538000: system.mem_ctrl.dram: Address: 0xbe00 Rank 0 Bank 5 Row 0
477538000: system.mem_ctrl.dram: Timing access to addr 0xbe00, rank/bank/row 0 5 0
477538000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 477538000
477556750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
477587000: system.mem_ctrl.dram: Address: 0xbe40 Rank 0 Bank 5 Row 0
477587000: system.mem_ctrl.dram: Timing access to addr 0xbe40, rank/bank/row 0 5 0
477587000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 477587000
477605750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
477636000: system.mem_ctrl.dram: Address: 0xbe48 Rank 0 Bank 5 Row 0
477636000: system.mem_ctrl.dram: Timing access to addr 0xbe48, rank/bank/row 0 5 0
477636000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 477636000
477654750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
477685000: system.mem_ctrl.dram: Address: 0x80248 Rank 0 Bank 0 Row 4
477685000: system.mem_ctrl.dram: Timing access to addr 0x80248, rank/bank/row 0 0 4
477685000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 477685000
477703750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
477734000: system.mem_ctrl.dram: Address: 0xbe48 Rank 0 Bank 5 Row 0
477734000: system.mem_ctrl.dram: Timing access to addr 0xbe48, rank/bank/row 0 5 0
477734000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 477734000
477752750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
477783000: system.mem_ctrl.dram: Address: 0xbd90 Rank 0 Bank 5 Row 0
477783000: system.mem_ctrl.dram: Timing access to addr 0xbd90, rank/bank/row 0 5 0
477783000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 477783000
477801750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
477832000: system.mem_ctrl.dram: Address: 0xbd90 Rank 0 Bank 5 Row 0
477832000: system.mem_ctrl.dram: Timing access to addr 0xbd90, rank/bank/row 0 5 0
477832000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 477832000
477850750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
477881000: system.mem_ctrl.dram: Address: 0xbd90 Rank 0 Bank 5 Row 0
477881000: system.mem_ctrl.dram: Timing access to addr 0xbd90, rank/bank/row 0 5 0
477881000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 477881000
477899750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
477930000: system.mem_ctrl.dram: Address: 0xbd90 Rank 0 Bank 5 Row 0
477930000: system.mem_ctrl.dram: Timing access to addr 0xbd90, rank/bank/row 0 5 0
477930000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 477930000
477948750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
477979000: system.mem_ctrl.dram: Address: 0xbd98 Rank 0 Bank 5 Row 0
477979000: system.mem_ctrl.dram: Timing access to addr 0xbd98, rank/bank/row 0 5 0
477979000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 477979000
477997750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
478049000: system.mem_ctrl.dram: Address: 0xbd98 Rank 0 Bank 5 Row 0
478049000: system.mem_ctrl.dram: Timing access to addr 0xbd98, rank/bank/row 0 5 0
478049000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 478049000
478067750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
478098000: system.mem_ctrl.dram: Address: 0xbda8 Rank 0 Bank 5 Row 0
478098000: system.mem_ctrl.dram: Timing access to addr 0xbda8, rank/bank/row 0 5 0
478098000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 478098000
478116750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
478147000: system.mem_ctrl.dram: Address: 0x80508 Rank 0 Bank 0 Row 4
478147000: system.mem_ctrl.dram: Timing access to addr 0x80508, rank/bank/row 0 0 4
478147000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 478147000
478165750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
478196000: system.mem_ctrl.dram: Address: 0xbdb0 Rank 0 Bank 5 Row 0
478196000: system.mem_ctrl.dram: Timing access to addr 0xbdb0, rank/bank/row 0 5 0
478196000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 478196000
478196000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 478203500, now got 1 active
478196000: system.mem_ctrl.dram: Auto-precharged bank: 5
478214750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
478245000: system.mem_ctrl.dram: Address: 0xbdb0 Rank 0 Bank 5 Row 0
478245000: system.mem_ctrl.dram: Timing access to addr 0xbdb0, rank/bank/row 0 5 0
478245000: system.mem_ctrl.dram: Activate at tick 478245000
478245000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 478245000, now got 2 active
478245000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 478258750
478277500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
478308000: system.mem_ctrl.dram: Address: 0xbe50 Rank 0 Bank 5 Row 0
478308000: system.mem_ctrl.dram: Timing access to addr 0xbe50, rank/bank/row 0 5 0
478308000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 478308000
478326750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
478357000: system.mem_ctrl.dram: Address: 0x80480 Rank 0 Bank 0 Row 4
478357000: system.mem_ctrl.dram: Timing access to addr 0x80480, rank/bank/row 0 0 4
478357000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 478357000
478375750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
478406000: system.mem_ctrl.dram: Address: 0xbe50 Rank 0 Bank 5 Row 0
478406000: system.mem_ctrl.dram: Timing access to addr 0xbe50, rank/bank/row 0 5 0
478406000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 478406000
478424750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
478455000: system.mem_ctrl.dram: Address: 0x80488 Rank 0 Bank 0 Row 4
478455000: system.mem_ctrl.dram: Timing access to addr 0x80488, rank/bank/row 0 0 4
478455000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 478455000
478473750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
478504000: system.mem_ctrl.dram: Address: 0xbe58 Rank 0 Bank 5 Row 0
478504000: system.mem_ctrl.dram: Timing access to addr 0xbe58, rank/bank/row 0 5 0
478504000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 478504000
478522750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
478553000: system.mem_ctrl.dram: Address: 0xbdc0 Rank 0 Bank 5 Row 0
478553000: system.mem_ctrl.dram: Timing access to addr 0xbdc0, rank/bank/row 0 5 0
478553000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 478553000
478571750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
478602000: system.mem_ctrl.dram: Address: 0xbdc8 Rank 0 Bank 5 Row 0
478602000: system.mem_ctrl.dram: Timing access to addr 0xbdc8, rank/bank/row 0 5 0
478602000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 478602000
478620750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
478651000: system.mem_ctrl.dram: Address: 0xbde0 Rank 0 Bank 5 Row 0
478651000: system.mem_ctrl.dram: Timing access to addr 0xbde0, rank/bank/row 0 5 0
478651000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 478651000
478669750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
478700000: system.mem_ctrl.dram: Address: 0xbde0 Rank 0 Bank 5 Row 0
478700000: system.mem_ctrl.dram: Timing access to addr 0xbde0, rank/bank/row 0 5 0
478700000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 478700000
478718750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
478749000: system.mem_ctrl.dram: Address: 0xbde8 Rank 0 Bank 5 Row 0
478749000: system.mem_ctrl.dram: Timing access to addr 0xbde8, rank/bank/row 0 5 0
478749000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 478749000
478767750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
478798000: system.mem_ctrl.dram: Address: 0xbdf0 Rank 0 Bank 5 Row 0
478798000: system.mem_ctrl.dram: Timing access to addr 0xbdf0, rank/bank/row 0 5 0
478798000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 478798000
478816750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
478847000: system.mem_ctrl.dram: Address: 0x92450 Rank 1 Bank 1 Row 4
478847000: system.mem_ctrl.dram: Timing access to addr 0x92450, rank/bank/row 1 1 4
478847000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 478847000
478865750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
478896000: system.mem_ctrl.dram: Address: 0xbdf0 Rank 0 Bank 5 Row 0
478896000: system.mem_ctrl.dram: Timing access to addr 0xbdf0, rank/bank/row 0 5 0
478896000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 478896000
478914750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
478945000: system.mem_ctrl.dram: Address: 0xbdf8 Rank 0 Bank 5 Row 0
478945000: system.mem_ctrl.dram: Timing access to addr 0xbdf8, rank/bank/row 0 5 0
478945000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 478945000
478963750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
479015000: system.mem_ctrl.dram: Address: 0xbdf8 Rank 0 Bank 5 Row 0
479015000: system.mem_ctrl.dram: Timing access to addr 0xbdf8, rank/bank/row 0 5 0
479015000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 479015000
479033750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
479064000: system.mem_ctrl.dram: Address: 0xbe00 Rank 0 Bank 5 Row 0
479064000: system.mem_ctrl.dram: Timing access to addr 0xbe00, rank/bank/row 0 5 0
479064000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 479064000
479082750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
479113000: system.mem_ctrl.dram: Address: 0xbe40 Rank 0 Bank 5 Row 0
479113000: system.mem_ctrl.dram: Timing access to addr 0xbe40, rank/bank/row 0 5 0
479113000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 479113000
479131750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
479162000: system.mem_ctrl.dram: Address: 0xbe48 Rank 0 Bank 5 Row 0
479162000: system.mem_ctrl.dram: Timing access to addr 0xbe48, rank/bank/row 0 5 0
479162000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 479162000
479162000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 479169500, now got 1 active
479162000: system.mem_ctrl.dram: Auto-precharged bank: 5
479180750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
479211000: system.mem_ctrl.dram: Address: 0x804c8 Rank 0 Bank 0 Row 4
479211000: system.mem_ctrl.dram: Timing access to addr 0x804c8, rank/bank/row 0 0 4
479211000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 479211000
479229750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
479260000: system.mem_ctrl.dram: Address: 0xbe48 Rank 0 Bank 5 Row 0
479260000: system.mem_ctrl.dram: Timing access to addr 0xbe48, rank/bank/row 0 5 0
479260000: system.mem_ctrl.dram: Activate at tick 479260000
479260000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 479260000, now got 2 active
479260000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 479273750
479292500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
479323000: system.mem_ctrl.dram: Address: 0xbd90 Rank 0 Bank 5 Row 0
479323000: system.mem_ctrl.dram: Timing access to addr 0xbd90, rank/bank/row 0 5 0
479323000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 479323000
479341750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
479372000: system.mem_ctrl.dram: Address: 0xbd90 Rank 0 Bank 5 Row 0
479372000: system.mem_ctrl.dram: Timing access to addr 0xbd90, rank/bank/row 0 5 0
479372000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 479372000
479390750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
479421000: system.mem_ctrl.dram: Address: 0xbe10 Rank 0 Bank 5 Row 0
479421000: system.mem_ctrl.dram: Timing access to addr 0xbe10, rank/bank/row 0 5 0
479421000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 479421000
479439750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
479470000: system.mem_ctrl.dram: Address: 0xbe10 Rank 0 Bank 5 Row 0
479470000: system.mem_ctrl.dram: Timing access to addr 0xbe10, rank/bank/row 0 5 0
479470000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 479470000
479488750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
479519000: system.mem_ctrl.dram: Address: 0xbe30 Rank 0 Bank 5 Row 0
479519000: system.mem_ctrl.dram: Timing access to addr 0xbe30, rank/bank/row 0 5 0
479519000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 479519000
479537750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
479568000: system.mem_ctrl.dram: Address: 0xbe30 Rank 0 Bank 5 Row 0
479568000: system.mem_ctrl.dram: Timing access to addr 0xbe30, rank/bank/row 0 5 0
479568000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 479568000
479586750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
479617000: system.mem_ctrl.dram: Address: 0xbe30 Rank 0 Bank 5 Row 0
479617000: system.mem_ctrl.dram: Timing access to addr 0xbe30, rank/bank/row 0 5 0
479617000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 479617000
479635750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
479666000: system.mem_ctrl.dram: Address: 0xbe38 Rank 0 Bank 5 Row 0
479666000: system.mem_ctrl.dram: Timing access to addr 0xbe38, rank/bank/row 0 5 0
479666000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 479666000
479684750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
479715000: system.mem_ctrl.dram: Address: 0xbe38 Rank 0 Bank 5 Row 0
479715000: system.mem_ctrl.dram: Timing access to addr 0xbe38, rank/bank/row 0 5 0
479715000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 479715000
479733750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
479764000: system.mem_ctrl.dram: Address: 0xbe38 Rank 0 Bank 5 Row 0
479764000: system.mem_ctrl.dram: Timing access to addr 0xbe38, rank/bank/row 0 5 0
479764000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 479764000
479782750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
479813000: system.mem_ctrl.dram: Address: 0x94b00 Rank 1 Bank 2 Row 4
479813000: system.mem_ctrl.dram: Timing access to addr 0x94b00, rank/bank/row 1 2 4
479813000: system.mem_ctrl.dram: Activate at tick 479813000
479813000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 479813000, now got 3 active
479813000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 479826750
479845500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
479876000: system.mem_ctrl.dram: Address: 0xbe38 Rank 0 Bank 5 Row 0
479876000: system.mem_ctrl.dram: Timing access to addr 0xbe38, rank/bank/row 0 5 0
479876000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 479876000
479894750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
479925000: system.mem_ctrl.dram: Address: 0x94b08 Rank 1 Bank 2 Row 4
479925000: system.mem_ctrl.dram: Timing access to addr 0x94b08, rank/bank/row 1 2 4
479925000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 479925000
479943750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
479974000: system.mem_ctrl.dram: Address: 0xbe38 Rank 0 Bank 5 Row 0
479974000: system.mem_ctrl.dram: Timing access to addr 0xbe38, rank/bank/row 0 5 0
479974000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 479974000
479992750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
480023000: system.mem_ctrl.dram: Address: 0x94b10 Rank 1 Bank 2 Row 4
480023000: system.mem_ctrl.dram: Timing access to addr 0x94b10, rank/bank/row 1 2 4
480023000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 480023000
480041750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
480072000: system.mem_ctrl.dram: Address: 0xbe40 Rank 0 Bank 5 Row 0
480072000: system.mem_ctrl.dram: Timing access to addr 0xbe40, rank/bank/row 0 5 0
480072000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 480072000
480090750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
480121000: system.mem_ctrl.dram: Address: 0x94b18 Rank 1 Bank 2 Row 4
480121000: system.mem_ctrl.dram: Timing access to addr 0x94b18, rank/bank/row 1 2 4
480121000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 480121000
480139750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
480170000: system.mem_ctrl.dram: Address: 0xbe40 Rank 0 Bank 5 Row 0
480170000: system.mem_ctrl.dram: Timing access to addr 0xbe40, rank/bank/row 0 5 0
480170000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 480170000
480188750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
480219000: system.mem_ctrl.dram: Address: 0x94b20 Rank 1 Bank 2 Row 4
480219000: system.mem_ctrl.dram: Timing access to addr 0x94b20, rank/bank/row 1 2 4
480219000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 480219000
480237750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
480268000: system.mem_ctrl.dram: Address: 0xbe40 Rank 0 Bank 5 Row 0
480268000: system.mem_ctrl.dram: Timing access to addr 0xbe40, rank/bank/row 0 5 0
480268000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 480268000
480268000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 480275500, now got 1 active
480268000: system.mem_ctrl.dram: Auto-precharged bank: 5
480286750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
480317000: system.mem_ctrl.dram: Address: 0x94b28 Rank 1 Bank 2 Row 4
480317000: system.mem_ctrl.dram: Timing access to addr 0x94b28, rank/bank/row 1 2 4
480317000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 480317000
480335750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
480366000: system.mem_ctrl.dram: Address: 0xbff8 Rank 0 Bank 5 Row 0
480366000: system.mem_ctrl.dram: Timing access to addr 0xbff8, rank/bank/row 0 5 0
480366000: system.mem_ctrl.dram: Activate at tick 480366000
480366000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 480366000, now got 2 active
480366000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 480379750
480398500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
480429000: system.mem_ctrl.dram: Address: 0xc000 Rank 0 Bank 6 Row 0
480429000: system.mem_ctrl.dram: Timing access to addr 0xc000, rank/bank/row 0 6 0
480429000: system.mem_ctrl.dram: Activate at tick 480429000
480429000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 480429000, now got 3 active
480429000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 480442750
480461500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
480492000: system.mem_ctrl.dram: Address: 0x7ff40 Rank 1 Bank 7 Row 3
480492000: system.mem_ctrl.dram: Timing access to addr 0x7ff40, rank/bank/row 1 7 3
480492000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 480492000
480510750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
480541000: system.mem_ctrl.dram: Address: 0xc000 Rank 0 Bank 6 Row 0
480541000: system.mem_ctrl.dram: Timing access to addr 0xc000, rank/bank/row 0 6 0
480541000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 480541000
480559750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
480590000: system.mem_ctrl.dram: Address: 0xc000 Rank 0 Bank 6 Row 0
480590000: system.mem_ctrl.dram: Timing access to addr 0xc000, rank/bank/row 0 6 0
480590000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 480590000
480608750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
480639000: system.mem_ctrl.dram: Address: 0xc028 Rank 0 Bank 6 Row 0
480639000: system.mem_ctrl.dram: Timing access to addr 0xc028, rank/bank/row 0 6 0
480639000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 480639000
480657750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
480688000: system.mem_ctrl.dram: Address: 0xc030 Rank 0 Bank 6 Row 0
480688000: system.mem_ctrl.dram: Timing access to addr 0xc030, rank/bank/row 0 6 0
480688000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 480688000
480706750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
480737000: system.mem_ctrl.dram: Address: 0xc030 Rank 0 Bank 6 Row 0
480737000: system.mem_ctrl.dram: Timing access to addr 0xc030, rank/bank/row 0 6 0
480737000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 480737000
480755750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
480786000: system.mem_ctrl.dram: Address: 0xc008 Rank 0 Bank 6 Row 0
480786000: system.mem_ctrl.dram: Timing access to addr 0xc008, rank/bank/row 0 6 0
480786000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 480786000
480804750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
480835000: system.mem_ctrl.dram: Address: 0x7ff60 Rank 1 Bank 7 Row 3
480835000: system.mem_ctrl.dram: Timing access to addr 0x7ff60, rank/bank/row 1 7 3
480835000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 480835000
480853750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
480884000: system.mem_ctrl.dram: Address: 0xc008 Rank 0 Bank 6 Row 0
480884000: system.mem_ctrl.dram: Timing access to addr 0xc008, rank/bank/row 0 6 0
480884000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 480884000
480902750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
480933000: system.mem_ctrl.dram: Address: 0xc008 Rank 0 Bank 6 Row 0
480933000: system.mem_ctrl.dram: Timing access to addr 0xc008, rank/bank/row 0 6 0
480933000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 480933000
480951750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
480982000: system.mem_ctrl.dram: Address: 0xc020 Rank 0 Bank 6 Row 0
480982000: system.mem_ctrl.dram: Timing access to addr 0xc020, rank/bank/row 0 6 0
480982000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 480982000
481000750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
481031000: system.mem_ctrl.dram: Address: 0xc028 Rank 0 Bank 6 Row 0
481031000: system.mem_ctrl.dram: Timing access to addr 0xc028, rank/bank/row 0 6 0
481031000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 481031000
481049750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
481080000: system.mem_ctrl.dram: Address: 0x80008 Rank 0 Bank 0 Row 4
481101000: system.mem_ctrl.dram: Address: 0xc028 Rank 0 Bank 6 Row 0
481101000: system.mem_ctrl.dram: Timing access to addr 0xc028, rank/bank/row 0 6 0
481101000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 481101000
481119750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
481150000: system.mem_ctrl.dram: Address: 0x7ffc8 Rank 1 Bank 7 Row 3
481150000: system.mem_ctrl.dram: Timing access to addr 0x7ffc8, rank/bank/row 1 7 3
481150000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 481150000
481168750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
481199000: system.mem_ctrl.dram: Address: 0xc028 Rank 0 Bank 6 Row 0
481199000: system.mem_ctrl.dram: Timing access to addr 0xc028, rank/bank/row 0 6 0
481199000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 481199000
481217750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
481248000: system.mem_ctrl.dram: Address: 0xc030 Rank 0 Bank 6 Row 0
481248000: system.mem_ctrl.dram: Timing access to addr 0xc030, rank/bank/row 0 6 0
481248000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 481248000
481266750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
481297000: system.mem_ctrl.dram: Address: 0xc030 Rank 0 Bank 6 Row 0
481297000: system.mem_ctrl.dram: Timing access to addr 0xc030, rank/bank/row 0 6 0
481297000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 481297000
481315750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
481346000: system.mem_ctrl.dram: Address: 0xc008 Rank 0 Bank 6 Row 0
481346000: system.mem_ctrl.dram: Timing access to addr 0xc008, rank/bank/row 0 6 0
481346000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 481346000
481346000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 481353500, now got 2 active
481346000: system.mem_ctrl.dram: Auto-precharged bank: 6
481364750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
481415000: system.mem_ctrl.dram: Address: 0xc008 Rank 0 Bank 6 Row 0
481415000: system.mem_ctrl.dram: Timing access to addr 0xc008, rank/bank/row 0 6 0
481415000: system.mem_ctrl.dram: Activate at tick 481415000
481415000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 481415000, now got 3 active
481415000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 481428750
481447500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
481478000: system.mem_ctrl.dram: Address: 0xc008 Rank 0 Bank 6 Row 0
481478000: system.mem_ctrl.dram: Timing access to addr 0xc008, rank/bank/row 0 6 0
481478000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 481478000
481496750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
481527000: system.mem_ctrl.dram: Address: 0xc008 Rank 0 Bank 6 Row 0
481527000: system.mem_ctrl.dram: Timing access to addr 0xc008, rank/bank/row 0 6 0
481527000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 481527000
481545750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
481576000: system.mem_ctrl.dram: Address: 0xc010 Rank 0 Bank 6 Row 0
481576000: system.mem_ctrl.dram: Timing access to addr 0xc010, rank/bank/row 0 6 0
481576000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 481576000
481594750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
481625000: system.mem_ctrl.dram: Address: 0xc010 Rank 0 Bank 6 Row 0
481625000: system.mem_ctrl.dram: Timing access to addr 0xc010, rank/bank/row 0 6 0
481625000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 481625000
481643750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
481674000: system.mem_ctrl.dram: Address: 0xc018 Rank 0 Bank 6 Row 0
481674000: system.mem_ctrl.dram: Timing access to addr 0xc018, rank/bank/row 0 6 0
481674000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 481674000
481692750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
481723000: system.mem_ctrl.dram: Address: 0x80288 Rank 0 Bank 0 Row 4
481723000: system.mem_ctrl.dram: Timing access to addr 0x80288, rank/bank/row 0 0 4
481723000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 481723000
481741750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
481772000: system.mem_ctrl.dram: Address: 0xc018 Rank 0 Bank 6 Row 0
481772000: system.mem_ctrl.dram: Timing access to addr 0xc018, rank/bank/row 0 6 0
481772000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 481772000
481790750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
481821000: system.mem_ctrl.dram: Address: 0xc018 Rank 0 Bank 6 Row 0
481821000: system.mem_ctrl.dram: Timing access to addr 0xc018, rank/bank/row 0 6 0
481821000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 481821000
481839750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
481870000: system.mem_ctrl.dram: Address: 0xc020 Rank 0 Bank 6 Row 0
481870000: system.mem_ctrl.dram: Timing access to addr 0xc020, rank/bank/row 0 6 0
481870000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 481870000
481888750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
481919000: system.mem_ctrl.dram: Address: 0xc040 Rank 0 Bank 6 Row 0
481919000: system.mem_ctrl.dram: Timing access to addr 0xc040, rank/bank/row 0 6 0
481919000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 481919000
481937750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
481968000: system.mem_ctrl.dram: Address: 0x802b8 Rank 0 Bank 0 Row 4
481968000: system.mem_ctrl.dram: Timing access to addr 0x802b8, rank/bank/row 0 0 4
481968000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 481968000
481986750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
482017000: system.mem_ctrl.dram: Address: 0xc040 Rank 0 Bank 6 Row 0
482017000: system.mem_ctrl.dram: Timing access to addr 0xc040, rank/bank/row 0 6 0
482017000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 482017000
482035750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
482066000: system.mem_ctrl.dram: Address: 0xc048 Rank 0 Bank 6 Row 0
482066000: system.mem_ctrl.dram: Timing access to addr 0xc048, rank/bank/row 0 6 0
482066000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 482066000
482084750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
482115000: system.mem_ctrl.dram: Address: 0xc048 Rank 0 Bank 6 Row 0
482115000: system.mem_ctrl.dram: Timing access to addr 0xc048, rank/bank/row 0 6 0
482115000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 482115000
482133750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
482164000: system.mem_ctrl.dram: Address: 0xc048 Rank 0 Bank 6 Row 0
482164000: system.mem_ctrl.dram: Timing access to addr 0xc048, rank/bank/row 0 6 0
482164000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 482164000
482182750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
482213000: system.mem_ctrl.dram: Address: 0xc048 Rank 0 Bank 6 Row 0
482213000: system.mem_ctrl.dram: Timing access to addr 0xc048, rank/bank/row 0 6 0
482213000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 482213000
482231750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
482262000: system.mem_ctrl.dram: Address: 0xc050 Rank 0 Bank 6 Row 0
482262000: system.mem_ctrl.dram: Timing access to addr 0xc050, rank/bank/row 0 6 0
482262000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 482262000
482262000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 482269500, now got 2 active
482262000: system.mem_ctrl.dram: Auto-precharged bank: 6
482280750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
482311000: system.mem_ctrl.dram: Address: 0x61098 Rank 0 Bank 0 Row 3
482311000: system.mem_ctrl.dram: Timing access to addr 0x61098, rank/bank/row 0 0 3
482311000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 482311000, now got 1 active
482311000: system.mem_ctrl.dram: Activate at tick 482324750
482311000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 482324750, now got 2 active
482311000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 482338500
482357250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
482409000: system.mem_ctrl.dram: Address: 0x27cd0 Rank 0 Bank 3 Row 1
482409000: system.mem_ctrl.dram: Timing access to addr 0x27cd0, rank/bank/row 0 3 1
482409000: system.mem_ctrl.dram: Activate at tick 482409000
482409000: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 482409000, now got 3 active
482409000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 482422750
482441500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
482493000: system.mem_ctrl.dram: Address: 0x27cd0 Rank 0 Bank 3 Row 1
482493000: system.mem_ctrl.dram: Timing access to addr 0x27cd0, rank/bank/row 0 3 1
482493000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 482493000
482511750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
482542000: system.mem_ctrl.dram: Address: 0x27cd0 Rank 0 Bank 3 Row 1
482542000: system.mem_ctrl.dram: Timing access to addr 0x27cd0, rank/bank/row 0 3 1
482542000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 482542000
482560750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
482591000: system.mem_ctrl.dram: Address: 0x27cd8 Rank 0 Bank 3 Row 1
482591000: system.mem_ctrl.dram: Timing access to addr 0x27cd8, rank/bank/row 0 3 1
482591000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 482591000
482609750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
482661000: system.mem_ctrl.dram: Address: 0xb8f0 Rank 0 Bank 5 Row 0
482661000: system.mem_ctrl.dram: Timing access to addr 0xb8f0, rank/bank/row 0 5 0
482661000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 482661000
482679750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
482731000: system.mem_ctrl.dram: Address: 0xb8f0 Rank 0 Bank 5 Row 0
482731000: system.mem_ctrl.dram: Timing access to addr 0xb8f0, rank/bank/row 0 5 0
482731000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 482731000
482747500: 0: Refresh due
482747500: 0: Precharging all
482747500: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 482747500, now got 2 active
482747500: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 482747500, now got 1 active
482747500: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 482747500, now got 0 active
482747500: 1: Refresh due
482747500: 1: Precharging all
482747500: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 482747500, now got 2 active
482747500: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 482747500, now got 1 active
482747500: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 482747500, now got 0 active
482749750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
482780000: system.mem_ctrl.dram: Address: 0xb8f8 Rank 0 Bank 5 Row 0
483021250: 0: Scheduling next request after refreshing rank 0
483021250: system.mem_ctrl.dram: Timing access to addr 0xb8f8, rank/bank/row 0 5 0
483021250: system.mem_ctrl.dram: Activate at tick 483021250
483021250: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 483021250, now got 1 active
483021250: system.mem_ctrl.dram: Schedule RD/WR burst at tick 483035000
483021250: 1: Scheduling next request after refreshing rank 1
483053750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
483105000: system.mem_ctrl.dram: Address: 0xb8f8 Rank 0 Bank 5 Row 0
483105000: system.mem_ctrl.dram: Timing access to addr 0xb8f8, rank/bank/row 0 5 0
483105000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 483105000
483123750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
483154000: system.mem_ctrl.dram: Address: 0xb8f8 Rank 0 Bank 5 Row 0
483154000: system.mem_ctrl.dram: Timing access to addr 0xb8f8, rank/bank/row 0 5 0
483154000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 483154000
483172750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
483203000: system.mem_ctrl.dram: Address: 0xb900 Rank 0 Bank 5 Row 0
483203000: system.mem_ctrl.dram: Timing access to addr 0xb900, rank/bank/row 0 5 0
483203000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 483203000
483221750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
483273000: system.mem_ctrl.dram: Address: 0xb900 Rank 0 Bank 5 Row 0
483273000: system.mem_ctrl.dram: Timing access to addr 0xb900, rank/bank/row 0 5 0
483273000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 483273000
483291750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
483322000: system.mem_ctrl.dram: Address: 0xb900 Rank 0 Bank 5 Row 0
483322000: system.mem_ctrl.dram: Timing access to addr 0xb900, rank/bank/row 0 5 0
483322000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 483322000
483340750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
483371000: system.mem_ctrl.dram: Address: 0xb908 Rank 0 Bank 5 Row 0
483371000: system.mem_ctrl.dram: Timing access to addr 0xb908, rank/bank/row 0 5 0
483371000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 483371000
483389750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
483420000: system.mem_ctrl.dram: Address: 0x802b8 Rank 0 Bank 0 Row 4
483420000: system.mem_ctrl.dram: Timing access to addr 0x802b8, rank/bank/row 0 0 4
483420000: system.mem_ctrl.dram: Activate at tick 483420000
483420000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 483420000, now got 2 active
483420000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 483433750
483452500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
483483000: system.mem_ctrl.dram: Address: 0xb908 Rank 0 Bank 5 Row 0
483483000: system.mem_ctrl.dram: Timing access to addr 0xb908, rank/bank/row 0 5 0
483483000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 483483000
483501750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
483532000: system.mem_ctrl.dram: Address: 0xb910 Rank 0 Bank 5 Row 0
483532000: system.mem_ctrl.dram: Timing access to addr 0xb910, rank/bank/row 0 5 0
483532000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 483532000
483550750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
483581000: system.mem_ctrl.dram: Address: 0xb910 Rank 0 Bank 5 Row 0
483581000: system.mem_ctrl.dram: Timing access to addr 0xb910, rank/bank/row 0 5 0
483581000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 483581000
483599750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
483630000: system.mem_ctrl.dram: Address: 0x610a0 Rank 0 Bank 0 Row 3
483630000: system.mem_ctrl.dram: Timing access to addr 0x610a0, rank/bank/row 0 0 3
483630000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 483630000, now got 1 active
483630000: system.mem_ctrl.dram: Activate at tick 483643750
483630000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 483643750, now got 2 active
483630000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 483657500
483676250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
483707000: system.mem_ctrl.dram: Address: 0x94af8 Rank 1 Bank 2 Row 4
483728000: system.mem_ctrl.dram: Address: 0x28c10 Rank 0 Bank 4 Row 1
483728000: system.mem_ctrl.dram: Timing access to addr 0x28c10, rank/bank/row 0 4 1
483728000: system.mem_ctrl.dram: Activate at tick 483728000
483728000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 483728000, now got 3 active
483728000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 483741750
483760500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
483812000: system.mem_ctrl.dram: Address: 0x28c10 Rank 0 Bank 4 Row 1
483812000: system.mem_ctrl.dram: Timing access to addr 0x28c10, rank/bank/row 0 4 1
483812000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 483812000
483830750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
483861000: system.mem_ctrl.dram: Address: 0x28c18 Rank 0 Bank 4 Row 1
483861000: system.mem_ctrl.dram: Timing access to addr 0x28c18, rank/bank/row 0 4 1
483861000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 483861000
483879750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
483931000: system.mem_ctrl.dram: Address: 0x28c18 Rank 0 Bank 4 Row 1
483931000: system.mem_ctrl.dram: Timing access to addr 0x28c18, rank/bank/row 0 4 1
483931000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 483931000
483949750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
483980000: system.mem_ctrl.dram: Address: 0x28c18 Rank 0 Bank 4 Row 1
483980000: system.mem_ctrl.dram: Timing access to addr 0x28c18, rank/bank/row 0 4 1
483980000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 483980000
483998750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
484029000: system.mem_ctrl.dram: Address: 0x28c20 Rank 0 Bank 4 Row 1
484029000: system.mem_ctrl.dram: Timing access to addr 0x28c20, rank/bank/row 0 4 1
484029000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 484029000
484047750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
484099000: system.mem_ctrl.dram: Address: 0x28c20 Rank 0 Bank 4 Row 1
484099000: system.mem_ctrl.dram: Timing access to addr 0x28c20, rank/bank/row 0 4 1
484099000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 484099000
484117750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
484148000: system.mem_ctrl.dram: Address: 0x28c20 Rank 0 Bank 4 Row 1
484148000: system.mem_ctrl.dram: Timing access to addr 0x28c20, rank/bank/row 0 4 1
484148000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 484148000
484166750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
484197000: system.mem_ctrl.dram: Address: 0x28c28 Rank 0 Bank 4 Row 1
484197000: system.mem_ctrl.dram: Timing access to addr 0x28c28, rank/bank/row 0 4 1
484197000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 484197000
484215750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
484246000: system.mem_ctrl.dram: Address: 0x80208 Rank 0 Bank 0 Row 4
484246000: system.mem_ctrl.dram: Timing access to addr 0x80208, rank/bank/row 0 0 4
484246000: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 484246000, now got 2 active
484246000: system.mem_ctrl.dram: Activate at tick 484259750
484246000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 484259750, now got 3 active
484246000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 484273500
484292250: system.mem_ctrl.dram: number of read entries for rank 0 is 0
484323000: system.mem_ctrl.dram: Address: 0x28c28 Rank 0 Bank 4 Row 1
484323000: system.mem_ctrl.dram: Timing access to addr 0x28c28, rank/bank/row 0 4 1
484323000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 484323000
484341750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
484372000: system.mem_ctrl.dram: Address: 0x80200 Rank 0 Bank 0 Row 4
484372000: system.mem_ctrl.dram: Timing access to addr 0x80200, rank/bank/row 0 0 4
484372000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 484372000
484390750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
484421000: system.mem_ctrl.dram: Address: 0x28c28 Rank 0 Bank 4 Row 1
484421000: system.mem_ctrl.dram: Timing access to addr 0x28c28, rank/bank/row 0 4 1
484421000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 484421000
484439750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
484470000: system.mem_ctrl.dram: Address: 0x28c30 Rank 0 Bank 4 Row 1
484470000: system.mem_ctrl.dram: Timing access to addr 0x28c30, rank/bank/row 0 4 1
484470000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 484470000
484488750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
484519000: system.mem_ctrl.dram: Address: 0x28c30 Rank 0 Bank 4 Row 1
484519000: system.mem_ctrl.dram: Timing access to addr 0x28c30, rank/bank/row 0 4 1
484519000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 484519000
484537750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
484568000: system.mem_ctrl.dram: Address: 0x28c30 Rank 0 Bank 4 Row 1
484568000: system.mem_ctrl.dram: Timing access to addr 0x28c30, rank/bank/row 0 4 1
484568000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 484568000
484586750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
484617000: system.mem_ctrl.dram: Address: 0x28c80 Rank 0 Bank 4 Row 1
484617000: system.mem_ctrl.dram: Timing access to addr 0x28c80, rank/bank/row 0 4 1
484617000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 484617000
484635750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
484666000: system.mem_ctrl.dram: Address: 0x801e8 Rank 0 Bank 0 Row 4
484666000: system.mem_ctrl.dram: Timing access to addr 0x801e8, rank/bank/row 0 0 4
484666000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 484666000
484684750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
484715000: system.mem_ctrl.dram: Address: 0x28c80 Rank 0 Bank 4 Row 1
484715000: system.mem_ctrl.dram: Timing access to addr 0x28c80, rank/bank/row 0 4 1
484715000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 484715000
484715000: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 484722500, now got 2 active
484715000: system.mem_ctrl.dram: Auto-precharged bank: 4
484733750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
484764000: system.mem_ctrl.dram: Address: 0x28c80 Rank 0 Bank 4 Row 1
484764000: system.mem_ctrl.dram: Timing access to addr 0x28c80, rank/bank/row 0 4 1
484764000: system.mem_ctrl.dram: Activate at tick 484764000
484764000: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 484764000, now got 3 active
484764000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 484777750
484796500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
484827000: system.mem_ctrl.dram: Address: 0x28c88 Rank 0 Bank 4 Row 1
484827000: system.mem_ctrl.dram: Timing access to addr 0x28c88, rank/bank/row 0 4 1
484827000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 484827000
484845750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
484876000: system.mem_ctrl.dram: Address: 0x801f0 Rank 0 Bank 0 Row 4
484876000: system.mem_ctrl.dram: Timing access to addr 0x801f0, rank/bank/row 0 0 4
484876000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 484876000
484894750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
484925000: system.mem_ctrl.dram: Address: 0x28c88 Rank 0 Bank 4 Row 1
484925000: system.mem_ctrl.dram: Timing access to addr 0x28c88, rank/bank/row 0 4 1
484925000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 484925000
484943750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
484974000: system.mem_ctrl.dram: Address: 0x28c88 Rank 0 Bank 4 Row 1
484974000: system.mem_ctrl.dram: Timing access to addr 0x28c88, rank/bank/row 0 4 1
484974000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 484974000
484992750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
485023000: system.mem_ctrl.dram: Address: 0x28c90 Rank 0 Bank 4 Row 1
485023000: system.mem_ctrl.dram: Timing access to addr 0x28c90, rank/bank/row 0 4 1
485023000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 485023000
485041750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
485072000: system.mem_ctrl.dram: Address: 0x80270 Rank 0 Bank 0 Row 4
485093000: system.mem_ctrl.dram: Address: 0x28c98 Rank 0 Bank 4 Row 1
485093000: system.mem_ctrl.dram: Timing access to addr 0x28c98, rank/bank/row 0 4 1
485093000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 485093000
485111750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
485142000: system.mem_ctrl.dram: Address: 0x28c98 Rank 0 Bank 4 Row 1
485142000: system.mem_ctrl.dram: Timing access to addr 0x28c98, rank/bank/row 0 4 1
485142000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 485142000
485160750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
485191000: system.mem_ctrl.dram: Address: 0x94ae0 Rank 1 Bank 2 Row 4
485191000: system.mem_ctrl.dram: Timing access to addr 0x94ae0, rank/bank/row 1 2 4
485191000: system.mem_ctrl.dram: Activate at tick 485191000
485191000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 485191000, now got 1 active
485191000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 485204750
485223500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
485254000: system.mem_ctrl.dram: Address: 0x28c98 Rank 0 Bank 4 Row 1
485254000: system.mem_ctrl.dram: Timing access to addr 0x28c98, rank/bank/row 0 4 1
485254000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 485254000
485272750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
485303000: system.mem_ctrl.dram: Address: 0x28ca0 Rank 0 Bank 4 Row 1
485303000: system.mem_ctrl.dram: Timing access to addr 0x28ca0, rank/bank/row 0 4 1
485303000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 485303000
485321750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
485352000: system.mem_ctrl.dram: Address: 0x94ae8 Rank 1 Bank 2 Row 4
485352000: system.mem_ctrl.dram: Timing access to addr 0x94ae8, rank/bank/row 1 2 4
485352000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 485352000
485370750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
485401000: system.mem_ctrl.dram: Address: 0x28ca0 Rank 0 Bank 4 Row 1
485401000: system.mem_ctrl.dram: Timing access to addr 0x28ca0, rank/bank/row 0 4 1
485401000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 485401000
485419750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
485450000: system.mem_ctrl.dram: Address: 0x28ca8 Rank 0 Bank 4 Row 1
485450000: system.mem_ctrl.dram: Timing access to addr 0x28ca8, rank/bank/row 0 4 1
485450000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 485450000
485468750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
485499000: system.mem_ctrl.dram: Address: 0x94af0 Rank 1 Bank 2 Row 4
485499000: system.mem_ctrl.dram: Timing access to addr 0x94af0, rank/bank/row 1 2 4
485499000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 485499000
485517750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
485548000: system.mem_ctrl.dram: Address: 0x28ca8 Rank 0 Bank 4 Row 1
485548000: system.mem_ctrl.dram: Timing access to addr 0x28ca8, rank/bank/row 0 4 1
485548000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 485548000
485566750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
485597000: system.mem_ctrl.dram: Address: 0x28ca8 Rank 0 Bank 4 Row 1
485597000: system.mem_ctrl.dram: Timing access to addr 0x28ca8, rank/bank/row 0 4 1
485597000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 485597000
485615750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
485666000: system.mem_ctrl.dram: Address: 0xb910 Rank 0 Bank 5 Row 0
485666000: system.mem_ctrl.dram: Timing access to addr 0xb910, rank/bank/row 0 5 0
485666000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 485666000
485684750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
485715000: system.mem_ctrl.dram: Address: 0xb918 Rank 0 Bank 5 Row 0
485715000: system.mem_ctrl.dram: Timing access to addr 0xb918, rank/bank/row 0 5 0
485715000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 485715000
485733750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
485764000: system.mem_ctrl.dram: Address: 0xb918 Rank 0 Bank 5 Row 0
485764000: system.mem_ctrl.dram: Timing access to addr 0xb918, rank/bank/row 0 5 0
485764000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 485764000
485782750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
485813000: system.mem_ctrl.dram: Address: 0xb918 Rank 0 Bank 5 Row 0
485813000: system.mem_ctrl.dram: Timing access to addr 0xb918, rank/bank/row 0 5 0
485813000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 485813000
485831750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
485862000: system.mem_ctrl.dram: Address: 0xb918 Rank 0 Bank 5 Row 0
485862000: system.mem_ctrl.dram: Timing access to addr 0xb918, rank/bank/row 0 5 0
485862000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 485862000
485880750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
485911000: system.mem_ctrl.dram: Address: 0xb920 Rank 0 Bank 5 Row 0
485911000: system.mem_ctrl.dram: Timing access to addr 0xb920, rank/bank/row 0 5 0
485911000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 485911000
485911000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 485918500, now got 2 active
485911000: system.mem_ctrl.dram: Auto-precharged bank: 5
485929750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
485960000: system.mem_ctrl.dram: Address: 0xb920 Rank 0 Bank 5 Row 0
485960000: system.mem_ctrl.dram: Timing access to addr 0xb920, rank/bank/row 0 5 0
485960000: system.mem_ctrl.dram: Activate at tick 485960000
485960000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 485960000, now got 3 active
485960000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 485973750
485992500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
486023000: system.mem_ctrl.dram: Address: 0xb920 Rank 0 Bank 5 Row 0
486023000: system.mem_ctrl.dram: Timing access to addr 0xb920, rank/bank/row 0 5 0
486023000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 486023000
486041750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
486072000: system.mem_ctrl.dram: Address: 0xb928 Rank 0 Bank 5 Row 0
486072000: system.mem_ctrl.dram: Timing access to addr 0xb928, rank/bank/row 0 5 0
486072000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 486072000
486090750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
486121000: system.mem_ctrl.dram: Address: 0xb928 Rank 0 Bank 5 Row 0
486121000: system.mem_ctrl.dram: Timing access to addr 0xb928, rank/bank/row 0 5 0
486121000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 486121000
486139750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
486170000: system.mem_ctrl.dram: Address: 0xb928 Rank 0 Bank 5 Row 0
486170000: system.mem_ctrl.dram: Timing access to addr 0xb928, rank/bank/row 0 5 0
486170000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 486170000
486188750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
486219000: system.mem_ctrl.dram: Address: 0xb990 Rank 0 Bank 5 Row 0
486219000: system.mem_ctrl.dram: Timing access to addr 0xb990, rank/bank/row 0 5 0
486219000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 486219000
486237750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
486309000: system.mem_ctrl.dram: Address: 0xb990 Rank 0 Bank 5 Row 0
486309000: system.mem_ctrl.dram: Timing access to addr 0xb990, rank/bank/row 0 5 0
486309000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 486309000
486327750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
486358000: system.mem_ctrl.dram: Address: 0xb998 Rank 0 Bank 5 Row 0
486358000: system.mem_ctrl.dram: Timing access to addr 0xb998, rank/bank/row 0 5 0
486358000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 486358000
486376750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
486407000: system.mem_ctrl.dram: Address: 0xb998 Rank 0 Bank 5 Row 0
486407000: system.mem_ctrl.dram: Timing access to addr 0xb998, rank/bank/row 0 5 0
486407000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 486407000
486425750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
486456000: system.mem_ctrl.dram: Address: 0xb9a0 Rank 0 Bank 5 Row 0
486456000: system.mem_ctrl.dram: Timing access to addr 0xb9a0, rank/bank/row 0 5 0
486456000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 486456000
486474750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
486505000: system.mem_ctrl.dram: Address: 0xb9a0 Rank 0 Bank 5 Row 0
486505000: system.mem_ctrl.dram: Timing access to addr 0xb9a0, rank/bank/row 0 5 0
486505000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 486505000
486523750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
486554000: system.mem_ctrl.dram: Address: 0xb9a0 Rank 0 Bank 5 Row 0
486554000: system.mem_ctrl.dram: Timing access to addr 0xb9a0, rank/bank/row 0 5 0
486554000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 486554000
486572750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
486603000: system.mem_ctrl.dram: Address: 0xb938 Rank 0 Bank 5 Row 0
486603000: system.mem_ctrl.dram: Timing access to addr 0xb938, rank/bank/row 0 5 0
486603000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 486603000
486621750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
486652000: system.mem_ctrl.dram: Address: 0xb938 Rank 0 Bank 5 Row 0
486652000: system.mem_ctrl.dram: Timing access to addr 0xb938, rank/bank/row 0 5 0
486652000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 486652000
486670750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
486701000: system.mem_ctrl.dram: Address: 0xb940 Rank 0 Bank 5 Row 0
486701000: system.mem_ctrl.dram: Timing access to addr 0xb940, rank/bank/row 0 5 0
486701000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 486701000
486719750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
486771000: system.mem_ctrl.dram: Address: 0xb670 Rank 0 Bank 5 Row 0
486771000: system.mem_ctrl.dram: Timing access to addr 0xb670, rank/bank/row 0 5 0
486771000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 486771000
486771000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 486778500, now got 2 active
486771000: system.mem_ctrl.dram: Auto-precharged bank: 5
486789750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
486841000: system.mem_ctrl.dram: Address: 0xb670 Rank 0 Bank 5 Row 0
486841000: system.mem_ctrl.dram: Timing access to addr 0xb670, rank/bank/row 0 5 0
486841000: system.mem_ctrl.dram: Activate at tick 486841000
486841000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 486841000, now got 3 active
486841000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 486854750
486873500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
486904000: system.mem_ctrl.dram: Address: 0xb678 Rank 0 Bank 5 Row 0
486904000: system.mem_ctrl.dram: Timing access to addr 0xb678, rank/bank/row 0 5 0
486904000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 486904000
486922750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
486974000: system.mem_ctrl.dram: Address: 0xb678 Rank 0 Bank 5 Row 0
486974000: system.mem_ctrl.dram: Timing access to addr 0xb678, rank/bank/row 0 5 0
486974000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 486974000
486992750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
487023000: system.mem_ctrl.dram: Address: 0xb678 Rank 0 Bank 5 Row 0
487023000: system.mem_ctrl.dram: Timing access to addr 0xb678, rank/bank/row 0 5 0
487023000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 487023000
487041750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
487072000: system.mem_ctrl.dram: Address: 0xb680 Rank 0 Bank 5 Row 0
487072000: system.mem_ctrl.dram: Timing access to addr 0xb680, rank/bank/row 0 5 0
487072000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 487072000
487090750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
487142000: system.mem_ctrl.dram: Address: 0xb680 Rank 0 Bank 5 Row 0
487142000: system.mem_ctrl.dram: Timing access to addr 0xb680, rank/bank/row 0 5 0
487142000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 487142000
487160750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
487212000: system.mem_ctrl.dram: Address: 0xb680 Rank 0 Bank 5 Row 0
487212000: system.mem_ctrl.dram: Timing access to addr 0xb680, rank/bank/row 0 5 0
487212000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 487212000
487230750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
487261000: system.mem_ctrl.dram: Address: 0xb688 Rank 0 Bank 5 Row 0
487261000: system.mem_ctrl.dram: Timing access to addr 0xb688, rank/bank/row 0 5 0
487261000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 487261000
487279750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
487310000: system.mem_ctrl.dram: Address: 0xb688 Rank 0 Bank 5 Row 0
487310000: system.mem_ctrl.dram: Timing access to addr 0xb688, rank/bank/row 0 5 0
487310000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 487310000
487328750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
487379000: system.mem_ctrl.dram: Address: 0xb688 Rank 0 Bank 5 Row 0
487379000: system.mem_ctrl.dram: Timing access to addr 0xb688, rank/bank/row 0 5 0
487379000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 487379000
487397750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
487428000: system.mem_ctrl.dram: Address: 0xb690 Rank 0 Bank 5 Row 0
487428000: system.mem_ctrl.dram: Timing access to addr 0xb690, rank/bank/row 0 5 0
487428000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 487428000
487446750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
487477000: system.mem_ctrl.dram: Address: 0xb690 Rank 0 Bank 5 Row 0
487477000: system.mem_ctrl.dram: Timing access to addr 0xb690, rank/bank/row 0 5 0
487477000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 487477000
487495750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
487526000: system.mem_ctrl.dram: Address: 0xb690 Rank 0 Bank 5 Row 0
487526000: system.mem_ctrl.dram: Timing access to addr 0xb690, rank/bank/row 0 5 0
487526000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 487526000
487544750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
487575000: system.mem_ctrl.dram: Address: 0xb698 Rank 0 Bank 5 Row 0
487575000: system.mem_ctrl.dram: Timing access to addr 0xb698, rank/bank/row 0 5 0
487575000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 487575000
487593750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
487624000: system.mem_ctrl.dram: Address: 0xb698 Rank 0 Bank 5 Row 0
487624000: system.mem_ctrl.dram: Timing access to addr 0xb698, rank/bank/row 0 5 0
487624000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 487624000
487642750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
487673000: system.mem_ctrl.dram: Address: 0xb698 Rank 0 Bank 5 Row 0
487673000: system.mem_ctrl.dram: Timing access to addr 0xb698, rank/bank/row 0 5 0
487673000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 487673000
487673000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 487680500, now got 2 active
487673000: system.mem_ctrl.dram: Auto-precharged bank: 5
487691750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
487742000: system.mem_ctrl.dram: Address: 0xb698 Rank 0 Bank 5 Row 0
487742000: system.mem_ctrl.dram: Timing access to addr 0xb698, rank/bank/row 0 5 0
487742000: system.mem_ctrl.dram: Activate at tick 487742000
487742000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 487742000, now got 3 active
487742000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 487755750
487774500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
487805000: system.mem_ctrl.dram: Address: 0xb6a0 Rank 0 Bank 5 Row 0
487805000: system.mem_ctrl.dram: Timing access to addr 0xb6a0, rank/bank/row 0 5 0
487805000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 487805000
487823750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
487854000: system.mem_ctrl.dram: Address: 0xb6a0 Rank 0 Bank 5 Row 0
487854000: system.mem_ctrl.dram: Timing access to addr 0xb6a0, rank/bank/row 0 5 0
487854000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 487854000
487872750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
487903000: system.mem_ctrl.dram: Address: 0xb6a0 Rank 0 Bank 5 Row 0
487903000: system.mem_ctrl.dram: Timing access to addr 0xb6a0, rank/bank/row 0 5 0
487903000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 487903000
487921750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
487952000: system.mem_ctrl.dram: Address: 0x80220 Rank 0 Bank 0 Row 4
487952000: system.mem_ctrl.dram: Timing access to addr 0x80220, rank/bank/row 0 0 4
487952000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 487952000
487970750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
488001000: system.mem_ctrl.dram: Address: 0xb6a0 Rank 0 Bank 5 Row 0
488001000: system.mem_ctrl.dram: Timing access to addr 0xb6a0, rank/bank/row 0 5 0
488001000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 488001000
488019750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
488050000: system.mem_ctrl.dram: Address: 0xb6a8 Rank 0 Bank 5 Row 0
488050000: system.mem_ctrl.dram: Timing access to addr 0xb6a8, rank/bank/row 0 5 0
488050000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 488050000
488068750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
488099000: system.mem_ctrl.dram: Address: 0xb6a8 Rank 0 Bank 5 Row 0
488099000: system.mem_ctrl.dram: Timing access to addr 0xb6a8, rank/bank/row 0 5 0
488099000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 488099000
488117750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
488148000: system.mem_ctrl.dram: Address: 0xb6b0 Rank 0 Bank 5 Row 0
488148000: system.mem_ctrl.dram: Timing access to addr 0xb6b0, rank/bank/row 0 5 0
488148000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 488148000
488166750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
488197000: system.mem_ctrl.dram: Address: 0xb6b0 Rank 0 Bank 5 Row 0
488197000: system.mem_ctrl.dram: Timing access to addr 0xb6b0, rank/bank/row 0 5 0
488197000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 488197000
488215750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
488246000: system.mem_ctrl.dram: Address: 0xb6b8 Rank 0 Bank 5 Row 0
488246000: system.mem_ctrl.dram: Timing access to addr 0xb6b8, rank/bank/row 0 5 0
488246000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 488246000
488264750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
488316000: system.mem_ctrl.dram: Address: 0x14130 Rank 1 Bank 2 Row 0
488316000: system.mem_ctrl.dram: Timing access to addr 0x14130, rank/bank/row 1 2 0
488316000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 488316000, now got 0 active
488316000: system.mem_ctrl.dram: Activate at tick 488329750
488316000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 488329750, now got 1 active
488316000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 488343500
488362250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
488393000: system.mem_ctrl.dram: Address: 0x14130 Rank 1 Bank 2 Row 0
488393000: system.mem_ctrl.dram: Timing access to addr 0x14130, rank/bank/row 1 2 0
488393000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 488393000
488411750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
488442000: system.mem_ctrl.dram: Address: 0x14138 Rank 1 Bank 2 Row 0
488442000: system.mem_ctrl.dram: Timing access to addr 0x14138, rank/bank/row 1 2 0
488442000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 488442000
488460750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
488491000: system.mem_ctrl.dram: Address: 0x14138 Rank 1 Bank 2 Row 0
488491000: system.mem_ctrl.dram: Timing access to addr 0x14138, rank/bank/row 1 2 0
488491000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 488491000
488509750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
488540000: system.mem_ctrl.dram: Address: 0x14138 Rank 1 Bank 2 Row 0
488540000: system.mem_ctrl.dram: Timing access to addr 0x14138, rank/bank/row 1 2 0
488540000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 488540000
488558750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
488589000: system.mem_ctrl.dram: Address: 0x14140 Rank 1 Bank 2 Row 0
488589000: system.mem_ctrl.dram: Timing access to addr 0x14140, rank/bank/row 1 2 0
488589000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 488589000
488607750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
488638000: system.mem_ctrl.dram: Address: 0x14140 Rank 1 Bank 2 Row 0
488638000: system.mem_ctrl.dram: Timing access to addr 0x14140, rank/bank/row 1 2 0
488638000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 488638000
488656750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
488687000: system.mem_ctrl.dram: Address: 0x94ac8 Rank 1 Bank 2 Row 4
488687000: system.mem_ctrl.dram: Timing access to addr 0x94ac8, rank/bank/row 1 2 4
488687000: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 488687000, now got 0 active
488687000: system.mem_ctrl.dram: Activate at tick 488700750
488687000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 488700750, now got 1 active
488687000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 488714500
488733250: system.mem_ctrl.dram: number of read entries for rank 1 is 0
488764000: system.mem_ctrl.dram: Address: 0xb6b8 Rank 0 Bank 5 Row 0
488764000: system.mem_ctrl.dram: Timing access to addr 0xb6b8, rank/bank/row 0 5 0
488764000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 488764000
488782750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
488813000: system.mem_ctrl.dram: Address: 0xb6c0 Rank 0 Bank 5 Row 0
488813000: system.mem_ctrl.dram: Timing access to addr 0xb6c0, rank/bank/row 0 5 0
488813000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 488813000
488831750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
488882000: system.mem_ctrl.dram: Address: 0xb6c0 Rank 0 Bank 5 Row 0
488882000: system.mem_ctrl.dram: Timing access to addr 0xb6c0, rank/bank/row 0 5 0
488882000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 488882000
488900750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
488931000: system.mem_ctrl.dram: Address: 0xb6c0 Rank 0 Bank 5 Row 0
488931000: system.mem_ctrl.dram: Timing access to addr 0xb6c0, rank/bank/row 0 5 0
488931000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 488931000
488949750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
488980000: system.mem_ctrl.dram: Address: 0xb6c8 Rank 0 Bank 5 Row 0
488980000: system.mem_ctrl.dram: Timing access to addr 0xb6c8, rank/bank/row 0 5 0
488980000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 488980000
488998750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
489050000: system.mem_ctrl.dram: Address: 0xb6c8 Rank 0 Bank 5 Row 0
489050000: system.mem_ctrl.dram: Timing access to addr 0xb6c8, rank/bank/row 0 5 0
489050000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 489050000
489050000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 489057500, now got 2 active
489050000: system.mem_ctrl.dram: Auto-precharged bank: 5
489068750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
489120000: system.mem_ctrl.dram: Address: 0xb6c8 Rank 0 Bank 5 Row 0
489120000: system.mem_ctrl.dram: Timing access to addr 0xb6c8, rank/bank/row 0 5 0
489120000: system.mem_ctrl.dram: Activate at tick 489120000
489120000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 489120000, now got 3 active
489120000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 489133750
489152500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
489183000: system.mem_ctrl.dram: Address: 0xb6f0 Rank 0 Bank 5 Row 0
489183000: system.mem_ctrl.dram: Timing access to addr 0xb6f0, rank/bank/row 0 5 0
489183000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 489183000
489201750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
489232000: system.mem_ctrl.dram: Address: 0xb6f0 Rank 0 Bank 5 Row 0
489232000: system.mem_ctrl.dram: Timing access to addr 0xb6f0, rank/bank/row 0 5 0
489232000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 489232000
489250750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
489302000: system.mem_ctrl.dram: Address: 0xb6f0 Rank 0 Bank 5 Row 0
489302000: system.mem_ctrl.dram: Timing access to addr 0xb6f0, rank/bank/row 0 5 0
489302000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 489302000
489320750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
489351000: system.mem_ctrl.dram: Address: 0xb6f8 Rank 0 Bank 5 Row 0
489351000: system.mem_ctrl.dram: Timing access to addr 0xb6f8, rank/bank/row 0 5 0
489351000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 489351000
489369750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
489400000: system.mem_ctrl.dram: Address: 0x94ad8 Rank 1 Bank 2 Row 4
489400000: system.mem_ctrl.dram: Timing access to addr 0x94ad8, rank/bank/row 1 2 4
489400000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 489400000
489418750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
489449000: system.mem_ctrl.dram: Address: 0xb6f8 Rank 0 Bank 5 Row 0
489449000: system.mem_ctrl.dram: Timing access to addr 0xb6f8, rank/bank/row 0 5 0
489449000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 489449000
489467750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
489498000: system.mem_ctrl.dram: Address: 0x94ae0 Rank 1 Bank 2 Row 4
489498000: system.mem_ctrl.dram: Timing access to addr 0x94ae0, rank/bank/row 1 2 4
489498000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 489498000
489516750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
489547000: system.mem_ctrl.dram: Address: 0xb6f8 Rank 0 Bank 5 Row 0
489547000: system.mem_ctrl.dram: Timing access to addr 0xb6f8, rank/bank/row 0 5 0
489547000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 489547000
489565750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
489596000: system.mem_ctrl.dram: Address: 0xb700 Rank 0 Bank 5 Row 0
489596000: system.mem_ctrl.dram: Timing access to addr 0xb700, rank/bank/row 0 5 0
489596000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 489596000
489614750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
489645000: system.mem_ctrl.dram: Address: 0x94ae8 Rank 1 Bank 2 Row 4
489645000: system.mem_ctrl.dram: Timing access to addr 0x94ae8, rank/bank/row 1 2 4
489645000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 489645000
489663750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
489694000: system.mem_ctrl.dram: Address: 0xb700 Rank 0 Bank 5 Row 0
489694000: system.mem_ctrl.dram: Timing access to addr 0xb700, rank/bank/row 0 5 0
489694000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 489694000
489712750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
489743000: system.mem_ctrl.dram: Address: 0xb708 Rank 0 Bank 5 Row 0
489743000: system.mem_ctrl.dram: Timing access to addr 0xb708, rank/bank/row 0 5 0
489743000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 489743000
489761750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
489792000: system.mem_ctrl.dram: Address: 0x94af0 Rank 1 Bank 2 Row 4
489792000: system.mem_ctrl.dram: Timing access to addr 0x94af0, rank/bank/row 1 2 4
489792000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 489792000
489810750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
489841000: system.mem_ctrl.dram: Address: 0xb708 Rank 0 Bank 5 Row 0
489841000: system.mem_ctrl.dram: Timing access to addr 0xb708, rank/bank/row 0 5 0
489841000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 489841000
489859750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
489890000: system.mem_ctrl.dram: Address: 0xb708 Rank 0 Bank 5 Row 0
489890000: system.mem_ctrl.dram: Timing access to addr 0xb708, rank/bank/row 0 5 0
489890000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 489890000
489908750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
489959000: system.mem_ctrl.dram: Address: 0xb940 Rank 0 Bank 5 Row 0
489959000: system.mem_ctrl.dram: Timing access to addr 0xb940, rank/bank/row 0 5 0
489959000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 489959000
489977750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
490008000: system.mem_ctrl.dram: Address: 0xb948 Rank 0 Bank 5 Row 0
490008000: system.mem_ctrl.dram: Timing access to addr 0xb948, rank/bank/row 0 5 0
490008000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 490008000
490026750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
490078000: system.mem_ctrl.dram: Address: 0xb948 Rank 0 Bank 5 Row 0
490078000: system.mem_ctrl.dram: Timing access to addr 0xb948, rank/bank/row 0 5 0
490078000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 490078000
490096750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
490127000: system.mem_ctrl.dram: Address: 0xb950 Rank 0 Bank 5 Row 0
490127000: system.mem_ctrl.dram: Timing access to addr 0xb950, rank/bank/row 0 5 0
490127000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 490127000
490127000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 490134500, now got 2 active
490127000: system.mem_ctrl.dram: Auto-precharged bank: 5
490145750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
490197000: system.mem_ctrl.dram: Address: 0xb950 Rank 0 Bank 5 Row 0
490197000: system.mem_ctrl.dram: Timing access to addr 0xb950, rank/bank/row 0 5 0
490197000: system.mem_ctrl.dram: Activate at tick 490197000
490197000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 490197000, now got 3 active
490197000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 490210750
490229500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
490260000: system.mem_ctrl.dram: Address: 0xb950 Rank 0 Bank 5 Row 0
490260000: system.mem_ctrl.dram: Timing access to addr 0xb950, rank/bank/row 0 5 0
490260000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 490260000
490278750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
490309000: system.mem_ctrl.dram: Address: 0xb958 Rank 0 Bank 5 Row 0
490309000: system.mem_ctrl.dram: Timing access to addr 0xb958, rank/bank/row 0 5 0
490309000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 490309000
490327750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
490379000: system.mem_ctrl.dram: Address: 0xb958 Rank 0 Bank 5 Row 0
490379000: system.mem_ctrl.dram: Timing access to addr 0xb958, rank/bank/row 0 5 0
490379000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 490379000
490397750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
490428000: system.mem_ctrl.dram: Address: 0xb960 Rank 0 Bank 5 Row 0
490428000: system.mem_ctrl.dram: Timing access to addr 0xb960, rank/bank/row 0 5 0
490428000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 490428000
490446750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
490498000: system.mem_ctrl.dram: Address: 0xb960 Rank 0 Bank 5 Row 0
490498000: system.mem_ctrl.dram: Timing access to addr 0xb960, rank/bank/row 0 5 0
490498000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 490498000
490516750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
490533750: 1: Refresh due
490533750: 1: Precharging all
490533750: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 490533750, now got 0 active
490533750: 0: Refresh due
490533750: 0: Precharging all
490533750: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 490533750, now got 2 active
490533750: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 490533750, now got 1 active
490533750: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 490533750, now got 0 active
490547000: system.mem_ctrl.dram: Address: 0xb968 Rank 0 Bank 5 Row 0
490807500: 1: Scheduling next request after refreshing rank 1
490807500: 0: Scheduling next request after refreshing rank 0
490807500: system.mem_ctrl.dram: Timing access to addr 0xb968, rank/bank/row 0 5 0
490807500: system.mem_ctrl.dram: Activate at tick 490807500
490807500: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 490807500, now got 1 active
490807500: system.mem_ctrl.dram: Schedule RD/WR burst at tick 490821250
490840000: system.mem_ctrl.dram: number of read entries for rank 0 is 0
490891000: system.mem_ctrl.dram: Address: 0xb968 Rank 0 Bank 5 Row 0
490891000: system.mem_ctrl.dram: Timing access to addr 0xb968, rank/bank/row 0 5 0
490891000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 490891000
490909750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
490940000: system.mem_ctrl.dram: Address: 0xb970 Rank 0 Bank 5 Row 0
490940000: system.mem_ctrl.dram: Timing access to addr 0xb970, rank/bank/row 0 5 0
490940000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 490940000
490958750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
491010000: system.mem_ctrl.dram: Address: 0xb970 Rank 0 Bank 5 Row 0
491010000: system.mem_ctrl.dram: Timing access to addr 0xb970, rank/bank/row 0 5 0
491010000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 491010000
491028750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
491059000: system.mem_ctrl.dram: Address: 0xb978 Rank 0 Bank 5 Row 0
491059000: system.mem_ctrl.dram: Timing access to addr 0xb978, rank/bank/row 0 5 0
491059000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 491059000
491077750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
491108000: system.mem_ctrl.dram: Address: 0x94b00 Rank 1 Bank 2 Row 4
491108000: system.mem_ctrl.dram: Timing access to addr 0x94b00, rank/bank/row 1 2 4
491108000: system.mem_ctrl.dram: Activate at tick 491108000
491108000: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 491108000, now got 1 active
491108000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 491121750
491140500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
491171000: system.mem_ctrl.dram: Address: 0xb978 Rank 0 Bank 5 Row 0
491171000: system.mem_ctrl.dram: Timing access to addr 0xb978, rank/bank/row 0 5 0
491171000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 491171000
491189750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
491220000: system.mem_ctrl.dram: Address: 0x94b08 Rank 1 Bank 2 Row 4
491220000: system.mem_ctrl.dram: Timing access to addr 0x94b08, rank/bank/row 1 2 4
491220000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 491220000
491238750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
491269000: system.mem_ctrl.dram: Address: 0xb978 Rank 0 Bank 5 Row 0
491269000: system.mem_ctrl.dram: Timing access to addr 0xb978, rank/bank/row 0 5 0
491269000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 491269000
491287750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
491318000: system.mem_ctrl.dram: Address: 0xb980 Rank 0 Bank 5 Row 0
491318000: system.mem_ctrl.dram: Timing access to addr 0xb980, rank/bank/row 0 5 0
491318000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 491318000
491336750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
491367000: system.mem_ctrl.dram: Address: 0xb980 Rank 0 Bank 5 Row 0
491367000: system.mem_ctrl.dram: Timing access to addr 0xb980, rank/bank/row 0 5 0
491367000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 491367000
491385750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
491416000: system.mem_ctrl.dram: Address: 0x94b10 Rank 1 Bank 2 Row 4
491416000: system.mem_ctrl.dram: Timing access to addr 0x94b10, rank/bank/row 1 2 4
491416000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 491416000
491434750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
491465000: system.mem_ctrl.dram: Address: 0xb980 Rank 0 Bank 5 Row 0
491465000: system.mem_ctrl.dram: Timing access to addr 0xb980, rank/bank/row 0 5 0
491465000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 491465000
491483750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
491514000: system.mem_ctrl.dram: Address: 0xb988 Rank 0 Bank 5 Row 0
491514000: system.mem_ctrl.dram: Timing access to addr 0xb988, rank/bank/row 0 5 0
491514000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 491514000
491532750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
491563000: system.mem_ctrl.dram: Address: 0xb988 Rank 0 Bank 5 Row 0
491563000: system.mem_ctrl.dram: Timing access to addr 0xb988, rank/bank/row 0 5 0
491563000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 491563000
491581750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
491612000: system.mem_ctrl.dram: Address: 0x94b18 Rank 1 Bank 2 Row 4
491612000: system.mem_ctrl.dram: Timing access to addr 0x94b18, rank/bank/row 1 2 4
491612000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 491612000
491630750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
491661000: system.mem_ctrl.dram: Address: 0x27cd8 Rank 0 Bank 3 Row 1
491661000: system.mem_ctrl.dram: Timing access to addr 0x27cd8, rank/bank/row 0 3 1
491661000: system.mem_ctrl.dram: Activate at tick 491661000
491661000: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 491661000, now got 2 active
491661000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 491674750
491693500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
491724000: system.mem_ctrl.dram: Address: 0x27cd8 Rank 0 Bank 3 Row 1
491724000: system.mem_ctrl.dram: Timing access to addr 0x27cd8, rank/bank/row 0 3 1
491724000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 491724000
491742750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
491773000: system.mem_ctrl.dram: Address: 0x27cd8 Rank 0 Bank 3 Row 1
491773000: system.mem_ctrl.dram: Timing access to addr 0x27cd8, rank/bank/row 0 3 1
491773000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 491773000
491791750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
491822000: system.mem_ctrl.dram: Address: 0x27ce0 Rank 0 Bank 3 Row 1
491822000: system.mem_ctrl.dram: Timing access to addr 0x27ce0, rank/bank/row 0 3 1
491822000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 491822000
491840750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
491891000: system.mem_ctrl.dram: Address: 0x27ce0 Rank 0 Bank 3 Row 1
491891000: system.mem_ctrl.dram: Timing access to addr 0x27ce0, rank/bank/row 0 3 1
491891000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 491891000
491909750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
491940000: system.mem_ctrl.dram: Address: 0x27ce0 Rank 0 Bank 3 Row 1
491940000: system.mem_ctrl.dram: Timing access to addr 0x27ce0, rank/bank/row 0 3 1
491940000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 491940000
491958750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
491989000: system.mem_ctrl.dram: Address: 0x27ce8 Rank 0 Bank 3 Row 1
491989000: system.mem_ctrl.dram: Timing access to addr 0x27ce8, rank/bank/row 0 3 1
491989000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 491989000
492007750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
492059000: system.mem_ctrl.dram: Address: 0x27ce8 Rank 0 Bank 3 Row 1
492059000: system.mem_ctrl.dram: Timing access to addr 0x27ce8, rank/bank/row 0 3 1
492059000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 492059000
492077750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
492129000: system.mem_ctrl.dram: Address: 0x27ce8 Rank 0 Bank 3 Row 1
492129000: system.mem_ctrl.dram: Timing access to addr 0x27ce8, rank/bank/row 0 3 1
492129000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 492129000
492147750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
492178000: system.mem_ctrl.dram: Address: 0x27cf0 Rank 0 Bank 3 Row 1
492178000: system.mem_ctrl.dram: Timing access to addr 0x27cf0, rank/bank/row 0 3 1
492178000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 492178000
492196750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
492248000: system.mem_ctrl.dram: Address: 0x27cf0 Rank 0 Bank 3 Row 1
492248000: system.mem_ctrl.dram: Timing access to addr 0x27cf0, rank/bank/row 0 3 1
492248000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 492248000
492266750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
492318000: system.mem_ctrl.dram: Address: 0x27cf0 Rank 0 Bank 3 Row 1
492318000: system.mem_ctrl.dram: Timing access to addr 0x27cf0, rank/bank/row 0 3 1
492318000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 492318000
492336750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
492367000: system.mem_ctrl.dram: Address: 0x27cf8 Rank 0 Bank 3 Row 1
492367000: system.mem_ctrl.dram: Timing access to addr 0x27cf8, rank/bank/row 0 3 1
492367000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 492367000
492385750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
492437000: system.mem_ctrl.dram: Address: 0x27cf8 Rank 0 Bank 3 Row 1
492437000: system.mem_ctrl.dram: Timing access to addr 0x27cf8, rank/bank/row 0 3 1
492437000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 492437000
492455750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
492507000: system.mem_ctrl.dram: Address: 0x27cf8 Rank 0 Bank 3 Row 1
492507000: system.mem_ctrl.dram: Timing access to addr 0x27cf8, rank/bank/row 0 3 1
492507000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 492507000
492525750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
492556000: system.mem_ctrl.dram: Address: 0x94b20 Rank 1 Bank 2 Row 4
492556000: system.mem_ctrl.dram: Timing access to addr 0x94b20, rank/bank/row 1 2 4
492556000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 492556000
492574750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
492605000: system.mem_ctrl.dram: Address: 0x27d00 Rank 0 Bank 3 Row 1
492605000: system.mem_ctrl.dram: Timing access to addr 0x27d00, rank/bank/row 0 3 1
492605000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 492605000
492605000: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 492612500, now got 1 active
492605000: system.mem_ctrl.dram: Auto-precharged bank: 3
492623750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
492654000: system.mem_ctrl.dram: Address: 0x27d00 Rank 0 Bank 3 Row 1
492654000: system.mem_ctrl.dram: Timing access to addr 0x27d00, rank/bank/row 0 3 1
492654000: system.mem_ctrl.dram: Activate at tick 492654000
492654000: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 492654000, now got 2 active
492654000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 492667750
492686500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
492717000: system.mem_ctrl.dram: Address: 0x94b28 Rank 1 Bank 2 Row 4
492717000: system.mem_ctrl.dram: Timing access to addr 0x94b28, rank/bank/row 1 2 4
492717000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 492717000
492735750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
492766000: system.mem_ctrl.dram: Address: 0xc050 Rank 0 Bank 6 Row 0
492766000: system.mem_ctrl.dram: Timing access to addr 0xc050, rank/bank/row 0 6 0
492766000: system.mem_ctrl.dram: Activate at tick 492766000
492766000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 492766000, now got 3 active
492766000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 492779750
492798500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
492829000: system.mem_ctrl.dram: Address: 0xc020 Rank 0 Bank 6 Row 0
492829000: system.mem_ctrl.dram: Timing access to addr 0xc020, rank/bank/row 0 6 0
492829000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 492829000
492847750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
492878000: system.mem_ctrl.dram: Address: 0xc028 Rank 0 Bank 6 Row 0
492878000: system.mem_ctrl.dram: Timing access to addr 0xc028, rank/bank/row 0 6 0
492878000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 492878000
492896750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
492927000: system.mem_ctrl.dram: Address: 0x80288 Rank 0 Bank 0 Row 4
492948000: system.mem_ctrl.dram: Address: 0xc028 Rank 0 Bank 6 Row 0
492948000: system.mem_ctrl.dram: Timing access to addr 0xc028, rank/bank/row 0 6 0
492948000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 492948000
492966750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
492997000: system.mem_ctrl.dram: Address: 0x80248 Rank 0 Bank 0 Row 4
492997000: system.mem_ctrl.dram: Timing access to addr 0x80248, rank/bank/row 0 0 4
492997000: system.mem_ctrl.dram: Activate at tick 492997000
492997000: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 492997000, now got 4 active
492997000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 493010750
493029500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
493060000: system.mem_ctrl.dram: Address: 0xc028 Rank 0 Bank 6 Row 0
493060000: system.mem_ctrl.dram: Timing access to addr 0xc028, rank/bank/row 0 6 0
493060000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 493060000
493078750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
493109000: system.mem_ctrl.dram: Address: 0xc030 Rank 0 Bank 6 Row 0
493109000: system.mem_ctrl.dram: Timing access to addr 0xc030, rank/bank/row 0 6 0
493109000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 493109000
493127750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
493158000: system.mem_ctrl.dram: Address: 0xc030 Rank 0 Bank 6 Row 0
493158000: system.mem_ctrl.dram: Timing access to addr 0xc030, rank/bank/row 0 6 0
493158000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 493158000
493176750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
493207000: system.mem_ctrl.dram: Address: 0xc008 Rank 0 Bank 6 Row 0
493207000: system.mem_ctrl.dram: Timing access to addr 0xc008, rank/bank/row 0 6 0
493207000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 493207000
493225750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
493256000: system.mem_ctrl.dram: Address: 0x80460 Rank 0 Bank 0 Row 4
493256000: system.mem_ctrl.dram: Timing access to addr 0x80460, rank/bank/row 0 0 4
493256000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 493256000
493274750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
493305000: system.mem_ctrl.dram: Address: 0xc008 Rank 0 Bank 6 Row 0
493305000: system.mem_ctrl.dram: Timing access to addr 0xc008, rank/bank/row 0 6 0
493305000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 493305000
493323750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
493354000: system.mem_ctrl.dram: Address: 0xc008 Rank 0 Bank 6 Row 0
493354000: system.mem_ctrl.dram: Timing access to addr 0xc008, rank/bank/row 0 6 0
493354000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 493354000
493372750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
493403000: system.mem_ctrl.dram: Address: 0xc008 Rank 0 Bank 6 Row 0
493403000: system.mem_ctrl.dram: Timing access to addr 0xc008, rank/bank/row 0 6 0
493403000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 493403000
493421750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
493452000: system.mem_ctrl.dram: Address: 0xc010 Rank 0 Bank 6 Row 0
493452000: system.mem_ctrl.dram: Timing access to addr 0xc010, rank/bank/row 0 6 0
493452000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 493452000
493470750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
493501000: system.mem_ctrl.dram: Address: 0xc010 Rank 0 Bank 6 Row 0
493501000: system.mem_ctrl.dram: Timing access to addr 0xc010, rank/bank/row 0 6 0
493501000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 493501000
493519750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
493550000: system.mem_ctrl.dram: Address: 0xc010 Rank 0 Bank 6 Row 0
493550000: system.mem_ctrl.dram: Timing access to addr 0xc010, rank/bank/row 0 6 0
493550000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 493550000
493568750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
493599000: system.mem_ctrl.dram: Address: 0xc020 Rank 0 Bank 6 Row 0
493599000: system.mem_ctrl.dram: Timing access to addr 0xc020, rank/bank/row 0 6 0
493599000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 493599000
493617750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
493648000: system.mem_ctrl.dram: Address: 0xc028 Rank 0 Bank 6 Row 0
493648000: system.mem_ctrl.dram: Timing access to addr 0xc028, rank/bank/row 0 6 0
493648000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 493648000
493648000: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 493655500, now got 3 active
493648000: system.mem_ctrl.dram: Auto-precharged bank: 6
493666750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
493697000: system.mem_ctrl.dram: Address: 0x80508 Rank 0 Bank 0 Row 4
493718000: system.mem_ctrl.dram: Address: 0xc028 Rank 0 Bank 6 Row 0
493718000: system.mem_ctrl.dram: Timing access to addr 0xc028, rank/bank/row 0 6 0
493718000: system.mem_ctrl.dram: Activate at tick 493718000
493718000: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 493718000, now got 4 active
493718000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 493731750
493750500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
493781000: system.mem_ctrl.dram: Address: 0x804c8 Rank 0 Bank 0 Row 4
493781000: system.mem_ctrl.dram: Timing access to addr 0x804c8, rank/bank/row 0 0 4
493781000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 493781000
493799750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
493830000: system.mem_ctrl.dram: Address: 0xc028 Rank 0 Bank 6 Row 0
493830000: system.mem_ctrl.dram: Timing access to addr 0xc028, rank/bank/row 0 6 0
493830000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 493830000
493848750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
493879000: system.mem_ctrl.dram: Address: 0xc030 Rank 0 Bank 6 Row 0
493879000: system.mem_ctrl.dram: Timing access to addr 0xc030, rank/bank/row 0 6 0
493879000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 493879000
493897750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
493928000: system.mem_ctrl.dram: Address: 0xc030 Rank 0 Bank 6 Row 0
493928000: system.mem_ctrl.dram: Timing access to addr 0xc030, rank/bank/row 0 6 0
493928000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 493928000
493946750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
493977000: system.mem_ctrl.dram: Address: 0xc030 Rank 0 Bank 6 Row 0
493977000: system.mem_ctrl.dram: Timing access to addr 0xc030, rank/bank/row 0 6 0
493977000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 493977000
493995750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
494026000: system.mem_ctrl.dram: Address: 0xc038 Rank 0 Bank 6 Row 0
494026000: system.mem_ctrl.dram: Timing access to addr 0xc038, rank/bank/row 0 6 0
494026000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 494026000
494044750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
494075000: system.mem_ctrl.dram: Address: 0xc038 Rank 0 Bank 6 Row 0
494075000: system.mem_ctrl.dram: Timing access to addr 0xc038, rank/bank/row 0 6 0
494075000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 494075000
494093750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
494144000: system.mem_ctrl.dram: Address: 0xc038 Rank 0 Bank 6 Row 0
494144000: system.mem_ctrl.dram: Timing access to addr 0xc038, rank/bank/row 0 6 0
494144000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 494144000
494162750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
494193000: system.mem_ctrl.dram: Address: 0x94b40 Rank 1 Bank 2 Row 4
494193000: system.mem_ctrl.dram: Timing access to addr 0x94b40, rank/bank/row 1 2 4
494193000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 494193000
494211750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
494242000: system.mem_ctrl.dram: Address: 0xc038 Rank 0 Bank 6 Row 0
494242000: system.mem_ctrl.dram: Timing access to addr 0xc038, rank/bank/row 0 6 0
494242000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 494242000
494260750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
494291000: system.mem_ctrl.dram: Address: 0x94b48 Rank 1 Bank 2 Row 4
494291000: system.mem_ctrl.dram: Timing access to addr 0x94b48, rank/bank/row 1 2 4
494291000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 494291000
494309750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
494340000: system.mem_ctrl.dram: Address: 0xa920 Rank 0 Bank 5 Row 0
494340000: system.mem_ctrl.dram: Timing access to addr 0xa920, rank/bank/row 0 5 0
494340000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 494340000
494358750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
494389000: system.mem_ctrl.dram: Address: 0xa928 Rank 0 Bank 5 Row 0
494389000: system.mem_ctrl.dram: Timing access to addr 0xa928, rank/bank/row 0 5 0
494389000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 494389000
494407750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
494438000: system.mem_ctrl.dram: Address: 0xa928 Rank 0 Bank 5 Row 0
494438000: system.mem_ctrl.dram: Timing access to addr 0xa928, rank/bank/row 0 5 0
494438000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 494438000
494456750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
494487000: system.mem_ctrl.dram: Address: 0xa930 Rank 0 Bank 5 Row 0
494487000: system.mem_ctrl.dram: Timing access to addr 0xa930, rank/bank/row 0 5 0
494487000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 494487000
494487000: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 494494500, now got 3 active
494487000: system.mem_ctrl.dram: Auto-precharged bank: 5
494505750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
494536000: system.mem_ctrl.dram: Address: 0xa930 Rank 0 Bank 5 Row 0
494536000: system.mem_ctrl.dram: Timing access to addr 0xa930, rank/bank/row 0 5 0
494536000: system.mem_ctrl.dram: Activate at tick 494536000
494536000: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 494536000, now got 4 active
494536000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 494549750
494568500: system.mem_ctrl.dram: number of read entries for rank 0 is 0
494599000: system.mem_ctrl.dram: Address: 0xa930 Rank 0 Bank 5 Row 0
494599000: system.mem_ctrl.dram: Timing access to addr 0xa930, rank/bank/row 0 5 0
494599000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 494599000
494617750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
494648000: system.mem_ctrl.dram: Address: 0xa930 Rank 0 Bank 5 Row 0
494648000: system.mem_ctrl.dram: Timing access to addr 0xa930, rank/bank/row 0 5 0
494648000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 494648000
494666750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
494697000: system.mem_ctrl.dram: Address: 0xa938 Rank 0 Bank 5 Row 0
494697000: system.mem_ctrl.dram: Timing access to addr 0xa938, rank/bank/row 0 5 0
494697000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 494697000
494715750: system.mem_ctrl.dram: number of read entries for rank 0 is 0
494767000: system.mem_ctrl.dram: Address: 0x132b0 Rank 1 Bank 1 Row 0
494767000: system.mem_ctrl.dram: Timing access to addr 0x132b0, rank/bank/row 1 1 0
494767000: system.mem_ctrl.dram: Activate at tick 494767000
494767000: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 494767000, now got 2 active
494767000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 494780750
494799500: system.mem_ctrl.dram: number of read entries for rank 1 is 0
494851000: system.mem_ctrl.dram: Address: 0x132b0 Rank 1 Bank 1 Row 0
494851000: system.mem_ctrl.dram: Timing access to addr 0x132b0, rank/bank/row 1 1 0
494851000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 494851000
494869750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
494900000: system.mem_ctrl.dram: Address: 0x132b8 Rank 1 Bank 1 Row 0
494900000: system.mem_ctrl.dram: Timing access to addr 0x132b8, rank/bank/row 1 1 0
494900000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 494900000
494918750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
494970000: system.mem_ctrl.dram: Address: 0x132b8 Rank 1 Bank 1 Row 0
494970000: system.mem_ctrl.dram: Timing access to addr 0x132b8, rank/bank/row 1 1 0
494970000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 494970000
494988750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
495019000: system.mem_ctrl.dram: Address: 0x132c0 Rank 1 Bank 1 Row 0
495019000: system.mem_ctrl.dram: Timing access to addr 0x132c0, rank/bank/row 1 1 0
495019000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 495019000
495037750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
495089000: system.mem_ctrl.dram: Address: 0x132c0 Rank 1 Bank 1 Row 0
495089000: system.mem_ctrl.dram: Timing access to addr 0x132c0, rank/bank/row 1 1 0
495089000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 495089000
495107750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
495138000: system.mem_ctrl.dram: Address: 0x132c0 Rank 1 Bank 1 Row 0
495138000: system.mem_ctrl.dram: Timing access to addr 0x132c0, rank/bank/row 1 1 0
495138000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 495138000
495156750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
495208000: system.mem_ctrl.dram: Address: 0x132c0 Rank 1 Bank 1 Row 0
495208000: system.mem_ctrl.dram: Timing access to addr 0x132c0, rank/bank/row 1 1 0
495208000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 495208000
495226750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
495257000: system.mem_ctrl.dram: Address: 0x132c8 Rank 1 Bank 1 Row 0
495257000: system.mem_ctrl.dram: Timing access to addr 0x132c8, rank/bank/row 1 1 0
495257000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 495257000
495275750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
495306000: system.mem_ctrl.dram: Address: 0x132c8 Rank 1 Bank 1 Row 0
495306000: system.mem_ctrl.dram: Timing access to addr 0x132c8, rank/bank/row 1 1 0
495306000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 495306000
495324750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
495355000: system.mem_ctrl.dram: Address: 0x132e0 Rank 1 Bank 1 Row 0
495355000: system.mem_ctrl.dram: Timing access to addr 0x132e0, rank/bank/row 1 1 0
495355000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 495355000
495373750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
495404000: system.mem_ctrl.dram: Address: 0x132e0 Rank 1 Bank 1 Row 0
495404000: system.mem_ctrl.dram: Timing access to addr 0x132e0, rank/bank/row 1 1 0
495404000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 495404000
495422750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
495453000: system.mem_ctrl.dram: Address: 0x132e8 Rank 1 Bank 1 Row 0
495453000: system.mem_ctrl.dram: Timing access to addr 0x132e8, rank/bank/row 1 1 0
495453000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 495453000
495471750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
495502000: system.mem_ctrl.dram: Address: 0x132e8 Rank 1 Bank 1 Row 0
495502000: system.mem_ctrl.dram: Timing access to addr 0x132e8, rank/bank/row 1 1 0
495502000: system.mem_ctrl.dram: Schedule RD/WR burst at tick 495502000
495520750: system.mem_ctrl.dram: number of read entries for rank 1 is 0
495551000: 0: Computing stats due to a dump callback
495551000: 1: Computing stats due to a dump callback
