// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pow_generic_float_s_HH_
#define _pow_generic_float_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "top_mul_41ns_6ns_ibs.h"
#include "top_mul_44ns_6ns_jbC.h"
#include "top_mul_45ns_9s_5kbM.h"
#include "top_mul_25ns_43s_lbW.h"
#include "top_mul_26ns_43s_mb6.h"
#include "top_mul_mul_25s_6ncg.h"
#include "top_mac_muladd_13ocq.h"
#include "top_mul_mul_18ns_pcA.h"
#include "pow_generic_floatbkb.h"
#include "pow_generic_floatcud.h"
#include "pow_generic_floatdEe.h"
#include "pow_generic_floateOg.h"
#include "pow_generic_floatfYi.h"
#include "pow_generic_floatg8j.h"
#include "pow_generic_floathbi.h"

namespace ap_rtl {

struct pow_generic_float_s : public sc_module {
    // Port declarations 8
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > base_r;
    sc_out< sc_lv<32> > ap_return;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    pow_generic_float_s(sc_module_name name);
    SC_HAS_PROCESS(pow_generic_float_s);

    ~pow_generic_float_s();

    sc_trace_file* mVcdFile;

    pow_generic_floatbkb* pow_reduce_anonymo_7_U;
    pow_generic_floatcud* pow_reduce_anonymo_6_U;
    pow_generic_floatdEe* pow_reduce_anonymo_9_U;
    pow_generic_floateOg* pow_reduce_anonymo_10_U;
    pow_generic_floatfYi* pow_reduce_anonymo_8_U;
    pow_generic_floatg8j* pow_reduce_anonymo_11_U;
    pow_generic_floathbi* pow_reduce_anonymo_U;
    top_mul_41ns_6ns_ibs<1,2,41,6,47>* top_mul_41ns_6ns_ibs_U1;
    top_mul_44ns_6ns_jbC<1,3,44,6,50>* top_mul_44ns_6ns_jbC_U2;
    top_mul_45ns_9s_5kbM<1,2,45,9,52>* top_mul_45ns_9s_5kbM_U3;
    top_mul_25ns_43s_lbW<1,2,25,43,67>* top_mul_25ns_43s_lbW_U4;
    top_mul_26ns_43s_mb6<1,2,26,43,67>* top_mul_26ns_43s_mb6_U5;
    top_mul_mul_25s_6ncg<1,1,25,6,25>* top_mul_mul_25s_6ncg_U6;
    top_mac_muladd_13ocq<1,1,13,13,16,25>* top_mac_muladd_13ocq_U7;
    top_mul_mul_18ns_pcA<1,1,18,18,36>* top_mul_mul_18ns_pcA_U8;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter22;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<6> > pow_reduce_anonymo_7_address0;
    sc_signal< sc_logic > pow_reduce_anonymo_7_ce0;
    sc_signal< sc_lv<6> > pow_reduce_anonymo_7_q0;
    sc_signal< sc_lv<6> > pow_reduce_anonymo_6_address0;
    sc_signal< sc_logic > pow_reduce_anonymo_6_ce0;
    sc_signal< sc_lv<56> > pow_reduce_anonymo_6_q0;
    sc_signal< sc_lv<4> > pow_reduce_anonymo_9_address0;
    sc_signal< sc_logic > pow_reduce_anonymo_9_ce0;
    sc_signal< sc_lv<52> > pow_reduce_anonymo_9_q0;
    sc_signal< sc_lv<6> > pow_reduce_anonymo_10_address0;
    sc_signal< sc_logic > pow_reduce_anonymo_10_ce0;
    sc_signal< sc_lv<49> > pow_reduce_anonymo_10_q0;
    sc_signal< sc_lv<6> > pow_reduce_anonymo_8_address0;
    sc_signal< sc_logic > pow_reduce_anonymo_8_ce0;
    sc_signal< sc_lv<44> > pow_reduce_anonymo_8_q0;
    sc_signal< sc_lv<9> > pow_reduce_anonymo_11_address0;
    sc_signal< sc_logic > pow_reduce_anonymo_11_ce0;
    sc_signal< sc_lv<27> > pow_reduce_anonymo_11_q0;
    sc_signal< sc_lv<5> > pow_reduce_anonymo_address0;
    sc_signal< sc_logic > pow_reduce_anonymo_ce0;
    sc_signal< sc_lv<8> > pow_reduce_anonymo_q0;
    sc_signal< sc_lv<1> > p_Result_s_reg_1635;
    sc_signal< sc_lv<1> > p_Result_s_reg_1635_pp0_iter1_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_1635_pp0_iter2_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_1635_pp0_iter3_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_1635_pp0_iter4_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_1635_pp0_iter5_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_1635_pp0_iter6_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_1635_pp0_iter7_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_1635_pp0_iter8_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_1635_pp0_iter9_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_1635_pp0_iter10_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_1635_pp0_iter11_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_1635_pp0_iter12_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_1635_pp0_iter13_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_1635_pp0_iter14_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_1635_pp0_iter15_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_1635_pp0_iter16_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_1635_pp0_iter17_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_1635_pp0_iter18_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_1635_pp0_iter19_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_1635_pp0_iter20_reg;
    sc_signal< sc_lv<8> > tmp_V_27_reg_1642;
    sc_signal< sc_lv<8> > tmp_V_27_reg_1642_pp0_iter1_reg;
    sc_signal< sc_lv<8> > tmp_V_27_reg_1642_pp0_iter2_reg;
    sc_signal< sc_lv<8> > tmp_V_27_reg_1642_pp0_iter3_reg;
    sc_signal< sc_lv<8> > tmp_V_27_reg_1642_pp0_iter4_reg;
    sc_signal< sc_lv<8> > tmp_V_27_reg_1642_pp0_iter5_reg;
    sc_signal< sc_lv<8> > tmp_V_27_reg_1642_pp0_iter6_reg;
    sc_signal< sc_lv<8> > tmp_V_27_reg_1642_pp0_iter7_reg;
    sc_signal< sc_lv<8> > tmp_V_27_reg_1642_pp0_iter8_reg;
    sc_signal< sc_lv<8> > tmp_V_27_reg_1642_pp0_iter9_reg;
    sc_signal< sc_lv<23> > tmp_V_28_fu_381_p1;
    sc_signal< sc_lv<23> > tmp_V_28_reg_1649;
    sc_signal< sc_lv<23> > tmp_V_28_reg_1649_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_157_reg_1657;
    sc_signal< sc_lv<1> > tmp_157_reg_1657_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_157_reg_1657_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_157_reg_1657_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_157_reg_1657_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_157_reg_1657_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_157_reg_1657_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_157_reg_1657_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_157_reg_1657_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_157_reg_1657_pp0_iter9_reg;
    sc_signal< sc_lv<6> > b_frac_tilde_inverse_reg_1673;
    sc_signal< sc_lv<56> > log_sum_V_reg_1678;
    sc_signal< sc_lv<56> > log_sum_V_reg_1678_pp0_iter2_reg;
    sc_signal< sc_lv<56> > log_sum_V_reg_1678_pp0_iter3_reg;
    sc_signal< sc_lv<56> > log_sum_V_reg_1678_pp0_iter4_reg;
    sc_signal< sc_lv<56> > log_sum_V_reg_1678_pp0_iter5_reg;
    sc_signal< sc_lv<56> > log_sum_V_reg_1678_pp0_iter6_reg;
    sc_signal< sc_lv<56> > log_sum_V_reg_1678_pp0_iter7_reg;
    sc_signal< sc_lv<56> > log_sum_V_reg_1678_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln833_fu_409_p2;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1683;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1683_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1683_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1683_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1683_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1683_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1683_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1683_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln837_fu_414_p2;
    sc_signal< sc_lv<1> > icmp_ln837_reg_1689;
    sc_signal< sc_lv<1> > icmp_ln837_reg_1689_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln837_reg_1689_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln837_reg_1689_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln837_reg_1689_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln837_reg_1689_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln837_reg_1689_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln837_reg_1689_pp0_iter9_reg;
    sc_signal< sc_lv<25> > mul_ln682_fu_1611_p2;
    sc_signal< sc_lv<25> > mul_ln682_reg_1694;
    sc_signal< sc_lv<25> > mul_ln682_reg_1694_pp0_iter3_reg;
    sc_signal< sc_lv<4> > a_V_reg_1703;
    sc_signal< sc_lv<4> > a_V_reg_1703_pp0_iter3_reg;
    sc_signal< sc_lv<4> > a_V_reg_1703_pp0_iter4_reg;
    sc_signal< sc_lv<4> > a_V_reg_1703_pp0_iter5_reg;
    sc_signal< sc_lv<4> > a_V_reg_1703_pp0_iter6_reg;
    sc_signal< sc_lv<4> > a_V_reg_1703_pp0_iter7_reg;
    sc_signal< sc_lv<43> > r_V_23_fu_472_p2;
    sc_signal< sc_lv<43> > r_V_23_reg_1709;
    sc_signal< sc_lv<41> > p_Val2_101_reg_1714;
    sc_signal< sc_lv<6> > a_V_1_reg_1720;
    sc_signal< sc_lv<6> > a_V_1_reg_1720_pp0_iter5_reg;
    sc_signal< sc_lv<6> > a_V_1_reg_1720_pp0_iter6_reg;
    sc_signal< sc_lv<35> > tmp_125_reg_1726;
    sc_signal< sc_lv<50> > ret_V_4_fu_605_p2;
    sc_signal< sc_lv<50> > ret_V_4_reg_1731;
    sc_signal< sc_lv<50> > ret_V_4_reg_1731_pp0_iter6_reg;
    sc_signal< sc_lv<47> > grp_fu_617_p2;
    sc_signal< sc_lv<47> > r_V_24_reg_1746;
    sc_signal< sc_lv<44> > p_Val2_108_reg_1751;
    sc_signal< sc_lv<6> > a_V_2_fu_657_p4;
    sc_signal< sc_lv<6> > a_V_2_reg_1762;
    sc_signal< sc_lv<38> > tmp_126_reg_1767;
    sc_signal< sc_lv<63> > ret_V_6_fu_712_p2;
    sc_signal< sc_lv<63> > ret_V_6_reg_1782;
    sc_signal< sc_lv<63> > ret_V_6_reg_1782_pp0_iter9_reg;
    sc_signal< sc_lv<63> > ret_V_6_reg_1782_pp0_iter10_reg;
    sc_signal< sc_lv<50> > add_ln657_1_fu_734_p2;
    sc_signal< sc_lv<50> > add_ln657_1_reg_1797;
    sc_signal< sc_lv<56> > log_sum_V_1_fu_752_p2;
    sc_signal< sc_lv<56> > log_sum_V_1_reg_1802;
    sc_signal< sc_lv<56> > log_sum_V_1_reg_1802_pp0_iter10_reg;
    sc_signal< sc_lv<56> > log_sum_V_1_reg_1802_pp0_iter11_reg;
    sc_signal< sc_lv<56> > log_sum_V_1_reg_1802_pp0_iter12_reg;
    sc_signal< sc_lv<1> > and_ln369_fu_773_p2;
    sc_signal< sc_lv<1> > and_ln369_reg_1807;
    sc_signal< sc_lv<1> > and_ln369_reg_1807_pp0_iter11_reg;
    sc_signal< sc_lv<1> > and_ln369_reg_1807_pp0_iter12_reg;
    sc_signal< sc_lv<1> > and_ln369_reg_1807_pp0_iter13_reg;
    sc_signal< sc_lv<1> > and_ln369_reg_1807_pp0_iter14_reg;
    sc_signal< sc_lv<1> > and_ln369_reg_1807_pp0_iter15_reg;
    sc_signal< sc_lv<1> > and_ln369_reg_1807_pp0_iter16_reg;
    sc_signal< sc_lv<1> > and_ln369_reg_1807_pp0_iter17_reg;
    sc_signal< sc_lv<1> > and_ln369_reg_1807_pp0_iter18_reg;
    sc_signal< sc_lv<1> > and_ln369_reg_1807_pp0_iter19_reg;
    sc_signal< sc_lv<1> > and_ln369_reg_1807_pp0_iter20_reg;
    sc_signal< sc_lv<1> > and_ln369_reg_1807_pp0_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln833_1_fu_788_p2;
    sc_signal< sc_lv<1> > icmp_ln833_1_reg_1814;
    sc_signal< sc_lv<1> > icmp_ln833_1_reg_1814_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln833_1_reg_1814_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln833_1_reg_1814_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln833_1_reg_1814_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln833_1_reg_1814_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln833_1_reg_1814_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln833_1_reg_1814_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln833_1_reg_1814_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln833_1_reg_1814_pp0_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln833_1_reg_1814_pp0_iter20_reg;
    sc_signal< sc_lv<1> > and_ln18_1_fu_793_p2;
    sc_signal< sc_lv<1> > and_ln18_1_reg_1820;
    sc_signal< sc_lv<1> > and_ln18_1_reg_1820_pp0_iter11_reg;
    sc_signal< sc_lv<1> > and_ln18_1_reg_1820_pp0_iter12_reg;
    sc_signal< sc_lv<1> > and_ln18_1_reg_1820_pp0_iter13_reg;
    sc_signal< sc_lv<1> > and_ln18_1_reg_1820_pp0_iter14_reg;
    sc_signal< sc_lv<1> > and_ln18_1_reg_1820_pp0_iter15_reg;
    sc_signal< sc_lv<1> > and_ln18_1_reg_1820_pp0_iter16_reg;
    sc_signal< sc_lv<1> > and_ln18_1_reg_1820_pp0_iter17_reg;
    sc_signal< sc_lv<1> > and_ln18_1_reg_1820_pp0_iter18_reg;
    sc_signal< sc_lv<1> > and_ln18_1_reg_1820_pp0_iter19_reg;
    sc_signal< sc_lv<1> > and_ln18_1_reg_1820_pp0_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln415_fu_806_p2;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1826;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1826_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1826_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1826_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1826_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1826_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1826_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1826_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1826_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1826_pp0_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1826_pp0_iter20_reg;
    sc_signal< sc_lv<9> > b_exp_3_fu_818_p3;
    sc_signal< sc_lv<9> > b_exp_3_reg_1833;
    sc_signal< sc_lv<50> > grp_fu_724_p2;
    sc_signal< sc_lv<50> > r_V_25_reg_1838;
    sc_signal< sc_lv<39> > tmp_127_reg_1848;
    sc_signal< sc_lv<39> > tmp_127_reg_1848_pp0_iter12_reg;
    sc_signal< sc_lv<23> > trunc_ln_reg_1853;
    sc_signal< sc_lv<52> > grp_fu_828_p2;
    sc_signal< sc_lv<52> > Elog2_V_reg_1858;
    sc_signal< sc_lv<45> > lshr_ln_reg_1863;
    sc_signal< sc_lv<43> > log_base_V_reg_1868;
    sc_signal< sc_lv<67> > sext_ln657_1_fu_975_p1;
    sc_signal< sc_lv<67> > grp_fu_978_p2;
    sc_signal< sc_lv<67> > m_frac_l_V_reg_1879;
    sc_signal< sc_lv<65> > trunc_ln1_reg_1884;
    sc_signal< sc_lv<36> > m_fix_V_reg_1889;
    sc_signal< sc_lv<36> > m_fix_V_reg_1889_pp0_iter16_reg;
    sc_signal< sc_lv<36> > m_fix_V_reg_1889_pp0_iter17_reg;
    sc_signal< sc_lv<13> > m_fix_hi_V_reg_1894;
    sc_signal< sc_lv<1> > p_Result_105_reg_1899;
    sc_signal< sc_lv<1> > tmp_163_reg_1904;
    sc_signal< sc_lv<1> > tmp_163_reg_1904_pp0_iter16_reg;
    sc_signal< sc_lv<1> > tmp_163_reg_1904_pp0_iter17_reg;
    sc_signal< sc_lv<1> > tmp_163_reg_1904_pp0_iter18_reg;
    sc_signal< sc_lv<1> > tmp_163_reg_1904_pp0_iter19_reg;
    sc_signal< sc_lv<1> > tmp_163_reg_1904_pp0_iter20_reg;
    sc_signal< sc_lv<10> > r_exp_V_3_fu_1089_p3;
    sc_signal< sc_lv<10> > r_exp_V_3_reg_1910;
    sc_signal< sc_lv<10> > r_exp_V_3_reg_1910_pp0_iter17_reg;
    sc_signal< sc_lv<10> > r_exp_V_3_reg_1910_pp0_iter18_reg;
    sc_signal< sc_lv<10> > r_exp_V_3_reg_1910_pp0_iter19_reg;
    sc_signal< sc_lv<10> > r_exp_V_3_reg_1910_pp0_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln657_fu_1100_p2;
    sc_signal< sc_lv<1> > icmp_ln657_reg_1917;
    sc_signal< sc_lv<1> > icmp_ln657_reg_1917_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln657_reg_1917_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln657_reg_1917_pp0_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln657_reg_1917_pp0_iter20_reg;
    sc_signal< sc_lv<36> > m_fix_a_V_reg_1923;
    sc_signal< sc_lv<18> > m_diff_lo_V_fu_1146_p1;
    sc_signal< sc_lv<18> > m_diff_lo_V_reg_1928;
    sc_signal< sc_lv<27> > exp_Z1_V_reg_1943;
    sc_signal< sc_lv<18> > exp_Z1P_m_1_V_reg_1948;
    sc_signal< sc_lv<18> > exp_Z1_hi_V_reg_1953;
    sc_signal< sc_lv<28> > ret_V_14_fu_1206_p2;
    sc_signal< sc_lv<28> > ret_V_14_reg_1958;
    sc_signal< sc_lv<36> > r_V_29_fu_1629_p2;
    sc_signal< sc_lv<36> > r_V_29_reg_1963;
    sc_signal< sc_lv<1> > xor_ln936_fu_1218_p2;
    sc_signal< sc_lv<1> > xor_ln936_reg_1968;
    sc_signal< sc_lv<1> > r_sign_fu_1237_p2;
    sc_signal< sc_lv<1> > r_sign_reg_1973;
    sc_signal< sc_lv<32> > p_Result_106_fu_1375_p4;
    sc_signal< sc_lv<32> > p_Result_106_reg_1980;
    sc_signal< sc_lv<1> > and_ln460_fu_1423_p2;
    sc_signal< sc_lv<1> > and_ln460_reg_1985;
    sc_signal< sc_lv<1> > and_ln181_fu_1459_p2;
    sc_signal< sc_lv<1> > and_ln181_reg_1990;
    sc_signal< sc_lv<1> > or_ln853_fu_1493_p2;
    sc_signal< sc_lv<1> > or_ln853_reg_1995;
    sc_signal< sc_lv<1> > or_ln853_2_fu_1505_p2;
    sc_signal< sc_lv<1> > or_ln853_2_reg_2000;
    sc_signal< sc_lv<1> > or_ln853_3_fu_1511_p2;
    sc_signal< sc_lv<1> > or_ln853_3_reg_2005;
    sc_signal< sc_lv<1> > and_ln415_fu_1522_p2;
    sc_signal< sc_lv<1> > and_ln415_reg_2010;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > zext_ln498_fu_403_p1;
    sc_signal< sc_lv<64> > zext_ln498_3_fu_653_p1;
    sc_signal< sc_lv<64> > zext_ln498_4_fu_677_p1;
    sc_signal< sc_lv<64> > zext_ln498_2_fu_682_p1;
    sc_signal< sc_lv<64> > zext_ln498_1_fu_1150_p1;
    sc_signal< sc_lv<64> > zext_ln498_5_fu_1165_p1;
    sc_signal< sc_lv<32> > p_Val2_s_fu_359_p1;
    sc_signal< sc_lv<6> > index0_V_fu_385_p4;
    sc_signal< sc_lv<24> > r_V_s_fu_428_p3;
    sc_signal< sc_lv<25> > r_V_22_fu_435_p1;
    sc_signal< sc_lv<25> > p_Result_103_fu_419_p4;
    sc_signal< sc_lv<39> > z1_V_fu_458_p3;
    sc_signal< sc_lv<39> > r_V_23_fu_472_p0;
    sc_signal< sc_lv<4> > r_V_23_fu_472_p1;
    sc_signal< sc_lv<43> > sf_fu_488_p4;
    sc_signal< sc_lv<1> > tmp_158_fu_481_p3;
    sc_signal< sc_lv<44> > tmp_s_fu_497_p4;
    sc_signal< sc_lv<44> > zext_ln1287_fu_506_p1;
    sc_signal< sc_lv<21> > trunc_ln657_fu_478_p1;
    sc_signal< sc_lv<43> > lhs_V_fu_518_p3;
    sc_signal< sc_lv<44> > eZ_V_fu_510_p3;
    sc_signal< sc_lv<45> > zext_ln682_1_fu_526_p1;
    sc_signal< sc_lv<45> > rhs_V_fu_530_p1;
    sc_signal< sc_lv<45> > ret_V_2_fu_534_p2;
    sc_signal< sc_lv<46> > lhs_V_1_fu_540_p1;
    sc_signal< sc_lv<46> > rhs_V_1_fu_544_p1;
    sc_signal< sc_lv<46> > ret_V_3_fu_547_p2;
    sc_signal< sc_lv<49> > lhs_V_2_fu_590_p3;
    sc_signal< sc_lv<49> > eZ_V_1_fu_583_p3;
    sc_signal< sc_lv<50> > zext_ln682_2_fu_597_p1;
    sc_signal< sc_lv<50> > rhs_V_2_fu_601_p1;
    sc_signal< sc_lv<41> > grp_fu_617_p0;
    sc_signal< sc_lv<6> > grp_fu_617_p1;
    sc_signal< sc_lv<48> > rhs_V_3_fu_626_p3;
    sc_signal< sc_lv<51> > lhs_V_3_fu_623_p1;
    sc_signal< sc_lv<51> > zext_ln682_3_fu_633_p1;
    sc_signal< sc_lv<51> > ret_V_5_fu_637_p2;
    sc_signal< sc_lv<62> > lhs_V_4_fu_697_p3;
    sc_signal< sc_lv<57> > eZ_V_2_fu_690_p3;
    sc_signal< sc_lv<63> > zext_ln682_4_fu_704_p1;
    sc_signal< sc_lv<63> > rhs_V_4_fu_708_p1;
    sc_signal< sc_lv<44> > grp_fu_724_p0;
    sc_signal< sc_lv<6> > grp_fu_724_p1;
    sc_signal< sc_lv<50> > zext_ln157_1_fu_686_p1;
    sc_signal< sc_lv<50> > zext_ln157_2_fu_730_p1;
    sc_signal< sc_lv<56> > zext_ln157_fu_740_p1;
    sc_signal< sc_lv<56> > zext_ln657_10_fu_749_p1;
    sc_signal< sc_lv<56> > add_ln657_fu_744_p2;
    sc_signal< sc_lv<9> > zext_ln339_fu_758_p1;
    sc_signal< sc_lv<9> > b_exp_fu_761_p2;
    sc_signal< sc_lv<1> > icmp_ln369_fu_767_p2;
    sc_signal< sc_lv<1> > icmp_ln833_2_fu_778_p2;
    sc_signal< sc_lv<1> > and_ln18_fu_783_p2;
    sc_signal< sc_lv<32> > or_ln415_1_fu_798_p3;
    sc_signal< sc_lv<9> > b_exp_1_fu_812_p2;
    sc_signal< sc_lv<45> > grp_fu_828_p0;
    sc_signal< sc_lv<56> > rhs_V_5_fu_837_p3;
    sc_signal< sc_lv<64> > lhs_V_5_fu_834_p1;
    sc_signal< sc_lv<64> > zext_ln682_5_fu_844_p1;
    sc_signal< sc_lv<64> > ret_V_7_fu_848_p2;
    sc_signal< sc_lv<23> > r_V_26_fu_877_p0;
    sc_signal< sc_lv<46> > zext_ln1070_fu_874_p1;
    sc_signal< sc_lv<23> > r_V_26_fu_877_p1;
    sc_signal< sc_lv<46> > r_V_26_fu_877_p2;
    sc_signal< sc_lv<63> > lhs_V_6_fu_896_p3;
    sc_signal< sc_lv<64> > zext_ln682_6_fu_903_p1;
    sc_signal< sc_lv<64> > zext_ln657_11_fu_907_p1;
    sc_signal< sc_lv<64> > ret_V_8_fu_910_p2;
    sc_signal< sc_lv<40> > trunc_ln662_1_fu_916_p4;
    sc_signal< sc_lv<64> > lhs_V_7_fu_930_p3;
    sc_signal< sc_lv<65> > sext_ln657_2_fu_893_p1;
    sc_signal< sc_lv<66> > sext_ln682_fu_937_p1;
    sc_signal< sc_lv<66> > zext_ln657_fu_941_p1;
    sc_signal< sc_lv<66> > ret_V_9_fu_945_p2;
    sc_signal< sc_lv<65> > sum_V_fu_926_p1;
    sc_signal< sc_lv<67> > zext_ln657_1_fu_951_p1;
    sc_signal< sc_lv<67> > zext_ln657_2_fu_955_p1;
    sc_signal< sc_lv<67> > ret_V_10_fu_959_p2;
    sc_signal< sc_lv<25> > grp_fu_978_p0;
    sc_signal< sc_lv<43> > grp_fu_978_p1;
    sc_signal< sc_lv<26> > grp_fu_984_p0;
    sc_signal< sc_lv<43> > grp_fu_984_p1;
    sc_signal< sc_lv<67> > grp_fu_984_p2;
    sc_signal< sc_lv<16> > rhs_V_6_fu_1039_p3;
    sc_signal< sc_lv<25> > grp_fu_1618_p3;
    sc_signal< sc_lv<15> > trunc_ln805_fu_1066_p1;
    sc_signal< sc_lv<10> > tmp_fu_1050_p4;
    sc_signal< sc_lv<1> > icmp_ln805_fu_1069_p2;
    sc_signal< sc_lv<10> > add_ln805_fu_1075_p2;
    sc_signal< sc_lv<1> > p_Result_88_fu_1059_p3;
    sc_signal< sc_lv<10> > select_ln805_fu_1081_p3;
    sc_signal< sc_lv<67> > sext_ln1453_fu_1097_p1;
    sc_signal< sc_lv<10> > r_V_28_fu_1108_p1;
    sc_signal< sc_lv<46> > r_V_28_fu_1108_p2;
    sc_signal< sc_lv<37> > lhs_V_8_fu_1124_p1;
    sc_signal< sc_lv<37> > rhs_V_7_fu_1127_p1;
    sc_signal< sc_lv<37> > ret_V_12_fu_1130_p2;
    sc_signal< sc_lv<9> > m_diff_hi_V_fu_1136_p4;
    sc_signal< sc_lv<5> > Z2_ind_V_fu_1155_p4;
    sc_signal< sc_lv<19> > lhs_V_9_fu_1170_p1;
    sc_signal< sc_lv<19> > rhs_V_8_fu_1173_p1;
    sc_signal< sc_lv<19> > ret_V_13_fu_1177_p2;
    sc_signal< sc_lv<28> > lhs_V_10_fu_1203_p1;
    sc_signal< sc_lv<1> > or_ln386_fu_1227_p2;
    sc_signal< sc_lv<1> > or_ln386_1_fu_1232_p2;
    sc_signal< sc_lv<32> > or_ln460_2_fu_1243_p3;
    sc_signal< sc_lv<32> > or_ln467_2_fu_1256_p3;
    sc_signal< sc_lv<45> > lhs_V_11_fu_1269_p3;
    sc_signal< sc_lv<45> > zext_ln657_15_fu_1276_p1;
    sc_signal< sc_lv<45> > ret_V_15_fu_1279_p2;
    sc_signal< sc_lv<1> > tmp_161_fu_1285_p3;
    sc_signal< sc_lv<10> > r_exp_V_fu_1293_p2;
    sc_signal< sc_lv<10> > r_exp_V_2_fu_1298_p3;
    sc_signal< sc_lv<3> > tmp_162_fu_1305_p4;
    sc_signal< sc_lv<1> > icmp_ln849_fu_1315_p2;
    sc_signal< sc_lv<23> > tmp_2_fu_1347_p4;
    sc_signal< sc_lv<23> > tmp_1_fu_1337_p4;
    sc_signal< sc_lv<8> > trunc_ln168_fu_1365_p1;
    sc_signal< sc_lv<8> > out_exp_V_fu_1369_p2;
    sc_signal< sc_lv<23> > tmp_V_fu_1357_p3;
    sc_signal< sc_lv<1> > x_is_n1_fu_1223_p2;
    sc_signal< sc_lv<1> > xor_ln370_fu_1390_p2;
    sc_signal< sc_lv<1> > xor_ln371_fu_1400_p2;
    sc_signal< sc_lv<1> > and_ln371_1_fu_1406_p2;
    sc_signal< sc_lv<1> > or_ln370_fu_1395_p2;
    sc_signal< sc_lv<1> > icmp_ln460_fu_1250_p2;
    sc_signal< sc_lv<1> > and_ln371_2_fu_1411_p2;
    sc_signal< sc_lv<1> > xor_ln460_fu_1417_p2;
    sc_signal< sc_lv<1> > icmp_ln467_fu_1263_p2;
    sc_signal< sc_lv<1> > and_ln460_1_fu_1429_p2;
    sc_signal< sc_lv<1> > xor_ln467_fu_1435_p2;
    sc_signal< sc_lv<1> > and_ln467_1_fu_1447_p2;
    sc_signal< sc_lv<1> > or_ln657_fu_1321_p2;
    sc_signal< sc_lv<1> > and_ln657_fu_1453_p2;
    sc_signal< sc_lv<1> > xor_ln181_fu_1326_p2;
    sc_signal< sc_lv<1> > or_ln657_1_fu_1470_p2;
    sc_signal< sc_lv<1> > icmp_ln853_fu_1331_p2;
    sc_signal< sc_lv<1> > xor_ln657_fu_1475_p2;
    sc_signal< sc_lv<1> > and_ln853_fu_1481_p2;
    sc_signal< sc_lv<1> > and_ln853_1_fu_1487_p2;
    sc_signal< sc_lv<1> > and_ln181_1_fu_1465_p2;
    sc_signal< sc_lv<1> > and_ln467_fu_1441_p2;
    sc_signal< sc_lv<1> > and_ln371_fu_1385_p2;
    sc_signal< sc_lv<1> > or_ln853_1_fu_1499_p2;
    sc_signal< sc_lv<1> > xor_ln415_fu_1517_p2;
    sc_signal< sc_lv<32> > p_Result_102_fu_1539_p3;
    sc_signal< sc_lv<32> > p_Result_104_fu_1546_p3;
    sc_signal< sc_lv<32> > p_Result_101_fu_1532_p3;
    sc_signal< sc_lv<32> > select_ln853_fu_1553_p3;
    sc_signal< sc_lv<32> > select_ln853_1_fu_1560_p3;
    sc_signal< sc_lv<32> > select_ln853_2_fu_1567_p3;
    sc_signal< sc_lv<32> > select_ln853_3_fu_1574_p3;
    sc_signal< sc_lv<32> > select_ln853_4_fu_1580_p3;
    sc_signal< sc_lv<1> > x_is_p1_fu_1528_p2;
    sc_signal< sc_lv<1> > or_ln415_fu_1598_p2;
    sc_signal< sc_lv<32> > select_ln415_fu_1591_p3;
    sc_signal< sc_lv<32> > bitcast_ln853_fu_1587_p1;
    sc_signal< sc_lv<25> > mul_ln682_fu_1611_p0;
    sc_signal< sc_lv<6> > mul_ln682_fu_1611_p1;
    sc_signal< sc_lv<13> > grp_fu_1618_p0;
    sc_signal< sc_lv<18> > r_V_29_fu_1629_p0;
    sc_signal< sc_lv<18> > r_V_29_fu_1629_p1;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to21;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<47> > grp_fu_617_p00;
    sc_signal< sc_lv<47> > grp_fu_617_p10;
    sc_signal< sc_lv<50> > grp_fu_724_p00;
    sc_signal< sc_lv<50> > grp_fu_724_p10;
    sc_signal< sc_lv<25> > mul_ln682_fu_1611_p10;
    sc_signal< sc_lv<43> > r_V_23_fu_472_p00;
    sc_signal< sc_lv<43> > r_V_23_fu_472_p10;
    sc_signal< sc_lv<36> > r_V_29_fu_1629_p00;
    sc_signal< sc_lv<36> > r_V_29_fu_1629_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<22> ap_const_lv22_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<8> ap_const_lv8_80;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<13> ap_const_lv13_1000;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<9> ap_const_lv9_181;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<9> ap_const_lv9_182;
    static const sc_lv<52> ap_const_lv52_B17217F7D1C;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<67> ap_const_lv67_C00000;
    static const sc_lv<67> ap_const_lv67_1800000;
    static const sc_lv<32> ap_const_lv32_41;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<32> ap_const_lv32_42;
    static const sc_lv<15> ap_const_lv15_4000;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<46> ap_const_lv46_B17217F7D;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<28> ap_const_lv28_4;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<10> ap_const_lv10_3FF;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<10> ap_const_lv10_382;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<31> ap_const_lv31_3F800000;
    static const sc_lv<31> ap_const_lv31_7F800000;
    static const sc_lv<32> ap_const_lv32_7FFFFFFF;
    static const sc_lv<32> ap_const_lv32_3F800000;
    static const sc_lv<25> ap_const_lv25_B8A;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_Z2_ind_V_fu_1155_p4();
    void thread_a_V_2_fu_657_p4();
    void thread_add_ln657_1_fu_734_p2();
    void thread_add_ln657_fu_744_p2();
    void thread_add_ln805_fu_1075_p2();
    void thread_and_ln181_1_fu_1465_p2();
    void thread_and_ln181_fu_1459_p2();
    void thread_and_ln18_1_fu_793_p2();
    void thread_and_ln18_fu_783_p2();
    void thread_and_ln369_fu_773_p2();
    void thread_and_ln371_1_fu_1406_p2();
    void thread_and_ln371_2_fu_1411_p2();
    void thread_and_ln371_fu_1385_p2();
    void thread_and_ln415_fu_1522_p2();
    void thread_and_ln460_1_fu_1429_p2();
    void thread_and_ln460_fu_1423_p2();
    void thread_and_ln467_1_fu_1447_p2();
    void thread_and_ln467_fu_1441_p2();
    void thread_and_ln657_fu_1453_p2();
    void thread_and_ln853_1_fu_1487_p2();
    void thread_and_ln853_fu_1481_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state11_pp0_stage0_iter10();
    void thread_ap_block_state12_pp0_stage0_iter11();
    void thread_ap_block_state13_pp0_stage0_iter12();
    void thread_ap_block_state14_pp0_stage0_iter13();
    void thread_ap_block_state15_pp0_stage0_iter14();
    void thread_ap_block_state16_pp0_stage0_iter15();
    void thread_ap_block_state17_pp0_stage0_iter16();
    void thread_ap_block_state18_pp0_stage0_iter17();
    void thread_ap_block_state19_pp0_stage0_iter18();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state20_pp0_stage0_iter19();
    void thread_ap_block_state21_pp0_stage0_iter20();
    void thread_ap_block_state22_pp0_stage0_iter21();
    void thread_ap_block_state23_pp0_stage0_iter22();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to21();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return();
    void thread_b_exp_1_fu_812_p2();
    void thread_b_exp_3_fu_818_p3();
    void thread_b_exp_fu_761_p2();
    void thread_bitcast_ln853_fu_1587_p1();
    void thread_eZ_V_1_fu_583_p3();
    void thread_eZ_V_2_fu_690_p3();
    void thread_eZ_V_fu_510_p3();
    void thread_grp_fu_1618_p0();
    void thread_grp_fu_617_p0();
    void thread_grp_fu_617_p00();
    void thread_grp_fu_617_p1();
    void thread_grp_fu_617_p10();
    void thread_grp_fu_724_p0();
    void thread_grp_fu_724_p00();
    void thread_grp_fu_724_p1();
    void thread_grp_fu_724_p10();
    void thread_grp_fu_828_p0();
    void thread_grp_fu_978_p0();
    void thread_grp_fu_978_p1();
    void thread_grp_fu_984_p0();
    void thread_grp_fu_984_p1();
    void thread_icmp_ln369_fu_767_p2();
    void thread_icmp_ln415_fu_806_p2();
    void thread_icmp_ln460_fu_1250_p2();
    void thread_icmp_ln467_fu_1263_p2();
    void thread_icmp_ln657_fu_1100_p2();
    void thread_icmp_ln805_fu_1069_p2();
    void thread_icmp_ln833_1_fu_788_p2();
    void thread_icmp_ln833_2_fu_778_p2();
    void thread_icmp_ln833_fu_409_p2();
    void thread_icmp_ln837_fu_414_p2();
    void thread_icmp_ln849_fu_1315_p2();
    void thread_icmp_ln853_fu_1331_p2();
    void thread_index0_V_fu_385_p4();
    void thread_lhs_V_10_fu_1203_p1();
    void thread_lhs_V_11_fu_1269_p3();
    void thread_lhs_V_1_fu_540_p1();
    void thread_lhs_V_2_fu_590_p3();
    void thread_lhs_V_3_fu_623_p1();
    void thread_lhs_V_4_fu_697_p3();
    void thread_lhs_V_5_fu_834_p1();
    void thread_lhs_V_6_fu_896_p3();
    void thread_lhs_V_7_fu_930_p3();
    void thread_lhs_V_8_fu_1124_p1();
    void thread_lhs_V_9_fu_1170_p1();
    void thread_lhs_V_fu_518_p3();
    void thread_log_sum_V_1_fu_752_p2();
    void thread_m_diff_hi_V_fu_1136_p4();
    void thread_m_diff_lo_V_fu_1146_p1();
    void thread_mul_ln682_fu_1611_p0();
    void thread_mul_ln682_fu_1611_p1();
    void thread_mul_ln682_fu_1611_p10();
    void thread_or_ln370_fu_1395_p2();
    void thread_or_ln386_1_fu_1232_p2();
    void thread_or_ln386_fu_1227_p2();
    void thread_or_ln415_1_fu_798_p3();
    void thread_or_ln415_fu_1598_p2();
    void thread_or_ln460_2_fu_1243_p3();
    void thread_or_ln467_2_fu_1256_p3();
    void thread_or_ln657_1_fu_1470_p2();
    void thread_or_ln657_fu_1321_p2();
    void thread_or_ln853_1_fu_1499_p2();
    void thread_or_ln853_2_fu_1505_p2();
    void thread_or_ln853_3_fu_1511_p2();
    void thread_or_ln853_fu_1493_p2();
    void thread_out_exp_V_fu_1369_p2();
    void thread_p_Result_101_fu_1532_p3();
    void thread_p_Result_102_fu_1539_p3();
    void thread_p_Result_103_fu_419_p4();
    void thread_p_Result_104_fu_1546_p3();
    void thread_p_Result_106_fu_1375_p4();
    void thread_p_Result_88_fu_1059_p3();
    void thread_p_Val2_s_fu_359_p1();
    void thread_pow_reduce_anonymo_10_address0();
    void thread_pow_reduce_anonymo_10_ce0();
    void thread_pow_reduce_anonymo_11_address0();
    void thread_pow_reduce_anonymo_11_ce0();
    void thread_pow_reduce_anonymo_6_address0();
    void thread_pow_reduce_anonymo_6_ce0();
    void thread_pow_reduce_anonymo_7_address0();
    void thread_pow_reduce_anonymo_7_ce0();
    void thread_pow_reduce_anonymo_8_address0();
    void thread_pow_reduce_anonymo_8_ce0();
    void thread_pow_reduce_anonymo_9_address0();
    void thread_pow_reduce_anonymo_9_ce0();
    void thread_pow_reduce_anonymo_address0();
    void thread_pow_reduce_anonymo_ce0();
    void thread_r_V_22_fu_435_p1();
    void thread_r_V_23_fu_472_p0();
    void thread_r_V_23_fu_472_p00();
    void thread_r_V_23_fu_472_p1();
    void thread_r_V_23_fu_472_p10();
    void thread_r_V_23_fu_472_p2();
    void thread_r_V_26_fu_877_p0();
    void thread_r_V_26_fu_877_p1();
    void thread_r_V_26_fu_877_p2();
    void thread_r_V_28_fu_1108_p1();
    void thread_r_V_28_fu_1108_p2();
    void thread_r_V_29_fu_1629_p0();
    void thread_r_V_29_fu_1629_p00();
    void thread_r_V_29_fu_1629_p1();
    void thread_r_V_29_fu_1629_p10();
    void thread_r_V_s_fu_428_p3();
    void thread_r_exp_V_2_fu_1298_p3();
    void thread_r_exp_V_3_fu_1089_p3();
    void thread_r_exp_V_fu_1293_p2();
    void thread_r_sign_fu_1237_p2();
    void thread_ret_V_10_fu_959_p2();
    void thread_ret_V_12_fu_1130_p2();
    void thread_ret_V_13_fu_1177_p2();
    void thread_ret_V_14_fu_1206_p2();
    void thread_ret_V_15_fu_1279_p2();
    void thread_ret_V_2_fu_534_p2();
    void thread_ret_V_3_fu_547_p2();
    void thread_ret_V_4_fu_605_p2();
    void thread_ret_V_5_fu_637_p2();
    void thread_ret_V_6_fu_712_p2();
    void thread_ret_V_7_fu_848_p2();
    void thread_ret_V_8_fu_910_p2();
    void thread_ret_V_9_fu_945_p2();
    void thread_rhs_V_1_fu_544_p1();
    void thread_rhs_V_2_fu_601_p1();
    void thread_rhs_V_3_fu_626_p3();
    void thread_rhs_V_4_fu_708_p1();
    void thread_rhs_V_5_fu_837_p3();
    void thread_rhs_V_6_fu_1039_p3();
    void thread_rhs_V_7_fu_1127_p1();
    void thread_rhs_V_8_fu_1173_p1();
    void thread_rhs_V_fu_530_p1();
    void thread_select_ln415_fu_1591_p3();
    void thread_select_ln805_fu_1081_p3();
    void thread_select_ln853_1_fu_1560_p3();
    void thread_select_ln853_2_fu_1567_p3();
    void thread_select_ln853_3_fu_1574_p3();
    void thread_select_ln853_4_fu_1580_p3();
    void thread_select_ln853_fu_1553_p3();
    void thread_sext_ln1453_fu_1097_p1();
    void thread_sext_ln657_1_fu_975_p1();
    void thread_sext_ln657_2_fu_893_p1();
    void thread_sext_ln682_fu_937_p1();
    void thread_sf_fu_488_p4();
    void thread_sum_V_fu_926_p1();
    void thread_tmp_158_fu_481_p3();
    void thread_tmp_161_fu_1285_p3();
    void thread_tmp_162_fu_1305_p4();
    void thread_tmp_1_fu_1337_p4();
    void thread_tmp_2_fu_1347_p4();
    void thread_tmp_V_28_fu_381_p1();
    void thread_tmp_V_fu_1357_p3();
    void thread_tmp_fu_1050_p4();
    void thread_tmp_s_fu_497_p4();
    void thread_trunc_ln168_fu_1365_p1();
    void thread_trunc_ln657_fu_478_p1();
    void thread_trunc_ln662_1_fu_916_p4();
    void thread_trunc_ln805_fu_1066_p1();
    void thread_x_is_n1_fu_1223_p2();
    void thread_x_is_p1_fu_1528_p2();
    void thread_xor_ln181_fu_1326_p2();
    void thread_xor_ln370_fu_1390_p2();
    void thread_xor_ln371_fu_1400_p2();
    void thread_xor_ln415_fu_1517_p2();
    void thread_xor_ln460_fu_1417_p2();
    void thread_xor_ln467_fu_1435_p2();
    void thread_xor_ln657_fu_1475_p2();
    void thread_xor_ln936_fu_1218_p2();
    void thread_z1_V_fu_458_p3();
    void thread_zext_ln1070_fu_874_p1();
    void thread_zext_ln1287_fu_506_p1();
    void thread_zext_ln157_1_fu_686_p1();
    void thread_zext_ln157_2_fu_730_p1();
    void thread_zext_ln157_fu_740_p1();
    void thread_zext_ln339_fu_758_p1();
    void thread_zext_ln498_1_fu_1150_p1();
    void thread_zext_ln498_2_fu_682_p1();
    void thread_zext_ln498_3_fu_653_p1();
    void thread_zext_ln498_4_fu_677_p1();
    void thread_zext_ln498_5_fu_1165_p1();
    void thread_zext_ln498_fu_403_p1();
    void thread_zext_ln657_10_fu_749_p1();
    void thread_zext_ln657_11_fu_907_p1();
    void thread_zext_ln657_15_fu_1276_p1();
    void thread_zext_ln657_1_fu_951_p1();
    void thread_zext_ln657_2_fu_955_p1();
    void thread_zext_ln657_fu_941_p1();
    void thread_zext_ln682_1_fu_526_p1();
    void thread_zext_ln682_2_fu_597_p1();
    void thread_zext_ln682_3_fu_633_p1();
    void thread_zext_ln682_4_fu_704_p1();
    void thread_zext_ln682_5_fu_844_p1();
    void thread_zext_ln682_6_fu_903_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
