TimeQuest Timing Analyzer report for traffic_controller_sys_pkg
Wed Dec 13 16:14:50 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt3|qint'
 14. Slow 1200mV 85C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt2|qint'
 15. Slow 1200mV 85C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt1|qint'
 16. Slow 1200mV 85C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt4|qint'
 17. Slow 1200mV 85C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt5|qint'
 18. Slow 1200mV 85C Model Setup: 'clock_divider:clk_div|divide_by_50_counter:cnt6|qint'
 19. Slow 1200mV 85C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt0|qint'
 20. Slow 1200mV 85C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt2|qint'
 21. Slow 1200mV 85C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt5|qint'
 22. Slow 1200mV 85C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt0|qint'
 23. Slow 1200mV 85C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt1|qint'
 24. Slow 1200mV 85C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt4|qint'
 25. Slow 1200mV 85C Model Hold: 'clock_divider:clk_div|divide_by_50_counter:cnt6|qint'
 26. Slow 1200mV 85C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt3|qint'
 27. Slow 1200mV 85C Model Hold: 'clk'
 28. Slow 1200mV 85C Model Metastability Summary
 29. Slow 1200mV 0C Model Fmax Summary
 30. Slow 1200mV 0C Model Setup Summary
 31. Slow 1200mV 0C Model Hold Summary
 32. Slow 1200mV 0C Model Recovery Summary
 33. Slow 1200mV 0C Model Removal Summary
 34. Slow 1200mV 0C Model Minimum Pulse Width Summary
 35. Slow 1200mV 0C Model Setup: 'clk'
 36. Slow 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt3|qint'
 37. Slow 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt2|qint'
 38. Slow 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt1|qint'
 39. Slow 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt4|qint'
 40. Slow 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt5|qint'
 41. Slow 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_50_counter:cnt6|qint'
 42. Slow 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt0|qint'
 43. Slow 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt0|qint'
 44. Slow 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt2|qint'
 45. Slow 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt5|qint'
 46. Slow 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt1|qint'
 47. Slow 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt3|qint'
 48. Slow 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt4|qint'
 49. Slow 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_50_counter:cnt6|qint'
 50. Slow 1200mV 0C Model Hold: 'clk'
 51. Slow 1200mV 0C Model Metastability Summary
 52. Fast 1200mV 0C Model Setup Summary
 53. Fast 1200mV 0C Model Hold Summary
 54. Fast 1200mV 0C Model Recovery Summary
 55. Fast 1200mV 0C Model Removal Summary
 56. Fast 1200mV 0C Model Minimum Pulse Width Summary
 57. Fast 1200mV 0C Model Setup: 'clk'
 58. Fast 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt2|qint'
 59. Fast 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt3|qint'
 60. Fast 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt4|qint'
 61. Fast 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt1|qint'
 62. Fast 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt5|qint'
 63. Fast 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_50_counter:cnt6|qint'
 64. Fast 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt0|qint'
 65. Fast 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt0|qint'
 66. Fast 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt1|qint'
 67. Fast 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt2|qint'
 68. Fast 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt3|qint'
 69. Fast 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt4|qint'
 70. Fast 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt5|qint'
 71. Fast 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_50_counter:cnt6|qint'
 72. Fast 1200mV 0C Model Hold: 'clk'
 73. Fast 1200mV 0C Model Metastability Summary
 74. Multicorner Timing Analysis Summary
 75. Board Trace Model Assignments
 76. Input Transition Times
 77. Signal Integrity Metrics (Slow 1200mv 0c Model)
 78. Signal Integrity Metrics (Slow 1200mv 85c Model)
 79. Signal Integrity Metrics (Fast 1200mv 0c Model)
 80. Setup Transfers
 81. Hold Transfers
 82. Report TCCS
 83. Report RSKM
 84. Unconstrained Paths Summary
 85. Clock Status Summary
 86. Unconstrained Input Ports
 87. Unconstrained Output Ports
 88. Unconstrained Input Ports
 89. Unconstrained Output Ports
 90. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; traffic_controller_sys_pkg                              ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------+
; Clock Name                                           ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                  ;
+------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------+
; clk                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                  ;
; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:clk_div|divide_by_10_counter:cnt0|qint } ;
; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:clk_div|divide_by_10_counter:cnt1|qint } ;
; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:clk_div|divide_by_10_counter:cnt2|qint } ;
; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:clk_div|divide_by_10_counter:cnt3|qint } ;
; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:clk_div|divide_by_10_counter:cnt4|qint } ;
; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:clk_div|divide_by_10_counter:cnt5|qint } ;
; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:clk_div|divide_by_50_counter:cnt6|qint } ;
+------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                  ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 315.46 MHz ; 250.0 MHz       ; clk                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
; 435.35 MHz ; 435.35 MHz      ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ;                                                               ;
; 439.56 MHz ; 437.64 MHz      ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; limit due to minimum period restriction (tmin)                ;
; 442.48 MHz ; 437.64 MHz      ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; limit due to minimum period restriction (tmin)                ;
; 445.63 MHz ; 437.64 MHz      ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; limit due to minimum period restriction (tmin)                ;
; 447.23 MHz ; 437.64 MHz      ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; limit due to minimum period restriction (tmin)                ;
; 467.95 MHz ; 437.64 MHz      ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; limit due to minimum period restriction (tmin)                ;
; 931.1 MHz  ; 437.64 MHz      ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk                                                  ; -2.170 ; -6.611        ;
; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; -1.297 ; -1.698        ;
; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; -1.275 ; -1.682        ;
; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; -1.260 ; -1.635        ;
; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; -1.244 ; -1.615        ;
; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; -1.236 ; -1.638        ;
; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; -1.137 ; -1.509        ;
; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; -0.074 ; -0.148        ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.401 ; 0.000         ;
; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.401 ; 0.000         ;
; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.402 ; 0.000         ;
; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.402 ; 0.000         ;
; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.402 ; 0.000         ;
; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.402 ; 0.000         ;
; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.403 ; 0.000         ;
; clk                                                  ; 0.434 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk                                                  ; -3.000 ; -10.710       ;
; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; -1.285 ; -12.850       ;
; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; -1.285 ; -5.140        ;
; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; -1.285 ; -5.140        ;
; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; -1.285 ; -5.140        ;
; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; -1.285 ; -5.140        ;
; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; -1.285 ; -5.140        ;
; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; -1.285 ; -5.140        ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -2.170 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 3.087      ;
; -1.888 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 2.805      ;
; -1.536 ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clk         ; 0.500        ; 2.974      ; 5.230      ;
; -1.043 ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clk         ; 1.000        ; 2.974      ; 5.237      ;
; -0.945 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.862      ;
; -0.874 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.791      ;
; -0.874 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.791      ;
; -0.874 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.791      ;
; -0.874 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.791      ;
; -0.874 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.791      ;
; -0.863 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.780      ;
; -0.824 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.741      ;
; -0.813 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.730      ;
; -0.794 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.711      ;
; -0.731 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.648      ;
; -0.726 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.643      ;
; -0.696 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.613      ;
; -0.692 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.609      ;
; -0.596 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.513      ;
; -0.596 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.513      ;
; -0.596 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.513      ;
; -0.596 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.513      ;
; -0.596 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.513      ;
; -0.220 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.137      ;
; -0.213 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.130      ;
; -0.191 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 1.000        ; -0.081     ; 1.108      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt3|qint'                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.297 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.080     ; 2.215      ;
; -1.196 ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.500        ; 2.915      ; 4.841      ;
; -0.749 ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; 2.915      ; 4.894      ;
; -0.235 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.080     ; 1.153      ;
; -0.166 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.080     ; 1.084      ;
; -0.018 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.080     ; 0.936      ;
; 0.099  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.080     ; 0.819      ;
; 0.099  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.080     ; 0.819      ;
; 0.153  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.080     ; 0.765      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt2|qint'                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.275 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.082     ; 2.191      ;
; -1.146 ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.500        ; 2.892      ; 4.768      ;
; -0.699 ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; 2.892      ; 4.821      ;
; -0.239 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.082     ; 1.155      ;
; -0.168 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.082     ; 1.084      ;
; 0.097  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.082     ; 0.819      ;
; 0.098  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.082     ; 0.818      ;
; 0.128  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.082     ; 0.788      ;
; 0.151  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.082     ; 0.765      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt1|qint'                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.260 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.081     ; 2.177      ;
; -1.110 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.500        ; 2.925      ; 4.765      ;
; -0.631 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; 2.925      ; 4.786      ;
; -0.217 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.081     ; 1.134      ;
; -0.158 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.081     ; 1.075      ;
; 0.097  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.081     ; 0.820      ;
; 0.107  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.081     ; 0.810      ;
; 0.129  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.081     ; 0.788      ;
; 0.152  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.081     ; 0.765      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt4|qint'                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.244 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.081     ; 2.161      ;
; -1.140 ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.500        ; 2.868      ; 4.738      ;
; -0.631 ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; 2.868      ; 4.729      ;
; -0.219 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.081     ; 1.136      ;
; -0.152 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.081     ; 1.069      ;
; 0.096  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.081     ; 0.821      ;
; 0.109  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.081     ; 0.808      ;
; 0.117  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.081     ; 0.800      ;
; 0.152  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.081     ; 0.765      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt5|qint'                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.236 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.082     ; 2.152      ;
; -1.051 ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.500        ; 2.956      ; 4.737      ;
; -0.531 ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; 2.956      ; 4.717      ;
; -0.235 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.082     ; 1.151      ;
; -0.217 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.082     ; 1.133      ;
; -0.167 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.082     ; 1.083      ;
; -0.019 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.082     ; 0.935      ;
; 0.097  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.082     ; 0.819      ;
; 0.151  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.082     ; 0.765      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:clk_div|divide_by_50_counter:cnt6|qint'                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.137 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.081     ; 2.054      ;
; -1.040 ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.500        ; 2.711      ; 4.481      ;
; -0.521 ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; 2.711      ; 4.462      ;
; -0.219 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.081     ; 1.136      ;
; -0.153 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.081     ; 1.070      ;
; 0.096  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.081     ; 0.821      ;
; 0.110  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.081     ; 0.807      ;
; 0.117  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.081     ; 0.800      ;
; 0.152  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.081     ; 0.765      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt0|qint'                                                                                                                                                                       ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.074 ; traffi:traffic_ctrl|present_state.YELLOW_NS ; traffi:traffic_ctrl|present_state.GREEN_EW0 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.081     ; 0.991      ;
; -0.074 ; traffi:traffic_ctrl|present_state.GREEN_NS2 ; traffi:traffic_ctrl|present_state.GREEN_NS3 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.081     ; 0.991      ;
; 0.089  ; traffi:traffic_ctrl|present_state.GREEN_EW1 ; traffi:traffic_ctrl|present_state.GREEN_EW2 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.081     ; 0.828      ;
; 0.091  ; traffi:traffic_ctrl|present_state.GREEN_EW2 ; traffi:traffic_ctrl|present_state.YELLOW_EW ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.081     ; 0.826      ;
; 0.094  ; traffi:traffic_ctrl|present_state.GREEN_EW0 ; traffi:traffic_ctrl|present_state.GREEN_EW1 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.081     ; 0.823      ;
; 0.094  ; traffi:traffic_ctrl|present_state.YELLOW_EW ; traffi:traffic_ctrl|present_state.GREEN_NS0 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.081     ; 0.823      ;
; 0.104  ; traffi:traffic_ctrl|present_state.GREEN_NS4 ; traffi:traffic_ctrl|present_state.YELLOW_NS ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.081     ; 0.813      ;
; 0.106  ; traffi:traffic_ctrl|present_state.GREEN_NS0 ; traffi:traffic_ctrl|present_state.GREEN_NS1 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.081     ; 0.811      ;
; 0.119  ; traffi:traffic_ctrl|present_state.GREEN_NS1 ; traffi:traffic_ctrl|present_state.GREEN_NS2 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.081     ; 0.798      ;
; 0.128  ; traffi:traffic_ctrl|present_state.GREEN_NS3 ; traffi:traffic_ctrl|present_state.GREEN_NS4 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.081     ; 0.789      ;
; 0.183  ; traffi:traffic_ctrl|present_state.GREEN_EW2 ; traffi:traffic_ctrl|present_state.GREEN_EW2 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.081     ; 0.734      ;
; 0.183  ; traffi:traffic_ctrl|present_state.GREEN_NS4 ; traffi:traffic_ctrl|present_state.GREEN_NS4 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.081     ; 0.734      ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt2|qint'                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.401 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.082      ; 0.669      ;
; 0.406 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.082      ; 0.674      ;
; 0.427 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.082      ; 0.695      ;
; 0.433 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.082      ; 0.701      ;
; 0.434 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.082      ; 0.702      ;
; 0.644 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.082      ; 0.912      ;
; 0.701 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.082      ; 0.969      ;
; 1.029 ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 3.033      ; 4.500      ;
; 1.494 ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; -0.500       ; 3.033      ; 4.465      ;
; 1.637 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.082      ; 1.905      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt5|qint'                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.401 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.082      ; 0.669      ;
; 0.406 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.082      ; 0.674      ;
; 0.433 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.082      ; 0.701      ;
; 0.587 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.082      ; 0.855      ;
; 0.643 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.082      ; 0.911      ;
; 0.662 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.082      ; 0.930      ;
; 0.677 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.082      ; 0.945      ;
; 0.834 ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 3.099      ; 4.371      ;
; 1.346 ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; -0.500       ; 3.099      ; 4.383      ;
; 1.608 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.082      ; 1.876      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt0|qint'                                                                                                                                                                       ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.402 ; traffi:traffic_ctrl|present_state.GREEN_NS4 ; traffi:traffic_ctrl|present_state.GREEN_NS4 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; traffi:traffic_ctrl|present_state.GREEN_EW2 ; traffi:traffic_ctrl|present_state.GREEN_EW2 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.081      ; 0.669      ;
; 0.428 ; traffi:traffic_ctrl|present_state.GREEN_NS0 ; traffi:traffic_ctrl|present_state.GREEN_NS1 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; traffi:traffic_ctrl|present_state.GREEN_NS3 ; traffi:traffic_ctrl|present_state.GREEN_NS4 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.081      ; 0.696      ;
; 0.434 ; traffi:traffic_ctrl|present_state.GREEN_NS1 ; traffi:traffic_ctrl|present_state.GREEN_NS2 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.081      ; 0.701      ;
; 0.434 ; traffi:traffic_ctrl|present_state.YELLOW_EW ; traffi:traffic_ctrl|present_state.GREEN_NS0 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.081      ; 0.701      ;
; 0.449 ; traffi:traffic_ctrl|present_state.GREEN_EW0 ; traffi:traffic_ctrl|present_state.GREEN_EW1 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.081      ; 0.716      ;
; 0.451 ; traffi:traffic_ctrl|present_state.GREEN_NS4 ; traffi:traffic_ctrl|present_state.YELLOW_NS ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.081      ; 0.718      ;
; 0.454 ; traffi:traffic_ctrl|present_state.GREEN_EW1 ; traffi:traffic_ctrl|present_state.GREEN_EW2 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.081      ; 0.721      ;
; 0.459 ; traffi:traffic_ctrl|present_state.GREEN_EW2 ; traffi:traffic_ctrl|present_state.YELLOW_EW ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.081      ; 0.726      ;
; 0.621 ; traffi:traffic_ctrl|present_state.YELLOW_NS ; traffi:traffic_ctrl|present_state.GREEN_EW0 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.081      ; 0.888      ;
; 0.621 ; traffi:traffic_ctrl|present_state.GREEN_NS2 ; traffi:traffic_ctrl|present_state.GREEN_NS3 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.081      ; 0.888      ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt1|qint'                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.402 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.081      ; 0.674      ;
; 0.428 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.081      ; 0.695      ;
; 0.434 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.081      ; 0.701      ;
; 0.647 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.081      ; 0.914      ;
; 0.682 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.081      ; 0.949      ;
; 0.952 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 3.067      ; 4.457      ;
; 1.459 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; -0.500       ; 3.067      ; 4.464      ;
; 1.614 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.081      ; 1.881      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt4|qint'                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.402 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.081      ; 0.674      ;
; 0.427 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.081      ; 0.694      ;
; 0.435 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.081      ; 0.702      ;
; 0.436 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.081      ; 0.703      ;
; 0.636 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.081      ; 0.903      ;
; 0.683 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.081      ; 0.950      ;
; 0.905 ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 3.008      ; 4.351      ;
; 1.438 ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; -0.500       ; 3.008      ; 4.384      ;
; 1.594 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.081      ; 1.861      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:clk_div|divide_by_50_counter:cnt6|qint'                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.402 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.081      ; 0.674      ;
; 0.426 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.081      ; 0.693      ;
; 0.435 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.081      ; 0.702      ;
; 0.436 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.081      ; 0.703      ;
; 0.636 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.081      ; 0.903      ;
; 0.683 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.081      ; 0.950      ;
; 0.820 ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 2.844      ; 4.102      ;
; 1.355 ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; -0.500       ; 2.844      ; 4.137      ;
; 1.497 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.081      ; 1.764      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt3|qint'                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.403 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.080      ; 0.674      ;
; 0.436 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.080      ; 0.702      ;
; 0.590 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.080      ; 0.856      ;
; 0.645 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.080      ; 0.911      ;
; 0.702 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.080      ; 0.968      ;
; 1.063 ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 3.056      ; 4.557      ;
; 1.543 ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; -0.500       ; 3.056      ; 4.537      ;
; 1.649 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.080      ; 1.915      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.434 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 0.701      ;
; 0.634 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 0.901      ;
; 0.640 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 0.907      ;
; 0.653 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 0.920      ;
; 0.655 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 0.922      ;
; 0.952 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.219      ;
; 0.963 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.230      ;
; 0.967 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.234      ;
; 0.968 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.235      ;
; 0.970 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.237      ;
; 0.972 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.239      ;
; 1.073 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.340      ;
; 1.078 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.345      ;
; 1.089 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.356      ;
; 1.094 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.361      ;
; 1.150 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.417      ;
; 1.150 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.417      ;
; 1.150 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.417      ;
; 1.150 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.417      ;
; 1.335 ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clk         ; 0.000        ; 3.087      ; 4.870      ;
; 1.360 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.627      ;
; 1.360 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.627      ;
; 1.360 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 1.627      ;
; 1.863 ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clk         ; -0.500       ; 3.087      ; 4.898      ;
; 2.198 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 2.465      ;
; 2.443 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clk                                                  ; clk         ; 0.000        ; 0.081      ; 2.710      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                    ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 342.35 MHz  ; 250.0 MHz       ; clk                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
; 471.7 MHz   ; 437.64 MHz      ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; limit due to minimum period restriction (tmin)                ;
; 475.74 MHz  ; 437.64 MHz      ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; limit due to minimum period restriction (tmin)                ;
; 478.24 MHz  ; 437.64 MHz      ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; limit due to minimum period restriction (tmin)                ;
; 484.03 MHz  ; 437.64 MHz      ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; limit due to minimum period restriction (tmin)                ;
; 484.26 MHz  ; 437.64 MHz      ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; limit due to minimum period restriction (tmin)                ;
; 505.82 MHz  ; 437.64 MHz      ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; limit due to minimum period restriction (tmin)                ;
; 1021.45 MHz ; 437.64 MHz      ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk                                                  ; -1.921 ; -5.477        ;
; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; -1.120 ; -1.272        ;
; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; -1.102 ; -1.260        ;
; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; -1.091 ; -1.224        ;
; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; -1.066 ; -1.196        ;
; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; -1.065 ; -1.221        ;
; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; -0.977 ; -1.107        ;
; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.021  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.353 ; 0.000         ;
; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.353 ; 0.000         ;
; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.353 ; 0.000         ;
; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.354 ; 0.000         ;
; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.354 ; 0.000         ;
; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.354 ; 0.000         ;
; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.354 ; 0.000         ;
; clk                                                  ; 0.393 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk                                                  ; -3.000 ; -10.710       ;
; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; -1.285 ; -12.850       ;
; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; -1.285 ; -5.140        ;
; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; -1.285 ; -5.140        ;
; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; -1.285 ; -5.140        ;
; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; -1.285 ; -5.140        ;
; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; -1.285 ; -5.140        ;
; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; -1.285 ; -5.140        ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.921 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clk                                                  ; clk         ; 1.000        ; -0.072     ; 2.848      ;
; -1.672 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clk                                                  ; clk         ; 1.000        ; -0.072     ; 2.599      ;
; -1.374 ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clk         ; 0.500        ; 2.703      ; 4.779      ;
; -0.977 ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clk         ; 1.000        ; 2.703      ; 4.882      ;
; -0.740 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 1.000        ; -0.072     ; 1.667      ;
; -0.704 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 1.000        ; -0.072     ; 1.631      ;
; -0.704 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 1.000        ; -0.072     ; 1.631      ;
; -0.704 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 1.000        ; -0.072     ; 1.631      ;
; -0.704 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 1.000        ; -0.072     ; 1.631      ;
; -0.704 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 1.000        ; -0.072     ; 1.631      ;
; -0.670 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 1.000        ; -0.072     ; 1.597      ;
; -0.643 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 1.000        ; -0.072     ; 1.570      ;
; -0.624 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 1.000        ; -0.072     ; 1.551      ;
; -0.595 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 1.000        ; -0.072     ; 1.522      ;
; -0.554 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 1.000        ; -0.072     ; 1.481      ;
; -0.549 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 1.000        ; -0.072     ; 1.476      ;
; -0.532 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 1.000        ; -0.072     ; 1.459      ;
; -0.527 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 1.000        ; -0.072     ; 1.454      ;
; -0.458 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 1.000        ; -0.072     ; 1.385      ;
; -0.458 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 1.000        ; -0.072     ; 1.385      ;
; -0.458 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 1.000        ; -0.072     ; 1.385      ;
; -0.458 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 1.000        ; -0.072     ; 1.385      ;
; -0.458 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 1.000        ; -0.072     ; 1.385      ;
; -0.093 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 1.000        ; -0.072     ; 1.020      ;
; -0.088 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 1.000        ; -0.072     ; 1.015      ;
; -0.075 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 1.000        ; -0.072     ; 1.002      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt3|qint'                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.120 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.072     ; 2.047      ;
; -1.062 ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.500        ; 2.624      ; 4.398      ;
; -0.726 ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; 2.624      ; 4.562      ;
; -0.107 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.072     ; 1.034      ;
; -0.045 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.072     ; 0.972      ;
; 0.092  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.072     ; 0.835      ;
; 0.184  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.072     ; 0.743      ;
; 0.184  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.072     ; 0.743      ;
; 0.244  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.072     ; 0.683      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt2|qint'                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.102 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.073     ; 2.028      ;
; -1.000 ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.500        ; 2.607      ; 4.319      ;
; -0.681 ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; 2.607      ; 4.500      ;
; -0.111 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.073     ; 1.037      ;
; -0.047 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.073     ; 0.973      ;
; 0.183  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.073     ; 0.743      ;
; 0.183  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.073     ; 0.743      ;
; 0.216  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.073     ; 0.710      ;
; 0.243  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.073     ; 0.683      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt1|qint'                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.091 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.072     ; 2.018      ;
; -0.982 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.500        ; 2.632      ; 4.326      ;
; -0.636 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; 2.632      ; 4.480      ;
; -0.096 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.072     ; 1.023      ;
; -0.037 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.072     ; 0.964      ;
; 0.183  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.072     ; 0.744      ;
; 0.192  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.072     ; 0.735      ;
; 0.218  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.072     ; 0.709      ;
; 0.244  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.072     ; 0.683      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt4|qint'                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.066 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.072     ; 1.993      ;
; -0.972 ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.500        ; 2.580      ; 4.264      ;
; -0.619 ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; 2.580      ; 4.411      ;
; -0.098 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.072     ; 1.025      ;
; -0.032 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.072     ; 0.959      ;
; 0.182  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.072     ; 0.745      ;
; 0.193  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.072     ; 0.734      ;
; 0.207  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.072     ; 0.720      ;
; 0.244  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.072     ; 0.683      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt5|qint'                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.065 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.073     ; 1.991      ;
; -0.896 ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.500        ; 2.662      ; 4.270      ;
; -0.520 ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; 2.662      ; 4.394      ;
; -0.110 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.073     ; 1.036      ;
; -0.092 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.073     ; 1.018      ;
; -0.046 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.073     ; 0.972      ;
; 0.092  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.073     ; 0.834      ;
; 0.183  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.073     ; 0.743      ;
; 0.243  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.073     ; 0.683      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_50_counter:cnt6|qint'                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.977 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.072     ; 1.904      ;
; -0.908 ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.500        ; 2.431      ; 4.051      ;
; -0.523 ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; 2.431      ; 4.166      ;
; -0.098 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.072     ; 1.025      ;
; -0.032 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.072     ; 0.959      ;
; 0.182  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.072     ; 0.745      ;
; 0.195  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.072     ; 0.732      ;
; 0.208  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.072     ; 0.719      ;
; 0.244  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.072     ; 0.683      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt0|qint'                                                                                                                                                                       ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.021 ; traffi:traffic_ctrl|present_state.GREEN_NS2 ; traffi:traffic_ctrl|present_state.GREEN_NS3 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.073     ; 0.905      ;
; 0.022 ; traffi:traffic_ctrl|present_state.YELLOW_NS ; traffi:traffic_ctrl|present_state.GREEN_EW0 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.073     ; 0.904      ;
; 0.177 ; traffi:traffic_ctrl|present_state.YELLOW_EW ; traffi:traffic_ctrl|present_state.GREEN_NS0 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.073     ; 0.749      ;
; 0.180 ; traffi:traffic_ctrl|present_state.GREEN_EW1 ; traffi:traffic_ctrl|present_state.GREEN_EW2 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.073     ; 0.746      ;
; 0.183 ; traffi:traffic_ctrl|present_state.GREEN_EW2 ; traffi:traffic_ctrl|present_state.YELLOW_EW ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.073     ; 0.743      ;
; 0.188 ; traffi:traffic_ctrl|present_state.GREEN_EW0 ; traffi:traffic_ctrl|present_state.GREEN_EW1 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.073     ; 0.738      ;
; 0.188 ; traffi:traffic_ctrl|present_state.GREEN_NS0 ; traffi:traffic_ctrl|present_state.GREEN_NS1 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.073     ; 0.738      ;
; 0.194 ; traffi:traffic_ctrl|present_state.GREEN_NS4 ; traffi:traffic_ctrl|present_state.YELLOW_NS ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.073     ; 0.732      ;
; 0.208 ; traffi:traffic_ctrl|present_state.GREEN_NS1 ; traffi:traffic_ctrl|present_state.GREEN_NS2 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.073     ; 0.718      ;
; 0.216 ; traffi:traffic_ctrl|present_state.GREEN_NS3 ; traffi:traffic_ctrl|present_state.GREEN_NS4 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.073     ; 0.710      ;
; 0.267 ; traffi:traffic_ctrl|present_state.GREEN_EW2 ; traffi:traffic_ctrl|present_state.GREEN_EW2 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.073     ; 0.659      ;
; 0.267 ; traffi:traffic_ctrl|present_state.GREEN_NS4 ; traffi:traffic_ctrl|present_state.GREEN_NS4 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.073     ; 0.659      ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt0|qint'                                                                                                                                                                        ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.353 ; traffi:traffic_ctrl|present_state.GREEN_NS4 ; traffi:traffic_ctrl|present_state.GREEN_NS4 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; traffi:traffic_ctrl|present_state.GREEN_EW2 ; traffi:traffic_ctrl|present_state.GREEN_EW2 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.073      ; 0.597      ;
; 0.388 ; traffi:traffic_ctrl|present_state.GREEN_NS0 ; traffi:traffic_ctrl|present_state.GREEN_NS1 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.073      ; 0.632      ;
; 0.394 ; traffi:traffic_ctrl|present_state.YELLOW_EW ; traffi:traffic_ctrl|present_state.GREEN_NS0 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; traffi:traffic_ctrl|present_state.GREEN_NS3 ; traffi:traffic_ctrl|present_state.GREEN_NS4 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.073      ; 0.639      ;
; 0.400 ; traffi:traffic_ctrl|present_state.GREEN_NS1 ; traffi:traffic_ctrl|present_state.GREEN_NS2 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.073      ; 0.644      ;
; 0.412 ; traffi:traffic_ctrl|present_state.GREEN_EW0 ; traffi:traffic_ctrl|present_state.GREEN_EW1 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.073      ; 0.656      ;
; 0.416 ; traffi:traffic_ctrl|present_state.GREEN_NS4 ; traffi:traffic_ctrl|present_state.YELLOW_NS ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.073      ; 0.660      ;
; 0.419 ; traffi:traffic_ctrl|present_state.GREEN_EW1 ; traffi:traffic_ctrl|present_state.GREEN_EW2 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.073      ; 0.663      ;
; 0.422 ; traffi:traffic_ctrl|present_state.GREEN_EW2 ; traffi:traffic_ctrl|present_state.YELLOW_EW ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.073      ; 0.666      ;
; 0.567 ; traffi:traffic_ctrl|present_state.YELLOW_NS ; traffi:traffic_ctrl|present_state.GREEN_EW0 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.073      ; 0.811      ;
; 0.567 ; traffi:traffic_ctrl|present_state.GREEN_NS2 ; traffi:traffic_ctrl|present_state.GREEN_NS3 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.073      ; 0.811      ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt2|qint'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.353 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.073      ; 0.608      ;
; 0.392 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.073      ; 0.636      ;
; 0.393 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.073      ; 0.637      ;
; 0.395 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.073      ; 0.639      ;
; 0.589 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.073      ; 0.833      ;
; 0.640 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.073      ; 0.884      ;
; 0.997 ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 2.734      ; 4.135      ;
; 1.355 ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; -0.500       ; 2.734      ; 3.993      ;
; 1.462 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.073      ; 1.706      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt5|qint'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.353 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.073      ; 0.608      ;
; 0.391 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.073      ; 0.635      ;
; 0.543 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.073      ; 0.787      ;
; 0.589 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.073      ; 0.833      ;
; 0.609 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.073      ; 0.853      ;
; 0.618 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.073      ; 0.862      ;
; 0.823 ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 2.791      ; 4.018      ;
; 1.237 ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; -0.500       ; 2.791      ; 3.932      ;
; 1.439 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.073      ; 1.683      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt1|qint'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.354 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.072      ; 0.608      ;
; 0.387 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.072      ; 0.630      ;
; 0.393 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.072      ; 0.636      ;
; 0.396 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.072      ; 0.639      ;
; 0.592 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.072      ; 0.835      ;
; 0.621 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.072      ; 0.864      ;
; 0.941 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 2.759      ; 4.104      ;
; 1.325 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; -0.500       ; 2.759      ; 3.988      ;
; 1.442 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.072      ; 1.685      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt3|qint'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.354 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.072      ; 0.608      ;
; 0.394 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.072      ; 0.637      ;
; 0.394 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.072      ; 0.637      ;
; 0.545 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.072      ; 0.788      ;
; 0.590 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.072      ; 0.833      ;
; 0.639 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.072      ; 0.882      ;
; 1.023 ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 2.751      ; 4.178      ;
; 1.397 ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; -0.500       ; 2.751      ; 4.052      ;
; 1.466 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.072      ; 1.709      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt4|qint'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.354 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.072      ; 0.608      ;
; 0.387 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.072      ; 0.630      ;
; 0.394 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.072      ; 0.637      ;
; 0.403 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.072      ; 0.646      ;
; 0.581 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.072      ; 0.824      ;
; 0.622 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.072      ; 0.865      ;
; 0.900 ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 2.705      ; 4.009      ;
; 1.308 ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; -0.500       ; 2.705      ; 3.917      ;
; 1.424 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.072      ; 1.667      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_50_counter:cnt6|qint'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.354 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.072      ; 0.608      ;
; 0.386 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.072      ; 0.629      ;
; 0.394 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.072      ; 0.637      ;
; 0.403 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.072      ; 0.646      ;
; 0.582 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.072      ; 0.825      ;
; 0.622 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.072      ; 0.865      ;
; 0.818 ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 2.550      ; 3.772      ;
; 1.257 ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; -0.500       ; 2.550      ; 3.711      ;
; 1.337 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.072      ; 1.580      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.393 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 0.000        ; 0.072      ; 0.636      ;
; 0.580 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 0.000        ; 0.072      ; 0.823      ;
; 0.586 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 0.000        ; 0.072      ; 0.829      ;
; 0.598 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 0.000        ; 0.072      ; 0.841      ;
; 0.600 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 0.000        ; 0.072      ; 0.843      ;
; 0.866 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 0.000        ; 0.072      ; 1.109      ;
; 0.869 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 0.000        ; 0.072      ; 1.112      ;
; 0.874 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 0.000        ; 0.072      ; 1.117      ;
; 0.880 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 0.000        ; 0.072      ; 1.123      ;
; 0.885 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 0.000        ; 0.072      ; 1.128      ;
; 0.965 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 0.000        ; 0.072      ; 1.208      ;
; 0.976 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 0.000        ; 0.072      ; 1.219      ;
; 0.979 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 0.000        ; 0.072      ; 1.222      ;
; 0.990 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 0.000        ; 0.072      ; 1.233      ;
; 1.063 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 0.000        ; 0.072      ; 1.306      ;
; 1.063 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 0.000        ; 0.072      ; 1.306      ;
; 1.063 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 0.000        ; 0.072      ; 1.306      ;
; 1.063 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 0.000        ; 0.072      ; 1.306      ;
; 1.245 ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clk         ; 0.000        ; 2.803      ; 4.462      ;
; 1.252 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 0.000        ; 0.072      ; 1.495      ;
; 1.252 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 0.000        ; 0.072      ; 1.495      ;
; 1.252 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 0.000        ; 0.072      ; 1.495      ;
; 1.678 ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clk         ; -0.500       ; 2.803      ; 4.395      ;
; 1.971 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clk                                                  ; clk         ; 0.000        ; 0.072      ; 2.214      ;
; 2.198 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clk                                                  ; clk         ; 0.000        ; 0.072      ; 2.441      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk                                                  ; -0.618 ; -0.618        ;
; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; -0.437 ; -0.437        ;
; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; -0.432 ; -0.432        ;
; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; -0.405 ; -0.405        ;
; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; -0.390 ; -0.390        ;
; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; -0.383 ; -0.383        ;
; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; -0.352 ; -0.352        ;
; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.494  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.181 ; 0.000         ;
; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.181 ; 0.000         ;
; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.181 ; 0.000         ;
; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.181 ; 0.000         ;
; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.181 ; 0.000         ;
; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.181 ; 0.000         ;
; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.181 ; 0.000         ;
; clk                                                  ; 0.195 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk                                                  ; -3.000 ; -9.372        ;
; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; -1.000 ; -10.000       ;
; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; -1.000 ; -4.000        ;
; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; -1.000 ; -4.000        ;
; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; -1.000 ; -4.000        ;
; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; -1.000 ; -4.000        ;
; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; -1.000 ; -4.000        ;
; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; -1.000 ; -4.000        ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -0.618 ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clk         ; 0.500        ; 1.595      ; 2.795      ;
; -0.616 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clk                                                  ; clk         ; 1.000        ; -0.042     ; 1.561      ;
; -0.477 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clk                                                  ; clk         ; 1.000        ; -0.042     ; 1.422      ;
; 0.057  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 1.000        ; -0.042     ; 0.888      ;
; 0.085  ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clk         ; 1.000        ; 1.595      ; 2.592      ;
; 0.101  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 1.000        ; -0.042     ; 0.844      ;
; 0.107  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 1.000        ; -0.042     ; 0.838      ;
; 0.113  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 1.000        ; -0.042     ; 0.832      ;
; 0.113  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 1.000        ; -0.042     ; 0.832      ;
; 0.113  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 1.000        ; -0.042     ; 0.832      ;
; 0.113  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 1.000        ; -0.042     ; 0.832      ;
; 0.121  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 1.000        ; -0.042     ; 0.824      ;
; 0.125  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 1.000        ; -0.042     ; 0.820      ;
; 0.131  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 1.000        ; -0.042     ; 0.814      ;
; 0.168  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 1.000        ; -0.042     ; 0.777      ;
; 0.169  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 1.000        ; -0.042     ; 0.776      ;
; 0.199  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 1.000        ; -0.042     ; 0.746      ;
; 0.199  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 1.000        ; -0.042     ; 0.746      ;
; 0.252  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 1.000        ; -0.042     ; 0.693      ;
; 0.252  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 1.000        ; -0.042     ; 0.693      ;
; 0.252  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 1.000        ; -0.042     ; 0.693      ;
; 0.252  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 1.000        ; -0.042     ; 0.693      ;
; 0.252  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 1.000        ; -0.042     ; 0.693      ;
; 0.404  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 1.000        ; -0.042     ; 0.541      ;
; 0.404  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 1.000        ; -0.042     ; 0.541      ;
; 0.417  ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 1.000        ; -0.042     ; 0.528      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt2|qint'                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.437 ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.500        ; 1.510      ; 2.539      ;
; -0.147 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.042     ; 1.092      ;
; 0.259  ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; 1.510      ; 2.343      ;
; 0.394  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.042     ; 0.551      ;
; 0.426  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.042     ; 0.519      ;
; 0.565  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.042     ; 0.380      ;
; 0.565  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.042     ; 0.380      ;
; 0.572  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.042     ; 0.373      ;
; 0.586  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1.000        ; -0.042     ; 0.359      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt3|qint'                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.432 ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.500        ; 1.524      ; 2.548      ;
; -0.130 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.042     ; 1.075      ;
; 0.271  ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; 1.524      ; 2.345      ;
; 0.396  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.042     ; 0.549      ;
; 0.428  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.042     ; 0.517      ;
; 0.494  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.042     ; 0.451      ;
; 0.565  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.042     ; 0.380      ;
; 0.566  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.042     ; 0.379      ;
; 0.586  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1.000        ; -0.042     ; 0.359      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt4|qint'                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.405 ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.500        ; 1.499      ; 2.496      ;
; -0.109 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.042     ; 1.054      ;
; 0.317  ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; 1.499      ; 2.274      ;
; 0.401  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.042     ; 0.544      ;
; 0.434  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.042     ; 0.511      ;
; 0.564  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.042     ; 0.381      ;
; 0.567  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.042     ; 0.378      ;
; 0.567  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.042     ; 0.378      ;
; 0.586  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1.000        ; -0.042     ; 0.359      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt1|qint'                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.390 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.500        ; 1.530      ; 2.512      ;
; -0.113 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.042     ; 1.058      ;
; 0.313  ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; 1.530      ; 2.309      ;
; 0.401  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.042     ; 0.544      ;
; 0.429  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.042     ; 0.516      ;
; 0.563  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.042     ; 0.382      ;
; 0.566  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.042     ; 0.379      ;
; 0.573  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.042     ; 0.372      ;
; 0.586  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1.000        ; -0.042     ; 0.359      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt5|qint'                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.383 ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.500        ; 1.548      ; 2.523      ;
; -0.130 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.042     ; 1.075      ;
; 0.328  ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; 1.548      ; 2.312      ;
; 0.395  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.042     ; 0.550      ;
; 0.407  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.042     ; 0.538      ;
; 0.427  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.042     ; 0.518      ;
; 0.495  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.042     ; 0.450      ;
; 0.564  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.042     ; 0.381      ;
; 0.586  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1.000        ; -0.042     ; 0.359      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_50_counter:cnt6|qint'                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.352 ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.500        ; 1.434      ; 2.378      ;
; -0.054 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.042     ; 0.999      ;
; 0.355  ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; 1.434      ; 2.171      ;
; 0.401  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.042     ; 0.544      ;
; 0.433  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.042     ; 0.512      ;
; 0.564  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.042     ; 0.381      ;
; 0.567  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.042     ; 0.378      ;
; 0.568  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.042     ; 0.377      ;
; 0.586  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1.000        ; -0.042     ; 0.359      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:clk_div|divide_by_10_counter:cnt0|qint'                                                                                                                                                                       ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.494 ; traffi:traffic_ctrl|present_state.GREEN_NS2 ; traffi:traffic_ctrl|present_state.GREEN_NS3 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.042     ; 0.451      ;
; 0.495 ; traffi:traffic_ctrl|present_state.YELLOW_NS ; traffi:traffic_ctrl|present_state.GREEN_EW0 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.042     ; 0.450      ;
; 0.549 ; traffi:traffic_ctrl|present_state.GREEN_EW1 ; traffi:traffic_ctrl|present_state.GREEN_EW2 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.042     ; 0.396      ;
; 0.551 ; traffi:traffic_ctrl|present_state.GREEN_EW2 ; traffi:traffic_ctrl|present_state.YELLOW_EW ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.042     ; 0.394      ;
; 0.554 ; traffi:traffic_ctrl|present_state.GREEN_EW0 ; traffi:traffic_ctrl|present_state.GREEN_EW1 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.042     ; 0.391      ;
; 0.560 ; traffi:traffic_ctrl|present_state.GREEN_NS4 ; traffi:traffic_ctrl|present_state.YELLOW_NS ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.042     ; 0.385      ;
; 0.563 ; traffi:traffic_ctrl|present_state.YELLOW_EW ; traffi:traffic_ctrl|present_state.GREEN_NS0 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.042     ; 0.382      ;
; 0.567 ; traffi:traffic_ctrl|present_state.GREEN_NS0 ; traffi:traffic_ctrl|present_state.GREEN_NS1 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.042     ; 0.378      ;
; 0.568 ; traffi:traffic_ctrl|present_state.GREEN_NS1 ; traffi:traffic_ctrl|present_state.GREEN_NS2 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.042     ; 0.377      ;
; 0.573 ; traffi:traffic_ctrl|present_state.GREEN_NS3 ; traffi:traffic_ctrl|present_state.GREEN_NS4 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.042     ; 0.372      ;
; 0.595 ; traffi:traffic_ctrl|present_state.GREEN_EW2 ; traffi:traffic_ctrl|present_state.GREEN_EW2 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.042     ; 0.350      ;
; 0.595 ; traffi:traffic_ctrl|present_state.GREEN_NS4 ; traffi:traffic_ctrl|present_state.GREEN_NS4 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 1.000        ; -0.042     ; 0.350      ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt0|qint'                                                                                                                                                                        ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.181 ; traffi:traffic_ctrl|present_state.GREEN_NS4 ; traffi:traffic_ctrl|present_state.GREEN_NS4 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; traffi:traffic_ctrl|present_state.GREEN_EW2 ; traffi:traffic_ctrl|present_state.GREEN_EW2 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; traffi:traffic_ctrl|present_state.GREEN_NS3 ; traffi:traffic_ctrl|present_state.GREEN_NS4 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.042      ; 0.314      ;
; 0.191 ; traffi:traffic_ctrl|present_state.GREEN_NS1 ; traffi:traffic_ctrl|present_state.GREEN_NS2 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.042      ; 0.317      ;
; 0.198 ; traffi:traffic_ctrl|present_state.GREEN_EW0 ; traffi:traffic_ctrl|present_state.GREEN_EW1 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.042      ; 0.324      ;
; 0.198 ; traffi:traffic_ctrl|present_state.GREEN_NS0 ; traffi:traffic_ctrl|present_state.GREEN_NS1 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.042      ; 0.324      ;
; 0.200 ; traffi:traffic_ctrl|present_state.GREEN_NS4 ; traffi:traffic_ctrl|present_state.YELLOW_NS ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; traffi:traffic_ctrl|present_state.YELLOW_EW ; traffi:traffic_ctrl|present_state.GREEN_NS0 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.042      ; 0.327      ;
; 0.204 ; traffi:traffic_ctrl|present_state.GREEN_EW1 ; traffi:traffic_ctrl|present_state.GREEN_EW2 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.042      ; 0.330      ;
; 0.205 ; traffi:traffic_ctrl|present_state.GREEN_EW2 ; traffi:traffic_ctrl|present_state.YELLOW_EW ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.042      ; 0.331      ;
; 0.272 ; traffi:traffic_ctrl|present_state.YELLOW_NS ; traffi:traffic_ctrl|present_state.GREEN_EW0 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.042      ; 0.398      ;
; 0.273 ; traffi:traffic_ctrl|present_state.GREEN_NS2 ; traffi:traffic_ctrl|present_state.GREEN_NS3 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 0.000        ; 0.042      ; 0.399      ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt1|qint'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.181 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.042      ; 0.307      ;
; 0.187 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.042      ; 0.314      ;
; 0.193 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.042      ; 0.319      ;
; 0.201 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.042      ; 0.327      ;
; 0.294 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 1.604      ; 2.107      ;
; 0.294 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.042      ; 0.420      ;
; 0.310 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.042      ; 0.436      ;
; 0.740 ; clock_divider:clk_div|divide_by_10_counter:cnt0|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 0.000        ; 0.042      ; 0.866      ;
; 0.970 ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; -0.500       ; 1.604      ; 2.283      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt2|qint'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.181 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.042      ; 0.314      ;
; 0.200 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.042      ; 0.326      ;
; 0.294 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.042      ; 0.420      ;
; 0.324 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.042      ; 0.450      ;
; 0.344 ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 1.583      ; 2.136      ;
; 0.770 ; clock_divider:clk_div|divide_by_10_counter:cnt1|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 0.000        ; 0.042      ; 0.896      ;
; 1.013 ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; -0.500       ; 1.583      ; 2.305      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt3|qint'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.181 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.042      ; 0.314      ;
; 0.200 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.042      ; 0.326      ;
; 0.255 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.042      ; 0.381      ;
; 0.294 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.042      ; 0.420      ;
; 0.322 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.042      ; 0.448      ;
; 0.330 ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 1.599      ; 2.138      ;
; 0.754 ; clock_divider:clk_div|divide_by_10_counter:cnt2|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 0.000        ; 0.042      ; 0.880      ;
; 1.006 ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; -0.500       ; 1.599      ; 2.314      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt4|qint'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.181 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.042      ; 0.314      ;
; 0.191 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.042      ; 0.318      ;
; 0.200 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.042      ; 0.326      ;
; 0.288 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.042      ; 0.414      ;
; 0.293 ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 1.572      ; 2.074      ;
; 0.310 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.042      ; 0.436      ;
; 0.741 ; clock_divider:clk_div|divide_by_10_counter:cnt3|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 0.000        ; 0.042      ; 0.867      ;
; 0.972 ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; -0.500       ; 1.572      ; 2.253      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_10_counter:cnt5|qint'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.181 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.042      ; 0.314      ;
; 0.200 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.042      ; 0.326      ;
; 0.254 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.042      ; 0.380      ;
; 0.274 ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 1.623      ; 2.106      ;
; 0.294 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.042      ; 0.420      ;
; 0.301 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.042      ; 0.427      ;
; 0.308 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.042      ; 0.434      ;
; 0.756 ; clock_divider:clk_div|divide_by_10_counter:cnt4|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 0.000        ; 0.042      ; 0.882      ;
; 0.937 ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; -0.500       ; 1.623      ; 2.269      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:clk_div|divide_by_50_counter:cnt6|qint'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.181 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.042      ; 0.314      ;
; 0.191 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.042      ; 0.318      ;
; 0.200 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.042      ; 0.326      ;
; 0.265 ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 1.505      ; 1.979      ;
; 0.289 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.042      ; 0.415      ;
; 0.310 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.042      ; 0.436      ;
; 0.692 ; clock_divider:clk_div|divide_by_10_counter:cnt5|count[2] ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 0.000        ; 0.042      ; 0.818      ;
; 0.930 ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint     ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; -0.500       ; 1.505      ; 2.144      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.195 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 0.000        ; 0.042      ; 0.321      ;
; 0.288 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 0.000        ; 0.042      ; 0.414      ;
; 0.290 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 0.000        ; 0.042      ; 0.416      ;
; 0.298 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 0.000        ; 0.042      ; 0.424      ;
; 0.437 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 0.000        ; 0.042      ; 0.563      ;
; 0.447 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 0.000        ; 0.042      ; 0.573      ;
; 0.448 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 0.000        ; 0.042      ; 0.574      ;
; 0.450 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 0.000        ; 0.042      ; 0.576      ;
; 0.451 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 0.000        ; 0.042      ; 0.577      ;
; 0.460 ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clk         ; 0.000        ; 1.657      ; 2.336      ;
; 0.500 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 0.000        ; 0.042      ; 0.626      ;
; 0.503 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 0.000        ; 0.042      ; 0.629      ;
; 0.509 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 0.000        ; 0.042      ; 0.635      ;
; 0.509 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 0.000        ; 0.042      ; 0.635      ;
; 0.509 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 0.000        ; 0.042      ; 0.635      ;
; 0.509 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 0.000        ; 0.042      ; 0.635      ;
; 0.513 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clk                                                  ; clk         ; 0.000        ; 0.042      ; 0.639      ;
; 0.516 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clk                                                  ; clk         ; 0.000        ; 0.042      ; 0.642      ;
; 0.612 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[0] ; clk                                                  ; clk         ; 0.000        ; 0.042      ; 0.738      ;
; 0.612 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[1] ; clk                                                  ; clk         ; 0.000        ; 0.042      ; 0.738      ;
; 0.612 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[2] ; clk                                                  ; clk         ; 0.000        ; 0.042      ; 0.738      ;
; 1.047 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[4] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clk                                                  ; clk         ; 0.000        ; 0.042      ; 1.173      ;
; 1.136 ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clk         ; -0.500       ; 1.657      ; 2.512      ;
; 1.150 ; clock_divider:clk_div|divide_by_50_counter:cnt6|count[3] ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint     ; clk                                                  ; clk         ; 0.000        ; 0.042      ; 1.276      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; -2.170  ; 0.181 ; N/A      ; N/A     ; -3.000              ;
;  clk                                                  ; -2.170  ; 0.195 ; N/A      ; N/A     ; -3.000              ;
;  clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; -0.074  ; 0.181 ; N/A      ; N/A     ; -1.285              ;
;  clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; -1.260  ; 0.181 ; N/A      ; N/A     ; -1.285              ;
;  clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; -1.275  ; 0.181 ; N/A      ; N/A     ; -1.285              ;
;  clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; -1.297  ; 0.181 ; N/A      ; N/A     ; -1.285              ;
;  clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; -1.244  ; 0.181 ; N/A      ; N/A     ; -1.285              ;
;  clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; -1.236  ; 0.181 ; N/A      ; N/A     ; -1.285              ;
;  clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; -1.137  ; 0.181 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                       ; -16.536 ; 0.0   ; 0.0      ; 0.0     ; -54.4               ;
;  clk                                                  ; -6.611  ; 0.000 ; N/A      ; N/A     ; -10.710             ;
;  clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; -0.148  ; 0.000 ; N/A      ; N/A     ; -12.850             ;
;  clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; -1.635  ; 0.000 ; N/A      ; N/A     ; -5.140              ;
;  clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; -1.682  ; 0.000 ; N/A      ; N/A     ; -5.140              ;
;  clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; -1.698  ; 0.000 ; N/A      ; N/A     ; -5.140              ;
;  clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; -1.615  ; 0.000 ; N/A      ; N/A     ; -5.140              ;
;  clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; -1.638  ; 0.000 ; N/A      ; N/A     ; -5.140              ;
;  clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; -1.509  ; 0.000 ; N/A      ; N/A     ; -5.140              ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ryg_ew[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ryg_ew[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ryg_ew[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ryg_ns[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ryg_ns[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ryg_ns[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; car_ns                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; car_ew                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ryg_ew[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ryg_ew[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ryg_ew[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ryg_ns[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ryg_ns[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ryg_ns[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ryg_ew[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ryg_ew[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ryg_ew[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ryg_ns[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ryg_ns[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ryg_ns[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ryg_ew[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ryg_ew[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ryg_ew[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ryg_ns[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ryg_ns[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ryg_ns[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk                                                  ; clk                                                  ; 27       ; 0        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clk                                                  ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 12       ; 0        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 9        ; 0        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 9        ; 0        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 9        ; 0        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 9        ; 0        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 9        ; 0        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 9        ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk                                                  ; clk                                                  ; 27       ; 0        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clk                                                  ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; 12       ; 0        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; 9        ; 0        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; 9        ; 0        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; 9        ; 0        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; 9        ; 0        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; 9        ; 0        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; 9        ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 44    ; 44   ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 21    ; 21   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                             ;
+------------------------------------------------------+------------------------------------------------------+------+-------------+
; Target                                               ; Clock                                                ; Type ; Status      ;
+------------------------------------------------------+------------------------------------------------------+------+-------------+
; clk                                                  ; clk                                                  ; Base ; Constrained ;
; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; clock_divider:clk_div|divide_by_10_counter:cnt0|qint ; Base ; Constrained ;
; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; clock_divider:clk_div|divide_by_10_counter:cnt1|qint ; Base ; Constrained ;
; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; clock_divider:clk_div|divide_by_10_counter:cnt2|qint ; Base ; Constrained ;
; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; clock_divider:clk_div|divide_by_10_counter:cnt3|qint ; Base ; Constrained ;
; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; clock_divider:clk_div|divide_by_10_counter:cnt4|qint ; Base ; Constrained ;
; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; clock_divider:clk_div|divide_by_10_counter:cnt5|qint ; Base ; Constrained ;
; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; clock_divider:clk_div|divide_by_50_counter:cnt6|qint ; Base ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; car_ew     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; car_ns     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ryg_ew[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ryg_ew[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ryg_ew[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ryg_ns[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ryg_ns[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ryg_ns[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; car_ew     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; car_ns     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ryg_ew[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ryg_ew[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ryg_ew[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ryg_ns[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ryg_ns[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ryg_ns[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Wed Dec 13 16:14:30 2017
Info: Command: quartus_sta lab10_task4 -c traffic_controller_sys_pkg
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'traffic_controller_sys_pkg.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name clock_divider:clk_div|divide_by_10_counter:cnt0|qint clock_divider:clk_div|divide_by_10_counter:cnt0|qint
    Info (332105): create_clock -period 1.000 -name clock_divider:clk_div|divide_by_10_counter:cnt1|qint clock_divider:clk_div|divide_by_10_counter:cnt1|qint
    Info (332105): create_clock -period 1.000 -name clock_divider:clk_div|divide_by_10_counter:cnt2|qint clock_divider:clk_div|divide_by_10_counter:cnt2|qint
    Info (332105): create_clock -period 1.000 -name clock_divider:clk_div|divide_by_10_counter:cnt3|qint clock_divider:clk_div|divide_by_10_counter:cnt3|qint
    Info (332105): create_clock -period 1.000 -name clock_divider:clk_div|divide_by_10_counter:cnt4|qint clock_divider:clk_div|divide_by_10_counter:cnt4|qint
    Info (332105): create_clock -period 1.000 -name clock_divider:clk_div|divide_by_10_counter:cnt5|qint clock_divider:clk_div|divide_by_10_counter:cnt5|qint
    Info (332105): create_clock -period 1.000 -name clock_divider:clk_div|divide_by_50_counter:cnt6|qint clock_divider:clk_div|divide_by_50_counter:cnt6|qint
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.170
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.170              -6.611 clk 
    Info (332119):    -1.297              -1.698 clock_divider:clk_div|divide_by_10_counter:cnt3|qint 
    Info (332119):    -1.275              -1.682 clock_divider:clk_div|divide_by_10_counter:cnt2|qint 
    Info (332119):    -1.260              -1.635 clock_divider:clk_div|divide_by_10_counter:cnt1|qint 
    Info (332119):    -1.244              -1.615 clock_divider:clk_div|divide_by_10_counter:cnt4|qint 
    Info (332119):    -1.236              -1.638 clock_divider:clk_div|divide_by_10_counter:cnt5|qint 
    Info (332119):    -1.137              -1.509 clock_divider:clk_div|divide_by_50_counter:cnt6|qint 
    Info (332119):    -0.074              -0.148 clock_divider:clk_div|divide_by_10_counter:cnt0|qint 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 clock_divider:clk_div|divide_by_10_counter:cnt2|qint 
    Info (332119):     0.401               0.000 clock_divider:clk_div|divide_by_10_counter:cnt5|qint 
    Info (332119):     0.402               0.000 clock_divider:clk_div|divide_by_10_counter:cnt0|qint 
    Info (332119):     0.402               0.000 clock_divider:clk_div|divide_by_10_counter:cnt1|qint 
    Info (332119):     0.402               0.000 clock_divider:clk_div|divide_by_10_counter:cnt4|qint 
    Info (332119):     0.402               0.000 clock_divider:clk_div|divide_by_50_counter:cnt6|qint 
    Info (332119):     0.403               0.000 clock_divider:clk_div|divide_by_10_counter:cnt3|qint 
    Info (332119):     0.434               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -10.710 clk 
    Info (332119):    -1.285             -12.850 clock_divider:clk_div|divide_by_10_counter:cnt0|qint 
    Info (332119):    -1.285              -5.140 clock_divider:clk_div|divide_by_10_counter:cnt1|qint 
    Info (332119):    -1.285              -5.140 clock_divider:clk_div|divide_by_10_counter:cnt2|qint 
    Info (332119):    -1.285              -5.140 clock_divider:clk_div|divide_by_10_counter:cnt3|qint 
    Info (332119):    -1.285              -5.140 clock_divider:clk_div|divide_by_10_counter:cnt4|qint 
    Info (332119):    -1.285              -5.140 clock_divider:clk_div|divide_by_10_counter:cnt5|qint 
    Info (332119):    -1.285              -5.140 clock_divider:clk_div|divide_by_50_counter:cnt6|qint 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.921
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.921              -5.477 clk 
    Info (332119):    -1.120              -1.272 clock_divider:clk_div|divide_by_10_counter:cnt3|qint 
    Info (332119):    -1.102              -1.260 clock_divider:clk_div|divide_by_10_counter:cnt2|qint 
    Info (332119):    -1.091              -1.224 clock_divider:clk_div|divide_by_10_counter:cnt1|qint 
    Info (332119):    -1.066              -1.196 clock_divider:clk_div|divide_by_10_counter:cnt4|qint 
    Info (332119):    -1.065              -1.221 clock_divider:clk_div|divide_by_10_counter:cnt5|qint 
    Info (332119):    -0.977              -1.107 clock_divider:clk_div|divide_by_50_counter:cnt6|qint 
    Info (332119):     0.021               0.000 clock_divider:clk_div|divide_by_10_counter:cnt0|qint 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 clock_divider:clk_div|divide_by_10_counter:cnt0|qint 
    Info (332119):     0.353               0.000 clock_divider:clk_div|divide_by_10_counter:cnt2|qint 
    Info (332119):     0.353               0.000 clock_divider:clk_div|divide_by_10_counter:cnt5|qint 
    Info (332119):     0.354               0.000 clock_divider:clk_div|divide_by_10_counter:cnt1|qint 
    Info (332119):     0.354               0.000 clock_divider:clk_div|divide_by_10_counter:cnt3|qint 
    Info (332119):     0.354               0.000 clock_divider:clk_div|divide_by_10_counter:cnt4|qint 
    Info (332119):     0.354               0.000 clock_divider:clk_div|divide_by_50_counter:cnt6|qint 
    Info (332119):     0.393               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -10.710 clk 
    Info (332119):    -1.285             -12.850 clock_divider:clk_div|divide_by_10_counter:cnt0|qint 
    Info (332119):    -1.285              -5.140 clock_divider:clk_div|divide_by_10_counter:cnt1|qint 
    Info (332119):    -1.285              -5.140 clock_divider:clk_div|divide_by_10_counter:cnt2|qint 
    Info (332119):    -1.285              -5.140 clock_divider:clk_div|divide_by_10_counter:cnt3|qint 
    Info (332119):    -1.285              -5.140 clock_divider:clk_div|divide_by_10_counter:cnt4|qint 
    Info (332119):    -1.285              -5.140 clock_divider:clk_div|divide_by_10_counter:cnt5|qint 
    Info (332119):    -1.285              -5.140 clock_divider:clk_div|divide_by_50_counter:cnt6|qint 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.618
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.618              -0.618 clk 
    Info (332119):    -0.437              -0.437 clock_divider:clk_div|divide_by_10_counter:cnt2|qint 
    Info (332119):    -0.432              -0.432 clock_divider:clk_div|divide_by_10_counter:cnt3|qint 
    Info (332119):    -0.405              -0.405 clock_divider:clk_div|divide_by_10_counter:cnt4|qint 
    Info (332119):    -0.390              -0.390 clock_divider:clk_div|divide_by_10_counter:cnt1|qint 
    Info (332119):    -0.383              -0.383 clock_divider:clk_div|divide_by_10_counter:cnt5|qint 
    Info (332119):    -0.352              -0.352 clock_divider:clk_div|divide_by_50_counter:cnt6|qint 
    Info (332119):     0.494               0.000 clock_divider:clk_div|divide_by_10_counter:cnt0|qint 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 clock_divider:clk_div|divide_by_10_counter:cnt0|qint 
    Info (332119):     0.181               0.000 clock_divider:clk_div|divide_by_10_counter:cnt1|qint 
    Info (332119):     0.181               0.000 clock_divider:clk_div|divide_by_10_counter:cnt2|qint 
    Info (332119):     0.181               0.000 clock_divider:clk_div|divide_by_10_counter:cnt3|qint 
    Info (332119):     0.181               0.000 clock_divider:clk_div|divide_by_10_counter:cnt4|qint 
    Info (332119):     0.181               0.000 clock_divider:clk_div|divide_by_10_counter:cnt5|qint 
    Info (332119):     0.181               0.000 clock_divider:clk_div|divide_by_50_counter:cnt6|qint 
    Info (332119):     0.195               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -9.372 clk 
    Info (332119):    -1.000             -10.000 clock_divider:clk_div|divide_by_10_counter:cnt0|qint 
    Info (332119):    -1.000              -4.000 clock_divider:clk_div|divide_by_10_counter:cnt1|qint 
    Info (332119):    -1.000              -4.000 clock_divider:clk_div|divide_by_10_counter:cnt2|qint 
    Info (332119):    -1.000              -4.000 clock_divider:clk_div|divide_by_10_counter:cnt3|qint 
    Info (332119):    -1.000              -4.000 clock_divider:clk_div|divide_by_10_counter:cnt4|qint 
    Info (332119):    -1.000              -4.000 clock_divider:clk_div|divide_by_10_counter:cnt5|qint 
    Info (332119):    -1.000              -4.000 clock_divider:clk_div|divide_by_50_counter:cnt6|qint 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 702 megabytes
    Info: Processing ended: Wed Dec 13 16:14:50 2017
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:03


