
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'JiinLai' on host 'jiinlai-w10' (Windows NT_amd64 version 6.2) on Wed Oct 02 08:44:05 +0800 2019
INFO: [HLS 200-10] In directory 'C:/wrk/ETH_ToE_Github/ug871-design-files/Interface_Synthesis/lab1'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-10] Creating and opening project 'C:/wrk/ETH_ToE_Github/ug871-design-files/Interface_Synthesis/lab1/adders_prj'.
INFO: [HLS 200-10] Adding design file 'adders.c' to the project
INFO: [HLS 200-10] Adding test bench file 'adders_test.c' to the project
INFO: [HLS 200-10] Creating and opening solution 'C:/wrk/ETH_ToE_Github/ug871-design-files/Interface_Synthesis/lab1/adders_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling(apcc) ../../../../adders_test.c in debug mode
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'JiinLai' on host 'jiinlai-w10' (Windows NT_amd64 version 6.2) on Wed Oct 02 08:44:11 +0800 2019
INFO: [HLS 200-10] In directory 'C:/wrk/ETH_ToE_Github/ug871-design-files/Interface_Synthesis/lab1/adders_prj/solution1/csim/build'
INFO: [APCC 202-3] Tmp directory is C:/tmp/apcc_db_JiinLai/194883296531011
INFO: [APCC 202-1] APCC is done.
   Compiling(apcc) ../../../../adders.c in debug mode
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'JiinLai' on host 'jiinlai-w10' (Windows NT_amd64 version 6.2) on Wed Oct 02 08:44:25 +0800 2019
INFO: [HLS 200-10] In directory 'C:/wrk/ETH_ToE_Github/ug871-design-files/Interface_Synthesis/lab1/adders_prj/solution1/csim/build'
INFO: [APCC 202-3] Tmp directory is C:/tmp/apcc_db_JiinLai/64283310566041
INFO: [APCC 202-1] APCC is done.
   Generating csim.exe
  10+20+30=60 
  20+30+40=90 
  30+40+50=120 
  40+50+60=150 
  50+60+70=180 
----------Pass!------------
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Wed Oct  2 08:44:37 2019...
