multiline_comment|/*&n; * Kernel support for the ptrace() and syscall tracing interfaces.&n; *&n; * Copyright (C) 1999-2000 Hewlett-Packard Co&n; * Copyright (C) 1999-2000 David Mosberger-Tang &lt;davidm@hpl.hp.com&gt;&n; *&n; * Derived from the x86 and Alpha versions.  Most of the code in here&n; * could actually be factored into a common set of routines.&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/mm.h&gt;
macro_line|#include &lt;linux/errno.h&gt;
macro_line|#include &lt;linux/ptrace.h&gt;
macro_line|#include &lt;linux/smp_lock.h&gt;
macro_line|#include &lt;linux/user.h&gt;
macro_line|#include &lt;asm/pgtable.h&gt;
macro_line|#include &lt;asm/processor.h&gt;
macro_line|#include &lt;asm/ptrace_offsets.h&gt;
macro_line|#include &lt;asm/rse.h&gt;
macro_line|#include &lt;asm/system.h&gt;
macro_line|#include &lt;asm/uaccess.h&gt;
multiline_comment|/*&n; * Bits in the PSR that we allow ptrace() to change:&n; *&t;be, up, ac, mfl, mfh (the user mask; five bits total)&n; *&t;db (debug breakpoint fault; one bit)&n; *&t;id (instruction debug fault disable; one bit)&n; *&t;dd (data debug fault disable; one bit)&n; *&t;ri (restart instruction; two bits)&n; *&t;is (instruction set; one bit)&n; */
DECL|macro|IPSR_WRITE_MASK
mdefine_line|#define IPSR_WRITE_MASK &bslash;&n;&t;(IA64_PSR_UM | IA64_PSR_DB | IA64_PSR_IS | IA64_PSR_ID | IA64_PSR_DD | IA64_PSR_RI)
DECL|macro|IPSR_READ_MASK
mdefine_line|#define IPSR_READ_MASK&t;IPSR_WRITE_MASK
macro_line|#ifdef CONFIG_IA64_NEW_UNWIND
DECL|macro|PTRACE_DEBUG
mdefine_line|#define PTRACE_DEBUG&t;1
macro_line|#if PTRACE_DEBUG
DECL|macro|dprintk
macro_line|# define dprintk(format...)&t;printk(format)
DECL|macro|inline
macro_line|# define inline
macro_line|#else
DECL|macro|dprintk
macro_line|# define dprintk(format...)
macro_line|#endif
multiline_comment|/*&n; * Collect the NaT bits for r1-r31 from scratch_unat and return a NaT&n; * bitset where bit i is set iff the NaT bit of register i is set.&n; */
r_int
r_int
DECL|function|ia64_get_scratch_nat_bits
id|ia64_get_scratch_nat_bits
(paren
r_struct
id|pt_regs
op_star
id|pt
comma
r_int
r_int
id|scratch_unat
)paren
(brace
DECL|macro|GET_BITS
macro_line|#&t;define GET_BITS(first, last, unat)&t;&t;&t;&t;&t;&t;&bslash;&n;&t;({&t;&t;&t;&t;&t;&t;&t;&t;&t;&t;&bslash;&n;&t;&t;unsigned long bit = ia64_unat_pos(&amp;pt-&gt;r##first);&t;&t;&t;&bslash;&n;&t;&t;unsigned long mask = ((1UL &lt;&lt; (last - first + 1)) - 1) &lt;&lt; first;&t;&bslash;&n;&t;&t;(ia64_rotl(unat, first) &gt;&gt; bit) &amp; mask;&t;&t;&t;&t;&t;&bslash;&n;&t;})
r_int
r_int
id|val
suffix:semicolon
id|val
op_assign
id|GET_BITS
c_func
(paren
l_int|1
comma
l_int|3
comma
id|scratch_unat
)paren
suffix:semicolon
id|val
op_or_assign
id|GET_BITS
c_func
(paren
l_int|12
comma
l_int|15
comma
id|scratch_unat
)paren
suffix:semicolon
id|val
op_or_assign
id|GET_BITS
c_func
(paren
l_int|8
comma
l_int|11
comma
id|scratch_unat
)paren
suffix:semicolon
id|val
op_or_assign
id|GET_BITS
c_func
(paren
l_int|16
comma
l_int|31
comma
id|scratch_unat
)paren
suffix:semicolon
r_return
id|val
suffix:semicolon
DECL|macro|GET_BITS
macro_line|#&t;undef GET_BITS
)brace
multiline_comment|/*&n; * Set the NaT bits for the scratch registers according to NAT and&n; * return the resulting unat (assuming the scratch registers are&n; * stored in PT).&n; */
r_int
r_int
DECL|function|ia64_put_scratch_nat_bits
id|ia64_put_scratch_nat_bits
(paren
r_struct
id|pt_regs
op_star
id|pt
comma
r_int
r_int
id|nat
)paren
(brace
r_int
r_int
id|scratch_unat
suffix:semicolon
DECL|macro|PUT_BITS
macro_line|#&t;define PUT_BITS(first, last, nat)&t;&t;&t;&t;&t;&bslash;&n;&t;({&t;&t;&t;&t;&t;&t;&t;&t;&t;&bslash;&n;&t;&t;unsigned long bit = ia64_unat_pos(&amp;pt-&gt;r##first);&t;&t;&bslash;&n;&t;&t;unsigned long mask = ((1UL &lt;&lt; (last - first + 1)) - 1) &lt;&lt; bit;&t;&bslash;&n;&t;&t;(ia64_rotr(nat, first) &lt;&lt; bit) &amp; mask;&t;&t;&t;&t;&bslash;&n;&t;})
id|scratch_unat
op_assign
id|PUT_BITS
c_func
(paren
l_int|1
comma
l_int|3
comma
id|nat
)paren
suffix:semicolon
id|scratch_unat
op_or_assign
id|PUT_BITS
c_func
(paren
l_int|12
comma
l_int|15
comma
id|nat
)paren
suffix:semicolon
id|scratch_unat
op_or_assign
id|PUT_BITS
c_func
(paren
l_int|8
comma
l_int|11
comma
id|nat
)paren
suffix:semicolon
id|scratch_unat
op_or_assign
id|PUT_BITS
c_func
(paren
l_int|16
comma
l_int|31
comma
id|nat
)paren
suffix:semicolon
r_return
id|scratch_unat
suffix:semicolon
DECL|macro|PUT_BITS
macro_line|#&t;undef PUT_BITS
)brace
macro_line|#else /* !CONFIG_IA64_NEW_UNWIND */
multiline_comment|/*&n; * Collect the NaT bits for r1-r31 from sw-&gt;caller_unat and&n; * sw-&gt;ar_unat and return a NaT bitset where bit i is set iff the NaT&n; * bit of register i is set.&n; */
r_int
DECL|function|ia64_get_nat_bits
id|ia64_get_nat_bits
(paren
r_struct
id|pt_regs
op_star
id|pt
comma
r_struct
id|switch_stack
op_star
id|sw
)paren
(brace
DECL|macro|GET_BITS
macro_line|#&t;define GET_BITS(str, first, last, unat)&t;&t;&t;&t;&t;&t;&bslash;&n;&t;({&t;&t;&t;&t;&t;&t;&t;&t;&t;&t;&bslash;&n;&t;&t;unsigned long bit = ia64_unat_pos(&amp;str-&gt;r##first);&t;&t;&t;&bslash;&n;&t;&t;unsigned long mask = ((1UL &lt;&lt; (last - first + 1)) - 1) &lt;&lt; first;&t;&bslash;&n;&t;&t;(ia64_rotl(unat, first) &gt;&gt; bit) &amp; mask;&t;&t;&t;&t;&t;&bslash;&n;&t;})
r_int
r_int
id|val
suffix:semicolon
id|val
op_assign
id|GET_BITS
c_func
(paren
id|pt
comma
l_int|1
comma
l_int|3
comma
id|sw-&gt;caller_unat
)paren
suffix:semicolon
id|val
op_or_assign
id|GET_BITS
c_func
(paren
id|pt
comma
l_int|12
comma
l_int|15
comma
id|sw-&gt;caller_unat
)paren
suffix:semicolon
id|val
op_or_assign
id|GET_BITS
c_func
(paren
id|pt
comma
l_int|8
comma
l_int|11
comma
id|sw-&gt;caller_unat
)paren
suffix:semicolon
id|val
op_or_assign
id|GET_BITS
c_func
(paren
id|pt
comma
l_int|16
comma
l_int|31
comma
id|sw-&gt;caller_unat
)paren
suffix:semicolon
id|val
op_or_assign
id|GET_BITS
c_func
(paren
id|sw
comma
l_int|4
comma
l_int|7
comma
id|sw-&gt;ar_unat
)paren
suffix:semicolon
r_return
id|val
suffix:semicolon
DECL|macro|GET_BITS
macro_line|#&t;undef GET_BITS
)brace
multiline_comment|/*&n; * Store the NaT bitset NAT in pt-&gt;caller_unat and sw-&gt;ar_unat.&n; */
r_void
DECL|function|ia64_put_nat_bits
id|ia64_put_nat_bits
(paren
r_struct
id|pt_regs
op_star
id|pt
comma
r_struct
id|switch_stack
op_star
id|sw
comma
r_int
r_int
id|nat
)paren
(brace
DECL|macro|PUT_BITS
macro_line|#&t;define PUT_BITS(str, first, last, nat)&t;&t;&t;&t;&t;&bslash;&n;&t;({&t;&t;&t;&t;&t;&t;&t;&t;&t;&bslash;&n;&t;&t;unsigned long bit = ia64_unat_pos(&amp;str-&gt;r##first);&t;&t;&bslash;&n;&t;&t;unsigned long mask = ((1UL &lt;&lt; (last - first + 1)) - 1) &lt;&lt; bit;&t;&bslash;&n;&t;&t;(ia64_rotr(nat, first) &lt;&lt; bit) &amp; mask;&t;&t;&t;&t;&bslash;&n;&t;})
id|sw-&gt;caller_unat
op_assign
id|PUT_BITS
c_func
(paren
id|pt
comma
l_int|1
comma
l_int|3
comma
id|nat
)paren
suffix:semicolon
id|sw-&gt;caller_unat
op_or_assign
id|PUT_BITS
c_func
(paren
id|pt
comma
l_int|12
comma
l_int|15
comma
id|nat
)paren
suffix:semicolon
id|sw-&gt;caller_unat
op_or_assign
id|PUT_BITS
c_func
(paren
id|pt
comma
l_int|8
comma
l_int|11
comma
id|nat
)paren
suffix:semicolon
id|sw-&gt;caller_unat
op_or_assign
id|PUT_BITS
c_func
(paren
id|pt
comma
l_int|16
comma
l_int|31
comma
id|nat
)paren
suffix:semicolon
id|sw-&gt;ar_unat
op_assign
id|PUT_BITS
c_func
(paren
id|sw
comma
l_int|4
comma
l_int|7
comma
id|nat
)paren
suffix:semicolon
DECL|macro|PUT_BITS
macro_line|#&t;undef PUT_BITS
)brace
macro_line|#endif /* !CONFIG_IA64_NEW_UNWIND */
DECL|macro|IA64_MLX_TEMPLATE
mdefine_line|#define IA64_MLX_TEMPLATE&t;0x2
DECL|macro|IA64_MOVL_OPCODE
mdefine_line|#define IA64_MOVL_OPCODE&t;6
r_void
DECL|function|ia64_increment_ip
id|ia64_increment_ip
(paren
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
r_int
id|w0
comma
id|ri
op_assign
id|ia64_psr
c_func
(paren
id|regs
)paren
op_member_access_from_pointer
id|ri
op_plus
l_int|1
suffix:semicolon
r_if
c_cond
(paren
id|ri
OG
l_int|2
)paren
(brace
id|ri
op_assign
l_int|0
suffix:semicolon
id|regs-&gt;cr_iip
op_add_assign
l_int|16
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|ri
op_eq
l_int|2
)paren
(brace
id|get_user
c_func
(paren
id|w0
comma
(paren
r_char
op_star
)paren
id|regs-&gt;cr_iip
op_plus
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
(paren
id|w0
op_rshift
l_int|1
)paren
op_amp
l_int|0xf
)paren
op_eq
id|IA64_MLX_TEMPLATE
)paren
(brace
multiline_comment|/*&n;&t;&t;&t; * rfi&squot;ing to slot 2 of an MLX bundle causes&n;&t;&t;&t; * an illegal operation fault.  We don&squot;t want&n;&t;&t;&t; * that to happen...&n;&t;&t;&t; */
id|ri
op_assign
l_int|0
suffix:semicolon
id|regs-&gt;cr_iip
op_add_assign
l_int|16
suffix:semicolon
)brace
)brace
id|ia64_psr
c_func
(paren
id|regs
)paren
op_member_access_from_pointer
id|ri
op_assign
id|ri
suffix:semicolon
)brace
r_void
DECL|function|ia64_decrement_ip
id|ia64_decrement_ip
(paren
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
r_int
id|w0
comma
id|ri
op_assign
id|ia64_psr
c_func
(paren
id|regs
)paren
op_member_access_from_pointer
id|ri
op_minus
l_int|1
suffix:semicolon
r_if
c_cond
(paren
id|ia64_psr
c_func
(paren
id|regs
)paren
op_member_access_from_pointer
id|ri
op_eq
l_int|0
)paren
(brace
id|regs-&gt;cr_iip
op_sub_assign
l_int|16
suffix:semicolon
id|ri
op_assign
l_int|2
suffix:semicolon
id|get_user
c_func
(paren
id|w0
comma
(paren
r_char
op_star
)paren
id|regs-&gt;cr_iip
op_plus
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
(paren
id|w0
op_rshift
l_int|1
)paren
op_amp
l_int|0xf
)paren
op_eq
id|IA64_MLX_TEMPLATE
)paren
(brace
multiline_comment|/*&n;&t;&t;&t; * rfi&squot;ing to slot 2 of an MLX bundle causes&n;&t;&t;&t; * an illegal operation fault.  We don&squot;t want&n;&t;&t;&t; * that to happen...&n;&t;&t;&t; */
id|ri
op_assign
l_int|1
suffix:semicolon
)brace
)brace
id|ia64_psr
c_func
(paren
id|regs
)paren
op_member_access_from_pointer
id|ri
op_assign
id|ri
suffix:semicolon
)brace
multiline_comment|/*&n; * This routine is used to read an rnat bits that are stored on the&n; * kernel backing store.  Since, in general, the alignment of the user&n; * and kernel are different, this is not completely trivial.  In&n; * essence, we need to construct the user RNAT based on up to two&n; * kernel RNAT values and/or the RNAT value saved in the child&squot;s&n; * pt_regs.&n; *&n; * user rbs&n; *&n; * +--------+ &lt;-- lowest address&n; * | slot62 |&n; * +--------+&n; * |  rnat  | 0x....1f8&n; * +--------+&n; * | slot00 | &bslash;&n; * +--------+ |&n; * | slot01 | &gt; child_regs-&gt;ar_rnat&n; * +--------+ |&n; * | slot02 | /&t;&t;&t;&t;kernel rbs&n; * +--------+ &t;&t;&t;&t;+--------+&n; *&t;    &lt;- child_regs-&gt;ar_bspstore&t;| slot61 | &lt;-- krbs&n; * +- - - - +&t;&t;&t;&t;+--------+&n; *&t;&t;&t;&t;&t;| slot62 |&n; * +- - - - +&t;&t;&t;&t;+--------+&n; *&t;&t;&t;&t;&t;|  rnat&t; |&n; * +- - - - +&t;&t;&t;&t;+--------+&n; *   vrnat&t;&t;&t;&t;| slot00 |&n; * +- - - - +&t;&t;&t;&t;+--------+&n; *&t;&t;&t;&t;&t;=&t; =&n; *&t;&t;&t;&t;&t;+--------+&n; *&t;&t;&t;&t;&t;| slot00 | &bslash;&n; *&t;&t;&t;&t;&t;+--------+ |&n; *&t;&t;&t;&t;&t;| slot01 | &gt; child_stack-&gt;ar_rnat&n; *&t;&t;&t;&t;&t;+--------+ |&n; *&t;&t;&t;&t;&t;| slot02 | /&n; *&t;&t;&t;&t;&t;+--------+&n; *&t;&t;&t;&t;&t;&t;  &lt;--- child_stack-&gt;ar_bspstore&n; *&n; * The way to think of this code is as follows: bit 0 in the user rnat&n; * corresponds to some bit N (0 &lt;= N &lt;= 62) in one of the kernel rnat&n; * value.  The kernel rnat value holding this bit is stored in&n; * variable rnat0.  rnat1 is loaded with the kernel rnat value that&n; * form the upper bits of the user rnat value.&n; *&n; * Boundary cases:&n; *&n; * o when reading the rnat &quot;below&quot; the first rnat slot on the kernel&n; *   backing store, rnat0/rnat1 are set to 0 and the low order bits&n; *   are merged in from pt-&gt;ar_rnat.&n; *&n; * o when reading the rnat &quot;above&quot; the last rnat slot on the kernel&n; *   backing store, rnat0/rnat1 gets its value from sw-&gt;ar_rnat.&n; */
r_static
r_int
r_int
DECL|function|get_rnat
id|get_rnat
(paren
r_struct
id|pt_regs
op_star
id|pt
comma
r_struct
id|switch_stack
op_star
id|sw
comma
r_int
r_int
op_star
id|krbs
comma
r_int
r_int
op_star
id|urnat_addr
)paren
(brace
r_int
r_int
id|rnat0
op_assign
l_int|0
comma
id|rnat1
op_assign
l_int|0
comma
id|urnat
op_assign
l_int|0
comma
op_star
id|slot0_kaddr
comma
id|kmask
op_assign
op_complement
l_int|0UL
suffix:semicolon
r_int
r_int
op_star
id|kbsp
comma
op_star
id|ubspstore
comma
op_star
id|rnat0_kaddr
comma
op_star
id|rnat1_kaddr
comma
id|shift
suffix:semicolon
r_int
id|num_regs
suffix:semicolon
id|kbsp
op_assign
(paren
r_int
r_int
op_star
)paren
id|sw-&gt;ar_bspstore
suffix:semicolon
id|ubspstore
op_assign
(paren
r_int
r_int
op_star
)paren
id|pt-&gt;ar_bspstore
suffix:semicolon
multiline_comment|/*&n;&t; * First, figure out which bit number slot 0 in user-land maps&n;&t; * to in the kernel rnat.  Do this by figuring out how many&n;&t; * register slots we&squot;re beyond the user&squot;s backingstore and&n;&t; * then computing the equivalent address in kernel space.&n;&t; */
id|num_regs
op_assign
id|ia64_rse_num_regs
c_func
(paren
id|ubspstore
comma
id|urnat_addr
op_plus
l_int|1
)paren
suffix:semicolon
id|slot0_kaddr
op_assign
id|ia64_rse_skip_regs
c_func
(paren
id|krbs
comma
id|num_regs
)paren
suffix:semicolon
id|shift
op_assign
id|ia64_rse_slot_num
c_func
(paren
id|slot0_kaddr
)paren
suffix:semicolon
id|rnat1_kaddr
op_assign
id|ia64_rse_rnat_addr
c_func
(paren
id|slot0_kaddr
)paren
suffix:semicolon
id|rnat0_kaddr
op_assign
id|rnat1_kaddr
op_minus
l_int|64
suffix:semicolon
r_if
c_cond
(paren
id|ubspstore
op_plus
l_int|63
OG
id|urnat_addr
)paren
(brace
multiline_comment|/* some bits need to be merged in from pt-&gt;ar_rnat */
id|kmask
op_assign
op_complement
(paren
(paren
l_int|1UL
op_lshift
id|ia64_rse_slot_num
c_func
(paren
id|ubspstore
)paren
)paren
op_minus
l_int|1
)paren
suffix:semicolon
id|urnat
op_assign
(paren
id|pt-&gt;ar_rnat
op_amp
op_complement
id|kmask
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|rnat0_kaddr
op_ge
id|kbsp
)paren
(brace
id|rnat0
op_assign
id|sw-&gt;ar_rnat
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|rnat0_kaddr
OG
id|krbs
)paren
(brace
id|rnat0
op_assign
op_star
id|rnat0_kaddr
suffix:semicolon
)brace
r_if
c_cond
(paren
id|rnat1_kaddr
op_ge
id|kbsp
)paren
(brace
id|rnat1
op_assign
id|sw-&gt;ar_rnat
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|rnat1_kaddr
OG
id|krbs
)paren
(brace
id|rnat1
op_assign
op_star
id|rnat1_kaddr
suffix:semicolon
)brace
id|urnat
op_or_assign
(paren
(paren
id|rnat1
op_lshift
(paren
l_int|63
op_minus
id|shift
)paren
)paren
op_or
(paren
id|rnat0
op_rshift
id|shift
)paren
)paren
op_amp
id|kmask
suffix:semicolon
r_return
id|urnat
suffix:semicolon
)brace
multiline_comment|/*&n; * The reverse of get_rnat.&n; */
r_static
r_void
DECL|function|put_rnat
id|put_rnat
(paren
r_struct
id|pt_regs
op_star
id|pt
comma
r_struct
id|switch_stack
op_star
id|sw
comma
r_int
r_int
op_star
id|krbs
comma
r_int
r_int
op_star
id|urnat_addr
comma
r_int
r_int
id|urnat
)paren
(brace
r_int
r_int
id|rnat0
op_assign
l_int|0
comma
id|rnat1
op_assign
l_int|0
comma
id|rnat
op_assign
l_int|0
comma
op_star
id|slot0_kaddr
comma
id|kmask
op_assign
op_complement
l_int|0UL
comma
id|mask
suffix:semicolon
r_int
r_int
op_star
id|kbsp
comma
op_star
id|ubspstore
comma
op_star
id|rnat0_kaddr
comma
op_star
id|rnat1_kaddr
comma
id|shift
suffix:semicolon
r_int
id|num_regs
suffix:semicolon
id|kbsp
op_assign
(paren
r_int
r_int
op_star
)paren
id|sw-&gt;ar_bspstore
suffix:semicolon
id|ubspstore
op_assign
(paren
r_int
r_int
op_star
)paren
id|pt-&gt;ar_bspstore
suffix:semicolon
multiline_comment|/*&n;&t; * First, figure out which bit number slot 0 in user-land maps&n;&t; * to in the kernel rnat.  Do this by figuring out how many&n;&t; * register slots we&squot;re beyond the user&squot;s backingstore and&n;&t; * then computing the equivalent address in kernel space.&n;&t; */
id|num_regs
op_assign
(paren
r_int
)paren
id|ia64_rse_num_regs
c_func
(paren
id|ubspstore
comma
id|urnat_addr
op_plus
l_int|1
)paren
suffix:semicolon
id|slot0_kaddr
op_assign
id|ia64_rse_skip_regs
c_func
(paren
id|krbs
comma
id|num_regs
)paren
suffix:semicolon
id|shift
op_assign
id|ia64_rse_slot_num
c_func
(paren
id|slot0_kaddr
)paren
suffix:semicolon
id|rnat1_kaddr
op_assign
id|ia64_rse_rnat_addr
c_func
(paren
id|slot0_kaddr
)paren
suffix:semicolon
id|rnat0_kaddr
op_assign
id|rnat1_kaddr
op_minus
l_int|64
suffix:semicolon
r_if
c_cond
(paren
id|ubspstore
op_plus
l_int|63
OG
id|urnat_addr
)paren
(brace
multiline_comment|/* some bits need to be place in pt-&gt;ar_rnat: */
id|kmask
op_assign
op_complement
(paren
(paren
l_int|1UL
op_lshift
id|ia64_rse_slot_num
c_func
(paren
id|ubspstore
)paren
)paren
op_minus
l_int|1
)paren
suffix:semicolon
id|pt-&gt;ar_rnat
op_assign
(paren
id|pt-&gt;ar_rnat
op_amp
id|kmask
)paren
op_or
(paren
id|rnat
op_amp
op_complement
id|kmask
)paren
suffix:semicolon
)brace
multiline_comment|/*&n;&t; * Note: Section 11.1 of the EAS guarantees that bit 63 of an&n;&t; * rnat slot is ignored. so we don&squot;t have to clear it here.&n;&t; */
id|rnat0
op_assign
(paren
id|urnat
op_lshift
id|shift
)paren
suffix:semicolon
id|mask
op_assign
op_complement
l_int|0UL
op_lshift
id|shift
suffix:semicolon
r_if
c_cond
(paren
id|rnat0_kaddr
op_ge
id|kbsp
)paren
(brace
id|sw-&gt;ar_rnat
op_assign
(paren
id|sw-&gt;ar_rnat
op_amp
op_complement
id|mask
)paren
op_or
(paren
id|rnat0
op_amp
id|mask
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|rnat0_kaddr
OG
id|krbs
)paren
(brace
op_star
id|rnat0_kaddr
op_assign
(paren
(paren
op_star
id|rnat0_kaddr
op_amp
op_complement
id|mask
)paren
op_or
(paren
id|rnat0
op_amp
id|mask
)paren
)paren
suffix:semicolon
)brace
id|rnat1
op_assign
(paren
id|urnat
op_rshift
(paren
l_int|63
op_minus
id|shift
)paren
)paren
suffix:semicolon
id|mask
op_assign
op_complement
l_int|0UL
op_rshift
(paren
l_int|63
op_minus
id|shift
)paren
suffix:semicolon
r_if
c_cond
(paren
id|rnat1_kaddr
op_ge
id|kbsp
)paren
(brace
id|sw-&gt;ar_rnat
op_assign
(paren
id|sw-&gt;ar_rnat
op_amp
op_complement
id|mask
)paren
op_or
(paren
id|rnat1
op_amp
id|mask
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|rnat1_kaddr
OG
id|krbs
)paren
(brace
op_star
id|rnat1_kaddr
op_assign
(paren
(paren
op_star
id|rnat1_kaddr
op_amp
op_complement
id|mask
)paren
op_or
(paren
id|rnat1
op_amp
id|mask
)paren
)paren
suffix:semicolon
)brace
)brace
r_int
DECL|function|ia64_peek
id|ia64_peek
(paren
r_struct
id|pt_regs
op_star
id|regs
comma
r_struct
id|task_struct
op_star
id|child
comma
r_int
r_int
id|addr
comma
r_int
op_star
id|val
)paren
(brace
r_int
r_int
op_star
id|bspstore
comma
op_star
id|krbs
comma
id|krbs_num_regs
comma
id|regnum
comma
op_star
id|rbs_end
comma
op_star
id|laddr
suffix:semicolon
r_struct
id|switch_stack
op_star
id|child_stack
suffix:semicolon
r_struct
id|pt_regs
op_star
id|child_regs
suffix:semicolon
r_int
id|copied
suffix:semicolon
r_int
id|ret
suffix:semicolon
id|laddr
op_assign
(paren
r_int
r_int
op_star
)paren
id|addr
suffix:semicolon
id|child_regs
op_assign
id|ia64_task_regs
c_func
(paren
id|child
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_IA64_NEW_UNWIND
id|child_stack
op_assign
(paren
r_struct
id|switch_stack
op_star
)paren
(paren
id|child-&gt;thread.ksp
op_plus
l_int|16
)paren
suffix:semicolon
macro_line|#else
id|child_stack
op_assign
(paren
r_struct
id|switch_stack
op_star
)paren
id|child_regs
op_minus
l_int|1
suffix:semicolon
macro_line|#endif
id|bspstore
op_assign
(paren
r_int
r_int
op_star
)paren
id|child_regs-&gt;ar_bspstore
suffix:semicolon
id|krbs
op_assign
(paren
r_int
r_int
op_star
)paren
id|child
op_plus
id|IA64_RBS_OFFSET
op_div
l_int|8
suffix:semicolon
id|krbs_num_regs
op_assign
id|ia64_rse_num_regs
c_func
(paren
id|krbs
comma
(paren
r_int
r_int
op_star
)paren
id|child_stack-&gt;ar_bspstore
)paren
suffix:semicolon
id|rbs_end
op_assign
id|ia64_rse_skip_regs
c_func
(paren
id|bspstore
comma
id|krbs_num_regs
)paren
suffix:semicolon
r_if
c_cond
(paren
id|laddr
op_ge
id|bspstore
op_logical_and
id|laddr
op_le
id|ia64_rse_rnat_addr
c_func
(paren
id|rbs_end
)paren
)paren
(brace
multiline_comment|/*&n;&t;&t; * Attempt to read the RBS in an area that&squot;s actually&n;&t;&t; * on the kernel RBS =&gt; read the corresponding bits in&n;&t;&t; * the kernel RBS.&n;&t;&t; */
r_if
c_cond
(paren
id|ia64_rse_is_rnat_slot
c_func
(paren
id|laddr
)paren
)paren
id|ret
op_assign
id|get_rnat
c_func
(paren
id|child_regs
comma
id|child_stack
comma
id|krbs
comma
id|laddr
)paren
suffix:semicolon
r_else
(brace
id|regnum
op_assign
id|ia64_rse_num_regs
c_func
(paren
id|bspstore
comma
id|laddr
)paren
suffix:semicolon
id|laddr
op_assign
id|ia64_rse_skip_regs
c_func
(paren
id|krbs
comma
id|regnum
)paren
suffix:semicolon
r_if
c_cond
(paren
id|regnum
op_ge
id|krbs_num_regs
)paren
(brace
id|ret
op_assign
l_int|0
suffix:semicolon
)brace
r_else
(brace
r_if
c_cond
(paren
(paren
r_int
r_int
)paren
id|laddr
op_ge
(paren
r_int
r_int
)paren
id|high_memory
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;yikes: trying to access long at %p&bslash;n&quot;
comma
(paren
r_void
op_star
)paren
id|laddr
)paren
suffix:semicolon
r_return
op_minus
id|EIO
suffix:semicolon
)brace
id|ret
op_assign
op_star
id|laddr
suffix:semicolon
)brace
)brace
)brace
r_else
(brace
id|copied
op_assign
id|access_process_vm
c_func
(paren
id|child
comma
id|addr
comma
op_amp
id|ret
comma
r_sizeof
(paren
id|ret
)paren
comma
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
id|copied
op_ne
r_sizeof
(paren
id|ret
)paren
)paren
r_return
op_minus
id|EIO
suffix:semicolon
)brace
op_star
id|val
op_assign
id|ret
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
r_int
DECL|function|ia64_poke
id|ia64_poke
(paren
r_struct
id|pt_regs
op_star
id|regs
comma
r_struct
id|task_struct
op_star
id|child
comma
r_int
r_int
id|addr
comma
r_int
id|val
)paren
(brace
r_int
r_int
op_star
id|bspstore
comma
op_star
id|krbs
comma
id|krbs_num_regs
comma
id|regnum
comma
op_star
id|rbs_end
comma
op_star
id|laddr
suffix:semicolon
r_struct
id|switch_stack
op_star
id|child_stack
suffix:semicolon
r_struct
id|pt_regs
op_star
id|child_regs
suffix:semicolon
id|laddr
op_assign
(paren
r_int
r_int
op_star
)paren
id|addr
suffix:semicolon
id|child_regs
op_assign
id|ia64_task_regs
c_func
(paren
id|child
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_IA64_NEW_UNWIND
id|child_stack
op_assign
(paren
r_struct
id|switch_stack
op_star
)paren
(paren
id|child-&gt;thread.ksp
op_plus
l_int|16
)paren
suffix:semicolon
macro_line|#else
id|child_stack
op_assign
(paren
r_struct
id|switch_stack
op_star
)paren
id|child_regs
op_minus
l_int|1
suffix:semicolon
macro_line|#endif
id|bspstore
op_assign
(paren
r_int
r_int
op_star
)paren
id|child_regs-&gt;ar_bspstore
suffix:semicolon
id|krbs
op_assign
(paren
r_int
r_int
op_star
)paren
id|child
op_plus
id|IA64_RBS_OFFSET
op_div
l_int|8
suffix:semicolon
id|krbs_num_regs
op_assign
id|ia64_rse_num_regs
c_func
(paren
id|krbs
comma
(paren
r_int
r_int
op_star
)paren
id|child_stack-&gt;ar_bspstore
)paren
suffix:semicolon
id|rbs_end
op_assign
id|ia64_rse_skip_regs
c_func
(paren
id|bspstore
comma
id|krbs_num_regs
)paren
suffix:semicolon
r_if
c_cond
(paren
id|laddr
op_ge
id|bspstore
op_logical_and
id|laddr
op_le
id|ia64_rse_rnat_addr
c_func
(paren
id|rbs_end
)paren
)paren
(brace
multiline_comment|/*&n;&t;&t; * Attempt to write the RBS in an area that&squot;s actually&n;&t;&t; * on the kernel RBS =&gt; write the corresponding bits&n;&t;&t; * in the kernel RBS.&n;&t;&t; */
r_if
c_cond
(paren
id|ia64_rse_is_rnat_slot
c_func
(paren
id|laddr
)paren
)paren
id|put_rnat
c_func
(paren
id|child_regs
comma
id|child_stack
comma
id|krbs
comma
id|laddr
comma
id|val
)paren
suffix:semicolon
r_else
(brace
id|regnum
op_assign
id|ia64_rse_num_regs
c_func
(paren
id|bspstore
comma
id|laddr
)paren
suffix:semicolon
id|laddr
op_assign
id|ia64_rse_skip_regs
c_func
(paren
id|krbs
comma
id|regnum
)paren
suffix:semicolon
r_if
c_cond
(paren
id|regnum
OL
id|krbs_num_regs
)paren
(brace
op_star
id|laddr
op_assign
id|val
suffix:semicolon
)brace
)brace
)brace
r_else
r_if
c_cond
(paren
id|access_process_vm
c_func
(paren
id|child
comma
id|addr
comma
op_amp
id|val
comma
r_sizeof
(paren
id|val
)paren
comma
l_int|1
)paren
op_ne
r_sizeof
(paren
id|val
)paren
)paren
(brace
r_return
op_minus
id|EIO
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
multiline_comment|/*&n; * Synchronize (i.e, write) the RSE backing store living in kernel&n; * space to the VM of the indicated child process.&n; *&n; * If new_bsp is non-zero, the bsp will (effectively) be updated to&n; * the new value upon resumption of the child process.  This is&n; * accomplished by setting the loadrs value to zero and the bspstore&n; * value to the new bsp value.&n; *&n; * When new_bsp and force_loadrs_to_zero are both 0, the register&n; * backing store in kernel space is written to user space and the&n; * loadrs and bspstore values are left alone.&n; *&n; * When new_bsp is zero and force_loadrs_to_zero is 1 (non-zero),&n; * loadrs is set to 0, and the bspstore value is set to the old bsp&n; * value.  This will cause the stacked registers (r32 and up) to be&n; * obtained entirely from the the child&squot;s memory space rather than&n; * from the kernel.  (This makes it easier to write code for&n; * modifying the stacked registers in multi-threaded programs.)&n; *&n; * Note:  I had originally written this function without the&n; * force_loadrs_to_zero parameter; it was written so that loadrs would&n; * always be set to zero.  But I had problems with certain system&n; * calls apparently causing a portion of the RBS to be zeroed.  (I&n; * still don&squot;t understand why this was happening.) Anyway, it&squot;d&n; * definitely less intrusive to leave loadrs and bspstore alone if&n; * possible.&n; */
r_static
r_int
DECL|function|sync_kernel_register_backing_store
id|sync_kernel_register_backing_store
(paren
r_struct
id|task_struct
op_star
id|child
comma
r_int
id|new_bsp
comma
r_int
id|force_loadrs_to_zero
)paren
(brace
r_int
r_int
op_star
id|krbs
comma
id|bspstore
comma
op_star
id|kbspstore
comma
id|bsp
comma
id|rbs_end
comma
id|addr
comma
id|val
suffix:semicolon
r_int
id|ndirty
comma
id|ret
op_assign
l_int|0
suffix:semicolon
r_struct
id|pt_regs
op_star
id|child_regs
op_assign
id|ia64_task_regs
c_func
(paren
id|child
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_IA64_NEW_UNWIND
r_struct
id|unw_frame_info
id|info
suffix:semicolon
r_int
r_int
id|cfm
comma
id|sof
suffix:semicolon
id|unw_init_from_blocked_task
c_func
(paren
op_amp
id|info
comma
id|child
)paren
suffix:semicolon
r_if
c_cond
(paren
id|unw_unwind_to_user
c_func
(paren
op_amp
id|info
)paren
OL
l_int|0
)paren
r_return
op_minus
l_int|1
suffix:semicolon
id|unw_get_bsp
c_func
(paren
op_amp
id|info
comma
(paren
r_int
r_int
op_star
)paren
op_amp
id|kbspstore
)paren
suffix:semicolon
id|krbs
op_assign
(paren
r_int
r_int
op_star
)paren
id|child
op_plus
id|IA64_RBS_OFFSET
op_div
l_int|8
suffix:semicolon
id|ndirty
op_assign
id|ia64_rse_num_regs
c_func
(paren
id|krbs
comma
id|krbs
op_plus
(paren
id|child_regs-&gt;loadrs
op_rshift
l_int|19
)paren
)paren
suffix:semicolon
id|bspstore
op_assign
id|child_regs-&gt;ar_bspstore
suffix:semicolon
id|bsp
op_assign
(paren
r_int
)paren
id|ia64_rse_skip_regs
c_func
(paren
(paren
r_int
op_star
)paren
id|bspstore
comma
id|ndirty
)paren
suffix:semicolon
id|cfm
op_assign
id|child_regs-&gt;cr_ifs
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|cfm
op_amp
(paren
l_int|1UL
op_lshift
l_int|63
)paren
)paren
)paren
id|unw_get_cfm
c_func
(paren
op_amp
id|info
comma
op_amp
id|cfm
)paren
suffix:semicolon
id|sof
op_assign
(paren
id|cfm
op_amp
l_int|0x7f
)paren
suffix:semicolon
id|rbs_end
op_assign
(paren
r_int
)paren
id|ia64_rse_skip_regs
c_func
(paren
(paren
r_int
op_star
)paren
id|bspstore
comma
id|sof
)paren
suffix:semicolon
macro_line|#else
r_struct
id|switch_stack
op_star
id|child_stack
suffix:semicolon
r_int
r_int
id|krbs_num_regs
suffix:semicolon
id|child_stack
op_assign
(paren
r_struct
id|switch_stack
op_star
)paren
id|child_regs
op_minus
l_int|1
suffix:semicolon
id|kbspstore
op_assign
(paren
r_int
r_int
op_star
)paren
id|child_stack-&gt;ar_bspstore
suffix:semicolon
id|krbs
op_assign
(paren
r_int
r_int
op_star
)paren
id|child
op_plus
id|IA64_RBS_OFFSET
op_div
l_int|8
suffix:semicolon
id|ndirty
op_assign
id|ia64_rse_num_regs
c_func
(paren
id|krbs
comma
id|krbs
op_plus
(paren
id|child_regs-&gt;loadrs
op_rshift
l_int|19
)paren
)paren
suffix:semicolon
id|bspstore
op_assign
id|child_regs-&gt;ar_bspstore
suffix:semicolon
id|bsp
op_assign
(paren
r_int
)paren
id|ia64_rse_skip_regs
c_func
(paren
(paren
r_int
op_star
)paren
id|bspstore
comma
id|ndirty
)paren
suffix:semicolon
id|krbs_num_regs
op_assign
id|ia64_rse_num_regs
c_func
(paren
id|krbs
comma
id|kbspstore
)paren
suffix:semicolon
id|rbs_end
op_assign
(paren
r_int
)paren
id|ia64_rse_skip_regs
c_func
(paren
(paren
r_int
op_star
)paren
id|bspstore
comma
id|krbs_num_regs
)paren
suffix:semicolon
macro_line|#endif
multiline_comment|/* Return early if nothing to do */
r_if
c_cond
(paren
id|bsp
op_eq
id|new_bsp
)paren
r_return
l_int|0
suffix:semicolon
multiline_comment|/* Write portion of backing store living on kernel stack to the child&squot;s VM. */
r_for
c_loop
(paren
id|addr
op_assign
id|bspstore
suffix:semicolon
id|addr
OL
id|rbs_end
suffix:semicolon
id|addr
op_add_assign
l_int|8
)paren
(brace
id|ret
op_assign
id|ia64_peek
c_func
(paren
id|child_regs
comma
id|child
comma
id|addr
comma
op_amp
id|val
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ret
op_ne
l_int|0
)paren
r_return
id|ret
suffix:semicolon
r_if
c_cond
(paren
id|access_process_vm
c_func
(paren
id|child
comma
id|addr
comma
op_amp
id|val
comma
r_sizeof
(paren
id|val
)paren
comma
l_int|1
)paren
op_ne
r_sizeof
(paren
id|val
)paren
)paren
r_return
op_minus
id|EIO
suffix:semicolon
)brace
r_if
c_cond
(paren
id|new_bsp
op_ne
l_int|0
)paren
(brace
id|force_loadrs_to_zero
op_assign
l_int|1
suffix:semicolon
id|bsp
op_assign
id|new_bsp
suffix:semicolon
)brace
r_if
c_cond
(paren
id|force_loadrs_to_zero
)paren
(brace
id|child_regs-&gt;loadrs
op_assign
l_int|0
suffix:semicolon
id|child_regs-&gt;ar_bspstore
op_assign
id|bsp
suffix:semicolon
)brace
r_return
id|ret
suffix:semicolon
)brace
r_static
r_void
DECL|function|sync_thread_rbs
id|sync_thread_rbs
(paren
r_struct
id|task_struct
op_star
id|child
comma
r_struct
id|mm_struct
op_star
id|mm
comma
r_int
id|make_writable
)paren
(brace
r_struct
id|task_struct
op_star
id|p
suffix:semicolon
id|read_lock
c_func
(paren
op_amp
id|tasklist_lock
)paren
suffix:semicolon
(brace
id|for_each_task
c_func
(paren
id|p
)paren
(brace
r_if
c_cond
(paren
id|p-&gt;mm
op_eq
id|mm
op_logical_and
id|p-&gt;state
op_ne
id|TASK_RUNNING
)paren
id|sync_kernel_register_backing_store
c_func
(paren
id|p
comma
l_int|0
comma
id|make_writable
)paren
suffix:semicolon
)brace
)brace
id|read_unlock
c_func
(paren
op_amp
id|tasklist_lock
)paren
suffix:semicolon
id|child-&gt;thread.flags
op_or_assign
id|IA64_THREAD_KRBS_SYNCED
suffix:semicolon
)brace
multiline_comment|/*&n; * Write f32-f127 back to task-&gt;thread.fph if it has been modified.&n; */
r_inline
r_void
DECL|function|ia64_flush_fph
id|ia64_flush_fph
(paren
r_struct
id|task_struct
op_star
id|task
)paren
(brace
r_struct
id|ia64_psr
op_star
id|psr
op_assign
id|ia64_psr
c_func
(paren
id|ia64_task_regs
c_func
(paren
id|task
)paren
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_SMP
r_struct
id|task_struct
op_star
id|fpu_owner
op_assign
id|current
suffix:semicolon
macro_line|#else
r_struct
id|task_struct
op_star
id|fpu_owner
op_assign
id|ia64_get_fpu_owner
c_func
(paren
)paren
suffix:semicolon
macro_line|#endif
r_if
c_cond
(paren
id|task
op_eq
id|fpu_owner
op_logical_and
id|psr-&gt;mfh
)paren
(brace
id|psr-&gt;mfh
op_assign
l_int|0
suffix:semicolon
id|ia64_save_fpu
c_func
(paren
op_amp
id|task-&gt;thread.fph
(braket
l_int|0
)braket
)paren
suffix:semicolon
id|task-&gt;thread.flags
op_or_assign
id|IA64_THREAD_FPH_VALID
suffix:semicolon
)brace
)brace
multiline_comment|/*&n; * Sync the fph state of the task so that it can be manipulated&n; * through thread.fph.  If necessary, f32-f127 are written back to&n; * thread.fph or, if the fph state hasn&squot;t been used before, thread.fph&n; * is cleared to zeroes.  Also, access to f32-f127 is disabled to&n; * ensure that the task picks up the state from thread.fph when it&n; * executes again.&n; */
r_void
DECL|function|ia64_sync_fph
id|ia64_sync_fph
(paren
r_struct
id|task_struct
op_star
id|task
)paren
(brace
r_struct
id|ia64_psr
op_star
id|psr
op_assign
id|ia64_psr
c_func
(paren
id|ia64_task_regs
c_func
(paren
id|task
)paren
)paren
suffix:semicolon
id|ia64_flush_fph
c_func
(paren
id|task
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|task-&gt;thread.flags
op_amp
id|IA64_THREAD_FPH_VALID
)paren
)paren
(brace
id|task-&gt;thread.flags
op_or_assign
id|IA64_THREAD_FPH_VALID
suffix:semicolon
id|memset
c_func
(paren
op_amp
id|task-&gt;thread.fph
comma
l_int|0
comma
r_sizeof
(paren
id|task-&gt;thread.fph
)paren
)paren
suffix:semicolon
)brace
macro_line|#ifndef CONFIG_SMP
r_if
c_cond
(paren
id|ia64_get_fpu_owner
c_func
(paren
)paren
op_eq
id|task
)paren
id|ia64_set_fpu_owner
c_func
(paren
l_int|0
)paren
suffix:semicolon
macro_line|#endif
id|psr-&gt;dfh
op_assign
l_int|1
suffix:semicolon
)brace
macro_line|#ifdef CONFIG_IA64_NEW_UNWIND
macro_line|#include &lt;asm/unwind.h&gt;
r_static
r_int
DECL|function|access_fr
id|access_fr
(paren
r_struct
id|unw_frame_info
op_star
id|info
comma
r_int
id|regnum
comma
r_int
id|hi
comma
r_int
r_int
op_star
id|data
comma
r_int
id|write_access
)paren
(brace
r_struct
id|ia64_fpreg
id|fpval
suffix:semicolon
r_int
id|ret
suffix:semicolon
id|ret
op_assign
id|unw_get_fr
c_func
(paren
id|info
comma
id|regnum
comma
op_amp
id|fpval
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ret
OL
l_int|0
)paren
r_return
id|ret
suffix:semicolon
r_if
c_cond
(paren
id|write_access
)paren
(brace
id|fpval.u.bits
(braket
id|hi
)braket
op_assign
op_star
id|data
suffix:semicolon
id|ret
op_assign
id|unw_set_fr
c_func
(paren
id|info
comma
id|regnum
comma
id|fpval
)paren
suffix:semicolon
)brace
r_else
op_star
id|data
op_assign
id|fpval.u.bits
(braket
id|hi
)braket
suffix:semicolon
r_return
id|ret
suffix:semicolon
)brace
r_static
r_int
DECL|function|access_uarea
id|access_uarea
(paren
r_struct
id|task_struct
op_star
id|child
comma
r_int
r_int
id|addr
comma
r_int
r_int
op_star
id|data
comma
r_int
id|write_access
)paren
(brace
r_int
r_int
op_star
id|ptr
comma
op_star
id|rbs
comma
op_star
id|bspstore
comma
id|ndirty
comma
id|regnum
suffix:semicolon
r_struct
id|switch_stack
op_star
id|sw
suffix:semicolon
r_struct
id|unw_frame_info
id|info
suffix:semicolon
r_struct
id|pt_regs
op_star
id|pt
suffix:semicolon
id|pt
op_assign
id|ia64_task_regs
c_func
(paren
id|child
)paren
suffix:semicolon
id|sw
op_assign
(paren
r_struct
id|switch_stack
op_star
)paren
(paren
id|child-&gt;thread.ksp
op_plus
l_int|16
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|addr
op_amp
l_int|0x7
)paren
op_ne
l_int|0
)paren
(brace
id|dprintk
c_func
(paren
l_string|&quot;ptrace: unaligned register address 0x%lx&bslash;n&quot;
comma
id|addr
)paren
suffix:semicolon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
r_if
c_cond
(paren
id|addr
OL
id|PT_F127
op_plus
l_int|16
)paren
(brace
multiline_comment|/* accessing fph */
r_if
c_cond
(paren
id|write_access
)paren
id|ia64_sync_fph
c_func
(paren
id|child
)paren
suffix:semicolon
r_else
id|ia64_flush_fph
c_func
(paren
id|child
)paren
suffix:semicolon
id|ptr
op_assign
(paren
r_int
r_int
op_star
)paren
(paren
(paren
r_int
r_int
)paren
op_amp
id|child-&gt;thread.fph
op_plus
id|addr
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|addr
op_ge
id|PT_F10
op_logical_and
id|addr
OL
id|PT_F15
op_plus
l_int|16
)paren
(brace
multiline_comment|/* scratch registers untouched by kernel (saved in switch_stack) */
id|ptr
op_assign
(paren
r_int
r_int
op_star
)paren
(paren
(paren
r_int
)paren
id|sw
op_plus
id|addr
op_minus
id|PT_NAT_BITS
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|addr
OL
id|PT_AR_LC
op_plus
l_int|8
)paren
(brace
multiline_comment|/* preserved state: */
r_int
r_int
id|nat_bits
comma
id|scratch_unat
comma
id|dummy
op_assign
l_int|0
suffix:semicolon
r_struct
id|unw_frame_info
id|info
suffix:semicolon
r_char
id|nat
op_assign
l_int|0
suffix:semicolon
r_int
id|ret
suffix:semicolon
id|unw_init_from_blocked_task
c_func
(paren
op_amp
id|info
comma
id|child
)paren
suffix:semicolon
r_if
c_cond
(paren
id|unw_unwind_to_user
c_func
(paren
op_amp
id|info
)paren
OL
l_int|0
)paren
r_return
op_minus
l_int|1
suffix:semicolon
r_switch
c_cond
(paren
id|addr
)paren
(brace
r_case
id|PT_NAT_BITS
suffix:colon
r_if
c_cond
(paren
id|write_access
)paren
(brace
id|nat_bits
op_assign
op_star
id|data
suffix:semicolon
id|scratch_unat
op_assign
id|ia64_put_scratch_nat_bits
c_func
(paren
id|pt
comma
id|nat_bits
)paren
suffix:semicolon
r_if
c_cond
(paren
id|unw_set_ar
c_func
(paren
op_amp
id|info
comma
id|UNW_AR_UNAT
comma
id|scratch_unat
)paren
OL
l_int|0
)paren
(brace
id|dprintk
c_func
(paren
l_string|&quot;ptrace: failed to set ar.unat&bslash;n&quot;
)paren
suffix:semicolon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
r_for
c_loop
(paren
id|regnum
op_assign
l_int|4
suffix:semicolon
id|regnum
op_le
l_int|7
suffix:semicolon
op_increment
id|regnum
)paren
(brace
id|unw_get_gr
c_func
(paren
op_amp
id|info
comma
id|regnum
comma
op_amp
id|dummy
comma
op_amp
id|nat
)paren
suffix:semicolon
id|unw_set_gr
c_func
(paren
op_amp
id|info
comma
id|regnum
comma
id|dummy
comma
(paren
id|nat_bits
op_rshift
id|regnum
)paren
op_amp
l_int|1
)paren
suffix:semicolon
)brace
)brace
r_else
(brace
r_if
c_cond
(paren
id|unw_get_ar
c_func
(paren
op_amp
id|info
comma
id|UNW_AR_UNAT
comma
op_amp
id|scratch_unat
)paren
OL
l_int|0
)paren
(brace
id|dprintk
c_func
(paren
l_string|&quot;ptrace: failed to read ar.unat&bslash;n&quot;
)paren
suffix:semicolon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
id|nat_bits
op_assign
id|ia64_get_scratch_nat_bits
c_func
(paren
id|pt
comma
id|scratch_unat
)paren
suffix:semicolon
r_for
c_loop
(paren
id|regnum
op_assign
l_int|4
suffix:semicolon
id|regnum
op_le
l_int|7
suffix:semicolon
op_increment
id|regnum
)paren
(brace
id|unw_get_gr
c_func
(paren
op_amp
id|info
comma
id|regnum
comma
op_amp
id|dummy
comma
op_amp
id|nat
)paren
suffix:semicolon
id|nat_bits
op_or_assign
(paren
id|nat
op_ne
l_int|0
)paren
op_lshift
id|regnum
suffix:semicolon
)brace
op_star
id|data
op_assign
id|nat_bits
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
r_case
id|PT_R4
suffix:colon
r_case
id|PT_R5
suffix:colon
r_case
id|PT_R6
suffix:colon
r_case
id|PT_R7
suffix:colon
r_if
c_cond
(paren
id|write_access
)paren
(brace
multiline_comment|/* read NaT bit first: */
id|ret
op_assign
id|unw_get_gr
c_func
(paren
op_amp
id|info
comma
(paren
id|addr
op_minus
id|PT_R4
)paren
op_div
l_int|8
op_plus
l_int|4
comma
id|data
comma
op_amp
id|nat
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ret
OL
l_int|0
)paren
r_return
id|ret
suffix:semicolon
)brace
r_return
id|unw_access_gr
c_func
(paren
op_amp
id|info
comma
(paren
id|addr
op_minus
id|PT_R4
)paren
op_div
l_int|8
op_plus
l_int|4
comma
id|data
comma
op_amp
id|nat
comma
id|write_access
)paren
suffix:semicolon
r_case
id|PT_B1
suffix:colon
r_case
id|PT_B2
suffix:colon
r_case
id|PT_B3
suffix:colon
r_case
id|PT_B4
suffix:colon
r_case
id|PT_B5
suffix:colon
r_return
id|unw_access_br
c_func
(paren
op_amp
id|info
comma
(paren
id|addr
op_minus
id|PT_B1
)paren
op_div
l_int|8
op_plus
l_int|1
comma
id|data
comma
id|write_access
)paren
suffix:semicolon
r_case
id|PT_AR_EC
suffix:colon
r_return
id|unw_access_ar
c_func
(paren
op_amp
id|info
comma
id|UNW_AR_EC
comma
id|data
comma
id|write_access
)paren
suffix:semicolon
r_case
id|PT_AR_LC
suffix:colon
r_return
id|unw_access_ar
c_func
(paren
op_amp
id|info
comma
id|UNW_AR_LC
comma
id|data
comma
id|write_access
)paren
suffix:semicolon
r_default
suffix:colon
(brace
)brace
r_if
c_cond
(paren
id|addr
op_ge
id|PT_F2
op_logical_and
id|addr
OL
id|PT_F5
op_plus
l_int|16
)paren
r_return
id|access_fr
c_func
(paren
op_amp
id|info
comma
(paren
id|addr
op_minus
id|PT_F2
)paren
op_div
l_int|16
op_plus
l_int|2
comma
(paren
id|addr
op_amp
l_int|8
)paren
op_ne
l_int|0
comma
id|data
comma
id|write_access
)paren
suffix:semicolon
r_else
r_if
c_cond
(paren
id|addr
op_ge
id|PT_F16
op_logical_and
id|addr
OL
id|PT_F31
op_plus
l_int|16
)paren
r_return
id|access_fr
c_func
(paren
op_amp
id|info
comma
(paren
id|addr
op_minus
id|PT_F16
)paren
op_div
l_int|16
op_plus
l_int|16
comma
(paren
id|addr
op_amp
l_int|8
)paren
op_ne
l_int|0
comma
id|data
comma
id|write_access
)paren
suffix:semicolon
r_else
(brace
id|dprintk
c_func
(paren
l_string|&quot;ptrace: rejecting access to register address 0x%lx&bslash;n&quot;
comma
id|addr
)paren
suffix:semicolon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
)brace
)brace
r_else
r_if
c_cond
(paren
id|addr
OL
id|PT_F9
op_plus
l_int|16
)paren
(brace
multiline_comment|/* scratch state */
r_switch
c_cond
(paren
id|addr
)paren
(brace
r_case
id|PT_AR_BSP
suffix:colon
r_if
c_cond
(paren
id|write_access
)paren
multiline_comment|/* FIXME? Account for lack of ``cover&squot;&squot; in the syscall case */
r_return
id|sync_kernel_register_backing_store
c_func
(paren
id|child
comma
op_star
id|data
comma
l_int|1
)paren
suffix:semicolon
r_else
(brace
id|rbs
op_assign
(paren
r_int
r_int
op_star
)paren
id|child
op_plus
id|IA64_RBS_OFFSET
op_div
l_int|8
suffix:semicolon
id|bspstore
op_assign
(paren
r_int
r_int
op_star
)paren
id|pt-&gt;ar_bspstore
suffix:semicolon
id|ndirty
op_assign
id|ia64_rse_num_regs
c_func
(paren
id|rbs
comma
id|rbs
op_plus
(paren
id|pt-&gt;loadrs
op_rshift
l_int|19
)paren
)paren
suffix:semicolon
multiline_comment|/*&n;&t;&t;&t;&t; * If we&squot;re in a system call, no ``cover&squot;&squot; was done.  So to&n;&t;&t;&t;&t; * make things uniform, we&squot;ll add the appropriate displacement&n;&t;&t;&t;&t; * onto bsp if we&squot;re in a system call.&n;&t;&t;&t;&t; */
r_if
c_cond
(paren
op_logical_neg
(paren
id|pt-&gt;cr_ifs
op_amp
(paren
l_int|1UL
op_lshift
l_int|63
)paren
)paren
)paren
(brace
r_struct
id|unw_frame_info
id|info
suffix:semicolon
r_int
r_int
id|cfm
suffix:semicolon
id|unw_init_from_blocked_task
c_func
(paren
op_amp
id|info
comma
id|child
)paren
suffix:semicolon
r_if
c_cond
(paren
id|unw_unwind_to_user
c_func
(paren
op_amp
id|info
)paren
OL
l_int|0
)paren
r_return
op_minus
l_int|1
suffix:semicolon
id|unw_get_cfm
c_func
(paren
op_amp
id|info
comma
op_amp
id|cfm
)paren
suffix:semicolon
id|ndirty
op_add_assign
id|cfm
op_amp
l_int|0x7f
suffix:semicolon
)brace
op_star
id|data
op_assign
(paren
r_int
r_int
)paren
id|ia64_rse_skip_regs
c_func
(paren
id|bspstore
comma
id|ndirty
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
r_case
id|PT_CFM
suffix:colon
r_if
c_cond
(paren
id|pt-&gt;cr_ifs
op_amp
(paren
l_int|1UL
op_lshift
l_int|63
)paren
)paren
(brace
r_if
c_cond
(paren
id|write_access
)paren
id|pt-&gt;cr_ifs
op_assign
(paren
(paren
id|pt-&gt;cr_ifs
op_amp
op_complement
l_int|0x3fffffffffUL
)paren
op_or
(paren
op_star
id|data
op_amp
l_int|0x3fffffffffUL
)paren
)paren
suffix:semicolon
r_else
op_star
id|data
op_assign
id|pt-&gt;cr_ifs
op_amp
l_int|0x3fffffffffUL
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* kernel was entered through a system call */
r_int
r_int
id|cfm
suffix:semicolon
id|unw_init_from_blocked_task
c_func
(paren
op_amp
id|info
comma
id|child
)paren
suffix:semicolon
r_if
c_cond
(paren
id|unw_unwind_to_user
c_func
(paren
op_amp
id|info
)paren
OL
l_int|0
)paren
r_return
op_minus
l_int|1
suffix:semicolon
id|unw_get_cfm
c_func
(paren
op_amp
id|info
comma
op_amp
id|cfm
)paren
suffix:semicolon
r_if
c_cond
(paren
id|write_access
)paren
id|unw_set_cfm
c_func
(paren
op_amp
id|info
comma
(paren
(paren
id|cfm
op_amp
op_complement
l_int|0x3fffffffffU
)paren
op_or
(paren
op_star
id|data
op_amp
l_int|0x3fffffffffUL
)paren
)paren
)paren
suffix:semicolon
r_else
op_star
id|data
op_assign
id|cfm
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
r_case
id|PT_CR_IPSR
suffix:colon
r_if
c_cond
(paren
id|write_access
)paren
id|pt-&gt;cr_ipsr
op_assign
(paren
(paren
op_star
id|data
op_amp
id|IPSR_WRITE_MASK
)paren
op_or
(paren
id|pt-&gt;cr_ipsr
op_amp
op_complement
id|IPSR_WRITE_MASK
)paren
)paren
suffix:semicolon
r_else
op_star
id|data
op_assign
(paren
id|pt-&gt;cr_ipsr
op_amp
id|IPSR_READ_MASK
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
r_case
id|PT_R1
suffix:colon
r_case
id|PT_R2
suffix:colon
r_case
id|PT_R3
suffix:colon
r_case
id|PT_R8
suffix:colon
r_case
id|PT_R9
suffix:colon
r_case
id|PT_R10
suffix:colon
r_case
id|PT_R11
suffix:colon
r_case
id|PT_R12
suffix:colon
r_case
id|PT_R13
suffix:colon
r_case
id|PT_R14
suffix:colon
r_case
id|PT_R15
suffix:colon
r_case
id|PT_R16
suffix:colon
r_case
id|PT_R17
suffix:colon
r_case
id|PT_R18
suffix:colon
r_case
id|PT_R19
suffix:colon
r_case
id|PT_R20
suffix:colon
r_case
id|PT_R21
suffix:colon
r_case
id|PT_R22
suffix:colon
r_case
id|PT_R23
suffix:colon
r_case
id|PT_R24
suffix:colon
r_case
id|PT_R25
suffix:colon
r_case
id|PT_R26
suffix:colon
r_case
id|PT_R27
suffix:colon
r_case
id|PT_R28
suffix:colon
r_case
id|PT_R29
suffix:colon
r_case
id|PT_R30
suffix:colon
r_case
id|PT_R31
suffix:colon
r_case
id|PT_B0
suffix:colon
r_case
id|PT_B6
suffix:colon
r_case
id|PT_B7
suffix:colon
r_case
id|PT_F6
suffix:colon
r_case
id|PT_F6
op_plus
l_int|8
suffix:colon
r_case
id|PT_F7
suffix:colon
r_case
id|PT_F7
op_plus
l_int|8
suffix:colon
r_case
id|PT_F8
suffix:colon
r_case
id|PT_F8
op_plus
l_int|8
suffix:colon
r_case
id|PT_F9
suffix:colon
r_case
id|PT_F9
op_plus
l_int|8
suffix:colon
r_case
id|PT_AR_BSPSTORE
suffix:colon
r_case
id|PT_AR_RSC
suffix:colon
r_case
id|PT_AR_UNAT
suffix:colon
r_case
id|PT_AR_PFS
suffix:colon
r_case
id|PT_AR_RNAT
suffix:colon
r_case
id|PT_AR_CCV
suffix:colon
r_case
id|PT_AR_FPSR
suffix:colon
r_case
id|PT_CR_IIP
suffix:colon
r_case
id|PT_PR
suffix:colon
multiline_comment|/* scratch register */
id|ptr
op_assign
(paren
r_int
r_int
op_star
)paren
(paren
(paren
r_int
)paren
id|pt
op_plus
id|addr
op_minus
id|PT_CR_IPSR
)paren
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
multiline_comment|/* disallow accessing anything else... */
id|dprintk
c_func
(paren
l_string|&quot;ptrace: rejecting access to register address 0x%lx&bslash;n&quot;
comma
id|addr
)paren
suffix:semicolon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
)brace
r_else
(brace
multiline_comment|/* access debug registers */
r_if
c_cond
(paren
op_logical_neg
(paren
id|child-&gt;thread.flags
op_amp
id|IA64_THREAD_DBG_VALID
)paren
)paren
(brace
id|child-&gt;thread.flags
op_or_assign
id|IA64_THREAD_DBG_VALID
suffix:semicolon
id|memset
c_func
(paren
id|child-&gt;thread.dbr
comma
l_int|0
comma
r_sizeof
(paren
id|child-&gt;thread.dbr
)paren
)paren
suffix:semicolon
id|memset
c_func
(paren
id|child-&gt;thread.ibr
comma
l_int|0
comma
r_sizeof
(paren
id|child-&gt;thread.ibr
)paren
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|addr
op_ge
id|PT_IBR
)paren
(brace
id|regnum
op_assign
(paren
id|addr
op_minus
id|PT_IBR
)paren
op_rshift
l_int|3
suffix:semicolon
id|ptr
op_assign
op_amp
id|child-&gt;thread.ibr
(braket
l_int|0
)braket
suffix:semicolon
)brace
r_else
(brace
id|regnum
op_assign
(paren
id|addr
op_minus
id|PT_DBR
)paren
op_rshift
l_int|3
suffix:semicolon
id|ptr
op_assign
op_amp
id|child-&gt;thread.dbr
(braket
l_int|0
)braket
suffix:semicolon
)brace
r_if
c_cond
(paren
id|regnum
op_ge
l_int|8
)paren
(brace
id|dprintk
c_func
(paren
l_string|&quot;ptrace: rejecting access to register address 0x%lx&bslash;n&quot;
comma
id|addr
)paren
suffix:semicolon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
id|ptr
op_add_assign
id|regnum
suffix:semicolon
r_if
c_cond
(paren
id|write_access
)paren
multiline_comment|/* don&squot;t let the user set kernel-level breakpoints... */
op_star
id|ptr
op_assign
op_star
id|data
op_amp
op_complement
(paren
l_int|7UL
op_lshift
l_int|56
)paren
suffix:semicolon
r_else
op_star
id|data
op_assign
op_star
id|ptr
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
r_if
c_cond
(paren
id|write_access
)paren
op_star
id|ptr
op_assign
op_star
id|data
suffix:semicolon
r_else
op_star
id|data
op_assign
op_star
id|ptr
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
macro_line|#else /* !CONFIG_IA64_NEW_UNWIND */
r_static
r_int
DECL|function|access_uarea
id|access_uarea
(paren
r_struct
id|task_struct
op_star
id|child
comma
r_int
r_int
id|addr
comma
r_int
r_int
op_star
id|data
comma
r_int
id|write_access
)paren
(brace
r_int
r_int
op_star
id|ptr
op_assign
l_int|NULL
comma
op_star
id|rbs
comma
op_star
id|bspstore
comma
id|ndirty
comma
id|regnum
suffix:semicolon
r_struct
id|switch_stack
op_star
id|sw
suffix:semicolon
r_struct
id|pt_regs
op_star
id|pt
suffix:semicolon
r_if
c_cond
(paren
(paren
id|addr
op_amp
l_int|0x7
)paren
op_ne
l_int|0
)paren
r_return
op_minus
l_int|1
suffix:semicolon
r_if
c_cond
(paren
id|addr
OL
id|PT_F127
op_plus
l_int|16
)paren
(brace
multiline_comment|/* accessing fph */
r_if
c_cond
(paren
id|write_access
)paren
id|ia64_sync_fph
c_func
(paren
id|child
)paren
suffix:semicolon
r_else
id|ia64_flush_fph
c_func
(paren
id|child
)paren
suffix:semicolon
id|ptr
op_assign
(paren
r_int
r_int
op_star
)paren
(paren
(paren
r_int
r_int
)paren
op_amp
id|child-&gt;thread.fph
op_plus
id|addr
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|addr
OL
id|PT_F9
op_plus
l_int|16
)paren
(brace
multiline_comment|/* accessing switch_stack or pt_regs: */
id|pt
op_assign
id|ia64_task_regs
c_func
(paren
id|child
)paren
suffix:semicolon
id|sw
op_assign
(paren
r_struct
id|switch_stack
op_star
)paren
id|pt
op_minus
l_int|1
suffix:semicolon
r_switch
c_cond
(paren
id|addr
)paren
(brace
r_case
id|PT_NAT_BITS
suffix:colon
r_if
c_cond
(paren
id|write_access
)paren
id|ia64_put_nat_bits
c_func
(paren
id|pt
comma
id|sw
comma
op_star
id|data
)paren
suffix:semicolon
r_else
op_star
id|data
op_assign
id|ia64_get_nat_bits
c_func
(paren
id|pt
comma
id|sw
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
r_case
id|PT_AR_BSP
suffix:colon
r_if
c_cond
(paren
id|write_access
)paren
multiline_comment|/* FIXME? Account for lack of ``cover&squot;&squot; in the syscall case */
r_return
id|sync_kernel_register_backing_store
c_func
(paren
id|child
comma
op_star
id|data
comma
l_int|1
)paren
suffix:semicolon
r_else
(brace
id|rbs
op_assign
(paren
r_int
r_int
op_star
)paren
id|child
op_plus
id|IA64_RBS_OFFSET
op_div
l_int|8
suffix:semicolon
id|bspstore
op_assign
(paren
r_int
r_int
op_star
)paren
id|pt-&gt;ar_bspstore
suffix:semicolon
id|ndirty
op_assign
id|ia64_rse_num_regs
c_func
(paren
id|rbs
comma
id|rbs
op_plus
(paren
id|pt-&gt;loadrs
op_rshift
l_int|19
)paren
)paren
suffix:semicolon
multiline_comment|/*&n;&t;&t;&t;&t; * If we&squot;re in a system call, no ``cover&squot;&squot; was done.  So to&n;&t;&t;&t;&t; * make things uniform, we&squot;ll add the appropriate displacement&n;&t;&t;&t;&t; * onto bsp if we&squot;re in a system call.&n;&t;&t;&t;&t; */
r_if
c_cond
(paren
op_logical_neg
(paren
id|pt-&gt;cr_ifs
op_amp
(paren
l_int|1UL
op_lshift
l_int|63
)paren
)paren
)paren
id|ndirty
op_add_assign
id|sw-&gt;ar_pfs
op_amp
l_int|0x7f
suffix:semicolon
op_star
id|data
op_assign
(paren
r_int
r_int
)paren
id|ia64_rse_skip_regs
c_func
(paren
id|bspstore
comma
id|ndirty
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
r_case
id|PT_CFM
suffix:colon
r_if
c_cond
(paren
id|write_access
)paren
(brace
r_if
c_cond
(paren
id|pt-&gt;cr_ifs
op_amp
(paren
l_int|1UL
op_lshift
l_int|63
)paren
)paren
id|pt-&gt;cr_ifs
op_assign
(paren
(paren
id|pt-&gt;cr_ifs
op_amp
op_complement
l_int|0x3fffffffffUL
)paren
op_or
(paren
op_star
id|data
op_amp
l_int|0x3fffffffffUL
)paren
)paren
suffix:semicolon
r_else
id|sw-&gt;ar_pfs
op_assign
(paren
(paren
id|sw-&gt;ar_pfs
op_amp
op_complement
l_int|0x3fffffffffUL
)paren
op_or
(paren
op_star
id|data
op_amp
l_int|0x3fffffffffUL
)paren
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
r_else
(brace
r_if
c_cond
(paren
(paren
id|pt-&gt;cr_ifs
op_amp
(paren
l_int|1UL
op_lshift
l_int|63
)paren
)paren
op_eq
l_int|0
)paren
op_star
id|data
op_assign
id|sw-&gt;ar_pfs
suffix:semicolon
r_else
multiline_comment|/* return only the CFM */
op_star
id|data
op_assign
id|pt-&gt;cr_ifs
op_amp
l_int|0x3fffffffffUL
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
r_case
id|PT_CR_IPSR
suffix:colon
r_if
c_cond
(paren
id|write_access
)paren
id|pt-&gt;cr_ipsr
op_assign
(paren
(paren
op_star
id|data
op_amp
id|IPSR_WRITE_MASK
)paren
op_or
(paren
id|pt-&gt;cr_ipsr
op_amp
op_complement
id|IPSR_WRITE_MASK
)paren
)paren
suffix:semicolon
r_else
op_star
id|data
op_assign
(paren
id|pt-&gt;cr_ipsr
op_amp
id|IPSR_READ_MASK
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
r_case
id|PT_AR_EC
suffix:colon
r_if
c_cond
(paren
id|write_access
)paren
id|sw-&gt;ar_pfs
op_assign
(paren
(paren
(paren
op_star
id|data
op_amp
l_int|0x3f
)paren
op_lshift
l_int|52
)paren
op_or
(paren
id|sw-&gt;ar_pfs
op_amp
op_complement
(paren
l_int|0x3fUL
op_lshift
l_int|52
)paren
)paren
)paren
suffix:semicolon
r_else
op_star
id|data
op_assign
(paren
id|sw-&gt;ar_pfs
op_rshift
l_int|52
)paren
op_amp
l_int|0x3f
suffix:semicolon
r_break
suffix:semicolon
r_case
id|PT_R1
suffix:colon
r_case
id|PT_R2
suffix:colon
r_case
id|PT_R3
suffix:colon
r_case
id|PT_R4
suffix:colon
r_case
id|PT_R5
suffix:colon
r_case
id|PT_R6
suffix:colon
r_case
id|PT_R7
suffix:colon
r_case
id|PT_R8
suffix:colon
r_case
id|PT_R9
suffix:colon
r_case
id|PT_R10
suffix:colon
r_case
id|PT_R11
suffix:colon
r_case
id|PT_R12
suffix:colon
r_case
id|PT_R13
suffix:colon
r_case
id|PT_R14
suffix:colon
r_case
id|PT_R15
suffix:colon
r_case
id|PT_R16
suffix:colon
r_case
id|PT_R17
suffix:colon
r_case
id|PT_R18
suffix:colon
r_case
id|PT_R19
suffix:colon
r_case
id|PT_R20
suffix:colon
r_case
id|PT_R21
suffix:colon
r_case
id|PT_R22
suffix:colon
r_case
id|PT_R23
suffix:colon
r_case
id|PT_R24
suffix:colon
r_case
id|PT_R25
suffix:colon
r_case
id|PT_R26
suffix:colon
r_case
id|PT_R27
suffix:colon
r_case
id|PT_R28
suffix:colon
r_case
id|PT_R29
suffix:colon
r_case
id|PT_R30
suffix:colon
r_case
id|PT_R31
suffix:colon
r_case
id|PT_B0
suffix:colon
r_case
id|PT_B1
suffix:colon
r_case
id|PT_B2
suffix:colon
r_case
id|PT_B3
suffix:colon
r_case
id|PT_B4
suffix:colon
r_case
id|PT_B5
suffix:colon
r_case
id|PT_B6
suffix:colon
r_case
id|PT_B7
suffix:colon
r_case
id|PT_F2
suffix:colon
r_case
id|PT_F2
op_plus
l_int|8
suffix:colon
r_case
id|PT_F3
suffix:colon
r_case
id|PT_F3
op_plus
l_int|8
suffix:colon
r_case
id|PT_F4
suffix:colon
r_case
id|PT_F4
op_plus
l_int|8
suffix:colon
r_case
id|PT_F5
suffix:colon
r_case
id|PT_F5
op_plus
l_int|8
suffix:colon
r_case
id|PT_F6
suffix:colon
r_case
id|PT_F6
op_plus
l_int|8
suffix:colon
r_case
id|PT_F7
suffix:colon
r_case
id|PT_F7
op_plus
l_int|8
suffix:colon
r_case
id|PT_F8
suffix:colon
r_case
id|PT_F8
op_plus
l_int|8
suffix:colon
r_case
id|PT_F9
suffix:colon
r_case
id|PT_F9
op_plus
l_int|8
suffix:colon
r_case
id|PT_F10
suffix:colon
r_case
id|PT_F10
op_plus
l_int|8
suffix:colon
r_case
id|PT_F11
suffix:colon
r_case
id|PT_F11
op_plus
l_int|8
suffix:colon
r_case
id|PT_F12
suffix:colon
r_case
id|PT_F12
op_plus
l_int|8
suffix:colon
r_case
id|PT_F13
suffix:colon
r_case
id|PT_F13
op_plus
l_int|8
suffix:colon
r_case
id|PT_F14
suffix:colon
r_case
id|PT_F14
op_plus
l_int|8
suffix:colon
r_case
id|PT_F15
suffix:colon
r_case
id|PT_F15
op_plus
l_int|8
suffix:colon
r_case
id|PT_F16
suffix:colon
r_case
id|PT_F16
op_plus
l_int|8
suffix:colon
r_case
id|PT_F17
suffix:colon
r_case
id|PT_F17
op_plus
l_int|8
suffix:colon
r_case
id|PT_F18
suffix:colon
r_case
id|PT_F18
op_plus
l_int|8
suffix:colon
r_case
id|PT_F19
suffix:colon
r_case
id|PT_F19
op_plus
l_int|8
suffix:colon
r_case
id|PT_F20
suffix:colon
r_case
id|PT_F20
op_plus
l_int|8
suffix:colon
r_case
id|PT_F21
suffix:colon
r_case
id|PT_F21
op_plus
l_int|8
suffix:colon
r_case
id|PT_F22
suffix:colon
r_case
id|PT_F22
op_plus
l_int|8
suffix:colon
r_case
id|PT_F23
suffix:colon
r_case
id|PT_F23
op_plus
l_int|8
suffix:colon
r_case
id|PT_F24
suffix:colon
r_case
id|PT_F24
op_plus
l_int|8
suffix:colon
r_case
id|PT_F25
suffix:colon
r_case
id|PT_F25
op_plus
l_int|8
suffix:colon
r_case
id|PT_F26
suffix:colon
r_case
id|PT_F26
op_plus
l_int|8
suffix:colon
r_case
id|PT_F27
suffix:colon
r_case
id|PT_F27
op_plus
l_int|8
suffix:colon
r_case
id|PT_F28
suffix:colon
r_case
id|PT_F28
op_plus
l_int|8
suffix:colon
r_case
id|PT_F29
suffix:colon
r_case
id|PT_F29
op_plus
l_int|8
suffix:colon
r_case
id|PT_F30
suffix:colon
r_case
id|PT_F30
op_plus
l_int|8
suffix:colon
r_case
id|PT_F31
suffix:colon
r_case
id|PT_F31
op_plus
l_int|8
suffix:colon
r_case
id|PT_AR_BSPSTORE
suffix:colon
r_case
id|PT_AR_RSC
suffix:colon
r_case
id|PT_AR_UNAT
suffix:colon
r_case
id|PT_AR_PFS
suffix:colon
r_case
id|PT_AR_RNAT
suffix:colon
r_case
id|PT_AR_CCV
suffix:colon
r_case
id|PT_AR_FPSR
suffix:colon
r_case
id|PT_CR_IIP
suffix:colon
r_case
id|PT_PR
suffix:colon
r_case
id|PT_AR_LC
suffix:colon
id|ptr
op_assign
(paren
r_int
r_int
op_star
)paren
(paren
(paren
r_int
)paren
id|sw
op_plus
id|addr
op_minus
id|PT_NAT_BITS
)paren
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
multiline_comment|/* disallow accessing anything else... */
r_return
op_minus
l_int|1
suffix:semicolon
)brace
)brace
r_else
(brace
multiline_comment|/* access debug registers */
r_if
c_cond
(paren
op_logical_neg
(paren
id|child-&gt;thread.flags
op_amp
id|IA64_THREAD_DBG_VALID
)paren
)paren
(brace
id|child-&gt;thread.flags
op_or_assign
id|IA64_THREAD_DBG_VALID
suffix:semicolon
id|memset
c_func
(paren
id|child-&gt;thread.dbr
comma
l_int|0
comma
r_sizeof
id|child-&gt;thread.dbr
)paren
suffix:semicolon
id|memset
c_func
(paren
id|child-&gt;thread.ibr
comma
l_int|0
comma
r_sizeof
id|child-&gt;thread.ibr
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|addr
op_ge
id|PT_IBR
)paren
(brace
id|regnum
op_assign
(paren
id|addr
op_minus
id|PT_IBR
)paren
op_rshift
l_int|3
suffix:semicolon
id|ptr
op_assign
op_amp
id|child-&gt;thread.ibr
(braket
l_int|0
)braket
suffix:semicolon
)brace
r_else
(brace
id|regnum
op_assign
(paren
id|addr
op_minus
id|PT_DBR
)paren
op_rshift
l_int|3
suffix:semicolon
id|ptr
op_assign
op_amp
id|child-&gt;thread.dbr
(braket
l_int|0
)braket
suffix:semicolon
)brace
r_if
c_cond
(paren
id|regnum
op_ge
l_int|8
)paren
r_return
op_minus
l_int|1
suffix:semicolon
id|ptr
op_add_assign
id|regnum
suffix:semicolon
r_if
c_cond
(paren
id|write_access
)paren
multiline_comment|/* don&squot;t let the user set kernel-level breakpoints... */
op_star
id|ptr
op_assign
op_star
id|data
op_amp
op_complement
(paren
l_int|7UL
op_lshift
l_int|56
)paren
suffix:semicolon
r_else
op_star
id|data
op_assign
op_star
id|ptr
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
r_if
c_cond
(paren
id|write_access
)paren
op_star
id|ptr
op_assign
op_star
id|data
suffix:semicolon
r_else
op_star
id|data
op_assign
op_star
id|ptr
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
macro_line|#endif /* !CONFIG_IA64_NEW_UNWIND */
id|asmlinkage
r_int
DECL|function|sys_ptrace
id|sys_ptrace
(paren
r_int
id|request
comma
id|pid_t
id|pid
comma
r_int
r_int
id|addr
comma
r_int
r_int
id|data
comma
r_int
id|arg4
comma
r_int
id|arg5
comma
r_int
id|arg6
comma
r_int
id|arg7
comma
r_int
id|stack
)paren
(brace
r_struct
id|pt_regs
op_star
id|regs
op_assign
(paren
r_struct
id|pt_regs
op_star
)paren
op_amp
id|stack
suffix:semicolon
r_struct
id|task_struct
op_star
id|child
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
r_int
id|ret
suffix:semicolon
id|lock_kernel
c_func
(paren
)paren
suffix:semicolon
id|ret
op_assign
op_minus
id|EPERM
suffix:semicolon
r_if
c_cond
(paren
id|request
op_eq
id|PTRACE_TRACEME
)paren
(brace
multiline_comment|/* are we already being traced? */
r_if
c_cond
(paren
id|current-&gt;ptrace
op_amp
id|PT_PTRACED
)paren
r_goto
id|out
suffix:semicolon
id|current-&gt;ptrace
op_or_assign
id|PT_PTRACED
suffix:semicolon
id|ret
op_assign
l_int|0
suffix:semicolon
r_goto
id|out
suffix:semicolon
)brace
id|ret
op_assign
op_minus
id|ESRCH
suffix:semicolon
id|read_lock
c_func
(paren
op_amp
id|tasklist_lock
)paren
suffix:semicolon
(brace
id|child
op_assign
id|find_task_by_pid
c_func
(paren
id|pid
)paren
suffix:semicolon
r_if
c_cond
(paren
id|child
)paren
id|get_task_struct
c_func
(paren
id|child
)paren
suffix:semicolon
)brace
id|read_unlock
c_func
(paren
op_amp
id|tasklist_lock
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|child
)paren
r_goto
id|out
suffix:semicolon
id|ret
op_assign
op_minus
id|EPERM
suffix:semicolon
r_if
c_cond
(paren
id|pid
op_eq
l_int|1
)paren
multiline_comment|/* no messing around with init! */
r_goto
id|out_tsk
suffix:semicolon
r_if
c_cond
(paren
id|request
op_eq
id|PTRACE_ATTACH
)paren
(brace
r_if
c_cond
(paren
id|child
op_eq
id|current
)paren
r_goto
id|out_tsk
suffix:semicolon
r_if
c_cond
(paren
(paren
op_logical_neg
id|child-&gt;dumpable
op_logical_or
(paren
id|current-&gt;uid
op_ne
id|child-&gt;euid
)paren
op_logical_or
(paren
id|current-&gt;uid
op_ne
id|child-&gt;suid
)paren
op_logical_or
(paren
id|current-&gt;uid
op_ne
id|child-&gt;uid
)paren
op_logical_or
(paren
id|current-&gt;gid
op_ne
id|child-&gt;egid
)paren
op_logical_or
(paren
id|current-&gt;gid
op_ne
id|child-&gt;sgid
)paren
op_logical_or
(paren
op_logical_neg
id|cap_issubset
c_func
(paren
id|child-&gt;cap_permitted
comma
id|current-&gt;cap_permitted
)paren
)paren
op_logical_or
(paren
id|current-&gt;gid
op_ne
id|child-&gt;gid
)paren
)paren
op_logical_and
op_logical_neg
id|capable
c_func
(paren
id|CAP_SYS_PTRACE
)paren
)paren
r_goto
id|out_tsk
suffix:semicolon
multiline_comment|/* the same process cannot be attached many times */
r_if
c_cond
(paren
id|child-&gt;ptrace
op_amp
id|PT_PTRACED
)paren
r_goto
id|out_tsk
suffix:semicolon
id|child-&gt;ptrace
op_or_assign
id|PT_PTRACED
suffix:semicolon
r_if
c_cond
(paren
id|child-&gt;p_pptr
op_ne
id|current
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
id|write_lock_irqsave
c_func
(paren
op_amp
id|tasklist_lock
comma
id|flags
)paren
suffix:semicolon
id|REMOVE_LINKS
c_func
(paren
id|child
)paren
suffix:semicolon
id|child-&gt;p_pptr
op_assign
id|current
suffix:semicolon
id|SET_LINKS
c_func
(paren
id|child
)paren
suffix:semicolon
id|write_unlock_irqrestore
c_func
(paren
op_amp
id|tasklist_lock
comma
id|flags
)paren
suffix:semicolon
)brace
id|send_sig
c_func
(paren
id|SIGSTOP
comma
id|child
comma
l_int|1
)paren
suffix:semicolon
id|ret
op_assign
l_int|0
suffix:semicolon
r_goto
id|out_tsk
suffix:semicolon
)brace
id|ret
op_assign
op_minus
id|ESRCH
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|child-&gt;ptrace
op_amp
id|PT_PTRACED
)paren
)paren
r_goto
id|out_tsk
suffix:semicolon
r_if
c_cond
(paren
id|child-&gt;state
op_ne
id|TASK_STOPPED
)paren
(brace
r_if
c_cond
(paren
id|request
op_ne
id|PTRACE_KILL
)paren
r_goto
id|out_tsk
suffix:semicolon
)brace
r_if
c_cond
(paren
id|child-&gt;p_pptr
op_ne
id|current
)paren
r_goto
id|out_tsk
suffix:semicolon
r_switch
c_cond
(paren
id|request
)paren
(brace
r_case
id|PTRACE_PEEKTEXT
suffix:colon
r_case
id|PTRACE_PEEKDATA
suffix:colon
multiline_comment|/* read word at location addr */
r_if
c_cond
(paren
op_logical_neg
(paren
id|child-&gt;thread.flags
op_amp
id|IA64_THREAD_KRBS_SYNCED
)paren
)paren
(brace
r_struct
id|mm_struct
op_star
id|mm
suffix:semicolon
r_int
id|do_sync
suffix:semicolon
id|task_lock
c_func
(paren
id|child
)paren
suffix:semicolon
(brace
id|mm
op_assign
id|child-&gt;mm
suffix:semicolon
id|do_sync
op_assign
id|mm
op_logical_and
(paren
id|atomic_read
c_func
(paren
op_amp
id|mm-&gt;mm_users
)paren
OG
l_int|1
)paren
suffix:semicolon
)brace
id|task_unlock
c_func
(paren
id|child
)paren
suffix:semicolon
r_if
c_cond
(paren
id|do_sync
)paren
id|sync_thread_rbs
c_func
(paren
id|child
comma
id|mm
comma
l_int|0
)paren
suffix:semicolon
)brace
id|ret
op_assign
id|ia64_peek
c_func
(paren
id|regs
comma
id|child
comma
id|addr
comma
op_amp
id|data
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ret
op_eq
l_int|0
)paren
(brace
id|ret
op_assign
id|data
suffix:semicolon
id|regs-&gt;r8
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* ensure &quot;ret&quot; is not mistaken as an error code */
)brace
r_goto
id|out_tsk
suffix:semicolon
r_case
id|PTRACE_POKETEXT
suffix:colon
r_case
id|PTRACE_POKEDATA
suffix:colon
multiline_comment|/* write the word at location addr */
r_if
c_cond
(paren
op_logical_neg
(paren
id|child-&gt;thread.flags
op_amp
id|IA64_THREAD_KRBS_SYNCED
)paren
)paren
(brace
r_struct
id|mm_struct
op_star
id|mm
suffix:semicolon
r_int
id|do_sync
suffix:semicolon
id|task_lock
c_func
(paren
id|child
)paren
suffix:semicolon
(brace
id|mm
op_assign
id|child-&gt;mm
suffix:semicolon
id|do_sync
op_assign
id|mm
op_logical_and
(paren
id|atomic_read
c_func
(paren
op_amp
id|child-&gt;mm-&gt;mm_users
)paren
OG
l_int|1
)paren
suffix:semicolon
)brace
id|task_unlock
c_func
(paren
id|child
)paren
suffix:semicolon
r_if
c_cond
(paren
id|do_sync
)paren
id|sync_thread_rbs
c_func
(paren
id|child
comma
id|mm
comma
l_int|1
)paren
suffix:semicolon
)brace
id|ret
op_assign
id|ia64_poke
c_func
(paren
id|regs
comma
id|child
comma
id|addr
comma
id|data
)paren
suffix:semicolon
r_goto
id|out_tsk
suffix:semicolon
r_case
id|PTRACE_PEEKUSR
suffix:colon
multiline_comment|/* read the word at addr in the USER area */
r_if
c_cond
(paren
id|access_uarea
c_func
(paren
id|child
comma
id|addr
comma
op_amp
id|data
comma
l_int|0
)paren
OL
l_int|0
)paren
(brace
id|ret
op_assign
op_minus
id|EIO
suffix:semicolon
r_goto
id|out_tsk
suffix:semicolon
)brace
id|ret
op_assign
id|data
suffix:semicolon
id|regs-&gt;r8
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* ensure &quot;ret&quot; is not mistaken as an error code */
r_goto
id|out_tsk
suffix:semicolon
r_case
id|PTRACE_POKEUSR
suffix:colon
multiline_comment|/* write the word at addr in the USER area */
r_if
c_cond
(paren
id|access_uarea
c_func
(paren
id|child
comma
id|addr
comma
op_amp
id|data
comma
l_int|1
)paren
OL
l_int|0
)paren
(brace
id|ret
op_assign
op_minus
id|EIO
suffix:semicolon
r_goto
id|out_tsk
suffix:semicolon
)brace
id|ret
op_assign
l_int|0
suffix:semicolon
r_goto
id|out_tsk
suffix:semicolon
r_case
id|PTRACE_GETSIGINFO
suffix:colon
id|ret
op_assign
op_minus
id|EIO
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|access_ok
c_func
(paren
id|VERIFY_WRITE
comma
id|data
comma
r_sizeof
(paren
id|siginfo_t
)paren
)paren
op_logical_or
id|child-&gt;thread.siginfo
op_eq
l_int|0
)paren
r_goto
id|out_tsk
suffix:semicolon
id|copy_to_user
c_func
(paren
(paren
id|siginfo_t
op_star
)paren
id|data
comma
id|child-&gt;thread.siginfo
comma
r_sizeof
(paren
id|siginfo_t
)paren
)paren
suffix:semicolon
id|ret
op_assign
l_int|0
suffix:semicolon
r_goto
id|out_tsk
suffix:semicolon
r_break
suffix:semicolon
r_case
id|PTRACE_SETSIGINFO
suffix:colon
id|ret
op_assign
op_minus
id|EIO
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|access_ok
c_func
(paren
id|VERIFY_READ
comma
id|data
comma
r_sizeof
(paren
id|siginfo_t
)paren
)paren
op_logical_or
id|child-&gt;thread.siginfo
op_eq
l_int|0
)paren
r_goto
id|out_tsk
suffix:semicolon
id|copy_from_user
c_func
(paren
id|child-&gt;thread.siginfo
comma
(paren
id|siginfo_t
op_star
)paren
id|data
comma
r_sizeof
(paren
id|siginfo_t
)paren
)paren
suffix:semicolon
id|ret
op_assign
l_int|0
suffix:semicolon
r_goto
id|out_tsk
suffix:semicolon
r_case
id|PTRACE_SYSCALL
suffix:colon
multiline_comment|/* continue and stop at next (return from) syscall */
r_case
id|PTRACE_CONT
suffix:colon
multiline_comment|/* restart after signal. */
id|ret
op_assign
op_minus
id|EIO
suffix:semicolon
r_if
c_cond
(paren
id|data
OG
id|_NSIG
)paren
r_goto
id|out_tsk
suffix:semicolon
r_if
c_cond
(paren
id|request
op_eq
id|PTRACE_SYSCALL
)paren
id|child-&gt;ptrace
op_or_assign
id|PT_TRACESYS
suffix:semicolon
r_else
id|child-&gt;ptrace
op_and_assign
op_complement
id|PT_TRACESYS
suffix:semicolon
id|child-&gt;exit_code
op_assign
id|data
suffix:semicolon
multiline_comment|/* make sure the single step/take-branch tra bits are not set: */
id|ia64_psr
c_func
(paren
id|ia64_task_regs
c_func
(paren
id|child
)paren
)paren
op_member_access_from_pointer
id|ss
op_assign
l_int|0
suffix:semicolon
id|ia64_psr
c_func
(paren
id|ia64_task_regs
c_func
(paren
id|child
)paren
)paren
op_member_access_from_pointer
id|tb
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* Turn off flag indicating that the KRBS is sync&squot;d with child&squot;s VM: */
id|child-&gt;thread.flags
op_and_assign
op_complement
id|IA64_THREAD_KRBS_SYNCED
suffix:semicolon
id|wake_up_process
c_func
(paren
id|child
)paren
suffix:semicolon
id|ret
op_assign
l_int|0
suffix:semicolon
r_goto
id|out_tsk
suffix:semicolon
r_case
id|PTRACE_KILL
suffix:colon
multiline_comment|/*&n;&t;&t; * Make the child exit.  Best I can do is send it a&n;&t;&t; * sigkill.  Perhaps it should be put in the status&n;&t;&t; * that it wants to exit.&n;&t;&t; */
r_if
c_cond
(paren
id|child-&gt;state
op_eq
id|TASK_ZOMBIE
)paren
multiline_comment|/* already dead */
r_goto
id|out_tsk
suffix:semicolon
id|child-&gt;exit_code
op_assign
id|SIGKILL
suffix:semicolon
multiline_comment|/* make sure the single step/take-branch tra bits are not set: */
id|ia64_psr
c_func
(paren
id|ia64_task_regs
c_func
(paren
id|child
)paren
)paren
op_member_access_from_pointer
id|ss
op_assign
l_int|0
suffix:semicolon
id|ia64_psr
c_func
(paren
id|ia64_task_regs
c_func
(paren
id|child
)paren
)paren
op_member_access_from_pointer
id|tb
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* Turn off flag indicating that the KRBS is sync&squot;d with child&squot;s VM: */
id|child-&gt;thread.flags
op_and_assign
op_complement
id|IA64_THREAD_KRBS_SYNCED
suffix:semicolon
id|wake_up_process
c_func
(paren
id|child
)paren
suffix:semicolon
id|ret
op_assign
l_int|0
suffix:semicolon
r_goto
id|out_tsk
suffix:semicolon
r_case
id|PTRACE_SINGLESTEP
suffix:colon
multiline_comment|/* let child execute for one instruction */
r_case
id|PTRACE_SINGLEBLOCK
suffix:colon
id|ret
op_assign
op_minus
id|EIO
suffix:semicolon
r_if
c_cond
(paren
id|data
OG
id|_NSIG
)paren
r_goto
id|out_tsk
suffix:semicolon
id|child-&gt;ptrace
op_and_assign
op_complement
id|PT_TRACESYS
suffix:semicolon
r_if
c_cond
(paren
id|request
op_eq
id|PTRACE_SINGLESTEP
)paren
(brace
id|ia64_psr
c_func
(paren
id|ia64_task_regs
c_func
(paren
id|child
)paren
)paren
op_member_access_from_pointer
id|ss
op_assign
l_int|1
suffix:semicolon
)brace
r_else
(brace
id|ia64_psr
c_func
(paren
id|ia64_task_regs
c_func
(paren
id|child
)paren
)paren
op_member_access_from_pointer
id|tb
op_assign
l_int|1
suffix:semicolon
)brace
id|child-&gt;exit_code
op_assign
id|data
suffix:semicolon
multiline_comment|/* Turn off flag indicating that the KRBS is sync&squot;d with child&squot;s VM: */
id|child-&gt;thread.flags
op_and_assign
op_complement
id|IA64_THREAD_KRBS_SYNCED
suffix:semicolon
multiline_comment|/* give it a chance to run. */
id|wake_up_process
c_func
(paren
id|child
)paren
suffix:semicolon
id|ret
op_assign
l_int|0
suffix:semicolon
r_goto
id|out_tsk
suffix:semicolon
r_case
id|PTRACE_DETACH
suffix:colon
multiline_comment|/* detach a process that was attached. */
id|ret
op_assign
op_minus
id|EIO
suffix:semicolon
r_if
c_cond
(paren
id|data
OG
id|_NSIG
)paren
r_goto
id|out_tsk
suffix:semicolon
id|child-&gt;ptrace
op_and_assign
op_complement
(paren
id|PT_PTRACED
op_or
id|PT_TRACESYS
)paren
suffix:semicolon
id|child-&gt;exit_code
op_assign
id|data
suffix:semicolon
id|write_lock_irqsave
c_func
(paren
op_amp
id|tasklist_lock
comma
id|flags
)paren
suffix:semicolon
id|REMOVE_LINKS
c_func
(paren
id|child
)paren
suffix:semicolon
id|child-&gt;p_pptr
op_assign
id|child-&gt;p_opptr
suffix:semicolon
id|SET_LINKS
c_func
(paren
id|child
)paren
suffix:semicolon
id|write_unlock_irqrestore
c_func
(paren
op_amp
id|tasklist_lock
comma
id|flags
)paren
suffix:semicolon
multiline_comment|/* make sure the single step/take-branch tra bits are not set: */
id|ia64_psr
c_func
(paren
id|ia64_task_regs
c_func
(paren
id|child
)paren
)paren
op_member_access_from_pointer
id|ss
op_assign
l_int|0
suffix:semicolon
id|ia64_psr
c_func
(paren
id|ia64_task_regs
c_func
(paren
id|child
)paren
)paren
op_member_access_from_pointer
id|tb
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* Turn off flag indicating that the KRBS is sync&squot;d with child&squot;s VM: */
id|child-&gt;thread.flags
op_and_assign
op_complement
id|IA64_THREAD_KRBS_SYNCED
suffix:semicolon
id|wake_up_process
c_func
(paren
id|child
)paren
suffix:semicolon
id|ret
op_assign
l_int|0
suffix:semicolon
r_goto
id|out_tsk
suffix:semicolon
r_default
suffix:colon
id|ret
op_assign
op_minus
id|EIO
suffix:semicolon
r_goto
id|out_tsk
suffix:semicolon
)brace
id|out_tsk
suffix:colon
id|free_task_struct
c_func
(paren
id|child
)paren
suffix:semicolon
id|out
suffix:colon
id|unlock_kernel
c_func
(paren
)paren
suffix:semicolon
r_return
id|ret
suffix:semicolon
)brace
r_void
DECL|function|syscall_trace
id|syscall_trace
(paren
r_void
)paren
(brace
r_if
c_cond
(paren
(paren
id|current-&gt;ptrace
op_amp
(paren
id|PT_PTRACED
op_or
id|PT_TRACESYS
)paren
)paren
op_ne
(paren
id|PT_PTRACED
op_or
id|PT_TRACESYS
)paren
)paren
r_return
suffix:semicolon
id|current-&gt;exit_code
op_assign
id|SIGTRAP
suffix:semicolon
id|set_current_state
c_func
(paren
id|TASK_STOPPED
)paren
suffix:semicolon
id|notify_parent
c_func
(paren
id|current
comma
id|SIGCHLD
)paren
suffix:semicolon
id|schedule
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * This isn&squot;t the same as continuing with a signal, but it&n;&t; * will do for normal use.  strace only continues with a&n;&t; * signal if the stopping signal is not SIGTRAP.  -brl&n;&t; */
r_if
c_cond
(paren
id|current-&gt;exit_code
)paren
(brace
id|send_sig
c_func
(paren
id|current-&gt;exit_code
comma
id|current
comma
l_int|1
)paren
suffix:semicolon
id|current-&gt;exit_code
op_assign
l_int|0
suffix:semicolon
)brace
)brace
eof
