{"vcs1":{"timestamp_begin":1760942646.613215001, "rt":2.47, "ut":1.68, "st":0.21}}
{"vcselab":{"timestamp_begin":1760942649.160232746, "rt":0.65, "ut":0.25, "st":0.09}}
{"link":{"timestamp_begin":1760942649.868412393, "rt":0.24, "ut":0.08, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1760942646.174386832}
{"VCS_COMP_START_TIME": 1760942646.174386832}
{"VCS_COMP_END_TIME": 1760942652.409395400}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/top_tb.sv -debug_access+all -full64 -debug_region+cell +memcbk -f /home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./src/rtl_sim.f +incdir+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./src+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./include+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim +define+prog0 +prog_path=/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/prog0 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 373512}}
{"vcselab": {"peak_mem": 247088}}
