This repository contains a Verilog HDL implementation and testbench for a **Full Adder** â€” a key combinational circuit used in binary arithmetic operations.

## ðŸ“˜ Description

A **Full Adder** performs the addition of three 1-bit binary inputs:
- **A**, **B** â€“ Data inputs
- **Cin** â€“ Carry input (from a previous stage)

It produces:
- **Sum** = A âŠ• B âŠ• Cin
- **Carry** = (A âŠ• B) â‹… Cin + A â‹… B

### ðŸ’¡ Truth Table

| A | B | Cin | Sum | Carry |
|---|---|-----|-----|--------|
| 0 | 0 |  0  |  0  |   0    |
| 0 | 0 |  1  |  1  |   0    |
| 0 | 1 |  0  |  1  |   0    |
| 0 | 1 |  1  |  0  |   1    |
| 1 | 0 |  0  |  1  |   0    |
| 1 | 0 |  1  |  0  |   1    |
| 1 | 1 |  0  |  0  |   1    |
| 1 | 1 |  1  |  1  |   1    |
