// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "12/05/2023 21:30:00"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_level (
	i_rst,
	i_clk,
	i_rx,
	o_tx);
input 	i_rst;
input 	i_clk;
input 	i_rx;
output 	o_tx;

// Design Ports Information
// o_tx	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_rst	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_rx	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \o_tx~output_o ;
wire \i_clk~input_o ;
wire \i_clk~inputclkctrl_outclk ;
wire \serialFPGA1|uart_top|speed_tx|cnt[0]~13_combout ;
wire \i_rst~input_o ;
wire \i_rst~inputclkctrl_outclk ;
wire \serialFPGA1|uart_top|speed_tx|Equal0~1_combout ;
wire \serialFPGA1|uart_top|transmitter|ready~feeder_combout ;
wire \serialFPGA1|uart_top|transmitter|ready~q ;
wire \serialFPGA1|serialFPGA_fsm_rx1|currentState.init~feeder_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|currentState.init~q ;
wire \xtea_engine1|fsm|nextState~2_combout ;
wire \i_rx~input_o ;
wire \serialFPGA1|uart_top|speed_rx|cnt[0]~13_combout ;
wire \serialFPGA1|uart_top|receiver|rs232_rx0~feeder_combout ;
wire \serialFPGA1|uart_top|receiver|rs232_rx0~q ;
wire \serialFPGA1|uart_top|receiver|rs232_rx1~q ;
wire \serialFPGA1|uart_top|receiver|rs232_rx2~q ;
wire \serialFPGA1|uart_top|receiver|rs232_rx3~feeder_combout ;
wire \serialFPGA1|uart_top|receiver|rs232_rx3~q ;
wire \serialFPGA1|uart_top|receiver|neg_rs232_rx~0_combout ;
wire \serialFPGA1|uart_top|receiver|num[1]~1_combout ;
wire \serialFPGA1|uart_top|receiver|bps_start_r~0_combout ;
wire \serialFPGA1|uart_top|receiver|bps_start_r~q ;
wire \serialFPGA1|uart_top|speed_rx|Equal0~2_combout ;
wire \serialFPGA1|uart_top|speed_rx|cnt[11]~36 ;
wire \serialFPGA1|uart_top|speed_rx|cnt[12]~37_combout ;
wire \serialFPGA1|uart_top|speed_rx|Equal0~0_combout ;
wire \serialFPGA1|uart_top|speed_rx|Equal0~1_combout ;
wire \serialFPGA1|uart_top|speed_rx|Equal0~3_combout ;
wire \serialFPGA1|uart_top|speed_rx|process_0~0_combout ;
wire \serialFPGA1|uart_top|speed_rx|cnt[0]~14 ;
wire \serialFPGA1|uart_top|speed_rx|cnt[1]~15_combout ;
wire \serialFPGA1|uart_top|speed_rx|cnt[1]~16 ;
wire \serialFPGA1|uart_top|speed_rx|cnt[2]~17_combout ;
wire \serialFPGA1|uart_top|speed_rx|cnt[2]~18 ;
wire \serialFPGA1|uart_top|speed_rx|cnt[3]~19_combout ;
wire \serialFPGA1|uart_top|speed_rx|cnt[3]~20 ;
wire \serialFPGA1|uart_top|speed_rx|cnt[4]~21_combout ;
wire \serialFPGA1|uart_top|speed_rx|cnt[4]~22 ;
wire \serialFPGA1|uart_top|speed_rx|cnt[5]~23_combout ;
wire \serialFPGA1|uart_top|speed_rx|cnt[5]~24 ;
wire \serialFPGA1|uart_top|speed_rx|cnt[6]~25_combout ;
wire \serialFPGA1|uart_top|speed_rx|cnt[6]~26 ;
wire \serialFPGA1|uart_top|speed_rx|cnt[7]~27_combout ;
wire \serialFPGA1|uart_top|speed_rx|cnt[7]~28 ;
wire \serialFPGA1|uart_top|speed_rx|cnt[8]~29_combout ;
wire \serialFPGA1|uart_top|speed_rx|cnt[8]~30 ;
wire \serialFPGA1|uart_top|speed_rx|cnt[9]~31_combout ;
wire \serialFPGA1|uart_top|speed_rx|cnt[9]~32 ;
wire \serialFPGA1|uart_top|speed_rx|cnt[10]~33_combout ;
wire \serialFPGA1|uart_top|speed_rx|cnt[10]~34 ;
wire \serialFPGA1|uart_top|speed_rx|cnt[11]~35_combout ;
wire \serialFPGA1|uart_top|speed_rx|process_1~2_combout ;
wire \serialFPGA1|uart_top|speed_rx|process_1~1_combout ;
wire \serialFPGA1|uart_top|speed_rx|process_1~0_combout ;
wire \serialFPGA1|uart_top|speed_rx|process_1~3_combout ;
wire \serialFPGA1|uart_top|speed_rx|clk_bps_r~q ;
wire \serialFPGA1|uart_top|receiver|num[3]~0_combout ;
wire \serialFPGA1|uart_top|receiver|Add0~1_combout ;
wire \serialFPGA1|uart_top|receiver|num[2]~3_combout ;
wire \serialFPGA1|uart_top|receiver|Add0~0_combout ;
wire \serialFPGA1|uart_top|receiver|num[3]~2_combout ;
wire \serialFPGA1|uart_top|receiver|rx_temp_data[7]~0_combout ;
wire \serialFPGA1|uart_top|receiver|rx_int_i~0_combout ;
wire \serialFPGA1|uart_top|receiver|rx_int_i~q ;
wire \serialFPGA1|uart_top|receiver|num[0]~4_combout ;
wire \serialFPGA1|uart_top|receiver|rx_temp_data[6]~1_combout ;
wire \serialFPGA1|uart_top|receiver|rx_temp_data[3]~14_combout ;
wire \serialFPGA1|uart_top|receiver|rx_temp_data[3]~15_combout ;
wire \serialFPGA1|uart_top|receiver|rx_temp_data[3]~feeder_combout ;
wire \serialFPGA1|uart_top|receiver|rx_data_r[0]~0_combout ;
wire \serialFPGA1|uart_top|receiver|rx_temp_data[6]~8_combout ;
wire \serialFPGA1|uart_top|receiver|rx_temp_data[2]~16_combout ;
wire \serialFPGA1|uart_top|receiver|rx_temp_data[2]~feeder_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Equal0~1_combout ;
wire \serialFPGA1|uart_top|receiver|rx_temp_data[0]~4_combout ;
wire \serialFPGA1|uart_top|receiver|rx_temp_data[0]~5_combout ;
wire \serialFPGA1|uart_top|receiver|rx_temp_data[4]~12_combout ;
wire \serialFPGA1|uart_top|receiver|rx_temp_data[4]~13_combout ;
wire \serialFPGA1|uart_top|receiver|rx_temp_data[4]~feeder_combout ;
wire \serialFPGA1|uart_top|receiver|rx_temp_data[7]~6_combout ;
wire \serialFPGA1|uart_top|receiver|rx_temp_data[7]~7_combout ;
wire \serialFPGA1|uart_top|receiver|rx_temp_data[7]~feeder_combout ;
wire \serialFPGA1|uart_top|receiver|rx_data_r[7]~feeder_combout ;
wire \serialFPGA1|uart_top|receiver|rx_temp_data[6]~9_combout ;
wire \serialFPGA1|uart_top|receiver|rx_temp_data[6]~feeder_combout ;
wire \serialFPGA1|uart_top|receiver|rx_data_r[6]~feeder_combout ;
wire \serialFPGA1|uart_top|receiver|rx_temp_data[5]~10_combout ;
wire \serialFPGA1|uart_top|receiver|rx_temp_data[5]~11_combout ;
wire \serialFPGA1|uart_top|receiver|rx_temp_data[5]~feeder_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Equal0~0_combout ;
wire \serialFPGA1|uart_top|receiver|rx_temp_data[1]~2_combout ;
wire \serialFPGA1|uart_top|receiver|rx_temp_data[1]~3_combout ;
wire \serialFPGA1|uart_top|receiver|rx_temp_data[1]~feeder_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Equal2~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector42~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector40~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Equal0~2_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector40~1_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector40~1clkctrl_outclk ;
wire \serialFPGA1|serialFPGA_fsm_rx1|nextState.s_waiting_1002~combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_waiting~feeder_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_waiting~q ;
wire \serialFPGA1|serialFPGA_fsm_rx1|nextState.s_command_989~combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_command~q ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector39~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|nextState.s_reading1_976~combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector37~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector37~1_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|nextState.s_reading2_963~combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading2~feeder_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading2~q ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector1~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~1 ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~2_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector34~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~3 ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~4_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector33~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~5 ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~6_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Equal3~2_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Equal3~1_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Equal3~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Equal3~3_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Equal3~4_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector32~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~7 ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~8_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector31~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~9 ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~10_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector30~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~11 ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~12_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector29~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~13 ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~14_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector28~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~15 ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~16_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector27~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~17 ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~18_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector26~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~19 ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~20_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector25~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~21 ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~22_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector24~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~23 ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~24_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector23~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~25 ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~26_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector22~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~27 ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~28_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector21~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~29 ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~30_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector20~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~31 ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~32_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector19~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~33 ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~34_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector18~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~35 ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~36_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector17~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~37 ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~38_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector16~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Equal3~5_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~39 ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~40_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector15~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~41 ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~42_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector14~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~43 ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~44_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector13~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~45 ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~46_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector12~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~47 ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~48_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector11~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~49 ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~50_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector10~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~51 ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~52_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector9~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~53 ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~54_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector8~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Equal3~7_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~55 ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~56_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector7~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~57 ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~58_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector6~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~59 ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~60_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector5~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~61 ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Add0~62_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector4~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Equal3~8_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Equal3~6_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Equal3~9_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector0~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector0~1_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|o_proceed~combout ;
wire \xtea_engine1|fsm|Selector54~0_combout ;
wire \xtea_engine1|fsm|Selector54~0clkctrl_outclk ;
wire \xtea_engine1|fsm|nextState.s_waiting_683~combout ;
wire \xtea_engine1|fsm|currentState.s_waiting~feeder_combout ;
wire \xtea_engine1|fsm|currentState.s_waiting~q ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Selector0~0clkctrl_outclk ;
wire \serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel[1]~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|Equal1~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel[1]~1_combout ;
wire \serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel[1]~1clkctrl_outclk ;
wire \demux_en|Equal2~2_combout ;
wire \sreg_ende|reg_data[0]~0_combout ;
wire \xtea_engine1|fsm|Selector49~0_combout ;
wire \xtea_engine1|fsm|nextState.s_sum_650~combout ;
wire \xtea_engine1|fsm|currentState.s_sum~q ;
wire \xtea_engine1|fsm|Selector50~0_combout ;
wire \xtea_engine1|fsm|nextState.s_op_1_659~combout ;
wire \xtea_engine1|fsm|currentState.s_op_1~q ;
wire \xtea_engine1|fsm|Selector52~0_combout ;
wire \xtea_engine1|fsm|Selector52~1_combout ;
wire \xtea_engine1|fsm|Selector52~2_combout ;
wire \xtea_engine1|fsm|nextState.s_op_0_668~combout ;
wire \xtea_engine1|fsm|currentState.s_op_0~q ;
wire \xtea_engine1|fsm|Selector47~0_combout ;
wire \xtea_engine1|fsm|nextState.s_op_done_641~combout ;
wire \xtea_engine1|fsm|currentState.s_op_done~q ;
wire \xtea_engine1|fsm|nextState.s_load_674~combout ;
wire \xtea_engine1|fsm|currentState.s_load~feeder_combout ;
wire \xtea_engine1|fsm|currentState.s_load~q ;
wire \xtea_engine1|fsm|WideOr10~0_combout ;
wire \xtea_engine1|fsm|WideOr10~0clkctrl_outclk ;
wire \xtea_engine1|fsm|Add0~0_combout ;
wire \xtea_engine1|fsm|Add0~95_combout ;
wire \xtea_engine1|fsm|Add0~1 ;
wire \xtea_engine1|fsm|Add0~2_combout ;
wire \xtea_engine1|fsm|Add0~94_combout ;
wire \xtea_engine1|fsm|Add0~3 ;
wire \xtea_engine1|fsm|Add0~4_combout ;
wire \xtea_engine1|fsm|Add0~93_combout ;
wire \xtea_engine1|fsm|Add0~5 ;
wire \xtea_engine1|fsm|Add0~6_combout ;
wire \xtea_engine1|fsm|Add0~92_combout ;
wire \xtea_engine1|fsm|Add0~7 ;
wire \xtea_engine1|fsm|Add0~8_combout ;
wire \xtea_engine1|fsm|Add0~91_combout ;
wire \xtea_engine1|fsm|Add0~9 ;
wire \xtea_engine1|fsm|Add0~10_combout ;
wire \xtea_engine1|fsm|Add0~45_combout ;
wire \xtea_engine1|fsm|Add0~11 ;
wire \xtea_engine1|fsm|Add0~12_combout ;
wire \xtea_engine1|fsm|Add0~44_combout ;
wire \xtea_engine1|fsm|Add0~13 ;
wire \xtea_engine1|fsm|Add0~14_combout ;
wire \xtea_engine1|fsm|Add0~43_combout ;
wire \xtea_engine1|fsm|Add0~15 ;
wire \xtea_engine1|fsm|Add0~16_combout ;
wire \xtea_engine1|fsm|Add0~42_combout ;
wire \xtea_engine1|fsm|Add0~17 ;
wire \xtea_engine1|fsm|Add0~18_combout ;
wire \xtea_engine1|fsm|Add0~41_combout ;
wire \xtea_engine1|fsm|Add0~19 ;
wire \xtea_engine1|fsm|Add0~20_combout ;
wire \xtea_engine1|fsm|Add0~40_combout ;
wire \xtea_engine1|fsm|Add0~21 ;
wire \xtea_engine1|fsm|Add0~22_combout ;
wire \xtea_engine1|fsm|Add0~39_combout ;
wire \xtea_engine1|fsm|Add0~23 ;
wire \xtea_engine1|fsm|Add0~24_combout ;
wire \xtea_engine1|fsm|Add0~38_combout ;
wire \xtea_engine1|fsm|Add0~25 ;
wire \xtea_engine1|fsm|Add0~26_combout ;
wire \xtea_engine1|fsm|Add0~37_combout ;
wire \xtea_engine1|fsm|Add0~27 ;
wire \xtea_engine1|fsm|Add0~28_combout ;
wire \xtea_engine1|fsm|Add0~36_combout ;
wire \xtea_engine1|fsm|Add0~29 ;
wire \xtea_engine1|fsm|Add0~30_combout ;
wire \xtea_engine1|fsm|Add0~35_combout ;
wire \xtea_engine1|fsm|Add0~31 ;
wire \xtea_engine1|fsm|Add0~32_combout ;
wire \xtea_engine1|fsm|Add0~34_combout ;
wire \xtea_engine1|fsm|Add0~33 ;
wire \xtea_engine1|fsm|Add0~46_combout ;
wire \xtea_engine1|fsm|Add0~87_combout ;
wire \xtea_engine1|fsm|Add0~47 ;
wire \xtea_engine1|fsm|Add0~48_combout ;
wire \xtea_engine1|fsm|Add0~50_combout ;
wire \xtea_engine1|fsm|Add0~49 ;
wire \xtea_engine1|fsm|Add0~51_combout ;
wire \xtea_engine1|fsm|Add0~53_combout ;
wire \xtea_engine1|fsm|Add0~52 ;
wire \xtea_engine1|fsm|Add0~54_combout ;
wire \xtea_engine1|fsm|Add0~56_combout ;
wire \xtea_engine1|fsm|Add0~55 ;
wire \xtea_engine1|fsm|Add0~57_combout ;
wire \xtea_engine1|fsm|Add0~59_combout ;
wire \xtea_engine1|fsm|LessThan0~3_combout ;
wire \xtea_engine1|fsm|LessThan0~2_combout ;
wire \xtea_engine1|fsm|LessThan0~0_combout ;
wire \xtea_engine1|fsm|LessThan0~1_combout ;
wire \xtea_engine1|fsm|LessThan0~4_combout ;
wire \xtea_engine1|fsm|Add0~58 ;
wire \xtea_engine1|fsm|Add0~60_combout ;
wire \xtea_engine1|fsm|Add0~62_combout ;
wire \xtea_engine1|fsm|Add0~61 ;
wire \xtea_engine1|fsm|Add0~63_combout ;
wire \xtea_engine1|fsm|Add0~65_combout ;
wire \xtea_engine1|fsm|Add0~64 ;
wire \xtea_engine1|fsm|Add0~66_combout ;
wire \xtea_engine1|fsm|Add0~68_combout ;
wire \xtea_engine1|fsm|Add0~67 ;
wire \xtea_engine1|fsm|Add0~69_combout ;
wire \xtea_engine1|fsm|Add0~71_combout ;
wire \xtea_engine1|fsm|Add0~70 ;
wire \xtea_engine1|fsm|Add0~72_combout ;
wire \xtea_engine1|fsm|Add0~74_combout ;
wire \xtea_engine1|fsm|Add0~73 ;
wire \xtea_engine1|fsm|Add0~75_combout ;
wire \xtea_engine1|fsm|Add0~77_combout ;
wire \xtea_engine1|fsm|Add0~76 ;
wire \xtea_engine1|fsm|Add0~78_combout ;
wire \xtea_engine1|fsm|Add0~80_combout ;
wire \xtea_engine1|fsm|Add0~79 ;
wire \xtea_engine1|fsm|Add0~81_combout ;
wire \xtea_engine1|fsm|Add0~83_combout ;
wire \xtea_engine1|fsm|Add0~82 ;
wire \xtea_engine1|fsm|Add0~84_combout ;
wire \xtea_engine1|fsm|Add0~86_combout ;
wire \xtea_engine1|fsm|LessThan0~6_combout ;
wire \xtea_engine1|fsm|LessThan0~5_combout ;
wire \xtea_engine1|fsm|LessThan0~7_combout ;
wire \xtea_engine1|fsm|Add0~85 ;
wire \xtea_engine1|fsm|Add0~88_combout ;
wire \xtea_engine1|fsm|Add0~90_combout ;
wire \xtea_engine1|fsm|Selector45~0_combout ;
wire \xtea_engine1|fsm|nextState.s_done_632~combout ;
wire \xtea_engine1|fsm|currentState.s_done~feeder_combout ;
wire \xtea_engine1|fsm|currentState.s_done~q ;
wire \xtea_engine1|fsm|done~combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector3~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~1 ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~2_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector5~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~3 ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~4_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector6~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~5 ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~6_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector7~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~7 ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~8_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector8~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~9 ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~10_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector9~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~11 ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~12_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector10~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~13 ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~14_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector11~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~15 ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~16_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector12~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~17 ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~18_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector13~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~19 ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~20_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector14~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~21 ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~22_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector15~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~23 ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~24_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector16~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~25 ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~26_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector17~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~27 ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~28_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector18~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~29 ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~30_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector19~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~31 ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~32_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector20~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~33 ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~34_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector21~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~35 ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~36_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector22~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~37 ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~38_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector23~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~39 ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~40_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector24~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~41 ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~42_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector25~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~43 ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~44_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector26~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~45 ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~46_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector27~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~47 ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~48_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector28~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~49 ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~50_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector29~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~51 ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~52_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector30~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~53 ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~54_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector31~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Equal0~8_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~55 ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~56_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector32~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~57 ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~58_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector33~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~59 ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~60_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector34~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~61 ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Add0~62_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector35~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Equal0~9_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Equal0~1_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Equal0~3_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Equal0~2_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Equal0~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Equal0~4_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Equal0~5_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Equal0~6_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Equal0~7_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Equal0~10_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector37~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector4~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector37~1_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|vidx~combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector41~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|nextState.s_waiting_836~combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|currentState.s_waiting~q ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector40~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector40~0clkctrl_outclk ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector39~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|nextState.s_read_1_826~combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector2~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|nextState.s_read_2_816~combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_2~q ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector0~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_send~combout ;
wire \serialFPGA1|uart_top|transmitter|tx_int0~feeder_combout ;
wire \serialFPGA1|uart_top|transmitter|tx_int0~q ;
wire \serialFPGA1|uart_top|transmitter|tx_int1~feeder_combout ;
wire \serialFPGA1|uart_top|transmitter|tx_int1~q ;
wire \serialFPGA1|uart_top|transmitter|tx_int2~feeder_combout ;
wire \serialFPGA1|uart_top|transmitter|tx_int2~q ;
wire \serialFPGA1|uart_top|transmitter|tx_en~2_combout ;
wire \serialFPGA1|uart_top|transmitter|tx_en~q ;
wire \serialFPGA1|uart_top|transmitter|num[0]~3_combout ;
wire \serialFPGA1|uart_top|transmitter|num[3]~0_combout ;
wire \serialFPGA1|uart_top|transmitter|num[1]~2_combout ;
wire \serialFPGA1|uart_top|transmitter|Add0~0_combout ;
wire \serialFPGA1|uart_top|transmitter|num[2]~1_combout ;
wire \serialFPGA1|uart_top|transmitter|Add0~1_combout ;
wire \serialFPGA1|uart_top|transmitter|num[3]~4_combout ;
wire \serialFPGA1|uart_top|transmitter|Equal0~0_combout ;
wire \serialFPGA1|uart_top|transmitter|bps_start_r~2_combout ;
wire \serialFPGA1|uart_top|transmitter|bps_start_r~q ;
wire \serialFPGA1|uart_top|speed_tx|cnt[8]~30 ;
wire \serialFPGA1|uart_top|speed_tx|cnt[9]~31_combout ;
wire \serialFPGA1|uart_top|speed_tx|cnt[9]~32 ;
wire \serialFPGA1|uart_top|speed_tx|cnt[10]~33_combout ;
wire \serialFPGA1|uart_top|speed_tx|cnt[10]~34 ;
wire \serialFPGA1|uart_top|speed_tx|cnt[11]~35_combout ;
wire \serialFPGA1|uart_top|speed_tx|cnt[11]~36 ;
wire \serialFPGA1|uart_top|speed_tx|cnt[12]~37_combout ;
wire \serialFPGA1|uart_top|speed_tx|Equal0~2_combout ;
wire \serialFPGA1|uart_top|speed_tx|Equal0~3_combout ;
wire \serialFPGA1|uart_top|speed_tx|process_0~0_combout ;
wire \serialFPGA1|uart_top|speed_tx|cnt[0]~14 ;
wire \serialFPGA1|uart_top|speed_tx|cnt[1]~15_combout ;
wire \serialFPGA1|uart_top|speed_tx|cnt[1]~16 ;
wire \serialFPGA1|uart_top|speed_tx|cnt[2]~17_combout ;
wire \serialFPGA1|uart_top|speed_tx|cnt[2]~18 ;
wire \serialFPGA1|uart_top|speed_tx|cnt[3]~19_combout ;
wire \serialFPGA1|uart_top|speed_tx|cnt[3]~20 ;
wire \serialFPGA1|uart_top|speed_tx|cnt[4]~21_combout ;
wire \serialFPGA1|uart_top|speed_tx|cnt[4]~22 ;
wire \serialFPGA1|uart_top|speed_tx|cnt[5]~23_combout ;
wire \serialFPGA1|uart_top|speed_tx|cnt[5]~24 ;
wire \serialFPGA1|uart_top|speed_tx|cnt[6]~25_combout ;
wire \serialFPGA1|uart_top|speed_tx|cnt[6]~26 ;
wire \serialFPGA1|uart_top|speed_tx|cnt[7]~27_combout ;
wire \serialFPGA1|uart_top|speed_tx|cnt[7]~28 ;
wire \serialFPGA1|uart_top|speed_tx|cnt[8]~29_combout ;
wire \serialFPGA1|uart_top|speed_tx|Equal0~0_combout ;
wire \serialFPGA1|uart_top|speed_tx|process_1~1_combout ;
wire \serialFPGA1|uart_top|speed_tx|process_1~2_combout ;
wire \serialFPGA1|uart_top|speed_tx|process_1~0_combout ;
wire \serialFPGA1|uart_top|speed_tx|process_1~3_combout ;
wire \serialFPGA1|uart_top|speed_tx|clk_bps_r~q ;
wire \sreg_msg|reg_data[2]~feeder_combout ;
wire \demux_en|Equal2~0_combout ;
wire \demux_en|Equal2~1_combout ;
wire \sreg_msg|reg_data[10]~feeder_combout ;
wire \xtea_engine1|fsm|operation~1_combout ;
wire \xtea_engine1|fsm|operation~1clkctrl_outclk ;
wire \xtea_engine1|fsm|sel_v0~combout ;
wire \sreg_msg|reg_data[18]~feeder_combout ;
wire \sreg_msg|reg_data[34]~feeder_combout ;
wire \sreg_msg|reg_data[42]~feeder_combout ;
wire \xtea_engine1|v0_mux|o_data[10]~17_combout ;
wire \xtea_engine1|fsm|WideOr5~combout ;
wire \xtea_engine1|fsm|en_v0~combout ;
wire \xtea_engine1|fsm|operation~combout ;
wire \xtea_engine1|op_mux|o_data[10]~6_combout ;
wire \sreg_msg|reg_data[7]~feeder_combout ;
wire \sreg_msg|reg_data[15]~feeder_combout ;
wire \sreg_msg|reg_data[23]~feeder_combout ;
wire \sreg_msg|reg_data[31]~feeder_combout ;
wire \sreg_msg|reg_data[39]~feeder_combout ;
wire \xtea_engine1|sum_reg|output[0]~32_combout ;
wire \~GND~combout ;
wire \xtea_engine1|fsm|WideOr7~combout ;
wire \xtea_engine1|fsm|en_sum~combout ;
wire \xtea_engine1|sum_reg|output[0]~33 ;
wire \xtea_engine1|sum_reg|output[1]~34_combout ;
wire \xtea_engine1|sum_reg|output[1]~35 ;
wire \xtea_engine1|sum_reg|output[2]~36_combout ;
wire \xtea_engine1|sum_reg|output[2]~37 ;
wire \xtea_engine1|sum_reg|output[3]~38_combout ;
wire \xtea_engine1|sum_reg|output[3]~39 ;
wire \xtea_engine1|sum_reg|output[4]~40_combout ;
wire \xtea_engine1|sum_reg|output[4]~41 ;
wire \xtea_engine1|sum_reg|output[5]~42_combout ;
wire \sreg_ende|reg_data[0]~_wirecell_combout ;
wire \xtea_engine1|sum_reg|output[5]~43 ;
wire \xtea_engine1|sum_reg|output[6]~44_combout ;
wire \xtea_engine1|sum_reg|output[6]~45 ;
wire \xtea_engine1|sum_reg|output[7]~46_combout ;
wire \xtea_engine1|sum_reg|output[7]~47 ;
wire \xtea_engine1|sum_reg|output[8]~48_combout ;
wire \xtea_engine1|sum_reg|output[8]~49 ;
wire \xtea_engine1|sum_reg|output[9]~50_combout ;
wire \xtea_engine1|sum_reg|output[9]~51 ;
wire \xtea_engine1|sum_reg|output[10]~52_combout ;
wire \xtea_engine1|sum_reg|output[10]~53 ;
wire \xtea_engine1|sum_reg|output[11]~54_combout ;
wire \xtea_engine1|sum_reg|output[11]~55 ;
wire \xtea_engine1|sum_reg|output[12]~56_combout ;
wire \xtea_engine1|sum_reg|output[12]~57 ;
wire \xtea_engine1|sum_reg|output[13]~58_combout ;
wire \xtea_engine1|sum_reg|output[13]~59 ;
wire \xtea_engine1|sum_reg|output[14]~60_combout ;
wire \xtea_engine1|sum_reg|output[14]~61 ;
wire \xtea_engine1|sum_reg|output[15]~62_combout ;
wire \xtea_engine1|key_sel_mux|o_data[1]~0_combout ;
wire \sreg_key|reg_data[7]~feeder_combout ;
wire \demux_en|Equal2~3_combout ;
wire \sreg_key|reg_data[15]~feeder_combout ;
wire \xtea_engine1|key_sel_mux|o_data[0]~1_combout ;
wire \sreg_key|reg_data[55]~feeder_combout ;
wire \sreg_key|reg_data[71]~feeder_combout ;
wire \xtea_engine1|key_mux|o_data[15]~40_combout ;
wire \xtea_engine1|key_mux|o_data[15]~41_combout ;
wire \sreg_key|reg_data[6]~feeder_combout ;
wire \sreg_key|reg_data[22]~feeder_combout ;
wire \sreg_key|reg_data[38]~feeder_combout ;
wire \sreg_key|reg_data[102]~feeder_combout ;
wire \sreg_key|reg_data[110]~feeder_combout ;
wire \xtea_engine1|key_mux|o_data[14]~42_combout ;
wire \xtea_engine1|key_mux|o_data[14]~43_combout ;
wire \sreg_key|reg_data[5]~feeder_combout ;
wire \sreg_key|reg_data[29]~feeder_combout ;
wire \sreg_key|reg_data[37]~feeder_combout ;
wire \sreg_key|reg_data[45]~feeder_combout ;
wire \sreg_key|reg_data[69]~feeder_combout ;
wire \sreg_key|reg_data[93]~feeder_combout ;
wire \sreg_key|reg_data[101]~feeder_combout ;
wire \sreg_key|reg_data[109]~feeder_combout ;
wire \xtea_engine1|key_mux|o_data[13]~0_combout ;
wire \xtea_engine1|key_mux|o_data[13]~1_combout ;
wire \sreg_key|reg_data[20]~feeder_combout ;
wire \sreg_key|reg_data[28]~feeder_combout ;
wire \sreg_key|reg_data[52]~feeder_combout ;
wire \sreg_key|reg_data[60]~feeder_combout ;
wire \sreg_key|reg_data[68]~feeder_combout ;
wire \sreg_key|reg_data[76]~feeder_combout ;
wire \sreg_key|reg_data[92]~feeder_combout ;
wire \sreg_key|reg_data[100]~feeder_combout ;
wire \xtea_engine1|key_mux|o_data[12]~2_combout ;
wire \xtea_engine1|key_mux|o_data[12]~3_combout ;
wire \sreg_key|reg_data[3]~feeder_combout ;
wire \sreg_key|reg_data[75]~feeder_combout ;
wire \xtea_engine1|key_mux|o_data[11]~4_combout ;
wire \xtea_engine1|key_mux|o_data[11]~5_combout ;
wire \sreg_key|reg_data[2]~feeder_combout ;
wire \sreg_key|reg_data[50]~feeder_combout ;
wire \sreg_key|reg_data[58]~feeder_combout ;
wire \sreg_key|reg_data[82]~feeder_combout ;
wire \sreg_key|reg_data[106]~feeder_combout ;
wire \xtea_engine1|key_mux|o_data[10]~6_combout ;
wire \xtea_engine1|key_mux|o_data[10]~7_combout ;
wire \sreg_key|reg_data[1]~feeder_combout ;
wire \sreg_key|reg_data[33]~feeder_combout ;
wire \sreg_key|reg_data[41]~feeder_combout ;
wire \sreg_key|reg_data[49]~feeder_combout ;
wire \sreg_key|reg_data[97]~feeder_combout ;
wire \xtea_engine1|key_mux|o_data[9]~8_combout ;
wire \xtea_engine1|key_mux|o_data[9]~9_combout ;
wire \sreg_key|reg_data[8]~feeder_combout ;
wire \sreg_key|reg_data[32]~feeder_combout ;
wire \sreg_key|reg_data[40]~feeder_combout ;
wire \sreg_key|reg_data[72]~feeder_combout ;
wire \sreg_key|reg_data[104]~feeder_combout ;
wire \xtea_engine1|key_mux|o_data[8]~10_combout ;
wire \xtea_engine1|key_mux|o_data[8]~11_combout ;
wire \xtea_engine1|key_mux|o_data[7]~12_combout ;
wire \xtea_engine1|key_mux|o_data[7]~13_combout ;
wire \xtea_engine1|key_mux|o_data[6]~14_combout ;
wire \xtea_engine1|key_mux|o_data[6]~15_combout ;
wire \xtea_engine1|key_mux|o_data[5]~16_combout ;
wire \xtea_engine1|key_mux|o_data[5]~17_combout ;
wire \xtea_engine1|key_mux|o_data[4]~18_combout ;
wire \xtea_engine1|key_mux|o_data[4]~19_combout ;
wire \xtea_engine1|key_mux|o_data[3]~20_combout ;
wire \xtea_engine1|key_mux|o_data[3]~21_combout ;
wire \xtea_engine1|key_mux|o_data[2]~22_combout ;
wire \xtea_engine1|key_mux|o_data[2]~23_combout ;
wire \xtea_engine1|key_mux|o_data[1]~24_combout ;
wire \xtea_engine1|key_mux|o_data[1]~25_combout ;
wire \xtea_engine1|key_mux|o_data[0]~26_combout ;
wire \xtea_engine1|key_mux|o_data[0]~27_combout ;
wire \xtea_engine1|op_temp2[0]~1 ;
wire \xtea_engine1|op_temp2[1]~3 ;
wire \xtea_engine1|op_temp2[2]~5 ;
wire \xtea_engine1|op_temp2[3]~7 ;
wire \xtea_engine1|op_temp2[4]~9 ;
wire \xtea_engine1|op_temp2[5]~11 ;
wire \xtea_engine1|op_temp2[6]~13 ;
wire \xtea_engine1|op_temp2[7]~15 ;
wire \xtea_engine1|op_temp2[8]~17 ;
wire \xtea_engine1|op_temp2[9]~19 ;
wire \xtea_engine1|op_temp2[10]~21 ;
wire \xtea_engine1|op_temp2[11]~23 ;
wire \xtea_engine1|op_temp2[12]~25 ;
wire \xtea_engine1|op_temp2[13]~27 ;
wire \xtea_engine1|op_temp2[14]~29 ;
wire \xtea_engine1|op_temp2[15]~30_combout ;
wire \sreg_msg|reg_data[4]~feeder_combout ;
wire \sreg_msg|reg_data[12]~feeder_combout ;
wire \sreg_msg|reg_data[28]~feeder_combout ;
wire \sreg_msg|reg_data[36]~feeder_combout ;
wire \sreg_msg|reg_data[52]~feeder_combout ;
wire \xtea_engine1|v1_mux|o_data[20]~5_combout ;
wire \xtea_engine1|fsm|WideOr6~combout ;
wire \xtea_engine1|fsm|en_v1~combout ;
wire \xtea_engine1|op_mux2|o_data[20]~15_combout ;
wire \sreg_msg|reg_data[1]~feeder_combout ;
wire \sreg_msg|reg_data[9]~feeder_combout ;
wire \sreg_msg|reg_data[25]~feeder_combout ;
wire \sreg_msg|reg_data[33]~feeder_combout ;
wire \sreg_msg|reg_data[49]~feeder_combout ;
wire \sreg_msg|reg_data[57]~feeder_combout ;
wire \xtea_engine1|v0_mux|o_data[25]~31_combout ;
wire \xtea_engine1|op_mux2|o_data[25]~26_combout ;
wire \xtea_engine1|op_mux|o_data[25]~23_combout ;
wire \sreg_msg|reg_data[6]~feeder_combout ;
wire \sreg_msg|reg_data[30]~feeder_combout ;
wire \sreg_msg|reg_data[38]~feeder_combout ;
wire \sreg_msg|reg_data[54]~feeder_combout ;
wire \xtea_engine1|v1_mux|o_data[30]~15_combout ;
wire \xtea_engine1|op_mux|o_data[30]~30_combout ;
wire \xtea_engine1|v1_mux|o_data[31]~27_combout ;
wire \xtea_engine1|op_mux2|o_data[31]~31_combout ;
wire \xtea_engine1|sum_reg|output[15]~63 ;
wire \xtea_engine1|sum_reg|output[16]~64_combout ;
wire \xtea_engine1|sum_reg|output[16]~65 ;
wire \xtea_engine1|sum_reg|output[17]~66_combout ;
wire \xtea_engine1|sum_reg|output[17]~67 ;
wire \xtea_engine1|sum_reg|output[18]~68_combout ;
wire \xtea_engine1|sum_reg|output[18]~69 ;
wire \xtea_engine1|sum_reg|output[19]~70_combout ;
wire \xtea_engine1|sum_reg|output[19]~71 ;
wire \xtea_engine1|sum_reg|output[20]~72_combout ;
wire \xtea_engine1|sum_reg|output[20]~73 ;
wire \xtea_engine1|sum_reg|output[21]~74_combout ;
wire \xtea_engine1|sum_reg|output[21]~75 ;
wire \xtea_engine1|sum_reg|output[22]~76_combout ;
wire \xtea_engine1|sum_reg|output[22]~77 ;
wire \xtea_engine1|sum_reg|output[23]~78_combout ;
wire \xtea_engine1|sum_reg|output[23]~79 ;
wire \xtea_engine1|sum_reg|output[24]~80_combout ;
wire \xtea_engine1|sum_reg|output[24]~81 ;
wire \xtea_engine1|sum_reg|output[25]~82_combout ;
wire \xtea_engine1|sum_reg|output[25]~83 ;
wire \xtea_engine1|sum_reg|output[26]~84_combout ;
wire \xtea_engine1|sum_reg|output[26]~85 ;
wire \xtea_engine1|sum_reg|output[27]~86_combout ;
wire \xtea_engine1|sum_reg|output[27]~87 ;
wire \xtea_engine1|sum_reg|output[28]~88_combout ;
wire \xtea_engine1|sum_reg|output[28]~89 ;
wire \xtea_engine1|sum_reg|output[29]~90_combout ;
wire \xtea_engine1|sum_reg|output[29]~91 ;
wire \xtea_engine1|sum_reg|output[30]~92_combout ;
wire \xtea_engine1|sum_reg|output[30]~93 ;
wire \xtea_engine1|sum_reg|output[31]~94_combout ;
wire \sreg_key|reg_data[119]~feeder_combout ;
wire \xtea_engine1|key_mux|o_data[31]~62_combout ;
wire \xtea_engine1|key_mux|o_data[31]~63_combout ;
wire \sreg_key|reg_data[118]~feeder_combout ;
wire \xtea_engine1|key_mux|o_data[30]~60_combout ;
wire \xtea_engine1|key_mux|o_data[30]~61_combout ;
wire \xtea_engine1|key_mux|o_data[29]~44_combout ;
wire \xtea_engine1|key_mux|o_data[29]~45_combout ;
wire \sreg_key|reg_data[116]~feeder_combout ;
wire \xtea_engine1|key_mux|o_data[28]~46_combout ;
wire \xtea_engine1|key_mux|o_data[28]~47_combout ;
wire \sreg_key|reg_data[115]~feeder_combout ;
wire \xtea_engine1|key_mux|o_data[27]~48_combout ;
wire \xtea_engine1|key_mux|o_data[27]~49_combout ;
wire \sreg_key|reg_data[114]~feeder_combout ;
wire \xtea_engine1|key_mux|o_data[26]~50_combout ;
wire \xtea_engine1|key_mux|o_data[26]~51_combout ;
wire \sreg_key|reg_data[113]~feeder_combout ;
wire \xtea_engine1|key_mux|o_data[25]~52_combout ;
wire \xtea_engine1|key_mux|o_data[25]~53_combout ;
wire \sreg_key|reg_data[112]~feeder_combout ;
wire \xtea_engine1|key_mux|o_data[24]~54_combout ;
wire \xtea_engine1|key_mux|o_data[24]~55_combout ;
wire \xtea_engine1|key_mux|o_data[23]~56_combout ;
wire \xtea_engine1|key_mux|o_data[23]~57_combout ;
wire \xtea_engine1|key_mux|o_data[22]~58_combout ;
wire \xtea_engine1|key_mux|o_data[22]~59_combout ;
wire \xtea_engine1|key_mux|o_data[21]~28_combout ;
wire \xtea_engine1|key_mux|o_data[21]~29_combout ;
wire \xtea_engine1|key_mux|o_data[20]~30_combout ;
wire \xtea_engine1|key_mux|o_data[20]~31_combout ;
wire \xtea_engine1|key_mux|o_data[19]~32_combout ;
wire \xtea_engine1|key_mux|o_data[19]~33_combout ;
wire \xtea_engine1|key_mux|o_data[18]~34_combout ;
wire \xtea_engine1|key_mux|o_data[18]~35_combout ;
wire \xtea_engine1|key_mux|o_data[17]~36_combout ;
wire \xtea_engine1|key_mux|o_data[17]~37_combout ;
wire \xtea_engine1|key_mux|o_data[16]~38_combout ;
wire \xtea_engine1|key_mux|o_data[16]~39_combout ;
wire \xtea_engine1|op_temp2[15]~31 ;
wire \xtea_engine1|op_temp2[16]~33 ;
wire \xtea_engine1|op_temp2[17]~35 ;
wire \xtea_engine1|op_temp2[18]~37 ;
wire \xtea_engine1|op_temp2[19]~39 ;
wire \xtea_engine1|op_temp2[20]~41 ;
wire \xtea_engine1|op_temp2[21]~43 ;
wire \xtea_engine1|op_temp2[22]~45 ;
wire \xtea_engine1|op_temp2[23]~47 ;
wire \xtea_engine1|op_temp2[24]~49 ;
wire \xtea_engine1|op_temp2[25]~51 ;
wire \xtea_engine1|op_temp2[26]~53 ;
wire \xtea_engine1|op_temp2[27]~55 ;
wire \xtea_engine1|op_temp2[28]~57 ;
wire \xtea_engine1|op_temp2[29]~59 ;
wire \xtea_engine1|op_temp2[30]~61 ;
wire \xtea_engine1|op_temp2[31]~62_combout ;
wire \sreg_msg|reg_data[3]~feeder_combout ;
wire \sreg_msg|reg_data[11]~feeder_combout ;
wire \sreg_msg|reg_data[19]~feeder_combout ;
wire \sreg_msg|reg_data[27]~feeder_combout ;
wire \sreg_msg|reg_data[35]~feeder_combout ;
wire \xtea_engine1|v1_mux|o_data[27]~11_combout ;
wire \xtea_engine1|op_mux2|o_data[27]~24_combout ;
wire \xtea_engine1|op_temp2[27]~54_combout ;
wire \sreg_msg|reg_data[55]~feeder_combout ;
wire \xtea_engine1|v1_mux|o_data[23]~25_combout ;
wire \xtea_engine1|op_mux2|o_data[23]~28_combout ;
wire \xtea_engine1|v0_mux|o_data[19]~8_combout ;
wire \xtea_engine1|op_mux2|o_data[19]~16_combout ;
wire \sreg_msg|reg_data[16]~feeder_combout ;
wire \sreg_msg|reg_data[24]~feeder_combout ;
wire \sreg_msg|reg_data[32]~feeder_combout ;
wire \sreg_msg|reg_data[40]~feeder_combout ;
wire \sreg_msg|reg_data[48]~feeder_combout ;
wire \xtea_engine1|v0_mux|o_data[24]~23_combout ;
wire \xtea_engine1|op_mux|o_data[24]~25_combout ;
wire \sreg_msg|reg_data[5]~feeder_combout ;
wire \sreg_msg|reg_data[21]~feeder_combout ;
wire \xtea_engine1|v1_mux|o_data[29]~3_combout ;
wire \xtea_engine1|op_mux2|o_data[29]~22_combout ;
wire \xtea_engine1|op_mux|o_data[29]~22_combout ;
wire \xtea_engine1|v0_mux|o_data[28]~7_combout ;
wire \xtea_engine1|op_mux2|o_data[28]~23_combout ;
wire \xtea_engine1|v1_mux|o_data[14]~12_combout ;
wire \xtea_engine1|op_mux2|o_data[14]~21_combout ;
wire \xtea_engine1|RESULT~17_combout ;
wire \sreg_msg|reg_data[37]~feeder_combout ;
wire \xtea_engine1|op_temp2[5]~10_combout ;
wire \xtea_engine1|v0_mux|o_data[1]~30_combout ;
wire \xtea_engine1|op_mux2|o_data[1]~12_combout ;
wire \xtea_engine1|op_temp2[1]~2_combout ;
wire \xtea_engine1|v0_mux|o_data[16]~20_combout ;
wire \xtea_engine1|op_mux2|o_data[16]~19_combout ;
wire \xtea_engine1|op_temp2[16]~32_combout ;
wire \sreg_msg|reg_data[53]~feeder_combout ;
wire \xtea_engine1|v1_mux|o_data[26]~19_combout ;
wire \xtea_engine1|v0_mux|o_data[22]~12_combout ;
wire \xtea_engine1|v1_mux|o_data[13]~0_combout ;
wire \xtea_engine1|op_mux2|o_data[13]~0_combout ;
wire \xtea_engine1|v0_mux|o_data[17]~28_combout ;
wire \xtea_engine1|v1_mux|o_data[8]~20_combout ;
wire \xtea_engine1|op_mux2|o_data[8]~5_combout ;
wire \xtea_engine1|v0_mux|o_data[4]~6_combout ;
wire \xtea_engine1|op_mux2|o_data[4]~9_combout ;
wire \xtea_engine1|op_temp2[4]~8_combout ;
wire \xtea_engine1|v1_mux|o_data[9]~28_combout ;
wire \xtea_engine1|v0_mux|o_data[0]~22_combout ;
wire \xtea_engine1|op_mux2|o_data[0]~13_combout ;
wire \xtea_engine1|op_temp2[0]~0_combout ;
wire \xtea_engine1|op_temp1[0]~0_combout ;
wire \xtea_engine1|Add4~13_combout ;
wire \xtea_engine1|Add4~15_cout ;
wire \xtea_engine1|Add4~16_combout ;
wire \xtea_engine1|v1_mux|o_data[0]~22_combout ;
wire \xtea_engine1|op_mux|o_data[0]~13_combout ;
wire \xtea_engine1|RESULT~9_combout ;
wire \xtea_engine1|v0_mux|o_data[3]~10_combout ;
wire \xtea_engine1|op_mux2|o_data[3]~10_combout ;
wire \xtea_engine1|op_temp2[7]~14_combout ;
wire \xtea_engine1|v1_mux|o_data[12]~4_combout ;
wire \xtea_engine1|op_mux|o_data[12]~2_combout ;
wire \xtea_engine1|v1_mux|o_data[11]~8_combout ;
wire \xtea_engine1|op_mux|o_data[11]~4_combout ;
wire \xtea_engine1|op_temp1[4]~9 ;
wire \xtea_engine1|op_temp1[5]~11 ;
wire \xtea_engine1|op_temp1[6]~13 ;
wire \xtea_engine1|op_temp1[7]~15 ;
wire \xtea_engine1|op_temp1[8]~17 ;
wire \xtea_engine1|op_temp1[9]~19 ;
wire \xtea_engine1|op_temp1[10]~21 ;
wire \xtea_engine1|op_temp1[11]~23 ;
wire \xtea_engine1|op_temp1[12]~24_combout ;
wire \xtea_engine1|op_temp2[12]~24_combout ;
wire \xtea_engine1|Add4~1_combout ;
wire \xtea_engine1|op_mux2|o_data[12]~1_combout ;
wire \xtea_engine1|op_mux2|o_data[11]~2_combout ;
wire \xtea_engine1|op_mux2|o_data[10]~3_combout ;
wire \xtea_engine1|op_mux2|o_data[9]~4_combout ;
wire \xtea_engine1|v0_mux|o_data[7]~26_combout ;
wire \xtea_engine1|op_mux2|o_data[7]~6_combout ;
wire \xtea_engine1|v1_mux|o_data[6]~14_combout ;
wire \xtea_engine1|op_mux2|o_data[6]~7_combout ;
wire \xtea_engine1|v1_mux|o_data[5]~2_combout ;
wire \xtea_engine1|op_mux2|o_data[5]~8_combout ;
wire \xtea_engine1|v0_mux|o_data[2]~18_combout ;
wire \xtea_engine1|op_mux2|o_data[2]~11_combout ;
wire \xtea_engine1|Add4~17 ;
wire \xtea_engine1|Add4~19 ;
wire \xtea_engine1|Add4~21 ;
wire \xtea_engine1|Add4~23 ;
wire \xtea_engine1|Add4~25 ;
wire \xtea_engine1|Add4~27 ;
wire \xtea_engine1|Add4~29 ;
wire \xtea_engine1|Add4~31 ;
wire \xtea_engine1|Add4~33 ;
wire \xtea_engine1|Add4~35 ;
wire \xtea_engine1|Add4~37 ;
wire \xtea_engine1|Add4~39 ;
wire \xtea_engine1|Add4~40_combout ;
wire \xtea_engine1|v0_mux|o_data[12]~5_combout ;
wire \xtea_engine1|RESULT~6_combout ;
wire \xtea_engine1|op_temp1[7]~14_combout ;
wire \xtea_engine1|Add4~6_combout ;
wire \xtea_engine1|Add4~30_combout ;
wire \xtea_engine1|v1_mux|o_data[7]~26_combout ;
wire \xtea_engine1|op_mux|o_data[7]~5_combout ;
wire \xtea_engine1|op_temp1[0]~1 ;
wire \xtea_engine1|op_temp1[1]~3 ;
wire \xtea_engine1|op_temp1[2]~4_combout ;
wire \xtea_engine1|op_temp2[2]~4_combout ;
wire \xtea_engine1|Add4~11_combout ;
wire \xtea_engine1|Add4~20_combout ;
wire \xtea_engine1|v1_mux|o_data[2]~18_combout ;
wire \xtea_engine1|op_mux|o_data[2]~11_combout ;
wire \xtea_engine1|op_temp1[2]~5 ;
wire \xtea_engine1|op_temp1[3]~6_combout ;
wire \xtea_engine1|op_temp2[3]~6_combout ;
wire \xtea_engine1|Add4~10_combout ;
wire \xtea_engine1|Add4~22_combout ;
wire \xtea_engine1|v1_mux|o_data[3]~10_combout ;
wire \xtea_engine1|op_mux|o_data[3]~10_combout ;
wire \xtea_engine1|op_temp1[3]~7 ;
wire \xtea_engine1|op_temp1[4]~8_combout ;
wire \xtea_engine1|Add4~9_combout ;
wire \xtea_engine1|Add4~24_combout ;
wire \xtea_engine1|v1_mux|o_data[4]~6_combout ;
wire \xtea_engine1|op_mux|o_data[4]~9_combout ;
wire \xtea_engine1|RESULT~5_combout ;
wire \xtea_engine1|op_temp1[8]~16_combout ;
wire \xtea_engine1|op_temp2[8]~16_combout ;
wire \xtea_engine1|Add4~5_combout ;
wire \xtea_engine1|Add4~32_combout ;
wire \xtea_engine1|v0_mux|o_data[8]~21_combout ;
wire \xtea_engine1|op_mux|o_data[8]~3_combout ;
wire \xtea_engine1|RESULT~1_combout ;
wire \xtea_engine1|op_temp1[12]~25 ;
wire \xtea_engine1|op_temp1[13]~26_combout ;
wire \xtea_engine1|op_temp2[13]~26_combout ;
wire \xtea_engine1|Add4~0_combout ;
wire \xtea_engine1|Add4~41 ;
wire \xtea_engine1|Add4~42_combout ;
wire \xtea_engine1|v0_mux|o_data[13]~1_combout ;
wire \xtea_engine1|op_mux|o_data[13]~0_combout ;
wire \xtea_engine1|RESULT~14_combout ;
wire \xtea_engine1|op_mux|o_data[16]~17_combout ;
wire \xtea_engine1|v1_mux|o_data[15]~24_combout ;
wire \xtea_engine1|op_mux|o_data[15]~19_combout ;
wire \xtea_engine1|op_temp1[14]~29 ;
wire \xtea_engine1|op_temp1[15]~31 ;
wire \xtea_engine1|op_temp1[16]~33 ;
wire \xtea_engine1|op_temp1[17]~34_combout ;
wire \xtea_engine1|op_temp2[17]~34_combout ;
wire \xtea_engine1|Add4~48_combout ;
wire \xtea_engine1|op_mux2|o_data[17]~18_combout ;
wire \xtea_engine1|op_mux2|o_data[15]~20_combout ;
wire \xtea_engine1|Add4~43 ;
wire \xtea_engine1|Add4~53 ;
wire \xtea_engine1|Add4~55 ;
wire \xtea_engine1|Add4~57 ;
wire \xtea_engine1|Add4~58_combout ;
wire \xtea_engine1|v1_mux|o_data[17]~29_combout ;
wire \xtea_engine1|op_mux|o_data[17]~15_combout ;
wire \xtea_engine1|RESULT~10_combout ;
wire \xtea_engine1|v1_mux|o_data[21]~1_combout ;
wire \xtea_engine1|op_mux|o_data[21]~14_combout ;
wire \xtea_engine1|op_mux|o_data[20]~16_combout ;
wire \xtea_engine1|op_temp1[17]~35 ;
wire \xtea_engine1|op_temp1[18]~37 ;
wire \xtea_engine1|op_temp1[19]~39 ;
wire \xtea_engine1|op_temp1[20]~41 ;
wire \xtea_engine1|op_temp1[21]~42_combout ;
wire \xtea_engine1|op_temp2[21]~42_combout ;
wire \xtea_engine1|Add4~44_combout ;
wire \xtea_engine1|op_mux2|o_data[21]~14_combout ;
wire \xtea_engine1|v1_mux|o_data[18]~17_combout ;
wire \xtea_engine1|op_mux2|o_data[18]~17_combout ;
wire \xtea_engine1|Add4~59 ;
wire \xtea_engine1|Add4~61 ;
wire \xtea_engine1|Add4~63 ;
wire \xtea_engine1|Add4~65 ;
wire \xtea_engine1|Add4~66_combout ;
wire \xtea_engine1|v0_mux|o_data[21]~0_combout ;
wire \xtea_engine1|RESULT~15_combout ;
wire \xtea_engine1|op_temp1[16]~32_combout ;
wire \xtea_engine1|Add4~49_combout ;
wire \xtea_engine1|Add4~56_combout ;
wire \xtea_engine1|v1_mux|o_data[16]~21_combout ;
wire \xtea_engine1|RESULT~2_combout ;
wire \xtea_engine1|op_temp1[11]~22_combout ;
wire \xtea_engine1|op_temp2[11]~22_combout ;
wire \xtea_engine1|Add4~2_combout ;
wire \xtea_engine1|Add4~38_combout ;
wire \xtea_engine1|v0_mux|o_data[11]~9_combout ;
wire \xtea_engine1|RESULT~7_combout ;
wire \xtea_engine1|op_temp1[6]~12_combout ;
wire \xtea_engine1|op_temp2[6]~12_combout ;
wire \xtea_engine1|Add4~7_combout ;
wire \xtea_engine1|Add4~28_combout ;
wire \xtea_engine1|v0_mux|o_data[6]~14_combout ;
wire \xtea_engine1|op_mux|o_data[6]~7_combout ;
wire \xtea_engine1|op_temp1[1]~2_combout ;
wire \xtea_engine1|Add4~12_combout ;
wire \xtea_engine1|Add4~18_combout ;
wire \xtea_engine1|v1_mux|o_data[1]~30_combout ;
wire \xtea_engine1|op_mux|o_data[1]~12_combout ;
wire \xtea_engine1|RESULT~8_combout ;
wire \xtea_engine1|op_temp1[5]~10_combout ;
wire \xtea_engine1|Add4~8_combout ;
wire \xtea_engine1|Add4~26_combout ;
wire \xtea_engine1|v0_mux|o_data[5]~2_combout ;
wire \xtea_engine1|op_mux|o_data[5]~8_combout ;
wire \xtea_engine1|RESULT~4_combout ;
wire \xtea_engine1|op_temp1[9]~18_combout ;
wire \xtea_engine1|op_temp2[9]~18_combout ;
wire \xtea_engine1|Add4~4_combout ;
wire \xtea_engine1|Add4~34_combout ;
wire \xtea_engine1|v0_mux|o_data[9]~29_combout ;
wire \xtea_engine1|op_mux|o_data[9]~1_combout ;
wire \xtea_engine1|RESULT~0_combout ;
wire \xtea_engine1|op_temp1[13]~27 ;
wire \xtea_engine1|op_temp1[14]~28_combout ;
wire \xtea_engine1|op_temp2[14]~28_combout ;
wire \xtea_engine1|Add4~51_combout ;
wire \xtea_engine1|Add4~52_combout ;
wire \xtea_engine1|v0_mux|o_data[14]~13_combout ;
wire \xtea_engine1|op_mux|o_data[14]~21_combout ;
wire \xtea_engine1|RESULT~13_combout ;
wire \xtea_engine1|op_temp1[18]~36_combout ;
wire \xtea_engine1|op_temp2[18]~36_combout ;
wire \xtea_engine1|Add4~47_combout ;
wire \xtea_engine1|Add4~60_combout ;
wire \xtea_engine1|v0_mux|o_data[18]~16_combout ;
wire \xtea_engine1|op_mux|o_data[18]~20_combout ;
wire \xtea_engine1|RESULT~22_combout ;
wire \xtea_engine1|op_temp1[21]~43 ;
wire \xtea_engine1|op_temp1[22]~44_combout ;
wire \xtea_engine1|op_temp2[22]~44_combout ;
wire \xtea_engine1|Add4~75_combout ;
wire \xtea_engine1|op_mux2|o_data[22]~29_combout ;
wire \xtea_engine1|Add4~67 ;
wire \xtea_engine1|Add4~76_combout ;
wire \xtea_engine1|v1_mux|o_data[22]~13_combout ;
wire \xtea_engine1|op_mux|o_data[22]~29_combout ;
wire \xtea_engine1|op_temp1[22]~45 ;
wire \xtea_engine1|op_temp1[23]~47 ;
wire \xtea_engine1|op_temp1[24]~49 ;
wire \xtea_engine1|op_temp1[25]~51 ;
wire \xtea_engine1|op_temp1[26]~53 ;
wire \xtea_engine1|op_temp1[27]~55 ;
wire \xtea_engine1|op_temp1[28]~56_combout ;
wire \xtea_engine1|op_temp2[28]~56_combout ;
wire \xtea_engine1|Add4~69_combout ;
wire \xtea_engine1|op_mux2|o_data[26]~25_combout ;
wire \xtea_engine1|op_mux2|o_data[24]~27_combout ;
wire \xtea_engine1|Add4~77 ;
wire \xtea_engine1|Add4~79 ;
wire \xtea_engine1|Add4~81 ;
wire \xtea_engine1|Add4~83 ;
wire \xtea_engine1|Add4~85 ;
wire \xtea_engine1|Add4~87 ;
wire \xtea_engine1|Add4~88_combout ;
wire \xtea_engine1|v1_mux|o_data[28]~7_combout ;
wire \xtea_engine1|op_mux|o_data[28]~24_combout ;
wire \xtea_engine1|op_temp1[28]~57 ;
wire \xtea_engine1|op_temp1[29]~58_combout ;
wire \xtea_engine1|op_temp2[29]~58_combout ;
wire \xtea_engine1|Add4~68_combout ;
wire \xtea_engine1|Add4~89 ;
wire \xtea_engine1|Add4~90_combout ;
wire \sreg_msg|reg_data[61]~feeder_combout ;
wire \xtea_engine1|v0_mux|o_data[29]~3_combout ;
wire \xtea_engine1|RESULT~20_combout ;
wire \xtea_engine1|op_temp1[24]~48_combout ;
wire \xtea_engine1|op_temp2[24]~48_combout ;
wire \xtea_engine1|Add4~73_combout ;
wire \xtea_engine1|Add4~80_combout ;
wire \xtea_engine1|v1_mux|o_data[24]~23_combout ;
wire \xtea_engine1|RESULT~12_combout ;
wire \xtea_engine1|op_temp1[19]~38_combout ;
wire \xtea_engine1|op_temp2[19]~38_combout ;
wire \xtea_engine1|Add4~46_combout ;
wire \xtea_engine1|Add4~62_combout ;
wire \xtea_engine1|v1_mux|o_data[19]~9_combout ;
wire \xtea_engine1|op_mux|o_data[19]~18_combout ;
wire \xtea_engine1|RESULT~21_combout ;
wire \xtea_engine1|op_temp1[23]~46_combout ;
wire \xtea_engine1|op_temp2[23]~46_combout ;
wire \xtea_engine1|Add4~74_combout ;
wire \xtea_engine1|Add4~78_combout ;
wire \xtea_engine1|v0_mux|o_data[23]~24_combout ;
wire \xtea_engine1|op_mux|o_data[23]~27_combout ;
wire \xtea_engine1|op_temp1[27]~54_combout ;
wire \xtea_engine1|Add4~70_combout ;
wire \xtea_engine1|Add4~86_combout ;
wire \xtea_engine1|v0_mux|o_data[27]~11_combout ;
wire \xtea_engine1|op_mux|o_data[27]~26_combout ;
wire \xtea_engine1|op_mux|o_data[31]~31_combout ;
wire \xtea_engine1|op_temp1[29]~59 ;
wire \xtea_engine1|op_temp1[30]~61 ;
wire \xtea_engine1|op_temp1[31]~62_combout ;
wire \xtea_engine1|Add4~95_combout ;
wire \xtea_engine1|op_mux2|o_data[30]~30_combout ;
wire \xtea_engine1|Add4~91 ;
wire \xtea_engine1|Add4~94 ;
wire \xtea_engine1|Add4~96_combout ;
wire \sreg_msg|reg_data[63]~feeder_combout ;
wire \xtea_engine1|v0_mux|o_data[31]~27_combout ;
wire \xtea_engine1|RESULT~18_combout ;
wire \xtea_engine1|op_temp1[26]~52_combout ;
wire \xtea_engine1|op_temp2[26]~52_combout ;
wire \xtea_engine1|Add4~71_combout ;
wire \xtea_engine1|Add4~84_combout ;
wire \xtea_engine1|v0_mux|o_data[26]~19_combout ;
wire \xtea_engine1|op_mux|o_data[26]~28_combout ;
wire \xtea_engine1|op_temp1[30]~60_combout ;
wire \xtea_engine1|op_temp2[30]~60_combout ;
wire \xtea_engine1|Add4~92_combout ;
wire \xtea_engine1|Add4~93_combout ;
wire \xtea_engine1|v0_mux|o_data[30]~15_combout ;
wire \xtea_engine1|RESULT~19_combout ;
wire \xtea_engine1|op_temp1[25]~50_combout ;
wire \xtea_engine1|op_temp2[25]~50_combout ;
wire \xtea_engine1|Add4~72_combout ;
wire \xtea_engine1|Add4~82_combout ;
wire \xtea_engine1|v1_mux|o_data[25]~31_combout ;
wire \xtea_engine1|RESULT~11_combout ;
wire \xtea_engine1|op_temp1[20]~40_combout ;
wire \xtea_engine1|op_temp2[20]~40_combout ;
wire \xtea_engine1|Add4~45_combout ;
wire \xtea_engine1|Add4~64_combout ;
wire \xtea_engine1|v0_mux|o_data[20]~4_combout ;
wire \xtea_engine1|RESULT~16_combout ;
wire \xtea_engine1|op_temp1[15]~30_combout ;
wire \xtea_engine1|Add4~50_combout ;
wire \xtea_engine1|Add4~54_combout ;
wire \xtea_engine1|v0_mux|o_data[15]~25_combout ;
wire \xtea_engine1|RESULT~3_combout ;
wire \xtea_engine1|op_temp1[10]~20_combout ;
wire \xtea_engine1|op_temp2[10]~20_combout ;
wire \xtea_engine1|Add4~3_combout ;
wire \xtea_engine1|Add4~36_combout ;
wire \xtea_engine1|v1_mux|o_data[10]~16_combout ;
wire \xtea_engine1|out1_reg|output[10]~feeder_combout ;
wire \xtea_engine1|out1_reg|output[18]~feeder_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~20_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~21_combout ;
wire \xtea_engine1|out0_reg|output[18]~feeder_combout ;
wire \xtea_engine1|out0_reg|output[10]~feeder_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~22_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~23_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~24_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|Selector4~0clkctrl_outclk ;
wire \serialFPGA1|uart_top|transmitter|tx_data_i[2]~feeder_combout ;
wire \serialFPGA1|uart_top|transmitter|neg_tx_int~combout ;
wire \xtea_engine1|out0_reg|output[16]~feeder_combout ;
wire \xtea_engine1|out0_reg|output[8]~feeder_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~27_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~28_combout ;
wire \xtea_engine1|out1_reg|output[8]~feeder_combout ;
wire \xtea_engine1|out1_reg|output[16]~feeder_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~25_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~26_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~29_combout ;
wire \serialFPGA1|uart_top|transmitter|Mux0~2_combout ;
wire \xtea_engine1|out1_reg|output[15]~feeder_combout ;
wire \xtea_engine1|out1_reg|output[23]~feeder_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~30_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~31_combout ;
wire \xtea_engine1|out0_reg|output[15]~feeder_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~32_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~33_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~34_combout ;
wire \xtea_engine1|out1_reg|output[17]~feeder_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~35_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~36_combout ;
wire \xtea_engine1|out0_reg|output[9]~feeder_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~37_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~38_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~39_combout ;
wire \serialFPGA1|uart_top|transmitter|Mux0~3_combout ;
wire \serialFPGA1|uart_top|transmitter|Mux0~4_combout ;
wire \xtea_engine1|out0_reg|output[21]~feeder_combout ;
wire \xtea_engine1|out0_reg|output[13]~feeder_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~2_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~3_combout ;
wire \xtea_engine1|out1_reg|output[13]~feeder_combout ;
wire \xtea_engine1|out1_reg|output[21]~feeder_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~0_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~1_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~4_combout ;
wire \serialFPGA1|uart_top|transmitter|tx_data_i[5]~feeder_combout ;
wire \xtea_engine1|out0_reg|output[22]~feeder_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~17_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~18_combout ;
wire \xtea_engine1|out1_reg|output[22]~feeder_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~15_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~16_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~19_combout ;
wire \xtea_engine1|out1_reg|output[11]~feeder_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~10_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~11_combout ;
wire \xtea_engine1|out0_reg|output[11]~feeder_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~12_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~13_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~14_combout ;
wire \xtea_engine1|out1_reg|output[12]~feeder_combout ;
wire \xtea_engine1|out1_reg|output[20]~feeder_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~5_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~6_combout ;
wire \xtea_engine1|out0_reg|output[20]~feeder_combout ;
wire \xtea_engine1|out0_reg|output[12]~feeder_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~7_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~8_combout ;
wire \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~9_combout ;
wire \serialFPGA1|uart_top|transmitter|tx_data_i[4]~feeder_combout ;
wire \serialFPGA1|uart_top|transmitter|Mux0~0_combout ;
wire \serialFPGA1|uart_top|transmitter|Mux0~1_combout ;
wire \serialFPGA1|uart_top|transmitter|Mux0~5_combout ;
wire \serialFPGA1|uart_top|transmitter|rs232_tx_r~0_combout ;
wire \serialFPGA1|uart_top|transmitter|rs232_tx_r~q ;
wire [12:0] \serialFPGA1|uart_top|speed_tx|cnt ;
wire [31:0] \xtea_engine1|sum_reg|output ;
wire [31:0] \xtea_engine1|v1_reg|output ;
wire [3:0] \serialFPGA1|uart_top|transmitter|num ;
wire [12:0] \serialFPGA1|uart_top|speed_rx|cnt ;
wire [31:0] \xtea_engine1|v0_reg|output ;
wire [31:0] \serialFPGA1|serialFPGA_fsm_tx1|cnt ;
wire [7:0] \serialFPGA1|uart_top|transmitter|tx_data_i ;
wire [31:0] \xtea_engine1|out1_reg|output ;
wire [31:0] \xtea_engine1|out0_reg|output ;
wire [63:0] \sreg_msg|reg_data ;
wire [7:0] \sreg_ende|reg_data ;
wire [127:0] \sreg_key|reg_data ;
wire [7:0] \serialFPGA1|uart_top|receiver|rx_data_r ;
wire [7:0] \serialFPGA1|uart_top|receiver|rx_temp_data ;
wire [3:0] \serialFPGA1|uart_top|receiver|num ;
wire [7:0] \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte ;
wire [1:0] \serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel ;
wire [7:0] \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data ;
wire [31:0] \xtea_engine1|fsm|count ;
wire [31:0] \serialFPGA1|serialFPGA_fsm_rx1|cnt ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \o_tx~output (
	.i(!\serialFPGA1|uart_top|transmitter|rs232_tx_r~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_tx~output_o ),
	.obar());
// synopsys translate_off
defparam \o_tx~output .bus_hold = "false";
defparam \o_tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \i_clk~input (
	.i(i_clk),
	.ibar(gnd),
	.o(\i_clk~input_o ));
// synopsys translate_off
defparam \i_clk~input .bus_hold = "false";
defparam \i_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \i_clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\i_clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\i_clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \i_clk~inputclkctrl .clock_type = "global clock";
defparam \i_clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N0
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_tx|cnt[0]~13 (
// Equation(s):
// \serialFPGA1|uart_top|speed_tx|cnt[0]~13_combout  = \serialFPGA1|uart_top|speed_tx|cnt [0] $ (VCC)
// \serialFPGA1|uart_top|speed_tx|cnt[0]~14  = CARRY(\serialFPGA1|uart_top|speed_tx|cnt [0])

	.dataa(gnd),
	.datab(\serialFPGA1|uart_top|speed_tx|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|speed_tx|cnt[0]~13_combout ),
	.cout(\serialFPGA1|uart_top|speed_tx|cnt[0]~14 ));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|cnt[0]~13 .lut_mask = 16'h33CC;
defparam \serialFPGA1|uart_top|speed_tx|cnt[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \i_rst~input (
	.i(i_rst),
	.ibar(gnd),
	.o(\i_rst~input_o ));
// synopsys translate_off
defparam \i_rst~input .bus_hold = "false";
defparam \i_rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \i_rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\i_rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\i_rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \i_rst~inputclkctrl .clock_type = "global clock";
defparam \i_rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N28
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_tx|Equal0~1 (
// Equation(s):
// \serialFPGA1|uart_top|speed_tx|Equal0~1_combout  = (!\serialFPGA1|uart_top|speed_tx|cnt [5] & (\serialFPGA1|uart_top|speed_tx|cnt [4] & (\serialFPGA1|uart_top|speed_tx|cnt [2] & !\serialFPGA1|uart_top|speed_tx|cnt [3])))

	.dataa(\serialFPGA1|uart_top|speed_tx|cnt [5]),
	.datab(\serialFPGA1|uart_top|speed_tx|cnt [4]),
	.datac(\serialFPGA1|uart_top|speed_tx|cnt [2]),
	.datad(\serialFPGA1|uart_top|speed_tx|cnt [3]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|speed_tx|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|Equal0~1 .lut_mask = 16'h0040;
defparam \serialFPGA1|uart_top|speed_tx|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N18
cycloneive_lcell_comb \serialFPGA1|uart_top|transmitter|ready~feeder (
// Equation(s):
// \serialFPGA1|uart_top|transmitter|ready~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|transmitter|ready~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|ready~feeder .lut_mask = 16'hFFFF;
defparam \serialFPGA1|uart_top|transmitter|ready~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N19
dffeas \serialFPGA1|uart_top|transmitter|ready (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|transmitter|ready~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|transmitter|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|ready .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|transmitter|ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|currentState.init~feeder (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|currentState.init~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|currentState.init~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|currentState.init~feeder .lut_mask = 16'hFFFF;
defparam \serialFPGA1|serialFPGA_fsm_rx1|currentState.init~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N27
dffeas \serialFPGA1|serialFPGA_fsm_rx1|currentState.init (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|serialFPGA_fsm_rx1|currentState.init~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|serialFPGA_fsm_rx1|currentState.init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|currentState.init .is_wysiwyg = "true";
defparam \serialFPGA1|serialFPGA_fsm_rx1|currentState.init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N2
cycloneive_lcell_comb \xtea_engine1|fsm|nextState~2 (
// Equation(s):
// \xtea_engine1|fsm|nextState~2_combout  = (\xtea_engine1|fsm|currentState.s_done~q ) # (!\serialFPGA1|serialFPGA_fsm_rx1|currentState.init~q )

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|currentState.init~q ),
	.datac(gnd),
	.datad(\xtea_engine1|fsm|currentState.s_done~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|nextState~2_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|nextState~2 .lut_mask = 16'hFF33;
defparam \xtea_engine1|fsm|nextState~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N22
cycloneive_io_ibuf \i_rx~input (
	.i(i_rx),
	.ibar(gnd),
	.o(\i_rx~input_o ));
// synopsys translate_off
defparam \i_rx~input .bus_hold = "false";
defparam \i_rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N4
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_rx|cnt[0]~13 (
// Equation(s):
// \serialFPGA1|uart_top|speed_rx|cnt[0]~13_combout  = \serialFPGA1|uart_top|speed_rx|cnt [0] $ (VCC)
// \serialFPGA1|uart_top|speed_rx|cnt[0]~14  = CARRY(\serialFPGA1|uart_top|speed_rx|cnt [0])

	.dataa(gnd),
	.datab(\serialFPGA1|uart_top|speed_rx|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|speed_rx|cnt[0]~13_combout ),
	.cout(\serialFPGA1|uart_top|speed_rx|cnt[0]~14 ));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|cnt[0]~13 .lut_mask = 16'h33CC;
defparam \serialFPGA1|uart_top|speed_rx|cnt[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|rs232_rx0~feeder (
// Equation(s):
// \serialFPGA1|uart_top|receiver|rs232_rx0~feeder_combout  = \i_rx~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rx~input_o ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|rs232_rx0~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rs232_rx0~feeder .lut_mask = 16'hFF00;
defparam \serialFPGA1|uart_top|receiver|rs232_rx0~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N23
dffeas \serialFPGA1|uart_top|receiver|rs232_rx0 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|receiver|rs232_rx0~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|receiver|rs232_rx0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rs232_rx0 .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|receiver|rs232_rx0 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N5
dffeas \serialFPGA1|uart_top|receiver|rs232_rx1 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\serialFPGA1|uart_top|receiver|rs232_rx0~q ),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|receiver|rs232_rx1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rs232_rx1 .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|receiver|rs232_rx1 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N19
dffeas \serialFPGA1|uart_top|receiver|rs232_rx2 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\serialFPGA1|uart_top|receiver|rs232_rx1~q ),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|receiver|rs232_rx2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rs232_rx2 .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|receiver|rs232_rx2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|rs232_rx3~feeder (
// Equation(s):
// \serialFPGA1|uart_top|receiver|rs232_rx3~feeder_combout  = \serialFPGA1|uart_top|receiver|rs232_rx2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|uart_top|receiver|rs232_rx2~q ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|rs232_rx3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rs232_rx3~feeder .lut_mask = 16'hFF00;
defparam \serialFPGA1|uart_top|receiver|rs232_rx3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N21
dffeas \serialFPGA1|uart_top|receiver|rs232_rx3 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|receiver|rs232_rx3~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|receiver|rs232_rx3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rs232_rx3 .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|receiver|rs232_rx3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|neg_rs232_rx~0 (
// Equation(s):
// \serialFPGA1|uart_top|receiver|neg_rs232_rx~0_combout  = (!\serialFPGA1|uart_top|receiver|rs232_rx0~q  & (\serialFPGA1|uart_top|receiver|rs232_rx3~q  & (!\serialFPGA1|uart_top|receiver|rs232_rx1~q  & \serialFPGA1|uart_top|receiver|rs232_rx2~q )))

	.dataa(\serialFPGA1|uart_top|receiver|rs232_rx0~q ),
	.datab(\serialFPGA1|uart_top|receiver|rs232_rx3~q ),
	.datac(\serialFPGA1|uart_top|receiver|rs232_rx1~q ),
	.datad(\serialFPGA1|uart_top|receiver|rs232_rx2~q ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|neg_rs232_rx~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|neg_rs232_rx~0 .lut_mask = 16'h0400;
defparam \serialFPGA1|uart_top|receiver|neg_rs232_rx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|num[1]~1 (
// Equation(s):
// \serialFPGA1|uart_top|receiver|num[1]~1_combout  = (\serialFPGA1|uart_top|receiver|num[3]~0_combout  & (\serialFPGA1|uart_top|speed_rx|clk_bps_r~q  & (\serialFPGA1|uart_top|receiver|num [0] $ (\serialFPGA1|uart_top|receiver|num [1])))) # 
// (!\serialFPGA1|uart_top|receiver|num[3]~0_combout  & (((\serialFPGA1|uart_top|receiver|num [1]))))

	.dataa(\serialFPGA1|uart_top|receiver|num[3]~0_combout ),
	.datab(\serialFPGA1|uart_top|receiver|num [0]),
	.datac(\serialFPGA1|uart_top|receiver|num [1]),
	.datad(\serialFPGA1|uart_top|speed_rx|clk_bps_r~q ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|num[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|num[1]~1 .lut_mask = 16'h7850;
defparam \serialFPGA1|uart_top|receiver|num[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N27
dffeas \serialFPGA1|uart_top|receiver|num[1] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|receiver|num[1]~1_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|receiver|num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|num[1] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|receiver|num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|bps_start_r~0 (
// Equation(s):
// \serialFPGA1|uart_top|receiver|bps_start_r~0_combout  = (\serialFPGA1|uart_top|receiver|neg_rs232_rx~0_combout ) # ((\serialFPGA1|uart_top|receiver|bps_start_r~q  & ((!\serialFPGA1|uart_top|receiver|num [1]) # 
// (!\serialFPGA1|uart_top|receiver|rx_temp_data[7]~0_combout ))))

	.dataa(\serialFPGA1|uart_top|receiver|rx_temp_data[7]~0_combout ),
	.datab(\serialFPGA1|uart_top|receiver|neg_rs232_rx~0_combout ),
	.datac(\serialFPGA1|uart_top|receiver|bps_start_r~q ),
	.datad(\serialFPGA1|uart_top|receiver|num [1]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|bps_start_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|bps_start_r~0 .lut_mask = 16'hDCFC;
defparam \serialFPGA1|uart_top|receiver|bps_start_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N25
dffeas \serialFPGA1|uart_top|receiver|bps_start_r (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|receiver|bps_start_r~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|receiver|bps_start_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|bps_start_r .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|receiver|bps_start_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N2
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_rx|Equal0~2 (
// Equation(s):
// \serialFPGA1|uart_top|speed_rx|Equal0~2_combout  = (!\serialFPGA1|uart_top|speed_rx|cnt [9] & (\serialFPGA1|uart_top|speed_rx|cnt [10] & (!\serialFPGA1|uart_top|speed_rx|cnt [11] & \serialFPGA1|uart_top|speed_rx|cnt [6])))

	.dataa(\serialFPGA1|uart_top|speed_rx|cnt [9]),
	.datab(\serialFPGA1|uart_top|speed_rx|cnt [10]),
	.datac(\serialFPGA1|uart_top|speed_rx|cnt [11]),
	.datad(\serialFPGA1|uart_top|speed_rx|cnt [6]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|speed_rx|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|Equal0~2 .lut_mask = 16'h0400;
defparam \serialFPGA1|uart_top|speed_rx|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_rx|cnt[11]~35 (
// Equation(s):
// \serialFPGA1|uart_top|speed_rx|cnt[11]~35_combout  = (\serialFPGA1|uart_top|speed_rx|cnt [11] & (!\serialFPGA1|uart_top|speed_rx|cnt[10]~34 )) # (!\serialFPGA1|uart_top|speed_rx|cnt [11] & ((\serialFPGA1|uart_top|speed_rx|cnt[10]~34 ) # (GND)))
// \serialFPGA1|uart_top|speed_rx|cnt[11]~36  = CARRY((!\serialFPGA1|uart_top|speed_rx|cnt[10]~34 ) # (!\serialFPGA1|uart_top|speed_rx|cnt [11]))

	.dataa(\serialFPGA1|uart_top|speed_rx|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|uart_top|speed_rx|cnt[10]~34 ),
	.combout(\serialFPGA1|uart_top|speed_rx|cnt[11]~35_combout ),
	.cout(\serialFPGA1|uart_top|speed_rx|cnt[11]~36 ));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|cnt[11]~35 .lut_mask = 16'h5A5F;
defparam \serialFPGA1|uart_top|speed_rx|cnt[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_rx|cnt[12]~37 (
// Equation(s):
// \serialFPGA1|uart_top|speed_rx|cnt[12]~37_combout  = \serialFPGA1|uart_top|speed_rx|cnt [12] $ (!\serialFPGA1|uart_top|speed_rx|cnt[11]~36 )

	.dataa(gnd),
	.datab(\serialFPGA1|uart_top|speed_rx|cnt [12]),
	.datac(gnd),
	.datad(gnd),
	.cin(\serialFPGA1|uart_top|speed_rx|cnt[11]~36 ),
	.combout(\serialFPGA1|uart_top|speed_rx|cnt[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|cnt[12]~37 .lut_mask = 16'hC3C3;
defparam \serialFPGA1|uart_top|speed_rx|cnt[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N29
dffeas \serialFPGA1|uart_top|speed_rx|cnt[12] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|speed_rx|cnt[12]~37_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\serialFPGA1|uart_top|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|speed_rx|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|cnt[12] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|speed_rx|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_rx|Equal0~0 (
// Equation(s):
// \serialFPGA1|uart_top|speed_rx|Equal0~0_combout  = (\serialFPGA1|uart_top|speed_rx|cnt [1] & (!\serialFPGA1|uart_top|speed_rx|cnt [7] & (\serialFPGA1|uart_top|speed_rx|cnt [0] & !\serialFPGA1|uart_top|speed_rx|cnt [8])))

	.dataa(\serialFPGA1|uart_top|speed_rx|cnt [1]),
	.datab(\serialFPGA1|uart_top|speed_rx|cnt [7]),
	.datac(\serialFPGA1|uart_top|speed_rx|cnt [0]),
	.datad(\serialFPGA1|uart_top|speed_rx|cnt [8]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|speed_rx|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|Equal0~0 .lut_mask = 16'h0020;
defparam \serialFPGA1|uart_top|speed_rx|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_rx|Equal0~1 (
// Equation(s):
// \serialFPGA1|uart_top|speed_rx|Equal0~1_combout  = (\serialFPGA1|uart_top|speed_rx|cnt [2] & (!\serialFPGA1|uart_top|speed_rx|cnt [5] & (\serialFPGA1|uart_top|speed_rx|cnt [4] & !\serialFPGA1|uart_top|speed_rx|cnt [3])))

	.dataa(\serialFPGA1|uart_top|speed_rx|cnt [2]),
	.datab(\serialFPGA1|uart_top|speed_rx|cnt [5]),
	.datac(\serialFPGA1|uart_top|speed_rx|cnt [4]),
	.datad(\serialFPGA1|uart_top|speed_rx|cnt [3]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|speed_rx|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|Equal0~1 .lut_mask = 16'h0020;
defparam \serialFPGA1|uart_top|speed_rx|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_rx|Equal0~3 (
// Equation(s):
// \serialFPGA1|uart_top|speed_rx|Equal0~3_combout  = (\serialFPGA1|uart_top|speed_rx|Equal0~2_combout  & (\serialFPGA1|uart_top|speed_rx|cnt [12] & (\serialFPGA1|uart_top|speed_rx|Equal0~0_combout  & \serialFPGA1|uart_top|speed_rx|Equal0~1_combout )))

	.dataa(\serialFPGA1|uart_top|speed_rx|Equal0~2_combout ),
	.datab(\serialFPGA1|uart_top|speed_rx|cnt [12]),
	.datac(\serialFPGA1|uart_top|speed_rx|Equal0~0_combout ),
	.datad(\serialFPGA1|uart_top|speed_rx|Equal0~1_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|speed_rx|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|Equal0~3 .lut_mask = 16'h8000;
defparam \serialFPGA1|uart_top|speed_rx|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N2
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_rx|process_0~0 (
// Equation(s):
// \serialFPGA1|uart_top|speed_rx|process_0~0_combout  = (\serialFPGA1|uart_top|speed_rx|Equal0~3_combout ) # (!\serialFPGA1|uart_top|receiver|bps_start_r~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|uart_top|receiver|bps_start_r~q ),
	.datad(\serialFPGA1|uart_top|speed_rx|Equal0~3_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|speed_rx|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|process_0~0 .lut_mask = 16'hFF0F;
defparam \serialFPGA1|uart_top|speed_rx|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N5
dffeas \serialFPGA1|uart_top|speed_rx|cnt[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|speed_rx|cnt[0]~13_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\serialFPGA1|uart_top|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|speed_rx|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|cnt[0] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|speed_rx|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N6
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_rx|cnt[1]~15 (
// Equation(s):
// \serialFPGA1|uart_top|speed_rx|cnt[1]~15_combout  = (\serialFPGA1|uart_top|speed_rx|cnt [1] & (!\serialFPGA1|uart_top|speed_rx|cnt[0]~14 )) # (!\serialFPGA1|uart_top|speed_rx|cnt [1] & ((\serialFPGA1|uart_top|speed_rx|cnt[0]~14 ) # (GND)))
// \serialFPGA1|uart_top|speed_rx|cnt[1]~16  = CARRY((!\serialFPGA1|uart_top|speed_rx|cnt[0]~14 ) # (!\serialFPGA1|uart_top|speed_rx|cnt [1]))

	.dataa(\serialFPGA1|uart_top|speed_rx|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|uart_top|speed_rx|cnt[0]~14 ),
	.combout(\serialFPGA1|uart_top|speed_rx|cnt[1]~15_combout ),
	.cout(\serialFPGA1|uart_top|speed_rx|cnt[1]~16 ));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|cnt[1]~15 .lut_mask = 16'h5A5F;
defparam \serialFPGA1|uart_top|speed_rx|cnt[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N7
dffeas \serialFPGA1|uart_top|speed_rx|cnt[1] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|speed_rx|cnt[1]~15_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\serialFPGA1|uart_top|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|speed_rx|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|cnt[1] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|speed_rx|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_rx|cnt[2]~17 (
// Equation(s):
// \serialFPGA1|uart_top|speed_rx|cnt[2]~17_combout  = (\serialFPGA1|uart_top|speed_rx|cnt [2] & (\serialFPGA1|uart_top|speed_rx|cnt[1]~16  $ (GND))) # (!\serialFPGA1|uart_top|speed_rx|cnt [2] & (!\serialFPGA1|uart_top|speed_rx|cnt[1]~16  & VCC))
// \serialFPGA1|uart_top|speed_rx|cnt[2]~18  = CARRY((\serialFPGA1|uart_top|speed_rx|cnt [2] & !\serialFPGA1|uart_top|speed_rx|cnt[1]~16 ))

	.dataa(gnd),
	.datab(\serialFPGA1|uart_top|speed_rx|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|uart_top|speed_rx|cnt[1]~16 ),
	.combout(\serialFPGA1|uart_top|speed_rx|cnt[2]~17_combout ),
	.cout(\serialFPGA1|uart_top|speed_rx|cnt[2]~18 ));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|cnt[2]~17 .lut_mask = 16'hC30C;
defparam \serialFPGA1|uart_top|speed_rx|cnt[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N9
dffeas \serialFPGA1|uart_top|speed_rx|cnt[2] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|speed_rx|cnt[2]~17_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\serialFPGA1|uart_top|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|speed_rx|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|cnt[2] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|speed_rx|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_rx|cnt[3]~19 (
// Equation(s):
// \serialFPGA1|uart_top|speed_rx|cnt[3]~19_combout  = (\serialFPGA1|uart_top|speed_rx|cnt [3] & (!\serialFPGA1|uart_top|speed_rx|cnt[2]~18 )) # (!\serialFPGA1|uart_top|speed_rx|cnt [3] & ((\serialFPGA1|uart_top|speed_rx|cnt[2]~18 ) # (GND)))
// \serialFPGA1|uart_top|speed_rx|cnt[3]~20  = CARRY((!\serialFPGA1|uart_top|speed_rx|cnt[2]~18 ) # (!\serialFPGA1|uart_top|speed_rx|cnt [3]))

	.dataa(\serialFPGA1|uart_top|speed_rx|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|uart_top|speed_rx|cnt[2]~18 ),
	.combout(\serialFPGA1|uart_top|speed_rx|cnt[3]~19_combout ),
	.cout(\serialFPGA1|uart_top|speed_rx|cnt[3]~20 ));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|cnt[3]~19 .lut_mask = 16'h5A5F;
defparam \serialFPGA1|uart_top|speed_rx|cnt[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N11
dffeas \serialFPGA1|uart_top|speed_rx|cnt[3] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|speed_rx|cnt[3]~19_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\serialFPGA1|uart_top|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|speed_rx|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|cnt[3] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|speed_rx|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_rx|cnt[4]~21 (
// Equation(s):
// \serialFPGA1|uart_top|speed_rx|cnt[4]~21_combout  = (\serialFPGA1|uart_top|speed_rx|cnt [4] & (\serialFPGA1|uart_top|speed_rx|cnt[3]~20  $ (GND))) # (!\serialFPGA1|uart_top|speed_rx|cnt [4] & (!\serialFPGA1|uart_top|speed_rx|cnt[3]~20  & VCC))
// \serialFPGA1|uart_top|speed_rx|cnt[4]~22  = CARRY((\serialFPGA1|uart_top|speed_rx|cnt [4] & !\serialFPGA1|uart_top|speed_rx|cnt[3]~20 ))

	.dataa(\serialFPGA1|uart_top|speed_rx|cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|uart_top|speed_rx|cnt[3]~20 ),
	.combout(\serialFPGA1|uart_top|speed_rx|cnt[4]~21_combout ),
	.cout(\serialFPGA1|uart_top|speed_rx|cnt[4]~22 ));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|cnt[4]~21 .lut_mask = 16'hA50A;
defparam \serialFPGA1|uart_top|speed_rx|cnt[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N13
dffeas \serialFPGA1|uart_top|speed_rx|cnt[4] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|speed_rx|cnt[4]~21_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\serialFPGA1|uart_top|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|speed_rx|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|cnt[4] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|speed_rx|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_rx|cnt[5]~23 (
// Equation(s):
// \serialFPGA1|uart_top|speed_rx|cnt[5]~23_combout  = (\serialFPGA1|uart_top|speed_rx|cnt [5] & (!\serialFPGA1|uart_top|speed_rx|cnt[4]~22 )) # (!\serialFPGA1|uart_top|speed_rx|cnt [5] & ((\serialFPGA1|uart_top|speed_rx|cnt[4]~22 ) # (GND)))
// \serialFPGA1|uart_top|speed_rx|cnt[5]~24  = CARRY((!\serialFPGA1|uart_top|speed_rx|cnt[4]~22 ) # (!\serialFPGA1|uart_top|speed_rx|cnt [5]))

	.dataa(gnd),
	.datab(\serialFPGA1|uart_top|speed_rx|cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|uart_top|speed_rx|cnt[4]~22 ),
	.combout(\serialFPGA1|uart_top|speed_rx|cnt[5]~23_combout ),
	.cout(\serialFPGA1|uart_top|speed_rx|cnt[5]~24 ));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|cnt[5]~23 .lut_mask = 16'h3C3F;
defparam \serialFPGA1|uart_top|speed_rx|cnt[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N15
dffeas \serialFPGA1|uart_top|speed_rx|cnt[5] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|speed_rx|cnt[5]~23_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\serialFPGA1|uart_top|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|speed_rx|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|cnt[5] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|speed_rx|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_rx|cnt[6]~25 (
// Equation(s):
// \serialFPGA1|uart_top|speed_rx|cnt[6]~25_combout  = (\serialFPGA1|uart_top|speed_rx|cnt [6] & (\serialFPGA1|uart_top|speed_rx|cnt[5]~24  $ (GND))) # (!\serialFPGA1|uart_top|speed_rx|cnt [6] & (!\serialFPGA1|uart_top|speed_rx|cnt[5]~24  & VCC))
// \serialFPGA1|uart_top|speed_rx|cnt[6]~26  = CARRY((\serialFPGA1|uart_top|speed_rx|cnt [6] & !\serialFPGA1|uart_top|speed_rx|cnt[5]~24 ))

	.dataa(gnd),
	.datab(\serialFPGA1|uart_top|speed_rx|cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|uart_top|speed_rx|cnt[5]~24 ),
	.combout(\serialFPGA1|uart_top|speed_rx|cnt[6]~25_combout ),
	.cout(\serialFPGA1|uart_top|speed_rx|cnt[6]~26 ));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|cnt[6]~25 .lut_mask = 16'hC30C;
defparam \serialFPGA1|uart_top|speed_rx|cnt[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N17
dffeas \serialFPGA1|uart_top|speed_rx|cnt[6] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|speed_rx|cnt[6]~25_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\serialFPGA1|uart_top|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|speed_rx|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|cnt[6] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|speed_rx|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_rx|cnt[7]~27 (
// Equation(s):
// \serialFPGA1|uart_top|speed_rx|cnt[7]~27_combout  = (\serialFPGA1|uart_top|speed_rx|cnt [7] & (!\serialFPGA1|uart_top|speed_rx|cnt[6]~26 )) # (!\serialFPGA1|uart_top|speed_rx|cnt [7] & ((\serialFPGA1|uart_top|speed_rx|cnt[6]~26 ) # (GND)))
// \serialFPGA1|uart_top|speed_rx|cnt[7]~28  = CARRY((!\serialFPGA1|uart_top|speed_rx|cnt[6]~26 ) # (!\serialFPGA1|uart_top|speed_rx|cnt [7]))

	.dataa(gnd),
	.datab(\serialFPGA1|uart_top|speed_rx|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|uart_top|speed_rx|cnt[6]~26 ),
	.combout(\serialFPGA1|uart_top|speed_rx|cnt[7]~27_combout ),
	.cout(\serialFPGA1|uart_top|speed_rx|cnt[7]~28 ));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|cnt[7]~27 .lut_mask = 16'h3C3F;
defparam \serialFPGA1|uart_top|speed_rx|cnt[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N19
dffeas \serialFPGA1|uart_top|speed_rx|cnt[7] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|speed_rx|cnt[7]~27_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\serialFPGA1|uart_top|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|speed_rx|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|cnt[7] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|speed_rx|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_rx|cnt[8]~29 (
// Equation(s):
// \serialFPGA1|uart_top|speed_rx|cnt[8]~29_combout  = (\serialFPGA1|uart_top|speed_rx|cnt [8] & (\serialFPGA1|uart_top|speed_rx|cnt[7]~28  $ (GND))) # (!\serialFPGA1|uart_top|speed_rx|cnt [8] & (!\serialFPGA1|uart_top|speed_rx|cnt[7]~28  & VCC))
// \serialFPGA1|uart_top|speed_rx|cnt[8]~30  = CARRY((\serialFPGA1|uart_top|speed_rx|cnt [8] & !\serialFPGA1|uart_top|speed_rx|cnt[7]~28 ))

	.dataa(gnd),
	.datab(\serialFPGA1|uart_top|speed_rx|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|uart_top|speed_rx|cnt[7]~28 ),
	.combout(\serialFPGA1|uart_top|speed_rx|cnt[8]~29_combout ),
	.cout(\serialFPGA1|uart_top|speed_rx|cnt[8]~30 ));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|cnt[8]~29 .lut_mask = 16'hC30C;
defparam \serialFPGA1|uart_top|speed_rx|cnt[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N21
dffeas \serialFPGA1|uart_top|speed_rx|cnt[8] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|speed_rx|cnt[8]~29_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\serialFPGA1|uart_top|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|speed_rx|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|cnt[8] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|speed_rx|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_rx|cnt[9]~31 (
// Equation(s):
// \serialFPGA1|uart_top|speed_rx|cnt[9]~31_combout  = (\serialFPGA1|uart_top|speed_rx|cnt [9] & (!\serialFPGA1|uart_top|speed_rx|cnt[8]~30 )) # (!\serialFPGA1|uart_top|speed_rx|cnt [9] & ((\serialFPGA1|uart_top|speed_rx|cnt[8]~30 ) # (GND)))
// \serialFPGA1|uart_top|speed_rx|cnt[9]~32  = CARRY((!\serialFPGA1|uart_top|speed_rx|cnt[8]~30 ) # (!\serialFPGA1|uart_top|speed_rx|cnt [9]))

	.dataa(\serialFPGA1|uart_top|speed_rx|cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|uart_top|speed_rx|cnt[8]~30 ),
	.combout(\serialFPGA1|uart_top|speed_rx|cnt[9]~31_combout ),
	.cout(\serialFPGA1|uart_top|speed_rx|cnt[9]~32 ));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|cnt[9]~31 .lut_mask = 16'h5A5F;
defparam \serialFPGA1|uart_top|speed_rx|cnt[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N23
dffeas \serialFPGA1|uart_top|speed_rx|cnt[9] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|speed_rx|cnt[9]~31_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\serialFPGA1|uart_top|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|speed_rx|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|cnt[9] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|speed_rx|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_rx|cnt[10]~33 (
// Equation(s):
// \serialFPGA1|uart_top|speed_rx|cnt[10]~33_combout  = (\serialFPGA1|uart_top|speed_rx|cnt [10] & (\serialFPGA1|uart_top|speed_rx|cnt[9]~32  $ (GND))) # (!\serialFPGA1|uart_top|speed_rx|cnt [10] & (!\serialFPGA1|uart_top|speed_rx|cnt[9]~32  & VCC))
// \serialFPGA1|uart_top|speed_rx|cnt[10]~34  = CARRY((\serialFPGA1|uart_top|speed_rx|cnt [10] & !\serialFPGA1|uart_top|speed_rx|cnt[9]~32 ))

	.dataa(gnd),
	.datab(\serialFPGA1|uart_top|speed_rx|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|uart_top|speed_rx|cnt[9]~32 ),
	.combout(\serialFPGA1|uart_top|speed_rx|cnt[10]~33_combout ),
	.cout(\serialFPGA1|uart_top|speed_rx|cnt[10]~34 ));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|cnt[10]~33 .lut_mask = 16'hC30C;
defparam \serialFPGA1|uart_top|speed_rx|cnt[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N25
dffeas \serialFPGA1|uart_top|speed_rx|cnt[10] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|speed_rx|cnt[10]~33_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\serialFPGA1|uart_top|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|speed_rx|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|cnt[10] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|speed_rx|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N27
dffeas \serialFPGA1|uart_top|speed_rx|cnt[11] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|speed_rx|cnt[11]~35_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\serialFPGA1|uart_top|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|speed_rx|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|cnt[11] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|speed_rx|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_rx|process_1~2 (
// Equation(s):
// \serialFPGA1|uart_top|speed_rx|process_1~2_combout  = (\serialFPGA1|uart_top|speed_rx|cnt [11] & !\serialFPGA1|uart_top|speed_rx|cnt [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|uart_top|speed_rx|cnt [11]),
	.datad(\serialFPGA1|uart_top|speed_rx|cnt [12]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|speed_rx|process_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|process_1~2 .lut_mask = 16'h00F0;
defparam \serialFPGA1|uart_top|speed_rx|process_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N30
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_rx|process_1~1 (
// Equation(s):
// \serialFPGA1|uart_top|speed_rx|process_1~1_combout  = (\serialFPGA1|uart_top|speed_rx|cnt [9] & (!\serialFPGA1|uart_top|speed_rx|cnt [10] & (\serialFPGA1|uart_top|speed_rx|cnt [5] & !\serialFPGA1|uart_top|speed_rx|cnt [6])))

	.dataa(\serialFPGA1|uart_top|speed_rx|cnt [9]),
	.datab(\serialFPGA1|uart_top|speed_rx|cnt [10]),
	.datac(\serialFPGA1|uart_top|speed_rx|cnt [5]),
	.datad(\serialFPGA1|uart_top|speed_rx|cnt [6]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|speed_rx|process_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|process_1~1 .lut_mask = 16'h0020;
defparam \serialFPGA1|uart_top|speed_rx|process_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_rx|process_1~0 (
// Equation(s):
// \serialFPGA1|uart_top|speed_rx|process_1~0_combout  = (\serialFPGA1|uart_top|speed_rx|cnt [3] & (!\serialFPGA1|uart_top|speed_rx|cnt [4] & (\serialFPGA1|uart_top|receiver|bps_start_r~q  & !\serialFPGA1|uart_top|speed_rx|cnt [2])))

	.dataa(\serialFPGA1|uart_top|speed_rx|cnt [3]),
	.datab(\serialFPGA1|uart_top|speed_rx|cnt [4]),
	.datac(\serialFPGA1|uart_top|receiver|bps_start_r~q ),
	.datad(\serialFPGA1|uart_top|speed_rx|cnt [2]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|speed_rx|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|process_1~0 .lut_mask = 16'h0020;
defparam \serialFPGA1|uart_top|speed_rx|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_rx|process_1~3 (
// Equation(s):
// \serialFPGA1|uart_top|speed_rx|process_1~3_combout  = (\serialFPGA1|uart_top|speed_rx|process_1~2_combout  & (\serialFPGA1|uart_top|speed_rx|process_1~1_combout  & (\serialFPGA1|uart_top|speed_rx|Equal0~0_combout  & 
// \serialFPGA1|uart_top|speed_rx|process_1~0_combout )))

	.dataa(\serialFPGA1|uart_top|speed_rx|process_1~2_combout ),
	.datab(\serialFPGA1|uart_top|speed_rx|process_1~1_combout ),
	.datac(\serialFPGA1|uart_top|speed_rx|Equal0~0_combout ),
	.datad(\serialFPGA1|uart_top|speed_rx|process_1~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|speed_rx|process_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|process_1~3 .lut_mask = 16'h8000;
defparam \serialFPGA1|uart_top|speed_rx|process_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N1
dffeas \serialFPGA1|uart_top|speed_rx|clk_bps_r (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|speed_rx|process_1~3_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|speed_rx|clk_bps_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_rx|clk_bps_r .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|speed_rx|clk_bps_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|num[3]~0 (
// Equation(s):
// \serialFPGA1|uart_top|receiver|num[3]~0_combout  = (\serialFPGA1|uart_top|receiver|rx_int_i~q  & ((\serialFPGA1|uart_top|speed_rx|clk_bps_r~q ) # ((\serialFPGA1|uart_top|receiver|rx_temp_data[7]~0_combout  & \serialFPGA1|uart_top|receiver|num [1]))))

	.dataa(\serialFPGA1|uart_top|receiver|rx_temp_data[7]~0_combout ),
	.datab(\serialFPGA1|uart_top|speed_rx|clk_bps_r~q ),
	.datac(\serialFPGA1|uart_top|receiver|rx_int_i~q ),
	.datad(\serialFPGA1|uart_top|receiver|num [1]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|num[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|num[3]~0 .lut_mask = 16'hE0C0;
defparam \serialFPGA1|uart_top|receiver|num[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|Add0~1 (
// Equation(s):
// \serialFPGA1|uart_top|receiver|Add0~1_combout  = \serialFPGA1|uart_top|receiver|num [2] $ (((\serialFPGA1|uart_top|receiver|num [0] & \serialFPGA1|uart_top|receiver|num [1])))

	.dataa(\serialFPGA1|uart_top|receiver|num [0]),
	.datab(gnd),
	.datac(\serialFPGA1|uart_top|receiver|num [2]),
	.datad(\serialFPGA1|uart_top|receiver|num [1]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|Add0~1 .lut_mask = 16'h5AF0;
defparam \serialFPGA1|uart_top|receiver|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|num[2]~3 (
// Equation(s):
// \serialFPGA1|uart_top|receiver|num[2]~3_combout  = (\serialFPGA1|uart_top|receiver|num[3]~0_combout  & (\serialFPGA1|uart_top|receiver|Add0~1_combout  & ((\serialFPGA1|uart_top|speed_rx|clk_bps_r~q )))) # (!\serialFPGA1|uart_top|receiver|num[3]~0_combout  
// & (((\serialFPGA1|uart_top|receiver|num [2]))))

	.dataa(\serialFPGA1|uart_top|receiver|num[3]~0_combout ),
	.datab(\serialFPGA1|uart_top|receiver|Add0~1_combout ),
	.datac(\serialFPGA1|uart_top|receiver|num [2]),
	.datad(\serialFPGA1|uart_top|speed_rx|clk_bps_r~q ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|num[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|num[2]~3 .lut_mask = 16'hD850;
defparam \serialFPGA1|uart_top|receiver|num[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N13
dffeas \serialFPGA1|uart_top|receiver|num[2] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|receiver|num[2]~3_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|receiver|num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|num[2] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|receiver|num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|Add0~0 (
// Equation(s):
// \serialFPGA1|uart_top|receiver|Add0~0_combout  = \serialFPGA1|uart_top|receiver|num [3] $ (((\serialFPGA1|uart_top|receiver|num [0] & (\serialFPGA1|uart_top|receiver|num [2] & \serialFPGA1|uart_top|receiver|num [1]))))

	.dataa(\serialFPGA1|uart_top|receiver|num [3]),
	.datab(\serialFPGA1|uart_top|receiver|num [0]),
	.datac(\serialFPGA1|uart_top|receiver|num [2]),
	.datad(\serialFPGA1|uart_top|receiver|num [1]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|Add0~0 .lut_mask = 16'h6AAA;
defparam \serialFPGA1|uart_top|receiver|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|num[3]~2 (
// Equation(s):
// \serialFPGA1|uart_top|receiver|num[3]~2_combout  = (\serialFPGA1|uart_top|receiver|num[3]~0_combout  & (\serialFPGA1|uart_top|receiver|Add0~0_combout  & ((\serialFPGA1|uart_top|speed_rx|clk_bps_r~q )))) # (!\serialFPGA1|uart_top|receiver|num[3]~0_combout  
// & (((\serialFPGA1|uart_top|receiver|num [3]))))

	.dataa(\serialFPGA1|uart_top|receiver|num[3]~0_combout ),
	.datab(\serialFPGA1|uart_top|receiver|Add0~0_combout ),
	.datac(\serialFPGA1|uart_top|receiver|num [3]),
	.datad(\serialFPGA1|uart_top|speed_rx|clk_bps_r~q ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|num[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|num[3]~2 .lut_mask = 16'hD850;
defparam \serialFPGA1|uart_top|receiver|num[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N23
dffeas \serialFPGA1|uart_top|receiver|num[3] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|receiver|num[3]~2_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|receiver|num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|num[3] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|receiver|num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|rx_temp_data[7]~0 (
// Equation(s):
// \serialFPGA1|uart_top|receiver|rx_temp_data[7]~0_combout  = (!\serialFPGA1|uart_top|receiver|num [0] & (!\serialFPGA1|uart_top|receiver|num [2] & \serialFPGA1|uart_top|receiver|num [3]))

	.dataa(\serialFPGA1|uart_top|receiver|num [0]),
	.datab(\serialFPGA1|uart_top|receiver|num [2]),
	.datac(\serialFPGA1|uart_top|receiver|num [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|rx_temp_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[7]~0 .lut_mask = 16'h1010;
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|rx_int_i~0 (
// Equation(s):
// \serialFPGA1|uart_top|receiver|rx_int_i~0_combout  = (\serialFPGA1|uart_top|receiver|neg_rs232_rx~0_combout ) # ((\serialFPGA1|uart_top|receiver|rx_int_i~q  & ((!\serialFPGA1|uart_top|receiver|num [1]) # 
// (!\serialFPGA1|uart_top|receiver|rx_temp_data[7]~0_combout ))))

	.dataa(\serialFPGA1|uart_top|receiver|rx_temp_data[7]~0_combout ),
	.datab(\serialFPGA1|uart_top|receiver|neg_rs232_rx~0_combout ),
	.datac(\serialFPGA1|uart_top|receiver|rx_int_i~q ),
	.datad(\serialFPGA1|uart_top|receiver|num [1]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|rx_int_i~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_int_i~0 .lut_mask = 16'hDCFC;
defparam \serialFPGA1|uart_top|receiver|rx_int_i~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N31
dffeas \serialFPGA1|uart_top|receiver|rx_int_i (
	.clk(\i_clk~input_o ),
	.d(\serialFPGA1|uart_top|receiver|rx_int_i~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|receiver|rx_int_i~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_int_i .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|receiver|rx_int_i .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|num[0]~4 (
// Equation(s):
// \serialFPGA1|uart_top|receiver|num[0]~4_combout  = \serialFPGA1|uart_top|receiver|num [0] $ (((\serialFPGA1|uart_top|receiver|rx_int_i~q  & \serialFPGA1|uart_top|speed_rx|clk_bps_r~q )))

	.dataa(\serialFPGA1|uart_top|receiver|rx_int_i~q ),
	.datab(gnd),
	.datac(\serialFPGA1|uart_top|receiver|num [0]),
	.datad(\serialFPGA1|uart_top|speed_rx|clk_bps_r~q ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|num[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|num[0]~4 .lut_mask = 16'h5AF0;
defparam \serialFPGA1|uart_top|receiver|num[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N21
dffeas \serialFPGA1|uart_top|receiver|num[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|receiver|num[0]~4_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|receiver|num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|num[0] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|receiver|num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|rx_temp_data[6]~1 (
// Equation(s):
// \serialFPGA1|uart_top|receiver|rx_temp_data[6]~1_combout  = (\serialFPGA1|uart_top|receiver|rx_int_i~q  & (!\serialFPGA1|uart_top|receiver|num [3] & \serialFPGA1|uart_top|speed_rx|clk_bps_r~q ))

	.dataa(\serialFPGA1|uart_top|receiver|rx_int_i~q ),
	.datab(gnd),
	.datac(\serialFPGA1|uart_top|receiver|num [3]),
	.datad(\serialFPGA1|uart_top|speed_rx|clk_bps_r~q ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|rx_temp_data[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[6]~1 .lut_mask = 16'h0A00;
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|rx_temp_data[3]~14 (
// Equation(s):
// \serialFPGA1|uart_top|receiver|rx_temp_data[3]~14_combout  = (!\serialFPGA1|uart_top|receiver|num [0] & (\serialFPGA1|uart_top|receiver|num [2] & (\serialFPGA1|uart_top|receiver|rx_temp_data[6]~1_combout  & !\serialFPGA1|uart_top|receiver|num [1])))

	.dataa(\serialFPGA1|uart_top|receiver|num [0]),
	.datab(\serialFPGA1|uart_top|receiver|num [2]),
	.datac(\serialFPGA1|uart_top|receiver|rx_temp_data[6]~1_combout ),
	.datad(\serialFPGA1|uart_top|receiver|num [1]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|rx_temp_data[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[3]~14 .lut_mask = 16'h0040;
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|rx_temp_data[3]~15 (
// Equation(s):
// \serialFPGA1|uart_top|receiver|rx_temp_data[3]~15_combout  = (\serialFPGA1|uart_top|receiver|rx_temp_data[3]~14_combout  & ((\i_rx~input_o ))) # (!\serialFPGA1|uart_top|receiver|rx_temp_data[3]~14_combout  & (\serialFPGA1|uart_top|receiver|rx_temp_data 
// [3]))

	.dataa(gnd),
	.datab(\serialFPGA1|uart_top|receiver|rx_temp_data [3]),
	.datac(\i_rx~input_o ),
	.datad(\serialFPGA1|uart_top|receiver|rx_temp_data[3]~14_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|rx_temp_data[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[3]~15 .lut_mask = 16'hF0CC;
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|rx_temp_data[3]~feeder (
// Equation(s):
// \serialFPGA1|uart_top|receiver|rx_temp_data[3]~feeder_combout  = \serialFPGA1|uart_top|receiver|rx_temp_data[3]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|uart_top|receiver|rx_temp_data[3]~15_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|rx_temp_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[3]~feeder .lut_mask = 16'hFF00;
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N19
dffeas \serialFPGA1|uart_top|receiver|rx_temp_data[3] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|receiver|rx_temp_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|receiver|rx_temp_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[3] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|rx_data_r[0]~0 (
// Equation(s):
// \serialFPGA1|uart_top|receiver|rx_data_r[0]~0_combout  = (\serialFPGA1|uart_top|receiver|rx_temp_data[7]~0_combout  & (!\serialFPGA1|uart_top|speed_rx|clk_bps_r~q  & (\serialFPGA1|uart_top|receiver|rx_int_i~q  & \serialFPGA1|uart_top|receiver|num [1])))

	.dataa(\serialFPGA1|uart_top|receiver|rx_temp_data[7]~0_combout ),
	.datab(\serialFPGA1|uart_top|speed_rx|clk_bps_r~q ),
	.datac(\serialFPGA1|uart_top|receiver|rx_int_i~q ),
	.datad(\serialFPGA1|uart_top|receiver|num [1]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|rx_data_r[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_data_r[0]~0 .lut_mask = 16'h2000;
defparam \serialFPGA1|uart_top|receiver|rx_data_r[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N13
dffeas \serialFPGA1|uart_top|receiver|rx_data_r[3] (
	.clk(\i_clk~input_o ),
	.d(gnd),
	.asdata(\serialFPGA1|uart_top|receiver|rx_temp_data [3]),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serialFPGA1|uart_top|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|receiver|rx_data_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_data_r[3] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|receiver|rx_data_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|rx_temp_data[6]~8 (
// Equation(s):
// \serialFPGA1|uart_top|receiver|rx_temp_data[6]~8_combout  = (\serialFPGA1|uart_top|receiver|num [0] & (\serialFPGA1|uart_top|receiver|rx_temp_data[6]~1_combout  & \serialFPGA1|uart_top|receiver|num [1]))

	.dataa(\serialFPGA1|uart_top|receiver|num [0]),
	.datab(gnd),
	.datac(\serialFPGA1|uart_top|receiver|rx_temp_data[6]~1_combout ),
	.datad(\serialFPGA1|uart_top|receiver|num [1]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|rx_temp_data[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[6]~8 .lut_mask = 16'hA000;
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|rx_temp_data[2]~16 (
// Equation(s):
// \serialFPGA1|uart_top|receiver|rx_temp_data[2]~16_combout  = (\serialFPGA1|uart_top|receiver|num [2] & (\serialFPGA1|uart_top|receiver|rx_temp_data [2])) # (!\serialFPGA1|uart_top|receiver|num [2] & 
// ((\serialFPGA1|uart_top|receiver|rx_temp_data[6]~8_combout  & ((\i_rx~input_o ))) # (!\serialFPGA1|uart_top|receiver|rx_temp_data[6]~8_combout  & (\serialFPGA1|uart_top|receiver|rx_temp_data [2]))))

	.dataa(\serialFPGA1|uart_top|receiver|rx_temp_data [2]),
	.datab(\serialFPGA1|uart_top|receiver|num [2]),
	.datac(\i_rx~input_o ),
	.datad(\serialFPGA1|uart_top|receiver|rx_temp_data[6]~8_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|rx_temp_data[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[2]~16 .lut_mask = 16'hB8AA;
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|rx_temp_data[2]~feeder (
// Equation(s):
// \serialFPGA1|uart_top|receiver|rx_temp_data[2]~feeder_combout  = \serialFPGA1|uart_top|receiver|rx_temp_data[2]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|uart_top|receiver|rx_temp_data[2]~16_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|rx_temp_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[2]~feeder .lut_mask = 16'hFF00;
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N9
dffeas \serialFPGA1|uart_top|receiver|rx_temp_data[2] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|receiver|rx_temp_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|receiver|rx_temp_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[2] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N7
dffeas \serialFPGA1|uart_top|receiver|rx_data_r[2] (
	.clk(\i_clk~input_o ),
	.d(gnd),
	.asdata(\serialFPGA1|uart_top|receiver|rx_temp_data [2]),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serialFPGA1|uart_top|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|receiver|rx_data_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_data_r[2] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|receiver|rx_data_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Equal0~1 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Equal0~1_combout  = (!\serialFPGA1|uart_top|receiver|rx_data_r [3] & !\serialFPGA1|uart_top|receiver|rx_data_r [2])

	.dataa(\serialFPGA1|uart_top|receiver|rx_data_r [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|uart_top|receiver|rx_data_r [2]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Equal0~1 .lut_mask = 16'h0055;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|rx_temp_data[0]~4 (
// Equation(s):
// \serialFPGA1|uart_top|receiver|rx_temp_data[0]~4_combout  = (\serialFPGA1|uart_top|receiver|num [0] & (!\serialFPGA1|uart_top|receiver|num [2] & (\serialFPGA1|uart_top|receiver|rx_temp_data[6]~1_combout  & !\serialFPGA1|uart_top|receiver|num [1])))

	.dataa(\serialFPGA1|uart_top|receiver|num [0]),
	.datab(\serialFPGA1|uart_top|receiver|num [2]),
	.datac(\serialFPGA1|uart_top|receiver|rx_temp_data[6]~1_combout ),
	.datad(\serialFPGA1|uart_top|receiver|num [1]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|rx_temp_data[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[0]~4 .lut_mask = 16'h0020;
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|rx_temp_data[0]~5 (
// Equation(s):
// \serialFPGA1|uart_top|receiver|rx_temp_data[0]~5_combout  = (\serialFPGA1|uart_top|receiver|rx_temp_data[0]~4_combout  & (\i_rx~input_o )) # (!\serialFPGA1|uart_top|receiver|rx_temp_data[0]~4_combout  & ((\serialFPGA1|uart_top|receiver|rx_temp_data [0])))

	.dataa(\serialFPGA1|uart_top|receiver|rx_temp_data[0]~4_combout ),
	.datab(\i_rx~input_o ),
	.datac(\serialFPGA1|uart_top|receiver|rx_temp_data [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|rx_temp_data[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[0]~5 .lut_mask = 16'hD8D8;
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N15
dffeas \serialFPGA1|uart_top|receiver|rx_temp_data[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|receiver|rx_temp_data[0]~5_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|receiver|rx_temp_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[0] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N3
dffeas \serialFPGA1|uart_top|receiver|rx_data_r[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\serialFPGA1|uart_top|receiver|rx_temp_data [0]),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serialFPGA1|uart_top|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|receiver|rx_data_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_data_r[0] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|receiver|rx_data_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|rx_temp_data[4]~12 (
// Equation(s):
// \serialFPGA1|uart_top|receiver|rx_temp_data[4]~12_combout  = (\serialFPGA1|uart_top|receiver|num [0] & (\serialFPGA1|uart_top|receiver|num [2] & (\serialFPGA1|uart_top|receiver|rx_temp_data[6]~1_combout  & !\serialFPGA1|uart_top|receiver|num [1])))

	.dataa(\serialFPGA1|uart_top|receiver|num [0]),
	.datab(\serialFPGA1|uart_top|receiver|num [2]),
	.datac(\serialFPGA1|uart_top|receiver|rx_temp_data[6]~1_combout ),
	.datad(\serialFPGA1|uart_top|receiver|num [1]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|rx_temp_data[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[4]~12 .lut_mask = 16'h0080;
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|rx_temp_data[4]~13 (
// Equation(s):
// \serialFPGA1|uart_top|receiver|rx_temp_data[4]~13_combout  = (\serialFPGA1|uart_top|receiver|rx_temp_data[4]~12_combout  & ((\i_rx~input_o ))) # (!\serialFPGA1|uart_top|receiver|rx_temp_data[4]~12_combout  & (\serialFPGA1|uart_top|receiver|rx_temp_data 
// [4]))

	.dataa(gnd),
	.datab(\serialFPGA1|uart_top|receiver|rx_temp_data [4]),
	.datac(\serialFPGA1|uart_top|receiver|rx_temp_data[4]~12_combout ),
	.datad(\i_rx~input_o ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|rx_temp_data[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[4]~13 .lut_mask = 16'hFC0C;
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|rx_temp_data[4]~feeder (
// Equation(s):
// \serialFPGA1|uart_top|receiver|rx_temp_data[4]~feeder_combout  = \serialFPGA1|uart_top|receiver|rx_temp_data[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|uart_top|receiver|rx_temp_data[4]~13_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|rx_temp_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[4]~feeder .lut_mask = 16'hFF00;
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N1
dffeas \serialFPGA1|uart_top|receiver|rx_temp_data[4] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|receiver|rx_temp_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|receiver|rx_temp_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[4] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N21
dffeas \serialFPGA1|uart_top|receiver|rx_data_r[4] (
	.clk(\i_clk~input_o ),
	.d(gnd),
	.asdata(\serialFPGA1|uart_top|receiver|rx_temp_data [4]),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serialFPGA1|uart_top|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|receiver|rx_data_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_data_r[4] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|receiver|rx_data_r[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|rx_temp_data[7]~6 (
// Equation(s):
// \serialFPGA1|uart_top|receiver|rx_temp_data[7]~6_combout  = (\serialFPGA1|uart_top|receiver|rx_temp_data[7]~0_combout  & (\serialFPGA1|uart_top|speed_rx|clk_bps_r~q  & (\serialFPGA1|uart_top|receiver|rx_int_i~q  & !\serialFPGA1|uart_top|receiver|num 
// [1])))

	.dataa(\serialFPGA1|uart_top|receiver|rx_temp_data[7]~0_combout ),
	.datab(\serialFPGA1|uart_top|speed_rx|clk_bps_r~q ),
	.datac(\serialFPGA1|uart_top|receiver|rx_int_i~q ),
	.datad(\serialFPGA1|uart_top|receiver|num [1]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|rx_temp_data[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[7]~6 .lut_mask = 16'h0080;
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|rx_temp_data[7]~7 (
// Equation(s):
// \serialFPGA1|uart_top|receiver|rx_temp_data[7]~7_combout  = (\serialFPGA1|uart_top|receiver|rx_temp_data[7]~6_combout  & ((\i_rx~input_o ))) # (!\serialFPGA1|uart_top|receiver|rx_temp_data[7]~6_combout  & (\serialFPGA1|uart_top|receiver|rx_temp_data [7]))

	.dataa(gnd),
	.datab(\serialFPGA1|uart_top|receiver|rx_temp_data [7]),
	.datac(\serialFPGA1|uart_top|receiver|rx_temp_data[7]~6_combout ),
	.datad(\i_rx~input_o ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|rx_temp_data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[7]~7 .lut_mask = 16'hFC0C;
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|rx_temp_data[7]~feeder (
// Equation(s):
// \serialFPGA1|uart_top|receiver|rx_temp_data[7]~feeder_combout  = \serialFPGA1|uart_top|receiver|rx_temp_data[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|uart_top|receiver|rx_temp_data[7]~7_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|rx_temp_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[7]~feeder .lut_mask = 16'hFF00;
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N29
dffeas \serialFPGA1|uart_top|receiver|rx_temp_data[7] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|receiver|rx_temp_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|receiver|rx_temp_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[7] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|rx_data_r[7]~feeder (
// Equation(s):
// \serialFPGA1|uart_top|receiver|rx_data_r[7]~feeder_combout  = \serialFPGA1|uart_top|receiver|rx_temp_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|uart_top|receiver|rx_temp_data [7]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|rx_data_r[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_data_r[7]~feeder .lut_mask = 16'hFF00;
defparam \serialFPGA1|uart_top|receiver|rx_data_r[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N19
dffeas \serialFPGA1|uart_top|receiver|rx_data_r[7] (
	.clk(\i_clk~input_o ),
	.d(\serialFPGA1|uart_top|receiver|rx_data_r[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serialFPGA1|uart_top|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|receiver|rx_data_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_data_r[7] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|receiver|rx_data_r[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|rx_temp_data[6]~9 (
// Equation(s):
// \serialFPGA1|uart_top|receiver|rx_temp_data[6]~9_combout  = (\serialFPGA1|uart_top|receiver|num [2] & ((\serialFPGA1|uart_top|receiver|rx_temp_data[6]~8_combout  & ((\i_rx~input_o ))) # (!\serialFPGA1|uart_top|receiver|rx_temp_data[6]~8_combout  & 
// (\serialFPGA1|uart_top|receiver|rx_temp_data [6])))) # (!\serialFPGA1|uart_top|receiver|num [2] & (\serialFPGA1|uart_top|receiver|rx_temp_data [6]))

	.dataa(\serialFPGA1|uart_top|receiver|rx_temp_data [6]),
	.datab(\serialFPGA1|uart_top|receiver|num [2]),
	.datac(\i_rx~input_o ),
	.datad(\serialFPGA1|uart_top|receiver|rx_temp_data[6]~8_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|rx_temp_data[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[6]~9 .lut_mask = 16'hE2AA;
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|rx_temp_data[6]~feeder (
// Equation(s):
// \serialFPGA1|uart_top|receiver|rx_temp_data[6]~feeder_combout  = \serialFPGA1|uart_top|receiver|rx_temp_data[6]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|uart_top|receiver|rx_temp_data[6]~9_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|rx_temp_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[6]~feeder .lut_mask = 16'hFF00;
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N21
dffeas \serialFPGA1|uart_top|receiver|rx_temp_data[6] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|receiver|rx_temp_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|receiver|rx_temp_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[6] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|rx_data_r[6]~feeder (
// Equation(s):
// \serialFPGA1|uart_top|receiver|rx_data_r[6]~feeder_combout  = \serialFPGA1|uart_top|receiver|rx_temp_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|uart_top|receiver|rx_temp_data [6]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|rx_data_r[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_data_r[6]~feeder .lut_mask = 16'hFF00;
defparam \serialFPGA1|uart_top|receiver|rx_data_r[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N15
dffeas \serialFPGA1|uart_top|receiver|rx_data_r[6] (
	.clk(\i_clk~input_o ),
	.d(\serialFPGA1|uart_top|receiver|rx_data_r[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serialFPGA1|uart_top|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|receiver|rx_data_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_data_r[6] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|receiver|rx_data_r[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|rx_temp_data[5]~10 (
// Equation(s):
// \serialFPGA1|uart_top|receiver|rx_temp_data[5]~10_combout  = (!\serialFPGA1|uart_top|receiver|num [0] & (\serialFPGA1|uart_top|receiver|num [2] & (\serialFPGA1|uart_top|receiver|rx_temp_data[6]~1_combout  & \serialFPGA1|uart_top|receiver|num [1])))

	.dataa(\serialFPGA1|uart_top|receiver|num [0]),
	.datab(\serialFPGA1|uart_top|receiver|num [2]),
	.datac(\serialFPGA1|uart_top|receiver|rx_temp_data[6]~1_combout ),
	.datad(\serialFPGA1|uart_top|receiver|num [1]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|rx_temp_data[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[5]~10 .lut_mask = 16'h4000;
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|rx_temp_data[5]~11 (
// Equation(s):
// \serialFPGA1|uart_top|receiver|rx_temp_data[5]~11_combout  = (\serialFPGA1|uart_top|receiver|rx_temp_data[5]~10_combout  & ((\i_rx~input_o ))) # (!\serialFPGA1|uart_top|receiver|rx_temp_data[5]~10_combout  & (\serialFPGA1|uart_top|receiver|rx_temp_data 
// [5]))

	.dataa(gnd),
	.datab(\serialFPGA1|uart_top|receiver|rx_temp_data[5]~10_combout ),
	.datac(\serialFPGA1|uart_top|receiver|rx_temp_data [5]),
	.datad(\i_rx~input_o ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|rx_temp_data[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[5]~11 .lut_mask = 16'hFC30;
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|rx_temp_data[5]~feeder (
// Equation(s):
// \serialFPGA1|uart_top|receiver|rx_temp_data[5]~feeder_combout  = \serialFPGA1|uart_top|receiver|rx_temp_data[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|uart_top|receiver|rx_temp_data[5]~11_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|rx_temp_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[5]~feeder .lut_mask = 16'hFF00;
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N27
dffeas \serialFPGA1|uart_top|receiver|rx_temp_data[5] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|receiver|rx_temp_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|receiver|rx_temp_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[5] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N11
dffeas \serialFPGA1|uart_top|receiver|rx_data_r[5] (
	.clk(\i_clk~input_o ),
	.d(gnd),
	.asdata(\serialFPGA1|uart_top|receiver|rx_temp_data [5]),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serialFPGA1|uart_top|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|receiver|rx_data_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_data_r[5] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|receiver|rx_data_r[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Equal0~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Equal0~0_combout  = (!\serialFPGA1|uart_top|receiver|rx_data_r [4] & (!\serialFPGA1|uart_top|receiver|rx_data_r [7] & (!\serialFPGA1|uart_top|receiver|rx_data_r [6] & !\serialFPGA1|uart_top|receiver|rx_data_r [5])))

	.dataa(\serialFPGA1|uart_top|receiver|rx_data_r [4]),
	.datab(\serialFPGA1|uart_top|receiver|rx_data_r [7]),
	.datac(\serialFPGA1|uart_top|receiver|rx_data_r [6]),
	.datad(\serialFPGA1|uart_top|receiver|rx_data_r [5]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Equal0~0 .lut_mask = 16'h0001;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|rx_temp_data[1]~2 (
// Equation(s):
// \serialFPGA1|uart_top|receiver|rx_temp_data[1]~2_combout  = (!\serialFPGA1|uart_top|receiver|num [0] & (!\serialFPGA1|uart_top|receiver|num [2] & (\serialFPGA1|uart_top|receiver|rx_temp_data[6]~1_combout  & \serialFPGA1|uart_top|receiver|num [1])))

	.dataa(\serialFPGA1|uart_top|receiver|num [0]),
	.datab(\serialFPGA1|uart_top|receiver|num [2]),
	.datac(\serialFPGA1|uart_top|receiver|rx_temp_data[6]~1_combout ),
	.datad(\serialFPGA1|uart_top|receiver|num [1]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|rx_temp_data[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[1]~2 .lut_mask = 16'h1000;
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|rx_temp_data[1]~3 (
// Equation(s):
// \serialFPGA1|uart_top|receiver|rx_temp_data[1]~3_combout  = (\serialFPGA1|uart_top|receiver|rx_temp_data[1]~2_combout  & (\i_rx~input_o )) # (!\serialFPGA1|uart_top|receiver|rx_temp_data[1]~2_combout  & ((\serialFPGA1|uart_top|receiver|rx_temp_data [1])))

	.dataa(\serialFPGA1|uart_top|receiver|rx_temp_data[1]~2_combout ),
	.datab(gnd),
	.datac(\i_rx~input_o ),
	.datad(\serialFPGA1|uart_top|receiver|rx_temp_data [1]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|rx_temp_data[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[1]~3 .lut_mask = 16'hF5A0;
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneive_lcell_comb \serialFPGA1|uart_top|receiver|rx_temp_data[1]~feeder (
// Equation(s):
// \serialFPGA1|uart_top|receiver|rx_temp_data[1]~feeder_combout  = \serialFPGA1|uart_top|receiver|rx_temp_data[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|uart_top|receiver|rx_temp_data[1]~3_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|receiver|rx_temp_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[1]~feeder .lut_mask = 16'hFF00;
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N1
dffeas \serialFPGA1|uart_top|receiver|rx_temp_data[1] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|receiver|rx_temp_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|receiver|rx_temp_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[1] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|receiver|rx_temp_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N29
dffeas \serialFPGA1|uart_top|receiver|rx_data_r[1] (
	.clk(\i_clk~input_o ),
	.d(gnd),
	.asdata(\serialFPGA1|uart_top|receiver|rx_temp_data [1]),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serialFPGA1|uart_top|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|receiver|rx_data_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|receiver|rx_data_r[1] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|receiver|rx_data_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Equal2~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Equal2~0_combout  = (((!\serialFPGA1|uart_top|receiver|rx_data_r [1]) # (!\serialFPGA1|uart_top|receiver|rx_data_r [0])) # (!\serialFPGA1|serialFPGA_fsm_rx1|Equal0~1_combout )) # 
// (!\serialFPGA1|serialFPGA_fsm_rx1|Equal0~0_combout )

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|Equal0~0_combout ),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|Equal0~1_combout ),
	.datac(\serialFPGA1|uart_top|receiver|rx_data_r [0]),
	.datad(\serialFPGA1|uart_top|receiver|rx_data_r [1]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Equal2~0 .lut_mask = 16'h7FFF;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N26
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector42~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector42~0_combout  = ((!\serialFPGA1|serialFPGA_fsm_rx1|Equal2~0_combout  & \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q )) # (!\serialFPGA1|serialFPGA_fsm_rx1|currentState.init~q )

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|currentState.init~q ),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|Equal2~0_combout ),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector42~0 .lut_mask = 16'h7575;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N18
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector40~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector40~0_combout  = (!\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_waiting~q  & (!\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q  & !\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_command~q ))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_waiting~q ),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_command~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector40~0 .lut_mask = 16'h0003;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Equal0~2 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Equal0~2_combout  = (!\serialFPGA1|uart_top|receiver|rx_data_r [1] & (\serialFPGA1|uart_top|receiver|rx_data_r [0] & (\serialFPGA1|serialFPGA_fsm_rx1|Equal0~0_combout  & \serialFPGA1|serialFPGA_fsm_rx1|Equal0~1_combout )))

	.dataa(\serialFPGA1|uart_top|receiver|rx_data_r [1]),
	.datab(\serialFPGA1|uart_top|receiver|rx_data_r [0]),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|Equal0~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Equal0~2 .lut_mask = 16'h4000;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector40~1 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector40~1_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|Selector40~0_combout ) # ((!\serialFPGA1|uart_top|receiver|rx_int_i~q  & ((\serialFPGA1|serialFPGA_fsm_rx1|Equal0~2_combout ) # 
// (!\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_waiting~q ))))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|Selector40~0_combout ),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|Equal0~2_combout ),
	.datac(\serialFPGA1|uart_top|receiver|rx_int_i~q ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_waiting~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector40~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector40~1 .lut_mask = 16'hAEAF;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \serialFPGA1|serialFPGA_fsm_rx1|Selector40~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\serialFPGA1|serialFPGA_fsm_rx1|Selector40~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\serialFPGA1|serialFPGA_fsm_rx1|Selector40~1clkctrl_outclk ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector40~1clkctrl .clock_type = "global clock";
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector40~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N28
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|nextState.s_waiting_1002 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|nextState.s_waiting_1002~combout  = (GLOBAL(\serialFPGA1|serialFPGA_fsm_rx1|Selector40~1clkctrl_outclk ) & ((\serialFPGA1|serialFPGA_fsm_rx1|Selector42~0_combout ))) # 
// (!GLOBAL(\serialFPGA1|serialFPGA_fsm_rx1|Selector40~1clkctrl_outclk ) & (\serialFPGA1|serialFPGA_fsm_rx1|nextState.s_waiting_1002~combout ))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|nextState.s_waiting_1002~combout ),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|Selector42~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Selector40~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|nextState.s_waiting_1002~combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|nextState.s_waiting_1002 .lut_mask = 16'hF0CC;
defparam \serialFPGA1|serialFPGA_fsm_rx1|nextState.s_waiting_1002 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N16
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_waiting~feeder (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_waiting~feeder_combout  = \serialFPGA1|serialFPGA_fsm_rx1|nextState.s_waiting_1002~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|nextState.s_waiting_1002~combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_waiting~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_waiting~feeder .lut_mask = 16'hFF00;
defparam \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_waiting~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N17
dffeas \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_waiting (
	.clk(\i_clk~input_o ),
	.d(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_waiting~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_waiting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_waiting .is_wysiwyg = "true";
defparam \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_waiting .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N2
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|nextState.s_command_989 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|nextState.s_command_989~combout  = (GLOBAL(\serialFPGA1|serialFPGA_fsm_rx1|Selector40~1clkctrl_outclk ) & ((\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_waiting~q ))) # 
// (!GLOBAL(\serialFPGA1|serialFPGA_fsm_rx1|Selector40~1clkctrl_outclk ) & (\serialFPGA1|serialFPGA_fsm_rx1|nextState.s_command_989~combout ))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|nextState.s_command_989~combout ),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_waiting~q ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Selector40~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|nextState.s_command_989~combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|nextState.s_command_989 .lut_mask = 16'hF0AA;
defparam \serialFPGA1|serialFPGA_fsm_rx1|nextState.s_command_989 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N3
dffeas \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_command (
	.clk(\i_clk~input_o ),
	.d(\serialFPGA1|serialFPGA_fsm_rx1|nextState.s_command_989~combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_command~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_command .is_wysiwyg = "true";
defparam \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_command .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N10
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector39~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector39~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading2~q ) # (\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_command~q )

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading2~q ),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_command~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector39~0 .lut_mask = 16'hFCFC;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N30
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|nextState.s_reading1_976 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|nextState.s_reading1_976~combout  = (GLOBAL(\serialFPGA1|serialFPGA_fsm_rx1|Selector40~1clkctrl_outclk ) & (\serialFPGA1|serialFPGA_fsm_rx1|Selector39~0_combout )) # 
// (!GLOBAL(\serialFPGA1|serialFPGA_fsm_rx1|Selector40~1clkctrl_outclk ) & ((\serialFPGA1|serialFPGA_fsm_rx1|nextState.s_reading1_976~combout )))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|Selector39~0_combout ),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|nextState.s_reading1_976~combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Selector40~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|nextState.s_reading1_976~combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|nextState.s_reading1_976 .lut_mask = 16'hCCF0;
defparam \serialFPGA1|serialFPGA_fsm_rx1|nextState.s_reading1_976 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N31
dffeas \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1 (
	.clk(\i_clk~input_o ),
	.d(\serialFPGA1|serialFPGA_fsm_rx1|nextState.s_reading1_976~combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1 .is_wysiwyg = "true";
defparam \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector37~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector37~0_combout  = (!\serialFPGA1|serialFPGA_fsm_rx1|Equal0~0_combout ) # (!\serialFPGA1|uart_top|receiver|rx_data_r [1])

	.dataa(gnd),
	.datab(\serialFPGA1|uart_top|receiver|rx_data_r [1]),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector37~0 .lut_mask = 16'h33FF;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector37~1 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector37~1_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q  & (((\serialFPGA1|serialFPGA_fsm_rx1|Selector37~0_combout ) # (!\serialFPGA1|uart_top|receiver|rx_data_r [0])) # 
// (!\serialFPGA1|serialFPGA_fsm_rx1|Equal0~1_combout )))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|Equal0~1_combout ),
	.datab(\serialFPGA1|uart_top|receiver|rx_data_r [0]),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Selector37~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector37~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector37~1 .lut_mask = 16'hF070;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N22
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|nextState.s_reading2_963 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|nextState.s_reading2_963~combout  = (GLOBAL(\serialFPGA1|serialFPGA_fsm_rx1|Selector40~1clkctrl_outclk ) & ((\serialFPGA1|serialFPGA_fsm_rx1|Selector37~1_combout ))) # 
// (!GLOBAL(\serialFPGA1|serialFPGA_fsm_rx1|Selector40~1clkctrl_outclk ) & (\serialFPGA1|serialFPGA_fsm_rx1|nextState.s_reading2_963~combout ))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|nextState.s_reading2_963~combout ),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|Selector37~1_combout ),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|Selector40~1clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|nextState.s_reading2_963~combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|nextState.s_reading2_963 .lut_mask = 16'hCACA;
defparam \serialFPGA1|serialFPGA_fsm_rx1|nextState.s_reading2_963 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N12
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading2~feeder (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading2~feeder_combout  = \serialFPGA1|serialFPGA_fsm_rx1|nextState.s_reading2_963~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|nextState.s_reading2_963~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading2~feeder .lut_mask = 16'hF0F0;
defparam \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N13
dffeas \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading2 (
	.clk(\i_clk~input_o ),
	.d(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading2~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading2 .is_wysiwyg = "true";
defparam \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N24
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector35~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_waiting~q ) # ((\serialFPGA1|serialFPGA_fsm_rx1|Equal2~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q  & 
// !\serialFPGA1|uart_top|receiver|rx_int_i~q )))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|Equal2~0_combout ),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.datac(\serialFPGA1|uart_top|receiver|rx_int_i~q ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_waiting~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector35~0 .lut_mask = 16'hFF08;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N0
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Add0~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~0_combout  = \serialFPGA1|serialFPGA_fsm_rx1|cnt [0] $ (VCC)
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~1  = CARRY(\serialFPGA1|serialFPGA_fsm_rx1|cnt [0])

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~0_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~1 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~0 .lut_mask = 16'h33CC;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N10
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector1~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector1~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q  & \serialFPGA1|serialFPGA_fsm_rx1|Add0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Add0~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector1~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N30
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|cnt[0] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|cnt [0] = (\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & ((\serialFPGA1|serialFPGA_fsm_rx1|Selector1~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|cnt 
// [0]))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|cnt [0]),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Selector1~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|cnt [0]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[0] .lut_mask = 16'hEE22;
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N2
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Add0~2 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~2_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|cnt [1] & (!\serialFPGA1|serialFPGA_fsm_rx1|Add0~1 )) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [1] & ((\serialFPGA1|serialFPGA_fsm_rx1|Add0~1 ) # (GND)))
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~3  = CARRY((!\serialFPGA1|serialFPGA_fsm_rx1|Add0~1 ) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [1]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_rx1|Add0~1 ),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~2_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~3 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~2 .lut_mask = 16'h3C3F;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N20
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector34~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector34~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|Add0~2_combout  & \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q )

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|Add0~2_combout ),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector34~0 .lut_mask = 16'hC0C0;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N30
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|cnt[1] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|cnt [1] = (\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & ((\serialFPGA1|serialFPGA_fsm_rx1|Selector34~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|cnt 
// [1]))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|cnt [1]),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|Selector34~0_combout ),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|cnt [1]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[1] .lut_mask = 16'hCCAA;
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N4
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Add0~4 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~4_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|cnt [2] & (\serialFPGA1|serialFPGA_fsm_rx1|Add0~3  $ (GND))) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [2] & (!\serialFPGA1|serialFPGA_fsm_rx1|Add0~3  & VCC))
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~5  = CARRY((\serialFPGA1|serialFPGA_fsm_rx1|cnt [2] & !\serialFPGA1|serialFPGA_fsm_rx1|Add0~3 ))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_rx1|Add0~3 ),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~4_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~5 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~4 .lut_mask = 16'hC30C;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N6
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector33~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector33~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q  & \serialFPGA1|serialFPGA_fsm_rx1|Add0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Add0~4_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector33~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N18
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|cnt[2] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|cnt [2] = (\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|Selector33~0_combout )) # (!\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & ((\serialFPGA1|serialFPGA_fsm_rx1|cnt 
// [2])))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|Selector33~0_combout ),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|cnt [2]),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|cnt [2]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[2] .lut_mask = 16'hAAF0;
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N6
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Add0~6 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~6_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|cnt [3] & (!\serialFPGA1|serialFPGA_fsm_rx1|Add0~5 )) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [3] & ((\serialFPGA1|serialFPGA_fsm_rx1|Add0~5 ) # (GND)))
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~7  = CARRY((!\serialFPGA1|serialFPGA_fsm_rx1|Add0~5 ) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [3]))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_rx1|Add0~5 ),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~6_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~7 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~6 .lut_mask = 16'h5A5F;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N0
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Equal3~2 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Equal3~2_combout  = (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [8] & (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [10] & (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [11] & !\serialFPGA1|serialFPGA_fsm_rx1|cnt [9])))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|cnt [8]),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [10]),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|cnt [11]),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|cnt [9]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Equal3~2 .lut_mask = 16'h0001;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N0
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Equal3~1 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Equal3~1_combout  = (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [4] & (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [7] & (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [6] & !\serialFPGA1|serialFPGA_fsm_rx1|cnt [5])))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|cnt [4]),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [7]),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|cnt [6]),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|cnt [5]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Equal3~1 .lut_mask = 16'h0001;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N22
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Equal3~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Equal3~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|cnt [0] & (\serialFPGA1|serialFPGA_fsm_rx1|cnt [2] & (\serialFPGA1|serialFPGA_fsm_rx1|cnt [1] & !\serialFPGA1|serialFPGA_fsm_rx1|cnt [3])))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|cnt [0]),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [2]),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|cnt [1]),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|cnt [3]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Equal3~0 .lut_mask = 16'h0080;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N16
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Equal3~3 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Equal3~3_combout  = (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [12] & (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [15] & (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [13] & !\serialFPGA1|serialFPGA_fsm_rx1|cnt [14])))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|cnt [12]),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [15]),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|cnt [13]),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|cnt [14]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Equal3~3 .lut_mask = 16'h0001;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N24
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Equal3~4 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Equal3~4_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|Equal3~2_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|Equal3~1_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|Equal3~0_combout  & 
// \serialFPGA1|serialFPGA_fsm_rx1|Equal3~3_combout )))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|Equal3~2_combout ),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|Equal3~1_combout ),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|Equal3~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Equal3~3_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Equal3~4 .lut_mask = 16'h8000;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N10
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector32~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector32~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|Add0~6_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q  & ((!\serialFPGA1|serialFPGA_fsm_rx1|Equal3~9_combout ) # 
// (!\serialFPGA1|serialFPGA_fsm_rx1|Equal3~4_combout ))))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|Add0~6_combout ),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|Equal3~4_combout ),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Equal3~9_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector32~0 .lut_mask = 16'h20A0;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N2
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|cnt[3] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|cnt [3] = (\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|Selector32~0_combout )) # (!\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & ((\serialFPGA1|serialFPGA_fsm_rx1|cnt 
// [3])))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|Selector32~0_combout ),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|cnt [3]),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|cnt [3]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[3] .lut_mask = 16'hAAF0;
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N8
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Add0~8 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~8_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|cnt [4] & (\serialFPGA1|serialFPGA_fsm_rx1|Add0~7  $ (GND))) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [4] & (!\serialFPGA1|serialFPGA_fsm_rx1|Add0~7  & VCC))
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~9  = CARRY((\serialFPGA1|serialFPGA_fsm_rx1|cnt [4] & !\serialFPGA1|serialFPGA_fsm_rx1|Add0~7 ))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_rx1|Add0~7 ),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~8_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~9 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~8 .lut_mask = 16'hC30C;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N28
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector31~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector31~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|Add0~8_combout  & \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q )

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector31~0 .lut_mask = 16'hAA00;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N12
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|cnt[4] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|cnt [4] = (\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & ((\serialFPGA1|serialFPGA_fsm_rx1|Selector31~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|cnt 
// [4]))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|cnt [4]),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Selector31~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|cnt [4]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[4] .lut_mask = 16'hFA50;
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N10
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Add0~10 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~10_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|cnt [5] & (!\serialFPGA1|serialFPGA_fsm_rx1|Add0~9 )) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [5] & ((\serialFPGA1|serialFPGA_fsm_rx1|Add0~9 ) # (GND)))
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~11  = CARRY((!\serialFPGA1|serialFPGA_fsm_rx1|Add0~9 ) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [5]))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_rx1|Add0~9 ),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~10_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~11 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~10 .lut_mask = 16'h5A5F;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N30
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector30~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector30~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|Add0~10_combout  & \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q )

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector30~0 .lut_mask = 16'hAA00;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N20
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|cnt[5] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|cnt [5] = (\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & ((\serialFPGA1|serialFPGA_fsm_rx1|Selector30~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|cnt 
// [5]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [5]),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|Selector30~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|cnt [5]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[5] .lut_mask = 16'hF0CC;
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N12
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Add0~12 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~12_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|cnt [6] & (\serialFPGA1|serialFPGA_fsm_rx1|Add0~11  $ (GND))) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [6] & (!\serialFPGA1|serialFPGA_fsm_rx1|Add0~11  & VCC))
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~13  = CARRY((\serialFPGA1|serialFPGA_fsm_rx1|cnt [6] & !\serialFPGA1|serialFPGA_fsm_rx1|Add0~11 ))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_rx1|Add0~11 ),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~12_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~13 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~12 .lut_mask = 16'hA50A;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N24
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector29~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector29~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|Add0~12_combout  & \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q )

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|Add0~12_combout ),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector29~0 .lut_mask = 16'hCC00;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N12
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|cnt[6] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|cnt [6] = (\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & ((\serialFPGA1|serialFPGA_fsm_rx1|Selector29~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|cnt 
// [6]))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|cnt [6]),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Selector29~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|cnt [6]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[6] .lut_mask = 16'hFA0A;
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N14
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Add0~14 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~14_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|cnt [7] & (!\serialFPGA1|serialFPGA_fsm_rx1|Add0~13 )) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [7] & ((\serialFPGA1|serialFPGA_fsm_rx1|Add0~13 ) # (GND)))
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~15  = CARRY((!\serialFPGA1|serialFPGA_fsm_rx1|Add0~13 ) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [7]))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_rx1|Add0~13 ),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~14_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~15 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~14 .lut_mask = 16'h5A5F;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N14
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector28~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector28~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|Add0~14_combout  & \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q )

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector28~0 .lut_mask = 16'hAA00;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N4
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|cnt[7] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|cnt [7] = (\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & ((\serialFPGA1|serialFPGA_fsm_rx1|Selector28~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|cnt 
// [7]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [7]),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|Selector28~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|cnt [7]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[7] .lut_mask = 16'hF0CC;
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N16
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Add0~16 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~16_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|cnt [8] & (\serialFPGA1|serialFPGA_fsm_rx1|Add0~15  $ (GND))) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [8] & (!\serialFPGA1|serialFPGA_fsm_rx1|Add0~15  & VCC))
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~17  = CARRY((\serialFPGA1|serialFPGA_fsm_rx1|cnt [8] & !\serialFPGA1|serialFPGA_fsm_rx1|Add0~15 ))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_rx1|Add0~15 ),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~16_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~17 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~16 .lut_mask = 16'hC30C;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N8
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector27~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector27~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|Add0~16_combout  & \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q )

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|Add0~16_combout ),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector27~0 .lut_mask = 16'hCC00;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N30
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|cnt[8] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|cnt [8] = (\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & ((\serialFPGA1|serialFPGA_fsm_rx1|Selector27~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|cnt 
// [8]))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|cnt [8]),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|Selector27~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|cnt [8]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[8] .lut_mask = 16'hF0AA;
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N18
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Add0~18 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~18_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|cnt [9] & (!\serialFPGA1|serialFPGA_fsm_rx1|Add0~17 )) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [9] & ((\serialFPGA1|serialFPGA_fsm_rx1|Add0~17 ) # (GND)))
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~19  = CARRY((!\serialFPGA1|serialFPGA_fsm_rx1|Add0~17 ) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [9]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_rx1|Add0~17 ),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~18_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~19 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~18 .lut_mask = 16'h3C3F;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N22
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector26~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector26~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|Add0~18_combout  & \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q )

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|Add0~18_combout ),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector26~0 .lut_mask = 16'hCC00;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N20
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|cnt[9] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|cnt [9] = (\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & ((\serialFPGA1|serialFPGA_fsm_rx1|Selector26~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|cnt 
// [9]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [9]),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|Selector26~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|cnt [9]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[9] .lut_mask = 16'hF0CC;
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N20
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Add0~20 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~20_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|cnt [10] & (\serialFPGA1|serialFPGA_fsm_rx1|Add0~19  $ (GND))) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [10] & (!\serialFPGA1|serialFPGA_fsm_rx1|Add0~19  & VCC))
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~21  = CARRY((\serialFPGA1|serialFPGA_fsm_rx1|cnt [10] & !\serialFPGA1|serialFPGA_fsm_rx1|Add0~19 ))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_rx1|Add0~19 ),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~20_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~21 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~20 .lut_mask = 16'hC30C;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N4
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector25~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector25~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|Add0~20_combout  & \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|Add0~20_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector25~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N28
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|cnt[10] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|cnt [10] = (\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & ((\serialFPGA1|serialFPGA_fsm_rx1|Selector25~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|cnt 
// [10]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [10]),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|Selector25~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|cnt [10]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[10] .lut_mask = 16'hF0CC;
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N22
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Add0~22 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~22_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|cnt [11] & (!\serialFPGA1|serialFPGA_fsm_rx1|Add0~21 )) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [11] & ((\serialFPGA1|serialFPGA_fsm_rx1|Add0~21 ) # (GND)))
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~23  = CARRY((!\serialFPGA1|serialFPGA_fsm_rx1|Add0~21 ) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [11]))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_rx1|Add0~21 ),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~22_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~23 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~22 .lut_mask = 16'h5A5F;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N14
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector24~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector24~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|Add0~22_combout  & \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q )

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|Add0~22_combout ),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector24~0 .lut_mask = 16'hCC00;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N26
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|cnt[11] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|cnt [11] = (\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & ((\serialFPGA1|serialFPGA_fsm_rx1|Selector24~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|cnt 
// [11]))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|cnt [11]),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|Selector24~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|cnt [11]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[11] .lut_mask = 16'hF0AA;
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N24
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Add0~24 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~24_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|cnt [12] & (\serialFPGA1|serialFPGA_fsm_rx1|Add0~23  $ (GND))) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [12] & (!\serialFPGA1|serialFPGA_fsm_rx1|Add0~23  & VCC))
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~25  = CARRY((\serialFPGA1|serialFPGA_fsm_rx1|cnt [12] & !\serialFPGA1|serialFPGA_fsm_rx1|Add0~23 ))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_rx1|Add0~23 ),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~24_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~25 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~24 .lut_mask = 16'hC30C;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N22
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector23~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector23~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q  & \serialFPGA1|serialFPGA_fsm_rx1|Add0~24_combout )

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Add0~24_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector23~0 .lut_mask = 16'hAA00;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N10
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|cnt[12] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|cnt [12] = (\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & ((\serialFPGA1|serialFPGA_fsm_rx1|Selector23~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|cnt 
// [12]))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|cnt [12]),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Selector23~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|cnt [12]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[12] .lut_mask = 16'hFA0A;
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N26
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Add0~26 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~26_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|cnt [13] & (!\serialFPGA1|serialFPGA_fsm_rx1|Add0~25 )) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [13] & ((\serialFPGA1|serialFPGA_fsm_rx1|Add0~25 ) # (GND)))
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~27  = CARRY((!\serialFPGA1|serialFPGA_fsm_rx1|Add0~25 ) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [13]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_rx1|Add0~25 ),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~26_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~27 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~26 .lut_mask = 16'h3C3F;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N26
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector22~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector22~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q  & \serialFPGA1|serialFPGA_fsm_rx1|Add0~26_combout )

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|Add0~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector22~0 .lut_mask = 16'hA0A0;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N8
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|cnt[13] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|cnt [13] = (\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & ((\serialFPGA1|serialFPGA_fsm_rx1|Selector22~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|cnt 
// [13]))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [13]),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Selector22~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|cnt [13]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[13] .lut_mask = 16'hEE44;
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N28
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Add0~28 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~28_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|cnt [14] & (\serialFPGA1|serialFPGA_fsm_rx1|Add0~27  $ (GND))) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [14] & (!\serialFPGA1|serialFPGA_fsm_rx1|Add0~27  & VCC))
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~29  = CARRY((\serialFPGA1|serialFPGA_fsm_rx1|cnt [14] & !\serialFPGA1|serialFPGA_fsm_rx1|Add0~27 ))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_rx1|Add0~27 ),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~28_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~29 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~28 .lut_mask = 16'hC30C;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N6
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector21~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector21~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q  & \serialFPGA1|serialFPGA_fsm_rx1|Add0~28_combout )

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Add0~28_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector21~0 .lut_mask = 16'hAA00;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N24
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|cnt[14] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|cnt [14] = (\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|Selector21~0_combout )) # (!\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & ((\serialFPGA1|serialFPGA_fsm_rx1|cnt 
// [14])))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|Selector21~0_combout ),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|cnt [14]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|cnt [14]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[14] .lut_mask = 16'hAFA0;
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N30
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Add0~30 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~30_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|cnt [15] & (!\serialFPGA1|serialFPGA_fsm_rx1|Add0~29 )) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [15] & ((\serialFPGA1|serialFPGA_fsm_rx1|Add0~29 ) # (GND)))
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~31  = CARRY((!\serialFPGA1|serialFPGA_fsm_rx1|Add0~29 ) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [15]))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_rx1|Add0~29 ),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~30_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~31 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~30 .lut_mask = 16'h5A5F;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N18
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector20~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector20~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q  & \serialFPGA1|serialFPGA_fsm_rx1|Add0~30_combout )

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Add0~30_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector20~0 .lut_mask = 16'hAA00;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N2
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|cnt[15] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|cnt [15] = (\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|Selector20~0_combout )) # (!\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & ((\serialFPGA1|serialFPGA_fsm_rx1|cnt 
// [15])))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|Selector20~0_combout ),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|cnt [15]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|cnt [15]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[15] .lut_mask = 16'hDD88;
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N0
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Add0~32 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~32_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|cnt [16] & (\serialFPGA1|serialFPGA_fsm_rx1|Add0~31  $ (GND))) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [16] & (!\serialFPGA1|serialFPGA_fsm_rx1|Add0~31  & VCC))
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~33  = CARRY((\serialFPGA1|serialFPGA_fsm_rx1|cnt [16] & !\serialFPGA1|serialFPGA_fsm_rx1|Add0~31 ))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|cnt [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_rx1|Add0~31 ),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~32_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~33 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~32 .lut_mask = 16'hA50A;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N14
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector19~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector19~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q  & \serialFPGA1|serialFPGA_fsm_rx1|Add0~32_combout )

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|Add0~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector19~0 .lut_mask = 16'hA0A0;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N16
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|cnt[16] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|cnt [16] = (\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|Selector19~0_combout )) # (!\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & ((\serialFPGA1|serialFPGA_fsm_rx1|cnt 
// [16])))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|Selector19~0_combout ),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|cnt [16]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|cnt [16]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[16] .lut_mask = 16'hCFC0;
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N2
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Add0~34 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~34_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|cnt [17] & (!\serialFPGA1|serialFPGA_fsm_rx1|Add0~33 )) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [17] & ((\serialFPGA1|serialFPGA_fsm_rx1|Add0~33 ) # (GND)))
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~35  = CARRY((!\serialFPGA1|serialFPGA_fsm_rx1|Add0~33 ) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [17]))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_rx1|Add0~33 ),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~34_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~35 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~34 .lut_mask = 16'h5A5F;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N26
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector18~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector18~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q  & \serialFPGA1|serialFPGA_fsm_rx1|Add0~34_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Add0~34_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector18~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N12
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|cnt[17] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|cnt [17] = (\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|Selector18~0_combout )) # (!\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & ((\serialFPGA1|serialFPGA_fsm_rx1|cnt 
// [17])))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|Selector18~0_combout ),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|cnt [17]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|cnt [17]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[17] .lut_mask = 16'hBB88;
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N4
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Add0~36 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~36_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|cnt [18] & (\serialFPGA1|serialFPGA_fsm_rx1|Add0~35  $ (GND))) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [18] & (!\serialFPGA1|serialFPGA_fsm_rx1|Add0~35  & VCC))
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~37  = CARRY((\serialFPGA1|serialFPGA_fsm_rx1|cnt [18] & !\serialFPGA1|serialFPGA_fsm_rx1|Add0~35 ))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_rx1|Add0~35 ),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~36_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~37 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~36 .lut_mask = 16'hC30C;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N6
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector17~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector17~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q  & \serialFPGA1|serialFPGA_fsm_rx1|Add0~36_combout )

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Add0~36_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector17~0 .lut_mask = 16'hCC00;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N16
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|cnt[18] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|cnt [18] = (\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & ((\serialFPGA1|serialFPGA_fsm_rx1|Selector17~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|cnt 
// [18]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [18]),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Selector17~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|cnt [18]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[18] .lut_mask = 16'hFC0C;
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N6
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Add0~38 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~38_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|cnt [19] & (!\serialFPGA1|serialFPGA_fsm_rx1|Add0~37 )) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [19] & ((\serialFPGA1|serialFPGA_fsm_rx1|Add0~37 ) # (GND)))
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~39  = CARRY((!\serialFPGA1|serialFPGA_fsm_rx1|Add0~37 ) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [19]))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_rx1|Add0~37 ),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~38_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~39 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~38 .lut_mask = 16'h5A5F;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N8
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector16~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector16~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q  & \serialFPGA1|serialFPGA_fsm_rx1|Add0~38_combout )

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|Add0~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector16~0 .lut_mask = 16'hA0A0;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N4
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|cnt[19] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|cnt [19] = (\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|Selector16~0_combout )) # (!\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & ((\serialFPGA1|serialFPGA_fsm_rx1|cnt 
// [19])))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|Selector16~0_combout ),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|cnt [19]),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|cnt [19]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[19] .lut_mask = 16'hCCF0;
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N0
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Equal3~5 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Equal3~5_combout  = (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [18] & (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [16] & (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [19] & !\serialFPGA1|serialFPGA_fsm_rx1|cnt [17])))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|cnt [18]),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [16]),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|cnt [19]),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|cnt [17]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Equal3~5_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Equal3~5 .lut_mask = 16'h0001;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Equal3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N8
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Add0~40 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~40_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|cnt [20] & (\serialFPGA1|serialFPGA_fsm_rx1|Add0~39  $ (GND))) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [20] & (!\serialFPGA1|serialFPGA_fsm_rx1|Add0~39  & VCC))
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~41  = CARRY((\serialFPGA1|serialFPGA_fsm_rx1|cnt [20] & !\serialFPGA1|serialFPGA_fsm_rx1|Add0~39 ))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|cnt [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_rx1|Add0~39 ),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~40_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~41 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~40 .lut_mask = 16'hA50A;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N22
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector15~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector15~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q  & \serialFPGA1|serialFPGA_fsm_rx1|Add0~40_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Add0~40_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector15~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N24
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|cnt[20] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|cnt [20] = (\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|Selector15~0_combout )) # (!\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & ((\serialFPGA1|serialFPGA_fsm_rx1|cnt 
// [20])))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|Selector15~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|cnt [20]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|cnt [20]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[20] .lut_mask = 16'hF3C0;
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N10
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Add0~42 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~42_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|cnt [21] & (!\serialFPGA1|serialFPGA_fsm_rx1|Add0~41 )) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [21] & ((\serialFPGA1|serialFPGA_fsm_rx1|Add0~41 ) # (GND)))
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~43  = CARRY((!\serialFPGA1|serialFPGA_fsm_rx1|Add0~41 ) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [21]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_rx1|Add0~41 ),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~42_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~43 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~42 .lut_mask = 16'h3C3F;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N14
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector14~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector14~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q  & \serialFPGA1|serialFPGA_fsm_rx1|Add0~42_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Add0~42_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector14~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N8
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|cnt[21] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|cnt [21] = (\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|Selector14~0_combout )) # (!\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & ((\serialFPGA1|serialFPGA_fsm_rx1|cnt 
// [21])))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|Selector14~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|cnt [21]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|cnt [21]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[21] .lut_mask = 16'hF5A0;
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N12
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Add0~44 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~44_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|cnt [22] & (\serialFPGA1|serialFPGA_fsm_rx1|Add0~43  $ (GND))) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [22] & (!\serialFPGA1|serialFPGA_fsm_rx1|Add0~43  & VCC))
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~45  = CARRY((\serialFPGA1|serialFPGA_fsm_rx1|cnt [22] & !\serialFPGA1|serialFPGA_fsm_rx1|Add0~43 ))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_rx1|Add0~43 ),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~44_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~45 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~44 .lut_mask = 16'hC30C;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N28
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector13~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector13~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q  & \serialFPGA1|serialFPGA_fsm_rx1|Add0~44_combout )

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Add0~44_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector13~0 .lut_mask = 16'hCC00;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N20
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|cnt[22] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|cnt [22] = (\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & ((\serialFPGA1|serialFPGA_fsm_rx1|Selector13~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|cnt 
// [22]))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [22]),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Selector13~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|cnt [22]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[22] .lut_mask = 16'hEE44;
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N14
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Add0~46 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~46_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|cnt [23] & (!\serialFPGA1|serialFPGA_fsm_rx1|Add0~45 )) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [23] & ((\serialFPGA1|serialFPGA_fsm_rx1|Add0~45 ) # (GND)))
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~47  = CARRY((!\serialFPGA1|serialFPGA_fsm_rx1|Add0~45 ) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [23]))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|cnt [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_rx1|Add0~45 ),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~46_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~47 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~46 .lut_mask = 16'h5A5F;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N26
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector12~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector12~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q  & \serialFPGA1|serialFPGA_fsm_rx1|Add0~46_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Add0~46_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector12~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N12
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|cnt[23] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|cnt [23] = (\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & ((\serialFPGA1|serialFPGA_fsm_rx1|Selector12~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|cnt 
// [23]))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|cnt [23]),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Selector12~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|cnt [23]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[23] .lut_mask = 16'hFA0A;
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N16
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Add0~48 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~48_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|cnt [24] & (\serialFPGA1|serialFPGA_fsm_rx1|Add0~47  $ (GND))) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [24] & (!\serialFPGA1|serialFPGA_fsm_rx1|Add0~47  & VCC))
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~49  = CARRY((\serialFPGA1|serialFPGA_fsm_rx1|cnt [24] & !\serialFPGA1|serialFPGA_fsm_rx1|Add0~47 ))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_rx1|Add0~47 ),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~48_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~49 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~48 .lut_mask = 16'hC30C;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N4
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector11~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector11~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|Add0~48_combout  & \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|Add0~48_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector11~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N22
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|cnt[24] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|cnt [24] = (\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|Selector11~0_combout )) # (!\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & ((\serialFPGA1|serialFPGA_fsm_rx1|cnt 
// [24])))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|Selector11~0_combout ),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|cnt [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|cnt [24]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[24] .lut_mask = 16'hB8B8;
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N18
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Add0~50 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~50_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|cnt [25] & (!\serialFPGA1|serialFPGA_fsm_rx1|Add0~49 )) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [25] & ((\serialFPGA1|serialFPGA_fsm_rx1|Add0~49 ) # (GND)))
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~51  = CARRY((!\serialFPGA1|serialFPGA_fsm_rx1|Add0~49 ) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [25]))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|cnt [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_rx1|Add0~49 ),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~50_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~51 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~50 .lut_mask = 16'h5A5F;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N2
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector10~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector10~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q  & \serialFPGA1|serialFPGA_fsm_rx1|Add0~50_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Add0~50_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector10~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N16
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|cnt[25] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|cnt [25] = (\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & ((\serialFPGA1|serialFPGA_fsm_rx1|Selector10~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|cnt 
// [25]))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [25]),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|Selector10~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|cnt [25]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[25] .lut_mask = 16'hE4E4;
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N20
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Add0~52 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~52_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|cnt [26] & (\serialFPGA1|serialFPGA_fsm_rx1|Add0~51  $ (GND))) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [26] & (!\serialFPGA1|serialFPGA_fsm_rx1|Add0~51  & VCC))
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~53  = CARRY((\serialFPGA1|serialFPGA_fsm_rx1|cnt [26] & !\serialFPGA1|serialFPGA_fsm_rx1|Add0~51 ))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_rx1|Add0~51 ),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~52_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~53 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~52 .lut_mask = 16'hC30C;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N0
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector9~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector9~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q  & \serialFPGA1|serialFPGA_fsm_rx1|Add0~52_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Add0~52_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector9~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N16
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|cnt[26] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|cnt [26] = (\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|Selector9~0_combout )) # (!\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & ((\serialFPGA1|serialFPGA_fsm_rx1|cnt 
// [26])))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|Selector9~0_combout ),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [26]),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|cnt [26]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[26] .lut_mask = 16'hACAC;
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N22
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Add0~54 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~54_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|cnt [27] & (!\serialFPGA1|serialFPGA_fsm_rx1|Add0~53 )) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [27] & ((\serialFPGA1|serialFPGA_fsm_rx1|Add0~53 ) # (GND)))
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~55  = CARRY((!\serialFPGA1|serialFPGA_fsm_rx1|Add0~53 ) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [27]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_rx1|Add0~53 ),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~54_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~55 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~54 .lut_mask = 16'h3C3F;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N6
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector8~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector8~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q  & \serialFPGA1|serialFPGA_fsm_rx1|Add0~54_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Add0~54_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector8~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N10
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|cnt[27] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|cnt [27] = (\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|Selector8~0_combout )) # (!\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & ((\serialFPGA1|serialFPGA_fsm_rx1|cnt 
// [27])))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|Selector8~0_combout ),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|cnt [27]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|cnt [27]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[27] .lut_mask = 16'hCFC0;
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N18
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Equal3~7 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Equal3~7_combout  = (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [25] & (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [26] & (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [24] & !\serialFPGA1|serialFPGA_fsm_rx1|cnt [27])))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|cnt [25]),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [26]),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|cnt [24]),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|cnt [27]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Equal3~7_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Equal3~7 .lut_mask = 16'h0001;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Equal3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N24
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Add0~56 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~56_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|cnt [28] & (\serialFPGA1|serialFPGA_fsm_rx1|Add0~55  $ (GND))) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [28] & (!\serialFPGA1|serialFPGA_fsm_rx1|Add0~55  & VCC))
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~57  = CARRY((\serialFPGA1|serialFPGA_fsm_rx1|cnt [28] & !\serialFPGA1|serialFPGA_fsm_rx1|Add0~55 ))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_rx1|Add0~55 ),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~56_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~57 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~56 .lut_mask = 16'hC30C;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N28
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector7~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector7~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q  & \serialFPGA1|serialFPGA_fsm_rx1|Add0~56_combout )

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Add0~56_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector7~0 .lut_mask = 16'hAA00;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N12
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|cnt[28] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|cnt [28] = (\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|Selector7~0_combout )) # (!\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & ((\serialFPGA1|serialFPGA_fsm_rx1|cnt 
// [28])))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|Selector7~0_combout ),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|cnt [28]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|cnt [28]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[28] .lut_mask = 16'hAFA0;
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N26
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Add0~58 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~58_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|cnt [29] & (!\serialFPGA1|serialFPGA_fsm_rx1|Add0~57 )) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [29] & ((\serialFPGA1|serialFPGA_fsm_rx1|Add0~57 ) # (GND)))
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~59  = CARRY((!\serialFPGA1|serialFPGA_fsm_rx1|Add0~57 ) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [29]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_rx1|Add0~57 ),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~58_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~59 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~58 .lut_mask = 16'h3C3F;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N24
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector6~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector6~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|Add0~58_combout  & \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|Add0~58_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector6~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N26
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|cnt[29] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|cnt [29] = (\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|Selector6~0_combout )) # (!\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & ((\serialFPGA1|serialFPGA_fsm_rx1|cnt 
// [29])))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|Selector6~0_combout ),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|cnt [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|cnt [29]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[29] .lut_mask = 16'hB8B8;
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N28
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Add0~60 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~60_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|cnt [30] & (\serialFPGA1|serialFPGA_fsm_rx1|Add0~59  $ (GND))) # (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [30] & (!\serialFPGA1|serialFPGA_fsm_rx1|Add0~59  & VCC))
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~61  = CARRY((\serialFPGA1|serialFPGA_fsm_rx1|cnt [30] & !\serialFPGA1|serialFPGA_fsm_rx1|Add0~59 ))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_rx1|Add0~59 ),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~60_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~61 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~60 .lut_mask = 16'hC30C;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N2
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector5~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector5~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q  & \serialFPGA1|serialFPGA_fsm_rx1|Add0~60_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Add0~60_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector5~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N14
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|cnt[30] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|cnt [30] = (\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|Selector5~0_combout )) # (!\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & ((\serialFPGA1|serialFPGA_fsm_rx1|cnt 
// [30])))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|Selector5~0_combout ),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|cnt [30]),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|cnt [30]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[30] .lut_mask = 16'hCCF0;
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N30
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Add0~62 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Add0~62_combout  = \serialFPGA1|serialFPGA_fsm_rx1|Add0~61  $ (\serialFPGA1|serialFPGA_fsm_rx1|cnt [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|cnt [31]),
	.cin(\serialFPGA1|serialFPGA_fsm_rx1|Add0~61 ),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~62 .lut_mask = 16'h0FF0;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N20
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector4~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector4~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q  & \serialFPGA1|serialFPGA_fsm_rx1|Add0~62_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Add0~62_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector4~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N30
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|cnt[31] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|cnt [31] = (\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & ((\serialFPGA1|serialFPGA_fsm_rx1|Selector4~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|cnt 
// [31]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|Selector35~0_combout ),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|cnt [31]),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Selector4~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|cnt [31]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[31] .lut_mask = 16'hFC30;
defparam \serialFPGA1|serialFPGA_fsm_rx1|cnt[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N8
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Equal3~8 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Equal3~8_combout  = (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [29] & (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [30] & (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [31] & !\serialFPGA1|serialFPGA_fsm_rx1|cnt [28])))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|cnt [29]),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [30]),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|cnt [31]),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|cnt [28]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Equal3~8_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Equal3~8 .lut_mask = 16'h0001;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Equal3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N18
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Equal3~6 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Equal3~6_combout  = (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [23] & (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [20] & (!\serialFPGA1|serialFPGA_fsm_rx1|cnt [21] & !\serialFPGA1|serialFPGA_fsm_rx1|cnt [22])))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|cnt [23]),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|cnt [20]),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|cnt [21]),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|cnt [22]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Equal3~6_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Equal3~6 .lut_mask = 16'h0001;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Equal3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N28
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Equal3~9 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Equal3~9_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|Equal3~5_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|Equal3~7_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|Equal3~8_combout  & 
// \serialFPGA1|serialFPGA_fsm_rx1|Equal3~6_combout )))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|Equal3~5_combout ),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|Equal3~7_combout ),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|Equal3~8_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Equal3~6_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Equal3~9_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Equal3~9 .lut_mask = 16'h8000;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Equal3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N8
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector0~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector0~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|Equal2~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q  & !\serialFPGA1|uart_top|receiver|rx_int_i~q ))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|Equal2~0_combout ),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.datad(\serialFPGA1|uart_top|receiver|rx_int_i~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector0~0 .lut_mask = 16'h00A0;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N20
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Selector0~1 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Selector0~1_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading2~q ) # ((\serialFPGA1|serialFPGA_fsm_rx1|Equal3~9_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|Selector0~0_combout  & 
// \serialFPGA1|serialFPGA_fsm_rx1|Equal3~4_combout )))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading2~q ),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|Equal3~9_combout ),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|Selector0~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Equal3~4_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector0~1 .lut_mask = 16'hEAAA;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N6
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|o_proceed (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|o_proceed~combout  = (\serialFPGA1|serialFPGA_fsm_rx1|Selector0~1_combout  & ((!\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading2~q ))) # (!\serialFPGA1|serialFPGA_fsm_rx1|Selector0~1_combout  & 
// (\serialFPGA1|serialFPGA_fsm_rx1|o_proceed~combout ))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|o_proceed~combout ),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading2~q ),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Selector0~1_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|o_proceed~combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|o_proceed .lut_mask = 16'h33AA;
defparam \serialFPGA1|serialFPGA_fsm_rx1|o_proceed .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N24
cycloneive_lcell_comb \xtea_engine1|fsm|Selector54~0 (
// Equation(s):
// \xtea_engine1|fsm|Selector54~0_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|o_proceed~combout ) # (!\xtea_engine1|fsm|currentState.s_waiting~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|o_proceed~combout ),
	.datad(\xtea_engine1|fsm|currentState.s_waiting~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Selector54~0 .lut_mask = 16'hF0FF;
defparam \xtea_engine1|fsm|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \xtea_engine1|fsm|Selector54~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\xtea_engine1|fsm|Selector54~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\xtea_engine1|fsm|Selector54~0clkctrl_outclk ));
// synopsys translate_off
defparam \xtea_engine1|fsm|Selector54~0clkctrl .clock_type = "global clock";
defparam \xtea_engine1|fsm|Selector54~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
cycloneive_lcell_comb \xtea_engine1|fsm|nextState.s_waiting_683 (
// Equation(s):
// \xtea_engine1|fsm|nextState.s_waiting_683~combout  = (GLOBAL(\xtea_engine1|fsm|Selector54~0clkctrl_outclk ) & (\xtea_engine1|fsm|nextState~2_combout )) # (!GLOBAL(\xtea_engine1|fsm|Selector54~0clkctrl_outclk ) & 
// ((\xtea_engine1|fsm|nextState.s_waiting_683~combout )))

	.dataa(\xtea_engine1|fsm|nextState~2_combout ),
	.datab(\xtea_engine1|fsm|nextState.s_waiting_683~combout ),
	.datac(gnd),
	.datad(\xtea_engine1|fsm|Selector54~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|nextState.s_waiting_683~combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|nextState.s_waiting_683 .lut_mask = 16'hAACC;
defparam \xtea_engine1|fsm|nextState.s_waiting_683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N6
cycloneive_lcell_comb \xtea_engine1|fsm|currentState.s_waiting~feeder (
// Equation(s):
// \xtea_engine1|fsm|currentState.s_waiting~feeder_combout  = \xtea_engine1|fsm|nextState.s_waiting_683~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\xtea_engine1|fsm|nextState.s_waiting_683~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|currentState.s_waiting~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|currentState.s_waiting~feeder .lut_mask = 16'hFF00;
defparam \xtea_engine1|fsm|currentState.s_waiting~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N7
dffeas \xtea_engine1|fsm|currentState.s_waiting (
	.clk(\i_clk~input_o ),
	.d(\xtea_engine1|fsm|currentState.s_waiting~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|fsm|currentState.s_waiting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|fsm|currentState.s_waiting .is_wysiwyg = "true";
defparam \xtea_engine1|fsm|currentState.s_waiting .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \serialFPGA1|serialFPGA_fsm_rx1|Selector0~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\serialFPGA1|serialFPGA_fsm_rx1|Selector0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\serialFPGA1|serialFPGA_fsm_rx1|Selector0~0clkctrl_outclk ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector0~0clkctrl .clock_type = "global clock";
defparam \serialFPGA1|serialFPGA_fsm_rx1|Selector0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data[0] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [0] = (GLOBAL(\serialFPGA1|serialFPGA_fsm_rx1|Selector0~0clkctrl_outclk ) & ((\serialFPGA1|uart_top|receiver|rx_data_r [0]))) # (!GLOBAL(\serialFPGA1|serialFPGA_fsm_rx1|Selector0~0clkctrl_outclk ) & 
// (\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [0]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [0]),
	.datac(\serialFPGA1|uart_top|receiver|rx_data_r [0]),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Selector0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [0]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data[0] .lut_mask = 16'hF0CC;
defparam \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel[1]~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel[1]~0_combout  = (!\serialFPGA1|uart_top|receiver|rx_int_i~q  & \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_command~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|uart_top|receiver|rx_int_i~q ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_command~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel[1]~0 .lut_mask = 16'h0F00;
defparam \serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|Equal1~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|Equal1~0_combout  = (!\serialFPGA1|uart_top|receiver|rx_data_r [0] & (\serialFPGA1|serialFPGA_fsm_rx1|Equal0~1_combout  & (\serialFPGA1|uart_top|receiver|rx_data_r [1] & \serialFPGA1|serialFPGA_fsm_rx1|Equal0~0_combout )))

	.dataa(\serialFPGA1|uart_top|receiver|rx_data_r [0]),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|Equal0~1_combout ),
	.datac(\serialFPGA1|uart_top|receiver|rx_data_r [1]),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|Equal1~0 .lut_mask = 16'h4000;
defparam \serialFPGA1|serialFPGA_fsm_rx1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel[1]~1 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel[1]~1_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel[1]~0_combout  & (((\serialFPGA1|serialFPGA_fsm_rx1|Equal1~0_combout ) # (\serialFPGA1|serialFPGA_fsm_rx1|Equal0~2_combout )) # 
// (!\serialFPGA1|serialFPGA_fsm_rx1|Equal2~0_combout )))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|Equal2~0_combout ),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel[1]~0_combout ),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|Equal1~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel[1]~1 .lut_mask = 16'hCCC4;
defparam \serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel[1]~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel[1]~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel[1]~1clkctrl_outclk ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel[1]~1clkctrl .clock_type = "global clock";
defparam \serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel[1]~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel[1] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel [1] = (GLOBAL(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel[1]~1clkctrl_outclk ) & ((!\serialFPGA1|serialFPGA_fsm_rx1|Equal0~2_combout ))) # (!GLOBAL(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel[1]~1clkctrl_outclk ) & 
// (\serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel [1]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel [1]),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel[1]~1clkctrl_outclk ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel [1]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel[1] .lut_mask = 16'h0CFC;
defparam \serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneive_lcell_comb \demux_en|Equal2~2 (
// Equation(s):
// \demux_en|Equal2~2_combout  = (!\serialFPGA1|uart_top|receiver|rx_int_i~q  & (\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q  & (\serialFPGA1|serialFPGA_fsm_rx1|Equal2~0_combout  & \serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel [1])))

	.dataa(\serialFPGA1|uart_top|receiver|rx_int_i~q ),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|Equal2~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel [1]),
	.cin(gnd),
	.combout(\demux_en|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \demux_en|Equal2~2 .lut_mask = 16'h4000;
defparam \demux_en|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel[0] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel [0] = (GLOBAL(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel[1]~1clkctrl_outclk ) & ((!\serialFPGA1|serialFPGA_fsm_rx1|Equal1~0_combout ))) # (!GLOBAL(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel[1]~1clkctrl_outclk ) & 
// (\serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel [0]))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel [0]),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel[1]~1clkctrl_outclk ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel [0]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel[0] .lut_mask = 16'h0AFA;
defparam \serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneive_lcell_comb \sreg_ende|reg_data[0]~0 (
// Equation(s):
// \sreg_ende|reg_data[0]~0_combout  = (\demux_en|Equal2~2_combout  & ((\serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel [0] & (\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [0])) # (!\serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel [0] & ((\sreg_ende|reg_data [0]))))) # 
// (!\demux_en|Equal2~2_combout  & (((\sreg_ende|reg_data [0]))))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [0]),
	.datab(\demux_en|Equal2~2_combout ),
	.datac(\sreg_ende|reg_data [0]),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel [0]),
	.cin(gnd),
	.combout(\sreg_ende|reg_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_ende|reg_data[0]~0 .lut_mask = 16'hB8F0;
defparam \sreg_ende|reg_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N31
dffeas \sreg_ende|reg_data[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_ende|reg_data[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_ende|reg_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_ende|reg_data[0] .is_wysiwyg = "true";
defparam \sreg_ende|reg_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \xtea_engine1|fsm|Selector49~0 (
// Equation(s):
// \xtea_engine1|fsm|Selector49~0_combout  = (\sreg_ende|reg_data [0] & ((\xtea_engine1|fsm|currentState.s_op_0~q ))) # (!\sreg_ende|reg_data [0] & (\xtea_engine1|fsm|currentState.s_op_1~q ))

	.dataa(gnd),
	.datab(\sreg_ende|reg_data [0]),
	.datac(\xtea_engine1|fsm|currentState.s_op_1~q ),
	.datad(\xtea_engine1|fsm|currentState.s_op_0~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Selector49~0 .lut_mask = 16'hFC30;
defparam \xtea_engine1|fsm|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \xtea_engine1|fsm|nextState.s_sum_650 (
// Equation(s):
// \xtea_engine1|fsm|nextState.s_sum_650~combout  = (GLOBAL(\xtea_engine1|fsm|Selector54~0clkctrl_outclk ) & (\xtea_engine1|fsm|Selector49~0_combout )) # (!GLOBAL(\xtea_engine1|fsm|Selector54~0clkctrl_outclk ) & 
// ((\xtea_engine1|fsm|nextState.s_sum_650~combout )))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|Selector49~0_combout ),
	.datac(\xtea_engine1|fsm|Selector54~0clkctrl_outclk ),
	.datad(\xtea_engine1|fsm|nextState.s_sum_650~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|nextState.s_sum_650~combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|nextState.s_sum_650 .lut_mask = 16'hCFC0;
defparam \xtea_engine1|fsm|nextState.s_sum_650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N25
dffeas \xtea_engine1|fsm|currentState.s_sum (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|fsm|nextState.s_sum_650~combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|fsm|currentState.s_sum~q ),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|fsm|currentState.s_sum .is_wysiwyg = "true";
defparam \xtea_engine1|fsm|currentState.s_sum .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
cycloneive_lcell_comb \xtea_engine1|fsm|Selector50~0 (
// Equation(s):
// \xtea_engine1|fsm|Selector50~0_combout  = (\sreg_ende|reg_data [0] & (((\xtea_engine1|fsm|currentState.s_sum~q )))) # (!\sreg_ende|reg_data [0] & (\xtea_engine1|fsm|Selector52~1_combout  & ((!\xtea_engine1|fsm|Selector45~0_combout ))))

	.dataa(\xtea_engine1|fsm|Selector52~1_combout ),
	.datab(\xtea_engine1|fsm|currentState.s_sum~q ),
	.datac(\sreg_ende|reg_data [0]),
	.datad(\xtea_engine1|fsm|Selector45~0_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Selector50~0 .lut_mask = 16'hC0CA;
defparam \xtea_engine1|fsm|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cycloneive_lcell_comb \xtea_engine1|fsm|nextState.s_op_1_659 (
// Equation(s):
// \xtea_engine1|fsm|nextState.s_op_1_659~combout  = (GLOBAL(\xtea_engine1|fsm|Selector54~0clkctrl_outclk ) & (\xtea_engine1|fsm|Selector50~0_combout )) # (!GLOBAL(\xtea_engine1|fsm|Selector54~0clkctrl_outclk ) & 
// ((\xtea_engine1|fsm|nextState.s_op_1_659~combout )))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|Selector50~0_combout ),
	.datac(\xtea_engine1|fsm|Selector54~0clkctrl_outclk ),
	.datad(\xtea_engine1|fsm|nextState.s_op_1_659~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|nextState.s_op_1_659~combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|nextState.s_op_1_659 .lut_mask = 16'hCFC0;
defparam \xtea_engine1|fsm|nextState.s_op_1_659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N1
dffeas \xtea_engine1|fsm|currentState.s_op_1 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|fsm|nextState.s_op_1_659~combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|fsm|currentState.s_op_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|fsm|currentState.s_op_1 .is_wysiwyg = "true";
defparam \xtea_engine1|fsm|currentState.s_op_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
cycloneive_lcell_comb \xtea_engine1|fsm|Selector52~0 (
// Equation(s):
// \xtea_engine1|fsm|Selector52~0_combout  = (!\xtea_engine1|fsm|currentState.s_op_0~q  & (!\xtea_engine1|fsm|currentState.s_op_1~q  & (!\xtea_engine1|fsm|currentState.s_done~q  & !\xtea_engine1|fsm|currentState.s_sum~q )))

	.dataa(\xtea_engine1|fsm|currentState.s_op_0~q ),
	.datab(\xtea_engine1|fsm|currentState.s_op_1~q ),
	.datac(\xtea_engine1|fsm|currentState.s_done~q ),
	.datad(\xtea_engine1|fsm|currentState.s_sum~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Selector52~0 .lut_mask = 16'h0001;
defparam \xtea_engine1|fsm|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
cycloneive_lcell_comb \xtea_engine1|fsm|Selector52~1 (
// Equation(s):
// \xtea_engine1|fsm|Selector52~1_combout  = (!\xtea_engine1|fsm|currentState.s_waiting~q  & (\serialFPGA1|serialFPGA_fsm_rx1|currentState.init~q  & \xtea_engine1|fsm|Selector52~0_combout ))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|currentState.s_waiting~q ),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|currentState.init~q ),
	.datad(\xtea_engine1|fsm|Selector52~0_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Selector52~1_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Selector52~1 .lut_mask = 16'h3000;
defparam \xtea_engine1|fsm|Selector52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
cycloneive_lcell_comb \xtea_engine1|fsm|Selector52~2 (
// Equation(s):
// \xtea_engine1|fsm|Selector52~2_combout  = (\sreg_ende|reg_data [0] & (\xtea_engine1|fsm|Selector52~1_combout  & ((!\xtea_engine1|fsm|Selector45~0_combout )))) # (!\sreg_ende|reg_data [0] & (((\xtea_engine1|fsm|currentState.s_sum~q ))))

	.dataa(\xtea_engine1|fsm|Selector52~1_combout ),
	.datab(\xtea_engine1|fsm|currentState.s_sum~q ),
	.datac(\sreg_ende|reg_data [0]),
	.datad(\xtea_engine1|fsm|Selector45~0_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Selector52~2_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Selector52~2 .lut_mask = 16'h0CAC;
defparam \xtea_engine1|fsm|Selector52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
cycloneive_lcell_comb \xtea_engine1|fsm|nextState.s_op_0_668 (
// Equation(s):
// \xtea_engine1|fsm|nextState.s_op_0_668~combout  = (GLOBAL(\xtea_engine1|fsm|Selector54~0clkctrl_outclk ) & (\xtea_engine1|fsm|Selector52~2_combout )) # (!GLOBAL(\xtea_engine1|fsm|Selector54~0clkctrl_outclk ) & 
// ((\xtea_engine1|fsm|nextState.s_op_0_668~combout )))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|Selector52~2_combout ),
	.datac(\xtea_engine1|fsm|Selector54~0clkctrl_outclk ),
	.datad(\xtea_engine1|fsm|nextState.s_op_0_668~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|nextState.s_op_0_668~combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|nextState.s_op_0_668 .lut_mask = 16'hCFC0;
defparam \xtea_engine1|fsm|nextState.s_op_0_668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N7
dffeas \xtea_engine1|fsm|currentState.s_op_0 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|fsm|nextState.s_op_0_668~combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|fsm|currentState.s_op_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|fsm|currentState.s_op_0 .is_wysiwyg = "true";
defparam \xtea_engine1|fsm|currentState.s_op_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
cycloneive_lcell_comb \xtea_engine1|fsm|Selector47~0 (
// Equation(s):
// \xtea_engine1|fsm|Selector47~0_combout  = (\sreg_ende|reg_data [0] & ((\xtea_engine1|fsm|currentState.s_op_1~q ))) # (!\sreg_ende|reg_data [0] & (\xtea_engine1|fsm|currentState.s_op_0~q ))

	.dataa(\xtea_engine1|fsm|currentState.s_op_0~q ),
	.datab(gnd),
	.datac(\sreg_ende|reg_data [0]),
	.datad(\xtea_engine1|fsm|currentState.s_op_1~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Selector47~0 .lut_mask = 16'hFA0A;
defparam \xtea_engine1|fsm|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N26
cycloneive_lcell_comb \xtea_engine1|fsm|nextState.s_op_done_641 (
// Equation(s):
// \xtea_engine1|fsm|nextState.s_op_done_641~combout  = (GLOBAL(\xtea_engine1|fsm|Selector54~0clkctrl_outclk ) & ((\xtea_engine1|fsm|Selector47~0_combout ))) # (!GLOBAL(\xtea_engine1|fsm|Selector54~0clkctrl_outclk ) & 
// (\xtea_engine1|fsm|nextState.s_op_done_641~combout ))

	.dataa(\xtea_engine1|fsm|nextState.s_op_done_641~combout ),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|Selector47~0_combout ),
	.datad(\xtea_engine1|fsm|Selector54~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|nextState.s_op_done_641~combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|nextState.s_op_done_641 .lut_mask = 16'hF0AA;
defparam \xtea_engine1|fsm|nextState.s_op_done_641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N5
dffeas \xtea_engine1|fsm|currentState.s_op_done (
	.clk(\i_clk~input_o ),
	.d(gnd),
	.asdata(\xtea_engine1|fsm|nextState.s_op_done_641~combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|fsm|currentState.s_op_done .is_wysiwyg = "true";
defparam \xtea_engine1|fsm|currentState.s_op_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
cycloneive_lcell_comb \xtea_engine1|fsm|nextState.s_load_674 (
// Equation(s):
// \xtea_engine1|fsm|nextState.s_load_674~combout  = (\xtea_engine1|fsm|currentState.s_waiting~q  & ((\serialFPGA1|serialFPGA_fsm_rx1|o_proceed~combout ) # (\xtea_engine1|fsm|nextState.s_load_674~combout )))

	.dataa(\xtea_engine1|fsm|currentState.s_waiting~q ),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|o_proceed~combout ),
	.datad(\xtea_engine1|fsm|nextState.s_load_674~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|nextState.s_load_674~combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|nextState.s_load_674 .lut_mask = 16'hAAA0;
defparam \xtea_engine1|fsm|nextState.s_load_674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N14
cycloneive_lcell_comb \xtea_engine1|fsm|currentState.s_load~feeder (
// Equation(s):
// \xtea_engine1|fsm|currentState.s_load~feeder_combout  = \xtea_engine1|fsm|nextState.s_load_674~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\xtea_engine1|fsm|nextState.s_load_674~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|currentState.s_load~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|currentState.s_load~feeder .lut_mask = 16'hFF00;
defparam \xtea_engine1|fsm|currentState.s_load~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N15
dffeas \xtea_engine1|fsm|currentState.s_load (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|fsm|currentState.s_load~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|fsm|currentState.s_load~q ),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|fsm|currentState.s_load .is_wysiwyg = "true";
defparam \xtea_engine1|fsm|currentState.s_load .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N20
cycloneive_lcell_comb \xtea_engine1|fsm|WideOr10~0 (
// Equation(s):
// \xtea_engine1|fsm|WideOr10~0_combout  = (\xtea_engine1|fsm|currentState.s_load~q ) # (\xtea_engine1|fsm|currentState.s_op_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|currentState.s_load~q ),
	.datad(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|WideOr10~0 .lut_mask = 16'hFFF0;
defparam \xtea_engine1|fsm|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \xtea_engine1|fsm|WideOr10~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\xtea_engine1|fsm|WideOr10~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ));
// synopsys translate_off
defparam \xtea_engine1|fsm|WideOr10~0clkctrl .clock_type = "global clock";
defparam \xtea_engine1|fsm|WideOr10~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N0
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~0 (
// Equation(s):
// \xtea_engine1|fsm|Add0~0_combout  = \xtea_engine1|fsm|count [0] $ (VCC)
// \xtea_engine1|fsm|Add0~1  = CARRY(\xtea_engine1|fsm|count [0])

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Add0~0_combout ),
	.cout(\xtea_engine1|fsm|Add0~1 ));
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~0 .lut_mask = 16'h33CC;
defparam \xtea_engine1|fsm|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N12
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~95 (
// Equation(s):
// \xtea_engine1|fsm|Add0~95_combout  = (\xtea_engine1|fsm|Add0~0_combout  & \xtea_engine1|fsm|currentState.s_op_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|Add0~0_combout ),
	.datad(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Add0~95_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~95 .lut_mask = 16'hF000;
defparam \xtea_engine1|fsm|Add0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N6
cycloneive_lcell_comb \xtea_engine1|fsm|count[0] (
// Equation(s):
// \xtea_engine1|fsm|count [0] = (GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & ((\xtea_engine1|fsm|Add0~95_combout ))) # (!GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & (\xtea_engine1|fsm|count [0]))

	.dataa(\xtea_engine1|fsm|count [0]),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ),
	.datad(\xtea_engine1|fsm|Add0~95_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|count [0]),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|count[0] .lut_mask = 16'hFA0A;
defparam \xtea_engine1|fsm|count[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N2
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~2 (
// Equation(s):
// \xtea_engine1|fsm|Add0~2_combout  = (\xtea_engine1|fsm|count [1] & (!\xtea_engine1|fsm|Add0~1 )) # (!\xtea_engine1|fsm|count [1] & ((\xtea_engine1|fsm|Add0~1 ) # (GND)))
// \xtea_engine1|fsm|Add0~3  = CARRY((!\xtea_engine1|fsm|Add0~1 ) # (!\xtea_engine1|fsm|count [1]))

	.dataa(\xtea_engine1|fsm|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|fsm|Add0~1 ),
	.combout(\xtea_engine1|fsm|Add0~2_combout ),
	.cout(\xtea_engine1|fsm|Add0~3 ));
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~2 .lut_mask = 16'h5A5F;
defparam \xtea_engine1|fsm|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N4
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~94 (
// Equation(s):
// \xtea_engine1|fsm|Add0~94_combout  = (\xtea_engine1|fsm|currentState.s_op_done~q  & \xtea_engine1|fsm|Add0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.datad(\xtea_engine1|fsm|Add0~2_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Add0~94_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~94 .lut_mask = 16'hF000;
defparam \xtea_engine1|fsm|Add0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N0
cycloneive_lcell_comb \xtea_engine1|fsm|count[1] (
// Equation(s):
// \xtea_engine1|fsm|count [1] = (GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & (\xtea_engine1|fsm|Add0~94_combout )) # (!GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & ((\xtea_engine1|fsm|count [1])))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|Add0~94_combout ),
	.datac(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ),
	.datad(\xtea_engine1|fsm|count [1]),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|count [1]),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|count[1] .lut_mask = 16'hCFC0;
defparam \xtea_engine1|fsm|count[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N4
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~4 (
// Equation(s):
// \xtea_engine1|fsm|Add0~4_combout  = (\xtea_engine1|fsm|count [2] & (\xtea_engine1|fsm|Add0~3  $ (GND))) # (!\xtea_engine1|fsm|count [2] & (!\xtea_engine1|fsm|Add0~3  & VCC))
// \xtea_engine1|fsm|Add0~5  = CARRY((\xtea_engine1|fsm|count [2] & !\xtea_engine1|fsm|Add0~3 ))

	.dataa(\xtea_engine1|fsm|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|fsm|Add0~3 ),
	.combout(\xtea_engine1|fsm|Add0~4_combout ),
	.cout(\xtea_engine1|fsm|Add0~5 ));
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~4 .lut_mask = 16'hA50A;
defparam \xtea_engine1|fsm|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N22
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~93 (
// Equation(s):
// \xtea_engine1|fsm|Add0~93_combout  = (\xtea_engine1|fsm|Add0~4_combout  & \xtea_engine1|fsm|currentState.s_op_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|Add0~4_combout ),
	.datad(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Add0~93_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~93 .lut_mask = 16'hF000;
defparam \xtea_engine1|fsm|Add0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N6
cycloneive_lcell_comb \xtea_engine1|fsm|count[2] (
// Equation(s):
// \xtea_engine1|fsm|count [2] = (GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & ((\xtea_engine1|fsm|Add0~93_combout ))) # (!GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & (\xtea_engine1|fsm|count [2]))

	.dataa(\xtea_engine1|fsm|count [2]),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|Add0~93_combout ),
	.datad(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|count [2]),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|count[2] .lut_mask = 16'hF0AA;
defparam \xtea_engine1|fsm|count[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N6
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~6 (
// Equation(s):
// \xtea_engine1|fsm|Add0~6_combout  = (\xtea_engine1|fsm|count [3] & (!\xtea_engine1|fsm|Add0~5 )) # (!\xtea_engine1|fsm|count [3] & ((\xtea_engine1|fsm|Add0~5 ) # (GND)))
// \xtea_engine1|fsm|Add0~7  = CARRY((!\xtea_engine1|fsm|Add0~5 ) # (!\xtea_engine1|fsm|count [3]))

	.dataa(\xtea_engine1|fsm|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|fsm|Add0~5 ),
	.combout(\xtea_engine1|fsm|Add0~6_combout ),
	.cout(\xtea_engine1|fsm|Add0~7 ));
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~6 .lut_mask = 16'h5A5F;
defparam \xtea_engine1|fsm|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N24
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~92 (
// Equation(s):
// \xtea_engine1|fsm|Add0~92_combout  = (\xtea_engine1|fsm|Add0~6_combout  & \xtea_engine1|fsm|currentState.s_op_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|Add0~6_combout ),
	.datad(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~92 .lut_mask = 16'hF000;
defparam \xtea_engine1|fsm|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N20
cycloneive_lcell_comb \xtea_engine1|fsm|count[3] (
// Equation(s):
// \xtea_engine1|fsm|count [3] = (GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & (\xtea_engine1|fsm|Add0~92_combout )) # (!GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & ((\xtea_engine1|fsm|count [3])))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|Add0~92_combout ),
	.datac(\xtea_engine1|fsm|count [3]),
	.datad(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|count [3]),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|count[3] .lut_mask = 16'hCCF0;
defparam \xtea_engine1|fsm|count[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N8
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~8 (
// Equation(s):
// \xtea_engine1|fsm|Add0~8_combout  = (\xtea_engine1|fsm|count [4] & (\xtea_engine1|fsm|Add0~7  $ (GND))) # (!\xtea_engine1|fsm|count [4] & (!\xtea_engine1|fsm|Add0~7  & VCC))
// \xtea_engine1|fsm|Add0~9  = CARRY((\xtea_engine1|fsm|count [4] & !\xtea_engine1|fsm|Add0~7 ))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|fsm|Add0~7 ),
	.combout(\xtea_engine1|fsm|Add0~8_combout ),
	.cout(\xtea_engine1|fsm|Add0~9 ));
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~8 .lut_mask = 16'hC30C;
defparam \xtea_engine1|fsm|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N8
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~91 (
// Equation(s):
// \xtea_engine1|fsm|Add0~91_combout  = (\xtea_engine1|fsm|Add0~8_combout  & \xtea_engine1|fsm|currentState.s_op_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|Add0~8_combout ),
	.datad(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Add0~91_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~91 .lut_mask = 16'hF000;
defparam \xtea_engine1|fsm|Add0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N24
cycloneive_lcell_comb \xtea_engine1|fsm|count[4] (
// Equation(s):
// \xtea_engine1|fsm|count [4] = (GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & ((\xtea_engine1|fsm|Add0~91_combout ))) # (!GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & (\xtea_engine1|fsm|count [4]))

	.dataa(\xtea_engine1|fsm|count [4]),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ),
	.datad(\xtea_engine1|fsm|Add0~91_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|count [4]),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|count[4] .lut_mask = 16'hFA0A;
defparam \xtea_engine1|fsm|count[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N10
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~10 (
// Equation(s):
// \xtea_engine1|fsm|Add0~10_combout  = (\xtea_engine1|fsm|count [5] & (!\xtea_engine1|fsm|Add0~9 )) # (!\xtea_engine1|fsm|count [5] & ((\xtea_engine1|fsm|Add0~9 ) # (GND)))
// \xtea_engine1|fsm|Add0~11  = CARRY((!\xtea_engine1|fsm|Add0~9 ) # (!\xtea_engine1|fsm|count [5]))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|fsm|Add0~9 ),
	.combout(\xtea_engine1|fsm|Add0~10_combout ),
	.cout(\xtea_engine1|fsm|Add0~11 ));
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~10 .lut_mask = 16'h3C3F;
defparam \xtea_engine1|fsm|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~45 (
// Equation(s):
// \xtea_engine1|fsm|Add0~45_combout  = (\xtea_engine1|fsm|Add0~10_combout  & \xtea_engine1|fsm|currentState.s_op_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|Add0~10_combout ),
	.datad(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~45 .lut_mask = 16'hF000;
defparam \xtea_engine1|fsm|Add0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
cycloneive_lcell_comb \xtea_engine1|fsm|count[5] (
// Equation(s):
// \xtea_engine1|fsm|count [5] = (GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & ((\xtea_engine1|fsm|Add0~45_combout ))) # (!GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & (\xtea_engine1|fsm|count [5]))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|count [5]),
	.datac(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ),
	.datad(\xtea_engine1|fsm|Add0~45_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|count [5]),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|count[5] .lut_mask = 16'hFC0C;
defparam \xtea_engine1|fsm|count[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N12
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~12 (
// Equation(s):
// \xtea_engine1|fsm|Add0~12_combout  = (\xtea_engine1|fsm|count [6] & (\xtea_engine1|fsm|Add0~11  $ (GND))) # (!\xtea_engine1|fsm|count [6] & (!\xtea_engine1|fsm|Add0~11  & VCC))
// \xtea_engine1|fsm|Add0~13  = CARRY((\xtea_engine1|fsm|count [6] & !\xtea_engine1|fsm|Add0~11 ))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|fsm|Add0~11 ),
	.combout(\xtea_engine1|fsm|Add0~12_combout ),
	.cout(\xtea_engine1|fsm|Add0~13 ));
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~12 .lut_mask = 16'hC30C;
defparam \xtea_engine1|fsm|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N10
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~44 (
// Equation(s):
// \xtea_engine1|fsm|Add0~44_combout  = (\xtea_engine1|fsm|Add0~12_combout  & \xtea_engine1|fsm|currentState.s_op_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|Add0~12_combout ),
	.datad(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~44 .lut_mask = 16'hF000;
defparam \xtea_engine1|fsm|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
cycloneive_lcell_comb \xtea_engine1|fsm|count[6] (
// Equation(s):
// \xtea_engine1|fsm|count [6] = (GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & ((\xtea_engine1|fsm|Add0~44_combout ))) # (!GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & (\xtea_engine1|fsm|count [6]))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|count [6]),
	.datac(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ),
	.datad(\xtea_engine1|fsm|Add0~44_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|count [6]),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|count[6] .lut_mask = 16'hFC0C;
defparam \xtea_engine1|fsm|count[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N14
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~14 (
// Equation(s):
// \xtea_engine1|fsm|Add0~14_combout  = (\xtea_engine1|fsm|count [7] & (!\xtea_engine1|fsm|Add0~13 )) # (!\xtea_engine1|fsm|count [7] & ((\xtea_engine1|fsm|Add0~13 ) # (GND)))
// \xtea_engine1|fsm|Add0~15  = CARRY((!\xtea_engine1|fsm|Add0~13 ) # (!\xtea_engine1|fsm|count [7]))

	.dataa(\xtea_engine1|fsm|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|fsm|Add0~13 ),
	.combout(\xtea_engine1|fsm|Add0~14_combout ),
	.cout(\xtea_engine1|fsm|Add0~15 ));
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~14 .lut_mask = 16'h5A5F;
defparam \xtea_engine1|fsm|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~43 (
// Equation(s):
// \xtea_engine1|fsm|Add0~43_combout  = (\xtea_engine1|fsm|Add0~14_combout  & \xtea_engine1|fsm|currentState.s_op_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|Add0~14_combout ),
	.datad(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~43 .lut_mask = 16'hF000;
defparam \xtea_engine1|fsm|Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
cycloneive_lcell_comb \xtea_engine1|fsm|count[7] (
// Equation(s):
// \xtea_engine1|fsm|count [7] = (GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & ((\xtea_engine1|fsm|Add0~43_combout ))) # (!GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & (\xtea_engine1|fsm|count [7]))

	.dataa(\xtea_engine1|fsm|count [7]),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ),
	.datad(\xtea_engine1|fsm|Add0~43_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|count [7]),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|count[7] .lut_mask = 16'hFA0A;
defparam \xtea_engine1|fsm|count[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N16
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~16 (
// Equation(s):
// \xtea_engine1|fsm|Add0~16_combout  = (\xtea_engine1|fsm|count [8] & (\xtea_engine1|fsm|Add0~15  $ (GND))) # (!\xtea_engine1|fsm|count [8] & (!\xtea_engine1|fsm|Add0~15  & VCC))
// \xtea_engine1|fsm|Add0~17  = CARRY((\xtea_engine1|fsm|count [8] & !\xtea_engine1|fsm|Add0~15 ))

	.dataa(\xtea_engine1|fsm|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|fsm|Add0~15 ),
	.combout(\xtea_engine1|fsm|Add0~16_combout ),
	.cout(\xtea_engine1|fsm|Add0~17 ));
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~16 .lut_mask = 16'hA50A;
defparam \xtea_engine1|fsm|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~42 (
// Equation(s):
// \xtea_engine1|fsm|Add0~42_combout  = (\xtea_engine1|fsm|Add0~16_combout  & \xtea_engine1|fsm|currentState.s_op_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|Add0~16_combout ),
	.datad(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~42 .lut_mask = 16'hF000;
defparam \xtea_engine1|fsm|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
cycloneive_lcell_comb \xtea_engine1|fsm|count[8] (
// Equation(s):
// \xtea_engine1|fsm|count [8] = (GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & ((\xtea_engine1|fsm|Add0~42_combout ))) # (!GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & (\xtea_engine1|fsm|count [8]))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|count [8]),
	.datac(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ),
	.datad(\xtea_engine1|fsm|Add0~42_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|count [8]),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|count[8] .lut_mask = 16'hFC0C;
defparam \xtea_engine1|fsm|count[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N18
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~18 (
// Equation(s):
// \xtea_engine1|fsm|Add0~18_combout  = (\xtea_engine1|fsm|count [9] & (!\xtea_engine1|fsm|Add0~17 )) # (!\xtea_engine1|fsm|count [9] & ((\xtea_engine1|fsm|Add0~17 ) # (GND)))
// \xtea_engine1|fsm|Add0~19  = CARRY((!\xtea_engine1|fsm|Add0~17 ) # (!\xtea_engine1|fsm|count [9]))

	.dataa(\xtea_engine1|fsm|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|fsm|Add0~17 ),
	.combout(\xtea_engine1|fsm|Add0~18_combout ),
	.cout(\xtea_engine1|fsm|Add0~19 ));
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~18 .lut_mask = 16'h5A5F;
defparam \xtea_engine1|fsm|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~41 (
// Equation(s):
// \xtea_engine1|fsm|Add0~41_combout  = (\xtea_engine1|fsm|Add0~18_combout  & \xtea_engine1|fsm|currentState.s_op_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|Add0~18_combout ),
	.datad(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~41 .lut_mask = 16'hF000;
defparam \xtea_engine1|fsm|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N2
cycloneive_lcell_comb \xtea_engine1|fsm|count[9] (
// Equation(s):
// \xtea_engine1|fsm|count [9] = (GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & ((\xtea_engine1|fsm|Add0~41_combout ))) # (!GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & (\xtea_engine1|fsm|count [9]))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|count [9]),
	.datac(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ),
	.datad(\xtea_engine1|fsm|Add0~41_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|count [9]),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|count[9] .lut_mask = 16'hFC0C;
defparam \xtea_engine1|fsm|count[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N20
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~20 (
// Equation(s):
// \xtea_engine1|fsm|Add0~20_combout  = (\xtea_engine1|fsm|count [10] & (\xtea_engine1|fsm|Add0~19  $ (GND))) # (!\xtea_engine1|fsm|count [10] & (!\xtea_engine1|fsm|Add0~19  & VCC))
// \xtea_engine1|fsm|Add0~21  = CARRY((\xtea_engine1|fsm|count [10] & !\xtea_engine1|fsm|Add0~19 ))

	.dataa(\xtea_engine1|fsm|count [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|fsm|Add0~19 ),
	.combout(\xtea_engine1|fsm|Add0~20_combout ),
	.cout(\xtea_engine1|fsm|Add0~21 ));
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~20 .lut_mask = 16'hA50A;
defparam \xtea_engine1|fsm|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N6
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~40 (
// Equation(s):
// \xtea_engine1|fsm|Add0~40_combout  = (\xtea_engine1|fsm|Add0~20_combout  & \xtea_engine1|fsm|currentState.s_op_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|Add0~20_combout ),
	.datad(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~40 .lut_mask = 16'hF000;
defparam \xtea_engine1|fsm|Add0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
cycloneive_lcell_comb \xtea_engine1|fsm|count[10] (
// Equation(s):
// \xtea_engine1|fsm|count [10] = (GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & ((\xtea_engine1|fsm|Add0~40_combout ))) # (!GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & (\xtea_engine1|fsm|count [10]))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|count [10]),
	.datac(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ),
	.datad(\xtea_engine1|fsm|Add0~40_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|count [10]),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|count[10] .lut_mask = 16'hFC0C;
defparam \xtea_engine1|fsm|count[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N22
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~22 (
// Equation(s):
// \xtea_engine1|fsm|Add0~22_combout  = (\xtea_engine1|fsm|count [11] & (!\xtea_engine1|fsm|Add0~21 )) # (!\xtea_engine1|fsm|count [11] & ((\xtea_engine1|fsm|Add0~21 ) # (GND)))
// \xtea_engine1|fsm|Add0~23  = CARRY((!\xtea_engine1|fsm|Add0~21 ) # (!\xtea_engine1|fsm|count [11]))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|fsm|Add0~21 ),
	.combout(\xtea_engine1|fsm|Add0~22_combout ),
	.cout(\xtea_engine1|fsm|Add0~23 ));
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~22 .lut_mask = 16'h3C3F;
defparam \xtea_engine1|fsm|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N0
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~39 (
// Equation(s):
// \xtea_engine1|fsm|Add0~39_combout  = (\xtea_engine1|fsm|Add0~22_combout  & \xtea_engine1|fsm|currentState.s_op_done~q )

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|Add0~22_combout ),
	.datac(gnd),
	.datad(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~39 .lut_mask = 16'hCC00;
defparam \xtea_engine1|fsm|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N12
cycloneive_lcell_comb \xtea_engine1|fsm|count[11] (
// Equation(s):
// \xtea_engine1|fsm|count [11] = (GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & ((\xtea_engine1|fsm|Add0~39_combout ))) # (!GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & (\xtea_engine1|fsm|count [11]))

	.dataa(\xtea_engine1|fsm|count [11]),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ),
	.datad(\xtea_engine1|fsm|Add0~39_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|count [11]),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|count[11] .lut_mask = 16'hFA0A;
defparam \xtea_engine1|fsm|count[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N24
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~24 (
// Equation(s):
// \xtea_engine1|fsm|Add0~24_combout  = (\xtea_engine1|fsm|count [12] & (\xtea_engine1|fsm|Add0~23  $ (GND))) # (!\xtea_engine1|fsm|count [12] & (!\xtea_engine1|fsm|Add0~23  & VCC))
// \xtea_engine1|fsm|Add0~25  = CARRY((\xtea_engine1|fsm|count [12] & !\xtea_engine1|fsm|Add0~23 ))

	.dataa(\xtea_engine1|fsm|count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|fsm|Add0~23 ),
	.combout(\xtea_engine1|fsm|Add0~24_combout ),
	.cout(\xtea_engine1|fsm|Add0~25 ));
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~24 .lut_mask = 16'hA50A;
defparam \xtea_engine1|fsm|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N20
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~38 (
// Equation(s):
// \xtea_engine1|fsm|Add0~38_combout  = (\xtea_engine1|fsm|Add0~24_combout  & \xtea_engine1|fsm|currentState.s_op_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|Add0~24_combout ),
	.datad(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~38 .lut_mask = 16'hF000;
defparam \xtea_engine1|fsm|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N26
cycloneive_lcell_comb \xtea_engine1|fsm|count[12] (
// Equation(s):
// \xtea_engine1|fsm|count [12] = (GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & ((\xtea_engine1|fsm|Add0~38_combout ))) # (!GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & (\xtea_engine1|fsm|count [12]))

	.dataa(\xtea_engine1|fsm|count [12]),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ),
	.datad(\xtea_engine1|fsm|Add0~38_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|count [12]),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|count[12] .lut_mask = 16'hFA0A;
defparam \xtea_engine1|fsm|count[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N26
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~26 (
// Equation(s):
// \xtea_engine1|fsm|Add0~26_combout  = (\xtea_engine1|fsm|count [13] & (!\xtea_engine1|fsm|Add0~25 )) # (!\xtea_engine1|fsm|count [13] & ((\xtea_engine1|fsm|Add0~25 ) # (GND)))
// \xtea_engine1|fsm|Add0~27  = CARRY((!\xtea_engine1|fsm|Add0~25 ) # (!\xtea_engine1|fsm|count [13]))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|count [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|fsm|Add0~25 ),
	.combout(\xtea_engine1|fsm|Add0~26_combout ),
	.cout(\xtea_engine1|fsm|Add0~27 ));
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~26 .lut_mask = 16'h3C3F;
defparam \xtea_engine1|fsm|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N26
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~37 (
// Equation(s):
// \xtea_engine1|fsm|Add0~37_combout  = (\xtea_engine1|fsm|Add0~26_combout  & \xtea_engine1|fsm|currentState.s_op_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|Add0~26_combout ),
	.datad(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Add0~37_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~37 .lut_mask = 16'hF000;
defparam \xtea_engine1|fsm|Add0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N18
cycloneive_lcell_comb \xtea_engine1|fsm|count[13] (
// Equation(s):
// \xtea_engine1|fsm|count [13] = (GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & ((\xtea_engine1|fsm|Add0~37_combout ))) # (!GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & (\xtea_engine1|fsm|count [13]))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|count [13]),
	.datac(\xtea_engine1|fsm|Add0~37_combout ),
	.datad(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|count [13]),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|count[13] .lut_mask = 16'hF0CC;
defparam \xtea_engine1|fsm|count[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N28
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~28 (
// Equation(s):
// \xtea_engine1|fsm|Add0~28_combout  = (\xtea_engine1|fsm|count [14] & (\xtea_engine1|fsm|Add0~27  $ (GND))) # (!\xtea_engine1|fsm|count [14] & (!\xtea_engine1|fsm|Add0~27  & VCC))
// \xtea_engine1|fsm|Add0~29  = CARRY((\xtea_engine1|fsm|count [14] & !\xtea_engine1|fsm|Add0~27 ))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|fsm|Add0~27 ),
	.combout(\xtea_engine1|fsm|Add0~28_combout ),
	.cout(\xtea_engine1|fsm|Add0~29 ));
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~28 .lut_mask = 16'hC30C;
defparam \xtea_engine1|fsm|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N8
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~36 (
// Equation(s):
// \xtea_engine1|fsm|Add0~36_combout  = (\xtea_engine1|fsm|Add0~28_combout  & \xtea_engine1|fsm|currentState.s_op_done~q )

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|Add0~28_combout ),
	.datac(gnd),
	.datad(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~36 .lut_mask = 16'hCC00;
defparam \xtea_engine1|fsm|Add0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N16
cycloneive_lcell_comb \xtea_engine1|fsm|count[14] (
// Equation(s):
// \xtea_engine1|fsm|count [14] = (GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & ((\xtea_engine1|fsm|Add0~36_combout ))) # (!GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & (\xtea_engine1|fsm|count [14]))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|count [14]),
	.datac(\xtea_engine1|fsm|Add0~36_combout ),
	.datad(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|count [14]),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|count[14] .lut_mask = 16'hF0CC;
defparam \xtea_engine1|fsm|count[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N30
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~30 (
// Equation(s):
// \xtea_engine1|fsm|Add0~30_combout  = (\xtea_engine1|fsm|count [15] & (!\xtea_engine1|fsm|Add0~29 )) # (!\xtea_engine1|fsm|count [15] & ((\xtea_engine1|fsm|Add0~29 ) # (GND)))
// \xtea_engine1|fsm|Add0~31  = CARRY((!\xtea_engine1|fsm|Add0~29 ) # (!\xtea_engine1|fsm|count [15]))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|count [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|fsm|Add0~29 ),
	.combout(\xtea_engine1|fsm|Add0~30_combout ),
	.cout(\xtea_engine1|fsm|Add0~31 ));
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~30 .lut_mask = 16'h3C3F;
defparam \xtea_engine1|fsm|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N30
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~35 (
// Equation(s):
// \xtea_engine1|fsm|Add0~35_combout  = (\xtea_engine1|fsm|Add0~30_combout  & \xtea_engine1|fsm|currentState.s_op_done~q )

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|Add0~30_combout ),
	.datac(gnd),
	.datad(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~35 .lut_mask = 16'hCC00;
defparam \xtea_engine1|fsm|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N10
cycloneive_lcell_comb \xtea_engine1|fsm|count[15] (
// Equation(s):
// \xtea_engine1|fsm|count [15] = (GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & ((\xtea_engine1|fsm|Add0~35_combout ))) # (!GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & (\xtea_engine1|fsm|count [15]))

	.dataa(\xtea_engine1|fsm|count [15]),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|Add0~35_combout ),
	.datad(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|count [15]),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|count[15] .lut_mask = 16'hF0AA;
defparam \xtea_engine1|fsm|count[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~32 (
// Equation(s):
// \xtea_engine1|fsm|Add0~32_combout  = (\xtea_engine1|fsm|count [16] & (\xtea_engine1|fsm|Add0~31  $ (GND))) # (!\xtea_engine1|fsm|count [16] & (!\xtea_engine1|fsm|Add0~31  & VCC))
// \xtea_engine1|fsm|Add0~33  = CARRY((\xtea_engine1|fsm|count [16] & !\xtea_engine1|fsm|Add0~31 ))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|fsm|Add0~31 ),
	.combout(\xtea_engine1|fsm|Add0~32_combout ),
	.cout(\xtea_engine1|fsm|Add0~33 ));
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~32 .lut_mask = 16'hC30C;
defparam \xtea_engine1|fsm|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N4
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~34 (
// Equation(s):
// \xtea_engine1|fsm|Add0~34_combout  = (\xtea_engine1|fsm|Add0~32_combout  & \xtea_engine1|fsm|currentState.s_op_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|Add0~32_combout ),
	.datad(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~34 .lut_mask = 16'hF000;
defparam \xtea_engine1|fsm|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N28
cycloneive_lcell_comb \xtea_engine1|fsm|count[16] (
// Equation(s):
// \xtea_engine1|fsm|count [16] = (GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & ((\xtea_engine1|fsm|Add0~34_combout ))) # (!GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & (\xtea_engine1|fsm|count [16]))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|count [16]),
	.datac(\xtea_engine1|fsm|Add0~34_combout ),
	.datad(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|count [16]),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|count[16] .lut_mask = 16'hF0CC;
defparam \xtea_engine1|fsm|count[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~46 (
// Equation(s):
// \xtea_engine1|fsm|Add0~46_combout  = (\xtea_engine1|fsm|count [17] & (!\xtea_engine1|fsm|Add0~33 )) # (!\xtea_engine1|fsm|count [17] & ((\xtea_engine1|fsm|Add0~33 ) # (GND)))
// \xtea_engine1|fsm|Add0~47  = CARRY((!\xtea_engine1|fsm|Add0~33 ) # (!\xtea_engine1|fsm|count [17]))

	.dataa(\xtea_engine1|fsm|count [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|fsm|Add0~33 ),
	.combout(\xtea_engine1|fsm|Add0~46_combout ),
	.cout(\xtea_engine1|fsm|Add0~47 ));
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~46 .lut_mask = 16'h5A5F;
defparam \xtea_engine1|fsm|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N10
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~87 (
// Equation(s):
// \xtea_engine1|fsm|Add0~87_combout  = (\xtea_engine1|fsm|Add0~46_combout  & \xtea_engine1|fsm|currentState.s_op_done~q )

	.dataa(\xtea_engine1|fsm|Add0~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Add0~87_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~87 .lut_mask = 16'hAA00;
defparam \xtea_engine1|fsm|Add0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N14
cycloneive_lcell_comb \xtea_engine1|fsm|count[17] (
// Equation(s):
// \xtea_engine1|fsm|count [17] = (GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & ((\xtea_engine1|fsm|Add0~87_combout ))) # (!GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & (\xtea_engine1|fsm|count [17]))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|count [17]),
	.datac(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ),
	.datad(\xtea_engine1|fsm|Add0~87_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|count [17]),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|count[17] .lut_mask = 16'hFC0C;
defparam \xtea_engine1|fsm|count[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N4
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~48 (
// Equation(s):
// \xtea_engine1|fsm|Add0~48_combout  = (\xtea_engine1|fsm|count [18] & (\xtea_engine1|fsm|Add0~47  $ (GND))) # (!\xtea_engine1|fsm|count [18] & (!\xtea_engine1|fsm|Add0~47  & VCC))
// \xtea_engine1|fsm|Add0~49  = CARRY((\xtea_engine1|fsm|count [18] & !\xtea_engine1|fsm|Add0~47 ))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|fsm|Add0~47 ),
	.combout(\xtea_engine1|fsm|Add0~48_combout ),
	.cout(\xtea_engine1|fsm|Add0~49 ));
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~48 .lut_mask = 16'hC30C;
defparam \xtea_engine1|fsm|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N2
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~50 (
// Equation(s):
// \xtea_engine1|fsm|Add0~50_combout  = (\xtea_engine1|fsm|Add0~48_combout  & \xtea_engine1|fsm|currentState.s_op_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|Add0~48_combout ),
	.datad(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~50 .lut_mask = 16'hF000;
defparam \xtea_engine1|fsm|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
cycloneive_lcell_comb \xtea_engine1|fsm|count[18] (
// Equation(s):
// \xtea_engine1|fsm|count [18] = (GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & ((\xtea_engine1|fsm|Add0~50_combout ))) # (!GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & (\xtea_engine1|fsm|count [18]))

	.dataa(\xtea_engine1|fsm|count [18]),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ),
	.datad(\xtea_engine1|fsm|Add0~50_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|count [18]),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|count[18] .lut_mask = 16'hFA0A;
defparam \xtea_engine1|fsm|count[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N6
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~51 (
// Equation(s):
// \xtea_engine1|fsm|Add0~51_combout  = (\xtea_engine1|fsm|count [19] & (!\xtea_engine1|fsm|Add0~49 )) # (!\xtea_engine1|fsm|count [19] & ((\xtea_engine1|fsm|Add0~49 ) # (GND)))
// \xtea_engine1|fsm|Add0~52  = CARRY((!\xtea_engine1|fsm|Add0~49 ) # (!\xtea_engine1|fsm|count [19]))

	.dataa(\xtea_engine1|fsm|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|fsm|Add0~49 ),
	.combout(\xtea_engine1|fsm|Add0~51_combout ),
	.cout(\xtea_engine1|fsm|Add0~52 ));
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~51 .lut_mask = 16'h5A5F;
defparam \xtea_engine1|fsm|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N14
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~53 (
// Equation(s):
// \xtea_engine1|fsm|Add0~53_combout  = (\xtea_engine1|fsm|Add0~51_combout  & \xtea_engine1|fsm|currentState.s_op_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|Add0~51_combout ),
	.datad(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~53 .lut_mask = 16'hF000;
defparam \xtea_engine1|fsm|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N2
cycloneive_lcell_comb \xtea_engine1|fsm|count[19] (
// Equation(s):
// \xtea_engine1|fsm|count [19] = (GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & ((\xtea_engine1|fsm|Add0~53_combout ))) # (!GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & (\xtea_engine1|fsm|count [19]))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|count [19]),
	.datac(\xtea_engine1|fsm|Add0~53_combout ),
	.datad(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|count [19]),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|count[19] .lut_mask = 16'hF0CC;
defparam \xtea_engine1|fsm|count[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N8
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~54 (
// Equation(s):
// \xtea_engine1|fsm|Add0~54_combout  = (\xtea_engine1|fsm|count [20] & (\xtea_engine1|fsm|Add0~52  $ (GND))) # (!\xtea_engine1|fsm|count [20] & (!\xtea_engine1|fsm|Add0~52  & VCC))
// \xtea_engine1|fsm|Add0~55  = CARRY((\xtea_engine1|fsm|count [20] & !\xtea_engine1|fsm|Add0~52 ))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|fsm|Add0~52 ),
	.combout(\xtea_engine1|fsm|Add0~54_combout ),
	.cout(\xtea_engine1|fsm|Add0~55 ));
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~54 .lut_mask = 16'hC30C;
defparam \xtea_engine1|fsm|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N12
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~56 (
// Equation(s):
// \xtea_engine1|fsm|Add0~56_combout  = (\xtea_engine1|fsm|Add0~54_combout  & \xtea_engine1|fsm|currentState.s_op_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|Add0~54_combout ),
	.datad(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~56 .lut_mask = 16'hF000;
defparam \xtea_engine1|fsm|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N4
cycloneive_lcell_comb \xtea_engine1|fsm|count[20] (
// Equation(s):
// \xtea_engine1|fsm|count [20] = (GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & ((\xtea_engine1|fsm|Add0~56_combout ))) # (!GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & (\xtea_engine1|fsm|count [20]))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|count [20]),
	.datac(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ),
	.datad(\xtea_engine1|fsm|Add0~56_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|count [20]),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|count[20] .lut_mask = 16'hFC0C;
defparam \xtea_engine1|fsm|count[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N10
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~57 (
// Equation(s):
// \xtea_engine1|fsm|Add0~57_combout  = (\xtea_engine1|fsm|count [21] & (!\xtea_engine1|fsm|Add0~55 )) # (!\xtea_engine1|fsm|count [21] & ((\xtea_engine1|fsm|Add0~55 ) # (GND)))
// \xtea_engine1|fsm|Add0~58  = CARRY((!\xtea_engine1|fsm|Add0~55 ) # (!\xtea_engine1|fsm|count [21]))

	.dataa(\xtea_engine1|fsm|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|fsm|Add0~55 ),
	.combout(\xtea_engine1|fsm|Add0~57_combout ),
	.cout(\xtea_engine1|fsm|Add0~58 ));
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~57 .lut_mask = 16'h5A5F;
defparam \xtea_engine1|fsm|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N2
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~59 (
// Equation(s):
// \xtea_engine1|fsm|Add0~59_combout  = (\xtea_engine1|fsm|Add0~57_combout  & \xtea_engine1|fsm|currentState.s_op_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|Add0~57_combout ),
	.datad(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~59 .lut_mask = 16'hF000;
defparam \xtea_engine1|fsm|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N26
cycloneive_lcell_comb \xtea_engine1|fsm|count[21] (
// Equation(s):
// \xtea_engine1|fsm|count [21] = (GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & ((\xtea_engine1|fsm|Add0~59_combout ))) # (!GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & (\xtea_engine1|fsm|count [21]))

	.dataa(\xtea_engine1|fsm|count [21]),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ),
	.datad(\xtea_engine1|fsm|Add0~59_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|count [21]),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|count[21] .lut_mask = 16'hFA0A;
defparam \xtea_engine1|fsm|count[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
cycloneive_lcell_comb \xtea_engine1|fsm|LessThan0~3 (
// Equation(s):
// \xtea_engine1|fsm|LessThan0~3_combout  = (\xtea_engine1|fsm|count [19]) # ((\xtea_engine1|fsm|count [18]) # ((\xtea_engine1|fsm|count [21]) # (\xtea_engine1|fsm|count [20])))

	.dataa(\xtea_engine1|fsm|count [19]),
	.datab(\xtea_engine1|fsm|count [18]),
	.datac(\xtea_engine1|fsm|count [21]),
	.datad(\xtea_engine1|fsm|count [20]),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|LessThan0~3 .lut_mask = 16'hFFFE;
defparam \xtea_engine1|fsm|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N30
cycloneive_lcell_comb \xtea_engine1|fsm|LessThan0~2 (
// Equation(s):
// \xtea_engine1|fsm|LessThan0~2_combout  = (\xtea_engine1|fsm|count [7]) # ((\xtea_engine1|fsm|count [6]) # ((\xtea_engine1|fsm|count [5]) # (\xtea_engine1|fsm|count [8])))

	.dataa(\xtea_engine1|fsm|count [7]),
	.datab(\xtea_engine1|fsm|count [6]),
	.datac(\xtea_engine1|fsm|count [5]),
	.datad(\xtea_engine1|fsm|count [8]),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|LessThan0~2 .lut_mask = 16'hFFFE;
defparam \xtea_engine1|fsm|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
cycloneive_lcell_comb \xtea_engine1|fsm|LessThan0~0 (
// Equation(s):
// \xtea_engine1|fsm|LessThan0~0_combout  = (\xtea_engine1|fsm|count [15]) # ((\xtea_engine1|fsm|count [14]) # ((\xtea_engine1|fsm|count [16]) # (\xtea_engine1|fsm|count [13])))

	.dataa(\xtea_engine1|fsm|count [15]),
	.datab(\xtea_engine1|fsm|count [14]),
	.datac(\xtea_engine1|fsm|count [16]),
	.datad(\xtea_engine1|fsm|count [13]),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \xtea_engine1|fsm|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N16
cycloneive_lcell_comb \xtea_engine1|fsm|LessThan0~1 (
// Equation(s):
// \xtea_engine1|fsm|LessThan0~1_combout  = (\xtea_engine1|fsm|count [12]) # ((\xtea_engine1|fsm|count [9]) # ((\xtea_engine1|fsm|count [10]) # (\xtea_engine1|fsm|count [11])))

	.dataa(\xtea_engine1|fsm|count [12]),
	.datab(\xtea_engine1|fsm|count [9]),
	.datac(\xtea_engine1|fsm|count [10]),
	.datad(\xtea_engine1|fsm|count [11]),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \xtea_engine1|fsm|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
cycloneive_lcell_comb \xtea_engine1|fsm|LessThan0~4 (
// Equation(s):
// \xtea_engine1|fsm|LessThan0~4_combout  = (\xtea_engine1|fsm|LessThan0~3_combout ) # ((\xtea_engine1|fsm|LessThan0~2_combout ) # ((\xtea_engine1|fsm|LessThan0~0_combout ) # (\xtea_engine1|fsm|LessThan0~1_combout )))

	.dataa(\xtea_engine1|fsm|LessThan0~3_combout ),
	.datab(\xtea_engine1|fsm|LessThan0~2_combout ),
	.datac(\xtea_engine1|fsm|LessThan0~0_combout ),
	.datad(\xtea_engine1|fsm|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|LessThan0~4 .lut_mask = 16'hFFFE;
defparam \xtea_engine1|fsm|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~60 (
// Equation(s):
// \xtea_engine1|fsm|Add0~60_combout  = (\xtea_engine1|fsm|count [22] & (\xtea_engine1|fsm|Add0~58  $ (GND))) # (!\xtea_engine1|fsm|count [22] & (!\xtea_engine1|fsm|Add0~58  & VCC))
// \xtea_engine1|fsm|Add0~61  = CARRY((\xtea_engine1|fsm|count [22] & !\xtea_engine1|fsm|Add0~58 ))

	.dataa(\xtea_engine1|fsm|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|fsm|Add0~58 ),
	.combout(\xtea_engine1|fsm|Add0~60_combout ),
	.cout(\xtea_engine1|fsm|Add0~61 ));
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~60 .lut_mask = 16'hA50A;
defparam \xtea_engine1|fsm|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N0
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~62 (
// Equation(s):
// \xtea_engine1|fsm|Add0~62_combout  = (\xtea_engine1|fsm|Add0~60_combout  & \xtea_engine1|fsm|currentState.s_op_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|Add0~60_combout ),
	.datad(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~62 .lut_mask = 16'hF000;
defparam \xtea_engine1|fsm|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N16
cycloneive_lcell_comb \xtea_engine1|fsm|count[22] (
// Equation(s):
// \xtea_engine1|fsm|count [22] = (GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & ((\xtea_engine1|fsm|Add0~62_combout ))) # (!GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & (\xtea_engine1|fsm|count [22]))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|count [22]),
	.datac(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ),
	.datad(\xtea_engine1|fsm|Add0~62_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|count [22]),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|count[22] .lut_mask = 16'hFC0C;
defparam \xtea_engine1|fsm|count[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N14
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~63 (
// Equation(s):
// \xtea_engine1|fsm|Add0~63_combout  = (\xtea_engine1|fsm|count [23] & (!\xtea_engine1|fsm|Add0~61 )) # (!\xtea_engine1|fsm|count [23] & ((\xtea_engine1|fsm|Add0~61 ) # (GND)))
// \xtea_engine1|fsm|Add0~64  = CARRY((!\xtea_engine1|fsm|Add0~61 ) # (!\xtea_engine1|fsm|count [23]))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|fsm|Add0~61 ),
	.combout(\xtea_engine1|fsm|Add0~63_combout ),
	.cout(\xtea_engine1|fsm|Add0~64 ));
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~63 .lut_mask = 16'h3C3F;
defparam \xtea_engine1|fsm|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N18
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~65 (
// Equation(s):
// \xtea_engine1|fsm|Add0~65_combout  = (\xtea_engine1|fsm|Add0~63_combout  & \xtea_engine1|fsm|currentState.s_op_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|Add0~63_combout ),
	.datad(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~65 .lut_mask = 16'hF000;
defparam \xtea_engine1|fsm|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N22
cycloneive_lcell_comb \xtea_engine1|fsm|count[23] (
// Equation(s):
// \xtea_engine1|fsm|count [23] = (GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & ((\xtea_engine1|fsm|Add0~65_combout ))) # (!GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & (\xtea_engine1|fsm|count [23]))

	.dataa(\xtea_engine1|fsm|count [23]),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ),
	.datad(\xtea_engine1|fsm|Add0~65_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|count [23]),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|count[23] .lut_mask = 16'hFA0A;
defparam \xtea_engine1|fsm|count[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~66 (
// Equation(s):
// \xtea_engine1|fsm|Add0~66_combout  = (\xtea_engine1|fsm|count [24] & (\xtea_engine1|fsm|Add0~64  $ (GND))) # (!\xtea_engine1|fsm|count [24] & (!\xtea_engine1|fsm|Add0~64  & VCC))
// \xtea_engine1|fsm|Add0~67  = CARRY((\xtea_engine1|fsm|count [24] & !\xtea_engine1|fsm|Add0~64 ))

	.dataa(\xtea_engine1|fsm|count [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|fsm|Add0~64 ),
	.combout(\xtea_engine1|fsm|Add0~66_combout ),
	.cout(\xtea_engine1|fsm|Add0~67 ));
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~66 .lut_mask = 16'hA50A;
defparam \xtea_engine1|fsm|Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N20
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~68 (
// Equation(s):
// \xtea_engine1|fsm|Add0~68_combout  = (\xtea_engine1|fsm|Add0~66_combout  & \xtea_engine1|fsm|currentState.s_op_done~q )

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|Add0~66_combout ),
	.datac(gnd),
	.datad(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~68 .lut_mask = 16'hCC00;
defparam \xtea_engine1|fsm|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N8
cycloneive_lcell_comb \xtea_engine1|fsm|count[24] (
// Equation(s):
// \xtea_engine1|fsm|count [24] = (GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & ((\xtea_engine1|fsm|Add0~68_combout ))) # (!GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & (\xtea_engine1|fsm|count [24]))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|count [24]),
	.datac(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ),
	.datad(\xtea_engine1|fsm|Add0~68_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|count [24]),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|count[24] .lut_mask = 16'hFC0C;
defparam \xtea_engine1|fsm|count[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N18
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~69 (
// Equation(s):
// \xtea_engine1|fsm|Add0~69_combout  = (\xtea_engine1|fsm|count [25] & (!\xtea_engine1|fsm|Add0~67 )) # (!\xtea_engine1|fsm|count [25] & ((\xtea_engine1|fsm|Add0~67 ) # (GND)))
// \xtea_engine1|fsm|Add0~70  = CARRY((!\xtea_engine1|fsm|Add0~67 ) # (!\xtea_engine1|fsm|count [25]))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|fsm|Add0~67 ),
	.combout(\xtea_engine1|fsm|Add0~69_combout ),
	.cout(\xtea_engine1|fsm|Add0~70 ));
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~69 .lut_mask = 16'h3C3F;
defparam \xtea_engine1|fsm|Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N6
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~71 (
// Equation(s):
// \xtea_engine1|fsm|Add0~71_combout  = (\xtea_engine1|fsm|Add0~69_combout  & \xtea_engine1|fsm|currentState.s_op_done~q )

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|Add0~69_combout ),
	.datac(gnd),
	.datad(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~71 .lut_mask = 16'hCC00;
defparam \xtea_engine1|fsm|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N30
cycloneive_lcell_comb \xtea_engine1|fsm|count[25] (
// Equation(s):
// \xtea_engine1|fsm|count [25] = (GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & ((\xtea_engine1|fsm|Add0~71_combout ))) # (!GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & (\xtea_engine1|fsm|count [25]))

	.dataa(\xtea_engine1|fsm|count [25]),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ),
	.datad(\xtea_engine1|fsm|Add0~71_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|count [25]),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|count[25] .lut_mask = 16'hFA0A;
defparam \xtea_engine1|fsm|count[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N20
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~72 (
// Equation(s):
// \xtea_engine1|fsm|Add0~72_combout  = (\xtea_engine1|fsm|count [26] & (\xtea_engine1|fsm|Add0~70  $ (GND))) # (!\xtea_engine1|fsm|count [26] & (!\xtea_engine1|fsm|Add0~70  & VCC))
// \xtea_engine1|fsm|Add0~73  = CARRY((\xtea_engine1|fsm|count [26] & !\xtea_engine1|fsm|Add0~70 ))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|fsm|Add0~70 ),
	.combout(\xtea_engine1|fsm|Add0~72_combout ),
	.cout(\xtea_engine1|fsm|Add0~73 ));
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~72 .lut_mask = 16'hC30C;
defparam \xtea_engine1|fsm|Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N28
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~74 (
// Equation(s):
// \xtea_engine1|fsm|Add0~74_combout  = (\xtea_engine1|fsm|Add0~72_combout  & \xtea_engine1|fsm|currentState.s_op_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|Add0~72_combout ),
	.datad(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~74 .lut_mask = 16'hF000;
defparam \xtea_engine1|fsm|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N24
cycloneive_lcell_comb \xtea_engine1|fsm|count[26] (
// Equation(s):
// \xtea_engine1|fsm|count [26] = (GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & ((\xtea_engine1|fsm|Add0~74_combout ))) # (!GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & (\xtea_engine1|fsm|count [26]))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|count [26]),
	.datac(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ),
	.datad(\xtea_engine1|fsm|Add0~74_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|count [26]),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|count[26] .lut_mask = 16'hFC0C;
defparam \xtea_engine1|fsm|count[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N22
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~75 (
// Equation(s):
// \xtea_engine1|fsm|Add0~75_combout  = (\xtea_engine1|fsm|count [27] & (!\xtea_engine1|fsm|Add0~73 )) # (!\xtea_engine1|fsm|count [27] & ((\xtea_engine1|fsm|Add0~73 ) # (GND)))
// \xtea_engine1|fsm|Add0~76  = CARRY((!\xtea_engine1|fsm|Add0~73 ) # (!\xtea_engine1|fsm|count [27]))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|count [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|fsm|Add0~73 ),
	.combout(\xtea_engine1|fsm|Add0~75_combout ),
	.cout(\xtea_engine1|fsm|Add0~76 ));
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~75 .lut_mask = 16'h3C3F;
defparam \xtea_engine1|fsm|Add0~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N30
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~77 (
// Equation(s):
// \xtea_engine1|fsm|Add0~77_combout  = (\xtea_engine1|fsm|currentState.s_op_done~q  & \xtea_engine1|fsm|Add0~75_combout )

	.dataa(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\xtea_engine1|fsm|Add0~75_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~77 .lut_mask = 16'hAA00;
defparam \xtea_engine1|fsm|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N10
cycloneive_lcell_comb \xtea_engine1|fsm|count[27] (
// Equation(s):
// \xtea_engine1|fsm|count [27] = (GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & ((\xtea_engine1|fsm|Add0~77_combout ))) # (!GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & (\xtea_engine1|fsm|count [27]))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|count [27]),
	.datac(\xtea_engine1|fsm|Add0~77_combout ),
	.datad(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|count [27]),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|count[27] .lut_mask = 16'hF0CC;
defparam \xtea_engine1|fsm|count[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N24
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~78 (
// Equation(s):
// \xtea_engine1|fsm|Add0~78_combout  = (\xtea_engine1|fsm|count [28] & (\xtea_engine1|fsm|Add0~76  $ (GND))) # (!\xtea_engine1|fsm|count [28] & (!\xtea_engine1|fsm|Add0~76  & VCC))
// \xtea_engine1|fsm|Add0~79  = CARRY((\xtea_engine1|fsm|count [28] & !\xtea_engine1|fsm|Add0~76 ))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|fsm|Add0~76 ),
	.combout(\xtea_engine1|fsm|Add0~78_combout ),
	.cout(\xtea_engine1|fsm|Add0~79 ));
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~78 .lut_mask = 16'hC30C;
defparam \xtea_engine1|fsm|Add0~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N28
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~80 (
// Equation(s):
// \xtea_engine1|fsm|Add0~80_combout  = (\xtea_engine1|fsm|currentState.s_op_done~q  & \xtea_engine1|fsm|Add0~78_combout )

	.dataa(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\xtea_engine1|fsm|Add0~78_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~80 .lut_mask = 16'hAA00;
defparam \xtea_engine1|fsm|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N14
cycloneive_lcell_comb \xtea_engine1|fsm|count[28] (
// Equation(s):
// \xtea_engine1|fsm|count [28] = (GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & ((\xtea_engine1|fsm|Add0~80_combout ))) # (!GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & (\xtea_engine1|fsm|count [28]))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|count [28]),
	.datac(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ),
	.datad(\xtea_engine1|fsm|Add0~80_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|count [28]),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|count[28] .lut_mask = 16'hFC0C;
defparam \xtea_engine1|fsm|count[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~81 (
// Equation(s):
// \xtea_engine1|fsm|Add0~81_combout  = (\xtea_engine1|fsm|count [29] & (!\xtea_engine1|fsm|Add0~79 )) # (!\xtea_engine1|fsm|count [29] & ((\xtea_engine1|fsm|Add0~79 ) # (GND)))
// \xtea_engine1|fsm|Add0~82  = CARRY((!\xtea_engine1|fsm|Add0~79 ) # (!\xtea_engine1|fsm|count [29]))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|count [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|fsm|Add0~79 ),
	.combout(\xtea_engine1|fsm|Add0~81_combout ),
	.cout(\xtea_engine1|fsm|Add0~82 ));
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~81 .lut_mask = 16'h3C3F;
defparam \xtea_engine1|fsm|Add0~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N6
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~83 (
// Equation(s):
// \xtea_engine1|fsm|Add0~83_combout  = (\xtea_engine1|fsm|currentState.s_op_done~q  & \xtea_engine1|fsm|Add0~81_combout )

	.dataa(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|Add0~81_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~83 .lut_mask = 16'hA0A0;
defparam \xtea_engine1|fsm|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N12
cycloneive_lcell_comb \xtea_engine1|fsm|count[29] (
// Equation(s):
// \xtea_engine1|fsm|count [29] = (GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & ((\xtea_engine1|fsm|Add0~83_combout ))) # (!GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & (\xtea_engine1|fsm|count [29]))

	.dataa(\xtea_engine1|fsm|count [29]),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ),
	.datad(\xtea_engine1|fsm|Add0~83_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|count [29]),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|count[29] .lut_mask = 16'hFA0A;
defparam \xtea_engine1|fsm|count[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N28
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~84 (
// Equation(s):
// \xtea_engine1|fsm|Add0~84_combout  = (\xtea_engine1|fsm|count [30] & (\xtea_engine1|fsm|Add0~82  $ (GND))) # (!\xtea_engine1|fsm|count [30] & (!\xtea_engine1|fsm|Add0~82  & VCC))
// \xtea_engine1|fsm|Add0~85  = CARRY((\xtea_engine1|fsm|count [30] & !\xtea_engine1|fsm|Add0~82 ))

	.dataa(\xtea_engine1|fsm|count [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|fsm|Add0~82 ),
	.combout(\xtea_engine1|fsm|Add0~84_combout ),
	.cout(\xtea_engine1|fsm|Add0~85 ));
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~84 .lut_mask = 16'hA50A;
defparam \xtea_engine1|fsm|Add0~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~86 (
// Equation(s):
// \xtea_engine1|fsm|Add0~86_combout  = (\xtea_engine1|fsm|currentState.s_op_done~q  & \xtea_engine1|fsm|Add0~84_combout )

	.dataa(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\xtea_engine1|fsm|Add0~84_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~86 .lut_mask = 16'hAA00;
defparam \xtea_engine1|fsm|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N16
cycloneive_lcell_comb \xtea_engine1|fsm|count[30] (
// Equation(s):
// \xtea_engine1|fsm|count [30] = (GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & ((\xtea_engine1|fsm|Add0~86_combout ))) # (!GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & (\xtea_engine1|fsm|count [30]))

	.dataa(\xtea_engine1|fsm|count [30]),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ),
	.datad(\xtea_engine1|fsm|Add0~86_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|count [30]),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|count[30] .lut_mask = 16'hFA0A;
defparam \xtea_engine1|fsm|count[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
cycloneive_lcell_comb \xtea_engine1|fsm|LessThan0~6 (
// Equation(s):
// \xtea_engine1|fsm|LessThan0~6_combout  = (\xtea_engine1|fsm|count [27]) # ((\xtea_engine1|fsm|count [29]) # ((\xtea_engine1|fsm|count [28]) # (\xtea_engine1|fsm|count [26])))

	.dataa(\xtea_engine1|fsm|count [27]),
	.datab(\xtea_engine1|fsm|count [29]),
	.datac(\xtea_engine1|fsm|count [28]),
	.datad(\xtea_engine1|fsm|count [26]),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|LessThan0~6 .lut_mask = 16'hFFFE;
defparam \xtea_engine1|fsm|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N2
cycloneive_lcell_comb \xtea_engine1|fsm|LessThan0~5 (
// Equation(s):
// \xtea_engine1|fsm|LessThan0~5_combout  = (\xtea_engine1|fsm|count [23]) # ((\xtea_engine1|fsm|count [22]) # ((\xtea_engine1|fsm|count [25]) # (\xtea_engine1|fsm|count [24])))

	.dataa(\xtea_engine1|fsm|count [23]),
	.datab(\xtea_engine1|fsm|count [22]),
	.datac(\xtea_engine1|fsm|count [25]),
	.datad(\xtea_engine1|fsm|count [24]),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|LessThan0~5 .lut_mask = 16'hFFFE;
defparam \xtea_engine1|fsm|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N22
cycloneive_lcell_comb \xtea_engine1|fsm|LessThan0~7 (
// Equation(s):
// \xtea_engine1|fsm|LessThan0~7_combout  = (\xtea_engine1|fsm|count [17]) # ((\xtea_engine1|fsm|count [30]) # ((\xtea_engine1|fsm|LessThan0~6_combout ) # (\xtea_engine1|fsm|LessThan0~5_combout )))

	.dataa(\xtea_engine1|fsm|count [17]),
	.datab(\xtea_engine1|fsm|count [30]),
	.datac(\xtea_engine1|fsm|LessThan0~6_combout ),
	.datad(\xtea_engine1|fsm|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|LessThan0~7 .lut_mask = 16'hFFFE;
defparam \xtea_engine1|fsm|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N30
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~88 (
// Equation(s):
// \xtea_engine1|fsm|Add0~88_combout  = \xtea_engine1|fsm|Add0~85  $ (\xtea_engine1|fsm|count [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\xtea_engine1|fsm|count [31]),
	.cin(\xtea_engine1|fsm|Add0~85 ),
	.combout(\xtea_engine1|fsm|Add0~88_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~88 .lut_mask = 16'h0FF0;
defparam \xtea_engine1|fsm|Add0~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N18
cycloneive_lcell_comb \xtea_engine1|fsm|Add0~90 (
// Equation(s):
// \xtea_engine1|fsm|Add0~90_combout  = (\xtea_engine1|fsm|currentState.s_op_done~q  & \xtea_engine1|fsm|Add0~88_combout )

	.dataa(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\xtea_engine1|fsm|Add0~88_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Add0~90_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Add0~90 .lut_mask = 16'hAA00;
defparam \xtea_engine1|fsm|Add0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N22
cycloneive_lcell_comb \xtea_engine1|fsm|count[31] (
// Equation(s):
// \xtea_engine1|fsm|count [31] = (GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & ((\xtea_engine1|fsm|Add0~90_combout ))) # (!GLOBAL(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ) & (\xtea_engine1|fsm|count [31]))

	.dataa(\xtea_engine1|fsm|count [31]),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|WideOr10~0clkctrl_outclk ),
	.datad(\xtea_engine1|fsm|Add0~90_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|count [31]),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|count[31] .lut_mask = 16'hFA0A;
defparam \xtea_engine1|fsm|count[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
cycloneive_lcell_comb \xtea_engine1|fsm|Selector45~0 (
// Equation(s):
// \xtea_engine1|fsm|Selector45~0_combout  = (\xtea_engine1|fsm|currentState.s_op_done~q  & (!\xtea_engine1|fsm|count [31] & ((\xtea_engine1|fsm|LessThan0~4_combout ) # (\xtea_engine1|fsm|LessThan0~7_combout ))))

	.dataa(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.datab(\xtea_engine1|fsm|LessThan0~4_combout ),
	.datac(\xtea_engine1|fsm|LessThan0~7_combout ),
	.datad(\xtea_engine1|fsm|count [31]),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|Selector45~0 .lut_mask = 16'h00A8;
defparam \xtea_engine1|fsm|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
cycloneive_lcell_comb \xtea_engine1|fsm|nextState.s_done_632 (
// Equation(s):
// \xtea_engine1|fsm|nextState.s_done_632~combout  = (GLOBAL(\xtea_engine1|fsm|Selector54~0clkctrl_outclk ) & (\xtea_engine1|fsm|Selector45~0_combout )) # (!GLOBAL(\xtea_engine1|fsm|Selector54~0clkctrl_outclk ) & 
// ((\xtea_engine1|fsm|nextState.s_done_632~combout )))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|Selector45~0_combout ),
	.datac(\xtea_engine1|fsm|Selector54~0clkctrl_outclk ),
	.datad(\xtea_engine1|fsm|nextState.s_done_632~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|nextState.s_done_632~combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|nextState.s_done_632 .lut_mask = 16'hCFC0;
defparam \xtea_engine1|fsm|nextState.s_done_632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
cycloneive_lcell_comb \xtea_engine1|fsm|currentState.s_done~feeder (
// Equation(s):
// \xtea_engine1|fsm|currentState.s_done~feeder_combout  = \xtea_engine1|fsm|nextState.s_done_632~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\xtea_engine1|fsm|nextState.s_done_632~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|currentState.s_done~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|currentState.s_done~feeder .lut_mask = 16'hFF00;
defparam \xtea_engine1|fsm|currentState.s_done~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N13
dffeas \xtea_engine1|fsm|currentState.s_done (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|fsm|currentState.s_done~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|fsm|currentState.s_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|fsm|currentState.s_done .is_wysiwyg = "true";
defparam \xtea_engine1|fsm|currentState.s_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N30
cycloneive_lcell_comb \xtea_engine1|fsm|done (
// Equation(s):
// \xtea_engine1|fsm|done~combout  = (\serialFPGA1|serialFPGA_fsm_rx1|currentState.init~q  & (\xtea_engine1|fsm|currentState.s_done~q )) # (!\serialFPGA1|serialFPGA_fsm_rx1|currentState.init~q  & ((\xtea_engine1|fsm|done~combout )))

	.dataa(\xtea_engine1|fsm|currentState.s_done~q ),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|currentState.init~q ),
	.datac(\xtea_engine1|fsm|done~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|done~combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|done .lut_mask = 16'hB8B8;
defparam \xtea_engine1|fsm|done .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N30
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector4~1 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  = (\serialFPGA1|uart_top|transmitter|ready~q  & (((\xtea_engine1|fsm|done~combout  & \serialFPGA1|serialFPGA_fsm_tx1|currentState.s_waiting~q )))) # (!\serialFPGA1|uart_top|transmitter|ready~q  & 
// ((\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ) # ((\xtea_engine1|fsm|done~combout  & \serialFPGA1|serialFPGA_fsm_tx1|currentState.s_waiting~q ))))

	.dataa(\serialFPGA1|uart_top|transmitter|ready~q ),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.datac(\xtea_engine1|fsm|done~combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_waiting~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector4~1 .lut_mask = 16'hF444;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N0
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Add0~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~0_combout  = \serialFPGA1|serialFPGA_fsm_tx1|cnt [0] $ (VCC)
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~1  = CARRY(\serialFPGA1|serialFPGA_fsm_tx1|cnt [0])

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~0_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~1 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~0 .lut_mask = 16'h55AA;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N0
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector3~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector3~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|Add0~0_combout  & \serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Add0~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector3~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N18
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|cnt[0] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|cnt [0] = (\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|Selector3~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|cnt 
// [0]))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [0]),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector3~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|cnt [0]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[0] .lut_mask = 16'hFA0A;
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N2
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Add0~2 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~2_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & (!\serialFPGA1|serialFPGA_fsm_tx1|Add0~1 )) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & ((\serialFPGA1|serialFPGA_fsm_tx1|Add0~1 ) # (GND)))
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~3  = CARRY((!\serialFPGA1|serialFPGA_fsm_tx1|Add0~1 ) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_tx1|Add0~1 ),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~2_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~3 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~2 .lut_mask = 16'h3C3F;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N22
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector5~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector5~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|Add0~2_combout  & \serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q )

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|Add0~2_combout ),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector5~0 .lut_mask = 16'hA0A0;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N6
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|cnt[1] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|cnt [1] = (\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|Selector5~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|cnt 
// [1]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Selector5~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[1] .lut_mask = 16'hF0CC;
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N4
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Add0~4 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~4_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [2] & (\serialFPGA1|serialFPGA_fsm_tx1|Add0~3  $ (GND))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [2] & (!\serialFPGA1|serialFPGA_fsm_tx1|Add0~3  & VCC))
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~5  = CARRY((\serialFPGA1|serialFPGA_fsm_tx1|cnt [2] & !\serialFPGA1|serialFPGA_fsm_tx1|Add0~3 ))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_tx1|Add0~3 ),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~4_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~5 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~4 .lut_mask = 16'hA50A;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N22
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector6~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector6~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q  & (\serialFPGA1|serialFPGA_fsm_tx1|Add0~4_combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout ) # 
// (!\serialFPGA1|serialFPGA_fsm_tx1|Equal0~10_combout ))))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|Equal0~10_combout ),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Add0~4_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector6~0 .lut_mask = 16'hA200;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N2
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|cnt[2] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|cnt [2] = (\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|Selector6~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|cnt 
// [2]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [2]),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Selector6~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|cnt [2]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[2] .lut_mask = 16'hF0CC;
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N6
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Add0~6 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~6_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [3] & (!\serialFPGA1|serialFPGA_fsm_tx1|Add0~5 )) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [3] & ((\serialFPGA1|serialFPGA_fsm_tx1|Add0~5 ) # (GND)))
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~7  = CARRY((!\serialFPGA1|serialFPGA_fsm_tx1|Add0~5 ) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [3]))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_tx1|Add0~5 ),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~6_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~7 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~6 .lut_mask = 16'h5A5F;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N8
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector7~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector7~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q  & \serialFPGA1|serialFPGA_fsm_tx1|Add0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Add0~6_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector7~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N0
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|cnt[3] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|cnt [3] = (\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|Selector7~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|cnt 
// [3]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [3]),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Selector7~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|cnt [3]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[3] .lut_mask = 16'hF0CC;
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N8
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Add0~8 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~8_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [4] & (\serialFPGA1|serialFPGA_fsm_tx1|Add0~7  $ (GND))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [4] & (!\serialFPGA1|serialFPGA_fsm_tx1|Add0~7  & VCC))
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~9  = CARRY((\serialFPGA1|serialFPGA_fsm_tx1|cnt [4] & !\serialFPGA1|serialFPGA_fsm_tx1|Add0~7 ))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_tx1|Add0~7 ),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~8_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~9 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~8 .lut_mask = 16'hC30C;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N4
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector8~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector8~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|Add0~8_combout  & \serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Add0~8_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector8~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N24
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|cnt[4] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|cnt [4] = (\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|Selector8~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|cnt 
// [4]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [4]),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Selector8~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|cnt [4]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[4] .lut_mask = 16'hF0CC;
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N10
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Add0~10 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~10_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [5] & (!\serialFPGA1|serialFPGA_fsm_tx1|Add0~9 )) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [5] & ((\serialFPGA1|serialFPGA_fsm_tx1|Add0~9 ) # (GND)))
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~11  = CARRY((!\serialFPGA1|serialFPGA_fsm_tx1|Add0~9 ) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [5]))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_tx1|Add0~9 ),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~10_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~11 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~10 .lut_mask = 16'h5A5F;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N16
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector9~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector9~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|Add0~10_combout  & \serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Add0~10_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector9~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N28
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|cnt[5] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|cnt [5] = (\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|Selector9~0_combout )) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|cnt 
// [5])))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|Selector9~0_combout ),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|cnt [5]),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|cnt [5]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[5] .lut_mask = 16'hCCF0;
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N12
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Add0~12 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~12_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [6] & (\serialFPGA1|serialFPGA_fsm_tx1|Add0~11  $ (GND))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [6] & (!\serialFPGA1|serialFPGA_fsm_tx1|Add0~11  & VCC))
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~13  = CARRY((\serialFPGA1|serialFPGA_fsm_tx1|cnt [6] & !\serialFPGA1|serialFPGA_fsm_tx1|Add0~11 ))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_tx1|Add0~11 ),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~12_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~13 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~12 .lut_mask = 16'hA50A;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N8
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector10~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector10~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|Add0~12_combout  & \serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Add0~12_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector10~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N10
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|cnt[6] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|cnt [6] = (\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|Selector10~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|cnt 
// [6]))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [6]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|Selector10~0_combout ),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|cnt [6]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[6] .lut_mask = 16'hCACA;
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N14
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Add0~14 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~14_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [7] & (!\serialFPGA1|serialFPGA_fsm_tx1|Add0~13 )) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [7] & ((\serialFPGA1|serialFPGA_fsm_tx1|Add0~13 ) # (GND)))
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~15  = CARRY((!\serialFPGA1|serialFPGA_fsm_tx1|Add0~13 ) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [7]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_tx1|Add0~13 ),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~14_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~15 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~14 .lut_mask = 16'h3C3F;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N20
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector11~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector11~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|Add0~14_combout  & \serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Add0~14_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector11~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N22
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|cnt[7] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|cnt [7] = (\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|Selector11~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|cnt 
// [7]))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [7]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|Selector11~0_combout ),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|cnt [7]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[7] .lut_mask = 16'hCACA;
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N16
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Add0~16 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~16_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [8] & (\serialFPGA1|serialFPGA_fsm_tx1|Add0~15  $ (GND))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [8] & (!\serialFPGA1|serialFPGA_fsm_tx1|Add0~15  & VCC))
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~17  = CARRY((\serialFPGA1|serialFPGA_fsm_tx1|cnt [8] & !\serialFPGA1|serialFPGA_fsm_tx1|Add0~15 ))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_tx1|Add0~15 ),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~16_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~17 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~16 .lut_mask = 16'hC30C;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N26
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector12~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector12~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|Add0~16_combout  & \serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Add0~16_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector12~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N14
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|cnt[8] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|cnt [8] = (\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|Selector12~0_combout )) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|cnt 
// [8])))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|Selector12~0_combout ),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [8]),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|cnt [8]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[8] .lut_mask = 16'hACAC;
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N18
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Add0~18 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~18_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [9] & (!\serialFPGA1|serialFPGA_fsm_tx1|Add0~17 )) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [9] & ((\serialFPGA1|serialFPGA_fsm_tx1|Add0~17 ) # (GND)))
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~19  = CARRY((!\serialFPGA1|serialFPGA_fsm_tx1|Add0~17 ) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [9]))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_tx1|Add0~17 ),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~18_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~19 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~18 .lut_mask = 16'h5A5F;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector13~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector13~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q  & \serialFPGA1|serialFPGA_fsm_tx1|Add0~18_combout )

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Add0~18_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector13~0 .lut_mask = 16'hCC00;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|cnt[9] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|cnt [9] = (\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|Selector13~0_combout )) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|cnt 
// [9])))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|Selector13~0_combout ),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|cnt [9]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|cnt [9]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[9] .lut_mask = 16'hAFA0;
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N20
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Add0~20 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~20_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [10] & (\serialFPGA1|serialFPGA_fsm_tx1|Add0~19  $ (GND))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [10] & (!\serialFPGA1|serialFPGA_fsm_tx1|Add0~19  & VCC))
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~21  = CARRY((\serialFPGA1|serialFPGA_fsm_tx1|cnt [10] & !\serialFPGA1|serialFPGA_fsm_tx1|Add0~19 ))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_tx1|Add0~19 ),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~20_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~21 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~20 .lut_mask = 16'hC30C;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector14~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector14~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q  & \serialFPGA1|serialFPGA_fsm_tx1|Add0~20_combout )

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Add0~20_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector14~0 .lut_mask = 16'hCC00;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|cnt[10] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|cnt [10] = (\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|Selector14~0_combout )) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|cnt 
// [10])))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|Selector14~0_combout ),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|cnt [10]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|cnt [10]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[10] .lut_mask = 16'hCFC0;
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N22
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Add0~22 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~22_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [11] & (!\serialFPGA1|serialFPGA_fsm_tx1|Add0~21 )) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [11] & ((\serialFPGA1|serialFPGA_fsm_tx1|Add0~21 ) # (GND)))
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~23  = CARRY((!\serialFPGA1|serialFPGA_fsm_tx1|Add0~21 ) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [11]))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_tx1|Add0~21 ),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~22_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~23 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~22 .lut_mask = 16'h5A5F;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector15~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector15~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q  & \serialFPGA1|serialFPGA_fsm_tx1|Add0~22_combout )

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Add0~22_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector15~0 .lut_mask = 16'hCC00;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|cnt[11] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|cnt [11] = (\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|Selector15~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|cnt 
// [11]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [11]),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector15~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|cnt [11]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[11] .lut_mask = 16'hFC0C;
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Add0~24 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~24_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [12] & (\serialFPGA1|serialFPGA_fsm_tx1|Add0~23  $ (GND))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [12] & (!\serialFPGA1|serialFPGA_fsm_tx1|Add0~23  & VCC))
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~25  = CARRY((\serialFPGA1|serialFPGA_fsm_tx1|cnt [12] & !\serialFPGA1|serialFPGA_fsm_tx1|Add0~23 ))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_tx1|Add0~23 ),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~24_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~25 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~24 .lut_mask = 16'hA50A;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N18
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector16~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector16~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q  & \serialFPGA1|serialFPGA_fsm_tx1|Add0~24_combout )

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Add0~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector16~0 .lut_mask = 16'hA0A0;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N10
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|cnt[12] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|cnt [12] = (\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|Selector16~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|cnt 
// [12]))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [12]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|Selector16~0_combout ),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|cnt [12]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[12] .lut_mask = 16'hCCAA;
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N26
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Add0~26 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~26_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [13] & (!\serialFPGA1|serialFPGA_fsm_tx1|Add0~25 )) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [13] & ((\serialFPGA1|serialFPGA_fsm_tx1|Add0~25 ) # (GND)))
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~27  = CARRY((!\serialFPGA1|serialFPGA_fsm_tx1|Add0~25 ) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [13]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_tx1|Add0~25 ),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~26_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~27 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~26 .lut_mask = 16'h3C3F;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector17~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector17~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q  & \serialFPGA1|serialFPGA_fsm_tx1|Add0~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Add0~26_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector17~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|cnt[13] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|cnt [13] = (\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|Selector17~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|cnt 
// [13]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [13]),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Selector17~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|cnt [13]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[13] .lut_mask = 16'hF0CC;
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N28
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Add0~28 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~28_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [14] & (\serialFPGA1|serialFPGA_fsm_tx1|Add0~27  $ (GND))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [14] & (!\serialFPGA1|serialFPGA_fsm_tx1|Add0~27  & VCC))
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~29  = CARRY((\serialFPGA1|serialFPGA_fsm_tx1|cnt [14] & !\serialFPGA1|serialFPGA_fsm_tx1|Add0~27 ))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_tx1|Add0~27 ),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~28_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~29 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~28 .lut_mask = 16'hC30C;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N4
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector18~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector18~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q  & \serialFPGA1|serialFPGA_fsm_tx1|Add0~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Add0~28_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector18~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N20
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|cnt[14] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|cnt [14] = (\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|Selector18~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|cnt 
// [14]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [14]),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Selector18~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|cnt [14]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[14] .lut_mask = 16'hF0CC;
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N30
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Add0~30 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~30_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [15] & (!\serialFPGA1|serialFPGA_fsm_tx1|Add0~29 )) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [15] & ((\serialFPGA1|serialFPGA_fsm_tx1|Add0~29 ) # (GND)))
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~31  = CARRY((!\serialFPGA1|serialFPGA_fsm_tx1|Add0~29 ) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [15]))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_tx1|Add0~29 ),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~30_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~31 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~30 .lut_mask = 16'h5A5F;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N12
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector19~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector19~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q  & \serialFPGA1|serialFPGA_fsm_tx1|Add0~30_combout )

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Add0~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector19~0 .lut_mask = 16'hA0A0;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N14
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|cnt[15] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|cnt [15] = (\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|Selector19~0_combout )) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|cnt 
// [15])))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|Selector19~0_combout ),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|cnt [15]),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|cnt [15]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[15] .lut_mask = 16'hAAF0;
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N0
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Add0~32 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~32_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [16] & (\serialFPGA1|serialFPGA_fsm_tx1|Add0~31  $ (GND))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [16] & (!\serialFPGA1|serialFPGA_fsm_tx1|Add0~31  & VCC))
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~33  = CARRY((\serialFPGA1|serialFPGA_fsm_tx1|cnt [16] & !\serialFPGA1|serialFPGA_fsm_tx1|Add0~31 ))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_tx1|Add0~31 ),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~32_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~33 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~32 .lut_mask = 16'hA50A;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N10
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector20~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector20~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|Add0~32_combout  & \serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q )

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|Add0~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector20~0 .lut_mask = 16'hAA00;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N30
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|cnt[16] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|cnt [16] = (\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|Selector20~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|cnt 
// [16]))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [16]),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector20~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|cnt [16]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[16] .lut_mask = 16'hFA0A;
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N2
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Add0~34 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~34_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [17] & (!\serialFPGA1|serialFPGA_fsm_tx1|Add0~33 )) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [17] & ((\serialFPGA1|serialFPGA_fsm_tx1|Add0~33 ) # (GND)))
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~35  = CARRY((!\serialFPGA1|serialFPGA_fsm_tx1|Add0~33 ) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [17]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_tx1|Add0~33 ),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~34_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~35 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~34 .lut_mask = 16'h3C3F;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N18
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector21~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector21~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|Add0~34_combout  & \serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Add0~34_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector21~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N26
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|cnt[17] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|cnt [17] = (\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|Selector21~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|cnt 
// [17]))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [17]),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector21~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|cnt [17]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[17] .lut_mask = 16'hFA0A;
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N4
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Add0~36 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~36_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [18] & (\serialFPGA1|serialFPGA_fsm_tx1|Add0~35  $ (GND))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [18] & (!\serialFPGA1|serialFPGA_fsm_tx1|Add0~35  & VCC))
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~37  = CARRY((\serialFPGA1|serialFPGA_fsm_tx1|cnt [18] & !\serialFPGA1|serialFPGA_fsm_tx1|Add0~35 ))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_tx1|Add0~35 ),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~36_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~37 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~36 .lut_mask = 16'hC30C;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N24
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector22~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector22~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|Add0~36_combout  & \serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Add0~36_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector22~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N6
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|cnt[18] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|cnt [18] = (\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|Selector22~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|cnt 
// [18]))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [18]),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector22~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|cnt [18]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[18] .lut_mask = 16'hFA0A;
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N6
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Add0~38 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~38_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [19] & (!\serialFPGA1|serialFPGA_fsm_tx1|Add0~37 )) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [19] & ((\serialFPGA1|serialFPGA_fsm_tx1|Add0~37 ) # (GND)))
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~39  = CARRY((!\serialFPGA1|serialFPGA_fsm_tx1|Add0~37 ) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [19]))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_tx1|Add0~37 ),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~38_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~39 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~38 .lut_mask = 16'h5A5F;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N20
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector23~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector23~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q  & \serialFPGA1|serialFPGA_fsm_tx1|Add0~38_combout )

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Add0~38_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector23~0 .lut_mask = 16'hCC00;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N28
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|cnt[19] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|cnt [19] = (\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|Selector23~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|cnt 
// [19]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [19]),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector23~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|cnt [19]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[19] .lut_mask = 16'hFC0C;
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N8
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Add0~40 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~40_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [20] & (\serialFPGA1|serialFPGA_fsm_tx1|Add0~39  $ (GND))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [20] & (!\serialFPGA1|serialFPGA_fsm_tx1|Add0~39  & VCC))
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~41  = CARRY((\serialFPGA1|serialFPGA_fsm_tx1|cnt [20] & !\serialFPGA1|serialFPGA_fsm_tx1|Add0~39 ))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_tx1|Add0~39 ),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~40_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~41 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~40 .lut_mask = 16'hA50A;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N20
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector24~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector24~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|Add0~40_combout  & \serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Add0~40_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector24~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N0
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|cnt[20] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|cnt [20] = (\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|Selector24~0_combout )) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|cnt 
// [20])))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|Selector24~0_combout ),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|cnt [20]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|cnt [20]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[20] .lut_mask = 16'hCFC0;
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N10
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Add0~42 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~42_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [21] & (!\serialFPGA1|serialFPGA_fsm_tx1|Add0~41 )) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [21] & ((\serialFPGA1|serialFPGA_fsm_tx1|Add0~41 ) # (GND)))
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~43  = CARRY((!\serialFPGA1|serialFPGA_fsm_tx1|Add0~41 ) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [21]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_tx1|Add0~41 ),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~42_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~43 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~42 .lut_mask = 16'h3C3F;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N4
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector25~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector25~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|Add0~42_combout  & \serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Add0~42_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector25~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N30
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|cnt[21] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|cnt [21] = (\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|Selector25~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|cnt 
// [21]))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [21]),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Selector25~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|cnt [21]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[21] .lut_mask = 16'hF0AA;
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N12
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Add0~44 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~44_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [22] & (\serialFPGA1|serialFPGA_fsm_tx1|Add0~43  $ (GND))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [22] & (!\serialFPGA1|serialFPGA_fsm_tx1|Add0~43  & VCC))
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~45  = CARRY((\serialFPGA1|serialFPGA_fsm_tx1|cnt [22] & !\serialFPGA1|serialFPGA_fsm_tx1|Add0~43 ))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_tx1|Add0~43 ),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~44_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~45 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~44 .lut_mask = 16'hC30C;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N12
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector26~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector26~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q  & \serialFPGA1|serialFPGA_fsm_tx1|Add0~44_combout )

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Add0~44_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector26~0 .lut_mask = 16'hCC00;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N14
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|cnt[22] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|cnt [22] = (\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|Selector26~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|cnt 
// [22]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [22]),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector26~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|cnt [22]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[22] .lut_mask = 16'hFC0C;
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N14
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Add0~46 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~46_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [23] & (!\serialFPGA1|serialFPGA_fsm_tx1|Add0~45 )) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [23] & ((\serialFPGA1|serialFPGA_fsm_tx1|Add0~45 ) # (GND)))
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~47  = CARRY((!\serialFPGA1|serialFPGA_fsm_tx1|Add0~45 ) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [23]))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_tx1|Add0~45 ),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~46_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~47 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~46 .lut_mask = 16'h5A5F;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N2
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector27~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector27~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|Add0~46_combout  & \serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Add0~46_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector27~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N22
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|cnt[23] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|cnt [23] = (\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|Selector27~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|cnt 
// [23]))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [23]),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector27~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|cnt [23]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[23] .lut_mask = 16'hFA0A;
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N16
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Add0~48 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~48_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [24] & (\serialFPGA1|serialFPGA_fsm_tx1|Add0~47  $ (GND))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [24] & (!\serialFPGA1|serialFPGA_fsm_tx1|Add0~47  & VCC))
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~49  = CARRY((\serialFPGA1|serialFPGA_fsm_tx1|cnt [24] & !\serialFPGA1|serialFPGA_fsm_tx1|Add0~47 ))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_tx1|Add0~47 ),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~48_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~49 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~48 .lut_mask = 16'hA50A;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N14
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector28~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector28~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q  & \serialFPGA1|serialFPGA_fsm_tx1|Add0~48_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Add0~48_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector28~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N28
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|cnt[24] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|cnt [24] = (\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|Selector28~0_combout )) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|cnt 
// [24])))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|Selector28~0_combout ),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|cnt [24]),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|cnt [24]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[24] .lut_mask = 16'hCCF0;
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N18
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Add0~50 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~50_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [25] & (!\serialFPGA1|serialFPGA_fsm_tx1|Add0~49 )) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [25] & ((\serialFPGA1|serialFPGA_fsm_tx1|Add0~49 ) # (GND)))
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~51  = CARRY((!\serialFPGA1|serialFPGA_fsm_tx1|Add0~49 ) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [25]))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_tx1|Add0~49 ),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~50_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~51 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~50 .lut_mask = 16'h5A5F;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N26
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector29~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector29~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q  & \serialFPGA1|serialFPGA_fsm_tx1|Add0~50_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Add0~50_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector29~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N10
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|cnt[25] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|cnt [25] = (\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|Selector29~0_combout )) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|cnt 
// [25])))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|Selector29~0_combout ),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|cnt [25]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|cnt [25]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[25] .lut_mask = 16'hAFA0;
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N20
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Add0~52 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~52_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [26] & (\serialFPGA1|serialFPGA_fsm_tx1|Add0~51  $ (GND))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [26] & (!\serialFPGA1|serialFPGA_fsm_tx1|Add0~51  & VCC))
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~53  = CARRY((\serialFPGA1|serialFPGA_fsm_tx1|cnt [26] & !\serialFPGA1|serialFPGA_fsm_tx1|Add0~51 ))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_tx1|Add0~51 ),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~52_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~53 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~52 .lut_mask = 16'hA50A;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N22
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector30~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector30~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|Add0~52_combout  & \serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Add0~52_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector30~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N16
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|cnt[26] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|cnt [26] = (\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|Selector30~0_combout )) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|cnt 
// [26])))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|Selector30~0_combout ),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|cnt [26]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|cnt [26]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[26] .lut_mask = 16'hAFA0;
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N22
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Add0~54 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~54_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [27] & (!\serialFPGA1|serialFPGA_fsm_tx1|Add0~53 )) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [27] & ((\serialFPGA1|serialFPGA_fsm_tx1|Add0~53 ) # (GND)))
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~55  = CARRY((!\serialFPGA1|serialFPGA_fsm_tx1|Add0~53 ) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [27]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_tx1|Add0~53 ),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~54_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~55 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~54 .lut_mask = 16'h3C3F;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N18
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector31~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector31~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q  & \serialFPGA1|serialFPGA_fsm_tx1|Add0~54_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Add0~54_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector31~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N6
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|cnt[27] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|cnt [27] = (\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|Selector31~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|cnt 
// [27]))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [27]),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector31~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|cnt [27]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[27] .lut_mask = 16'hFA0A;
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N24
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Equal0~8 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Equal0~8_combout  = (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [24] & (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [25] & (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [26] & !\serialFPGA1|serialFPGA_fsm_tx1|cnt [27])))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [24]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [25]),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|cnt [26]),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|cnt [27]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Equal0~8 .lut_mask = 16'h0001;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N24
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Add0~56 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~56_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [28] & (\serialFPGA1|serialFPGA_fsm_tx1|Add0~55  $ (GND))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [28] & (!\serialFPGA1|serialFPGA_fsm_tx1|Add0~55  & VCC))
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~57  = CARRY((\serialFPGA1|serialFPGA_fsm_tx1|cnt [28] & !\serialFPGA1|serialFPGA_fsm_tx1|Add0~55 ))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_tx1|Add0~55 ),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~56_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~57 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~56 .lut_mask = 16'hC30C;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector32~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector32~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|Add0~56_combout  & \serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Add0~56_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector32~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|cnt[28] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|cnt [28] = (\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|Selector32~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|cnt 
// [28]))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [28]),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector32~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|cnt [28]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[28] .lut_mask = 16'hFA0A;
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N26
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Add0~58 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~58_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [29] & (!\serialFPGA1|serialFPGA_fsm_tx1|Add0~57 )) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [29] & ((\serialFPGA1|serialFPGA_fsm_tx1|Add0~57 ) # (GND)))
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~59  = CARRY((!\serialFPGA1|serialFPGA_fsm_tx1|Add0~57 ) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [29]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_tx1|Add0~57 ),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~58_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~59 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~58 .lut_mask = 16'h3C3F;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector33~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector33~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q  & \serialFPGA1|serialFPGA_fsm_tx1|Add0~58_combout )

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Add0~58_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector33~0 .lut_mask = 16'hCC00;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|cnt[29] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|cnt [29] = (\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|Selector33~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|cnt 
// [29]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [29]),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector33~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|cnt [29]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[29] .lut_mask = 16'hFC0C;
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N28
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Add0~60 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~60_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [30] & (\serialFPGA1|serialFPGA_fsm_tx1|Add0~59  $ (GND))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [30] & (!\serialFPGA1|serialFPGA_fsm_tx1|Add0~59  & VCC))
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~61  = CARRY((\serialFPGA1|serialFPGA_fsm_tx1|cnt [30] & !\serialFPGA1|serialFPGA_fsm_tx1|Add0~59 ))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|serialFPGA_fsm_tx1|Add0~59 ),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~60_combout ),
	.cout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~61 ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~60 .lut_mask = 16'hC30C;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector34~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector34~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q  & \serialFPGA1|serialFPGA_fsm_tx1|Add0~60_combout )

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Add0~60_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector34~0 .lut_mask = 16'hCC00;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|cnt[30] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|cnt [30] = (\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|Selector34~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|cnt 
// [30]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [30]),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector34~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|cnt [30]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[30] .lut_mask = 16'hFC0C;
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N30
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Add0~62 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Add0~62_combout  = \serialFPGA1|serialFPGA_fsm_tx1|cnt [31] $ (\serialFPGA1|serialFPGA_fsm_tx1|Add0~61 )

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\serialFPGA1|serialFPGA_fsm_tx1|Add0~61 ),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~62 .lut_mask = 16'h5A5A;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector35~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector35~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q  & \serialFPGA1|serialFPGA_fsm_tx1|Add0~62_combout )

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Add0~62_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector35~0 .lut_mask = 16'hCC00;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|cnt[31] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|cnt [31] = (\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|Selector35~0_combout ))) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|cnt 
// [31]))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [31]),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~1_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector35~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|cnt [31]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[31] .lut_mask = 16'hFA0A;
defparam \serialFPGA1|serialFPGA_fsm_tx1|cnt[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Equal0~9 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Equal0~9_combout  = (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [31] & (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [30] & (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [28] & !\serialFPGA1|serialFPGA_fsm_tx1|cnt [29])))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [31]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [30]),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|cnt [28]),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|cnt [29]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Equal0~9 .lut_mask = 16'h0001;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N12
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Equal0~1 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Equal0~1_combout  = (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [6] & (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [4] & (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [5] & !\serialFPGA1|serialFPGA_fsm_tx1|cnt [7])))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [6]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [4]),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|cnt [5]),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|cnt [7]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Equal0~1 .lut_mask = 16'h0001;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N16
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Equal0~3 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Equal0~3_combout  = (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [12] & (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [13] & (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [14] & !\serialFPGA1|serialFPGA_fsm_tx1|cnt [15])))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [12]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [13]),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|cnt [14]),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|cnt [15]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Equal0~3 .lut_mask = 16'h0001;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Equal0~2 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Equal0~2_combout  = (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [10] & (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [8] & (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [11] & !\serialFPGA1|serialFPGA_fsm_tx1|cnt [9])))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [10]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [8]),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|cnt [11]),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|cnt [9]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Equal0~2 .lut_mask = 16'h0001;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N2
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Equal0~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Equal0~0_combout  = (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [3] & (\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [2] & \serialFPGA1|serialFPGA_fsm_tx1|cnt [1])))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [3]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [0]),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|cnt [2]),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Equal0~0 .lut_mask = 16'h0400;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N30
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Equal0~4 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Equal0~4_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|Equal0~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|Equal0~3_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|Equal0~2_combout  & 
// \serialFPGA1|serialFPGA_fsm_tx1|Equal0~0_combout )))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|Equal0~1_combout ),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|Equal0~3_combout ),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Equal0~2_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Equal0~4 .lut_mask = 16'h8000;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N16
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Equal0~5 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Equal0~5_combout  = (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [16] & (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [19] & (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [18] & !\serialFPGA1|serialFPGA_fsm_tx1|cnt [17])))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [16]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [19]),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|cnt [18]),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|cnt [17]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Equal0~5 .lut_mask = 16'h0001;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N4
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Equal0~6 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Equal0~6_combout  = (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [22] & !\serialFPGA1|serialFPGA_fsm_tx1|cnt [23])

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [22]),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|cnt [23]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Equal0~6 .lut_mask = 16'h0033;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N8
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Equal0~7 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Equal0~7_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|Equal0~5_combout  & (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [21] & (\serialFPGA1|serialFPGA_fsm_tx1|Equal0~6_combout  & !\serialFPGA1|serialFPGA_fsm_tx1|cnt [20])))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|Equal0~5_combout ),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [21]),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Equal0~6_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|cnt [20]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Equal0~7 .lut_mask = 16'h0020;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N12
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Equal0~10 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Equal0~10_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|Equal0~8_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|Equal0~9_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|Equal0~4_combout  & 
// \serialFPGA1|serialFPGA_fsm_tx1|Equal0~7_combout )))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|Equal0~8_combout ),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|Equal0~9_combout ),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Equal0~4_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Equal0~7_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Equal0~10 .lut_mask = 16'h8000;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N4
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector37~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector37~0_combout  = (\xtea_engine1|fsm|done~combout  & \serialFPGA1|serialFPGA_fsm_tx1|currentState.s_waiting~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|done~combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_waiting~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector37~0 .lut_mask = 16'hF000;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N28
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector4~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector4~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q  & !\serialFPGA1|uart_top|transmitter|ready~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.datad(\serialFPGA1|uart_top|transmitter|ready~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector4~0 .lut_mask = 16'h00F0;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N12
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector37~1 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector37~1_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|Selector37~0_combout ) # ((!\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout  & (\serialFPGA1|serialFPGA_fsm_tx1|Equal0~10_combout  & 
// \serialFPGA1|serialFPGA_fsm_tx1|Selector4~0_combout )))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout ),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|Equal0~10_combout ),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Selector37~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector37~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector37~1 .lut_mask = 16'hF4F0;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N8
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|vidx (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|vidx~combout  = (\serialFPGA1|serialFPGA_fsm_tx1|Selector37~1_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q )) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector37~1_combout  & 
// ((\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout )))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector37~1_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|vidx .lut_mask = 16'hCCF0;
defparam \serialFPGA1|serialFPGA_fsm_tx1|vidx .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N24
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector41~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector41~0_combout  = ((\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q  & (\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout  & \serialFPGA1|serialFPGA_fsm_tx1|Equal0~10_combout ))) # 
// (!\serialFPGA1|serialFPGA_fsm_rx1|currentState.init~q )

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|currentState.init~q ),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Equal0~10_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector41~0 .lut_mask = 16'hB333;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N14
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|nextState.s_waiting_836 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|nextState.s_waiting_836~combout  = (GLOBAL(\serialFPGA1|serialFPGA_fsm_tx1|Selector40~0clkctrl_outclk ) & ((\serialFPGA1|serialFPGA_fsm_tx1|Selector41~0_combout ))) # 
// (!GLOBAL(\serialFPGA1|serialFPGA_fsm_tx1|Selector40~0clkctrl_outclk ) & (\serialFPGA1|serialFPGA_fsm_tx1|nextState.s_waiting_836~combout ))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|nextState.s_waiting_836~combout ),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Selector41~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector40~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|nextState.s_waiting_836~combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|nextState.s_waiting_836 .lut_mask = 16'hF0CC;
defparam \serialFPGA1|serialFPGA_fsm_tx1|nextState.s_waiting_836 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N17
dffeas \serialFPGA1|serialFPGA_fsm_tx1|currentState.s_waiting (
	.clk(\i_clk~input_o ),
	.d(gnd),
	.asdata(\serialFPGA1|serialFPGA_fsm_tx1|nextState.s_waiting_836~combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_waiting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|currentState.s_waiting .is_wysiwyg = "true";
defparam \serialFPGA1|serialFPGA_fsm_tx1|currentState.s_waiting .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N6
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector40~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector40~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q  & (!\serialFPGA1|uart_top|transmitter|ready~q  & ((\xtea_engine1|fsm|done~combout ) # 
// (!\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_waiting~q )))) # (!\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q  & (((\xtea_engine1|fsm|done~combout ) # (!\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_waiting~q ))))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.datab(\serialFPGA1|uart_top|transmitter|ready~q ),
	.datac(\xtea_engine1|fsm|done~combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_waiting~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector40~0 .lut_mask = 16'h7077;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \serialFPGA1|serialFPGA_fsm_tx1|Selector40~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\serialFPGA1|serialFPGA_fsm_tx1|Selector40~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\serialFPGA1|serialFPGA_fsm_tx1|Selector40~0clkctrl_outclk ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector40~0clkctrl .clock_type = "global clock";
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector40~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N16
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector39~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector39~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_2~q ) # (\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_waiting~q )

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_2~q ),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_waiting~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector39~0 .lut_mask = 16'hFCFC;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N28
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|nextState.s_read_1_826 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|nextState.s_read_1_826~combout  = (GLOBAL(\serialFPGA1|serialFPGA_fsm_tx1|Selector40~0clkctrl_outclk ) & (\serialFPGA1|serialFPGA_fsm_tx1|Selector39~0_combout )) # 
// (!GLOBAL(\serialFPGA1|serialFPGA_fsm_tx1|Selector40~0clkctrl_outclk ) & ((\serialFPGA1|serialFPGA_fsm_tx1|nextState.s_read_1_826~combout )))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|Selector40~0clkctrl_outclk ),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Selector39~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|nextState.s_read_1_826~combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|nextState.s_read_1_826~combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|nextState.s_read_1_826 .lut_mask = 16'hF5A0;
defparam \serialFPGA1|serialFPGA_fsm_tx1|nextState.s_read_1_826 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N29
dffeas \serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1 (
	.clk(\i_clk~input_o ),
	.d(\serialFPGA1|serialFPGA_fsm_tx1|nextState.s_read_1_826~combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1 .is_wysiwyg = "true";
defparam \serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N30
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector2~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector2~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q  & ((!\serialFPGA1|serialFPGA_fsm_tx1|Equal0~10_combout ) # (!\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout )))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Equal0~10_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector2~0 .lut_mask = 16'h0AAA;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N0
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|nextState.s_read_2_816 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|nextState.s_read_2_816~combout  = (GLOBAL(\serialFPGA1|serialFPGA_fsm_tx1|Selector40~0clkctrl_outclk ) & (\serialFPGA1|serialFPGA_fsm_tx1|Selector2~0_combout )) # 
// (!GLOBAL(\serialFPGA1|serialFPGA_fsm_tx1|Selector40~0clkctrl_outclk ) & ((\serialFPGA1|serialFPGA_fsm_tx1|nextState.s_read_2_816~combout )))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|Selector2~0_combout ),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|nextState.s_read_2_816~combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector40~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|nextState.s_read_2_816~combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|nextState.s_read_2_816 .lut_mask = 16'hCCF0;
defparam \serialFPGA1|serialFPGA_fsm_tx1|nextState.s_read_2_816 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N1
dffeas \serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_2 (
	.clk(\i_clk~input_o ),
	.d(\serialFPGA1|serialFPGA_fsm_tx1|nextState.s_read_2_816~combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_2 .is_wysiwyg = "true";
defparam \serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N10
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|Selector0~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|Selector0~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_2~q ) # ((!\serialFPGA1|uart_top|transmitter|ready~q  & \serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ))

	.dataa(gnd),
	.datab(\serialFPGA1|uart_top|transmitter|ready~q ),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_1~q ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_2~q ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector0~0 .lut_mask = 16'hFF30;
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N20
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_send (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_send~combout  = (\serialFPGA1|serialFPGA_fsm_tx1|Selector0~0_combout  & (\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_2~q )) # (!\serialFPGA1|serialFPGA_fsm_tx1|Selector0~0_combout  & 
// ((\serialFPGA1|serialFPGA_fsm_tx1|o_send~combout )))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|currentState.s_read_2~q ),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Selector0~0_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|o_send~combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_send~combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_send .lut_mask = 16'hAFA0;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_send .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N26
cycloneive_lcell_comb \serialFPGA1|uart_top|transmitter|tx_int0~feeder (
// Equation(s):
// \serialFPGA1|uart_top|transmitter|tx_int0~feeder_combout  = \serialFPGA1|serialFPGA_fsm_tx1|o_send~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|o_send~combout ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|transmitter|tx_int0~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|tx_int0~feeder .lut_mask = 16'hFF00;
defparam \serialFPGA1|uart_top|transmitter|tx_int0~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N27
dffeas \serialFPGA1|uart_top|transmitter|tx_int0 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|transmitter|tx_int0~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|transmitter|tx_int0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|tx_int0 .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|transmitter|tx_int0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneive_lcell_comb \serialFPGA1|uart_top|transmitter|tx_int1~feeder (
// Equation(s):
// \serialFPGA1|uart_top|transmitter|tx_int1~feeder_combout  = \serialFPGA1|uart_top|transmitter|tx_int0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|uart_top|transmitter|tx_int0~q ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|transmitter|tx_int1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|tx_int1~feeder .lut_mask = 16'hFF00;
defparam \serialFPGA1|uart_top|transmitter|tx_int1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N15
dffeas \serialFPGA1|uart_top|transmitter|tx_int1 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|transmitter|tx_int1~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|transmitter|tx_int1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|tx_int1 .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|transmitter|tx_int1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
cycloneive_lcell_comb \serialFPGA1|uart_top|transmitter|tx_int2~feeder (
// Equation(s):
// \serialFPGA1|uart_top|transmitter|tx_int2~feeder_combout  = \serialFPGA1|uart_top|transmitter|tx_int1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|uart_top|transmitter|tx_int1~q ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|transmitter|tx_int2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|tx_int2~feeder .lut_mask = 16'hFF00;
defparam \serialFPGA1|uart_top|transmitter|tx_int2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N21
dffeas \serialFPGA1|uart_top|transmitter|tx_int2 (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|transmitter|tx_int2~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|transmitter|tx_int2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|tx_int2 .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|transmitter|tx_int2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneive_lcell_comb \serialFPGA1|uart_top|transmitter|tx_en~2 (
// Equation(s):
// \serialFPGA1|uart_top|transmitter|tx_en~2_combout  = (\serialFPGA1|uart_top|transmitter|tx_int2~q  & (((\serialFPGA1|uart_top|transmitter|Equal0~0_combout  & \serialFPGA1|uart_top|transmitter|tx_en~q )) # (!\serialFPGA1|uart_top|transmitter|tx_int1~q ))) 
// # (!\serialFPGA1|uart_top|transmitter|tx_int2~q  & (\serialFPGA1|uart_top|transmitter|Equal0~0_combout  & (\serialFPGA1|uart_top|transmitter|tx_en~q )))

	.dataa(\serialFPGA1|uart_top|transmitter|tx_int2~q ),
	.datab(\serialFPGA1|uart_top|transmitter|Equal0~0_combout ),
	.datac(\serialFPGA1|uart_top|transmitter|tx_en~q ),
	.datad(\serialFPGA1|uart_top|transmitter|tx_int1~q ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|transmitter|tx_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|tx_en~2 .lut_mask = 16'hC0EA;
defparam \serialFPGA1|uart_top|transmitter|tx_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N13
dffeas \serialFPGA1|uart_top|transmitter|tx_en (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|transmitter|tx_en~2_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|transmitter|tx_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|tx_en .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|transmitter|tx_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneive_lcell_comb \serialFPGA1|uart_top|transmitter|num[0]~3 (
// Equation(s):
// \serialFPGA1|uart_top|transmitter|num[0]~3_combout  = (\serialFPGA1|uart_top|speed_tx|clk_bps_r~q  & ((\serialFPGA1|uart_top|transmitter|num [0] $ (\serialFPGA1|uart_top|transmitter|tx_en~q )))) # (!\serialFPGA1|uart_top|speed_tx|clk_bps_r~q  & 
// (\serialFPGA1|uart_top|transmitter|num [0] & ((\serialFPGA1|uart_top|transmitter|Equal0~0_combout ) # (!\serialFPGA1|uart_top|transmitter|tx_en~q ))))

	.dataa(\serialFPGA1|uart_top|speed_tx|clk_bps_r~q ),
	.datab(\serialFPGA1|uart_top|transmitter|Equal0~0_combout ),
	.datac(\serialFPGA1|uart_top|transmitter|num [0]),
	.datad(\serialFPGA1|uart_top|transmitter|tx_en~q ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|transmitter|num[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|num[0]~3 .lut_mask = 16'h4AF0;
defparam \serialFPGA1|uart_top|transmitter|num[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N9
dffeas \serialFPGA1|uart_top|transmitter|num[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|transmitter|num[0]~3_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|transmitter|num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|num[0] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|transmitter|num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cycloneive_lcell_comb \serialFPGA1|uart_top|transmitter|num[3]~0 (
// Equation(s):
// \serialFPGA1|uart_top|transmitter|num[3]~0_combout  = (\serialFPGA1|uart_top|transmitter|tx_en~q  & ((\serialFPGA1|uart_top|speed_tx|clk_bps_r~q ) # (!\serialFPGA1|uart_top|transmitter|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\serialFPGA1|uart_top|transmitter|Equal0~0_combout ),
	.datac(\serialFPGA1|uart_top|speed_tx|clk_bps_r~q ),
	.datad(\serialFPGA1|uart_top|transmitter|tx_en~q ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|transmitter|num[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|num[3]~0 .lut_mask = 16'hF300;
defparam \serialFPGA1|uart_top|transmitter|num[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
cycloneive_lcell_comb \serialFPGA1|uart_top|transmitter|num[1]~2 (
// Equation(s):
// \serialFPGA1|uart_top|transmitter|num[1]~2_combout  = (\serialFPGA1|uart_top|transmitter|num[3]~0_combout  & (\serialFPGA1|uart_top|speed_tx|clk_bps_r~q  & (\serialFPGA1|uart_top|transmitter|num [0] $ (\serialFPGA1|uart_top|transmitter|num [1])))) # 
// (!\serialFPGA1|uart_top|transmitter|num[3]~0_combout  & (((\serialFPGA1|uart_top|transmitter|num [1]))))

	.dataa(\serialFPGA1|uart_top|speed_tx|clk_bps_r~q ),
	.datab(\serialFPGA1|uart_top|transmitter|num [0]),
	.datac(\serialFPGA1|uart_top|transmitter|num [1]),
	.datad(\serialFPGA1|uart_top|transmitter|num[3]~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|transmitter|num[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|num[1]~2 .lut_mask = 16'h28F0;
defparam \serialFPGA1|uart_top|transmitter|num[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N31
dffeas \serialFPGA1|uart_top|transmitter|num[1] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|transmitter|num[1]~2_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|transmitter|num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|num[1] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|transmitter|num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneive_lcell_comb \serialFPGA1|uart_top|transmitter|Add0~0 (
// Equation(s):
// \serialFPGA1|uart_top|transmitter|Add0~0_combout  = \serialFPGA1|uart_top|transmitter|num [2] $ (((\serialFPGA1|uart_top|transmitter|num [1] & \serialFPGA1|uart_top|transmitter|num [0])))

	.dataa(\serialFPGA1|uart_top|transmitter|num [1]),
	.datab(gnd),
	.datac(\serialFPGA1|uart_top|transmitter|num [0]),
	.datad(\serialFPGA1|uart_top|transmitter|num [2]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|transmitter|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|Add0~0 .lut_mask = 16'h5FA0;
defparam \serialFPGA1|uart_top|transmitter|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneive_lcell_comb \serialFPGA1|uart_top|transmitter|num[2]~1 (
// Equation(s):
// \serialFPGA1|uart_top|transmitter|num[2]~1_combout  = (\serialFPGA1|uart_top|transmitter|num[3]~0_combout  & (\serialFPGA1|uart_top|speed_tx|clk_bps_r~q  & (\serialFPGA1|uart_top|transmitter|Add0~0_combout ))) # 
// (!\serialFPGA1|uart_top|transmitter|num[3]~0_combout  & (((\serialFPGA1|uart_top|transmitter|num [2]))))

	.dataa(\serialFPGA1|uart_top|speed_tx|clk_bps_r~q ),
	.datab(\serialFPGA1|uart_top|transmitter|Add0~0_combout ),
	.datac(\serialFPGA1|uart_top|transmitter|num [2]),
	.datad(\serialFPGA1|uart_top|transmitter|num[3]~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|transmitter|num[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|num[2]~1 .lut_mask = 16'h88F0;
defparam \serialFPGA1|uart_top|transmitter|num[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N25
dffeas \serialFPGA1|uart_top|transmitter|num[2] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|transmitter|num[2]~1_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|transmitter|num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|num[2] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|transmitter|num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cycloneive_lcell_comb \serialFPGA1|uart_top|transmitter|Add0~1 (
// Equation(s):
// \serialFPGA1|uart_top|transmitter|Add0~1_combout  = \serialFPGA1|uart_top|transmitter|num [3] $ (((\serialFPGA1|uart_top|transmitter|num [0] & (\serialFPGA1|uart_top|transmitter|num [1] & \serialFPGA1|uart_top|transmitter|num [2]))))

	.dataa(\serialFPGA1|uart_top|transmitter|num [3]),
	.datab(\serialFPGA1|uart_top|transmitter|num [0]),
	.datac(\serialFPGA1|uart_top|transmitter|num [1]),
	.datad(\serialFPGA1|uart_top|transmitter|num [2]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|transmitter|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|Add0~1 .lut_mask = 16'h6AAA;
defparam \serialFPGA1|uart_top|transmitter|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cycloneive_lcell_comb \serialFPGA1|uart_top|transmitter|num[3]~4 (
// Equation(s):
// \serialFPGA1|uart_top|transmitter|num[3]~4_combout  = (\serialFPGA1|uart_top|transmitter|num[3]~0_combout  & (\serialFPGA1|uart_top|transmitter|Add0~1_combout  & (\serialFPGA1|uart_top|speed_tx|clk_bps_r~q ))) # 
// (!\serialFPGA1|uart_top|transmitter|num[3]~0_combout  & (((\serialFPGA1|uart_top|transmitter|num [3]))))

	.dataa(\serialFPGA1|uart_top|transmitter|Add0~1_combout ),
	.datab(\serialFPGA1|uart_top|speed_tx|clk_bps_r~q ),
	.datac(\serialFPGA1|uart_top|transmitter|num [3]),
	.datad(\serialFPGA1|uart_top|transmitter|num[3]~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|transmitter|num[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|num[3]~4 .lut_mask = 16'h88F0;
defparam \serialFPGA1|uart_top|transmitter|num[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N23
dffeas \serialFPGA1|uart_top|transmitter|num[3] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|transmitter|num[3]~4_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|transmitter|num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|num[3] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|transmitter|num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneive_lcell_comb \serialFPGA1|uart_top|transmitter|Equal0~0 (
// Equation(s):
// \serialFPGA1|uart_top|transmitter|Equal0~0_combout  = (((\serialFPGA1|uart_top|transmitter|num [2]) # (!\serialFPGA1|uart_top|transmitter|num [1])) # (!\serialFPGA1|uart_top|transmitter|num [0])) # (!\serialFPGA1|uart_top|transmitter|num [3])

	.dataa(\serialFPGA1|uart_top|transmitter|num [3]),
	.datab(\serialFPGA1|uart_top|transmitter|num [0]),
	.datac(\serialFPGA1|uart_top|transmitter|num [1]),
	.datad(\serialFPGA1|uart_top|transmitter|num [2]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|transmitter|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|Equal0~0 .lut_mask = 16'hFF7F;
defparam \serialFPGA1|uart_top|transmitter|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cycloneive_lcell_comb \serialFPGA1|uart_top|transmitter|bps_start_r~2 (
// Equation(s):
// \serialFPGA1|uart_top|transmitter|bps_start_r~2_combout  = (\serialFPGA1|uart_top|transmitter|tx_int1~q  & (\serialFPGA1|uart_top|transmitter|Equal0~0_combout  & (\serialFPGA1|uart_top|transmitter|bps_start_r~q ))) # 
// (!\serialFPGA1|uart_top|transmitter|tx_int1~q  & ((\serialFPGA1|uart_top|transmitter|tx_int2~q ) # ((\serialFPGA1|uart_top|transmitter|Equal0~0_combout  & \serialFPGA1|uart_top|transmitter|bps_start_r~q ))))

	.dataa(\serialFPGA1|uart_top|transmitter|tx_int1~q ),
	.datab(\serialFPGA1|uart_top|transmitter|Equal0~0_combout ),
	.datac(\serialFPGA1|uart_top|transmitter|bps_start_r~q ),
	.datad(\serialFPGA1|uart_top|transmitter|tx_int2~q ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|transmitter|bps_start_r~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|bps_start_r~2 .lut_mask = 16'hD5C0;
defparam \serialFPGA1|uart_top|transmitter|bps_start_r~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N29
dffeas \serialFPGA1|uart_top|transmitter|bps_start_r (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|transmitter|bps_start_r~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|transmitter|bps_start_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|bps_start_r .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|transmitter|bps_start_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N16
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_tx|cnt[8]~29 (
// Equation(s):
// \serialFPGA1|uart_top|speed_tx|cnt[8]~29_combout  = (\serialFPGA1|uart_top|speed_tx|cnt [8] & (\serialFPGA1|uart_top|speed_tx|cnt[7]~28  $ (GND))) # (!\serialFPGA1|uart_top|speed_tx|cnt [8] & (!\serialFPGA1|uart_top|speed_tx|cnt[7]~28  & VCC))
// \serialFPGA1|uart_top|speed_tx|cnt[8]~30  = CARRY((\serialFPGA1|uart_top|speed_tx|cnt [8] & !\serialFPGA1|uart_top|speed_tx|cnt[7]~28 ))

	.dataa(gnd),
	.datab(\serialFPGA1|uart_top|speed_tx|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|uart_top|speed_tx|cnt[7]~28 ),
	.combout(\serialFPGA1|uart_top|speed_tx|cnt[8]~29_combout ),
	.cout(\serialFPGA1|uart_top|speed_tx|cnt[8]~30 ));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|cnt[8]~29 .lut_mask = 16'hC30C;
defparam \serialFPGA1|uart_top|speed_tx|cnt[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_tx|cnt[9]~31 (
// Equation(s):
// \serialFPGA1|uart_top|speed_tx|cnt[9]~31_combout  = (\serialFPGA1|uart_top|speed_tx|cnt [9] & (!\serialFPGA1|uart_top|speed_tx|cnt[8]~30 )) # (!\serialFPGA1|uart_top|speed_tx|cnt [9] & ((\serialFPGA1|uart_top|speed_tx|cnt[8]~30 ) # (GND)))
// \serialFPGA1|uart_top|speed_tx|cnt[9]~32  = CARRY((!\serialFPGA1|uart_top|speed_tx|cnt[8]~30 ) # (!\serialFPGA1|uart_top|speed_tx|cnt [9]))

	.dataa(gnd),
	.datab(\serialFPGA1|uart_top|speed_tx|cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|uart_top|speed_tx|cnt[8]~30 ),
	.combout(\serialFPGA1|uart_top|speed_tx|cnt[9]~31_combout ),
	.cout(\serialFPGA1|uart_top|speed_tx|cnt[9]~32 ));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|cnt[9]~31 .lut_mask = 16'h3C3F;
defparam \serialFPGA1|uart_top|speed_tx|cnt[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N19
dffeas \serialFPGA1|uart_top|speed_tx|cnt[9] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|speed_tx|cnt[9]~31_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\serialFPGA1|uart_top|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|speed_tx|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|cnt[9] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|speed_tx|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N20
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_tx|cnt[10]~33 (
// Equation(s):
// \serialFPGA1|uart_top|speed_tx|cnt[10]~33_combout  = (\serialFPGA1|uart_top|speed_tx|cnt [10] & (\serialFPGA1|uart_top|speed_tx|cnt[9]~32  $ (GND))) # (!\serialFPGA1|uart_top|speed_tx|cnt [10] & (!\serialFPGA1|uart_top|speed_tx|cnt[9]~32  & VCC))
// \serialFPGA1|uart_top|speed_tx|cnt[10]~34  = CARRY((\serialFPGA1|uart_top|speed_tx|cnt [10] & !\serialFPGA1|uart_top|speed_tx|cnt[9]~32 ))

	.dataa(gnd),
	.datab(\serialFPGA1|uart_top|speed_tx|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|uart_top|speed_tx|cnt[9]~32 ),
	.combout(\serialFPGA1|uart_top|speed_tx|cnt[10]~33_combout ),
	.cout(\serialFPGA1|uart_top|speed_tx|cnt[10]~34 ));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|cnt[10]~33 .lut_mask = 16'hC30C;
defparam \serialFPGA1|uart_top|speed_tx|cnt[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N21
dffeas \serialFPGA1|uart_top|speed_tx|cnt[10] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|speed_tx|cnt[10]~33_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\serialFPGA1|uart_top|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|speed_tx|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|cnt[10] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|speed_tx|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N22
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_tx|cnt[11]~35 (
// Equation(s):
// \serialFPGA1|uart_top|speed_tx|cnt[11]~35_combout  = (\serialFPGA1|uart_top|speed_tx|cnt [11] & (!\serialFPGA1|uart_top|speed_tx|cnt[10]~34 )) # (!\serialFPGA1|uart_top|speed_tx|cnt [11] & ((\serialFPGA1|uart_top|speed_tx|cnt[10]~34 ) # (GND)))
// \serialFPGA1|uart_top|speed_tx|cnt[11]~36  = CARRY((!\serialFPGA1|uart_top|speed_tx|cnt[10]~34 ) # (!\serialFPGA1|uart_top|speed_tx|cnt [11]))

	.dataa(\serialFPGA1|uart_top|speed_tx|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|uart_top|speed_tx|cnt[10]~34 ),
	.combout(\serialFPGA1|uart_top|speed_tx|cnt[11]~35_combout ),
	.cout(\serialFPGA1|uart_top|speed_tx|cnt[11]~36 ));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|cnt[11]~35 .lut_mask = 16'h5A5F;
defparam \serialFPGA1|uart_top|speed_tx|cnt[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N23
dffeas \serialFPGA1|uart_top|speed_tx|cnt[11] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|speed_tx|cnt[11]~35_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\serialFPGA1|uart_top|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|speed_tx|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|cnt[11] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|speed_tx|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_tx|cnt[12]~37 (
// Equation(s):
// \serialFPGA1|uart_top|speed_tx|cnt[12]~37_combout  = \serialFPGA1|uart_top|speed_tx|cnt[11]~36  $ (!\serialFPGA1|uart_top|speed_tx|cnt [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|uart_top|speed_tx|cnt [12]),
	.cin(\serialFPGA1|uart_top|speed_tx|cnt[11]~36 ),
	.combout(\serialFPGA1|uart_top|speed_tx|cnt[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|cnt[12]~37 .lut_mask = 16'hF00F;
defparam \serialFPGA1|uart_top|speed_tx|cnt[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N25
dffeas \serialFPGA1|uart_top|speed_tx|cnt[12] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|speed_tx|cnt[12]~37_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\serialFPGA1|uart_top|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|speed_tx|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|cnt[12] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|speed_tx|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N12
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_tx|Equal0~2 (
// Equation(s):
// \serialFPGA1|uart_top|speed_tx|Equal0~2_combout  = (\serialFPGA1|uart_top|speed_tx|cnt [6] & !\serialFPGA1|uart_top|speed_tx|cnt [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|uart_top|speed_tx|cnt [6]),
	.datad(\serialFPGA1|uart_top|speed_tx|cnt [9]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|speed_tx|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|Equal0~2 .lut_mask = 16'h00F0;
defparam \serialFPGA1|uart_top|speed_tx|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N14
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_tx|Equal0~3 (
// Equation(s):
// \serialFPGA1|uart_top|speed_tx|Equal0~3_combout  = (\serialFPGA1|uart_top|speed_tx|cnt [10] & (!\serialFPGA1|uart_top|speed_tx|cnt [11] & (\serialFPGA1|uart_top|speed_tx|cnt [12] & \serialFPGA1|uart_top|speed_tx|Equal0~2_combout )))

	.dataa(\serialFPGA1|uart_top|speed_tx|cnt [10]),
	.datab(\serialFPGA1|uart_top|speed_tx|cnt [11]),
	.datac(\serialFPGA1|uart_top|speed_tx|cnt [12]),
	.datad(\serialFPGA1|uart_top|speed_tx|Equal0~2_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|speed_tx|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|Equal0~3 .lut_mask = 16'h2000;
defparam \serialFPGA1|uart_top|speed_tx|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_tx|process_0~0 (
// Equation(s):
// \serialFPGA1|uart_top|speed_tx|process_0~0_combout  = ((\serialFPGA1|uart_top|speed_tx|Equal0~0_combout  & (\serialFPGA1|uart_top|speed_tx|Equal0~1_combout  & \serialFPGA1|uart_top|speed_tx|Equal0~3_combout ))) # 
// (!\serialFPGA1|uart_top|transmitter|bps_start_r~q )

	.dataa(\serialFPGA1|uart_top|speed_tx|Equal0~0_combout ),
	.datab(\serialFPGA1|uart_top|speed_tx|Equal0~1_combout ),
	.datac(\serialFPGA1|uart_top|transmitter|bps_start_r~q ),
	.datad(\serialFPGA1|uart_top|speed_tx|Equal0~3_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|speed_tx|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|process_0~0 .lut_mask = 16'h8F0F;
defparam \serialFPGA1|uart_top|speed_tx|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N1
dffeas \serialFPGA1|uart_top|speed_tx|cnt[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|speed_tx|cnt[0]~13_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\serialFPGA1|uart_top|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|speed_tx|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|cnt[0] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|speed_tx|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N2
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_tx|cnt[1]~15 (
// Equation(s):
// \serialFPGA1|uart_top|speed_tx|cnt[1]~15_combout  = (\serialFPGA1|uart_top|speed_tx|cnt [1] & (!\serialFPGA1|uart_top|speed_tx|cnt[0]~14 )) # (!\serialFPGA1|uart_top|speed_tx|cnt [1] & ((\serialFPGA1|uart_top|speed_tx|cnt[0]~14 ) # (GND)))
// \serialFPGA1|uart_top|speed_tx|cnt[1]~16  = CARRY((!\serialFPGA1|uart_top|speed_tx|cnt[0]~14 ) # (!\serialFPGA1|uart_top|speed_tx|cnt [1]))

	.dataa(gnd),
	.datab(\serialFPGA1|uart_top|speed_tx|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|uart_top|speed_tx|cnt[0]~14 ),
	.combout(\serialFPGA1|uart_top|speed_tx|cnt[1]~15_combout ),
	.cout(\serialFPGA1|uart_top|speed_tx|cnt[1]~16 ));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|cnt[1]~15 .lut_mask = 16'h3C3F;
defparam \serialFPGA1|uart_top|speed_tx|cnt[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N3
dffeas \serialFPGA1|uart_top|speed_tx|cnt[1] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|speed_tx|cnt[1]~15_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\serialFPGA1|uart_top|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|speed_tx|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|cnt[1] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|speed_tx|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N4
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_tx|cnt[2]~17 (
// Equation(s):
// \serialFPGA1|uart_top|speed_tx|cnt[2]~17_combout  = (\serialFPGA1|uart_top|speed_tx|cnt [2] & (\serialFPGA1|uart_top|speed_tx|cnt[1]~16  $ (GND))) # (!\serialFPGA1|uart_top|speed_tx|cnt [2] & (!\serialFPGA1|uart_top|speed_tx|cnt[1]~16  & VCC))
// \serialFPGA1|uart_top|speed_tx|cnt[2]~18  = CARRY((\serialFPGA1|uart_top|speed_tx|cnt [2] & !\serialFPGA1|uart_top|speed_tx|cnt[1]~16 ))

	.dataa(gnd),
	.datab(\serialFPGA1|uart_top|speed_tx|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|uart_top|speed_tx|cnt[1]~16 ),
	.combout(\serialFPGA1|uart_top|speed_tx|cnt[2]~17_combout ),
	.cout(\serialFPGA1|uart_top|speed_tx|cnt[2]~18 ));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|cnt[2]~17 .lut_mask = 16'hC30C;
defparam \serialFPGA1|uart_top|speed_tx|cnt[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N5
dffeas \serialFPGA1|uart_top|speed_tx|cnt[2] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|speed_tx|cnt[2]~17_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\serialFPGA1|uart_top|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|speed_tx|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|cnt[2] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|speed_tx|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N6
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_tx|cnt[3]~19 (
// Equation(s):
// \serialFPGA1|uart_top|speed_tx|cnt[3]~19_combout  = (\serialFPGA1|uart_top|speed_tx|cnt [3] & (!\serialFPGA1|uart_top|speed_tx|cnt[2]~18 )) # (!\serialFPGA1|uart_top|speed_tx|cnt [3] & ((\serialFPGA1|uart_top|speed_tx|cnt[2]~18 ) # (GND)))
// \serialFPGA1|uart_top|speed_tx|cnt[3]~20  = CARRY((!\serialFPGA1|uart_top|speed_tx|cnt[2]~18 ) # (!\serialFPGA1|uart_top|speed_tx|cnt [3]))

	.dataa(\serialFPGA1|uart_top|speed_tx|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|uart_top|speed_tx|cnt[2]~18 ),
	.combout(\serialFPGA1|uart_top|speed_tx|cnt[3]~19_combout ),
	.cout(\serialFPGA1|uart_top|speed_tx|cnt[3]~20 ));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|cnt[3]~19 .lut_mask = 16'h5A5F;
defparam \serialFPGA1|uart_top|speed_tx|cnt[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N7
dffeas \serialFPGA1|uart_top|speed_tx|cnt[3] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|speed_tx|cnt[3]~19_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\serialFPGA1|uart_top|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|speed_tx|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|cnt[3] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|speed_tx|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N8
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_tx|cnt[4]~21 (
// Equation(s):
// \serialFPGA1|uart_top|speed_tx|cnt[4]~21_combout  = (\serialFPGA1|uart_top|speed_tx|cnt [4] & (\serialFPGA1|uart_top|speed_tx|cnt[3]~20  $ (GND))) # (!\serialFPGA1|uart_top|speed_tx|cnt [4] & (!\serialFPGA1|uart_top|speed_tx|cnt[3]~20  & VCC))
// \serialFPGA1|uart_top|speed_tx|cnt[4]~22  = CARRY((\serialFPGA1|uart_top|speed_tx|cnt [4] & !\serialFPGA1|uart_top|speed_tx|cnt[3]~20 ))

	.dataa(gnd),
	.datab(\serialFPGA1|uart_top|speed_tx|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|uart_top|speed_tx|cnt[3]~20 ),
	.combout(\serialFPGA1|uart_top|speed_tx|cnt[4]~21_combout ),
	.cout(\serialFPGA1|uart_top|speed_tx|cnt[4]~22 ));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|cnt[4]~21 .lut_mask = 16'hC30C;
defparam \serialFPGA1|uart_top|speed_tx|cnt[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N9
dffeas \serialFPGA1|uart_top|speed_tx|cnt[4] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|speed_tx|cnt[4]~21_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\serialFPGA1|uart_top|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|speed_tx|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|cnt[4] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|speed_tx|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N10
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_tx|cnt[5]~23 (
// Equation(s):
// \serialFPGA1|uart_top|speed_tx|cnt[5]~23_combout  = (\serialFPGA1|uart_top|speed_tx|cnt [5] & (!\serialFPGA1|uart_top|speed_tx|cnt[4]~22 )) # (!\serialFPGA1|uart_top|speed_tx|cnt [5] & ((\serialFPGA1|uart_top|speed_tx|cnt[4]~22 ) # (GND)))
// \serialFPGA1|uart_top|speed_tx|cnt[5]~24  = CARRY((!\serialFPGA1|uart_top|speed_tx|cnt[4]~22 ) # (!\serialFPGA1|uart_top|speed_tx|cnt [5]))

	.dataa(\serialFPGA1|uart_top|speed_tx|cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|uart_top|speed_tx|cnt[4]~22 ),
	.combout(\serialFPGA1|uart_top|speed_tx|cnt[5]~23_combout ),
	.cout(\serialFPGA1|uart_top|speed_tx|cnt[5]~24 ));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|cnt[5]~23 .lut_mask = 16'h5A5F;
defparam \serialFPGA1|uart_top|speed_tx|cnt[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N11
dffeas \serialFPGA1|uart_top|speed_tx|cnt[5] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|speed_tx|cnt[5]~23_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\serialFPGA1|uart_top|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|speed_tx|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|cnt[5] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|speed_tx|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N12
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_tx|cnt[6]~25 (
// Equation(s):
// \serialFPGA1|uart_top|speed_tx|cnt[6]~25_combout  = (\serialFPGA1|uart_top|speed_tx|cnt [6] & (\serialFPGA1|uart_top|speed_tx|cnt[5]~24  $ (GND))) # (!\serialFPGA1|uart_top|speed_tx|cnt [6] & (!\serialFPGA1|uart_top|speed_tx|cnt[5]~24  & VCC))
// \serialFPGA1|uart_top|speed_tx|cnt[6]~26  = CARRY((\serialFPGA1|uart_top|speed_tx|cnt [6] & !\serialFPGA1|uart_top|speed_tx|cnt[5]~24 ))

	.dataa(\serialFPGA1|uart_top|speed_tx|cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|uart_top|speed_tx|cnt[5]~24 ),
	.combout(\serialFPGA1|uart_top|speed_tx|cnt[6]~25_combout ),
	.cout(\serialFPGA1|uart_top|speed_tx|cnt[6]~26 ));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|cnt[6]~25 .lut_mask = 16'hA50A;
defparam \serialFPGA1|uart_top|speed_tx|cnt[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N13
dffeas \serialFPGA1|uart_top|speed_tx|cnt[6] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|speed_tx|cnt[6]~25_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\serialFPGA1|uart_top|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|speed_tx|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|cnt[6] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|speed_tx|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_tx|cnt[7]~27 (
// Equation(s):
// \serialFPGA1|uart_top|speed_tx|cnt[7]~27_combout  = (\serialFPGA1|uart_top|speed_tx|cnt [7] & (!\serialFPGA1|uart_top|speed_tx|cnt[6]~26 )) # (!\serialFPGA1|uart_top|speed_tx|cnt [7] & ((\serialFPGA1|uart_top|speed_tx|cnt[6]~26 ) # (GND)))
// \serialFPGA1|uart_top|speed_tx|cnt[7]~28  = CARRY((!\serialFPGA1|uart_top|speed_tx|cnt[6]~26 ) # (!\serialFPGA1|uart_top|speed_tx|cnt [7]))

	.dataa(gnd),
	.datab(\serialFPGA1|uart_top|speed_tx|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialFPGA1|uart_top|speed_tx|cnt[6]~26 ),
	.combout(\serialFPGA1|uart_top|speed_tx|cnt[7]~27_combout ),
	.cout(\serialFPGA1|uart_top|speed_tx|cnt[7]~28 ));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|cnt[7]~27 .lut_mask = 16'h3C3F;
defparam \serialFPGA1|uart_top|speed_tx|cnt[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N15
dffeas \serialFPGA1|uart_top|speed_tx|cnt[7] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|speed_tx|cnt[7]~27_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\serialFPGA1|uart_top|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|speed_tx|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|cnt[7] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|speed_tx|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N17
dffeas \serialFPGA1|uart_top|speed_tx|cnt[8] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|speed_tx|cnt[8]~29_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\serialFPGA1|uart_top|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|speed_tx|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|cnt[8] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|speed_tx|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N26
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_tx|Equal0~0 (
// Equation(s):
// \serialFPGA1|uart_top|speed_tx|Equal0~0_combout  = (!\serialFPGA1|uart_top|speed_tx|cnt [8] & (\serialFPGA1|uart_top|speed_tx|cnt [1] & (!\serialFPGA1|uart_top|speed_tx|cnt [7] & \serialFPGA1|uart_top|speed_tx|cnt [0])))

	.dataa(\serialFPGA1|uart_top|speed_tx|cnt [8]),
	.datab(\serialFPGA1|uart_top|speed_tx|cnt [1]),
	.datac(\serialFPGA1|uart_top|speed_tx|cnt [7]),
	.datad(\serialFPGA1|uart_top|speed_tx|cnt [0]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|speed_tx|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|Equal0~0 .lut_mask = 16'h0400;
defparam \serialFPGA1|uart_top|speed_tx|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N28
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_tx|process_1~1 (
// Equation(s):
// \serialFPGA1|uart_top|speed_tx|process_1~1_combout  = (!\serialFPGA1|uart_top|speed_tx|cnt [10] & (!\serialFPGA1|uart_top|speed_tx|cnt [6] & (\serialFPGA1|uart_top|speed_tx|cnt [5] & \serialFPGA1|uart_top|speed_tx|cnt [9])))

	.dataa(\serialFPGA1|uart_top|speed_tx|cnt [10]),
	.datab(\serialFPGA1|uart_top|speed_tx|cnt [6]),
	.datac(\serialFPGA1|uart_top|speed_tx|cnt [5]),
	.datad(\serialFPGA1|uart_top|speed_tx|cnt [9]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|speed_tx|process_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|process_1~1 .lut_mask = 16'h1000;
defparam \serialFPGA1|uart_top|speed_tx|process_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N30
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_tx|process_1~2 (
// Equation(s):
// \serialFPGA1|uart_top|speed_tx|process_1~2_combout  = (\serialFPGA1|uart_top|speed_tx|cnt [11] & !\serialFPGA1|uart_top|speed_tx|cnt [12])

	.dataa(gnd),
	.datab(\serialFPGA1|uart_top|speed_tx|cnt [11]),
	.datac(gnd),
	.datad(\serialFPGA1|uart_top|speed_tx|cnt [12]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|speed_tx|process_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|process_1~2 .lut_mask = 16'h00CC;
defparam \serialFPGA1|uart_top|speed_tx|process_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N18
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_tx|process_1~0 (
// Equation(s):
// \serialFPGA1|uart_top|speed_tx|process_1~0_combout  = (!\serialFPGA1|uart_top|speed_tx|cnt [2] & (\serialFPGA1|uart_top|speed_tx|cnt [3] & (!\serialFPGA1|uart_top|speed_tx|cnt [4] & \serialFPGA1|uart_top|transmitter|bps_start_r~q )))

	.dataa(\serialFPGA1|uart_top|speed_tx|cnt [2]),
	.datab(\serialFPGA1|uart_top|speed_tx|cnt [3]),
	.datac(\serialFPGA1|uart_top|speed_tx|cnt [4]),
	.datad(\serialFPGA1|uart_top|transmitter|bps_start_r~q ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|speed_tx|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|process_1~0 .lut_mask = 16'h0400;
defparam \serialFPGA1|uart_top|speed_tx|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N24
cycloneive_lcell_comb \serialFPGA1|uart_top|speed_tx|process_1~3 (
// Equation(s):
// \serialFPGA1|uart_top|speed_tx|process_1~3_combout  = (\serialFPGA1|uart_top|speed_tx|Equal0~0_combout  & (\serialFPGA1|uart_top|speed_tx|process_1~1_combout  & (\serialFPGA1|uart_top|speed_tx|process_1~2_combout  & 
// \serialFPGA1|uart_top|speed_tx|process_1~0_combout )))

	.dataa(\serialFPGA1|uart_top|speed_tx|Equal0~0_combout ),
	.datab(\serialFPGA1|uart_top|speed_tx|process_1~1_combout ),
	.datac(\serialFPGA1|uart_top|speed_tx|process_1~2_combout ),
	.datad(\serialFPGA1|uart_top|speed_tx|process_1~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|speed_tx|process_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|process_1~3 .lut_mask = 16'h8000;
defparam \serialFPGA1|uart_top|speed_tx|process_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N25
dffeas \serialFPGA1|uart_top|speed_tx|clk_bps_r (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|speed_tx|process_1~3_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|speed_tx|clk_bps_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|speed_tx|clk_bps_r .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|speed_tx|clk_bps_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data[2] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [2] = (GLOBAL(\serialFPGA1|serialFPGA_fsm_rx1|Selector0~0clkctrl_outclk ) & (\serialFPGA1|uart_top|receiver|rx_data_r [2])) # (!GLOBAL(\serialFPGA1|serialFPGA_fsm_rx1|Selector0~0clkctrl_outclk ) & 
// ((\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [2])))

	.dataa(\serialFPGA1|uart_top|receiver|rx_data_r [2]),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [2]),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Selector0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [2]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data[2] .lut_mask = 16'hAACC;
defparam \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneive_lcell_comb \sreg_msg|reg_data[2]~feeder (
// Equation(s):
// \sreg_msg|reg_data[2]~feeder_combout  = \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[2]~feeder .lut_mask = 16'hF0F0;
defparam \sreg_msg|reg_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneive_lcell_comb \demux_en|Equal2~0 (
// Equation(s):
// \demux_en|Equal2~0_combout  = (!\serialFPGA1|uart_top|receiver|rx_int_i~q  & \serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q )

	.dataa(\serialFPGA1|uart_top|receiver|rx_int_i~q ),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|currentState.s_reading1~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\demux_en|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \demux_en|Equal2~0 .lut_mask = 16'h4444;
defparam \demux_en|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneive_lcell_comb \demux_en|Equal2~1 (
// Equation(s):
// \demux_en|Equal2~1_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|Equal2~0_combout  & (\demux_en|Equal2~0_combout  & (\serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel [0] & !\serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel [1])))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|Equal2~0_combout ),
	.datab(\demux_en|Equal2~0_combout ),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel [0]),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel [1]),
	.cin(gnd),
	.combout(\demux_en|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \demux_en|Equal2~1 .lut_mask = 16'h0080;
defparam \demux_en|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N17
dffeas \sreg_msg|reg_data[2] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[2] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneive_lcell_comb \sreg_msg|reg_data[10]~feeder (
// Equation(s):
// \sreg_msg|reg_data[10]~feeder_combout  = \sreg_msg|reg_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_msg|reg_data [2]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[10]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N13
dffeas \sreg_msg|reg_data[10] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[10] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N10
cycloneive_lcell_comb \xtea_engine1|fsm|operation~1 (
// Equation(s):
// \xtea_engine1|fsm|operation~1_combout  = (\serialFPGA1|serialFPGA_fsm_rx1|currentState.init~q  & !\xtea_engine1|fsm|currentState.s_waiting~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|currentState.init~q ),
	.datad(\xtea_engine1|fsm|currentState.s_waiting~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|operation~1_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|operation~1 .lut_mask = 16'h00F0;
defparam \xtea_engine1|fsm|operation~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \xtea_engine1|fsm|operation~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\xtea_engine1|fsm|operation~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\xtea_engine1|fsm|operation~1clkctrl_outclk ));
// synopsys translate_off
defparam \xtea_engine1|fsm|operation~1clkctrl .clock_type = "global clock";
defparam \xtea_engine1|fsm|operation~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
cycloneive_lcell_comb \xtea_engine1|fsm|sel_v0 (
// Equation(s):
// \xtea_engine1|fsm|sel_v0~combout  = (GLOBAL(\xtea_engine1|fsm|operation~1clkctrl_outclk ) & ((\xtea_engine1|fsm|currentState.s_load~q ))) # (!GLOBAL(\xtea_engine1|fsm|operation~1clkctrl_outclk ) & (\xtea_engine1|fsm|sel_v0~combout ))

	.dataa(\xtea_engine1|fsm|sel_v0~combout ),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|currentState.s_load~q ),
	.datad(\xtea_engine1|fsm|operation~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|sel_v0~combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|sel_v0 .lut_mask = 16'hF0AA;
defparam \xtea_engine1|fsm|sel_v0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneive_lcell_comb \sreg_msg|reg_data[18]~feeder (
// Equation(s):
// \sreg_msg|reg_data[18]~feeder_combout  = \sreg_msg|reg_data [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_msg|reg_data [10]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[18]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N23
dffeas \sreg_msg|reg_data[18] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[18] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N19
dffeas \sreg_msg|reg_data[26] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_msg|reg_data [18]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[26] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cycloneive_lcell_comb \sreg_msg|reg_data[34]~feeder (
// Equation(s):
// \sreg_msg|reg_data[34]~feeder_combout  = \sreg_msg|reg_data [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_msg|reg_data [26]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[34]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N1
dffeas \sreg_msg|reg_data[34] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [34]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[34] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cycloneive_lcell_comb \sreg_msg|reg_data[42]~feeder (
// Equation(s):
// \sreg_msg|reg_data[42]~feeder_combout  = \sreg_msg|reg_data [34]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_msg|reg_data [34]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[42]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N31
dffeas \sreg_msg|reg_data[42] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [42]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[42] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
cycloneive_lcell_comb \xtea_engine1|v0_mux|o_data[10]~17 (
// Equation(s):
// \xtea_engine1|v0_mux|o_data[10]~17_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [42])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~36_combout )))

	.dataa(\sreg_msg|reg_data [42]),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|sel_v0~combout ),
	.datad(\xtea_engine1|Add4~36_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v0_mux|o_data[10]~17_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v0_mux|o_data[10]~17 .lut_mask = 16'hAFA0;
defparam \xtea_engine1|v0_mux|o_data[10]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \xtea_engine1|fsm|WideOr5 (
// Equation(s):
// \xtea_engine1|fsm|WideOr5~combout  = (\xtea_engine1|fsm|currentState.s_op_1~q ) # ((\xtea_engine1|fsm|currentState.s_sum~q ) # ((\xtea_engine1|fsm|currentState.s_op_done~q ) # (\xtea_engine1|fsm|currentState.s_done~q )))

	.dataa(\xtea_engine1|fsm|currentState.s_op_1~q ),
	.datab(\xtea_engine1|fsm|currentState.s_sum~q ),
	.datac(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.datad(\xtea_engine1|fsm|currentState.s_done~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|WideOr5~combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|WideOr5 .lut_mask = 16'hFFFE;
defparam \xtea_engine1|fsm|WideOr5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneive_lcell_comb \xtea_engine1|fsm|en_v0 (
// Equation(s):
// \xtea_engine1|fsm|en_v0~combout  = (GLOBAL(\xtea_engine1|fsm|operation~1clkctrl_outclk ) & ((!\xtea_engine1|fsm|WideOr5~combout ))) # (!GLOBAL(\xtea_engine1|fsm|operation~1clkctrl_outclk ) & (\xtea_engine1|fsm|en_v0~combout ))

	.dataa(\xtea_engine1|fsm|en_v0~combout ),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|WideOr5~combout ),
	.datad(\xtea_engine1|fsm|operation~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|en_v0~combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|en_v0 .lut_mask = 16'h0FAA;
defparam \xtea_engine1|fsm|en_v0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N31
dffeas \xtea_engine1|v0_reg|output[10] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v0_mux|o_data[10]~17_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v0_reg|output [10]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v0_reg|output[10] .is_wysiwyg = "true";
defparam \xtea_engine1|v0_reg|output[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneive_lcell_comb \xtea_engine1|fsm|operation (
// Equation(s):
// \xtea_engine1|fsm|operation~combout  = (GLOBAL(\xtea_engine1|fsm|operation~1clkctrl_outclk ) & (\xtea_engine1|fsm|currentState.s_op_1~q )) # (!GLOBAL(\xtea_engine1|fsm|operation~1clkctrl_outclk ) & ((\xtea_engine1|fsm|operation~combout )))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|currentState.s_op_1~q ),
	.datac(\xtea_engine1|fsm|operation~combout ),
	.datad(\xtea_engine1|fsm|operation~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|operation~combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|operation .lut_mask = 16'hCCF0;
defparam \xtea_engine1|fsm|operation .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneive_lcell_comb \xtea_engine1|op_mux|o_data[10]~6 (
// Equation(s):
// \xtea_engine1|op_mux|o_data[10]~6_combout  = (\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [10]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [10]))

	.dataa(gnd),
	.datab(\xtea_engine1|v1_reg|output [10]),
	.datac(\xtea_engine1|v0_reg|output [10]),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux|o_data[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux|o_data[10]~6 .lut_mask = 16'hF0CC;
defparam \xtea_engine1|op_mux|o_data[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data[7] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [7] = (GLOBAL(\serialFPGA1|serialFPGA_fsm_rx1|Selector0~0clkctrl_outclk ) & (\serialFPGA1|uart_top|receiver|rx_data_r [7])) # (!GLOBAL(\serialFPGA1|serialFPGA_fsm_rx1|Selector0~0clkctrl_outclk ) & 
// ((\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [7])))

	.dataa(\serialFPGA1|uart_top|receiver|rx_data_r [7]),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|Selector0~0clkctrl_outclk ),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [7]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [7]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data[7] .lut_mask = 16'hAFA0;
defparam \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneive_lcell_comb \sreg_msg|reg_data[7]~feeder (
// Equation(s):
// \sreg_msg|reg_data[7]~feeder_combout  = \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [7]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[7]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N5
dffeas \sreg_msg|reg_data[7] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[7] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneive_lcell_comb \sreg_msg|reg_data[15]~feeder (
// Equation(s):
// \sreg_msg|reg_data[15]~feeder_combout  = \sreg_msg|reg_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sreg_msg|reg_data [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[15]~feeder .lut_mask = 16'hF0F0;
defparam \sreg_msg|reg_data[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N17
dffeas \sreg_msg|reg_data[15] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[15] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cycloneive_lcell_comb \sreg_msg|reg_data[23]~feeder (
// Equation(s):
// \sreg_msg|reg_data[23]~feeder_combout  = \sreg_msg|reg_data [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_msg|reg_data [15]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[23]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N7
dffeas \sreg_msg|reg_data[23] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[23] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneive_lcell_comb \sreg_msg|reg_data[31]~feeder (
// Equation(s):
// \sreg_msg|reg_data[31]~feeder_combout  = \sreg_msg|reg_data [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_msg|reg_data [23]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[31]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N25
dffeas \sreg_msg|reg_data[31] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[31] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneive_lcell_comb \sreg_msg|reg_data[39]~feeder (
// Equation(s):
// \sreg_msg|reg_data[39]~feeder_combout  = \sreg_msg|reg_data [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_msg|reg_data [31]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[39]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N5
dffeas \sreg_msg|reg_data[39] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [39]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[39] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N11
dffeas \sreg_msg|reg_data[47] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_msg|reg_data [39]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [47]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[47] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneive_lcell_comb \xtea_engine1|sum_reg|output[0]~32 (
// Equation(s):
// \xtea_engine1|sum_reg|output[0]~32_combout  = \xtea_engine1|sum_reg|output [0] $ (VCC)
// \xtea_engine1|sum_reg|output[0]~33  = CARRY(\xtea_engine1|sum_reg|output [0])

	.dataa(gnd),
	.datab(\xtea_engine1|sum_reg|output [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\xtea_engine1|sum_reg|output[0]~32_combout ),
	.cout(\xtea_engine1|sum_reg|output[0]~33 ));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[0]~32 .lut_mask = 16'h33CC;
defparam \xtea_engine1|sum_reg|output[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneive_lcell_comb \xtea_engine1|fsm|WideOr7 (
// Equation(s):
// \xtea_engine1|fsm|WideOr7~combout  = (\xtea_engine1|fsm|currentState.s_done~q ) # ((\xtea_engine1|fsm|currentState.s_op_done~q ) # ((\xtea_engine1|fsm|currentState.s_op_1~q ) # (\xtea_engine1|fsm|currentState.s_op_0~q )))

	.dataa(\xtea_engine1|fsm|currentState.s_done~q ),
	.datab(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.datac(\xtea_engine1|fsm|currentState.s_op_1~q ),
	.datad(\xtea_engine1|fsm|currentState.s_op_0~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|WideOr7~combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|WideOr7 .lut_mask = 16'hFFFE;
defparam \xtea_engine1|fsm|WideOr7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \xtea_engine1|fsm|en_sum (
// Equation(s):
// \xtea_engine1|fsm|en_sum~combout  = (GLOBAL(\xtea_engine1|fsm|operation~1clkctrl_outclk ) & ((!\xtea_engine1|fsm|WideOr7~combout ))) # (!GLOBAL(\xtea_engine1|fsm|operation~1clkctrl_outclk ) & (\xtea_engine1|fsm|en_sum~combout ))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|en_sum~combout ),
	.datac(\xtea_engine1|fsm|WideOr7~combout ),
	.datad(\xtea_engine1|fsm|operation~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|en_sum~combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|en_sum .lut_mask = 16'h0FCC;
defparam \xtea_engine1|fsm|en_sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N1
dffeas \xtea_engine1|sum_reg|output[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|sum_reg|output[0]~32_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xtea_engine1|fsm|sel_v0~combout ),
	.ena(\xtea_engine1|fsm|en_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|sum_reg|output [0]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[0] .is_wysiwyg = "true";
defparam \xtea_engine1|sum_reg|output[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneive_lcell_comb \xtea_engine1|sum_reg|output[1]~34 (
// Equation(s):
// \xtea_engine1|sum_reg|output[1]~34_combout  = (\sreg_ende|reg_data [0] & ((\xtea_engine1|sum_reg|output [1] & (!\xtea_engine1|sum_reg|output[0]~33 )) # (!\xtea_engine1|sum_reg|output [1] & ((\xtea_engine1|sum_reg|output[0]~33 ) # (GND))))) # 
// (!\sreg_ende|reg_data [0] & ((\xtea_engine1|sum_reg|output [1] & (\xtea_engine1|sum_reg|output[0]~33  & VCC)) # (!\xtea_engine1|sum_reg|output [1] & (!\xtea_engine1|sum_reg|output[0]~33 ))))
// \xtea_engine1|sum_reg|output[1]~35  = CARRY((\sreg_ende|reg_data [0] & ((!\xtea_engine1|sum_reg|output[0]~33 ) # (!\xtea_engine1|sum_reg|output [1]))) # (!\sreg_ende|reg_data [0] & (!\xtea_engine1|sum_reg|output [1] & !\xtea_engine1|sum_reg|output[0]~33 
// )))

	.dataa(\sreg_ende|reg_data [0]),
	.datab(\xtea_engine1|sum_reg|output [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|sum_reg|output[0]~33 ),
	.combout(\xtea_engine1|sum_reg|output[1]~34_combout ),
	.cout(\xtea_engine1|sum_reg|output[1]~35 ));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[1]~34 .lut_mask = 16'h692B;
defparam \xtea_engine1|sum_reg|output[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N3
dffeas \xtea_engine1|sum_reg|output[1] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|sum_reg|output[1]~34_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xtea_engine1|fsm|sel_v0~combout ),
	.ena(\xtea_engine1|fsm|en_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|sum_reg|output [1]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[1] .is_wysiwyg = "true";
defparam \xtea_engine1|sum_reg|output[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cycloneive_lcell_comb \xtea_engine1|sum_reg|output[2]~36 (
// Equation(s):
// \xtea_engine1|sum_reg|output[2]~36_combout  = ((\sreg_ende|reg_data [0] $ (\xtea_engine1|sum_reg|output [2] $ (\xtea_engine1|sum_reg|output[1]~35 )))) # (GND)
// \xtea_engine1|sum_reg|output[2]~37  = CARRY((\sreg_ende|reg_data [0] & (\xtea_engine1|sum_reg|output [2] & !\xtea_engine1|sum_reg|output[1]~35 )) # (!\sreg_ende|reg_data [0] & ((\xtea_engine1|sum_reg|output [2]) # (!\xtea_engine1|sum_reg|output[1]~35 ))))

	.dataa(\sreg_ende|reg_data [0]),
	.datab(\xtea_engine1|sum_reg|output [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|sum_reg|output[1]~35 ),
	.combout(\xtea_engine1|sum_reg|output[2]~36_combout ),
	.cout(\xtea_engine1|sum_reg|output[2]~37 ));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[2]~36 .lut_mask = 16'h964D;
defparam \xtea_engine1|sum_reg|output[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N5
dffeas \xtea_engine1|sum_reg|output[2] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|sum_reg|output[2]~36_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xtea_engine1|fsm|sel_v0~combout ),
	.ena(\xtea_engine1|fsm|en_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|sum_reg|output [2]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[2] .is_wysiwyg = "true";
defparam \xtea_engine1|sum_reg|output[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneive_lcell_comb \xtea_engine1|sum_reg|output[3]~38 (
// Equation(s):
// \xtea_engine1|sum_reg|output[3]~38_combout  = (\sreg_ende|reg_data [0] & ((\xtea_engine1|sum_reg|output [3] & (\xtea_engine1|sum_reg|output[2]~37  & VCC)) # (!\xtea_engine1|sum_reg|output [3] & (!\xtea_engine1|sum_reg|output[2]~37 )))) # 
// (!\sreg_ende|reg_data [0] & ((\xtea_engine1|sum_reg|output [3] & (!\xtea_engine1|sum_reg|output[2]~37 )) # (!\xtea_engine1|sum_reg|output [3] & ((\xtea_engine1|sum_reg|output[2]~37 ) # (GND)))))
// \xtea_engine1|sum_reg|output[3]~39  = CARRY((\sreg_ende|reg_data [0] & (!\xtea_engine1|sum_reg|output [3] & !\xtea_engine1|sum_reg|output[2]~37 )) # (!\sreg_ende|reg_data [0] & ((!\xtea_engine1|sum_reg|output[2]~37 ) # (!\xtea_engine1|sum_reg|output 
// [3]))))

	.dataa(\sreg_ende|reg_data [0]),
	.datab(\xtea_engine1|sum_reg|output [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|sum_reg|output[2]~37 ),
	.combout(\xtea_engine1|sum_reg|output[3]~38_combout ),
	.cout(\xtea_engine1|sum_reg|output[3]~39 ));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[3]~38 .lut_mask = 16'h9617;
defparam \xtea_engine1|sum_reg|output[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N7
dffeas \xtea_engine1|sum_reg|output[3] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|sum_reg|output[3]~38_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xtea_engine1|fsm|sel_v0~combout ),
	.ena(\xtea_engine1|fsm|en_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|sum_reg|output [3]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[3] .is_wysiwyg = "true";
defparam \xtea_engine1|sum_reg|output[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneive_lcell_comb \xtea_engine1|sum_reg|output[4]~40 (
// Equation(s):
// \xtea_engine1|sum_reg|output[4]~40_combout  = ((\sreg_ende|reg_data [0] $ (\xtea_engine1|sum_reg|output [4] $ (!\xtea_engine1|sum_reg|output[3]~39 )))) # (GND)
// \xtea_engine1|sum_reg|output[4]~41  = CARRY((\sreg_ende|reg_data [0] & ((\xtea_engine1|sum_reg|output [4]) # (!\xtea_engine1|sum_reg|output[3]~39 ))) # (!\sreg_ende|reg_data [0] & (\xtea_engine1|sum_reg|output [4] & !\xtea_engine1|sum_reg|output[3]~39 )))

	.dataa(\sreg_ende|reg_data [0]),
	.datab(\xtea_engine1|sum_reg|output [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|sum_reg|output[3]~39 ),
	.combout(\xtea_engine1|sum_reg|output[4]~40_combout ),
	.cout(\xtea_engine1|sum_reg|output[4]~41 ));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[4]~40 .lut_mask = 16'h698E;
defparam \xtea_engine1|sum_reg|output[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N9
dffeas \xtea_engine1|sum_reg|output[4] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|sum_reg|output[4]~40_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xtea_engine1|fsm|sel_v0~combout ),
	.ena(\xtea_engine1|fsm|en_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|sum_reg|output [4]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[4] .is_wysiwyg = "true";
defparam \xtea_engine1|sum_reg|output[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneive_lcell_comb \xtea_engine1|sum_reg|output[5]~42 (
// Equation(s):
// \xtea_engine1|sum_reg|output[5]~42_combout  = (\sreg_ende|reg_data [0] & ((\xtea_engine1|sum_reg|output [5] & (\xtea_engine1|sum_reg|output[4]~41  & VCC)) # (!\xtea_engine1|sum_reg|output [5] & (!\xtea_engine1|sum_reg|output[4]~41 )))) # 
// (!\sreg_ende|reg_data [0] & ((\xtea_engine1|sum_reg|output [5] & (!\xtea_engine1|sum_reg|output[4]~41 )) # (!\xtea_engine1|sum_reg|output [5] & ((\xtea_engine1|sum_reg|output[4]~41 ) # (GND)))))
// \xtea_engine1|sum_reg|output[5]~43  = CARRY((\sreg_ende|reg_data [0] & (!\xtea_engine1|sum_reg|output [5] & !\xtea_engine1|sum_reg|output[4]~41 )) # (!\sreg_ende|reg_data [0] & ((!\xtea_engine1|sum_reg|output[4]~41 ) # (!\xtea_engine1|sum_reg|output 
// [5]))))

	.dataa(\sreg_ende|reg_data [0]),
	.datab(\xtea_engine1|sum_reg|output [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|sum_reg|output[4]~41 ),
	.combout(\xtea_engine1|sum_reg|output[5]~42_combout ),
	.cout(\xtea_engine1|sum_reg|output[5]~43 ));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[5]~42 .lut_mask = 16'h9617;
defparam \xtea_engine1|sum_reg|output[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
cycloneive_lcell_comb \sreg_ende|reg_data[0]~_wirecell (
// Equation(s):
// \sreg_ende|reg_data[0]~_wirecell_combout  = !\sreg_ende|reg_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sreg_ende|reg_data [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sreg_ende|reg_data[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_ende|reg_data[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \sreg_ende|reg_data[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N11
dffeas \xtea_engine1|sum_reg|output[5] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|sum_reg|output[5]~42_combout ),
	.asdata(\sreg_ende|reg_data[0]~_wirecell_combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xtea_engine1|fsm|sel_v0~combout ),
	.ena(\xtea_engine1|fsm|en_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|sum_reg|output [5]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[5] .is_wysiwyg = "true";
defparam \xtea_engine1|sum_reg|output[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneive_lcell_comb \xtea_engine1|sum_reg|output[6]~44 (
// Equation(s):
// \xtea_engine1|sum_reg|output[6]~44_combout  = ((\sreg_ende|reg_data [0] $ (\xtea_engine1|sum_reg|output [6] $ (\xtea_engine1|sum_reg|output[5]~43 )))) # (GND)
// \xtea_engine1|sum_reg|output[6]~45  = CARRY((\sreg_ende|reg_data [0] & (\xtea_engine1|sum_reg|output [6] & !\xtea_engine1|sum_reg|output[5]~43 )) # (!\sreg_ende|reg_data [0] & ((\xtea_engine1|sum_reg|output [6]) # (!\xtea_engine1|sum_reg|output[5]~43 ))))

	.dataa(\sreg_ende|reg_data [0]),
	.datab(\xtea_engine1|sum_reg|output [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|sum_reg|output[5]~43 ),
	.combout(\xtea_engine1|sum_reg|output[6]~44_combout ),
	.cout(\xtea_engine1|sum_reg|output[6]~45 ));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[6]~44 .lut_mask = 16'h964D;
defparam \xtea_engine1|sum_reg|output[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N13
dffeas \xtea_engine1|sum_reg|output[6] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|sum_reg|output[6]~44_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xtea_engine1|fsm|sel_v0~combout ),
	.ena(\xtea_engine1|fsm|en_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|sum_reg|output [6]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[6] .is_wysiwyg = "true";
defparam \xtea_engine1|sum_reg|output[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneive_lcell_comb \xtea_engine1|sum_reg|output[7]~46 (
// Equation(s):
// \xtea_engine1|sum_reg|output[7]~46_combout  = (\sreg_ende|reg_data [0] & ((\xtea_engine1|sum_reg|output [7] & (\xtea_engine1|sum_reg|output[6]~45  & VCC)) # (!\xtea_engine1|sum_reg|output [7] & (!\xtea_engine1|sum_reg|output[6]~45 )))) # 
// (!\sreg_ende|reg_data [0] & ((\xtea_engine1|sum_reg|output [7] & (!\xtea_engine1|sum_reg|output[6]~45 )) # (!\xtea_engine1|sum_reg|output [7] & ((\xtea_engine1|sum_reg|output[6]~45 ) # (GND)))))
// \xtea_engine1|sum_reg|output[7]~47  = CARRY((\sreg_ende|reg_data [0] & (!\xtea_engine1|sum_reg|output [7] & !\xtea_engine1|sum_reg|output[6]~45 )) # (!\sreg_ende|reg_data [0] & ((!\xtea_engine1|sum_reg|output[6]~45 ) # (!\xtea_engine1|sum_reg|output 
// [7]))))

	.dataa(\sreg_ende|reg_data [0]),
	.datab(\xtea_engine1|sum_reg|output [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|sum_reg|output[6]~45 ),
	.combout(\xtea_engine1|sum_reg|output[7]~46_combout ),
	.cout(\xtea_engine1|sum_reg|output[7]~47 ));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[7]~46 .lut_mask = 16'h9617;
defparam \xtea_engine1|sum_reg|output[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N15
dffeas \xtea_engine1|sum_reg|output[7] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|sum_reg|output[7]~46_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xtea_engine1|fsm|sel_v0~combout ),
	.ena(\xtea_engine1|fsm|en_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|sum_reg|output [7]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[7] .is_wysiwyg = "true";
defparam \xtea_engine1|sum_reg|output[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneive_lcell_comb \xtea_engine1|sum_reg|output[8]~48 (
// Equation(s):
// \xtea_engine1|sum_reg|output[8]~48_combout  = ((\sreg_ende|reg_data [0] $ (\xtea_engine1|sum_reg|output [8] $ (!\xtea_engine1|sum_reg|output[7]~47 )))) # (GND)
// \xtea_engine1|sum_reg|output[8]~49  = CARRY((\sreg_ende|reg_data [0] & ((\xtea_engine1|sum_reg|output [8]) # (!\xtea_engine1|sum_reg|output[7]~47 ))) # (!\sreg_ende|reg_data [0] & (\xtea_engine1|sum_reg|output [8] & !\xtea_engine1|sum_reg|output[7]~47 )))

	.dataa(\sreg_ende|reg_data [0]),
	.datab(\xtea_engine1|sum_reg|output [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|sum_reg|output[7]~47 ),
	.combout(\xtea_engine1|sum_reg|output[8]~48_combout ),
	.cout(\xtea_engine1|sum_reg|output[8]~49 ));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[8]~48 .lut_mask = 16'h698E;
defparam \xtea_engine1|sum_reg|output[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N17
dffeas \xtea_engine1|sum_reg|output[8] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|sum_reg|output[8]~48_combout ),
	.asdata(\sreg_ende|reg_data[0]~_wirecell_combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xtea_engine1|fsm|sel_v0~combout ),
	.ena(\xtea_engine1|fsm|en_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|sum_reg|output [8]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[8] .is_wysiwyg = "true";
defparam \xtea_engine1|sum_reg|output[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneive_lcell_comb \xtea_engine1|sum_reg|output[9]~50 (
// Equation(s):
// \xtea_engine1|sum_reg|output[9]~50_combout  = (\xtea_engine1|sum_reg|output [9] & ((\sreg_ende|reg_data [0] & (!\xtea_engine1|sum_reg|output[8]~49 )) # (!\sreg_ende|reg_data [0] & (\xtea_engine1|sum_reg|output[8]~49  & VCC)))) # 
// (!\xtea_engine1|sum_reg|output [9] & ((\sreg_ende|reg_data [0] & ((\xtea_engine1|sum_reg|output[8]~49 ) # (GND))) # (!\sreg_ende|reg_data [0] & (!\xtea_engine1|sum_reg|output[8]~49 ))))
// \xtea_engine1|sum_reg|output[9]~51  = CARRY((\xtea_engine1|sum_reg|output [9] & (\sreg_ende|reg_data [0] & !\xtea_engine1|sum_reg|output[8]~49 )) # (!\xtea_engine1|sum_reg|output [9] & ((\sreg_ende|reg_data [0]) # (!\xtea_engine1|sum_reg|output[8]~49 ))))

	.dataa(\xtea_engine1|sum_reg|output [9]),
	.datab(\sreg_ende|reg_data [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|sum_reg|output[8]~49 ),
	.combout(\xtea_engine1|sum_reg|output[9]~50_combout ),
	.cout(\xtea_engine1|sum_reg|output[9]~51 ));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[9]~50 .lut_mask = 16'h694D;
defparam \xtea_engine1|sum_reg|output[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N19
dffeas \xtea_engine1|sum_reg|output[9] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|sum_reg|output[9]~50_combout ),
	.asdata(\sreg_ende|reg_data[0]~_wirecell_combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xtea_engine1|fsm|sel_v0~combout ),
	.ena(\xtea_engine1|fsm|en_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|sum_reg|output [9]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[9] .is_wysiwyg = "true";
defparam \xtea_engine1|sum_reg|output[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneive_lcell_comb \xtea_engine1|sum_reg|output[10]~52 (
// Equation(s):
// \xtea_engine1|sum_reg|output[10]~52_combout  = ((\xtea_engine1|sum_reg|output [10] $ (\sreg_ende|reg_data [0] $ (\xtea_engine1|sum_reg|output[9]~51 )))) # (GND)
// \xtea_engine1|sum_reg|output[10]~53  = CARRY((\xtea_engine1|sum_reg|output [10] & ((!\xtea_engine1|sum_reg|output[9]~51 ) # (!\sreg_ende|reg_data [0]))) # (!\xtea_engine1|sum_reg|output [10] & (!\sreg_ende|reg_data [0] & 
// !\xtea_engine1|sum_reg|output[9]~51 )))

	.dataa(\xtea_engine1|sum_reg|output [10]),
	.datab(\sreg_ende|reg_data [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|sum_reg|output[9]~51 ),
	.combout(\xtea_engine1|sum_reg|output[10]~52_combout ),
	.cout(\xtea_engine1|sum_reg|output[10]~53 ));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[10]~52 .lut_mask = 16'h962B;
defparam \xtea_engine1|sum_reg|output[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N21
dffeas \xtea_engine1|sum_reg|output[10] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|sum_reg|output[10]~52_combout ),
	.asdata(\sreg_ende|reg_data[0]~_wirecell_combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xtea_engine1|fsm|sel_v0~combout ),
	.ena(\xtea_engine1|fsm|en_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|sum_reg|output [10]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[10] .is_wysiwyg = "true";
defparam \xtea_engine1|sum_reg|output[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneive_lcell_comb \xtea_engine1|sum_reg|output[11]~54 (
// Equation(s):
// \xtea_engine1|sum_reg|output[11]~54_combout  = (\xtea_engine1|sum_reg|output [11] & ((\sreg_ende|reg_data [0] & (\xtea_engine1|sum_reg|output[10]~53  & VCC)) # (!\sreg_ende|reg_data [0] & (!\xtea_engine1|sum_reg|output[10]~53 )))) # 
// (!\xtea_engine1|sum_reg|output [11] & ((\sreg_ende|reg_data [0] & (!\xtea_engine1|sum_reg|output[10]~53 )) # (!\sreg_ende|reg_data [0] & ((\xtea_engine1|sum_reg|output[10]~53 ) # (GND)))))
// \xtea_engine1|sum_reg|output[11]~55  = CARRY((\xtea_engine1|sum_reg|output [11] & (!\sreg_ende|reg_data [0] & !\xtea_engine1|sum_reg|output[10]~53 )) # (!\xtea_engine1|sum_reg|output [11] & ((!\xtea_engine1|sum_reg|output[10]~53 ) # (!\sreg_ende|reg_data 
// [0]))))

	.dataa(\xtea_engine1|sum_reg|output [11]),
	.datab(\sreg_ende|reg_data [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|sum_reg|output[10]~53 ),
	.combout(\xtea_engine1|sum_reg|output[11]~54_combout ),
	.cout(\xtea_engine1|sum_reg|output[11]~55 ));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[11]~54 .lut_mask = 16'h9617;
defparam \xtea_engine1|sum_reg|output[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N23
dffeas \xtea_engine1|sum_reg|output[11] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|sum_reg|output[11]~54_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xtea_engine1|fsm|sel_v0~combout ),
	.ena(\xtea_engine1|fsm|en_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|sum_reg|output [11]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[11] .is_wysiwyg = "true";
defparam \xtea_engine1|sum_reg|output[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneive_lcell_comb \xtea_engine1|sum_reg|output[12]~56 (
// Equation(s):
// \xtea_engine1|sum_reg|output[12]~56_combout  = ((\xtea_engine1|sum_reg|output [12] $ (\sreg_ende|reg_data [0] $ (!\xtea_engine1|sum_reg|output[11]~55 )))) # (GND)
// \xtea_engine1|sum_reg|output[12]~57  = CARRY((\xtea_engine1|sum_reg|output [12] & ((\sreg_ende|reg_data [0]) # (!\xtea_engine1|sum_reg|output[11]~55 ))) # (!\xtea_engine1|sum_reg|output [12] & (\sreg_ende|reg_data [0] & 
// !\xtea_engine1|sum_reg|output[11]~55 )))

	.dataa(\xtea_engine1|sum_reg|output [12]),
	.datab(\sreg_ende|reg_data [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|sum_reg|output[11]~55 ),
	.combout(\xtea_engine1|sum_reg|output[12]~56_combout ),
	.cout(\xtea_engine1|sum_reg|output[12]~57 ));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[12]~56 .lut_mask = 16'h698E;
defparam \xtea_engine1|sum_reg|output[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N25
dffeas \xtea_engine1|sum_reg|output[12] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|sum_reg|output[12]~56_combout ),
	.asdata(\sreg_ende|reg_data[0]~_wirecell_combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xtea_engine1|fsm|sel_v0~combout ),
	.ena(\xtea_engine1|fsm|en_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|sum_reg|output [12]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[12] .is_wysiwyg = "true";
defparam \xtea_engine1|sum_reg|output[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneive_lcell_comb \xtea_engine1|sum_reg|output[13]~58 (
// Equation(s):
// \xtea_engine1|sum_reg|output[13]~58_combout  = (\xtea_engine1|sum_reg|output [13] & ((\sreg_ende|reg_data [0] & (\xtea_engine1|sum_reg|output[12]~57  & VCC)) # (!\sreg_ende|reg_data [0] & (!\xtea_engine1|sum_reg|output[12]~57 )))) # 
// (!\xtea_engine1|sum_reg|output [13] & ((\sreg_ende|reg_data [0] & (!\xtea_engine1|sum_reg|output[12]~57 )) # (!\sreg_ende|reg_data [0] & ((\xtea_engine1|sum_reg|output[12]~57 ) # (GND)))))
// \xtea_engine1|sum_reg|output[13]~59  = CARRY((\xtea_engine1|sum_reg|output [13] & (!\sreg_ende|reg_data [0] & !\xtea_engine1|sum_reg|output[12]~57 )) # (!\xtea_engine1|sum_reg|output [13] & ((!\xtea_engine1|sum_reg|output[12]~57 ) # (!\sreg_ende|reg_data 
// [0]))))

	.dataa(\xtea_engine1|sum_reg|output [13]),
	.datab(\sreg_ende|reg_data [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|sum_reg|output[12]~57 ),
	.combout(\xtea_engine1|sum_reg|output[13]~58_combout ),
	.cout(\xtea_engine1|sum_reg|output[13]~59 ));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[13]~58 .lut_mask = 16'h9617;
defparam \xtea_engine1|sum_reg|output[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N27
dffeas \xtea_engine1|sum_reg|output[13] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|sum_reg|output[13]~58_combout ),
	.asdata(\sreg_ende|reg_data[0]~_wirecell_combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xtea_engine1|fsm|sel_v0~combout ),
	.ena(\xtea_engine1|fsm|en_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|sum_reg|output [13]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[13] .is_wysiwyg = "true";
defparam \xtea_engine1|sum_reg|output[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneive_lcell_comb \xtea_engine1|sum_reg|output[14]~60 (
// Equation(s):
// \xtea_engine1|sum_reg|output[14]~60_combout  = ((\xtea_engine1|sum_reg|output [14] $ (\sreg_ende|reg_data [0] $ (!\xtea_engine1|sum_reg|output[13]~59 )))) # (GND)
// \xtea_engine1|sum_reg|output[14]~61  = CARRY((\xtea_engine1|sum_reg|output [14] & ((\sreg_ende|reg_data [0]) # (!\xtea_engine1|sum_reg|output[13]~59 ))) # (!\xtea_engine1|sum_reg|output [14] & (\sreg_ende|reg_data [0] & 
// !\xtea_engine1|sum_reg|output[13]~59 )))

	.dataa(\xtea_engine1|sum_reg|output [14]),
	.datab(\sreg_ende|reg_data [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|sum_reg|output[13]~59 ),
	.combout(\xtea_engine1|sum_reg|output[14]~60_combout ),
	.cout(\xtea_engine1|sum_reg|output[14]~61 ));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[14]~60 .lut_mask = 16'h698E;
defparam \xtea_engine1|sum_reg|output[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N29
dffeas \xtea_engine1|sum_reg|output[14] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|sum_reg|output[14]~60_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xtea_engine1|fsm|sel_v0~combout ),
	.ena(\xtea_engine1|fsm|en_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|sum_reg|output [14]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[14] .is_wysiwyg = "true";
defparam \xtea_engine1|sum_reg|output[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cycloneive_lcell_comb \xtea_engine1|sum_reg|output[15]~62 (
// Equation(s):
// \xtea_engine1|sum_reg|output[15]~62_combout  = (\xtea_engine1|sum_reg|output [15] & ((\sreg_ende|reg_data [0] & (!\xtea_engine1|sum_reg|output[14]~61 )) # (!\sreg_ende|reg_data [0] & (\xtea_engine1|sum_reg|output[14]~61  & VCC)))) # 
// (!\xtea_engine1|sum_reg|output [15] & ((\sreg_ende|reg_data [0] & ((\xtea_engine1|sum_reg|output[14]~61 ) # (GND))) # (!\sreg_ende|reg_data [0] & (!\xtea_engine1|sum_reg|output[14]~61 ))))
// \xtea_engine1|sum_reg|output[15]~63  = CARRY((\xtea_engine1|sum_reg|output [15] & (\sreg_ende|reg_data [0] & !\xtea_engine1|sum_reg|output[14]~61 )) # (!\xtea_engine1|sum_reg|output [15] & ((\sreg_ende|reg_data [0]) # (!\xtea_engine1|sum_reg|output[14]~61 
// ))))

	.dataa(\xtea_engine1|sum_reg|output [15]),
	.datab(\sreg_ende|reg_data [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|sum_reg|output[14]~61 ),
	.combout(\xtea_engine1|sum_reg|output[15]~62_combout ),
	.cout(\xtea_engine1|sum_reg|output[15]~63 ));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[15]~62 .lut_mask = 16'h694D;
defparam \xtea_engine1|sum_reg|output[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N31
dffeas \xtea_engine1|sum_reg|output[15] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|sum_reg|output[15]~62_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xtea_engine1|fsm|sel_v0~combout ),
	.ena(\xtea_engine1|fsm|en_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|sum_reg|output [15]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[15] .is_wysiwyg = "true";
defparam \xtea_engine1|sum_reg|output[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneive_lcell_comb \xtea_engine1|key_sel_mux|o_data[1]~0 (
// Equation(s):
// \xtea_engine1|key_sel_mux|o_data[1]~0_combout  = (\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|sum_reg|output [12]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|sum_reg|output [1]))

	.dataa(\xtea_engine1|sum_reg|output [1]),
	.datab(\xtea_engine1|sum_reg|output [12]),
	.datac(gnd),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_sel_mux|o_data[1]~0 .lut_mask = 16'hCCAA;
defparam \xtea_engine1|key_sel_mux|o_data[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \sreg_key|reg_data[7]~feeder (
// Equation(s):
// \sreg_key|reg_data[7]~feeder_combout  = \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [7]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[7]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cycloneive_lcell_comb \demux_en|Equal2~3 (
// Equation(s):
// \demux_en|Equal2~3_combout  = (!\serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel [0] & \demux_en|Equal2~2_combout )

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_sel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\demux_en|Equal2~2_combout ),
	.cin(gnd),
	.combout(\demux_en|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \demux_en|Equal2~3 .lut_mask = 16'h5500;
defparam \demux_en|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N11
dffeas \sreg_key|reg_data[7] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[7] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneive_lcell_comb \sreg_key|reg_data[15]~feeder (
// Equation(s):
// \sreg_key|reg_data[15]~feeder_combout  = \sreg_key|reg_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [7]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[15]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N9
dffeas \sreg_key|reg_data[15] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[15] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N3
dffeas \sreg_key|reg_data[23] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [15]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[23] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N1
dffeas \sreg_key|reg_data[31] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [23]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[31] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N23
dffeas \sreg_key|reg_data[39] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [31]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [39]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[39] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N21
dffeas \sreg_key|reg_data[47] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [39]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [47]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[47] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneive_lcell_comb \xtea_engine1|key_sel_mux|o_data[0]~1 (
// Equation(s):
// \xtea_engine1|key_sel_mux|o_data[0]~1_combout  = (\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|sum_reg|output [11]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|sum_reg|output [0]))

	.dataa(\xtea_engine1|fsm|operation~combout ),
	.datab(\xtea_engine1|sum_reg|output [0]),
	.datac(gnd),
	.datad(\xtea_engine1|sum_reg|output [11]),
	.cin(gnd),
	.combout(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_sel_mux|o_data[0]~1 .lut_mask = 16'hEE44;
defparam \xtea_engine1|key_sel_mux|o_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneive_lcell_comb \sreg_key|reg_data[55]~feeder (
// Equation(s):
// \sreg_key|reg_data[55]~feeder_combout  = \sreg_key|reg_data [47]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [47]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[55]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N5
dffeas \sreg_key|reg_data[55] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [55]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[55] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[55] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N17
dffeas \sreg_key|reg_data[63] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [55]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [63]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[63] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneive_lcell_comb \sreg_key|reg_data[71]~feeder (
// Equation(s):
// \sreg_key|reg_data[71]~feeder_combout  = \sreg_key|reg_data [63]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [63]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[71]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[71]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[71]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N31
dffeas \sreg_key|reg_data[71] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[71]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [71]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[71] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[71] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N29
dffeas \sreg_key|reg_data[79] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [71]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [79]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[79] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[79] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N13
dffeas \sreg_key|reg_data[87] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [79]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [87]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[87] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[87] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N25
dffeas \sreg_key|reg_data[95] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [87]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [95]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[95] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[95] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N27
dffeas \sreg_key|reg_data[103] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [95]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [103]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[103] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[103] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N7
dffeas \sreg_key|reg_data[111] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [103]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [111]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[111] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[111] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[15]~40 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[15]~40_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (\xtea_engine1|key_sel_mux|o_data[0]~1_combout )) # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & 
// (\sreg_key|reg_data [79])) # (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & ((\sreg_key|reg_data [111])))))

	.dataa(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datab(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.datac(\sreg_key|reg_data [79]),
	.datad(\sreg_key|reg_data [111]),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[15]~40_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[15]~40 .lut_mask = 16'hD9C8;
defparam \xtea_engine1|key_mux|o_data[15]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[15]~41 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[15]~41_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\xtea_engine1|key_mux|o_data[15]~40_combout  & ((\sreg_key|reg_data [15]))) # (!\xtea_engine1|key_mux|o_data[15]~40_combout  & (\sreg_key|reg_data [47])))) 
// # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (((\xtea_engine1|key_mux|o_data[15]~40_combout ))))

	.dataa(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datab(\sreg_key|reg_data [47]),
	.datac(\sreg_key|reg_data [15]),
	.datad(\xtea_engine1|key_mux|o_data[15]~40_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[15]~41_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[15]~41 .lut_mask = 16'hF588;
defparam \xtea_engine1|key_mux|o_data[15]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data[6] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [6] = (GLOBAL(\serialFPGA1|serialFPGA_fsm_rx1|Selector0~0clkctrl_outclk ) & (\serialFPGA1|uart_top|receiver|rx_data_r [6])) # (!GLOBAL(\serialFPGA1|serialFPGA_fsm_rx1|Selector0~0clkctrl_outclk ) & 
// ((\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [6])))

	.dataa(gnd),
	.datab(\serialFPGA1|uart_top|receiver|rx_data_r [6]),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [6]),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Selector0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [6]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data[6] .lut_mask = 16'hCCF0;
defparam \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \sreg_key|reg_data[6]~feeder (
// Equation(s):
// \sreg_key|reg_data[6]~feeder_combout  = \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [6]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[6]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N27
dffeas \sreg_key|reg_data[6] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[6] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N3
dffeas \sreg_key|reg_data[14] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [6]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[14] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \sreg_key|reg_data[22]~feeder (
// Equation(s):
// \sreg_key|reg_data[22]~feeder_combout  = \sreg_key|reg_data [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [14]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[22]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N9
dffeas \sreg_key|reg_data[22] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[22] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N1
dffeas \sreg_key|reg_data[30] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [22]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[30] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \sreg_key|reg_data[38]~feeder (
// Equation(s):
// \sreg_key|reg_data[38]~feeder_combout  = \sreg_key|reg_data [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [30]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[38]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N5
dffeas \sreg_key|reg_data[38] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [38]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[38] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N25
dffeas \sreg_key|reg_data[46] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [38]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [46]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[46] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N29
dffeas \sreg_key|reg_data[54] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [46]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [54]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[54] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[54] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N11
dffeas \sreg_key|reg_data[62] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [54]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [62]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[62] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[62] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N23
dffeas \sreg_key|reg_data[70] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [62]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [70]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[70] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[70] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N31
dffeas \sreg_key|reg_data[78] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [70]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [78]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[78] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[78] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N15
dffeas \sreg_key|reg_data[86] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [78]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [86]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[86] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[86] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N19
dffeas \sreg_key|reg_data[94] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [86]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [94]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[94] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[94] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \sreg_key|reg_data[102]~feeder (
// Equation(s):
// \sreg_key|reg_data[102]~feeder_combout  = \sreg_key|reg_data [94]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [94]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[102]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[102]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[102]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N17
dffeas \sreg_key|reg_data[102] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[102]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [102]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[102] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[102] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \sreg_key|reg_data[110]~feeder (
// Equation(s):
// \sreg_key|reg_data[110]~feeder_combout  = \sreg_key|reg_data [102]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [102]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[110]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[110]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[110]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N13
dffeas \sreg_key|reg_data[110] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[110]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [110]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[110] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[110] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[14]~42 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[14]~42_combout  = (\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & (((\xtea_engine1|key_sel_mux|o_data[1]~0_combout )))) # (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & ((\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & 
// ((\sreg_key|reg_data [46]))) # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (\sreg_key|reg_data [110]))))

	.dataa(\sreg_key|reg_data [110]),
	.datab(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.datac(\sreg_key|reg_data [46]),
	.datad(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[14]~42_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[14]~42 .lut_mask = 16'hFC22;
defparam \xtea_engine1|key_mux|o_data[14]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[14]~43 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[14]~43_combout  = (\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & ((\xtea_engine1|key_mux|o_data[14]~42_combout  & (\sreg_key|reg_data [14])) # (!\xtea_engine1|key_mux|o_data[14]~42_combout  & ((\sreg_key|reg_data [78]))))) 
// # (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & (((\xtea_engine1|key_mux|o_data[14]~42_combout ))))

	.dataa(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.datab(\sreg_key|reg_data [14]),
	.datac(\sreg_key|reg_data [78]),
	.datad(\xtea_engine1|key_mux|o_data[14]~42_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[14]~43_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[14]~43 .lut_mask = 16'hDDA0;
defparam \xtea_engine1|key_mux|o_data[14]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N6
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data[5] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [5] = (GLOBAL(\serialFPGA1|serialFPGA_fsm_rx1|Selector0~0clkctrl_outclk ) & ((\serialFPGA1|uart_top|receiver|rx_data_r [5]))) # (!GLOBAL(\serialFPGA1|serialFPGA_fsm_rx1|Selector0~0clkctrl_outclk ) & 
// (\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [5]))

	.dataa(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [5]),
	.datab(gnd),
	.datac(\serialFPGA1|uart_top|receiver|rx_data_r [5]),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Selector0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [5]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data[5] .lut_mask = 16'hF0AA;
defparam \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \sreg_key|reg_data[5]~feeder (
// Equation(s):
// \sreg_key|reg_data[5]~feeder_combout  = \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [5]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[5]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N9
dffeas \sreg_key|reg_data[5] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[5] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N5
dffeas \sreg_key|reg_data[13] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [5]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[13] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N11
dffeas \sreg_key|reg_data[21] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [13]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[21] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneive_lcell_comb \sreg_key|reg_data[29]~feeder (
// Equation(s):
// \sreg_key|reg_data[29]~feeder_combout  = \sreg_key|reg_data [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [21]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[29]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N9
dffeas \sreg_key|reg_data[29] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[29] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneive_lcell_comb \sreg_key|reg_data[37]~feeder (
// Equation(s):
// \sreg_key|reg_data[37]~feeder_combout  = \sreg_key|reg_data [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [29]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[37]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N1
dffeas \sreg_key|reg_data[37] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [37]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[37] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb \sreg_key|reg_data[45]~feeder (
// Equation(s):
// \sreg_key|reg_data[45]~feeder_combout  = \sreg_key|reg_data [37]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [37]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[45]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N31
dffeas \sreg_key|reg_data[45] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [45]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[45] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[45] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N25
dffeas \sreg_key|reg_data[53] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [45]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [53]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[53] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[53] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N21
dffeas \sreg_key|reg_data[61] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [53]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [61]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[61] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb \sreg_key|reg_data[69]~feeder (
// Equation(s):
// \sreg_key|reg_data[69]~feeder_combout  = \sreg_key|reg_data [61]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [61]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[69]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[69]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[69]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N27
dffeas \sreg_key|reg_data[69] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[69]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [69]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[69] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[69] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N15
dffeas \sreg_key|reg_data[77] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [69]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [77]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[77] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[77] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N3
dffeas \sreg_key|reg_data[85] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [77]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [85]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[85] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[85] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneive_lcell_comb \sreg_key|reg_data[93]~feeder (
// Equation(s):
// \sreg_key|reg_data[93]~feeder_combout  = \sreg_key|reg_data [85]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [85]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[93]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[93]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[93]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N7
dffeas \sreg_key|reg_data[93] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[93]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [93]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[93] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[93] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \sreg_key|reg_data[101]~feeder (
// Equation(s):
// \sreg_key|reg_data[101]~feeder_combout  = \sreg_key|reg_data [93]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [93]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[101]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[101]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[101]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N29
dffeas \sreg_key|reg_data[101] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[101]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [101]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[101] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[101] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneive_lcell_comb \sreg_key|reg_data[109]~feeder (
// Equation(s):
// \sreg_key|reg_data[109]~feeder_combout  = \sreg_key|reg_data [101]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [101]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[109]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[109]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[109]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N23
dffeas \sreg_key|reg_data[109] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[109]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [109]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[109] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[109] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[13]~0 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[13]~0_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (((\xtea_engine1|key_sel_mux|o_data[0]~1_combout )))) # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & 
// ((\sreg_key|reg_data [77]))) # (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & (\sreg_key|reg_data [109]))))

	.dataa(\sreg_key|reg_data [109]),
	.datab(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datac(\sreg_key|reg_data [77]),
	.datad(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[13]~0 .lut_mask = 16'hFC22;
defparam \xtea_engine1|key_mux|o_data[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[13]~1 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[13]~1_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\xtea_engine1|key_mux|o_data[13]~0_combout  & ((\sreg_key|reg_data [13]))) # (!\xtea_engine1|key_mux|o_data[13]~0_combout  & (\sreg_key|reg_data [45])))) # 
// (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (((\xtea_engine1|key_mux|o_data[13]~0_combout ))))

	.dataa(\sreg_key|reg_data [45]),
	.datab(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datac(\sreg_key|reg_data [13]),
	.datad(\xtea_engine1|key_mux|o_data[13]~0_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[13]~1 .lut_mask = 16'hF388;
defparam \xtea_engine1|key_mux|o_data[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data[4] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [4] = (GLOBAL(\serialFPGA1|serialFPGA_fsm_rx1|Selector0~0clkctrl_outclk ) & ((\serialFPGA1|uart_top|receiver|rx_data_r [4]))) # (!GLOBAL(\serialFPGA1|serialFPGA_fsm_rx1|Selector0~0clkctrl_outclk ) & 
// (\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [4]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [4]),
	.datac(\serialFPGA1|uart_top|receiver|rx_data_r [4]),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Selector0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [4]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data[4] .lut_mask = 16'hF0CC;
defparam \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N15
dffeas \sreg_key|reg_data[4] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [4]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[4] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N17
dffeas \sreg_key|reg_data[12] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [4]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[12] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneive_lcell_comb \sreg_key|reg_data[20]~feeder (
// Equation(s):
// \sreg_key|reg_data[20]~feeder_combout  = \sreg_key|reg_data [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [12]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[20]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N1
dffeas \sreg_key|reg_data[20] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[20] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneive_lcell_comb \sreg_key|reg_data[28]~feeder (
// Equation(s):
// \sreg_key|reg_data[28]~feeder_combout  = \sreg_key|reg_data [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [20]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[28]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N23
dffeas \sreg_key|reg_data[28] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[28] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N9
dffeas \sreg_key|reg_data[36] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [28]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [36]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[36] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N31
dffeas \sreg_key|reg_data[44] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [36]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [44]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[44] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
cycloneive_lcell_comb \sreg_key|reg_data[52]~feeder (
// Equation(s):
// \sreg_key|reg_data[52]~feeder_combout  = \sreg_key|reg_data [44]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [44]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[52]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N3
dffeas \sreg_key|reg_data[52] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [52]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[52] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneive_lcell_comb \sreg_key|reg_data[60]~feeder (
// Equation(s):
// \sreg_key|reg_data[60]~feeder_combout  = \sreg_key|reg_data [52]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [52]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[60]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N19
dffeas \sreg_key|reg_data[60] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [60]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[60] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cycloneive_lcell_comb \sreg_key|reg_data[68]~feeder (
// Equation(s):
// \sreg_key|reg_data[68]~feeder_combout  = \sreg_key|reg_data [60]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [60]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[68]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N3
dffeas \sreg_key|reg_data[68] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [68]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[68] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneive_lcell_comb \sreg_key|reg_data[76]~feeder (
// Equation(s):
// \sreg_key|reg_data[76]~feeder_combout  = \sreg_key|reg_data [68]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [68]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[76]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[76]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[76]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N25
dffeas \sreg_key|reg_data[76] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [76]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[76] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[76] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N29
dffeas \sreg_key|reg_data[84] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [76]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [84]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[84] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[84] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneive_lcell_comb \sreg_key|reg_data[92]~feeder (
// Equation(s):
// \sreg_key|reg_data[92]~feeder_combout  = \sreg_key|reg_data [84]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [84]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[92]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[92]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[92]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N13
dffeas \sreg_key|reg_data[92] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [92]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[92] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[92] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneive_lcell_comb \sreg_key|reg_data[100]~feeder (
// Equation(s):
// \sreg_key|reg_data[100]~feeder_combout  = \sreg_key|reg_data [92]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [92]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[100]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[100]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[100]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N5
dffeas \sreg_key|reg_data[100] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[100]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [100]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[100] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[100] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N25
dffeas \sreg_key|reg_data[108] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [100]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [108]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[108] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[108] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[12]~2 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[12]~2_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\sreg_key|reg_data [44]) # ((\xtea_engine1|key_sel_mux|o_data[0]~1_combout )))) # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (((\sreg_key|reg_data 
// [108] & !\xtea_engine1|key_sel_mux|o_data[0]~1_combout ))))

	.dataa(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datab(\sreg_key|reg_data [44]),
	.datac(\sreg_key|reg_data [108]),
	.datad(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[12]~2 .lut_mask = 16'hAAD8;
defparam \xtea_engine1|key_mux|o_data[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[12]~3 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[12]~3_combout  = (\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & ((\xtea_engine1|key_mux|o_data[12]~2_combout  & ((\sreg_key|reg_data [12]))) # (!\xtea_engine1|key_mux|o_data[12]~2_combout  & (\sreg_key|reg_data [76])))) # 
// (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & (((\xtea_engine1|key_mux|o_data[12]~2_combout ))))

	.dataa(\sreg_key|reg_data [76]),
	.datab(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.datac(\sreg_key|reg_data [12]),
	.datad(\xtea_engine1|key_mux|o_data[12]~2_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[12]~3 .lut_mask = 16'hF388;
defparam \xtea_engine1|key_mux|o_data[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data[3] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [3] = (GLOBAL(\serialFPGA1|serialFPGA_fsm_rx1|Selector0~0clkctrl_outclk ) & ((\serialFPGA1|uart_top|receiver|rx_data_r [3]))) # (!GLOBAL(\serialFPGA1|serialFPGA_fsm_rx1|Selector0~0clkctrl_outclk ) & 
// (\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [3]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [3]),
	.datac(\serialFPGA1|uart_top|receiver|rx_data_r [3]),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Selector0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [3]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data[3] .lut_mask = 16'hF0CC;
defparam \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneive_lcell_comb \sreg_key|reg_data[3]~feeder (
// Equation(s):
// \sreg_key|reg_data[3]~feeder_combout  = \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [3]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[3]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N29
dffeas \sreg_key|reg_data[3] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[3] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N21
dffeas \sreg_key|reg_data[11] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [3]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[11] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N27
dffeas \sreg_key|reg_data[19] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [11]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[19] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N1
dffeas \sreg_key|reg_data[27] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [19]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[27] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N1
dffeas \sreg_key|reg_data[35] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [27]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [35]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[35] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N5
dffeas \sreg_key|reg_data[43] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [35]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [43]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[43] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N23
dffeas \sreg_key|reg_data[51] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [43]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [51]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[51] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[51] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N11
dffeas \sreg_key|reg_data[59] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [51]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [59]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[59] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[59] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N13
dffeas \sreg_key|reg_data[67] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [59]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [67]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[67] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneive_lcell_comb \sreg_key|reg_data[75]~feeder (
// Equation(s):
// \sreg_key|reg_data[75]~feeder_combout  = \sreg_key|reg_data [67]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [67]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[75]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[75]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[75]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N31
dffeas \sreg_key|reg_data[75] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[75]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [75]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[75] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[75] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N9
dffeas \sreg_key|reg_data[83] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [75]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [83]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[83] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[83] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N19
dffeas \sreg_key|reg_data[91] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [83]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [91]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[91] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[91] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N3
dffeas \sreg_key|reg_data[99] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [91]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [99]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[99] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[99] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N29
dffeas \sreg_key|reg_data[107] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [99]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [107]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[107] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[107] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[11]~4 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[11]~4_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (((\xtea_engine1|key_sel_mux|o_data[0]~1_combout )))) # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & 
// ((\sreg_key|reg_data [75]))) # (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & (\sreg_key|reg_data [107]))))

	.dataa(\sreg_key|reg_data [107]),
	.datab(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datac(\sreg_key|reg_data [75]),
	.datad(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[11]~4 .lut_mask = 16'hFC22;
defparam \xtea_engine1|key_mux|o_data[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[11]~5 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[11]~5_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\xtea_engine1|key_mux|o_data[11]~4_combout  & (\sreg_key|reg_data [11])) # (!\xtea_engine1|key_mux|o_data[11]~4_combout  & ((\sreg_key|reg_data [43]))))) # 
// (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (((\xtea_engine1|key_mux|o_data[11]~4_combout ))))

	.dataa(\sreg_key|reg_data [11]),
	.datab(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datac(\sreg_key|reg_data [43]),
	.datad(\xtea_engine1|key_mux|o_data[11]~4_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[11]~5 .lut_mask = 16'hBBC0;
defparam \xtea_engine1|key_mux|o_data[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneive_lcell_comb \sreg_key|reg_data[2]~feeder (
// Equation(s):
// \sreg_key|reg_data[2]~feeder_combout  = \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [2]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[2]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N29
dffeas \sreg_key|reg_data[2] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[2] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N19
dffeas \sreg_key|reg_data[10] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [2]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[10] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N13
dffeas \sreg_key|reg_data[18] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [10]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[18] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N21
dffeas \sreg_key|reg_data[26] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [18]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[26] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N21
dffeas \sreg_key|reg_data[34] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [26]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [34]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[34] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N13
dffeas \sreg_key|reg_data[42] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [34]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [42]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[42] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneive_lcell_comb \sreg_key|reg_data[50]~feeder (
// Equation(s):
// \sreg_key|reg_data[50]~feeder_combout  = \sreg_key|reg_data [42]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [42]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[50]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N25
dffeas \sreg_key|reg_data[50] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [50]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[50] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneive_lcell_comb \sreg_key|reg_data[58]~feeder (
// Equation(s):
// \sreg_key|reg_data[58]~feeder_combout  = \sreg_key|reg_data [50]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [50]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[58]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N17
dffeas \sreg_key|reg_data[58] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [58]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[58] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N23
dffeas \sreg_key|reg_data[66] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [58]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [66]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[66] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[66] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N27
dffeas \sreg_key|reg_data[74] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [66]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [74]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[74] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb \sreg_key|reg_data[82]~feeder (
// Equation(s):
// \sreg_key|reg_data[82]~feeder_combout  = \sreg_key|reg_data [74]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [74]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[82]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[82]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[82]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N19
dffeas \sreg_key|reg_data[82] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [82]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[82] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[82] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N11
dffeas \sreg_key|reg_data[90] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [82]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [90]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[90] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[90] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N7
dffeas \sreg_key|reg_data[98] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [90]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [98]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[98] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[98] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneive_lcell_comb \sreg_key|reg_data[106]~feeder (
// Equation(s):
// \sreg_key|reg_data[106]~feeder_combout  = \sreg_key|reg_data [98]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [98]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[106]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[106]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[106]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N19
dffeas \sreg_key|reg_data[106] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[106]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [106]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[106] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[106] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[10]~6 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[10]~6_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\sreg_key|reg_data [42]) # ((\xtea_engine1|key_sel_mux|o_data[0]~1_combout )))) # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (((\sreg_key|reg_data 
// [106] & !\xtea_engine1|key_sel_mux|o_data[0]~1_combout ))))

	.dataa(\sreg_key|reg_data [42]),
	.datab(\sreg_key|reg_data [106]),
	.datac(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datad(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[10]~6 .lut_mask = 16'hF0AC;
defparam \xtea_engine1|key_mux|o_data[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[10]~7 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[10]~7_combout  = (\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & ((\xtea_engine1|key_mux|o_data[10]~6_combout  & ((\sreg_key|reg_data [10]))) # (!\xtea_engine1|key_mux|o_data[10]~6_combout  & (\sreg_key|reg_data [74])))) # 
// (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & (((\xtea_engine1|key_mux|o_data[10]~6_combout ))))

	.dataa(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.datab(\sreg_key|reg_data [74]),
	.datac(\sreg_key|reg_data [10]),
	.datad(\xtea_engine1|key_mux|o_data[10]~6_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[10]~7 .lut_mask = 16'hF588;
defparam \xtea_engine1|key_mux|o_data[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data[1] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [1] = (GLOBAL(\serialFPGA1|serialFPGA_fsm_rx1|Selector0~0clkctrl_outclk ) & (\serialFPGA1|uart_top|receiver|rx_data_r [1])) # (!GLOBAL(\serialFPGA1|serialFPGA_fsm_rx1|Selector0~0clkctrl_outclk ) & 
// ((\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [1])))

	.dataa(\serialFPGA1|uart_top|receiver|rx_data_r [1]),
	.datab(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [1]),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|Selector0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [1]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data[1] .lut_mask = 16'hAACC;
defparam \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneive_lcell_comb \sreg_key|reg_data[1]~feeder (
// Equation(s):
// \sreg_key|reg_data[1]~feeder_combout  = \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [1]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[1]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N23
dffeas \sreg_key|reg_data[1] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[1] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N5
dffeas \sreg_key|reg_data[9] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [1]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[9] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N13
dffeas \sreg_key|reg_data[17] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [9]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[17] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N25
dffeas \sreg_key|reg_data[25] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [17]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[25] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneive_lcell_comb \sreg_key|reg_data[33]~feeder (
// Equation(s):
// \sreg_key|reg_data[33]~feeder_combout  = \sreg_key|reg_data [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [25]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[33]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N29
dffeas \sreg_key|reg_data[33] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [33]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[33] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \sreg_key|reg_data[41]~feeder (
// Equation(s):
// \sreg_key|reg_data[41]~feeder_combout  = \sreg_key|reg_data [33]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [33]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[41]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N11
dffeas \sreg_key|reg_data[41] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [41]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[41] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneive_lcell_comb \sreg_key|reg_data[49]~feeder (
// Equation(s):
// \sreg_key|reg_data[49]~feeder_combout  = \sreg_key|reg_data [41]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [41]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[49]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N31
dffeas \sreg_key|reg_data[49] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [49]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[49] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[49] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N17
dffeas \sreg_key|reg_data[57] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [49]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [57]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[57] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[57] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N13
dffeas \sreg_key|reg_data[65] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [57]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [65]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[65] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[65] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N27
dffeas \sreg_key|reg_data[73] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [65]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [73]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[73] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[73] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N9
dffeas \sreg_key|reg_data[81] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [73]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [81]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[81] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[81] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N3
dffeas \sreg_key|reg_data[89] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [81]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [89]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[89] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[89] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneive_lcell_comb \sreg_key|reg_data[97]~feeder (
// Equation(s):
// \sreg_key|reg_data[97]~feeder_combout  = \sreg_key|reg_data [89]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [89]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[97]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[97]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[97]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N19
dffeas \sreg_key|reg_data[97] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[97]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [97]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[97] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[97] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N21
dffeas \sreg_key|reg_data[105] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [97]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [105]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[105] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[105] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[9]~8 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[9]~8_combout  = (\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & (((\sreg_key|reg_data [73]) # (\xtea_engine1|key_sel_mux|o_data[1]~0_combout )))) # (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & (\sreg_key|reg_data [105] 
// & ((!\xtea_engine1|key_sel_mux|o_data[1]~0_combout ))))

	.dataa(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.datab(\sreg_key|reg_data [105]),
	.datac(\sreg_key|reg_data [73]),
	.datad(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[9]~8 .lut_mask = 16'hAAE4;
defparam \xtea_engine1|key_mux|o_data[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[9]~9 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[9]~9_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\xtea_engine1|key_mux|o_data[9]~8_combout  & ((\sreg_key|reg_data [9]))) # (!\xtea_engine1|key_mux|o_data[9]~8_combout  & (\sreg_key|reg_data [41])))) # 
// (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (((\xtea_engine1|key_mux|o_data[9]~8_combout ))))

	.dataa(\sreg_key|reg_data [41]),
	.datab(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datac(\sreg_key|reg_data [9]),
	.datad(\xtea_engine1|key_mux|o_data[9]~8_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[9]~9 .lut_mask = 16'hF388;
defparam \xtea_engine1|key_mux|o_data[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N11
dffeas \sreg_key|reg_data[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [0]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[0] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneive_lcell_comb \sreg_key|reg_data[8]~feeder (
// Equation(s):
// \sreg_key|reg_data[8]~feeder_combout  = \sreg_key|reg_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [0]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[8]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N9
dffeas \sreg_key|reg_data[8] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[8] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N5
dffeas \sreg_key|reg_data[16] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [8]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[16] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N7
dffeas \sreg_key|reg_data[24] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [16]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[24] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneive_lcell_comb \sreg_key|reg_data[32]~feeder (
// Equation(s):
// \sreg_key|reg_data[32]~feeder_combout  = \sreg_key|reg_data [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [24]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[32]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N15
dffeas \sreg_key|reg_data[32] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [32]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[32] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneive_lcell_comb \sreg_key|reg_data[40]~feeder (
// Equation(s):
// \sreg_key|reg_data[40]~feeder_combout  = \sreg_key|reg_data [32]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [32]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[40]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N27
dffeas \sreg_key|reg_data[40] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [40]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[40] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N19
dffeas \sreg_key|reg_data[48] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [40]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [48]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[48] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N21
dffeas \sreg_key|reg_data[56] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [48]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [56]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[56] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N17
dffeas \sreg_key|reg_data[64] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [56]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [64]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[64] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneive_lcell_comb \sreg_key|reg_data[72]~feeder (
// Equation(s):
// \sreg_key|reg_data[72]~feeder_combout  = \sreg_key|reg_data [64]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [64]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[72]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N15
dffeas \sreg_key|reg_data[72] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [72]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[72] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[72] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N31
dffeas \sreg_key|reg_data[80] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [72]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [80]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[80] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[80] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N17
dffeas \sreg_key|reg_data[88] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [80]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [88]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[88] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[88] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N1
dffeas \sreg_key|reg_data[96] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [88]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [96]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[96] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[96] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneive_lcell_comb \sreg_key|reg_data[104]~feeder (
// Equation(s):
// \sreg_key|reg_data[104]~feeder_combout  = \sreg_key|reg_data [96]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [96]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[104]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[104]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[104]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N25
dffeas \sreg_key|reg_data[104] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[104]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [104]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[104] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[104] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[8]~10 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[8]~10_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (((\sreg_key|reg_data [40]) # (\xtea_engine1|key_sel_mux|o_data[0]~1_combout )))) # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (\sreg_key|reg_data 
// [104] & ((!\xtea_engine1|key_sel_mux|o_data[0]~1_combout ))))

	.dataa(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datab(\sreg_key|reg_data [104]),
	.datac(\sreg_key|reg_data [40]),
	.datad(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[8]~10 .lut_mask = 16'hAAE4;
defparam \xtea_engine1|key_mux|o_data[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[8]~11 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[8]~11_combout  = (\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & ((\xtea_engine1|key_mux|o_data[8]~10_combout  & (\sreg_key|reg_data [8])) # (!\xtea_engine1|key_mux|o_data[8]~10_combout  & ((\sreg_key|reg_data [72]))))) # 
// (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & (((\xtea_engine1|key_mux|o_data[8]~10_combout ))))

	.dataa(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.datab(\sreg_key|reg_data [8]),
	.datac(\sreg_key|reg_data [72]),
	.datad(\xtea_engine1|key_mux|o_data[8]~10_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[8]~11 .lut_mask = 16'hDDA0;
defparam \xtea_engine1|key_mux|o_data[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[7]~12 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[7]~12_combout  = (\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & (((\sreg_key|reg_data [71]) # (\xtea_engine1|key_sel_mux|o_data[1]~0_combout )))) # (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & (\sreg_key|reg_data 
// [103] & ((!\xtea_engine1|key_sel_mux|o_data[1]~0_combout ))))

	.dataa(\sreg_key|reg_data [103]),
	.datab(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.datac(\sreg_key|reg_data [71]),
	.datad(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[7]~12 .lut_mask = 16'hCCE2;
defparam \xtea_engine1|key_mux|o_data[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[7]~13 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[7]~13_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\xtea_engine1|key_mux|o_data[7]~12_combout  & (\sreg_key|reg_data [7])) # (!\xtea_engine1|key_mux|o_data[7]~12_combout  & ((\sreg_key|reg_data [39]))))) # 
// (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (((\xtea_engine1|key_mux|o_data[7]~12_combout ))))

	.dataa(\sreg_key|reg_data [7]),
	.datab(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datac(\sreg_key|reg_data [39]),
	.datad(\xtea_engine1|key_mux|o_data[7]~12_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[7]~13 .lut_mask = 16'hBBC0;
defparam \xtea_engine1|key_mux|o_data[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[6]~14 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[6]~14_combout  = (\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & (((\xtea_engine1|key_sel_mux|o_data[1]~0_combout )))) # (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & ((\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & 
// ((\sreg_key|reg_data [38]))) # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (\sreg_key|reg_data [102]))))

	.dataa(\sreg_key|reg_data [102]),
	.datab(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.datac(\sreg_key|reg_data [38]),
	.datad(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[6]~14 .lut_mask = 16'hFC22;
defparam \xtea_engine1|key_mux|o_data[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[6]~15 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[6]~15_combout  = (\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & ((\xtea_engine1|key_mux|o_data[6]~14_combout  & (\sreg_key|reg_data [6])) # (!\xtea_engine1|key_mux|o_data[6]~14_combout  & ((\sreg_key|reg_data [70]))))) # 
// (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & (((\xtea_engine1|key_mux|o_data[6]~14_combout ))))

	.dataa(\sreg_key|reg_data [6]),
	.datab(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.datac(\sreg_key|reg_data [70]),
	.datad(\xtea_engine1|key_mux|o_data[6]~14_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[6]~15 .lut_mask = 16'hBBC0;
defparam \xtea_engine1|key_mux|o_data[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[5]~16 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[5]~16_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (((\xtea_engine1|key_sel_mux|o_data[0]~1_combout )))) # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & 
// ((\sreg_key|reg_data [69]))) # (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & (\sreg_key|reg_data [101]))))

	.dataa(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datab(\sreg_key|reg_data [101]),
	.datac(\sreg_key|reg_data [69]),
	.datad(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[5]~16 .lut_mask = 16'hFA44;
defparam \xtea_engine1|key_mux|o_data[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[5]~17 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[5]~17_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\xtea_engine1|key_mux|o_data[5]~16_combout  & ((\sreg_key|reg_data [5]))) # (!\xtea_engine1|key_mux|o_data[5]~16_combout  & (\sreg_key|reg_data [37])))) # 
// (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (((\xtea_engine1|key_mux|o_data[5]~16_combout ))))

	.dataa(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datab(\sreg_key|reg_data [37]),
	.datac(\sreg_key|reg_data [5]),
	.datad(\xtea_engine1|key_mux|o_data[5]~16_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[5]~17 .lut_mask = 16'hF588;
defparam \xtea_engine1|key_mux|o_data[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[4]~18 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[4]~18_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (((\sreg_key|reg_data [36]) # (\xtea_engine1|key_sel_mux|o_data[0]~1_combout )))) # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (\sreg_key|reg_data 
// [100] & ((!\xtea_engine1|key_sel_mux|o_data[0]~1_combout ))))

	.dataa(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datab(\sreg_key|reg_data [100]),
	.datac(\sreg_key|reg_data [36]),
	.datad(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[4]~18 .lut_mask = 16'hAAE4;
defparam \xtea_engine1|key_mux|o_data[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[4]~19 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[4]~19_combout  = (\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & ((\xtea_engine1|key_mux|o_data[4]~18_combout  & ((\sreg_key|reg_data [4]))) # (!\xtea_engine1|key_mux|o_data[4]~18_combout  & (\sreg_key|reg_data [68])))) # 
// (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & (((\xtea_engine1|key_mux|o_data[4]~18_combout ))))

	.dataa(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.datab(\sreg_key|reg_data [68]),
	.datac(\sreg_key|reg_data [4]),
	.datad(\xtea_engine1|key_mux|o_data[4]~18_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[4]~19 .lut_mask = 16'hF588;
defparam \xtea_engine1|key_mux|o_data[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[3]~20 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[3]~20_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (((\xtea_engine1|key_sel_mux|o_data[0]~1_combout )))) # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & 
// (\sreg_key|reg_data [67])) # (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & ((\sreg_key|reg_data [99])))))

	.dataa(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datab(\sreg_key|reg_data [67]),
	.datac(\sreg_key|reg_data [99]),
	.datad(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[3]~20 .lut_mask = 16'hEE50;
defparam \xtea_engine1|key_mux|o_data[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[3]~21 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[3]~21_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\xtea_engine1|key_mux|o_data[3]~20_combout  & (\sreg_key|reg_data [3])) # (!\xtea_engine1|key_mux|o_data[3]~20_combout  & ((\sreg_key|reg_data [35]))))) # 
// (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (((\xtea_engine1|key_mux|o_data[3]~20_combout ))))

	.dataa(\sreg_key|reg_data [3]),
	.datab(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datac(\sreg_key|reg_data [35]),
	.datad(\xtea_engine1|key_mux|o_data[3]~20_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[3]~21 .lut_mask = 16'hBBC0;
defparam \xtea_engine1|key_mux|o_data[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[2]~22 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[2]~22_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (((\sreg_key|reg_data [34]) # (\xtea_engine1|key_sel_mux|o_data[0]~1_combout )))) # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (\sreg_key|reg_data [98] 
// & ((!\xtea_engine1|key_sel_mux|o_data[0]~1_combout ))))

	.dataa(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datab(\sreg_key|reg_data [98]),
	.datac(\sreg_key|reg_data [34]),
	.datad(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[2]~22 .lut_mask = 16'hAAE4;
defparam \xtea_engine1|key_mux|o_data[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[2]~23 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[2]~23_combout  = (\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & ((\xtea_engine1|key_mux|o_data[2]~22_combout  & (\sreg_key|reg_data [2])) # (!\xtea_engine1|key_mux|o_data[2]~22_combout  & ((\sreg_key|reg_data [66]))))) # 
// (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & (((\xtea_engine1|key_mux|o_data[2]~22_combout ))))

	.dataa(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.datab(\sreg_key|reg_data [2]),
	.datac(\sreg_key|reg_data [66]),
	.datad(\xtea_engine1|key_mux|o_data[2]~22_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[2]~23 .lut_mask = 16'hDDA0;
defparam \xtea_engine1|key_mux|o_data[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[1]~24 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[1]~24_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (((\xtea_engine1|key_sel_mux|o_data[0]~1_combout )))) # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & 
// ((\sreg_key|reg_data [65]))) # (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & (\sreg_key|reg_data [97]))))

	.dataa(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datab(\sreg_key|reg_data [97]),
	.datac(\sreg_key|reg_data [65]),
	.datad(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[1]~24 .lut_mask = 16'hFA44;
defparam \xtea_engine1|key_mux|o_data[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[1]~25 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[1]~25_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\xtea_engine1|key_mux|o_data[1]~24_combout  & ((\sreg_key|reg_data [1]))) # (!\xtea_engine1|key_mux|o_data[1]~24_combout  & (\sreg_key|reg_data [33])))) # 
// (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (((\xtea_engine1|key_mux|o_data[1]~24_combout ))))

	.dataa(\sreg_key|reg_data [33]),
	.datab(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datac(\sreg_key|reg_data [1]),
	.datad(\xtea_engine1|key_mux|o_data[1]~24_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[1]~25 .lut_mask = 16'hF388;
defparam \xtea_engine1|key_mux|o_data[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[0]~26 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[0]~26_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\sreg_key|reg_data [32]) # ((\xtea_engine1|key_sel_mux|o_data[0]~1_combout )))) # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (((\sreg_key|reg_data 
// [96] & !\xtea_engine1|key_sel_mux|o_data[0]~1_combout ))))

	.dataa(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datab(\sreg_key|reg_data [32]),
	.datac(\sreg_key|reg_data [96]),
	.datad(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[0]~26 .lut_mask = 16'hAAD8;
defparam \xtea_engine1|key_mux|o_data[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[0]~27 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[0]~27_combout  = (\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & ((\xtea_engine1|key_mux|o_data[0]~26_combout  & ((\sreg_key|reg_data [0]))) # (!\xtea_engine1|key_mux|o_data[0]~26_combout  & (\sreg_key|reg_data [64])))) # 
// (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & (((\xtea_engine1|key_mux|o_data[0]~26_combout ))))

	.dataa(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.datab(\sreg_key|reg_data [64]),
	.datac(\sreg_key|reg_data [0]),
	.datad(\xtea_engine1|key_mux|o_data[0]~26_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[0]~27 .lut_mask = 16'hF588;
defparam \xtea_engine1|key_mux|o_data[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \xtea_engine1|op_temp2[0]~0 (
// Equation(s):
// \xtea_engine1|op_temp2[0]~0_combout  = (\xtea_engine1|key_mux|o_data[0]~27_combout  & (\xtea_engine1|sum_reg|output [0] $ (VCC))) # (!\xtea_engine1|key_mux|o_data[0]~27_combout  & (\xtea_engine1|sum_reg|output [0] & VCC))
// \xtea_engine1|op_temp2[0]~1  = CARRY((\xtea_engine1|key_mux|o_data[0]~27_combout  & \xtea_engine1|sum_reg|output [0]))

	.dataa(\xtea_engine1|key_mux|o_data[0]~27_combout ),
	.datab(\xtea_engine1|sum_reg|output [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\xtea_engine1|op_temp2[0]~0_combout ),
	.cout(\xtea_engine1|op_temp2[0]~1 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp2[0]~0 .lut_mask = 16'h6688;
defparam \xtea_engine1|op_temp2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneive_lcell_comb \xtea_engine1|op_temp2[1]~2 (
// Equation(s):
// \xtea_engine1|op_temp2[1]~2_combout  = (\xtea_engine1|key_mux|o_data[1]~25_combout  & ((\xtea_engine1|sum_reg|output [1] & (\xtea_engine1|op_temp2[0]~1  & VCC)) # (!\xtea_engine1|sum_reg|output [1] & (!\xtea_engine1|op_temp2[0]~1 )))) # 
// (!\xtea_engine1|key_mux|o_data[1]~25_combout  & ((\xtea_engine1|sum_reg|output [1] & (!\xtea_engine1|op_temp2[0]~1 )) # (!\xtea_engine1|sum_reg|output [1] & ((\xtea_engine1|op_temp2[0]~1 ) # (GND)))))
// \xtea_engine1|op_temp2[1]~3  = CARRY((\xtea_engine1|key_mux|o_data[1]~25_combout  & (!\xtea_engine1|sum_reg|output [1] & !\xtea_engine1|op_temp2[0]~1 )) # (!\xtea_engine1|key_mux|o_data[1]~25_combout  & ((!\xtea_engine1|op_temp2[0]~1 ) # 
// (!\xtea_engine1|sum_reg|output [1]))))

	.dataa(\xtea_engine1|key_mux|o_data[1]~25_combout ),
	.datab(\xtea_engine1|sum_reg|output [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp2[0]~1 ),
	.combout(\xtea_engine1|op_temp2[1]~2_combout ),
	.cout(\xtea_engine1|op_temp2[1]~3 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp2[1]~2 .lut_mask = 16'h9617;
defparam \xtea_engine1|op_temp2[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneive_lcell_comb \xtea_engine1|op_temp2[2]~4 (
// Equation(s):
// \xtea_engine1|op_temp2[2]~4_combout  = ((\xtea_engine1|sum_reg|output [2] $ (\xtea_engine1|key_mux|o_data[2]~23_combout  $ (!\xtea_engine1|op_temp2[1]~3 )))) # (GND)
// \xtea_engine1|op_temp2[2]~5  = CARRY((\xtea_engine1|sum_reg|output [2] & ((\xtea_engine1|key_mux|o_data[2]~23_combout ) # (!\xtea_engine1|op_temp2[1]~3 ))) # (!\xtea_engine1|sum_reg|output [2] & (\xtea_engine1|key_mux|o_data[2]~23_combout  & 
// !\xtea_engine1|op_temp2[1]~3 )))

	.dataa(\xtea_engine1|sum_reg|output [2]),
	.datab(\xtea_engine1|key_mux|o_data[2]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp2[1]~3 ),
	.combout(\xtea_engine1|op_temp2[2]~4_combout ),
	.cout(\xtea_engine1|op_temp2[2]~5 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp2[2]~4 .lut_mask = 16'h698E;
defparam \xtea_engine1|op_temp2[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneive_lcell_comb \xtea_engine1|op_temp2[3]~6 (
// Equation(s):
// \xtea_engine1|op_temp2[3]~6_combout  = (\xtea_engine1|sum_reg|output [3] & ((\xtea_engine1|key_mux|o_data[3]~21_combout  & (\xtea_engine1|op_temp2[2]~5  & VCC)) # (!\xtea_engine1|key_mux|o_data[3]~21_combout  & (!\xtea_engine1|op_temp2[2]~5 )))) # 
// (!\xtea_engine1|sum_reg|output [3] & ((\xtea_engine1|key_mux|o_data[3]~21_combout  & (!\xtea_engine1|op_temp2[2]~5 )) # (!\xtea_engine1|key_mux|o_data[3]~21_combout  & ((\xtea_engine1|op_temp2[2]~5 ) # (GND)))))
// \xtea_engine1|op_temp2[3]~7  = CARRY((\xtea_engine1|sum_reg|output [3] & (!\xtea_engine1|key_mux|o_data[3]~21_combout  & !\xtea_engine1|op_temp2[2]~5 )) # (!\xtea_engine1|sum_reg|output [3] & ((!\xtea_engine1|op_temp2[2]~5 ) # 
// (!\xtea_engine1|key_mux|o_data[3]~21_combout ))))

	.dataa(\xtea_engine1|sum_reg|output [3]),
	.datab(\xtea_engine1|key_mux|o_data[3]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp2[2]~5 ),
	.combout(\xtea_engine1|op_temp2[3]~6_combout ),
	.cout(\xtea_engine1|op_temp2[3]~7 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp2[3]~6 .lut_mask = 16'h9617;
defparam \xtea_engine1|op_temp2[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneive_lcell_comb \xtea_engine1|op_temp2[4]~8 (
// Equation(s):
// \xtea_engine1|op_temp2[4]~8_combout  = ((\xtea_engine1|sum_reg|output [4] $ (\xtea_engine1|key_mux|o_data[4]~19_combout  $ (!\xtea_engine1|op_temp2[3]~7 )))) # (GND)
// \xtea_engine1|op_temp2[4]~9  = CARRY((\xtea_engine1|sum_reg|output [4] & ((\xtea_engine1|key_mux|o_data[4]~19_combout ) # (!\xtea_engine1|op_temp2[3]~7 ))) # (!\xtea_engine1|sum_reg|output [4] & (\xtea_engine1|key_mux|o_data[4]~19_combout  & 
// !\xtea_engine1|op_temp2[3]~7 )))

	.dataa(\xtea_engine1|sum_reg|output [4]),
	.datab(\xtea_engine1|key_mux|o_data[4]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp2[3]~7 ),
	.combout(\xtea_engine1|op_temp2[4]~8_combout ),
	.cout(\xtea_engine1|op_temp2[4]~9 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp2[4]~8 .lut_mask = 16'h698E;
defparam \xtea_engine1|op_temp2[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \xtea_engine1|op_temp2[5]~10 (
// Equation(s):
// \xtea_engine1|op_temp2[5]~10_combout  = (\xtea_engine1|key_mux|o_data[5]~17_combout  & ((\xtea_engine1|sum_reg|output [5] & (\xtea_engine1|op_temp2[4]~9  & VCC)) # (!\xtea_engine1|sum_reg|output [5] & (!\xtea_engine1|op_temp2[4]~9 )))) # 
// (!\xtea_engine1|key_mux|o_data[5]~17_combout  & ((\xtea_engine1|sum_reg|output [5] & (!\xtea_engine1|op_temp2[4]~9 )) # (!\xtea_engine1|sum_reg|output [5] & ((\xtea_engine1|op_temp2[4]~9 ) # (GND)))))
// \xtea_engine1|op_temp2[5]~11  = CARRY((\xtea_engine1|key_mux|o_data[5]~17_combout  & (!\xtea_engine1|sum_reg|output [5] & !\xtea_engine1|op_temp2[4]~9 )) # (!\xtea_engine1|key_mux|o_data[5]~17_combout  & ((!\xtea_engine1|op_temp2[4]~9 ) # 
// (!\xtea_engine1|sum_reg|output [5]))))

	.dataa(\xtea_engine1|key_mux|o_data[5]~17_combout ),
	.datab(\xtea_engine1|sum_reg|output [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp2[4]~9 ),
	.combout(\xtea_engine1|op_temp2[5]~10_combout ),
	.cout(\xtea_engine1|op_temp2[5]~11 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp2[5]~10 .lut_mask = 16'h9617;
defparam \xtea_engine1|op_temp2[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \xtea_engine1|op_temp2[6]~12 (
// Equation(s):
// \xtea_engine1|op_temp2[6]~12_combout  = ((\xtea_engine1|sum_reg|output [6] $ (\xtea_engine1|key_mux|o_data[6]~15_combout  $ (!\xtea_engine1|op_temp2[5]~11 )))) # (GND)
// \xtea_engine1|op_temp2[6]~13  = CARRY((\xtea_engine1|sum_reg|output [6] & ((\xtea_engine1|key_mux|o_data[6]~15_combout ) # (!\xtea_engine1|op_temp2[5]~11 ))) # (!\xtea_engine1|sum_reg|output [6] & (\xtea_engine1|key_mux|o_data[6]~15_combout  & 
// !\xtea_engine1|op_temp2[5]~11 )))

	.dataa(\xtea_engine1|sum_reg|output [6]),
	.datab(\xtea_engine1|key_mux|o_data[6]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp2[5]~11 ),
	.combout(\xtea_engine1|op_temp2[6]~12_combout ),
	.cout(\xtea_engine1|op_temp2[6]~13 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp2[6]~12 .lut_mask = 16'h698E;
defparam \xtea_engine1|op_temp2[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneive_lcell_comb \xtea_engine1|op_temp2[7]~14 (
// Equation(s):
// \xtea_engine1|op_temp2[7]~14_combout  = (\xtea_engine1|sum_reg|output [7] & ((\xtea_engine1|key_mux|o_data[7]~13_combout  & (\xtea_engine1|op_temp2[6]~13  & VCC)) # (!\xtea_engine1|key_mux|o_data[7]~13_combout  & (!\xtea_engine1|op_temp2[6]~13 )))) # 
// (!\xtea_engine1|sum_reg|output [7] & ((\xtea_engine1|key_mux|o_data[7]~13_combout  & (!\xtea_engine1|op_temp2[6]~13 )) # (!\xtea_engine1|key_mux|o_data[7]~13_combout  & ((\xtea_engine1|op_temp2[6]~13 ) # (GND)))))
// \xtea_engine1|op_temp2[7]~15  = CARRY((\xtea_engine1|sum_reg|output [7] & (!\xtea_engine1|key_mux|o_data[7]~13_combout  & !\xtea_engine1|op_temp2[6]~13 )) # (!\xtea_engine1|sum_reg|output [7] & ((!\xtea_engine1|op_temp2[6]~13 ) # 
// (!\xtea_engine1|key_mux|o_data[7]~13_combout ))))

	.dataa(\xtea_engine1|sum_reg|output [7]),
	.datab(\xtea_engine1|key_mux|o_data[7]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp2[6]~13 ),
	.combout(\xtea_engine1|op_temp2[7]~14_combout ),
	.cout(\xtea_engine1|op_temp2[7]~15 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp2[7]~14 .lut_mask = 16'h9617;
defparam \xtea_engine1|op_temp2[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \xtea_engine1|op_temp2[8]~16 (
// Equation(s):
// \xtea_engine1|op_temp2[8]~16_combout  = ((\xtea_engine1|sum_reg|output [8] $ (\xtea_engine1|key_mux|o_data[8]~11_combout  $ (!\xtea_engine1|op_temp2[7]~15 )))) # (GND)
// \xtea_engine1|op_temp2[8]~17  = CARRY((\xtea_engine1|sum_reg|output [8] & ((\xtea_engine1|key_mux|o_data[8]~11_combout ) # (!\xtea_engine1|op_temp2[7]~15 ))) # (!\xtea_engine1|sum_reg|output [8] & (\xtea_engine1|key_mux|o_data[8]~11_combout  & 
// !\xtea_engine1|op_temp2[7]~15 )))

	.dataa(\xtea_engine1|sum_reg|output [8]),
	.datab(\xtea_engine1|key_mux|o_data[8]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp2[7]~15 ),
	.combout(\xtea_engine1|op_temp2[8]~16_combout ),
	.cout(\xtea_engine1|op_temp2[8]~17 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp2[8]~16 .lut_mask = 16'h698E;
defparam \xtea_engine1|op_temp2[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \xtea_engine1|op_temp2[9]~18 (
// Equation(s):
// \xtea_engine1|op_temp2[9]~18_combout  = (\xtea_engine1|sum_reg|output [9] & ((\xtea_engine1|key_mux|o_data[9]~9_combout  & (\xtea_engine1|op_temp2[8]~17  & VCC)) # (!\xtea_engine1|key_mux|o_data[9]~9_combout  & (!\xtea_engine1|op_temp2[8]~17 )))) # 
// (!\xtea_engine1|sum_reg|output [9] & ((\xtea_engine1|key_mux|o_data[9]~9_combout  & (!\xtea_engine1|op_temp2[8]~17 )) # (!\xtea_engine1|key_mux|o_data[9]~9_combout  & ((\xtea_engine1|op_temp2[8]~17 ) # (GND)))))
// \xtea_engine1|op_temp2[9]~19  = CARRY((\xtea_engine1|sum_reg|output [9] & (!\xtea_engine1|key_mux|o_data[9]~9_combout  & !\xtea_engine1|op_temp2[8]~17 )) # (!\xtea_engine1|sum_reg|output [9] & ((!\xtea_engine1|op_temp2[8]~17 ) # 
// (!\xtea_engine1|key_mux|o_data[9]~9_combout ))))

	.dataa(\xtea_engine1|sum_reg|output [9]),
	.datab(\xtea_engine1|key_mux|o_data[9]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp2[8]~17 ),
	.combout(\xtea_engine1|op_temp2[9]~18_combout ),
	.cout(\xtea_engine1|op_temp2[9]~19 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp2[9]~18 .lut_mask = 16'h9617;
defparam \xtea_engine1|op_temp2[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneive_lcell_comb \xtea_engine1|op_temp2[10]~20 (
// Equation(s):
// \xtea_engine1|op_temp2[10]~20_combout  = ((\xtea_engine1|sum_reg|output [10] $ (\xtea_engine1|key_mux|o_data[10]~7_combout  $ (!\xtea_engine1|op_temp2[9]~19 )))) # (GND)
// \xtea_engine1|op_temp2[10]~21  = CARRY((\xtea_engine1|sum_reg|output [10] & ((\xtea_engine1|key_mux|o_data[10]~7_combout ) # (!\xtea_engine1|op_temp2[9]~19 ))) # (!\xtea_engine1|sum_reg|output [10] & (\xtea_engine1|key_mux|o_data[10]~7_combout  & 
// !\xtea_engine1|op_temp2[9]~19 )))

	.dataa(\xtea_engine1|sum_reg|output [10]),
	.datab(\xtea_engine1|key_mux|o_data[10]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp2[9]~19 ),
	.combout(\xtea_engine1|op_temp2[10]~20_combout ),
	.cout(\xtea_engine1|op_temp2[10]~21 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp2[10]~20 .lut_mask = 16'h698E;
defparam \xtea_engine1|op_temp2[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneive_lcell_comb \xtea_engine1|op_temp2[11]~22 (
// Equation(s):
// \xtea_engine1|op_temp2[11]~22_combout  = (\xtea_engine1|sum_reg|output [11] & ((\xtea_engine1|key_mux|o_data[11]~5_combout  & (\xtea_engine1|op_temp2[10]~21  & VCC)) # (!\xtea_engine1|key_mux|o_data[11]~5_combout  & (!\xtea_engine1|op_temp2[10]~21 )))) # 
// (!\xtea_engine1|sum_reg|output [11] & ((\xtea_engine1|key_mux|o_data[11]~5_combout  & (!\xtea_engine1|op_temp2[10]~21 )) # (!\xtea_engine1|key_mux|o_data[11]~5_combout  & ((\xtea_engine1|op_temp2[10]~21 ) # (GND)))))
// \xtea_engine1|op_temp2[11]~23  = CARRY((\xtea_engine1|sum_reg|output [11] & (!\xtea_engine1|key_mux|o_data[11]~5_combout  & !\xtea_engine1|op_temp2[10]~21 )) # (!\xtea_engine1|sum_reg|output [11] & ((!\xtea_engine1|op_temp2[10]~21 ) # 
// (!\xtea_engine1|key_mux|o_data[11]~5_combout ))))

	.dataa(\xtea_engine1|sum_reg|output [11]),
	.datab(\xtea_engine1|key_mux|o_data[11]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp2[10]~21 ),
	.combout(\xtea_engine1|op_temp2[11]~22_combout ),
	.cout(\xtea_engine1|op_temp2[11]~23 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp2[11]~22 .lut_mask = 16'h9617;
defparam \xtea_engine1|op_temp2[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneive_lcell_comb \xtea_engine1|op_temp2[12]~24 (
// Equation(s):
// \xtea_engine1|op_temp2[12]~24_combout  = ((\xtea_engine1|key_mux|o_data[12]~3_combout  $ (\xtea_engine1|sum_reg|output [12] $ (!\xtea_engine1|op_temp2[11]~23 )))) # (GND)
// \xtea_engine1|op_temp2[12]~25  = CARRY((\xtea_engine1|key_mux|o_data[12]~3_combout  & ((\xtea_engine1|sum_reg|output [12]) # (!\xtea_engine1|op_temp2[11]~23 ))) # (!\xtea_engine1|key_mux|o_data[12]~3_combout  & (\xtea_engine1|sum_reg|output [12] & 
// !\xtea_engine1|op_temp2[11]~23 )))

	.dataa(\xtea_engine1|key_mux|o_data[12]~3_combout ),
	.datab(\xtea_engine1|sum_reg|output [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp2[11]~23 ),
	.combout(\xtea_engine1|op_temp2[12]~24_combout ),
	.cout(\xtea_engine1|op_temp2[12]~25 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp2[12]~24 .lut_mask = 16'h698E;
defparam \xtea_engine1|op_temp2[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneive_lcell_comb \xtea_engine1|op_temp2[13]~26 (
// Equation(s):
// \xtea_engine1|op_temp2[13]~26_combout  = (\xtea_engine1|key_mux|o_data[13]~1_combout  & ((\xtea_engine1|sum_reg|output [13] & (\xtea_engine1|op_temp2[12]~25  & VCC)) # (!\xtea_engine1|sum_reg|output [13] & (!\xtea_engine1|op_temp2[12]~25 )))) # 
// (!\xtea_engine1|key_mux|o_data[13]~1_combout  & ((\xtea_engine1|sum_reg|output [13] & (!\xtea_engine1|op_temp2[12]~25 )) # (!\xtea_engine1|sum_reg|output [13] & ((\xtea_engine1|op_temp2[12]~25 ) # (GND)))))
// \xtea_engine1|op_temp2[13]~27  = CARRY((\xtea_engine1|key_mux|o_data[13]~1_combout  & (!\xtea_engine1|sum_reg|output [13] & !\xtea_engine1|op_temp2[12]~25 )) # (!\xtea_engine1|key_mux|o_data[13]~1_combout  & ((!\xtea_engine1|op_temp2[12]~25 ) # 
// (!\xtea_engine1|sum_reg|output [13]))))

	.dataa(\xtea_engine1|key_mux|o_data[13]~1_combout ),
	.datab(\xtea_engine1|sum_reg|output [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp2[12]~25 ),
	.combout(\xtea_engine1|op_temp2[13]~26_combout ),
	.cout(\xtea_engine1|op_temp2[13]~27 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp2[13]~26 .lut_mask = 16'h9617;
defparam \xtea_engine1|op_temp2[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \xtea_engine1|op_temp2[14]~28 (
// Equation(s):
// \xtea_engine1|op_temp2[14]~28_combout  = ((\xtea_engine1|sum_reg|output [14] $ (\xtea_engine1|key_mux|o_data[14]~43_combout  $ (!\xtea_engine1|op_temp2[13]~27 )))) # (GND)
// \xtea_engine1|op_temp2[14]~29  = CARRY((\xtea_engine1|sum_reg|output [14] & ((\xtea_engine1|key_mux|o_data[14]~43_combout ) # (!\xtea_engine1|op_temp2[13]~27 ))) # (!\xtea_engine1|sum_reg|output [14] & (\xtea_engine1|key_mux|o_data[14]~43_combout  & 
// !\xtea_engine1|op_temp2[13]~27 )))

	.dataa(\xtea_engine1|sum_reg|output [14]),
	.datab(\xtea_engine1|key_mux|o_data[14]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp2[13]~27 ),
	.combout(\xtea_engine1|op_temp2[14]~28_combout ),
	.cout(\xtea_engine1|op_temp2[14]~29 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp2[14]~28 .lut_mask = 16'h698E;
defparam \xtea_engine1|op_temp2[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneive_lcell_comb \xtea_engine1|op_temp2[15]~30 (
// Equation(s):
// \xtea_engine1|op_temp2[15]~30_combout  = (\xtea_engine1|sum_reg|output [15] & ((\xtea_engine1|key_mux|o_data[15]~41_combout  & (\xtea_engine1|op_temp2[14]~29  & VCC)) # (!\xtea_engine1|key_mux|o_data[15]~41_combout  & (!\xtea_engine1|op_temp2[14]~29 )))) 
// # (!\xtea_engine1|sum_reg|output [15] & ((\xtea_engine1|key_mux|o_data[15]~41_combout  & (!\xtea_engine1|op_temp2[14]~29 )) # (!\xtea_engine1|key_mux|o_data[15]~41_combout  & ((\xtea_engine1|op_temp2[14]~29 ) # (GND)))))
// \xtea_engine1|op_temp2[15]~31  = CARRY((\xtea_engine1|sum_reg|output [15] & (!\xtea_engine1|key_mux|o_data[15]~41_combout  & !\xtea_engine1|op_temp2[14]~29 )) # (!\xtea_engine1|sum_reg|output [15] & ((!\xtea_engine1|op_temp2[14]~29 ) # 
// (!\xtea_engine1|key_mux|o_data[15]~41_combout ))))

	.dataa(\xtea_engine1|sum_reg|output [15]),
	.datab(\xtea_engine1|key_mux|o_data[15]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp2[14]~29 ),
	.combout(\xtea_engine1|op_temp2[15]~30_combout ),
	.cout(\xtea_engine1|op_temp2[15]~31 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp2[15]~30 .lut_mask = 16'h9617;
defparam \xtea_engine1|op_temp2[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneive_lcell_comb \sreg_msg|reg_data[4]~feeder (
// Equation(s):
// \sreg_msg|reg_data[4]~feeder_combout  = \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [4]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[4]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N21
dffeas \sreg_msg|reg_data[4] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[4] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneive_lcell_comb \sreg_msg|reg_data[12]~feeder (
// Equation(s):
// \sreg_msg|reg_data[12]~feeder_combout  = \sreg_msg|reg_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sreg_msg|reg_data [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[12]~feeder .lut_mask = 16'hF0F0;
defparam \sreg_msg|reg_data[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N13
dffeas \sreg_msg|reg_data[12] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[12] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N19
dffeas \sreg_msg|reg_data[20] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_msg|reg_data [12]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[20] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
cycloneive_lcell_comb \sreg_msg|reg_data[28]~feeder (
// Equation(s):
// \sreg_msg|reg_data[28]~feeder_combout  = \sreg_msg|reg_data [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_msg|reg_data [20]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[28]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N25
dffeas \sreg_msg|reg_data[28] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[28] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N22
cycloneive_lcell_comb \sreg_msg|reg_data[36]~feeder (
// Equation(s):
// \sreg_msg|reg_data[36]~feeder_combout  = \sreg_msg|reg_data [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_msg|reg_data [28]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[36]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N23
dffeas \sreg_msg|reg_data[36] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [36]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[36] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N29
dffeas \sreg_msg|reg_data[44] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_msg|reg_data [36]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [44]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[44] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
cycloneive_lcell_comb \sreg_msg|reg_data[52]~feeder (
// Equation(s):
// \sreg_msg|reg_data[52]~feeder_combout  = \sreg_msg|reg_data [44]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_msg|reg_data [44]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[52]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N15
dffeas \sreg_msg|reg_data[52] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [52]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[52] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
cycloneive_lcell_comb \xtea_engine1|v1_mux|o_data[20]~5 (
// Equation(s):
// \xtea_engine1|v1_mux|o_data[20]~5_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [20])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~64_combout )))

	.dataa(\sreg_msg|reg_data [20]),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|sel_v0~combout ),
	.datad(\xtea_engine1|Add4~64_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v1_mux|o_data[20]~5_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v1_mux|o_data[20]~5 .lut_mask = 16'hAFA0;
defparam \xtea_engine1|v1_mux|o_data[20]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneive_lcell_comb \xtea_engine1|fsm|WideOr6 (
// Equation(s):
// \xtea_engine1|fsm|WideOr6~combout  = (\xtea_engine1|fsm|currentState.s_done~q ) # ((\xtea_engine1|fsm|currentState.s_op_0~q ) # ((\xtea_engine1|fsm|currentState.s_op_done~q ) # (\xtea_engine1|fsm|currentState.s_sum~q )))

	.dataa(\xtea_engine1|fsm|currentState.s_done~q ),
	.datab(\xtea_engine1|fsm|currentState.s_op_0~q ),
	.datac(\xtea_engine1|fsm|currentState.s_op_done~q ),
	.datad(\xtea_engine1|fsm|currentState.s_sum~q ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|WideOr6~combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|WideOr6 .lut_mask = 16'hFFFE;
defparam \xtea_engine1|fsm|WideOr6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \xtea_engine1|fsm|en_v1 (
// Equation(s):
// \xtea_engine1|fsm|en_v1~combout  = (GLOBAL(\xtea_engine1|fsm|operation~1clkctrl_outclk ) & ((!\xtea_engine1|fsm|WideOr6~combout ))) # (!GLOBAL(\xtea_engine1|fsm|operation~1clkctrl_outclk ) & (\xtea_engine1|fsm|en_v1~combout ))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|en_v1~combout ),
	.datac(\xtea_engine1|fsm|WideOr6~combout ),
	.datad(\xtea_engine1|fsm|operation~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\xtea_engine1|fsm|en_v1~combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|fsm|en_v1 .lut_mask = 16'h0FCC;
defparam \xtea_engine1|fsm|en_v1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N9
dffeas \xtea_engine1|v1_reg|output[20] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v1_mux|o_data[20]~5_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v1_reg|output [20]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v1_reg|output[20] .is_wysiwyg = "true";
defparam \xtea_engine1|v1_reg|output[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N12
cycloneive_lcell_comb \xtea_engine1|op_mux2|o_data[20]~15 (
// Equation(s):
// \xtea_engine1|op_mux2|o_data[20]~15_combout  = (\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [20]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [20]))

	.dataa(\xtea_engine1|v0_reg|output [20]),
	.datab(\xtea_engine1|v1_reg|output [20]),
	.datac(\xtea_engine1|fsm|operation~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux2|o_data[20]~15_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux2|o_data[20]~15 .lut_mask = 16'hCACA;
defparam \xtea_engine1|op_mux2|o_data[20]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneive_lcell_comb \sreg_msg|reg_data[1]~feeder (
// Equation(s):
// \sreg_msg|reg_data[1]~feeder_combout  = \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[1]~feeder .lut_mask = 16'hF0F0;
defparam \sreg_msg|reg_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N17
dffeas \sreg_msg|reg_data[1] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[1] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneive_lcell_comb \sreg_msg|reg_data[9]~feeder (
// Equation(s):
// \sreg_msg|reg_data[9]~feeder_combout  = \sreg_msg|reg_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_msg|reg_data [1]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[9]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N27
dffeas \sreg_msg|reg_data[9] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[9] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N21
dffeas \sreg_msg|reg_data[17] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_msg|reg_data [9]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[17] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneive_lcell_comb \sreg_msg|reg_data[25]~feeder (
// Equation(s):
// \sreg_msg|reg_data[25]~feeder_combout  = \sreg_msg|reg_data [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_msg|reg_data [17]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[25]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N25
dffeas \sreg_msg|reg_data[25] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[25] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneive_lcell_comb \sreg_msg|reg_data[33]~feeder (
// Equation(s):
// \sreg_msg|reg_data[33]~feeder_combout  = \sreg_msg|reg_data [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_msg|reg_data [25]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[33]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N5
dffeas \sreg_msg|reg_data[33] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [33]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[33] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N13
dffeas \sreg_msg|reg_data[41] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_msg|reg_data [33]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [41]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[41] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneive_lcell_comb \sreg_msg|reg_data[49]~feeder (
// Equation(s):
// \sreg_msg|reg_data[49]~feeder_combout  = \sreg_msg|reg_data [41]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_msg|reg_data [41]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[49]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N29
dffeas \sreg_msg|reg_data[49] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [49]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[49] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneive_lcell_comb \sreg_msg|reg_data[57]~feeder (
// Equation(s):
// \sreg_msg|reg_data[57]~feeder_combout  = \sreg_msg|reg_data [49]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_msg|reg_data [49]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[57]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N19
dffeas \sreg_msg|reg_data[57] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [57]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[57] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \xtea_engine1|v0_mux|o_data[25]~31 (
// Equation(s):
// \xtea_engine1|v0_mux|o_data[25]~31_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [57])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~82_combout )))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|sel_v0~combout ),
	.datac(\sreg_msg|reg_data [57]),
	.datad(\xtea_engine1|Add4~82_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v0_mux|o_data[25]~31_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v0_mux|o_data[25]~31 .lut_mask = 16'hF3C0;
defparam \xtea_engine1|v0_mux|o_data[25]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N21
dffeas \xtea_engine1|v0_reg|output[25] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v0_mux|o_data[25]~31_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v0_reg|output [25]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v0_reg|output[25] .is_wysiwyg = "true";
defparam \xtea_engine1|v0_reg|output[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \xtea_engine1|op_mux2|o_data[25]~26 (
// Equation(s):
// \xtea_engine1|op_mux2|o_data[25]~26_combout  = (\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [25]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [25]))

	.dataa(\xtea_engine1|v0_reg|output [25]),
	.datab(gnd),
	.datac(\xtea_engine1|v1_reg|output [25]),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux2|o_data[25]~26_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux2|o_data[25]~26 .lut_mask = 16'hF0AA;
defparam \xtea_engine1|op_mux2|o_data[25]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \xtea_engine1|op_mux|o_data[25]~23 (
// Equation(s):
// \xtea_engine1|op_mux|o_data[25]~23_combout  = (\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [25]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [25]))

	.dataa(\xtea_engine1|v1_reg|output [25]),
	.datab(\xtea_engine1|v0_reg|output [25]),
	.datac(gnd),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux|o_data[25]~23_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux|o_data[25]~23 .lut_mask = 16'hCCAA;
defparam \xtea_engine1|op_mux|o_data[25]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneive_lcell_comb \sreg_msg|reg_data[6]~feeder (
// Equation(s):
// \sreg_msg|reg_data[6]~feeder_combout  = \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[6]~feeder .lut_mask = 16'hF0F0;
defparam \sreg_msg|reg_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N11
dffeas \sreg_msg|reg_data[6] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[6] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N27
dffeas \sreg_msg|reg_data[14] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_msg|reg_data [6]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[14] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N29
dffeas \sreg_msg|reg_data[22] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_msg|reg_data [14]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[22] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneive_lcell_comb \sreg_msg|reg_data[30]~feeder (
// Equation(s):
// \sreg_msg|reg_data[30]~feeder_combout  = \sreg_msg|reg_data [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sreg_msg|reg_data [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[30]~feeder .lut_mask = 16'hF0F0;
defparam \sreg_msg|reg_data[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N7
dffeas \sreg_msg|reg_data[30] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[30] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \sreg_msg|reg_data[38]~feeder (
// Equation(s):
// \sreg_msg|reg_data[38]~feeder_combout  = \sreg_msg|reg_data [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_msg|reg_data [30]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[38]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N1
dffeas \sreg_msg|reg_data[38] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [38]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[38] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N3
dffeas \sreg_msg|reg_data[46] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_msg|reg_data [38]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [46]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[46] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneive_lcell_comb \sreg_msg|reg_data[54]~feeder (
// Equation(s):
// \sreg_msg|reg_data[54]~feeder_combout  = \sreg_msg|reg_data [46]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_msg|reg_data [46]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[54]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N23
dffeas \sreg_msg|reg_data[54] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [54]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[54] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[54] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N11
dffeas \sreg_msg|reg_data[62] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_msg|reg_data [54]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [62]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[62] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneive_lcell_comb \xtea_engine1|v1_mux|o_data[30]~15 (
// Equation(s):
// \xtea_engine1|v1_mux|o_data[30]~15_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [30])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~93_combout )))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|sel_v0~combout ),
	.datac(\sreg_msg|reg_data [30]),
	.datad(\xtea_engine1|Add4~93_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v1_mux|o_data[30]~15_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v1_mux|o_data[30]~15 .lut_mask = 16'hF3C0;
defparam \xtea_engine1|v1_mux|o_data[30]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N29
dffeas \xtea_engine1|v1_reg|output[30] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v1_mux|o_data[30]~15_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v1_reg|output [30]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v1_reg|output[30] .is_wysiwyg = "true";
defparam \xtea_engine1|v1_reg|output[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
cycloneive_lcell_comb \xtea_engine1|op_mux|o_data[30]~30 (
// Equation(s):
// \xtea_engine1|op_mux|o_data[30]~30_combout  = (\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [30]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [30]))

	.dataa(\xtea_engine1|v1_reg|output [30]),
	.datab(gnd),
	.datac(\xtea_engine1|v0_reg|output [30]),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux|o_data[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux|o_data[30]~30 .lut_mask = 16'hF0AA;
defparam \xtea_engine1|op_mux|o_data[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N25
dffeas \sreg_msg|reg_data[50] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_msg|reg_data [42]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [50]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[50] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[50] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N15
dffeas \sreg_msg|reg_data[58] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_msg|reg_data [50]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [58]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[58] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \xtea_engine1|v1_mux|o_data[31]~27 (
// Equation(s):
// \xtea_engine1|v1_mux|o_data[31]~27_combout  = (\xtea_engine1|fsm|sel_v0~combout  & ((\sreg_msg|reg_data [31]))) # (!\xtea_engine1|fsm|sel_v0~combout  & (\xtea_engine1|Add4~96_combout ))

	.dataa(\xtea_engine1|fsm|sel_v0~combout ),
	.datab(gnd),
	.datac(\xtea_engine1|Add4~96_combout ),
	.datad(\sreg_msg|reg_data [31]),
	.cin(gnd),
	.combout(\xtea_engine1|v1_mux|o_data[31]~27_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v1_mux|o_data[31]~27 .lut_mask = 16'hFA50;
defparam \xtea_engine1|v1_mux|o_data[31]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N13
dffeas \xtea_engine1|v1_reg|output[31] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v1_mux|o_data[31]~27_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v1_reg|output [31]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v1_reg|output[31] .is_wysiwyg = "true";
defparam \xtea_engine1|v1_reg|output[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneive_lcell_comb \xtea_engine1|op_mux2|o_data[31]~31 (
// Equation(s):
// \xtea_engine1|op_mux2|o_data[31]~31_combout  = (\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [31])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [31])))

	.dataa(\xtea_engine1|v1_reg|output [31]),
	.datab(\xtea_engine1|v0_reg|output [31]),
	.datac(gnd),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux2|o_data[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux2|o_data[31]~31 .lut_mask = 16'hAACC;
defparam \xtea_engine1|op_mux2|o_data[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneive_lcell_comb \xtea_engine1|sum_reg|output[16]~64 (
// Equation(s):
// \xtea_engine1|sum_reg|output[16]~64_combout  = ((\sreg_ende|reg_data [0] $ (\xtea_engine1|sum_reg|output [16] $ (!\xtea_engine1|sum_reg|output[15]~63 )))) # (GND)
// \xtea_engine1|sum_reg|output[16]~65  = CARRY((\sreg_ende|reg_data [0] & ((\xtea_engine1|sum_reg|output [16]) # (!\xtea_engine1|sum_reg|output[15]~63 ))) # (!\sreg_ende|reg_data [0] & (\xtea_engine1|sum_reg|output [16] & 
// !\xtea_engine1|sum_reg|output[15]~63 )))

	.dataa(\sreg_ende|reg_data [0]),
	.datab(\xtea_engine1|sum_reg|output [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|sum_reg|output[15]~63 ),
	.combout(\xtea_engine1|sum_reg|output[16]~64_combout ),
	.cout(\xtea_engine1|sum_reg|output[16]~65 ));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[16]~64 .lut_mask = 16'h698E;
defparam \xtea_engine1|sum_reg|output[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N1
dffeas \xtea_engine1|sum_reg|output[16] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|sum_reg|output[16]~64_combout ),
	.asdata(\sreg_ende|reg_data[0]~_wirecell_combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xtea_engine1|fsm|sel_v0~combout ),
	.ena(\xtea_engine1|fsm|en_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|sum_reg|output [16]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[16] .is_wysiwyg = "true";
defparam \xtea_engine1|sum_reg|output[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneive_lcell_comb \xtea_engine1|sum_reg|output[17]~66 (
// Equation(s):
// \xtea_engine1|sum_reg|output[17]~66_combout  = (\sreg_ende|reg_data [0] & ((\xtea_engine1|sum_reg|output [17] & (\xtea_engine1|sum_reg|output[16]~65  & VCC)) # (!\xtea_engine1|sum_reg|output [17] & (!\xtea_engine1|sum_reg|output[16]~65 )))) # 
// (!\sreg_ende|reg_data [0] & ((\xtea_engine1|sum_reg|output [17] & (!\xtea_engine1|sum_reg|output[16]~65 )) # (!\xtea_engine1|sum_reg|output [17] & ((\xtea_engine1|sum_reg|output[16]~65 ) # (GND)))))
// \xtea_engine1|sum_reg|output[17]~67  = CARRY((\sreg_ende|reg_data [0] & (!\xtea_engine1|sum_reg|output [17] & !\xtea_engine1|sum_reg|output[16]~65 )) # (!\sreg_ende|reg_data [0] & ((!\xtea_engine1|sum_reg|output[16]~65 ) # (!\xtea_engine1|sum_reg|output 
// [17]))))

	.dataa(\sreg_ende|reg_data [0]),
	.datab(\xtea_engine1|sum_reg|output [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|sum_reg|output[16]~65 ),
	.combout(\xtea_engine1|sum_reg|output[17]~66_combout ),
	.cout(\xtea_engine1|sum_reg|output[17]~67 ));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[17]~66 .lut_mask = 16'h9617;
defparam \xtea_engine1|sum_reg|output[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N3
dffeas \xtea_engine1|sum_reg|output[17] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|sum_reg|output[17]~66_combout ),
	.asdata(\sreg_ende|reg_data[0]~_wirecell_combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xtea_engine1|fsm|sel_v0~combout ),
	.ena(\xtea_engine1|fsm|en_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|sum_reg|output [17]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[17] .is_wysiwyg = "true";
defparam \xtea_engine1|sum_reg|output[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneive_lcell_comb \xtea_engine1|sum_reg|output[18]~68 (
// Equation(s):
// \xtea_engine1|sum_reg|output[18]~68_combout  = ((\sreg_ende|reg_data [0] $ (\xtea_engine1|sum_reg|output [18] $ (!\xtea_engine1|sum_reg|output[17]~67 )))) # (GND)
// \xtea_engine1|sum_reg|output[18]~69  = CARRY((\sreg_ende|reg_data [0] & ((\xtea_engine1|sum_reg|output [18]) # (!\xtea_engine1|sum_reg|output[17]~67 ))) # (!\sreg_ende|reg_data [0] & (\xtea_engine1|sum_reg|output [18] & 
// !\xtea_engine1|sum_reg|output[17]~67 )))

	.dataa(\sreg_ende|reg_data [0]),
	.datab(\xtea_engine1|sum_reg|output [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|sum_reg|output[17]~67 ),
	.combout(\xtea_engine1|sum_reg|output[18]~68_combout ),
	.cout(\xtea_engine1|sum_reg|output[18]~69 ));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[18]~68 .lut_mask = 16'h698E;
defparam \xtea_engine1|sum_reg|output[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N5
dffeas \xtea_engine1|sum_reg|output[18] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|sum_reg|output[18]~68_combout ),
	.asdata(\sreg_ende|reg_data[0]~_wirecell_combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xtea_engine1|fsm|sel_v0~combout ),
	.ena(\xtea_engine1|fsm|en_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|sum_reg|output [18]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[18] .is_wysiwyg = "true";
defparam \xtea_engine1|sum_reg|output[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneive_lcell_comb \xtea_engine1|sum_reg|output[19]~70 (
// Equation(s):
// \xtea_engine1|sum_reg|output[19]~70_combout  = (\sreg_ende|reg_data [0] & ((\xtea_engine1|sum_reg|output [19] & (!\xtea_engine1|sum_reg|output[18]~69 )) # (!\xtea_engine1|sum_reg|output [19] & ((\xtea_engine1|sum_reg|output[18]~69 ) # (GND))))) # 
// (!\sreg_ende|reg_data [0] & ((\xtea_engine1|sum_reg|output [19] & (\xtea_engine1|sum_reg|output[18]~69  & VCC)) # (!\xtea_engine1|sum_reg|output [19] & (!\xtea_engine1|sum_reg|output[18]~69 ))))
// \xtea_engine1|sum_reg|output[19]~71  = CARRY((\sreg_ende|reg_data [0] & ((!\xtea_engine1|sum_reg|output[18]~69 ) # (!\xtea_engine1|sum_reg|output [19]))) # (!\sreg_ende|reg_data [0] & (!\xtea_engine1|sum_reg|output [19] & 
// !\xtea_engine1|sum_reg|output[18]~69 )))

	.dataa(\sreg_ende|reg_data [0]),
	.datab(\xtea_engine1|sum_reg|output [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|sum_reg|output[18]~69 ),
	.combout(\xtea_engine1|sum_reg|output[19]~70_combout ),
	.cout(\xtea_engine1|sum_reg|output[19]~71 ));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[19]~70 .lut_mask = 16'h692B;
defparam \xtea_engine1|sum_reg|output[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N7
dffeas \xtea_engine1|sum_reg|output[19] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|sum_reg|output[19]~70_combout ),
	.asdata(\sreg_ende|reg_data[0]~_wirecell_combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xtea_engine1|fsm|sel_v0~combout ),
	.ena(\xtea_engine1|fsm|en_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|sum_reg|output [19]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[19] .is_wysiwyg = "true";
defparam \xtea_engine1|sum_reg|output[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneive_lcell_comb \xtea_engine1|sum_reg|output[20]~72 (
// Equation(s):
// \xtea_engine1|sum_reg|output[20]~72_combout  = ((\sreg_ende|reg_data [0] $ (\xtea_engine1|sum_reg|output [20] $ (!\xtea_engine1|sum_reg|output[19]~71 )))) # (GND)
// \xtea_engine1|sum_reg|output[20]~73  = CARRY((\sreg_ende|reg_data [0] & ((\xtea_engine1|sum_reg|output [20]) # (!\xtea_engine1|sum_reg|output[19]~71 ))) # (!\sreg_ende|reg_data [0] & (\xtea_engine1|sum_reg|output [20] & 
// !\xtea_engine1|sum_reg|output[19]~71 )))

	.dataa(\sreg_ende|reg_data [0]),
	.datab(\xtea_engine1|sum_reg|output [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|sum_reg|output[19]~71 ),
	.combout(\xtea_engine1|sum_reg|output[20]~72_combout ),
	.cout(\xtea_engine1|sum_reg|output[20]~73 ));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[20]~72 .lut_mask = 16'h698E;
defparam \xtea_engine1|sum_reg|output[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N9
dffeas \xtea_engine1|sum_reg|output[20] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|sum_reg|output[20]~72_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xtea_engine1|fsm|sel_v0~combout ),
	.ena(\xtea_engine1|fsm|en_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|sum_reg|output [20]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[20] .is_wysiwyg = "true";
defparam \xtea_engine1|sum_reg|output[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneive_lcell_comb \xtea_engine1|sum_reg|output[21]~74 (
// Equation(s):
// \xtea_engine1|sum_reg|output[21]~74_combout  = (\sreg_ende|reg_data [0] & ((\xtea_engine1|sum_reg|output [21] & (\xtea_engine1|sum_reg|output[20]~73  & VCC)) # (!\xtea_engine1|sum_reg|output [21] & (!\xtea_engine1|sum_reg|output[20]~73 )))) # 
// (!\sreg_ende|reg_data [0] & ((\xtea_engine1|sum_reg|output [21] & (!\xtea_engine1|sum_reg|output[20]~73 )) # (!\xtea_engine1|sum_reg|output [21] & ((\xtea_engine1|sum_reg|output[20]~73 ) # (GND)))))
// \xtea_engine1|sum_reg|output[21]~75  = CARRY((\sreg_ende|reg_data [0] & (!\xtea_engine1|sum_reg|output [21] & !\xtea_engine1|sum_reg|output[20]~73 )) # (!\sreg_ende|reg_data [0] & ((!\xtea_engine1|sum_reg|output[20]~73 ) # (!\xtea_engine1|sum_reg|output 
// [21]))))

	.dataa(\sreg_ende|reg_data [0]),
	.datab(\xtea_engine1|sum_reg|output [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|sum_reg|output[20]~73 ),
	.combout(\xtea_engine1|sum_reg|output[21]~74_combout ),
	.cout(\xtea_engine1|sum_reg|output[21]~75 ));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[21]~74 .lut_mask = 16'h9617;
defparam \xtea_engine1|sum_reg|output[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N11
dffeas \xtea_engine1|sum_reg|output[21] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|sum_reg|output[21]~74_combout ),
	.asdata(\sreg_ende|reg_data[0]~_wirecell_combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xtea_engine1|fsm|sel_v0~combout ),
	.ena(\xtea_engine1|fsm|en_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|sum_reg|output [21]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[21] .is_wysiwyg = "true";
defparam \xtea_engine1|sum_reg|output[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneive_lcell_comb \xtea_engine1|sum_reg|output[22]~76 (
// Equation(s):
// \xtea_engine1|sum_reg|output[22]~76_combout  = ((\sreg_ende|reg_data [0] $ (\xtea_engine1|sum_reg|output [22] $ (\xtea_engine1|sum_reg|output[21]~75 )))) # (GND)
// \xtea_engine1|sum_reg|output[22]~77  = CARRY((\sreg_ende|reg_data [0] & (\xtea_engine1|sum_reg|output [22] & !\xtea_engine1|sum_reg|output[21]~75 )) # (!\sreg_ende|reg_data [0] & ((\xtea_engine1|sum_reg|output [22]) # (!\xtea_engine1|sum_reg|output[21]~75 
// ))))

	.dataa(\sreg_ende|reg_data [0]),
	.datab(\xtea_engine1|sum_reg|output [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|sum_reg|output[21]~75 ),
	.combout(\xtea_engine1|sum_reg|output[22]~76_combout ),
	.cout(\xtea_engine1|sum_reg|output[22]~77 ));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[22]~76 .lut_mask = 16'h964D;
defparam \xtea_engine1|sum_reg|output[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N13
dffeas \xtea_engine1|sum_reg|output[22] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|sum_reg|output[22]~76_combout ),
	.asdata(\sreg_ende|reg_data[0]~_wirecell_combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xtea_engine1|fsm|sel_v0~combout ),
	.ena(\xtea_engine1|fsm|en_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|sum_reg|output [22]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[22] .is_wysiwyg = "true";
defparam \xtea_engine1|sum_reg|output[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneive_lcell_comb \xtea_engine1|sum_reg|output[23]~78 (
// Equation(s):
// \xtea_engine1|sum_reg|output[23]~78_combout  = (\sreg_ende|reg_data [0] & ((\xtea_engine1|sum_reg|output [23] & (!\xtea_engine1|sum_reg|output[22]~77 )) # (!\xtea_engine1|sum_reg|output [23] & ((\xtea_engine1|sum_reg|output[22]~77 ) # (GND))))) # 
// (!\sreg_ende|reg_data [0] & ((\xtea_engine1|sum_reg|output [23] & (\xtea_engine1|sum_reg|output[22]~77  & VCC)) # (!\xtea_engine1|sum_reg|output [23] & (!\xtea_engine1|sum_reg|output[22]~77 ))))
// \xtea_engine1|sum_reg|output[23]~79  = CARRY((\sreg_ende|reg_data [0] & ((!\xtea_engine1|sum_reg|output[22]~77 ) # (!\xtea_engine1|sum_reg|output [23]))) # (!\sreg_ende|reg_data [0] & (!\xtea_engine1|sum_reg|output [23] & 
// !\xtea_engine1|sum_reg|output[22]~77 )))

	.dataa(\sreg_ende|reg_data [0]),
	.datab(\xtea_engine1|sum_reg|output [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|sum_reg|output[22]~77 ),
	.combout(\xtea_engine1|sum_reg|output[23]~78_combout ),
	.cout(\xtea_engine1|sum_reg|output[23]~79 ));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[23]~78 .lut_mask = 16'h692B;
defparam \xtea_engine1|sum_reg|output[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N15
dffeas \xtea_engine1|sum_reg|output[23] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|sum_reg|output[23]~78_combout ),
	.asdata(\sreg_ende|reg_data[0]~_wirecell_combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xtea_engine1|fsm|sel_v0~combout ),
	.ena(\xtea_engine1|fsm|en_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|sum_reg|output [23]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[23] .is_wysiwyg = "true";
defparam \xtea_engine1|sum_reg|output[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneive_lcell_comb \xtea_engine1|sum_reg|output[24]~80 (
// Equation(s):
// \xtea_engine1|sum_reg|output[24]~80_combout  = ((\xtea_engine1|sum_reg|output [24] $ (\sreg_ende|reg_data [0] $ (\xtea_engine1|sum_reg|output[23]~79 )))) # (GND)
// \xtea_engine1|sum_reg|output[24]~81  = CARRY((\xtea_engine1|sum_reg|output [24] & ((!\xtea_engine1|sum_reg|output[23]~79 ) # (!\sreg_ende|reg_data [0]))) # (!\xtea_engine1|sum_reg|output [24] & (!\sreg_ende|reg_data [0] & 
// !\xtea_engine1|sum_reg|output[23]~79 )))

	.dataa(\xtea_engine1|sum_reg|output [24]),
	.datab(\sreg_ende|reg_data [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|sum_reg|output[23]~79 ),
	.combout(\xtea_engine1|sum_reg|output[24]~80_combout ),
	.cout(\xtea_engine1|sum_reg|output[24]~81 ));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[24]~80 .lut_mask = 16'h962B;
defparam \xtea_engine1|sum_reg|output[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N17
dffeas \xtea_engine1|sum_reg|output[24] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|sum_reg|output[24]~80_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xtea_engine1|fsm|sel_v0~combout ),
	.ena(\xtea_engine1|fsm|en_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|sum_reg|output [24]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[24] .is_wysiwyg = "true";
defparam \xtea_engine1|sum_reg|output[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneive_lcell_comb \xtea_engine1|sum_reg|output[25]~82 (
// Equation(s):
// \xtea_engine1|sum_reg|output[25]~82_combout  = (\xtea_engine1|sum_reg|output [25] & ((\sreg_ende|reg_data [0] & (\xtea_engine1|sum_reg|output[24]~81  & VCC)) # (!\sreg_ende|reg_data [0] & (!\xtea_engine1|sum_reg|output[24]~81 )))) # 
// (!\xtea_engine1|sum_reg|output [25] & ((\sreg_ende|reg_data [0] & (!\xtea_engine1|sum_reg|output[24]~81 )) # (!\sreg_ende|reg_data [0] & ((\xtea_engine1|sum_reg|output[24]~81 ) # (GND)))))
// \xtea_engine1|sum_reg|output[25]~83  = CARRY((\xtea_engine1|sum_reg|output [25] & (!\sreg_ende|reg_data [0] & !\xtea_engine1|sum_reg|output[24]~81 )) # (!\xtea_engine1|sum_reg|output [25] & ((!\xtea_engine1|sum_reg|output[24]~81 ) # (!\sreg_ende|reg_data 
// [0]))))

	.dataa(\xtea_engine1|sum_reg|output [25]),
	.datab(\sreg_ende|reg_data [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|sum_reg|output[24]~81 ),
	.combout(\xtea_engine1|sum_reg|output[25]~82_combout ),
	.cout(\xtea_engine1|sum_reg|output[25]~83 ));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[25]~82 .lut_mask = 16'h9617;
defparam \xtea_engine1|sum_reg|output[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N19
dffeas \xtea_engine1|sum_reg|output[25] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|sum_reg|output[25]~82_combout ),
	.asdata(\sreg_ende|reg_data[0]~_wirecell_combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xtea_engine1|fsm|sel_v0~combout ),
	.ena(\xtea_engine1|fsm|en_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|sum_reg|output [25]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[25] .is_wysiwyg = "true";
defparam \xtea_engine1|sum_reg|output[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneive_lcell_comb \xtea_engine1|sum_reg|output[26]~84 (
// Equation(s):
// \xtea_engine1|sum_reg|output[26]~84_combout  = ((\xtea_engine1|sum_reg|output [26] $ (\sreg_ende|reg_data [0] $ (!\xtea_engine1|sum_reg|output[25]~83 )))) # (GND)
// \xtea_engine1|sum_reg|output[26]~85  = CARRY((\xtea_engine1|sum_reg|output [26] & ((\sreg_ende|reg_data [0]) # (!\xtea_engine1|sum_reg|output[25]~83 ))) # (!\xtea_engine1|sum_reg|output [26] & (\sreg_ende|reg_data [0] & 
// !\xtea_engine1|sum_reg|output[25]~83 )))

	.dataa(\xtea_engine1|sum_reg|output [26]),
	.datab(\sreg_ende|reg_data [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|sum_reg|output[25]~83 ),
	.combout(\xtea_engine1|sum_reg|output[26]~84_combout ),
	.cout(\xtea_engine1|sum_reg|output[26]~85 ));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[26]~84 .lut_mask = 16'h698E;
defparam \xtea_engine1|sum_reg|output[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N21
dffeas \xtea_engine1|sum_reg|output[26] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|sum_reg|output[26]~84_combout ),
	.asdata(\sreg_ende|reg_data[0]~_wirecell_combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xtea_engine1|fsm|sel_v0~combout ),
	.ena(\xtea_engine1|fsm|en_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|sum_reg|output [26]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[26] .is_wysiwyg = "true";
defparam \xtea_engine1|sum_reg|output[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneive_lcell_comb \xtea_engine1|sum_reg|output[27]~86 (
// Equation(s):
// \xtea_engine1|sum_reg|output[27]~86_combout  = (\xtea_engine1|sum_reg|output [27] & ((\sreg_ende|reg_data [0] & (\xtea_engine1|sum_reg|output[26]~85  & VCC)) # (!\sreg_ende|reg_data [0] & (!\xtea_engine1|sum_reg|output[26]~85 )))) # 
// (!\xtea_engine1|sum_reg|output [27] & ((\sreg_ende|reg_data [0] & (!\xtea_engine1|sum_reg|output[26]~85 )) # (!\sreg_ende|reg_data [0] & ((\xtea_engine1|sum_reg|output[26]~85 ) # (GND)))))
// \xtea_engine1|sum_reg|output[27]~87  = CARRY((\xtea_engine1|sum_reg|output [27] & (!\sreg_ende|reg_data [0] & !\xtea_engine1|sum_reg|output[26]~85 )) # (!\xtea_engine1|sum_reg|output [27] & ((!\xtea_engine1|sum_reg|output[26]~85 ) # (!\sreg_ende|reg_data 
// [0]))))

	.dataa(\xtea_engine1|sum_reg|output [27]),
	.datab(\sreg_ende|reg_data [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|sum_reg|output[26]~85 ),
	.combout(\xtea_engine1|sum_reg|output[27]~86_combout ),
	.cout(\xtea_engine1|sum_reg|output[27]~87 ));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[27]~86 .lut_mask = 16'h9617;
defparam \xtea_engine1|sum_reg|output[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N23
dffeas \xtea_engine1|sum_reg|output[27] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|sum_reg|output[27]~86_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xtea_engine1|fsm|sel_v0~combout ),
	.ena(\xtea_engine1|fsm|en_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|sum_reg|output [27]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[27] .is_wysiwyg = "true";
defparam \xtea_engine1|sum_reg|output[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneive_lcell_comb \xtea_engine1|sum_reg|output[28]~88 (
// Equation(s):
// \xtea_engine1|sum_reg|output[28]~88_combout  = ((\xtea_engine1|sum_reg|output [28] $ (\sreg_ende|reg_data [0] $ (!\xtea_engine1|sum_reg|output[27]~87 )))) # (GND)
// \xtea_engine1|sum_reg|output[28]~89  = CARRY((\xtea_engine1|sum_reg|output [28] & ((\sreg_ende|reg_data [0]) # (!\xtea_engine1|sum_reg|output[27]~87 ))) # (!\xtea_engine1|sum_reg|output [28] & (\sreg_ende|reg_data [0] & 
// !\xtea_engine1|sum_reg|output[27]~87 )))

	.dataa(\xtea_engine1|sum_reg|output [28]),
	.datab(\sreg_ende|reg_data [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|sum_reg|output[27]~87 ),
	.combout(\xtea_engine1|sum_reg|output[28]~88_combout ),
	.cout(\xtea_engine1|sum_reg|output[28]~89 ));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[28]~88 .lut_mask = 16'h698E;
defparam \xtea_engine1|sum_reg|output[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N25
dffeas \xtea_engine1|sum_reg|output[28] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|sum_reg|output[28]~88_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xtea_engine1|fsm|sel_v0~combout ),
	.ena(\xtea_engine1|fsm|en_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|sum_reg|output [28]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[28] .is_wysiwyg = "true";
defparam \xtea_engine1|sum_reg|output[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneive_lcell_comb \xtea_engine1|sum_reg|output[29]~90 (
// Equation(s):
// \xtea_engine1|sum_reg|output[29]~90_combout  = (\xtea_engine1|sum_reg|output [29] & ((\sreg_ende|reg_data [0] & (!\xtea_engine1|sum_reg|output[28]~89 )) # (!\sreg_ende|reg_data [0] & (\xtea_engine1|sum_reg|output[28]~89  & VCC)))) # 
// (!\xtea_engine1|sum_reg|output [29] & ((\sreg_ende|reg_data [0] & ((\xtea_engine1|sum_reg|output[28]~89 ) # (GND))) # (!\sreg_ende|reg_data [0] & (!\xtea_engine1|sum_reg|output[28]~89 ))))
// \xtea_engine1|sum_reg|output[29]~91  = CARRY((\xtea_engine1|sum_reg|output [29] & (\sreg_ende|reg_data [0] & !\xtea_engine1|sum_reg|output[28]~89 )) # (!\xtea_engine1|sum_reg|output [29] & ((\sreg_ende|reg_data [0]) # (!\xtea_engine1|sum_reg|output[28]~89 
// ))))

	.dataa(\xtea_engine1|sum_reg|output [29]),
	.datab(\sreg_ende|reg_data [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|sum_reg|output[28]~89 ),
	.combout(\xtea_engine1|sum_reg|output[29]~90_combout ),
	.cout(\xtea_engine1|sum_reg|output[29]~91 ));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[29]~90 .lut_mask = 16'h694D;
defparam \xtea_engine1|sum_reg|output[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N27
dffeas \xtea_engine1|sum_reg|output[29] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|sum_reg|output[29]~90_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xtea_engine1|fsm|sel_v0~combout ),
	.ena(\xtea_engine1|fsm|en_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|sum_reg|output [29]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[29] .is_wysiwyg = "true";
defparam \xtea_engine1|sum_reg|output[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneive_lcell_comb \xtea_engine1|sum_reg|output[30]~92 (
// Equation(s):
// \xtea_engine1|sum_reg|output[30]~92_combout  = ((\xtea_engine1|sum_reg|output [30] $ (\sreg_ende|reg_data [0] $ (\xtea_engine1|sum_reg|output[29]~91 )))) # (GND)
// \xtea_engine1|sum_reg|output[30]~93  = CARRY((\xtea_engine1|sum_reg|output [30] & ((!\xtea_engine1|sum_reg|output[29]~91 ) # (!\sreg_ende|reg_data [0]))) # (!\xtea_engine1|sum_reg|output [30] & (!\sreg_ende|reg_data [0] & 
// !\xtea_engine1|sum_reg|output[29]~91 )))

	.dataa(\xtea_engine1|sum_reg|output [30]),
	.datab(\sreg_ende|reg_data [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|sum_reg|output[29]~91 ),
	.combout(\xtea_engine1|sum_reg|output[30]~92_combout ),
	.cout(\xtea_engine1|sum_reg|output[30]~93 ));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[30]~92 .lut_mask = 16'h962B;
defparam \xtea_engine1|sum_reg|output[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N29
dffeas \xtea_engine1|sum_reg|output[30] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|sum_reg|output[30]~92_combout ),
	.asdata(\sreg_ende|reg_data[0]~_wirecell_combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xtea_engine1|fsm|sel_v0~combout ),
	.ena(\xtea_engine1|fsm|en_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|sum_reg|output [30]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[30] .is_wysiwyg = "true";
defparam \xtea_engine1|sum_reg|output[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneive_lcell_comb \xtea_engine1|sum_reg|output[31]~94 (
// Equation(s):
// \xtea_engine1|sum_reg|output[31]~94_combout  = \sreg_ende|reg_data [0] $ (\xtea_engine1|sum_reg|output[30]~93  $ (\xtea_engine1|sum_reg|output [31]))

	.dataa(gnd),
	.datab(\sreg_ende|reg_data [0]),
	.datac(gnd),
	.datad(\xtea_engine1|sum_reg|output [31]),
	.cin(\xtea_engine1|sum_reg|output[30]~93 ),
	.combout(\xtea_engine1|sum_reg|output[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[31]~94 .lut_mask = 16'hC33C;
defparam \xtea_engine1|sum_reg|output[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N31
dffeas \xtea_engine1|sum_reg|output[31] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|sum_reg|output[31]~94_combout ),
	.asdata(\sreg_ende|reg_data[0]~_wirecell_combout ),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xtea_engine1|fsm|sel_v0~combout ),
	.ena(\xtea_engine1|fsm|en_sum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|sum_reg|output [31]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|sum_reg|output[31] .is_wysiwyg = "true";
defparam \xtea_engine1|sum_reg|output[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneive_lcell_comb \sreg_key|reg_data[119]~feeder (
// Equation(s):
// \sreg_key|reg_data[119]~feeder_combout  = \sreg_key|reg_data [111]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [111]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[119]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[119]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[119]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N15
dffeas \sreg_key|reg_data[119] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[119]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [119]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[119] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[119] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N19
dffeas \sreg_key|reg_data[127] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [119]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [127]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[127] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[127] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[31]~62 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[31]~62_combout  = (\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & ((\sreg_key|reg_data [95]) # ((\xtea_engine1|key_sel_mux|o_data[1]~0_combout )))) # (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & (((\sreg_key|reg_data 
// [127] & !\xtea_engine1|key_sel_mux|o_data[1]~0_combout ))))

	.dataa(\sreg_key|reg_data [95]),
	.datab(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.datac(\sreg_key|reg_data [127]),
	.datad(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[31]~62 .lut_mask = 16'hCCB8;
defparam \xtea_engine1|key_mux|o_data[31]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[31]~63 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[31]~63_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\xtea_engine1|key_mux|o_data[31]~62_combout  & ((\sreg_key|reg_data [31]))) # (!\xtea_engine1|key_mux|o_data[31]~62_combout  & (\sreg_key|reg_data [63])))) 
// # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (((\xtea_engine1|key_mux|o_data[31]~62_combout ))))

	.dataa(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datab(\sreg_key|reg_data [63]),
	.datac(\sreg_key|reg_data [31]),
	.datad(\xtea_engine1|key_mux|o_data[31]~62_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[31]~63_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[31]~63 .lut_mask = 16'hF588;
defparam \xtea_engine1|key_mux|o_data[31]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \sreg_key|reg_data[118]~feeder (
// Equation(s):
// \sreg_key|reg_data[118]~feeder_combout  = \sreg_key|reg_data [110]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [110]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[118]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[118]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[118]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N21
dffeas \sreg_key|reg_data[118] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[118]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [118]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[118] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[118] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N7
dffeas \sreg_key|reg_data[126] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [118]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [126]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[126] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[126] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[30]~60 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[30]~60_combout  = (\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & (((\xtea_engine1|key_sel_mux|o_data[1]~0_combout )))) # (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & ((\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & 
// (\sreg_key|reg_data [62])) # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\sreg_key|reg_data [126])))))

	.dataa(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.datab(\sreg_key|reg_data [62]),
	.datac(\sreg_key|reg_data [126]),
	.datad(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[30]~60 .lut_mask = 16'hEE50;
defparam \xtea_engine1|key_mux|o_data[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[30]~61 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[30]~61_combout  = (\xtea_engine1|key_mux|o_data[30]~60_combout  & (((\sreg_key|reg_data [30]) # (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout )))) # (!\xtea_engine1|key_mux|o_data[30]~60_combout  & (\sreg_key|reg_data [94] & 
// ((\xtea_engine1|key_sel_mux|o_data[0]~1_combout ))))

	.dataa(\xtea_engine1|key_mux|o_data[30]~60_combout ),
	.datab(\sreg_key|reg_data [94]),
	.datac(\sreg_key|reg_data [30]),
	.datad(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[30]~61 .lut_mask = 16'hE4AA;
defparam \xtea_engine1|key_mux|o_data[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N17
dffeas \sreg_key|reg_data[117] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [109]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [117]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[117] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[117] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N7
dffeas \sreg_key|reg_data[125] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [117]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [125]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[125] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[125] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[29]~44 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[29]~44_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (((\xtea_engine1|key_sel_mux|o_data[0]~1_combout )))) # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & 
// (\sreg_key|reg_data [93])) # (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & ((\sreg_key|reg_data [125])))))

	.dataa(\sreg_key|reg_data [93]),
	.datab(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datac(\sreg_key|reg_data [125]),
	.datad(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[29]~44_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[29]~44 .lut_mask = 16'hEE30;
defparam \xtea_engine1|key_mux|o_data[29]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[29]~45 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[29]~45_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\xtea_engine1|key_mux|o_data[29]~44_combout  & (\sreg_key|reg_data [29])) # (!\xtea_engine1|key_mux|o_data[29]~44_combout  & ((\sreg_key|reg_data [61]))))) 
// # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (((\xtea_engine1|key_mux|o_data[29]~44_combout ))))

	.dataa(\sreg_key|reg_data [29]),
	.datab(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datac(\sreg_key|reg_data [61]),
	.datad(\xtea_engine1|key_mux|o_data[29]~44_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[29]~45_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[29]~45 .lut_mask = 16'hBBC0;
defparam \xtea_engine1|key_mux|o_data[29]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cycloneive_lcell_comb \sreg_key|reg_data[116]~feeder (
// Equation(s):
// \sreg_key|reg_data[116]~feeder_combout  = \sreg_key|reg_data [108]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [108]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[116]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[116]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[116]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N9
dffeas \sreg_key|reg_data[116] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[116]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [116]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[116] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[116] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N25
dffeas \sreg_key|reg_data[124] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [116]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [124]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[124] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[124] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[28]~46 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[28]~46_combout  = (\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & (((\xtea_engine1|key_sel_mux|o_data[1]~0_combout )))) # (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & ((\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & 
// (\sreg_key|reg_data [60])) # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\sreg_key|reg_data [124])))))

	.dataa(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.datab(\sreg_key|reg_data [60]),
	.datac(\sreg_key|reg_data [124]),
	.datad(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[28]~46_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[28]~46 .lut_mask = 16'hEE50;
defparam \xtea_engine1|key_mux|o_data[28]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[28]~47 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[28]~47_combout  = (\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & ((\xtea_engine1|key_mux|o_data[28]~46_combout  & (\sreg_key|reg_data [28])) # (!\xtea_engine1|key_mux|o_data[28]~46_combout  & ((\sreg_key|reg_data [92]))))) 
// # (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & (((\xtea_engine1|key_mux|o_data[28]~46_combout ))))

	.dataa(\sreg_key|reg_data [28]),
	.datab(\sreg_key|reg_data [92]),
	.datac(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.datad(\xtea_engine1|key_mux|o_data[28]~46_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[28]~47_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[28]~47 .lut_mask = 16'hAFC0;
defparam \xtea_engine1|key_mux|o_data[28]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneive_lcell_comb \sreg_key|reg_data[115]~feeder (
// Equation(s):
// \sreg_key|reg_data[115]~feeder_combout  = \sreg_key|reg_data [107]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [107]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[115]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[115]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[115]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N15
dffeas \sreg_key|reg_data[115] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[115]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [115]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[115] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[115] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N7
dffeas \sreg_key|reg_data[123] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [115]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [123]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[123] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[123] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[27]~48 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[27]~48_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (\xtea_engine1|key_sel_mux|o_data[0]~1_combout )) # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & 
// ((\sreg_key|reg_data [91]))) # (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & (\sreg_key|reg_data [123]))))

	.dataa(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datab(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.datac(\sreg_key|reg_data [123]),
	.datad(\sreg_key|reg_data [91]),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[27]~48_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[27]~48 .lut_mask = 16'hDC98;
defparam \xtea_engine1|key_mux|o_data[27]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[27]~49 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[27]~49_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\xtea_engine1|key_mux|o_data[27]~48_combout  & (\sreg_key|reg_data [27])) # (!\xtea_engine1|key_mux|o_data[27]~48_combout  & ((\sreg_key|reg_data [59]))))) 
// # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (((\xtea_engine1|key_mux|o_data[27]~48_combout ))))

	.dataa(\sreg_key|reg_data [27]),
	.datab(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datac(\sreg_key|reg_data [59]),
	.datad(\xtea_engine1|key_mux|o_data[27]~48_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[27]~49_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[27]~49 .lut_mask = 16'hBBC0;
defparam \xtea_engine1|key_mux|o_data[27]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneive_lcell_comb \sreg_key|reg_data[114]~feeder (
// Equation(s):
// \sreg_key|reg_data[114]~feeder_combout  = \sreg_key|reg_data [106]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [106]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[114]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[114]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[114]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N27
dffeas \sreg_key|reg_data[114] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[114]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [114]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[114] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[114] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N31
dffeas \sreg_key|reg_data[122] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [114]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [122]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[122] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[122] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[26]~50 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[26]~50_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\sreg_key|reg_data [58]) # ((\xtea_engine1|key_sel_mux|o_data[0]~1_combout )))) # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (((\sreg_key|reg_data 
// [122] & !\xtea_engine1|key_sel_mux|o_data[0]~1_combout ))))

	.dataa(\sreg_key|reg_data [58]),
	.datab(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datac(\sreg_key|reg_data [122]),
	.datad(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[26]~50_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[26]~50 .lut_mask = 16'hCCB8;
defparam \xtea_engine1|key_mux|o_data[26]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[26]~51 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[26]~51_combout  = (\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & ((\xtea_engine1|key_mux|o_data[26]~50_combout  & ((\sreg_key|reg_data [26]))) # (!\xtea_engine1|key_mux|o_data[26]~50_combout  & (\sreg_key|reg_data [90])))) 
// # (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & (((\xtea_engine1|key_mux|o_data[26]~50_combout ))))

	.dataa(\sreg_key|reg_data [90]),
	.datab(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.datac(\xtea_engine1|key_mux|o_data[26]~50_combout ),
	.datad(\sreg_key|reg_data [26]),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[26]~51_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[26]~51 .lut_mask = 16'hF838;
defparam \xtea_engine1|key_mux|o_data[26]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneive_lcell_comb \sreg_key|reg_data[113]~feeder (
// Equation(s):
// \sreg_key|reg_data[113]~feeder_combout  = \sreg_key|reg_data [105]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [105]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[113]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[113]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[113]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N15
dffeas \sreg_key|reg_data[113] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[113]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [113]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[113] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[113] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N7
dffeas \sreg_key|reg_data[121] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [113]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [121]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[121] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[121] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[25]~52 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[25]~52_combout  = (\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & ((\xtea_engine1|key_sel_mux|o_data[1]~0_combout ) # ((\sreg_key|reg_data [89])))) # (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & 
// (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (\sreg_key|reg_data [121])))

	.dataa(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.datab(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datac(\sreg_key|reg_data [121]),
	.datad(\sreg_key|reg_data [89]),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[25]~52_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[25]~52 .lut_mask = 16'hBA98;
defparam \xtea_engine1|key_mux|o_data[25]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[25]~53 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[25]~53_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\xtea_engine1|key_mux|o_data[25]~52_combout  & (\sreg_key|reg_data [25])) # (!\xtea_engine1|key_mux|o_data[25]~52_combout  & ((\sreg_key|reg_data [57]))))) 
// # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (((\xtea_engine1|key_mux|o_data[25]~52_combout ))))

	.dataa(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datab(\sreg_key|reg_data [25]),
	.datac(\sreg_key|reg_data [57]),
	.datad(\xtea_engine1|key_mux|o_data[25]~52_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[25]~53_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[25]~53 .lut_mask = 16'hDDA0;
defparam \xtea_engine1|key_mux|o_data[25]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneive_lcell_comb \sreg_key|reg_data[112]~feeder (
// Equation(s):
// \sreg_key|reg_data[112]~feeder_combout  = \sreg_key|reg_data [104]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_key|reg_data [104]),
	.cin(gnd),
	.combout(\sreg_key|reg_data[112]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_key|reg_data[112]~feeder .lut_mask = 16'hFF00;
defparam \sreg_key|reg_data[112]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N23
dffeas \sreg_key|reg_data[112] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_key|reg_data[112]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [112]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[112] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[112] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N13
dffeas \sreg_key|reg_data[120] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_key|reg_data [112]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_key|reg_data [120]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_key|reg_data[120] .is_wysiwyg = "true";
defparam \sreg_key|reg_data[120] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[24]~54 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[24]~54_combout  = (\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & (((\xtea_engine1|key_sel_mux|o_data[1]~0_combout )))) # (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & ((\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & 
// (\sreg_key|reg_data [56])) # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\sreg_key|reg_data [120])))))

	.dataa(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.datab(\sreg_key|reg_data [56]),
	.datac(\sreg_key|reg_data [120]),
	.datad(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[24]~54_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[24]~54 .lut_mask = 16'hEE50;
defparam \xtea_engine1|key_mux|o_data[24]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[24]~55 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[24]~55_combout  = (\xtea_engine1|key_mux|o_data[24]~54_combout  & (((\sreg_key|reg_data [24]) # (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout )))) # (!\xtea_engine1|key_mux|o_data[24]~54_combout  & (\sreg_key|reg_data [88] & 
// ((\xtea_engine1|key_sel_mux|o_data[0]~1_combout ))))

	.dataa(\xtea_engine1|key_mux|o_data[24]~54_combout ),
	.datab(\sreg_key|reg_data [88]),
	.datac(\sreg_key|reg_data [24]),
	.datad(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[24]~55_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[24]~55 .lut_mask = 16'hE4AA;
defparam \xtea_engine1|key_mux|o_data[24]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[23]~56 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[23]~56_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (\xtea_engine1|key_sel_mux|o_data[0]~1_combout )) # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & 
// (\sreg_key|reg_data [87])) # (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & ((\sreg_key|reg_data [119])))))

	.dataa(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datab(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.datac(\sreg_key|reg_data [87]),
	.datad(\sreg_key|reg_data [119]),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[23]~56_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[23]~56 .lut_mask = 16'hD9C8;
defparam \xtea_engine1|key_mux|o_data[23]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[23]~57 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[23]~57_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\xtea_engine1|key_mux|o_data[23]~56_combout  & (\sreg_key|reg_data [23])) # (!\xtea_engine1|key_mux|o_data[23]~56_combout  & ((\sreg_key|reg_data [55]))))) 
// # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (((\xtea_engine1|key_mux|o_data[23]~56_combout ))))

	.dataa(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datab(\sreg_key|reg_data [23]),
	.datac(\sreg_key|reg_data [55]),
	.datad(\xtea_engine1|key_mux|o_data[23]~56_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[23]~57_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[23]~57 .lut_mask = 16'hDDA0;
defparam \xtea_engine1|key_mux|o_data[23]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[22]~58 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[22]~58_combout  = (\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & (\xtea_engine1|key_sel_mux|o_data[1]~0_combout )) # (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & ((\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & 
// (\sreg_key|reg_data [54])) # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\sreg_key|reg_data [118])))))

	.dataa(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.datab(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datac(\sreg_key|reg_data [54]),
	.datad(\sreg_key|reg_data [118]),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[22]~58_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[22]~58 .lut_mask = 16'hD9C8;
defparam \xtea_engine1|key_mux|o_data[22]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[22]~59 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[22]~59_combout  = (\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & ((\xtea_engine1|key_mux|o_data[22]~58_combout  & (\sreg_key|reg_data [22])) # (!\xtea_engine1|key_mux|o_data[22]~58_combout  & ((\sreg_key|reg_data [86]))))) 
// # (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & (((\xtea_engine1|key_mux|o_data[22]~58_combout ))))

	.dataa(\sreg_key|reg_data [22]),
	.datab(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.datac(\sreg_key|reg_data [86]),
	.datad(\xtea_engine1|key_mux|o_data[22]~58_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[22]~59_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[22]~59 .lut_mask = 16'hBBC0;
defparam \xtea_engine1|key_mux|o_data[22]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[21]~28 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[21]~28_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (((\xtea_engine1|key_sel_mux|o_data[0]~1_combout )))) # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & 
// (\sreg_key|reg_data [85])) # (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & ((\sreg_key|reg_data [117])))))

	.dataa(\sreg_key|reg_data [85]),
	.datab(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datac(\sreg_key|reg_data [117]),
	.datad(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[21]~28_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[21]~28 .lut_mask = 16'hEE30;
defparam \xtea_engine1|key_mux|o_data[21]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[21]~29 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[21]~29_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\xtea_engine1|key_mux|o_data[21]~28_combout  & (\sreg_key|reg_data [21])) # (!\xtea_engine1|key_mux|o_data[21]~28_combout  & ((\sreg_key|reg_data [53]))))) 
// # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (((\xtea_engine1|key_mux|o_data[21]~28_combout ))))

	.dataa(\sreg_key|reg_data [21]),
	.datab(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datac(\sreg_key|reg_data [53]),
	.datad(\xtea_engine1|key_mux|o_data[21]~28_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[21]~29_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[21]~29 .lut_mask = 16'hBBC0;
defparam \xtea_engine1|key_mux|o_data[21]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[20]~30 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[20]~30_combout  = (\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & (((\xtea_engine1|key_sel_mux|o_data[1]~0_combout )))) # (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & ((\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & 
// ((\sreg_key|reg_data [52]))) # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (\sreg_key|reg_data [116]))))

	.dataa(\sreg_key|reg_data [116]),
	.datab(\sreg_key|reg_data [52]),
	.datac(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.datad(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[20]~30_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[20]~30 .lut_mask = 16'hFC0A;
defparam \xtea_engine1|key_mux|o_data[20]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[20]~31 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[20]~31_combout  = (\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & ((\xtea_engine1|key_mux|o_data[20]~30_combout  & (\sreg_key|reg_data [20])) # (!\xtea_engine1|key_mux|o_data[20]~30_combout  & ((\sreg_key|reg_data [84]))))) 
// # (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & (((\xtea_engine1|key_mux|o_data[20]~30_combout ))))

	.dataa(\sreg_key|reg_data [20]),
	.datab(\sreg_key|reg_data [84]),
	.datac(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.datad(\xtea_engine1|key_mux|o_data[20]~30_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[20]~31_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[20]~31 .lut_mask = 16'hAFC0;
defparam \xtea_engine1|key_mux|o_data[20]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[19]~32 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[19]~32_combout  = (\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & (((\sreg_key|reg_data [83]) # (\xtea_engine1|key_sel_mux|o_data[1]~0_combout )))) # (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & (\sreg_key|reg_data 
// [115] & ((!\xtea_engine1|key_sel_mux|o_data[1]~0_combout ))))

	.dataa(\sreg_key|reg_data [115]),
	.datab(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.datac(\sreg_key|reg_data [83]),
	.datad(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[19]~32_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[19]~32 .lut_mask = 16'hCCE2;
defparam \xtea_engine1|key_mux|o_data[19]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[19]~33 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[19]~33_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\xtea_engine1|key_mux|o_data[19]~32_combout  & ((\sreg_key|reg_data [19]))) # (!\xtea_engine1|key_mux|o_data[19]~32_combout  & (\sreg_key|reg_data [51])))) 
// # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (((\xtea_engine1|key_mux|o_data[19]~32_combout ))))

	.dataa(\sreg_key|reg_data [51]),
	.datab(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datac(\sreg_key|reg_data [19]),
	.datad(\xtea_engine1|key_mux|o_data[19]~32_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[19]~33_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[19]~33 .lut_mask = 16'hF388;
defparam \xtea_engine1|key_mux|o_data[19]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[18]~34 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[18]~34_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (((\sreg_key|reg_data [50]) # (\xtea_engine1|key_sel_mux|o_data[0]~1_combout )))) # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (\sreg_key|reg_data 
// [114] & ((!\xtea_engine1|key_sel_mux|o_data[0]~1_combout ))))

	.dataa(\sreg_key|reg_data [114]),
	.datab(\sreg_key|reg_data [50]),
	.datac(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datad(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[18]~34_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[18]~34 .lut_mask = 16'hF0CA;
defparam \xtea_engine1|key_mux|o_data[18]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[18]~35 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[18]~35_combout  = (\xtea_engine1|key_mux|o_data[18]~34_combout  & (((\sreg_key|reg_data [18]) # (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout )))) # (!\xtea_engine1|key_mux|o_data[18]~34_combout  & (\sreg_key|reg_data [82] & 
// ((\xtea_engine1|key_sel_mux|o_data[0]~1_combout ))))

	.dataa(\sreg_key|reg_data [82]),
	.datab(\xtea_engine1|key_mux|o_data[18]~34_combout ),
	.datac(\sreg_key|reg_data [18]),
	.datad(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[18]~35_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[18]~35 .lut_mask = 16'hE2CC;
defparam \xtea_engine1|key_mux|o_data[18]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[17]~36 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[17]~36_combout  = (\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & ((\xtea_engine1|key_sel_mux|o_data[1]~0_combout ) # ((\sreg_key|reg_data [81])))) # (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & 
// (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\sreg_key|reg_data [113]))))

	.dataa(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.datab(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datac(\sreg_key|reg_data [81]),
	.datad(\sreg_key|reg_data [113]),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[17]~36_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[17]~36 .lut_mask = 16'hB9A8;
defparam \xtea_engine1|key_mux|o_data[17]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[17]~37 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[17]~37_combout  = (\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & ((\xtea_engine1|key_mux|o_data[17]~36_combout  & ((\sreg_key|reg_data [17]))) # (!\xtea_engine1|key_mux|o_data[17]~36_combout  & (\sreg_key|reg_data [49])))) 
// # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (((\xtea_engine1|key_mux|o_data[17]~36_combout ))))

	.dataa(\sreg_key|reg_data [49]),
	.datab(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.datac(\sreg_key|reg_data [17]),
	.datad(\xtea_engine1|key_mux|o_data[17]~36_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[17]~37_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[17]~37 .lut_mask = 16'hF388;
defparam \xtea_engine1|key_mux|o_data[17]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[16]~38 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[16]~38_combout  = (\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & (((\xtea_engine1|key_sel_mux|o_data[1]~0_combout )))) # (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & ((\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & 
// ((\sreg_key|reg_data [48]))) # (!\xtea_engine1|key_sel_mux|o_data[1]~0_combout  & (\sreg_key|reg_data [112]))))

	.dataa(\sreg_key|reg_data [112]),
	.datab(\sreg_key|reg_data [48]),
	.datac(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.datad(\xtea_engine1|key_sel_mux|o_data[1]~0_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[16]~38_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[16]~38 .lut_mask = 16'hFC0A;
defparam \xtea_engine1|key_mux|o_data[16]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneive_lcell_comb \xtea_engine1|key_mux|o_data[16]~39 (
// Equation(s):
// \xtea_engine1|key_mux|o_data[16]~39_combout  = (\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & ((\xtea_engine1|key_mux|o_data[16]~38_combout  & (\sreg_key|reg_data [16])) # (!\xtea_engine1|key_mux|o_data[16]~38_combout  & ((\sreg_key|reg_data [80]))))) 
// # (!\xtea_engine1|key_sel_mux|o_data[0]~1_combout  & (((\xtea_engine1|key_mux|o_data[16]~38_combout ))))

	.dataa(\sreg_key|reg_data [16]),
	.datab(\xtea_engine1|key_sel_mux|o_data[0]~1_combout ),
	.datac(\sreg_key|reg_data [80]),
	.datad(\xtea_engine1|key_mux|o_data[16]~38_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|key_mux|o_data[16]~39_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|key_mux|o_data[16]~39 .lut_mask = 16'hBBC0;
defparam \xtea_engine1|key_mux|o_data[16]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneive_lcell_comb \xtea_engine1|op_temp2[16]~32 (
// Equation(s):
// \xtea_engine1|op_temp2[16]~32_combout  = ((\xtea_engine1|key_mux|o_data[16]~39_combout  $ (\xtea_engine1|sum_reg|output [16] $ (!\xtea_engine1|op_temp2[15]~31 )))) # (GND)
// \xtea_engine1|op_temp2[16]~33  = CARRY((\xtea_engine1|key_mux|o_data[16]~39_combout  & ((\xtea_engine1|sum_reg|output [16]) # (!\xtea_engine1|op_temp2[15]~31 ))) # (!\xtea_engine1|key_mux|o_data[16]~39_combout  & (\xtea_engine1|sum_reg|output [16] & 
// !\xtea_engine1|op_temp2[15]~31 )))

	.dataa(\xtea_engine1|key_mux|o_data[16]~39_combout ),
	.datab(\xtea_engine1|sum_reg|output [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp2[15]~31 ),
	.combout(\xtea_engine1|op_temp2[16]~32_combout ),
	.cout(\xtea_engine1|op_temp2[16]~33 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp2[16]~32 .lut_mask = 16'h698E;
defparam \xtea_engine1|op_temp2[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneive_lcell_comb \xtea_engine1|op_temp2[17]~34 (
// Equation(s):
// \xtea_engine1|op_temp2[17]~34_combout  = (\xtea_engine1|key_mux|o_data[17]~37_combout  & ((\xtea_engine1|sum_reg|output [17] & (\xtea_engine1|op_temp2[16]~33  & VCC)) # (!\xtea_engine1|sum_reg|output [17] & (!\xtea_engine1|op_temp2[16]~33 )))) # 
// (!\xtea_engine1|key_mux|o_data[17]~37_combout  & ((\xtea_engine1|sum_reg|output [17] & (!\xtea_engine1|op_temp2[16]~33 )) # (!\xtea_engine1|sum_reg|output [17] & ((\xtea_engine1|op_temp2[16]~33 ) # (GND)))))
// \xtea_engine1|op_temp2[17]~35  = CARRY((\xtea_engine1|key_mux|o_data[17]~37_combout  & (!\xtea_engine1|sum_reg|output [17] & !\xtea_engine1|op_temp2[16]~33 )) # (!\xtea_engine1|key_mux|o_data[17]~37_combout  & ((!\xtea_engine1|op_temp2[16]~33 ) # 
// (!\xtea_engine1|sum_reg|output [17]))))

	.dataa(\xtea_engine1|key_mux|o_data[17]~37_combout ),
	.datab(\xtea_engine1|sum_reg|output [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp2[16]~33 ),
	.combout(\xtea_engine1|op_temp2[17]~34_combout ),
	.cout(\xtea_engine1|op_temp2[17]~35 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp2[17]~34 .lut_mask = 16'h9617;
defparam \xtea_engine1|op_temp2[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneive_lcell_comb \xtea_engine1|op_temp2[18]~36 (
// Equation(s):
// \xtea_engine1|op_temp2[18]~36_combout  = ((\xtea_engine1|sum_reg|output [18] $ (\xtea_engine1|key_mux|o_data[18]~35_combout  $ (!\xtea_engine1|op_temp2[17]~35 )))) # (GND)
// \xtea_engine1|op_temp2[18]~37  = CARRY((\xtea_engine1|sum_reg|output [18] & ((\xtea_engine1|key_mux|o_data[18]~35_combout ) # (!\xtea_engine1|op_temp2[17]~35 ))) # (!\xtea_engine1|sum_reg|output [18] & (\xtea_engine1|key_mux|o_data[18]~35_combout  & 
// !\xtea_engine1|op_temp2[17]~35 )))

	.dataa(\xtea_engine1|sum_reg|output [18]),
	.datab(\xtea_engine1|key_mux|o_data[18]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp2[17]~35 ),
	.combout(\xtea_engine1|op_temp2[18]~36_combout ),
	.cout(\xtea_engine1|op_temp2[18]~37 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp2[18]~36 .lut_mask = 16'h698E;
defparam \xtea_engine1|op_temp2[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneive_lcell_comb \xtea_engine1|op_temp2[19]~38 (
// Equation(s):
// \xtea_engine1|op_temp2[19]~38_combout  = (\xtea_engine1|key_mux|o_data[19]~33_combout  & ((\xtea_engine1|sum_reg|output [19] & (\xtea_engine1|op_temp2[18]~37  & VCC)) # (!\xtea_engine1|sum_reg|output [19] & (!\xtea_engine1|op_temp2[18]~37 )))) # 
// (!\xtea_engine1|key_mux|o_data[19]~33_combout  & ((\xtea_engine1|sum_reg|output [19] & (!\xtea_engine1|op_temp2[18]~37 )) # (!\xtea_engine1|sum_reg|output [19] & ((\xtea_engine1|op_temp2[18]~37 ) # (GND)))))
// \xtea_engine1|op_temp2[19]~39  = CARRY((\xtea_engine1|key_mux|o_data[19]~33_combout  & (!\xtea_engine1|sum_reg|output [19] & !\xtea_engine1|op_temp2[18]~37 )) # (!\xtea_engine1|key_mux|o_data[19]~33_combout  & ((!\xtea_engine1|op_temp2[18]~37 ) # 
// (!\xtea_engine1|sum_reg|output [19]))))

	.dataa(\xtea_engine1|key_mux|o_data[19]~33_combout ),
	.datab(\xtea_engine1|sum_reg|output [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp2[18]~37 ),
	.combout(\xtea_engine1|op_temp2[19]~38_combout ),
	.cout(\xtea_engine1|op_temp2[19]~39 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp2[19]~38 .lut_mask = 16'h9617;
defparam \xtea_engine1|op_temp2[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb \xtea_engine1|op_temp2[20]~40 (
// Equation(s):
// \xtea_engine1|op_temp2[20]~40_combout  = ((\xtea_engine1|key_mux|o_data[20]~31_combout  $ (\xtea_engine1|sum_reg|output [20] $ (!\xtea_engine1|op_temp2[19]~39 )))) # (GND)
// \xtea_engine1|op_temp2[20]~41  = CARRY((\xtea_engine1|key_mux|o_data[20]~31_combout  & ((\xtea_engine1|sum_reg|output [20]) # (!\xtea_engine1|op_temp2[19]~39 ))) # (!\xtea_engine1|key_mux|o_data[20]~31_combout  & (\xtea_engine1|sum_reg|output [20] & 
// !\xtea_engine1|op_temp2[19]~39 )))

	.dataa(\xtea_engine1|key_mux|o_data[20]~31_combout ),
	.datab(\xtea_engine1|sum_reg|output [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp2[19]~39 ),
	.combout(\xtea_engine1|op_temp2[20]~40_combout ),
	.cout(\xtea_engine1|op_temp2[20]~41 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp2[20]~40 .lut_mask = 16'h698E;
defparam \xtea_engine1|op_temp2[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb \xtea_engine1|op_temp2[21]~42 (
// Equation(s):
// \xtea_engine1|op_temp2[21]~42_combout  = (\xtea_engine1|sum_reg|output [21] & ((\xtea_engine1|key_mux|o_data[21]~29_combout  & (\xtea_engine1|op_temp2[20]~41  & VCC)) # (!\xtea_engine1|key_mux|o_data[21]~29_combout  & (!\xtea_engine1|op_temp2[20]~41 )))) 
// # (!\xtea_engine1|sum_reg|output [21] & ((\xtea_engine1|key_mux|o_data[21]~29_combout  & (!\xtea_engine1|op_temp2[20]~41 )) # (!\xtea_engine1|key_mux|o_data[21]~29_combout  & ((\xtea_engine1|op_temp2[20]~41 ) # (GND)))))
// \xtea_engine1|op_temp2[21]~43  = CARRY((\xtea_engine1|sum_reg|output [21] & (!\xtea_engine1|key_mux|o_data[21]~29_combout  & !\xtea_engine1|op_temp2[20]~41 )) # (!\xtea_engine1|sum_reg|output [21] & ((!\xtea_engine1|op_temp2[20]~41 ) # 
// (!\xtea_engine1|key_mux|o_data[21]~29_combout ))))

	.dataa(\xtea_engine1|sum_reg|output [21]),
	.datab(\xtea_engine1|key_mux|o_data[21]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp2[20]~41 ),
	.combout(\xtea_engine1|op_temp2[21]~42_combout ),
	.cout(\xtea_engine1|op_temp2[21]~43 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp2[21]~42 .lut_mask = 16'h9617;
defparam \xtea_engine1|op_temp2[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \xtea_engine1|op_temp2[22]~44 (
// Equation(s):
// \xtea_engine1|op_temp2[22]~44_combout  = ((\xtea_engine1|sum_reg|output [22] $ (\xtea_engine1|key_mux|o_data[22]~59_combout  $ (!\xtea_engine1|op_temp2[21]~43 )))) # (GND)
// \xtea_engine1|op_temp2[22]~45  = CARRY((\xtea_engine1|sum_reg|output [22] & ((\xtea_engine1|key_mux|o_data[22]~59_combout ) # (!\xtea_engine1|op_temp2[21]~43 ))) # (!\xtea_engine1|sum_reg|output [22] & (\xtea_engine1|key_mux|o_data[22]~59_combout  & 
// !\xtea_engine1|op_temp2[21]~43 )))

	.dataa(\xtea_engine1|sum_reg|output [22]),
	.datab(\xtea_engine1|key_mux|o_data[22]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp2[21]~43 ),
	.combout(\xtea_engine1|op_temp2[22]~44_combout ),
	.cout(\xtea_engine1|op_temp2[22]~45 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp2[22]~44 .lut_mask = 16'h698E;
defparam \xtea_engine1|op_temp2[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneive_lcell_comb \xtea_engine1|op_temp2[23]~46 (
// Equation(s):
// \xtea_engine1|op_temp2[23]~46_combout  = (\xtea_engine1|sum_reg|output [23] & ((\xtea_engine1|key_mux|o_data[23]~57_combout  & (\xtea_engine1|op_temp2[22]~45  & VCC)) # (!\xtea_engine1|key_mux|o_data[23]~57_combout  & (!\xtea_engine1|op_temp2[22]~45 )))) 
// # (!\xtea_engine1|sum_reg|output [23] & ((\xtea_engine1|key_mux|o_data[23]~57_combout  & (!\xtea_engine1|op_temp2[22]~45 )) # (!\xtea_engine1|key_mux|o_data[23]~57_combout  & ((\xtea_engine1|op_temp2[22]~45 ) # (GND)))))
// \xtea_engine1|op_temp2[23]~47  = CARRY((\xtea_engine1|sum_reg|output [23] & (!\xtea_engine1|key_mux|o_data[23]~57_combout  & !\xtea_engine1|op_temp2[22]~45 )) # (!\xtea_engine1|sum_reg|output [23] & ((!\xtea_engine1|op_temp2[22]~45 ) # 
// (!\xtea_engine1|key_mux|o_data[23]~57_combout ))))

	.dataa(\xtea_engine1|sum_reg|output [23]),
	.datab(\xtea_engine1|key_mux|o_data[23]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp2[22]~45 ),
	.combout(\xtea_engine1|op_temp2[23]~46_combout ),
	.cout(\xtea_engine1|op_temp2[23]~47 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp2[23]~46 .lut_mask = 16'h9617;
defparam \xtea_engine1|op_temp2[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \xtea_engine1|op_temp2[24]~48 (
// Equation(s):
// \xtea_engine1|op_temp2[24]~48_combout  = ((\xtea_engine1|sum_reg|output [24] $ (\xtea_engine1|key_mux|o_data[24]~55_combout  $ (!\xtea_engine1|op_temp2[23]~47 )))) # (GND)
// \xtea_engine1|op_temp2[24]~49  = CARRY((\xtea_engine1|sum_reg|output [24] & ((\xtea_engine1|key_mux|o_data[24]~55_combout ) # (!\xtea_engine1|op_temp2[23]~47 ))) # (!\xtea_engine1|sum_reg|output [24] & (\xtea_engine1|key_mux|o_data[24]~55_combout  & 
// !\xtea_engine1|op_temp2[23]~47 )))

	.dataa(\xtea_engine1|sum_reg|output [24]),
	.datab(\xtea_engine1|key_mux|o_data[24]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp2[23]~47 ),
	.combout(\xtea_engine1|op_temp2[24]~48_combout ),
	.cout(\xtea_engine1|op_temp2[24]~49 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp2[24]~48 .lut_mask = 16'h698E;
defparam \xtea_engine1|op_temp2[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneive_lcell_comb \xtea_engine1|op_temp2[25]~50 (
// Equation(s):
// \xtea_engine1|op_temp2[25]~50_combout  = (\xtea_engine1|sum_reg|output [25] & ((\xtea_engine1|key_mux|o_data[25]~53_combout  & (\xtea_engine1|op_temp2[24]~49  & VCC)) # (!\xtea_engine1|key_mux|o_data[25]~53_combout  & (!\xtea_engine1|op_temp2[24]~49 )))) 
// # (!\xtea_engine1|sum_reg|output [25] & ((\xtea_engine1|key_mux|o_data[25]~53_combout  & (!\xtea_engine1|op_temp2[24]~49 )) # (!\xtea_engine1|key_mux|o_data[25]~53_combout  & ((\xtea_engine1|op_temp2[24]~49 ) # (GND)))))
// \xtea_engine1|op_temp2[25]~51  = CARRY((\xtea_engine1|sum_reg|output [25] & (!\xtea_engine1|key_mux|o_data[25]~53_combout  & !\xtea_engine1|op_temp2[24]~49 )) # (!\xtea_engine1|sum_reg|output [25] & ((!\xtea_engine1|op_temp2[24]~49 ) # 
// (!\xtea_engine1|key_mux|o_data[25]~53_combout ))))

	.dataa(\xtea_engine1|sum_reg|output [25]),
	.datab(\xtea_engine1|key_mux|o_data[25]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp2[24]~49 ),
	.combout(\xtea_engine1|op_temp2[25]~50_combout ),
	.cout(\xtea_engine1|op_temp2[25]~51 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp2[25]~50 .lut_mask = 16'h9617;
defparam \xtea_engine1|op_temp2[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneive_lcell_comb \xtea_engine1|op_temp2[26]~52 (
// Equation(s):
// \xtea_engine1|op_temp2[26]~52_combout  = ((\xtea_engine1|key_mux|o_data[26]~51_combout  $ (\xtea_engine1|sum_reg|output [26] $ (!\xtea_engine1|op_temp2[25]~51 )))) # (GND)
// \xtea_engine1|op_temp2[26]~53  = CARRY((\xtea_engine1|key_mux|o_data[26]~51_combout  & ((\xtea_engine1|sum_reg|output [26]) # (!\xtea_engine1|op_temp2[25]~51 ))) # (!\xtea_engine1|key_mux|o_data[26]~51_combout  & (\xtea_engine1|sum_reg|output [26] & 
// !\xtea_engine1|op_temp2[25]~51 )))

	.dataa(\xtea_engine1|key_mux|o_data[26]~51_combout ),
	.datab(\xtea_engine1|sum_reg|output [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp2[25]~51 ),
	.combout(\xtea_engine1|op_temp2[26]~52_combout ),
	.cout(\xtea_engine1|op_temp2[26]~53 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp2[26]~52 .lut_mask = 16'h698E;
defparam \xtea_engine1|op_temp2[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \xtea_engine1|op_temp2[27]~54 (
// Equation(s):
// \xtea_engine1|op_temp2[27]~54_combout  = (\xtea_engine1|key_mux|o_data[27]~49_combout  & ((\xtea_engine1|sum_reg|output [27] & (\xtea_engine1|op_temp2[26]~53  & VCC)) # (!\xtea_engine1|sum_reg|output [27] & (!\xtea_engine1|op_temp2[26]~53 )))) # 
// (!\xtea_engine1|key_mux|o_data[27]~49_combout  & ((\xtea_engine1|sum_reg|output [27] & (!\xtea_engine1|op_temp2[26]~53 )) # (!\xtea_engine1|sum_reg|output [27] & ((\xtea_engine1|op_temp2[26]~53 ) # (GND)))))
// \xtea_engine1|op_temp2[27]~55  = CARRY((\xtea_engine1|key_mux|o_data[27]~49_combout  & (!\xtea_engine1|sum_reg|output [27] & !\xtea_engine1|op_temp2[26]~53 )) # (!\xtea_engine1|key_mux|o_data[27]~49_combout  & ((!\xtea_engine1|op_temp2[26]~53 ) # 
// (!\xtea_engine1|sum_reg|output [27]))))

	.dataa(\xtea_engine1|key_mux|o_data[27]~49_combout ),
	.datab(\xtea_engine1|sum_reg|output [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp2[26]~53 ),
	.combout(\xtea_engine1|op_temp2[27]~54_combout ),
	.cout(\xtea_engine1|op_temp2[27]~55 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp2[27]~54 .lut_mask = 16'h9617;
defparam \xtea_engine1|op_temp2[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \xtea_engine1|op_temp2[28]~56 (
// Equation(s):
// \xtea_engine1|op_temp2[28]~56_combout  = ((\xtea_engine1|sum_reg|output [28] $ (\xtea_engine1|key_mux|o_data[28]~47_combout  $ (!\xtea_engine1|op_temp2[27]~55 )))) # (GND)
// \xtea_engine1|op_temp2[28]~57  = CARRY((\xtea_engine1|sum_reg|output [28] & ((\xtea_engine1|key_mux|o_data[28]~47_combout ) # (!\xtea_engine1|op_temp2[27]~55 ))) # (!\xtea_engine1|sum_reg|output [28] & (\xtea_engine1|key_mux|o_data[28]~47_combout  & 
// !\xtea_engine1|op_temp2[27]~55 )))

	.dataa(\xtea_engine1|sum_reg|output [28]),
	.datab(\xtea_engine1|key_mux|o_data[28]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp2[27]~55 ),
	.combout(\xtea_engine1|op_temp2[28]~56_combout ),
	.cout(\xtea_engine1|op_temp2[28]~57 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp2[28]~56 .lut_mask = 16'h698E;
defparam \xtea_engine1|op_temp2[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \xtea_engine1|op_temp2[29]~58 (
// Equation(s):
// \xtea_engine1|op_temp2[29]~58_combout  = (\xtea_engine1|key_mux|o_data[29]~45_combout  & ((\xtea_engine1|sum_reg|output [29] & (\xtea_engine1|op_temp2[28]~57  & VCC)) # (!\xtea_engine1|sum_reg|output [29] & (!\xtea_engine1|op_temp2[28]~57 )))) # 
// (!\xtea_engine1|key_mux|o_data[29]~45_combout  & ((\xtea_engine1|sum_reg|output [29] & (!\xtea_engine1|op_temp2[28]~57 )) # (!\xtea_engine1|sum_reg|output [29] & ((\xtea_engine1|op_temp2[28]~57 ) # (GND)))))
// \xtea_engine1|op_temp2[29]~59  = CARRY((\xtea_engine1|key_mux|o_data[29]~45_combout  & (!\xtea_engine1|sum_reg|output [29] & !\xtea_engine1|op_temp2[28]~57 )) # (!\xtea_engine1|key_mux|o_data[29]~45_combout  & ((!\xtea_engine1|op_temp2[28]~57 ) # 
// (!\xtea_engine1|sum_reg|output [29]))))

	.dataa(\xtea_engine1|key_mux|o_data[29]~45_combout ),
	.datab(\xtea_engine1|sum_reg|output [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp2[28]~57 ),
	.combout(\xtea_engine1|op_temp2[29]~58_combout ),
	.cout(\xtea_engine1|op_temp2[29]~59 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp2[29]~58 .lut_mask = 16'h9617;
defparam \xtea_engine1|op_temp2[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \xtea_engine1|op_temp2[30]~60 (
// Equation(s):
// \xtea_engine1|op_temp2[30]~60_combout  = ((\xtea_engine1|sum_reg|output [30] $ (\xtea_engine1|key_mux|o_data[30]~61_combout  $ (!\xtea_engine1|op_temp2[29]~59 )))) # (GND)
// \xtea_engine1|op_temp2[30]~61  = CARRY((\xtea_engine1|sum_reg|output [30] & ((\xtea_engine1|key_mux|o_data[30]~61_combout ) # (!\xtea_engine1|op_temp2[29]~59 ))) # (!\xtea_engine1|sum_reg|output [30] & (\xtea_engine1|key_mux|o_data[30]~61_combout  & 
// !\xtea_engine1|op_temp2[29]~59 )))

	.dataa(\xtea_engine1|sum_reg|output [30]),
	.datab(\xtea_engine1|key_mux|o_data[30]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp2[29]~59 ),
	.combout(\xtea_engine1|op_temp2[30]~60_combout ),
	.cout(\xtea_engine1|op_temp2[30]~61 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp2[30]~60 .lut_mask = 16'h698E;
defparam \xtea_engine1|op_temp2[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \xtea_engine1|op_temp2[31]~62 (
// Equation(s):
// \xtea_engine1|op_temp2[31]~62_combout  = \xtea_engine1|sum_reg|output [31] $ (\xtea_engine1|op_temp2[30]~61  $ (\xtea_engine1|key_mux|o_data[31]~63_combout ))

	.dataa(gnd),
	.datab(\xtea_engine1|sum_reg|output [31]),
	.datac(gnd),
	.datad(\xtea_engine1|key_mux|o_data[31]~63_combout ),
	.cin(\xtea_engine1|op_temp2[30]~61 ),
	.combout(\xtea_engine1|op_temp2[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_temp2[31]~62 .lut_mask = 16'hC33C;
defparam \xtea_engine1|op_temp2[31]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneive_lcell_comb \sreg_msg|reg_data[3]~feeder (
// Equation(s):
// \sreg_msg|reg_data[3]~feeder_combout  = \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [3]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[3]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N23
dffeas \sreg_msg|reg_data[3] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[3] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \sreg_msg|reg_data[11]~feeder (
// Equation(s):
// \sreg_msg|reg_data[11]~feeder_combout  = \sreg_msg|reg_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_msg|reg_data [3]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[11]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N25
dffeas \sreg_msg|reg_data[11] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[11] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cycloneive_lcell_comb \sreg_msg|reg_data[19]~feeder (
// Equation(s):
// \sreg_msg|reg_data[19]~feeder_combout  = \sreg_msg|reg_data [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_msg|reg_data [11]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[19]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N11
dffeas \sreg_msg|reg_data[19] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[19] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneive_lcell_comb \sreg_msg|reg_data[27]~feeder (
// Equation(s):
// \sreg_msg|reg_data[27]~feeder_combout  = \sreg_msg|reg_data [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_msg|reg_data [19]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[27]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N1
dffeas \sreg_msg|reg_data[27] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[27] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneive_lcell_comb \sreg_msg|reg_data[35]~feeder (
// Equation(s):
// \sreg_msg|reg_data[35]~feeder_combout  = \sreg_msg|reg_data [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_msg|reg_data [27]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[35]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N23
dffeas \sreg_msg|reg_data[35] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [35]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[35] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N9
dffeas \sreg_msg|reg_data[43] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_msg|reg_data [35]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [43]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[43] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N27
dffeas \sreg_msg|reg_data[51] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_msg|reg_data [43]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [51]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[51] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[51] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N29
dffeas \sreg_msg|reg_data[59] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_msg|reg_data [51]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [59]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[59] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \xtea_engine1|v1_mux|o_data[27]~11 (
// Equation(s):
// \xtea_engine1|v1_mux|o_data[27]~11_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [27])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~86_combout )))

	.dataa(gnd),
	.datab(\sreg_msg|reg_data [27]),
	.datac(\xtea_engine1|fsm|sel_v0~combout ),
	.datad(\xtea_engine1|Add4~86_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v1_mux|o_data[27]~11_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v1_mux|o_data[27]~11 .lut_mask = 16'hCFC0;
defparam \xtea_engine1|v1_mux|o_data[27]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N9
dffeas \xtea_engine1|v1_reg|output[27] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v1_mux|o_data[27]~11_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v1_reg|output [27]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v1_reg|output[27] .is_wysiwyg = "true";
defparam \xtea_engine1|v1_reg|output[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneive_lcell_comb \xtea_engine1|op_mux2|o_data[27]~24 (
// Equation(s):
// \xtea_engine1|op_mux2|o_data[27]~24_combout  = (\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [27]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [27]))

	.dataa(\xtea_engine1|v0_reg|output [27]),
	.datab(gnd),
	.datac(\xtea_engine1|v1_reg|output [27]),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux2|o_data[27]~24_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux2|o_data[27]~24 .lut_mask = 16'hF0AA;
defparam \xtea_engine1|op_mux2|o_data[27]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cycloneive_lcell_comb \sreg_msg|reg_data[55]~feeder (
// Equation(s):
// \sreg_msg|reg_data[55]~feeder_combout  = \sreg_msg|reg_data [47]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_msg|reg_data [47]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[55]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N7
dffeas \sreg_msg|reg_data[55] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [55]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[55] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneive_lcell_comb \xtea_engine1|v1_mux|o_data[23]~25 (
// Equation(s):
// \xtea_engine1|v1_mux|o_data[23]~25_combout  = (\xtea_engine1|fsm|sel_v0~combout  & ((\sreg_msg|reg_data [23]))) # (!\xtea_engine1|fsm|sel_v0~combout  & (\xtea_engine1|Add4~78_combout ))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|sel_v0~combout ),
	.datac(\xtea_engine1|Add4~78_combout ),
	.datad(\sreg_msg|reg_data [23]),
	.cin(gnd),
	.combout(\xtea_engine1|v1_mux|o_data[23]~25_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v1_mux|o_data[23]~25 .lut_mask = 16'hFC30;
defparam \xtea_engine1|v1_mux|o_data[23]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N7
dffeas \xtea_engine1|v1_reg|output[23] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v1_mux|o_data[23]~25_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v1_reg|output [23]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v1_reg|output[23] .is_wysiwyg = "true";
defparam \xtea_engine1|v1_reg|output[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \xtea_engine1|op_mux2|o_data[23]~28 (
// Equation(s):
// \xtea_engine1|op_mux2|o_data[23]~28_combout  = (\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [23])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [23])))

	.dataa(\xtea_engine1|v1_reg|output [23]),
	.datab(gnd),
	.datac(\xtea_engine1|v0_reg|output [23]),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux2|o_data[23]~28_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux2|o_data[23]~28 .lut_mask = 16'hAAF0;
defparam \xtea_engine1|op_mux2|o_data[23]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N0
cycloneive_lcell_comb \xtea_engine1|v0_mux|o_data[19]~8 (
// Equation(s):
// \xtea_engine1|v0_mux|o_data[19]~8_combout  = (\xtea_engine1|fsm|sel_v0~combout  & ((\sreg_msg|reg_data [51]))) # (!\xtea_engine1|fsm|sel_v0~combout  & (\xtea_engine1|Add4~62_combout ))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|sel_v0~combout ),
	.datac(\xtea_engine1|Add4~62_combout ),
	.datad(\sreg_msg|reg_data [51]),
	.cin(gnd),
	.combout(\xtea_engine1|v0_mux|o_data[19]~8_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v0_mux|o_data[19]~8 .lut_mask = 16'hFC30;
defparam \xtea_engine1|v0_mux|o_data[19]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N1
dffeas \xtea_engine1|v0_reg|output[19] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v0_mux|o_data[19]~8_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v0_reg|output [19]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v0_reg|output[19] .is_wysiwyg = "true";
defparam \xtea_engine1|v0_reg|output[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneive_lcell_comb \xtea_engine1|op_mux2|o_data[19]~16 (
// Equation(s):
// \xtea_engine1|op_mux2|o_data[19]~16_combout  = (\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [19]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [19]))

	.dataa(\xtea_engine1|v0_reg|output [19]),
	.datab(\xtea_engine1|fsm|operation~combout ),
	.datac(gnd),
	.datad(\xtea_engine1|v1_reg|output [19]),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux2|o_data[19]~16_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux2|o_data[19]~16 .lut_mask = 16'hEE22;
defparam \xtea_engine1|op_mux2|o_data[19]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N15
dffeas \sreg_msg|reg_data[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [0]),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[0] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N9
dffeas \sreg_msg|reg_data[8] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_msg|reg_data [0]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[8] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneive_lcell_comb \sreg_msg|reg_data[16]~feeder (
// Equation(s):
// \sreg_msg|reg_data[16]~feeder_combout  = \sreg_msg|reg_data [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sreg_msg|reg_data [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[16]~feeder .lut_mask = 16'hF0F0;
defparam \sreg_msg|reg_data[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N11
dffeas \sreg_msg|reg_data[16] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[16] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cycloneive_lcell_comb \sreg_msg|reg_data[24]~feeder (
// Equation(s):
// \sreg_msg|reg_data[24]~feeder_combout  = \sreg_msg|reg_data [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_msg|reg_data [16]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[24]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N5
dffeas \sreg_msg|reg_data[24] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[24] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N26
cycloneive_lcell_comb \sreg_msg|reg_data[32]~feeder (
// Equation(s):
// \sreg_msg|reg_data[32]~feeder_combout  = \sreg_msg|reg_data [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_msg|reg_data [24]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[32]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N27
dffeas \sreg_msg|reg_data[32] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [32]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[32] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneive_lcell_comb \sreg_msg|reg_data[40]~feeder (
// Equation(s):
// \sreg_msg|reg_data[40]~feeder_combout  = \sreg_msg|reg_data [32]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_msg|reg_data [32]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[40]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N17
dffeas \sreg_msg|reg_data[40] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [40]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[40] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneive_lcell_comb \sreg_msg|reg_data[48]~feeder (
// Equation(s):
// \sreg_msg|reg_data[48]~feeder_combout  = \sreg_msg|reg_data [40]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_msg|reg_data [40]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[48]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N31
dffeas \sreg_msg|reg_data[48] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [48]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[48] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N21
dffeas \sreg_msg|reg_data[56] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_msg|reg_data [48]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [56]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[56] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
cycloneive_lcell_comb \xtea_engine1|v0_mux|o_data[24]~23 (
// Equation(s):
// \xtea_engine1|v0_mux|o_data[24]~23_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [56])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~80_combout )))

	.dataa(\xtea_engine1|fsm|sel_v0~combout ),
	.datab(gnd),
	.datac(\sreg_msg|reg_data [56]),
	.datad(\xtea_engine1|Add4~80_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v0_mux|o_data[24]~23_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v0_mux|o_data[24]~23 .lut_mask = 16'hF5A0;
defparam \xtea_engine1|v0_mux|o_data[24]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N3
dffeas \xtea_engine1|v0_reg|output[24] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v0_mux|o_data[24]~23_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v0_reg|output [24]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v0_reg|output[24] .is_wysiwyg = "true";
defparam \xtea_engine1|v0_reg|output[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneive_lcell_comb \xtea_engine1|op_mux|o_data[24]~25 (
// Equation(s):
// \xtea_engine1|op_mux|o_data[24]~25_combout  = (\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [24])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [24])))

	.dataa(\xtea_engine1|v0_reg|output [24]),
	.datab(\xtea_engine1|v1_reg|output [24]),
	.datac(gnd),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux|o_data[24]~25_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux|o_data[24]~25 .lut_mask = 16'hAACC;
defparam \xtea_engine1|op_mux|o_data[24]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cycloneive_lcell_comb \sreg_msg|reg_data[5]~feeder (
// Equation(s):
// \sreg_msg|reg_data[5]~feeder_combout  = \serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_rx1|o_reg_data [5]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[5]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N25
dffeas \sreg_msg|reg_data[5] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[5] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N21
dffeas \sreg_msg|reg_data[13] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_msg|reg_data [5]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[13] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneive_lcell_comb \sreg_msg|reg_data[21]~feeder (
// Equation(s):
// \sreg_msg|reg_data[21]~feeder_combout  = \sreg_msg|reg_data [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_msg|reg_data [13]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[21]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N27
dffeas \sreg_msg|reg_data[21] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[21] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N1
dffeas \sreg_msg|reg_data[29] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_msg|reg_data [21]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[29] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \xtea_engine1|v1_mux|o_data[29]~3 (
// Equation(s):
// \xtea_engine1|v1_mux|o_data[29]~3_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [29])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~90_combout )))

	.dataa(gnd),
	.datab(\sreg_msg|reg_data [29]),
	.datac(\xtea_engine1|fsm|sel_v0~combout ),
	.datad(\xtea_engine1|Add4~90_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v1_mux|o_data[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v1_mux|o_data[29]~3 .lut_mask = 16'hCFC0;
defparam \xtea_engine1|v1_mux|o_data[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N17
dffeas \xtea_engine1|v1_reg|output[29] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v1_mux|o_data[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v1_reg|output [29]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v1_reg|output[29] .is_wysiwyg = "true";
defparam \xtea_engine1|v1_reg|output[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N14
cycloneive_lcell_comb \xtea_engine1|op_mux2|o_data[29]~22 (
// Equation(s):
// \xtea_engine1|op_mux2|o_data[29]~22_combout  = (\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [29])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [29])))

	.dataa(\xtea_engine1|v1_reg|output [29]),
	.datab(\xtea_engine1|v0_reg|output [29]),
	.datac(gnd),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux2|o_data[29]~22_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux2|o_data[29]~22 .lut_mask = 16'hAACC;
defparam \xtea_engine1|op_mux2|o_data[29]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N8
cycloneive_lcell_comb \xtea_engine1|op_mux|o_data[29]~22 (
// Equation(s):
// \xtea_engine1|op_mux|o_data[29]~22_combout  = (\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [29]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [29]))

	.dataa(\xtea_engine1|fsm|operation~combout ),
	.datab(gnd),
	.datac(\xtea_engine1|v1_reg|output [29]),
	.datad(\xtea_engine1|v0_reg|output [29]),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux|o_data[29]~22_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux|o_data[29]~22 .lut_mask = 16'hFA50;
defparam \xtea_engine1|op_mux|o_data[29]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N9
dffeas \sreg_msg|reg_data[60] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_msg|reg_data [52]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [60]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[60] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneive_lcell_comb \xtea_engine1|v0_mux|o_data[28]~7 (
// Equation(s):
// \xtea_engine1|v0_mux|o_data[28]~7_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [60])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~88_combout )))

	.dataa(\xtea_engine1|fsm|sel_v0~combout ),
	.datab(gnd),
	.datac(\sreg_msg|reg_data [60]),
	.datad(\xtea_engine1|Add4~88_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v0_mux|o_data[28]~7_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v0_mux|o_data[28]~7 .lut_mask = 16'hF5A0;
defparam \xtea_engine1|v0_mux|o_data[28]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N1
dffeas \xtea_engine1|v0_reg|output[28] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v0_mux|o_data[28]~7_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v0_reg|output [28]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v0_reg|output[28] .is_wysiwyg = "true";
defparam \xtea_engine1|v0_reg|output[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
cycloneive_lcell_comb \xtea_engine1|op_mux2|o_data[28]~23 (
// Equation(s):
// \xtea_engine1|op_mux2|o_data[28]~23_combout  = (\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [28]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [28]))

	.dataa(gnd),
	.datab(\xtea_engine1|v0_reg|output [28]),
	.datac(\xtea_engine1|v1_reg|output [28]),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux2|o_data[28]~23_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux2|o_data[28]~23 .lut_mask = 16'hF0CC;
defparam \xtea_engine1|op_mux2|o_data[28]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \xtea_engine1|v1_mux|o_data[14]~12 (
// Equation(s):
// \xtea_engine1|v1_mux|o_data[14]~12_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [14])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~52_combout )))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|sel_v0~combout ),
	.datac(\sreg_msg|reg_data [14]),
	.datad(\xtea_engine1|Add4~52_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v1_mux|o_data[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v1_mux|o_data[14]~12 .lut_mask = 16'hF3C0;
defparam \xtea_engine1|v1_mux|o_data[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N19
dffeas \xtea_engine1|v1_reg|output[14] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v1_mux|o_data[14]~12_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v1_reg|output [14]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v1_reg|output[14] .is_wysiwyg = "true";
defparam \xtea_engine1|v1_reg|output[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
cycloneive_lcell_comb \xtea_engine1|op_mux2|o_data[14]~21 (
// Equation(s):
// \xtea_engine1|op_mux2|o_data[14]~21_combout  = (\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [14]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [14]))

	.dataa(\xtea_engine1|v0_reg|output [14]),
	.datab(gnd),
	.datac(\xtea_engine1|v1_reg|output [14]),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux2|o_data[14]~21_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux2|o_data[14]~21 .lut_mask = 16'hF0AA;
defparam \xtea_engine1|op_mux2|o_data[14]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
cycloneive_lcell_comb \xtea_engine1|RESULT~17 (
// Equation(s):
// \xtea_engine1|RESULT~17_combout  = \xtea_engine1|op_mux|o_data[10]~6_combout  $ (((\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [19])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [19])))))

	.dataa(\xtea_engine1|fsm|operation~combout ),
	.datab(\xtea_engine1|v0_reg|output [19]),
	.datac(\xtea_engine1|v1_reg|output [19]),
	.datad(\xtea_engine1|op_mux|o_data[10]~6_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|RESULT~17_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|RESULT~17 .lut_mask = 16'h27D8;
defparam \xtea_engine1|RESULT~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneive_lcell_comb \sreg_msg|reg_data[37]~feeder (
// Equation(s):
// \sreg_msg|reg_data[37]~feeder_combout  = \sreg_msg|reg_data [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_msg|reg_data [29]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[37]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N31
dffeas \sreg_msg|reg_data[37] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [37]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[37] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneive_lcell_comb \xtea_engine1|v0_mux|o_data[1]~30 (
// Equation(s):
// \xtea_engine1|v0_mux|o_data[1]~30_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [33])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~18_combout )))

	.dataa(gnd),
	.datab(\sreg_msg|reg_data [33]),
	.datac(\xtea_engine1|fsm|sel_v0~combout ),
	.datad(\xtea_engine1|Add4~18_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v0_mux|o_data[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v0_mux|o_data[1]~30 .lut_mask = 16'hCFC0;
defparam \xtea_engine1|v0_mux|o_data[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N5
dffeas \xtea_engine1|v0_reg|output[1] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v0_mux|o_data[1]~30_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v0_reg|output [1]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v0_reg|output[1] .is_wysiwyg = "true";
defparam \xtea_engine1|v0_reg|output[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneive_lcell_comb \xtea_engine1|op_mux2|o_data[1]~12 (
// Equation(s):
// \xtea_engine1|op_mux2|o_data[1]~12_combout  = (\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [1]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [1]))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|operation~combout ),
	.datac(\xtea_engine1|v0_reg|output [1]),
	.datad(\xtea_engine1|v1_reg|output [1]),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux2|o_data[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux2|o_data[1]~12 .lut_mask = 16'hFC30;
defparam \xtea_engine1|op_mux2|o_data[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneive_lcell_comb \xtea_engine1|v0_mux|o_data[16]~20 (
// Equation(s):
// \xtea_engine1|v0_mux|o_data[16]~20_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [48])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~56_combout )))

	.dataa(\sreg_msg|reg_data [48]),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|sel_v0~combout ),
	.datad(\xtea_engine1|Add4~56_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v0_mux|o_data[16]~20_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v0_mux|o_data[16]~20 .lut_mask = 16'hAFA0;
defparam \xtea_engine1|v0_mux|o_data[16]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N3
dffeas \xtea_engine1|v0_reg|output[16] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v0_mux|o_data[16]~20_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v0_reg|output [16]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v0_reg|output[16] .is_wysiwyg = "true";
defparam \xtea_engine1|v0_reg|output[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneive_lcell_comb \xtea_engine1|op_mux2|o_data[16]~19 (
// Equation(s):
// \xtea_engine1|op_mux2|o_data[16]~19_combout  = (\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [16])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [16])))

	.dataa(gnd),
	.datab(\xtea_engine1|v1_reg|output [16]),
	.datac(\xtea_engine1|fsm|operation~combout ),
	.datad(\xtea_engine1|v0_reg|output [16]),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux2|o_data[16]~19_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux2|o_data[16]~19 .lut_mask = 16'hCFC0;
defparam \xtea_engine1|op_mux2|o_data[16]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N29
dffeas \sreg_msg|reg_data[45] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sreg_msg|reg_data [37]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [45]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[45] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneive_lcell_comb \sreg_msg|reg_data[53]~feeder (
// Equation(s):
// \sreg_msg|reg_data[53]~feeder_combout  = \sreg_msg|reg_data [45]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_msg|reg_data [45]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[53]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N19
dffeas \sreg_msg|reg_data[53] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [53]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[53] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cycloneive_lcell_comb \xtea_engine1|v1_mux|o_data[26]~19 (
// Equation(s):
// \xtea_engine1|v1_mux|o_data[26]~19_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [26])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~84_combout )))

	.dataa(\xtea_engine1|fsm|sel_v0~combout ),
	.datab(gnd),
	.datac(\sreg_msg|reg_data [26]),
	.datad(\xtea_engine1|Add4~84_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v1_mux|o_data[26]~19_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v1_mux|o_data[26]~19 .lut_mask = 16'hF5A0;
defparam \xtea_engine1|v1_mux|o_data[26]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N11
dffeas \xtea_engine1|v1_reg|output[26] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v1_mux|o_data[26]~19_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v1_reg|output [26]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v1_reg|output[26] .is_wysiwyg = "true";
defparam \xtea_engine1|v1_reg|output[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \xtea_engine1|v0_mux|o_data[22]~12 (
// Equation(s):
// \xtea_engine1|v0_mux|o_data[22]~12_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [54])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~76_combout )))

	.dataa(gnd),
	.datab(\sreg_msg|reg_data [54]),
	.datac(\xtea_engine1|fsm|sel_v0~combout ),
	.datad(\xtea_engine1|Add4~76_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v0_mux|o_data[22]~12_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v0_mux|o_data[22]~12 .lut_mask = 16'hCFC0;
defparam \xtea_engine1|v0_mux|o_data[22]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N7
dffeas \xtea_engine1|v0_reg|output[22] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v0_mux|o_data[22]~12_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v0_reg|output [22]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v0_reg|output[22] .is_wysiwyg = "true";
defparam \xtea_engine1|v0_reg|output[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneive_lcell_comb \xtea_engine1|v1_mux|o_data[13]~0 (
// Equation(s):
// \xtea_engine1|v1_mux|o_data[13]~0_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [13])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~42_combout )))

	.dataa(\xtea_engine1|fsm|sel_v0~combout ),
	.datab(gnd),
	.datac(\sreg_msg|reg_data [13]),
	.datad(\xtea_engine1|Add4~42_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v1_mux|o_data[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v1_mux|o_data[13]~0 .lut_mask = 16'hF5A0;
defparam \xtea_engine1|v1_mux|o_data[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N21
dffeas \xtea_engine1|v1_reg|output[13] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v1_mux|o_data[13]~0_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v1_reg|output [13]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v1_reg|output[13] .is_wysiwyg = "true";
defparam \xtea_engine1|v1_reg|output[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneive_lcell_comb \xtea_engine1|op_mux2|o_data[13]~0 (
// Equation(s):
// \xtea_engine1|op_mux2|o_data[13]~0_combout  = (\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [13]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [13]))

	.dataa(\xtea_engine1|v0_reg|output [13]),
	.datab(\xtea_engine1|v1_reg|output [13]),
	.datac(gnd),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux2|o_data[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux2|o_data[13]~0 .lut_mask = 16'hCCAA;
defparam \xtea_engine1|op_mux2|o_data[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
cycloneive_lcell_comb \xtea_engine1|v0_mux|o_data[17]~28 (
// Equation(s):
// \xtea_engine1|v0_mux|o_data[17]~28_combout  = (\xtea_engine1|fsm|sel_v0~combout  & ((\sreg_msg|reg_data [49]))) # (!\xtea_engine1|fsm|sel_v0~combout  & (\xtea_engine1|Add4~58_combout ))

	.dataa(\xtea_engine1|fsm|sel_v0~combout ),
	.datab(gnd),
	.datac(\xtea_engine1|Add4~58_combout ),
	.datad(\sreg_msg|reg_data [49]),
	.cin(gnd),
	.combout(\xtea_engine1|v0_mux|o_data[17]~28_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v0_mux|o_data[17]~28 .lut_mask = 16'hFA50;
defparam \xtea_engine1|v0_mux|o_data[17]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N31
dffeas \xtea_engine1|v0_reg|output[17] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v0_mux|o_data[17]~28_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v0_reg|output [17]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v0_reg|output[17] .is_wysiwyg = "true";
defparam \xtea_engine1|v0_reg|output[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneive_lcell_comb \xtea_engine1|v1_mux|o_data[8]~20 (
// Equation(s):
// \xtea_engine1|v1_mux|o_data[8]~20_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [8])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~32_combout )))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|sel_v0~combout ),
	.datac(\sreg_msg|reg_data [8]),
	.datad(\xtea_engine1|Add4~32_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v1_mux|o_data[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v1_mux|o_data[8]~20 .lut_mask = 16'hF3C0;
defparam \xtea_engine1|v1_mux|o_data[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N1
dffeas \xtea_engine1|v1_reg|output[8] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v1_mux|o_data[8]~20_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v1_reg|output [8]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v1_reg|output[8] .is_wysiwyg = "true";
defparam \xtea_engine1|v1_reg|output[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
cycloneive_lcell_comb \xtea_engine1|op_mux2|o_data[8]~5 (
// Equation(s):
// \xtea_engine1|op_mux2|o_data[8]~5_combout  = (\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [8])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [8])))

	.dataa(\xtea_engine1|v1_reg|output [8]),
	.datab(\xtea_engine1|v0_reg|output [8]),
	.datac(\xtea_engine1|fsm|operation~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux2|o_data[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux2|o_data[8]~5 .lut_mask = 16'hACAC;
defparam \xtea_engine1|op_mux2|o_data[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cycloneive_lcell_comb \xtea_engine1|v0_mux|o_data[4]~6 (
// Equation(s):
// \xtea_engine1|v0_mux|o_data[4]~6_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [36])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~24_combout )))

	.dataa(\xtea_engine1|fsm|sel_v0~combout ),
	.datab(gnd),
	.datac(\sreg_msg|reg_data [36]),
	.datad(\xtea_engine1|Add4~24_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v0_mux|o_data[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v0_mux|o_data[4]~6 .lut_mask = 16'hF5A0;
defparam \xtea_engine1|v0_mux|o_data[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N23
dffeas \xtea_engine1|v0_reg|output[4] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v0_mux|o_data[4]~6_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v0_reg|output [4]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v0_reg|output[4] .is_wysiwyg = "true";
defparam \xtea_engine1|v0_reg|output[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cycloneive_lcell_comb \xtea_engine1|op_mux2|o_data[4]~9 (
// Equation(s):
// \xtea_engine1|op_mux2|o_data[4]~9_combout  = (\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [4])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [4])))

	.dataa(\xtea_engine1|v1_reg|output [4]),
	.datab(gnd),
	.datac(\xtea_engine1|v0_reg|output [4]),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux2|o_data[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux2|o_data[4]~9 .lut_mask = 16'hAAF0;
defparam \xtea_engine1|op_mux2|o_data[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
cycloneive_lcell_comb \xtea_engine1|v1_mux|o_data[9]~28 (
// Equation(s):
// \xtea_engine1|v1_mux|o_data[9]~28_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [9])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~34_combout )))

	.dataa(gnd),
	.datab(\sreg_msg|reg_data [9]),
	.datac(\xtea_engine1|fsm|sel_v0~combout ),
	.datad(\xtea_engine1|Add4~34_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v1_mux|o_data[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v1_mux|o_data[9]~28 .lut_mask = 16'hCFC0;
defparam \xtea_engine1|v1_mux|o_data[9]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N27
dffeas \xtea_engine1|v1_reg|output[9] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v1_mux|o_data[9]~28_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v1_reg|output [9]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v1_reg|output[9] .is_wysiwyg = "true";
defparam \xtea_engine1|v1_reg|output[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
cycloneive_lcell_comb \xtea_engine1|v0_mux|o_data[0]~22 (
// Equation(s):
// \xtea_engine1|v0_mux|o_data[0]~22_combout  = (\xtea_engine1|fsm|sel_v0~combout  & ((\sreg_msg|reg_data [32]))) # (!\xtea_engine1|fsm|sel_v0~combout  & (\xtea_engine1|Add4~16_combout ))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|sel_v0~combout ),
	.datac(\xtea_engine1|Add4~16_combout ),
	.datad(\sreg_msg|reg_data [32]),
	.cin(gnd),
	.combout(\xtea_engine1|v0_mux|o_data[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v0_mux|o_data[0]~22 .lut_mask = 16'hFC30;
defparam \xtea_engine1|v0_mux|o_data[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N3
dffeas \xtea_engine1|v0_reg|output[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v0_mux|o_data[0]~22_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v0_reg|output [0]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v0_reg|output[0] .is_wysiwyg = "true";
defparam \xtea_engine1|v0_reg|output[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
cycloneive_lcell_comb \xtea_engine1|op_mux2|o_data[0]~13 (
// Equation(s):
// \xtea_engine1|op_mux2|o_data[0]~13_combout  = (\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [0])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [0])))

	.dataa(gnd),
	.datab(\xtea_engine1|v1_reg|output [0]),
	.datac(\xtea_engine1|v0_reg|output [0]),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux2|o_data[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux2|o_data[0]~13 .lut_mask = 16'hCCF0;
defparam \xtea_engine1|op_mux2|o_data[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneive_lcell_comb \xtea_engine1|op_temp1[0]~0 (
// Equation(s):
// \xtea_engine1|op_temp1[0]~0_combout  = (\xtea_engine1|op_mux|o_data[5]~8_combout  & (\xtea_engine1|op_mux|o_data[0]~13_combout  $ (VCC))) # (!\xtea_engine1|op_mux|o_data[5]~8_combout  & (\xtea_engine1|op_mux|o_data[0]~13_combout  & VCC))
// \xtea_engine1|op_temp1[0]~1  = CARRY((\xtea_engine1|op_mux|o_data[5]~8_combout  & \xtea_engine1|op_mux|o_data[0]~13_combout ))

	.dataa(\xtea_engine1|op_mux|o_data[5]~8_combout ),
	.datab(\xtea_engine1|op_mux|o_data[0]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\xtea_engine1|op_temp1[0]~0_combout ),
	.cout(\xtea_engine1|op_temp1[0]~1 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp1[0]~0 .lut_mask = 16'h6688;
defparam \xtea_engine1|op_temp1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cycloneive_lcell_comb \xtea_engine1|Add4~13 (
// Equation(s):
// \xtea_engine1|Add4~13_combout  = \sreg_ende|reg_data [0] $ (\xtea_engine1|op_temp2[0]~0_combout  $ (\xtea_engine1|op_temp1[0]~0_combout ))

	.dataa(\sreg_ende|reg_data [0]),
	.datab(gnd),
	.datac(\xtea_engine1|op_temp2[0]~0_combout ),
	.datad(\xtea_engine1|op_temp1[0]~0_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|Add4~13_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|Add4~13 .lut_mask = 16'hA55A;
defparam \xtea_engine1|Add4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneive_lcell_comb \xtea_engine1|Add4~15 (
// Equation(s):
// \xtea_engine1|Add4~15_cout  = CARRY(!\sreg_ende|reg_data [0])

	.dataa(\sreg_ende|reg_data [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\xtea_engine1|Add4~15_cout ));
// synopsys translate_off
defparam \xtea_engine1|Add4~15 .lut_mask = 16'h0055;
defparam \xtea_engine1|Add4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
cycloneive_lcell_comb \xtea_engine1|Add4~16 (
// Equation(s):
// \xtea_engine1|Add4~16_combout  = (\xtea_engine1|op_mux2|o_data[0]~13_combout  & ((\xtea_engine1|Add4~13_combout  & (!\xtea_engine1|Add4~15_cout )) # (!\xtea_engine1|Add4~13_combout  & (\xtea_engine1|Add4~15_cout  & VCC)))) # 
// (!\xtea_engine1|op_mux2|o_data[0]~13_combout  & ((\xtea_engine1|Add4~13_combout  & ((\xtea_engine1|Add4~15_cout ) # (GND))) # (!\xtea_engine1|Add4~13_combout  & (!\xtea_engine1|Add4~15_cout ))))
// \xtea_engine1|Add4~17  = CARRY((\xtea_engine1|op_mux2|o_data[0]~13_combout  & (\xtea_engine1|Add4~13_combout  & !\xtea_engine1|Add4~15_cout )) # (!\xtea_engine1|op_mux2|o_data[0]~13_combout  & ((\xtea_engine1|Add4~13_combout ) # 
// (!\xtea_engine1|Add4~15_cout ))))

	.dataa(\xtea_engine1|op_mux2|o_data[0]~13_combout ),
	.datab(\xtea_engine1|Add4~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|Add4~15_cout ),
	.combout(\xtea_engine1|Add4~16_combout ),
	.cout(\xtea_engine1|Add4~17 ));
// synopsys translate_off
defparam \xtea_engine1|Add4~16 .lut_mask = 16'h694D;
defparam \xtea_engine1|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
cycloneive_lcell_comb \xtea_engine1|v1_mux|o_data[0]~22 (
// Equation(s):
// \xtea_engine1|v1_mux|o_data[0]~22_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [0])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~16_combout )))

	.dataa(\sreg_msg|reg_data [0]),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|sel_v0~combout ),
	.datad(\xtea_engine1|Add4~16_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v1_mux|o_data[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v1_mux|o_data[0]~22 .lut_mask = 16'hAFA0;
defparam \xtea_engine1|v1_mux|o_data[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N1
dffeas \xtea_engine1|v1_reg|output[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v1_mux|o_data[0]~22_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v1_reg|output [0]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v1_reg|output[0] .is_wysiwyg = "true";
defparam \xtea_engine1|v1_reg|output[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
cycloneive_lcell_comb \xtea_engine1|op_mux|o_data[0]~13 (
// Equation(s):
// \xtea_engine1|op_mux|o_data[0]~13_combout  = (\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [0]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [0]))

	.dataa(gnd),
	.datab(\xtea_engine1|v1_reg|output [0]),
	.datac(\xtea_engine1|v0_reg|output [0]),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux|o_data[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux|o_data[0]~13 .lut_mask = 16'hF0CC;
defparam \xtea_engine1|op_mux|o_data[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneive_lcell_comb \xtea_engine1|RESULT~9 (
// Equation(s):
// \xtea_engine1|RESULT~9_combout  = \xtea_engine1|op_mux|o_data[0]~13_combout  $ (((\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [9]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [9]))))

	.dataa(\xtea_engine1|fsm|operation~combout ),
	.datab(\xtea_engine1|v1_reg|output [9]),
	.datac(\xtea_engine1|v0_reg|output [9]),
	.datad(\xtea_engine1|op_mux|o_data[0]~13_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|RESULT~9_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|RESULT~9 .lut_mask = 16'h1BE4;
defparam \xtea_engine1|RESULT~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb \xtea_engine1|v0_mux|o_data[3]~10 (
// Equation(s):
// \xtea_engine1|v0_mux|o_data[3]~10_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [35])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~22_combout )))

	.dataa(\sreg_msg|reg_data [35]),
	.datab(gnd),
	.datac(\xtea_engine1|Add4~22_combout ),
	.datad(\xtea_engine1|fsm|sel_v0~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v0_mux|o_data[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v0_mux|o_data[3]~10 .lut_mask = 16'hAAF0;
defparam \xtea_engine1|v0_mux|o_data[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N13
dffeas \xtea_engine1|v0_reg|output[3] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v0_mux|o_data[3]~10_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v0_reg|output [3]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v0_reg|output[3] .is_wysiwyg = "true";
defparam \xtea_engine1|v0_reg|output[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N2
cycloneive_lcell_comb \xtea_engine1|op_mux2|o_data[3]~10 (
// Equation(s):
// \xtea_engine1|op_mux2|o_data[3]~10_combout  = (\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [3]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [3]))

	.dataa(\xtea_engine1|v0_reg|output [3]),
	.datab(gnd),
	.datac(\xtea_engine1|v1_reg|output [3]),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux2|o_data[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux2|o_data[3]~10 .lut_mask = 16'hF0AA;
defparam \xtea_engine1|op_mux2|o_data[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneive_lcell_comb \xtea_engine1|v1_mux|o_data[12]~4 (
// Equation(s):
// \xtea_engine1|v1_mux|o_data[12]~4_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [12])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~40_combout )))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|sel_v0~combout ),
	.datac(\sreg_msg|reg_data [12]),
	.datad(\xtea_engine1|Add4~40_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v1_mux|o_data[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v1_mux|o_data[12]~4 .lut_mask = 16'hF3C0;
defparam \xtea_engine1|v1_mux|o_data[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N13
dffeas \xtea_engine1|v1_reg|output[12] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v1_mux|o_data[12]~4_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v1_reg|output [12]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v1_reg|output[12] .is_wysiwyg = "true";
defparam \xtea_engine1|v1_reg|output[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneive_lcell_comb \xtea_engine1|op_mux|o_data[12]~2 (
// Equation(s):
// \xtea_engine1|op_mux|o_data[12]~2_combout  = (\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [12]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [12]))

	.dataa(\xtea_engine1|v1_reg|output [12]),
	.datab(\xtea_engine1|v0_reg|output [12]),
	.datac(gnd),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux|o_data[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux|o_data[12]~2 .lut_mask = 16'hCCAA;
defparam \xtea_engine1|op_mux|o_data[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
cycloneive_lcell_comb \xtea_engine1|v1_mux|o_data[11]~8 (
// Equation(s):
// \xtea_engine1|v1_mux|o_data[11]~8_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [11])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~38_combout )))

	.dataa(\sreg_msg|reg_data [11]),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|sel_v0~combout ),
	.datad(\xtea_engine1|Add4~38_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v1_mux|o_data[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v1_mux|o_data[11]~8 .lut_mask = 16'hAFA0;
defparam \xtea_engine1|v1_mux|o_data[11]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N5
dffeas \xtea_engine1|v1_reg|output[11] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v1_mux|o_data[11]~8_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v1_reg|output [11]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v1_reg|output[11] .is_wysiwyg = "true";
defparam \xtea_engine1|v1_reg|output[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cycloneive_lcell_comb \xtea_engine1|op_mux|o_data[11]~4 (
// Equation(s):
// \xtea_engine1|op_mux|o_data[11]~4_combout  = (\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [11]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [11]))

	.dataa(gnd),
	.datab(\xtea_engine1|v1_reg|output [11]),
	.datac(\xtea_engine1|fsm|operation~combout ),
	.datad(\xtea_engine1|v0_reg|output [11]),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux|o_data[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux|o_data[11]~4 .lut_mask = 16'hFC0C;
defparam \xtea_engine1|op_mux|o_data[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cycloneive_lcell_comb \xtea_engine1|op_temp1[4]~8 (
// Equation(s):
// \xtea_engine1|op_temp1[4]~8_combout  = ((\xtea_engine1|op_mux|o_data[4]~9_combout  $ (\xtea_engine1|RESULT~9_combout  $ (!\xtea_engine1|op_temp1[3]~7 )))) # (GND)
// \xtea_engine1|op_temp1[4]~9  = CARRY((\xtea_engine1|op_mux|o_data[4]~9_combout  & ((\xtea_engine1|RESULT~9_combout ) # (!\xtea_engine1|op_temp1[3]~7 ))) # (!\xtea_engine1|op_mux|o_data[4]~9_combout  & (\xtea_engine1|RESULT~9_combout  & 
// !\xtea_engine1|op_temp1[3]~7 )))

	.dataa(\xtea_engine1|op_mux|o_data[4]~9_combout ),
	.datab(\xtea_engine1|RESULT~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp1[3]~7 ),
	.combout(\xtea_engine1|op_temp1[4]~8_combout ),
	.cout(\xtea_engine1|op_temp1[4]~9 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp1[4]~8 .lut_mask = 16'h698E;
defparam \xtea_engine1|op_temp1[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneive_lcell_comb \xtea_engine1|op_temp1[5]~10 (
// Equation(s):
// \xtea_engine1|op_temp1[5]~10_combout  = (\xtea_engine1|op_mux|o_data[5]~8_combout  & ((\xtea_engine1|RESULT~8_combout  & (\xtea_engine1|op_temp1[4]~9  & VCC)) # (!\xtea_engine1|RESULT~8_combout  & (!\xtea_engine1|op_temp1[4]~9 )))) # 
// (!\xtea_engine1|op_mux|o_data[5]~8_combout  & ((\xtea_engine1|RESULT~8_combout  & (!\xtea_engine1|op_temp1[4]~9 )) # (!\xtea_engine1|RESULT~8_combout  & ((\xtea_engine1|op_temp1[4]~9 ) # (GND)))))
// \xtea_engine1|op_temp1[5]~11  = CARRY((\xtea_engine1|op_mux|o_data[5]~8_combout  & (!\xtea_engine1|RESULT~8_combout  & !\xtea_engine1|op_temp1[4]~9 )) # (!\xtea_engine1|op_mux|o_data[5]~8_combout  & ((!\xtea_engine1|op_temp1[4]~9 ) # 
// (!\xtea_engine1|RESULT~8_combout ))))

	.dataa(\xtea_engine1|op_mux|o_data[5]~8_combout ),
	.datab(\xtea_engine1|RESULT~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp1[4]~9 ),
	.combout(\xtea_engine1|op_temp1[5]~10_combout ),
	.cout(\xtea_engine1|op_temp1[5]~11 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp1[5]~10 .lut_mask = 16'h9617;
defparam \xtea_engine1|op_temp1[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneive_lcell_comb \xtea_engine1|op_temp1[6]~12 (
// Equation(s):
// \xtea_engine1|op_temp1[6]~12_combout  = ((\xtea_engine1|RESULT~7_combout  $ (\xtea_engine1|op_mux|o_data[6]~7_combout  $ (!\xtea_engine1|op_temp1[5]~11 )))) # (GND)
// \xtea_engine1|op_temp1[6]~13  = CARRY((\xtea_engine1|RESULT~7_combout  & ((\xtea_engine1|op_mux|o_data[6]~7_combout ) # (!\xtea_engine1|op_temp1[5]~11 ))) # (!\xtea_engine1|RESULT~7_combout  & (\xtea_engine1|op_mux|o_data[6]~7_combout  & 
// !\xtea_engine1|op_temp1[5]~11 )))

	.dataa(\xtea_engine1|RESULT~7_combout ),
	.datab(\xtea_engine1|op_mux|o_data[6]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp1[5]~11 ),
	.combout(\xtea_engine1|op_temp1[6]~12_combout ),
	.cout(\xtea_engine1|op_temp1[6]~13 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp1[6]~12 .lut_mask = 16'h698E;
defparam \xtea_engine1|op_temp1[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cycloneive_lcell_comb \xtea_engine1|op_temp1[7]~14 (
// Equation(s):
// \xtea_engine1|op_temp1[7]~14_combout  = (\xtea_engine1|RESULT~6_combout  & ((\xtea_engine1|op_mux|o_data[7]~5_combout  & (\xtea_engine1|op_temp1[6]~13  & VCC)) # (!\xtea_engine1|op_mux|o_data[7]~5_combout  & (!\xtea_engine1|op_temp1[6]~13 )))) # 
// (!\xtea_engine1|RESULT~6_combout  & ((\xtea_engine1|op_mux|o_data[7]~5_combout  & (!\xtea_engine1|op_temp1[6]~13 )) # (!\xtea_engine1|op_mux|o_data[7]~5_combout  & ((\xtea_engine1|op_temp1[6]~13 ) # (GND)))))
// \xtea_engine1|op_temp1[7]~15  = CARRY((\xtea_engine1|RESULT~6_combout  & (!\xtea_engine1|op_mux|o_data[7]~5_combout  & !\xtea_engine1|op_temp1[6]~13 )) # (!\xtea_engine1|RESULT~6_combout  & ((!\xtea_engine1|op_temp1[6]~13 ) # 
// (!\xtea_engine1|op_mux|o_data[7]~5_combout ))))

	.dataa(\xtea_engine1|RESULT~6_combout ),
	.datab(\xtea_engine1|op_mux|o_data[7]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp1[6]~13 ),
	.combout(\xtea_engine1|op_temp1[7]~14_combout ),
	.cout(\xtea_engine1|op_temp1[7]~15 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp1[7]~14 .lut_mask = 16'h9617;
defparam \xtea_engine1|op_temp1[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb \xtea_engine1|op_temp1[8]~16 (
// Equation(s):
// \xtea_engine1|op_temp1[8]~16_combout  = ((\xtea_engine1|op_mux|o_data[8]~3_combout  $ (\xtea_engine1|RESULT~5_combout  $ (!\xtea_engine1|op_temp1[7]~15 )))) # (GND)
// \xtea_engine1|op_temp1[8]~17  = CARRY((\xtea_engine1|op_mux|o_data[8]~3_combout  & ((\xtea_engine1|RESULT~5_combout ) # (!\xtea_engine1|op_temp1[7]~15 ))) # (!\xtea_engine1|op_mux|o_data[8]~3_combout  & (\xtea_engine1|RESULT~5_combout  & 
// !\xtea_engine1|op_temp1[7]~15 )))

	.dataa(\xtea_engine1|op_mux|o_data[8]~3_combout ),
	.datab(\xtea_engine1|RESULT~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp1[7]~15 ),
	.combout(\xtea_engine1|op_temp1[8]~16_combout ),
	.cout(\xtea_engine1|op_temp1[8]~17 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp1[8]~16 .lut_mask = 16'h698E;
defparam \xtea_engine1|op_temp1[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cycloneive_lcell_comb \xtea_engine1|op_temp1[9]~18 (
// Equation(s):
// \xtea_engine1|op_temp1[9]~18_combout  = (\xtea_engine1|RESULT~4_combout  & ((\xtea_engine1|op_mux|o_data[9]~1_combout  & (\xtea_engine1|op_temp1[8]~17  & VCC)) # (!\xtea_engine1|op_mux|o_data[9]~1_combout  & (!\xtea_engine1|op_temp1[8]~17 )))) # 
// (!\xtea_engine1|RESULT~4_combout  & ((\xtea_engine1|op_mux|o_data[9]~1_combout  & (!\xtea_engine1|op_temp1[8]~17 )) # (!\xtea_engine1|op_mux|o_data[9]~1_combout  & ((\xtea_engine1|op_temp1[8]~17 ) # (GND)))))
// \xtea_engine1|op_temp1[9]~19  = CARRY((\xtea_engine1|RESULT~4_combout  & (!\xtea_engine1|op_mux|o_data[9]~1_combout  & !\xtea_engine1|op_temp1[8]~17 )) # (!\xtea_engine1|RESULT~4_combout  & ((!\xtea_engine1|op_temp1[8]~17 ) # 
// (!\xtea_engine1|op_mux|o_data[9]~1_combout ))))

	.dataa(\xtea_engine1|RESULT~4_combout ),
	.datab(\xtea_engine1|op_mux|o_data[9]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp1[8]~17 ),
	.combout(\xtea_engine1|op_temp1[9]~18_combout ),
	.cout(\xtea_engine1|op_temp1[9]~19 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp1[9]~18 .lut_mask = 16'h9617;
defparam \xtea_engine1|op_temp1[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneive_lcell_comb \xtea_engine1|op_temp1[10]~20 (
// Equation(s):
// \xtea_engine1|op_temp1[10]~20_combout  = ((\xtea_engine1|op_mux|o_data[10]~6_combout  $ (\xtea_engine1|RESULT~3_combout  $ (!\xtea_engine1|op_temp1[9]~19 )))) # (GND)
// \xtea_engine1|op_temp1[10]~21  = CARRY((\xtea_engine1|op_mux|o_data[10]~6_combout  & ((\xtea_engine1|RESULT~3_combout ) # (!\xtea_engine1|op_temp1[9]~19 ))) # (!\xtea_engine1|op_mux|o_data[10]~6_combout  & (\xtea_engine1|RESULT~3_combout  & 
// !\xtea_engine1|op_temp1[9]~19 )))

	.dataa(\xtea_engine1|op_mux|o_data[10]~6_combout ),
	.datab(\xtea_engine1|RESULT~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp1[9]~19 ),
	.combout(\xtea_engine1|op_temp1[10]~20_combout ),
	.cout(\xtea_engine1|op_temp1[10]~21 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp1[10]~20 .lut_mask = 16'h698E;
defparam \xtea_engine1|op_temp1[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cycloneive_lcell_comb \xtea_engine1|op_temp1[11]~22 (
// Equation(s):
// \xtea_engine1|op_temp1[11]~22_combout  = (\xtea_engine1|RESULT~2_combout  & ((\xtea_engine1|op_mux|o_data[11]~4_combout  & (\xtea_engine1|op_temp1[10]~21  & VCC)) # (!\xtea_engine1|op_mux|o_data[11]~4_combout  & (!\xtea_engine1|op_temp1[10]~21 )))) # 
// (!\xtea_engine1|RESULT~2_combout  & ((\xtea_engine1|op_mux|o_data[11]~4_combout  & (!\xtea_engine1|op_temp1[10]~21 )) # (!\xtea_engine1|op_mux|o_data[11]~4_combout  & ((\xtea_engine1|op_temp1[10]~21 ) # (GND)))))
// \xtea_engine1|op_temp1[11]~23  = CARRY((\xtea_engine1|RESULT~2_combout  & (!\xtea_engine1|op_mux|o_data[11]~4_combout  & !\xtea_engine1|op_temp1[10]~21 )) # (!\xtea_engine1|RESULT~2_combout  & ((!\xtea_engine1|op_temp1[10]~21 ) # 
// (!\xtea_engine1|op_mux|o_data[11]~4_combout ))))

	.dataa(\xtea_engine1|RESULT~2_combout ),
	.datab(\xtea_engine1|op_mux|o_data[11]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp1[10]~21 ),
	.combout(\xtea_engine1|op_temp1[11]~22_combout ),
	.cout(\xtea_engine1|op_temp1[11]~23 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp1[11]~22 .lut_mask = 16'h9617;
defparam \xtea_engine1|op_temp1[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneive_lcell_comb \xtea_engine1|op_temp1[12]~24 (
// Equation(s):
// \xtea_engine1|op_temp1[12]~24_combout  = ((\xtea_engine1|RESULT~1_combout  $ (\xtea_engine1|op_mux|o_data[12]~2_combout  $ (!\xtea_engine1|op_temp1[11]~23 )))) # (GND)
// \xtea_engine1|op_temp1[12]~25  = CARRY((\xtea_engine1|RESULT~1_combout  & ((\xtea_engine1|op_mux|o_data[12]~2_combout ) # (!\xtea_engine1|op_temp1[11]~23 ))) # (!\xtea_engine1|RESULT~1_combout  & (\xtea_engine1|op_mux|o_data[12]~2_combout  & 
// !\xtea_engine1|op_temp1[11]~23 )))

	.dataa(\xtea_engine1|RESULT~1_combout ),
	.datab(\xtea_engine1|op_mux|o_data[12]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp1[11]~23 ),
	.combout(\xtea_engine1|op_temp1[12]~24_combout ),
	.cout(\xtea_engine1|op_temp1[12]~25 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp1[12]~24 .lut_mask = 16'h698E;
defparam \xtea_engine1|op_temp1[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \xtea_engine1|Add4~1 (
// Equation(s):
// \xtea_engine1|Add4~1_combout  = \xtea_engine1|op_temp1[12]~24_combout  $ (\sreg_ende|reg_data [0] $ (\xtea_engine1|op_temp2[12]~24_combout ))

	.dataa(gnd),
	.datab(\xtea_engine1|op_temp1[12]~24_combout ),
	.datac(\sreg_ende|reg_data [0]),
	.datad(\xtea_engine1|op_temp2[12]~24_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|Add4~1_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|Add4~1 .lut_mask = 16'hC33C;
defparam \xtea_engine1|Add4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneive_lcell_comb \xtea_engine1|op_mux2|o_data[12]~1 (
// Equation(s):
// \xtea_engine1|op_mux2|o_data[12]~1_combout  = (\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [12])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [12])))

	.dataa(\xtea_engine1|v1_reg|output [12]),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|operation~combout ),
	.datad(\xtea_engine1|v0_reg|output [12]),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux2|o_data[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux2|o_data[12]~1 .lut_mask = 16'hAFA0;
defparam \xtea_engine1|op_mux2|o_data[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N22
cycloneive_lcell_comb \xtea_engine1|op_mux2|o_data[11]~2 (
// Equation(s):
// \xtea_engine1|op_mux2|o_data[11]~2_combout  = (\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [11]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [11]))

	.dataa(\xtea_engine1|v0_reg|output [11]),
	.datab(\xtea_engine1|v1_reg|output [11]),
	.datac(\xtea_engine1|fsm|operation~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux2|o_data[11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux2|o_data[11]~2 .lut_mask = 16'hCACA;
defparam \xtea_engine1|op_mux2|o_data[11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cycloneive_lcell_comb \xtea_engine1|op_mux2|o_data[10]~3 (
// Equation(s):
// \xtea_engine1|op_mux2|o_data[10]~3_combout  = (\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [10])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [10])))

	.dataa(gnd),
	.datab(\xtea_engine1|v1_reg|output [10]),
	.datac(\xtea_engine1|v0_reg|output [10]),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux2|o_data[10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux2|o_data[10]~3 .lut_mask = 16'hCCF0;
defparam \xtea_engine1|op_mux2|o_data[10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneive_lcell_comb \xtea_engine1|op_mux2|o_data[9]~4 (
// Equation(s):
// \xtea_engine1|op_mux2|o_data[9]~4_combout  = (\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [9])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [9])))

	.dataa(gnd),
	.datab(\xtea_engine1|v1_reg|output [9]),
	.datac(\xtea_engine1|fsm|operation~combout ),
	.datad(\xtea_engine1|v0_reg|output [9]),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux2|o_data[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux2|o_data[9]~4 .lut_mask = 16'hCFC0;
defparam \xtea_engine1|op_mux2|o_data[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \xtea_engine1|v0_mux|o_data[7]~26 (
// Equation(s):
// \xtea_engine1|v0_mux|o_data[7]~26_combout  = (\xtea_engine1|fsm|sel_v0~combout  & ((\sreg_msg|reg_data [39]))) # (!\xtea_engine1|fsm|sel_v0~combout  & (\xtea_engine1|Add4~30_combout ))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|sel_v0~combout ),
	.datac(\xtea_engine1|Add4~30_combout ),
	.datad(\sreg_msg|reg_data [39]),
	.cin(gnd),
	.combout(\xtea_engine1|v0_mux|o_data[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v0_mux|o_data[7]~26 .lut_mask = 16'hFC30;
defparam \xtea_engine1|v0_mux|o_data[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N9
dffeas \xtea_engine1|v0_reg|output[7] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v0_mux|o_data[7]~26_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v0_reg|output [7]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v0_reg|output[7] .is_wysiwyg = "true";
defparam \xtea_engine1|v0_reg|output[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
cycloneive_lcell_comb \xtea_engine1|op_mux2|o_data[7]~6 (
// Equation(s):
// \xtea_engine1|op_mux2|o_data[7]~6_combout  = (\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [7])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [7])))

	.dataa(\xtea_engine1|fsm|operation~combout ),
	.datab(\xtea_engine1|v1_reg|output [7]),
	.datac(gnd),
	.datad(\xtea_engine1|v0_reg|output [7]),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux2|o_data[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux2|o_data[7]~6 .lut_mask = 16'hDD88;
defparam \xtea_engine1|op_mux2|o_data[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
cycloneive_lcell_comb \xtea_engine1|v1_mux|o_data[6]~14 (
// Equation(s):
// \xtea_engine1|v1_mux|o_data[6]~14_combout  = (\xtea_engine1|fsm|sel_v0~combout  & ((\sreg_msg|reg_data [6]))) # (!\xtea_engine1|fsm|sel_v0~combout  & (\xtea_engine1|Add4~28_combout ))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|sel_v0~combout ),
	.datac(\xtea_engine1|Add4~28_combout ),
	.datad(\sreg_msg|reg_data [6]),
	.cin(gnd),
	.combout(\xtea_engine1|v1_mux|o_data[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v1_mux|o_data[6]~14 .lut_mask = 16'hFC30;
defparam \xtea_engine1|v1_mux|o_data[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N9
dffeas \xtea_engine1|v1_reg|output[6] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v1_mux|o_data[6]~14_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v1_reg|output [6]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v1_reg|output[6] .is_wysiwyg = "true";
defparam \xtea_engine1|v1_reg|output[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneive_lcell_comb \xtea_engine1|op_mux2|o_data[6]~7 (
// Equation(s):
// \xtea_engine1|op_mux2|o_data[6]~7_combout  = (\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [6]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [6]))

	.dataa(gnd),
	.datab(\xtea_engine1|v0_reg|output [6]),
	.datac(\xtea_engine1|v1_reg|output [6]),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux2|o_data[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux2|o_data[6]~7 .lut_mask = 16'hF0CC;
defparam \xtea_engine1|op_mux2|o_data[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cycloneive_lcell_comb \xtea_engine1|v1_mux|o_data[5]~2 (
// Equation(s):
// \xtea_engine1|v1_mux|o_data[5]~2_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [5])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~26_combout )))

	.dataa(\xtea_engine1|fsm|sel_v0~combout ),
	.datab(gnd),
	.datac(\sreg_msg|reg_data [5]),
	.datad(\xtea_engine1|Add4~26_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v1_mux|o_data[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v1_mux|o_data[5]~2 .lut_mask = 16'hF5A0;
defparam \xtea_engine1|v1_mux|o_data[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N31
dffeas \xtea_engine1|v1_reg|output[5] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v1_mux|o_data[5]~2_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v1_reg|output [5]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v1_reg|output[5] .is_wysiwyg = "true";
defparam \xtea_engine1|v1_reg|output[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb \xtea_engine1|op_mux2|o_data[5]~8 (
// Equation(s):
// \xtea_engine1|op_mux2|o_data[5]~8_combout  = (\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [5]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [5]))

	.dataa(gnd),
	.datab(\xtea_engine1|v0_reg|output [5]),
	.datac(\xtea_engine1|v1_reg|output [5]),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux2|o_data[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux2|o_data[5]~8 .lut_mask = 16'hF0CC;
defparam \xtea_engine1|op_mux2|o_data[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneive_lcell_comb \xtea_engine1|v0_mux|o_data[2]~18 (
// Equation(s):
// \xtea_engine1|v0_mux|o_data[2]~18_combout  = (\xtea_engine1|fsm|sel_v0~combout  & ((\sreg_msg|reg_data [34]))) # (!\xtea_engine1|fsm|sel_v0~combout  & (\xtea_engine1|Add4~20_combout ))

	.dataa(\xtea_engine1|fsm|sel_v0~combout ),
	.datab(gnd),
	.datac(\xtea_engine1|Add4~20_combout ),
	.datad(\sreg_msg|reg_data [34]),
	.cin(gnd),
	.combout(\xtea_engine1|v0_mux|o_data[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v0_mux|o_data[2]~18 .lut_mask = 16'hFA50;
defparam \xtea_engine1|v0_mux|o_data[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N13
dffeas \xtea_engine1|v0_reg|output[2] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v0_mux|o_data[2]~18_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v0_reg|output [2]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v0_reg|output[2] .is_wysiwyg = "true";
defparam \xtea_engine1|v0_reg|output[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneive_lcell_comb \xtea_engine1|op_mux2|o_data[2]~11 (
// Equation(s):
// \xtea_engine1|op_mux2|o_data[2]~11_combout  = (\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [2])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [2])))

	.dataa(gnd),
	.datab(\xtea_engine1|v1_reg|output [2]),
	.datac(\xtea_engine1|fsm|operation~combout ),
	.datad(\xtea_engine1|v0_reg|output [2]),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux2|o_data[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux2|o_data[2]~11 .lut_mask = 16'hCFC0;
defparam \xtea_engine1|op_mux2|o_data[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cycloneive_lcell_comb \xtea_engine1|Add4~18 (
// Equation(s):
// \xtea_engine1|Add4~18_combout  = ((\xtea_engine1|op_mux2|o_data[1]~12_combout  $ (\xtea_engine1|Add4~12_combout  $ (\xtea_engine1|Add4~17 )))) # (GND)
// \xtea_engine1|Add4~19  = CARRY((\xtea_engine1|op_mux2|o_data[1]~12_combout  & ((!\xtea_engine1|Add4~17 ) # (!\xtea_engine1|Add4~12_combout ))) # (!\xtea_engine1|op_mux2|o_data[1]~12_combout  & (!\xtea_engine1|Add4~12_combout  & !\xtea_engine1|Add4~17 )))

	.dataa(\xtea_engine1|op_mux2|o_data[1]~12_combout ),
	.datab(\xtea_engine1|Add4~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|Add4~17 ),
	.combout(\xtea_engine1|Add4~18_combout ),
	.cout(\xtea_engine1|Add4~19 ));
// synopsys translate_off
defparam \xtea_engine1|Add4~18 .lut_mask = 16'h962B;
defparam \xtea_engine1|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
cycloneive_lcell_comb \xtea_engine1|Add4~20 (
// Equation(s):
// \xtea_engine1|Add4~20_combout  = (\xtea_engine1|Add4~11_combout  & ((\xtea_engine1|op_mux2|o_data[2]~11_combout  & (!\xtea_engine1|Add4~19 )) # (!\xtea_engine1|op_mux2|o_data[2]~11_combout  & ((\xtea_engine1|Add4~19 ) # (GND))))) # 
// (!\xtea_engine1|Add4~11_combout  & ((\xtea_engine1|op_mux2|o_data[2]~11_combout  & (\xtea_engine1|Add4~19  & VCC)) # (!\xtea_engine1|op_mux2|o_data[2]~11_combout  & (!\xtea_engine1|Add4~19 ))))
// \xtea_engine1|Add4~21  = CARRY((\xtea_engine1|Add4~11_combout  & ((!\xtea_engine1|Add4~19 ) # (!\xtea_engine1|op_mux2|o_data[2]~11_combout ))) # (!\xtea_engine1|Add4~11_combout  & (!\xtea_engine1|op_mux2|o_data[2]~11_combout  & !\xtea_engine1|Add4~19 )))

	.dataa(\xtea_engine1|Add4~11_combout ),
	.datab(\xtea_engine1|op_mux2|o_data[2]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|Add4~19 ),
	.combout(\xtea_engine1|Add4~20_combout ),
	.cout(\xtea_engine1|Add4~21 ));
// synopsys translate_off
defparam \xtea_engine1|Add4~20 .lut_mask = 16'h692B;
defparam \xtea_engine1|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cycloneive_lcell_comb \xtea_engine1|Add4~22 (
// Equation(s):
// \xtea_engine1|Add4~22_combout  = ((\xtea_engine1|op_mux2|o_data[3]~10_combout  $ (\xtea_engine1|Add4~10_combout  $ (\xtea_engine1|Add4~21 )))) # (GND)
// \xtea_engine1|Add4~23  = CARRY((\xtea_engine1|op_mux2|o_data[3]~10_combout  & ((!\xtea_engine1|Add4~21 ) # (!\xtea_engine1|Add4~10_combout ))) # (!\xtea_engine1|op_mux2|o_data[3]~10_combout  & (!\xtea_engine1|Add4~10_combout  & !\xtea_engine1|Add4~21 )))

	.dataa(\xtea_engine1|op_mux2|o_data[3]~10_combout ),
	.datab(\xtea_engine1|Add4~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|Add4~21 ),
	.combout(\xtea_engine1|Add4~22_combout ),
	.cout(\xtea_engine1|Add4~23 ));
// synopsys translate_off
defparam \xtea_engine1|Add4~22 .lut_mask = 16'h962B;
defparam \xtea_engine1|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
cycloneive_lcell_comb \xtea_engine1|Add4~24 (
// Equation(s):
// \xtea_engine1|Add4~24_combout  = (\xtea_engine1|op_mux2|o_data[4]~9_combout  & ((\xtea_engine1|Add4~9_combout  & (!\xtea_engine1|Add4~23 )) # (!\xtea_engine1|Add4~9_combout  & (\xtea_engine1|Add4~23  & VCC)))) # (!\xtea_engine1|op_mux2|o_data[4]~9_combout 
//  & ((\xtea_engine1|Add4~9_combout  & ((\xtea_engine1|Add4~23 ) # (GND))) # (!\xtea_engine1|Add4~9_combout  & (!\xtea_engine1|Add4~23 ))))
// \xtea_engine1|Add4~25  = CARRY((\xtea_engine1|op_mux2|o_data[4]~9_combout  & (\xtea_engine1|Add4~9_combout  & !\xtea_engine1|Add4~23 )) # (!\xtea_engine1|op_mux2|o_data[4]~9_combout  & ((\xtea_engine1|Add4~9_combout ) # (!\xtea_engine1|Add4~23 ))))

	.dataa(\xtea_engine1|op_mux2|o_data[4]~9_combout ),
	.datab(\xtea_engine1|Add4~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|Add4~23 ),
	.combout(\xtea_engine1|Add4~24_combout ),
	.cout(\xtea_engine1|Add4~25 ));
// synopsys translate_off
defparam \xtea_engine1|Add4~24 .lut_mask = 16'h694D;
defparam \xtea_engine1|Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cycloneive_lcell_comb \xtea_engine1|Add4~26 (
// Equation(s):
// \xtea_engine1|Add4~26_combout  = ((\xtea_engine1|Add4~8_combout  $ (\xtea_engine1|op_mux2|o_data[5]~8_combout  $ (\xtea_engine1|Add4~25 )))) # (GND)
// \xtea_engine1|Add4~27  = CARRY((\xtea_engine1|Add4~8_combout  & (\xtea_engine1|op_mux2|o_data[5]~8_combout  & !\xtea_engine1|Add4~25 )) # (!\xtea_engine1|Add4~8_combout  & ((\xtea_engine1|op_mux2|o_data[5]~8_combout ) # (!\xtea_engine1|Add4~25 ))))

	.dataa(\xtea_engine1|Add4~8_combout ),
	.datab(\xtea_engine1|op_mux2|o_data[5]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|Add4~25 ),
	.combout(\xtea_engine1|Add4~26_combout ),
	.cout(\xtea_engine1|Add4~27 ));
// synopsys translate_off
defparam \xtea_engine1|Add4~26 .lut_mask = 16'h964D;
defparam \xtea_engine1|Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
cycloneive_lcell_comb \xtea_engine1|Add4~28 (
// Equation(s):
// \xtea_engine1|Add4~28_combout  = (\xtea_engine1|Add4~7_combout  & ((\xtea_engine1|op_mux2|o_data[6]~7_combout  & (!\xtea_engine1|Add4~27 )) # (!\xtea_engine1|op_mux2|o_data[6]~7_combout  & ((\xtea_engine1|Add4~27 ) # (GND))))) # 
// (!\xtea_engine1|Add4~7_combout  & ((\xtea_engine1|op_mux2|o_data[6]~7_combout  & (\xtea_engine1|Add4~27  & VCC)) # (!\xtea_engine1|op_mux2|o_data[6]~7_combout  & (!\xtea_engine1|Add4~27 ))))
// \xtea_engine1|Add4~29  = CARRY((\xtea_engine1|Add4~7_combout  & ((!\xtea_engine1|Add4~27 ) # (!\xtea_engine1|op_mux2|o_data[6]~7_combout ))) # (!\xtea_engine1|Add4~7_combout  & (!\xtea_engine1|op_mux2|o_data[6]~7_combout  & !\xtea_engine1|Add4~27 )))

	.dataa(\xtea_engine1|Add4~7_combout ),
	.datab(\xtea_engine1|op_mux2|o_data[6]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|Add4~27 ),
	.combout(\xtea_engine1|Add4~28_combout ),
	.cout(\xtea_engine1|Add4~29 ));
// synopsys translate_off
defparam \xtea_engine1|Add4~28 .lut_mask = 16'h692B;
defparam \xtea_engine1|Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneive_lcell_comb \xtea_engine1|Add4~30 (
// Equation(s):
// \xtea_engine1|Add4~30_combout  = ((\xtea_engine1|Add4~6_combout  $ (\xtea_engine1|op_mux2|o_data[7]~6_combout  $ (\xtea_engine1|Add4~29 )))) # (GND)
// \xtea_engine1|Add4~31  = CARRY((\xtea_engine1|Add4~6_combout  & (\xtea_engine1|op_mux2|o_data[7]~6_combout  & !\xtea_engine1|Add4~29 )) # (!\xtea_engine1|Add4~6_combout  & ((\xtea_engine1|op_mux2|o_data[7]~6_combout ) # (!\xtea_engine1|Add4~29 ))))

	.dataa(\xtea_engine1|Add4~6_combout ),
	.datab(\xtea_engine1|op_mux2|o_data[7]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|Add4~29 ),
	.combout(\xtea_engine1|Add4~30_combout ),
	.cout(\xtea_engine1|Add4~31 ));
// synopsys translate_off
defparam \xtea_engine1|Add4~30 .lut_mask = 16'h964D;
defparam \xtea_engine1|Add4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneive_lcell_comb \xtea_engine1|Add4~32 (
// Equation(s):
// \xtea_engine1|Add4~32_combout  = (\xtea_engine1|op_mux2|o_data[8]~5_combout  & ((\xtea_engine1|Add4~5_combout  & (!\xtea_engine1|Add4~31 )) # (!\xtea_engine1|Add4~5_combout  & (\xtea_engine1|Add4~31  & VCC)))) # (!\xtea_engine1|op_mux2|o_data[8]~5_combout 
//  & ((\xtea_engine1|Add4~5_combout  & ((\xtea_engine1|Add4~31 ) # (GND))) # (!\xtea_engine1|Add4~5_combout  & (!\xtea_engine1|Add4~31 ))))
// \xtea_engine1|Add4~33  = CARRY((\xtea_engine1|op_mux2|o_data[8]~5_combout  & (\xtea_engine1|Add4~5_combout  & !\xtea_engine1|Add4~31 )) # (!\xtea_engine1|op_mux2|o_data[8]~5_combout  & ((\xtea_engine1|Add4~5_combout ) # (!\xtea_engine1|Add4~31 ))))

	.dataa(\xtea_engine1|op_mux2|o_data[8]~5_combout ),
	.datab(\xtea_engine1|Add4~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|Add4~31 ),
	.combout(\xtea_engine1|Add4~32_combout ),
	.cout(\xtea_engine1|Add4~33 ));
// synopsys translate_off
defparam \xtea_engine1|Add4~32 .lut_mask = 16'h694D;
defparam \xtea_engine1|Add4~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneive_lcell_comb \xtea_engine1|Add4~34 (
// Equation(s):
// \xtea_engine1|Add4~34_combout  = ((\xtea_engine1|Add4~4_combout  $ (\xtea_engine1|op_mux2|o_data[9]~4_combout  $ (\xtea_engine1|Add4~33 )))) # (GND)
// \xtea_engine1|Add4~35  = CARRY((\xtea_engine1|Add4~4_combout  & (\xtea_engine1|op_mux2|o_data[9]~4_combout  & !\xtea_engine1|Add4~33 )) # (!\xtea_engine1|Add4~4_combout  & ((\xtea_engine1|op_mux2|o_data[9]~4_combout ) # (!\xtea_engine1|Add4~33 ))))

	.dataa(\xtea_engine1|Add4~4_combout ),
	.datab(\xtea_engine1|op_mux2|o_data[9]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|Add4~33 ),
	.combout(\xtea_engine1|Add4~34_combout ),
	.cout(\xtea_engine1|Add4~35 ));
// synopsys translate_off
defparam \xtea_engine1|Add4~34 .lut_mask = 16'h964D;
defparam \xtea_engine1|Add4~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneive_lcell_comb \xtea_engine1|Add4~36 (
// Equation(s):
// \xtea_engine1|Add4~36_combout  = (\xtea_engine1|Add4~3_combout  & ((\xtea_engine1|op_mux2|o_data[10]~3_combout  & (!\xtea_engine1|Add4~35 )) # (!\xtea_engine1|op_mux2|o_data[10]~3_combout  & ((\xtea_engine1|Add4~35 ) # (GND))))) # 
// (!\xtea_engine1|Add4~3_combout  & ((\xtea_engine1|op_mux2|o_data[10]~3_combout  & (\xtea_engine1|Add4~35  & VCC)) # (!\xtea_engine1|op_mux2|o_data[10]~3_combout  & (!\xtea_engine1|Add4~35 ))))
// \xtea_engine1|Add4~37  = CARRY((\xtea_engine1|Add4~3_combout  & ((!\xtea_engine1|Add4~35 ) # (!\xtea_engine1|op_mux2|o_data[10]~3_combout ))) # (!\xtea_engine1|Add4~3_combout  & (!\xtea_engine1|op_mux2|o_data[10]~3_combout  & !\xtea_engine1|Add4~35 )))

	.dataa(\xtea_engine1|Add4~3_combout ),
	.datab(\xtea_engine1|op_mux2|o_data[10]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|Add4~35 ),
	.combout(\xtea_engine1|Add4~36_combout ),
	.cout(\xtea_engine1|Add4~37 ));
// synopsys translate_off
defparam \xtea_engine1|Add4~36 .lut_mask = 16'h692B;
defparam \xtea_engine1|Add4~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneive_lcell_comb \xtea_engine1|Add4~38 (
// Equation(s):
// \xtea_engine1|Add4~38_combout  = ((\xtea_engine1|Add4~2_combout  $ (\xtea_engine1|op_mux2|o_data[11]~2_combout  $ (\xtea_engine1|Add4~37 )))) # (GND)
// \xtea_engine1|Add4~39  = CARRY((\xtea_engine1|Add4~2_combout  & (\xtea_engine1|op_mux2|o_data[11]~2_combout  & !\xtea_engine1|Add4~37 )) # (!\xtea_engine1|Add4~2_combout  & ((\xtea_engine1|op_mux2|o_data[11]~2_combout ) # (!\xtea_engine1|Add4~37 ))))

	.dataa(\xtea_engine1|Add4~2_combout ),
	.datab(\xtea_engine1|op_mux2|o_data[11]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|Add4~37 ),
	.combout(\xtea_engine1|Add4~38_combout ),
	.cout(\xtea_engine1|Add4~39 ));
// synopsys translate_off
defparam \xtea_engine1|Add4~38 .lut_mask = 16'h964D;
defparam \xtea_engine1|Add4~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneive_lcell_comb \xtea_engine1|Add4~40 (
// Equation(s):
// \xtea_engine1|Add4~40_combout  = (\xtea_engine1|Add4~1_combout  & ((\xtea_engine1|op_mux2|o_data[12]~1_combout  & (!\xtea_engine1|Add4~39 )) # (!\xtea_engine1|op_mux2|o_data[12]~1_combout  & ((\xtea_engine1|Add4~39 ) # (GND))))) # 
// (!\xtea_engine1|Add4~1_combout  & ((\xtea_engine1|op_mux2|o_data[12]~1_combout  & (\xtea_engine1|Add4~39  & VCC)) # (!\xtea_engine1|op_mux2|o_data[12]~1_combout  & (!\xtea_engine1|Add4~39 ))))
// \xtea_engine1|Add4~41  = CARRY((\xtea_engine1|Add4~1_combout  & ((!\xtea_engine1|Add4~39 ) # (!\xtea_engine1|op_mux2|o_data[12]~1_combout ))) # (!\xtea_engine1|Add4~1_combout  & (!\xtea_engine1|op_mux2|o_data[12]~1_combout  & !\xtea_engine1|Add4~39 )))

	.dataa(\xtea_engine1|Add4~1_combout ),
	.datab(\xtea_engine1|op_mux2|o_data[12]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|Add4~39 ),
	.combout(\xtea_engine1|Add4~40_combout ),
	.cout(\xtea_engine1|Add4~41 ));
// synopsys translate_off
defparam \xtea_engine1|Add4~40 .lut_mask = 16'h692B;
defparam \xtea_engine1|Add4~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneive_lcell_comb \xtea_engine1|v0_mux|o_data[12]~5 (
// Equation(s):
// \xtea_engine1|v0_mux|o_data[12]~5_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [44])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~40_combout )))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|sel_v0~combout ),
	.datac(\sreg_msg|reg_data [44]),
	.datad(\xtea_engine1|Add4~40_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v0_mux|o_data[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v0_mux|o_data[12]~5 .lut_mask = 16'hF3C0;
defparam \xtea_engine1|v0_mux|o_data[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N19
dffeas \xtea_engine1|v0_reg|output[12] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v0_mux|o_data[12]~5_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v0_reg|output [12]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v0_reg|output[12] .is_wysiwyg = "true";
defparam \xtea_engine1|v0_reg|output[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cycloneive_lcell_comb \xtea_engine1|RESULT~6 (
// Equation(s):
// \xtea_engine1|RESULT~6_combout  = \xtea_engine1|op_mux|o_data[3]~10_combout  $ (((\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [12])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [12])))))

	.dataa(\xtea_engine1|v0_reg|output [12]),
	.datab(\xtea_engine1|fsm|operation~combout ),
	.datac(\xtea_engine1|v1_reg|output [12]),
	.datad(\xtea_engine1|op_mux|o_data[3]~10_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|RESULT~6_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|RESULT~6 .lut_mask = 16'h47B8;
defparam \xtea_engine1|RESULT~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneive_lcell_comb \xtea_engine1|Add4~6 (
// Equation(s):
// \xtea_engine1|Add4~6_combout  = \sreg_ende|reg_data [0] $ (\xtea_engine1|op_temp2[7]~14_combout  $ (\xtea_engine1|op_temp1[7]~14_combout ))

	.dataa(gnd),
	.datab(\sreg_ende|reg_data [0]),
	.datac(\xtea_engine1|op_temp2[7]~14_combout ),
	.datad(\xtea_engine1|op_temp1[7]~14_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|Add4~6_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|Add4~6 .lut_mask = 16'hC33C;
defparam \xtea_engine1|Add4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \xtea_engine1|v1_mux|o_data[7]~26 (
// Equation(s):
// \xtea_engine1|v1_mux|o_data[7]~26_combout  = (\xtea_engine1|fsm|sel_v0~combout  & ((\sreg_msg|reg_data [7]))) # (!\xtea_engine1|fsm|sel_v0~combout  & (\xtea_engine1|Add4~30_combout ))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|sel_v0~combout ),
	.datac(\xtea_engine1|Add4~30_combout ),
	.datad(\sreg_msg|reg_data [7]),
	.cin(gnd),
	.combout(\xtea_engine1|v1_mux|o_data[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v1_mux|o_data[7]~26 .lut_mask = 16'hFC30;
defparam \xtea_engine1|v1_mux|o_data[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N13
dffeas \xtea_engine1|v1_reg|output[7] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v1_mux|o_data[7]~26_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v1_reg|output [7]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v1_reg|output[7] .is_wysiwyg = "true";
defparam \xtea_engine1|v1_reg|output[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \xtea_engine1|op_mux|o_data[7]~5 (
// Equation(s):
// \xtea_engine1|op_mux|o_data[7]~5_combout  = (\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [7]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [7]))

	.dataa(\xtea_engine1|v1_reg|output [7]),
	.datab(gnd),
	.datac(\xtea_engine1|v0_reg|output [7]),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux|o_data[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux|o_data[7]~5 .lut_mask = 16'hF0AA;
defparam \xtea_engine1|op_mux|o_data[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
cycloneive_lcell_comb \xtea_engine1|op_temp1[1]~2 (
// Equation(s):
// \xtea_engine1|op_temp1[1]~2_combout  = (\xtea_engine1|op_mux|o_data[1]~12_combout  & ((\xtea_engine1|op_mux|o_data[6]~7_combout  & (\xtea_engine1|op_temp1[0]~1  & VCC)) # (!\xtea_engine1|op_mux|o_data[6]~7_combout  & (!\xtea_engine1|op_temp1[0]~1 )))) # 
// (!\xtea_engine1|op_mux|o_data[1]~12_combout  & ((\xtea_engine1|op_mux|o_data[6]~7_combout  & (!\xtea_engine1|op_temp1[0]~1 )) # (!\xtea_engine1|op_mux|o_data[6]~7_combout  & ((\xtea_engine1|op_temp1[0]~1 ) # (GND)))))
// \xtea_engine1|op_temp1[1]~3  = CARRY((\xtea_engine1|op_mux|o_data[1]~12_combout  & (!\xtea_engine1|op_mux|o_data[6]~7_combout  & !\xtea_engine1|op_temp1[0]~1 )) # (!\xtea_engine1|op_mux|o_data[1]~12_combout  & ((!\xtea_engine1|op_temp1[0]~1 ) # 
// (!\xtea_engine1|op_mux|o_data[6]~7_combout ))))

	.dataa(\xtea_engine1|op_mux|o_data[1]~12_combout ),
	.datab(\xtea_engine1|op_mux|o_data[6]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp1[0]~1 ),
	.combout(\xtea_engine1|op_temp1[1]~2_combout ),
	.cout(\xtea_engine1|op_temp1[1]~3 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp1[1]~2 .lut_mask = 16'h9617;
defparam \xtea_engine1|op_temp1[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneive_lcell_comb \xtea_engine1|op_temp1[2]~4 (
// Equation(s):
// \xtea_engine1|op_temp1[2]~4_combout  = ((\xtea_engine1|op_mux|o_data[2]~11_combout  $ (\xtea_engine1|op_mux|o_data[7]~5_combout  $ (!\xtea_engine1|op_temp1[1]~3 )))) # (GND)
// \xtea_engine1|op_temp1[2]~5  = CARRY((\xtea_engine1|op_mux|o_data[2]~11_combout  & ((\xtea_engine1|op_mux|o_data[7]~5_combout ) # (!\xtea_engine1|op_temp1[1]~3 ))) # (!\xtea_engine1|op_mux|o_data[2]~11_combout  & (\xtea_engine1|op_mux|o_data[7]~5_combout  
// & !\xtea_engine1|op_temp1[1]~3 )))

	.dataa(\xtea_engine1|op_mux|o_data[2]~11_combout ),
	.datab(\xtea_engine1|op_mux|o_data[7]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp1[1]~3 ),
	.combout(\xtea_engine1|op_temp1[2]~4_combout ),
	.cout(\xtea_engine1|op_temp1[2]~5 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp1[2]~4 .lut_mask = 16'h698E;
defparam \xtea_engine1|op_temp1[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneive_lcell_comb \xtea_engine1|Add4~11 (
// Equation(s):
// \xtea_engine1|Add4~11_combout  = \sreg_ende|reg_data [0] $ (\xtea_engine1|op_temp1[2]~4_combout  $ (\xtea_engine1|op_temp2[2]~4_combout ))

	.dataa(\sreg_ende|reg_data [0]),
	.datab(gnd),
	.datac(\xtea_engine1|op_temp1[2]~4_combout ),
	.datad(\xtea_engine1|op_temp2[2]~4_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|Add4~11_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|Add4~11 .lut_mask = 16'hA55A;
defparam \xtea_engine1|Add4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
cycloneive_lcell_comb \xtea_engine1|v1_mux|o_data[2]~18 (
// Equation(s):
// \xtea_engine1|v1_mux|o_data[2]~18_combout  = (\xtea_engine1|fsm|sel_v0~combout  & ((\sreg_msg|reg_data [2]))) # (!\xtea_engine1|fsm|sel_v0~combout  & (\xtea_engine1|Add4~20_combout ))

	.dataa(\xtea_engine1|fsm|sel_v0~combout ),
	.datab(gnd),
	.datac(\xtea_engine1|Add4~20_combout ),
	.datad(\sreg_msg|reg_data [2]),
	.cin(gnd),
	.combout(\xtea_engine1|v1_mux|o_data[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v1_mux|o_data[2]~18 .lut_mask = 16'hFA50;
defparam \xtea_engine1|v1_mux|o_data[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N25
dffeas \xtea_engine1|v1_reg|output[2] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v1_mux|o_data[2]~18_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v1_reg|output [2]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v1_reg|output[2] .is_wysiwyg = "true";
defparam \xtea_engine1|v1_reg|output[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
cycloneive_lcell_comb \xtea_engine1|op_mux|o_data[2]~11 (
// Equation(s):
// \xtea_engine1|op_mux|o_data[2]~11_combout  = (\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [2]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [2]))

	.dataa(gnd),
	.datab(\xtea_engine1|v1_reg|output [2]),
	.datac(\xtea_engine1|v0_reg|output [2]),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux|o_data[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux|o_data[2]~11 .lut_mask = 16'hF0CC;
defparam \xtea_engine1|op_mux|o_data[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneive_lcell_comb \xtea_engine1|op_temp1[3]~6 (
// Equation(s):
// \xtea_engine1|op_temp1[3]~6_combout  = (\xtea_engine1|op_mux|o_data[3]~10_combout  & ((\xtea_engine1|op_mux|o_data[8]~3_combout  & (\xtea_engine1|op_temp1[2]~5  & VCC)) # (!\xtea_engine1|op_mux|o_data[8]~3_combout  & (!\xtea_engine1|op_temp1[2]~5 )))) # 
// (!\xtea_engine1|op_mux|o_data[3]~10_combout  & ((\xtea_engine1|op_mux|o_data[8]~3_combout  & (!\xtea_engine1|op_temp1[2]~5 )) # (!\xtea_engine1|op_mux|o_data[8]~3_combout  & ((\xtea_engine1|op_temp1[2]~5 ) # (GND)))))
// \xtea_engine1|op_temp1[3]~7  = CARRY((\xtea_engine1|op_mux|o_data[3]~10_combout  & (!\xtea_engine1|op_mux|o_data[8]~3_combout  & !\xtea_engine1|op_temp1[2]~5 )) # (!\xtea_engine1|op_mux|o_data[3]~10_combout  & ((!\xtea_engine1|op_temp1[2]~5 ) # 
// (!\xtea_engine1|op_mux|o_data[8]~3_combout ))))

	.dataa(\xtea_engine1|op_mux|o_data[3]~10_combout ),
	.datab(\xtea_engine1|op_mux|o_data[8]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp1[2]~5 ),
	.combout(\xtea_engine1|op_temp1[3]~6_combout ),
	.cout(\xtea_engine1|op_temp1[3]~7 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp1[3]~6 .lut_mask = 16'h9617;
defparam \xtea_engine1|op_temp1[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneive_lcell_comb \xtea_engine1|Add4~10 (
// Equation(s):
// \xtea_engine1|Add4~10_combout  = \sreg_ende|reg_data [0] $ (\xtea_engine1|op_temp1[3]~6_combout  $ (\xtea_engine1|op_temp2[3]~6_combout ))

	.dataa(\sreg_ende|reg_data [0]),
	.datab(gnd),
	.datac(\xtea_engine1|op_temp1[3]~6_combout ),
	.datad(\xtea_engine1|op_temp2[3]~6_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|Add4~10_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|Add4~10 .lut_mask = 16'hA55A;
defparam \xtea_engine1|Add4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cycloneive_lcell_comb \xtea_engine1|v1_mux|o_data[3]~10 (
// Equation(s):
// \xtea_engine1|v1_mux|o_data[3]~10_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [3])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~22_combout )))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|sel_v0~combout ),
	.datac(\sreg_msg|reg_data [3]),
	.datad(\xtea_engine1|Add4~22_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v1_mux|o_data[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v1_mux|o_data[3]~10 .lut_mask = 16'hF3C0;
defparam \xtea_engine1|v1_mux|o_data[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N9
dffeas \xtea_engine1|v1_reg|output[3] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v1_mux|o_data[3]~10_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v1_reg|output [3]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v1_reg|output[3] .is_wysiwyg = "true";
defparam \xtea_engine1|v1_reg|output[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cycloneive_lcell_comb \xtea_engine1|op_mux|o_data[3]~10 (
// Equation(s):
// \xtea_engine1|op_mux|o_data[3]~10_combout  = (\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [3]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [3]))

	.dataa(gnd),
	.datab(\xtea_engine1|v1_reg|output [3]),
	.datac(\xtea_engine1|v0_reg|output [3]),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux|o_data[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux|o_data[3]~10 .lut_mask = 16'hF0CC;
defparam \xtea_engine1|op_mux|o_data[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneive_lcell_comb \xtea_engine1|Add4~9 (
// Equation(s):
// \xtea_engine1|Add4~9_combout  = \sreg_ende|reg_data [0] $ (\xtea_engine1|op_temp2[4]~8_combout  $ (\xtea_engine1|op_temp1[4]~8_combout ))

	.dataa(\sreg_ende|reg_data [0]),
	.datab(gnd),
	.datac(\xtea_engine1|op_temp2[4]~8_combout ),
	.datad(\xtea_engine1|op_temp1[4]~8_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|Add4~9_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|Add4~9 .lut_mask = 16'hA55A;
defparam \xtea_engine1|Add4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb \xtea_engine1|v1_mux|o_data[4]~6 (
// Equation(s):
// \xtea_engine1|v1_mux|o_data[4]~6_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [4])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~24_combout )))

	.dataa(\xtea_engine1|fsm|sel_v0~combout ),
	.datab(\sreg_msg|reg_data [4]),
	.datac(gnd),
	.datad(\xtea_engine1|Add4~24_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v1_mux|o_data[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v1_mux|o_data[4]~6 .lut_mask = 16'hDD88;
defparam \xtea_engine1|v1_mux|o_data[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N25
dffeas \xtea_engine1|v1_reg|output[4] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v1_mux|o_data[4]~6_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v1_reg|output [4]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v1_reg|output[4] .is_wysiwyg = "true";
defparam \xtea_engine1|v1_reg|output[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
cycloneive_lcell_comb \xtea_engine1|op_mux|o_data[4]~9 (
// Equation(s):
// \xtea_engine1|op_mux|o_data[4]~9_combout  = (\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [4]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [4]))

	.dataa(gnd),
	.datab(\xtea_engine1|v1_reg|output [4]),
	.datac(\xtea_engine1|v0_reg|output [4]),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux|o_data[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux|o_data[4]~9 .lut_mask = 16'hF0CC;
defparam \xtea_engine1|op_mux|o_data[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
cycloneive_lcell_comb \xtea_engine1|RESULT~5 (
// Equation(s):
// \xtea_engine1|RESULT~5_combout  = \xtea_engine1|op_mux|o_data[4]~9_combout  $ (((\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [13])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [13])))))

	.dataa(\xtea_engine1|v0_reg|output [13]),
	.datab(\xtea_engine1|v1_reg|output [13]),
	.datac(\xtea_engine1|fsm|operation~combout ),
	.datad(\xtea_engine1|op_mux|o_data[4]~9_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|RESULT~5_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|RESULT~5 .lut_mask = 16'h53AC;
defparam \xtea_engine1|RESULT~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneive_lcell_comb \xtea_engine1|Add4~5 (
// Equation(s):
// \xtea_engine1|Add4~5_combout  = \xtea_engine1|op_temp1[8]~16_combout  $ (\sreg_ende|reg_data [0] $ (\xtea_engine1|op_temp2[8]~16_combout ))

	.dataa(\xtea_engine1|op_temp1[8]~16_combout ),
	.datab(\sreg_ende|reg_data [0]),
	.datac(\xtea_engine1|op_temp2[8]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xtea_engine1|Add4~5_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|Add4~5 .lut_mask = 16'h9696;
defparam \xtea_engine1|Add4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneive_lcell_comb \xtea_engine1|v0_mux|o_data[8]~21 (
// Equation(s):
// \xtea_engine1|v0_mux|o_data[8]~21_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [40])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~32_combout )))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|sel_v0~combout ),
	.datac(\sreg_msg|reg_data [40]),
	.datad(\xtea_engine1|Add4~32_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v0_mux|o_data[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v0_mux|o_data[8]~21 .lut_mask = 16'hF3C0;
defparam \xtea_engine1|v0_mux|o_data[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N23
dffeas \xtea_engine1|v0_reg|output[8] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v0_mux|o_data[8]~21_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v0_reg|output [8]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v0_reg|output[8] .is_wysiwyg = "true";
defparam \xtea_engine1|v0_reg|output[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneive_lcell_comb \xtea_engine1|op_mux|o_data[8]~3 (
// Equation(s):
// \xtea_engine1|op_mux|o_data[8]~3_combout  = (\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [8])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [8])))

	.dataa(\xtea_engine1|v0_reg|output [8]),
	.datab(\xtea_engine1|v1_reg|output [8]),
	.datac(gnd),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux|o_data[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux|o_data[8]~3 .lut_mask = 16'hAACC;
defparam \xtea_engine1|op_mux|o_data[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneive_lcell_comb \xtea_engine1|RESULT~1 (
// Equation(s):
// \xtea_engine1|RESULT~1_combout  = \xtea_engine1|op_mux|o_data[8]~3_combout  $ (((\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [17]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [17]))))

	.dataa(\xtea_engine1|v1_reg|output [17]),
	.datab(\xtea_engine1|v0_reg|output [17]),
	.datac(\xtea_engine1|fsm|operation~combout ),
	.datad(\xtea_engine1|op_mux|o_data[8]~3_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|RESULT~1_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|RESULT~1 .lut_mask = 16'h35CA;
defparam \xtea_engine1|RESULT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneive_lcell_comb \xtea_engine1|op_temp1[13]~26 (
// Equation(s):
// \xtea_engine1|op_temp1[13]~26_combout  = (\xtea_engine1|RESULT~0_combout  & ((\xtea_engine1|op_mux|o_data[13]~0_combout  & (\xtea_engine1|op_temp1[12]~25  & VCC)) # (!\xtea_engine1|op_mux|o_data[13]~0_combout  & (!\xtea_engine1|op_temp1[12]~25 )))) # 
// (!\xtea_engine1|RESULT~0_combout  & ((\xtea_engine1|op_mux|o_data[13]~0_combout  & (!\xtea_engine1|op_temp1[12]~25 )) # (!\xtea_engine1|op_mux|o_data[13]~0_combout  & ((\xtea_engine1|op_temp1[12]~25 ) # (GND)))))
// \xtea_engine1|op_temp1[13]~27  = CARRY((\xtea_engine1|RESULT~0_combout  & (!\xtea_engine1|op_mux|o_data[13]~0_combout  & !\xtea_engine1|op_temp1[12]~25 )) # (!\xtea_engine1|RESULT~0_combout  & ((!\xtea_engine1|op_temp1[12]~25 ) # 
// (!\xtea_engine1|op_mux|o_data[13]~0_combout ))))

	.dataa(\xtea_engine1|RESULT~0_combout ),
	.datab(\xtea_engine1|op_mux|o_data[13]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp1[12]~25 ),
	.combout(\xtea_engine1|op_temp1[13]~26_combout ),
	.cout(\xtea_engine1|op_temp1[13]~27 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp1[13]~26 .lut_mask = 16'h9617;
defparam \xtea_engine1|op_temp1[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneive_lcell_comb \xtea_engine1|Add4~0 (
// Equation(s):
// \xtea_engine1|Add4~0_combout  = \sreg_ende|reg_data [0] $ (\xtea_engine1|op_temp1[13]~26_combout  $ (\xtea_engine1|op_temp2[13]~26_combout ))

	.dataa(gnd),
	.datab(\sreg_ende|reg_data [0]),
	.datac(\xtea_engine1|op_temp1[13]~26_combout ),
	.datad(\xtea_engine1|op_temp2[13]~26_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|Add4~0_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|Add4~0 .lut_mask = 16'hC33C;
defparam \xtea_engine1|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneive_lcell_comb \xtea_engine1|Add4~42 (
// Equation(s):
// \xtea_engine1|Add4~42_combout  = ((\xtea_engine1|op_mux2|o_data[13]~0_combout  $ (\xtea_engine1|Add4~0_combout  $ (\xtea_engine1|Add4~41 )))) # (GND)
// \xtea_engine1|Add4~43  = CARRY((\xtea_engine1|op_mux2|o_data[13]~0_combout  & ((!\xtea_engine1|Add4~41 ) # (!\xtea_engine1|Add4~0_combout ))) # (!\xtea_engine1|op_mux2|o_data[13]~0_combout  & (!\xtea_engine1|Add4~0_combout  & !\xtea_engine1|Add4~41 )))

	.dataa(\xtea_engine1|op_mux2|o_data[13]~0_combout ),
	.datab(\xtea_engine1|Add4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|Add4~41 ),
	.combout(\xtea_engine1|Add4~42_combout ),
	.cout(\xtea_engine1|Add4~43 ));
// synopsys translate_off
defparam \xtea_engine1|Add4~42 .lut_mask = 16'h962B;
defparam \xtea_engine1|Add4~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
cycloneive_lcell_comb \xtea_engine1|v0_mux|o_data[13]~1 (
// Equation(s):
// \xtea_engine1|v0_mux|o_data[13]~1_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [45])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~42_combout )))

	.dataa(\xtea_engine1|fsm|sel_v0~combout ),
	.datab(gnd),
	.datac(\sreg_msg|reg_data [45]),
	.datad(\xtea_engine1|Add4~42_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v0_mux|o_data[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v0_mux|o_data[13]~1 .lut_mask = 16'hF5A0;
defparam \xtea_engine1|v0_mux|o_data[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N13
dffeas \xtea_engine1|v0_reg|output[13] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v0_mux|o_data[13]~1_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v0_reg|output [13]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v0_reg|output[13] .is_wysiwyg = "true";
defparam \xtea_engine1|v0_reg|output[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneive_lcell_comb \xtea_engine1|op_mux|o_data[13]~0 (
// Equation(s):
// \xtea_engine1|op_mux|o_data[13]~0_combout  = (\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [13])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [13])))

	.dataa(\xtea_engine1|v0_reg|output [13]),
	.datab(\xtea_engine1|v1_reg|output [13]),
	.datac(gnd),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux|o_data[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux|o_data[13]~0 .lut_mask = 16'hAACC;
defparam \xtea_engine1|op_mux|o_data[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N20
cycloneive_lcell_comb \xtea_engine1|RESULT~14 (
// Equation(s):
// \xtea_engine1|RESULT~14_combout  = \xtea_engine1|op_mux|o_data[13]~0_combout  $ (((\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [22]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [22]))))

	.dataa(\xtea_engine1|v1_reg|output [22]),
	.datab(\xtea_engine1|v0_reg|output [22]),
	.datac(\xtea_engine1|fsm|operation~combout ),
	.datad(\xtea_engine1|op_mux|o_data[13]~0_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|RESULT~14_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|RESULT~14 .lut_mask = 16'h35CA;
defparam \xtea_engine1|RESULT~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneive_lcell_comb \xtea_engine1|op_mux|o_data[16]~17 (
// Equation(s):
// \xtea_engine1|op_mux|o_data[16]~17_combout  = (\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [16]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [16]))

	.dataa(gnd),
	.datab(\xtea_engine1|v1_reg|output [16]),
	.datac(\xtea_engine1|fsm|operation~combout ),
	.datad(\xtea_engine1|v0_reg|output [16]),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux|o_data[16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux|o_data[16]~17 .lut_mask = 16'hFC0C;
defparam \xtea_engine1|op_mux|o_data[16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
cycloneive_lcell_comb \xtea_engine1|v1_mux|o_data[15]~24 (
// Equation(s):
// \xtea_engine1|v1_mux|o_data[15]~24_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [15])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~54_combout )))

	.dataa(\xtea_engine1|fsm|sel_v0~combout ),
	.datab(gnd),
	.datac(\sreg_msg|reg_data [15]),
	.datad(\xtea_engine1|Add4~54_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v1_mux|o_data[15]~24_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v1_mux|o_data[15]~24 .lut_mask = 16'hF5A0;
defparam \xtea_engine1|v1_mux|o_data[15]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N25
dffeas \xtea_engine1|v1_reg|output[15] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v1_mux|o_data[15]~24_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v1_reg|output [15]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v1_reg|output[15] .is_wysiwyg = "true";
defparam \xtea_engine1|v1_reg|output[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cycloneive_lcell_comb \xtea_engine1|op_mux|o_data[15]~19 (
// Equation(s):
// \xtea_engine1|op_mux|o_data[15]~19_combout  = (\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [15])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [15])))

	.dataa(\xtea_engine1|v0_reg|output [15]),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|operation~combout ),
	.datad(\xtea_engine1|v1_reg|output [15]),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux|o_data[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux|o_data[15]~19 .lut_mask = 16'hAFA0;
defparam \xtea_engine1|op_mux|o_data[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
cycloneive_lcell_comb \xtea_engine1|op_temp1[14]~28 (
// Equation(s):
// \xtea_engine1|op_temp1[14]~28_combout  = ((\xtea_engine1|RESULT~17_combout  $ (\xtea_engine1|op_mux|o_data[14]~21_combout  $ (!\xtea_engine1|op_temp1[13]~27 )))) # (GND)
// \xtea_engine1|op_temp1[14]~29  = CARRY((\xtea_engine1|RESULT~17_combout  & ((\xtea_engine1|op_mux|o_data[14]~21_combout ) # (!\xtea_engine1|op_temp1[13]~27 ))) # (!\xtea_engine1|RESULT~17_combout  & (\xtea_engine1|op_mux|o_data[14]~21_combout  & 
// !\xtea_engine1|op_temp1[13]~27 )))

	.dataa(\xtea_engine1|RESULT~17_combout ),
	.datab(\xtea_engine1|op_mux|o_data[14]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp1[13]~27 ),
	.combout(\xtea_engine1|op_temp1[14]~28_combout ),
	.cout(\xtea_engine1|op_temp1[14]~29 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp1[14]~28 .lut_mask = 16'h698E;
defparam \xtea_engine1|op_temp1[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cycloneive_lcell_comb \xtea_engine1|op_temp1[15]~30 (
// Equation(s):
// \xtea_engine1|op_temp1[15]~30_combout  = (\xtea_engine1|RESULT~16_combout  & ((\xtea_engine1|op_mux|o_data[15]~19_combout  & (\xtea_engine1|op_temp1[14]~29  & VCC)) # (!\xtea_engine1|op_mux|o_data[15]~19_combout  & (!\xtea_engine1|op_temp1[14]~29 )))) # 
// (!\xtea_engine1|RESULT~16_combout  & ((\xtea_engine1|op_mux|o_data[15]~19_combout  & (!\xtea_engine1|op_temp1[14]~29 )) # (!\xtea_engine1|op_mux|o_data[15]~19_combout  & ((\xtea_engine1|op_temp1[14]~29 ) # (GND)))))
// \xtea_engine1|op_temp1[15]~31  = CARRY((\xtea_engine1|RESULT~16_combout  & (!\xtea_engine1|op_mux|o_data[15]~19_combout  & !\xtea_engine1|op_temp1[14]~29 )) # (!\xtea_engine1|RESULT~16_combout  & ((!\xtea_engine1|op_temp1[14]~29 ) # 
// (!\xtea_engine1|op_mux|o_data[15]~19_combout ))))

	.dataa(\xtea_engine1|RESULT~16_combout ),
	.datab(\xtea_engine1|op_mux|o_data[15]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp1[14]~29 ),
	.combout(\xtea_engine1|op_temp1[15]~30_combout ),
	.cout(\xtea_engine1|op_temp1[15]~31 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp1[15]~30 .lut_mask = 16'h9617;
defparam \xtea_engine1|op_temp1[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb \xtea_engine1|op_temp1[16]~32 (
// Equation(s):
// \xtea_engine1|op_temp1[16]~32_combout  = ((\xtea_engine1|RESULT~15_combout  $ (\xtea_engine1|op_mux|o_data[16]~17_combout  $ (!\xtea_engine1|op_temp1[15]~31 )))) # (GND)
// \xtea_engine1|op_temp1[16]~33  = CARRY((\xtea_engine1|RESULT~15_combout  & ((\xtea_engine1|op_mux|o_data[16]~17_combout ) # (!\xtea_engine1|op_temp1[15]~31 ))) # (!\xtea_engine1|RESULT~15_combout  & (\xtea_engine1|op_mux|o_data[16]~17_combout  & 
// !\xtea_engine1|op_temp1[15]~31 )))

	.dataa(\xtea_engine1|RESULT~15_combout ),
	.datab(\xtea_engine1|op_mux|o_data[16]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp1[15]~31 ),
	.combout(\xtea_engine1|op_temp1[16]~32_combout ),
	.cout(\xtea_engine1|op_temp1[16]~33 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp1[16]~32 .lut_mask = 16'h698E;
defparam \xtea_engine1|op_temp1[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cycloneive_lcell_comb \xtea_engine1|op_temp1[17]~34 (
// Equation(s):
// \xtea_engine1|op_temp1[17]~34_combout  = (\xtea_engine1|RESULT~14_combout  & ((\xtea_engine1|op_mux|o_data[17]~15_combout  & (\xtea_engine1|op_temp1[16]~33  & VCC)) # (!\xtea_engine1|op_mux|o_data[17]~15_combout  & (!\xtea_engine1|op_temp1[16]~33 )))) # 
// (!\xtea_engine1|RESULT~14_combout  & ((\xtea_engine1|op_mux|o_data[17]~15_combout  & (!\xtea_engine1|op_temp1[16]~33 )) # (!\xtea_engine1|op_mux|o_data[17]~15_combout  & ((\xtea_engine1|op_temp1[16]~33 ) # (GND)))))
// \xtea_engine1|op_temp1[17]~35  = CARRY((\xtea_engine1|RESULT~14_combout  & (!\xtea_engine1|op_mux|o_data[17]~15_combout  & !\xtea_engine1|op_temp1[16]~33 )) # (!\xtea_engine1|RESULT~14_combout  & ((!\xtea_engine1|op_temp1[16]~33 ) # 
// (!\xtea_engine1|op_mux|o_data[17]~15_combout ))))

	.dataa(\xtea_engine1|RESULT~14_combout ),
	.datab(\xtea_engine1|op_mux|o_data[17]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp1[16]~33 ),
	.combout(\xtea_engine1|op_temp1[17]~34_combout ),
	.cout(\xtea_engine1|op_temp1[17]~35 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp1[17]~34 .lut_mask = 16'h9617;
defparam \xtea_engine1|op_temp1[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb \xtea_engine1|Add4~48 (
// Equation(s):
// \xtea_engine1|Add4~48_combout  = \sreg_ende|reg_data [0] $ (\xtea_engine1|op_temp1[17]~34_combout  $ (\xtea_engine1|op_temp2[17]~34_combout ))

	.dataa(\sreg_ende|reg_data [0]),
	.datab(gnd),
	.datac(\xtea_engine1|op_temp1[17]~34_combout ),
	.datad(\xtea_engine1|op_temp2[17]~34_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|Add4~48_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|Add4~48 .lut_mask = 16'hA55A;
defparam \xtea_engine1|Add4~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cycloneive_lcell_comb \xtea_engine1|op_mux2|o_data[17]~18 (
// Equation(s):
// \xtea_engine1|op_mux2|o_data[17]~18_combout  = (\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [17])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [17])))

	.dataa(gnd),
	.datab(\xtea_engine1|v1_reg|output [17]),
	.datac(\xtea_engine1|v0_reg|output [17]),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux2|o_data[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux2|o_data[17]~18 .lut_mask = 16'hCCF0;
defparam \xtea_engine1|op_mux2|o_data[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneive_lcell_comb \xtea_engine1|op_mux2|o_data[15]~20 (
// Equation(s):
// \xtea_engine1|op_mux2|o_data[15]~20_combout  = (\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [15])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [15])))

	.dataa(\xtea_engine1|v1_reg|output [15]),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|operation~combout ),
	.datad(\xtea_engine1|v0_reg|output [15]),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux2|o_data[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux2|o_data[15]~20 .lut_mask = 16'hAFA0;
defparam \xtea_engine1|op_mux2|o_data[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneive_lcell_comb \xtea_engine1|Add4~52 (
// Equation(s):
// \xtea_engine1|Add4~52_combout  = (\xtea_engine1|op_mux2|o_data[14]~21_combout  & ((\xtea_engine1|Add4~51_combout  & (!\xtea_engine1|Add4~43 )) # (!\xtea_engine1|Add4~51_combout  & (\xtea_engine1|Add4~43  & VCC)))) # 
// (!\xtea_engine1|op_mux2|o_data[14]~21_combout  & ((\xtea_engine1|Add4~51_combout  & ((\xtea_engine1|Add4~43 ) # (GND))) # (!\xtea_engine1|Add4~51_combout  & (!\xtea_engine1|Add4~43 ))))
// \xtea_engine1|Add4~53  = CARRY((\xtea_engine1|op_mux2|o_data[14]~21_combout  & (\xtea_engine1|Add4~51_combout  & !\xtea_engine1|Add4~43 )) # (!\xtea_engine1|op_mux2|o_data[14]~21_combout  & ((\xtea_engine1|Add4~51_combout ) # (!\xtea_engine1|Add4~43 ))))

	.dataa(\xtea_engine1|op_mux2|o_data[14]~21_combout ),
	.datab(\xtea_engine1|Add4~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|Add4~43 ),
	.combout(\xtea_engine1|Add4~52_combout ),
	.cout(\xtea_engine1|Add4~53 ));
// synopsys translate_off
defparam \xtea_engine1|Add4~52 .lut_mask = 16'h694D;
defparam \xtea_engine1|Add4~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneive_lcell_comb \xtea_engine1|Add4~54 (
// Equation(s):
// \xtea_engine1|Add4~54_combout  = ((\xtea_engine1|Add4~50_combout  $ (\xtea_engine1|op_mux2|o_data[15]~20_combout  $ (\xtea_engine1|Add4~53 )))) # (GND)
// \xtea_engine1|Add4~55  = CARRY((\xtea_engine1|Add4~50_combout  & (\xtea_engine1|op_mux2|o_data[15]~20_combout  & !\xtea_engine1|Add4~53 )) # (!\xtea_engine1|Add4~50_combout  & ((\xtea_engine1|op_mux2|o_data[15]~20_combout ) # (!\xtea_engine1|Add4~53 ))))

	.dataa(\xtea_engine1|Add4~50_combout ),
	.datab(\xtea_engine1|op_mux2|o_data[15]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|Add4~53 ),
	.combout(\xtea_engine1|Add4~54_combout ),
	.cout(\xtea_engine1|Add4~55 ));
// synopsys translate_off
defparam \xtea_engine1|Add4~54 .lut_mask = 16'h964D;
defparam \xtea_engine1|Add4~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneive_lcell_comb \xtea_engine1|Add4~56 (
// Equation(s):
// \xtea_engine1|Add4~56_combout  = (\xtea_engine1|op_mux2|o_data[16]~19_combout  & ((\xtea_engine1|Add4~49_combout  & (!\xtea_engine1|Add4~55 )) # (!\xtea_engine1|Add4~49_combout  & (\xtea_engine1|Add4~55  & VCC)))) # 
// (!\xtea_engine1|op_mux2|o_data[16]~19_combout  & ((\xtea_engine1|Add4~49_combout  & ((\xtea_engine1|Add4~55 ) # (GND))) # (!\xtea_engine1|Add4~49_combout  & (!\xtea_engine1|Add4~55 ))))
// \xtea_engine1|Add4~57  = CARRY((\xtea_engine1|op_mux2|o_data[16]~19_combout  & (\xtea_engine1|Add4~49_combout  & !\xtea_engine1|Add4~55 )) # (!\xtea_engine1|op_mux2|o_data[16]~19_combout  & ((\xtea_engine1|Add4~49_combout ) # (!\xtea_engine1|Add4~55 ))))

	.dataa(\xtea_engine1|op_mux2|o_data[16]~19_combout ),
	.datab(\xtea_engine1|Add4~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|Add4~55 ),
	.combout(\xtea_engine1|Add4~56_combout ),
	.cout(\xtea_engine1|Add4~57 ));
// synopsys translate_off
defparam \xtea_engine1|Add4~56 .lut_mask = 16'h694D;
defparam \xtea_engine1|Add4~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneive_lcell_comb \xtea_engine1|Add4~58 (
// Equation(s):
// \xtea_engine1|Add4~58_combout  = ((\xtea_engine1|Add4~48_combout  $ (\xtea_engine1|op_mux2|o_data[17]~18_combout  $ (\xtea_engine1|Add4~57 )))) # (GND)
// \xtea_engine1|Add4~59  = CARRY((\xtea_engine1|Add4~48_combout  & (\xtea_engine1|op_mux2|o_data[17]~18_combout  & !\xtea_engine1|Add4~57 )) # (!\xtea_engine1|Add4~48_combout  & ((\xtea_engine1|op_mux2|o_data[17]~18_combout ) # (!\xtea_engine1|Add4~57 ))))

	.dataa(\xtea_engine1|Add4~48_combout ),
	.datab(\xtea_engine1|op_mux2|o_data[17]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|Add4~57 ),
	.combout(\xtea_engine1|Add4~58_combout ),
	.cout(\xtea_engine1|Add4~59 ));
// synopsys translate_off
defparam \xtea_engine1|Add4~58 .lut_mask = 16'h964D;
defparam \xtea_engine1|Add4~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
cycloneive_lcell_comb \xtea_engine1|v1_mux|o_data[17]~29 (
// Equation(s):
// \xtea_engine1|v1_mux|o_data[17]~29_combout  = (\xtea_engine1|fsm|sel_v0~combout  & ((\sreg_msg|reg_data [17]))) # (!\xtea_engine1|fsm|sel_v0~combout  & (\xtea_engine1|Add4~58_combout ))

	.dataa(\xtea_engine1|fsm|sel_v0~combout ),
	.datab(gnd),
	.datac(\xtea_engine1|Add4~58_combout ),
	.datad(\sreg_msg|reg_data [17]),
	.cin(gnd),
	.combout(\xtea_engine1|v1_mux|o_data[17]~29_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v1_mux|o_data[17]~29 .lut_mask = 16'hFA50;
defparam \xtea_engine1|v1_mux|o_data[17]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N1
dffeas \xtea_engine1|v1_reg|output[17] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v1_mux|o_data[17]~29_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v1_reg|output [17]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v1_reg|output[17] .is_wysiwyg = "true";
defparam \xtea_engine1|v1_reg|output[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneive_lcell_comb \xtea_engine1|op_mux|o_data[17]~15 (
// Equation(s):
// \xtea_engine1|op_mux|o_data[17]~15_combout  = (\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [17]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [17]))

	.dataa(gnd),
	.datab(\xtea_engine1|v1_reg|output [17]),
	.datac(\xtea_engine1|v0_reg|output [17]),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux|o_data[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux|o_data[17]~15 .lut_mask = 16'hF0CC;
defparam \xtea_engine1|op_mux|o_data[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cycloneive_lcell_comb \xtea_engine1|RESULT~10 (
// Equation(s):
// \xtea_engine1|RESULT~10_combout  = \xtea_engine1|op_mux|o_data[17]~15_combout  $ (((\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [26]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [26]))))

	.dataa(\xtea_engine1|v1_reg|output [26]),
	.datab(\xtea_engine1|v0_reg|output [26]),
	.datac(\xtea_engine1|fsm|operation~combout ),
	.datad(\xtea_engine1|op_mux|o_data[17]~15_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|RESULT~10_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|RESULT~10 .lut_mask = 16'h35CA;
defparam \xtea_engine1|RESULT~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneive_lcell_comb \xtea_engine1|v1_mux|o_data[21]~1 (
// Equation(s):
// \xtea_engine1|v1_mux|o_data[21]~1_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [21])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~66_combout )))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|sel_v0~combout ),
	.datac(\sreg_msg|reg_data [21]),
	.datad(\xtea_engine1|Add4~66_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v1_mux|o_data[21]~1_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v1_mux|o_data[21]~1 .lut_mask = 16'hF3C0;
defparam \xtea_engine1|v1_mux|o_data[21]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N9
dffeas \xtea_engine1|v1_reg|output[21] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v1_mux|o_data[21]~1_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v1_reg|output [21]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v1_reg|output[21] .is_wysiwyg = "true";
defparam \xtea_engine1|v1_reg|output[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneive_lcell_comb \xtea_engine1|op_mux|o_data[21]~14 (
// Equation(s):
// \xtea_engine1|op_mux|o_data[21]~14_combout  = (\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [21])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [21])))

	.dataa(\xtea_engine1|v0_reg|output [21]),
	.datab(\xtea_engine1|v1_reg|output [21]),
	.datac(gnd),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux|o_data[21]~14_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux|o_data[21]~14 .lut_mask = 16'hAACC;
defparam \xtea_engine1|op_mux|o_data[21]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cycloneive_lcell_comb \xtea_engine1|op_mux|o_data[20]~16 (
// Equation(s):
// \xtea_engine1|op_mux|o_data[20]~16_combout  = (\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [20])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [20])))

	.dataa(\xtea_engine1|v0_reg|output [20]),
	.datab(\xtea_engine1|v1_reg|output [20]),
	.datac(\xtea_engine1|fsm|operation~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux|o_data[20]~16_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux|o_data[20]~16 .lut_mask = 16'hACAC;
defparam \xtea_engine1|op_mux|o_data[20]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneive_lcell_comb \xtea_engine1|op_temp1[18]~36 (
// Equation(s):
// \xtea_engine1|op_temp1[18]~36_combout  = ((\xtea_engine1|op_mux|o_data[18]~20_combout  $ (\xtea_engine1|RESULT~13_combout  $ (!\xtea_engine1|op_temp1[17]~35 )))) # (GND)
// \xtea_engine1|op_temp1[18]~37  = CARRY((\xtea_engine1|op_mux|o_data[18]~20_combout  & ((\xtea_engine1|RESULT~13_combout ) # (!\xtea_engine1|op_temp1[17]~35 ))) # (!\xtea_engine1|op_mux|o_data[18]~20_combout  & (\xtea_engine1|RESULT~13_combout  & 
// !\xtea_engine1|op_temp1[17]~35 )))

	.dataa(\xtea_engine1|op_mux|o_data[18]~20_combout ),
	.datab(\xtea_engine1|RESULT~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp1[17]~35 ),
	.combout(\xtea_engine1|op_temp1[18]~36_combout ),
	.cout(\xtea_engine1|op_temp1[18]~37 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp1[18]~36 .lut_mask = 16'h698E;
defparam \xtea_engine1|op_temp1[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \xtea_engine1|op_temp1[19]~38 (
// Equation(s):
// \xtea_engine1|op_temp1[19]~38_combout  = (\xtea_engine1|RESULT~12_combout  & ((\xtea_engine1|op_mux|o_data[19]~18_combout  & (\xtea_engine1|op_temp1[18]~37  & VCC)) # (!\xtea_engine1|op_mux|o_data[19]~18_combout  & (!\xtea_engine1|op_temp1[18]~37 )))) # 
// (!\xtea_engine1|RESULT~12_combout  & ((\xtea_engine1|op_mux|o_data[19]~18_combout  & (!\xtea_engine1|op_temp1[18]~37 )) # (!\xtea_engine1|op_mux|o_data[19]~18_combout  & ((\xtea_engine1|op_temp1[18]~37 ) # (GND)))))
// \xtea_engine1|op_temp1[19]~39  = CARRY((\xtea_engine1|RESULT~12_combout  & (!\xtea_engine1|op_mux|o_data[19]~18_combout  & !\xtea_engine1|op_temp1[18]~37 )) # (!\xtea_engine1|RESULT~12_combout  & ((!\xtea_engine1|op_temp1[18]~37 ) # 
// (!\xtea_engine1|op_mux|o_data[19]~18_combout ))))

	.dataa(\xtea_engine1|RESULT~12_combout ),
	.datab(\xtea_engine1|op_mux|o_data[19]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp1[18]~37 ),
	.combout(\xtea_engine1|op_temp1[19]~38_combout ),
	.cout(\xtea_engine1|op_temp1[19]~39 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp1[19]~38 .lut_mask = 16'h9617;
defparam \xtea_engine1|op_temp1[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb \xtea_engine1|op_temp1[20]~40 (
// Equation(s):
// \xtea_engine1|op_temp1[20]~40_combout  = ((\xtea_engine1|RESULT~11_combout  $ (\xtea_engine1|op_mux|o_data[20]~16_combout  $ (!\xtea_engine1|op_temp1[19]~39 )))) # (GND)
// \xtea_engine1|op_temp1[20]~41  = CARRY((\xtea_engine1|RESULT~11_combout  & ((\xtea_engine1|op_mux|o_data[20]~16_combout ) # (!\xtea_engine1|op_temp1[19]~39 ))) # (!\xtea_engine1|RESULT~11_combout  & (\xtea_engine1|op_mux|o_data[20]~16_combout  & 
// !\xtea_engine1|op_temp1[19]~39 )))

	.dataa(\xtea_engine1|RESULT~11_combout ),
	.datab(\xtea_engine1|op_mux|o_data[20]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp1[19]~39 ),
	.combout(\xtea_engine1|op_temp1[20]~40_combout ),
	.cout(\xtea_engine1|op_temp1[20]~41 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp1[20]~40 .lut_mask = 16'h698E;
defparam \xtea_engine1|op_temp1[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cycloneive_lcell_comb \xtea_engine1|op_temp1[21]~42 (
// Equation(s):
// \xtea_engine1|op_temp1[21]~42_combout  = (\xtea_engine1|RESULT~10_combout  & ((\xtea_engine1|op_mux|o_data[21]~14_combout  & (\xtea_engine1|op_temp1[20]~41  & VCC)) # (!\xtea_engine1|op_mux|o_data[21]~14_combout  & (!\xtea_engine1|op_temp1[20]~41 )))) # 
// (!\xtea_engine1|RESULT~10_combout  & ((\xtea_engine1|op_mux|o_data[21]~14_combout  & (!\xtea_engine1|op_temp1[20]~41 )) # (!\xtea_engine1|op_mux|o_data[21]~14_combout  & ((\xtea_engine1|op_temp1[20]~41 ) # (GND)))))
// \xtea_engine1|op_temp1[21]~43  = CARRY((\xtea_engine1|RESULT~10_combout  & (!\xtea_engine1|op_mux|o_data[21]~14_combout  & !\xtea_engine1|op_temp1[20]~41 )) # (!\xtea_engine1|RESULT~10_combout  & ((!\xtea_engine1|op_temp1[20]~41 ) # 
// (!\xtea_engine1|op_mux|o_data[21]~14_combout ))))

	.dataa(\xtea_engine1|RESULT~10_combout ),
	.datab(\xtea_engine1|op_mux|o_data[21]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp1[20]~41 ),
	.combout(\xtea_engine1|op_temp1[21]~42_combout ),
	.cout(\xtea_engine1|op_temp1[21]~43 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp1[21]~42 .lut_mask = 16'h9617;
defparam \xtea_engine1|op_temp1[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \xtea_engine1|Add4~44 (
// Equation(s):
// \xtea_engine1|Add4~44_combout  = \sreg_ende|reg_data [0] $ (\xtea_engine1|op_temp1[21]~42_combout  $ (\xtea_engine1|op_temp2[21]~42_combout ))

	.dataa(\sreg_ende|reg_data [0]),
	.datab(gnd),
	.datac(\xtea_engine1|op_temp1[21]~42_combout ),
	.datad(\xtea_engine1|op_temp2[21]~42_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|Add4~44_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|Add4~44 .lut_mask = 16'hA55A;
defparam \xtea_engine1|Add4~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N22
cycloneive_lcell_comb \xtea_engine1|op_mux2|o_data[21]~14 (
// Equation(s):
// \xtea_engine1|op_mux2|o_data[21]~14_combout  = (\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [21])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [21])))

	.dataa(\xtea_engine1|v1_reg|output [21]),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|operation~combout ),
	.datad(\xtea_engine1|v0_reg|output [21]),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux2|o_data[21]~14_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux2|o_data[21]~14 .lut_mask = 16'hAFA0;
defparam \xtea_engine1|op_mux2|o_data[21]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N8
cycloneive_lcell_comb \xtea_engine1|v1_mux|o_data[18]~17 (
// Equation(s):
// \xtea_engine1|v1_mux|o_data[18]~17_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [18])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~60_combout )))

	.dataa(\xtea_engine1|fsm|sel_v0~combout ),
	.datab(gnd),
	.datac(\sreg_msg|reg_data [18]),
	.datad(\xtea_engine1|Add4~60_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v1_mux|o_data[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v1_mux|o_data[18]~17 .lut_mask = 16'hF5A0;
defparam \xtea_engine1|v1_mux|o_data[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N9
dffeas \xtea_engine1|v1_reg|output[18] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v1_mux|o_data[18]~17_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v1_reg|output [18]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v1_reg|output[18] .is_wysiwyg = "true";
defparam \xtea_engine1|v1_reg|output[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
cycloneive_lcell_comb \xtea_engine1|op_mux2|o_data[18]~17 (
// Equation(s):
// \xtea_engine1|op_mux2|o_data[18]~17_combout  = (\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [18])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [18])))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|operation~combout ),
	.datac(\xtea_engine1|v1_reg|output [18]),
	.datad(\xtea_engine1|v0_reg|output [18]),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux2|o_data[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux2|o_data[18]~17 .lut_mask = 16'hF3C0;
defparam \xtea_engine1|op_mux2|o_data[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneive_lcell_comb \xtea_engine1|Add4~60 (
// Equation(s):
// \xtea_engine1|Add4~60_combout  = (\xtea_engine1|Add4~47_combout  & ((\xtea_engine1|op_mux2|o_data[18]~17_combout  & (!\xtea_engine1|Add4~59 )) # (!\xtea_engine1|op_mux2|o_data[18]~17_combout  & ((\xtea_engine1|Add4~59 ) # (GND))))) # 
// (!\xtea_engine1|Add4~47_combout  & ((\xtea_engine1|op_mux2|o_data[18]~17_combout  & (\xtea_engine1|Add4~59  & VCC)) # (!\xtea_engine1|op_mux2|o_data[18]~17_combout  & (!\xtea_engine1|Add4~59 ))))
// \xtea_engine1|Add4~61  = CARRY((\xtea_engine1|Add4~47_combout  & ((!\xtea_engine1|Add4~59 ) # (!\xtea_engine1|op_mux2|o_data[18]~17_combout ))) # (!\xtea_engine1|Add4~47_combout  & (!\xtea_engine1|op_mux2|o_data[18]~17_combout  & !\xtea_engine1|Add4~59 
// )))

	.dataa(\xtea_engine1|Add4~47_combout ),
	.datab(\xtea_engine1|op_mux2|o_data[18]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|Add4~59 ),
	.combout(\xtea_engine1|Add4~60_combout ),
	.cout(\xtea_engine1|Add4~61 ));
// synopsys translate_off
defparam \xtea_engine1|Add4~60 .lut_mask = 16'h692B;
defparam \xtea_engine1|Add4~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \xtea_engine1|Add4~62 (
// Equation(s):
// \xtea_engine1|Add4~62_combout  = ((\xtea_engine1|op_mux2|o_data[19]~16_combout  $ (\xtea_engine1|Add4~46_combout  $ (\xtea_engine1|Add4~61 )))) # (GND)
// \xtea_engine1|Add4~63  = CARRY((\xtea_engine1|op_mux2|o_data[19]~16_combout  & ((!\xtea_engine1|Add4~61 ) # (!\xtea_engine1|Add4~46_combout ))) # (!\xtea_engine1|op_mux2|o_data[19]~16_combout  & (!\xtea_engine1|Add4~46_combout  & !\xtea_engine1|Add4~61 
// )))

	.dataa(\xtea_engine1|op_mux2|o_data[19]~16_combout ),
	.datab(\xtea_engine1|Add4~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|Add4~61 ),
	.combout(\xtea_engine1|Add4~62_combout ),
	.cout(\xtea_engine1|Add4~63 ));
// synopsys translate_off
defparam \xtea_engine1|Add4~62 .lut_mask = 16'h962B;
defparam \xtea_engine1|Add4~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneive_lcell_comb \xtea_engine1|Add4~64 (
// Equation(s):
// \xtea_engine1|Add4~64_combout  = (\xtea_engine1|op_mux2|o_data[20]~15_combout  & ((\xtea_engine1|Add4~45_combout  & (!\xtea_engine1|Add4~63 )) # (!\xtea_engine1|Add4~45_combout  & (\xtea_engine1|Add4~63  & VCC)))) # 
// (!\xtea_engine1|op_mux2|o_data[20]~15_combout  & ((\xtea_engine1|Add4~45_combout  & ((\xtea_engine1|Add4~63 ) # (GND))) # (!\xtea_engine1|Add4~45_combout  & (!\xtea_engine1|Add4~63 ))))
// \xtea_engine1|Add4~65  = CARRY((\xtea_engine1|op_mux2|o_data[20]~15_combout  & (\xtea_engine1|Add4~45_combout  & !\xtea_engine1|Add4~63 )) # (!\xtea_engine1|op_mux2|o_data[20]~15_combout  & ((\xtea_engine1|Add4~45_combout ) # (!\xtea_engine1|Add4~63 ))))

	.dataa(\xtea_engine1|op_mux2|o_data[20]~15_combout ),
	.datab(\xtea_engine1|Add4~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|Add4~63 ),
	.combout(\xtea_engine1|Add4~64_combout ),
	.cout(\xtea_engine1|Add4~65 ));
// synopsys translate_off
defparam \xtea_engine1|Add4~64 .lut_mask = 16'h694D;
defparam \xtea_engine1|Add4~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneive_lcell_comb \xtea_engine1|Add4~66 (
// Equation(s):
// \xtea_engine1|Add4~66_combout  = ((\xtea_engine1|Add4~44_combout  $ (\xtea_engine1|op_mux2|o_data[21]~14_combout  $ (\xtea_engine1|Add4~65 )))) # (GND)
// \xtea_engine1|Add4~67  = CARRY((\xtea_engine1|Add4~44_combout  & (\xtea_engine1|op_mux2|o_data[21]~14_combout  & !\xtea_engine1|Add4~65 )) # (!\xtea_engine1|Add4~44_combout  & ((\xtea_engine1|op_mux2|o_data[21]~14_combout ) # (!\xtea_engine1|Add4~65 ))))

	.dataa(\xtea_engine1|Add4~44_combout ),
	.datab(\xtea_engine1|op_mux2|o_data[21]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|Add4~65 ),
	.combout(\xtea_engine1|Add4~66_combout ),
	.cout(\xtea_engine1|Add4~67 ));
// synopsys translate_off
defparam \xtea_engine1|Add4~66 .lut_mask = 16'h964D;
defparam \xtea_engine1|Add4~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneive_lcell_comb \xtea_engine1|v0_mux|o_data[21]~0 (
// Equation(s):
// \xtea_engine1|v0_mux|o_data[21]~0_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [53])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~66_combout )))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|sel_v0~combout ),
	.datac(\sreg_msg|reg_data [53]),
	.datad(\xtea_engine1|Add4~66_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v0_mux|o_data[21]~0_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v0_mux|o_data[21]~0 .lut_mask = 16'hF3C0;
defparam \xtea_engine1|v0_mux|o_data[21]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N27
dffeas \xtea_engine1|v0_reg|output[21] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v0_mux|o_data[21]~0_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v0_reg|output [21]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v0_reg|output[21] .is_wysiwyg = "true";
defparam \xtea_engine1|v0_reg|output[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cycloneive_lcell_comb \xtea_engine1|RESULT~15 (
// Equation(s):
// \xtea_engine1|RESULT~15_combout  = \xtea_engine1|op_mux|o_data[12]~2_combout  $ (((\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [21])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [21])))))

	.dataa(\xtea_engine1|v0_reg|output [21]),
	.datab(\xtea_engine1|v1_reg|output [21]),
	.datac(\xtea_engine1|op_mux|o_data[12]~2_combout ),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|RESULT~15_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|RESULT~15 .lut_mask = 16'h5A3C;
defparam \xtea_engine1|RESULT~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneive_lcell_comb \xtea_engine1|Add4~49 (
// Equation(s):
// \xtea_engine1|Add4~49_combout  = \sreg_ende|reg_data [0] $ (\xtea_engine1|op_temp2[16]~32_combout  $ (\xtea_engine1|op_temp1[16]~32_combout ))

	.dataa(\sreg_ende|reg_data [0]),
	.datab(gnd),
	.datac(\xtea_engine1|op_temp2[16]~32_combout ),
	.datad(\xtea_engine1|op_temp1[16]~32_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|Add4~49_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|Add4~49 .lut_mask = 16'hA55A;
defparam \xtea_engine1|Add4~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneive_lcell_comb \xtea_engine1|v1_mux|o_data[16]~21 (
// Equation(s):
// \xtea_engine1|v1_mux|o_data[16]~21_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [16])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~56_combout )))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|sel_v0~combout ),
	.datac(\sreg_msg|reg_data [16]),
	.datad(\xtea_engine1|Add4~56_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v1_mux|o_data[16]~21_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v1_mux|o_data[16]~21 .lut_mask = 16'hF3C0;
defparam \xtea_engine1|v1_mux|o_data[16]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N21
dffeas \xtea_engine1|v1_reg|output[16] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v1_mux|o_data[16]~21_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v1_reg|output [16]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v1_reg|output[16] .is_wysiwyg = "true";
defparam \xtea_engine1|v1_reg|output[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneive_lcell_comb \xtea_engine1|RESULT~2 (
// Equation(s):
// \xtea_engine1|RESULT~2_combout  = \xtea_engine1|op_mux|o_data[7]~5_combout  $ (((\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [16]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [16]))))

	.dataa(\xtea_engine1|fsm|operation~combout ),
	.datab(\xtea_engine1|v1_reg|output [16]),
	.datac(\xtea_engine1|v0_reg|output [16]),
	.datad(\xtea_engine1|op_mux|o_data[7]~5_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|RESULT~2_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|RESULT~2 .lut_mask = 16'h1BE4;
defparam \xtea_engine1|RESULT~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \xtea_engine1|Add4~2 (
// Equation(s):
// \xtea_engine1|Add4~2_combout  = \sreg_ende|reg_data [0] $ (\xtea_engine1|op_temp1[11]~22_combout  $ (\xtea_engine1|op_temp2[11]~22_combout ))

	.dataa(\sreg_ende|reg_data [0]),
	.datab(gnd),
	.datac(\xtea_engine1|op_temp1[11]~22_combout ),
	.datad(\xtea_engine1|op_temp2[11]~22_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|Add4~2_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|Add4~2 .lut_mask = 16'hA55A;
defparam \xtea_engine1|Add4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
cycloneive_lcell_comb \xtea_engine1|v0_mux|o_data[11]~9 (
// Equation(s):
// \xtea_engine1|v0_mux|o_data[11]~9_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [43])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~38_combout )))

	.dataa(\sreg_msg|reg_data [43]),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|sel_v0~combout ),
	.datad(\xtea_engine1|Add4~38_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v0_mux|o_data[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v0_mux|o_data[11]~9 .lut_mask = 16'hAFA0;
defparam \xtea_engine1|v0_mux|o_data[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N7
dffeas \xtea_engine1|v0_reg|output[11] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v0_mux|o_data[11]~9_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v0_reg|output [11]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v0_reg|output[11] .is_wysiwyg = "true";
defparam \xtea_engine1|v0_reg|output[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneive_lcell_comb \xtea_engine1|RESULT~7 (
// Equation(s):
// \xtea_engine1|RESULT~7_combout  = \xtea_engine1|op_mux|o_data[2]~11_combout  $ (((\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [11])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [11])))))

	.dataa(\xtea_engine1|v0_reg|output [11]),
	.datab(\xtea_engine1|v1_reg|output [11]),
	.datac(\xtea_engine1|fsm|operation~combout ),
	.datad(\xtea_engine1|op_mux|o_data[2]~11_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|RESULT~7_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|RESULT~7 .lut_mask = 16'h53AC;
defparam \xtea_engine1|RESULT~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N6
cycloneive_lcell_comb \xtea_engine1|Add4~7 (
// Equation(s):
// \xtea_engine1|Add4~7_combout  = \sreg_ende|reg_data [0] $ (\xtea_engine1|op_temp1[6]~12_combout  $ (\xtea_engine1|op_temp2[6]~12_combout ))

	.dataa(\sreg_ende|reg_data [0]),
	.datab(gnd),
	.datac(\xtea_engine1|op_temp1[6]~12_combout ),
	.datad(\xtea_engine1|op_temp2[6]~12_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|Add4~7_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|Add4~7 .lut_mask = 16'hA55A;
defparam \xtea_engine1|Add4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
cycloneive_lcell_comb \xtea_engine1|v0_mux|o_data[6]~14 (
// Equation(s):
// \xtea_engine1|v0_mux|o_data[6]~14_combout  = (\xtea_engine1|fsm|sel_v0~combout  & ((\sreg_msg|reg_data [38]))) # (!\xtea_engine1|fsm|sel_v0~combout  & (\xtea_engine1|Add4~28_combout ))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|sel_v0~combout ),
	.datac(\xtea_engine1|Add4~28_combout ),
	.datad(\sreg_msg|reg_data [38]),
	.cin(gnd),
	.combout(\xtea_engine1|v0_mux|o_data[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v0_mux|o_data[6]~14 .lut_mask = 16'hFC30;
defparam \xtea_engine1|v0_mux|o_data[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N5
dffeas \xtea_engine1|v0_reg|output[6] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v0_mux|o_data[6]~14_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v0_reg|output [6]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v0_reg|output[6] .is_wysiwyg = "true";
defparam \xtea_engine1|v0_reg|output[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneive_lcell_comb \xtea_engine1|op_mux|o_data[6]~7 (
// Equation(s):
// \xtea_engine1|op_mux|o_data[6]~7_combout  = (\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [6])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [6])))

	.dataa(gnd),
	.datab(\xtea_engine1|v0_reg|output [6]),
	.datac(\xtea_engine1|v1_reg|output [6]),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux|o_data[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux|o_data[6]~7 .lut_mask = 16'hCCF0;
defparam \xtea_engine1|op_mux|o_data[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N4
cycloneive_lcell_comb \xtea_engine1|Add4~12 (
// Equation(s):
// \xtea_engine1|Add4~12_combout  = \sreg_ende|reg_data [0] $ (\xtea_engine1|op_temp2[1]~2_combout  $ (\xtea_engine1|op_temp1[1]~2_combout ))

	.dataa(\sreg_ende|reg_data [0]),
	.datab(gnd),
	.datac(\xtea_engine1|op_temp2[1]~2_combout ),
	.datad(\xtea_engine1|op_temp1[1]~2_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|Add4~12_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|Add4~12 .lut_mask = 16'hA55A;
defparam \xtea_engine1|Add4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneive_lcell_comb \xtea_engine1|v1_mux|o_data[1]~30 (
// Equation(s):
// \xtea_engine1|v1_mux|o_data[1]~30_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [1])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~18_combout )))

	.dataa(\sreg_msg|reg_data [1]),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|sel_v0~combout ),
	.datad(\xtea_engine1|Add4~18_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v1_mux|o_data[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v1_mux|o_data[1]~30 .lut_mask = 16'hAFA0;
defparam \xtea_engine1|v1_mux|o_data[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N13
dffeas \xtea_engine1|v1_reg|output[1] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v1_mux|o_data[1]~30_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v1_reg|output [1]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v1_reg|output[1] .is_wysiwyg = "true";
defparam \xtea_engine1|v1_reg|output[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
cycloneive_lcell_comb \xtea_engine1|op_mux|o_data[1]~12 (
// Equation(s):
// \xtea_engine1|op_mux|o_data[1]~12_combout  = (\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [1]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [1]))

	.dataa(\xtea_engine1|v1_reg|output [1]),
	.datab(gnd),
	.datac(\xtea_engine1|v0_reg|output [1]),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux|o_data[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux|o_data[1]~12 .lut_mask = 16'hF0AA;
defparam \xtea_engine1|op_mux|o_data[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
cycloneive_lcell_comb \xtea_engine1|RESULT~8 (
// Equation(s):
// \xtea_engine1|RESULT~8_combout  = \xtea_engine1|op_mux|o_data[1]~12_combout  $ (((\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [10])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [10])))))

	.dataa(\xtea_engine1|v0_reg|output [10]),
	.datab(\xtea_engine1|v1_reg|output [10]),
	.datac(\xtea_engine1|op_mux|o_data[1]~12_combout ),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|RESULT~8_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|RESULT~8 .lut_mask = 16'h5A3C;
defparam \xtea_engine1|RESULT~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneive_lcell_comb \xtea_engine1|Add4~8 (
// Equation(s):
// \xtea_engine1|Add4~8_combout  = \sreg_ende|reg_data [0] $ (\xtea_engine1|op_temp2[5]~10_combout  $ (\xtea_engine1|op_temp1[5]~10_combout ))

	.dataa(\sreg_ende|reg_data [0]),
	.datab(gnd),
	.datac(\xtea_engine1|op_temp2[5]~10_combout ),
	.datad(\xtea_engine1|op_temp1[5]~10_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|Add4~8_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|Add4~8 .lut_mask = 16'hA55A;
defparam \xtea_engine1|Add4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneive_lcell_comb \xtea_engine1|v0_mux|o_data[5]~2 (
// Equation(s):
// \xtea_engine1|v0_mux|o_data[5]~2_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [37])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~26_combout )))

	.dataa(gnd),
	.datab(\sreg_msg|reg_data [37]),
	.datac(\xtea_engine1|fsm|sel_v0~combout ),
	.datad(\xtea_engine1|Add4~26_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v0_mux|o_data[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v0_mux|o_data[5]~2 .lut_mask = 16'hCFC0;
defparam \xtea_engine1|v0_mux|o_data[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N19
dffeas \xtea_engine1|v0_reg|output[5] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v0_mux|o_data[5]~2_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v0_reg|output [5]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v0_reg|output[5] .is_wysiwyg = "true";
defparam \xtea_engine1|v0_reg|output[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
cycloneive_lcell_comb \xtea_engine1|op_mux|o_data[5]~8 (
// Equation(s):
// \xtea_engine1|op_mux|o_data[5]~8_combout  = (\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [5])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [5])))

	.dataa(gnd),
	.datab(\xtea_engine1|v0_reg|output [5]),
	.datac(\xtea_engine1|v1_reg|output [5]),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux|o_data[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux|o_data[5]~8 .lut_mask = 16'hCCF0;
defparam \xtea_engine1|op_mux|o_data[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
cycloneive_lcell_comb \xtea_engine1|RESULT~4 (
// Equation(s):
// \xtea_engine1|RESULT~4_combout  = \xtea_engine1|op_mux|o_data[5]~8_combout  $ (((\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [14])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [14])))))

	.dataa(\xtea_engine1|v0_reg|output [14]),
	.datab(\xtea_engine1|v1_reg|output [14]),
	.datac(\xtea_engine1|op_mux|o_data[5]~8_combout ),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|RESULT~4_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|RESULT~4 .lut_mask = 16'h5A3C;
defparam \xtea_engine1|RESULT~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \xtea_engine1|Add4~4 (
// Equation(s):
// \xtea_engine1|Add4~4_combout  = \sreg_ende|reg_data [0] $ (\xtea_engine1|op_temp1[9]~18_combout  $ (\xtea_engine1|op_temp2[9]~18_combout ))

	.dataa(gnd),
	.datab(\sreg_ende|reg_data [0]),
	.datac(\xtea_engine1|op_temp1[9]~18_combout ),
	.datad(\xtea_engine1|op_temp2[9]~18_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|Add4~4_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|Add4~4 .lut_mask = 16'hC33C;
defparam \xtea_engine1|Add4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cycloneive_lcell_comb \xtea_engine1|v0_mux|o_data[9]~29 (
// Equation(s):
// \xtea_engine1|v0_mux|o_data[9]~29_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [41])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~34_combout )))

	.dataa(gnd),
	.datab(\sreg_msg|reg_data [41]),
	.datac(\xtea_engine1|fsm|sel_v0~combout ),
	.datad(\xtea_engine1|Add4~34_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v0_mux|o_data[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v0_mux|o_data[9]~29 .lut_mask = 16'hCFC0;
defparam \xtea_engine1|v0_mux|o_data[9]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N15
dffeas \xtea_engine1|v0_reg|output[9] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v0_mux|o_data[9]~29_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v0_reg|output [9]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v0_reg|output[9] .is_wysiwyg = "true";
defparam \xtea_engine1|v0_reg|output[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb \xtea_engine1|op_mux|o_data[9]~1 (
// Equation(s):
// \xtea_engine1|op_mux|o_data[9]~1_combout  = (\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [9])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [9])))

	.dataa(\xtea_engine1|v0_reg|output [9]),
	.datab(\xtea_engine1|fsm|operation~combout ),
	.datac(\xtea_engine1|v1_reg|output [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux|o_data[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux|o_data[9]~1 .lut_mask = 16'hB8B8;
defparam \xtea_engine1|op_mux|o_data[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneive_lcell_comb \xtea_engine1|RESULT~0 (
// Equation(s):
// \xtea_engine1|RESULT~0_combout  = \xtea_engine1|op_mux|o_data[9]~1_combout  $ (((\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [18])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [18])))))

	.dataa(\xtea_engine1|v0_reg|output [18]),
	.datab(\xtea_engine1|op_mux|o_data[9]~1_combout ),
	.datac(\xtea_engine1|fsm|operation~combout ),
	.datad(\xtea_engine1|v1_reg|output [18]),
	.cin(gnd),
	.combout(\xtea_engine1|RESULT~0_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|RESULT~0 .lut_mask = 16'h636C;
defparam \xtea_engine1|RESULT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneive_lcell_comb \xtea_engine1|Add4~51 (
// Equation(s):
// \xtea_engine1|Add4~51_combout  = \sreg_ende|reg_data [0] $ (\xtea_engine1|op_temp1[14]~28_combout  $ (\xtea_engine1|op_temp2[14]~28_combout ))

	.dataa(gnd),
	.datab(\sreg_ende|reg_data [0]),
	.datac(\xtea_engine1|op_temp1[14]~28_combout ),
	.datad(\xtea_engine1|op_temp2[14]~28_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|Add4~51_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|Add4~51 .lut_mask = 16'hC33C;
defparam \xtea_engine1|Add4~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneive_lcell_comb \xtea_engine1|v0_mux|o_data[14]~13 (
// Equation(s):
// \xtea_engine1|v0_mux|o_data[14]~13_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [46])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~52_combout )))

	.dataa(\sreg_msg|reg_data [46]),
	.datab(\xtea_engine1|fsm|sel_v0~combout ),
	.datac(gnd),
	.datad(\xtea_engine1|Add4~52_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v0_mux|o_data[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v0_mux|o_data[14]~13 .lut_mask = 16'hBB88;
defparam \xtea_engine1|v0_mux|o_data[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N1
dffeas \xtea_engine1|v0_reg|output[14] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v0_mux|o_data[14]~13_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v0_reg|output [14]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v0_reg|output[14] .is_wysiwyg = "true";
defparam \xtea_engine1|v0_reg|output[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb \xtea_engine1|op_mux|o_data[14]~21 (
// Equation(s):
// \xtea_engine1|op_mux|o_data[14]~21_combout  = (\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [14])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [14])))

	.dataa(\xtea_engine1|fsm|operation~combout ),
	.datab(\xtea_engine1|v0_reg|output [14]),
	.datac(gnd),
	.datad(\xtea_engine1|v1_reg|output [14]),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux|o_data[14]~21_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux|o_data[14]~21 .lut_mask = 16'hDD88;
defparam \xtea_engine1|op_mux|o_data[14]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \xtea_engine1|RESULT~13 (
// Equation(s):
// \xtea_engine1|RESULT~13_combout  = \xtea_engine1|op_mux|o_data[14]~21_combout  $ (((\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [23]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [23]))))

	.dataa(\xtea_engine1|v1_reg|output [23]),
	.datab(\xtea_engine1|op_mux|o_data[14]~21_combout ),
	.datac(\xtea_engine1|v0_reg|output [23]),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|RESULT~13_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|RESULT~13 .lut_mask = 16'h3C66;
defparam \xtea_engine1|RESULT~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb \xtea_engine1|Add4~47 (
// Equation(s):
// \xtea_engine1|Add4~47_combout  = \sreg_ende|reg_data [0] $ (\xtea_engine1|op_temp1[18]~36_combout  $ (\xtea_engine1|op_temp2[18]~36_combout ))

	.dataa(\sreg_ende|reg_data [0]),
	.datab(gnd),
	.datac(\xtea_engine1|op_temp1[18]~36_combout ),
	.datad(\xtea_engine1|op_temp2[18]~36_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|Add4~47_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|Add4~47 .lut_mask = 16'hA55A;
defparam \xtea_engine1|Add4~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N2
cycloneive_lcell_comb \xtea_engine1|v0_mux|o_data[18]~16 (
// Equation(s):
// \xtea_engine1|v0_mux|o_data[18]~16_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [50])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~60_combout )))

	.dataa(\xtea_engine1|fsm|sel_v0~combout ),
	.datab(gnd),
	.datac(\sreg_msg|reg_data [50]),
	.datad(\xtea_engine1|Add4~60_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v0_mux|o_data[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v0_mux|o_data[18]~16 .lut_mask = 16'hF5A0;
defparam \xtea_engine1|v0_mux|o_data[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N3
dffeas \xtea_engine1|v0_reg|output[18] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v0_mux|o_data[18]~16_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v0_reg|output [18]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v0_reg|output[18] .is_wysiwyg = "true";
defparam \xtea_engine1|v0_reg|output[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
cycloneive_lcell_comb \xtea_engine1|op_mux|o_data[18]~20 (
// Equation(s):
// \xtea_engine1|op_mux|o_data[18]~20_combout  = (\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [18])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [18])))

	.dataa(gnd),
	.datab(\xtea_engine1|v0_reg|output [18]),
	.datac(\xtea_engine1|v1_reg|output [18]),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux|o_data[18]~20_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux|o_data[18]~20 .lut_mask = 16'hCCF0;
defparam \xtea_engine1|op_mux|o_data[18]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cycloneive_lcell_comb \xtea_engine1|RESULT~22 (
// Equation(s):
// \xtea_engine1|RESULT~22_combout  = \xtea_engine1|op_mux|o_data[18]~20_combout  $ (((\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [27]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [27]))))

	.dataa(\xtea_engine1|v1_reg|output [27]),
	.datab(\xtea_engine1|fsm|operation~combout ),
	.datac(\xtea_engine1|v0_reg|output [27]),
	.datad(\xtea_engine1|op_mux|o_data[18]~20_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|RESULT~22_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|RESULT~22 .lut_mask = 16'h1DE2;
defparam \xtea_engine1|RESULT~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb \xtea_engine1|op_temp1[22]~44 (
// Equation(s):
// \xtea_engine1|op_temp1[22]~44_combout  = ((\xtea_engine1|op_mux|o_data[22]~29_combout  $ (\xtea_engine1|RESULT~22_combout  $ (!\xtea_engine1|op_temp1[21]~43 )))) # (GND)
// \xtea_engine1|op_temp1[22]~45  = CARRY((\xtea_engine1|op_mux|o_data[22]~29_combout  & ((\xtea_engine1|RESULT~22_combout ) # (!\xtea_engine1|op_temp1[21]~43 ))) # (!\xtea_engine1|op_mux|o_data[22]~29_combout  & (\xtea_engine1|RESULT~22_combout  & 
// !\xtea_engine1|op_temp1[21]~43 )))

	.dataa(\xtea_engine1|op_mux|o_data[22]~29_combout ),
	.datab(\xtea_engine1|RESULT~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp1[21]~43 ),
	.combout(\xtea_engine1|op_temp1[22]~44_combout ),
	.cout(\xtea_engine1|op_temp1[22]~45 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp1[22]~44 .lut_mask = 16'h698E;
defparam \xtea_engine1|op_temp1[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneive_lcell_comb \xtea_engine1|Add4~75 (
// Equation(s):
// \xtea_engine1|Add4~75_combout  = \sreg_ende|reg_data [0] $ (\xtea_engine1|op_temp1[22]~44_combout  $ (\xtea_engine1|op_temp2[22]~44_combout ))

	.dataa(\sreg_ende|reg_data [0]),
	.datab(gnd),
	.datac(\xtea_engine1|op_temp1[22]~44_combout ),
	.datad(\xtea_engine1|op_temp2[22]~44_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|Add4~75_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|Add4~75 .lut_mask = 16'hA55A;
defparam \xtea_engine1|Add4~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \xtea_engine1|op_mux2|o_data[22]~29 (
// Equation(s):
// \xtea_engine1|op_mux2|o_data[22]~29_combout  = (\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [22])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [22])))

	.dataa(\xtea_engine1|v1_reg|output [22]),
	.datab(gnd),
	.datac(\xtea_engine1|v0_reg|output [22]),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux2|o_data[22]~29_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux2|o_data[22]~29 .lut_mask = 16'hAAF0;
defparam \xtea_engine1|op_mux2|o_data[22]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneive_lcell_comb \xtea_engine1|Add4~76 (
// Equation(s):
// \xtea_engine1|Add4~76_combout  = (\xtea_engine1|Add4~75_combout  & ((\xtea_engine1|op_mux2|o_data[22]~29_combout  & (!\xtea_engine1|Add4~67 )) # (!\xtea_engine1|op_mux2|o_data[22]~29_combout  & ((\xtea_engine1|Add4~67 ) # (GND))))) # 
// (!\xtea_engine1|Add4~75_combout  & ((\xtea_engine1|op_mux2|o_data[22]~29_combout  & (\xtea_engine1|Add4~67  & VCC)) # (!\xtea_engine1|op_mux2|o_data[22]~29_combout  & (!\xtea_engine1|Add4~67 ))))
// \xtea_engine1|Add4~77  = CARRY((\xtea_engine1|Add4~75_combout  & ((!\xtea_engine1|Add4~67 ) # (!\xtea_engine1|op_mux2|o_data[22]~29_combout ))) # (!\xtea_engine1|Add4~75_combout  & (!\xtea_engine1|op_mux2|o_data[22]~29_combout  & !\xtea_engine1|Add4~67 
// )))

	.dataa(\xtea_engine1|Add4~75_combout ),
	.datab(\xtea_engine1|op_mux2|o_data[22]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|Add4~67 ),
	.combout(\xtea_engine1|Add4~76_combout ),
	.cout(\xtea_engine1|Add4~77 ));
// synopsys translate_off
defparam \xtea_engine1|Add4~76 .lut_mask = 16'h692B;
defparam \xtea_engine1|Add4~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \xtea_engine1|v1_mux|o_data[22]~13 (
// Equation(s):
// \xtea_engine1|v1_mux|o_data[22]~13_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [22])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~76_combout )))

	.dataa(\sreg_msg|reg_data [22]),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|sel_v0~combout ),
	.datad(\xtea_engine1|Add4~76_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v1_mux|o_data[22]~13_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v1_mux|o_data[22]~13 .lut_mask = 16'hAFA0;
defparam \xtea_engine1|v1_mux|o_data[22]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N29
dffeas \xtea_engine1|v1_reg|output[22] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v1_mux|o_data[22]~13_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v1_reg|output [22]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v1_reg|output[22] .is_wysiwyg = "true";
defparam \xtea_engine1|v1_reg|output[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \xtea_engine1|op_mux|o_data[22]~29 (
// Equation(s):
// \xtea_engine1|op_mux|o_data[22]~29_combout  = (\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [22]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [22]))

	.dataa(\xtea_engine1|fsm|operation~combout ),
	.datab(\xtea_engine1|v1_reg|output [22]),
	.datac(gnd),
	.datad(\xtea_engine1|v0_reg|output [22]),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux|o_data[22]~29_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux|o_data[22]~29 .lut_mask = 16'hEE44;
defparam \xtea_engine1|op_mux|o_data[22]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cycloneive_lcell_comb \xtea_engine1|op_temp1[23]~46 (
// Equation(s):
// \xtea_engine1|op_temp1[23]~46_combout  = (\xtea_engine1|RESULT~21_combout  & ((\xtea_engine1|op_mux|o_data[23]~27_combout  & (\xtea_engine1|op_temp1[22]~45  & VCC)) # (!\xtea_engine1|op_mux|o_data[23]~27_combout  & (!\xtea_engine1|op_temp1[22]~45 )))) # 
// (!\xtea_engine1|RESULT~21_combout  & ((\xtea_engine1|op_mux|o_data[23]~27_combout  & (!\xtea_engine1|op_temp1[22]~45 )) # (!\xtea_engine1|op_mux|o_data[23]~27_combout  & ((\xtea_engine1|op_temp1[22]~45 ) # (GND)))))
// \xtea_engine1|op_temp1[23]~47  = CARRY((\xtea_engine1|RESULT~21_combout  & (!\xtea_engine1|op_mux|o_data[23]~27_combout  & !\xtea_engine1|op_temp1[22]~45 )) # (!\xtea_engine1|RESULT~21_combout  & ((!\xtea_engine1|op_temp1[22]~45 ) # 
// (!\xtea_engine1|op_mux|o_data[23]~27_combout ))))

	.dataa(\xtea_engine1|RESULT~21_combout ),
	.datab(\xtea_engine1|op_mux|o_data[23]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp1[22]~45 ),
	.combout(\xtea_engine1|op_temp1[23]~46_combout ),
	.cout(\xtea_engine1|op_temp1[23]~47 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp1[23]~46 .lut_mask = 16'h9617;
defparam \xtea_engine1|op_temp1[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb \xtea_engine1|op_temp1[24]~48 (
// Equation(s):
// \xtea_engine1|op_temp1[24]~48_combout  = ((\xtea_engine1|op_mux|o_data[24]~25_combout  $ (\xtea_engine1|RESULT~20_combout  $ (!\xtea_engine1|op_temp1[23]~47 )))) # (GND)
// \xtea_engine1|op_temp1[24]~49  = CARRY((\xtea_engine1|op_mux|o_data[24]~25_combout  & ((\xtea_engine1|RESULT~20_combout ) # (!\xtea_engine1|op_temp1[23]~47 ))) # (!\xtea_engine1|op_mux|o_data[24]~25_combout  & (\xtea_engine1|RESULT~20_combout  & 
// !\xtea_engine1|op_temp1[23]~47 )))

	.dataa(\xtea_engine1|op_mux|o_data[24]~25_combout ),
	.datab(\xtea_engine1|RESULT~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp1[23]~47 ),
	.combout(\xtea_engine1|op_temp1[24]~48_combout ),
	.cout(\xtea_engine1|op_temp1[24]~49 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp1[24]~48 .lut_mask = 16'h698E;
defparam \xtea_engine1|op_temp1[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb \xtea_engine1|op_temp1[25]~50 (
// Equation(s):
// \xtea_engine1|op_temp1[25]~50_combout  = (\xtea_engine1|op_mux|o_data[25]~23_combout  & ((\xtea_engine1|RESULT~19_combout  & (\xtea_engine1|op_temp1[24]~49  & VCC)) # (!\xtea_engine1|RESULT~19_combout  & (!\xtea_engine1|op_temp1[24]~49 )))) # 
// (!\xtea_engine1|op_mux|o_data[25]~23_combout  & ((\xtea_engine1|RESULT~19_combout  & (!\xtea_engine1|op_temp1[24]~49 )) # (!\xtea_engine1|RESULT~19_combout  & ((\xtea_engine1|op_temp1[24]~49 ) # (GND)))))
// \xtea_engine1|op_temp1[25]~51  = CARRY((\xtea_engine1|op_mux|o_data[25]~23_combout  & (!\xtea_engine1|RESULT~19_combout  & !\xtea_engine1|op_temp1[24]~49 )) # (!\xtea_engine1|op_mux|o_data[25]~23_combout  & ((!\xtea_engine1|op_temp1[24]~49 ) # 
// (!\xtea_engine1|RESULT~19_combout ))))

	.dataa(\xtea_engine1|op_mux|o_data[25]~23_combout ),
	.datab(\xtea_engine1|RESULT~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp1[24]~49 ),
	.combout(\xtea_engine1|op_temp1[25]~50_combout ),
	.cout(\xtea_engine1|op_temp1[25]~51 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp1[25]~50 .lut_mask = 16'h9617;
defparam \xtea_engine1|op_temp1[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneive_lcell_comb \xtea_engine1|op_temp1[26]~52 (
// Equation(s):
// \xtea_engine1|op_temp1[26]~52_combout  = ((\xtea_engine1|RESULT~18_combout  $ (\xtea_engine1|op_mux|o_data[26]~28_combout  $ (!\xtea_engine1|op_temp1[25]~51 )))) # (GND)
// \xtea_engine1|op_temp1[26]~53  = CARRY((\xtea_engine1|RESULT~18_combout  & ((\xtea_engine1|op_mux|o_data[26]~28_combout ) # (!\xtea_engine1|op_temp1[25]~51 ))) # (!\xtea_engine1|RESULT~18_combout  & (\xtea_engine1|op_mux|o_data[26]~28_combout  & 
// !\xtea_engine1|op_temp1[25]~51 )))

	.dataa(\xtea_engine1|RESULT~18_combout ),
	.datab(\xtea_engine1|op_mux|o_data[26]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp1[25]~51 ),
	.combout(\xtea_engine1|op_temp1[26]~52_combout ),
	.cout(\xtea_engine1|op_temp1[26]~53 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp1[26]~52 .lut_mask = 16'h698E;
defparam \xtea_engine1|op_temp1[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneive_lcell_comb \xtea_engine1|op_temp1[27]~54 (
// Equation(s):
// \xtea_engine1|op_temp1[27]~54_combout  = (\xtea_engine1|op_mux|o_data[27]~26_combout  & ((\xtea_engine1|op_mux|o_data[23]~27_combout  & (\xtea_engine1|op_temp1[26]~53  & VCC)) # (!\xtea_engine1|op_mux|o_data[23]~27_combout  & 
// (!\xtea_engine1|op_temp1[26]~53 )))) # (!\xtea_engine1|op_mux|o_data[27]~26_combout  & ((\xtea_engine1|op_mux|o_data[23]~27_combout  & (!\xtea_engine1|op_temp1[26]~53 )) # (!\xtea_engine1|op_mux|o_data[23]~27_combout  & ((\xtea_engine1|op_temp1[26]~53 ) # 
// (GND)))))
// \xtea_engine1|op_temp1[27]~55  = CARRY((\xtea_engine1|op_mux|o_data[27]~26_combout  & (!\xtea_engine1|op_mux|o_data[23]~27_combout  & !\xtea_engine1|op_temp1[26]~53 )) # (!\xtea_engine1|op_mux|o_data[27]~26_combout  & ((!\xtea_engine1|op_temp1[26]~53 ) # 
// (!\xtea_engine1|op_mux|o_data[23]~27_combout ))))

	.dataa(\xtea_engine1|op_mux|o_data[27]~26_combout ),
	.datab(\xtea_engine1|op_mux|o_data[23]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp1[26]~53 ),
	.combout(\xtea_engine1|op_temp1[27]~54_combout ),
	.cout(\xtea_engine1|op_temp1[27]~55 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp1[27]~54 .lut_mask = 16'h9617;
defparam \xtea_engine1|op_temp1[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \xtea_engine1|op_temp1[28]~56 (
// Equation(s):
// \xtea_engine1|op_temp1[28]~56_combout  = ((\xtea_engine1|op_mux|o_data[24]~25_combout  $ (\xtea_engine1|op_mux|o_data[28]~24_combout  $ (!\xtea_engine1|op_temp1[27]~55 )))) # (GND)
// \xtea_engine1|op_temp1[28]~57  = CARRY((\xtea_engine1|op_mux|o_data[24]~25_combout  & ((\xtea_engine1|op_mux|o_data[28]~24_combout ) # (!\xtea_engine1|op_temp1[27]~55 ))) # (!\xtea_engine1|op_mux|o_data[24]~25_combout  & 
// (\xtea_engine1|op_mux|o_data[28]~24_combout  & !\xtea_engine1|op_temp1[27]~55 )))

	.dataa(\xtea_engine1|op_mux|o_data[24]~25_combout ),
	.datab(\xtea_engine1|op_mux|o_data[28]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp1[27]~55 ),
	.combout(\xtea_engine1|op_temp1[28]~56_combout ),
	.cout(\xtea_engine1|op_temp1[28]~57 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp1[28]~56 .lut_mask = 16'h698E;
defparam \xtea_engine1|op_temp1[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneive_lcell_comb \xtea_engine1|Add4~69 (
// Equation(s):
// \xtea_engine1|Add4~69_combout  = \sreg_ende|reg_data [0] $ (\xtea_engine1|op_temp1[28]~56_combout  $ (\xtea_engine1|op_temp2[28]~56_combout ))

	.dataa(gnd),
	.datab(\sreg_ende|reg_data [0]),
	.datac(\xtea_engine1|op_temp1[28]~56_combout ),
	.datad(\xtea_engine1|op_temp2[28]~56_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|Add4~69_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|Add4~69 .lut_mask = 16'hC33C;
defparam \xtea_engine1|Add4~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
cycloneive_lcell_comb \xtea_engine1|op_mux2|o_data[26]~25 (
// Equation(s):
// \xtea_engine1|op_mux2|o_data[26]~25_combout  = (\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [26])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [26])))

	.dataa(\xtea_engine1|v1_reg|output [26]),
	.datab(\xtea_engine1|v0_reg|output [26]),
	.datac(\xtea_engine1|fsm|operation~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux2|o_data[26]~25_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux2|o_data[26]~25 .lut_mask = 16'hACAC;
defparam \xtea_engine1|op_mux2|o_data[26]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cycloneive_lcell_comb \xtea_engine1|op_mux2|o_data[24]~27 (
// Equation(s):
// \xtea_engine1|op_mux2|o_data[24]~27_combout  = (\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [24])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [24])))

	.dataa(\xtea_engine1|v1_reg|output [24]),
	.datab(\xtea_engine1|fsm|operation~combout ),
	.datac(\xtea_engine1|v0_reg|output [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux2|o_data[24]~27_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux2|o_data[24]~27 .lut_mask = 16'hB8B8;
defparam \xtea_engine1|op_mux2|o_data[24]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneive_lcell_comb \xtea_engine1|Add4~78 (
// Equation(s):
// \xtea_engine1|Add4~78_combout  = ((\xtea_engine1|op_mux2|o_data[23]~28_combout  $ (\xtea_engine1|Add4~74_combout  $ (\xtea_engine1|Add4~77 )))) # (GND)
// \xtea_engine1|Add4~79  = CARRY((\xtea_engine1|op_mux2|o_data[23]~28_combout  & ((!\xtea_engine1|Add4~77 ) # (!\xtea_engine1|Add4~74_combout ))) # (!\xtea_engine1|op_mux2|o_data[23]~28_combout  & (!\xtea_engine1|Add4~74_combout  & !\xtea_engine1|Add4~77 
// )))

	.dataa(\xtea_engine1|op_mux2|o_data[23]~28_combout ),
	.datab(\xtea_engine1|Add4~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|Add4~77 ),
	.combout(\xtea_engine1|Add4~78_combout ),
	.cout(\xtea_engine1|Add4~79 ));
// synopsys translate_off
defparam \xtea_engine1|Add4~78 .lut_mask = 16'h962B;
defparam \xtea_engine1|Add4~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneive_lcell_comb \xtea_engine1|Add4~80 (
// Equation(s):
// \xtea_engine1|Add4~80_combout  = (\xtea_engine1|Add4~73_combout  & ((\xtea_engine1|op_mux2|o_data[24]~27_combout  & (!\xtea_engine1|Add4~79 )) # (!\xtea_engine1|op_mux2|o_data[24]~27_combout  & ((\xtea_engine1|Add4~79 ) # (GND))))) # 
// (!\xtea_engine1|Add4~73_combout  & ((\xtea_engine1|op_mux2|o_data[24]~27_combout  & (\xtea_engine1|Add4~79  & VCC)) # (!\xtea_engine1|op_mux2|o_data[24]~27_combout  & (!\xtea_engine1|Add4~79 ))))
// \xtea_engine1|Add4~81  = CARRY((\xtea_engine1|Add4~73_combout  & ((!\xtea_engine1|Add4~79 ) # (!\xtea_engine1|op_mux2|o_data[24]~27_combout ))) # (!\xtea_engine1|Add4~73_combout  & (!\xtea_engine1|op_mux2|o_data[24]~27_combout  & !\xtea_engine1|Add4~79 
// )))

	.dataa(\xtea_engine1|Add4~73_combout ),
	.datab(\xtea_engine1|op_mux2|o_data[24]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|Add4~79 ),
	.combout(\xtea_engine1|Add4~80_combout ),
	.cout(\xtea_engine1|Add4~81 ));
// synopsys translate_off
defparam \xtea_engine1|Add4~80 .lut_mask = 16'h692B;
defparam \xtea_engine1|Add4~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneive_lcell_comb \xtea_engine1|Add4~82 (
// Equation(s):
// \xtea_engine1|Add4~82_combout  = ((\xtea_engine1|op_mux2|o_data[25]~26_combout  $ (\xtea_engine1|Add4~72_combout  $ (\xtea_engine1|Add4~81 )))) # (GND)
// \xtea_engine1|Add4~83  = CARRY((\xtea_engine1|op_mux2|o_data[25]~26_combout  & ((!\xtea_engine1|Add4~81 ) # (!\xtea_engine1|Add4~72_combout ))) # (!\xtea_engine1|op_mux2|o_data[25]~26_combout  & (!\xtea_engine1|Add4~72_combout  & !\xtea_engine1|Add4~81 
// )))

	.dataa(\xtea_engine1|op_mux2|o_data[25]~26_combout ),
	.datab(\xtea_engine1|Add4~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|Add4~81 ),
	.combout(\xtea_engine1|Add4~82_combout ),
	.cout(\xtea_engine1|Add4~83 ));
// synopsys translate_off
defparam \xtea_engine1|Add4~82 .lut_mask = 16'h962B;
defparam \xtea_engine1|Add4~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneive_lcell_comb \xtea_engine1|Add4~84 (
// Equation(s):
// \xtea_engine1|Add4~84_combout  = (\xtea_engine1|Add4~71_combout  & ((\xtea_engine1|op_mux2|o_data[26]~25_combout  & (!\xtea_engine1|Add4~83 )) # (!\xtea_engine1|op_mux2|o_data[26]~25_combout  & ((\xtea_engine1|Add4~83 ) # (GND))))) # 
// (!\xtea_engine1|Add4~71_combout  & ((\xtea_engine1|op_mux2|o_data[26]~25_combout  & (\xtea_engine1|Add4~83  & VCC)) # (!\xtea_engine1|op_mux2|o_data[26]~25_combout  & (!\xtea_engine1|Add4~83 ))))
// \xtea_engine1|Add4~85  = CARRY((\xtea_engine1|Add4~71_combout  & ((!\xtea_engine1|Add4~83 ) # (!\xtea_engine1|op_mux2|o_data[26]~25_combout ))) # (!\xtea_engine1|Add4~71_combout  & (!\xtea_engine1|op_mux2|o_data[26]~25_combout  & !\xtea_engine1|Add4~83 
// )))

	.dataa(\xtea_engine1|Add4~71_combout ),
	.datab(\xtea_engine1|op_mux2|o_data[26]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|Add4~83 ),
	.combout(\xtea_engine1|Add4~84_combout ),
	.cout(\xtea_engine1|Add4~85 ));
// synopsys translate_off
defparam \xtea_engine1|Add4~84 .lut_mask = 16'h692B;
defparam \xtea_engine1|Add4~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneive_lcell_comb \xtea_engine1|Add4~86 (
// Equation(s):
// \xtea_engine1|Add4~86_combout  = ((\xtea_engine1|op_mux2|o_data[27]~24_combout  $ (\xtea_engine1|Add4~70_combout  $ (\xtea_engine1|Add4~85 )))) # (GND)
// \xtea_engine1|Add4~87  = CARRY((\xtea_engine1|op_mux2|o_data[27]~24_combout  & ((!\xtea_engine1|Add4~85 ) # (!\xtea_engine1|Add4~70_combout ))) # (!\xtea_engine1|op_mux2|o_data[27]~24_combout  & (!\xtea_engine1|Add4~70_combout  & !\xtea_engine1|Add4~85 
// )))

	.dataa(\xtea_engine1|op_mux2|o_data[27]~24_combout ),
	.datab(\xtea_engine1|Add4~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|Add4~85 ),
	.combout(\xtea_engine1|Add4~86_combout ),
	.cout(\xtea_engine1|Add4~87 ));
// synopsys translate_off
defparam \xtea_engine1|Add4~86 .lut_mask = 16'h962B;
defparam \xtea_engine1|Add4~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneive_lcell_comb \xtea_engine1|Add4~88 (
// Equation(s):
// \xtea_engine1|Add4~88_combout  = (\xtea_engine1|op_mux2|o_data[28]~23_combout  & ((\xtea_engine1|Add4~69_combout  & (!\xtea_engine1|Add4~87 )) # (!\xtea_engine1|Add4~69_combout  & (\xtea_engine1|Add4~87  & VCC)))) # 
// (!\xtea_engine1|op_mux2|o_data[28]~23_combout  & ((\xtea_engine1|Add4~69_combout  & ((\xtea_engine1|Add4~87 ) # (GND))) # (!\xtea_engine1|Add4~69_combout  & (!\xtea_engine1|Add4~87 ))))
// \xtea_engine1|Add4~89  = CARRY((\xtea_engine1|op_mux2|o_data[28]~23_combout  & (\xtea_engine1|Add4~69_combout  & !\xtea_engine1|Add4~87 )) # (!\xtea_engine1|op_mux2|o_data[28]~23_combout  & ((\xtea_engine1|Add4~69_combout ) # (!\xtea_engine1|Add4~87 ))))

	.dataa(\xtea_engine1|op_mux2|o_data[28]~23_combout ),
	.datab(\xtea_engine1|Add4~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|Add4~87 ),
	.combout(\xtea_engine1|Add4~88_combout ),
	.cout(\xtea_engine1|Add4~89 ));
// synopsys translate_off
defparam \xtea_engine1|Add4~88 .lut_mask = 16'h694D;
defparam \xtea_engine1|Add4~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneive_lcell_comb \xtea_engine1|v1_mux|o_data[28]~7 (
// Equation(s):
// \xtea_engine1|v1_mux|o_data[28]~7_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [28])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~88_combout )))

	.dataa(\xtea_engine1|fsm|sel_v0~combout ),
	.datab(gnd),
	.datac(\sreg_msg|reg_data [28]),
	.datad(\xtea_engine1|Add4~88_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v1_mux|o_data[28]~7_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v1_mux|o_data[28]~7 .lut_mask = 16'hF5A0;
defparam \xtea_engine1|v1_mux|o_data[28]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N15
dffeas \xtea_engine1|v1_reg|output[28] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v1_mux|o_data[28]~7_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v1_reg|output [28]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v1_reg|output[28] .is_wysiwyg = "true";
defparam \xtea_engine1|v1_reg|output[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \xtea_engine1|op_mux|o_data[28]~24 (
// Equation(s):
// \xtea_engine1|op_mux|o_data[28]~24_combout  = (\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [28]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [28]))

	.dataa(\xtea_engine1|fsm|operation~combout ),
	.datab(gnd),
	.datac(\xtea_engine1|v1_reg|output [28]),
	.datad(\xtea_engine1|v0_reg|output [28]),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux|o_data[28]~24_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux|o_data[28]~24 .lut_mask = 16'hFA50;
defparam \xtea_engine1|op_mux|o_data[28]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \xtea_engine1|op_temp1[29]~58 (
// Equation(s):
// \xtea_engine1|op_temp1[29]~58_combout  = (\xtea_engine1|op_mux|o_data[25]~23_combout  & ((\xtea_engine1|op_mux|o_data[29]~22_combout  & (\xtea_engine1|op_temp1[28]~57  & VCC)) # (!\xtea_engine1|op_mux|o_data[29]~22_combout  & 
// (!\xtea_engine1|op_temp1[28]~57 )))) # (!\xtea_engine1|op_mux|o_data[25]~23_combout  & ((\xtea_engine1|op_mux|o_data[29]~22_combout  & (!\xtea_engine1|op_temp1[28]~57 )) # (!\xtea_engine1|op_mux|o_data[29]~22_combout  & ((\xtea_engine1|op_temp1[28]~57 ) # 
// (GND)))))
// \xtea_engine1|op_temp1[29]~59  = CARRY((\xtea_engine1|op_mux|o_data[25]~23_combout  & (!\xtea_engine1|op_mux|o_data[29]~22_combout  & !\xtea_engine1|op_temp1[28]~57 )) # (!\xtea_engine1|op_mux|o_data[25]~23_combout  & ((!\xtea_engine1|op_temp1[28]~57 ) # 
// (!\xtea_engine1|op_mux|o_data[29]~22_combout ))))

	.dataa(\xtea_engine1|op_mux|o_data[25]~23_combout ),
	.datab(\xtea_engine1|op_mux|o_data[29]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp1[28]~57 ),
	.combout(\xtea_engine1|op_temp1[29]~58_combout ),
	.cout(\xtea_engine1|op_temp1[29]~59 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp1[29]~58 .lut_mask = 16'h9617;
defparam \xtea_engine1|op_temp1[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneive_lcell_comb \xtea_engine1|Add4~68 (
// Equation(s):
// \xtea_engine1|Add4~68_combout  = \sreg_ende|reg_data [0] $ (\xtea_engine1|op_temp1[29]~58_combout  $ (\xtea_engine1|op_temp2[29]~58_combout ))

	.dataa(gnd),
	.datab(\sreg_ende|reg_data [0]),
	.datac(\xtea_engine1|op_temp1[29]~58_combout ),
	.datad(\xtea_engine1|op_temp2[29]~58_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|Add4~68_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|Add4~68 .lut_mask = 16'hC33C;
defparam \xtea_engine1|Add4~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneive_lcell_comb \xtea_engine1|Add4~90 (
// Equation(s):
// \xtea_engine1|Add4~90_combout  = ((\xtea_engine1|op_mux2|o_data[29]~22_combout  $ (\xtea_engine1|Add4~68_combout  $ (\xtea_engine1|Add4~89 )))) # (GND)
// \xtea_engine1|Add4~91  = CARRY((\xtea_engine1|op_mux2|o_data[29]~22_combout  & ((!\xtea_engine1|Add4~89 ) # (!\xtea_engine1|Add4~68_combout ))) # (!\xtea_engine1|op_mux2|o_data[29]~22_combout  & (!\xtea_engine1|Add4~68_combout  & !\xtea_engine1|Add4~89 
// )))

	.dataa(\xtea_engine1|op_mux2|o_data[29]~22_combout ),
	.datab(\xtea_engine1|Add4~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|Add4~89 ),
	.combout(\xtea_engine1|Add4~90_combout ),
	.cout(\xtea_engine1|Add4~91 ));
// synopsys translate_off
defparam \xtea_engine1|Add4~90 .lut_mask = 16'h962B;
defparam \xtea_engine1|Add4~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneive_lcell_comb \sreg_msg|reg_data[61]~feeder (
// Equation(s):
// \sreg_msg|reg_data[61]~feeder_combout  = \sreg_msg|reg_data [53]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_msg|reg_data [53]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[61]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N13
dffeas \sreg_msg|reg_data[61] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[61]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [61]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[61] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \xtea_engine1|v0_mux|o_data[29]~3 (
// Equation(s):
// \xtea_engine1|v0_mux|o_data[29]~3_combout  = (\xtea_engine1|fsm|sel_v0~combout  & ((\sreg_msg|reg_data [61]))) # (!\xtea_engine1|fsm|sel_v0~combout  & (\xtea_engine1|Add4~90_combout ))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|sel_v0~combout ),
	.datac(\xtea_engine1|Add4~90_combout ),
	.datad(\sreg_msg|reg_data [61]),
	.cin(gnd),
	.combout(\xtea_engine1|v0_mux|o_data[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v0_mux|o_data[29]~3 .lut_mask = 16'hFC30;
defparam \xtea_engine1|v0_mux|o_data[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N25
dffeas \xtea_engine1|v0_reg|output[29] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v0_mux|o_data[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v0_reg|output [29]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v0_reg|output[29] .is_wysiwyg = "true";
defparam \xtea_engine1|v0_reg|output[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N14
cycloneive_lcell_comb \xtea_engine1|RESULT~20 (
// Equation(s):
// \xtea_engine1|RESULT~20_combout  = \xtea_engine1|op_mux|o_data[20]~16_combout  $ (((\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [29])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [29])))))

	.dataa(\xtea_engine1|fsm|operation~combout ),
	.datab(\xtea_engine1|v0_reg|output [29]),
	.datac(\xtea_engine1|v1_reg|output [29]),
	.datad(\xtea_engine1|op_mux|o_data[20]~16_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|RESULT~20_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|RESULT~20 .lut_mask = 16'h27D8;
defparam \xtea_engine1|RESULT~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneive_lcell_comb \xtea_engine1|Add4~73 (
// Equation(s):
// \xtea_engine1|Add4~73_combout  = \sreg_ende|reg_data [0] $ (\xtea_engine1|op_temp1[24]~48_combout  $ (\xtea_engine1|op_temp2[24]~48_combout ))

	.dataa(gnd),
	.datab(\sreg_ende|reg_data [0]),
	.datac(\xtea_engine1|op_temp1[24]~48_combout ),
	.datad(\xtea_engine1|op_temp2[24]~48_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|Add4~73_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|Add4~73 .lut_mask = 16'hC33C;
defparam \xtea_engine1|Add4~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
cycloneive_lcell_comb \xtea_engine1|v1_mux|o_data[24]~23 (
// Equation(s):
// \xtea_engine1|v1_mux|o_data[24]~23_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [24])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~80_combout )))

	.dataa(\xtea_engine1|fsm|sel_v0~combout ),
	.datab(gnd),
	.datac(\sreg_msg|reg_data [24]),
	.datad(\xtea_engine1|Add4~80_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v1_mux|o_data[24]~23_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v1_mux|o_data[24]~23 .lut_mask = 16'hF5A0;
defparam \xtea_engine1|v1_mux|o_data[24]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N17
dffeas \xtea_engine1|v1_reg|output[24] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v1_mux|o_data[24]~23_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v1_reg|output [24]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v1_reg|output[24] .is_wysiwyg = "true";
defparam \xtea_engine1|v1_reg|output[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
cycloneive_lcell_comb \xtea_engine1|RESULT~12 (
// Equation(s):
// \xtea_engine1|RESULT~12_combout  = \xtea_engine1|op_mux|o_data[15]~19_combout  $ (((\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [24]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [24]))))

	.dataa(\xtea_engine1|v1_reg|output [24]),
	.datab(\xtea_engine1|v0_reg|output [24]),
	.datac(\xtea_engine1|fsm|operation~combout ),
	.datad(\xtea_engine1|op_mux|o_data[15]~19_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|RESULT~12_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|RESULT~12 .lut_mask = 16'h35CA;
defparam \xtea_engine1|RESULT~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \xtea_engine1|Add4~46 (
// Equation(s):
// \xtea_engine1|Add4~46_combout  = \sreg_ende|reg_data [0] $ (\xtea_engine1|op_temp1[19]~38_combout  $ (\xtea_engine1|op_temp2[19]~38_combout ))

	.dataa(\sreg_ende|reg_data [0]),
	.datab(gnd),
	.datac(\xtea_engine1|op_temp1[19]~38_combout ),
	.datad(\xtea_engine1|op_temp2[19]~38_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|Add4~46_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|Add4~46 .lut_mask = 16'hA55A;
defparam \xtea_engine1|Add4~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \xtea_engine1|v1_mux|o_data[19]~9 (
// Equation(s):
// \xtea_engine1|v1_mux|o_data[19]~9_combout  = (\xtea_engine1|fsm|sel_v0~combout  & ((\sreg_msg|reg_data [19]))) # (!\xtea_engine1|fsm|sel_v0~combout  & (\xtea_engine1|Add4~62_combout ))

	.dataa(\xtea_engine1|fsm|sel_v0~combout ),
	.datab(gnd),
	.datac(\xtea_engine1|Add4~62_combout ),
	.datad(\sreg_msg|reg_data [19]),
	.cin(gnd),
	.combout(\xtea_engine1|v1_mux|o_data[19]~9_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v1_mux|o_data[19]~9 .lut_mask = 16'hFA50;
defparam \xtea_engine1|v1_mux|o_data[19]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N11
dffeas \xtea_engine1|v1_reg|output[19] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v1_mux|o_data[19]~9_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v1_reg|output [19]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v1_reg|output[19] .is_wysiwyg = "true";
defparam \xtea_engine1|v1_reg|output[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cycloneive_lcell_comb \xtea_engine1|op_mux|o_data[19]~18 (
// Equation(s):
// \xtea_engine1|op_mux|o_data[19]~18_combout  = (\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [19]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [19]))

	.dataa(gnd),
	.datab(\xtea_engine1|v1_reg|output [19]),
	.datac(\xtea_engine1|v0_reg|output [19]),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux|o_data[19]~18_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux|o_data[19]~18 .lut_mask = 16'hF0CC;
defparam \xtea_engine1|op_mux|o_data[19]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
cycloneive_lcell_comb \xtea_engine1|RESULT~21 (
// Equation(s):
// \xtea_engine1|RESULT~21_combout  = \xtea_engine1|op_mux|o_data[19]~18_combout  $ (((\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [28]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [28]))))

	.dataa(\xtea_engine1|op_mux|o_data[19]~18_combout ),
	.datab(\xtea_engine1|v1_reg|output [28]),
	.datac(\xtea_engine1|v0_reg|output [28]),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|RESULT~21_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|RESULT~21 .lut_mask = 16'h5A66;
defparam \xtea_engine1|RESULT~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneive_lcell_comb \xtea_engine1|Add4~74 (
// Equation(s):
// \xtea_engine1|Add4~74_combout  = \sreg_ende|reg_data [0] $ (\xtea_engine1|op_temp1[23]~46_combout  $ (\xtea_engine1|op_temp2[23]~46_combout ))

	.dataa(gnd),
	.datab(\sreg_ende|reg_data [0]),
	.datac(\xtea_engine1|op_temp1[23]~46_combout ),
	.datad(\xtea_engine1|op_temp2[23]~46_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|Add4~74_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|Add4~74 .lut_mask = 16'hC33C;
defparam \xtea_engine1|Add4~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \xtea_engine1|v0_mux|o_data[23]~24 (
// Equation(s):
// \xtea_engine1|v0_mux|o_data[23]~24_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [55])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~78_combout )))

	.dataa(\sreg_msg|reg_data [55]),
	.datab(gnd),
	.datac(\xtea_engine1|Add4~78_combout ),
	.datad(\xtea_engine1|fsm|sel_v0~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v0_mux|o_data[23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v0_mux|o_data[23]~24 .lut_mask = 16'hAAF0;
defparam \xtea_engine1|v0_mux|o_data[23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N23
dffeas \xtea_engine1|v0_reg|output[23] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v0_mux|o_data[23]~24_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v0_reg|output [23]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v0_reg|output[23] .is_wysiwyg = "true";
defparam \xtea_engine1|v0_reg|output[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \xtea_engine1|op_mux|o_data[23]~27 (
// Equation(s):
// \xtea_engine1|op_mux|o_data[23]~27_combout  = (\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [23])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [23])))

	.dataa(\xtea_engine1|fsm|operation~combout ),
	.datab(gnd),
	.datac(\xtea_engine1|v0_reg|output [23]),
	.datad(\xtea_engine1|v1_reg|output [23]),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux|o_data[23]~27_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux|o_data[23]~27 .lut_mask = 16'hF5A0;
defparam \xtea_engine1|op_mux|o_data[23]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneive_lcell_comb \xtea_engine1|Add4~70 (
// Equation(s):
// \xtea_engine1|Add4~70_combout  = \sreg_ende|reg_data [0] $ (\xtea_engine1|op_temp2[27]~54_combout  $ (\xtea_engine1|op_temp1[27]~54_combout ))

	.dataa(gnd),
	.datab(\sreg_ende|reg_data [0]),
	.datac(\xtea_engine1|op_temp2[27]~54_combout ),
	.datad(\xtea_engine1|op_temp1[27]~54_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|Add4~70_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|Add4~70 .lut_mask = 16'hC33C;
defparam \xtea_engine1|Add4~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneive_lcell_comb \xtea_engine1|v0_mux|o_data[27]~11 (
// Equation(s):
// \xtea_engine1|v0_mux|o_data[27]~11_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [59])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~86_combout )))

	.dataa(gnd),
	.datab(\sreg_msg|reg_data [59]),
	.datac(\xtea_engine1|fsm|sel_v0~combout ),
	.datad(\xtea_engine1|Add4~86_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v0_mux|o_data[27]~11_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v0_mux|o_data[27]~11 .lut_mask = 16'hCFC0;
defparam \xtea_engine1|v0_mux|o_data[27]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N31
dffeas \xtea_engine1|v0_reg|output[27] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v0_mux|o_data[27]~11_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v0_reg|output [27]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v0_reg|output[27] .is_wysiwyg = "true";
defparam \xtea_engine1|v0_reg|output[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \xtea_engine1|op_mux|o_data[27]~26 (
// Equation(s):
// \xtea_engine1|op_mux|o_data[27]~26_combout  = (\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [27])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [27])))

	.dataa(\xtea_engine1|v0_reg|output [27]),
	.datab(\xtea_engine1|v1_reg|output [27]),
	.datac(gnd),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux|o_data[27]~26_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux|o_data[27]~26 .lut_mask = 16'hAACC;
defparam \xtea_engine1|op_mux|o_data[27]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cycloneive_lcell_comb \xtea_engine1|op_mux|o_data[31]~31 (
// Equation(s):
// \xtea_engine1|op_mux|o_data[31]~31_combout  = (\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [31]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [31]))

	.dataa(\xtea_engine1|v1_reg|output [31]),
	.datab(\xtea_engine1|v0_reg|output [31]),
	.datac(gnd),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux|o_data[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux|o_data[31]~31 .lut_mask = 16'hCCAA;
defparam \xtea_engine1|op_mux|o_data[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cycloneive_lcell_comb \xtea_engine1|op_temp1[30]~60 (
// Equation(s):
// \xtea_engine1|op_temp1[30]~60_combout  = ((\xtea_engine1|op_mux|o_data[30]~30_combout  $ (\xtea_engine1|op_mux|o_data[26]~28_combout  $ (!\xtea_engine1|op_temp1[29]~59 )))) # (GND)
// \xtea_engine1|op_temp1[30]~61  = CARRY((\xtea_engine1|op_mux|o_data[30]~30_combout  & ((\xtea_engine1|op_mux|o_data[26]~28_combout ) # (!\xtea_engine1|op_temp1[29]~59 ))) # (!\xtea_engine1|op_mux|o_data[30]~30_combout  & 
// (\xtea_engine1|op_mux|o_data[26]~28_combout  & !\xtea_engine1|op_temp1[29]~59 )))

	.dataa(\xtea_engine1|op_mux|o_data[30]~30_combout ),
	.datab(\xtea_engine1|op_mux|o_data[26]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|op_temp1[29]~59 ),
	.combout(\xtea_engine1|op_temp1[30]~60_combout ),
	.cout(\xtea_engine1|op_temp1[30]~61 ));
// synopsys translate_off
defparam \xtea_engine1|op_temp1[30]~60 .lut_mask = 16'h698E;
defparam \xtea_engine1|op_temp1[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cycloneive_lcell_comb \xtea_engine1|op_temp1[31]~62 (
// Equation(s):
// \xtea_engine1|op_temp1[31]~62_combout  = \xtea_engine1|op_mux|o_data[27]~26_combout  $ (\xtea_engine1|op_temp1[30]~61  $ (\xtea_engine1|op_mux|o_data[31]~31_combout ))

	.dataa(gnd),
	.datab(\xtea_engine1|op_mux|o_data[27]~26_combout ),
	.datac(gnd),
	.datad(\xtea_engine1|op_mux|o_data[31]~31_combout ),
	.cin(\xtea_engine1|op_temp1[30]~61 ),
	.combout(\xtea_engine1|op_temp1[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_temp1[31]~62 .lut_mask = 16'hC33C;
defparam \xtea_engine1|op_temp1[31]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb \xtea_engine1|Add4~95 (
// Equation(s):
// \xtea_engine1|Add4~95_combout  = \sreg_ende|reg_data [0] $ (\xtea_engine1|op_temp2[31]~62_combout  $ (\xtea_engine1|op_temp1[31]~62_combout ))

	.dataa(\sreg_ende|reg_data [0]),
	.datab(gnd),
	.datac(\xtea_engine1|op_temp2[31]~62_combout ),
	.datad(\xtea_engine1|op_temp1[31]~62_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|Add4~95_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|Add4~95 .lut_mask = 16'hA55A;
defparam \xtea_engine1|Add4~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneive_lcell_comb \xtea_engine1|op_mux2|o_data[30]~30 (
// Equation(s):
// \xtea_engine1|op_mux2|o_data[30]~30_combout  = (\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [30]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [30]))

	.dataa(\xtea_engine1|v0_reg|output [30]),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|operation~combout ),
	.datad(\xtea_engine1|v1_reg|output [30]),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux2|o_data[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux2|o_data[30]~30 .lut_mask = 16'hFA0A;
defparam \xtea_engine1|op_mux2|o_data[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cycloneive_lcell_comb \xtea_engine1|Add4~93 (
// Equation(s):
// \xtea_engine1|Add4~93_combout  = (\xtea_engine1|Add4~92_combout  & ((\xtea_engine1|op_mux2|o_data[30]~30_combout  & (!\xtea_engine1|Add4~91 )) # (!\xtea_engine1|op_mux2|o_data[30]~30_combout  & ((\xtea_engine1|Add4~91 ) # (GND))))) # 
// (!\xtea_engine1|Add4~92_combout  & ((\xtea_engine1|op_mux2|o_data[30]~30_combout  & (\xtea_engine1|Add4~91  & VCC)) # (!\xtea_engine1|op_mux2|o_data[30]~30_combout  & (!\xtea_engine1|Add4~91 ))))
// \xtea_engine1|Add4~94  = CARRY((\xtea_engine1|Add4~92_combout  & ((!\xtea_engine1|Add4~91 ) # (!\xtea_engine1|op_mux2|o_data[30]~30_combout ))) # (!\xtea_engine1|Add4~92_combout  & (!\xtea_engine1|op_mux2|o_data[30]~30_combout  & !\xtea_engine1|Add4~91 
// )))

	.dataa(\xtea_engine1|Add4~92_combout ),
	.datab(\xtea_engine1|op_mux2|o_data[30]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xtea_engine1|Add4~91 ),
	.combout(\xtea_engine1|Add4~93_combout ),
	.cout(\xtea_engine1|Add4~94 ));
// synopsys translate_off
defparam \xtea_engine1|Add4~93 .lut_mask = 16'h692B;
defparam \xtea_engine1|Add4~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneive_lcell_comb \xtea_engine1|Add4~96 (
// Equation(s):
// \xtea_engine1|Add4~96_combout  = \xtea_engine1|op_mux2|o_data[31]~31_combout  $ (\xtea_engine1|Add4~94  $ (\xtea_engine1|Add4~95_combout ))

	.dataa(\xtea_engine1|op_mux2|o_data[31]~31_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\xtea_engine1|Add4~95_combout ),
	.cin(\xtea_engine1|Add4~94 ),
	.combout(\xtea_engine1|Add4~96_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|Add4~96 .lut_mask = 16'hA55A;
defparam \xtea_engine1|Add4~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneive_lcell_comb \sreg_msg|reg_data[63]~feeder (
// Equation(s):
// \sreg_msg|reg_data[63]~feeder_combout  = \sreg_msg|reg_data [55]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sreg_msg|reg_data [55]),
	.cin(gnd),
	.combout(\sreg_msg|reg_data[63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sreg_msg|reg_data[63]~feeder .lut_mask = 16'hFF00;
defparam \sreg_msg|reg_data[63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N17
dffeas \sreg_msg|reg_data[63] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\sreg_msg|reg_data[63]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\demux_en|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sreg_msg|reg_data [63]),
	.prn(vcc));
// synopsys translate_off
defparam \sreg_msg|reg_data[63] .is_wysiwyg = "true";
defparam \sreg_msg|reg_data[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneive_lcell_comb \xtea_engine1|v0_mux|o_data[31]~27 (
// Equation(s):
// \xtea_engine1|v0_mux|o_data[31]~27_combout  = (\xtea_engine1|fsm|sel_v0~combout  & ((\sreg_msg|reg_data [63]))) # (!\xtea_engine1|fsm|sel_v0~combout  & (\xtea_engine1|Add4~96_combout ))

	.dataa(\xtea_engine1|fsm|sel_v0~combout ),
	.datab(gnd),
	.datac(\xtea_engine1|Add4~96_combout ),
	.datad(\sreg_msg|reg_data [63]),
	.cin(gnd),
	.combout(\xtea_engine1|v0_mux|o_data[31]~27_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v0_mux|o_data[31]~27 .lut_mask = 16'hFA50;
defparam \xtea_engine1|v0_mux|o_data[31]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N3
dffeas \xtea_engine1|v0_reg|output[31] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v0_mux|o_data[31]~27_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v0_reg|output [31]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v0_reg|output[31] .is_wysiwyg = "true";
defparam \xtea_engine1|v0_reg|output[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \xtea_engine1|RESULT~18 (
// Equation(s):
// \xtea_engine1|RESULT~18_combout  = \xtea_engine1|op_mux|o_data[22]~29_combout  $ (((\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [31])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [31])))))

	.dataa(\xtea_engine1|fsm|operation~combout ),
	.datab(\xtea_engine1|v0_reg|output [31]),
	.datac(\xtea_engine1|v1_reg|output [31]),
	.datad(\xtea_engine1|op_mux|o_data[22]~29_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|RESULT~18_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|RESULT~18 .lut_mask = 16'h27D8;
defparam \xtea_engine1|RESULT~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneive_lcell_comb \xtea_engine1|Add4~71 (
// Equation(s):
// \xtea_engine1|Add4~71_combout  = \sreg_ende|reg_data [0] $ (\xtea_engine1|op_temp1[26]~52_combout  $ (\xtea_engine1|op_temp2[26]~52_combout ))

	.dataa(gnd),
	.datab(\sreg_ende|reg_data [0]),
	.datac(\xtea_engine1|op_temp1[26]~52_combout ),
	.datad(\xtea_engine1|op_temp2[26]~52_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|Add4~71_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|Add4~71 .lut_mask = 16'hC33C;
defparam \xtea_engine1|Add4~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cycloneive_lcell_comb \xtea_engine1|v0_mux|o_data[26]~19 (
// Equation(s):
// \xtea_engine1|v0_mux|o_data[26]~19_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [58])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~84_combout )))

	.dataa(\xtea_engine1|fsm|sel_v0~combout ),
	.datab(gnd),
	.datac(\sreg_msg|reg_data [58]),
	.datad(\xtea_engine1|Add4~84_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v0_mux|o_data[26]~19_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v0_mux|o_data[26]~19 .lut_mask = 16'hF5A0;
defparam \xtea_engine1|v0_mux|o_data[26]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N19
dffeas \xtea_engine1|v0_reg|output[26] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v0_mux|o_data[26]~19_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v0_reg|output [26]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v0_reg|output[26] .is_wysiwyg = "true";
defparam \xtea_engine1|v0_reg|output[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneive_lcell_comb \xtea_engine1|op_mux|o_data[26]~28 (
// Equation(s):
// \xtea_engine1|op_mux|o_data[26]~28_combout  = (\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [26])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [26])))

	.dataa(\xtea_engine1|v0_reg|output [26]),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|operation~combout ),
	.datad(\xtea_engine1|v1_reg|output [26]),
	.cin(gnd),
	.combout(\xtea_engine1|op_mux|o_data[26]~28_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|op_mux|o_data[26]~28 .lut_mask = 16'hAFA0;
defparam \xtea_engine1|op_mux|o_data[26]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneive_lcell_comb \xtea_engine1|Add4~92 (
// Equation(s):
// \xtea_engine1|Add4~92_combout  = \sreg_ende|reg_data [0] $ (\xtea_engine1|op_temp1[30]~60_combout  $ (\xtea_engine1|op_temp2[30]~60_combout ))

	.dataa(gnd),
	.datab(\sreg_ende|reg_data [0]),
	.datac(\xtea_engine1|op_temp1[30]~60_combout ),
	.datad(\xtea_engine1|op_temp2[30]~60_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|Add4~92_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|Add4~92 .lut_mask = 16'hC33C;
defparam \xtea_engine1|Add4~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneive_lcell_comb \xtea_engine1|v0_mux|o_data[30]~15 (
// Equation(s):
// \xtea_engine1|v0_mux|o_data[30]~15_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [62])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~93_combout )))

	.dataa(\sreg_msg|reg_data [62]),
	.datab(\xtea_engine1|fsm|sel_v0~combout ),
	.datac(gnd),
	.datad(\xtea_engine1|Add4~93_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v0_mux|o_data[30]~15_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v0_mux|o_data[30]~15 .lut_mask = 16'hBB88;
defparam \xtea_engine1|v0_mux|o_data[30]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N31
dffeas \xtea_engine1|v0_reg|output[30] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v0_mux|o_data[30]~15_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v0_reg|output [30]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v0_reg|output[30] .is_wysiwyg = "true";
defparam \xtea_engine1|v0_reg|output[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneive_lcell_comb \xtea_engine1|RESULT~19 (
// Equation(s):
// \xtea_engine1|RESULT~19_combout  = \xtea_engine1|op_mux|o_data[21]~14_combout  $ (((\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [30])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [30])))))

	.dataa(\xtea_engine1|v0_reg|output [30]),
	.datab(\xtea_engine1|v1_reg|output [30]),
	.datac(\xtea_engine1|fsm|operation~combout ),
	.datad(\xtea_engine1|op_mux|o_data[21]~14_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|RESULT~19_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|RESULT~19 .lut_mask = 16'h53AC;
defparam \xtea_engine1|RESULT~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneive_lcell_comb \xtea_engine1|Add4~72 (
// Equation(s):
// \xtea_engine1|Add4~72_combout  = \sreg_ende|reg_data [0] $ (\xtea_engine1|op_temp1[25]~50_combout  $ (\xtea_engine1|op_temp2[25]~50_combout ))

	.dataa(gnd),
	.datab(\sreg_ende|reg_data [0]),
	.datac(\xtea_engine1|op_temp1[25]~50_combout ),
	.datad(\xtea_engine1|op_temp2[25]~50_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|Add4~72_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|Add4~72 .lut_mask = 16'hC33C;
defparam \xtea_engine1|Add4~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \xtea_engine1|v1_mux|o_data[25]~31 (
// Equation(s):
// \xtea_engine1|v1_mux|o_data[25]~31_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [25])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~82_combout )))

	.dataa(gnd),
	.datab(\xtea_engine1|fsm|sel_v0~combout ),
	.datac(\sreg_msg|reg_data [25]),
	.datad(\xtea_engine1|Add4~82_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v1_mux|o_data[25]~31_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v1_mux|o_data[25]~31 .lut_mask = 16'hF3C0;
defparam \xtea_engine1|v1_mux|o_data[25]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N11
dffeas \xtea_engine1|v1_reg|output[25] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v1_mux|o_data[25]~31_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v1_reg|output [25]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v1_reg|output[25] .is_wysiwyg = "true";
defparam \xtea_engine1|v1_reg|output[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \xtea_engine1|RESULT~11 (
// Equation(s):
// \xtea_engine1|RESULT~11_combout  = \xtea_engine1|op_mux|o_data[16]~17_combout  $ (((\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v0_reg|output [25]))) # (!\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v1_reg|output [25]))))

	.dataa(\xtea_engine1|v1_reg|output [25]),
	.datab(\xtea_engine1|v0_reg|output [25]),
	.datac(\xtea_engine1|op_mux|o_data[16]~17_combout ),
	.datad(\xtea_engine1|fsm|operation~combout ),
	.cin(gnd),
	.combout(\xtea_engine1|RESULT~11_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|RESULT~11 .lut_mask = 16'h3C5A;
defparam \xtea_engine1|RESULT~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \xtea_engine1|Add4~45 (
// Equation(s):
// \xtea_engine1|Add4~45_combout  = \sreg_ende|reg_data [0] $ (\xtea_engine1|op_temp1[20]~40_combout  $ (\xtea_engine1|op_temp2[20]~40_combout ))

	.dataa(\sreg_ende|reg_data [0]),
	.datab(gnd),
	.datac(\xtea_engine1|op_temp1[20]~40_combout ),
	.datad(\xtea_engine1|op_temp2[20]~40_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|Add4~45_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|Add4~45 .lut_mask = 16'hA55A;
defparam \xtea_engine1|Add4~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
cycloneive_lcell_comb \xtea_engine1|v0_mux|o_data[20]~4 (
// Equation(s):
// \xtea_engine1|v0_mux|o_data[20]~4_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [52])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~64_combout )))

	.dataa(\sreg_msg|reg_data [52]),
	.datab(gnd),
	.datac(\xtea_engine1|fsm|sel_v0~combout ),
	.datad(\xtea_engine1|Add4~64_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v0_mux|o_data[20]~4_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v0_mux|o_data[20]~4 .lut_mask = 16'hAFA0;
defparam \xtea_engine1|v0_mux|o_data[20]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N27
dffeas \xtea_engine1|v0_reg|output[20] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v0_mux|o_data[20]~4_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v0_reg|output [20]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v0_reg|output[20] .is_wysiwyg = "true";
defparam \xtea_engine1|v0_reg|output[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cycloneive_lcell_comb \xtea_engine1|RESULT~16 (
// Equation(s):
// \xtea_engine1|RESULT~16_combout  = \xtea_engine1|op_mux|o_data[11]~4_combout  $ (((\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [20])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [20])))))

	.dataa(\xtea_engine1|v0_reg|output [20]),
	.datab(\xtea_engine1|v1_reg|output [20]),
	.datac(\xtea_engine1|fsm|operation~combout ),
	.datad(\xtea_engine1|op_mux|o_data[11]~4_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|RESULT~16_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|RESULT~16 .lut_mask = 16'h53AC;
defparam \xtea_engine1|RESULT~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneive_lcell_comb \xtea_engine1|Add4~50 (
// Equation(s):
// \xtea_engine1|Add4~50_combout  = \sreg_ende|reg_data [0] $ (\xtea_engine1|op_temp2[15]~30_combout  $ (\xtea_engine1|op_temp1[15]~30_combout ))

	.dataa(gnd),
	.datab(\sreg_ende|reg_data [0]),
	.datac(\xtea_engine1|op_temp2[15]~30_combout ),
	.datad(\xtea_engine1|op_temp1[15]~30_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|Add4~50_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|Add4~50 .lut_mask = 16'hC33C;
defparam \xtea_engine1|Add4~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N30
cycloneive_lcell_comb \xtea_engine1|v0_mux|o_data[15]~25 (
// Equation(s):
// \xtea_engine1|v0_mux|o_data[15]~25_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [47])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~54_combout )))

	.dataa(\xtea_engine1|fsm|sel_v0~combout ),
	.datab(gnd),
	.datac(\sreg_msg|reg_data [47]),
	.datad(\xtea_engine1|Add4~54_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v0_mux|o_data[15]~25_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v0_mux|o_data[15]~25 .lut_mask = 16'hF5A0;
defparam \xtea_engine1|v0_mux|o_data[15]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N31
dffeas \xtea_engine1|v0_reg|output[15] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v0_mux|o_data[15]~25_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v0_reg|output [15]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v0_reg|output[15] .is_wysiwyg = "true";
defparam \xtea_engine1|v0_reg|output[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
cycloneive_lcell_comb \xtea_engine1|RESULT~3 (
// Equation(s):
// \xtea_engine1|RESULT~3_combout  = \xtea_engine1|op_mux|o_data[6]~7_combout  $ (((\xtea_engine1|fsm|operation~combout  & (\xtea_engine1|v0_reg|output [15])) # (!\xtea_engine1|fsm|operation~combout  & ((\xtea_engine1|v1_reg|output [15])))))

	.dataa(\xtea_engine1|fsm|operation~combout ),
	.datab(\xtea_engine1|v0_reg|output [15]),
	.datac(\xtea_engine1|v1_reg|output [15]),
	.datad(\xtea_engine1|op_mux|o_data[6]~7_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|RESULT~3_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|RESULT~3 .lut_mask = 16'h27D8;
defparam \xtea_engine1|RESULT~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneive_lcell_comb \xtea_engine1|Add4~3 (
// Equation(s):
// \xtea_engine1|Add4~3_combout  = \sreg_ende|reg_data [0] $ (\xtea_engine1|op_temp1[10]~20_combout  $ (\xtea_engine1|op_temp2[10]~20_combout ))

	.dataa(gnd),
	.datab(\sreg_ende|reg_data [0]),
	.datac(\xtea_engine1|op_temp1[10]~20_combout ),
	.datad(\xtea_engine1|op_temp2[10]~20_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|Add4~3_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|Add4~3 .lut_mask = 16'hC33C;
defparam \xtea_engine1|Add4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneive_lcell_comb \xtea_engine1|v1_mux|o_data[10]~16 (
// Equation(s):
// \xtea_engine1|v1_mux|o_data[10]~16_combout  = (\xtea_engine1|fsm|sel_v0~combout  & (\sreg_msg|reg_data [10])) # (!\xtea_engine1|fsm|sel_v0~combout  & ((\xtea_engine1|Add4~36_combout )))

	.dataa(gnd),
	.datab(\sreg_msg|reg_data [10]),
	.datac(\xtea_engine1|fsm|sel_v0~combout ),
	.datad(\xtea_engine1|Add4~36_combout ),
	.cin(gnd),
	.combout(\xtea_engine1|v1_mux|o_data[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|v1_mux|o_data[10]~16 .lut_mask = 16'hCFC0;
defparam \xtea_engine1|v1_mux|o_data[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N25
dffeas \xtea_engine1|v1_reg|output[10] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|v1_mux|o_data[10]~16_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|en_v1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|v1_reg|output [10]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|v1_reg|output[10] .is_wysiwyg = "true";
defparam \xtea_engine1|v1_reg|output[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneive_lcell_comb \xtea_engine1|out1_reg|output[10]~feeder (
// Equation(s):
// \xtea_engine1|out1_reg|output[10]~feeder_combout  = \xtea_engine1|v1_reg|output [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\xtea_engine1|v1_reg|output [10]),
	.cin(gnd),
	.combout(\xtea_engine1|out1_reg|output[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[10]~feeder .lut_mask = 16'hFF00;
defparam \xtea_engine1|out1_reg|output[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N27
dffeas \xtea_engine1|out1_reg|output[10] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|out1_reg|output[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out1_reg|output [10]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[10] .is_wysiwyg = "true";
defparam \xtea_engine1|out1_reg|output[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N29
dffeas \xtea_engine1|out1_reg|output[26] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v1_reg|output [26]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out1_reg|output [26]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[26] .is_wysiwyg = "true";
defparam \xtea_engine1|out1_reg|output[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N7
dffeas \xtea_engine1|out1_reg|output[2] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v1_reg|output [2]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out1_reg|output [2]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[2] .is_wysiwyg = "true";
defparam \xtea_engine1|out1_reg|output[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneive_lcell_comb \xtea_engine1|out1_reg|output[18]~feeder (
// Equation(s):
// \xtea_engine1|out1_reg|output[18]~feeder_combout  = \xtea_engine1|v1_reg|output [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(\xtea_engine1|v1_reg|output [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\xtea_engine1|out1_reg|output[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[18]~feeder .lut_mask = 16'hF0F0;
defparam \xtea_engine1|out1_reg|output[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N25
dffeas \xtea_engine1|out1_reg|output[18] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|out1_reg|output[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out1_reg|output [18]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[18] .is_wysiwyg = "true";
defparam \xtea_engine1|out1_reg|output[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~20 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~20_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & (\serialFPGA1|serialFPGA_fsm_tx1|cnt [1])) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & ((\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & 
// ((\xtea_engine1|out1_reg|output [18]))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & (\xtea_engine1|out1_reg|output [2]))))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [0]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]),
	.datac(\xtea_engine1|out1_reg|output [2]),
	.datad(\xtea_engine1|out1_reg|output [18]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~20_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~20 .lut_mask = 16'hDC98;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~21 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~21_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & ((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~20_combout  & ((\xtea_engine1|out1_reg|output [26]))) # 
// (!\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~20_combout  & (\xtea_engine1|out1_reg|output [10])))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & (((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~20_combout ))))

	.dataa(\xtea_engine1|out1_reg|output [10]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [0]),
	.datac(\xtea_engine1|out1_reg|output [26]),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~20_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~21_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~21 .lut_mask = 16'hF388;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneive_lcell_comb \xtea_engine1|out0_reg|output[18]~feeder (
// Equation(s):
// \xtea_engine1|out0_reg|output[18]~feeder_combout  = \xtea_engine1|v0_reg|output [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\xtea_engine1|v0_reg|output [18]),
	.cin(gnd),
	.combout(\xtea_engine1|out0_reg|output[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[18]~feeder .lut_mask = 16'hFF00;
defparam \xtea_engine1|out0_reg|output[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N11
dffeas \xtea_engine1|out0_reg|output[18] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|out0_reg|output[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out0_reg|output [18]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[18] .is_wysiwyg = "true";
defparam \xtea_engine1|out0_reg|output[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N5
dffeas \xtea_engine1|out0_reg|output[26] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v0_reg|output [26]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out0_reg|output [26]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[26] .is_wysiwyg = "true";
defparam \xtea_engine1|out0_reg|output[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N3
dffeas \xtea_engine1|out0_reg|output[2] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v0_reg|output [2]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out0_reg|output [2]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[2] .is_wysiwyg = "true";
defparam \xtea_engine1|out0_reg|output[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneive_lcell_comb \xtea_engine1|out0_reg|output[10]~feeder (
// Equation(s):
// \xtea_engine1|out0_reg|output[10]~feeder_combout  = \xtea_engine1|v0_reg|output [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\xtea_engine1|v0_reg|output [10]),
	.cin(gnd),
	.combout(\xtea_engine1|out0_reg|output[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[10]~feeder .lut_mask = 16'hFF00;
defparam \xtea_engine1|out0_reg|output[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N17
dffeas \xtea_engine1|out0_reg|output[10] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|out0_reg|output[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out0_reg|output [10]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[10] .is_wysiwyg = "true";
defparam \xtea_engine1|out0_reg|output[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~22 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~22_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & ((\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]) # ((\xtea_engine1|out0_reg|output [10])))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & 
// (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & (\xtea_engine1|out0_reg|output [2])))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [0]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]),
	.datac(\xtea_engine1|out0_reg|output [2]),
	.datad(\xtea_engine1|out0_reg|output [10]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~22_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~22 .lut_mask = 16'hBA98;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~23 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~23_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & ((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~22_combout  & ((\xtea_engine1|out0_reg|output [26]))) # 
// (!\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~22_combout  & (\xtea_engine1|out0_reg|output [18])))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & (((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~22_combout ))))

	.dataa(\xtea_engine1|out0_reg|output [18]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]),
	.datac(\xtea_engine1|out0_reg|output [26]),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~22_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~23_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~23 .lut_mask = 16'hF388;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~24 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~24_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout  & (\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~21_combout )) # (!\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout  & 
// ((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~23_combout )))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~21_combout ),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~23_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~24_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~24 .lut_mask = 16'hAAF0;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \serialFPGA1|serialFPGA_fsm_tx1|Selector4~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\serialFPGA1|serialFPGA_fsm_tx1|Selector4~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~0clkctrl_outclk ));
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector4~0clkctrl .clock_type = "global clock";
defparam \serialFPGA1|serialFPGA_fsm_tx1|Selector4~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte[2] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [2] = (GLOBAL(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~0clkctrl_outclk ) & ((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~24_combout ))) # (!GLOBAL(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~0clkctrl_outclk ) & 
// (\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [2]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [2]),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~24_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [2]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte[2] .lut_mask = 16'hF0CC;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cycloneive_lcell_comb \serialFPGA1|uart_top|transmitter|tx_data_i[2]~feeder (
// Equation(s):
// \serialFPGA1|uart_top|transmitter|tx_data_i[2]~feeder_combout  = \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [2]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|transmitter|tx_data_i[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|tx_data_i[2]~feeder .lut_mask = 16'hFF00;
defparam \serialFPGA1|uart_top|transmitter|tx_data_i[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cycloneive_lcell_comb \serialFPGA1|uart_top|transmitter|neg_tx_int (
// Equation(s):
// \serialFPGA1|uart_top|transmitter|neg_tx_int~combout  = (!\serialFPGA1|uart_top|transmitter|tx_int1~q  & \serialFPGA1|uart_top|transmitter|tx_int2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialFPGA1|uart_top|transmitter|tx_int1~q ),
	.datad(\serialFPGA1|uart_top|transmitter|tx_int2~q ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|transmitter|neg_tx_int~combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|neg_tx_int .lut_mask = 16'h0F00;
defparam \serialFPGA1|uart_top|transmitter|neg_tx_int .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N1
dffeas \serialFPGA1|uart_top|transmitter|tx_data_i[2] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|transmitter|tx_data_i[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serialFPGA1|uart_top|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|transmitter|tx_data_i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|tx_data_i[2] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|transmitter|tx_data_i[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneive_lcell_comb \xtea_engine1|out0_reg|output[16]~feeder (
// Equation(s):
// \xtea_engine1|out0_reg|output[16]~feeder_combout  = \xtea_engine1|v0_reg|output [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\xtea_engine1|v0_reg|output [16]),
	.cin(gnd),
	.combout(\xtea_engine1|out0_reg|output[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[16]~feeder .lut_mask = 16'hFF00;
defparam \xtea_engine1|out0_reg|output[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N23
dffeas \xtea_engine1|out0_reg|output[16] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|out0_reg|output[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out0_reg|output [16]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[16] .is_wysiwyg = "true";
defparam \xtea_engine1|out0_reg|output[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N21
dffeas \xtea_engine1|out0_reg|output[24] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v0_reg|output [24]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out0_reg|output [24]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[24] .is_wysiwyg = "true";
defparam \xtea_engine1|out0_reg|output[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N19
dffeas \xtea_engine1|out0_reg|output[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v0_reg|output [0]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out0_reg|output [0]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[0] .is_wysiwyg = "true";
defparam \xtea_engine1|out0_reg|output[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneive_lcell_comb \xtea_engine1|out0_reg|output[8]~feeder (
// Equation(s):
// \xtea_engine1|out0_reg|output[8]~feeder_combout  = \xtea_engine1|v0_reg|output [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\xtea_engine1|v0_reg|output [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\xtea_engine1|out0_reg|output[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[8]~feeder .lut_mask = 16'hF0F0;
defparam \xtea_engine1|out0_reg|output[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N25
dffeas \xtea_engine1|out0_reg|output[8] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|out0_reg|output[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out0_reg|output [8]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[8] .is_wysiwyg = "true";
defparam \xtea_engine1|out0_reg|output[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~27 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~27_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & (\serialFPGA1|serialFPGA_fsm_tx1|cnt [0])) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & ((\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & 
// ((\xtea_engine1|out0_reg|output [8]))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & (\xtea_engine1|out0_reg|output [0]))))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [0]),
	.datac(\xtea_engine1|out0_reg|output [0]),
	.datad(\xtea_engine1|out0_reg|output [8]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~27_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~27 .lut_mask = 16'hDC98;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~28 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~28_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & ((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~27_combout  & ((\xtea_engine1|out0_reg|output [24]))) # 
// (!\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~27_combout  & (\xtea_engine1|out0_reg|output [16])))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & (((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~27_combout ))))

	.dataa(\xtea_engine1|out0_reg|output [16]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]),
	.datac(\xtea_engine1|out0_reg|output [24]),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~27_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~28_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~28 .lut_mask = 16'hF388;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneive_lcell_comb \xtea_engine1|out1_reg|output[8]~feeder (
// Equation(s):
// \xtea_engine1|out1_reg|output[8]~feeder_combout  = \xtea_engine1|v1_reg|output [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\xtea_engine1|v1_reg|output [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\xtea_engine1|out1_reg|output[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[8]~feeder .lut_mask = 16'hF0F0;
defparam \xtea_engine1|out1_reg|output[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N27
dffeas \xtea_engine1|out1_reg|output[8] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|out1_reg|output[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out1_reg|output [8]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[8] .is_wysiwyg = "true";
defparam \xtea_engine1|out1_reg|output[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N29
dffeas \xtea_engine1|out1_reg|output[24] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v1_reg|output [24]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out1_reg|output [24]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[24] .is_wysiwyg = "true";
defparam \xtea_engine1|out1_reg|output[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N11
dffeas \xtea_engine1|out1_reg|output[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v1_reg|output [0]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out1_reg|output [0]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[0] .is_wysiwyg = "true";
defparam \xtea_engine1|out1_reg|output[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneive_lcell_comb \xtea_engine1|out1_reg|output[16]~feeder (
// Equation(s):
// \xtea_engine1|out1_reg|output[16]~feeder_combout  = \xtea_engine1|v1_reg|output [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\xtea_engine1|v1_reg|output [16]),
	.cin(gnd),
	.combout(\xtea_engine1|out1_reg|output[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[16]~feeder .lut_mask = 16'hFF00;
defparam \xtea_engine1|out1_reg|output[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N13
dffeas \xtea_engine1|out1_reg|output[16] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|out1_reg|output[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out1_reg|output [16]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[16] .is_wysiwyg = "true";
defparam \xtea_engine1|out1_reg|output[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~25 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~25_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & ((\serialFPGA1|serialFPGA_fsm_tx1|cnt [0]) # ((\xtea_engine1|out1_reg|output [16])))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & 
// (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & (\xtea_engine1|out1_reg|output [0])))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [0]),
	.datac(\xtea_engine1|out1_reg|output [0]),
	.datad(\xtea_engine1|out1_reg|output [16]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~25_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~25 .lut_mask = 16'hBA98;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~26 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~26_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & ((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~25_combout  & ((\xtea_engine1|out1_reg|output [24]))) # 
// (!\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~25_combout  & (\xtea_engine1|out1_reg|output [8])))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & (((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~25_combout ))))

	.dataa(\xtea_engine1|out1_reg|output [8]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [0]),
	.datac(\xtea_engine1|out1_reg|output [24]),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~25_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~26_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~26 .lut_mask = 16'hF388;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~29 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~29_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~26_combout ))) # (!\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout  & 
// (\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~28_combout ))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout ),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~28_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~26_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~29_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~29 .lut_mask = 16'hFA50;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte[0] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [0] = (GLOBAL(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~0clkctrl_outclk ) & ((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~29_combout ))) # (!GLOBAL(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~0clkctrl_outclk ) & 
// (\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [0]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [0]),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~29_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [0]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte[0] .lut_mask = 16'hF0CC;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N5
dffeas \serialFPGA1|uart_top|transmitter|tx_data_i[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [0]),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serialFPGA1|uart_top|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|transmitter|tx_data_i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|tx_data_i[0] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|transmitter|tx_data_i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
cycloneive_lcell_comb \serialFPGA1|uart_top|transmitter|Mux0~2 (
// Equation(s):
// \serialFPGA1|uart_top|transmitter|Mux0~2_combout  = (\serialFPGA1|uart_top|transmitter|num [0] & ((\serialFPGA1|uart_top|transmitter|num [1] & (\serialFPGA1|uart_top|transmitter|tx_data_i [2])) # (!\serialFPGA1|uart_top|transmitter|num [1] & 
// ((\serialFPGA1|uart_top|transmitter|tx_data_i [0])))))

	.dataa(\serialFPGA1|uart_top|transmitter|num [1]),
	.datab(\serialFPGA1|uart_top|transmitter|tx_data_i [2]),
	.datac(\serialFPGA1|uart_top|transmitter|tx_data_i [0]),
	.datad(\serialFPGA1|uart_top|transmitter|num [0]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|transmitter|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|Mux0~2 .lut_mask = 16'hD800;
defparam \serialFPGA1|uart_top|transmitter|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneive_lcell_comb \xtea_engine1|out1_reg|output[15]~feeder (
// Equation(s):
// \xtea_engine1|out1_reg|output[15]~feeder_combout  = \xtea_engine1|v1_reg|output [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\xtea_engine1|v1_reg|output [15]),
	.cin(gnd),
	.combout(\xtea_engine1|out1_reg|output[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[15]~feeder .lut_mask = 16'hFF00;
defparam \xtea_engine1|out1_reg|output[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N15
dffeas \xtea_engine1|out1_reg|output[15] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|out1_reg|output[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out1_reg|output [15]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[15] .is_wysiwyg = "true";
defparam \xtea_engine1|out1_reg|output[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N21
dffeas \xtea_engine1|out1_reg|output[31] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v1_reg|output [31]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out1_reg|output [31]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[31] .is_wysiwyg = "true";
defparam \xtea_engine1|out1_reg|output[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N11
dffeas \xtea_engine1|out1_reg|output[7] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v1_reg|output [7]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out1_reg|output [7]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[7] .is_wysiwyg = "true";
defparam \xtea_engine1|out1_reg|output[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
cycloneive_lcell_comb \xtea_engine1|out1_reg|output[23]~feeder (
// Equation(s):
// \xtea_engine1|out1_reg|output[23]~feeder_combout  = \xtea_engine1|v1_reg|output [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\xtea_engine1|v1_reg|output [23]),
	.cin(gnd),
	.combout(\xtea_engine1|out1_reg|output[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[23]~feeder .lut_mask = 16'hFF00;
defparam \xtea_engine1|out1_reg|output[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N13
dffeas \xtea_engine1|out1_reg|output[23] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|out1_reg|output[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out1_reg|output [23]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[23] .is_wysiwyg = "true";
defparam \xtea_engine1|out1_reg|output[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~30 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~30_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & (\serialFPGA1|serialFPGA_fsm_tx1|cnt [1])) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & ((\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & 
// ((\xtea_engine1|out1_reg|output [23]))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & (\xtea_engine1|out1_reg|output [7]))))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [0]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]),
	.datac(\xtea_engine1|out1_reg|output [7]),
	.datad(\xtea_engine1|out1_reg|output [23]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~30_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~30 .lut_mask = 16'hDC98;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~31 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~31_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & ((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~30_combout  & ((\xtea_engine1|out1_reg|output [31]))) # 
// (!\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~30_combout  & (\xtea_engine1|out1_reg|output [15])))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & (((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~30_combout ))))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [0]),
	.datab(\xtea_engine1|out1_reg|output [15]),
	.datac(\xtea_engine1|out1_reg|output [31]),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~30_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~31_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~31 .lut_mask = 16'hF588;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N31
dffeas \xtea_engine1|out0_reg|output[23] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v0_reg|output [23]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out0_reg|output [23]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[23] .is_wysiwyg = "true";
defparam \xtea_engine1|out0_reg|output[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N9
dffeas \xtea_engine1|out0_reg|output[31] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v0_reg|output [31]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out0_reg|output [31]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[31] .is_wysiwyg = "true";
defparam \xtea_engine1|out0_reg|output[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N3
dffeas \xtea_engine1|out0_reg|output[7] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v0_reg|output [7]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out0_reg|output [7]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[7] .is_wysiwyg = "true";
defparam \xtea_engine1|out0_reg|output[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
cycloneive_lcell_comb \xtea_engine1|out0_reg|output[15]~feeder (
// Equation(s):
// \xtea_engine1|out0_reg|output[15]~feeder_combout  = \xtea_engine1|v0_reg|output [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\xtea_engine1|v0_reg|output [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\xtea_engine1|out0_reg|output[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[15]~feeder .lut_mask = 16'hF0F0;
defparam \xtea_engine1|out0_reg|output[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N1
dffeas \xtea_engine1|out0_reg|output[15] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|out0_reg|output[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out0_reg|output [15]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[15] .is_wysiwyg = "true";
defparam \xtea_engine1|out0_reg|output[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~32 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~32_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & ((\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]) # ((\xtea_engine1|out0_reg|output [15])))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & 
// (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & (\xtea_engine1|out0_reg|output [7])))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [0]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]),
	.datac(\xtea_engine1|out0_reg|output [7]),
	.datad(\xtea_engine1|out0_reg|output [15]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~32_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~32 .lut_mask = 16'hBA98;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~33 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~33_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & ((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~32_combout  & ((\xtea_engine1|out0_reg|output [31]))) # 
// (!\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~32_combout  & (\xtea_engine1|out0_reg|output [23])))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & (((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~32_combout ))))

	.dataa(\xtea_engine1|out0_reg|output [23]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]),
	.datac(\xtea_engine1|out0_reg|output [31]),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~32_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~33_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~33 .lut_mask = 16'hF388;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~34 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~34_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout  & (\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~31_combout )) # (!\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout  & 
// ((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~33_combout )))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~31_combout ),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~33_combout ),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~34_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~34 .lut_mask = 16'hAACC;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte[7] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [7] = (GLOBAL(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~0clkctrl_outclk ) & ((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~34_combout ))) # (!GLOBAL(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~0clkctrl_outclk ) & 
// (\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [7]))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [7]),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~34_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [7]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte[7] .lut_mask = 16'hF0AA;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N19
dffeas \serialFPGA1|uart_top|transmitter|tx_data_i[7] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [7]),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serialFPGA1|uart_top|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|transmitter|tx_data_i [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|tx_data_i[7] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|transmitter|tx_data_i[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N13
dffeas \xtea_engine1|out1_reg|output[9] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v1_reg|output [9]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out1_reg|output [9]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[9] .is_wysiwyg = "true";
defparam \xtea_engine1|out1_reg|output[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N3
dffeas \xtea_engine1|out1_reg|output[25] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v1_reg|output [25]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out1_reg|output [25]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[25] .is_wysiwyg = "true";
defparam \xtea_engine1|out1_reg|output[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N29
dffeas \xtea_engine1|out1_reg|output[1] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v1_reg|output [1]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out1_reg|output [1]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[1] .is_wysiwyg = "true";
defparam \xtea_engine1|out1_reg|output[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \xtea_engine1|out1_reg|output[17]~feeder (
// Equation(s):
// \xtea_engine1|out1_reg|output[17]~feeder_combout  = \xtea_engine1|v1_reg|output [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\xtea_engine1|v1_reg|output [17]),
	.cin(gnd),
	.combout(\xtea_engine1|out1_reg|output[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[17]~feeder .lut_mask = 16'hFF00;
defparam \xtea_engine1|out1_reg|output[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N19
dffeas \xtea_engine1|out1_reg|output[17] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|out1_reg|output[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out1_reg|output [17]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[17] .is_wysiwyg = "true";
defparam \xtea_engine1|out1_reg|output[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~35 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~35_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & (\serialFPGA1|serialFPGA_fsm_tx1|cnt [1])) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & ((\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & 
// ((\xtea_engine1|out1_reg|output [17]))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & (\xtea_engine1|out1_reg|output [1]))))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [0]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]),
	.datac(\xtea_engine1|out1_reg|output [1]),
	.datad(\xtea_engine1|out1_reg|output [17]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~35_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~35 .lut_mask = 16'hDC98;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~36 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~36_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & ((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~35_combout  & ((\xtea_engine1|out1_reg|output [25]))) # 
// (!\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~35_combout  & (\xtea_engine1|out1_reg|output [9])))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & (((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~35_combout ))))

	.dataa(\xtea_engine1|out1_reg|output [9]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [0]),
	.datac(\xtea_engine1|out1_reg|output [25]),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~35_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~36_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~36 .lut_mask = 16'hF388;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N5
dffeas \xtea_engine1|out0_reg|output[17] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v0_reg|output [17]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out0_reg|output [17]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[17] .is_wysiwyg = "true";
defparam \xtea_engine1|out0_reg|output[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N11
dffeas \xtea_engine1|out0_reg|output[25] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v0_reg|output [25]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out0_reg|output [25]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[25] .is_wysiwyg = "true";
defparam \xtea_engine1|out0_reg|output[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N25
dffeas \xtea_engine1|out0_reg|output[1] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v0_reg|output [1]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out0_reg|output [1]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[1] .is_wysiwyg = "true";
defparam \xtea_engine1|out0_reg|output[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneive_lcell_comb \xtea_engine1|out0_reg|output[9]~feeder (
// Equation(s):
// \xtea_engine1|out0_reg|output[9]~feeder_combout  = \xtea_engine1|v0_reg|output [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\xtea_engine1|v0_reg|output [9]),
	.cin(gnd),
	.combout(\xtea_engine1|out0_reg|output[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[9]~feeder .lut_mask = 16'hFF00;
defparam \xtea_engine1|out0_reg|output[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N7
dffeas \xtea_engine1|out0_reg|output[9] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|out0_reg|output[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out0_reg|output [9]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[9] .is_wysiwyg = "true";
defparam \xtea_engine1|out0_reg|output[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~37 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~37_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & ((\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]) # ((\xtea_engine1|out0_reg|output [9])))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & 
// (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & (\xtea_engine1|out0_reg|output [1])))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [0]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]),
	.datac(\xtea_engine1|out0_reg|output [1]),
	.datad(\xtea_engine1|out0_reg|output [9]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~37_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~37 .lut_mask = 16'hBA98;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~38 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~38_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & ((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~37_combout  & ((\xtea_engine1|out0_reg|output [25]))) # 
// (!\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~37_combout  & (\xtea_engine1|out0_reg|output [17])))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & (((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~37_combout ))))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]),
	.datab(\xtea_engine1|out0_reg|output [17]),
	.datac(\xtea_engine1|out0_reg|output [25]),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~37_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~38_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~38 .lut_mask = 16'hF588;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~39 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~39_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout  & (\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~36_combout )) # (!\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout  & 
// ((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~38_combout )))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout ),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~36_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~38_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~39_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~39 .lut_mask = 16'hF5A0;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte[1] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [1] = (GLOBAL(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~0clkctrl_outclk ) & ((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~39_combout ))) # (!GLOBAL(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~0clkctrl_outclk ) & 
// (\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [1]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [1]),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~39_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [1]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte[1] .lut_mask = 16'hF0CC;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N17
dffeas \serialFPGA1|uart_top|transmitter|tx_data_i[1] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [1]),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serialFPGA1|uart_top|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|transmitter|tx_data_i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|tx_data_i[1] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|transmitter|tx_data_i[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneive_lcell_comb \serialFPGA1|uart_top|transmitter|Mux0~3 (
// Equation(s):
// \serialFPGA1|uart_top|transmitter|Mux0~3_combout  = (\serialFPGA1|uart_top|transmitter|num [3] & ((\serialFPGA1|uart_top|transmitter|tx_data_i [7]) # ((\serialFPGA1|uart_top|transmitter|num [0])))) # (!\serialFPGA1|uart_top|transmitter|num [3] & 
// (((\serialFPGA1|uart_top|transmitter|tx_data_i [1] & !\serialFPGA1|uart_top|transmitter|num [0]))))

	.dataa(\serialFPGA1|uart_top|transmitter|num [3]),
	.datab(\serialFPGA1|uart_top|transmitter|tx_data_i [7]),
	.datac(\serialFPGA1|uart_top|transmitter|tx_data_i [1]),
	.datad(\serialFPGA1|uart_top|transmitter|num [0]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|transmitter|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|Mux0~3 .lut_mask = 16'hAAD8;
defparam \serialFPGA1|uart_top|transmitter|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneive_lcell_comb \serialFPGA1|uart_top|transmitter|Mux0~4 (
// Equation(s):
// \serialFPGA1|uart_top|transmitter|Mux0~4_combout  = (\serialFPGA1|uart_top|transmitter|Mux0~2_combout ) # ((\serialFPGA1|uart_top|transmitter|num [3] & ((\serialFPGA1|uart_top|transmitter|num [1]) # (\serialFPGA1|uart_top|transmitter|Mux0~3_combout ))) # 
// (!\serialFPGA1|uart_top|transmitter|num [3] & (\serialFPGA1|uart_top|transmitter|num [1] & \serialFPGA1|uart_top|transmitter|Mux0~3_combout )))

	.dataa(\serialFPGA1|uart_top|transmitter|num [3]),
	.datab(\serialFPGA1|uart_top|transmitter|Mux0~2_combout ),
	.datac(\serialFPGA1|uart_top|transmitter|num [1]),
	.datad(\serialFPGA1|uart_top|transmitter|Mux0~3_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|transmitter|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|Mux0~4 .lut_mask = 16'hFEEC;
defparam \serialFPGA1|uart_top|transmitter|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N6
cycloneive_lcell_comb \xtea_engine1|out0_reg|output[21]~feeder (
// Equation(s):
// \xtea_engine1|out0_reg|output[21]~feeder_combout  = \xtea_engine1|v0_reg|output [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\xtea_engine1|v0_reg|output [21]),
	.cin(gnd),
	.combout(\xtea_engine1|out0_reg|output[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[21]~feeder .lut_mask = 16'hFF00;
defparam \xtea_engine1|out0_reg|output[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N7
dffeas \xtea_engine1|out0_reg|output[21] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|out0_reg|output[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out0_reg|output [21]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[21] .is_wysiwyg = "true";
defparam \xtea_engine1|out0_reg|output[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N5
dffeas \xtea_engine1|out0_reg|output[29] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v0_reg|output [29]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out0_reg|output [29]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[29] .is_wysiwyg = "true";
defparam \xtea_engine1|out0_reg|output[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N11
dffeas \xtea_engine1|out0_reg|output[5] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v0_reg|output [5]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out0_reg|output [5]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[5] .is_wysiwyg = "true";
defparam \xtea_engine1|out0_reg|output[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N0
cycloneive_lcell_comb \xtea_engine1|out0_reg|output[13]~feeder (
// Equation(s):
// \xtea_engine1|out0_reg|output[13]~feeder_combout  = \xtea_engine1|v0_reg|output [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\xtea_engine1|v0_reg|output [13]),
	.cin(gnd),
	.combout(\xtea_engine1|out0_reg|output[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[13]~feeder .lut_mask = 16'hFF00;
defparam \xtea_engine1|out0_reg|output[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N1
dffeas \xtea_engine1|out0_reg|output[13] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|out0_reg|output[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out0_reg|output [13]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[13] .is_wysiwyg = "true";
defparam \xtea_engine1|out0_reg|output[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N10
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~2 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~2_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & ((\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]) # ((\xtea_engine1|out0_reg|output [13])))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & 
// (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & (\xtea_engine1|out0_reg|output [5])))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [0]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]),
	.datac(\xtea_engine1|out0_reg|output [5]),
	.datad(\xtea_engine1|out0_reg|output [13]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~2 .lut_mask = 16'hBA98;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N4
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~3 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~3_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & ((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~2_combout  & ((\xtea_engine1|out0_reg|output [29]))) # (!\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~2_combout  
// & (\xtea_engine1|out0_reg|output [21])))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & (((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~2_combout ))))

	.dataa(\xtea_engine1|out0_reg|output [21]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]),
	.datac(\xtea_engine1|out0_reg|output [29]),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~2_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~3 .lut_mask = 16'hF388;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N26
cycloneive_lcell_comb \xtea_engine1|out1_reg|output[13]~feeder (
// Equation(s):
// \xtea_engine1|out1_reg|output[13]~feeder_combout  = \xtea_engine1|v1_reg|output [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\xtea_engine1|v1_reg|output [13]),
	.cin(gnd),
	.combout(\xtea_engine1|out1_reg|output[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[13]~feeder .lut_mask = 16'hFF00;
defparam \xtea_engine1|out1_reg|output[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N27
dffeas \xtea_engine1|out1_reg|output[13] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|out1_reg|output[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out1_reg|output [13]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[13] .is_wysiwyg = "true";
defparam \xtea_engine1|out1_reg|output[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N13
dffeas \xtea_engine1|out1_reg|output[29] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v1_reg|output [29]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out1_reg|output [29]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[29] .is_wysiwyg = "true";
defparam \xtea_engine1|out1_reg|output[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N3
dffeas \xtea_engine1|out1_reg|output[5] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v1_reg|output [5]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out1_reg|output [5]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[5] .is_wysiwyg = "true";
defparam \xtea_engine1|out1_reg|output[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N28
cycloneive_lcell_comb \xtea_engine1|out1_reg|output[21]~feeder (
// Equation(s):
// \xtea_engine1|out1_reg|output[21]~feeder_combout  = \xtea_engine1|v1_reg|output [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\xtea_engine1|v1_reg|output [21]),
	.cin(gnd),
	.combout(\xtea_engine1|out1_reg|output[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[21]~feeder .lut_mask = 16'hFF00;
defparam \xtea_engine1|out1_reg|output[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N29
dffeas \xtea_engine1|out1_reg|output[21] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|out1_reg|output[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out1_reg|output [21]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[21] .is_wysiwyg = "true";
defparam \xtea_engine1|out1_reg|output[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N2
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~0 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~0_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & (\serialFPGA1|serialFPGA_fsm_tx1|cnt [1])) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & ((\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & 
// ((\xtea_engine1|out1_reg|output [21]))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & (\xtea_engine1|out1_reg|output [5]))))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [0]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]),
	.datac(\xtea_engine1|out1_reg|output [5]),
	.datad(\xtea_engine1|out1_reg|output [21]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~0 .lut_mask = 16'hDC98;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N12
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~1 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~1_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & ((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~0_combout  & ((\xtea_engine1|out1_reg|output [29]))) # (!\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~0_combout  
// & (\xtea_engine1|out1_reg|output [13])))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & (((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~0_combout ))))

	.dataa(\xtea_engine1|out1_reg|output [13]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [0]),
	.datac(\xtea_engine1|out1_reg|output [29]),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~1 .lut_mask = 16'hF388;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N30
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~4 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~4_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~1_combout ))) # (!\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout  & 
// (\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~3_combout ))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~3_combout ),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~1_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~4_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~4 .lut_mask = 16'hF0CC;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N16
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte[5] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [5] = (GLOBAL(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~0clkctrl_outclk ) & (\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~4_combout )) # (!GLOBAL(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~0clkctrl_outclk ) & 
// ((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [5])))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~4_combout ),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [5]),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [5]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte[5] .lut_mask = 16'hAACC;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N24
cycloneive_lcell_comb \serialFPGA1|uart_top|transmitter|tx_data_i[5]~feeder (
// Equation(s):
// \serialFPGA1|uart_top|transmitter|tx_data_i[5]~feeder_combout  = \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [5]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|transmitter|tx_data_i[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|tx_data_i[5]~feeder .lut_mask = 16'hFF00;
defparam \serialFPGA1|uart_top|transmitter|tx_data_i[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N25
dffeas \serialFPGA1|uart_top|transmitter|tx_data_i[5] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|transmitter|tx_data_i[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serialFPGA1|uart_top|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|transmitter|tx_data_i [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|tx_data_i[5] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|transmitter|tx_data_i[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneive_lcell_comb \xtea_engine1|out0_reg|output[22]~feeder (
// Equation(s):
// \xtea_engine1|out0_reg|output[22]~feeder_combout  = \xtea_engine1|v0_reg|output [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\xtea_engine1|v0_reg|output [22]),
	.cin(gnd),
	.combout(\xtea_engine1|out0_reg|output[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[22]~feeder .lut_mask = 16'hFF00;
defparam \xtea_engine1|out0_reg|output[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N17
dffeas \xtea_engine1|out0_reg|output[22] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|out0_reg|output[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out0_reg|output [22]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[22] .is_wysiwyg = "true";
defparam \xtea_engine1|out0_reg|output[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N9
dffeas \xtea_engine1|out0_reg|output[30] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v0_reg|output [30]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out0_reg|output [30]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[30] .is_wysiwyg = "true";
defparam \xtea_engine1|out0_reg|output[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N11
dffeas \xtea_engine1|out0_reg|output[6] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v0_reg|output [6]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out0_reg|output [6]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[6] .is_wysiwyg = "true";
defparam \xtea_engine1|out0_reg|output[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N7
dffeas \xtea_engine1|out0_reg|output[14] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v0_reg|output [14]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out0_reg|output [14]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[14] .is_wysiwyg = "true";
defparam \xtea_engine1|out0_reg|output[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~17 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~17_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & (\serialFPGA1|serialFPGA_fsm_tx1|cnt [0])) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & ((\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & 
// ((\xtea_engine1|out0_reg|output [14]))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & (\xtea_engine1|out0_reg|output [6]))))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [0]),
	.datac(\xtea_engine1|out0_reg|output [6]),
	.datad(\xtea_engine1|out0_reg|output [14]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~17_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~17 .lut_mask = 16'hDC98;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~18 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~18_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & ((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~17_combout  & ((\xtea_engine1|out0_reg|output [30]))) # 
// (!\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~17_combout  & (\xtea_engine1|out0_reg|output [22])))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & (((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~17_combout ))))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]),
	.datab(\xtea_engine1|out0_reg|output [22]),
	.datac(\xtea_engine1|out0_reg|output [30]),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~17_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~18_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~18 .lut_mask = 16'hF588;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N27
dffeas \xtea_engine1|out1_reg|output[14] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v1_reg|output [14]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out1_reg|output [14]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[14] .is_wysiwyg = "true";
defparam \xtea_engine1|out1_reg|output[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N15
dffeas \xtea_engine1|out1_reg|output[30] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v1_reg|output [30]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out1_reg|output [30]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[30] .is_wysiwyg = "true";
defparam \xtea_engine1|out1_reg|output[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N1
dffeas \xtea_engine1|out1_reg|output[6] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v1_reg|output [6]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out1_reg|output [6]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[6] .is_wysiwyg = "true";
defparam \xtea_engine1|out1_reg|output[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneive_lcell_comb \xtea_engine1|out1_reg|output[22]~feeder (
// Equation(s):
// \xtea_engine1|out1_reg|output[22]~feeder_combout  = \xtea_engine1|v1_reg|output [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(\xtea_engine1|v1_reg|output [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\xtea_engine1|out1_reg|output[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[22]~feeder .lut_mask = 16'hF0F0;
defparam \xtea_engine1|out1_reg|output[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N21
dffeas \xtea_engine1|out1_reg|output[22] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|out1_reg|output[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out1_reg|output [22]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[22] .is_wysiwyg = "true";
defparam \xtea_engine1|out1_reg|output[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~15 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~15_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & ((\serialFPGA1|serialFPGA_fsm_tx1|cnt [0]) # ((\xtea_engine1|out1_reg|output [22])))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & 
// (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & (\xtea_engine1|out1_reg|output [6])))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [0]),
	.datac(\xtea_engine1|out1_reg|output [6]),
	.datad(\xtea_engine1|out1_reg|output [22]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~15_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~15 .lut_mask = 16'hBA98;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~16 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~16_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & ((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~15_combout  & ((\xtea_engine1|out1_reg|output [30]))) # 
// (!\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~15_combout  & (\xtea_engine1|out1_reg|output [14])))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & (((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~15_combout ))))

	.dataa(\xtea_engine1|out1_reg|output [14]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [0]),
	.datac(\xtea_engine1|out1_reg|output [30]),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~15_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~16_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~16 .lut_mask = 16'hF388;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~19 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~19_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout  & ((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~16_combout ))) # (!\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout  & 
// (\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~18_combout ))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout ),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~18_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~16_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~19_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~19 .lut_mask = 16'hFA50;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte[6] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [6] = (GLOBAL(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~0clkctrl_outclk ) & ((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~19_combout ))) # (!GLOBAL(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~0clkctrl_outclk ) & 
// (\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [6]))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [6]),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~19_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [6]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte[6] .lut_mask = 16'hF0AA;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N7
dffeas \serialFPGA1|uart_top|transmitter|tx_data_i[6] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [6]),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serialFPGA1|uart_top|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|transmitter|tx_data_i [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|tx_data_i[6] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|transmitter|tx_data_i[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cycloneive_lcell_comb \xtea_engine1|out1_reg|output[11]~feeder (
// Equation(s):
// \xtea_engine1|out1_reg|output[11]~feeder_combout  = \xtea_engine1|v1_reg|output [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\xtea_engine1|v1_reg|output [11]),
	.cin(gnd),
	.combout(\xtea_engine1|out1_reg|output[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[11]~feeder .lut_mask = 16'hFF00;
defparam \xtea_engine1|out1_reg|output[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N31
dffeas \xtea_engine1|out1_reg|output[11] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|out1_reg|output[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out1_reg|output [11]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[11] .is_wysiwyg = "true";
defparam \xtea_engine1|out1_reg|output[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N15
dffeas \xtea_engine1|out1_reg|output[27] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v1_reg|output [27]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out1_reg|output [27]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[27] .is_wysiwyg = "true";
defparam \xtea_engine1|out1_reg|output[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N29
dffeas \xtea_engine1|out1_reg|output[3] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v1_reg|output [3]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out1_reg|output [3]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[3] .is_wysiwyg = "true";
defparam \xtea_engine1|out1_reg|output[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N19
dffeas \xtea_engine1|out1_reg|output[19] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v1_reg|output [19]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out1_reg|output [19]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[19] .is_wysiwyg = "true";
defparam \xtea_engine1|out1_reg|output[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~10 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~10_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & ((\serialFPGA1|serialFPGA_fsm_tx1|cnt [0]) # ((\xtea_engine1|out1_reg|output [19])))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & 
// (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & (\xtea_engine1|out1_reg|output [3])))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [0]),
	.datac(\xtea_engine1|out1_reg|output [3]),
	.datad(\xtea_engine1|out1_reg|output [19]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~10_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~10 .lut_mask = 16'hBA98;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~11 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~11_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & ((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~10_combout  & ((\xtea_engine1|out1_reg|output [27]))) # 
// (!\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~10_combout  & (\xtea_engine1|out1_reg|output [11])))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & (((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~10_combout ))))

	.dataa(\xtea_engine1|out1_reg|output [11]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [0]),
	.datac(\xtea_engine1|out1_reg|output [27]),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~10_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~11_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~11 .lut_mask = 16'hF388;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N7
dffeas \xtea_engine1|out0_reg|output[19] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v0_reg|output [19]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out0_reg|output [19]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[19] .is_wysiwyg = "true";
defparam \xtea_engine1|out0_reg|output[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N21
dffeas \xtea_engine1|out0_reg|output[27] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v0_reg|output [27]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out0_reg|output [27]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[27] .is_wysiwyg = "true";
defparam \xtea_engine1|out0_reg|output[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N25
dffeas \xtea_engine1|out0_reg|output[3] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v0_reg|output [3]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out0_reg|output [3]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[3] .is_wysiwyg = "true";
defparam \xtea_engine1|out0_reg|output[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cycloneive_lcell_comb \xtea_engine1|out0_reg|output[11]~feeder (
// Equation(s):
// \xtea_engine1|out0_reg|output[11]~feeder_combout  = \xtea_engine1|v0_reg|output [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\xtea_engine1|v0_reg|output [11]),
	.cin(gnd),
	.combout(\xtea_engine1|out0_reg|output[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[11]~feeder .lut_mask = 16'hFF00;
defparam \xtea_engine1|out0_reg|output[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N11
dffeas \xtea_engine1|out0_reg|output[11] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|out0_reg|output[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out0_reg|output [11]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[11] .is_wysiwyg = "true";
defparam \xtea_engine1|out0_reg|output[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~12 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~12_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & (\serialFPGA1|serialFPGA_fsm_tx1|cnt [0])) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & ((\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & 
// ((\xtea_engine1|out0_reg|output [11]))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & (\xtea_engine1|out0_reg|output [3]))))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [0]),
	.datac(\xtea_engine1|out0_reg|output [3]),
	.datad(\xtea_engine1|out0_reg|output [11]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~12_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~12 .lut_mask = 16'hDC98;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~13 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~13_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & ((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~12_combout  & ((\xtea_engine1|out0_reg|output [27]))) # 
// (!\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~12_combout  & (\xtea_engine1|out0_reg|output [19])))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & (((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~12_combout ))))

	.dataa(\xtea_engine1|out0_reg|output [19]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]),
	.datac(\xtea_engine1|out0_reg|output [27]),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~12_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~13_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~13 .lut_mask = 16'hF388;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~14 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~14_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout  & (\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~11_combout )) # (!\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout  & 
// ((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~13_combout )))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout ),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~11_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~13_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~14_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~14 .lut_mask = 16'hF5A0;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte[3] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [3] = (GLOBAL(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~0clkctrl_outclk ) & ((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~14_combout ))) # (!GLOBAL(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~0clkctrl_outclk ) & 
// (\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [3]))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [3]),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~14_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [3]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte[3] .lut_mask = 16'hF0CC;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N29
dffeas \serialFPGA1|uart_top|transmitter|tx_data_i[3] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [3]),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serialFPGA1|uart_top|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|transmitter|tx_data_i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|tx_data_i[3] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|transmitter|tx_data_i[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
cycloneive_lcell_comb \xtea_engine1|out1_reg|output[12]~feeder (
// Equation(s):
// \xtea_engine1|out1_reg|output[12]~feeder_combout  = \xtea_engine1|v1_reg|output [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\xtea_engine1|v1_reg|output [12]),
	.cin(gnd),
	.combout(\xtea_engine1|out1_reg|output[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[12]~feeder .lut_mask = 16'hFF00;
defparam \xtea_engine1|out1_reg|output[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N23
dffeas \xtea_engine1|out1_reg|output[12] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|out1_reg|output[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out1_reg|output [12]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[12] .is_wysiwyg = "true";
defparam \xtea_engine1|out1_reg|output[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N9
dffeas \xtea_engine1|out1_reg|output[28] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v1_reg|output [28]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out1_reg|output [28]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[28] .is_wysiwyg = "true";
defparam \xtea_engine1|out1_reg|output[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N19
dffeas \xtea_engine1|out1_reg|output[4] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v1_reg|output [4]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out1_reg|output [4]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[4] .is_wysiwyg = "true";
defparam \xtea_engine1|out1_reg|output[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
cycloneive_lcell_comb \xtea_engine1|out1_reg|output[20]~feeder (
// Equation(s):
// \xtea_engine1|out1_reg|output[20]~feeder_combout  = \xtea_engine1|v1_reg|output [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\xtea_engine1|v1_reg|output [20]),
	.cin(gnd),
	.combout(\xtea_engine1|out1_reg|output[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[20]~feeder .lut_mask = 16'hFF00;
defparam \xtea_engine1|out1_reg|output[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N29
dffeas \xtea_engine1|out1_reg|output[20] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|out1_reg|output[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out1_reg|output [20]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out1_reg|output[20] .is_wysiwyg = "true";
defparam \xtea_engine1|out1_reg|output[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~5 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~5_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & (\serialFPGA1|serialFPGA_fsm_tx1|cnt [1])) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & ((\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & 
// ((\xtea_engine1|out1_reg|output [20]))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & (\xtea_engine1|out1_reg|output [4]))))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [0]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]),
	.datac(\xtea_engine1|out1_reg|output [4]),
	.datad(\xtea_engine1|out1_reg|output [20]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~5_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~5 .lut_mask = 16'hDC98;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~6 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~6_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & ((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~5_combout  & ((\xtea_engine1|out1_reg|output [28]))) # (!\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~5_combout  
// & (\xtea_engine1|out1_reg|output [12])))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & (((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~5_combout ))))

	.dataa(\xtea_engine1|out1_reg|output [12]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [0]),
	.datac(\xtea_engine1|out1_reg|output [28]),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~5_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~6_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~6 .lut_mask = 16'hF388;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cycloneive_lcell_comb \xtea_engine1|out0_reg|output[20]~feeder (
// Equation(s):
// \xtea_engine1|out0_reg|output[20]~feeder_combout  = \xtea_engine1|v0_reg|output [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\xtea_engine1|v0_reg|output [20]),
	.cin(gnd),
	.combout(\xtea_engine1|out0_reg|output[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[20]~feeder .lut_mask = 16'hFF00;
defparam \xtea_engine1|out0_reg|output[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N11
dffeas \xtea_engine1|out0_reg|output[20] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|out0_reg|output[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out0_reg|output [20]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[20] .is_wysiwyg = "true";
defparam \xtea_engine1|out0_reg|output[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N21
dffeas \xtea_engine1|out0_reg|output[28] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v0_reg|output [28]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out0_reg|output [28]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[28] .is_wysiwyg = "true";
defparam \xtea_engine1|out0_reg|output[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N7
dffeas \xtea_engine1|out0_reg|output[4] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_engine1|v0_reg|output [4]),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out0_reg|output [4]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[4] .is_wysiwyg = "true";
defparam \xtea_engine1|out0_reg|output[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
cycloneive_lcell_comb \xtea_engine1|out0_reg|output[12]~feeder (
// Equation(s):
// \xtea_engine1|out0_reg|output[12]~feeder_combout  = \xtea_engine1|v0_reg|output [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\xtea_engine1|v0_reg|output [12]),
	.cin(gnd),
	.combout(\xtea_engine1|out0_reg|output[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[12]~feeder .lut_mask = 16'hFF00;
defparam \xtea_engine1|out0_reg|output[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N1
dffeas \xtea_engine1|out0_reg|output[12] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\xtea_engine1|out0_reg|output[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_engine1|fsm|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_engine1|out0_reg|output [12]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_engine1|out0_reg|output[12] .is_wysiwyg = "true";
defparam \xtea_engine1|out0_reg|output[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~7 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~7_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & ((\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]) # ((\xtea_engine1|out0_reg|output [12])))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [0] & 
// (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & (\xtea_engine1|out0_reg|output [4])))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|cnt [0]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]),
	.datac(\xtea_engine1|out0_reg|output [4]),
	.datad(\xtea_engine1|out0_reg|output [12]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~7_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~7 .lut_mask = 16'hBA98;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~8 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~8_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & ((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~7_combout  & ((\xtea_engine1|out0_reg|output [28]))) # (!\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~7_combout  
// & (\xtea_engine1|out0_reg|output [20])))) # (!\serialFPGA1|serialFPGA_fsm_tx1|cnt [1] & (((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~7_combout ))))

	.dataa(\xtea_engine1|out0_reg|output [20]),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|cnt [1]),
	.datac(\xtea_engine1|out0_reg|output [28]),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~7_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~8_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~8 .lut_mask = 16'hF388;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~9 (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~9_combout  = (\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout  & (\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~6_combout )) # (!\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout  & 
// ((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~8_combout )))

	.dataa(gnd),
	.datab(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~6_combout ),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~8_combout ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|vidx~combout ),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~9_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~9 .lut_mask = 16'hCCF0;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_lcell_comb \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte[4] (
// Equation(s):
// \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [4] = (GLOBAL(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~0clkctrl_outclk ) & (\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~9_combout )) # (!GLOBAL(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~0clkctrl_outclk ) & 
// ((\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [4])))

	.dataa(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte~9_combout ),
	.datab(gnd),
	.datac(\serialFPGA1|serialFPGA_fsm_tx1|Selector4~0clkctrl_outclk ),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [4]),
	.cin(gnd),
	.combout(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [4]),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte[4] .lut_mask = 16'hAFA0;
defparam \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cycloneive_lcell_comb \serialFPGA1|uart_top|transmitter|tx_data_i[4]~feeder (
// Equation(s):
// \serialFPGA1|uart_top|transmitter|tx_data_i[4]~feeder_combout  = \serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialFPGA1|serialFPGA_fsm_tx1|o_sendByte [4]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|transmitter|tx_data_i[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|tx_data_i[4]~feeder .lut_mask = 16'hFF00;
defparam \serialFPGA1|uart_top|transmitter|tx_data_i[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N25
dffeas \serialFPGA1|uart_top|transmitter|tx_data_i[4] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|transmitter|tx_data_i[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serialFPGA1|uart_top|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|transmitter|tx_data_i [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|tx_data_i[4] .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|transmitter|tx_data_i[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneive_lcell_comb \serialFPGA1|uart_top|transmitter|Mux0~0 (
// Equation(s):
// \serialFPGA1|uart_top|transmitter|Mux0~0_combout  = (\serialFPGA1|uart_top|transmitter|num [1] & (\serialFPGA1|uart_top|transmitter|num [0])) # (!\serialFPGA1|uart_top|transmitter|num [1] & ((\serialFPGA1|uart_top|transmitter|num [0] & 
// ((\serialFPGA1|uart_top|transmitter|tx_data_i [4]))) # (!\serialFPGA1|uart_top|transmitter|num [0] & (\serialFPGA1|uart_top|transmitter|tx_data_i [3]))))

	.dataa(\serialFPGA1|uart_top|transmitter|num [1]),
	.datab(\serialFPGA1|uart_top|transmitter|num [0]),
	.datac(\serialFPGA1|uart_top|transmitter|tx_data_i [3]),
	.datad(\serialFPGA1|uart_top|transmitter|tx_data_i [4]),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|transmitter|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|Mux0~0 .lut_mask = 16'hDC98;
defparam \serialFPGA1|uart_top|transmitter|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneive_lcell_comb \serialFPGA1|uart_top|transmitter|Mux0~1 (
// Equation(s):
// \serialFPGA1|uart_top|transmitter|Mux0~1_combout  = (\serialFPGA1|uart_top|transmitter|num [1] & ((\serialFPGA1|uart_top|transmitter|Mux0~0_combout  & ((\serialFPGA1|uart_top|transmitter|tx_data_i [6]))) # 
// (!\serialFPGA1|uart_top|transmitter|Mux0~0_combout  & (\serialFPGA1|uart_top|transmitter|tx_data_i [5])))) # (!\serialFPGA1|uart_top|transmitter|num [1] & (((\serialFPGA1|uart_top|transmitter|Mux0~0_combout ))))

	.dataa(\serialFPGA1|uart_top|transmitter|num [1]),
	.datab(\serialFPGA1|uart_top|transmitter|tx_data_i [5]),
	.datac(\serialFPGA1|uart_top|transmitter|tx_data_i [6]),
	.datad(\serialFPGA1|uart_top|transmitter|Mux0~0_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|transmitter|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|Mux0~1 .lut_mask = 16'hF588;
defparam \serialFPGA1|uart_top|transmitter|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneive_lcell_comb \serialFPGA1|uart_top|transmitter|Mux0~5 (
// Equation(s):
// \serialFPGA1|uart_top|transmitter|Mux0~5_combout  = (\serialFPGA1|uart_top|transmitter|num [2] & ((\serialFPGA1|uart_top|transmitter|num [3]) # ((\serialFPGA1|uart_top|transmitter|Mux0~1_combout )))) # (!\serialFPGA1|uart_top|transmitter|num [2] & 
// (((\serialFPGA1|uart_top|transmitter|Mux0~4_combout ))))

	.dataa(\serialFPGA1|uart_top|transmitter|num [3]),
	.datab(\serialFPGA1|uart_top|transmitter|num [2]),
	.datac(\serialFPGA1|uart_top|transmitter|Mux0~4_combout ),
	.datad(\serialFPGA1|uart_top|transmitter|Mux0~1_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|transmitter|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|Mux0~5 .lut_mask = 16'hFCB8;
defparam \serialFPGA1|uart_top|transmitter|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
cycloneive_lcell_comb \serialFPGA1|uart_top|transmitter|rs232_tx_r~0 (
// Equation(s):
// \serialFPGA1|uart_top|transmitter|rs232_tx_r~0_combout  = (\serialFPGA1|uart_top|speed_tx|clk_bps_r~q  & ((\serialFPGA1|uart_top|transmitter|tx_en~q  & ((!\serialFPGA1|uart_top|transmitter|Mux0~5_combout ))) # (!\serialFPGA1|uart_top|transmitter|tx_en~q  
// & (\serialFPGA1|uart_top|transmitter|rs232_tx_r~q )))) # (!\serialFPGA1|uart_top|speed_tx|clk_bps_r~q  & (((\serialFPGA1|uart_top|transmitter|rs232_tx_r~q ))))

	.dataa(\serialFPGA1|uart_top|speed_tx|clk_bps_r~q ),
	.datab(\serialFPGA1|uart_top|transmitter|tx_en~q ),
	.datac(\serialFPGA1|uart_top|transmitter|rs232_tx_r~q ),
	.datad(\serialFPGA1|uart_top|transmitter|Mux0~5_combout ),
	.cin(gnd),
	.combout(\serialFPGA1|uart_top|transmitter|rs232_tx_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|rs232_tx_r~0 .lut_mask = 16'h70F8;
defparam \serialFPGA1|uart_top|transmitter|rs232_tx_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N5
dffeas \serialFPGA1|uart_top|transmitter|rs232_tx_r (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\serialFPGA1|uart_top|transmitter|rs232_tx_r~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialFPGA1|uart_top|transmitter|rs232_tx_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialFPGA1|uart_top|transmitter|rs232_tx_r .is_wysiwyg = "true";
defparam \serialFPGA1|uart_top|transmitter|rs232_tx_r .power_up = "low";
// synopsys translate_on

assign o_tx = \o_tx~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
