

================================================================
== Vivado HLS Report for 'dct_Loop_Col_DCT_Loop_proc'
================================================================
* Date:           Wed Jul  6 11:01:51 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        dct_prj
* Solution:       solution7
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.93|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   39|   39|   39|   39|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Col_DCT_Loop  |   37|   37|        10|          4|          1|     8|    yes   |
        +----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 1
  Pipeline-0: II = 4, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	12  / (exitcond2_i)
	3  / (!exitcond2_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	2  / true
12 --> 
* FSM state operations: 

 <State 1>: 1.08ns
ST_1: stg_13 [1/1] 1.08ns
newFuncRoot:0  br label %.preheader7.i


 <State 2>: 1.24ns
ST_2: i_2_i [1/1] 0.00ns
.preheader7.i:0  %i_2_i = phi i4 [ %i, %0 ], [ 0, %newFuncRoot ]

ST_2: exitcond2_i [1/1] 1.24ns
.preheader7.i:1  %exitcond2_i = icmp eq i4 %i_2_i, -8

ST_2: i [1/1] 0.48ns
.preheader7.i:2  %i = add i4 %i_2_i, 1

ST_2: stg_17 [1/1] 0.00ns
.preheader7.i:3  br i1 %exitcond2_i, label %.preheader6.i.exitStub, label %0


 <State 3>: 2.33ns
ST_3: stg_18 [9/9] 2.33ns
:4  call fastcc void @dct_dct_1d([16 x i16]* %col_inbuf_0, [16 x i16]* %col_inbuf_1, [16 x i16]* %col_inbuf_2, [16 x i16]* %col_inbuf_3, i4 %i_2_i, [64 x i16]* %col_outbuf_i, i4 %i_2_i) nounwind


 <State 4>: 8.93ns
ST_4: stg_19 [8/9] 8.93ns
:4  call fastcc void @dct_dct_1d([16 x i16]* %col_inbuf_0, [16 x i16]* %col_inbuf_1, [16 x i16]* %col_inbuf_2, [16 x i16]* %col_inbuf_3, i4 %i_2_i, [64 x i16]* %col_outbuf_i, i4 %i_2_i) nounwind


 <State 5>: 8.93ns
ST_5: stg_20 [7/9] 8.93ns
:4  call fastcc void @dct_dct_1d([16 x i16]* %col_inbuf_0, [16 x i16]* %col_inbuf_1, [16 x i16]* %col_inbuf_2, [16 x i16]* %col_inbuf_3, i4 %i_2_i, [64 x i16]* %col_outbuf_i, i4 %i_2_i) nounwind


 <State 6>: 8.93ns
ST_6: stg_21 [6/9] 8.93ns
:4  call fastcc void @dct_dct_1d([16 x i16]* %col_inbuf_0, [16 x i16]* %col_inbuf_1, [16 x i16]* %col_inbuf_2, [16 x i16]* %col_inbuf_3, i4 %i_2_i, [64 x i16]* %col_outbuf_i, i4 %i_2_i) nounwind


 <State 7>: 8.93ns
ST_7: stg_22 [5/9] 8.93ns
:4  call fastcc void @dct_dct_1d([16 x i16]* %col_inbuf_0, [16 x i16]* %col_inbuf_1, [16 x i16]* %col_inbuf_2, [16 x i16]* %col_inbuf_3, i4 %i_2_i, [64 x i16]* %col_outbuf_i, i4 %i_2_i) nounwind


 <State 8>: 8.93ns
ST_8: stg_23 [4/9] 8.93ns
:4  call fastcc void @dct_dct_1d([16 x i16]* %col_inbuf_0, [16 x i16]* %col_inbuf_1, [16 x i16]* %col_inbuf_2, [16 x i16]* %col_inbuf_3, i4 %i_2_i, [64 x i16]* %col_outbuf_i, i4 %i_2_i) nounwind


 <State 9>: 8.93ns
ST_9: stg_24 [3/9] 8.93ns
:4  call fastcc void @dct_dct_1d([16 x i16]* %col_inbuf_0, [16 x i16]* %col_inbuf_1, [16 x i16]* %col_inbuf_2, [16 x i16]* %col_inbuf_3, i4 %i_2_i, [64 x i16]* %col_outbuf_i, i4 %i_2_i) nounwind


 <State 10>: 8.93ns
ST_10: stg_25 [2/9] 8.93ns
:4  call fastcc void @dct_dct_1d([16 x i16]* %col_inbuf_0, [16 x i16]* %col_inbuf_1, [16 x i16]* %col_inbuf_2, [16 x i16]* %col_inbuf_3, i4 %i_2_i, [64 x i16]* %col_outbuf_i, i4 %i_2_i) nounwind


 <State 11>: 0.00ns
ST_11: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_11: stg_27 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind

ST_11: tmp_s [1/1] 0.00ns
:2  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str6) nounwind

ST_11: stg_29 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_11: stg_30 [1/9] 0.00ns
:4  call fastcc void @dct_dct_1d([16 x i16]* %col_inbuf_0, [16 x i16]* %col_inbuf_1, [16 x i16]* %col_inbuf_2, [16 x i16]* %col_inbuf_3, i4 %i_2_i, [64 x i16]* %col_outbuf_i, i4 %i_2_i) nounwind

ST_11: empty_34 [1/1] 0.00ns
:5  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str6, i32 %tmp_s) nounwind

ST_11: stg_32 [1/1] 0.00ns
:6  br label %.preheader7.i


 <State 12>: 0.00ns
ST_12: stg_33 [1/1] 0.00ns
.preheader6.i.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ col_inbuf_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7f475b00db60; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ col_inbuf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7f475b200fb0; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ col_inbuf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7f475b1bd6a0; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ col_inbuf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7f475b13d8a0; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ col_outbuf_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x7f475b798c20; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_13      (br               ) [ 0111111111110]
i_2_i       (phi              ) [ 0011110000000]
exitcond2_i (icmp             ) [ 0011111111110]
i           (add              ) [ 0111111111110]
stg_17      (br               ) [ 0000000000000]
empty       (speclooptripcount) [ 0000000000000]
stg_27      (specloopname     ) [ 0000000000000]
tmp_s       (specregionbegin  ) [ 0000000000000]
stg_29      (specpipeline     ) [ 0000000000000]
stg_30      (call             ) [ 0000000000000]
empty_34    (specregionend    ) [ 0000000000000]
stg_32      (br               ) [ 0111111111110]
stg_33      (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="col_inbuf_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col_inbuf_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="col_inbuf_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="col_inbuf_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="col_outbuf_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_outbuf_i"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_dct_1d"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="38" class="1005" name="i_2_i_reg_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="4" slack="1"/>
<pin id="40" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2_i (phireg) "/>
</bind>
</comp>

<comp id="42" class="1004" name="i_2_i_phi_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="4" slack="0"/>
<pin id="44" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="45" dir="0" index="2" bw="1" slack="1"/>
<pin id="46" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2_i/2 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_dct_dct_1d_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="16" slack="0"/>
<pin id="53" dir="0" index="2" bw="16" slack="0"/>
<pin id="54" dir="0" index="3" bw="16" slack="0"/>
<pin id="55" dir="0" index="4" bw="16" slack="0"/>
<pin id="56" dir="0" index="5" bw="4" slack="1"/>
<pin id="57" dir="0" index="6" bw="16" slack="0"/>
<pin id="58" dir="0" index="7" bw="4" slack="1"/>
<pin id="59" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_18/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="exitcond2_i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="4" slack="0"/>
<pin id="70" dir="0" index="1" bw="4" slack="0"/>
<pin id="71" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2_i/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="4" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="80" class="1005" name="exitcond2_i_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="1"/>
<pin id="82" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2_i "/>
</bind>
</comp>

<comp id="84" class="1005" name="i_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="48"><net_src comp="38" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="49"><net_src comp="42" pin="4"/><net_sink comp="38" pin=0"/></net>

<net id="60"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="50" pin=3"/></net>

<net id="64"><net_src comp="6" pin="0"/><net_sink comp="50" pin=4"/></net>

<net id="65"><net_src comp="38" pin="1"/><net_sink comp="50" pin=5"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="50" pin=6"/></net>

<net id="67"><net_src comp="38" pin="1"/><net_sink comp="50" pin=7"/></net>

<net id="72"><net_src comp="42" pin="4"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="42" pin="4"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="83"><net_src comp="68" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="74" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="88"><net_src comp="84" pin="1"/><net_sink comp="42" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		exitcond2_i : 1
		i : 1
		stg_17 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		empty_34 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|---------|
|   call   | grp_dct_dct_1d_fu_50 |    48   |  37.975 |   1294  |   1039  |
|----------|----------------------|---------|---------|---------|---------|
|    add   |        i_fu_74       |    0    |    0    |    0    |    4    |
|----------|----------------------|---------|---------|---------|---------|
|   icmp   |   exitcond2_i_fu_68  |    0    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|---------|
|   Total  |                      |    48   |  37.975 |   1294  |   1045  |
|----------|----------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|exitcond2_i_reg_80|    1   |
|   i_2_i_reg_38   |    4   |
|     i_reg_84     |    4   |
+------------------+--------+
|       Total      |    9   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------------|------|------|------|--------||---------||---------|
|     Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------|------|------|------|--------||---------||---------|
| i_2_i_reg_38 |  p0  |   2  |   4  |    8   ||    4    |
|--------------|------|------|------|--------||---------||---------|
|     Total    |      |      |      |    8   ||  1.085  ||    4    |
|--------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   48   |   37   |  1294  |  1045  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    4   |
|  Register |    -   |    -   |    9   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   48   |   39   |  1303  |  1049  |
+-----------+--------+--------+--------+--------+
