<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="12" Path="/media/psf/Home/Development/ect_ua/cr-final-project/Projectos/project_2/project_2.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="117807c9c8ba46d68cd8a2c0e898773b"/>
    <Option Name="Part" Val="xc7a100tcsg324-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="/media/psf/Home/Development/ect_ua/cr-final-project/Projectos/project_2/project_2.cache/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="/media/psf/Home/Development/ect_ua/cr-final-project/Projectos/project_2/project_2.cache/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="/media/psf/Home/Development/ect_ua/cr-final-project/Projectos/project_2/project_2.cache/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="/media/psf/Home/Development/ect_ua/cr-final-project/Projectos/project_2/project_2.cache/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="/media/psf/Home/Development/ect_ua/cr-final-project/Projectos/project_2/project_2.cache/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="/media/psf/Home/Development/ect_ua/cr-final-project/Projectos/project_2/project_2.cache/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="work"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../Repository"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="XPMLibraries" Val="XPM_CDC"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/project_2.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/project_2.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/ForMB_Hello/ForMB_Hello.bd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Downloads/9/MicroblazeHello/MicroblazeHello.srcs/sources_1/bd/ForMB_Hello/ForMB_Hello.bd"/>
          <Attr Name="ImportTime" Val="1429891208"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_xlslice_0_0/ForMB_Hello_xlslice_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_xlconcat_4_0/ForMB_Hello_xlconcat_4_0.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_xlconcat_5_0/ForMB_Hello_xlconcat_5_0.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_xlconstant_3_0/ForMB_Hello_xlconstant_3_0.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_BinToBCD16_1_0/ForMB_Hello_BinToBCD16_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_xlslice_8_0/ForMB_Hello_xlslice_8_0.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_TopUnr_0_0/ForMB_Hello_TopUnr_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_xlconstant_2_0/ForMB_Hello_xlconstant_2_0.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_xlconcat_3_0/ForMB_Hello_xlconcat_3_0.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_xlslice_7_0/ForMB_Hello_xlslice_7_0.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_Unroll_ROM_last_0_0/ForMB_Hello_Unroll_ROM_last_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_xlconstant_1_0/ForMB_Hello_xlconstant_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_xlconstant_0_0/ForMB_Hello_xlconstant_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_xlconcat_2_0/ForMB_Hello_xlconcat_2_0.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_BinToBCD16_0_0/ForMB_Hello_BinToBCD16_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_xlslice_5_0/ForMB_Hello_xlslice_5_0.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_xlconcat_1_0/ForMB_Hello_xlconcat_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_xlslice_4_0/ForMB_Hello_xlslice_4_0.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_blk_mem_gen_0_0/ForMB_Hello_blk_mem_gen_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_ilmb_bram_if_cntlr_1/ForMB_Hello_ilmb_bram_if_cntlr_1.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_lmb_bram_1/ForMB_Hello_lmb_bram_1.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_microblaze_0_axi_periph_1/ForMB_Hello_microblaze_0_axi_periph_1.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_mdm_1_1/ForMB_Hello_mdm_1_1.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_rst_Clk_100M_1/ForMB_Hello_rst_Clk_100M_1.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_axi_gpio_0_0/ForMB_Hello_axi_gpio_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_rst_clk_0/ForMB_Hello_rst_clk_0.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_EightDisplayControl32inputs_0_0/ForMB_Hello_EightDisplayControl32inputs_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_xlconcat_0_1/ForMB_Hello_xlconcat_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_xlslice_1_0/ForMB_Hello_xlslice_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_xlslice_2_0/ForMB_Hello_xlslice_2_0.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_rst_clk_1_0/ForMB_Hello_rst_clk_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_microblaze_0_1/ForMB_Hello_microblaze_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_dlmb_v10_1/ForMB_Hello_dlmb_v10_1.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_ilmb_v10_1/ForMB_Hello_ilmb_v10_1.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_dlmb_bram_if_cntlr_1/ForMB_Hello_dlmb_bram_if_cntlr_1.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_IterativeSorterFSM_1_0/ForMB_Hello_IterativeSorterFSM_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_rst_clk_2_0/ForMB_Hello_rst_clk_2_0.xci"/>
        <CompFileExtendedInfo CompFileName="ForMB_Hello.bd" FileRelPathName="ip/ForMB_Hello_xbar_0/ForMB_Hello_xbar_0.xci"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/ForMB_Hello/ip/ForMB_Hello_EightDisplayControl32inputs_0_0/ForMB_Hello_EightDisplayControl32inputs_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Downloads/9/MB_aula_teorica_displays_and_buttons/MB_aula_teorica_displays_and_buttons.srcs/sources_1/bd/ForMB_Hello/ip/ForMB_Hello_EightDisplayControl32inputs_0_0/ForMB_Hello_EightDisplayControl32inputs_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1429976673"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Microblaze_RAM.srcs/component.xml">
        <FileInfo SFType="IPXACT">
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Downloads/aula10/sort_in_hardware/Microblaze_RAM/Microblaze_RAM.srcs/component.xml"/>
          <Attr Name="ImportTime" Val="1430035408"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/constrs_1/imports/SDR_P/Nexys4_Master.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Downloads/11/microblase/microblase.srcs/constrs_1/imports/SDR_P/Nexys4_Master.xdc"/>
          <Attr Name="ImportTime" Val="1429871430"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/constrs_1/imports/SDR_P/Nexys4_Master.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a100tcsg324-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
