
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035302                       # Number of seconds simulated
sim_ticks                                 35302473570                       # Number of ticks simulated
final_tick                               563350934241                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 271361                       # Simulator instruction rate (inst/s)
host_op_rate                                   342184                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2901266                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908640                       # Number of bytes of host memory used
host_seconds                                 12167.95                       # Real time elapsed on the host
sim_insts                                  3301912156                       # Number of instructions simulated
sim_ops                                    4163676871                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       578816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       517760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2150400                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3252480                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1169792                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1169792                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4522                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4045                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        16800                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25410                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9139                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9139                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50761                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16395905                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        58013                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14666394                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        47136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     60913579                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                92131788                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50761                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        58013                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        47136                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             155910                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          33136262                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               33136262                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          33136262                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50761                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16395905                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        58013                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14666394                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        47136                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     60913579                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              125268049                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84658211                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31103872                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25357579                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2076898                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13084683                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12154781                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3351229                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91915                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31116165                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170915010                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31103872                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15506010                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37966951                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11046418                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5163900                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15357524                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1004438                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83190982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.546344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.295284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45224031     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2510046      3.02%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4705744      5.66%     63.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4660533      5.60%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2909204      3.50%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2301455      2.77%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1447115      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1359912      1.63%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18072942     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83190982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367405                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.018883                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32443375                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5105073                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36474115                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       224734                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8943677                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5261849                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          255                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205093421                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1384                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8943677                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34800678                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         990208                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       882430                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34296391                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3277590                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197782220                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           39                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1361898                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1004992                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277662651                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922752534                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922752534                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       105958082                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35183                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9128020                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18310552                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9352234                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       117882                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3317571                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186438503                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33813                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148475528                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       290074                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63075192                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    193000763                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83190982                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.784755                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.896976                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28377665     34.11%     34.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18092658     21.75%     55.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12021694     14.45%     70.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7843352      9.43%     79.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8255318      9.92%     89.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3999886      4.81%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3148392      3.78%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       717764      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       734253      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83190982                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         924585     72.43%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177791     13.93%     86.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       174115     13.64%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124204003     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994844      1.34%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14355995      9.67%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7903780      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148475528                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.753823                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1276491                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008597                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381708603                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249547844                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145080238                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149752019                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       465415                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7117117                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2087                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          337                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2261192                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8943677                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         506926                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        88482                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186472321                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       370186                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18310552                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9352234                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         69192                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          337                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1296340                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1157827                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2454167                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146502635                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13699306                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1972893                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21416774                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20774076                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7717468                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.730519                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145121599                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145080238                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92478328                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265414550                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.713717                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348430                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63343371                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2102019                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74247305                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.658369                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.150153                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28041085     37.77%     37.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20857502     28.09%     65.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8661089     11.67%     77.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4323528      5.82%     83.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4314618      5.81%     89.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1742119      2.35%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1755781      2.36%     93.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       937265      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3614318      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74247305                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3614318                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257105774                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381895031                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31533                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1467229                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.846582                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.846582                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.181220                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.181220                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658112052                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201525009                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188368469                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84658211                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31724014                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25882378                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2115610                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13455121                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12516307                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3281894                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93204                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32872321                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172346374                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31724014                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15798201                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37369785                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11042879                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5223794                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16002542                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       811800                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84375729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.526137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.334782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47005944     55.71%     55.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3047201      3.61%     59.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4601053      5.45%     64.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3185258      3.78%     68.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2235406      2.65%     71.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2185489      2.59%     73.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1318431      1.56%     75.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2815626      3.34%     78.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17981321     21.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84375729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.374731                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.035790                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33810648                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5454573                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35680687                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       520262                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8909557                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5344687                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          308                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     206408183                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1254                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8909557                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35687415                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         492096                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2245787                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34285813                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2755054                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     200284273                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1156543                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       935605                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    280850227                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    932352817                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    932352817                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173017366                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       107832816                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36160                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17252                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8189620                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18372278                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9403841                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       111568                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2962657                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         186707801                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34441                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149147440                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       295643                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     62236826                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    190497492                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84375729                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.767658                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.915671                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30369996     35.99%     35.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16760643     19.86%     55.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12247079     14.51%     70.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8067805      9.56%     79.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8100220      9.60%     89.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3925040      4.65%     94.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3462232      4.10%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       651960      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       790754      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84375729                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         813303     71.12%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        161708     14.14%     85.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       168531     14.74%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124761024     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1883241      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17189      0.01%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14655544      9.83%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7830442      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149147440                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.761760                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1143542                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007667                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    384109790                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    248979448                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145028810                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150290982                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       467518                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7129468                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6127                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          380                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2254278                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8909557                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         253952                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        48800                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    186742248                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       643560                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18372278                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9403841                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17251                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         41464                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          380                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1288344                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1152279                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2440623                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146411626                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13698422                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2735810                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21339787                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20815849                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7641365                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.729444                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145091326                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145028810                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93968728                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        267005958                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.713110                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351935                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100597854                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124001458                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     62740986                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34380                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2132649                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75466172                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.643140                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.172903                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29056788     38.50%     38.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21521900     28.52%     67.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8131960     10.78%     77.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4553982      6.03%     83.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3862819      5.12%     88.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1725479      2.29%     91.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1652207      2.19%     93.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1126517      1.49%     94.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3834520      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75466172                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100597854                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124001458                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18392370                       # Number of memory references committed
system.switch_cpus1.commit.loads             11242810                       # Number of loads committed
system.switch_cpus1.commit.membars              17190                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17991372                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111633237                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2564748                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3834520                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           258374096                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          382400131                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17002                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 282482                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100597854                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124001458                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100597854                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841551                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841551                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.188282                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.188282                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       657563044                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      201713064                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      189732069                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34380                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84658211                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        29801114                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24219598                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2030915                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12328588                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11620018                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3141094                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85624                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     29871516                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             165243252                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           29801114                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14761112                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36340875                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10918254                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6811249                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14632572                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       875699                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     81865549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.494109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.300616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        45524674     55.61%     55.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3194591      3.90%     59.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2574523      3.14%     62.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6271895      7.66%     70.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1697875      2.07%     72.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2180400      2.66%     75.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1580863      1.93%     76.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          882230      1.08%     78.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17958498     21.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     81865549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.352017                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.951887                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31255278                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6629087                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34940671                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       238999                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8801509                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5089306                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        40735                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     197576661                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        76988                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8801509                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33552305                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1395302                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1841926                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32828054                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3446448                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     190589394                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        32034                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1427217                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1070336                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         2090                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    266823279                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    889671327                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    889671327                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    163538493                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       103284747                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        39251                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22230                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9457855                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17783934                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9046955                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       141418                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2703315                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         180235601                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37871                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143157301                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       280379                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     62285317                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    190192011                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6187                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     81865549                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.748688                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.887288                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28831372     35.22%     35.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17552667     21.44%     56.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11356145     13.87%     70.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8480662     10.36%     80.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7319099      8.94%     89.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3773994      4.61%     94.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3251217      3.97%     98.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       606454      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       693939      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     81865549                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         836580     70.90%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             9      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        172827     14.65%     85.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       170513     14.45%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119280554     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2038032      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15841      0.01%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14193751      9.91%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7629123      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143157301                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.691003                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1179929                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008242                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    369640457                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    242559390                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139522185                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     144337230                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       537341                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7020937                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2753                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          605                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2315747                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8801509                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         574956                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        78350                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    180273473                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       388925                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17783934                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9046955                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22029                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         70277                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          605                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1208721                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1149286                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2358007                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140888953                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13327147                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2268346                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20750280                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19876978                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7423133                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.664209                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139613952                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139522185                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         90935817                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        256734003                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.648064                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354202                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95807356                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    117660498                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     62613766                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31684                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2035574                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     73064040                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.610375                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.136787                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28776196     39.38%     39.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20086614     27.49%     66.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8170339     11.18%     78.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4593522      6.29%     84.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3749690      5.13%     89.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1512072      2.07%     91.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1801111      2.47%     94.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       909114      1.24%     95.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3465382      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     73064040                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95807356                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     117660498                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17494199                       # Number of memory references committed
system.switch_cpus2.commit.loads             10762991                       # Number of loads committed
system.switch_cpus2.commit.membars              15842                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16905656                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        106016237                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2395363                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3465382                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           249872922                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          369355759                       # The number of ROB writes
system.switch_cpus2.timesIdled                  42926                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2792662                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95807356                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            117660498                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95807356                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.883630                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.883630                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.131696                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.131696                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       633788021                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192816441                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      182299442                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31684                       # number of misc regfile writes
system.l20.replacements                          4537                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          370964                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14777                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.104148                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          315.763754                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.702033                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2124.548688                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7786.985526                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.030836                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001240                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.207475                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.760448                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        34327                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  34327                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10353                       # number of Writeback hits
system.l20.Writeback_hits::total                10353                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        34327                       # number of demand (read+write) hits
system.l20.demand_hits::total                   34327                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        34327                       # number of overall hits
system.l20.overall_hits::total                  34327                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4522                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4536                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4522                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4536                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4522                       # number of overall misses
system.l20.overall_misses::total                 4536                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2292814                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    590920199                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      593213013                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2292814                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    590920199                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       593213013                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2292814                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    590920199                       # number of overall miss cycles
system.l20.overall_miss_latency::total      593213013                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38849                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38863                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10353                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10353                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38849                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38863                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38849                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38863                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.116399                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.116718                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.116399                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.116718                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.116399                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.116718                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 163772.428571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 130676.735736                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 130778.882937                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 163772.428571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 130676.735736                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 130778.882937                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 163772.428571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 130676.735736                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 130778.882937                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3247                       # number of writebacks
system.l20.writebacks::total                     3247                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4522                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4536                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4522                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4536                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4522                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4536                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2159520                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    548303786                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    550463306                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2159520                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    548303786                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    550463306                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2159520                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    548303786                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    550463306                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.116399                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.116718                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.116399                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.116718                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.116399                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.116718                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 154251.428571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 121252.495798                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 121354.344356                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 154251.428571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 121252.495798                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 121354.344356                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 154251.428571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 121252.495798                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 121354.344356                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4061                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          316836                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14301                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.154814                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          480.015311                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.694360                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1881.894994                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             2.830181                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7859.565154                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.046876                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001533                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.183779                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000276                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.767536                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        29210                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  29210                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9541                       # number of Writeback hits
system.l21.Writeback_hits::total                 9541                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        29210                       # number of demand (read+write) hits
system.l21.demand_hits::total                   29210                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        29210                       # number of overall hits
system.l21.overall_hits::total                  29210                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4045                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4061                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4045                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4061                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4045                       # number of overall misses
system.l21.overall_misses::total                 4061                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2200262                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    515125387                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      517325649                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2200262                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    515125387                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       517325649                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2200262                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    515125387                       # number of overall miss cycles
system.l21.overall_miss_latency::total      517325649                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33255                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33271                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9541                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9541                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33255                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33271                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33255                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33271                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.121636                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.122058                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.121636                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.122058                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.121636                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.122058                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 137516.375000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 127348.674166                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 127388.734056                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 137516.375000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 127348.674166                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 127388.734056                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 137516.375000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 127348.674166                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 127388.734056                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2619                       # number of writebacks
system.l21.writebacks::total                     2619                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4045                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4061                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4045                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4061                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4045                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4061                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2050067                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    477022122                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    479072189                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2050067                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    477022122                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    479072189                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2050067                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    477022122                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    479072189                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.121636                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.122058                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.121636                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.122058                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.121636                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.122058                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 128129.187500                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 117928.831150                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 117969.019700                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 128129.187500                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 117928.831150                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 117969.019700                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 128129.187500                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 117928.831150                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 117969.019700                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         16813                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          761372                       # Total number of references to valid blocks.
system.l22.sampled_refs                         29101                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.163087                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          407.008458                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.627018                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3787.552310                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             0.248366                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          8083.563848                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.033122                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000783                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.308232                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000020                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.657842                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        52859                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  52859                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           19726                       # number of Writeback hits
system.l22.Writeback_hits::total                19726                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        52859                       # number of demand (read+write) hits
system.l22.demand_hits::total                   52859                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        52859                       # number of overall hits
system.l22.overall_hits::total                  52859                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        16800                       # number of ReadReq misses
system.l22.ReadReq_misses::total                16813                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        16800                       # number of demand (read+write) misses
system.l22.demand_misses::total                 16813                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        16800                       # number of overall misses
system.l22.overall_misses::total                16813                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1509316                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2223444839                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2224954155                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1509316                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2223444839                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2224954155                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1509316                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2223444839                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2224954155                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        69659                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              69672                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        19726                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            19726                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        69659                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               69672                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        69659                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              69672                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.241175                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.241316                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.241175                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.241316                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.241175                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.241316                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 116101.230769                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 132347.907083                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 132335.344971                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 116101.230769                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 132347.907083                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 132335.344971                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 116101.230769                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 132347.907083                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 132335.344971                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3273                       # number of writebacks
system.l22.writebacks::total                     3273                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        16800                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           16813                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        16800                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            16813                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        16800                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           16813                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1388026                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2065214549                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2066602575                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1388026                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2065214549                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2066602575                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1388026                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2065214549                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2066602575                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.241175                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.241316                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.241175                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.241316                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.241175                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.241316                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 106771.230769                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 122929.437440                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 122916.943734                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 106771.230769                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 122929.437440                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 122916.943734                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 106771.230769                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 122929.437440                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 122916.943734                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996352                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015365157                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193013.298056                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996352                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15357508                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15357508                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15357508                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15357508                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15357508                       # number of overall hits
system.cpu0.icache.overall_hits::total       15357508                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2890581                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2890581                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2890581                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2890581                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2890581                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2890581                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15357524                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15357524                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15357524                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15357524                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15357524                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15357524                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 180661.312500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 180661.312500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 180661.312500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 180661.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 180661.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 180661.312500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2317484                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2317484                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2317484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2317484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2317484                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2317484                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 165534.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 165534.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38849                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169192113                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39105                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4326.610740                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.599307                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.400693                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904685                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095315                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10450236                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10450236                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17508013                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17508013                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17508013                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17508013                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       100474                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       100474                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       100474                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        100474                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       100474                       # number of overall misses
system.cpu0.dcache.overall_misses::total       100474                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4543502897                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4543502897                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4543502897                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4543502897                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4543502897                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4543502897                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10550710                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10550710                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17608487                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17608487                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17608487                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17608487                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009523                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009523                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005706                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005706                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005706                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005706                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45220.682933                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45220.682933                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45220.682933                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45220.682933                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45220.682933                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45220.682933                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10353                       # number of writebacks
system.cpu0.dcache.writebacks::total            10353                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        61625                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        61625                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        61625                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        61625                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        61625                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        61625                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38849                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38849                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38849                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38849                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38849                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38849                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    816758901                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    816758901                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    816758901                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    816758901                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    816758901                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    816758901                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 21023.936292                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21023.936292                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 21023.936292                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21023.936292                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 21023.936292                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21023.936292                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.996016                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1019404048                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2206502.268398                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.996016                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025635                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16002522                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16002522                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16002522                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16002522                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16002522                       # number of overall hits
system.cpu1.icache.overall_hits::total       16002522                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2900407                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2900407                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2900407                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2900407                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2900407                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2900407                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16002542                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16002542                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16002542                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16002542                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16002542                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16002542                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 145020.350000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 145020.350000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 145020.350000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 145020.350000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 145020.350000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 145020.350000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2217394                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2217394                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2217394                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2217394                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2217394                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2217394                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 138587.125000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 138587.125000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 138587.125000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 138587.125000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 138587.125000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 138587.125000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33255                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164267075                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33511                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4901.885202                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.711448                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.288552                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901217                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098783                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10427009                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10427009                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7115180                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7115180                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17224                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17224                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17190                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17190                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17542189                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17542189                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17542189                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17542189                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        66920                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        66920                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        66920                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         66920                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        66920                       # number of overall misses
system.cpu1.dcache.overall_misses::total        66920                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2266271145                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2266271145                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2266271145                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2266271145                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2266271145                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2266271145                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10493929                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10493929                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7115180                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7115180                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17224                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17224                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17190                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17190                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17609109                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17609109                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17609109                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17609109                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006377                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006377                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003800                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003800                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003800                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003800                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33865.378736                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33865.378736                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33865.378736                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33865.378736                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33865.378736                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33865.378736                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9541                       # number of writebacks
system.cpu1.dcache.writebacks::total             9541                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        33665                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        33665                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        33665                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        33665                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        33665                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        33665                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33255                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33255                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33255                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33255                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33255                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33255                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    744526048                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    744526048                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    744526048                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    744526048                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    744526048                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    744526048                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001889                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001889                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001889                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001889                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22388.394166                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22388.394166                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22388.394166                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22388.394166                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22388.394166                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22388.394166                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996247                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1016753238                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2049905.721774                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996247                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020827                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14632553                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14632553                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14632553                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14632553                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14632553                       # number of overall hits
system.cpu2.icache.overall_hits::total       14632553                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1987484                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1987484                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1987484                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1987484                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1987484                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1987484                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14632572                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14632572                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14632572                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14632572                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14632572                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14632572                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 104604.421053                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 104604.421053                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 104604.421053                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 104604.421053                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 104604.421053                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 104604.421053                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1539986                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1539986                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1539986                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1539986                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1539986                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1539986                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 118460.461538                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 118460.461538                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 118460.461538                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 118460.461538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 118460.461538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 118460.461538                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 69659                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180141329                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 69915                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2576.576257                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.401317                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.598683                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.900005                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.099995                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10121800                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10121800                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6699525                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6699525                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21719                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21719                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15842                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15842                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16821325                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16821325                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16821325                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16821325                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       148480                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       148480                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       148480                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        148480                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       148480                       # number of overall misses
system.cpu2.dcache.overall_misses::total       148480                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   7918476358                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7918476358                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   7918476358                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7918476358                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   7918476358                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7918476358                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10270280                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10270280                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6699525                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6699525                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21719                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21719                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15842                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15842                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16969805                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16969805                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16969805                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16969805                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014457                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014457                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008750                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008750                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008750                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008750                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 53330.255644                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 53330.255644                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 53330.255644                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 53330.255644                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 53330.255644                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 53330.255644                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        19726                       # number of writebacks
system.cpu2.dcache.writebacks::total            19726                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        78821                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        78821                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        78821                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        78821                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        78821                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        78821                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        69659                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        69659                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        69659                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        69659                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        69659                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        69659                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2645564284                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2645564284                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2645564284                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2645564284                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2645564284                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2645564284                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006783                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006783                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004105                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004105                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004105                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004105                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 37978.786431                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 37978.786431                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 37978.786431                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 37978.786431                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 37978.786431                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 37978.786431                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
