#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xa09000 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xa578e0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0xa07330 .functor NOT 1, L_0xa824b0, C4<0>, C4<0>, C4<0>;
L_0xa21fc0 .functor XOR 8, L_0xa82040, L_0xa82200, C4<00000000>, C4<00000000>;
L_0xa58d00 .functor XOR 8, L_0xa21fc0, L_0xa82340, C4<00000000>, C4<00000000>;
v0xa7fc20_0 .net *"_ivl_10", 7 0, L_0xa82340;  1 drivers
v0xa7fd20_0 .net *"_ivl_12", 7 0, L_0xa58d00;  1 drivers
v0xa7fe00_0 .net *"_ivl_2", 7 0, L_0xa81fa0;  1 drivers
v0xa7fec0_0 .net *"_ivl_4", 7 0, L_0xa82040;  1 drivers
v0xa7ffa0_0 .net *"_ivl_6", 7 0, L_0xa82200;  1 drivers
v0xa800d0_0 .net *"_ivl_8", 7 0, L_0xa21fc0;  1 drivers
v0xa801b0_0 .net "areset", 0 0, L_0xa07740;  1 drivers
v0xa80250_0 .var "clk", 0 0;
v0xa802f0_0 .net "predict_history_dut", 6 0, v0xa7efb0_0;  1 drivers
v0xa80440_0 .net "predict_history_ref", 6 0, L_0xa81e10;  1 drivers
v0xa804e0_0 .net "predict_pc", 6 0, L_0xa810a0;  1 drivers
v0xa80580_0 .net "predict_taken_dut", 0 0, v0xa7f1f0_0;  1 drivers
v0xa80620_0 .net "predict_taken_ref", 0 0, L_0xa81c50;  1 drivers
v0xa806c0_0 .net "predict_valid", 0 0, v0xa7bc00_0;  1 drivers
v0xa80760_0 .var/2u "stats1", 223 0;
v0xa80800_0 .var/2u "strobe", 0 0;
v0xa808c0_0 .net "tb_match", 0 0, L_0xa824b0;  1 drivers
v0xa80a70_0 .net "tb_mismatch", 0 0, L_0xa07330;  1 drivers
v0xa80b10_0 .net "train_history", 6 0, L_0xa81650;  1 drivers
v0xa80bd0_0 .net "train_mispredicted", 0 0, L_0xa814f0;  1 drivers
v0xa80c70_0 .net "train_pc", 6 0, L_0xa817e0;  1 drivers
v0xa80d30_0 .net "train_taken", 0 0, L_0xa812d0;  1 drivers
v0xa80dd0_0 .net "train_valid", 0 0, v0xa7c580_0;  1 drivers
v0xa80e70_0 .net "wavedrom_enable", 0 0, v0xa7c650_0;  1 drivers
v0xa80f10_0 .net/2s "wavedrom_hide_after_time", 31 0, v0xa7c6f0_0;  1 drivers
v0xa80fb0_0 .net "wavedrom_title", 511 0, v0xa7c7d0_0;  1 drivers
L_0xa81fa0 .concat [ 7 1 0 0], L_0xa81e10, L_0xa81c50;
L_0xa82040 .concat [ 7 1 0 0], L_0xa81e10, L_0xa81c50;
L_0xa82200 .concat [ 7 1 0 0], v0xa7efb0_0, v0xa7f1f0_0;
L_0xa82340 .concat [ 7 1 0 0], L_0xa81e10, L_0xa81c50;
L_0xa824b0 .cmp/eeq 8, L_0xa81fa0, L_0xa58d00;
S_0xa066b0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0xa578e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0xa0b070 .param/l "LNT" 0 3 22, C4<01>;
P_0xa0b0b0 .param/l "LT" 0 3 22, C4<10>;
P_0xa0b0f0 .param/l "SNT" 0 3 22, C4<00>;
P_0xa0b130 .param/l "ST" 0 3 22, C4<11>;
P_0xa0b170 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0xa07c20 .functor XOR 7, v0xa79da0_0, L_0xa810a0, C4<0000000>, C4<0000000>;
L_0xa33250 .functor XOR 7, L_0xa81650, L_0xa817e0, C4<0000000>, C4<0000000>;
v0xa46c40_0 .net *"_ivl_11", 0 0, L_0xa81b60;  1 drivers
L_0x7f52ae3a81c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xa46f10_0 .net *"_ivl_12", 0 0, L_0x7f52ae3a81c8;  1 drivers
L_0x7f52ae3a8210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xa073a0_0 .net *"_ivl_16", 6 0, L_0x7f52ae3a8210;  1 drivers
v0xa075e0_0 .net *"_ivl_4", 1 0, L_0xa81970;  1 drivers
v0xa077b0_0 .net *"_ivl_6", 8 0, L_0xa81a70;  1 drivers
L_0x7f52ae3a8180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xa07d10_0 .net *"_ivl_9", 1 0, L_0x7f52ae3a8180;  1 drivers
v0xa79a80_0 .net "areset", 0 0, L_0xa07740;  alias, 1 drivers
v0xa79b40_0 .net "clk", 0 0, v0xa80250_0;  1 drivers
v0xa79c00 .array "pht", 0 127, 1 0;
v0xa79cc0_0 .net "predict_history", 6 0, L_0xa81e10;  alias, 1 drivers
v0xa79da0_0 .var "predict_history_r", 6 0;
v0xa79e80_0 .net "predict_index", 6 0, L_0xa07c20;  1 drivers
v0xa79f60_0 .net "predict_pc", 6 0, L_0xa810a0;  alias, 1 drivers
v0xa7a040_0 .net "predict_taken", 0 0, L_0xa81c50;  alias, 1 drivers
v0xa7a100_0 .net "predict_valid", 0 0, v0xa7bc00_0;  alias, 1 drivers
v0xa7a1c0_0 .net "train_history", 6 0, L_0xa81650;  alias, 1 drivers
v0xa7a2a0_0 .net "train_index", 6 0, L_0xa33250;  1 drivers
v0xa7a380_0 .net "train_mispredicted", 0 0, L_0xa814f0;  alias, 1 drivers
v0xa7a440_0 .net "train_pc", 6 0, L_0xa817e0;  alias, 1 drivers
v0xa7a520_0 .net "train_taken", 0 0, L_0xa812d0;  alias, 1 drivers
v0xa7a5e0_0 .net "train_valid", 0 0, v0xa7c580_0;  alias, 1 drivers
E_0xa18c40 .event posedge, v0xa79a80_0, v0xa79b40_0;
L_0xa81970 .array/port v0xa79c00, L_0xa81a70;
L_0xa81a70 .concat [ 7 2 0 0], L_0xa07c20, L_0x7f52ae3a8180;
L_0xa81b60 .part L_0xa81970, 1, 1;
L_0xa81c50 .functor MUXZ 1, L_0x7f52ae3a81c8, L_0xa81b60, v0xa7bc00_0, C4<>;
L_0xa81e10 .functor MUXZ 7, L_0x7f52ae3a8210, v0xa79da0_0, v0xa7bc00_0, C4<>;
S_0xa32580 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0xa066b0;
 .timescale -12 -12;
v0xa46820_0 .var/i "i", 31 0;
S_0xa7a800 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0xa578e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0xa7a9b0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0xa07740 .functor BUFZ 1, v0xa7bcd0_0, C4<0>, C4<0>, C4<0>;
L_0x7f52ae3a80a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xa7b490_0 .net *"_ivl_10", 0 0, L_0x7f52ae3a80a8;  1 drivers
L_0x7f52ae3a80f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xa7b570_0 .net *"_ivl_14", 6 0, L_0x7f52ae3a80f0;  1 drivers
L_0x7f52ae3a8138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xa7b650_0 .net *"_ivl_18", 6 0, L_0x7f52ae3a8138;  1 drivers
L_0x7f52ae3a8018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xa7b710_0 .net *"_ivl_2", 6 0, L_0x7f52ae3a8018;  1 drivers
L_0x7f52ae3a8060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xa7b7f0_0 .net *"_ivl_6", 0 0, L_0x7f52ae3a8060;  1 drivers
v0xa7b920_0 .net "areset", 0 0, L_0xa07740;  alias, 1 drivers
v0xa7b9c0_0 .net "clk", 0 0, v0xa80250_0;  alias, 1 drivers
v0xa7ba90_0 .net "predict_pc", 6 0, L_0xa810a0;  alias, 1 drivers
v0xa7bb60_0 .var "predict_pc_r", 6 0;
v0xa7bc00_0 .var "predict_valid", 0 0;
v0xa7bcd0_0 .var "reset", 0 0;
v0xa7bd70_0 .net "tb_match", 0 0, L_0xa824b0;  alias, 1 drivers
v0xa7be30_0 .net "train_history", 6 0, L_0xa81650;  alias, 1 drivers
v0xa7bf20_0 .var "train_history_r", 6 0;
v0xa7bfe0_0 .net "train_mispredicted", 0 0, L_0xa814f0;  alias, 1 drivers
v0xa7c0b0_0 .var "train_mispredicted_r", 0 0;
v0xa7c150_0 .net "train_pc", 6 0, L_0xa817e0;  alias, 1 drivers
v0xa7c350_0 .var "train_pc_r", 6 0;
v0xa7c410_0 .net "train_taken", 0 0, L_0xa812d0;  alias, 1 drivers
v0xa7c4e0_0 .var "train_taken_r", 0 0;
v0xa7c580_0 .var "train_valid", 0 0;
v0xa7c650_0 .var "wavedrom_enable", 0 0;
v0xa7c6f0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0xa7c7d0_0 .var "wavedrom_title", 511 0;
E_0xa180e0/0 .event negedge, v0xa79b40_0;
E_0xa180e0/1 .event posedge, v0xa79b40_0;
E_0xa180e0 .event/or E_0xa180e0/0, E_0xa180e0/1;
L_0xa810a0 .functor MUXZ 7, L_0x7f52ae3a8018, v0xa7bb60_0, v0xa7bc00_0, C4<>;
L_0xa812d0 .functor MUXZ 1, L_0x7f52ae3a8060, v0xa7c4e0_0, v0xa7c580_0, C4<>;
L_0xa814f0 .functor MUXZ 1, L_0x7f52ae3a80a8, v0xa7c0b0_0, v0xa7c580_0, C4<>;
L_0xa81650 .functor MUXZ 7, L_0x7f52ae3a80f0, v0xa7bf20_0, v0xa7c580_0, C4<>;
L_0xa817e0 .functor MUXZ 7, L_0x7f52ae3a8138, v0xa7c350_0, v0xa7c580_0, C4<>;
S_0xa7aa70 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0xa7a800;
 .timescale -12 -12;
v0xa7acd0_0 .var/2u "arfail", 0 0;
v0xa7adb0_0 .var "async", 0 0;
v0xa7ae70_0 .var/2u "datafail", 0 0;
v0xa7af10_0 .var/2u "srfail", 0 0;
E_0xa17e90 .event posedge, v0xa79b40_0;
E_0x9f89f0 .event negedge, v0xa79b40_0;
TD_tb.stim1.reset_test ;
    %wait E_0xa17e90;
    %wait E_0xa17e90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa7bcd0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa17e90;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x9f89f0;
    %load/vec4 v0xa7bd70_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xa7ae70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa7bcd0_0, 0;
    %wait E_0xa17e90;
    %load/vec4 v0xa7bd70_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xa7acd0_0, 0, 1;
    %wait E_0xa17e90;
    %load/vec4 v0xa7bd70_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xa7af10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa7bcd0_0, 0;
    %load/vec4 v0xa7af10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xa7acd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xa7adb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xa7ae70_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xa7adb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xa7afd0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0xa7a800;
 .timescale -12 -12;
v0xa7b1d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xa7b2b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0xa7a800;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xa7ca50 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0xa578e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0xa7dc30_0 .net "areset", 0 0, L_0xa07740;  alias, 1 drivers
v0xa7dd40_0 .net "clk", 0 0, v0xa80250_0;  alias, 1 drivers
v0xa7de50 .array "counter_table", 127 0, 1 0;
v0xa7eed0_0 .var "global_history", 6 0;
v0xa7efb0_0 .var "predict_history", 6 0;
v0xa7f0e0_0 .net "predict_pc", 6 0, L_0xa810a0;  alias, 1 drivers
v0xa7f1f0_0 .var "predict_taken", 0 0;
v0xa7f2b0_0 .net "predict_valid", 0 0, v0xa7bc00_0;  alias, 1 drivers
v0xa7f3a0_0 .net "train_history", 6 0, L_0xa81650;  alias, 1 drivers
v0xa7f460_0 .net "train_mispredicted", 0 0, L_0xa814f0;  alias, 1 drivers
v0xa7f550_0 .net "train_pc", 6 0, L_0xa817e0;  alias, 1 drivers
v0xa7f660_0 .net "train_taken", 0 0, L_0xa812d0;  alias, 1 drivers
v0xa7f750_0 .net "train_valid", 0 0, v0xa7c580_0;  alias, 1 drivers
v0xa7de50_0 .array/port v0xa7de50, 0;
E_0xa5f760/0 .event anyedge, v0xa7a100_0, v0xa7eed0_0, v0xa79f60_0, v0xa7de50_0;
v0xa7de50_1 .array/port v0xa7de50, 1;
v0xa7de50_2 .array/port v0xa7de50, 2;
v0xa7de50_3 .array/port v0xa7de50, 3;
v0xa7de50_4 .array/port v0xa7de50, 4;
E_0xa5f760/1 .event anyedge, v0xa7de50_1, v0xa7de50_2, v0xa7de50_3, v0xa7de50_4;
v0xa7de50_5 .array/port v0xa7de50, 5;
v0xa7de50_6 .array/port v0xa7de50, 6;
v0xa7de50_7 .array/port v0xa7de50, 7;
v0xa7de50_8 .array/port v0xa7de50, 8;
E_0xa5f760/2 .event anyedge, v0xa7de50_5, v0xa7de50_6, v0xa7de50_7, v0xa7de50_8;
v0xa7de50_9 .array/port v0xa7de50, 9;
v0xa7de50_10 .array/port v0xa7de50, 10;
v0xa7de50_11 .array/port v0xa7de50, 11;
v0xa7de50_12 .array/port v0xa7de50, 12;
E_0xa5f760/3 .event anyedge, v0xa7de50_9, v0xa7de50_10, v0xa7de50_11, v0xa7de50_12;
v0xa7de50_13 .array/port v0xa7de50, 13;
v0xa7de50_14 .array/port v0xa7de50, 14;
v0xa7de50_15 .array/port v0xa7de50, 15;
v0xa7de50_16 .array/port v0xa7de50, 16;
E_0xa5f760/4 .event anyedge, v0xa7de50_13, v0xa7de50_14, v0xa7de50_15, v0xa7de50_16;
v0xa7de50_17 .array/port v0xa7de50, 17;
v0xa7de50_18 .array/port v0xa7de50, 18;
v0xa7de50_19 .array/port v0xa7de50, 19;
v0xa7de50_20 .array/port v0xa7de50, 20;
E_0xa5f760/5 .event anyedge, v0xa7de50_17, v0xa7de50_18, v0xa7de50_19, v0xa7de50_20;
v0xa7de50_21 .array/port v0xa7de50, 21;
v0xa7de50_22 .array/port v0xa7de50, 22;
v0xa7de50_23 .array/port v0xa7de50, 23;
v0xa7de50_24 .array/port v0xa7de50, 24;
E_0xa5f760/6 .event anyedge, v0xa7de50_21, v0xa7de50_22, v0xa7de50_23, v0xa7de50_24;
v0xa7de50_25 .array/port v0xa7de50, 25;
v0xa7de50_26 .array/port v0xa7de50, 26;
v0xa7de50_27 .array/port v0xa7de50, 27;
v0xa7de50_28 .array/port v0xa7de50, 28;
E_0xa5f760/7 .event anyedge, v0xa7de50_25, v0xa7de50_26, v0xa7de50_27, v0xa7de50_28;
v0xa7de50_29 .array/port v0xa7de50, 29;
v0xa7de50_30 .array/port v0xa7de50, 30;
v0xa7de50_31 .array/port v0xa7de50, 31;
v0xa7de50_32 .array/port v0xa7de50, 32;
E_0xa5f760/8 .event anyedge, v0xa7de50_29, v0xa7de50_30, v0xa7de50_31, v0xa7de50_32;
v0xa7de50_33 .array/port v0xa7de50, 33;
v0xa7de50_34 .array/port v0xa7de50, 34;
v0xa7de50_35 .array/port v0xa7de50, 35;
v0xa7de50_36 .array/port v0xa7de50, 36;
E_0xa5f760/9 .event anyedge, v0xa7de50_33, v0xa7de50_34, v0xa7de50_35, v0xa7de50_36;
v0xa7de50_37 .array/port v0xa7de50, 37;
v0xa7de50_38 .array/port v0xa7de50, 38;
v0xa7de50_39 .array/port v0xa7de50, 39;
v0xa7de50_40 .array/port v0xa7de50, 40;
E_0xa5f760/10 .event anyedge, v0xa7de50_37, v0xa7de50_38, v0xa7de50_39, v0xa7de50_40;
v0xa7de50_41 .array/port v0xa7de50, 41;
v0xa7de50_42 .array/port v0xa7de50, 42;
v0xa7de50_43 .array/port v0xa7de50, 43;
v0xa7de50_44 .array/port v0xa7de50, 44;
E_0xa5f760/11 .event anyedge, v0xa7de50_41, v0xa7de50_42, v0xa7de50_43, v0xa7de50_44;
v0xa7de50_45 .array/port v0xa7de50, 45;
v0xa7de50_46 .array/port v0xa7de50, 46;
v0xa7de50_47 .array/port v0xa7de50, 47;
v0xa7de50_48 .array/port v0xa7de50, 48;
E_0xa5f760/12 .event anyedge, v0xa7de50_45, v0xa7de50_46, v0xa7de50_47, v0xa7de50_48;
v0xa7de50_49 .array/port v0xa7de50, 49;
v0xa7de50_50 .array/port v0xa7de50, 50;
v0xa7de50_51 .array/port v0xa7de50, 51;
v0xa7de50_52 .array/port v0xa7de50, 52;
E_0xa5f760/13 .event anyedge, v0xa7de50_49, v0xa7de50_50, v0xa7de50_51, v0xa7de50_52;
v0xa7de50_53 .array/port v0xa7de50, 53;
v0xa7de50_54 .array/port v0xa7de50, 54;
v0xa7de50_55 .array/port v0xa7de50, 55;
v0xa7de50_56 .array/port v0xa7de50, 56;
E_0xa5f760/14 .event anyedge, v0xa7de50_53, v0xa7de50_54, v0xa7de50_55, v0xa7de50_56;
v0xa7de50_57 .array/port v0xa7de50, 57;
v0xa7de50_58 .array/port v0xa7de50, 58;
v0xa7de50_59 .array/port v0xa7de50, 59;
v0xa7de50_60 .array/port v0xa7de50, 60;
E_0xa5f760/15 .event anyedge, v0xa7de50_57, v0xa7de50_58, v0xa7de50_59, v0xa7de50_60;
v0xa7de50_61 .array/port v0xa7de50, 61;
v0xa7de50_62 .array/port v0xa7de50, 62;
v0xa7de50_63 .array/port v0xa7de50, 63;
v0xa7de50_64 .array/port v0xa7de50, 64;
E_0xa5f760/16 .event anyedge, v0xa7de50_61, v0xa7de50_62, v0xa7de50_63, v0xa7de50_64;
v0xa7de50_65 .array/port v0xa7de50, 65;
v0xa7de50_66 .array/port v0xa7de50, 66;
v0xa7de50_67 .array/port v0xa7de50, 67;
v0xa7de50_68 .array/port v0xa7de50, 68;
E_0xa5f760/17 .event anyedge, v0xa7de50_65, v0xa7de50_66, v0xa7de50_67, v0xa7de50_68;
v0xa7de50_69 .array/port v0xa7de50, 69;
v0xa7de50_70 .array/port v0xa7de50, 70;
v0xa7de50_71 .array/port v0xa7de50, 71;
v0xa7de50_72 .array/port v0xa7de50, 72;
E_0xa5f760/18 .event anyedge, v0xa7de50_69, v0xa7de50_70, v0xa7de50_71, v0xa7de50_72;
v0xa7de50_73 .array/port v0xa7de50, 73;
v0xa7de50_74 .array/port v0xa7de50, 74;
v0xa7de50_75 .array/port v0xa7de50, 75;
v0xa7de50_76 .array/port v0xa7de50, 76;
E_0xa5f760/19 .event anyedge, v0xa7de50_73, v0xa7de50_74, v0xa7de50_75, v0xa7de50_76;
v0xa7de50_77 .array/port v0xa7de50, 77;
v0xa7de50_78 .array/port v0xa7de50, 78;
v0xa7de50_79 .array/port v0xa7de50, 79;
v0xa7de50_80 .array/port v0xa7de50, 80;
E_0xa5f760/20 .event anyedge, v0xa7de50_77, v0xa7de50_78, v0xa7de50_79, v0xa7de50_80;
v0xa7de50_81 .array/port v0xa7de50, 81;
v0xa7de50_82 .array/port v0xa7de50, 82;
v0xa7de50_83 .array/port v0xa7de50, 83;
v0xa7de50_84 .array/port v0xa7de50, 84;
E_0xa5f760/21 .event anyedge, v0xa7de50_81, v0xa7de50_82, v0xa7de50_83, v0xa7de50_84;
v0xa7de50_85 .array/port v0xa7de50, 85;
v0xa7de50_86 .array/port v0xa7de50, 86;
v0xa7de50_87 .array/port v0xa7de50, 87;
v0xa7de50_88 .array/port v0xa7de50, 88;
E_0xa5f760/22 .event anyedge, v0xa7de50_85, v0xa7de50_86, v0xa7de50_87, v0xa7de50_88;
v0xa7de50_89 .array/port v0xa7de50, 89;
v0xa7de50_90 .array/port v0xa7de50, 90;
v0xa7de50_91 .array/port v0xa7de50, 91;
v0xa7de50_92 .array/port v0xa7de50, 92;
E_0xa5f760/23 .event anyedge, v0xa7de50_89, v0xa7de50_90, v0xa7de50_91, v0xa7de50_92;
v0xa7de50_93 .array/port v0xa7de50, 93;
v0xa7de50_94 .array/port v0xa7de50, 94;
v0xa7de50_95 .array/port v0xa7de50, 95;
v0xa7de50_96 .array/port v0xa7de50, 96;
E_0xa5f760/24 .event anyedge, v0xa7de50_93, v0xa7de50_94, v0xa7de50_95, v0xa7de50_96;
v0xa7de50_97 .array/port v0xa7de50, 97;
v0xa7de50_98 .array/port v0xa7de50, 98;
v0xa7de50_99 .array/port v0xa7de50, 99;
v0xa7de50_100 .array/port v0xa7de50, 100;
E_0xa5f760/25 .event anyedge, v0xa7de50_97, v0xa7de50_98, v0xa7de50_99, v0xa7de50_100;
v0xa7de50_101 .array/port v0xa7de50, 101;
v0xa7de50_102 .array/port v0xa7de50, 102;
v0xa7de50_103 .array/port v0xa7de50, 103;
v0xa7de50_104 .array/port v0xa7de50, 104;
E_0xa5f760/26 .event anyedge, v0xa7de50_101, v0xa7de50_102, v0xa7de50_103, v0xa7de50_104;
v0xa7de50_105 .array/port v0xa7de50, 105;
v0xa7de50_106 .array/port v0xa7de50, 106;
v0xa7de50_107 .array/port v0xa7de50, 107;
v0xa7de50_108 .array/port v0xa7de50, 108;
E_0xa5f760/27 .event anyedge, v0xa7de50_105, v0xa7de50_106, v0xa7de50_107, v0xa7de50_108;
v0xa7de50_109 .array/port v0xa7de50, 109;
v0xa7de50_110 .array/port v0xa7de50, 110;
v0xa7de50_111 .array/port v0xa7de50, 111;
v0xa7de50_112 .array/port v0xa7de50, 112;
E_0xa5f760/28 .event anyedge, v0xa7de50_109, v0xa7de50_110, v0xa7de50_111, v0xa7de50_112;
v0xa7de50_113 .array/port v0xa7de50, 113;
v0xa7de50_114 .array/port v0xa7de50, 114;
v0xa7de50_115 .array/port v0xa7de50, 115;
v0xa7de50_116 .array/port v0xa7de50, 116;
E_0xa5f760/29 .event anyedge, v0xa7de50_113, v0xa7de50_114, v0xa7de50_115, v0xa7de50_116;
v0xa7de50_117 .array/port v0xa7de50, 117;
v0xa7de50_118 .array/port v0xa7de50, 118;
v0xa7de50_119 .array/port v0xa7de50, 119;
v0xa7de50_120 .array/port v0xa7de50, 120;
E_0xa5f760/30 .event anyedge, v0xa7de50_117, v0xa7de50_118, v0xa7de50_119, v0xa7de50_120;
v0xa7de50_121 .array/port v0xa7de50, 121;
v0xa7de50_122 .array/port v0xa7de50, 122;
v0xa7de50_123 .array/port v0xa7de50, 123;
v0xa7de50_124 .array/port v0xa7de50, 124;
E_0xa5f760/31 .event anyedge, v0xa7de50_121, v0xa7de50_122, v0xa7de50_123, v0xa7de50_124;
v0xa7de50_125 .array/port v0xa7de50, 125;
v0xa7de50_126 .array/port v0xa7de50, 126;
v0xa7de50_127 .array/port v0xa7de50, 127;
E_0xa5f760/32 .event anyedge, v0xa7de50_125, v0xa7de50_126, v0xa7de50_127;
E_0xa5f760 .event/or E_0xa5f760/0, E_0xa5f760/1, E_0xa5f760/2, E_0xa5f760/3, E_0xa5f760/4, E_0xa5f760/5, E_0xa5f760/6, E_0xa5f760/7, E_0xa5f760/8, E_0xa5f760/9, E_0xa5f760/10, E_0xa5f760/11, E_0xa5f760/12, E_0xa5f760/13, E_0xa5f760/14, E_0xa5f760/15, E_0xa5f760/16, E_0xa5f760/17, E_0xa5f760/18, E_0xa5f760/19, E_0xa5f760/20, E_0xa5f760/21, E_0xa5f760/22, E_0xa5f760/23, E_0xa5f760/24, E_0xa5f760/25, E_0xa5f760/26, E_0xa5f760/27, E_0xa5f760/28, E_0xa5f760/29, E_0xa5f760/30, E_0xa5f760/31, E_0xa5f760/32;
S_0xa7d1a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 46, 4 46 0, S_0xa7ca50;
 .timescale 0 0;
v0xa7d3a0_0 .var/i "i", 31 0;
S_0xa7d4a0 .scope function.vec4.s2, "counter_dec" "counter_dec" 4 32, 4 32 0, S_0xa7ca50;
 .timescale 0 0;
; Variable counter_dec is vec4 return value of scope S_0xa7d4a0
v0xa7d780_0 .var "ctr", 1 0;
TD_tb.top_module1.counter_dec ;
    %load/vec4 v0xa7d780_0;
    %cmpi/u 0, 0, 2;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.10, 5;
    %load/vec4 v0xa7d780_0;
    %subi 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to counter_dec (store_vec4_to_lval)
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0xa7d780_0;
    %ret/vec4 0, 0, 2;  Assign to counter_dec (store_vec4_to_lval)
T_3.11 ;
    %end;
S_0xa7d860 .scope function.vec4.s2, "counter_inc" "counter_inc" 4 21, 4 21 0, S_0xa7ca50;
 .timescale 0 0;
; Variable counter_inc is vec4 return value of scope S_0xa7d860
v0xa7db50_0 .var "ctr", 1 0;
TD_tb.top_module1.counter_inc ;
    %load/vec4 v0xa7db50_0;
    %cmpi/u 3, 0, 2;
    %jmp/0xz  T_4.12, 5;
    %load/vec4 v0xa7db50_0;
    %addi 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to counter_inc (store_vec4_to_lval)
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0xa7db50_0;
    %ret/vec4 0, 0, 2;  Assign to counter_inc (store_vec4_to_lval)
T_4.13 ;
    %end;
S_0xa7fa00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0xa578e0;
 .timescale -12 -12;
E_0xa5fa50 .event anyedge, v0xa80800_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_5.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.15, 5;
    %jmp/1 T_5.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xa80800_0;
    %nor/r;
    %assign/vec4 v0xa80800_0, 0;
    %wait E_0xa5fa50;
    %jmp T_5.14;
T_5.15 ;
    %pop/vec4 1;
    %end;
    .scope S_0xa7a800;
T_6 ;
    %wait E_0xa17e90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa7bcd0_0, 0;
    %wait E_0xa17e90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa7bcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa7bc00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa7c0b0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0xa7bf20_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xa7c350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa7c4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa7c580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa7bc00_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xa7bb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa7adb0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xa7aa70;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0xa7b2b0;
    %join;
    %wait E_0xa17e90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa7bcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa7bc00_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xa7bb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa7bc00_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xa7bf20_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xa7c350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa7c4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa7c580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa7c0b0_0, 0;
    %wait E_0x9f89f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa7bcd0_0, 0;
    %wait E_0xa17e90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa7c580_0, 0;
    %wait E_0xa17e90;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0xa7bf20_0, 0;
    %wait E_0xa17e90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa7c580_0, 0;
    %pushi/vec4 4, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa17e90;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xa7bf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa7c4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa7c580_0, 0;
    %wait E_0xa17e90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa7c580_0, 0;
    %pushi/vec4 8, 0, 32;
T_6.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.3, 5;
    %jmp/1 T_6.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa17e90;
    %jmp T_6.2;
T_6.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xa7b2b0;
    %join;
    %wait E_0xa17e90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa7bcd0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xa7bb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa7bc00_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xa7bf20_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xa7c350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa7c4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa7c580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa7c0b0_0, 0;
    %wait E_0x9f89f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa7bcd0_0, 0;
    %wait E_0xa17e90;
    %wait E_0xa17e90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa7c580_0, 0;
    %wait E_0xa17e90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa7c580_0, 0;
    %wait E_0xa17e90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa7c580_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0xa7bf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa7c4e0_0, 0;
    %wait E_0xa17e90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa7c580_0, 0;
    %pushi/vec4 4, 0, 32;
T_6.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.5, 5;
    %jmp/1 T_6.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa17e90;
    %jmp T_6.4;
T_6.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xa7bf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa7c4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa7c580_0, 0;
    %wait E_0xa17e90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa7c580_0, 0;
    %wait E_0xa17e90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa7c580_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0xa7bf20_0, 0;
    %wait E_0xa17e90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa7c580_0, 0;
    %pushi/vec4 3, 0, 32;
T_6.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.7, 5;
    %jmp/1 T_6.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa17e90;
    %jmp T_6.6;
T_6.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xa7b2b0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_6.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.9, 5;
    %jmp/1 T_6.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa180e0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0xa7c580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa7c4e0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xa7c350_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xa7bb60_0, 0;
    %assign/vec4 v0xa7bc00_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0xa7bf20_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0xa7c0b0_0, 0;
    %jmp T_6.8;
T_6.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xa066b0;
T_7 ;
    %wait E_0xa18c40;
    %load/vec4 v0xa79a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_1, S_0xa32580;
    %jmp t_0;
    .scope S_0xa32580;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa46820_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0xa46820_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0xa46820_0;
    %store/vec4a v0xa79c00, 4, 0;
T_7.4 ; for-loop step statement
    %load/vec4 v0xa46820_0;
    %addi 1, 0, 32;
    %store/vec4 v0xa46820_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0xa066b0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xa79da0_0, 0, 7;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xa7a100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0xa79da0_0;
    %load/vec4 v0xa7a040_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xa79da0_0, 0;
T_7.5 ;
    %load/vec4 v0xa7a5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0xa7a2a0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xa79c00, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_7.11, 5;
    %load/vec4 v0xa7a520_0;
    %and;
T_7.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %load/vec4 v0xa7a2a0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xa79c00, 4;
    %addi 1, 0, 2;
    %load/vec4 v0xa7a2a0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xa79c00, 0, 4;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0xa7a2a0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xa79c00, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_7.14, 5;
    %load/vec4 v0xa7a520_0;
    %nor/r;
    %and;
T_7.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %load/vec4 v0xa7a2a0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xa79c00, 4;
    %subi 1, 0, 2;
    %load/vec4 v0xa7a2a0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xa79c00, 0, 4;
T_7.12 ;
T_7.10 ;
    %load/vec4 v0xa7a380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %load/vec4 v0xa7a1c0_0;
    %load/vec4 v0xa7a520_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xa79da0_0, 0;
T_7.15 ;
T_7.7 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xa7ca50;
T_8 ;
    %wait E_0xa18c40;
    %load/vec4 v0xa7dc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xa7eed0_0, 0;
    %fork t_3, S_0xa7d1a0;
    %jmp t_2;
    .scope S_0xa7d1a0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa7d3a0_0, 0, 32;
T_8.2 ; Top of for-loop 
    %load/vec4 v0xa7d3a0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0xa7d3a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xa7de50, 0, 4;
T_8.4 ; for-loop step statement
    %load/vec4 v0xa7d3a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xa7d3a0_0, 0, 32;
    %jmp T_8.2;
T_8.3 ; for-loop exit label
    %end;
    .scope S_0xa7ca50;
t_2 %join;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xa7f750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %load/vec4 v0xa7f660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %load/vec4 v0xa7f550_0;
    %load/vec4 v0xa7f3a0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xa7de50, 4;
    %store/vec4 v0xa7db50_0, 0, 2;
    %callf/vec4 TD_tb.top_module1.counter_inc, S_0xa7d860;
    %load/vec4 v0xa7f550_0;
    %load/vec4 v0xa7f3a0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xa7de50, 0, 4;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0xa7f550_0;
    %load/vec4 v0xa7f3a0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xa7de50, 4;
    %store/vec4 v0xa7d780_0, 0, 2;
    %callf/vec4 TD_tb.top_module1.counter_dec, S_0xa7d4a0;
    %load/vec4 v0xa7f550_0;
    %load/vec4 v0xa7f3a0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xa7de50, 0, 4;
T_8.8 ;
    %load/vec4 v0xa7f460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %load/vec4 v0xa7eed0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0xa7f660_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xa7eed0_0, 0;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0xa7eed0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0xa7f750_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.11, 8;
    %load/vec4 v0xa7f660_0;
    %jmp/1 T_8.12, 8;
T_8.11 ; End of true expr.
    %load/vec4 v0xa7f1f0_0;
    %jmp/0 T_8.12, 8;
 ; End of false expr.
    %blend;
T_8.12;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xa7eed0_0, 0;
T_8.10 ;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v0xa7f2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.13, 8;
    %load/vec4 v0xa7eed0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0xa7f0e0_0;
    %load/vec4 v0xa7eed0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xa7de50, 4;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xa7eed0_0, 0;
T_8.13 ;
T_8.6 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xa7ca50;
T_9 ;
    %wait E_0xa5f760;
    %load/vec4 v0xa7f2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0xa7eed0_0;
    %store/vec4 v0xa7efb0_0, 0, 7;
    %load/vec4 v0xa7f0e0_0;
    %load/vec4 v0xa7eed0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xa7de50, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0xa7f1f0_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xa7efb0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa7f1f0_0, 0, 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0xa578e0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa80250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa80800_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0xa578e0;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0xa80250_0;
    %inv;
    %store/vec4 v0xa80250_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0xa578e0;
T_12 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0xa7b9c0_0, v0xa80a70_0, v0xa80250_0, v0xa801b0_0, v0xa806c0_0, v0xa804e0_0, v0xa80dd0_0, v0xa80d30_0, v0xa80bd0_0, v0xa80b10_0, v0xa80c70_0, v0xa80620_0, v0xa80580_0, v0xa80440_0, v0xa802f0_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0xa578e0;
T_13 ;
    %load/vec4 v0xa80760_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0xa80760_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa80760_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_13.1 ;
    %load/vec4 v0xa80760_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0xa80760_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xa80760_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_13.3 ;
    %load/vec4 v0xa80760_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xa80760_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xa80760_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xa80760_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0xa578e0;
T_14 ;
    %wait E_0xa180e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa80760_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa80760_0, 4, 32;
    %load/vec4 v0xa808c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0xa80760_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa80760_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa80760_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa80760_0, 4, 32;
T_14.0 ;
    %load/vec4 v0xa80620_0;
    %load/vec4 v0xa80620_0;
    %load/vec4 v0xa80580_0;
    %xor;
    %load/vec4 v0xa80620_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0xa80760_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa80760_0, 4, 32;
T_14.6 ;
    %load/vec4 v0xa80760_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa80760_0, 4, 32;
T_14.4 ;
    %load/vec4 v0xa80440_0;
    %load/vec4 v0xa80440_0;
    %load/vec4 v0xa802f0_0;
    %xor;
    %load/vec4 v0xa80440_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.8, 6;
    %load/vec4 v0xa80760_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa80760_0, 4, 32;
T_14.10 ;
    %load/vec4 v0xa80760_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa80760_0, 4, 32;
T_14.8 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/gshare/iter0/response1/top_module.sv";
