$date
	Tue Mar 08 16:44:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module gpio_expander_tb $end
$var wire 8 ! pad [7:0] $end
$var wire 1 " mosi $end
$var reg 1 # clk $end
$var reg 1 $ miso $end
$var reg 16 % reg_miso_tb [15:0] $end
$var reg 16 & reg_mosi_tb [15:0] $end
$var reg 1 ' resetn $end
$var reg 1 ( sclk $end
$var reg 1 ) ss $end
$scope function spi_xfer $end
$upscope $end
$scope module bridge $end
$var wire 8 * e_a [7:0] $end
$var wire 8 + e_oe [7:0] $end
$var wire 1 , e_pclk_b $end
$var wire 8 - e_pd [7:0] $end
$var wire 8 . e_pu [7:0] $end
$var wire 1 / miso $end
$var wire 1 " mosi $end
$var wire 8 0 pad [7:0] $end
$var wire 1 ' resetn $end
$var wire 1 ( sclk $end
$var wire 1 ) ss $end
$var wire 8 1 e_y [7:0] $end
$var wire 1 2 e_pwrite $end
$var wire 8 3 e_pwdata [7:0] $end
$var wire 2 4 e_psel [1:0] $end
$var wire 1 5 e_presetn $end
$var wire 1 6 e_pready $end
$var wire 8 7 e_prdata [7:0] $end
$var wire 1 8 e_penable $end
$var wire 1 9 e_pclk_a $end
$var wire 3 : e_paddr [2:0] $end
$scope module bank0 $end
$var wire 8 ; a [7:0] $end
$var wire 8 < oe [7:0] $end
$var wire 1 , pclk $end
$var wire 8 = pd [7:0] $end
$var wire 8 > pu [7:0] $end
$var wire 1 ? read_en $end
$var wire 1 @ write_en $end
$var wire 8 A y [7:0] $end
$var wire 1 B sel_bank $end
$var wire 1 2 pwrite $end
$var wire 8 C pwdata [7:0] $end
$var wire 2 D pselx [1:0] $end
$var wire 1 5 presetn $end
$var wire 1 6 pready $end
$var wire 1 8 penable $end
$var wire 3 E paddr [2:0] $end
$var reg 2 F addr_bank [1:0] $end
$var reg 2 G counter [1:0] $end
$var reg 8 H prdata [7:0] $end
$var reg 1 I pready_reg $end
$var reg 8 J reg_a [7:0] $end
$var reg 8 K reg_oe [7:0] $end
$var reg 8 L reg_pd [7:0] $end
$var reg 8 M reg_pu [7:0] $end
$var reg 8 N reg_y [7:0] $end
$upscope $end
$scope module bridge $end
$var wire 1 9 b_pclk $end
$var wire 8 O b_prdata [7:0] $end
$var wire 1 6 b_pready $end
$var wire 1 5 b_presetn $end
$var wire 1 / miso $end
$var wire 1 " mosi $end
$var wire 1 ' resetn $end
$var wire 1 ( sclk $end
$var wire 1 ) ss $end
$var wire 1 P en_reg_psel $end
$var wire 1 Q en_pwrite $end
$var wire 1 R en_psel_w $end
$var wire 1 S en_psel_r $end
$var wire 1 T en_prdata $end
$var wire 1 U en_penable_w $end
$var wire 1 V en_penable_r $end
$var wire 1 W en_paddr $end
$var wire 8 X b_pwdata [7:0] $end
$var reg 3 Y b_paddr [2:0] $end
$var reg 1 8 b_penable $end
$var reg 2 Z b_psel [1:0] $end
$var reg 1 2 b_pwrite $end
$var reg 4 [ counter_spi [3:0] $end
$var reg 1 \ off_signal $end
$var reg 16 ] reg_miso [15:0] $end
$var reg 16 ^ reg_mosi [15:0] $end
$var reg 2 _ reg_psel [1:0] $end
$upscope $end
$scope module pin0 $end
$var wire 1 ` a $end
$var wire 1 a oe $end
$var wire 1 b pad $end
$var wire 1 c pd $end
$var wire 1 d pu $end
$var wire 1 e y $end
$upscope $end
$scope module pin1 $end
$var wire 1 f a $end
$var wire 1 g oe $end
$var wire 1 h pad $end
$var wire 1 i pd $end
$var wire 1 j pu $end
$var wire 1 k y $end
$upscope $end
$scope module pin2 $end
$var wire 1 l a $end
$var wire 1 m oe $end
$var wire 1 n pad $end
$var wire 1 o pd $end
$var wire 1 p pu $end
$var wire 1 q y $end
$upscope $end
$scope module pin3 $end
$var wire 1 r a $end
$var wire 1 s oe $end
$var wire 1 t pad $end
$var wire 1 u pd $end
$var wire 1 v pu $end
$var wire 1 w y $end
$upscope $end
$scope module pin4 $end
$var wire 1 x a $end
$var wire 1 y oe $end
$var wire 1 z pad $end
$var wire 1 { pd $end
$var wire 1 | pu $end
$var wire 1 } y $end
$upscope $end
$scope module pin5 $end
$var wire 1 ~ a $end
$var wire 1 !" oe $end
$var wire 1 "" pad $end
$var wire 1 #" pd $end
$var wire 1 $" pu $end
$var wire 1 %" y $end
$upscope $end
$scope module pin6 $end
$var wire 1 &" a $end
$var wire 1 '" oe $end
$var wire 1 (" pad $end
$var wire 1 )" pd $end
$var wire 1 *" pu $end
$var wire 1 +" y $end
$upscope $end
$scope module pin7 $end
$var wire 1 ," a $end
$var wire 1 -" oe $end
$var wire 1 ." pad $end
$var wire 1 /" pd $end
$var wire 1 0" pu $end
$var wire 1 1" y $end
$upscope $end
$upscope $end
$scope task read_reg $end
$var reg 7 2" addr [6:0] $end
$var integer 32 3" i [31:0] $end
$upscope $end
$scope task write_reg $end
$var reg 7 4" addr [6:0] $end
$var reg 8 5" data [7:0] $end
$var integer 32 6" i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
x1"
z0"
z/"
x."
z-"
z,"
x+"
z*"
z)"
x("
z'"
z&"
x%"
z$"
z#"
x""
z!"
z~
x}
z|
z{
xz
zy
zx
xw
zv
zu
xt
zs
zr
xq
zp
zo
xn
zm
zl
xk
zj
zi
xh
zg
zf
xe
zd
zc
xb
za
z`
bx _
bx ^
bx ]
x\
bx [
bx Z
bx Y
bx X
xW
xV
0U
xT
xS
xR
xQ
xP
bx O
bx N
bx M
bx L
bx K
bx J
xI
bx H
bx G
b1 F
bx E
bx D
bx C
xB
bz A
x@
x?
bx >
bx =
bx <
bx ;
bx :
09
x8
bx 7
x6
15
bx 4
bx 3
x2
bx 1
bx 0
x/
bz .
bz -
0,
bz +
bz *
1)
0(
1'
b0 &
b0 %
x$
0#
0"
bx !
$end
#3000
b0 7
b0 H
b0 O
0?
0R
0S
0V
06
0B
0@
0Q
0W
0T
0P
b0 3
b0 C
b0 X
b0 ;
b0 J
b0 >
b0 M
b0 =
b0 L
b0 <
b0 K
0I
b0 G
b0 N
0\
b0 4
b0 D
b0 Z
08
b0 _
b0 :
b0 E
b0 Y
02
b0 [
b0 ^
b0 ]
05
0'
#6000
15
1'
#10000
1#
#20000
0#
#30000
1#
#40000
0#
#50000
1#
#60000
0#
#70000
1#
#80000
0#
#90000
1#
#100000
0#
#106000
b100000 2"
#110000
b0 3"
b10000000000000 &
0)
1#
#120000
0#
#130000
1Q
bz N
b1 [
1,
19
1(
1#
#140000
bx %
b100000000000000 &
0#
#150000
b1 3"
0,
09
0(
1#
#160000
0#
#170000
0Q
b10 [
bx0 %
1,
19
1(
1#
#180000
1"
bx %
b1000000000000000 &
0#
#190000
b10 3"
0,
09
0(
1#
#200000
0#
#210000
1P
b1 3
b1 C
b1 X
b11 [
b1 ^
bx0 %
1,
19
1(
1#
#220000
0"
bx %
b0 &
0#
#230000
b10 3
b10 C
b10 X
b1 _
b10 ^
b11 3"
0,
09
0(
1#
#240000
0#
#250000
0P
b100 [
bx0 %
1,
19
1(
1#
#260000
bx %
0#
#270000
b100 3
b100 C
b100 X
b100 ^
b100 3"
0,
09
0(
1#
#280000
0#
#290000
b101 [
bx0 %
1,
19
1(
1#
#300000
bx %
0#
#310000
b1000 3
b1000 C
b1000 X
b1000 ^
b101 3"
0,
09
0(
1#
#320000
0#
#330000
1S
1W
b110 [
bx0 %
1,
19
1(
1#
#340000
bx %
0#
#350000
b10000 3
b10000 C
b10000 X
b10000 ^
b110 3"
0,
09
0(
1#
#360000
0#
#370000
1?
0S
1V
1B
0W
b1 4
b1 D
b1 Z
b111 [
bx0 %
1,
19
1(
1#
#380000
bx %
0#
#390000
b100000 3
b100000 C
b100000 X
b100000 ^
b111 3"
0,
09
0(
1#
#400000
0#
#410000
1\
16
0V
b1 G
1I
18
b1000 [
bx0 %
1,
19
1(
1#
#420000
bx %
0#
#430000
b1000000 3
b1000000 C
b1000000 X
b1000000 ^
b1000 3"
0,
09
0(
1#
#440000
0#
#450000
06
0?
0B
1T
b0 G
b0 4
b0 D
b0 Z
08
b1001 [
bx0 %
1,
19
1(
1#
#460000
bx %
0#
#470000
b10000000 3
b10000000 C
b10000000 X
b10000000 ^
b1001 3"
0,
09
0(
1#
#480000
0#
#490000
0T
0I
0\
b1010 [
bx0 %
1,
19
1(
1#
#500000
bx %
0#
#510000
b0 3
b0 C
b0 X
b100000000 ^
b1010 3"
0,
09
0(
1#
#520000
0#
#530000
b1011 [
bx0 %
1,
19
1(
1#
#540000
bx %
0#
#550000
b1000000000 ^
b1011 3"
0,
09
0(
1#
#560000
0#
#570000
b1100 [
bx0 %
1,
19
1(
1#
#580000
bx %
0#
#590000
b10000000000 ^
b1100 3"
0,
09
0(
1#
#600000
0#
#610000
b1101 [
bx0 %
1,
19
1(
1#
#620000
bx %
0#
#630000
b100000000000 ^
b1101 3"
0,
09
0(
1#
#640000
0#
#650000
b1110 [
bx0 %
1,
19
1(
1#
#660000
bx %
0#
#670000
b1000000000000 ^
b1110 3"
0,
09
0(
1#
#680000
0#
#690000
b1111 [
bx0 %
1,
19
1(
1#
#700000
bx %
0#
#710000
b10000000000000 ^
b1111 3"
0,
09
0(
1#
#720000
0#
#730000
b0 [
bx0 %
1,
19
1(
1#
#740000
bx %
0#
#750000
b10000 3"
0,
09
0(
1#
#760000
0#
#770000
1)
1#
#780000
0#
#790000
1#
#800000
0#
#810000
1#
#820000
0#
#830000
1#
#840000
0#
#850000
1#
#860000
0#
#870000
1#
#880000
0#
#890000
1#
#900000
0#
#910000
1#
#920000
0#
#930000
1#
#940000
0#
#950000
1#
#960000
0#
#970000
1#
#980000
0#
#990000
1#
#1000000
0#
#1010000
1#
#1020000
0#
#1030000
1#
#1040000
0#
#1050000
1#
#1060000
0#
#1070000
1#
#1080000
0#
#1090000
1#
#1100000
0#
#1110000
1#
#1120000
0#
#1130000
1#
#1140000
0#
#1150000
1#
#1160000
0#
#1170000
1#
#1180000
0#
#1190000
1#
#1200000
0#
#1210000
1#
#1220000
0#
#1230000
1#
#1240000
0#
#1250000
1#
#1260000
0#
#1270000
1#
