# Ingenic JZ4730 (XBurst MIPS32r1-compatibe core)

set  CPM_BASE_ADDR              0xb0000000
set  CPM_CFCR                   [expr   $CPM_BASE_ADDR  + 0x0000]
set  CPM_PLCR1                  [expr   $CPM_BASE_ADDR  + 0x0010]

set  WDT_BASE_ADDR              0xb0004000
set  WDT_WTCSR                  [expr   $WDT_BASE_ADDR  + 0x00]
set  WDT_WTCNT                  [expr   $WDT_BASE_ADDR  + 0x04]

set  GPIO_BASE_ADDR             0xb0010000

set  UART0_BASE_ADDR            0xb0030000
set  UART0_DLLR                 [expr   $UART0_BASE_ADDR  + 0x00]
set  UART0_DLHR                 [expr   $UART0_BASE_ADDR  + 0x04]
set  UART0_IER                  [expr   $UART0_BASE_ADDR  + 0x04]
set  UART0_FCR                  [expr   $UART0_BASE_ADDR  + 0x08]
set  UART0_LCR                  [expr   $UART0_BASE_ADDR  + 0x0c]
set  UART0_SIRCR                [expr   $UART0_BASE_ADDR  + 0x20]

set  EMC_BASE_ADDR              0xb3010000
set  EMC_BCR                    [expr   $EMC_BASE_ADDR  + 0x0000]
set  EMC_DMCR                   [expr   $EMC_BASE_ADDR  + 0x0080]
set  EMC_RTCSR                  [expr   $EMC_BASE_ADDR  + 0x0084]
set  EMC_RTCNT                  [expr   $EMC_BASE_ADDR  + 0x0088]
set  EMC_RTCOR                  [expr   $EMC_BASE_ADDR  + 0x008c]
set  EMC_DMAR1                  [expr   $EMC_BASE_ADDR  + 0x0090]
set  EMC_DMAR2                  [expr   $EMC_BASE_ADDR  + 0x0094]
set  EMC_SDMR0                  [expr   $EMC_BASE_ADDR  + 0xa000]
set  EMC_SDMR1                  [expr   $EMC_BASE_ADDR  + 0xb000]

if { [info exists CHIPNAME] } {
	set _CHIPNAME $CHIPNAME
} else {
	set _CHIPNAME jz4730
}

if { [info exists CPUTAPID] } {
	set _CPUTAPID $CPUTAPID
} else {
	set _CPUTAPID 0x0000024f
}

jtag newtap $_CHIPNAME cpu -irlen 5 -ircapture 0x1 -irmask 0x1f -expected-id $_CPUTAPID

set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME mips_m4k -endian little -chain-position $_TARGETNAME
$_TARGETNAME mips_m4k xburst_btb

proc reboot { } {
	global WDT_WTCNT
	global WDT_WTCSR

	# Make it overflow in 32 ticks
	mww phys $WDT_WTCNT			0xffffffdf

	# Start it
	mwb phys $WDT_WTCSR			0x10
}
