<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\liukai\Desktop\ae350_customized_demo\impl\gwsynthesis\ae350_customized_demo.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\liukai\Desktop\ae350_customized_demo\src\ae350_customized_demo.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\liukai\Desktop\ae350_customized_demo\src\ae350_customized_demo.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov 27 09:13:17 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C C2</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Slow 0.85V -40C C2</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>12325</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>15815</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>8</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>ddr3_memory_clk</td>
<td>Base</td>
<td>5.000</td>
<td>200.000
<td>0.000</td>
<td>2.500</td>
<td></td>
<td></td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT2 </td>
</tr>
<tr>
<td>ae350_ddr_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>ae350_ahb_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2 </td>
</tr>
<tr>
<td>ddr3_clkin</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>ddr3_sysclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
<tr>
<td>clk50m</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLK </td>
</tr>
<tr>
<td>ae350_apb_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT3 </td>
</tr>
<tr>
<td>flash_sysclk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_in u_RiscV_AE350_SOC_Top/n250_3 </td>
</tr>
<tr>
<td>u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_iobuf/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_iobuf/I </td>
</tr>
<tr>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>1.250</td>
<td>800.000
<td>0.000</td>
<td>0.625</td>
<td>CLK_ibuf/I</td>
<td>clk50m</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT4.default_gen_clk</td>
<td>Generated</td>
<td>100.000</td>
<td>10.000
<td>0.000</td>
<td>50.000</td>
<td>CLK_ibuf/I</td>
<td>clk50m</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT4 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>ddr3_memory_clk</td>
<td>200.000(MHz)</td>
<td>2338.896(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>ae350_ddr_clk</td>
<td>50.000(MHz)</td>
<td>111.601(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>ae350_ahb_clk</td>
<td>100.000(MHz)</td>
<td>108.486(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>ddr3_clkin</td>
<td>50.000(MHz)</td>
<td>343.171(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>ddr3_sysclk</td>
<td>100.000(MHz)</td>
<td>112.145(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>clk50m</td>
<td>50.000(MHz)</td>
<td>341.501(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of ae350_apb_clk!</h4>
<h4>No timing paths to get frequency of flash_sysclk!</h4>
<h4>No timing paths to get frequency of u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_iobuf/I!</h4>
<h4>No timing paths to get frequency of u_Gowin_PLL_AE350/PLL_inst/CLKOUT1.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_Gowin_PLL_AE350/PLL_inst/CLKOUT4.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>ddr3_memory_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr3_memory_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ae350_ddr_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ae350_ddr_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ae350_ahb_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ae350_ahb_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr3_clkin</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr3_clkin</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr3_sysclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr3_sysclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk50m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk50m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ae350_apb_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ae350_apb_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>flash_sysclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>flash_sysclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_iobuf/I</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_iobuf/I</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT4.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT4.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.514</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_d_en_r_s0/D</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[F]</td>
<td>5.000</td>
<td>0.242</td>
<td>4.237</td>
</tr>
<tr>
<td>2</td>
<td>0.782</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_27_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.969</td>
</tr>
<tr>
<td>3</td>
<td>0.782</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_28_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.969</td>
</tr>
<tr>
<td>4</td>
<td>0.961</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_4_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>-0.012</td>
<td>8.802</td>
</tr>
<tr>
<td>5</td>
<td>0.961</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_5_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>-0.012</td>
<td>8.802</td>
</tr>
<tr>
<td>6</td>
<td>0.961</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_6_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>-0.012</td>
<td>8.802</td>
</tr>
<tr>
<td>7</td>
<td>0.961</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_7_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>-0.012</td>
<td>8.802</td>
</tr>
<tr>
<td>8</td>
<td>0.993</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s1/D</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.002</td>
<td>8.954</td>
</tr>
<tr>
<td>9</td>
<td>1.066</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HADDR[11]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_9_s1/D</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>-0.013</td>
<td>8.896</td>
</tr>
<tr>
<td>10</td>
<td>1.083</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gw_cmd0/raddr_2_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_SRE_s0/D</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>8.875</td>
</tr>
<tr>
<td>11</td>
<td>1.090</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_3_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>-0.002</td>
<td>8.663</td>
</tr>
<tr>
<td>12</td>
<td>1.090</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_8_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>-0.002</td>
<td>8.663</td>
</tr>
<tr>
<td>13</td>
<td>1.090</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_9_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>-0.002</td>
<td>8.663</td>
</tr>
<tr>
<td>14</td>
<td>1.090</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_10_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>-0.002</td>
<td>8.663</td>
</tr>
<tr>
<td>15</td>
<td>1.090</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_11_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>-0.002</td>
<td>8.663</td>
</tr>
<tr>
<td>16</td>
<td>1.090</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_12_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>-0.002</td>
<td>8.663</td>
</tr>
<tr>
<td>17</td>
<td>1.090</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_13_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>-0.002</td>
<td>8.663</td>
</tr>
<tr>
<td>18</td>
<td>1.098</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_2_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>-0.010</td>
<td>8.663</td>
</tr>
<tr>
<td>19</td>
<td>1.098</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_14_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>-0.010</td>
<td>8.663</td>
</tr>
<tr>
<td>20</td>
<td>1.115</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_20_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.003</td>
<td>8.633</td>
</tr>
<tr>
<td>21</td>
<td>1.115</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_23_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.003</td>
<td>8.633</td>
</tr>
<tr>
<td>22</td>
<td>1.115</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_24_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.003</td>
<td>8.633</td>
</tr>
<tr>
<td>23</td>
<td>1.115</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_26_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.003</td>
<td>8.633</td>
</tr>
<tr>
<td>24</td>
<td>1.115</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gw_cmd0/raddr_2_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_UPDATA_DQS_WAITE_s0/D</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>10.000</td>
<td>-0.016</td>
<td>8.850</td>
</tr>
<tr>
<td>25</td>
<td>1.122</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HADDR[11]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_15_s1/D</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>-0.021</td>
<td>8.848</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.203</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/haddr_wr_14_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[14]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.419</td>
</tr>
<tr>
<td>2</td>
<td>0.203</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/haddr_wr_13_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[13]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.419</td>
</tr>
<tr>
<td>3</td>
<td>0.210</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/hsize_r_0_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s/DI[0]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.419</td>
</tr>
<tr>
<td>4</td>
<td>0.210</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/haddr_wr_31_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[31]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.419</td>
</tr>
<tr>
<td>5</td>
<td>0.210</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/haddr_wr_27_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[27]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.419</td>
</tr>
<tr>
<td>6</td>
<td>0.210</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/haddr_wr_0_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[0]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.419</td>
</tr>
<tr>
<td>7</td>
<td>0.210</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/mux_wrdata_51_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_3_s/DI[31]</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.419</td>
</tr>
<tr>
<td>8</td>
<td>0.210</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/adata_datal0_36_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[4]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.419</td>
</tr>
<tr>
<td>9</td>
<td>0.210</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/adata_datal0_34_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[2]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.419</td>
</tr>
<tr>
<td>10</td>
<td>0.218</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/mux_wrdata_112_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_3_s/DI[11]</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.419</td>
</tr>
<tr>
<td>11</td>
<td>0.218</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/adata_datal0_42_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[10]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.419</td>
</tr>
<tr>
<td>12</td>
<td>0.218</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/adata_datal0_41_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[9]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.419</td>
</tr>
<tr>
<td>13</td>
<td>0.225</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/adata_datal0_59_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[27]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>0.419</td>
</tr>
<tr>
<td>14</td>
<td>0.225</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/adata_datal0_56_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[24]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>0.419</td>
</tr>
<tr>
<td>15</td>
<td>0.248</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/rd_data_lpddr_d_13_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[13]</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.459</td>
</tr>
<tr>
<td>16</td>
<td>0.248</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/rd_data_lpddr_d_12_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[12]</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.459</td>
</tr>
<tr>
<td>17</td>
<td>0.248</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/rd_data_lpddr_d_11_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[11]</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.459</td>
</tr>
<tr>
<td>18</td>
<td>0.248</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/rd_data_lpddr_d_10_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[10]</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.459</td>
</tr>
<tr>
<td>19</td>
<td>0.263</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/haddr_wr_19_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[19]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.479</td>
</tr>
<tr>
<td>20</td>
<td>0.270</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/haddr_wr_30_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[30]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.479</td>
</tr>
<tr>
<td>21</td>
<td>0.270</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/haddr_wr_4_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[4]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.479</td>
</tr>
<tr>
<td>22</td>
<td>0.270</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/adata_datal0_38_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[6]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.479</td>
</tr>
<tr>
<td>23</td>
<td>0.285</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/adata_datal0_57_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[25]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>0.479</td>
</tr>
<tr>
<td>24</td>
<td>0.342</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/rd_data_lpddr_d_16_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[16]</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.553</td>
</tr>
<tr>
<td>25</td>
<td>0.342</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/rd_data_lpddr_d_14_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[14]</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.553</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.191</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_0_s/RESET</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.228</td>
<td>1.660</td>
</tr>
<tr>
<td>2</td>
<td>3.385</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq1_wptr_0_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.222</td>
<td>1.559</td>
</tr>
<tr>
<td>3</td>
<td>3.385</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq1_wptr_1_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.222</td>
<td>1.559</td>
</tr>
<tr>
<td>4</td>
<td>3.389</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_2_s/RESET</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.236</td>
<td>1.469</td>
</tr>
<tr>
<td>5</td>
<td>3.505</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_1_s/RESET</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.221</td>
<td>1.338</td>
</tr>
<tr>
<td>6</td>
<td>3.628</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq2_wptr_2_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.225</td>
<td>1.319</td>
</tr>
<tr>
<td>7</td>
<td>3.628</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq2_wptr_3_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.225</td>
<td>1.319</td>
</tr>
<tr>
<td>8</td>
<td>3.628</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq1_wptr_2_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.225</td>
<td>1.319</td>
</tr>
<tr>
<td>9</td>
<td>3.628</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/rbin_num_2_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.225</td>
<td>1.319</td>
</tr>
<tr>
<td>10</td>
<td>3.628</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/rbin_num_3_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.225</td>
<td>1.319</td>
</tr>
<tr>
<td>11</td>
<td>3.637</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_3_s/RESET</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.228</td>
<td>1.214</td>
</tr>
<tr>
<td>12</td>
<td>3.641</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/rbin_num_5_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.224</td>
<td>1.305</td>
</tr>
<tr>
<td>13</td>
<td>3.794</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq1_wptr_3_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.216</td>
<td>1.144</td>
</tr>
<tr>
<td>14</td>
<td>3.797</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/rbin_num_1_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.219</td>
<td>1.144</td>
</tr>
<tr>
<td>15</td>
<td>3.957</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.wbin_3_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.234</td>
<td>0.999</td>
</tr>
<tr>
<td>16</td>
<td>3.957</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.wbin_4_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.234</td>
<td>0.999</td>
</tr>
<tr>
<td>17</td>
<td>3.957</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.wptr_1_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.234</td>
<td>0.999</td>
</tr>
<tr>
<td>18</td>
<td>3.957</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.wptr_2_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.234</td>
<td>0.999</td>
</tr>
<tr>
<td>19</td>
<td>3.957</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.wptr_3_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.234</td>
<td>0.999</td>
</tr>
<tr>
<td>20</td>
<td>3.957</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.wptr_4_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.234</td>
<td>0.999</td>
</tr>
<tr>
<td>21</td>
<td>3.957</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq2_wptr_5_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.211</td>
<td>0.976</td>
</tr>
<tr>
<td>22</td>
<td>3.957</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq1_wptr_5_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.211</td>
<td>0.976</td>
</tr>
<tr>
<td>23</td>
<td>3.957</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/rbin_num_4_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.211</td>
<td>0.976</td>
</tr>
<tr>
<td>24</td>
<td>3.965</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq2_wptr_0_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.219</td>
<td>0.976</td>
</tr>
<tr>
<td>25</td>
<td>3.965</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq2_wptr_1_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.219</td>
<td>0.976</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.660</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/cmd_addr_17_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.509</td>
</tr>
<tr>
<td>2</td>
<td>1.660</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/cmd_addr_18_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.509</td>
</tr>
<tr>
<td>3</td>
<td>1.660</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/cmd_addr_19_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.509</td>
</tr>
<tr>
<td>4</td>
<td>1.660</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/cmd_addr_20_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.509</td>
</tr>
<tr>
<td>5</td>
<td>1.725</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_73_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.582</td>
</tr>
<tr>
<td>6</td>
<td>1.725</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_90_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.582</td>
</tr>
<tr>
<td>7</td>
<td>1.725</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_97_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.582</td>
</tr>
<tr>
<td>8</td>
<td>1.725</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_102_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.582</td>
</tr>
<tr>
<td>9</td>
<td>1.725</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_105_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.582</td>
</tr>
<tr>
<td>10</td>
<td>1.725</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_126_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.582</td>
</tr>
<tr>
<td>11</td>
<td>1.744</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_85_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.015</td>
<td>1.608</td>
</tr>
<tr>
<td>12</td>
<td>1.744</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_112_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.015</td>
<td>1.608</td>
</tr>
<tr>
<td>13</td>
<td>1.744</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_120_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.015</td>
<td>1.608</td>
</tr>
<tr>
<td>14</td>
<td>1.810</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_3_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.023</td>
<td>1.636</td>
</tr>
<tr>
<td>15</td>
<td>1.810</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>1.638</td>
</tr>
<tr>
<td>16</td>
<td>1.810</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_3_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>1.638</td>
</tr>
<tr>
<td>17</td>
<td>1.810</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_3_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>1.638</td>
</tr>
<tr>
<td>18</td>
<td>1.811</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.024</td>
<td>1.636</td>
</tr>
<tr>
<td>19</td>
<td>1.811</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.024</td>
<td>1.636</td>
</tr>
<tr>
<td>20</td>
<td>1.811</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.024</td>
<td>1.636</td>
</tr>
<tr>
<td>21</td>
<td>1.816</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.029</td>
<td>1.636</td>
</tr>
<tr>
<td>22</td>
<td>1.822</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.031</td>
<td>1.640</td>
</tr>
<tr>
<td>23</td>
<td>1.822</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.031</td>
<td>1.640</td>
</tr>
<tr>
<td>24</td>
<td>1.822</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.031</td>
<td>1.640</td>
</tr>
<tr>
<td>25</td>
<td>1.822</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.031</td>
<td>1.640</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.902</td>
<td>4.764</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>ddr3_sysclk</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>3.902</td>
<td>4.764</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>ddr3_sysclk</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>3.902</td>
<td>4.764</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>ddr3_sysclk</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>3.902</td>
<td>4.764</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>ddr3_sysclk</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>3.902</td>
<td>4.764</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>ddr3_sysclk</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
<tr>
<td>6</td>
<td>3.902</td>
<td>4.764</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>ddr3_sysclk</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
<tr>
<td>7</td>
<td>3.902</td>
<td>4.764</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>ddr3_sysclk</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_1_s</td>
</tr>
<tr>
<td>8</td>
<td>3.902</td>
<td>4.764</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>ddr3_sysclk</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_1_s</td>
</tr>
<tr>
<td>9</td>
<td>3.902</td>
<td>4.764</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>ddr3_sysclk</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_2_s</td>
</tr>
<tr>
<td>10</td>
<td>3.902</td>
<td>4.764</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>ddr3_sysclk</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_2_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_d_en_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.270</td>
<td>2.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C129[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/CLK</td>
</tr>
<tr>
<td>2.576</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R50C129[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_sync/arb_req_sync/b_signal_s0/Q</td>
</tr>
<tr>
<td>3.494</td>
<td>0.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C128[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_trans_end_sclk_Z_s3/I1</td>
</tr>
<tr>
<td>3.727</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R61C128[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/arb_trans_end_sclk_Z_s3/F</td>
</tr>
<tr>
<td>4.474</td>
<td>0.747</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C134[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_2_s11/I0</td>
</tr>
<tr>
<td>4.705</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C134[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_2_s11/F</td>
</tr>
<tr>
<td>5.016</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C135[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s20/I0</td>
</tr>
<tr>
<td>5.247</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C135[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s20/F</td>
</tr>
<tr>
<td>5.249</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C135[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s12/I2</td>
</tr>
<tr>
<td>5.655</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C135[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s12/F</td>
</tr>
<tr>
<td>5.657</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C135[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/I3</td>
</tr>
<tr>
<td>6.095</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R60C135[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/F</td>
</tr>
<tr>
<td>6.101</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C135[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_s1/I2</td>
</tr>
<tr>
<td>6.507</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C135[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_s1/F</td>
</tr>
<tr>
<td>6.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C135[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_d_en_r_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>7.028</td>
<td>2.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C135[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_d_en_r_s0/CLK</td>
</tr>
<tr>
<td>7.021</td>
<td>-0.007</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C135[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_d_en_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.242</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.270, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.945, 45.905%; route: 1.986, 46.873%; tC2Q: 0.306, 7.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.028, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.306</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/CLK</td>
</tr>
<tr>
<td>2.612</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R60C130[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
</tr>
<tr>
<td>4.426</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/I0</td>
</tr>
<tr>
<td>4.880</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/F</td>
</tr>
<tr>
<td>4.882</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/I3</td>
</tr>
<tr>
<td>5.336</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/I3</td>
</tr>
<tr>
<td>5.703</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/F</td>
</tr>
<tr>
<td>6.349</td>
<td>0.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/I2</td>
</tr>
<tr>
<td>6.755</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R61C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/F</td>
</tr>
<tr>
<td>7.045</td>
<td>0.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/I2</td>
</tr>
<tr>
<td>7.276</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/F</td>
</tr>
<tr>
<td>7.581</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/I1</td>
</tr>
<tr>
<td>8.044</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R58C129[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/F</td>
</tr>
<tr>
<td>8.556</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/I1</td>
</tr>
<tr>
<td>9.036</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/COUT</td>
</tr>
<tr>
<td>9.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R62C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/CIN</td>
</tr>
<tr>
<td>9.076</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.116</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C130[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.156</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R62C130[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>9.953</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C123[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/I3</td>
</tr>
<tr>
<td>10.184</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R60C123[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/F</td>
</tr>
<tr>
<td>11.275</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_27_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.306</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_27_s1/CLK</td>
</tr>
<tr>
<td>12.057</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C132[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.306, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.204, 35.724%; route: 5.459, 60.864%; tC2Q: 0.306, 3.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.306, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.306</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/CLK</td>
</tr>
<tr>
<td>2.612</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R60C130[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
</tr>
<tr>
<td>4.426</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/I0</td>
</tr>
<tr>
<td>4.880</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/F</td>
</tr>
<tr>
<td>4.882</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/I3</td>
</tr>
<tr>
<td>5.336</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/I3</td>
</tr>
<tr>
<td>5.703</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/F</td>
</tr>
<tr>
<td>6.349</td>
<td>0.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/I2</td>
</tr>
<tr>
<td>6.755</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R61C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/F</td>
</tr>
<tr>
<td>7.045</td>
<td>0.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/I2</td>
</tr>
<tr>
<td>7.276</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/F</td>
</tr>
<tr>
<td>7.581</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/I1</td>
</tr>
<tr>
<td>8.044</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R58C129[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/F</td>
</tr>
<tr>
<td>8.556</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/I1</td>
</tr>
<tr>
<td>9.036</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/COUT</td>
</tr>
<tr>
<td>9.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R62C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/CIN</td>
</tr>
<tr>
<td>9.076</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.116</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C130[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.156</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R62C130[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>9.953</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C123[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/I3</td>
</tr>
<tr>
<td>10.184</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R60C123[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/F</td>
</tr>
<tr>
<td>11.275</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_28_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.306</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_28_s1/CLK</td>
</tr>
<tr>
<td>12.057</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C132[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.306, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.204, 35.724%; route: 5.459, 60.864%; tC2Q: 0.306, 3.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.306, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.306</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/CLK</td>
</tr>
<tr>
<td>2.612</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R60C130[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
</tr>
<tr>
<td>4.426</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/I0</td>
</tr>
<tr>
<td>4.880</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/F</td>
</tr>
<tr>
<td>4.882</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/I3</td>
</tr>
<tr>
<td>5.336</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/I3</td>
</tr>
<tr>
<td>5.703</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/F</td>
</tr>
<tr>
<td>6.349</td>
<td>0.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/I2</td>
</tr>
<tr>
<td>6.755</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R61C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/F</td>
</tr>
<tr>
<td>7.045</td>
<td>0.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/I2</td>
</tr>
<tr>
<td>7.276</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/F</td>
</tr>
<tr>
<td>7.581</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/I1</td>
</tr>
<tr>
<td>8.044</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R58C129[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/F</td>
</tr>
<tr>
<td>8.556</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/I1</td>
</tr>
<tr>
<td>9.036</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/COUT</td>
</tr>
<tr>
<td>9.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R62C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/CIN</td>
</tr>
<tr>
<td>9.076</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.116</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C130[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.156</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R62C130[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>9.953</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C123[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/I3</td>
</tr>
<tr>
<td>10.184</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R60C123[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/F</td>
</tr>
<tr>
<td>11.108</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C131[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.318</td>
<td>2.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C131[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_4_s1/CLK</td>
</tr>
<tr>
<td>12.069</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C131[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.306, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.204, 36.402%; route: 5.292, 60.122%; tC2Q: 0.306, 3.477%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.318, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.306</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/CLK</td>
</tr>
<tr>
<td>2.612</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R60C130[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
</tr>
<tr>
<td>4.426</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/I0</td>
</tr>
<tr>
<td>4.880</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/F</td>
</tr>
<tr>
<td>4.882</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/I3</td>
</tr>
<tr>
<td>5.336</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/I3</td>
</tr>
<tr>
<td>5.703</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/F</td>
</tr>
<tr>
<td>6.349</td>
<td>0.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/I2</td>
</tr>
<tr>
<td>6.755</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R61C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/F</td>
</tr>
<tr>
<td>7.045</td>
<td>0.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/I2</td>
</tr>
<tr>
<td>7.276</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/F</td>
</tr>
<tr>
<td>7.581</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/I1</td>
</tr>
<tr>
<td>8.044</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R58C129[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/F</td>
</tr>
<tr>
<td>8.556</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/I1</td>
</tr>
<tr>
<td>9.036</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/COUT</td>
</tr>
<tr>
<td>9.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R62C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/CIN</td>
</tr>
<tr>
<td>9.076</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.116</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C130[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.156</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R62C130[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>9.953</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C123[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/I3</td>
</tr>
<tr>
<td>10.184</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R60C123[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/F</td>
</tr>
<tr>
<td>11.108</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C131[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.318</td>
<td>2.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C131[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_5_s1/CLK</td>
</tr>
<tr>
<td>12.069</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C131[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.306, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.204, 36.402%; route: 5.292, 60.122%; tC2Q: 0.306, 3.477%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.318, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.306</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/CLK</td>
</tr>
<tr>
<td>2.612</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R60C130[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
</tr>
<tr>
<td>4.426</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/I0</td>
</tr>
<tr>
<td>4.880</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/F</td>
</tr>
<tr>
<td>4.882</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/I3</td>
</tr>
<tr>
<td>5.336</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/I3</td>
</tr>
<tr>
<td>5.703</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/F</td>
</tr>
<tr>
<td>6.349</td>
<td>0.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/I2</td>
</tr>
<tr>
<td>6.755</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R61C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/F</td>
</tr>
<tr>
<td>7.045</td>
<td>0.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/I2</td>
</tr>
<tr>
<td>7.276</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/F</td>
</tr>
<tr>
<td>7.581</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/I1</td>
</tr>
<tr>
<td>8.044</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R58C129[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/F</td>
</tr>
<tr>
<td>8.556</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/I1</td>
</tr>
<tr>
<td>9.036</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/COUT</td>
</tr>
<tr>
<td>9.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R62C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/CIN</td>
</tr>
<tr>
<td>9.076</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.116</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C130[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.156</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R62C130[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>9.953</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C123[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/I3</td>
</tr>
<tr>
<td>10.184</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R60C123[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/F</td>
</tr>
<tr>
<td>11.108</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C131[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.318</td>
<td>2.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C131[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_6_s1/CLK</td>
</tr>
<tr>
<td>12.069</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C131[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.306, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.204, 36.402%; route: 5.292, 60.122%; tC2Q: 0.306, 3.477%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.318, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.306</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/CLK</td>
</tr>
<tr>
<td>2.612</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R60C130[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
</tr>
<tr>
<td>4.426</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/I0</td>
</tr>
<tr>
<td>4.880</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/F</td>
</tr>
<tr>
<td>4.882</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/I3</td>
</tr>
<tr>
<td>5.336</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/I3</td>
</tr>
<tr>
<td>5.703</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/F</td>
</tr>
<tr>
<td>6.349</td>
<td>0.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/I2</td>
</tr>
<tr>
<td>6.755</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R61C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/F</td>
</tr>
<tr>
<td>7.045</td>
<td>0.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/I2</td>
</tr>
<tr>
<td>7.276</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/F</td>
</tr>
<tr>
<td>7.581</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/I1</td>
</tr>
<tr>
<td>8.044</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R58C129[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/F</td>
</tr>
<tr>
<td>8.556</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/I1</td>
</tr>
<tr>
<td>9.036</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/COUT</td>
</tr>
<tr>
<td>9.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R62C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/CIN</td>
</tr>
<tr>
<td>9.076</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.116</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C130[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.156</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R62C130[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>9.953</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C123[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/I3</td>
</tr>
<tr>
<td>10.184</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R60C123[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/F</td>
</tr>
<tr>
<td>11.108</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C131[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.318</td>
<td>2.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C131[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_7_s1/CLK</td>
</tr>
<tr>
<td>12.069</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C131[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.306, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.204, 36.402%; route: 5.292, 60.122%; tC2Q: 0.306, 3.477%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.318, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.260</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.254</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.306</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/CLK</td>
</tr>
<tr>
<td>2.612</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R60C130[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
</tr>
<tr>
<td>4.426</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/I0</td>
</tr>
<tr>
<td>4.880</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/F</td>
</tr>
<tr>
<td>4.882</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/I3</td>
</tr>
<tr>
<td>5.336</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/I3</td>
</tr>
<tr>
<td>5.703</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/F</td>
</tr>
<tr>
<td>6.349</td>
<td>0.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/I2</td>
</tr>
<tr>
<td>6.755</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R61C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/F</td>
</tr>
<tr>
<td>7.045</td>
<td>0.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/I2</td>
</tr>
<tr>
<td>7.276</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/F</td>
</tr>
<tr>
<td>7.581</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/I1</td>
</tr>
<tr>
<td>8.044</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R58C129[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/F</td>
</tr>
<tr>
<td>8.556</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/I1</td>
</tr>
<tr>
<td>9.036</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/COUT</td>
</tr>
<tr>
<td>9.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R62C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/CIN</td>
</tr>
<tr>
<td>9.076</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.116</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C130[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.156</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R62C130[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>9.694</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C131[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I0</td>
</tr>
<tr>
<td>9.925</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R60C131[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>10.414</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C134[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n495_s3/I3</td>
</tr>
<tr>
<td>10.852</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C134[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n495_s3/F</td>
</tr>
<tr>
<td>10.854</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C134[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n495_s2/I3</td>
</tr>
<tr>
<td>11.260</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C134[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n495_s2/F</td>
</tr>
<tr>
<td>11.260</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C134[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.305</td>
<td>2.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C134[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s1/CLK</td>
</tr>
<tr>
<td>12.254</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C134[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.306, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.048, 45.210%; route: 4.600, 51.372%; tC2Q: 0.306, 3.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.305, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.255</td>
<td>2.255</td>
<td>tNET</td>
<td>RR</td>
<td>249</td>
<td>-</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/AHB_CLK</td>
</tr>
<tr>
<td>3.034</td>
<td>0.779</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>-</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HADDR[11]</td>
</tr>
<tr>
<td>7.627</td>
<td>4.593</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C133[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n30_s0/I0</td>
</tr>
<tr>
<td>8.103</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C133[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n30_s0/COUT</td>
</tr>
<tr>
<td>8.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R47C133[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n31_s0/CIN</td>
</tr>
<tr>
<td>8.143</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C133[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n31_s0/COUT</td>
</tr>
<tr>
<td>8.143</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C133[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_s0/CIN</td>
</tr>
<tr>
<td>8.183</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C133[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_s0/COUT</td>
</tr>
<tr>
<td>8.183</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C134[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_s0/CIN</td>
</tr>
<tr>
<td>8.223</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C134[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_s0/COUT</td>
</tr>
<tr>
<td>8.223</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C134[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_s0/CIN</td>
</tr>
<tr>
<td>8.263</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C134[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_s0/COUT</td>
</tr>
<tr>
<td>8.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C134[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_s0/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C134[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_s0/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C134[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_s0/CIN</td>
</tr>
<tr>
<td>8.343</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C134[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_s0/COUT</td>
</tr>
<tr>
<td>8.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C134[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_s0/CIN</td>
</tr>
<tr>
<td>8.383</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C134[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_s0/COUT</td>
</tr>
<tr>
<td>8.383</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C134[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_s0/CIN</td>
</tr>
<tr>
<td>8.423</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C134[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_s0/COUT</td>
</tr>
<tr>
<td>8.423</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C135[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_s0/CIN</td>
</tr>
<tr>
<td>8.463</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C135[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_s0/COUT</td>
</tr>
<tr>
<td>8.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C135[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_s0/CIN</td>
</tr>
<tr>
<td>8.503</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C135[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_s0/COUT</td>
</tr>
<tr>
<td>8.503</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C135[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_s0/CIN</td>
</tr>
<tr>
<td>8.543</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C135[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_s0/COUT</td>
</tr>
<tr>
<td>8.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C135[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_s0/CIN</td>
</tr>
<tr>
<td>8.583</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C135[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_s0/COUT</td>
</tr>
<tr>
<td>8.583</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C135[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_s0/CIN</td>
</tr>
<tr>
<td>8.623</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C135[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_s0/COUT</td>
</tr>
<tr>
<td>8.623</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C135[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_s0/CIN</td>
</tr>
<tr>
<td>8.663</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C135[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_s0/COUT</td>
</tr>
<tr>
<td>8.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C136[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_s0/CIN</td>
</tr>
<tr>
<td>8.703</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C136[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_s0/COUT</td>
</tr>
<tr>
<td>8.703</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C136[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_s0/CIN</td>
</tr>
<tr>
<td>8.743</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C136[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_s0/COUT</td>
</tr>
<tr>
<td>8.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C136[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_s0/CIN</td>
</tr>
<tr>
<td>8.783</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C136[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_s0/COUT</td>
</tr>
<tr>
<td>8.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C136[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_s0/CIN</td>
</tr>
<tr>
<td>8.823</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C136[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_s0/COUT</td>
</tr>
<tr>
<td>8.823</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C136[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_s0/CIN</td>
</tr>
<tr>
<td>8.863</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C136[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_s0/COUT</td>
</tr>
<tr>
<td>8.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C136[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_s0/CIN</td>
</tr>
<tr>
<td>8.903</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C136[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_s0/COUT</td>
</tr>
<tr>
<td>9.666</td>
<td>0.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C134[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s3/I0</td>
</tr>
<tr>
<td>10.031</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C134[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s3/F</td>
</tr>
<tr>
<td>10.697</td>
<td>0.666</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n498_s1/I3</td>
</tr>
<tr>
<td>11.151</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n498_s1/F</td>
</tr>
<tr>
<td>11.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_9_s1/CLK</td>
</tr>
<tr>
<td>12.217</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C134[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.255, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.095, 23.550%; route: 6.022, 67.693%; tC2Q: 0.779, 8.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.095</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gw_cmd0/raddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_SRE_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.138</td>
<td>2.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[1][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gw_cmd0/raddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.431</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>124</td>
<td>R60C107[1][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gw_cmd0/raddr_2_s0/Q</td>
</tr>
<tr>
<td>6.850</td>
<td>4.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C101[3][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s3/I2</td>
</tr>
<tr>
<td>7.105</td>
<td>0.255</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C101[3][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s3/F</td>
</tr>
<tr>
<td>7.105</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C101[3][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s1/I0</td>
</tr>
<tr>
<td>7.278</td>
<td>0.173</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C101[3][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s1/O</td>
</tr>
<tr>
<td>7.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C101[2][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s0/I0</td>
</tr>
<tr>
<td>7.359</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R61C101[2][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s0/O</td>
</tr>
<tr>
<td>8.311</td>
<td>0.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C88[3][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s41/I0</td>
</tr>
<tr>
<td>8.566</td>
<td>0.255</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R59C88[3][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s41/F</td>
</tr>
<tr>
<td>8.863</td>
<td>0.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C88[1][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s40/I1</td>
</tr>
<tr>
<td>9.094</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R56C88[1][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s40/F</td>
</tr>
<tr>
<td>9.236</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C89[1][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_R2W_s37/I1</td>
</tr>
<tr>
<td>9.467</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R56C89[1][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_R2W_s37/F</td>
</tr>
<tr>
<td>9.483</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C89[1][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_UPDATA_DQS_WAITE_s39/I2</td>
</tr>
<tr>
<td>9.937</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R56C89[1][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_UPDATA_DQS_WAITE_s39/F</td>
</tr>
<tr>
<td>10.648</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C88[3][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SRE_s37/I0</td>
</tr>
<tr>
<td>11.013</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C88[3][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SRE_s37/F</td>
</tr>
<tr>
<td>11.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C88[3][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_SRE_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.146</td>
<td>2.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C88[3][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_SRE_s0/CLK</td>
</tr>
<tr>
<td>12.095</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C88[3][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_SRE_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.138, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.045, 23.042%; route: 6.536, 73.645%; tC2Q: 0.294, 3.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.147, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.306</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/CLK</td>
</tr>
<tr>
<td>2.612</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R60C130[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
</tr>
<tr>
<td>4.426</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/I0</td>
</tr>
<tr>
<td>4.880</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/F</td>
</tr>
<tr>
<td>4.882</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/I3</td>
</tr>
<tr>
<td>5.336</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/I3</td>
</tr>
<tr>
<td>5.703</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/F</td>
</tr>
<tr>
<td>6.349</td>
<td>0.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/I2</td>
</tr>
<tr>
<td>6.755</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R61C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/F</td>
</tr>
<tr>
<td>7.045</td>
<td>0.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/I2</td>
</tr>
<tr>
<td>7.276</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/F</td>
</tr>
<tr>
<td>7.581</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/I1</td>
</tr>
<tr>
<td>8.044</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R58C129[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/F</td>
</tr>
<tr>
<td>8.556</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/I1</td>
</tr>
<tr>
<td>9.036</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/COUT</td>
</tr>
<tr>
<td>9.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R62C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/CIN</td>
</tr>
<tr>
<td>9.076</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.116</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C130[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.156</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R62C130[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>9.953</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C123[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/I3</td>
</tr>
<tr>
<td>10.184</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R60C123[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/F</td>
</tr>
<tr>
<td>10.969</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.309</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_3_s1/CLK</td>
</tr>
<tr>
<td>12.060</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.306, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.204, 36.986%; route: 5.153, 59.482%; tC2Q: 0.306, 3.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.309, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.306</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/CLK</td>
</tr>
<tr>
<td>2.612</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R60C130[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
</tr>
<tr>
<td>4.426</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/I0</td>
</tr>
<tr>
<td>4.880</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/F</td>
</tr>
<tr>
<td>4.882</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/I3</td>
</tr>
<tr>
<td>5.336</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/I3</td>
</tr>
<tr>
<td>5.703</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/F</td>
</tr>
<tr>
<td>6.349</td>
<td>0.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/I2</td>
</tr>
<tr>
<td>6.755</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R61C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/F</td>
</tr>
<tr>
<td>7.045</td>
<td>0.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/I2</td>
</tr>
<tr>
<td>7.276</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/F</td>
</tr>
<tr>
<td>7.581</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/I1</td>
</tr>
<tr>
<td>8.044</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R58C129[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/F</td>
</tr>
<tr>
<td>8.556</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/I1</td>
</tr>
<tr>
<td>9.036</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/COUT</td>
</tr>
<tr>
<td>9.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R62C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/CIN</td>
</tr>
<tr>
<td>9.076</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.116</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C130[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.156</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R62C130[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>9.953</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C123[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/I3</td>
</tr>
<tr>
<td>10.184</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R60C123[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/F</td>
</tr>
<tr>
<td>10.969</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.309</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_8_s1/CLK</td>
</tr>
<tr>
<td>12.060</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.306, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.204, 36.986%; route: 5.153, 59.482%; tC2Q: 0.306, 3.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.309, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.306</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/CLK</td>
</tr>
<tr>
<td>2.612</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R60C130[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
</tr>
<tr>
<td>4.426</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/I0</td>
</tr>
<tr>
<td>4.880</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/F</td>
</tr>
<tr>
<td>4.882</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/I3</td>
</tr>
<tr>
<td>5.336</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/I3</td>
</tr>
<tr>
<td>5.703</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/F</td>
</tr>
<tr>
<td>6.349</td>
<td>0.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/I2</td>
</tr>
<tr>
<td>6.755</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R61C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/F</td>
</tr>
<tr>
<td>7.045</td>
<td>0.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/I2</td>
</tr>
<tr>
<td>7.276</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/F</td>
</tr>
<tr>
<td>7.581</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/I1</td>
</tr>
<tr>
<td>8.044</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R58C129[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/F</td>
</tr>
<tr>
<td>8.556</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/I1</td>
</tr>
<tr>
<td>9.036</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/COUT</td>
</tr>
<tr>
<td>9.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R62C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/CIN</td>
</tr>
<tr>
<td>9.076</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.116</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C130[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.156</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R62C130[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>9.953</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C123[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/I3</td>
</tr>
<tr>
<td>10.184</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R60C123[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/F</td>
</tr>
<tr>
<td>10.969</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_9_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.309</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_9_s1/CLK</td>
</tr>
<tr>
<td>12.060</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C130[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.306, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.204, 36.986%; route: 5.153, 59.482%; tC2Q: 0.306, 3.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.309, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.306</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/CLK</td>
</tr>
<tr>
<td>2.612</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R60C130[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
</tr>
<tr>
<td>4.426</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/I0</td>
</tr>
<tr>
<td>4.880</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/F</td>
</tr>
<tr>
<td>4.882</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/I3</td>
</tr>
<tr>
<td>5.336</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/I3</td>
</tr>
<tr>
<td>5.703</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/F</td>
</tr>
<tr>
<td>6.349</td>
<td>0.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/I2</td>
</tr>
<tr>
<td>6.755</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R61C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/F</td>
</tr>
<tr>
<td>7.045</td>
<td>0.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/I2</td>
</tr>
<tr>
<td>7.276</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/F</td>
</tr>
<tr>
<td>7.581</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/I1</td>
</tr>
<tr>
<td>8.044</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R58C129[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/F</td>
</tr>
<tr>
<td>8.556</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/I1</td>
</tr>
<tr>
<td>9.036</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/COUT</td>
</tr>
<tr>
<td>9.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R62C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/CIN</td>
</tr>
<tr>
<td>9.076</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.116</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C130[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.156</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R62C130[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>9.953</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C123[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/I3</td>
</tr>
<tr>
<td>10.184</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R60C123[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/F</td>
</tr>
<tr>
<td>10.969</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_10_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.309</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_10_s1/CLK</td>
</tr>
<tr>
<td>12.060</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C130[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.306, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.204, 36.986%; route: 5.153, 59.482%; tC2Q: 0.306, 3.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.309, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.306</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/CLK</td>
</tr>
<tr>
<td>2.612</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R60C130[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
</tr>
<tr>
<td>4.426</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/I0</td>
</tr>
<tr>
<td>4.880</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/F</td>
</tr>
<tr>
<td>4.882</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/I3</td>
</tr>
<tr>
<td>5.336</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/I3</td>
</tr>
<tr>
<td>5.703</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/F</td>
</tr>
<tr>
<td>6.349</td>
<td>0.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/I2</td>
</tr>
<tr>
<td>6.755</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R61C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/F</td>
</tr>
<tr>
<td>7.045</td>
<td>0.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/I2</td>
</tr>
<tr>
<td>7.276</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/F</td>
</tr>
<tr>
<td>7.581</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/I1</td>
</tr>
<tr>
<td>8.044</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R58C129[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/F</td>
</tr>
<tr>
<td>8.556</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/I1</td>
</tr>
<tr>
<td>9.036</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/COUT</td>
</tr>
<tr>
<td>9.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R62C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/CIN</td>
</tr>
<tr>
<td>9.076</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.116</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C130[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.156</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R62C130[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>9.953</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C123[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/I3</td>
</tr>
<tr>
<td>10.184</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R60C123[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/F</td>
</tr>
<tr>
<td>10.969</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_11_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.309</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_11_s1/CLK</td>
</tr>
<tr>
<td>12.060</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C130[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.306, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.204, 36.986%; route: 5.153, 59.482%; tC2Q: 0.306, 3.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.309, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.306</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/CLK</td>
</tr>
<tr>
<td>2.612</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R60C130[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
</tr>
<tr>
<td>4.426</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/I0</td>
</tr>
<tr>
<td>4.880</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/F</td>
</tr>
<tr>
<td>4.882</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/I3</td>
</tr>
<tr>
<td>5.336</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/I3</td>
</tr>
<tr>
<td>5.703</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/F</td>
</tr>
<tr>
<td>6.349</td>
<td>0.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/I2</td>
</tr>
<tr>
<td>6.755</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R61C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/F</td>
</tr>
<tr>
<td>7.045</td>
<td>0.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/I2</td>
</tr>
<tr>
<td>7.276</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/F</td>
</tr>
<tr>
<td>7.581</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/I1</td>
</tr>
<tr>
<td>8.044</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R58C129[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/F</td>
</tr>
<tr>
<td>8.556</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/I1</td>
</tr>
<tr>
<td>9.036</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/COUT</td>
</tr>
<tr>
<td>9.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R62C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/CIN</td>
</tr>
<tr>
<td>9.076</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.116</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C130[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.156</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R62C130[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>9.953</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C123[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/I3</td>
</tr>
<tr>
<td>10.184</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R60C123[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/F</td>
</tr>
<tr>
<td>10.969</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_12_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.309</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_12_s1/CLK</td>
</tr>
<tr>
<td>12.060</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C130[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.306, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.204, 36.986%; route: 5.153, 59.482%; tC2Q: 0.306, 3.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.309, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.306</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/CLK</td>
</tr>
<tr>
<td>2.612</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R60C130[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
</tr>
<tr>
<td>4.426</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/I0</td>
</tr>
<tr>
<td>4.880</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/F</td>
</tr>
<tr>
<td>4.882</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/I3</td>
</tr>
<tr>
<td>5.336</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/I3</td>
</tr>
<tr>
<td>5.703</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/F</td>
</tr>
<tr>
<td>6.349</td>
<td>0.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/I2</td>
</tr>
<tr>
<td>6.755</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R61C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/F</td>
</tr>
<tr>
<td>7.045</td>
<td>0.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/I2</td>
</tr>
<tr>
<td>7.276</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/F</td>
</tr>
<tr>
<td>7.581</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/I1</td>
</tr>
<tr>
<td>8.044</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R58C129[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/F</td>
</tr>
<tr>
<td>8.556</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/I1</td>
</tr>
<tr>
<td>9.036</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/COUT</td>
</tr>
<tr>
<td>9.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R62C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/CIN</td>
</tr>
<tr>
<td>9.076</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.116</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C130[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.156</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R62C130[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>9.953</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C123[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/I3</td>
</tr>
<tr>
<td>10.184</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R60C123[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/F</td>
</tr>
<tr>
<td>10.969</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_13_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.309</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_13_s1/CLK</td>
</tr>
<tr>
<td>12.060</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C130[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.306, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.204, 36.986%; route: 5.153, 59.482%; tC2Q: 0.306, 3.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.309, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.306</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/CLK</td>
</tr>
<tr>
<td>2.612</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R60C130[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
</tr>
<tr>
<td>4.426</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/I0</td>
</tr>
<tr>
<td>4.880</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/F</td>
</tr>
<tr>
<td>4.882</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/I3</td>
</tr>
<tr>
<td>5.336</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/I3</td>
</tr>
<tr>
<td>5.703</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/F</td>
</tr>
<tr>
<td>6.349</td>
<td>0.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/I2</td>
</tr>
<tr>
<td>6.755</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R61C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/F</td>
</tr>
<tr>
<td>7.045</td>
<td>0.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/I2</td>
</tr>
<tr>
<td>7.276</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/F</td>
</tr>
<tr>
<td>7.581</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/I1</td>
</tr>
<tr>
<td>8.044</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R58C129[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/F</td>
</tr>
<tr>
<td>8.556</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/I1</td>
</tr>
<tr>
<td>9.036</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/COUT</td>
</tr>
<tr>
<td>9.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R62C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/CIN</td>
</tr>
<tr>
<td>9.076</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.116</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C130[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.156</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R62C130[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>9.953</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C123[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/I3</td>
</tr>
<tr>
<td>10.184</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R60C123[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/F</td>
</tr>
<tr>
<td>10.969</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C131[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.316</td>
<td>2.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C131[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_2_s1/CLK</td>
</tr>
<tr>
<td>12.067</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C131[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.306, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.204, 36.986%; route: 5.153, 59.482%; tC2Q: 0.306, 3.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.316, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.306</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/CLK</td>
</tr>
<tr>
<td>2.612</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R60C130[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
</tr>
<tr>
<td>4.426</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/I0</td>
</tr>
<tr>
<td>4.880</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/F</td>
</tr>
<tr>
<td>4.882</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/I3</td>
</tr>
<tr>
<td>5.336</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/I3</td>
</tr>
<tr>
<td>5.703</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/F</td>
</tr>
<tr>
<td>6.349</td>
<td>0.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/I2</td>
</tr>
<tr>
<td>6.755</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R61C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/F</td>
</tr>
<tr>
<td>7.045</td>
<td>0.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/I2</td>
</tr>
<tr>
<td>7.276</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/F</td>
</tr>
<tr>
<td>7.581</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/I1</td>
</tr>
<tr>
<td>8.044</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R58C129[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/F</td>
</tr>
<tr>
<td>8.556</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/I1</td>
</tr>
<tr>
<td>9.036</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/COUT</td>
</tr>
<tr>
<td>9.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R62C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/CIN</td>
</tr>
<tr>
<td>9.076</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.116</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C130[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.156</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R62C130[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>9.953</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C123[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/I3</td>
</tr>
<tr>
<td>10.184</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R60C123[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/F</td>
</tr>
<tr>
<td>10.969</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C131[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_14_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.316</td>
<td>2.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C131[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_14_s1/CLK</td>
</tr>
<tr>
<td>12.067</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C131[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.306, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.204, 36.986%; route: 5.153, 59.482%; tC2Q: 0.306, 3.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.316, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.054</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.306</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/CLK</td>
</tr>
<tr>
<td>2.612</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R60C130[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
</tr>
<tr>
<td>4.426</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/I0</td>
</tr>
<tr>
<td>4.880</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/F</td>
</tr>
<tr>
<td>4.882</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/I3</td>
</tr>
<tr>
<td>5.336</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/I3</td>
</tr>
<tr>
<td>5.703</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/F</td>
</tr>
<tr>
<td>6.349</td>
<td>0.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/I2</td>
</tr>
<tr>
<td>6.755</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R61C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/F</td>
</tr>
<tr>
<td>7.045</td>
<td>0.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/I2</td>
</tr>
<tr>
<td>7.276</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/F</td>
</tr>
<tr>
<td>7.581</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/I1</td>
</tr>
<tr>
<td>8.044</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R58C129[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/F</td>
</tr>
<tr>
<td>8.556</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/I1</td>
</tr>
<tr>
<td>9.036</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/COUT</td>
</tr>
<tr>
<td>9.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R62C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/CIN</td>
</tr>
<tr>
<td>9.076</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.116</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C130[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.156</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R62C130[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>9.953</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C123[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/I3</td>
</tr>
<tr>
<td>10.184</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R60C123[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/F</td>
</tr>
<tr>
<td>10.939</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C133[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_20_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.303</td>
<td>2.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C133[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_20_s1/CLK</td>
</tr>
<tr>
<td>12.054</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C133[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.306, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.204, 37.114%; route: 5.123, 59.341%; tC2Q: 0.306, 3.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.303, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.054</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.306</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/CLK</td>
</tr>
<tr>
<td>2.612</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R60C130[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
</tr>
<tr>
<td>4.426</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/I0</td>
</tr>
<tr>
<td>4.880</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/F</td>
</tr>
<tr>
<td>4.882</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/I3</td>
</tr>
<tr>
<td>5.336</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/I3</td>
</tr>
<tr>
<td>5.703</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/F</td>
</tr>
<tr>
<td>6.349</td>
<td>0.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/I2</td>
</tr>
<tr>
<td>6.755</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R61C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/F</td>
</tr>
<tr>
<td>7.045</td>
<td>0.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/I2</td>
</tr>
<tr>
<td>7.276</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/F</td>
</tr>
<tr>
<td>7.581</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/I1</td>
</tr>
<tr>
<td>8.044</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R58C129[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/F</td>
</tr>
<tr>
<td>8.556</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/I1</td>
</tr>
<tr>
<td>9.036</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/COUT</td>
</tr>
<tr>
<td>9.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R62C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/CIN</td>
</tr>
<tr>
<td>9.076</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.116</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C130[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.156</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R62C130[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>9.953</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C123[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/I3</td>
</tr>
<tr>
<td>10.184</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R60C123[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/F</td>
</tr>
<tr>
<td>10.939</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C133[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_23_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.303</td>
<td>2.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C133[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_23_s1/CLK</td>
</tr>
<tr>
<td>12.054</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C133[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.306, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.204, 37.114%; route: 5.123, 59.341%; tC2Q: 0.306, 3.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.303, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.054</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.306</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/CLK</td>
</tr>
<tr>
<td>2.612</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R60C130[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
</tr>
<tr>
<td>4.426</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/I0</td>
</tr>
<tr>
<td>4.880</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/F</td>
</tr>
<tr>
<td>4.882</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/I3</td>
</tr>
<tr>
<td>5.336</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/I3</td>
</tr>
<tr>
<td>5.703</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/F</td>
</tr>
<tr>
<td>6.349</td>
<td>0.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/I2</td>
</tr>
<tr>
<td>6.755</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R61C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/F</td>
</tr>
<tr>
<td>7.045</td>
<td>0.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/I2</td>
</tr>
<tr>
<td>7.276</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/F</td>
</tr>
<tr>
<td>7.581</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/I1</td>
</tr>
<tr>
<td>8.044</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R58C129[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/F</td>
</tr>
<tr>
<td>8.556</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/I1</td>
</tr>
<tr>
<td>9.036</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/COUT</td>
</tr>
<tr>
<td>9.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R62C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/CIN</td>
</tr>
<tr>
<td>9.076</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.116</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C130[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.156</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R62C130[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>9.953</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C123[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/I3</td>
</tr>
<tr>
<td>10.184</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R60C123[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/F</td>
</tr>
<tr>
<td>10.939</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C133[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_24_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.303</td>
<td>2.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C133[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_24_s1/CLK</td>
</tr>
<tr>
<td>12.054</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C133[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.306, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.204, 37.114%; route: 5.123, 59.341%; tC2Q: 0.306, 3.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.303, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.054</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.306</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/CLK</td>
</tr>
<tr>
<td>2.612</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R60C130[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_cs_r_0_s0/Q</td>
</tr>
<tr>
<td>4.426</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/I0</td>
</tr>
<tr>
<td>4.880</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s15/F</td>
</tr>
<tr>
<td>4.882</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/I3</td>
</tr>
<tr>
<td>5.336</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C135[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s13/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C135[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/I3</td>
</tr>
<tr>
<td>5.703</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R61C135[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/F</td>
</tr>
<tr>
<td>6.349</td>
<td>0.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/I2</td>
</tr>
<tr>
<td>6.755</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R61C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_ready_s7/F</td>
</tr>
<tr>
<td>7.045</td>
<td>0.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/I2</td>
</tr>
<tr>
<td>7.276</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s4/F</td>
</tr>
<tr>
<td>7.581</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/I1</td>
</tr>
<tr>
<td>8.044</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R58C129[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_0_s2/F</td>
</tr>
<tr>
<td>8.556</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/I1</td>
</tr>
<tr>
<td>9.036</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C130[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n9_s0/COUT</td>
</tr>
<tr>
<td>9.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R62C130[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/CIN</td>
</tr>
<tr>
<td>9.076</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C130[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>9.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>9.116</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C130[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>9.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R62C130[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>9.156</td>
<td>0.040</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R62C130[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>9.953</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C123[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/I3</td>
</tr>
<tr>
<td>10.184</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R60C123[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_31_s3/F</td>
</tr>
<tr>
<td>10.939</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C133[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_26_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.303</td>
<td>2.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C133[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_26_s1/CLK</td>
</tr>
<tr>
<td>12.054</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C133[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_mux_r_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.306, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.204, 37.114%; route: 5.123, 59.341%; tC2Q: 0.306, 3.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.303, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.103</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gw_cmd0/raddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_UPDATA_DQS_WAITE_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.138</td>
<td>2.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[1][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gw_cmd0/raddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.431</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>124</td>
<td>R60C107[1][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gw_cmd0/raddr_2_s0/Q</td>
</tr>
<tr>
<td>6.850</td>
<td>4.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C101[3][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s3/I2</td>
</tr>
<tr>
<td>7.105</td>
<td>0.255</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C101[3][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s3/F</td>
</tr>
<tr>
<td>7.105</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C101[3][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s1/I0</td>
</tr>
<tr>
<td>7.278</td>
<td>0.173</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C101[3][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s1/O</td>
</tr>
<tr>
<td>7.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C101[2][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s0/I0</td>
</tr>
<tr>
<td>7.359</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R61C101[2][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s0/O</td>
</tr>
<tr>
<td>8.311</td>
<td>0.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C88[3][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s41/I0</td>
</tr>
<tr>
<td>8.566</td>
<td>0.255</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R59C88[3][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s41/F</td>
</tr>
<tr>
<td>8.863</td>
<td>0.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C88[1][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s40/I1</td>
</tr>
<tr>
<td>9.094</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R56C88[1][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s40/F</td>
</tr>
<tr>
<td>9.236</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C89[1][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_R2W_s37/I1</td>
</tr>
<tr>
<td>9.467</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R56C89[1][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_R2W_s37/F</td>
</tr>
<tr>
<td>9.483</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C89[1][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_UPDATA_DQS_WAITE_s39/I2</td>
</tr>
<tr>
<td>9.937</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R56C89[1][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_UPDATA_DQS_WAITE_s39/F</td>
</tr>
<tr>
<td>10.525</td>
<td>0.588</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C89[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_UPDATA_DQS_WAITE_s37/I2</td>
</tr>
<tr>
<td>10.988</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C89[0][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_UPDATA_DQS_WAITE_s37/F</td>
</tr>
<tr>
<td>10.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C89[0][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_UPDATA_DQS_WAITE_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.154</td>
<td>2.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C89[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_UPDATA_DQS_WAITE_s0/CLK</td>
</tr>
<tr>
<td>12.103</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C89[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_UPDATA_DQS_WAITE_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.138, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.143, 24.215%; route: 6.413, 72.463%; tC2Q: 0.294, 3.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.103</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.225</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.255</td>
<td>2.255</td>
<td>tNET</td>
<td>RR</td>
<td>249</td>
<td>-</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/AHB_CLK</td>
</tr>
<tr>
<td>3.034</td>
<td>0.779</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>-</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HADDR[11]</td>
</tr>
<tr>
<td>7.627</td>
<td>4.593</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C133[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n30_s0/I0</td>
</tr>
<tr>
<td>8.103</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C133[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n30_s0/COUT</td>
</tr>
<tr>
<td>8.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R47C133[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n31_s0/CIN</td>
</tr>
<tr>
<td>8.143</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C133[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n31_s0/COUT</td>
</tr>
<tr>
<td>8.143</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C133[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_s0/CIN</td>
</tr>
<tr>
<td>8.183</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C133[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_s0/COUT</td>
</tr>
<tr>
<td>8.183</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C134[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_s0/CIN</td>
</tr>
<tr>
<td>8.223</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C134[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_s0/COUT</td>
</tr>
<tr>
<td>8.223</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C134[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_s0/CIN</td>
</tr>
<tr>
<td>8.263</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C134[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_s0/COUT</td>
</tr>
<tr>
<td>8.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C134[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_s0/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C134[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_s0/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C134[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_s0/CIN</td>
</tr>
<tr>
<td>8.343</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C134[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_s0/COUT</td>
</tr>
<tr>
<td>8.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C134[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_s0/CIN</td>
</tr>
<tr>
<td>8.383</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C134[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_s0/COUT</td>
</tr>
<tr>
<td>8.383</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C134[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_s0/CIN</td>
</tr>
<tr>
<td>8.423</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C134[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_s0/COUT</td>
</tr>
<tr>
<td>8.423</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C135[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_s0/CIN</td>
</tr>
<tr>
<td>8.463</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C135[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_s0/COUT</td>
</tr>
<tr>
<td>8.463</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C135[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_s0/CIN</td>
</tr>
<tr>
<td>8.503</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C135[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_s0/COUT</td>
</tr>
<tr>
<td>8.503</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C135[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_s0/CIN</td>
</tr>
<tr>
<td>8.543</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C135[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_s0/COUT</td>
</tr>
<tr>
<td>8.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C135[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_s0/CIN</td>
</tr>
<tr>
<td>8.583</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C135[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_s0/COUT</td>
</tr>
<tr>
<td>8.583</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C135[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_s0/CIN</td>
</tr>
<tr>
<td>8.623</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C135[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_s0/COUT</td>
</tr>
<tr>
<td>8.623</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C135[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_s0/CIN</td>
</tr>
<tr>
<td>8.663</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C135[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_s0/COUT</td>
</tr>
<tr>
<td>8.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C136[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_s0/CIN</td>
</tr>
<tr>
<td>8.703</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C136[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_s0/COUT</td>
</tr>
<tr>
<td>8.703</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C136[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_s0/CIN</td>
</tr>
<tr>
<td>8.743</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C136[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_s0/COUT</td>
</tr>
<tr>
<td>8.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C136[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_s0/CIN</td>
</tr>
<tr>
<td>8.783</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C136[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_s0/COUT</td>
</tr>
<tr>
<td>8.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C136[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_s0/CIN</td>
</tr>
<tr>
<td>8.823</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C136[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_s0/COUT</td>
</tr>
<tr>
<td>8.823</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C136[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_s0/CIN</td>
</tr>
<tr>
<td>8.863</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C136[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_s0/COUT</td>
</tr>
<tr>
<td>8.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C136[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_s0/CIN</td>
</tr>
<tr>
<td>8.903</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C136[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_s0/COUT</td>
</tr>
<tr>
<td>9.666</td>
<td>0.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C134[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s3/I0</td>
</tr>
<tr>
<td>10.031</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C134[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s3/F</td>
</tr>
<tr>
<td>10.697</td>
<td>0.666</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C135[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n492_s1/I3</td>
</tr>
<tr>
<td>11.103</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C135[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n492_s1/F</td>
</tr>
<tr>
<td>11.103</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C135[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.276</td>
<td>2.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C135[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_15_s1/CLK</td>
</tr>
<tr>
<td>12.225</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C135[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.255, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 23.135%; route: 6.022, 68.060%; tC2Q: 0.779, 8.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.276, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/haddr_wr_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.128</td>
<td>2.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C123[2][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/haddr_wr_14_s0/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C123[2][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/haddr_wr_14_s0/Q</td>
</tr>
<tr>
<td>2.546</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.129</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>2.344</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.128, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.129, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/haddr_wr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.128</td>
<td>2.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C123[2][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/haddr_wr_13_s0/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C123[2][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/haddr_wr_13_s0/Q</td>
</tr>
<tr>
<td>2.546</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.129</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>2.344</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.128, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.129, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.351</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/hsize_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.142</td>
<td>2.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C125[2][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/hsize_r_0_s0/CLK</td>
</tr>
<tr>
<td>2.436</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C125[2][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/hsize_r_0_s0/Q</td>
</tr>
<tr>
<td>2.561</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.137</td>
<td>2.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>2.351</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.137, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/haddr_wr_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.135</td>
<td>2.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C124[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/haddr_wr_31_s0/CLK</td>
</tr>
<tr>
<td>2.429</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C124[0][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/haddr_wr_31_s0/Q</td>
</tr>
<tr>
<td>2.554</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[31]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.129</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>2.344</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.135, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.129, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/haddr_wr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.135</td>
<td>2.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C124[1][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/haddr_wr_27_s0/CLK</td>
</tr>
<tr>
<td>2.429</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C124[1][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/haddr_wr_27_s0/Q</td>
</tr>
<tr>
<td>2.554</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[27]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.129</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>2.344</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.135, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.129, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/haddr_wr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.135</td>
<td>2.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C122[1][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/haddr_wr_0_s0/CLK</td>
</tr>
<tr>
<td>2.429</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C122[1][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/haddr_wr_0_s0/Q</td>
</tr>
<tr>
<td>2.554</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.129</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>2.344</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.135, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.129, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.372</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/mux_wrdata_51_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.163</td>
<td>2.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C67[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/mux_wrdata_51_s0/CLK</td>
</tr>
<tr>
<td>2.457</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R63C67[0][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/mux_wrdata_51_s0/Q</td>
</tr>
<tr>
<td>2.582</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[13]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_3_s/DI[31]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.157</td>
<td>2.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[13]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_3_s/CLKA</td>
</tr>
<tr>
<td>2.372</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[13]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.163, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.157, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/adata_datal0_36_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.128</td>
<td>2.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C119[1][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/adata_datal0_36_s0/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C119[1][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/adata_datal0_36_s0/Q</td>
</tr>
<tr>
<td>2.546</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.122</td>
<td>2.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.336</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.128, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.122, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/adata_datal0_34_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.128</td>
<td>2.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C119[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/adata_datal0_34_s0/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C119[0][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/adata_datal0_34_s0/Q</td>
</tr>
<tr>
<td>2.546</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.122</td>
<td>2.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.336</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.128, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.122, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.372</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/mux_wrdata_112_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.171</td>
<td>2.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C66[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/mux_wrdata_112_s0/CLK</td>
</tr>
<tr>
<td>2.464</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R63C66[0][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/mux_wrdata_112_s0/Q</td>
</tr>
<tr>
<td>2.589</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[13]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_3_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.157</td>
<td>2.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[13]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_3_s/CLKA</td>
</tr>
<tr>
<td>2.372</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[13]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.171, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.157, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/adata_datal0_42_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.135</td>
<td>2.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C120[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/adata_datal0_42_s0/CLK</td>
</tr>
<tr>
<td>2.429</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C120[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/adata_datal0_42_s0/Q</td>
</tr>
<tr>
<td>2.554</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.122</td>
<td>2.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.336</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.135, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.122, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/adata_datal0_41_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.135</td>
<td>2.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C120[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/adata_datal0_41_s0/CLK</td>
</tr>
<tr>
<td>2.429</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C120[0][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/adata_datal0_41_s0/Q</td>
</tr>
<tr>
<td>2.554</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.122</td>
<td>2.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.336</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.135, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.122, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/adata_datal0_59_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.142</td>
<td>2.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C121[1][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/adata_datal0_59_s0/CLK</td>
</tr>
<tr>
<td>2.436</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C121[1][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/adata_datal0_59_s0/Q</td>
</tr>
<tr>
<td>2.561</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[27]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.122</td>
<td>2.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.336</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.122, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/adata_datal0_56_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.142</td>
<td>2.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C121[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/adata_datal0_56_s0/CLK</td>
</tr>
<tr>
<td>2.436</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C121[0][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/adata_datal0_56_s0/Q</td>
</tr>
<tr>
<td>2.561</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[24]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.122</td>
<td>2.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.336</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.122, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/rd_data_lpddr_d_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.122</td>
<td>2.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C108[1][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/rd_data_lpddr_d_13_s0/CLK</td>
</tr>
<tr>
<td>2.416</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R62C108[1][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/rd_data_lpddr_d_13_s0/Q</td>
</tr>
<tr>
<td>2.581</td>
<td>0.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[22]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[22]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.333</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[22]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.122, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.165, 35.948%; tC2Q: 0.294, 64.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.118, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/rd_data_lpddr_d_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.122</td>
<td>2.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C108[1][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/rd_data_lpddr_d_12_s0/CLK</td>
</tr>
<tr>
<td>2.416</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R62C108[1][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/rd_data_lpddr_d_12_s0/Q</td>
</tr>
<tr>
<td>2.581</td>
<td>0.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[22]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[22]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.333</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[22]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.122, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.165, 35.948%; tC2Q: 0.294, 64.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.118, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/rd_data_lpddr_d_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.122</td>
<td>2.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C108[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/rd_data_lpddr_d_11_s0/CLK</td>
</tr>
<tr>
<td>2.416</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R62C108[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/rd_data_lpddr_d_11_s0/Q</td>
</tr>
<tr>
<td>2.581</td>
<td>0.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[22]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[22]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.333</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[22]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.122, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.165, 35.948%; tC2Q: 0.294, 64.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.118, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/rd_data_lpddr_d_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.122</td>
<td>2.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C108[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/rd_data_lpddr_d_10_s0/CLK</td>
</tr>
<tr>
<td>2.416</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R62C108[0][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/rd_data_lpddr_d_10_s0/Q</td>
</tr>
<tr>
<td>2.581</td>
<td>0.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[22]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[22]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.333</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[22]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.122, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.165, 35.948%; tC2Q: 0.294, 64.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.118, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/haddr_wr_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.128</td>
<td>2.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C123[3][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/haddr_wr_19_s0/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C123[3][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/haddr_wr_19_s0/Q</td>
</tr>
<tr>
<td>2.606</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[19]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.129</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>2.344</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.128, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 38.622%; tC2Q: 0.294, 61.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.129, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/haddr_wr_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.135</td>
<td>2.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C124[2][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/haddr_wr_30_s0/CLK</td>
</tr>
<tr>
<td>2.429</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C124[2][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/haddr_wr_30_s0/Q</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[30]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.129</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>2.344</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.135, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 38.622%; tC2Q: 0.294, 61.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.129, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/haddr_wr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.135</td>
<td>2.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C122[3][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/haddr_wr_4_s0/CLK</td>
</tr>
<tr>
<td>2.429</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C122[3][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/haddr_wr_4_s0/Q</td>
</tr>
<tr>
<td>2.614</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.129</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>2.344</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.135, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 38.622%; tC2Q: 0.294, 61.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.129, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/adata_datal0_38_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.128</td>
<td>2.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C119[2][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/adata_datal0_38_s0/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C119[2][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/adata_datal0_38_s0/Q</td>
</tr>
<tr>
<td>2.606</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.122</td>
<td>2.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.336</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.128, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 38.622%; tC2Q: 0.294, 61.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.122, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.622</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/adata_datal0_57_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.142</td>
<td>2.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C121[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/adata_datal0_57_s0/CLK</td>
</tr>
<tr>
<td>2.436</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C121[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/adata_datal0_57_s0/Q</td>
</tr>
<tr>
<td>2.621</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[25]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.122</td>
<td>2.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.336</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 38.622%; tC2Q: 0.294, 61.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.122, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/rd_data_lpddr_d_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.122</td>
<td>2.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C108[3][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/rd_data_lpddr_d_16_s0/CLK</td>
</tr>
<tr>
<td>2.416</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R62C108[3][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/rd_data_lpddr_d_16_s0/Q</td>
</tr>
<tr>
<td>2.675</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[22]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[16]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[22]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.333</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[22]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.122, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.259, 46.835%; tC2Q: 0.294, 53.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.118, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/rd_data_lpddr_d_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.122</td>
<td>2.122</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C108[2][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/rd_data_lpddr_d_14_s0/CLK</td>
</tr>
<tr>
<td>2.416</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R62C108[2][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/rd_data_lpddr_d_14_s0/Q</td>
</tr>
<tr>
<td>2.675</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[22]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[22]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.333</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[22]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.122, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.259, 46.835%; tC2Q: 0.294, 53.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.118, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C110[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.244</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R53C110[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.550</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>BSRAM_R46[21][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_0_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.118</td>
<td>2.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[21][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>11.741</td>
<td>-0.378</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[21][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.228</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.890, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.306, 78.675%; tC2Q: 0.354, 21.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.118, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.833</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq1_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C110[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.244</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R53C110[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.449</td>
<td>1.205</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C110[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq1_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.111</td>
<td>2.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C110[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq1_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>11.833</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C110[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq1_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.222</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.890, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.205, 77.293%; tC2Q: 0.354, 22.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.112, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.833</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq1_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C110[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.244</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R53C110[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.449</td>
<td>1.205</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C110[0][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq1_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.111</td>
<td>2.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C110[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq1_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>11.833</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C110[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq1_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.222</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.890, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.205, 77.293%; tC2Q: 0.354, 22.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.112, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.748</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C110[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.244</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R53C110[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.359</td>
<td>1.115</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>BSRAM_R46[23][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_2_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.126</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[23][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKB</td>
</tr>
<tr>
<td>11.748</td>
<td>-0.378</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[23][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.236</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.890, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.115, 75.902%; tC2Q: 0.354, 24.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.126, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.505</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C110[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.244</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R53C110[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.228</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>BSRAM_R46[22]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_1_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.111</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[22]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>11.733</td>
<td>-0.378</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[22]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.221</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.890, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.984, 73.543%; tC2Q: 0.354, 26.457%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.837</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq2_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C110[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.244</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R53C110[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.209</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C113[1][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq2_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.115</td>
<td>2.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C113[1][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq2_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>11.837</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C113[1][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq2_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.890, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.965, 73.161%; tC2Q: 0.354, 26.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.115, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.837</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq2_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C110[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.244</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R53C110[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.209</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C113[2][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq2_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.115</td>
<td>2.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C113[2][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq2_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>11.837</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C113[2][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq2_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.890, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.965, 73.161%; tC2Q: 0.354, 26.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.115, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.837</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq1_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C110[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.244</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R53C110[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.209</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C113[2][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq1_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.115</td>
<td>2.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C113[2][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq1_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>11.837</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C113[2][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq1_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.890, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.965, 73.161%; tC2Q: 0.354, 26.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.115, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.837</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/rbin_num_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C110[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.244</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R53C110[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.209</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C113[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/rbin_num_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.115</td>
<td>2.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C113[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/rbin_num_2_s0/CLK</td>
</tr>
<tr>
<td>11.837</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C113[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/rbin_num_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.890, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.965, 73.161%; tC2Q: 0.354, 26.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.115, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.837</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/rbin_num_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C110[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.244</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R53C110[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.209</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C113[0][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/rbin_num_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.115</td>
<td>2.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C113[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/rbin_num_3_s0/CLK</td>
</tr>
<tr>
<td>11.837</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C113[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/rbin_num_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.890, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.965, 73.161%; tC2Q: 0.354, 26.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.115, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.637</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C110[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.244</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R53C110[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.104</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>BSRAM_R46[23][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_3_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.118</td>
<td>2.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[23][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_3_s/CLKB</td>
</tr>
<tr>
<td>11.741</td>
<td>-0.378</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[23][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.228</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.890, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.860, 70.840%; tC2Q: 0.354, 29.160%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.118, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.641</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.836</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/rbin_num_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C110[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.244</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R53C110[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.195</td>
<td>0.951</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C113[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/rbin_num_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.114</td>
<td>2.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C113[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/rbin_num_5_s0/CLK</td>
</tr>
<tr>
<td>11.836</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C113[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/rbin_num_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.224</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.890, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.951, 72.874%; tC2Q: 0.354, 27.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.114, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq1_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C110[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.244</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R53C110[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.034</td>
<td>0.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C112[0][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq1_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.106</td>
<td>2.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C112[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq1_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>11.828</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C112[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq1_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.890, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.790, 69.056%; tC2Q: 0.354, 30.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.106, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.797</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.831</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/rbin_num_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C110[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.244</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R53C110[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.034</td>
<td>0.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C113[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/rbin_num_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C113[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/rbin_num_1_s0/CLK</td>
</tr>
<tr>
<td>11.831</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C113[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/rbin_num_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.219</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.890, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.790, 69.056%; tC2Q: 0.354, 30.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.867</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.911</td>
<td>1.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C111[1][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.266</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R57C111[1][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.911</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C110[3][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.wbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.145</td>
<td>2.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C110[3][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.wbin_3_s0/CLK</td>
</tr>
<tr>
<td>11.867</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C110[3][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.wbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.645, 64.565%; tC2Q: 0.354, 35.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.145, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.867</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.wbin_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.911</td>
<td>1.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C111[1][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.266</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R57C111[1][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.911</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C110[2][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.wbin_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.145</td>
<td>2.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C110[2][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.wbin_4_s0/CLK</td>
</tr>
<tr>
<td>11.867</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C110[2][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.wbin_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.645, 64.565%; tC2Q: 0.354, 35.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.145, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.867</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.911</td>
<td>1.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C111[1][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.266</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R57C111[1][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.911</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C110[1][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.145</td>
<td>2.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C110[1][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.wptr_1_s0/CLK</td>
</tr>
<tr>
<td>11.867</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C110[1][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.645, 64.565%; tC2Q: 0.354, 35.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.145, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.867</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.911</td>
<td>1.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C111[1][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.266</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R57C111[1][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.911</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C110[2][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.145</td>
<td>2.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C110[2][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.wptr_2_s0/CLK</td>
</tr>
<tr>
<td>11.867</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C110[2][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.645, 64.565%; tC2Q: 0.354, 35.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.145, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.867</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.911</td>
<td>1.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C111[1][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.266</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R57C111[1][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.911</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C110[1][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.145</td>
<td>2.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C110[1][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.wptr_3_s0/CLK</td>
</tr>
<tr>
<td>11.867</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C110[1][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.645, 64.565%; tC2Q: 0.354, 35.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.145, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.867</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.911</td>
<td>1.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C111[1][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.266</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R57C111[1][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.911</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C110[0][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.145</td>
<td>2.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C110[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.wptr_4_s0/CLK</td>
</tr>
<tr>
<td>11.867</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C110[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_rd/fifo_inst/Equal.wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.645, 64.565%; tC2Q: 0.354, 35.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.145, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq2_wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C110[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.244</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R53C110[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>7.866</td>
<td>0.622</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C112[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq2_wptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.101</td>
<td>2.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C112[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq2_wptr_5_s0/CLK</td>
</tr>
<tr>
<td>11.823</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C112[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq2_wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.211</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.890, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.622, 63.730%; tC2Q: 0.354, 36.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.101, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq1_wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C110[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.244</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R53C110[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>7.866</td>
<td>0.622</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C112[2][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq1_wptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.101</td>
<td>2.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C112[2][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq1_wptr_5_s0/CLK</td>
</tr>
<tr>
<td>11.823</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C112[2][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq1_wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.211</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.890, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.622, 63.730%; tC2Q: 0.354, 36.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.101, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/rbin_num_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C110[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.244</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R53C110[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>7.866</td>
<td>0.622</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C112[0][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/rbin_num_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.101</td>
<td>2.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C112[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/rbin_num_4_s0/CLK</td>
</tr>
<tr>
<td>11.823</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C112[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/rbin_num_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.211</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.890, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.622, 63.730%; tC2Q: 0.354, 36.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.101, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.831</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq2_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C110[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.244</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R53C110[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>7.866</td>
<td>0.622</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C111[1][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq2_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[1][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq2_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>11.831</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C111[1][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq2_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.219</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.890, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.622, 63.730%; tC2Q: 0.354, 36.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.831</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq2_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.890</td>
<td>1.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C110[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.244</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R53C110[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>7.866</td>
<td>0.622</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C111[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq2_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq2_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>11.831</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C111[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_ddr3_memory_and_ahb_bus/u_fifo_wr/fifo_inst/Equal.rq2_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.219</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.890, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.622, 63.730%; tC2Q: 0.354, 36.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.954</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/cmd_addr_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.105</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C96[1][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.411</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R47C96[1][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.614</td>
<td>1.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C96[2][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/cmd_addr_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.105</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C96[2][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/cmd_addr_17_s0/CLK</td>
</tr>
<tr>
<td>1.954</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C96[2][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/cmd_addr_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.105, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.203, 79.722%; tC2Q: 0.306, 20.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.105, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.954</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/cmd_addr_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.105</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C96[1][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.411</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R47C96[1][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.614</td>
<td>1.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C96[2][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/cmd_addr_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.105</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C96[2][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/cmd_addr_18_s0/CLK</td>
</tr>
<tr>
<td>1.954</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C96[2][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/cmd_addr_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.105, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.203, 79.722%; tC2Q: 0.306, 20.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.105, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.954</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/cmd_addr_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.105</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C96[1][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.411</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R47C96[1][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.614</td>
<td>1.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C96[3][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/cmd_addr_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.105</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C96[3][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/cmd_addr_19_s0/CLK</td>
</tr>
<tr>
<td>1.954</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C96[3][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/cmd_addr_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.105, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.203, 79.722%; tC2Q: 0.306, 20.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.105, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.954</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/cmd_addr_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.105</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C96[1][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.411</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R47C96[1][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.614</td>
<td>1.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C96[3][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/cmd_addr_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.105</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C96[3][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/cmd_addr_20_s0/CLK</td>
</tr>
<tr>
<td>1.954</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C96[3][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/cmd_addr_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.105, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.203, 79.722%; tC2Q: 0.306, 20.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.105, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_73_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.105</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C96[1][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.411</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R47C96[1][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.687</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C103[1][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_73_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>2.113</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C103[1][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_73_s0/CLK</td>
</tr>
<tr>
<td>1.962</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C103[1][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_73_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.105, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 80.657%; tC2Q: 0.306, 19.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.113, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_90_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.105</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C96[1][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.411</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R47C96[1][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.687</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C103[1][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_90_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>2.113</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C103[1][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_90_s0/CLK</td>
</tr>
<tr>
<td>1.962</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C103[1][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_90_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.105, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 80.657%; tC2Q: 0.306, 19.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.113, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_97_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.105</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C96[1][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.411</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R47C96[1][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.687</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C103[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_97_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>2.113</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C103[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_97_s0/CLK</td>
</tr>
<tr>
<td>1.962</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C103[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_97_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.105, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 80.657%; tC2Q: 0.306, 19.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.113, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_102_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.105</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C96[1][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.411</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R47C96[1][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.687</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C103[2][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_102_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>2.113</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C103[2][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_102_s0/CLK</td>
</tr>
<tr>
<td>1.962</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C103[2][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_102_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.105, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 80.657%; tC2Q: 0.306, 19.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.113, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_105_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.105</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C96[1][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.411</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R47C96[1][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.687</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C103[3][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_105_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>2.113</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C103[3][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_105_s0/CLK</td>
</tr>
<tr>
<td>1.962</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C103[3][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_105_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.105, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 80.657%; tC2Q: 0.306, 19.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.113, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_126_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.105</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C96[1][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.411</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R47C96[1][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.687</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C103[2][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_126_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>2.113</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C103[2][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_126_s0/CLK</td>
</tr>
<tr>
<td>1.962</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C103[2][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_126_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.105, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 80.657%; tC2Q: 0.306, 19.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.113, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_85_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.105</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C96[1][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.411</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R47C96[1][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.713</td>
<td>1.302</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C102[3][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_85_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.120</td>
<td>2.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C102[3][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_85_s0/CLK</td>
</tr>
<tr>
<td>1.969</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C102[3][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_85_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.105, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.302, 80.970%; tC2Q: 0.306, 19.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.120, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_112_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.105</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C96[1][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.411</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R47C96[1][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.713</td>
<td>1.302</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C102[2][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_112_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.120</td>
<td>2.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C102[2][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_112_s0/CLK</td>
</tr>
<tr>
<td>1.969</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C102[2][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_112_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.105, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.302, 80.970%; tC2Q: 0.306, 19.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.120, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_120_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.105</td>
<td>2.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C96[1][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.411</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R47C96[1][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.713</td>
<td>1.302</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C102[2][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_120_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.120</td>
<td>2.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C102[2][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_120_s0/CLK</td>
</tr>
<tr>
<td>1.969</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C102[2][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/wr_data_120_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.105, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.302, 80.970%; tC2Q: 0.306, 19.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.120, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.184</td>
<td>2.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C62[2][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.478</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R60C62[2][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.603</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C62[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.066</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R59C62[0][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.820</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C62[3][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.161</td>
<td>2.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C62[3][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_3_s0/CLK</td>
</tr>
<tr>
<td>2.010</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C62[3][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.463, 28.301%; route: 0.879, 53.729%; tC2Q: 0.294, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.161, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.184</td>
<td>2.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C62[2][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.478</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R60C62[2][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.603</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C62[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.066</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R59C62[0][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.822</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C62[0][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.163</td>
<td>2.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C62[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0/CLK</td>
</tr>
<tr>
<td>2.012</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C62[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.463, 28.266%; route: 0.881, 53.785%; tC2Q: 0.294, 17.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.163, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.184</td>
<td>2.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C62[2][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.478</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R60C62[2][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.603</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C62[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.066</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R59C62[0][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.822</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C62[1][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.163</td>
<td>2.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C62[1][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>2.012</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C62[1][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.463, 28.266%; route: 0.881, 53.785%; tC2Q: 0.294, 17.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.163, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.184</td>
<td>2.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C62[2][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.478</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R60C62[2][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.603</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C62[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.066</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R59C62[0][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.822</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C62[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.163</td>
<td>2.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C62[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>2.012</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C62[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.463, 28.266%; route: 0.881, 53.785%; tC2Q: 0.294, 17.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.163, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.184</td>
<td>2.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C62[2][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.478</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R60C62[2][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.603</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C62[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.066</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R59C62[0][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.820</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C62[2][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.160</td>
<td>2.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C62[2][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0/CLK</td>
</tr>
<tr>
<td>2.009</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C62[2][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.463, 28.301%; route: 0.879, 53.729%; tC2Q: 0.294, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.160, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.184</td>
<td>2.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C62[2][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.478</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R60C62[2][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.603</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C62[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.066</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R59C62[0][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.820</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C62[1][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.160</td>
<td>2.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C62[1][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0/CLK</td>
</tr>
<tr>
<td>2.009</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C62[1][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.463, 28.301%; route: 0.879, 53.729%; tC2Q: 0.294, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.160, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.184</td>
<td>2.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C62[2][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.478</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R60C62[2][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.603</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C62[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.066</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R59C62[0][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.820</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C62[1][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.160</td>
<td>2.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C62[1][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>2.009</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C62[1][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.463, 28.301%; route: 0.879, 53.729%; tC2Q: 0.294, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.160, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.184</td>
<td>2.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C62[2][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.478</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R60C62[2][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.603</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C62[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.066</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R59C62[0][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.820</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C62[3][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C62[3][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0/CLK</td>
</tr>
<tr>
<td>2.004</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C62[3][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.463, 28.301%; route: 0.879, 53.729%; tC2Q: 0.294, 17.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.155, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.184</td>
<td>2.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C62[2][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.478</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R60C62[2][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.603</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C62[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.066</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R59C62[0][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.824</td>
<td>0.758</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C63[0][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.153</td>
<td>2.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C63[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0/CLK</td>
</tr>
<tr>
<td>2.002</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C63[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.463, 28.232%; route: 0.883, 53.841%; tC2Q: 0.294, 17.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.153, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.184</td>
<td>2.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C62[2][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.478</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R60C62[2][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.603</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C62[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.066</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R59C62[0][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.824</td>
<td>0.758</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C63[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.153</td>
<td>2.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C63[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>2.002</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C63[0][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.463, 28.232%; route: 0.883, 53.841%; tC2Q: 0.294, 17.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.153, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.184</td>
<td>2.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C62[2][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.478</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R60C62[2][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.603</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C62[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.066</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R59C62[0][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.824</td>
<td>0.758</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C63[1][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.153</td>
<td>2.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C63[1][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>2.002</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C63[1][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.463, 28.232%; route: 0.883, 53.841%; tC2Q: 0.294, 17.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.153, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.184</td>
<td>2.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C62[2][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.478</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R60C62[2][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.603</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C62[0][A]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.066</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R59C62[0][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.824</td>
<td>0.758</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C63[2][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>LEFTSIDE[4]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.153</td>
<td>2.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C63[2][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>2.002</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C63[2][B]</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.463, 28.232%; route: 0.883, 53.841%; tC2Q: 0.294, 17.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.153, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.902</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.764</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.150</td>
<td>2.150</td>
<td>tNET</td>
<td>RR</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.914</td>
<td>1.914</td>
<td>tNET</td>
<td>FF</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.902</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.764</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.157</td>
<td>2.157</td>
<td>tNET</td>
<td>RR</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.921</td>
<td>1.921</td>
<td>tNET</td>
<td>FF</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.902</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.764</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.165</td>
<td>2.165</td>
<td>tNET</td>
<td>RR</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.929</td>
<td>1.929</td>
<td>tNET</td>
<td>FF</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.902</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.764</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.157</td>
<td>2.157</td>
<td>tNET</td>
<td>RR</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.921</td>
<td>1.921</td>
<td>tNET</td>
<td>FF</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.902</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.764</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.157</td>
<td>2.157</td>
<td>tNET</td>
<td>RR</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.921</td>
<td>1.921</td>
<td>tNET</td>
<td>FF</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.902</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.764</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.150</td>
<td>2.150</td>
<td>tNET</td>
<td>RR</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.914</td>
<td>1.914</td>
<td>tNET</td>
<td>FF</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.902</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.764</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.157</td>
<td>2.157</td>
<td>tNET</td>
<td>RR</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.921</td>
<td>1.921</td>
<td>tNET</td>
<td>FF</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.902</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.764</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.165</td>
<td>2.165</td>
<td>tNET</td>
<td>RR</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.929</td>
<td>1.929</td>
<td>tNET</td>
<td>FF</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.902</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.764</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.165</td>
<td>2.165</td>
<td>tNET</td>
<td>RR</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_2_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.929</td>
<td>1.929</td>
<td>tNET</td>
<td>FF</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_2_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.902</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.764</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.157</td>
<td>2.157</td>
<td>tNET</td>
<td>RR</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_2_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.921</td>
<td>1.921</td>
<td>tNET</td>
<td>FF</td>
<td>u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_2_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3813</td>
<td>ddr_clk</td>
<td>1.083</td>
<td>2.194</td>
</tr>
<tr>
<td>343</td>
<td>DDR_HCLK</td>
<td>7.080</td>
<td>2.158</td>
</tr>
<tr>
<td>291</td>
<td>AHB_CLK</td>
<td>0.514</td>
<td>2.427</td>
</tr>
<tr>
<td>195</td>
<td>ddr_init_internal_rr</td>
<td>5.673</td>
<td>3.591</td>
</tr>
<tr>
<td>195</td>
<td>eye_calib_start_rr</td>
<td>6.445</td>
<td>2.780</td>
</tr>
<tr>
<td>180</td>
<td>eye_calib_start_rr[0]</td>
<td>5.528</td>
<td>3.184</td>
</tr>
<tr>
<td>149</td>
<td>dqsts1</td>
<td>7.249</td>
<td>1.982</td>
</tr>
<tr>
<td>148</td>
<td>dqs_reg</td>
<td>6.570</td>
<td>2.639</td>
</tr>
<tr>
<td>124</td>
<td>raddr[2]</td>
<td>1.083</td>
<td>4.621</td>
</tr>
<tr>
<td>118</td>
<td>fifo_ahb_wr_wren</td>
<td>15.792</td>
<td>1.210</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R54C73</td>
<td>65.28%</td>
</tr>
<tr>
<td>R62C131</td>
<td>62.50%</td>
</tr>
<tr>
<td>R54C72</td>
<td>62.50%</td>
</tr>
<tr>
<td>R58C71</td>
<td>61.11%</td>
</tr>
<tr>
<td>R62C66</td>
<td>61.11%</td>
</tr>
<tr>
<td>R58C89</td>
<td>61.11%</td>
</tr>
<tr>
<td>R54C74</td>
<td>61.11%</td>
</tr>
<tr>
<td>R58C79</td>
<td>59.72%</td>
</tr>
<tr>
<td>R46C58</td>
<td>59.72%</td>
</tr>
<tr>
<td>R54C68</td>
<td>59.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ddr3_memory_clk -period 5 -waveform {0 2.5} [get_pins {u_Gowin_PLL_DDR3/PLL_inst/CLKOUT2}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ae350_ddr_clk -period 20 -waveform {0 10} [get_pins {u_Gowin_PLL_AE350/PLL_inst/CLKOUT0}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ae350_ahb_clk -period 10 -waveform {0 5} [get_pins {u_Gowin_PLL_AE350/PLL_inst/CLKOUT2}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ddr3_clkin -period 20 -waveform {0 10} [get_pins {u_Gowin_PLL_DDR3/PLL_inst/CLKOUT0}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ddr3_sysclk -period 10 -waveform {0 5} [get_pins {u_gw_ahb_ddr3_top/u_gw_ahb_ddr3/u_DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk50m -period 20 -waveform {0 10} [get_ports {CLK}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ae350_apb_clk -period 10 -waveform {0 5} [get_pins {u_Gowin_PLL_AE350/PLL_inst/CLKOUT3}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name flash_sysclk -period 20 -waveform {0 10} [get_nets {u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_in}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -exclusive -group [get_clocks {flash_sysclk}] -group [get_clocks {ae350_ahb_clk}] -group [get_clocks {ae350_apb_clk}] -group [get_clocks {ae350_ddr_clk}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {ddr3_clkin}] -group [get_clocks {ddr3_sysclk}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {ddr3_sysclk}] -group [get_clocks {ddr3_memory_clk}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -exclusive -group [get_clocks {ddr3_memory_clk}] -group [get_clocks {ddr3_clkin}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -exclusive -group [get_clocks {clk50m}] -group [get_clocks {ddr3_sysclk}]</td>
</tr>
<tr>
<td>TC_OPERATING_CONDITIONS</td>
<td>Actived</td>
<td>set_operating_conditions -grade c -model slow -speed 2 -setup -hold</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
