INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/david_davis1/Downloads/ch05_06_db_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/david_davis1/Box/SoC/ClassReports/mysseg/mysseg.srcs/sources_1/new/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/david_davis1/Downloads/pass.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pass
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/david_davis1/Box/SoC/ClassReports/mysseg/mysseg.srcs/sources_1/new/ssegdrv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssegdrv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/david_davis1/Box/SoC/ClassReports/mysseg/mysseg.srcs/sources_1/new/main.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
WARNING: [VRFC 10-3676] redeclaration of ansi port 'led' is not allowed [C:/Users/david_davis1/Box/SoC/ClassReports/mysseg/mysseg.srcs/sources_1/new/main.sv:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david_davis1/Box/SoC/ClassReports/CR2/CR2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
