
smartFanSTM32Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ffc  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003dc  080081a0  080081a0  000091a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800857c  0800857c  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800857c  0800857c  0000957c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008584  08008584  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008584  08008584  00009584  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008588  08008588  00009588  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800858c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a8  200001d4  08008760  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000047c  08008760  0000a47c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fff4  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000207c  00000000  00000000  0001a1f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001038  00000000  00000000  0001c278  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cd5  00000000  00000000  0001d2b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018bdf  00000000  00000000  0001df85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012af7  00000000  00000000  00036b64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009eb21  00000000  00000000  0004965b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e817c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005700  00000000  00000000  000e81c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  000ed8c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008184 	.word	0x08008184

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	08008184 	.word	0x08008184

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b988 	b.w	8000f80 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	468e      	mov	lr, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	4688      	mov	r8, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d962      	bls.n	8000d64 <__udivmoddi4+0xdc>
 8000c9e:	fab2 f682 	clz	r6, r2
 8000ca2:	b14e      	cbz	r6, 8000cb8 <__udivmoddi4+0x30>
 8000ca4:	f1c6 0320 	rsb	r3, r6, #32
 8000ca8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cac:	fa20 f303 	lsr.w	r3, r0, r3
 8000cb0:	40b7      	lsls	r7, r6
 8000cb2:	ea43 0808 	orr.w	r8, r3, r8
 8000cb6:	40b4      	lsls	r4, r6
 8000cb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cbc:	fa1f fc87 	uxth.w	ip, r7
 8000cc0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cc4:	0c23      	lsrs	r3, r4, #16
 8000cc6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cce:	fb01 f20c 	mul.w	r2, r1, ip
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd6:	18fb      	adds	r3, r7, r3
 8000cd8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cdc:	f080 80ea 	bcs.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	f240 80e7 	bls.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	443b      	add	r3, r7
 8000cea:	1a9a      	subs	r2, r3, r2
 8000cec:	b2a3      	uxth	r3, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cfe:	459c      	cmp	ip, r3
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x8e>
 8000d02:	18fb      	adds	r3, r7, r3
 8000d04:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d08:	f080 80d6 	bcs.w	8000eb8 <__udivmoddi4+0x230>
 8000d0c:	459c      	cmp	ip, r3
 8000d0e:	f240 80d3 	bls.w	8000eb8 <__udivmoddi4+0x230>
 8000d12:	443b      	add	r3, r7
 8000d14:	3802      	subs	r0, #2
 8000d16:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1a:	eba3 030c 	sub.w	r3, r3, ip
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11d      	cbz	r5, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40f3      	lsrs	r3, r6
 8000d24:	2200      	movs	r2, #0
 8000d26:	e9c5 3200 	strd	r3, r2, [r5]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d905      	bls.n	8000d3e <__udivmoddi4+0xb6>
 8000d32:	b10d      	cbz	r5, 8000d38 <__udivmoddi4+0xb0>
 8000d34:	e9c5 0100 	strd	r0, r1, [r5]
 8000d38:	2100      	movs	r1, #0
 8000d3a:	4608      	mov	r0, r1
 8000d3c:	e7f5      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d3e:	fab3 f183 	clz	r1, r3
 8000d42:	2900      	cmp	r1, #0
 8000d44:	d146      	bne.n	8000dd4 <__udivmoddi4+0x14c>
 8000d46:	4573      	cmp	r3, lr
 8000d48:	d302      	bcc.n	8000d50 <__udivmoddi4+0xc8>
 8000d4a:	4282      	cmp	r2, r0
 8000d4c:	f200 8105 	bhi.w	8000f5a <__udivmoddi4+0x2d2>
 8000d50:	1a84      	subs	r4, r0, r2
 8000d52:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d56:	2001      	movs	r0, #1
 8000d58:	4690      	mov	r8, r2
 8000d5a:	2d00      	cmp	r5, #0
 8000d5c:	d0e5      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d5e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d62:	e7e2      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f000 8090 	beq.w	8000e8a <__udivmoddi4+0x202>
 8000d6a:	fab2 f682 	clz	r6, r2
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	f040 80a4 	bne.w	8000ebc <__udivmoddi4+0x234>
 8000d74:	1a8a      	subs	r2, r1, r2
 8000d76:	0c03      	lsrs	r3, r0, #16
 8000d78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7c:	b280      	uxth	r0, r0
 8000d7e:	b2bc      	uxth	r4, r7
 8000d80:	2101      	movs	r1, #1
 8000d82:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d86:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d8e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d92:	429a      	cmp	r2, r3
 8000d94:	d907      	bls.n	8000da6 <__udivmoddi4+0x11e>
 8000d96:	18fb      	adds	r3, r7, r3
 8000d98:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d9c:	d202      	bcs.n	8000da4 <__udivmoddi4+0x11c>
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	f200 80e0 	bhi.w	8000f64 <__udivmoddi4+0x2dc>
 8000da4:	46c4      	mov	ip, r8
 8000da6:	1a9b      	subs	r3, r3, r2
 8000da8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dac:	fb0e 3312 	mls	r3, lr, r2, r3
 8000db0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000db4:	fb02 f404 	mul.w	r4, r2, r4
 8000db8:	429c      	cmp	r4, r3
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x144>
 8000dbc:	18fb      	adds	r3, r7, r3
 8000dbe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x142>
 8000dc4:	429c      	cmp	r4, r3
 8000dc6:	f200 80ca 	bhi.w	8000f5e <__udivmoddi4+0x2d6>
 8000dca:	4602      	mov	r2, r0
 8000dcc:	1b1b      	subs	r3, r3, r4
 8000dce:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dd2:	e7a5      	b.n	8000d20 <__udivmoddi4+0x98>
 8000dd4:	f1c1 0620 	rsb	r6, r1, #32
 8000dd8:	408b      	lsls	r3, r1
 8000dda:	fa22 f706 	lsr.w	r7, r2, r6
 8000dde:	431f      	orrs	r7, r3
 8000de0:	fa0e f401 	lsl.w	r4, lr, r1
 8000de4:	fa20 f306 	lsr.w	r3, r0, r6
 8000de8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000df0:	4323      	orrs	r3, r4
 8000df2:	fa00 f801 	lsl.w	r8, r0, r1
 8000df6:	fa1f fc87 	uxth.w	ip, r7
 8000dfa:	fbbe f0f9 	udiv	r0, lr, r9
 8000dfe:	0c1c      	lsrs	r4, r3, #16
 8000e00:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e04:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e08:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e0c:	45a6      	cmp	lr, r4
 8000e0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e12:	d909      	bls.n	8000e28 <__udivmoddi4+0x1a0>
 8000e14:	193c      	adds	r4, r7, r4
 8000e16:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e1a:	f080 809c 	bcs.w	8000f56 <__udivmoddi4+0x2ce>
 8000e1e:	45a6      	cmp	lr, r4
 8000e20:	f240 8099 	bls.w	8000f56 <__udivmoddi4+0x2ce>
 8000e24:	3802      	subs	r0, #2
 8000e26:	443c      	add	r4, r7
 8000e28:	eba4 040e 	sub.w	r4, r4, lr
 8000e2c:	fa1f fe83 	uxth.w	lr, r3
 8000e30:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e34:	fb09 4413 	mls	r4, r9, r3, r4
 8000e38:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e3c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e40:	45a4      	cmp	ip, r4
 8000e42:	d908      	bls.n	8000e56 <__udivmoddi4+0x1ce>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e4a:	f080 8082 	bcs.w	8000f52 <__udivmoddi4+0x2ca>
 8000e4e:	45a4      	cmp	ip, r4
 8000e50:	d97f      	bls.n	8000f52 <__udivmoddi4+0x2ca>
 8000e52:	3b02      	subs	r3, #2
 8000e54:	443c      	add	r4, r7
 8000e56:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e5a:	eba4 040c 	sub.w	r4, r4, ip
 8000e5e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e62:	4564      	cmp	r4, ip
 8000e64:	4673      	mov	r3, lr
 8000e66:	46e1      	mov	r9, ip
 8000e68:	d362      	bcc.n	8000f30 <__udivmoddi4+0x2a8>
 8000e6a:	d05f      	beq.n	8000f2c <__udivmoddi4+0x2a4>
 8000e6c:	b15d      	cbz	r5, 8000e86 <__udivmoddi4+0x1fe>
 8000e6e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e72:	eb64 0409 	sbc.w	r4, r4, r9
 8000e76:	fa04 f606 	lsl.w	r6, r4, r6
 8000e7a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e7e:	431e      	orrs	r6, r3
 8000e80:	40cc      	lsrs	r4, r1
 8000e82:	e9c5 6400 	strd	r6, r4, [r5]
 8000e86:	2100      	movs	r1, #0
 8000e88:	e74f      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000e8a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e8e:	0c01      	lsrs	r1, r0, #16
 8000e90:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e94:	b280      	uxth	r0, r0
 8000e96:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e9a:	463b      	mov	r3, r7
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	463c      	mov	r4, r7
 8000ea0:	46b8      	mov	r8, r7
 8000ea2:	46be      	mov	lr, r7
 8000ea4:	2620      	movs	r6, #32
 8000ea6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eaa:	eba2 0208 	sub.w	r2, r2, r8
 8000eae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000eb2:	e766      	b.n	8000d82 <__udivmoddi4+0xfa>
 8000eb4:	4601      	mov	r1, r0
 8000eb6:	e718      	b.n	8000cea <__udivmoddi4+0x62>
 8000eb8:	4610      	mov	r0, r2
 8000eba:	e72c      	b.n	8000d16 <__udivmoddi4+0x8e>
 8000ebc:	f1c6 0220 	rsb	r2, r6, #32
 8000ec0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ec4:	40b7      	lsls	r7, r6
 8000ec6:	40b1      	lsls	r1, r6
 8000ec8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ecc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ed0:	430a      	orrs	r2, r1
 8000ed2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ed6:	b2bc      	uxth	r4, r7
 8000ed8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000edc:	0c11      	lsrs	r1, r2, #16
 8000ede:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee2:	fb08 f904 	mul.w	r9, r8, r4
 8000ee6:	40b0      	lsls	r0, r6
 8000ee8:	4589      	cmp	r9, r1
 8000eea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000eee:	b280      	uxth	r0, r0
 8000ef0:	d93e      	bls.n	8000f70 <__udivmoddi4+0x2e8>
 8000ef2:	1879      	adds	r1, r7, r1
 8000ef4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ef8:	d201      	bcs.n	8000efe <__udivmoddi4+0x276>
 8000efa:	4589      	cmp	r9, r1
 8000efc:	d81f      	bhi.n	8000f3e <__udivmoddi4+0x2b6>
 8000efe:	eba1 0109 	sub.w	r1, r1, r9
 8000f02:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f06:	fb09 f804 	mul.w	r8, r9, r4
 8000f0a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f0e:	b292      	uxth	r2, r2
 8000f10:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f14:	4542      	cmp	r2, r8
 8000f16:	d229      	bcs.n	8000f6c <__udivmoddi4+0x2e4>
 8000f18:	18ba      	adds	r2, r7, r2
 8000f1a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f1e:	d2c4      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f20:	4542      	cmp	r2, r8
 8000f22:	d2c2      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f24:	f1a9 0102 	sub.w	r1, r9, #2
 8000f28:	443a      	add	r2, r7
 8000f2a:	e7be      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f2c:	45f0      	cmp	r8, lr
 8000f2e:	d29d      	bcs.n	8000e6c <__udivmoddi4+0x1e4>
 8000f30:	ebbe 0302 	subs.w	r3, lr, r2
 8000f34:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f38:	3801      	subs	r0, #1
 8000f3a:	46e1      	mov	r9, ip
 8000f3c:	e796      	b.n	8000e6c <__udivmoddi4+0x1e4>
 8000f3e:	eba7 0909 	sub.w	r9, r7, r9
 8000f42:	4449      	add	r1, r9
 8000f44:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f48:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4c:	fb09 f804 	mul.w	r8, r9, r4
 8000f50:	e7db      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f52:	4673      	mov	r3, lr
 8000f54:	e77f      	b.n	8000e56 <__udivmoddi4+0x1ce>
 8000f56:	4650      	mov	r0, sl
 8000f58:	e766      	b.n	8000e28 <__udivmoddi4+0x1a0>
 8000f5a:	4608      	mov	r0, r1
 8000f5c:	e6fd      	b.n	8000d5a <__udivmoddi4+0xd2>
 8000f5e:	443b      	add	r3, r7
 8000f60:	3a02      	subs	r2, #2
 8000f62:	e733      	b.n	8000dcc <__udivmoddi4+0x144>
 8000f64:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f68:	443b      	add	r3, r7
 8000f6a:	e71c      	b.n	8000da6 <__udivmoddi4+0x11e>
 8000f6c:	4649      	mov	r1, r9
 8000f6e:	e79c      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f70:	eba1 0109 	sub.w	r1, r1, r9
 8000f74:	46c4      	mov	ip, r8
 8000f76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7a:	fb09 f804 	mul.w	r8, r9, r4
 8000f7e:	e7c4      	b.n	8000f0a <__udivmoddi4+0x282>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <_write>:
    int16_t  dig_T2;
    int16_t  dig_T3;
} BME280_CalibData;

BME280_CalibData calib;
int _write(int file, char *ptr, int len) {
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	60f8      	str	r0, [r7, #12]
 8000f8c:	60b9      	str	r1, [r7, #8]
 8000f8e:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	b29a      	uxth	r2, r3
 8000f94:	f04f 33ff 	mov.w	r3, #4294967295
 8000f98:	68b9      	ldr	r1, [r7, #8]
 8000f9a:	4804      	ldr	r0, [pc, #16]	@ (8000fac <_write+0x28>)
 8000f9c:	f003 fea2 	bl	8004ce4 <HAL_UART_Transmit>
    return len;
 8000fa0:	687b      	ldr	r3, [r7, #4]
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3710      	adds	r7, #16
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	200002d4 	.word	0x200002d4

08000fb0 <read_temperature>:

float read_temperature(void) {
 8000fb0:	b5b0      	push	{r4, r5, r7, lr}
 8000fb2:	b086      	sub	sp, #24
 8000fb4:	af00      	add	r7, sp, #0
    // Start ADC
    HAL_ADC_Start(&hadc1);
 8000fb6:	4856      	ldr	r0, [pc, #344]	@ (8001110 <read_temperature+0x160>)
 8000fb8:	f000 ff2a 	bl	8001e10 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000fbc:	f04f 31ff 	mov.w	r1, #4294967295
 8000fc0:	4853      	ldr	r0, [pc, #332]	@ (8001110 <read_temperature+0x160>)
 8000fc2:	f000 ffd9 	bl	8001f78 <HAL_ADC_PollForConversion>
    uint32_t adc_val = HAL_ADC_GetValue(&hadc1);
 8000fc6:	4852      	ldr	r0, [pc, #328]	@ (8001110 <read_temperature+0x160>)
 8000fc8:	f001 f861 	bl	800208e <HAL_ADC_GetValue>
 8000fcc:	6178      	str	r0, [r7, #20]

    // Converting ADC to voltage
    float v_out = (adc_val / 4095.0) * 3.3;
 8000fce:	6978      	ldr	r0, [r7, #20]
 8000fd0:	f7ff faa0 	bl	8000514 <__aeabi_ui2d>
 8000fd4:	a342      	add	r3, pc, #264	@ (adr r3, 80010e0 <read_temperature+0x130>)
 8000fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fda:	f7ff fc3f 	bl	800085c <__aeabi_ddiv>
 8000fde:	4602      	mov	r2, r0
 8000fe0:	460b      	mov	r3, r1
 8000fe2:	4610      	mov	r0, r2
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	a340      	add	r3, pc, #256	@ (adr r3, 80010e8 <read_temperature+0x138>)
 8000fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fec:	f7ff fb0c 	bl	8000608 <__aeabi_dmul>
 8000ff0:	4602      	mov	r2, r0
 8000ff2:	460b      	mov	r3, r1
 8000ff4:	4610      	mov	r0, r2
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	f7ff fdde 	bl	8000bb8 <__aeabi_d2f>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	613b      	str	r3, [r7, #16]

    // Calculate NTC resistance
    float r_ntc = (R_FIXED * v_out) / (3.3 - v_out);
 8001000:	6938      	ldr	r0, [r7, #16]
 8001002:	f7ff faa9 	bl	8000558 <__aeabi_f2d>
 8001006:	a33a      	add	r3, pc, #232	@ (adr r3, 80010f0 <read_temperature+0x140>)
 8001008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800100c:	f7ff fafc 	bl	8000608 <__aeabi_dmul>
 8001010:	4602      	mov	r2, r0
 8001012:	460b      	mov	r3, r1
 8001014:	4614      	mov	r4, r2
 8001016:	461d      	mov	r5, r3
 8001018:	6938      	ldr	r0, [r7, #16]
 800101a:	f7ff fa9d 	bl	8000558 <__aeabi_f2d>
 800101e:	4602      	mov	r2, r0
 8001020:	460b      	mov	r3, r1
 8001022:	a131      	add	r1, pc, #196	@ (adr r1, 80010e8 <read_temperature+0x138>)
 8001024:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001028:	f7ff f936 	bl	8000298 <__aeabi_dsub>
 800102c:	4602      	mov	r2, r0
 800102e:	460b      	mov	r3, r1
 8001030:	4620      	mov	r0, r4
 8001032:	4629      	mov	r1, r5
 8001034:	f7ff fc12 	bl	800085c <__aeabi_ddiv>
 8001038:	4602      	mov	r2, r0
 800103a:	460b      	mov	r3, r1
 800103c:	4610      	mov	r0, r2
 800103e:	4619      	mov	r1, r3
 8001040:	f7ff fdba 	bl	8000bb8 <__aeabi_d2f>
 8001044:	4603      	mov	r3, r0
 8001046:	60fb      	str	r3, [r7, #12]

    // Steinhart equation (Beta form)
    float tempK = 1.0 / ((1.0/T0) + (1.0/BETA) * log(r_ntc / R0));
 8001048:	68f8      	ldr	r0, [r7, #12]
 800104a:	f7ff fa85 	bl	8000558 <__aeabi_f2d>
 800104e:	a328      	add	r3, pc, #160	@ (adr r3, 80010f0 <read_temperature+0x140>)
 8001050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001054:	f7ff fc02 	bl	800085c <__aeabi_ddiv>
 8001058:	4602      	mov	r2, r0
 800105a:	460b      	mov	r3, r1
 800105c:	ec43 2b17 	vmov	d7, r2, r3
 8001060:	eeb0 0a47 	vmov.f32	s0, s14
 8001064:	eef0 0a67 	vmov.f32	s1, s15
 8001068:	f006 fe8e 	bl	8007d88 <log>
 800106c:	ec51 0b10 	vmov	r0, r1, d0
 8001070:	a321      	add	r3, pc, #132	@ (adr r3, 80010f8 <read_temperature+0x148>)
 8001072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001076:	f7ff fac7 	bl	8000608 <__aeabi_dmul>
 800107a:	4602      	mov	r2, r0
 800107c:	460b      	mov	r3, r1
 800107e:	4610      	mov	r0, r2
 8001080:	4619      	mov	r1, r3
 8001082:	a31f      	add	r3, pc, #124	@ (adr r3, 8001100 <read_temperature+0x150>)
 8001084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001088:	f7ff f908 	bl	800029c <__adddf3>
 800108c:	4602      	mov	r2, r0
 800108e:	460b      	mov	r3, r1
 8001090:	f04f 0000 	mov.w	r0, #0
 8001094:	491f      	ldr	r1, [pc, #124]	@ (8001114 <read_temperature+0x164>)
 8001096:	f7ff fbe1 	bl	800085c <__aeabi_ddiv>
 800109a:	4602      	mov	r2, r0
 800109c:	460b      	mov	r3, r1
 800109e:	4610      	mov	r0, r2
 80010a0:	4619      	mov	r1, r3
 80010a2:	f7ff fd89 	bl	8000bb8 <__aeabi_d2f>
 80010a6:	4603      	mov	r3, r0
 80010a8:	60bb      	str	r3, [r7, #8]
    float tempC = tempK - 273.15;
 80010aa:	68b8      	ldr	r0, [r7, #8]
 80010ac:	f7ff fa54 	bl	8000558 <__aeabi_f2d>
 80010b0:	a315      	add	r3, pc, #84	@ (adr r3, 8001108 <read_temperature+0x158>)
 80010b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010b6:	f7ff f8ef 	bl	8000298 <__aeabi_dsub>
 80010ba:	4602      	mov	r2, r0
 80010bc:	460b      	mov	r3, r1
 80010be:	4610      	mov	r0, r2
 80010c0:	4619      	mov	r1, r3
 80010c2:	f7ff fd79 	bl	8000bb8 <__aeabi_d2f>
 80010c6:	4603      	mov	r3, r0
 80010c8:	607b      	str	r3, [r7, #4]

    return tempC;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	ee07 3a90 	vmov	s15, r3
}
 80010d0:	eeb0 0a67 	vmov.f32	s0, s15
 80010d4:	3718      	adds	r7, #24
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bdb0      	pop	{r4, r5, r7, pc}
 80010da:	bf00      	nop
 80010dc:	f3af 8000 	nop.w
 80010e0:	00000000 	.word	0x00000000
 80010e4:	40affe00 	.word	0x40affe00
 80010e8:	66666666 	.word	0x66666666
 80010ec:	400a6666 	.word	0x400a6666
 80010f0:	00000000 	.word	0x00000000
 80010f4:	40c38800 	.word	0x40c38800
 80010f8:	61550905 	.word	0x61550905
 80010fc:	3f331432 	.word	0x3f331432
 8001100:	dcb5db83 	.word	0xdcb5db83
 8001104:	3f6b79e1 	.word	0x3f6b79e1
 8001108:	66666666 	.word	0x66666666
 800110c:	40711266 	.word	0x40711266
 8001110:	200001f0 	.word	0x200001f0
 8001114:	3ff00000 	.word	0x3ff00000

08001118 <BME280_Init>:
void BME280_Init(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b086      	sub	sp, #24
 800111c:	af04      	add	r7, sp, #16
    uint8_t ctrl_meas = 0x27;  // temp oversampling x1, press x1, normal mode
 800111e:	2327      	movs	r3, #39	@ 0x27
 8001120:	71fb      	strb	r3, [r7, #7]
    uint8_t ctrl_hum  = 0x01;  // humidity oversampling x1
 8001122:	2301      	movs	r3, #1
 8001124:	71bb      	strb	r3, [r7, #6]

    // humidity oversampling must be written first
    HAL_I2C_Mem_Write(&hi2c1, BME280_ADDR, 0xF2, 1, &ctrl_hum, 1, HAL_MAX_DELAY);
 8001126:	f04f 33ff 	mov.w	r3, #4294967295
 800112a:	9302      	str	r3, [sp, #8]
 800112c:	2301      	movs	r3, #1
 800112e:	9301      	str	r3, [sp, #4]
 8001130:	1dbb      	adds	r3, r7, #6
 8001132:	9300      	str	r3, [sp, #0]
 8001134:	2301      	movs	r3, #1
 8001136:	22f2      	movs	r2, #242	@ 0xf2
 8001138:	21ec      	movs	r1, #236	@ 0xec
 800113a:	480a      	ldr	r0, [pc, #40]	@ (8001164 <BME280_Init+0x4c>)
 800113c:	f001 fd90 	bl	8002c60 <HAL_I2C_Mem_Write>
    HAL_I2C_Mem_Write(&hi2c1, BME280_ADDR, 0xF4, 1, &ctrl_meas, 1, HAL_MAX_DELAY);
 8001140:	f04f 33ff 	mov.w	r3, #4294967295
 8001144:	9302      	str	r3, [sp, #8]
 8001146:	2301      	movs	r3, #1
 8001148:	9301      	str	r3, [sp, #4]
 800114a:	1dfb      	adds	r3, r7, #7
 800114c:	9300      	str	r3, [sp, #0]
 800114e:	2301      	movs	r3, #1
 8001150:	22f4      	movs	r2, #244	@ 0xf4
 8001152:	21ec      	movs	r1, #236	@ 0xec
 8001154:	4803      	ldr	r0, [pc, #12]	@ (8001164 <BME280_Init+0x4c>)
 8001156:	f001 fd83 	bl	8002c60 <HAL_I2C_Mem_Write>
}
 800115a:	bf00      	nop
 800115c:	3708      	adds	r7, #8
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	20000238 	.word	0x20000238

08001168 <BME280_CompensateTemp>:

int32_t t_fine;


static float BME280_CompensateTemp(int32_t adc_T)
{
 8001168:	b480      	push	{r7}
 800116a:	b087      	sub	sp, #28
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
    int32_t var1, var2, T;
    var1 = ((((adc_T >> 3) - ((int32_t)calib.dig_T1 << 1))) *
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	10da      	asrs	r2, r3, #3
 8001174:	4b1e      	ldr	r3, [pc, #120]	@ (80011f0 <BME280_CompensateTemp+0x88>)
 8001176:	881b      	ldrh	r3, [r3, #0]
 8001178:	005b      	lsls	r3, r3, #1
 800117a:	1ad3      	subs	r3, r2, r3
            ((int32_t)calib.dig_T2)) >> 11;
 800117c:	4a1c      	ldr	r2, [pc, #112]	@ (80011f0 <BME280_CompensateTemp+0x88>)
 800117e:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
    var1 = ((((adc_T >> 3) - ((int32_t)calib.dig_T1 << 1))) *
 8001182:	fb02 f303 	mul.w	r3, r2, r3
 8001186:	12db      	asrs	r3, r3, #11
 8001188:	617b      	str	r3, [r7, #20]

    var2 = (((((adc_T >> 4) - ((int32_t)calib.dig_T1)) *
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	111b      	asrs	r3, r3, #4
 800118e:	4a18      	ldr	r2, [pc, #96]	@ (80011f0 <BME280_CompensateTemp+0x88>)
 8001190:	8812      	ldrh	r2, [r2, #0]
 8001192:	1a9b      	subs	r3, r3, r2
              ((adc_T >> 4) - ((int32_t)calib.dig_T1))) >> 12) *
 8001194:	687a      	ldr	r2, [r7, #4]
 8001196:	1112      	asrs	r2, r2, #4
 8001198:	4915      	ldr	r1, [pc, #84]	@ (80011f0 <BME280_CompensateTemp+0x88>)
 800119a:	8809      	ldrh	r1, [r1, #0]
 800119c:	1a52      	subs	r2, r2, r1
    var2 = (((((adc_T >> 4) - ((int32_t)calib.dig_T1)) *
 800119e:	fb02 f303 	mul.w	r3, r2, r3
              ((adc_T >> 4) - ((int32_t)calib.dig_T1))) >> 12) *
 80011a2:	131b      	asrs	r3, r3, #12
            ((int32_t)calib.dig_T3)) >> 14;
 80011a4:	4a12      	ldr	r2, [pc, #72]	@ (80011f0 <BME280_CompensateTemp+0x88>)
 80011a6:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
              ((adc_T >> 4) - ((int32_t)calib.dig_T1))) >> 12) *
 80011aa:	fb02 f303 	mul.w	r3, r2, r3
    var2 = (((((adc_T >> 4) - ((int32_t)calib.dig_T1)) *
 80011ae:	139b      	asrs	r3, r3, #14
 80011b0:	613b      	str	r3, [r7, #16]

    t_fine = var1 + var2;
 80011b2:	697a      	ldr	r2, [r7, #20]
 80011b4:	693b      	ldr	r3, [r7, #16]
 80011b6:	4413      	add	r3, r2
 80011b8:	4a0e      	ldr	r2, [pc, #56]	@ (80011f4 <BME280_CompensateTemp+0x8c>)
 80011ba:	6013      	str	r3, [r2, #0]
    T = (t_fine * 5 + 128) >> 8;  // 0.01 C
 80011bc:	4b0d      	ldr	r3, [pc, #52]	@ (80011f4 <BME280_CompensateTemp+0x8c>)
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	4613      	mov	r3, r2
 80011c2:	009b      	lsls	r3, r3, #2
 80011c4:	4413      	add	r3, r2
 80011c6:	3380      	adds	r3, #128	@ 0x80
 80011c8:	121b      	asrs	r3, r3, #8
 80011ca:	60fb      	str	r3, [r7, #12]

    return T / 100.0f;
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	ee07 3a90 	vmov	s15, r3
 80011d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011d6:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 80011f8 <BME280_CompensateTemp+0x90>
 80011da:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80011de:	eef0 7a66 	vmov.f32	s15, s13
}
 80011e2:	eeb0 0a67 	vmov.f32	s0, s15
 80011e6:	371c      	adds	r7, #28
 80011e8:	46bd      	mov	sp, r7
 80011ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ee:	4770      	bx	lr
 80011f0:	2000031c 	.word	0x2000031c
 80011f4:	20000324 	.word	0x20000324
 80011f8:	42c80000 	.word	0x42c80000

080011fc <BME280_ReadCalibration>:


void BME280_ReadCalibration(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b086      	sub	sp, #24
 8001200:	af04      	add	r7, sp, #16
    uint8_t data[6];
    HAL_I2C_Mem_Read(&hi2c1, BME280_ADDR, 0x88, 1, data, 6, HAL_MAX_DELAY);
 8001202:	f04f 33ff 	mov.w	r3, #4294967295
 8001206:	9302      	str	r3, [sp, #8]
 8001208:	2306      	movs	r3, #6
 800120a:	9301      	str	r3, [sp, #4]
 800120c:	463b      	mov	r3, r7
 800120e:	9300      	str	r3, [sp, #0]
 8001210:	2301      	movs	r3, #1
 8001212:	2288      	movs	r2, #136	@ 0x88
 8001214:	21ec      	movs	r1, #236	@ 0xec
 8001216:	4813      	ldr	r0, [pc, #76]	@ (8001264 <BME280_ReadCalibration+0x68>)
 8001218:	f001 fe1c 	bl	8002e54 <HAL_I2C_Mem_Read>

    calib.dig_T1 = (uint16_t)(data[1] << 8 | data[0]);
 800121c:	787b      	ldrb	r3, [r7, #1]
 800121e:	b21b      	sxth	r3, r3
 8001220:	021b      	lsls	r3, r3, #8
 8001222:	b21a      	sxth	r2, r3
 8001224:	783b      	ldrb	r3, [r7, #0]
 8001226:	b21b      	sxth	r3, r3
 8001228:	4313      	orrs	r3, r2
 800122a:	b21b      	sxth	r3, r3
 800122c:	b29a      	uxth	r2, r3
 800122e:	4b0e      	ldr	r3, [pc, #56]	@ (8001268 <BME280_ReadCalibration+0x6c>)
 8001230:	801a      	strh	r2, [r3, #0]
    calib.dig_T2 = (int16_t)(data[3] << 8 | data[2]);
 8001232:	78fb      	ldrb	r3, [r7, #3]
 8001234:	b21b      	sxth	r3, r3
 8001236:	021b      	lsls	r3, r3, #8
 8001238:	b21a      	sxth	r2, r3
 800123a:	78bb      	ldrb	r3, [r7, #2]
 800123c:	b21b      	sxth	r3, r3
 800123e:	4313      	orrs	r3, r2
 8001240:	b21a      	sxth	r2, r3
 8001242:	4b09      	ldr	r3, [pc, #36]	@ (8001268 <BME280_ReadCalibration+0x6c>)
 8001244:	805a      	strh	r2, [r3, #2]
    calib.dig_T3 = (int16_t)(data[5] << 8 | data[4]);
 8001246:	797b      	ldrb	r3, [r7, #5]
 8001248:	b21b      	sxth	r3, r3
 800124a:	021b      	lsls	r3, r3, #8
 800124c:	b21a      	sxth	r2, r3
 800124e:	793b      	ldrb	r3, [r7, #4]
 8001250:	b21b      	sxth	r3, r3
 8001252:	4313      	orrs	r3, r2
 8001254:	b21a      	sxth	r2, r3
 8001256:	4b04      	ldr	r3, [pc, #16]	@ (8001268 <BME280_ReadCalibration+0x6c>)
 8001258:	809a      	strh	r2, [r3, #4]

}
 800125a:	bf00      	nop
 800125c:	3708      	adds	r7, #8
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	20000238 	.word	0x20000238
 8001268:	2000031c 	.word	0x2000031c

0800126c <BME280_ReadTemperature>:


float BME280_ReadTemperature(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b086      	sub	sp, #24
 8001270:	af04      	add	r7, sp, #16
    uint8_t data[3];
    HAL_I2C_Mem_Read(&hi2c1, BME280_ADDR, 0xFA, 1, data, 3, HAL_MAX_DELAY);
 8001272:	f04f 33ff 	mov.w	r3, #4294967295
 8001276:	9302      	str	r3, [sp, #8]
 8001278:	2303      	movs	r3, #3
 800127a:	9301      	str	r3, [sp, #4]
 800127c:	463b      	mov	r3, r7
 800127e:	9300      	str	r3, [sp, #0]
 8001280:	2301      	movs	r3, #1
 8001282:	22fa      	movs	r2, #250	@ 0xfa
 8001284:	21ec      	movs	r1, #236	@ 0xec
 8001286:	480b      	ldr	r0, [pc, #44]	@ (80012b4 <BME280_ReadTemperature+0x48>)
 8001288:	f001 fde4 	bl	8002e54 <HAL_I2C_Mem_Read>

    int32_t raw = ((int32_t)data[0] << 12) | ((int32_t)data[1] << 4) | (data[2] >> 4);
 800128c:	783b      	ldrb	r3, [r7, #0]
 800128e:	031a      	lsls	r2, r3, #12
 8001290:	787b      	ldrb	r3, [r7, #1]
 8001292:	011b      	lsls	r3, r3, #4
 8001294:	4313      	orrs	r3, r2
 8001296:	78ba      	ldrb	r2, [r7, #2]
 8001298:	0912      	lsrs	r2, r2, #4
 800129a:	b2d2      	uxtb	r2, r2
 800129c:	4313      	orrs	r3, r2
 800129e:	607b      	str	r3, [r7, #4]
    return BME280_CompensateTemp(raw);
 80012a0:	6878      	ldr	r0, [r7, #4]
 80012a2:	f7ff ff61 	bl	8001168 <BME280_CompensateTemp>
 80012a6:	eef0 7a40 	vmov.f32	s15, s0
}
 80012aa:	eeb0 0a67 	vmov.f32	s0, s15
 80012ae:	3708      	adds	r7, #8
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	20000238 	.word	0x20000238

080012b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b088      	sub	sp, #32
 80012bc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012be:	f000 fccd 	bl	8001c5c <HAL_Init>

  /* USER CODE BEGIN Init */
  int NTCMode = 0;
 80012c2:	2300      	movs	r3, #0
 80012c4:	60fb      	str	r3, [r7, #12]

  BME280_ReadCalibration();
 80012c6:	f7ff ff99 	bl	80011fc <BME280_ReadCalibration>
  BME280_Init();
 80012ca:	f7ff ff25 	bl	8001118 <BME280_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012ce:	f000 f89d 	bl	800140c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012d2:	f000 fa27 	bl	8001724 <MX_GPIO_Init>
  MX_ADC1_Init();
 80012d6:	f000 f8f7 	bl	80014c8 <MX_ADC1_Init>
  MX_TIM1_Init();
 80012da:	f000 f975 	bl	80015c8 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 80012de:	f000 f9f7 	bl	80016d0 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80012e2:	f000 f943 	bl	800156c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80012e6:	2100      	movs	r1, #0
 80012e8:	4844      	ldr	r0, [pc, #272]	@ (80013fc <main+0x144>)
 80012ea:	f003 f841 	bl	8004370 <HAL_TIM_PWM_Start>
    /* USER CODE BEGIN 3 */

	  // code utilizing NTC Thermistor


	  if(NTCMode){
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d041      	beq.n	8001378 <main+0xc0>
      float temp = read_temperature();
 80012f4:	f7ff fe5c 	bl	8000fb0 <read_temperature>
 80012f8:	ed87 0a01 	vstr	s0, [r7, #4]

      // Map temperature to fan duty
      uint32_t duty = 0;
 80012fc:	2300      	movs	r3, #0
 80012fe:	617b      	str	r3, [r7, #20]
      if (temp < 20) duty = 0;          // Fan OFF
 8001300:	edd7 7a01 	vldr	s15, [r7, #4]
 8001304:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001308:	eef4 7ac7 	vcmpe.f32	s15, s14
 800130c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001310:	d502      	bpl.n	8001318 <main+0x60>
 8001312:	2300      	movs	r3, #0
 8001314:	617b      	str	r3, [r7, #20]
 8001316:	e01c      	b.n	8001352 <main+0x9a>
      else if (temp < 24) duty = 500;   // 50% duty cycle
 8001318:	edd7 7a01 	vldr	s15, [r7, #4]
 800131c:	eeb3 7a08 	vmov.f32	s14, #56	@ 0x41c00000  24.0
 8001320:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001324:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001328:	d503      	bpl.n	8001332 <main+0x7a>
 800132a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800132e:	617b      	str	r3, [r7, #20]
 8001330:	e00f      	b.n	8001352 <main+0x9a>
      else if (temp < 35) duty = 800;   // 70% duty cycle
 8001332:	edd7 7a01 	vldr	s15, [r7, #4]
 8001336:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8001400 <main+0x148>
 800133a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800133e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001342:	d503      	bpl.n	800134c <main+0x94>
 8001344:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8001348:	617b      	str	r3, [r7, #20]
 800134a:	e002      	b.n	8001352 <main+0x9a>
      else duty = 1000;                 // 100%
 800134c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001350:	617b      	str	r3, [r7, #20]

      __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, duty);
 8001352:	4b2a      	ldr	r3, [pc, #168]	@ (80013fc <main+0x144>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	697a      	ldr	r2, [r7, #20]
 8001358:	635a      	str	r2, [r3, #52]	@ 0x34

      printf("Temp = %.2f C, Fan Duty = %lu\r\n", temp, duty);
 800135a:	6878      	ldr	r0, [r7, #4]
 800135c:	f7ff f8fc 	bl	8000558 <__aeabi_f2d>
 8001360:	4602      	mov	r2, r0
 8001362:	460b      	mov	r3, r1
 8001364:	6979      	ldr	r1, [r7, #20]
 8001366:	9100      	str	r1, [sp, #0]
 8001368:	4826      	ldr	r0, [pc, #152]	@ (8001404 <main+0x14c>)
 800136a:	f004 fd8f 	bl	8005e8c <iprintf>

      HAL_Delay(1000); // 1 sec update
 800136e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001372:	f000 fce5 	bl	8001d40 <HAL_Delay>
 8001376:	e7ba      	b.n	80012ee <main+0x36>

  	  }
	  else {
	      float temp = BME280_ReadTemperature();  // C
 8001378:	f7ff ff78 	bl	800126c <BME280_ReadTemperature>
 800137c:	ed87 0a02 	vstr	s0, [r7, #8]
	      uint32_t duty = 0;
 8001380:	2300      	movs	r3, #0
 8001382:	613b      	str	r3, [r7, #16]

	      // Same fan control logic
	      if (temp < 20) duty = 0;
 8001384:	edd7 7a02 	vldr	s15, [r7, #8]
 8001388:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800138c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001390:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001394:	d502      	bpl.n	800139c <main+0xe4>
 8001396:	2300      	movs	r3, #0
 8001398:	613b      	str	r3, [r7, #16]
 800139a:	e01c      	b.n	80013d6 <main+0x11e>
	      else if (temp < 24) duty = 500;
 800139c:	edd7 7a02 	vldr	s15, [r7, #8]
 80013a0:	eeb3 7a08 	vmov.f32	s14, #56	@ 0x41c00000  24.0
 80013a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013ac:	d503      	bpl.n	80013b6 <main+0xfe>
 80013ae:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80013b2:	613b      	str	r3, [r7, #16]
 80013b4:	e00f      	b.n	80013d6 <main+0x11e>
	      else if (temp < 35) duty = 800;
 80013b6:	edd7 7a02 	vldr	s15, [r7, #8]
 80013ba:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001400 <main+0x148>
 80013be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013c6:	d503      	bpl.n	80013d0 <main+0x118>
 80013c8:	f44f 7348 	mov.w	r3, #800	@ 0x320
 80013cc:	613b      	str	r3, [r7, #16]
 80013ce:	e002      	b.n	80013d6 <main+0x11e>
	      else duty = 1000;
 80013d0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013d4:	613b      	str	r3, [r7, #16]

	      __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, duty);
 80013d6:	4b09      	ldr	r3, [pc, #36]	@ (80013fc <main+0x144>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	693a      	ldr	r2, [r7, #16]
 80013dc:	635a      	str	r2, [r3, #52]	@ 0x34

	      printf("BME280 Temp = %.2f C, Fan Duty = %lu\r\n", temp, duty);
 80013de:	68b8      	ldr	r0, [r7, #8]
 80013e0:	f7ff f8ba 	bl	8000558 <__aeabi_f2d>
 80013e4:	4602      	mov	r2, r0
 80013e6:	460b      	mov	r3, r1
 80013e8:	6939      	ldr	r1, [r7, #16]
 80013ea:	9100      	str	r1, [sp, #0]
 80013ec:	4806      	ldr	r0, [pc, #24]	@ (8001408 <main+0x150>)
 80013ee:	f004 fd4d 	bl	8005e8c <iprintf>

	      HAL_Delay(1000); // 1 sec update
 80013f2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80013f6:	f000 fca3 	bl	8001d40 <HAL_Delay>
	  if(NTCMode){
 80013fa:	e778      	b.n	80012ee <main+0x36>
 80013fc:	2000028c 	.word	0x2000028c
 8001400:	420c0000 	.word	0x420c0000
 8001404:	080081a0 	.word	0x080081a0
 8001408:	080081c4 	.word	0x080081c4

0800140c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b094      	sub	sp, #80	@ 0x50
 8001410:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001412:	f107 0320 	add.w	r3, r7, #32
 8001416:	2230      	movs	r2, #48	@ 0x30
 8001418:	2100      	movs	r1, #0
 800141a:	4618      	mov	r0, r3
 800141c:	f004 fd8b 	bl	8005f36 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001420:	f107 030c 	add.w	r3, r7, #12
 8001424:	2200      	movs	r2, #0
 8001426:	601a      	str	r2, [r3, #0]
 8001428:	605a      	str	r2, [r3, #4]
 800142a:	609a      	str	r2, [r3, #8]
 800142c:	60da      	str	r2, [r3, #12]
 800142e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001430:	2300      	movs	r3, #0
 8001432:	60bb      	str	r3, [r7, #8]
 8001434:	4b22      	ldr	r3, [pc, #136]	@ (80014c0 <SystemClock_Config+0xb4>)
 8001436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001438:	4a21      	ldr	r2, [pc, #132]	@ (80014c0 <SystemClock_Config+0xb4>)
 800143a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800143e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001440:	4b1f      	ldr	r3, [pc, #124]	@ (80014c0 <SystemClock_Config+0xb4>)
 8001442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001444:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001448:	60bb      	str	r3, [r7, #8]
 800144a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800144c:	2300      	movs	r3, #0
 800144e:	607b      	str	r3, [r7, #4]
 8001450:	4b1c      	ldr	r3, [pc, #112]	@ (80014c4 <SystemClock_Config+0xb8>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a1b      	ldr	r2, [pc, #108]	@ (80014c4 <SystemClock_Config+0xb8>)
 8001456:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800145a:	6013      	str	r3, [r2, #0]
 800145c:	4b19      	ldr	r3, [pc, #100]	@ (80014c4 <SystemClock_Config+0xb8>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001464:	607b      	str	r3, [r7, #4]
 8001466:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001468:	2302      	movs	r3, #2
 800146a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800146c:	2301      	movs	r3, #1
 800146e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001470:	2310      	movs	r3, #16
 8001472:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001474:	2300      	movs	r3, #0
 8001476:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001478:	f107 0320 	add.w	r3, r7, #32
 800147c:	4618      	mov	r0, r3
 800147e:	f002 facf 	bl	8003a20 <HAL_RCC_OscConfig>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001488:	f000 f974 	bl	8001774 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800148c:	230f      	movs	r3, #15
 800148e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001490:	2300      	movs	r3, #0
 8001492:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001494:	2300      	movs	r3, #0
 8001496:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001498:	2300      	movs	r3, #0
 800149a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800149c:	2300      	movs	r3, #0
 800149e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80014a0:	f107 030c 	add.w	r3, r7, #12
 80014a4:	2100      	movs	r1, #0
 80014a6:	4618      	mov	r0, r3
 80014a8:	f002 fd32 	bl	8003f10 <HAL_RCC_ClockConfig>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80014b2:	f000 f95f 	bl	8001774 <Error_Handler>
  }
}
 80014b6:	bf00      	nop
 80014b8:	3750      	adds	r7, #80	@ 0x50
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	40023800 	.word	0x40023800
 80014c4:	40007000 	.word	0x40007000

080014c8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80014ce:	463b      	mov	r3, r7
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	605a      	str	r2, [r3, #4]
 80014d6:	609a      	str	r2, [r3, #8]
 80014d8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80014da:	4b21      	ldr	r3, [pc, #132]	@ (8001560 <MX_ADC1_Init+0x98>)
 80014dc:	4a21      	ldr	r2, [pc, #132]	@ (8001564 <MX_ADC1_Init+0x9c>)
 80014de:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80014e0:	4b1f      	ldr	r3, [pc, #124]	@ (8001560 <MX_ADC1_Init+0x98>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80014e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001560 <MX_ADC1_Init+0x98>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80014ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001560 <MX_ADC1_Init+0x98>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80014f2:	4b1b      	ldr	r3, [pc, #108]	@ (8001560 <MX_ADC1_Init+0x98>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014f8:	4b19      	ldr	r3, [pc, #100]	@ (8001560 <MX_ADC1_Init+0x98>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001500:	4b17      	ldr	r3, [pc, #92]	@ (8001560 <MX_ADC1_Init+0x98>)
 8001502:	2200      	movs	r2, #0
 8001504:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001506:	4b16      	ldr	r3, [pc, #88]	@ (8001560 <MX_ADC1_Init+0x98>)
 8001508:	4a17      	ldr	r2, [pc, #92]	@ (8001568 <MX_ADC1_Init+0xa0>)
 800150a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800150c:	4b14      	ldr	r3, [pc, #80]	@ (8001560 <MX_ADC1_Init+0x98>)
 800150e:	2200      	movs	r2, #0
 8001510:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001512:	4b13      	ldr	r3, [pc, #76]	@ (8001560 <MX_ADC1_Init+0x98>)
 8001514:	2201      	movs	r2, #1
 8001516:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001518:	4b11      	ldr	r3, [pc, #68]	@ (8001560 <MX_ADC1_Init+0x98>)
 800151a:	2200      	movs	r2, #0
 800151c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001520:	4b0f      	ldr	r3, [pc, #60]	@ (8001560 <MX_ADC1_Init+0x98>)
 8001522:	2201      	movs	r2, #1
 8001524:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001526:	480e      	ldr	r0, [pc, #56]	@ (8001560 <MX_ADC1_Init+0x98>)
 8001528:	f000 fc2e 	bl	8001d88 <HAL_ADC_Init>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001532:	f000 f91f 	bl	8001774 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001536:	2300      	movs	r3, #0
 8001538:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800153a:	2301      	movs	r3, #1
 800153c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800153e:	2300      	movs	r3, #0
 8001540:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001542:	463b      	mov	r3, r7
 8001544:	4619      	mov	r1, r3
 8001546:	4806      	ldr	r0, [pc, #24]	@ (8001560 <MX_ADC1_Init+0x98>)
 8001548:	f000 fdae 	bl	80020a8 <HAL_ADC_ConfigChannel>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001552:	f000 f90f 	bl	8001774 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001556:	bf00      	nop
 8001558:	3710      	adds	r7, #16
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	200001f0 	.word	0x200001f0
 8001564:	40012000 	.word	0x40012000
 8001568:	0f000001 	.word	0x0f000001

0800156c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001570:	4b12      	ldr	r3, [pc, #72]	@ (80015bc <MX_I2C1_Init+0x50>)
 8001572:	4a13      	ldr	r2, [pc, #76]	@ (80015c0 <MX_I2C1_Init+0x54>)
 8001574:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001576:	4b11      	ldr	r3, [pc, #68]	@ (80015bc <MX_I2C1_Init+0x50>)
 8001578:	4a12      	ldr	r2, [pc, #72]	@ (80015c4 <MX_I2C1_Init+0x58>)
 800157a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800157c:	4b0f      	ldr	r3, [pc, #60]	@ (80015bc <MX_I2C1_Init+0x50>)
 800157e:	2200      	movs	r2, #0
 8001580:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001582:	4b0e      	ldr	r3, [pc, #56]	@ (80015bc <MX_I2C1_Init+0x50>)
 8001584:	2200      	movs	r2, #0
 8001586:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001588:	4b0c      	ldr	r3, [pc, #48]	@ (80015bc <MX_I2C1_Init+0x50>)
 800158a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800158e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001590:	4b0a      	ldr	r3, [pc, #40]	@ (80015bc <MX_I2C1_Init+0x50>)
 8001592:	2200      	movs	r2, #0
 8001594:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001596:	4b09      	ldr	r3, [pc, #36]	@ (80015bc <MX_I2C1_Init+0x50>)
 8001598:	2200      	movs	r2, #0
 800159a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800159c:	4b07      	ldr	r3, [pc, #28]	@ (80015bc <MX_I2C1_Init+0x50>)
 800159e:	2200      	movs	r2, #0
 80015a0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015a2:	4b06      	ldr	r3, [pc, #24]	@ (80015bc <MX_I2C1_Init+0x50>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015a8:	4804      	ldr	r0, [pc, #16]	@ (80015bc <MX_I2C1_Init+0x50>)
 80015aa:	f001 fa15 	bl	80029d8 <HAL_I2C_Init>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80015b4:	f000 f8de 	bl	8001774 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015b8:	bf00      	nop
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	20000238 	.word	0x20000238
 80015c0:	40005400 	.word	0x40005400
 80015c4:	000186a0 	.word	0x000186a0

080015c8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b092      	sub	sp, #72	@ 0x48
 80015cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015ce:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80015d2:	2200      	movs	r2, #0
 80015d4:	601a      	str	r2, [r3, #0]
 80015d6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015dc:	2200      	movs	r2, #0
 80015de:	601a      	str	r2, [r3, #0]
 80015e0:	605a      	str	r2, [r3, #4]
 80015e2:	609a      	str	r2, [r3, #8]
 80015e4:	60da      	str	r2, [r3, #12]
 80015e6:	611a      	str	r2, [r3, #16]
 80015e8:	615a      	str	r2, [r3, #20]
 80015ea:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80015ec:	1d3b      	adds	r3, r7, #4
 80015ee:	2220      	movs	r2, #32
 80015f0:	2100      	movs	r1, #0
 80015f2:	4618      	mov	r0, r3
 80015f4:	f004 fc9f 	bl	8005f36 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80015f8:	4b33      	ldr	r3, [pc, #204]	@ (80016c8 <MX_TIM1_Init+0x100>)
 80015fa:	4a34      	ldr	r2, [pc, #208]	@ (80016cc <MX_TIM1_Init+0x104>)
 80015fc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84;
 80015fe:	4b32      	ldr	r3, [pc, #200]	@ (80016c8 <MX_TIM1_Init+0x100>)
 8001600:	2254      	movs	r2, #84	@ 0x54
 8001602:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001604:	4b30      	ldr	r3, [pc, #192]	@ (80016c8 <MX_TIM1_Init+0x100>)
 8001606:	2200      	movs	r2, #0
 8001608:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 800160a:	4b2f      	ldr	r3, [pc, #188]	@ (80016c8 <MX_TIM1_Init+0x100>)
 800160c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001610:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001612:	4b2d      	ldr	r3, [pc, #180]	@ (80016c8 <MX_TIM1_Init+0x100>)
 8001614:	2200      	movs	r2, #0
 8001616:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001618:	4b2b      	ldr	r3, [pc, #172]	@ (80016c8 <MX_TIM1_Init+0x100>)
 800161a:	2200      	movs	r2, #0
 800161c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800161e:	4b2a      	ldr	r3, [pc, #168]	@ (80016c8 <MX_TIM1_Init+0x100>)
 8001620:	2200      	movs	r2, #0
 8001622:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001624:	4828      	ldr	r0, [pc, #160]	@ (80016c8 <MX_TIM1_Init+0x100>)
 8001626:	f002 fe53 	bl	80042d0 <HAL_TIM_PWM_Init>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d001      	beq.n	8001634 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001630:	f000 f8a0 	bl	8001774 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001634:	2300      	movs	r3, #0
 8001636:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001638:	2300      	movs	r3, #0
 800163a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800163c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001640:	4619      	mov	r1, r3
 8001642:	4821      	ldr	r0, [pc, #132]	@ (80016c8 <MX_TIM1_Init+0x100>)
 8001644:	f003 fa3e 	bl	8004ac4 <HAL_TIMEx_MasterConfigSynchronization>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d001      	beq.n	8001652 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 800164e:	f000 f891 	bl	8001774 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001652:	2360      	movs	r3, #96	@ 0x60
 8001654:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001656:	2300      	movs	r3, #0
 8001658:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800165a:	2300      	movs	r3, #0
 800165c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800165e:	2300      	movs	r3, #0
 8001660:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001662:	2300      	movs	r3, #0
 8001664:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001666:	2300      	movs	r3, #0
 8001668:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800166a:	2300      	movs	r3, #0
 800166c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800166e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001672:	2200      	movs	r2, #0
 8001674:	4619      	mov	r1, r3
 8001676:	4814      	ldr	r0, [pc, #80]	@ (80016c8 <MX_TIM1_Init+0x100>)
 8001678:	f002 ff2a 	bl	80044d0 <HAL_TIM_PWM_ConfigChannel>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8001682:	f000 f877 	bl	8001774 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001686:	2300      	movs	r3, #0
 8001688:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800168a:	2300      	movs	r3, #0
 800168c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800168e:	2300      	movs	r3, #0
 8001690:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001692:	2300      	movs	r3, #0
 8001694:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001696:	2300      	movs	r3, #0
 8001698:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800169a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800169e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80016a0:	2300      	movs	r3, #0
 80016a2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80016a4:	1d3b      	adds	r3, r7, #4
 80016a6:	4619      	mov	r1, r3
 80016a8:	4807      	ldr	r0, [pc, #28]	@ (80016c8 <MX_TIM1_Init+0x100>)
 80016aa:	f003 fa79 	bl	8004ba0 <HAL_TIMEx_ConfigBreakDeadTime>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 80016b4:	f000 f85e 	bl	8001774 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80016b8:	4803      	ldr	r0, [pc, #12]	@ (80016c8 <MX_TIM1_Init+0x100>)
 80016ba:	f000 f937 	bl	800192c <HAL_TIM_MspPostInit>

}
 80016be:	bf00      	nop
 80016c0:	3748      	adds	r7, #72	@ 0x48
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	2000028c 	.word	0x2000028c
 80016cc:	40010000 	.word	0x40010000

080016d0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80016d4:	4b11      	ldr	r3, [pc, #68]	@ (800171c <MX_USART2_UART_Init+0x4c>)
 80016d6:	4a12      	ldr	r2, [pc, #72]	@ (8001720 <MX_USART2_UART_Init+0x50>)
 80016d8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80016da:	4b10      	ldr	r3, [pc, #64]	@ (800171c <MX_USART2_UART_Init+0x4c>)
 80016dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80016e0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016e2:	4b0e      	ldr	r3, [pc, #56]	@ (800171c <MX_USART2_UART_Init+0x4c>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016e8:	4b0c      	ldr	r3, [pc, #48]	@ (800171c <MX_USART2_UART_Init+0x4c>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016ee:	4b0b      	ldr	r3, [pc, #44]	@ (800171c <MX_USART2_UART_Init+0x4c>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016f4:	4b09      	ldr	r3, [pc, #36]	@ (800171c <MX_USART2_UART_Init+0x4c>)
 80016f6:	220c      	movs	r2, #12
 80016f8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016fa:	4b08      	ldr	r3, [pc, #32]	@ (800171c <MX_USART2_UART_Init+0x4c>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001700:	4b06      	ldr	r3, [pc, #24]	@ (800171c <MX_USART2_UART_Init+0x4c>)
 8001702:	2200      	movs	r2, #0
 8001704:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001706:	4805      	ldr	r0, [pc, #20]	@ (800171c <MX_USART2_UART_Init+0x4c>)
 8001708:	f003 fa9c 	bl	8004c44 <HAL_UART_Init>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001712:	f000 f82f 	bl	8001774 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001716:	bf00      	nop
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	200002d4 	.word	0x200002d4
 8001720:	40004400 	.word	0x40004400

08001724 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800172a:	2300      	movs	r3, #0
 800172c:	607b      	str	r3, [r7, #4]
 800172e:	4b10      	ldr	r3, [pc, #64]	@ (8001770 <MX_GPIO_Init+0x4c>)
 8001730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001732:	4a0f      	ldr	r2, [pc, #60]	@ (8001770 <MX_GPIO_Init+0x4c>)
 8001734:	f043 0301 	orr.w	r3, r3, #1
 8001738:	6313      	str	r3, [r2, #48]	@ 0x30
 800173a:	4b0d      	ldr	r3, [pc, #52]	@ (8001770 <MX_GPIO_Init+0x4c>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173e:	f003 0301 	and.w	r3, r3, #1
 8001742:	607b      	str	r3, [r7, #4]
 8001744:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001746:	2300      	movs	r3, #0
 8001748:	603b      	str	r3, [r7, #0]
 800174a:	4b09      	ldr	r3, [pc, #36]	@ (8001770 <MX_GPIO_Init+0x4c>)
 800174c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800174e:	4a08      	ldr	r2, [pc, #32]	@ (8001770 <MX_GPIO_Init+0x4c>)
 8001750:	f043 0302 	orr.w	r3, r3, #2
 8001754:	6313      	str	r3, [r2, #48]	@ 0x30
 8001756:	4b06      	ldr	r3, [pc, #24]	@ (8001770 <MX_GPIO_Init+0x4c>)
 8001758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800175a:	f003 0302 	and.w	r3, r3, #2
 800175e:	603b      	str	r3, [r7, #0]
 8001760:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001762:	bf00      	nop
 8001764:	370c      	adds	r7, #12
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr
 800176e:	bf00      	nop
 8001770:	40023800 	.word	0x40023800

08001774 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001778:	b672      	cpsid	i
}
 800177a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800177c:	bf00      	nop
 800177e:	e7fd      	b.n	800177c <Error_Handler+0x8>

08001780 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001780:	b480      	push	{r7}
 8001782:	b083      	sub	sp, #12
 8001784:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001786:	2300      	movs	r3, #0
 8001788:	607b      	str	r3, [r7, #4]
 800178a:	4b10      	ldr	r3, [pc, #64]	@ (80017cc <HAL_MspInit+0x4c>)
 800178c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800178e:	4a0f      	ldr	r2, [pc, #60]	@ (80017cc <HAL_MspInit+0x4c>)
 8001790:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001794:	6453      	str	r3, [r2, #68]	@ 0x44
 8001796:	4b0d      	ldr	r3, [pc, #52]	@ (80017cc <HAL_MspInit+0x4c>)
 8001798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800179a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800179e:	607b      	str	r3, [r7, #4]
 80017a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017a2:	2300      	movs	r3, #0
 80017a4:	603b      	str	r3, [r7, #0]
 80017a6:	4b09      	ldr	r3, [pc, #36]	@ (80017cc <HAL_MspInit+0x4c>)
 80017a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017aa:	4a08      	ldr	r2, [pc, #32]	@ (80017cc <HAL_MspInit+0x4c>)
 80017ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80017b2:	4b06      	ldr	r3, [pc, #24]	@ (80017cc <HAL_MspInit+0x4c>)
 80017b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017ba:	603b      	str	r3, [r7, #0]
 80017bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017be:	bf00      	nop
 80017c0:	370c      	adds	r7, #12
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr
 80017ca:	bf00      	nop
 80017cc:	40023800 	.word	0x40023800

080017d0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b08a      	sub	sp, #40	@ 0x28
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d8:	f107 0314 	add.w	r3, r7, #20
 80017dc:	2200      	movs	r2, #0
 80017de:	601a      	str	r2, [r3, #0]
 80017e0:	605a      	str	r2, [r3, #4]
 80017e2:	609a      	str	r2, [r3, #8]
 80017e4:	60da      	str	r2, [r3, #12]
 80017e6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a17      	ldr	r2, [pc, #92]	@ (800184c <HAL_ADC_MspInit+0x7c>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d127      	bne.n	8001842 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017f2:	2300      	movs	r3, #0
 80017f4:	613b      	str	r3, [r7, #16]
 80017f6:	4b16      	ldr	r3, [pc, #88]	@ (8001850 <HAL_ADC_MspInit+0x80>)
 80017f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017fa:	4a15      	ldr	r2, [pc, #84]	@ (8001850 <HAL_ADC_MspInit+0x80>)
 80017fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001800:	6453      	str	r3, [r2, #68]	@ 0x44
 8001802:	4b13      	ldr	r3, [pc, #76]	@ (8001850 <HAL_ADC_MspInit+0x80>)
 8001804:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001806:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800180a:	613b      	str	r3, [r7, #16]
 800180c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800180e:	2300      	movs	r3, #0
 8001810:	60fb      	str	r3, [r7, #12]
 8001812:	4b0f      	ldr	r3, [pc, #60]	@ (8001850 <HAL_ADC_MspInit+0x80>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001816:	4a0e      	ldr	r2, [pc, #56]	@ (8001850 <HAL_ADC_MspInit+0x80>)
 8001818:	f043 0301 	orr.w	r3, r3, #1
 800181c:	6313      	str	r3, [r2, #48]	@ 0x30
 800181e:	4b0c      	ldr	r3, [pc, #48]	@ (8001850 <HAL_ADC_MspInit+0x80>)
 8001820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001822:	f003 0301 	and.w	r3, r3, #1
 8001826:	60fb      	str	r3, [r7, #12]
 8001828:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800182a:	2301      	movs	r3, #1
 800182c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800182e:	2303      	movs	r3, #3
 8001830:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001832:	2300      	movs	r3, #0
 8001834:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001836:	f107 0314 	add.w	r3, r7, #20
 800183a:	4619      	mov	r1, r3
 800183c:	4805      	ldr	r0, [pc, #20]	@ (8001854 <HAL_ADC_MspInit+0x84>)
 800183e:	f000 ff47 	bl	80026d0 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001842:	bf00      	nop
 8001844:	3728      	adds	r7, #40	@ 0x28
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	40012000 	.word	0x40012000
 8001850:	40023800 	.word	0x40023800
 8001854:	40020000 	.word	0x40020000

08001858 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b08a      	sub	sp, #40	@ 0x28
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001860:	f107 0314 	add.w	r3, r7, #20
 8001864:	2200      	movs	r2, #0
 8001866:	601a      	str	r2, [r3, #0]
 8001868:	605a      	str	r2, [r3, #4]
 800186a:	609a      	str	r2, [r3, #8]
 800186c:	60da      	str	r2, [r3, #12]
 800186e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a19      	ldr	r2, [pc, #100]	@ (80018dc <HAL_I2C_MspInit+0x84>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d12b      	bne.n	80018d2 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800187a:	2300      	movs	r3, #0
 800187c:	613b      	str	r3, [r7, #16]
 800187e:	4b18      	ldr	r3, [pc, #96]	@ (80018e0 <HAL_I2C_MspInit+0x88>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001882:	4a17      	ldr	r2, [pc, #92]	@ (80018e0 <HAL_I2C_MspInit+0x88>)
 8001884:	f043 0302 	orr.w	r3, r3, #2
 8001888:	6313      	str	r3, [r2, #48]	@ 0x30
 800188a:	4b15      	ldr	r3, [pc, #84]	@ (80018e0 <HAL_I2C_MspInit+0x88>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800188e:	f003 0302 	and.w	r3, r3, #2
 8001892:	613b      	str	r3, [r7, #16]
 8001894:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001896:	23c0      	movs	r3, #192	@ 0xc0
 8001898:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800189a:	2312      	movs	r3, #18
 800189c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189e:	2300      	movs	r3, #0
 80018a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018a2:	2303      	movs	r3, #3
 80018a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80018a6:	2304      	movs	r3, #4
 80018a8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018aa:	f107 0314 	add.w	r3, r7, #20
 80018ae:	4619      	mov	r1, r3
 80018b0:	480c      	ldr	r0, [pc, #48]	@ (80018e4 <HAL_I2C_MspInit+0x8c>)
 80018b2:	f000 ff0d 	bl	80026d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80018b6:	2300      	movs	r3, #0
 80018b8:	60fb      	str	r3, [r7, #12]
 80018ba:	4b09      	ldr	r3, [pc, #36]	@ (80018e0 <HAL_I2C_MspInit+0x88>)
 80018bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018be:	4a08      	ldr	r2, [pc, #32]	@ (80018e0 <HAL_I2C_MspInit+0x88>)
 80018c0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80018c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80018c6:	4b06      	ldr	r3, [pc, #24]	@ (80018e0 <HAL_I2C_MspInit+0x88>)
 80018c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018ce:	60fb      	str	r3, [r7, #12]
 80018d0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80018d2:	bf00      	nop
 80018d4:	3728      	adds	r7, #40	@ 0x28
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	40005400 	.word	0x40005400
 80018e0:	40023800 	.word	0x40023800
 80018e4:	40020400 	.word	0x40020400

080018e8 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b085      	sub	sp, #20
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a0b      	ldr	r2, [pc, #44]	@ (8001924 <HAL_TIM_PWM_MspInit+0x3c>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d10d      	bne.n	8001916 <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80018fa:	2300      	movs	r3, #0
 80018fc:	60fb      	str	r3, [r7, #12]
 80018fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001928 <HAL_TIM_PWM_MspInit+0x40>)
 8001900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001902:	4a09      	ldr	r2, [pc, #36]	@ (8001928 <HAL_TIM_PWM_MspInit+0x40>)
 8001904:	f043 0301 	orr.w	r3, r3, #1
 8001908:	6453      	str	r3, [r2, #68]	@ 0x44
 800190a:	4b07      	ldr	r3, [pc, #28]	@ (8001928 <HAL_TIM_PWM_MspInit+0x40>)
 800190c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800190e:	f003 0301 	and.w	r3, r3, #1
 8001912:	60fb      	str	r3, [r7, #12]
 8001914:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001916:	bf00      	nop
 8001918:	3714      	adds	r7, #20
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr
 8001922:	bf00      	nop
 8001924:	40010000 	.word	0x40010000
 8001928:	40023800 	.word	0x40023800

0800192c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b088      	sub	sp, #32
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001934:	f107 030c 	add.w	r3, r7, #12
 8001938:	2200      	movs	r2, #0
 800193a:	601a      	str	r2, [r3, #0]
 800193c:	605a      	str	r2, [r3, #4]
 800193e:	609a      	str	r2, [r3, #8]
 8001940:	60da      	str	r2, [r3, #12]
 8001942:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a12      	ldr	r2, [pc, #72]	@ (8001994 <HAL_TIM_MspPostInit+0x68>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d11e      	bne.n	800198c <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800194e:	2300      	movs	r3, #0
 8001950:	60bb      	str	r3, [r7, #8]
 8001952:	4b11      	ldr	r3, [pc, #68]	@ (8001998 <HAL_TIM_MspPostInit+0x6c>)
 8001954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001956:	4a10      	ldr	r2, [pc, #64]	@ (8001998 <HAL_TIM_MspPostInit+0x6c>)
 8001958:	f043 0301 	orr.w	r3, r3, #1
 800195c:	6313      	str	r3, [r2, #48]	@ 0x30
 800195e:	4b0e      	ldr	r3, [pc, #56]	@ (8001998 <HAL_TIM_MspPostInit+0x6c>)
 8001960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001962:	f003 0301 	and.w	r3, r3, #1
 8001966:	60bb      	str	r3, [r7, #8]
 8001968:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800196a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800196e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001970:	2302      	movs	r3, #2
 8001972:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001974:	2300      	movs	r3, #0
 8001976:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001978:	2300      	movs	r3, #0
 800197a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800197c:	2301      	movs	r3, #1
 800197e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001980:	f107 030c 	add.w	r3, r7, #12
 8001984:	4619      	mov	r1, r3
 8001986:	4805      	ldr	r0, [pc, #20]	@ (800199c <HAL_TIM_MspPostInit+0x70>)
 8001988:	f000 fea2 	bl	80026d0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800198c:	bf00      	nop
 800198e:	3720      	adds	r7, #32
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	40010000 	.word	0x40010000
 8001998:	40023800 	.word	0x40023800
 800199c:	40020000 	.word	0x40020000

080019a0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b08a      	sub	sp, #40	@ 0x28
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a8:	f107 0314 	add.w	r3, r7, #20
 80019ac:	2200      	movs	r2, #0
 80019ae:	601a      	str	r2, [r3, #0]
 80019b0:	605a      	str	r2, [r3, #4]
 80019b2:	609a      	str	r2, [r3, #8]
 80019b4:	60da      	str	r2, [r3, #12]
 80019b6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a19      	ldr	r2, [pc, #100]	@ (8001a24 <HAL_UART_MspInit+0x84>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d12b      	bne.n	8001a1a <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019c2:	2300      	movs	r3, #0
 80019c4:	613b      	str	r3, [r7, #16]
 80019c6:	4b18      	ldr	r3, [pc, #96]	@ (8001a28 <HAL_UART_MspInit+0x88>)
 80019c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ca:	4a17      	ldr	r2, [pc, #92]	@ (8001a28 <HAL_UART_MspInit+0x88>)
 80019cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80019d2:	4b15      	ldr	r3, [pc, #84]	@ (8001a28 <HAL_UART_MspInit+0x88>)
 80019d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019da:	613b      	str	r3, [r7, #16]
 80019dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019de:	2300      	movs	r3, #0
 80019e0:	60fb      	str	r3, [r7, #12]
 80019e2:	4b11      	ldr	r3, [pc, #68]	@ (8001a28 <HAL_UART_MspInit+0x88>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e6:	4a10      	ldr	r2, [pc, #64]	@ (8001a28 <HAL_UART_MspInit+0x88>)
 80019e8:	f043 0301 	orr.w	r3, r3, #1
 80019ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001a28 <HAL_UART_MspInit+0x88>)
 80019f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f2:	f003 0301 	and.w	r3, r3, #1
 80019f6:	60fb      	str	r3, [r7, #12]
 80019f8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80019fa:	230c      	movs	r3, #12
 80019fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019fe:	2302      	movs	r3, #2
 8001a00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a02:	2300      	movs	r3, #0
 8001a04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a06:	2303      	movs	r3, #3
 8001a08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a0a:	2307      	movs	r3, #7
 8001a0c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a0e:	f107 0314 	add.w	r3, r7, #20
 8001a12:	4619      	mov	r1, r3
 8001a14:	4805      	ldr	r0, [pc, #20]	@ (8001a2c <HAL_UART_MspInit+0x8c>)
 8001a16:	f000 fe5b 	bl	80026d0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001a1a:	bf00      	nop
 8001a1c:	3728      	adds	r7, #40	@ 0x28
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	40004400 	.word	0x40004400
 8001a28:	40023800 	.word	0x40023800
 8001a2c:	40020000 	.word	0x40020000

08001a30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a34:	bf00      	nop
 8001a36:	e7fd      	b.n	8001a34 <NMI_Handler+0x4>

08001a38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a3c:	bf00      	nop
 8001a3e:	e7fd      	b.n	8001a3c <HardFault_Handler+0x4>

08001a40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a44:	bf00      	nop
 8001a46:	e7fd      	b.n	8001a44 <MemManage_Handler+0x4>

08001a48 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a4c:	bf00      	nop
 8001a4e:	e7fd      	b.n	8001a4c <BusFault_Handler+0x4>

08001a50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a54:	bf00      	nop
 8001a56:	e7fd      	b.n	8001a54 <UsageFault_Handler+0x4>

08001a58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a5c:	bf00      	nop
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr

08001a66 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a66:	b480      	push	{r7}
 8001a68:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a6a:	bf00      	nop
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr

08001a74 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a78:	bf00      	nop
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr

08001a82 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a82:	b580      	push	{r7, lr}
 8001a84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a86:	f000 f93b 	bl	8001d00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a8a:	bf00      	nop
 8001a8c:	bd80      	pop	{r7, pc}

08001a8e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a8e:	b480      	push	{r7}
 8001a90:	af00      	add	r7, sp, #0
  return 1;
 8001a92:	2301      	movs	r3, #1
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr

08001a9e <_kill>:

int _kill(int pid, int sig)
{
 8001a9e:	b580      	push	{r7, lr}
 8001aa0:	b082      	sub	sp, #8
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	6078      	str	r0, [r7, #4]
 8001aa6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001aa8:	f004 fa98 	bl	8005fdc <__errno>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2216      	movs	r2, #22
 8001ab0:	601a      	str	r2, [r3, #0]
  return -1;
 8001ab2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3708      	adds	r7, #8
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}

08001abe <_exit>:

void _exit (int status)
{
 8001abe:	b580      	push	{r7, lr}
 8001ac0:	b082      	sub	sp, #8
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ac6:	f04f 31ff 	mov.w	r1, #4294967295
 8001aca:	6878      	ldr	r0, [r7, #4]
 8001acc:	f7ff ffe7 	bl	8001a9e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001ad0:	bf00      	nop
 8001ad2:	e7fd      	b.n	8001ad0 <_exit+0x12>

08001ad4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b086      	sub	sp, #24
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	60f8      	str	r0, [r7, #12]
 8001adc:	60b9      	str	r1, [r7, #8]
 8001ade:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	617b      	str	r3, [r7, #20]
 8001ae4:	e00a      	b.n	8001afc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ae6:	f3af 8000 	nop.w
 8001aea:	4601      	mov	r1, r0
 8001aec:	68bb      	ldr	r3, [r7, #8]
 8001aee:	1c5a      	adds	r2, r3, #1
 8001af0:	60ba      	str	r2, [r7, #8]
 8001af2:	b2ca      	uxtb	r2, r1
 8001af4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	3301      	adds	r3, #1
 8001afa:	617b      	str	r3, [r7, #20]
 8001afc:	697a      	ldr	r2, [r7, #20]
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	429a      	cmp	r2, r3
 8001b02:	dbf0      	blt.n	8001ae6 <_read+0x12>
  }

  return len;
 8001b04:	687b      	ldr	r3, [r7, #4]
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3718      	adds	r7, #24
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}

08001b0e <_close>:
  }
  return len;
}

int _close(int file)
{
 8001b0e:	b480      	push	{r7}
 8001b10:	b083      	sub	sp, #12
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b16:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	370c      	adds	r7, #12
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr

08001b26 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b26:	b480      	push	{r7}
 8001b28:	b083      	sub	sp, #12
 8001b2a:	af00      	add	r7, sp, #0
 8001b2c:	6078      	str	r0, [r7, #4]
 8001b2e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b36:	605a      	str	r2, [r3, #4]
  return 0;
 8001b38:	2300      	movs	r3, #0
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	370c      	adds	r7, #12
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr

08001b46 <_isatty>:

int _isatty(int file)
{
 8001b46:	b480      	push	{r7}
 8001b48:	b083      	sub	sp, #12
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b4e:	2301      	movs	r3, #1
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	370c      	adds	r7, #12
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr

08001b5c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b085      	sub	sp, #20
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	60f8      	str	r0, [r7, #12]
 8001b64:	60b9      	str	r1, [r7, #8]
 8001b66:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b68:	2300      	movs	r3, #0
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	3714      	adds	r7, #20
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr
	...

08001b78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b086      	sub	sp, #24
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b80:	4a14      	ldr	r2, [pc, #80]	@ (8001bd4 <_sbrk+0x5c>)
 8001b82:	4b15      	ldr	r3, [pc, #84]	@ (8001bd8 <_sbrk+0x60>)
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b8c:	4b13      	ldr	r3, [pc, #76]	@ (8001bdc <_sbrk+0x64>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d102      	bne.n	8001b9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b94:	4b11      	ldr	r3, [pc, #68]	@ (8001bdc <_sbrk+0x64>)
 8001b96:	4a12      	ldr	r2, [pc, #72]	@ (8001be0 <_sbrk+0x68>)
 8001b98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b9a:	4b10      	ldr	r3, [pc, #64]	@ (8001bdc <_sbrk+0x64>)
 8001b9c:	681a      	ldr	r2, [r3, #0]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4413      	add	r3, r2
 8001ba2:	693a      	ldr	r2, [r7, #16]
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d207      	bcs.n	8001bb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ba8:	f004 fa18 	bl	8005fdc <__errno>
 8001bac:	4603      	mov	r3, r0
 8001bae:	220c      	movs	r2, #12
 8001bb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8001bb6:	e009      	b.n	8001bcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bb8:	4b08      	ldr	r3, [pc, #32]	@ (8001bdc <_sbrk+0x64>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bbe:	4b07      	ldr	r3, [pc, #28]	@ (8001bdc <_sbrk+0x64>)
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	4413      	add	r3, r2
 8001bc6:	4a05      	ldr	r2, [pc, #20]	@ (8001bdc <_sbrk+0x64>)
 8001bc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bca:	68fb      	ldr	r3, [r7, #12]
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3718      	adds	r7, #24
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	20020000 	.word	0x20020000
 8001bd8:	00000400 	.word	0x00000400
 8001bdc:	20000328 	.word	0x20000328
 8001be0:	20000480 	.word	0x20000480

08001be4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001be8:	4b06      	ldr	r3, [pc, #24]	@ (8001c04 <SystemInit+0x20>)
 8001bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bee:	4a05      	ldr	r2, [pc, #20]	@ (8001c04 <SystemInit+0x20>)
 8001bf0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bf4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bf8:	bf00      	nop
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr
 8001c02:	bf00      	nop
 8001c04:	e000ed00 	.word	0xe000ed00

08001c08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c08:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c40 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001c0c:	f7ff ffea 	bl	8001be4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c10:	480c      	ldr	r0, [pc, #48]	@ (8001c44 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c12:	490d      	ldr	r1, [pc, #52]	@ (8001c48 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c14:	4a0d      	ldr	r2, [pc, #52]	@ (8001c4c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c18:	e002      	b.n	8001c20 <LoopCopyDataInit>

08001c1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c1e:	3304      	adds	r3, #4

08001c20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c24:	d3f9      	bcc.n	8001c1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c26:	4a0a      	ldr	r2, [pc, #40]	@ (8001c50 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c28:	4c0a      	ldr	r4, [pc, #40]	@ (8001c54 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c2c:	e001      	b.n	8001c32 <LoopFillZerobss>

08001c2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c30:	3204      	adds	r2, #4

08001c32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c34:	d3fb      	bcc.n	8001c2e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c36:	f004 f9d7 	bl	8005fe8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c3a:	f7ff fb3d 	bl	80012b8 <main>
  bx  lr    
 8001c3e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c40:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c48:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001c4c:	0800858c 	.word	0x0800858c
  ldr r2, =_sbss
 8001c50:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001c54:	2000047c 	.word	0x2000047c

08001c58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c58:	e7fe      	b.n	8001c58 <ADC_IRQHandler>
	...

08001c5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c60:	4b0e      	ldr	r3, [pc, #56]	@ (8001c9c <HAL_Init+0x40>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a0d      	ldr	r2, [pc, #52]	@ (8001c9c <HAL_Init+0x40>)
 8001c66:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c6a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c6c:	4b0b      	ldr	r3, [pc, #44]	@ (8001c9c <HAL_Init+0x40>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a0a      	ldr	r2, [pc, #40]	@ (8001c9c <HAL_Init+0x40>)
 8001c72:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c76:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c78:	4b08      	ldr	r3, [pc, #32]	@ (8001c9c <HAL_Init+0x40>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a07      	ldr	r2, [pc, #28]	@ (8001c9c <HAL_Init+0x40>)
 8001c7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c84:	2003      	movs	r0, #3
 8001c86:	f000 fcef 	bl	8002668 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c8a:	200f      	movs	r0, #15
 8001c8c:	f000 f808 	bl	8001ca0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c90:	f7ff fd76 	bl	8001780 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c94:	2300      	movs	r3, #0
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	40023c00 	.word	0x40023c00

08001ca0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ca8:	4b12      	ldr	r3, [pc, #72]	@ (8001cf4 <HAL_InitTick+0x54>)
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	4b12      	ldr	r3, [pc, #72]	@ (8001cf8 <HAL_InitTick+0x58>)
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cba:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f000 fcf9 	bl	80026b6 <HAL_SYSTICK_Config>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d001      	beq.n	8001cce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e00e      	b.n	8001cec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2b0f      	cmp	r3, #15
 8001cd2:	d80a      	bhi.n	8001cea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	6879      	ldr	r1, [r7, #4]
 8001cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8001cdc:	f000 fccf 	bl	800267e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ce0:	4a06      	ldr	r2, [pc, #24]	@ (8001cfc <HAL_InitTick+0x5c>)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	e000      	b.n	8001cec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	3708      	adds	r7, #8
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	20000000 	.word	0x20000000
 8001cf8:	20000008 	.word	0x20000008
 8001cfc:	20000004 	.word	0x20000004

08001d00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d04:	4b06      	ldr	r3, [pc, #24]	@ (8001d20 <HAL_IncTick+0x20>)
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	461a      	mov	r2, r3
 8001d0a:	4b06      	ldr	r3, [pc, #24]	@ (8001d24 <HAL_IncTick+0x24>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4413      	add	r3, r2
 8001d10:	4a04      	ldr	r2, [pc, #16]	@ (8001d24 <HAL_IncTick+0x24>)
 8001d12:	6013      	str	r3, [r2, #0]
}
 8001d14:	bf00      	nop
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	20000008 	.word	0x20000008
 8001d24:	2000032c 	.word	0x2000032c

08001d28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d2c:	4b03      	ldr	r3, [pc, #12]	@ (8001d3c <HAL_GetTick+0x14>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	2000032c 	.word	0x2000032c

08001d40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b084      	sub	sp, #16
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d48:	f7ff ffee 	bl	8001d28 <HAL_GetTick>
 8001d4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d58:	d005      	beq.n	8001d66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d5a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d84 <HAL_Delay+0x44>)
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	461a      	mov	r2, r3
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	4413      	add	r3, r2
 8001d64:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d66:	bf00      	nop
 8001d68:	f7ff ffde 	bl	8001d28 <HAL_GetTick>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	1ad3      	subs	r3, r2, r3
 8001d72:	68fa      	ldr	r2, [r7, #12]
 8001d74:	429a      	cmp	r2, r3
 8001d76:	d8f7      	bhi.n	8001d68 <HAL_Delay+0x28>
  {
  }
}
 8001d78:	bf00      	nop
 8001d7a:	bf00      	nop
 8001d7c:	3710      	adds	r7, #16
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	20000008 	.word	0x20000008

08001d88 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b084      	sub	sp, #16
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d90:	2300      	movs	r3, #0
 8001d92:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d101      	bne.n	8001d9e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	e033      	b.n	8001e06 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d109      	bne.n	8001dba <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001da6:	6878      	ldr	r0, [r7, #4]
 8001da8:	f7ff fd12 	bl	80017d0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2200      	movs	r2, #0
 8001db0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2200      	movs	r2, #0
 8001db6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dbe:	f003 0310 	and.w	r3, r3, #16
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d118      	bne.n	8001df8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dca:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001dce:	f023 0302 	bic.w	r3, r3, #2
 8001dd2:	f043 0202 	orr.w	r2, r3, #2
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001dda:	6878      	ldr	r0, [r7, #4]
 8001ddc:	f000 fa96 	bl	800230c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2200      	movs	r2, #0
 8001de4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dea:	f023 0303 	bic.w	r3, r3, #3
 8001dee:	f043 0201 	orr.w	r2, r3, #1
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	641a      	str	r2, [r3, #64]	@ 0x40
 8001df6:	e001      	b.n	8001dfc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2200      	movs	r2, #0
 8001e00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001e04:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	3710      	adds	r7, #16
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
	...

08001e10 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b085      	sub	sp, #20
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e22:	2b01      	cmp	r3, #1
 8001e24:	d101      	bne.n	8001e2a <HAL_ADC_Start+0x1a>
 8001e26:	2302      	movs	r3, #2
 8001e28:	e097      	b.n	8001f5a <HAL_ADC_Start+0x14a>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	689b      	ldr	r3, [r3, #8]
 8001e38:	f003 0301 	and.w	r3, r3, #1
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d018      	beq.n	8001e72 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	689a      	ldr	r2, [r3, #8]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f042 0201 	orr.w	r2, r2, #1
 8001e4e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001e50:	4b45      	ldr	r3, [pc, #276]	@ (8001f68 <HAL_ADC_Start+0x158>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a45      	ldr	r2, [pc, #276]	@ (8001f6c <HAL_ADC_Start+0x15c>)
 8001e56:	fba2 2303 	umull	r2, r3, r2, r3
 8001e5a:	0c9a      	lsrs	r2, r3, #18
 8001e5c:	4613      	mov	r3, r2
 8001e5e:	005b      	lsls	r3, r3, #1
 8001e60:	4413      	add	r3, r2
 8001e62:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001e64:	e002      	b.n	8001e6c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001e66:	68bb      	ldr	r3, [r7, #8]
 8001e68:	3b01      	subs	r3, #1
 8001e6a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001e6c:	68bb      	ldr	r3, [r7, #8]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d1f9      	bne.n	8001e66 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	689b      	ldr	r3, [r3, #8]
 8001e78:	f003 0301 	and.w	r3, r3, #1
 8001e7c:	2b01      	cmp	r3, #1
 8001e7e:	d15f      	bne.n	8001f40 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e84:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001e88:	f023 0301 	bic.w	r3, r3, #1
 8001e8c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d007      	beq.n	8001eb2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ea6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001eaa:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001eba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001ebe:	d106      	bne.n	8001ece <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ec4:	f023 0206 	bic.w	r2, r3, #6
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	645a      	str	r2, [r3, #68]	@ 0x44
 8001ecc:	e002      	b.n	8001ed4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001edc:	4b24      	ldr	r3, [pc, #144]	@ (8001f70 <HAL_ADC_Start+0x160>)
 8001ede:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001ee8:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	f003 031f 	and.w	r3, r3, #31
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d10f      	bne.n	8001f16 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d129      	bne.n	8001f58 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	689a      	ldr	r2, [r3, #8]
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001f12:	609a      	str	r2, [r3, #8]
 8001f14:	e020      	b.n	8001f58 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a16      	ldr	r2, [pc, #88]	@ (8001f74 <HAL_ADC_Start+0x164>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d11b      	bne.n	8001f58 <HAL_ADC_Start+0x148>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	689b      	ldr	r3, [r3, #8]
 8001f26:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d114      	bne.n	8001f58 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	689a      	ldr	r2, [r3, #8]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001f3c:	609a      	str	r2, [r3, #8]
 8001f3e:	e00b      	b.n	8001f58 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f44:	f043 0210 	orr.w	r2, r3, #16
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f50:	f043 0201 	orr.w	r2, r3, #1
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001f58:	2300      	movs	r3, #0
}
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	3714      	adds	r7, #20
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f64:	4770      	bx	lr
 8001f66:	bf00      	nop
 8001f68:	20000000 	.word	0x20000000
 8001f6c:	431bde83 	.word	0x431bde83
 8001f70:	40012300 	.word	0x40012300
 8001f74:	40012000 	.word	0x40012000

08001f78 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b084      	sub	sp, #16
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
 8001f80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001f82:	2300      	movs	r3, #0
 8001f84:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	689b      	ldr	r3, [r3, #8]
 8001f8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f94:	d113      	bne.n	8001fbe <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001fa0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001fa4:	d10b      	bne.n	8001fbe <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001faa:	f043 0220 	orr.w	r2, r3, #32
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e063      	b.n	8002086 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001fbe:	f7ff feb3 	bl	8001d28 <HAL_GetTick>
 8001fc2:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001fc4:	e021      	b.n	800200a <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fcc:	d01d      	beq.n	800200a <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d007      	beq.n	8001fe4 <HAL_ADC_PollForConversion+0x6c>
 8001fd4:	f7ff fea8 	bl	8001d28 <HAL_GetTick>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	683a      	ldr	r2, [r7, #0]
 8001fe0:	429a      	cmp	r2, r3
 8001fe2:	d212      	bcs.n	800200a <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f003 0302 	and.w	r3, r3, #2
 8001fee:	2b02      	cmp	r3, #2
 8001ff0:	d00b      	beq.n	800200a <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ff6:	f043 0204 	orr.w	r2, r3, #4
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2200      	movs	r2, #0
 8002002:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002006:	2303      	movs	r3, #3
 8002008:	e03d      	b.n	8002086 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f003 0302 	and.w	r3, r3, #2
 8002014:	2b02      	cmp	r3, #2
 8002016:	d1d6      	bne.n	8001fc6 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f06f 0212 	mvn.w	r2, #18
 8002020:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002026:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002038:	2b00      	cmp	r3, #0
 800203a:	d123      	bne.n	8002084 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002040:	2b00      	cmp	r3, #0
 8002042:	d11f      	bne.n	8002084 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800204a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800204e:	2b00      	cmp	r3, #0
 8002050:	d006      	beq.n	8002060 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	689b      	ldr	r3, [r3, #8]
 8002058:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800205c:	2b00      	cmp	r3, #0
 800205e:	d111      	bne.n	8002084 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002064:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002070:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002074:	2b00      	cmp	r3, #0
 8002076:	d105      	bne.n	8002084 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800207c:	f043 0201 	orr.w	r2, r3, #1
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002084:	2300      	movs	r3, #0
}
 8002086:	4618      	mov	r0, r3
 8002088:	3710      	adds	r7, #16
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}

0800208e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800208e:	b480      	push	{r7}
 8002090:	b083      	sub	sp, #12
 8002092:	af00      	add	r7, sp, #0
 8002094:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800209c:	4618      	mov	r0, r3
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b085      	sub	sp, #20
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80020b2:	2300      	movs	r3, #0
 80020b4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80020bc:	2b01      	cmp	r3, #1
 80020be:	d101      	bne.n	80020c4 <HAL_ADC_ConfigChannel+0x1c>
 80020c0:	2302      	movs	r3, #2
 80020c2:	e113      	b.n	80022ec <HAL_ADC_ConfigChannel+0x244>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2201      	movs	r2, #1
 80020c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	2b09      	cmp	r3, #9
 80020d2:	d925      	bls.n	8002120 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	68d9      	ldr	r1, [r3, #12]
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	b29b      	uxth	r3, r3
 80020e0:	461a      	mov	r2, r3
 80020e2:	4613      	mov	r3, r2
 80020e4:	005b      	lsls	r3, r3, #1
 80020e6:	4413      	add	r3, r2
 80020e8:	3b1e      	subs	r3, #30
 80020ea:	2207      	movs	r2, #7
 80020ec:	fa02 f303 	lsl.w	r3, r2, r3
 80020f0:	43da      	mvns	r2, r3
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	400a      	ands	r2, r1
 80020f8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	68d9      	ldr	r1, [r3, #12]
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	689a      	ldr	r2, [r3, #8]
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	b29b      	uxth	r3, r3
 800210a:	4618      	mov	r0, r3
 800210c:	4603      	mov	r3, r0
 800210e:	005b      	lsls	r3, r3, #1
 8002110:	4403      	add	r3, r0
 8002112:	3b1e      	subs	r3, #30
 8002114:	409a      	lsls	r2, r3
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	430a      	orrs	r2, r1
 800211c:	60da      	str	r2, [r3, #12]
 800211e:	e022      	b.n	8002166 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	6919      	ldr	r1, [r3, #16]
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	b29b      	uxth	r3, r3
 800212c:	461a      	mov	r2, r3
 800212e:	4613      	mov	r3, r2
 8002130:	005b      	lsls	r3, r3, #1
 8002132:	4413      	add	r3, r2
 8002134:	2207      	movs	r2, #7
 8002136:	fa02 f303 	lsl.w	r3, r2, r3
 800213a:	43da      	mvns	r2, r3
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	400a      	ands	r2, r1
 8002142:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	6919      	ldr	r1, [r3, #16]
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	689a      	ldr	r2, [r3, #8]
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	b29b      	uxth	r3, r3
 8002154:	4618      	mov	r0, r3
 8002156:	4603      	mov	r3, r0
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	4403      	add	r3, r0
 800215c:	409a      	lsls	r2, r3
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	430a      	orrs	r2, r1
 8002164:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	2b06      	cmp	r3, #6
 800216c:	d824      	bhi.n	80021b8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	685a      	ldr	r2, [r3, #4]
 8002178:	4613      	mov	r3, r2
 800217a:	009b      	lsls	r3, r3, #2
 800217c:	4413      	add	r3, r2
 800217e:	3b05      	subs	r3, #5
 8002180:	221f      	movs	r2, #31
 8002182:	fa02 f303 	lsl.w	r3, r2, r3
 8002186:	43da      	mvns	r2, r3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	400a      	ands	r2, r1
 800218e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	b29b      	uxth	r3, r3
 800219c:	4618      	mov	r0, r3
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	685a      	ldr	r2, [r3, #4]
 80021a2:	4613      	mov	r3, r2
 80021a4:	009b      	lsls	r3, r3, #2
 80021a6:	4413      	add	r3, r2
 80021a8:	3b05      	subs	r3, #5
 80021aa:	fa00 f203 	lsl.w	r2, r0, r3
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	430a      	orrs	r2, r1
 80021b4:	635a      	str	r2, [r3, #52]	@ 0x34
 80021b6:	e04c      	b.n	8002252 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	2b0c      	cmp	r3, #12
 80021be:	d824      	bhi.n	800220a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	685a      	ldr	r2, [r3, #4]
 80021ca:	4613      	mov	r3, r2
 80021cc:	009b      	lsls	r3, r3, #2
 80021ce:	4413      	add	r3, r2
 80021d0:	3b23      	subs	r3, #35	@ 0x23
 80021d2:	221f      	movs	r2, #31
 80021d4:	fa02 f303 	lsl.w	r3, r2, r3
 80021d8:	43da      	mvns	r2, r3
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	400a      	ands	r2, r1
 80021e0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	b29b      	uxth	r3, r3
 80021ee:	4618      	mov	r0, r3
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	685a      	ldr	r2, [r3, #4]
 80021f4:	4613      	mov	r3, r2
 80021f6:	009b      	lsls	r3, r3, #2
 80021f8:	4413      	add	r3, r2
 80021fa:	3b23      	subs	r3, #35	@ 0x23
 80021fc:	fa00 f203 	lsl.w	r2, r0, r3
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	430a      	orrs	r2, r1
 8002206:	631a      	str	r2, [r3, #48]	@ 0x30
 8002208:	e023      	b.n	8002252 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	685a      	ldr	r2, [r3, #4]
 8002214:	4613      	mov	r3, r2
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	4413      	add	r3, r2
 800221a:	3b41      	subs	r3, #65	@ 0x41
 800221c:	221f      	movs	r2, #31
 800221e:	fa02 f303 	lsl.w	r3, r2, r3
 8002222:	43da      	mvns	r2, r3
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	400a      	ands	r2, r1
 800222a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	b29b      	uxth	r3, r3
 8002238:	4618      	mov	r0, r3
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	685a      	ldr	r2, [r3, #4]
 800223e:	4613      	mov	r3, r2
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	4413      	add	r3, r2
 8002244:	3b41      	subs	r3, #65	@ 0x41
 8002246:	fa00 f203 	lsl.w	r2, r0, r3
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	430a      	orrs	r2, r1
 8002250:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002252:	4b29      	ldr	r3, [pc, #164]	@ (80022f8 <HAL_ADC_ConfigChannel+0x250>)
 8002254:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4a28      	ldr	r2, [pc, #160]	@ (80022fc <HAL_ADC_ConfigChannel+0x254>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d10f      	bne.n	8002280 <HAL_ADC_ConfigChannel+0x1d8>
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	2b12      	cmp	r3, #18
 8002266:	d10b      	bne.n	8002280 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a1d      	ldr	r2, [pc, #116]	@ (80022fc <HAL_ADC_ConfigChannel+0x254>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d12b      	bne.n	80022e2 <HAL_ADC_ConfigChannel+0x23a>
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a1c      	ldr	r2, [pc, #112]	@ (8002300 <HAL_ADC_ConfigChannel+0x258>)
 8002290:	4293      	cmp	r3, r2
 8002292:	d003      	beq.n	800229c <HAL_ADC_ConfigChannel+0x1f4>
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	2b11      	cmp	r3, #17
 800229a:	d122      	bne.n	80022e2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a11      	ldr	r2, [pc, #68]	@ (8002300 <HAL_ADC_ConfigChannel+0x258>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d111      	bne.n	80022e2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80022be:	4b11      	ldr	r3, [pc, #68]	@ (8002304 <HAL_ADC_ConfigChannel+0x25c>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a11      	ldr	r2, [pc, #68]	@ (8002308 <HAL_ADC_ConfigChannel+0x260>)
 80022c4:	fba2 2303 	umull	r2, r3, r2, r3
 80022c8:	0c9a      	lsrs	r2, r3, #18
 80022ca:	4613      	mov	r3, r2
 80022cc:	009b      	lsls	r3, r3, #2
 80022ce:	4413      	add	r3, r2
 80022d0:	005b      	lsls	r3, r3, #1
 80022d2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80022d4:	e002      	b.n	80022dc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	3b01      	subs	r3, #1
 80022da:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d1f9      	bne.n	80022d6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2200      	movs	r2, #0
 80022e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80022ea:	2300      	movs	r3, #0
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	3714      	adds	r7, #20
 80022f0:	46bd      	mov	sp, r7
 80022f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f6:	4770      	bx	lr
 80022f8:	40012300 	.word	0x40012300
 80022fc:	40012000 	.word	0x40012000
 8002300:	10000012 	.word	0x10000012
 8002304:	20000000 	.word	0x20000000
 8002308:	431bde83 	.word	0x431bde83

0800230c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800230c:	b480      	push	{r7}
 800230e:	b085      	sub	sp, #20
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002314:	4b79      	ldr	r3, [pc, #484]	@ (80024fc <ADC_Init+0x1f0>)
 8002316:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	685a      	ldr	r2, [r3, #4]
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	431a      	orrs	r2, r3
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	685a      	ldr	r2, [r3, #4]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002340:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	6859      	ldr	r1, [r3, #4]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	691b      	ldr	r3, [r3, #16]
 800234c:	021a      	lsls	r2, r3, #8
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	430a      	orrs	r2, r1
 8002354:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	685a      	ldr	r2, [r3, #4]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002364:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	6859      	ldr	r1, [r3, #4]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	689a      	ldr	r2, [r3, #8]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	430a      	orrs	r2, r1
 8002376:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	689a      	ldr	r2, [r3, #8]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002386:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	6899      	ldr	r1, [r3, #8]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	68da      	ldr	r2, [r3, #12]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	430a      	orrs	r2, r1
 8002398:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800239e:	4a58      	ldr	r2, [pc, #352]	@ (8002500 <ADC_Init+0x1f4>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d022      	beq.n	80023ea <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	689a      	ldr	r2, [r3, #8]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80023b2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	6899      	ldr	r1, [r3, #8]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	430a      	orrs	r2, r1
 80023c4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	689a      	ldr	r2, [r3, #8]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80023d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	6899      	ldr	r1, [r3, #8]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	430a      	orrs	r2, r1
 80023e6:	609a      	str	r2, [r3, #8]
 80023e8:	e00f      	b.n	800240a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	689a      	ldr	r2, [r3, #8]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80023f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	689a      	ldr	r2, [r3, #8]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002408:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	689a      	ldr	r2, [r3, #8]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f022 0202 	bic.w	r2, r2, #2
 8002418:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	6899      	ldr	r1, [r3, #8]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	7e1b      	ldrb	r3, [r3, #24]
 8002424:	005a      	lsls	r2, r3, #1
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	430a      	orrs	r2, r1
 800242c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d01b      	beq.n	8002470 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	685a      	ldr	r2, [r3, #4]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002446:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	685a      	ldr	r2, [r3, #4]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002456:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	6859      	ldr	r1, [r3, #4]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002462:	3b01      	subs	r3, #1
 8002464:	035a      	lsls	r2, r3, #13
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	430a      	orrs	r2, r1
 800246c:	605a      	str	r2, [r3, #4]
 800246e:	e007      	b.n	8002480 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	685a      	ldr	r2, [r3, #4]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800247e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800248e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	69db      	ldr	r3, [r3, #28]
 800249a:	3b01      	subs	r3, #1
 800249c:	051a      	lsls	r2, r3, #20
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	430a      	orrs	r2, r1
 80024a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	689a      	ldr	r2, [r3, #8]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80024b4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	6899      	ldr	r1, [r3, #8]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80024c2:	025a      	lsls	r2, r3, #9
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	430a      	orrs	r2, r1
 80024ca:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	689a      	ldr	r2, [r3, #8]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80024da:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	6899      	ldr	r1, [r3, #8]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	695b      	ldr	r3, [r3, #20]
 80024e6:	029a      	lsls	r2, r3, #10
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	430a      	orrs	r2, r1
 80024ee:	609a      	str	r2, [r3, #8]
}
 80024f0:	bf00      	nop
 80024f2:	3714      	adds	r7, #20
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr
 80024fc:	40012300 	.word	0x40012300
 8002500:	0f000001 	.word	0x0f000001

08002504 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002504:	b480      	push	{r7}
 8002506:	b085      	sub	sp, #20
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	f003 0307 	and.w	r3, r3, #7
 8002512:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002514:	4b0c      	ldr	r3, [pc, #48]	@ (8002548 <__NVIC_SetPriorityGrouping+0x44>)
 8002516:	68db      	ldr	r3, [r3, #12]
 8002518:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800251a:	68ba      	ldr	r2, [r7, #8]
 800251c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002520:	4013      	ands	r3, r2
 8002522:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800252c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002530:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002534:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002536:	4a04      	ldr	r2, [pc, #16]	@ (8002548 <__NVIC_SetPriorityGrouping+0x44>)
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	60d3      	str	r3, [r2, #12]
}
 800253c:	bf00      	nop
 800253e:	3714      	adds	r7, #20
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr
 8002548:	e000ed00 	.word	0xe000ed00

0800254c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800254c:	b480      	push	{r7}
 800254e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002550:	4b04      	ldr	r3, [pc, #16]	@ (8002564 <__NVIC_GetPriorityGrouping+0x18>)
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	0a1b      	lsrs	r3, r3, #8
 8002556:	f003 0307 	and.w	r3, r3, #7
}
 800255a:	4618      	mov	r0, r3
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr
 8002564:	e000ed00 	.word	0xe000ed00

08002568 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002568:	b480      	push	{r7}
 800256a:	b083      	sub	sp, #12
 800256c:	af00      	add	r7, sp, #0
 800256e:	4603      	mov	r3, r0
 8002570:	6039      	str	r1, [r7, #0]
 8002572:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002574:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002578:	2b00      	cmp	r3, #0
 800257a:	db0a      	blt.n	8002592 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	b2da      	uxtb	r2, r3
 8002580:	490c      	ldr	r1, [pc, #48]	@ (80025b4 <__NVIC_SetPriority+0x4c>)
 8002582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002586:	0112      	lsls	r2, r2, #4
 8002588:	b2d2      	uxtb	r2, r2
 800258a:	440b      	add	r3, r1
 800258c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002590:	e00a      	b.n	80025a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	b2da      	uxtb	r2, r3
 8002596:	4908      	ldr	r1, [pc, #32]	@ (80025b8 <__NVIC_SetPriority+0x50>)
 8002598:	79fb      	ldrb	r3, [r7, #7]
 800259a:	f003 030f 	and.w	r3, r3, #15
 800259e:	3b04      	subs	r3, #4
 80025a0:	0112      	lsls	r2, r2, #4
 80025a2:	b2d2      	uxtb	r2, r2
 80025a4:	440b      	add	r3, r1
 80025a6:	761a      	strb	r2, [r3, #24]
}
 80025a8:	bf00      	nop
 80025aa:	370c      	adds	r7, #12
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr
 80025b4:	e000e100 	.word	0xe000e100
 80025b8:	e000ed00 	.word	0xe000ed00

080025bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025bc:	b480      	push	{r7}
 80025be:	b089      	sub	sp, #36	@ 0x24
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	60f8      	str	r0, [r7, #12]
 80025c4:	60b9      	str	r1, [r7, #8]
 80025c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	f003 0307 	and.w	r3, r3, #7
 80025ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025d0:	69fb      	ldr	r3, [r7, #28]
 80025d2:	f1c3 0307 	rsb	r3, r3, #7
 80025d6:	2b04      	cmp	r3, #4
 80025d8:	bf28      	it	cs
 80025da:	2304      	movcs	r3, #4
 80025dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025de:	69fb      	ldr	r3, [r7, #28]
 80025e0:	3304      	adds	r3, #4
 80025e2:	2b06      	cmp	r3, #6
 80025e4:	d902      	bls.n	80025ec <NVIC_EncodePriority+0x30>
 80025e6:	69fb      	ldr	r3, [r7, #28]
 80025e8:	3b03      	subs	r3, #3
 80025ea:	e000      	b.n	80025ee <NVIC_EncodePriority+0x32>
 80025ec:	2300      	movs	r3, #0
 80025ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025f0:	f04f 32ff 	mov.w	r2, #4294967295
 80025f4:	69bb      	ldr	r3, [r7, #24]
 80025f6:	fa02 f303 	lsl.w	r3, r2, r3
 80025fa:	43da      	mvns	r2, r3
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	401a      	ands	r2, r3
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002604:	f04f 31ff 	mov.w	r1, #4294967295
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	fa01 f303 	lsl.w	r3, r1, r3
 800260e:	43d9      	mvns	r1, r3
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002614:	4313      	orrs	r3, r2
         );
}
 8002616:	4618      	mov	r0, r3
 8002618:	3724      	adds	r7, #36	@ 0x24
 800261a:	46bd      	mov	sp, r7
 800261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002620:	4770      	bx	lr
	...

08002624 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b082      	sub	sp, #8
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	3b01      	subs	r3, #1
 8002630:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002634:	d301      	bcc.n	800263a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002636:	2301      	movs	r3, #1
 8002638:	e00f      	b.n	800265a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800263a:	4a0a      	ldr	r2, [pc, #40]	@ (8002664 <SysTick_Config+0x40>)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	3b01      	subs	r3, #1
 8002640:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002642:	210f      	movs	r1, #15
 8002644:	f04f 30ff 	mov.w	r0, #4294967295
 8002648:	f7ff ff8e 	bl	8002568 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800264c:	4b05      	ldr	r3, [pc, #20]	@ (8002664 <SysTick_Config+0x40>)
 800264e:	2200      	movs	r2, #0
 8002650:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002652:	4b04      	ldr	r3, [pc, #16]	@ (8002664 <SysTick_Config+0x40>)
 8002654:	2207      	movs	r2, #7
 8002656:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002658:	2300      	movs	r3, #0
}
 800265a:	4618      	mov	r0, r3
 800265c:	3708      	adds	r7, #8
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	e000e010 	.word	0xe000e010

08002668 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b082      	sub	sp, #8
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002670:	6878      	ldr	r0, [r7, #4]
 8002672:	f7ff ff47 	bl	8002504 <__NVIC_SetPriorityGrouping>
}
 8002676:	bf00      	nop
 8002678:	3708      	adds	r7, #8
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}

0800267e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800267e:	b580      	push	{r7, lr}
 8002680:	b086      	sub	sp, #24
 8002682:	af00      	add	r7, sp, #0
 8002684:	4603      	mov	r3, r0
 8002686:	60b9      	str	r1, [r7, #8]
 8002688:	607a      	str	r2, [r7, #4]
 800268a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800268c:	2300      	movs	r3, #0
 800268e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002690:	f7ff ff5c 	bl	800254c <__NVIC_GetPriorityGrouping>
 8002694:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002696:	687a      	ldr	r2, [r7, #4]
 8002698:	68b9      	ldr	r1, [r7, #8]
 800269a:	6978      	ldr	r0, [r7, #20]
 800269c:	f7ff ff8e 	bl	80025bc <NVIC_EncodePriority>
 80026a0:	4602      	mov	r2, r0
 80026a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026a6:	4611      	mov	r1, r2
 80026a8:	4618      	mov	r0, r3
 80026aa:	f7ff ff5d 	bl	8002568 <__NVIC_SetPriority>
}
 80026ae:	bf00      	nop
 80026b0:	3718      	adds	r7, #24
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}

080026b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026b6:	b580      	push	{r7, lr}
 80026b8:	b082      	sub	sp, #8
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026be:	6878      	ldr	r0, [r7, #4]
 80026c0:	f7ff ffb0 	bl	8002624 <SysTick_Config>
 80026c4:	4603      	mov	r3, r0
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3708      	adds	r7, #8
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}
	...

080026d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b089      	sub	sp, #36	@ 0x24
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
 80026d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80026da:	2300      	movs	r3, #0
 80026dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80026de:	2300      	movs	r3, #0
 80026e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80026e2:	2300      	movs	r3, #0
 80026e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026e6:	2300      	movs	r3, #0
 80026e8:	61fb      	str	r3, [r7, #28]
 80026ea:	e159      	b.n	80029a0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80026ec:	2201      	movs	r2, #1
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	fa02 f303 	lsl.w	r3, r2, r3
 80026f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	697a      	ldr	r2, [r7, #20]
 80026fc:	4013      	ands	r3, r2
 80026fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002700:	693a      	ldr	r2, [r7, #16]
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	429a      	cmp	r2, r3
 8002706:	f040 8148 	bne.w	800299a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	f003 0303 	and.w	r3, r3, #3
 8002712:	2b01      	cmp	r3, #1
 8002714:	d005      	beq.n	8002722 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800271e:	2b02      	cmp	r3, #2
 8002720:	d130      	bne.n	8002784 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	689b      	ldr	r3, [r3, #8]
 8002726:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002728:	69fb      	ldr	r3, [r7, #28]
 800272a:	005b      	lsls	r3, r3, #1
 800272c:	2203      	movs	r2, #3
 800272e:	fa02 f303 	lsl.w	r3, r2, r3
 8002732:	43db      	mvns	r3, r3
 8002734:	69ba      	ldr	r2, [r7, #24]
 8002736:	4013      	ands	r3, r2
 8002738:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	68da      	ldr	r2, [r3, #12]
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	005b      	lsls	r3, r3, #1
 8002742:	fa02 f303 	lsl.w	r3, r2, r3
 8002746:	69ba      	ldr	r2, [r7, #24]
 8002748:	4313      	orrs	r3, r2
 800274a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	69ba      	ldr	r2, [r7, #24]
 8002750:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002758:	2201      	movs	r2, #1
 800275a:	69fb      	ldr	r3, [r7, #28]
 800275c:	fa02 f303 	lsl.w	r3, r2, r3
 8002760:	43db      	mvns	r3, r3
 8002762:	69ba      	ldr	r2, [r7, #24]
 8002764:	4013      	ands	r3, r2
 8002766:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	091b      	lsrs	r3, r3, #4
 800276e:	f003 0201 	and.w	r2, r3, #1
 8002772:	69fb      	ldr	r3, [r7, #28]
 8002774:	fa02 f303 	lsl.w	r3, r2, r3
 8002778:	69ba      	ldr	r2, [r7, #24]
 800277a:	4313      	orrs	r3, r2
 800277c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	69ba      	ldr	r2, [r7, #24]
 8002782:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	f003 0303 	and.w	r3, r3, #3
 800278c:	2b03      	cmp	r3, #3
 800278e:	d017      	beq.n	80027c0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	68db      	ldr	r3, [r3, #12]
 8002794:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	005b      	lsls	r3, r3, #1
 800279a:	2203      	movs	r2, #3
 800279c:	fa02 f303 	lsl.w	r3, r2, r3
 80027a0:	43db      	mvns	r3, r3
 80027a2:	69ba      	ldr	r2, [r7, #24]
 80027a4:	4013      	ands	r3, r2
 80027a6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	689a      	ldr	r2, [r3, #8]
 80027ac:	69fb      	ldr	r3, [r7, #28]
 80027ae:	005b      	lsls	r3, r3, #1
 80027b0:	fa02 f303 	lsl.w	r3, r2, r3
 80027b4:	69ba      	ldr	r2, [r7, #24]
 80027b6:	4313      	orrs	r3, r2
 80027b8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	69ba      	ldr	r2, [r7, #24]
 80027be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	f003 0303 	and.w	r3, r3, #3
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	d123      	bne.n	8002814 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80027cc:	69fb      	ldr	r3, [r7, #28]
 80027ce:	08da      	lsrs	r2, r3, #3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	3208      	adds	r2, #8
 80027d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	f003 0307 	and.w	r3, r3, #7
 80027e0:	009b      	lsls	r3, r3, #2
 80027e2:	220f      	movs	r2, #15
 80027e4:	fa02 f303 	lsl.w	r3, r2, r3
 80027e8:	43db      	mvns	r3, r3
 80027ea:	69ba      	ldr	r2, [r7, #24]
 80027ec:	4013      	ands	r3, r2
 80027ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	691a      	ldr	r2, [r3, #16]
 80027f4:	69fb      	ldr	r3, [r7, #28]
 80027f6:	f003 0307 	and.w	r3, r3, #7
 80027fa:	009b      	lsls	r3, r3, #2
 80027fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002800:	69ba      	ldr	r2, [r7, #24]
 8002802:	4313      	orrs	r3, r2
 8002804:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002806:	69fb      	ldr	r3, [r7, #28]
 8002808:	08da      	lsrs	r2, r3, #3
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	3208      	adds	r2, #8
 800280e:	69b9      	ldr	r1, [r7, #24]
 8002810:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800281a:	69fb      	ldr	r3, [r7, #28]
 800281c:	005b      	lsls	r3, r3, #1
 800281e:	2203      	movs	r2, #3
 8002820:	fa02 f303 	lsl.w	r3, r2, r3
 8002824:	43db      	mvns	r3, r3
 8002826:	69ba      	ldr	r2, [r7, #24]
 8002828:	4013      	ands	r3, r2
 800282a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f003 0203 	and.w	r2, r3, #3
 8002834:	69fb      	ldr	r3, [r7, #28]
 8002836:	005b      	lsls	r3, r3, #1
 8002838:	fa02 f303 	lsl.w	r3, r2, r3
 800283c:	69ba      	ldr	r2, [r7, #24]
 800283e:	4313      	orrs	r3, r2
 8002840:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	69ba      	ldr	r2, [r7, #24]
 8002846:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002850:	2b00      	cmp	r3, #0
 8002852:	f000 80a2 	beq.w	800299a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002856:	2300      	movs	r3, #0
 8002858:	60fb      	str	r3, [r7, #12]
 800285a:	4b57      	ldr	r3, [pc, #348]	@ (80029b8 <HAL_GPIO_Init+0x2e8>)
 800285c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800285e:	4a56      	ldr	r2, [pc, #344]	@ (80029b8 <HAL_GPIO_Init+0x2e8>)
 8002860:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002864:	6453      	str	r3, [r2, #68]	@ 0x44
 8002866:	4b54      	ldr	r3, [pc, #336]	@ (80029b8 <HAL_GPIO_Init+0x2e8>)
 8002868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800286a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800286e:	60fb      	str	r3, [r7, #12]
 8002870:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002872:	4a52      	ldr	r2, [pc, #328]	@ (80029bc <HAL_GPIO_Init+0x2ec>)
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	089b      	lsrs	r3, r3, #2
 8002878:	3302      	adds	r3, #2
 800287a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800287e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002880:	69fb      	ldr	r3, [r7, #28]
 8002882:	f003 0303 	and.w	r3, r3, #3
 8002886:	009b      	lsls	r3, r3, #2
 8002888:	220f      	movs	r2, #15
 800288a:	fa02 f303 	lsl.w	r3, r2, r3
 800288e:	43db      	mvns	r3, r3
 8002890:	69ba      	ldr	r2, [r7, #24]
 8002892:	4013      	ands	r3, r2
 8002894:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	4a49      	ldr	r2, [pc, #292]	@ (80029c0 <HAL_GPIO_Init+0x2f0>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d019      	beq.n	80028d2 <HAL_GPIO_Init+0x202>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	4a48      	ldr	r2, [pc, #288]	@ (80029c4 <HAL_GPIO_Init+0x2f4>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d013      	beq.n	80028ce <HAL_GPIO_Init+0x1fe>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	4a47      	ldr	r2, [pc, #284]	@ (80029c8 <HAL_GPIO_Init+0x2f8>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d00d      	beq.n	80028ca <HAL_GPIO_Init+0x1fa>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	4a46      	ldr	r2, [pc, #280]	@ (80029cc <HAL_GPIO_Init+0x2fc>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d007      	beq.n	80028c6 <HAL_GPIO_Init+0x1f6>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	4a45      	ldr	r2, [pc, #276]	@ (80029d0 <HAL_GPIO_Init+0x300>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d101      	bne.n	80028c2 <HAL_GPIO_Init+0x1f2>
 80028be:	2304      	movs	r3, #4
 80028c0:	e008      	b.n	80028d4 <HAL_GPIO_Init+0x204>
 80028c2:	2307      	movs	r3, #7
 80028c4:	e006      	b.n	80028d4 <HAL_GPIO_Init+0x204>
 80028c6:	2303      	movs	r3, #3
 80028c8:	e004      	b.n	80028d4 <HAL_GPIO_Init+0x204>
 80028ca:	2302      	movs	r3, #2
 80028cc:	e002      	b.n	80028d4 <HAL_GPIO_Init+0x204>
 80028ce:	2301      	movs	r3, #1
 80028d0:	e000      	b.n	80028d4 <HAL_GPIO_Init+0x204>
 80028d2:	2300      	movs	r3, #0
 80028d4:	69fa      	ldr	r2, [r7, #28]
 80028d6:	f002 0203 	and.w	r2, r2, #3
 80028da:	0092      	lsls	r2, r2, #2
 80028dc:	4093      	lsls	r3, r2
 80028de:	69ba      	ldr	r2, [r7, #24]
 80028e0:	4313      	orrs	r3, r2
 80028e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80028e4:	4935      	ldr	r1, [pc, #212]	@ (80029bc <HAL_GPIO_Init+0x2ec>)
 80028e6:	69fb      	ldr	r3, [r7, #28]
 80028e8:	089b      	lsrs	r3, r3, #2
 80028ea:	3302      	adds	r3, #2
 80028ec:	69ba      	ldr	r2, [r7, #24]
 80028ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028f2:	4b38      	ldr	r3, [pc, #224]	@ (80029d4 <HAL_GPIO_Init+0x304>)
 80028f4:	689b      	ldr	r3, [r3, #8]
 80028f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028f8:	693b      	ldr	r3, [r7, #16]
 80028fa:	43db      	mvns	r3, r3
 80028fc:	69ba      	ldr	r2, [r7, #24]
 80028fe:	4013      	ands	r3, r2
 8002900:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800290a:	2b00      	cmp	r3, #0
 800290c:	d003      	beq.n	8002916 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800290e:	69ba      	ldr	r2, [r7, #24]
 8002910:	693b      	ldr	r3, [r7, #16]
 8002912:	4313      	orrs	r3, r2
 8002914:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002916:	4a2f      	ldr	r2, [pc, #188]	@ (80029d4 <HAL_GPIO_Init+0x304>)
 8002918:	69bb      	ldr	r3, [r7, #24]
 800291a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800291c:	4b2d      	ldr	r3, [pc, #180]	@ (80029d4 <HAL_GPIO_Init+0x304>)
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	43db      	mvns	r3, r3
 8002926:	69ba      	ldr	r2, [r7, #24]
 8002928:	4013      	ands	r3, r2
 800292a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002934:	2b00      	cmp	r3, #0
 8002936:	d003      	beq.n	8002940 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002938:	69ba      	ldr	r2, [r7, #24]
 800293a:	693b      	ldr	r3, [r7, #16]
 800293c:	4313      	orrs	r3, r2
 800293e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002940:	4a24      	ldr	r2, [pc, #144]	@ (80029d4 <HAL_GPIO_Init+0x304>)
 8002942:	69bb      	ldr	r3, [r7, #24]
 8002944:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002946:	4b23      	ldr	r3, [pc, #140]	@ (80029d4 <HAL_GPIO_Init+0x304>)
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	43db      	mvns	r3, r3
 8002950:	69ba      	ldr	r2, [r7, #24]
 8002952:	4013      	ands	r3, r2
 8002954:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800295e:	2b00      	cmp	r3, #0
 8002960:	d003      	beq.n	800296a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002962:	69ba      	ldr	r2, [r7, #24]
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	4313      	orrs	r3, r2
 8002968:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800296a:	4a1a      	ldr	r2, [pc, #104]	@ (80029d4 <HAL_GPIO_Init+0x304>)
 800296c:	69bb      	ldr	r3, [r7, #24]
 800296e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002970:	4b18      	ldr	r3, [pc, #96]	@ (80029d4 <HAL_GPIO_Init+0x304>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002976:	693b      	ldr	r3, [r7, #16]
 8002978:	43db      	mvns	r3, r3
 800297a:	69ba      	ldr	r2, [r7, #24]
 800297c:	4013      	ands	r3, r2
 800297e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002988:	2b00      	cmp	r3, #0
 800298a:	d003      	beq.n	8002994 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800298c:	69ba      	ldr	r2, [r7, #24]
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	4313      	orrs	r3, r2
 8002992:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002994:	4a0f      	ldr	r2, [pc, #60]	@ (80029d4 <HAL_GPIO_Init+0x304>)
 8002996:	69bb      	ldr	r3, [r7, #24]
 8002998:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800299a:	69fb      	ldr	r3, [r7, #28]
 800299c:	3301      	adds	r3, #1
 800299e:	61fb      	str	r3, [r7, #28]
 80029a0:	69fb      	ldr	r3, [r7, #28]
 80029a2:	2b0f      	cmp	r3, #15
 80029a4:	f67f aea2 	bls.w	80026ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80029a8:	bf00      	nop
 80029aa:	bf00      	nop
 80029ac:	3724      	adds	r7, #36	@ 0x24
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
 80029b6:	bf00      	nop
 80029b8:	40023800 	.word	0x40023800
 80029bc:	40013800 	.word	0x40013800
 80029c0:	40020000 	.word	0x40020000
 80029c4:	40020400 	.word	0x40020400
 80029c8:	40020800 	.word	0x40020800
 80029cc:	40020c00 	.word	0x40020c00
 80029d0:	40021000 	.word	0x40021000
 80029d4:	40013c00 	.word	0x40013c00

080029d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b084      	sub	sp, #16
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d101      	bne.n	80029ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	e12b      	b.n	8002c42 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d106      	bne.n	8002a04 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2200      	movs	r2, #0
 80029fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80029fe:	6878      	ldr	r0, [r7, #4]
 8002a00:	f7fe ff2a 	bl	8001858 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2224      	movs	r2, #36	@ 0x24
 8002a08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f022 0201 	bic.w	r2, r2, #1
 8002a1a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002a2a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002a3a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002a3c:	f001 fc20 	bl	8004280 <HAL_RCC_GetPCLK1Freq>
 8002a40:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	4a81      	ldr	r2, [pc, #516]	@ (8002c4c <HAL_I2C_Init+0x274>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d807      	bhi.n	8002a5c <HAL_I2C_Init+0x84>
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	4a80      	ldr	r2, [pc, #512]	@ (8002c50 <HAL_I2C_Init+0x278>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	bf94      	ite	ls
 8002a54:	2301      	movls	r3, #1
 8002a56:	2300      	movhi	r3, #0
 8002a58:	b2db      	uxtb	r3, r3
 8002a5a:	e006      	b.n	8002a6a <HAL_I2C_Init+0x92>
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	4a7d      	ldr	r2, [pc, #500]	@ (8002c54 <HAL_I2C_Init+0x27c>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	bf94      	ite	ls
 8002a64:	2301      	movls	r3, #1
 8002a66:	2300      	movhi	r3, #0
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d001      	beq.n	8002a72 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	e0e7      	b.n	8002c42 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	4a78      	ldr	r2, [pc, #480]	@ (8002c58 <HAL_I2C_Init+0x280>)
 8002a76:	fba2 2303 	umull	r2, r3, r2, r3
 8002a7a:	0c9b      	lsrs	r3, r3, #18
 8002a7c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	68ba      	ldr	r2, [r7, #8]
 8002a8e:	430a      	orrs	r2, r1
 8002a90:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	6a1b      	ldr	r3, [r3, #32]
 8002a98:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	4a6a      	ldr	r2, [pc, #424]	@ (8002c4c <HAL_I2C_Init+0x274>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d802      	bhi.n	8002aac <HAL_I2C_Init+0xd4>
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	e009      	b.n	8002ac0 <HAL_I2C_Init+0xe8>
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002ab2:	fb02 f303 	mul.w	r3, r2, r3
 8002ab6:	4a69      	ldr	r2, [pc, #420]	@ (8002c5c <HAL_I2C_Init+0x284>)
 8002ab8:	fba2 2303 	umull	r2, r3, r2, r3
 8002abc:	099b      	lsrs	r3, r3, #6
 8002abe:	3301      	adds	r3, #1
 8002ac0:	687a      	ldr	r2, [r7, #4]
 8002ac2:	6812      	ldr	r2, [r2, #0]
 8002ac4:	430b      	orrs	r3, r1
 8002ac6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	69db      	ldr	r3, [r3, #28]
 8002ace:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002ad2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	495c      	ldr	r1, [pc, #368]	@ (8002c4c <HAL_I2C_Init+0x274>)
 8002adc:	428b      	cmp	r3, r1
 8002ade:	d819      	bhi.n	8002b14 <HAL_I2C_Init+0x13c>
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	1e59      	subs	r1, r3, #1
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	005b      	lsls	r3, r3, #1
 8002aea:	fbb1 f3f3 	udiv	r3, r1, r3
 8002aee:	1c59      	adds	r1, r3, #1
 8002af0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002af4:	400b      	ands	r3, r1
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d00a      	beq.n	8002b10 <HAL_I2C_Init+0x138>
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	1e59      	subs	r1, r3, #1
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	005b      	lsls	r3, r3, #1
 8002b04:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b08:	3301      	adds	r3, #1
 8002b0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b0e:	e051      	b.n	8002bb4 <HAL_I2C_Init+0x1dc>
 8002b10:	2304      	movs	r3, #4
 8002b12:	e04f      	b.n	8002bb4 <HAL_I2C_Init+0x1dc>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d111      	bne.n	8002b40 <HAL_I2C_Init+0x168>
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	1e58      	subs	r0, r3, #1
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6859      	ldr	r1, [r3, #4]
 8002b24:	460b      	mov	r3, r1
 8002b26:	005b      	lsls	r3, r3, #1
 8002b28:	440b      	add	r3, r1
 8002b2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b2e:	3301      	adds	r3, #1
 8002b30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	bf0c      	ite	eq
 8002b38:	2301      	moveq	r3, #1
 8002b3a:	2300      	movne	r3, #0
 8002b3c:	b2db      	uxtb	r3, r3
 8002b3e:	e012      	b.n	8002b66 <HAL_I2C_Init+0x18e>
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	1e58      	subs	r0, r3, #1
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6859      	ldr	r1, [r3, #4]
 8002b48:	460b      	mov	r3, r1
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	440b      	add	r3, r1
 8002b4e:	0099      	lsls	r1, r3, #2
 8002b50:	440b      	add	r3, r1
 8002b52:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b56:	3301      	adds	r3, #1
 8002b58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	bf0c      	ite	eq
 8002b60:	2301      	moveq	r3, #1
 8002b62:	2300      	movne	r3, #0
 8002b64:	b2db      	uxtb	r3, r3
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d001      	beq.n	8002b6e <HAL_I2C_Init+0x196>
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e022      	b.n	8002bb4 <HAL_I2C_Init+0x1dc>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d10e      	bne.n	8002b94 <HAL_I2C_Init+0x1bc>
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	1e58      	subs	r0, r3, #1
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6859      	ldr	r1, [r3, #4]
 8002b7e:	460b      	mov	r3, r1
 8002b80:	005b      	lsls	r3, r3, #1
 8002b82:	440b      	add	r3, r1
 8002b84:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b88:	3301      	adds	r3, #1
 8002b8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b92:	e00f      	b.n	8002bb4 <HAL_I2C_Init+0x1dc>
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	1e58      	subs	r0, r3, #1
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6859      	ldr	r1, [r3, #4]
 8002b9c:	460b      	mov	r3, r1
 8002b9e:	009b      	lsls	r3, r3, #2
 8002ba0:	440b      	add	r3, r1
 8002ba2:	0099      	lsls	r1, r3, #2
 8002ba4:	440b      	add	r3, r1
 8002ba6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002baa:	3301      	adds	r3, #1
 8002bac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bb0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002bb4:	6879      	ldr	r1, [r7, #4]
 8002bb6:	6809      	ldr	r1, [r1, #0]
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	69da      	ldr	r2, [r3, #28]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6a1b      	ldr	r3, [r3, #32]
 8002bce:	431a      	orrs	r2, r3
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	430a      	orrs	r2, r1
 8002bd6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002be2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002be6:	687a      	ldr	r2, [r7, #4]
 8002be8:	6911      	ldr	r1, [r2, #16]
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	68d2      	ldr	r2, [r2, #12]
 8002bee:	4311      	orrs	r1, r2
 8002bf0:	687a      	ldr	r2, [r7, #4]
 8002bf2:	6812      	ldr	r2, [r2, #0]
 8002bf4:	430b      	orrs	r3, r1
 8002bf6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	68db      	ldr	r3, [r3, #12]
 8002bfe:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	695a      	ldr	r2, [r3, #20]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	699b      	ldr	r3, [r3, #24]
 8002c0a:	431a      	orrs	r2, r3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	430a      	orrs	r2, r1
 8002c12:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f042 0201 	orr.w	r2, r2, #1
 8002c22:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2200      	movs	r2, #0
 8002c28:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2220      	movs	r2, #32
 8002c2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2200      	movs	r2, #0
 8002c36:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002c40:	2300      	movs	r3, #0
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	3710      	adds	r7, #16
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	000186a0 	.word	0x000186a0
 8002c50:	001e847f 	.word	0x001e847f
 8002c54:	003d08ff 	.word	0x003d08ff
 8002c58:	431bde83 	.word	0x431bde83
 8002c5c:	10624dd3 	.word	0x10624dd3

08002c60 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b088      	sub	sp, #32
 8002c64:	af02      	add	r7, sp, #8
 8002c66:	60f8      	str	r0, [r7, #12]
 8002c68:	4608      	mov	r0, r1
 8002c6a:	4611      	mov	r1, r2
 8002c6c:	461a      	mov	r2, r3
 8002c6e:	4603      	mov	r3, r0
 8002c70:	817b      	strh	r3, [r7, #10]
 8002c72:	460b      	mov	r3, r1
 8002c74:	813b      	strh	r3, [r7, #8]
 8002c76:	4613      	mov	r3, r2
 8002c78:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c7a:	f7ff f855 	bl	8001d28 <HAL_GetTick>
 8002c7e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c86:	b2db      	uxtb	r3, r3
 8002c88:	2b20      	cmp	r3, #32
 8002c8a:	f040 80d9 	bne.w	8002e40 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	9300      	str	r3, [sp, #0]
 8002c92:	2319      	movs	r3, #25
 8002c94:	2201      	movs	r2, #1
 8002c96:	496d      	ldr	r1, [pc, #436]	@ (8002e4c <HAL_I2C_Mem_Write+0x1ec>)
 8002c98:	68f8      	ldr	r0, [r7, #12]
 8002c9a:	f000 fc8b 	bl	80035b4 <I2C_WaitOnFlagUntilTimeout>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d001      	beq.n	8002ca8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002ca4:	2302      	movs	r3, #2
 8002ca6:	e0cc      	b.n	8002e42 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002cae:	2b01      	cmp	r3, #1
 8002cb0:	d101      	bne.n	8002cb6 <HAL_I2C_Mem_Write+0x56>
 8002cb2:	2302      	movs	r3, #2
 8002cb4:	e0c5      	b.n	8002e42 <HAL_I2C_Mem_Write+0x1e2>
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2201      	movs	r2, #1
 8002cba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f003 0301 	and.w	r3, r3, #1
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d007      	beq.n	8002cdc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f042 0201 	orr.w	r2, r2, #1
 8002cda:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002cea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	2221      	movs	r2, #33	@ 0x21
 8002cf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	2240      	movs	r2, #64	@ 0x40
 8002cf8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	6a3a      	ldr	r2, [r7, #32]
 8002d06:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002d0c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d12:	b29a      	uxth	r2, r3
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	4a4d      	ldr	r2, [pc, #308]	@ (8002e50 <HAL_I2C_Mem_Write+0x1f0>)
 8002d1c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002d1e:	88f8      	ldrh	r0, [r7, #6]
 8002d20:	893a      	ldrh	r2, [r7, #8]
 8002d22:	8979      	ldrh	r1, [r7, #10]
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	9301      	str	r3, [sp, #4]
 8002d28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d2a:	9300      	str	r3, [sp, #0]
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	68f8      	ldr	r0, [r7, #12]
 8002d30:	f000 fac2 	bl	80032b8 <I2C_RequestMemoryWrite>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d052      	beq.n	8002de0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e081      	b.n	8002e42 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d3e:	697a      	ldr	r2, [r7, #20]
 8002d40:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d42:	68f8      	ldr	r0, [r7, #12]
 8002d44:	f000 fd50 	bl	80037e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d00d      	beq.n	8002d6a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d52:	2b04      	cmp	r3, #4
 8002d54:	d107      	bne.n	8002d66 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d64:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e06b      	b.n	8002e42 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d6e:	781a      	ldrb	r2, [r3, #0]
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d7a:	1c5a      	adds	r2, r3, #1
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d84:	3b01      	subs	r3, #1
 8002d86:	b29a      	uxth	r2, r3
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d90:	b29b      	uxth	r3, r3
 8002d92:	3b01      	subs	r3, #1
 8002d94:	b29a      	uxth	r2, r3
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	695b      	ldr	r3, [r3, #20]
 8002da0:	f003 0304 	and.w	r3, r3, #4
 8002da4:	2b04      	cmp	r3, #4
 8002da6:	d11b      	bne.n	8002de0 <HAL_I2C_Mem_Write+0x180>
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d017      	beq.n	8002de0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002db4:	781a      	ldrb	r2, [r3, #0]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dc0:	1c5a      	adds	r2, r3, #1
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dca:	3b01      	subs	r3, #1
 8002dcc:	b29a      	uxth	r2, r3
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dd6:	b29b      	uxth	r3, r3
 8002dd8:	3b01      	subs	r3, #1
 8002dda:	b29a      	uxth	r2, r3
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d1aa      	bne.n	8002d3e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002de8:	697a      	ldr	r2, [r7, #20]
 8002dea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002dec:	68f8      	ldr	r0, [r7, #12]
 8002dee:	f000 fd43 	bl	8003878 <I2C_WaitOnBTFFlagUntilTimeout>
 8002df2:	4603      	mov	r3, r0
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d00d      	beq.n	8002e14 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dfc:	2b04      	cmp	r3, #4
 8002dfe:	d107      	bne.n	8002e10 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e0e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002e10:	2301      	movs	r3, #1
 8002e12:	e016      	b.n	8002e42 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e22:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2220      	movs	r2, #32
 8002e28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	2200      	movs	r2, #0
 8002e38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	e000      	b.n	8002e42 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002e40:	2302      	movs	r3, #2
  }
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3718      	adds	r7, #24
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	00100002 	.word	0x00100002
 8002e50:	ffff0000 	.word	0xffff0000

08002e54 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b08c      	sub	sp, #48	@ 0x30
 8002e58:	af02      	add	r7, sp, #8
 8002e5a:	60f8      	str	r0, [r7, #12]
 8002e5c:	4608      	mov	r0, r1
 8002e5e:	4611      	mov	r1, r2
 8002e60:	461a      	mov	r2, r3
 8002e62:	4603      	mov	r3, r0
 8002e64:	817b      	strh	r3, [r7, #10]
 8002e66:	460b      	mov	r3, r1
 8002e68:	813b      	strh	r3, [r7, #8]
 8002e6a:	4613      	mov	r3, r2
 8002e6c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002e6e:	f7fe ff5b 	bl	8001d28 <HAL_GetTick>
 8002e72:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e7a:	b2db      	uxtb	r3, r3
 8002e7c:	2b20      	cmp	r3, #32
 8002e7e:	f040 8214 	bne.w	80032aa <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e84:	9300      	str	r3, [sp, #0]
 8002e86:	2319      	movs	r3, #25
 8002e88:	2201      	movs	r2, #1
 8002e8a:	497b      	ldr	r1, [pc, #492]	@ (8003078 <HAL_I2C_Mem_Read+0x224>)
 8002e8c:	68f8      	ldr	r0, [r7, #12]
 8002e8e:	f000 fb91 	bl	80035b4 <I2C_WaitOnFlagUntilTimeout>
 8002e92:	4603      	mov	r3, r0
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d001      	beq.n	8002e9c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002e98:	2302      	movs	r3, #2
 8002e9a:	e207      	b.n	80032ac <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ea2:	2b01      	cmp	r3, #1
 8002ea4:	d101      	bne.n	8002eaa <HAL_I2C_Mem_Read+0x56>
 8002ea6:	2302      	movs	r3, #2
 8002ea8:	e200      	b.n	80032ac <HAL_I2C_Mem_Read+0x458>
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2201      	movs	r2, #1
 8002eae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f003 0301 	and.w	r3, r3, #1
 8002ebc:	2b01      	cmp	r3, #1
 8002ebe:	d007      	beq.n	8002ed0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f042 0201 	orr.w	r2, r2, #1
 8002ece:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	681a      	ldr	r2, [r3, #0]
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ede:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2222      	movs	r2, #34	@ 0x22
 8002ee4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2240      	movs	r2, #64	@ 0x40
 8002eec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002efa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002f00:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f06:	b29a      	uxth	r2, r3
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	4a5b      	ldr	r2, [pc, #364]	@ (800307c <HAL_I2C_Mem_Read+0x228>)
 8002f10:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002f12:	88f8      	ldrh	r0, [r7, #6]
 8002f14:	893a      	ldrh	r2, [r7, #8]
 8002f16:	8979      	ldrh	r1, [r7, #10]
 8002f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f1a:	9301      	str	r3, [sp, #4]
 8002f1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f1e:	9300      	str	r3, [sp, #0]
 8002f20:	4603      	mov	r3, r0
 8002f22:	68f8      	ldr	r0, [r7, #12]
 8002f24:	f000 fa5e 	bl	80033e4 <I2C_RequestMemoryRead>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d001      	beq.n	8002f32 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e1bc      	b.n	80032ac <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d113      	bne.n	8002f62 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	623b      	str	r3, [r7, #32]
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	695b      	ldr	r3, [r3, #20]
 8002f44:	623b      	str	r3, [r7, #32]
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	699b      	ldr	r3, [r3, #24]
 8002f4c:	623b      	str	r3, [r7, #32]
 8002f4e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f5e:	601a      	str	r2, [r3, #0]
 8002f60:	e190      	b.n	8003284 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d11b      	bne.n	8002fa2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f78:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	61fb      	str	r3, [r7, #28]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	695b      	ldr	r3, [r3, #20]
 8002f84:	61fb      	str	r3, [r7, #28]
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	699b      	ldr	r3, [r3, #24]
 8002f8c:	61fb      	str	r3, [r7, #28]
 8002f8e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f9e:	601a      	str	r2, [r3, #0]
 8002fa0:	e170      	b.n	8003284 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fa6:	2b02      	cmp	r3, #2
 8002fa8:	d11b      	bne.n	8002fe2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	681a      	ldr	r2, [r3, #0]
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002fb8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002fc8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fca:	2300      	movs	r3, #0
 8002fcc:	61bb      	str	r3, [r7, #24]
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	695b      	ldr	r3, [r3, #20]
 8002fd4:	61bb      	str	r3, [r7, #24]
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	699b      	ldr	r3, [r3, #24]
 8002fdc:	61bb      	str	r3, [r7, #24]
 8002fde:	69bb      	ldr	r3, [r7, #24]
 8002fe0:	e150      	b.n	8003284 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	617b      	str	r3, [r7, #20]
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	695b      	ldr	r3, [r3, #20]
 8002fec:	617b      	str	r3, [r7, #20]
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	699b      	ldr	r3, [r3, #24]
 8002ff4:	617b      	str	r3, [r7, #20]
 8002ff6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002ff8:	e144      	b.n	8003284 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ffe:	2b03      	cmp	r3, #3
 8003000:	f200 80f1 	bhi.w	80031e6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003008:	2b01      	cmp	r3, #1
 800300a:	d123      	bne.n	8003054 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800300c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800300e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003010:	68f8      	ldr	r0, [r7, #12]
 8003012:	f000 fc79 	bl	8003908 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003016:	4603      	mov	r3, r0
 8003018:	2b00      	cmp	r3, #0
 800301a:	d001      	beq.n	8003020 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	e145      	b.n	80032ac <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	691a      	ldr	r2, [r3, #16]
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800302a:	b2d2      	uxtb	r2, r2
 800302c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003032:	1c5a      	adds	r2, r3, #1
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800303c:	3b01      	subs	r3, #1
 800303e:	b29a      	uxth	r2, r3
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003048:	b29b      	uxth	r3, r3
 800304a:	3b01      	subs	r3, #1
 800304c:	b29a      	uxth	r2, r3
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003052:	e117      	b.n	8003284 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003058:	2b02      	cmp	r3, #2
 800305a:	d14e      	bne.n	80030fa <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800305c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800305e:	9300      	str	r3, [sp, #0]
 8003060:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003062:	2200      	movs	r2, #0
 8003064:	4906      	ldr	r1, [pc, #24]	@ (8003080 <HAL_I2C_Mem_Read+0x22c>)
 8003066:	68f8      	ldr	r0, [r7, #12]
 8003068:	f000 faa4 	bl	80035b4 <I2C_WaitOnFlagUntilTimeout>
 800306c:	4603      	mov	r3, r0
 800306e:	2b00      	cmp	r3, #0
 8003070:	d008      	beq.n	8003084 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	e11a      	b.n	80032ac <HAL_I2C_Mem_Read+0x458>
 8003076:	bf00      	nop
 8003078:	00100002 	.word	0x00100002
 800307c:	ffff0000 	.word	0xffff0000
 8003080:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	681a      	ldr	r2, [r3, #0]
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003092:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	691a      	ldr	r2, [r3, #16]
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800309e:	b2d2      	uxtb	r2, r2
 80030a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030a6:	1c5a      	adds	r2, r3, #1
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030b0:	3b01      	subs	r3, #1
 80030b2:	b29a      	uxth	r2, r3
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030bc:	b29b      	uxth	r3, r3
 80030be:	3b01      	subs	r3, #1
 80030c0:	b29a      	uxth	r2, r3
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	691a      	ldr	r2, [r3, #16]
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030d0:	b2d2      	uxtb	r2, r2
 80030d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030d8:	1c5a      	adds	r2, r3, #1
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030e2:	3b01      	subs	r3, #1
 80030e4:	b29a      	uxth	r2, r3
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030ee:	b29b      	uxth	r3, r3
 80030f0:	3b01      	subs	r3, #1
 80030f2:	b29a      	uxth	r2, r3
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80030f8:	e0c4      	b.n	8003284 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80030fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030fc:	9300      	str	r3, [sp, #0]
 80030fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003100:	2200      	movs	r2, #0
 8003102:	496c      	ldr	r1, [pc, #432]	@ (80032b4 <HAL_I2C_Mem_Read+0x460>)
 8003104:	68f8      	ldr	r0, [r7, #12]
 8003106:	f000 fa55 	bl	80035b4 <I2C_WaitOnFlagUntilTimeout>
 800310a:	4603      	mov	r3, r0
 800310c:	2b00      	cmp	r3, #0
 800310e:	d001      	beq.n	8003114 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	e0cb      	b.n	80032ac <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003122:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	691a      	ldr	r2, [r3, #16]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800312e:	b2d2      	uxtb	r2, r2
 8003130:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003136:	1c5a      	adds	r2, r3, #1
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003140:	3b01      	subs	r3, #1
 8003142:	b29a      	uxth	r2, r3
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800314c:	b29b      	uxth	r3, r3
 800314e:	3b01      	subs	r3, #1
 8003150:	b29a      	uxth	r2, r3
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003158:	9300      	str	r3, [sp, #0]
 800315a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800315c:	2200      	movs	r2, #0
 800315e:	4955      	ldr	r1, [pc, #340]	@ (80032b4 <HAL_I2C_Mem_Read+0x460>)
 8003160:	68f8      	ldr	r0, [r7, #12]
 8003162:	f000 fa27 	bl	80035b4 <I2C_WaitOnFlagUntilTimeout>
 8003166:	4603      	mov	r3, r0
 8003168:	2b00      	cmp	r3, #0
 800316a:	d001      	beq.n	8003170 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	e09d      	b.n	80032ac <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800317e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	691a      	ldr	r2, [r3, #16]
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800318a:	b2d2      	uxtb	r2, r2
 800318c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003192:	1c5a      	adds	r2, r3, #1
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800319c:	3b01      	subs	r3, #1
 800319e:	b29a      	uxth	r2, r3
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031a8:	b29b      	uxth	r3, r3
 80031aa:	3b01      	subs	r3, #1
 80031ac:	b29a      	uxth	r2, r3
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	691a      	ldr	r2, [r3, #16]
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031bc:	b2d2      	uxtb	r2, r2
 80031be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c4:	1c5a      	adds	r2, r3, #1
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031ce:	3b01      	subs	r3, #1
 80031d0:	b29a      	uxth	r2, r3
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031da:	b29b      	uxth	r3, r3
 80031dc:	3b01      	subs	r3, #1
 80031de:	b29a      	uxth	r2, r3
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80031e4:	e04e      	b.n	8003284 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031e8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80031ea:	68f8      	ldr	r0, [r7, #12]
 80031ec:	f000 fb8c 	bl	8003908 <I2C_WaitOnRXNEFlagUntilTimeout>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d001      	beq.n	80031fa <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	e058      	b.n	80032ac <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	691a      	ldr	r2, [r3, #16]
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003204:	b2d2      	uxtb	r2, r2
 8003206:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800320c:	1c5a      	adds	r2, r3, #1
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003216:	3b01      	subs	r3, #1
 8003218:	b29a      	uxth	r2, r3
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003222:	b29b      	uxth	r3, r3
 8003224:	3b01      	subs	r3, #1
 8003226:	b29a      	uxth	r2, r3
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	695b      	ldr	r3, [r3, #20]
 8003232:	f003 0304 	and.w	r3, r3, #4
 8003236:	2b04      	cmp	r3, #4
 8003238:	d124      	bne.n	8003284 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800323e:	2b03      	cmp	r3, #3
 8003240:	d107      	bne.n	8003252 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	681a      	ldr	r2, [r3, #0]
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003250:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	691a      	ldr	r2, [r3, #16]
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800325c:	b2d2      	uxtb	r2, r2
 800325e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003264:	1c5a      	adds	r2, r3, #1
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800326e:	3b01      	subs	r3, #1
 8003270:	b29a      	uxth	r2, r3
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800327a:	b29b      	uxth	r3, r3
 800327c:	3b01      	subs	r3, #1
 800327e:	b29a      	uxth	r2, r3
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003288:	2b00      	cmp	r3, #0
 800328a:	f47f aeb6 	bne.w	8002ffa <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2220      	movs	r2, #32
 8003292:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	2200      	movs	r2, #0
 800329a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2200      	movs	r2, #0
 80032a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80032a6:	2300      	movs	r3, #0
 80032a8:	e000      	b.n	80032ac <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80032aa:	2302      	movs	r3, #2
  }
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	3728      	adds	r7, #40	@ 0x28
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd80      	pop	{r7, pc}
 80032b4:	00010004 	.word	0x00010004

080032b8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b088      	sub	sp, #32
 80032bc:	af02      	add	r7, sp, #8
 80032be:	60f8      	str	r0, [r7, #12]
 80032c0:	4608      	mov	r0, r1
 80032c2:	4611      	mov	r1, r2
 80032c4:	461a      	mov	r2, r3
 80032c6:	4603      	mov	r3, r0
 80032c8:	817b      	strh	r3, [r7, #10]
 80032ca:	460b      	mov	r3, r1
 80032cc:	813b      	strh	r3, [r7, #8]
 80032ce:	4613      	mov	r3, r2
 80032d0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80032e0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80032e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032e4:	9300      	str	r3, [sp, #0]
 80032e6:	6a3b      	ldr	r3, [r7, #32]
 80032e8:	2200      	movs	r2, #0
 80032ea:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80032ee:	68f8      	ldr	r0, [r7, #12]
 80032f0:	f000 f960 	bl	80035b4 <I2C_WaitOnFlagUntilTimeout>
 80032f4:	4603      	mov	r3, r0
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d00d      	beq.n	8003316 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003304:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003308:	d103      	bne.n	8003312 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003310:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003312:	2303      	movs	r3, #3
 8003314:	e05f      	b.n	80033d6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003316:	897b      	ldrh	r3, [r7, #10]
 8003318:	b2db      	uxtb	r3, r3
 800331a:	461a      	mov	r2, r3
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003324:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003328:	6a3a      	ldr	r2, [r7, #32]
 800332a:	492d      	ldr	r1, [pc, #180]	@ (80033e0 <I2C_RequestMemoryWrite+0x128>)
 800332c:	68f8      	ldr	r0, [r7, #12]
 800332e:	f000 f9bb 	bl	80036a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003332:	4603      	mov	r3, r0
 8003334:	2b00      	cmp	r3, #0
 8003336:	d001      	beq.n	800333c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003338:	2301      	movs	r3, #1
 800333a:	e04c      	b.n	80033d6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800333c:	2300      	movs	r3, #0
 800333e:	617b      	str	r3, [r7, #20]
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	695b      	ldr	r3, [r3, #20]
 8003346:	617b      	str	r3, [r7, #20]
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	699b      	ldr	r3, [r3, #24]
 800334e:	617b      	str	r3, [r7, #20]
 8003350:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003352:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003354:	6a39      	ldr	r1, [r7, #32]
 8003356:	68f8      	ldr	r0, [r7, #12]
 8003358:	f000 fa46 	bl	80037e8 <I2C_WaitOnTXEFlagUntilTimeout>
 800335c:	4603      	mov	r3, r0
 800335e:	2b00      	cmp	r3, #0
 8003360:	d00d      	beq.n	800337e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003366:	2b04      	cmp	r3, #4
 8003368:	d107      	bne.n	800337a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003378:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	e02b      	b.n	80033d6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800337e:	88fb      	ldrh	r3, [r7, #6]
 8003380:	2b01      	cmp	r3, #1
 8003382:	d105      	bne.n	8003390 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003384:	893b      	ldrh	r3, [r7, #8]
 8003386:	b2da      	uxtb	r2, r3
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	611a      	str	r2, [r3, #16]
 800338e:	e021      	b.n	80033d4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003390:	893b      	ldrh	r3, [r7, #8]
 8003392:	0a1b      	lsrs	r3, r3, #8
 8003394:	b29b      	uxth	r3, r3
 8003396:	b2da      	uxtb	r2, r3
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800339e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033a0:	6a39      	ldr	r1, [r7, #32]
 80033a2:	68f8      	ldr	r0, [r7, #12]
 80033a4:	f000 fa20 	bl	80037e8 <I2C_WaitOnTXEFlagUntilTimeout>
 80033a8:	4603      	mov	r3, r0
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d00d      	beq.n	80033ca <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b2:	2b04      	cmp	r3, #4
 80033b4:	d107      	bne.n	80033c6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033c4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	e005      	b.n	80033d6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80033ca:	893b      	ldrh	r3, [r7, #8]
 80033cc:	b2da      	uxtb	r2, r3
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80033d4:	2300      	movs	r3, #0
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	3718      	adds	r7, #24
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}
 80033de:	bf00      	nop
 80033e0:	00010002 	.word	0x00010002

080033e4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b088      	sub	sp, #32
 80033e8:	af02      	add	r7, sp, #8
 80033ea:	60f8      	str	r0, [r7, #12]
 80033ec:	4608      	mov	r0, r1
 80033ee:	4611      	mov	r1, r2
 80033f0:	461a      	mov	r2, r3
 80033f2:	4603      	mov	r3, r0
 80033f4:	817b      	strh	r3, [r7, #10]
 80033f6:	460b      	mov	r3, r1
 80033f8:	813b      	strh	r3, [r7, #8]
 80033fa:	4613      	mov	r3, r2
 80033fc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	681a      	ldr	r2, [r3, #0]
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800340c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	681a      	ldr	r2, [r3, #0]
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800341c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800341e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003420:	9300      	str	r3, [sp, #0]
 8003422:	6a3b      	ldr	r3, [r7, #32]
 8003424:	2200      	movs	r2, #0
 8003426:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800342a:	68f8      	ldr	r0, [r7, #12]
 800342c:	f000 f8c2 	bl	80035b4 <I2C_WaitOnFlagUntilTimeout>
 8003430:	4603      	mov	r3, r0
 8003432:	2b00      	cmp	r3, #0
 8003434:	d00d      	beq.n	8003452 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003440:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003444:	d103      	bne.n	800344e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800344c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800344e:	2303      	movs	r3, #3
 8003450:	e0aa      	b.n	80035a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003452:	897b      	ldrh	r3, [r7, #10]
 8003454:	b2db      	uxtb	r3, r3
 8003456:	461a      	mov	r2, r3
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003460:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003464:	6a3a      	ldr	r2, [r7, #32]
 8003466:	4952      	ldr	r1, [pc, #328]	@ (80035b0 <I2C_RequestMemoryRead+0x1cc>)
 8003468:	68f8      	ldr	r0, [r7, #12]
 800346a:	f000 f91d 	bl	80036a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800346e:	4603      	mov	r3, r0
 8003470:	2b00      	cmp	r3, #0
 8003472:	d001      	beq.n	8003478 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	e097      	b.n	80035a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003478:	2300      	movs	r3, #0
 800347a:	617b      	str	r3, [r7, #20]
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	695b      	ldr	r3, [r3, #20]
 8003482:	617b      	str	r3, [r7, #20]
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	699b      	ldr	r3, [r3, #24]
 800348a:	617b      	str	r3, [r7, #20]
 800348c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800348e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003490:	6a39      	ldr	r1, [r7, #32]
 8003492:	68f8      	ldr	r0, [r7, #12]
 8003494:	f000 f9a8 	bl	80037e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003498:	4603      	mov	r3, r0
 800349a:	2b00      	cmp	r3, #0
 800349c:	d00d      	beq.n	80034ba <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034a2:	2b04      	cmp	r3, #4
 80034a4:	d107      	bne.n	80034b6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034b4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e076      	b.n	80035a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80034ba:	88fb      	ldrh	r3, [r7, #6]
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d105      	bne.n	80034cc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80034c0:	893b      	ldrh	r3, [r7, #8]
 80034c2:	b2da      	uxtb	r2, r3
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	611a      	str	r2, [r3, #16]
 80034ca:	e021      	b.n	8003510 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80034cc:	893b      	ldrh	r3, [r7, #8]
 80034ce:	0a1b      	lsrs	r3, r3, #8
 80034d0:	b29b      	uxth	r3, r3
 80034d2:	b2da      	uxtb	r2, r3
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034dc:	6a39      	ldr	r1, [r7, #32]
 80034de:	68f8      	ldr	r0, [r7, #12]
 80034e0:	f000 f982 	bl	80037e8 <I2C_WaitOnTXEFlagUntilTimeout>
 80034e4:	4603      	mov	r3, r0
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d00d      	beq.n	8003506 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ee:	2b04      	cmp	r3, #4
 80034f0:	d107      	bne.n	8003502 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003500:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e050      	b.n	80035a8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003506:	893b      	ldrh	r3, [r7, #8]
 8003508:	b2da      	uxtb	r2, r3
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003510:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003512:	6a39      	ldr	r1, [r7, #32]
 8003514:	68f8      	ldr	r0, [r7, #12]
 8003516:	f000 f967 	bl	80037e8 <I2C_WaitOnTXEFlagUntilTimeout>
 800351a:	4603      	mov	r3, r0
 800351c:	2b00      	cmp	r3, #0
 800351e:	d00d      	beq.n	800353c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003524:	2b04      	cmp	r3, #4
 8003526:	d107      	bne.n	8003538 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003536:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003538:	2301      	movs	r3, #1
 800353a:	e035      	b.n	80035a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800354a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800354c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800354e:	9300      	str	r3, [sp, #0]
 8003550:	6a3b      	ldr	r3, [r7, #32]
 8003552:	2200      	movs	r2, #0
 8003554:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003558:	68f8      	ldr	r0, [r7, #12]
 800355a:	f000 f82b 	bl	80035b4 <I2C_WaitOnFlagUntilTimeout>
 800355e:	4603      	mov	r3, r0
 8003560:	2b00      	cmp	r3, #0
 8003562:	d00d      	beq.n	8003580 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800356e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003572:	d103      	bne.n	800357c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800357a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800357c:	2303      	movs	r3, #3
 800357e:	e013      	b.n	80035a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003580:	897b      	ldrh	r3, [r7, #10]
 8003582:	b2db      	uxtb	r3, r3
 8003584:	f043 0301 	orr.w	r3, r3, #1
 8003588:	b2da      	uxtb	r2, r3
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003592:	6a3a      	ldr	r2, [r7, #32]
 8003594:	4906      	ldr	r1, [pc, #24]	@ (80035b0 <I2C_RequestMemoryRead+0x1cc>)
 8003596:	68f8      	ldr	r0, [r7, #12]
 8003598:	f000 f886 	bl	80036a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800359c:	4603      	mov	r3, r0
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d001      	beq.n	80035a6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e000      	b.n	80035a8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80035a6:	2300      	movs	r3, #0
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	3718      	adds	r7, #24
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd80      	pop	{r7, pc}
 80035b0:	00010002 	.word	0x00010002

080035b4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b084      	sub	sp, #16
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	60f8      	str	r0, [r7, #12]
 80035bc:	60b9      	str	r1, [r7, #8]
 80035be:	603b      	str	r3, [r7, #0]
 80035c0:	4613      	mov	r3, r2
 80035c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80035c4:	e048      	b.n	8003658 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035cc:	d044      	beq.n	8003658 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035ce:	f7fe fbab 	bl	8001d28 <HAL_GetTick>
 80035d2:	4602      	mov	r2, r0
 80035d4:	69bb      	ldr	r3, [r7, #24]
 80035d6:	1ad3      	subs	r3, r2, r3
 80035d8:	683a      	ldr	r2, [r7, #0]
 80035da:	429a      	cmp	r2, r3
 80035dc:	d302      	bcc.n	80035e4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d139      	bne.n	8003658 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	0c1b      	lsrs	r3, r3, #16
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	2b01      	cmp	r3, #1
 80035ec:	d10d      	bne.n	800360a <I2C_WaitOnFlagUntilTimeout+0x56>
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	695b      	ldr	r3, [r3, #20]
 80035f4:	43da      	mvns	r2, r3
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	4013      	ands	r3, r2
 80035fa:	b29b      	uxth	r3, r3
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	bf0c      	ite	eq
 8003600:	2301      	moveq	r3, #1
 8003602:	2300      	movne	r3, #0
 8003604:	b2db      	uxtb	r3, r3
 8003606:	461a      	mov	r2, r3
 8003608:	e00c      	b.n	8003624 <I2C_WaitOnFlagUntilTimeout+0x70>
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	699b      	ldr	r3, [r3, #24]
 8003610:	43da      	mvns	r2, r3
 8003612:	68bb      	ldr	r3, [r7, #8]
 8003614:	4013      	ands	r3, r2
 8003616:	b29b      	uxth	r3, r3
 8003618:	2b00      	cmp	r3, #0
 800361a:	bf0c      	ite	eq
 800361c:	2301      	moveq	r3, #1
 800361e:	2300      	movne	r3, #0
 8003620:	b2db      	uxtb	r3, r3
 8003622:	461a      	mov	r2, r3
 8003624:	79fb      	ldrb	r3, [r7, #7]
 8003626:	429a      	cmp	r2, r3
 8003628:	d116      	bne.n	8003658 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	2200      	movs	r2, #0
 800362e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2220      	movs	r2, #32
 8003634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2200      	movs	r2, #0
 800363c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003644:	f043 0220 	orr.w	r2, r3, #32
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2200      	movs	r2, #0
 8003650:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003654:	2301      	movs	r3, #1
 8003656:	e023      	b.n	80036a0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	0c1b      	lsrs	r3, r3, #16
 800365c:	b2db      	uxtb	r3, r3
 800365e:	2b01      	cmp	r3, #1
 8003660:	d10d      	bne.n	800367e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	695b      	ldr	r3, [r3, #20]
 8003668:	43da      	mvns	r2, r3
 800366a:	68bb      	ldr	r3, [r7, #8]
 800366c:	4013      	ands	r3, r2
 800366e:	b29b      	uxth	r3, r3
 8003670:	2b00      	cmp	r3, #0
 8003672:	bf0c      	ite	eq
 8003674:	2301      	moveq	r3, #1
 8003676:	2300      	movne	r3, #0
 8003678:	b2db      	uxtb	r3, r3
 800367a:	461a      	mov	r2, r3
 800367c:	e00c      	b.n	8003698 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	699b      	ldr	r3, [r3, #24]
 8003684:	43da      	mvns	r2, r3
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	4013      	ands	r3, r2
 800368a:	b29b      	uxth	r3, r3
 800368c:	2b00      	cmp	r3, #0
 800368e:	bf0c      	ite	eq
 8003690:	2301      	moveq	r3, #1
 8003692:	2300      	movne	r3, #0
 8003694:	b2db      	uxtb	r3, r3
 8003696:	461a      	mov	r2, r3
 8003698:	79fb      	ldrb	r3, [r7, #7]
 800369a:	429a      	cmp	r2, r3
 800369c:	d093      	beq.n	80035c6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800369e:	2300      	movs	r3, #0
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	3710      	adds	r7, #16
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}

080036a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b084      	sub	sp, #16
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	60f8      	str	r0, [r7, #12]
 80036b0:	60b9      	str	r1, [r7, #8]
 80036b2:	607a      	str	r2, [r7, #4]
 80036b4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80036b6:	e071      	b.n	800379c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	695b      	ldr	r3, [r3, #20]
 80036be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036c6:	d123      	bne.n	8003710 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036d6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80036e0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	2200      	movs	r2, #0
 80036e6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2220      	movs	r2, #32
 80036ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	2200      	movs	r2, #0
 80036f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036fc:	f043 0204 	orr.w	r2, r3, #4
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	2200      	movs	r2, #0
 8003708:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800370c:	2301      	movs	r3, #1
 800370e:	e067      	b.n	80037e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003716:	d041      	beq.n	800379c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003718:	f7fe fb06 	bl	8001d28 <HAL_GetTick>
 800371c:	4602      	mov	r2, r0
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	1ad3      	subs	r3, r2, r3
 8003722:	687a      	ldr	r2, [r7, #4]
 8003724:	429a      	cmp	r2, r3
 8003726:	d302      	bcc.n	800372e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d136      	bne.n	800379c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800372e:	68bb      	ldr	r3, [r7, #8]
 8003730:	0c1b      	lsrs	r3, r3, #16
 8003732:	b2db      	uxtb	r3, r3
 8003734:	2b01      	cmp	r3, #1
 8003736:	d10c      	bne.n	8003752 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	695b      	ldr	r3, [r3, #20]
 800373e:	43da      	mvns	r2, r3
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	4013      	ands	r3, r2
 8003744:	b29b      	uxth	r3, r3
 8003746:	2b00      	cmp	r3, #0
 8003748:	bf14      	ite	ne
 800374a:	2301      	movne	r3, #1
 800374c:	2300      	moveq	r3, #0
 800374e:	b2db      	uxtb	r3, r3
 8003750:	e00b      	b.n	800376a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	699b      	ldr	r3, [r3, #24]
 8003758:	43da      	mvns	r2, r3
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	4013      	ands	r3, r2
 800375e:	b29b      	uxth	r3, r3
 8003760:	2b00      	cmp	r3, #0
 8003762:	bf14      	ite	ne
 8003764:	2301      	movne	r3, #1
 8003766:	2300      	moveq	r3, #0
 8003768:	b2db      	uxtb	r3, r3
 800376a:	2b00      	cmp	r3, #0
 800376c:	d016      	beq.n	800379c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	2200      	movs	r2, #0
 8003772:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2220      	movs	r2, #32
 8003778:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2200      	movs	r2, #0
 8003780:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003788:	f043 0220 	orr.w	r2, r3, #32
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	2200      	movs	r2, #0
 8003794:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003798:	2301      	movs	r3, #1
 800379a:	e021      	b.n	80037e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800379c:	68bb      	ldr	r3, [r7, #8]
 800379e:	0c1b      	lsrs	r3, r3, #16
 80037a0:	b2db      	uxtb	r3, r3
 80037a2:	2b01      	cmp	r3, #1
 80037a4:	d10c      	bne.n	80037c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	695b      	ldr	r3, [r3, #20]
 80037ac:	43da      	mvns	r2, r3
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	4013      	ands	r3, r2
 80037b2:	b29b      	uxth	r3, r3
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	bf14      	ite	ne
 80037b8:	2301      	movne	r3, #1
 80037ba:	2300      	moveq	r3, #0
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	e00b      	b.n	80037d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	699b      	ldr	r3, [r3, #24]
 80037c6:	43da      	mvns	r2, r3
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	4013      	ands	r3, r2
 80037cc:	b29b      	uxth	r3, r3
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	bf14      	ite	ne
 80037d2:	2301      	movne	r3, #1
 80037d4:	2300      	moveq	r3, #0
 80037d6:	b2db      	uxtb	r3, r3
 80037d8:	2b00      	cmp	r3, #0
 80037da:	f47f af6d 	bne.w	80036b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80037de:	2300      	movs	r3, #0
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	3710      	adds	r7, #16
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}

080037e8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b084      	sub	sp, #16
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	60f8      	str	r0, [r7, #12]
 80037f0:	60b9      	str	r1, [r7, #8]
 80037f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037f4:	e034      	b.n	8003860 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80037f6:	68f8      	ldr	r0, [r7, #12]
 80037f8:	f000 f8e3 	bl	80039c2 <I2C_IsAcknowledgeFailed>
 80037fc:	4603      	mov	r3, r0
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d001      	beq.n	8003806 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	e034      	b.n	8003870 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003806:	68bb      	ldr	r3, [r7, #8]
 8003808:	f1b3 3fff 	cmp.w	r3, #4294967295
 800380c:	d028      	beq.n	8003860 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800380e:	f7fe fa8b 	bl	8001d28 <HAL_GetTick>
 8003812:	4602      	mov	r2, r0
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	1ad3      	subs	r3, r2, r3
 8003818:	68ba      	ldr	r2, [r7, #8]
 800381a:	429a      	cmp	r2, r3
 800381c:	d302      	bcc.n	8003824 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d11d      	bne.n	8003860 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	695b      	ldr	r3, [r3, #20]
 800382a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800382e:	2b80      	cmp	r3, #128	@ 0x80
 8003830:	d016      	beq.n	8003860 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2200      	movs	r2, #0
 8003836:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2220      	movs	r2, #32
 800383c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2200      	movs	r2, #0
 8003844:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800384c:	f043 0220 	orr.w	r2, r3, #32
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2200      	movs	r2, #0
 8003858:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800385c:	2301      	movs	r3, #1
 800385e:	e007      	b.n	8003870 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	695b      	ldr	r3, [r3, #20]
 8003866:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800386a:	2b80      	cmp	r3, #128	@ 0x80
 800386c:	d1c3      	bne.n	80037f6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800386e:	2300      	movs	r3, #0
}
 8003870:	4618      	mov	r0, r3
 8003872:	3710      	adds	r7, #16
 8003874:	46bd      	mov	sp, r7
 8003876:	bd80      	pop	{r7, pc}

08003878 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b084      	sub	sp, #16
 800387c:	af00      	add	r7, sp, #0
 800387e:	60f8      	str	r0, [r7, #12]
 8003880:	60b9      	str	r1, [r7, #8]
 8003882:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003884:	e034      	b.n	80038f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003886:	68f8      	ldr	r0, [r7, #12]
 8003888:	f000 f89b 	bl	80039c2 <I2C_IsAcknowledgeFailed>
 800388c:	4603      	mov	r3, r0
 800388e:	2b00      	cmp	r3, #0
 8003890:	d001      	beq.n	8003896 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	e034      	b.n	8003900 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	f1b3 3fff 	cmp.w	r3, #4294967295
 800389c:	d028      	beq.n	80038f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800389e:	f7fe fa43 	bl	8001d28 <HAL_GetTick>
 80038a2:	4602      	mov	r2, r0
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	1ad3      	subs	r3, r2, r3
 80038a8:	68ba      	ldr	r2, [r7, #8]
 80038aa:	429a      	cmp	r2, r3
 80038ac:	d302      	bcc.n	80038b4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80038ae:	68bb      	ldr	r3, [r7, #8]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d11d      	bne.n	80038f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	695b      	ldr	r3, [r3, #20]
 80038ba:	f003 0304 	and.w	r3, r3, #4
 80038be:	2b04      	cmp	r3, #4
 80038c0:	d016      	beq.n	80038f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2200      	movs	r2, #0
 80038c6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2220      	movs	r2, #32
 80038cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2200      	movs	r2, #0
 80038d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038dc:	f043 0220 	orr.w	r2, r3, #32
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2200      	movs	r2, #0
 80038e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80038ec:	2301      	movs	r3, #1
 80038ee:	e007      	b.n	8003900 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	695b      	ldr	r3, [r3, #20]
 80038f6:	f003 0304 	and.w	r3, r3, #4
 80038fa:	2b04      	cmp	r3, #4
 80038fc:	d1c3      	bne.n	8003886 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80038fe:	2300      	movs	r3, #0
}
 8003900:	4618      	mov	r0, r3
 8003902:	3710      	adds	r7, #16
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}

08003908 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b084      	sub	sp, #16
 800390c:	af00      	add	r7, sp, #0
 800390e:	60f8      	str	r0, [r7, #12]
 8003910:	60b9      	str	r1, [r7, #8]
 8003912:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003914:	e049      	b.n	80039aa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	695b      	ldr	r3, [r3, #20]
 800391c:	f003 0310 	and.w	r3, r3, #16
 8003920:	2b10      	cmp	r3, #16
 8003922:	d119      	bne.n	8003958 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f06f 0210 	mvn.w	r2, #16
 800392c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2200      	movs	r2, #0
 8003932:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	2220      	movs	r2, #32
 8003938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	2200      	movs	r2, #0
 8003940:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	2200      	movs	r2, #0
 8003950:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	e030      	b.n	80039ba <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003958:	f7fe f9e6 	bl	8001d28 <HAL_GetTick>
 800395c:	4602      	mov	r2, r0
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	1ad3      	subs	r3, r2, r3
 8003962:	68ba      	ldr	r2, [r7, #8]
 8003964:	429a      	cmp	r2, r3
 8003966:	d302      	bcc.n	800396e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d11d      	bne.n	80039aa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	695b      	ldr	r3, [r3, #20]
 8003974:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003978:	2b40      	cmp	r3, #64	@ 0x40
 800397a:	d016      	beq.n	80039aa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	2200      	movs	r2, #0
 8003980:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	2220      	movs	r2, #32
 8003986:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	2200      	movs	r2, #0
 800398e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003996:	f043 0220 	orr.w	r2, r3, #32
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	2200      	movs	r2, #0
 80039a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e007      	b.n	80039ba <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	695b      	ldr	r3, [r3, #20]
 80039b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039b4:	2b40      	cmp	r3, #64	@ 0x40
 80039b6:	d1ae      	bne.n	8003916 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80039b8:	2300      	movs	r3, #0
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	3710      	adds	r7, #16
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}

080039c2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80039c2:	b480      	push	{r7}
 80039c4:	b083      	sub	sp, #12
 80039c6:	af00      	add	r7, sp, #0
 80039c8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	695b      	ldr	r3, [r3, #20]
 80039d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039d8:	d11b      	bne.n	8003a12 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80039e2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2200      	movs	r2, #0
 80039e8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2220      	movs	r2, #32
 80039ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2200      	movs	r2, #0
 80039f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039fe:	f043 0204 	orr.w	r2, r3, #4
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e000      	b.n	8003a14 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003a12:	2300      	movs	r3, #0
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	370c      	adds	r7, #12
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1e:	4770      	bx	lr

08003a20 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b086      	sub	sp, #24
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d101      	bne.n	8003a32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e267      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 0301 	and.w	r3, r3, #1
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d075      	beq.n	8003b2a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003a3e:	4b88      	ldr	r3, [pc, #544]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	f003 030c 	and.w	r3, r3, #12
 8003a46:	2b04      	cmp	r3, #4
 8003a48:	d00c      	beq.n	8003a64 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a4a:	4b85      	ldr	r3, [pc, #532]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003a4c:	689b      	ldr	r3, [r3, #8]
 8003a4e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003a52:	2b08      	cmp	r3, #8
 8003a54:	d112      	bne.n	8003a7c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a56:	4b82      	ldr	r3, [pc, #520]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a5e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a62:	d10b      	bne.n	8003a7c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a64:	4b7e      	ldr	r3, [pc, #504]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d05b      	beq.n	8003b28 <HAL_RCC_OscConfig+0x108>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d157      	bne.n	8003b28 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e242      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a84:	d106      	bne.n	8003a94 <HAL_RCC_OscConfig+0x74>
 8003a86:	4b76      	ldr	r3, [pc, #472]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a75      	ldr	r2, [pc, #468]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003a8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a90:	6013      	str	r3, [r2, #0]
 8003a92:	e01d      	b.n	8003ad0 <HAL_RCC_OscConfig+0xb0>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a9c:	d10c      	bne.n	8003ab8 <HAL_RCC_OscConfig+0x98>
 8003a9e:	4b70      	ldr	r3, [pc, #448]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4a6f      	ldr	r2, [pc, #444]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003aa4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003aa8:	6013      	str	r3, [r2, #0]
 8003aaa:	4b6d      	ldr	r3, [pc, #436]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a6c      	ldr	r2, [pc, #432]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003ab0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ab4:	6013      	str	r3, [r2, #0]
 8003ab6:	e00b      	b.n	8003ad0 <HAL_RCC_OscConfig+0xb0>
 8003ab8:	4b69      	ldr	r3, [pc, #420]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a68      	ldr	r2, [pc, #416]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003abe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ac2:	6013      	str	r3, [r2, #0]
 8003ac4:	4b66      	ldr	r3, [pc, #408]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a65      	ldr	r2, [pc, #404]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003aca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ace:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d013      	beq.n	8003b00 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ad8:	f7fe f926 	bl	8001d28 <HAL_GetTick>
 8003adc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ade:	e008      	b.n	8003af2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ae0:	f7fe f922 	bl	8001d28 <HAL_GetTick>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	693b      	ldr	r3, [r7, #16]
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	2b64      	cmp	r3, #100	@ 0x64
 8003aec:	d901      	bls.n	8003af2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003aee:	2303      	movs	r3, #3
 8003af0:	e207      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003af2:	4b5b      	ldr	r3, [pc, #364]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d0f0      	beq.n	8003ae0 <HAL_RCC_OscConfig+0xc0>
 8003afe:	e014      	b.n	8003b2a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b00:	f7fe f912 	bl	8001d28 <HAL_GetTick>
 8003b04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b06:	e008      	b.n	8003b1a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b08:	f7fe f90e 	bl	8001d28 <HAL_GetTick>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	2b64      	cmp	r3, #100	@ 0x64
 8003b14:	d901      	bls.n	8003b1a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	e1f3      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b1a:	4b51      	ldr	r3, [pc, #324]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d1f0      	bne.n	8003b08 <HAL_RCC_OscConfig+0xe8>
 8003b26:	e000      	b.n	8003b2a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 0302 	and.w	r3, r3, #2
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d063      	beq.n	8003bfe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003b36:	4b4a      	ldr	r3, [pc, #296]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003b38:	689b      	ldr	r3, [r3, #8]
 8003b3a:	f003 030c 	and.w	r3, r3, #12
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d00b      	beq.n	8003b5a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b42:	4b47      	ldr	r3, [pc, #284]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003b4a:	2b08      	cmp	r3, #8
 8003b4c:	d11c      	bne.n	8003b88 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b4e:	4b44      	ldr	r3, [pc, #272]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d116      	bne.n	8003b88 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b5a:	4b41      	ldr	r3, [pc, #260]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f003 0302 	and.w	r3, r3, #2
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d005      	beq.n	8003b72 <HAL_RCC_OscConfig+0x152>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	68db      	ldr	r3, [r3, #12]
 8003b6a:	2b01      	cmp	r3, #1
 8003b6c:	d001      	beq.n	8003b72 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e1c7      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b72:	4b3b      	ldr	r3, [pc, #236]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	691b      	ldr	r3, [r3, #16]
 8003b7e:	00db      	lsls	r3, r3, #3
 8003b80:	4937      	ldr	r1, [pc, #220]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003b82:	4313      	orrs	r3, r2
 8003b84:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b86:	e03a      	b.n	8003bfe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d020      	beq.n	8003bd2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b90:	4b34      	ldr	r3, [pc, #208]	@ (8003c64 <HAL_RCC_OscConfig+0x244>)
 8003b92:	2201      	movs	r2, #1
 8003b94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b96:	f7fe f8c7 	bl	8001d28 <HAL_GetTick>
 8003b9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b9c:	e008      	b.n	8003bb0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b9e:	f7fe f8c3 	bl	8001d28 <HAL_GetTick>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	1ad3      	subs	r3, r2, r3
 8003ba8:	2b02      	cmp	r3, #2
 8003baa:	d901      	bls.n	8003bb0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003bac:	2303      	movs	r3, #3
 8003bae:	e1a8      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bb0:	4b2b      	ldr	r3, [pc, #172]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 0302 	and.w	r3, r3, #2
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d0f0      	beq.n	8003b9e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bbc:	4b28      	ldr	r3, [pc, #160]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	691b      	ldr	r3, [r3, #16]
 8003bc8:	00db      	lsls	r3, r3, #3
 8003bca:	4925      	ldr	r1, [pc, #148]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	600b      	str	r3, [r1, #0]
 8003bd0:	e015      	b.n	8003bfe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bd2:	4b24      	ldr	r3, [pc, #144]	@ (8003c64 <HAL_RCC_OscConfig+0x244>)
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bd8:	f7fe f8a6 	bl	8001d28 <HAL_GetTick>
 8003bdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bde:	e008      	b.n	8003bf2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003be0:	f7fe f8a2 	bl	8001d28 <HAL_GetTick>
 8003be4:	4602      	mov	r2, r0
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	1ad3      	subs	r3, r2, r3
 8003bea:	2b02      	cmp	r3, #2
 8003bec:	d901      	bls.n	8003bf2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003bee:	2303      	movs	r3, #3
 8003bf0:	e187      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bf2:	4b1b      	ldr	r3, [pc, #108]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f003 0302 	and.w	r3, r3, #2
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d1f0      	bne.n	8003be0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 0308 	and.w	r3, r3, #8
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d036      	beq.n	8003c78 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	695b      	ldr	r3, [r3, #20]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d016      	beq.n	8003c40 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c12:	4b15      	ldr	r3, [pc, #84]	@ (8003c68 <HAL_RCC_OscConfig+0x248>)
 8003c14:	2201      	movs	r2, #1
 8003c16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c18:	f7fe f886 	bl	8001d28 <HAL_GetTick>
 8003c1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c1e:	e008      	b.n	8003c32 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c20:	f7fe f882 	bl	8001d28 <HAL_GetTick>
 8003c24:	4602      	mov	r2, r0
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	1ad3      	subs	r3, r2, r3
 8003c2a:	2b02      	cmp	r3, #2
 8003c2c:	d901      	bls.n	8003c32 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003c2e:	2303      	movs	r3, #3
 8003c30:	e167      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c32:	4b0b      	ldr	r3, [pc, #44]	@ (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003c34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c36:	f003 0302 	and.w	r3, r3, #2
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d0f0      	beq.n	8003c20 <HAL_RCC_OscConfig+0x200>
 8003c3e:	e01b      	b.n	8003c78 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c40:	4b09      	ldr	r3, [pc, #36]	@ (8003c68 <HAL_RCC_OscConfig+0x248>)
 8003c42:	2200      	movs	r2, #0
 8003c44:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c46:	f7fe f86f 	bl	8001d28 <HAL_GetTick>
 8003c4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c4c:	e00e      	b.n	8003c6c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c4e:	f7fe f86b 	bl	8001d28 <HAL_GetTick>
 8003c52:	4602      	mov	r2, r0
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	1ad3      	subs	r3, r2, r3
 8003c58:	2b02      	cmp	r3, #2
 8003c5a:	d907      	bls.n	8003c6c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003c5c:	2303      	movs	r3, #3
 8003c5e:	e150      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
 8003c60:	40023800 	.word	0x40023800
 8003c64:	42470000 	.word	0x42470000
 8003c68:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c6c:	4b88      	ldr	r3, [pc, #544]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003c6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c70:	f003 0302 	and.w	r3, r3, #2
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d1ea      	bne.n	8003c4e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f003 0304 	and.w	r3, r3, #4
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	f000 8097 	beq.w	8003db4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c86:	2300      	movs	r3, #0
 8003c88:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c8a:	4b81      	ldr	r3, [pc, #516]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d10f      	bne.n	8003cb6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c96:	2300      	movs	r3, #0
 8003c98:	60bb      	str	r3, [r7, #8]
 8003c9a:	4b7d      	ldr	r3, [pc, #500]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c9e:	4a7c      	ldr	r2, [pc, #496]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003ca0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ca4:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ca6:	4b7a      	ldr	r3, [pc, #488]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003caa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cae:	60bb      	str	r3, [r7, #8]
 8003cb0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cb6:	4b77      	ldr	r3, [pc, #476]	@ (8003e94 <HAL_RCC_OscConfig+0x474>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d118      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003cc2:	4b74      	ldr	r3, [pc, #464]	@ (8003e94 <HAL_RCC_OscConfig+0x474>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a73      	ldr	r2, [pc, #460]	@ (8003e94 <HAL_RCC_OscConfig+0x474>)
 8003cc8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ccc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cce:	f7fe f82b 	bl	8001d28 <HAL_GetTick>
 8003cd2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cd4:	e008      	b.n	8003ce8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cd6:	f7fe f827 	bl	8001d28 <HAL_GetTick>
 8003cda:	4602      	mov	r2, r0
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	1ad3      	subs	r3, r2, r3
 8003ce0:	2b02      	cmp	r3, #2
 8003ce2:	d901      	bls.n	8003ce8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003ce4:	2303      	movs	r3, #3
 8003ce6:	e10c      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ce8:	4b6a      	ldr	r3, [pc, #424]	@ (8003e94 <HAL_RCC_OscConfig+0x474>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d0f0      	beq.n	8003cd6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	d106      	bne.n	8003d0a <HAL_RCC_OscConfig+0x2ea>
 8003cfc:	4b64      	ldr	r3, [pc, #400]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003cfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d00:	4a63      	ldr	r2, [pc, #396]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003d02:	f043 0301 	orr.w	r3, r3, #1
 8003d06:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d08:	e01c      	b.n	8003d44 <HAL_RCC_OscConfig+0x324>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	2b05      	cmp	r3, #5
 8003d10:	d10c      	bne.n	8003d2c <HAL_RCC_OscConfig+0x30c>
 8003d12:	4b5f      	ldr	r3, [pc, #380]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003d14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d16:	4a5e      	ldr	r2, [pc, #376]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003d18:	f043 0304 	orr.w	r3, r3, #4
 8003d1c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d1e:	4b5c      	ldr	r3, [pc, #368]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003d20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d22:	4a5b      	ldr	r2, [pc, #364]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003d24:	f043 0301 	orr.w	r3, r3, #1
 8003d28:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d2a:	e00b      	b.n	8003d44 <HAL_RCC_OscConfig+0x324>
 8003d2c:	4b58      	ldr	r3, [pc, #352]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003d2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d30:	4a57      	ldr	r2, [pc, #348]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003d32:	f023 0301 	bic.w	r3, r3, #1
 8003d36:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d38:	4b55      	ldr	r3, [pc, #340]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003d3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d3c:	4a54      	ldr	r2, [pc, #336]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003d3e:	f023 0304 	bic.w	r3, r3, #4
 8003d42:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d015      	beq.n	8003d78 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d4c:	f7fd ffec 	bl	8001d28 <HAL_GetTick>
 8003d50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d52:	e00a      	b.n	8003d6a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d54:	f7fd ffe8 	bl	8001d28 <HAL_GetTick>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	693b      	ldr	r3, [r7, #16]
 8003d5c:	1ad3      	subs	r3, r2, r3
 8003d5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d901      	bls.n	8003d6a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003d66:	2303      	movs	r3, #3
 8003d68:	e0cb      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d6a:	4b49      	ldr	r3, [pc, #292]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003d6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d6e:	f003 0302 	and.w	r3, r3, #2
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d0ee      	beq.n	8003d54 <HAL_RCC_OscConfig+0x334>
 8003d76:	e014      	b.n	8003da2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d78:	f7fd ffd6 	bl	8001d28 <HAL_GetTick>
 8003d7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d7e:	e00a      	b.n	8003d96 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d80:	f7fd ffd2 	bl	8001d28 <HAL_GetTick>
 8003d84:	4602      	mov	r2, r0
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	1ad3      	subs	r3, r2, r3
 8003d8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d901      	bls.n	8003d96 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003d92:	2303      	movs	r3, #3
 8003d94:	e0b5      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d96:	4b3e      	ldr	r3, [pc, #248]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003d98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d9a:	f003 0302 	and.w	r3, r3, #2
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d1ee      	bne.n	8003d80 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003da2:	7dfb      	ldrb	r3, [r7, #23]
 8003da4:	2b01      	cmp	r3, #1
 8003da6:	d105      	bne.n	8003db4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003da8:	4b39      	ldr	r3, [pc, #228]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dac:	4a38      	ldr	r2, [pc, #224]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003dae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003db2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	699b      	ldr	r3, [r3, #24]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	f000 80a1 	beq.w	8003f00 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003dbe:	4b34      	ldr	r3, [pc, #208]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	f003 030c 	and.w	r3, r3, #12
 8003dc6:	2b08      	cmp	r3, #8
 8003dc8:	d05c      	beq.n	8003e84 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	699b      	ldr	r3, [r3, #24]
 8003dce:	2b02      	cmp	r3, #2
 8003dd0:	d141      	bne.n	8003e56 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dd2:	4b31      	ldr	r3, [pc, #196]	@ (8003e98 <HAL_RCC_OscConfig+0x478>)
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dd8:	f7fd ffa6 	bl	8001d28 <HAL_GetTick>
 8003ddc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dde:	e008      	b.n	8003df2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003de0:	f7fd ffa2 	bl	8001d28 <HAL_GetTick>
 8003de4:	4602      	mov	r2, r0
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	1ad3      	subs	r3, r2, r3
 8003dea:	2b02      	cmp	r3, #2
 8003dec:	d901      	bls.n	8003df2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003dee:	2303      	movs	r3, #3
 8003df0:	e087      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003df2:	4b27      	ldr	r3, [pc, #156]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d1f0      	bne.n	8003de0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	69da      	ldr	r2, [r3, #28]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6a1b      	ldr	r3, [r3, #32]
 8003e06:	431a      	orrs	r2, r3
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e0c:	019b      	lsls	r3, r3, #6
 8003e0e:	431a      	orrs	r2, r3
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e14:	085b      	lsrs	r3, r3, #1
 8003e16:	3b01      	subs	r3, #1
 8003e18:	041b      	lsls	r3, r3, #16
 8003e1a:	431a      	orrs	r2, r3
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e20:	061b      	lsls	r3, r3, #24
 8003e22:	491b      	ldr	r1, [pc, #108]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003e24:	4313      	orrs	r3, r2
 8003e26:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e28:	4b1b      	ldr	r3, [pc, #108]	@ (8003e98 <HAL_RCC_OscConfig+0x478>)
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e2e:	f7fd ff7b 	bl	8001d28 <HAL_GetTick>
 8003e32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e34:	e008      	b.n	8003e48 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e36:	f7fd ff77 	bl	8001d28 <HAL_GetTick>
 8003e3a:	4602      	mov	r2, r0
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	1ad3      	subs	r3, r2, r3
 8003e40:	2b02      	cmp	r3, #2
 8003e42:	d901      	bls.n	8003e48 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003e44:	2303      	movs	r3, #3
 8003e46:	e05c      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e48:	4b11      	ldr	r3, [pc, #68]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d0f0      	beq.n	8003e36 <HAL_RCC_OscConfig+0x416>
 8003e54:	e054      	b.n	8003f00 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e56:	4b10      	ldr	r3, [pc, #64]	@ (8003e98 <HAL_RCC_OscConfig+0x478>)
 8003e58:	2200      	movs	r2, #0
 8003e5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e5c:	f7fd ff64 	bl	8001d28 <HAL_GetTick>
 8003e60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e62:	e008      	b.n	8003e76 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e64:	f7fd ff60 	bl	8001d28 <HAL_GetTick>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	1ad3      	subs	r3, r2, r3
 8003e6e:	2b02      	cmp	r3, #2
 8003e70:	d901      	bls.n	8003e76 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003e72:	2303      	movs	r3, #3
 8003e74:	e045      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e76:	4b06      	ldr	r3, [pc, #24]	@ (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d1f0      	bne.n	8003e64 <HAL_RCC_OscConfig+0x444>
 8003e82:	e03d      	b.n	8003f00 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	699b      	ldr	r3, [r3, #24]
 8003e88:	2b01      	cmp	r3, #1
 8003e8a:	d107      	bne.n	8003e9c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	e038      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
 8003e90:	40023800 	.word	0x40023800
 8003e94:	40007000 	.word	0x40007000
 8003e98:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003e9c:	4b1b      	ldr	r3, [pc, #108]	@ (8003f0c <HAL_RCC_OscConfig+0x4ec>)
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	699b      	ldr	r3, [r3, #24]
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d028      	beq.n	8003efc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d121      	bne.n	8003efc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ec2:	429a      	cmp	r2, r3
 8003ec4:	d11a      	bne.n	8003efc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ec6:	68fa      	ldr	r2, [r7, #12]
 8003ec8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003ecc:	4013      	ands	r3, r2
 8003ece:	687a      	ldr	r2, [r7, #4]
 8003ed0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003ed2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d111      	bne.n	8003efc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ee2:	085b      	lsrs	r3, r3, #1
 8003ee4:	3b01      	subs	r3, #1
 8003ee6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	d107      	bne.n	8003efc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ef6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ef8:	429a      	cmp	r2, r3
 8003efa:	d001      	beq.n	8003f00 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	e000      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003f00:	2300      	movs	r3, #0
}
 8003f02:	4618      	mov	r0, r3
 8003f04:	3718      	adds	r7, #24
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	40023800 	.word	0x40023800

08003f10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
 8003f18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d101      	bne.n	8003f24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e0cc      	b.n	80040be <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f24:	4b68      	ldr	r3, [pc, #416]	@ (80040c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f003 0307 	and.w	r3, r3, #7
 8003f2c:	683a      	ldr	r2, [r7, #0]
 8003f2e:	429a      	cmp	r2, r3
 8003f30:	d90c      	bls.n	8003f4c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f32:	4b65      	ldr	r3, [pc, #404]	@ (80040c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003f34:	683a      	ldr	r2, [r7, #0]
 8003f36:	b2d2      	uxtb	r2, r2
 8003f38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f3a:	4b63      	ldr	r3, [pc, #396]	@ (80040c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 0307 	and.w	r3, r3, #7
 8003f42:	683a      	ldr	r2, [r7, #0]
 8003f44:	429a      	cmp	r2, r3
 8003f46:	d001      	beq.n	8003f4c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	e0b8      	b.n	80040be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f003 0302 	and.w	r3, r3, #2
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d020      	beq.n	8003f9a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f003 0304 	and.w	r3, r3, #4
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d005      	beq.n	8003f70 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f64:	4b59      	ldr	r3, [pc, #356]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8003f66:	689b      	ldr	r3, [r3, #8]
 8003f68:	4a58      	ldr	r2, [pc, #352]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8003f6a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003f6e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 0308 	and.w	r3, r3, #8
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d005      	beq.n	8003f88 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f7c:	4b53      	ldr	r3, [pc, #332]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	4a52      	ldr	r2, [pc, #328]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8003f82:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003f86:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f88:	4b50      	ldr	r3, [pc, #320]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	494d      	ldr	r1, [pc, #308]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8003f96:	4313      	orrs	r3, r2
 8003f98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f003 0301 	and.w	r3, r3, #1
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d044      	beq.n	8004030 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	d107      	bne.n	8003fbe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fae:	4b47      	ldr	r3, [pc, #284]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d119      	bne.n	8003fee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	e07f      	b.n	80040be <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	2b02      	cmp	r3, #2
 8003fc4:	d003      	beq.n	8003fce <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fca:	2b03      	cmp	r3, #3
 8003fcc:	d107      	bne.n	8003fde <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fce:	4b3f      	ldr	r3, [pc, #252]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d109      	bne.n	8003fee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e06f      	b.n	80040be <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fde:	4b3b      	ldr	r3, [pc, #236]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 0302 	and.w	r3, r3, #2
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d101      	bne.n	8003fee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e067      	b.n	80040be <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003fee:	4b37      	ldr	r3, [pc, #220]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	f023 0203 	bic.w	r2, r3, #3
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	4934      	ldr	r1, [pc, #208]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004000:	f7fd fe92 	bl	8001d28 <HAL_GetTick>
 8004004:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004006:	e00a      	b.n	800401e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004008:	f7fd fe8e 	bl	8001d28 <HAL_GetTick>
 800400c:	4602      	mov	r2, r0
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	1ad3      	subs	r3, r2, r3
 8004012:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004016:	4293      	cmp	r3, r2
 8004018:	d901      	bls.n	800401e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800401a:	2303      	movs	r3, #3
 800401c:	e04f      	b.n	80040be <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800401e:	4b2b      	ldr	r3, [pc, #172]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	f003 020c 	and.w	r2, r3, #12
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	009b      	lsls	r3, r3, #2
 800402c:	429a      	cmp	r2, r3
 800402e:	d1eb      	bne.n	8004008 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004030:	4b25      	ldr	r3, [pc, #148]	@ (80040c8 <HAL_RCC_ClockConfig+0x1b8>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f003 0307 	and.w	r3, r3, #7
 8004038:	683a      	ldr	r2, [r7, #0]
 800403a:	429a      	cmp	r2, r3
 800403c:	d20c      	bcs.n	8004058 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800403e:	4b22      	ldr	r3, [pc, #136]	@ (80040c8 <HAL_RCC_ClockConfig+0x1b8>)
 8004040:	683a      	ldr	r2, [r7, #0]
 8004042:	b2d2      	uxtb	r2, r2
 8004044:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004046:	4b20      	ldr	r3, [pc, #128]	@ (80040c8 <HAL_RCC_ClockConfig+0x1b8>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f003 0307 	and.w	r3, r3, #7
 800404e:	683a      	ldr	r2, [r7, #0]
 8004050:	429a      	cmp	r2, r3
 8004052:	d001      	beq.n	8004058 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004054:	2301      	movs	r3, #1
 8004056:	e032      	b.n	80040be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f003 0304 	and.w	r3, r3, #4
 8004060:	2b00      	cmp	r3, #0
 8004062:	d008      	beq.n	8004076 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004064:	4b19      	ldr	r3, [pc, #100]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	68db      	ldr	r3, [r3, #12]
 8004070:	4916      	ldr	r1, [pc, #88]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8004072:	4313      	orrs	r3, r2
 8004074:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 0308 	and.w	r3, r3, #8
 800407e:	2b00      	cmp	r3, #0
 8004080:	d009      	beq.n	8004096 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004082:	4b12      	ldr	r3, [pc, #72]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	691b      	ldr	r3, [r3, #16]
 800408e:	00db      	lsls	r3, r3, #3
 8004090:	490e      	ldr	r1, [pc, #56]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8004092:	4313      	orrs	r3, r2
 8004094:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004096:	f000 f821 	bl	80040dc <HAL_RCC_GetSysClockFreq>
 800409a:	4602      	mov	r2, r0
 800409c:	4b0b      	ldr	r3, [pc, #44]	@ (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 800409e:	689b      	ldr	r3, [r3, #8]
 80040a0:	091b      	lsrs	r3, r3, #4
 80040a2:	f003 030f 	and.w	r3, r3, #15
 80040a6:	490a      	ldr	r1, [pc, #40]	@ (80040d0 <HAL_RCC_ClockConfig+0x1c0>)
 80040a8:	5ccb      	ldrb	r3, [r1, r3]
 80040aa:	fa22 f303 	lsr.w	r3, r2, r3
 80040ae:	4a09      	ldr	r2, [pc, #36]	@ (80040d4 <HAL_RCC_ClockConfig+0x1c4>)
 80040b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80040b2:	4b09      	ldr	r3, [pc, #36]	@ (80040d8 <HAL_RCC_ClockConfig+0x1c8>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4618      	mov	r0, r3
 80040b8:	f7fd fdf2 	bl	8001ca0 <HAL_InitTick>

  return HAL_OK;
 80040bc:	2300      	movs	r3, #0
}
 80040be:	4618      	mov	r0, r3
 80040c0:	3710      	adds	r7, #16
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	bf00      	nop
 80040c8:	40023c00 	.word	0x40023c00
 80040cc:	40023800 	.word	0x40023800
 80040d0:	080081f0 	.word	0x080081f0
 80040d4:	20000000 	.word	0x20000000
 80040d8:	20000004 	.word	0x20000004

080040dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040e0:	b090      	sub	sp, #64	@ 0x40
 80040e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80040e4:	2300      	movs	r3, #0
 80040e6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80040e8:	2300      	movs	r3, #0
 80040ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80040ec:	2300      	movs	r3, #0
 80040ee:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80040f0:	2300      	movs	r3, #0
 80040f2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80040f4:	4b59      	ldr	r3, [pc, #356]	@ (800425c <HAL_RCC_GetSysClockFreq+0x180>)
 80040f6:	689b      	ldr	r3, [r3, #8]
 80040f8:	f003 030c 	and.w	r3, r3, #12
 80040fc:	2b08      	cmp	r3, #8
 80040fe:	d00d      	beq.n	800411c <HAL_RCC_GetSysClockFreq+0x40>
 8004100:	2b08      	cmp	r3, #8
 8004102:	f200 80a1 	bhi.w	8004248 <HAL_RCC_GetSysClockFreq+0x16c>
 8004106:	2b00      	cmp	r3, #0
 8004108:	d002      	beq.n	8004110 <HAL_RCC_GetSysClockFreq+0x34>
 800410a:	2b04      	cmp	r3, #4
 800410c:	d003      	beq.n	8004116 <HAL_RCC_GetSysClockFreq+0x3a>
 800410e:	e09b      	b.n	8004248 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004110:	4b53      	ldr	r3, [pc, #332]	@ (8004260 <HAL_RCC_GetSysClockFreq+0x184>)
 8004112:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004114:	e09b      	b.n	800424e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004116:	4b53      	ldr	r3, [pc, #332]	@ (8004264 <HAL_RCC_GetSysClockFreq+0x188>)
 8004118:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800411a:	e098      	b.n	800424e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800411c:	4b4f      	ldr	r3, [pc, #316]	@ (800425c <HAL_RCC_GetSysClockFreq+0x180>)
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004124:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004126:	4b4d      	ldr	r3, [pc, #308]	@ (800425c <HAL_RCC_GetSysClockFreq+0x180>)
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800412e:	2b00      	cmp	r3, #0
 8004130:	d028      	beq.n	8004184 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004132:	4b4a      	ldr	r3, [pc, #296]	@ (800425c <HAL_RCC_GetSysClockFreq+0x180>)
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	099b      	lsrs	r3, r3, #6
 8004138:	2200      	movs	r2, #0
 800413a:	623b      	str	r3, [r7, #32]
 800413c:	627a      	str	r2, [r7, #36]	@ 0x24
 800413e:	6a3b      	ldr	r3, [r7, #32]
 8004140:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004144:	2100      	movs	r1, #0
 8004146:	4b47      	ldr	r3, [pc, #284]	@ (8004264 <HAL_RCC_GetSysClockFreq+0x188>)
 8004148:	fb03 f201 	mul.w	r2, r3, r1
 800414c:	2300      	movs	r3, #0
 800414e:	fb00 f303 	mul.w	r3, r0, r3
 8004152:	4413      	add	r3, r2
 8004154:	4a43      	ldr	r2, [pc, #268]	@ (8004264 <HAL_RCC_GetSysClockFreq+0x188>)
 8004156:	fba0 1202 	umull	r1, r2, r0, r2
 800415a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800415c:	460a      	mov	r2, r1
 800415e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004160:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004162:	4413      	add	r3, r2
 8004164:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004166:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004168:	2200      	movs	r2, #0
 800416a:	61bb      	str	r3, [r7, #24]
 800416c:	61fa      	str	r2, [r7, #28]
 800416e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004172:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004176:	f7fc fd6f 	bl	8000c58 <__aeabi_uldivmod>
 800417a:	4602      	mov	r2, r0
 800417c:	460b      	mov	r3, r1
 800417e:	4613      	mov	r3, r2
 8004180:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004182:	e053      	b.n	800422c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004184:	4b35      	ldr	r3, [pc, #212]	@ (800425c <HAL_RCC_GetSysClockFreq+0x180>)
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	099b      	lsrs	r3, r3, #6
 800418a:	2200      	movs	r2, #0
 800418c:	613b      	str	r3, [r7, #16]
 800418e:	617a      	str	r2, [r7, #20]
 8004190:	693b      	ldr	r3, [r7, #16]
 8004192:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004196:	f04f 0b00 	mov.w	fp, #0
 800419a:	4652      	mov	r2, sl
 800419c:	465b      	mov	r3, fp
 800419e:	f04f 0000 	mov.w	r0, #0
 80041a2:	f04f 0100 	mov.w	r1, #0
 80041a6:	0159      	lsls	r1, r3, #5
 80041a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80041ac:	0150      	lsls	r0, r2, #5
 80041ae:	4602      	mov	r2, r0
 80041b0:	460b      	mov	r3, r1
 80041b2:	ebb2 080a 	subs.w	r8, r2, sl
 80041b6:	eb63 090b 	sbc.w	r9, r3, fp
 80041ba:	f04f 0200 	mov.w	r2, #0
 80041be:	f04f 0300 	mov.w	r3, #0
 80041c2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80041c6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80041ca:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80041ce:	ebb2 0408 	subs.w	r4, r2, r8
 80041d2:	eb63 0509 	sbc.w	r5, r3, r9
 80041d6:	f04f 0200 	mov.w	r2, #0
 80041da:	f04f 0300 	mov.w	r3, #0
 80041de:	00eb      	lsls	r3, r5, #3
 80041e0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80041e4:	00e2      	lsls	r2, r4, #3
 80041e6:	4614      	mov	r4, r2
 80041e8:	461d      	mov	r5, r3
 80041ea:	eb14 030a 	adds.w	r3, r4, sl
 80041ee:	603b      	str	r3, [r7, #0]
 80041f0:	eb45 030b 	adc.w	r3, r5, fp
 80041f4:	607b      	str	r3, [r7, #4]
 80041f6:	f04f 0200 	mov.w	r2, #0
 80041fa:	f04f 0300 	mov.w	r3, #0
 80041fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004202:	4629      	mov	r1, r5
 8004204:	028b      	lsls	r3, r1, #10
 8004206:	4621      	mov	r1, r4
 8004208:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800420c:	4621      	mov	r1, r4
 800420e:	028a      	lsls	r2, r1, #10
 8004210:	4610      	mov	r0, r2
 8004212:	4619      	mov	r1, r3
 8004214:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004216:	2200      	movs	r2, #0
 8004218:	60bb      	str	r3, [r7, #8]
 800421a:	60fa      	str	r2, [r7, #12]
 800421c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004220:	f7fc fd1a 	bl	8000c58 <__aeabi_uldivmod>
 8004224:	4602      	mov	r2, r0
 8004226:	460b      	mov	r3, r1
 8004228:	4613      	mov	r3, r2
 800422a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800422c:	4b0b      	ldr	r3, [pc, #44]	@ (800425c <HAL_RCC_GetSysClockFreq+0x180>)
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	0c1b      	lsrs	r3, r3, #16
 8004232:	f003 0303 	and.w	r3, r3, #3
 8004236:	3301      	adds	r3, #1
 8004238:	005b      	lsls	r3, r3, #1
 800423a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800423c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800423e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004240:	fbb2 f3f3 	udiv	r3, r2, r3
 8004244:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004246:	e002      	b.n	800424e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004248:	4b05      	ldr	r3, [pc, #20]	@ (8004260 <HAL_RCC_GetSysClockFreq+0x184>)
 800424a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800424c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800424e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004250:	4618      	mov	r0, r3
 8004252:	3740      	adds	r7, #64	@ 0x40
 8004254:	46bd      	mov	sp, r7
 8004256:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800425a:	bf00      	nop
 800425c:	40023800 	.word	0x40023800
 8004260:	00f42400 	.word	0x00f42400
 8004264:	017d7840 	.word	0x017d7840

08004268 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004268:	b480      	push	{r7}
 800426a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800426c:	4b03      	ldr	r3, [pc, #12]	@ (800427c <HAL_RCC_GetHCLKFreq+0x14>)
 800426e:	681b      	ldr	r3, [r3, #0]
}
 8004270:	4618      	mov	r0, r3
 8004272:	46bd      	mov	sp, r7
 8004274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004278:	4770      	bx	lr
 800427a:	bf00      	nop
 800427c:	20000000 	.word	0x20000000

08004280 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004284:	f7ff fff0 	bl	8004268 <HAL_RCC_GetHCLKFreq>
 8004288:	4602      	mov	r2, r0
 800428a:	4b05      	ldr	r3, [pc, #20]	@ (80042a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800428c:	689b      	ldr	r3, [r3, #8]
 800428e:	0a9b      	lsrs	r3, r3, #10
 8004290:	f003 0307 	and.w	r3, r3, #7
 8004294:	4903      	ldr	r1, [pc, #12]	@ (80042a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004296:	5ccb      	ldrb	r3, [r1, r3]
 8004298:	fa22 f303 	lsr.w	r3, r2, r3
}
 800429c:	4618      	mov	r0, r3
 800429e:	bd80      	pop	{r7, pc}
 80042a0:	40023800 	.word	0x40023800
 80042a4:	08008200 	.word	0x08008200

080042a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80042ac:	f7ff ffdc 	bl	8004268 <HAL_RCC_GetHCLKFreq>
 80042b0:	4602      	mov	r2, r0
 80042b2:	4b05      	ldr	r3, [pc, #20]	@ (80042c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	0b5b      	lsrs	r3, r3, #13
 80042b8:	f003 0307 	and.w	r3, r3, #7
 80042bc:	4903      	ldr	r1, [pc, #12]	@ (80042cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80042be:	5ccb      	ldrb	r3, [r1, r3]
 80042c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	bd80      	pop	{r7, pc}
 80042c8:	40023800 	.word	0x40023800
 80042cc:	08008200 	.word	0x08008200

080042d0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b082      	sub	sp, #8
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d101      	bne.n	80042e2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80042de:	2301      	movs	r3, #1
 80042e0:	e041      	b.n	8004366 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042e8:	b2db      	uxtb	r3, r3
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d106      	bne.n	80042fc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2200      	movs	r2, #0
 80042f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f7fd faf6 	bl	80018e8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2202      	movs	r2, #2
 8004300:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681a      	ldr	r2, [r3, #0]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	3304      	adds	r3, #4
 800430c:	4619      	mov	r1, r3
 800430e:	4610      	mov	r0, r2
 8004310:	f000 f9a0 	bl	8004654 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2201      	movs	r2, #1
 8004318:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2201      	movs	r2, #1
 8004320:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2201      	movs	r2, #1
 8004328:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2201      	movs	r2, #1
 8004330:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2201      	movs	r2, #1
 8004338:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2201      	movs	r2, #1
 8004340:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2201      	movs	r2, #1
 8004348:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2201      	movs	r2, #1
 8004350:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2201      	movs	r2, #1
 8004360:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004364:	2300      	movs	r3, #0
}
 8004366:	4618      	mov	r0, r3
 8004368:	3708      	adds	r7, #8
 800436a:	46bd      	mov	sp, r7
 800436c:	bd80      	pop	{r7, pc}
	...

08004370 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b084      	sub	sp, #16
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
 8004378:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d109      	bne.n	8004394 <HAL_TIM_PWM_Start+0x24>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004386:	b2db      	uxtb	r3, r3
 8004388:	2b01      	cmp	r3, #1
 800438a:	bf14      	ite	ne
 800438c:	2301      	movne	r3, #1
 800438e:	2300      	moveq	r3, #0
 8004390:	b2db      	uxtb	r3, r3
 8004392:	e022      	b.n	80043da <HAL_TIM_PWM_Start+0x6a>
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	2b04      	cmp	r3, #4
 8004398:	d109      	bne.n	80043ae <HAL_TIM_PWM_Start+0x3e>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	2b01      	cmp	r3, #1
 80043a4:	bf14      	ite	ne
 80043a6:	2301      	movne	r3, #1
 80043a8:	2300      	moveq	r3, #0
 80043aa:	b2db      	uxtb	r3, r3
 80043ac:	e015      	b.n	80043da <HAL_TIM_PWM_Start+0x6a>
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	2b08      	cmp	r3, #8
 80043b2:	d109      	bne.n	80043c8 <HAL_TIM_PWM_Start+0x58>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80043ba:	b2db      	uxtb	r3, r3
 80043bc:	2b01      	cmp	r3, #1
 80043be:	bf14      	ite	ne
 80043c0:	2301      	movne	r3, #1
 80043c2:	2300      	moveq	r3, #0
 80043c4:	b2db      	uxtb	r3, r3
 80043c6:	e008      	b.n	80043da <HAL_TIM_PWM_Start+0x6a>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043ce:	b2db      	uxtb	r3, r3
 80043d0:	2b01      	cmp	r3, #1
 80043d2:	bf14      	ite	ne
 80043d4:	2301      	movne	r3, #1
 80043d6:	2300      	moveq	r3, #0
 80043d8:	b2db      	uxtb	r3, r3
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d001      	beq.n	80043e2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	e068      	b.n	80044b4 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d104      	bne.n	80043f2 <HAL_TIM_PWM_Start+0x82>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2202      	movs	r2, #2
 80043ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043f0:	e013      	b.n	800441a <HAL_TIM_PWM_Start+0xaa>
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	2b04      	cmp	r3, #4
 80043f6:	d104      	bne.n	8004402 <HAL_TIM_PWM_Start+0x92>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2202      	movs	r2, #2
 80043fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004400:	e00b      	b.n	800441a <HAL_TIM_PWM_Start+0xaa>
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	2b08      	cmp	r3, #8
 8004406:	d104      	bne.n	8004412 <HAL_TIM_PWM_Start+0xa2>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2202      	movs	r2, #2
 800440c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004410:	e003      	b.n	800441a <HAL_TIM_PWM_Start+0xaa>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2202      	movs	r2, #2
 8004416:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	2201      	movs	r2, #1
 8004420:	6839      	ldr	r1, [r7, #0]
 8004422:	4618      	mov	r0, r3
 8004424:	f000 fb28 	bl	8004a78 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a23      	ldr	r2, [pc, #140]	@ (80044bc <HAL_TIM_PWM_Start+0x14c>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d107      	bne.n	8004442 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004440:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4a1d      	ldr	r2, [pc, #116]	@ (80044bc <HAL_TIM_PWM_Start+0x14c>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d018      	beq.n	800447e <HAL_TIM_PWM_Start+0x10e>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004454:	d013      	beq.n	800447e <HAL_TIM_PWM_Start+0x10e>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a19      	ldr	r2, [pc, #100]	@ (80044c0 <HAL_TIM_PWM_Start+0x150>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d00e      	beq.n	800447e <HAL_TIM_PWM_Start+0x10e>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a17      	ldr	r2, [pc, #92]	@ (80044c4 <HAL_TIM_PWM_Start+0x154>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d009      	beq.n	800447e <HAL_TIM_PWM_Start+0x10e>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a16      	ldr	r2, [pc, #88]	@ (80044c8 <HAL_TIM_PWM_Start+0x158>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d004      	beq.n	800447e <HAL_TIM_PWM_Start+0x10e>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a14      	ldr	r2, [pc, #80]	@ (80044cc <HAL_TIM_PWM_Start+0x15c>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d111      	bne.n	80044a2 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	689b      	ldr	r3, [r3, #8]
 8004484:	f003 0307 	and.w	r3, r3, #7
 8004488:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	2b06      	cmp	r3, #6
 800448e:	d010      	beq.n	80044b2 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	681a      	ldr	r2, [r3, #0]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f042 0201 	orr.w	r2, r2, #1
 800449e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044a0:	e007      	b.n	80044b2 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f042 0201 	orr.w	r2, r2, #1
 80044b0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80044b2:	2300      	movs	r3, #0
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	3710      	adds	r7, #16
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}
 80044bc:	40010000 	.word	0x40010000
 80044c0:	40000400 	.word	0x40000400
 80044c4:	40000800 	.word	0x40000800
 80044c8:	40000c00 	.word	0x40000c00
 80044cc:	40014000 	.word	0x40014000

080044d0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b086      	sub	sp, #24
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	60f8      	str	r0, [r7, #12]
 80044d8:	60b9      	str	r1, [r7, #8]
 80044da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044dc:	2300      	movs	r3, #0
 80044de:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80044e6:	2b01      	cmp	r3, #1
 80044e8:	d101      	bne.n	80044ee <HAL_TIM_PWM_ConfigChannel+0x1e>
 80044ea:	2302      	movs	r3, #2
 80044ec:	e0ae      	b.n	800464c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	2201      	movs	r2, #1
 80044f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2b0c      	cmp	r3, #12
 80044fa:	f200 809f 	bhi.w	800463c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80044fe:	a201      	add	r2, pc, #4	@ (adr r2, 8004504 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004504:	08004539 	.word	0x08004539
 8004508:	0800463d 	.word	0x0800463d
 800450c:	0800463d 	.word	0x0800463d
 8004510:	0800463d 	.word	0x0800463d
 8004514:	08004579 	.word	0x08004579
 8004518:	0800463d 	.word	0x0800463d
 800451c:	0800463d 	.word	0x0800463d
 8004520:	0800463d 	.word	0x0800463d
 8004524:	080045bb 	.word	0x080045bb
 8004528:	0800463d 	.word	0x0800463d
 800452c:	0800463d 	.word	0x0800463d
 8004530:	0800463d 	.word	0x0800463d
 8004534:	080045fb 	.word	0x080045fb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	68b9      	ldr	r1, [r7, #8]
 800453e:	4618      	mov	r0, r3
 8004540:	f000 f90e 	bl	8004760 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	699a      	ldr	r2, [r3, #24]
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f042 0208 	orr.w	r2, r2, #8
 8004552:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	699a      	ldr	r2, [r3, #24]
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f022 0204 	bic.w	r2, r2, #4
 8004562:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	6999      	ldr	r1, [r3, #24]
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	691a      	ldr	r2, [r3, #16]
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	430a      	orrs	r2, r1
 8004574:	619a      	str	r2, [r3, #24]
      break;
 8004576:	e064      	b.n	8004642 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	68b9      	ldr	r1, [r7, #8]
 800457e:	4618      	mov	r0, r3
 8004580:	f000 f954 	bl	800482c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	699a      	ldr	r2, [r3, #24]
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004592:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	699a      	ldr	r2, [r3, #24]
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	6999      	ldr	r1, [r3, #24]
 80045aa:	68bb      	ldr	r3, [r7, #8]
 80045ac:	691b      	ldr	r3, [r3, #16]
 80045ae:	021a      	lsls	r2, r3, #8
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	430a      	orrs	r2, r1
 80045b6:	619a      	str	r2, [r3, #24]
      break;
 80045b8:	e043      	b.n	8004642 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	68b9      	ldr	r1, [r7, #8]
 80045c0:	4618      	mov	r0, r3
 80045c2:	f000 f99f 	bl	8004904 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	69da      	ldr	r2, [r3, #28]
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f042 0208 	orr.w	r2, r2, #8
 80045d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	69da      	ldr	r2, [r3, #28]
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f022 0204 	bic.w	r2, r2, #4
 80045e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	69d9      	ldr	r1, [r3, #28]
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	691a      	ldr	r2, [r3, #16]
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	430a      	orrs	r2, r1
 80045f6:	61da      	str	r2, [r3, #28]
      break;
 80045f8:	e023      	b.n	8004642 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	68b9      	ldr	r1, [r7, #8]
 8004600:	4618      	mov	r0, r3
 8004602:	f000 f9e9 	bl	80049d8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	69da      	ldr	r2, [r3, #28]
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004614:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	69da      	ldr	r2, [r3, #28]
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004624:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	69d9      	ldr	r1, [r3, #28]
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	691b      	ldr	r3, [r3, #16]
 8004630:	021a      	lsls	r2, r3, #8
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	430a      	orrs	r2, r1
 8004638:	61da      	str	r2, [r3, #28]
      break;
 800463a:	e002      	b.n	8004642 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800463c:	2301      	movs	r3, #1
 800463e:	75fb      	strb	r3, [r7, #23]
      break;
 8004640:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2200      	movs	r2, #0
 8004646:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800464a:	7dfb      	ldrb	r3, [r7, #23]
}
 800464c:	4618      	mov	r0, r3
 800464e:	3718      	adds	r7, #24
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}

08004654 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004654:	b480      	push	{r7}
 8004656:	b085      	sub	sp, #20
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
 800465c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	4a37      	ldr	r2, [pc, #220]	@ (8004744 <TIM_Base_SetConfig+0xf0>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d00f      	beq.n	800468c <TIM_Base_SetConfig+0x38>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004672:	d00b      	beq.n	800468c <TIM_Base_SetConfig+0x38>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	4a34      	ldr	r2, [pc, #208]	@ (8004748 <TIM_Base_SetConfig+0xf4>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d007      	beq.n	800468c <TIM_Base_SetConfig+0x38>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	4a33      	ldr	r2, [pc, #204]	@ (800474c <TIM_Base_SetConfig+0xf8>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d003      	beq.n	800468c <TIM_Base_SetConfig+0x38>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	4a32      	ldr	r2, [pc, #200]	@ (8004750 <TIM_Base_SetConfig+0xfc>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d108      	bne.n	800469e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004692:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	68fa      	ldr	r2, [r7, #12]
 800469a:	4313      	orrs	r3, r2
 800469c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4a28      	ldr	r2, [pc, #160]	@ (8004744 <TIM_Base_SetConfig+0xf0>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d01b      	beq.n	80046de <TIM_Base_SetConfig+0x8a>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046ac:	d017      	beq.n	80046de <TIM_Base_SetConfig+0x8a>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	4a25      	ldr	r2, [pc, #148]	@ (8004748 <TIM_Base_SetConfig+0xf4>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d013      	beq.n	80046de <TIM_Base_SetConfig+0x8a>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	4a24      	ldr	r2, [pc, #144]	@ (800474c <TIM_Base_SetConfig+0xf8>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d00f      	beq.n	80046de <TIM_Base_SetConfig+0x8a>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	4a23      	ldr	r2, [pc, #140]	@ (8004750 <TIM_Base_SetConfig+0xfc>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d00b      	beq.n	80046de <TIM_Base_SetConfig+0x8a>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	4a22      	ldr	r2, [pc, #136]	@ (8004754 <TIM_Base_SetConfig+0x100>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d007      	beq.n	80046de <TIM_Base_SetConfig+0x8a>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	4a21      	ldr	r2, [pc, #132]	@ (8004758 <TIM_Base_SetConfig+0x104>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d003      	beq.n	80046de <TIM_Base_SetConfig+0x8a>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	4a20      	ldr	r2, [pc, #128]	@ (800475c <TIM_Base_SetConfig+0x108>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d108      	bne.n	80046f0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	68db      	ldr	r3, [r3, #12]
 80046ea:	68fa      	ldr	r2, [r7, #12]
 80046ec:	4313      	orrs	r3, r2
 80046ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	695b      	ldr	r3, [r3, #20]
 80046fa:	4313      	orrs	r3, r2
 80046fc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	689a      	ldr	r2, [r3, #8]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	681a      	ldr	r2, [r3, #0]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	4a0c      	ldr	r2, [pc, #48]	@ (8004744 <TIM_Base_SetConfig+0xf0>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d103      	bne.n	800471e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	691a      	ldr	r2, [r3, #16]
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f043 0204 	orr.w	r2, r3, #4
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2201      	movs	r2, #1
 800472e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	68fa      	ldr	r2, [r7, #12]
 8004734:	601a      	str	r2, [r3, #0]
}
 8004736:	bf00      	nop
 8004738:	3714      	adds	r7, #20
 800473a:	46bd      	mov	sp, r7
 800473c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004740:	4770      	bx	lr
 8004742:	bf00      	nop
 8004744:	40010000 	.word	0x40010000
 8004748:	40000400 	.word	0x40000400
 800474c:	40000800 	.word	0x40000800
 8004750:	40000c00 	.word	0x40000c00
 8004754:	40014000 	.word	0x40014000
 8004758:	40014400 	.word	0x40014400
 800475c:	40014800 	.word	0x40014800

08004760 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004760:	b480      	push	{r7}
 8004762:	b087      	sub	sp, #28
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
 8004768:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6a1b      	ldr	r3, [r3, #32]
 800476e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6a1b      	ldr	r3, [r3, #32]
 8004774:	f023 0201 	bic.w	r2, r3, #1
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	699b      	ldr	r3, [r3, #24]
 8004786:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800478e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	f023 0303 	bic.w	r3, r3, #3
 8004796:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	68fa      	ldr	r2, [r7, #12]
 800479e:	4313      	orrs	r3, r2
 80047a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	f023 0302 	bic.w	r3, r3, #2
 80047a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	689b      	ldr	r3, [r3, #8]
 80047ae:	697a      	ldr	r2, [r7, #20]
 80047b0:	4313      	orrs	r3, r2
 80047b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	4a1c      	ldr	r2, [pc, #112]	@ (8004828 <TIM_OC1_SetConfig+0xc8>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d10c      	bne.n	80047d6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80047bc:	697b      	ldr	r3, [r7, #20]
 80047be:	f023 0308 	bic.w	r3, r3, #8
 80047c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	68db      	ldr	r3, [r3, #12]
 80047c8:	697a      	ldr	r2, [r7, #20]
 80047ca:	4313      	orrs	r3, r2
 80047cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	f023 0304 	bic.w	r3, r3, #4
 80047d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	4a13      	ldr	r2, [pc, #76]	@ (8004828 <TIM_OC1_SetConfig+0xc8>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d111      	bne.n	8004802 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80047e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80047ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	695b      	ldr	r3, [r3, #20]
 80047f2:	693a      	ldr	r2, [r7, #16]
 80047f4:	4313      	orrs	r3, r2
 80047f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	699b      	ldr	r3, [r3, #24]
 80047fc:	693a      	ldr	r2, [r7, #16]
 80047fe:	4313      	orrs	r3, r2
 8004800:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	693a      	ldr	r2, [r7, #16]
 8004806:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	68fa      	ldr	r2, [r7, #12]
 800480c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	685a      	ldr	r2, [r3, #4]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	697a      	ldr	r2, [r7, #20]
 800481a:	621a      	str	r2, [r3, #32]
}
 800481c:	bf00      	nop
 800481e:	371c      	adds	r7, #28
 8004820:	46bd      	mov	sp, r7
 8004822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004826:	4770      	bx	lr
 8004828:	40010000 	.word	0x40010000

0800482c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800482c:	b480      	push	{r7}
 800482e:	b087      	sub	sp, #28
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
 8004834:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6a1b      	ldr	r3, [r3, #32]
 800483a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6a1b      	ldr	r3, [r3, #32]
 8004840:	f023 0210 	bic.w	r2, r3, #16
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	699b      	ldr	r3, [r3, #24]
 8004852:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800485a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004862:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	021b      	lsls	r3, r3, #8
 800486a:	68fa      	ldr	r2, [r7, #12]
 800486c:	4313      	orrs	r3, r2
 800486e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	f023 0320 	bic.w	r3, r3, #32
 8004876:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	011b      	lsls	r3, r3, #4
 800487e:	697a      	ldr	r2, [r7, #20]
 8004880:	4313      	orrs	r3, r2
 8004882:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	4a1e      	ldr	r2, [pc, #120]	@ (8004900 <TIM_OC2_SetConfig+0xd4>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d10d      	bne.n	80048a8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004892:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	68db      	ldr	r3, [r3, #12]
 8004898:	011b      	lsls	r3, r3, #4
 800489a:	697a      	ldr	r2, [r7, #20]
 800489c:	4313      	orrs	r3, r2
 800489e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80048a0:	697b      	ldr	r3, [r7, #20]
 80048a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80048a6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	4a15      	ldr	r2, [pc, #84]	@ (8004900 <TIM_OC2_SetConfig+0xd4>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d113      	bne.n	80048d8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80048b0:	693b      	ldr	r3, [r7, #16]
 80048b2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80048b6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80048b8:	693b      	ldr	r3, [r7, #16]
 80048ba:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80048be:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	695b      	ldr	r3, [r3, #20]
 80048c4:	009b      	lsls	r3, r3, #2
 80048c6:	693a      	ldr	r2, [r7, #16]
 80048c8:	4313      	orrs	r3, r2
 80048ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	699b      	ldr	r3, [r3, #24]
 80048d0:	009b      	lsls	r3, r3, #2
 80048d2:	693a      	ldr	r2, [r7, #16]
 80048d4:	4313      	orrs	r3, r2
 80048d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	693a      	ldr	r2, [r7, #16]
 80048dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	68fa      	ldr	r2, [r7, #12]
 80048e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	685a      	ldr	r2, [r3, #4]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	697a      	ldr	r2, [r7, #20]
 80048f0:	621a      	str	r2, [r3, #32]
}
 80048f2:	bf00      	nop
 80048f4:	371c      	adds	r7, #28
 80048f6:	46bd      	mov	sp, r7
 80048f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fc:	4770      	bx	lr
 80048fe:	bf00      	nop
 8004900:	40010000 	.word	0x40010000

08004904 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004904:	b480      	push	{r7}
 8004906:	b087      	sub	sp, #28
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
 800490c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6a1b      	ldr	r3, [r3, #32]
 8004912:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6a1b      	ldr	r3, [r3, #32]
 8004918:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	69db      	ldr	r3, [r3, #28]
 800492a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004932:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	f023 0303 	bic.w	r3, r3, #3
 800493a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	68fa      	ldr	r2, [r7, #12]
 8004942:	4313      	orrs	r3, r2
 8004944:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004946:	697b      	ldr	r3, [r7, #20]
 8004948:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800494c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	021b      	lsls	r3, r3, #8
 8004954:	697a      	ldr	r2, [r7, #20]
 8004956:	4313      	orrs	r3, r2
 8004958:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	4a1d      	ldr	r2, [pc, #116]	@ (80049d4 <TIM_OC3_SetConfig+0xd0>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d10d      	bne.n	800497e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004968:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	68db      	ldr	r3, [r3, #12]
 800496e:	021b      	lsls	r3, r3, #8
 8004970:	697a      	ldr	r2, [r7, #20]
 8004972:	4313      	orrs	r3, r2
 8004974:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800497c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	4a14      	ldr	r2, [pc, #80]	@ (80049d4 <TIM_OC3_SetConfig+0xd0>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d113      	bne.n	80049ae <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004986:	693b      	ldr	r3, [r7, #16]
 8004988:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800498c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004994:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	695b      	ldr	r3, [r3, #20]
 800499a:	011b      	lsls	r3, r3, #4
 800499c:	693a      	ldr	r2, [r7, #16]
 800499e:	4313      	orrs	r3, r2
 80049a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	699b      	ldr	r3, [r3, #24]
 80049a6:	011b      	lsls	r3, r3, #4
 80049a8:	693a      	ldr	r2, [r7, #16]
 80049aa:	4313      	orrs	r3, r2
 80049ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	693a      	ldr	r2, [r7, #16]
 80049b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	68fa      	ldr	r2, [r7, #12]
 80049b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	685a      	ldr	r2, [r3, #4]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	697a      	ldr	r2, [r7, #20]
 80049c6:	621a      	str	r2, [r3, #32]
}
 80049c8:	bf00      	nop
 80049ca:	371c      	adds	r7, #28
 80049cc:	46bd      	mov	sp, r7
 80049ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d2:	4770      	bx	lr
 80049d4:	40010000 	.word	0x40010000

080049d8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049d8:	b480      	push	{r7}
 80049da:	b087      	sub	sp, #28
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
 80049e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6a1b      	ldr	r3, [r3, #32]
 80049e6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6a1b      	ldr	r3, [r3, #32]
 80049ec:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	69db      	ldr	r3, [r3, #28]
 80049fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	021b      	lsls	r3, r3, #8
 8004a16:	68fa      	ldr	r2, [r7, #12]
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004a22:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	689b      	ldr	r3, [r3, #8]
 8004a28:	031b      	lsls	r3, r3, #12
 8004a2a:	693a      	ldr	r2, [r7, #16]
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	4a10      	ldr	r2, [pc, #64]	@ (8004a74 <TIM_OC4_SetConfig+0x9c>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d109      	bne.n	8004a4c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004a38:	697b      	ldr	r3, [r7, #20]
 8004a3a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004a3e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	695b      	ldr	r3, [r3, #20]
 8004a44:	019b      	lsls	r3, r3, #6
 8004a46:	697a      	ldr	r2, [r7, #20]
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	697a      	ldr	r2, [r7, #20]
 8004a50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	68fa      	ldr	r2, [r7, #12]
 8004a56:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	685a      	ldr	r2, [r3, #4]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	693a      	ldr	r2, [r7, #16]
 8004a64:	621a      	str	r2, [r3, #32]
}
 8004a66:	bf00      	nop
 8004a68:	371c      	adds	r7, #28
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a70:	4770      	bx	lr
 8004a72:	bf00      	nop
 8004a74:	40010000 	.word	0x40010000

08004a78 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b087      	sub	sp, #28
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	60f8      	str	r0, [r7, #12]
 8004a80:	60b9      	str	r1, [r7, #8]
 8004a82:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004a84:	68bb      	ldr	r3, [r7, #8]
 8004a86:	f003 031f 	and.w	r3, r3, #31
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a90:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	6a1a      	ldr	r2, [r3, #32]
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	43db      	mvns	r3, r3
 8004a9a:	401a      	ands	r2, r3
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	6a1a      	ldr	r2, [r3, #32]
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	f003 031f 	and.w	r3, r3, #31
 8004aaa:	6879      	ldr	r1, [r7, #4]
 8004aac:	fa01 f303 	lsl.w	r3, r1, r3
 8004ab0:	431a      	orrs	r2, r3
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	621a      	str	r2, [r3, #32]
}
 8004ab6:	bf00      	nop
 8004ab8:	371c      	adds	r7, #28
 8004aba:	46bd      	mov	sp, r7
 8004abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac0:	4770      	bx	lr
	...

08004ac4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b085      	sub	sp, #20
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
 8004acc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ad4:	2b01      	cmp	r3, #1
 8004ad6:	d101      	bne.n	8004adc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ad8:	2302      	movs	r3, #2
 8004ada:	e050      	b.n	8004b7e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2201      	movs	r2, #1
 8004ae0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2202      	movs	r2, #2
 8004ae8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b02:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	68fa      	ldr	r2, [r7, #12]
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	68fa      	ldr	r2, [r7, #12]
 8004b14:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a1c      	ldr	r2, [pc, #112]	@ (8004b8c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d018      	beq.n	8004b52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b28:	d013      	beq.n	8004b52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a18      	ldr	r2, [pc, #96]	@ (8004b90 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d00e      	beq.n	8004b52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a16      	ldr	r2, [pc, #88]	@ (8004b94 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d009      	beq.n	8004b52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a15      	ldr	r2, [pc, #84]	@ (8004b98 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d004      	beq.n	8004b52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a13      	ldr	r2, [pc, #76]	@ (8004b9c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d10c      	bne.n	8004b6c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b58:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	68ba      	ldr	r2, [r7, #8]
 8004b60:	4313      	orrs	r3, r2
 8004b62:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	68ba      	ldr	r2, [r7, #8]
 8004b6a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2200      	movs	r2, #0
 8004b78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004b7c:	2300      	movs	r3, #0
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	3714      	adds	r7, #20
 8004b82:	46bd      	mov	sp, r7
 8004b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b88:	4770      	bx	lr
 8004b8a:	bf00      	nop
 8004b8c:	40010000 	.word	0x40010000
 8004b90:	40000400 	.word	0x40000400
 8004b94:	40000800 	.word	0x40000800
 8004b98:	40000c00 	.word	0x40000c00
 8004b9c:	40014000 	.word	0x40014000

08004ba0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b085      	sub	sp, #20
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
 8004ba8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004baa:	2300      	movs	r3, #0
 8004bac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bb4:	2b01      	cmp	r3, #1
 8004bb6:	d101      	bne.n	8004bbc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004bb8:	2302      	movs	r3, #2
 8004bba:	e03d      	b.n	8004c38 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	68db      	ldr	r3, [r3, #12]
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	4313      	orrs	r3, r2
 8004bec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4313      	orrs	r3, r2
 8004bfa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	691b      	ldr	r3, [r3, #16]
 8004c06:	4313      	orrs	r3, r2
 8004c08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	695b      	ldr	r3, [r3, #20]
 8004c14:	4313      	orrs	r3, r2
 8004c16:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	69db      	ldr	r3, [r3, #28]
 8004c22:	4313      	orrs	r3, r2
 8004c24:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	68fa      	ldr	r2, [r7, #12]
 8004c2c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2200      	movs	r2, #0
 8004c32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004c36:	2300      	movs	r3, #0
}
 8004c38:	4618      	mov	r0, r3
 8004c3a:	3714      	adds	r7, #20
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c42:	4770      	bx	lr

08004c44 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b082      	sub	sp, #8
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d101      	bne.n	8004c56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c52:	2301      	movs	r3, #1
 8004c54:	e042      	b.n	8004cdc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c5c:	b2db      	uxtb	r3, r3
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d106      	bne.n	8004c70 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2200      	movs	r2, #0
 8004c66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004c6a:	6878      	ldr	r0, [r7, #4]
 8004c6c:	f7fc fe98 	bl	80019a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2224      	movs	r2, #36	@ 0x24
 8004c74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	68da      	ldr	r2, [r3, #12]
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004c86:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004c88:	6878      	ldr	r0, [r7, #4]
 8004c8a:	f000 f973 	bl	8004f74 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	691a      	ldr	r2, [r3, #16]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004c9c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	695a      	ldr	r2, [r3, #20]
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004cac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	68da      	ldr	r2, [r3, #12]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004cbc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2220      	movs	r2, #32
 8004cc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2220      	movs	r2, #32
 8004cd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004cda:	2300      	movs	r3, #0
}
 8004cdc:	4618      	mov	r0, r3
 8004cde:	3708      	adds	r7, #8
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	bd80      	pop	{r7, pc}

08004ce4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b08a      	sub	sp, #40	@ 0x28
 8004ce8:	af02      	add	r7, sp, #8
 8004cea:	60f8      	str	r0, [r7, #12]
 8004cec:	60b9      	str	r1, [r7, #8]
 8004cee:	603b      	str	r3, [r7, #0]
 8004cf0:	4613      	mov	r3, r2
 8004cf2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004cfe:	b2db      	uxtb	r3, r3
 8004d00:	2b20      	cmp	r3, #32
 8004d02:	d175      	bne.n	8004df0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d002      	beq.n	8004d10 <HAL_UART_Transmit+0x2c>
 8004d0a:	88fb      	ldrh	r3, [r7, #6]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d101      	bne.n	8004d14 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004d10:	2301      	movs	r3, #1
 8004d12:	e06e      	b.n	8004df2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	2200      	movs	r2, #0
 8004d18:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	2221      	movs	r2, #33	@ 0x21
 8004d1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004d22:	f7fd f801 	bl	8001d28 <HAL_GetTick>
 8004d26:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	88fa      	ldrh	r2, [r7, #6]
 8004d2c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	88fa      	ldrh	r2, [r7, #6]
 8004d32:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d3c:	d108      	bne.n	8004d50 <HAL_UART_Transmit+0x6c>
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	691b      	ldr	r3, [r3, #16]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d104      	bne.n	8004d50 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004d46:	2300      	movs	r3, #0
 8004d48:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004d4a:	68bb      	ldr	r3, [r7, #8]
 8004d4c:	61bb      	str	r3, [r7, #24]
 8004d4e:	e003      	b.n	8004d58 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004d54:	2300      	movs	r3, #0
 8004d56:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004d58:	e02e      	b.n	8004db8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	9300      	str	r3, [sp, #0]
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	2200      	movs	r2, #0
 8004d62:	2180      	movs	r1, #128	@ 0x80
 8004d64:	68f8      	ldr	r0, [r7, #12]
 8004d66:	f000 f848 	bl	8004dfa <UART_WaitOnFlagUntilTimeout>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d005      	beq.n	8004d7c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2220      	movs	r2, #32
 8004d74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004d78:	2303      	movs	r3, #3
 8004d7a:	e03a      	b.n	8004df2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004d7c:	69fb      	ldr	r3, [r7, #28]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d10b      	bne.n	8004d9a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004d82:	69bb      	ldr	r3, [r7, #24]
 8004d84:	881b      	ldrh	r3, [r3, #0]
 8004d86:	461a      	mov	r2, r3
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d90:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004d92:	69bb      	ldr	r3, [r7, #24]
 8004d94:	3302      	adds	r3, #2
 8004d96:	61bb      	str	r3, [r7, #24]
 8004d98:	e007      	b.n	8004daa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004d9a:	69fb      	ldr	r3, [r7, #28]
 8004d9c:	781a      	ldrb	r2, [r3, #0]
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004da4:	69fb      	ldr	r3, [r7, #28]
 8004da6:	3301      	adds	r3, #1
 8004da8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004dae:	b29b      	uxth	r3, r3
 8004db0:	3b01      	subs	r3, #1
 8004db2:	b29a      	uxth	r2, r3
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004dbc:	b29b      	uxth	r3, r3
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d1cb      	bne.n	8004d5a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	9300      	str	r3, [sp, #0]
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	2140      	movs	r1, #64	@ 0x40
 8004dcc:	68f8      	ldr	r0, [r7, #12]
 8004dce:	f000 f814 	bl	8004dfa <UART_WaitOnFlagUntilTimeout>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d005      	beq.n	8004de4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2220      	movs	r2, #32
 8004ddc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004de0:	2303      	movs	r3, #3
 8004de2:	e006      	b.n	8004df2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	2220      	movs	r2, #32
 8004de8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004dec:	2300      	movs	r3, #0
 8004dee:	e000      	b.n	8004df2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004df0:	2302      	movs	r3, #2
  }
}
 8004df2:	4618      	mov	r0, r3
 8004df4:	3720      	adds	r7, #32
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bd80      	pop	{r7, pc}

08004dfa <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004dfa:	b580      	push	{r7, lr}
 8004dfc:	b086      	sub	sp, #24
 8004dfe:	af00      	add	r7, sp, #0
 8004e00:	60f8      	str	r0, [r7, #12]
 8004e02:	60b9      	str	r1, [r7, #8]
 8004e04:	603b      	str	r3, [r7, #0]
 8004e06:	4613      	mov	r3, r2
 8004e08:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e0a:	e03b      	b.n	8004e84 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e0c:	6a3b      	ldr	r3, [r7, #32]
 8004e0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e12:	d037      	beq.n	8004e84 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e14:	f7fc ff88 	bl	8001d28 <HAL_GetTick>
 8004e18:	4602      	mov	r2, r0
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	1ad3      	subs	r3, r2, r3
 8004e1e:	6a3a      	ldr	r2, [r7, #32]
 8004e20:	429a      	cmp	r2, r3
 8004e22:	d302      	bcc.n	8004e2a <UART_WaitOnFlagUntilTimeout+0x30>
 8004e24:	6a3b      	ldr	r3, [r7, #32]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d101      	bne.n	8004e2e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004e2a:	2303      	movs	r3, #3
 8004e2c:	e03a      	b.n	8004ea4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	68db      	ldr	r3, [r3, #12]
 8004e34:	f003 0304 	and.w	r3, r3, #4
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d023      	beq.n	8004e84 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004e3c:	68bb      	ldr	r3, [r7, #8]
 8004e3e:	2b80      	cmp	r3, #128	@ 0x80
 8004e40:	d020      	beq.n	8004e84 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	2b40      	cmp	r3, #64	@ 0x40
 8004e46:	d01d      	beq.n	8004e84 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f003 0308 	and.w	r3, r3, #8
 8004e52:	2b08      	cmp	r3, #8
 8004e54:	d116      	bne.n	8004e84 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004e56:	2300      	movs	r3, #0
 8004e58:	617b      	str	r3, [r7, #20]
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	617b      	str	r3, [r7, #20]
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	617b      	str	r3, [r7, #20]
 8004e6a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004e6c:	68f8      	ldr	r0, [r7, #12]
 8004e6e:	f000 f81d 	bl	8004eac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2208      	movs	r2, #8
 8004e76:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004e80:	2301      	movs	r3, #1
 8004e82:	e00f      	b.n	8004ea4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	681a      	ldr	r2, [r3, #0]
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	4013      	ands	r3, r2
 8004e8e:	68ba      	ldr	r2, [r7, #8]
 8004e90:	429a      	cmp	r2, r3
 8004e92:	bf0c      	ite	eq
 8004e94:	2301      	moveq	r3, #1
 8004e96:	2300      	movne	r3, #0
 8004e98:	b2db      	uxtb	r3, r3
 8004e9a:	461a      	mov	r2, r3
 8004e9c:	79fb      	ldrb	r3, [r7, #7]
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	d0b4      	beq.n	8004e0c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ea2:	2300      	movs	r3, #0
}
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	3718      	adds	r7, #24
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}

08004eac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004eac:	b480      	push	{r7}
 8004eae:	b095      	sub	sp, #84	@ 0x54
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	330c      	adds	r3, #12
 8004eba:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ebc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ebe:	e853 3f00 	ldrex	r3, [r3]
 8004ec2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ec6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004eca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	330c      	adds	r3, #12
 8004ed2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004ed4:	643a      	str	r2, [r7, #64]	@ 0x40
 8004ed6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ed8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004eda:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004edc:	e841 2300 	strex	r3, r2, [r1]
 8004ee0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004ee2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d1e5      	bne.n	8004eb4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	3314      	adds	r3, #20
 8004eee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ef0:	6a3b      	ldr	r3, [r7, #32]
 8004ef2:	e853 3f00 	ldrex	r3, [r3]
 8004ef6:	61fb      	str	r3, [r7, #28]
   return(result);
 8004ef8:	69fb      	ldr	r3, [r7, #28]
 8004efa:	f023 0301 	bic.w	r3, r3, #1
 8004efe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	3314      	adds	r3, #20
 8004f06:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f08:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004f0a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f0c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f10:	e841 2300 	strex	r3, r2, [r1]
 8004f14:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d1e5      	bne.n	8004ee8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f20:	2b01      	cmp	r3, #1
 8004f22:	d119      	bne.n	8004f58 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	330c      	adds	r3, #12
 8004f2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	e853 3f00 	ldrex	r3, [r3]
 8004f32:	60bb      	str	r3, [r7, #8]
   return(result);
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	f023 0310 	bic.w	r3, r3, #16
 8004f3a:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	330c      	adds	r3, #12
 8004f42:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f44:	61ba      	str	r2, [r7, #24]
 8004f46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f48:	6979      	ldr	r1, [r7, #20]
 8004f4a:	69ba      	ldr	r2, [r7, #24]
 8004f4c:	e841 2300 	strex	r3, r2, [r1]
 8004f50:	613b      	str	r3, [r7, #16]
   return(result);
 8004f52:	693b      	ldr	r3, [r7, #16]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d1e5      	bne.n	8004f24 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2220      	movs	r2, #32
 8004f5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2200      	movs	r2, #0
 8004f64:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004f66:	bf00      	nop
 8004f68:	3754      	adds	r7, #84	@ 0x54
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f70:	4770      	bx	lr
	...

08004f74 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f78:	b0c0      	sub	sp, #256	@ 0x100
 8004f7a:	af00      	add	r7, sp, #0
 8004f7c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	691b      	ldr	r3, [r3, #16]
 8004f88:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004f8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f90:	68d9      	ldr	r1, [r3, #12]
 8004f92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f96:	681a      	ldr	r2, [r3, #0]
 8004f98:	ea40 0301 	orr.w	r3, r0, r1
 8004f9c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004f9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fa2:	689a      	ldr	r2, [r3, #8]
 8004fa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fa8:	691b      	ldr	r3, [r3, #16]
 8004faa:	431a      	orrs	r2, r3
 8004fac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fb0:	695b      	ldr	r3, [r3, #20]
 8004fb2:	431a      	orrs	r2, r3
 8004fb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fb8:	69db      	ldr	r3, [r3, #28]
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004fc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	68db      	ldr	r3, [r3, #12]
 8004fc8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004fcc:	f021 010c 	bic.w	r1, r1, #12
 8004fd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fd4:	681a      	ldr	r2, [r3, #0]
 8004fd6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004fda:	430b      	orrs	r3, r1
 8004fdc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004fde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	695b      	ldr	r3, [r3, #20]
 8004fe6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004fea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fee:	6999      	ldr	r1, [r3, #24]
 8004ff0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ff4:	681a      	ldr	r2, [r3, #0]
 8004ff6:	ea40 0301 	orr.w	r3, r0, r1
 8004ffa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005000:	681a      	ldr	r2, [r3, #0]
 8005002:	4b8f      	ldr	r3, [pc, #572]	@ (8005240 <UART_SetConfig+0x2cc>)
 8005004:	429a      	cmp	r2, r3
 8005006:	d005      	beq.n	8005014 <UART_SetConfig+0xa0>
 8005008:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800500c:	681a      	ldr	r2, [r3, #0]
 800500e:	4b8d      	ldr	r3, [pc, #564]	@ (8005244 <UART_SetConfig+0x2d0>)
 8005010:	429a      	cmp	r2, r3
 8005012:	d104      	bne.n	800501e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005014:	f7ff f948 	bl	80042a8 <HAL_RCC_GetPCLK2Freq>
 8005018:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800501c:	e003      	b.n	8005026 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800501e:	f7ff f92f 	bl	8004280 <HAL_RCC_GetPCLK1Freq>
 8005022:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005026:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800502a:	69db      	ldr	r3, [r3, #28]
 800502c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005030:	f040 810c 	bne.w	800524c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005034:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005038:	2200      	movs	r2, #0
 800503a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800503e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005042:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005046:	4622      	mov	r2, r4
 8005048:	462b      	mov	r3, r5
 800504a:	1891      	adds	r1, r2, r2
 800504c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800504e:	415b      	adcs	r3, r3
 8005050:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005052:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005056:	4621      	mov	r1, r4
 8005058:	eb12 0801 	adds.w	r8, r2, r1
 800505c:	4629      	mov	r1, r5
 800505e:	eb43 0901 	adc.w	r9, r3, r1
 8005062:	f04f 0200 	mov.w	r2, #0
 8005066:	f04f 0300 	mov.w	r3, #0
 800506a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800506e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005072:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005076:	4690      	mov	r8, r2
 8005078:	4699      	mov	r9, r3
 800507a:	4623      	mov	r3, r4
 800507c:	eb18 0303 	adds.w	r3, r8, r3
 8005080:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005084:	462b      	mov	r3, r5
 8005086:	eb49 0303 	adc.w	r3, r9, r3
 800508a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800508e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005092:	685b      	ldr	r3, [r3, #4]
 8005094:	2200      	movs	r2, #0
 8005096:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800509a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800509e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80050a2:	460b      	mov	r3, r1
 80050a4:	18db      	adds	r3, r3, r3
 80050a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80050a8:	4613      	mov	r3, r2
 80050aa:	eb42 0303 	adc.w	r3, r2, r3
 80050ae:	657b      	str	r3, [r7, #84]	@ 0x54
 80050b0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80050b4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80050b8:	f7fb fdce 	bl	8000c58 <__aeabi_uldivmod>
 80050bc:	4602      	mov	r2, r0
 80050be:	460b      	mov	r3, r1
 80050c0:	4b61      	ldr	r3, [pc, #388]	@ (8005248 <UART_SetConfig+0x2d4>)
 80050c2:	fba3 2302 	umull	r2, r3, r3, r2
 80050c6:	095b      	lsrs	r3, r3, #5
 80050c8:	011c      	lsls	r4, r3, #4
 80050ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80050ce:	2200      	movs	r2, #0
 80050d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80050d4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80050d8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80050dc:	4642      	mov	r2, r8
 80050de:	464b      	mov	r3, r9
 80050e0:	1891      	adds	r1, r2, r2
 80050e2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80050e4:	415b      	adcs	r3, r3
 80050e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80050e8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80050ec:	4641      	mov	r1, r8
 80050ee:	eb12 0a01 	adds.w	sl, r2, r1
 80050f2:	4649      	mov	r1, r9
 80050f4:	eb43 0b01 	adc.w	fp, r3, r1
 80050f8:	f04f 0200 	mov.w	r2, #0
 80050fc:	f04f 0300 	mov.w	r3, #0
 8005100:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005104:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005108:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800510c:	4692      	mov	sl, r2
 800510e:	469b      	mov	fp, r3
 8005110:	4643      	mov	r3, r8
 8005112:	eb1a 0303 	adds.w	r3, sl, r3
 8005116:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800511a:	464b      	mov	r3, r9
 800511c:	eb4b 0303 	adc.w	r3, fp, r3
 8005120:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005124:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	2200      	movs	r2, #0
 800512c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005130:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005134:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005138:	460b      	mov	r3, r1
 800513a:	18db      	adds	r3, r3, r3
 800513c:	643b      	str	r3, [r7, #64]	@ 0x40
 800513e:	4613      	mov	r3, r2
 8005140:	eb42 0303 	adc.w	r3, r2, r3
 8005144:	647b      	str	r3, [r7, #68]	@ 0x44
 8005146:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800514a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800514e:	f7fb fd83 	bl	8000c58 <__aeabi_uldivmod>
 8005152:	4602      	mov	r2, r0
 8005154:	460b      	mov	r3, r1
 8005156:	4611      	mov	r1, r2
 8005158:	4b3b      	ldr	r3, [pc, #236]	@ (8005248 <UART_SetConfig+0x2d4>)
 800515a:	fba3 2301 	umull	r2, r3, r3, r1
 800515e:	095b      	lsrs	r3, r3, #5
 8005160:	2264      	movs	r2, #100	@ 0x64
 8005162:	fb02 f303 	mul.w	r3, r2, r3
 8005166:	1acb      	subs	r3, r1, r3
 8005168:	00db      	lsls	r3, r3, #3
 800516a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800516e:	4b36      	ldr	r3, [pc, #216]	@ (8005248 <UART_SetConfig+0x2d4>)
 8005170:	fba3 2302 	umull	r2, r3, r3, r2
 8005174:	095b      	lsrs	r3, r3, #5
 8005176:	005b      	lsls	r3, r3, #1
 8005178:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800517c:	441c      	add	r4, r3
 800517e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005182:	2200      	movs	r2, #0
 8005184:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005188:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800518c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005190:	4642      	mov	r2, r8
 8005192:	464b      	mov	r3, r9
 8005194:	1891      	adds	r1, r2, r2
 8005196:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005198:	415b      	adcs	r3, r3
 800519a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800519c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80051a0:	4641      	mov	r1, r8
 80051a2:	1851      	adds	r1, r2, r1
 80051a4:	6339      	str	r1, [r7, #48]	@ 0x30
 80051a6:	4649      	mov	r1, r9
 80051a8:	414b      	adcs	r3, r1
 80051aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80051ac:	f04f 0200 	mov.w	r2, #0
 80051b0:	f04f 0300 	mov.w	r3, #0
 80051b4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80051b8:	4659      	mov	r1, fp
 80051ba:	00cb      	lsls	r3, r1, #3
 80051bc:	4651      	mov	r1, sl
 80051be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80051c2:	4651      	mov	r1, sl
 80051c4:	00ca      	lsls	r2, r1, #3
 80051c6:	4610      	mov	r0, r2
 80051c8:	4619      	mov	r1, r3
 80051ca:	4603      	mov	r3, r0
 80051cc:	4642      	mov	r2, r8
 80051ce:	189b      	adds	r3, r3, r2
 80051d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80051d4:	464b      	mov	r3, r9
 80051d6:	460a      	mov	r2, r1
 80051d8:	eb42 0303 	adc.w	r3, r2, r3
 80051dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80051e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	2200      	movs	r2, #0
 80051e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80051ec:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80051f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80051f4:	460b      	mov	r3, r1
 80051f6:	18db      	adds	r3, r3, r3
 80051f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80051fa:	4613      	mov	r3, r2
 80051fc:	eb42 0303 	adc.w	r3, r2, r3
 8005200:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005202:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005206:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800520a:	f7fb fd25 	bl	8000c58 <__aeabi_uldivmod>
 800520e:	4602      	mov	r2, r0
 8005210:	460b      	mov	r3, r1
 8005212:	4b0d      	ldr	r3, [pc, #52]	@ (8005248 <UART_SetConfig+0x2d4>)
 8005214:	fba3 1302 	umull	r1, r3, r3, r2
 8005218:	095b      	lsrs	r3, r3, #5
 800521a:	2164      	movs	r1, #100	@ 0x64
 800521c:	fb01 f303 	mul.w	r3, r1, r3
 8005220:	1ad3      	subs	r3, r2, r3
 8005222:	00db      	lsls	r3, r3, #3
 8005224:	3332      	adds	r3, #50	@ 0x32
 8005226:	4a08      	ldr	r2, [pc, #32]	@ (8005248 <UART_SetConfig+0x2d4>)
 8005228:	fba2 2303 	umull	r2, r3, r2, r3
 800522c:	095b      	lsrs	r3, r3, #5
 800522e:	f003 0207 	and.w	r2, r3, #7
 8005232:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4422      	add	r2, r4
 800523a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800523c:	e106      	b.n	800544c <UART_SetConfig+0x4d8>
 800523e:	bf00      	nop
 8005240:	40011000 	.word	0x40011000
 8005244:	40011400 	.word	0x40011400
 8005248:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800524c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005250:	2200      	movs	r2, #0
 8005252:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005256:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800525a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800525e:	4642      	mov	r2, r8
 8005260:	464b      	mov	r3, r9
 8005262:	1891      	adds	r1, r2, r2
 8005264:	6239      	str	r1, [r7, #32]
 8005266:	415b      	adcs	r3, r3
 8005268:	627b      	str	r3, [r7, #36]	@ 0x24
 800526a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800526e:	4641      	mov	r1, r8
 8005270:	1854      	adds	r4, r2, r1
 8005272:	4649      	mov	r1, r9
 8005274:	eb43 0501 	adc.w	r5, r3, r1
 8005278:	f04f 0200 	mov.w	r2, #0
 800527c:	f04f 0300 	mov.w	r3, #0
 8005280:	00eb      	lsls	r3, r5, #3
 8005282:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005286:	00e2      	lsls	r2, r4, #3
 8005288:	4614      	mov	r4, r2
 800528a:	461d      	mov	r5, r3
 800528c:	4643      	mov	r3, r8
 800528e:	18e3      	adds	r3, r4, r3
 8005290:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005294:	464b      	mov	r3, r9
 8005296:	eb45 0303 	adc.w	r3, r5, r3
 800529a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800529e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	2200      	movs	r2, #0
 80052a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80052aa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80052ae:	f04f 0200 	mov.w	r2, #0
 80052b2:	f04f 0300 	mov.w	r3, #0
 80052b6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80052ba:	4629      	mov	r1, r5
 80052bc:	008b      	lsls	r3, r1, #2
 80052be:	4621      	mov	r1, r4
 80052c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80052c4:	4621      	mov	r1, r4
 80052c6:	008a      	lsls	r2, r1, #2
 80052c8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80052cc:	f7fb fcc4 	bl	8000c58 <__aeabi_uldivmod>
 80052d0:	4602      	mov	r2, r0
 80052d2:	460b      	mov	r3, r1
 80052d4:	4b60      	ldr	r3, [pc, #384]	@ (8005458 <UART_SetConfig+0x4e4>)
 80052d6:	fba3 2302 	umull	r2, r3, r3, r2
 80052da:	095b      	lsrs	r3, r3, #5
 80052dc:	011c      	lsls	r4, r3, #4
 80052de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80052e2:	2200      	movs	r2, #0
 80052e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80052e8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80052ec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80052f0:	4642      	mov	r2, r8
 80052f2:	464b      	mov	r3, r9
 80052f4:	1891      	adds	r1, r2, r2
 80052f6:	61b9      	str	r1, [r7, #24]
 80052f8:	415b      	adcs	r3, r3
 80052fa:	61fb      	str	r3, [r7, #28]
 80052fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005300:	4641      	mov	r1, r8
 8005302:	1851      	adds	r1, r2, r1
 8005304:	6139      	str	r1, [r7, #16]
 8005306:	4649      	mov	r1, r9
 8005308:	414b      	adcs	r3, r1
 800530a:	617b      	str	r3, [r7, #20]
 800530c:	f04f 0200 	mov.w	r2, #0
 8005310:	f04f 0300 	mov.w	r3, #0
 8005314:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005318:	4659      	mov	r1, fp
 800531a:	00cb      	lsls	r3, r1, #3
 800531c:	4651      	mov	r1, sl
 800531e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005322:	4651      	mov	r1, sl
 8005324:	00ca      	lsls	r2, r1, #3
 8005326:	4610      	mov	r0, r2
 8005328:	4619      	mov	r1, r3
 800532a:	4603      	mov	r3, r0
 800532c:	4642      	mov	r2, r8
 800532e:	189b      	adds	r3, r3, r2
 8005330:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005334:	464b      	mov	r3, r9
 8005336:	460a      	mov	r2, r1
 8005338:	eb42 0303 	adc.w	r3, r2, r3
 800533c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005340:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005344:	685b      	ldr	r3, [r3, #4]
 8005346:	2200      	movs	r2, #0
 8005348:	67bb      	str	r3, [r7, #120]	@ 0x78
 800534a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800534c:	f04f 0200 	mov.w	r2, #0
 8005350:	f04f 0300 	mov.w	r3, #0
 8005354:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005358:	4649      	mov	r1, r9
 800535a:	008b      	lsls	r3, r1, #2
 800535c:	4641      	mov	r1, r8
 800535e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005362:	4641      	mov	r1, r8
 8005364:	008a      	lsls	r2, r1, #2
 8005366:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800536a:	f7fb fc75 	bl	8000c58 <__aeabi_uldivmod>
 800536e:	4602      	mov	r2, r0
 8005370:	460b      	mov	r3, r1
 8005372:	4611      	mov	r1, r2
 8005374:	4b38      	ldr	r3, [pc, #224]	@ (8005458 <UART_SetConfig+0x4e4>)
 8005376:	fba3 2301 	umull	r2, r3, r3, r1
 800537a:	095b      	lsrs	r3, r3, #5
 800537c:	2264      	movs	r2, #100	@ 0x64
 800537e:	fb02 f303 	mul.w	r3, r2, r3
 8005382:	1acb      	subs	r3, r1, r3
 8005384:	011b      	lsls	r3, r3, #4
 8005386:	3332      	adds	r3, #50	@ 0x32
 8005388:	4a33      	ldr	r2, [pc, #204]	@ (8005458 <UART_SetConfig+0x4e4>)
 800538a:	fba2 2303 	umull	r2, r3, r2, r3
 800538e:	095b      	lsrs	r3, r3, #5
 8005390:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005394:	441c      	add	r4, r3
 8005396:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800539a:	2200      	movs	r2, #0
 800539c:	673b      	str	r3, [r7, #112]	@ 0x70
 800539e:	677a      	str	r2, [r7, #116]	@ 0x74
 80053a0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80053a4:	4642      	mov	r2, r8
 80053a6:	464b      	mov	r3, r9
 80053a8:	1891      	adds	r1, r2, r2
 80053aa:	60b9      	str	r1, [r7, #8]
 80053ac:	415b      	adcs	r3, r3
 80053ae:	60fb      	str	r3, [r7, #12]
 80053b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80053b4:	4641      	mov	r1, r8
 80053b6:	1851      	adds	r1, r2, r1
 80053b8:	6039      	str	r1, [r7, #0]
 80053ba:	4649      	mov	r1, r9
 80053bc:	414b      	adcs	r3, r1
 80053be:	607b      	str	r3, [r7, #4]
 80053c0:	f04f 0200 	mov.w	r2, #0
 80053c4:	f04f 0300 	mov.w	r3, #0
 80053c8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80053cc:	4659      	mov	r1, fp
 80053ce:	00cb      	lsls	r3, r1, #3
 80053d0:	4651      	mov	r1, sl
 80053d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80053d6:	4651      	mov	r1, sl
 80053d8:	00ca      	lsls	r2, r1, #3
 80053da:	4610      	mov	r0, r2
 80053dc:	4619      	mov	r1, r3
 80053de:	4603      	mov	r3, r0
 80053e0:	4642      	mov	r2, r8
 80053e2:	189b      	adds	r3, r3, r2
 80053e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80053e6:	464b      	mov	r3, r9
 80053e8:	460a      	mov	r2, r1
 80053ea:	eb42 0303 	adc.w	r3, r2, r3
 80053ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80053f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	2200      	movs	r2, #0
 80053f8:	663b      	str	r3, [r7, #96]	@ 0x60
 80053fa:	667a      	str	r2, [r7, #100]	@ 0x64
 80053fc:	f04f 0200 	mov.w	r2, #0
 8005400:	f04f 0300 	mov.w	r3, #0
 8005404:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005408:	4649      	mov	r1, r9
 800540a:	008b      	lsls	r3, r1, #2
 800540c:	4641      	mov	r1, r8
 800540e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005412:	4641      	mov	r1, r8
 8005414:	008a      	lsls	r2, r1, #2
 8005416:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800541a:	f7fb fc1d 	bl	8000c58 <__aeabi_uldivmod>
 800541e:	4602      	mov	r2, r0
 8005420:	460b      	mov	r3, r1
 8005422:	4b0d      	ldr	r3, [pc, #52]	@ (8005458 <UART_SetConfig+0x4e4>)
 8005424:	fba3 1302 	umull	r1, r3, r3, r2
 8005428:	095b      	lsrs	r3, r3, #5
 800542a:	2164      	movs	r1, #100	@ 0x64
 800542c:	fb01 f303 	mul.w	r3, r1, r3
 8005430:	1ad3      	subs	r3, r2, r3
 8005432:	011b      	lsls	r3, r3, #4
 8005434:	3332      	adds	r3, #50	@ 0x32
 8005436:	4a08      	ldr	r2, [pc, #32]	@ (8005458 <UART_SetConfig+0x4e4>)
 8005438:	fba2 2303 	umull	r2, r3, r2, r3
 800543c:	095b      	lsrs	r3, r3, #5
 800543e:	f003 020f 	and.w	r2, r3, #15
 8005442:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4422      	add	r2, r4
 800544a:	609a      	str	r2, [r3, #8]
}
 800544c:	bf00      	nop
 800544e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005452:	46bd      	mov	sp, r7
 8005454:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005458:	51eb851f 	.word	0x51eb851f

0800545c <__cvt>:
 800545c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005460:	ec57 6b10 	vmov	r6, r7, d0
 8005464:	2f00      	cmp	r7, #0
 8005466:	460c      	mov	r4, r1
 8005468:	4619      	mov	r1, r3
 800546a:	463b      	mov	r3, r7
 800546c:	bfbb      	ittet	lt
 800546e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005472:	461f      	movlt	r7, r3
 8005474:	2300      	movge	r3, #0
 8005476:	232d      	movlt	r3, #45	@ 0x2d
 8005478:	700b      	strb	r3, [r1, #0]
 800547a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800547c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005480:	4691      	mov	r9, r2
 8005482:	f023 0820 	bic.w	r8, r3, #32
 8005486:	bfbc      	itt	lt
 8005488:	4632      	movlt	r2, r6
 800548a:	4616      	movlt	r6, r2
 800548c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005490:	d005      	beq.n	800549e <__cvt+0x42>
 8005492:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005496:	d100      	bne.n	800549a <__cvt+0x3e>
 8005498:	3401      	adds	r4, #1
 800549a:	2102      	movs	r1, #2
 800549c:	e000      	b.n	80054a0 <__cvt+0x44>
 800549e:	2103      	movs	r1, #3
 80054a0:	ab03      	add	r3, sp, #12
 80054a2:	9301      	str	r3, [sp, #4]
 80054a4:	ab02      	add	r3, sp, #8
 80054a6:	9300      	str	r3, [sp, #0]
 80054a8:	ec47 6b10 	vmov	d0, r6, r7
 80054ac:	4653      	mov	r3, sl
 80054ae:	4622      	mov	r2, r4
 80054b0:	f000 fe4a 	bl	8006148 <_dtoa_r>
 80054b4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80054b8:	4605      	mov	r5, r0
 80054ba:	d119      	bne.n	80054f0 <__cvt+0x94>
 80054bc:	f019 0f01 	tst.w	r9, #1
 80054c0:	d00e      	beq.n	80054e0 <__cvt+0x84>
 80054c2:	eb00 0904 	add.w	r9, r0, r4
 80054c6:	2200      	movs	r2, #0
 80054c8:	2300      	movs	r3, #0
 80054ca:	4630      	mov	r0, r6
 80054cc:	4639      	mov	r1, r7
 80054ce:	f7fb fb03 	bl	8000ad8 <__aeabi_dcmpeq>
 80054d2:	b108      	cbz	r0, 80054d8 <__cvt+0x7c>
 80054d4:	f8cd 900c 	str.w	r9, [sp, #12]
 80054d8:	2230      	movs	r2, #48	@ 0x30
 80054da:	9b03      	ldr	r3, [sp, #12]
 80054dc:	454b      	cmp	r3, r9
 80054de:	d31e      	bcc.n	800551e <__cvt+0xc2>
 80054e0:	9b03      	ldr	r3, [sp, #12]
 80054e2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80054e4:	1b5b      	subs	r3, r3, r5
 80054e6:	4628      	mov	r0, r5
 80054e8:	6013      	str	r3, [r2, #0]
 80054ea:	b004      	add	sp, #16
 80054ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054f0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80054f4:	eb00 0904 	add.w	r9, r0, r4
 80054f8:	d1e5      	bne.n	80054c6 <__cvt+0x6a>
 80054fa:	7803      	ldrb	r3, [r0, #0]
 80054fc:	2b30      	cmp	r3, #48	@ 0x30
 80054fe:	d10a      	bne.n	8005516 <__cvt+0xba>
 8005500:	2200      	movs	r2, #0
 8005502:	2300      	movs	r3, #0
 8005504:	4630      	mov	r0, r6
 8005506:	4639      	mov	r1, r7
 8005508:	f7fb fae6 	bl	8000ad8 <__aeabi_dcmpeq>
 800550c:	b918      	cbnz	r0, 8005516 <__cvt+0xba>
 800550e:	f1c4 0401 	rsb	r4, r4, #1
 8005512:	f8ca 4000 	str.w	r4, [sl]
 8005516:	f8da 3000 	ldr.w	r3, [sl]
 800551a:	4499      	add	r9, r3
 800551c:	e7d3      	b.n	80054c6 <__cvt+0x6a>
 800551e:	1c59      	adds	r1, r3, #1
 8005520:	9103      	str	r1, [sp, #12]
 8005522:	701a      	strb	r2, [r3, #0]
 8005524:	e7d9      	b.n	80054da <__cvt+0x7e>

08005526 <__exponent>:
 8005526:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005528:	2900      	cmp	r1, #0
 800552a:	bfba      	itte	lt
 800552c:	4249      	neglt	r1, r1
 800552e:	232d      	movlt	r3, #45	@ 0x2d
 8005530:	232b      	movge	r3, #43	@ 0x2b
 8005532:	2909      	cmp	r1, #9
 8005534:	7002      	strb	r2, [r0, #0]
 8005536:	7043      	strb	r3, [r0, #1]
 8005538:	dd29      	ble.n	800558e <__exponent+0x68>
 800553a:	f10d 0307 	add.w	r3, sp, #7
 800553e:	461d      	mov	r5, r3
 8005540:	270a      	movs	r7, #10
 8005542:	461a      	mov	r2, r3
 8005544:	fbb1 f6f7 	udiv	r6, r1, r7
 8005548:	fb07 1416 	mls	r4, r7, r6, r1
 800554c:	3430      	adds	r4, #48	@ 0x30
 800554e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005552:	460c      	mov	r4, r1
 8005554:	2c63      	cmp	r4, #99	@ 0x63
 8005556:	f103 33ff 	add.w	r3, r3, #4294967295
 800555a:	4631      	mov	r1, r6
 800555c:	dcf1      	bgt.n	8005542 <__exponent+0x1c>
 800555e:	3130      	adds	r1, #48	@ 0x30
 8005560:	1e94      	subs	r4, r2, #2
 8005562:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005566:	1c41      	adds	r1, r0, #1
 8005568:	4623      	mov	r3, r4
 800556a:	42ab      	cmp	r3, r5
 800556c:	d30a      	bcc.n	8005584 <__exponent+0x5e>
 800556e:	f10d 0309 	add.w	r3, sp, #9
 8005572:	1a9b      	subs	r3, r3, r2
 8005574:	42ac      	cmp	r4, r5
 8005576:	bf88      	it	hi
 8005578:	2300      	movhi	r3, #0
 800557a:	3302      	adds	r3, #2
 800557c:	4403      	add	r3, r0
 800557e:	1a18      	subs	r0, r3, r0
 8005580:	b003      	add	sp, #12
 8005582:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005584:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005588:	f801 6f01 	strb.w	r6, [r1, #1]!
 800558c:	e7ed      	b.n	800556a <__exponent+0x44>
 800558e:	2330      	movs	r3, #48	@ 0x30
 8005590:	3130      	adds	r1, #48	@ 0x30
 8005592:	7083      	strb	r3, [r0, #2]
 8005594:	70c1      	strb	r1, [r0, #3]
 8005596:	1d03      	adds	r3, r0, #4
 8005598:	e7f1      	b.n	800557e <__exponent+0x58>
	...

0800559c <_printf_float>:
 800559c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055a0:	b08d      	sub	sp, #52	@ 0x34
 80055a2:	460c      	mov	r4, r1
 80055a4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80055a8:	4616      	mov	r6, r2
 80055aa:	461f      	mov	r7, r3
 80055ac:	4605      	mov	r5, r0
 80055ae:	f000 fccb 	bl	8005f48 <_localeconv_r>
 80055b2:	6803      	ldr	r3, [r0, #0]
 80055b4:	9304      	str	r3, [sp, #16]
 80055b6:	4618      	mov	r0, r3
 80055b8:	f7fa fe62 	bl	8000280 <strlen>
 80055bc:	2300      	movs	r3, #0
 80055be:	930a      	str	r3, [sp, #40]	@ 0x28
 80055c0:	f8d8 3000 	ldr.w	r3, [r8]
 80055c4:	9005      	str	r0, [sp, #20]
 80055c6:	3307      	adds	r3, #7
 80055c8:	f023 0307 	bic.w	r3, r3, #7
 80055cc:	f103 0208 	add.w	r2, r3, #8
 80055d0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80055d4:	f8d4 b000 	ldr.w	fp, [r4]
 80055d8:	f8c8 2000 	str.w	r2, [r8]
 80055dc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80055e0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80055e4:	9307      	str	r3, [sp, #28]
 80055e6:	f8cd 8018 	str.w	r8, [sp, #24]
 80055ea:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80055ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80055f2:	4b9c      	ldr	r3, [pc, #624]	@ (8005864 <_printf_float+0x2c8>)
 80055f4:	f04f 32ff 	mov.w	r2, #4294967295
 80055f8:	f7fb faa0 	bl	8000b3c <__aeabi_dcmpun>
 80055fc:	bb70      	cbnz	r0, 800565c <_printf_float+0xc0>
 80055fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005602:	4b98      	ldr	r3, [pc, #608]	@ (8005864 <_printf_float+0x2c8>)
 8005604:	f04f 32ff 	mov.w	r2, #4294967295
 8005608:	f7fb fa7a 	bl	8000b00 <__aeabi_dcmple>
 800560c:	bb30      	cbnz	r0, 800565c <_printf_float+0xc0>
 800560e:	2200      	movs	r2, #0
 8005610:	2300      	movs	r3, #0
 8005612:	4640      	mov	r0, r8
 8005614:	4649      	mov	r1, r9
 8005616:	f7fb fa69 	bl	8000aec <__aeabi_dcmplt>
 800561a:	b110      	cbz	r0, 8005622 <_printf_float+0x86>
 800561c:	232d      	movs	r3, #45	@ 0x2d
 800561e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005622:	4a91      	ldr	r2, [pc, #580]	@ (8005868 <_printf_float+0x2cc>)
 8005624:	4b91      	ldr	r3, [pc, #580]	@ (800586c <_printf_float+0x2d0>)
 8005626:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800562a:	bf8c      	ite	hi
 800562c:	4690      	movhi	r8, r2
 800562e:	4698      	movls	r8, r3
 8005630:	2303      	movs	r3, #3
 8005632:	6123      	str	r3, [r4, #16]
 8005634:	f02b 0304 	bic.w	r3, fp, #4
 8005638:	6023      	str	r3, [r4, #0]
 800563a:	f04f 0900 	mov.w	r9, #0
 800563e:	9700      	str	r7, [sp, #0]
 8005640:	4633      	mov	r3, r6
 8005642:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005644:	4621      	mov	r1, r4
 8005646:	4628      	mov	r0, r5
 8005648:	f000 f9d2 	bl	80059f0 <_printf_common>
 800564c:	3001      	adds	r0, #1
 800564e:	f040 808d 	bne.w	800576c <_printf_float+0x1d0>
 8005652:	f04f 30ff 	mov.w	r0, #4294967295
 8005656:	b00d      	add	sp, #52	@ 0x34
 8005658:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800565c:	4642      	mov	r2, r8
 800565e:	464b      	mov	r3, r9
 8005660:	4640      	mov	r0, r8
 8005662:	4649      	mov	r1, r9
 8005664:	f7fb fa6a 	bl	8000b3c <__aeabi_dcmpun>
 8005668:	b140      	cbz	r0, 800567c <_printf_float+0xe0>
 800566a:	464b      	mov	r3, r9
 800566c:	2b00      	cmp	r3, #0
 800566e:	bfbc      	itt	lt
 8005670:	232d      	movlt	r3, #45	@ 0x2d
 8005672:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005676:	4a7e      	ldr	r2, [pc, #504]	@ (8005870 <_printf_float+0x2d4>)
 8005678:	4b7e      	ldr	r3, [pc, #504]	@ (8005874 <_printf_float+0x2d8>)
 800567a:	e7d4      	b.n	8005626 <_printf_float+0x8a>
 800567c:	6863      	ldr	r3, [r4, #4]
 800567e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005682:	9206      	str	r2, [sp, #24]
 8005684:	1c5a      	adds	r2, r3, #1
 8005686:	d13b      	bne.n	8005700 <_printf_float+0x164>
 8005688:	2306      	movs	r3, #6
 800568a:	6063      	str	r3, [r4, #4]
 800568c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005690:	2300      	movs	r3, #0
 8005692:	6022      	str	r2, [r4, #0]
 8005694:	9303      	str	r3, [sp, #12]
 8005696:	ab0a      	add	r3, sp, #40	@ 0x28
 8005698:	e9cd a301 	strd	sl, r3, [sp, #4]
 800569c:	ab09      	add	r3, sp, #36	@ 0x24
 800569e:	9300      	str	r3, [sp, #0]
 80056a0:	6861      	ldr	r1, [r4, #4]
 80056a2:	ec49 8b10 	vmov	d0, r8, r9
 80056a6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80056aa:	4628      	mov	r0, r5
 80056ac:	f7ff fed6 	bl	800545c <__cvt>
 80056b0:	9b06      	ldr	r3, [sp, #24]
 80056b2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80056b4:	2b47      	cmp	r3, #71	@ 0x47
 80056b6:	4680      	mov	r8, r0
 80056b8:	d129      	bne.n	800570e <_printf_float+0x172>
 80056ba:	1cc8      	adds	r0, r1, #3
 80056bc:	db02      	blt.n	80056c4 <_printf_float+0x128>
 80056be:	6863      	ldr	r3, [r4, #4]
 80056c0:	4299      	cmp	r1, r3
 80056c2:	dd41      	ble.n	8005748 <_printf_float+0x1ac>
 80056c4:	f1aa 0a02 	sub.w	sl, sl, #2
 80056c8:	fa5f fa8a 	uxtb.w	sl, sl
 80056cc:	3901      	subs	r1, #1
 80056ce:	4652      	mov	r2, sl
 80056d0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80056d4:	9109      	str	r1, [sp, #36]	@ 0x24
 80056d6:	f7ff ff26 	bl	8005526 <__exponent>
 80056da:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80056dc:	1813      	adds	r3, r2, r0
 80056de:	2a01      	cmp	r2, #1
 80056e0:	4681      	mov	r9, r0
 80056e2:	6123      	str	r3, [r4, #16]
 80056e4:	dc02      	bgt.n	80056ec <_printf_float+0x150>
 80056e6:	6822      	ldr	r2, [r4, #0]
 80056e8:	07d2      	lsls	r2, r2, #31
 80056ea:	d501      	bpl.n	80056f0 <_printf_float+0x154>
 80056ec:	3301      	adds	r3, #1
 80056ee:	6123      	str	r3, [r4, #16]
 80056f0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d0a2      	beq.n	800563e <_printf_float+0xa2>
 80056f8:	232d      	movs	r3, #45	@ 0x2d
 80056fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80056fe:	e79e      	b.n	800563e <_printf_float+0xa2>
 8005700:	9a06      	ldr	r2, [sp, #24]
 8005702:	2a47      	cmp	r2, #71	@ 0x47
 8005704:	d1c2      	bne.n	800568c <_printf_float+0xf0>
 8005706:	2b00      	cmp	r3, #0
 8005708:	d1c0      	bne.n	800568c <_printf_float+0xf0>
 800570a:	2301      	movs	r3, #1
 800570c:	e7bd      	b.n	800568a <_printf_float+0xee>
 800570e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005712:	d9db      	bls.n	80056cc <_printf_float+0x130>
 8005714:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005718:	d118      	bne.n	800574c <_printf_float+0x1b0>
 800571a:	2900      	cmp	r1, #0
 800571c:	6863      	ldr	r3, [r4, #4]
 800571e:	dd0b      	ble.n	8005738 <_printf_float+0x19c>
 8005720:	6121      	str	r1, [r4, #16]
 8005722:	b913      	cbnz	r3, 800572a <_printf_float+0x18e>
 8005724:	6822      	ldr	r2, [r4, #0]
 8005726:	07d0      	lsls	r0, r2, #31
 8005728:	d502      	bpl.n	8005730 <_printf_float+0x194>
 800572a:	3301      	adds	r3, #1
 800572c:	440b      	add	r3, r1
 800572e:	6123      	str	r3, [r4, #16]
 8005730:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005732:	f04f 0900 	mov.w	r9, #0
 8005736:	e7db      	b.n	80056f0 <_printf_float+0x154>
 8005738:	b913      	cbnz	r3, 8005740 <_printf_float+0x1a4>
 800573a:	6822      	ldr	r2, [r4, #0]
 800573c:	07d2      	lsls	r2, r2, #31
 800573e:	d501      	bpl.n	8005744 <_printf_float+0x1a8>
 8005740:	3302      	adds	r3, #2
 8005742:	e7f4      	b.n	800572e <_printf_float+0x192>
 8005744:	2301      	movs	r3, #1
 8005746:	e7f2      	b.n	800572e <_printf_float+0x192>
 8005748:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800574c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800574e:	4299      	cmp	r1, r3
 8005750:	db05      	blt.n	800575e <_printf_float+0x1c2>
 8005752:	6823      	ldr	r3, [r4, #0]
 8005754:	6121      	str	r1, [r4, #16]
 8005756:	07d8      	lsls	r0, r3, #31
 8005758:	d5ea      	bpl.n	8005730 <_printf_float+0x194>
 800575a:	1c4b      	adds	r3, r1, #1
 800575c:	e7e7      	b.n	800572e <_printf_float+0x192>
 800575e:	2900      	cmp	r1, #0
 8005760:	bfd4      	ite	le
 8005762:	f1c1 0202 	rsble	r2, r1, #2
 8005766:	2201      	movgt	r2, #1
 8005768:	4413      	add	r3, r2
 800576a:	e7e0      	b.n	800572e <_printf_float+0x192>
 800576c:	6823      	ldr	r3, [r4, #0]
 800576e:	055a      	lsls	r2, r3, #21
 8005770:	d407      	bmi.n	8005782 <_printf_float+0x1e6>
 8005772:	6923      	ldr	r3, [r4, #16]
 8005774:	4642      	mov	r2, r8
 8005776:	4631      	mov	r1, r6
 8005778:	4628      	mov	r0, r5
 800577a:	47b8      	blx	r7
 800577c:	3001      	adds	r0, #1
 800577e:	d12b      	bne.n	80057d8 <_printf_float+0x23c>
 8005780:	e767      	b.n	8005652 <_printf_float+0xb6>
 8005782:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005786:	f240 80dd 	bls.w	8005944 <_printf_float+0x3a8>
 800578a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800578e:	2200      	movs	r2, #0
 8005790:	2300      	movs	r3, #0
 8005792:	f7fb f9a1 	bl	8000ad8 <__aeabi_dcmpeq>
 8005796:	2800      	cmp	r0, #0
 8005798:	d033      	beq.n	8005802 <_printf_float+0x266>
 800579a:	4a37      	ldr	r2, [pc, #220]	@ (8005878 <_printf_float+0x2dc>)
 800579c:	2301      	movs	r3, #1
 800579e:	4631      	mov	r1, r6
 80057a0:	4628      	mov	r0, r5
 80057a2:	47b8      	blx	r7
 80057a4:	3001      	adds	r0, #1
 80057a6:	f43f af54 	beq.w	8005652 <_printf_float+0xb6>
 80057aa:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80057ae:	4543      	cmp	r3, r8
 80057b0:	db02      	blt.n	80057b8 <_printf_float+0x21c>
 80057b2:	6823      	ldr	r3, [r4, #0]
 80057b4:	07d8      	lsls	r0, r3, #31
 80057b6:	d50f      	bpl.n	80057d8 <_printf_float+0x23c>
 80057b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80057bc:	4631      	mov	r1, r6
 80057be:	4628      	mov	r0, r5
 80057c0:	47b8      	blx	r7
 80057c2:	3001      	adds	r0, #1
 80057c4:	f43f af45 	beq.w	8005652 <_printf_float+0xb6>
 80057c8:	f04f 0900 	mov.w	r9, #0
 80057cc:	f108 38ff 	add.w	r8, r8, #4294967295
 80057d0:	f104 0a1a 	add.w	sl, r4, #26
 80057d4:	45c8      	cmp	r8, r9
 80057d6:	dc09      	bgt.n	80057ec <_printf_float+0x250>
 80057d8:	6823      	ldr	r3, [r4, #0]
 80057da:	079b      	lsls	r3, r3, #30
 80057dc:	f100 8103 	bmi.w	80059e6 <_printf_float+0x44a>
 80057e0:	68e0      	ldr	r0, [r4, #12]
 80057e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80057e4:	4298      	cmp	r0, r3
 80057e6:	bfb8      	it	lt
 80057e8:	4618      	movlt	r0, r3
 80057ea:	e734      	b.n	8005656 <_printf_float+0xba>
 80057ec:	2301      	movs	r3, #1
 80057ee:	4652      	mov	r2, sl
 80057f0:	4631      	mov	r1, r6
 80057f2:	4628      	mov	r0, r5
 80057f4:	47b8      	blx	r7
 80057f6:	3001      	adds	r0, #1
 80057f8:	f43f af2b 	beq.w	8005652 <_printf_float+0xb6>
 80057fc:	f109 0901 	add.w	r9, r9, #1
 8005800:	e7e8      	b.n	80057d4 <_printf_float+0x238>
 8005802:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005804:	2b00      	cmp	r3, #0
 8005806:	dc39      	bgt.n	800587c <_printf_float+0x2e0>
 8005808:	4a1b      	ldr	r2, [pc, #108]	@ (8005878 <_printf_float+0x2dc>)
 800580a:	2301      	movs	r3, #1
 800580c:	4631      	mov	r1, r6
 800580e:	4628      	mov	r0, r5
 8005810:	47b8      	blx	r7
 8005812:	3001      	adds	r0, #1
 8005814:	f43f af1d 	beq.w	8005652 <_printf_float+0xb6>
 8005818:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800581c:	ea59 0303 	orrs.w	r3, r9, r3
 8005820:	d102      	bne.n	8005828 <_printf_float+0x28c>
 8005822:	6823      	ldr	r3, [r4, #0]
 8005824:	07d9      	lsls	r1, r3, #31
 8005826:	d5d7      	bpl.n	80057d8 <_printf_float+0x23c>
 8005828:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800582c:	4631      	mov	r1, r6
 800582e:	4628      	mov	r0, r5
 8005830:	47b8      	blx	r7
 8005832:	3001      	adds	r0, #1
 8005834:	f43f af0d 	beq.w	8005652 <_printf_float+0xb6>
 8005838:	f04f 0a00 	mov.w	sl, #0
 800583c:	f104 0b1a 	add.w	fp, r4, #26
 8005840:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005842:	425b      	negs	r3, r3
 8005844:	4553      	cmp	r3, sl
 8005846:	dc01      	bgt.n	800584c <_printf_float+0x2b0>
 8005848:	464b      	mov	r3, r9
 800584a:	e793      	b.n	8005774 <_printf_float+0x1d8>
 800584c:	2301      	movs	r3, #1
 800584e:	465a      	mov	r2, fp
 8005850:	4631      	mov	r1, r6
 8005852:	4628      	mov	r0, r5
 8005854:	47b8      	blx	r7
 8005856:	3001      	adds	r0, #1
 8005858:	f43f aefb 	beq.w	8005652 <_printf_float+0xb6>
 800585c:	f10a 0a01 	add.w	sl, sl, #1
 8005860:	e7ee      	b.n	8005840 <_printf_float+0x2a4>
 8005862:	bf00      	nop
 8005864:	7fefffff 	.word	0x7fefffff
 8005868:	0800820c 	.word	0x0800820c
 800586c:	08008208 	.word	0x08008208
 8005870:	08008214 	.word	0x08008214
 8005874:	08008210 	.word	0x08008210
 8005878:	08008218 	.word	0x08008218
 800587c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800587e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005882:	4553      	cmp	r3, sl
 8005884:	bfa8      	it	ge
 8005886:	4653      	movge	r3, sl
 8005888:	2b00      	cmp	r3, #0
 800588a:	4699      	mov	r9, r3
 800588c:	dc36      	bgt.n	80058fc <_printf_float+0x360>
 800588e:	f04f 0b00 	mov.w	fp, #0
 8005892:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005896:	f104 021a 	add.w	r2, r4, #26
 800589a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800589c:	9306      	str	r3, [sp, #24]
 800589e:	eba3 0309 	sub.w	r3, r3, r9
 80058a2:	455b      	cmp	r3, fp
 80058a4:	dc31      	bgt.n	800590a <_printf_float+0x36e>
 80058a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058a8:	459a      	cmp	sl, r3
 80058aa:	dc3a      	bgt.n	8005922 <_printf_float+0x386>
 80058ac:	6823      	ldr	r3, [r4, #0]
 80058ae:	07da      	lsls	r2, r3, #31
 80058b0:	d437      	bmi.n	8005922 <_printf_float+0x386>
 80058b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058b4:	ebaa 0903 	sub.w	r9, sl, r3
 80058b8:	9b06      	ldr	r3, [sp, #24]
 80058ba:	ebaa 0303 	sub.w	r3, sl, r3
 80058be:	4599      	cmp	r9, r3
 80058c0:	bfa8      	it	ge
 80058c2:	4699      	movge	r9, r3
 80058c4:	f1b9 0f00 	cmp.w	r9, #0
 80058c8:	dc33      	bgt.n	8005932 <_printf_float+0x396>
 80058ca:	f04f 0800 	mov.w	r8, #0
 80058ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80058d2:	f104 0b1a 	add.w	fp, r4, #26
 80058d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058d8:	ebaa 0303 	sub.w	r3, sl, r3
 80058dc:	eba3 0309 	sub.w	r3, r3, r9
 80058e0:	4543      	cmp	r3, r8
 80058e2:	f77f af79 	ble.w	80057d8 <_printf_float+0x23c>
 80058e6:	2301      	movs	r3, #1
 80058e8:	465a      	mov	r2, fp
 80058ea:	4631      	mov	r1, r6
 80058ec:	4628      	mov	r0, r5
 80058ee:	47b8      	blx	r7
 80058f0:	3001      	adds	r0, #1
 80058f2:	f43f aeae 	beq.w	8005652 <_printf_float+0xb6>
 80058f6:	f108 0801 	add.w	r8, r8, #1
 80058fa:	e7ec      	b.n	80058d6 <_printf_float+0x33a>
 80058fc:	4642      	mov	r2, r8
 80058fe:	4631      	mov	r1, r6
 8005900:	4628      	mov	r0, r5
 8005902:	47b8      	blx	r7
 8005904:	3001      	adds	r0, #1
 8005906:	d1c2      	bne.n	800588e <_printf_float+0x2f2>
 8005908:	e6a3      	b.n	8005652 <_printf_float+0xb6>
 800590a:	2301      	movs	r3, #1
 800590c:	4631      	mov	r1, r6
 800590e:	4628      	mov	r0, r5
 8005910:	9206      	str	r2, [sp, #24]
 8005912:	47b8      	blx	r7
 8005914:	3001      	adds	r0, #1
 8005916:	f43f ae9c 	beq.w	8005652 <_printf_float+0xb6>
 800591a:	9a06      	ldr	r2, [sp, #24]
 800591c:	f10b 0b01 	add.w	fp, fp, #1
 8005920:	e7bb      	b.n	800589a <_printf_float+0x2fe>
 8005922:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005926:	4631      	mov	r1, r6
 8005928:	4628      	mov	r0, r5
 800592a:	47b8      	blx	r7
 800592c:	3001      	adds	r0, #1
 800592e:	d1c0      	bne.n	80058b2 <_printf_float+0x316>
 8005930:	e68f      	b.n	8005652 <_printf_float+0xb6>
 8005932:	9a06      	ldr	r2, [sp, #24]
 8005934:	464b      	mov	r3, r9
 8005936:	4442      	add	r2, r8
 8005938:	4631      	mov	r1, r6
 800593a:	4628      	mov	r0, r5
 800593c:	47b8      	blx	r7
 800593e:	3001      	adds	r0, #1
 8005940:	d1c3      	bne.n	80058ca <_printf_float+0x32e>
 8005942:	e686      	b.n	8005652 <_printf_float+0xb6>
 8005944:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005948:	f1ba 0f01 	cmp.w	sl, #1
 800594c:	dc01      	bgt.n	8005952 <_printf_float+0x3b6>
 800594e:	07db      	lsls	r3, r3, #31
 8005950:	d536      	bpl.n	80059c0 <_printf_float+0x424>
 8005952:	2301      	movs	r3, #1
 8005954:	4642      	mov	r2, r8
 8005956:	4631      	mov	r1, r6
 8005958:	4628      	mov	r0, r5
 800595a:	47b8      	blx	r7
 800595c:	3001      	adds	r0, #1
 800595e:	f43f ae78 	beq.w	8005652 <_printf_float+0xb6>
 8005962:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005966:	4631      	mov	r1, r6
 8005968:	4628      	mov	r0, r5
 800596a:	47b8      	blx	r7
 800596c:	3001      	adds	r0, #1
 800596e:	f43f ae70 	beq.w	8005652 <_printf_float+0xb6>
 8005972:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005976:	2200      	movs	r2, #0
 8005978:	2300      	movs	r3, #0
 800597a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800597e:	f7fb f8ab 	bl	8000ad8 <__aeabi_dcmpeq>
 8005982:	b9c0      	cbnz	r0, 80059b6 <_printf_float+0x41a>
 8005984:	4653      	mov	r3, sl
 8005986:	f108 0201 	add.w	r2, r8, #1
 800598a:	4631      	mov	r1, r6
 800598c:	4628      	mov	r0, r5
 800598e:	47b8      	blx	r7
 8005990:	3001      	adds	r0, #1
 8005992:	d10c      	bne.n	80059ae <_printf_float+0x412>
 8005994:	e65d      	b.n	8005652 <_printf_float+0xb6>
 8005996:	2301      	movs	r3, #1
 8005998:	465a      	mov	r2, fp
 800599a:	4631      	mov	r1, r6
 800599c:	4628      	mov	r0, r5
 800599e:	47b8      	blx	r7
 80059a0:	3001      	adds	r0, #1
 80059a2:	f43f ae56 	beq.w	8005652 <_printf_float+0xb6>
 80059a6:	f108 0801 	add.w	r8, r8, #1
 80059aa:	45d0      	cmp	r8, sl
 80059ac:	dbf3      	blt.n	8005996 <_printf_float+0x3fa>
 80059ae:	464b      	mov	r3, r9
 80059b0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80059b4:	e6df      	b.n	8005776 <_printf_float+0x1da>
 80059b6:	f04f 0800 	mov.w	r8, #0
 80059ba:	f104 0b1a 	add.w	fp, r4, #26
 80059be:	e7f4      	b.n	80059aa <_printf_float+0x40e>
 80059c0:	2301      	movs	r3, #1
 80059c2:	4642      	mov	r2, r8
 80059c4:	e7e1      	b.n	800598a <_printf_float+0x3ee>
 80059c6:	2301      	movs	r3, #1
 80059c8:	464a      	mov	r2, r9
 80059ca:	4631      	mov	r1, r6
 80059cc:	4628      	mov	r0, r5
 80059ce:	47b8      	blx	r7
 80059d0:	3001      	adds	r0, #1
 80059d2:	f43f ae3e 	beq.w	8005652 <_printf_float+0xb6>
 80059d6:	f108 0801 	add.w	r8, r8, #1
 80059da:	68e3      	ldr	r3, [r4, #12]
 80059dc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80059de:	1a5b      	subs	r3, r3, r1
 80059e0:	4543      	cmp	r3, r8
 80059e2:	dcf0      	bgt.n	80059c6 <_printf_float+0x42a>
 80059e4:	e6fc      	b.n	80057e0 <_printf_float+0x244>
 80059e6:	f04f 0800 	mov.w	r8, #0
 80059ea:	f104 0919 	add.w	r9, r4, #25
 80059ee:	e7f4      	b.n	80059da <_printf_float+0x43e>

080059f0 <_printf_common>:
 80059f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059f4:	4616      	mov	r6, r2
 80059f6:	4698      	mov	r8, r3
 80059f8:	688a      	ldr	r2, [r1, #8]
 80059fa:	690b      	ldr	r3, [r1, #16]
 80059fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005a00:	4293      	cmp	r3, r2
 8005a02:	bfb8      	it	lt
 8005a04:	4613      	movlt	r3, r2
 8005a06:	6033      	str	r3, [r6, #0]
 8005a08:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005a0c:	4607      	mov	r7, r0
 8005a0e:	460c      	mov	r4, r1
 8005a10:	b10a      	cbz	r2, 8005a16 <_printf_common+0x26>
 8005a12:	3301      	adds	r3, #1
 8005a14:	6033      	str	r3, [r6, #0]
 8005a16:	6823      	ldr	r3, [r4, #0]
 8005a18:	0699      	lsls	r1, r3, #26
 8005a1a:	bf42      	ittt	mi
 8005a1c:	6833      	ldrmi	r3, [r6, #0]
 8005a1e:	3302      	addmi	r3, #2
 8005a20:	6033      	strmi	r3, [r6, #0]
 8005a22:	6825      	ldr	r5, [r4, #0]
 8005a24:	f015 0506 	ands.w	r5, r5, #6
 8005a28:	d106      	bne.n	8005a38 <_printf_common+0x48>
 8005a2a:	f104 0a19 	add.w	sl, r4, #25
 8005a2e:	68e3      	ldr	r3, [r4, #12]
 8005a30:	6832      	ldr	r2, [r6, #0]
 8005a32:	1a9b      	subs	r3, r3, r2
 8005a34:	42ab      	cmp	r3, r5
 8005a36:	dc26      	bgt.n	8005a86 <_printf_common+0x96>
 8005a38:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005a3c:	6822      	ldr	r2, [r4, #0]
 8005a3e:	3b00      	subs	r3, #0
 8005a40:	bf18      	it	ne
 8005a42:	2301      	movne	r3, #1
 8005a44:	0692      	lsls	r2, r2, #26
 8005a46:	d42b      	bmi.n	8005aa0 <_printf_common+0xb0>
 8005a48:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005a4c:	4641      	mov	r1, r8
 8005a4e:	4638      	mov	r0, r7
 8005a50:	47c8      	blx	r9
 8005a52:	3001      	adds	r0, #1
 8005a54:	d01e      	beq.n	8005a94 <_printf_common+0xa4>
 8005a56:	6823      	ldr	r3, [r4, #0]
 8005a58:	6922      	ldr	r2, [r4, #16]
 8005a5a:	f003 0306 	and.w	r3, r3, #6
 8005a5e:	2b04      	cmp	r3, #4
 8005a60:	bf02      	ittt	eq
 8005a62:	68e5      	ldreq	r5, [r4, #12]
 8005a64:	6833      	ldreq	r3, [r6, #0]
 8005a66:	1aed      	subeq	r5, r5, r3
 8005a68:	68a3      	ldr	r3, [r4, #8]
 8005a6a:	bf0c      	ite	eq
 8005a6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005a70:	2500      	movne	r5, #0
 8005a72:	4293      	cmp	r3, r2
 8005a74:	bfc4      	itt	gt
 8005a76:	1a9b      	subgt	r3, r3, r2
 8005a78:	18ed      	addgt	r5, r5, r3
 8005a7a:	2600      	movs	r6, #0
 8005a7c:	341a      	adds	r4, #26
 8005a7e:	42b5      	cmp	r5, r6
 8005a80:	d11a      	bne.n	8005ab8 <_printf_common+0xc8>
 8005a82:	2000      	movs	r0, #0
 8005a84:	e008      	b.n	8005a98 <_printf_common+0xa8>
 8005a86:	2301      	movs	r3, #1
 8005a88:	4652      	mov	r2, sl
 8005a8a:	4641      	mov	r1, r8
 8005a8c:	4638      	mov	r0, r7
 8005a8e:	47c8      	blx	r9
 8005a90:	3001      	adds	r0, #1
 8005a92:	d103      	bne.n	8005a9c <_printf_common+0xac>
 8005a94:	f04f 30ff 	mov.w	r0, #4294967295
 8005a98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a9c:	3501      	adds	r5, #1
 8005a9e:	e7c6      	b.n	8005a2e <_printf_common+0x3e>
 8005aa0:	18e1      	adds	r1, r4, r3
 8005aa2:	1c5a      	adds	r2, r3, #1
 8005aa4:	2030      	movs	r0, #48	@ 0x30
 8005aa6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005aaa:	4422      	add	r2, r4
 8005aac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005ab0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005ab4:	3302      	adds	r3, #2
 8005ab6:	e7c7      	b.n	8005a48 <_printf_common+0x58>
 8005ab8:	2301      	movs	r3, #1
 8005aba:	4622      	mov	r2, r4
 8005abc:	4641      	mov	r1, r8
 8005abe:	4638      	mov	r0, r7
 8005ac0:	47c8      	blx	r9
 8005ac2:	3001      	adds	r0, #1
 8005ac4:	d0e6      	beq.n	8005a94 <_printf_common+0xa4>
 8005ac6:	3601      	adds	r6, #1
 8005ac8:	e7d9      	b.n	8005a7e <_printf_common+0x8e>
	...

08005acc <_printf_i>:
 8005acc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ad0:	7e0f      	ldrb	r7, [r1, #24]
 8005ad2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005ad4:	2f78      	cmp	r7, #120	@ 0x78
 8005ad6:	4691      	mov	r9, r2
 8005ad8:	4680      	mov	r8, r0
 8005ada:	460c      	mov	r4, r1
 8005adc:	469a      	mov	sl, r3
 8005ade:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005ae2:	d807      	bhi.n	8005af4 <_printf_i+0x28>
 8005ae4:	2f62      	cmp	r7, #98	@ 0x62
 8005ae6:	d80a      	bhi.n	8005afe <_printf_i+0x32>
 8005ae8:	2f00      	cmp	r7, #0
 8005aea:	f000 80d1 	beq.w	8005c90 <_printf_i+0x1c4>
 8005aee:	2f58      	cmp	r7, #88	@ 0x58
 8005af0:	f000 80b8 	beq.w	8005c64 <_printf_i+0x198>
 8005af4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005af8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005afc:	e03a      	b.n	8005b74 <_printf_i+0xa8>
 8005afe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005b02:	2b15      	cmp	r3, #21
 8005b04:	d8f6      	bhi.n	8005af4 <_printf_i+0x28>
 8005b06:	a101      	add	r1, pc, #4	@ (adr r1, 8005b0c <_printf_i+0x40>)
 8005b08:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005b0c:	08005b65 	.word	0x08005b65
 8005b10:	08005b79 	.word	0x08005b79
 8005b14:	08005af5 	.word	0x08005af5
 8005b18:	08005af5 	.word	0x08005af5
 8005b1c:	08005af5 	.word	0x08005af5
 8005b20:	08005af5 	.word	0x08005af5
 8005b24:	08005b79 	.word	0x08005b79
 8005b28:	08005af5 	.word	0x08005af5
 8005b2c:	08005af5 	.word	0x08005af5
 8005b30:	08005af5 	.word	0x08005af5
 8005b34:	08005af5 	.word	0x08005af5
 8005b38:	08005c77 	.word	0x08005c77
 8005b3c:	08005ba3 	.word	0x08005ba3
 8005b40:	08005c31 	.word	0x08005c31
 8005b44:	08005af5 	.word	0x08005af5
 8005b48:	08005af5 	.word	0x08005af5
 8005b4c:	08005c99 	.word	0x08005c99
 8005b50:	08005af5 	.word	0x08005af5
 8005b54:	08005ba3 	.word	0x08005ba3
 8005b58:	08005af5 	.word	0x08005af5
 8005b5c:	08005af5 	.word	0x08005af5
 8005b60:	08005c39 	.word	0x08005c39
 8005b64:	6833      	ldr	r3, [r6, #0]
 8005b66:	1d1a      	adds	r2, r3, #4
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	6032      	str	r2, [r6, #0]
 8005b6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005b70:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005b74:	2301      	movs	r3, #1
 8005b76:	e09c      	b.n	8005cb2 <_printf_i+0x1e6>
 8005b78:	6833      	ldr	r3, [r6, #0]
 8005b7a:	6820      	ldr	r0, [r4, #0]
 8005b7c:	1d19      	adds	r1, r3, #4
 8005b7e:	6031      	str	r1, [r6, #0]
 8005b80:	0606      	lsls	r6, r0, #24
 8005b82:	d501      	bpl.n	8005b88 <_printf_i+0xbc>
 8005b84:	681d      	ldr	r5, [r3, #0]
 8005b86:	e003      	b.n	8005b90 <_printf_i+0xc4>
 8005b88:	0645      	lsls	r5, r0, #25
 8005b8a:	d5fb      	bpl.n	8005b84 <_printf_i+0xb8>
 8005b8c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005b90:	2d00      	cmp	r5, #0
 8005b92:	da03      	bge.n	8005b9c <_printf_i+0xd0>
 8005b94:	232d      	movs	r3, #45	@ 0x2d
 8005b96:	426d      	negs	r5, r5
 8005b98:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b9c:	4858      	ldr	r0, [pc, #352]	@ (8005d00 <_printf_i+0x234>)
 8005b9e:	230a      	movs	r3, #10
 8005ba0:	e011      	b.n	8005bc6 <_printf_i+0xfa>
 8005ba2:	6821      	ldr	r1, [r4, #0]
 8005ba4:	6833      	ldr	r3, [r6, #0]
 8005ba6:	0608      	lsls	r0, r1, #24
 8005ba8:	f853 5b04 	ldr.w	r5, [r3], #4
 8005bac:	d402      	bmi.n	8005bb4 <_printf_i+0xe8>
 8005bae:	0649      	lsls	r1, r1, #25
 8005bb0:	bf48      	it	mi
 8005bb2:	b2ad      	uxthmi	r5, r5
 8005bb4:	2f6f      	cmp	r7, #111	@ 0x6f
 8005bb6:	4852      	ldr	r0, [pc, #328]	@ (8005d00 <_printf_i+0x234>)
 8005bb8:	6033      	str	r3, [r6, #0]
 8005bba:	bf14      	ite	ne
 8005bbc:	230a      	movne	r3, #10
 8005bbe:	2308      	moveq	r3, #8
 8005bc0:	2100      	movs	r1, #0
 8005bc2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005bc6:	6866      	ldr	r6, [r4, #4]
 8005bc8:	60a6      	str	r6, [r4, #8]
 8005bca:	2e00      	cmp	r6, #0
 8005bcc:	db05      	blt.n	8005bda <_printf_i+0x10e>
 8005bce:	6821      	ldr	r1, [r4, #0]
 8005bd0:	432e      	orrs	r6, r5
 8005bd2:	f021 0104 	bic.w	r1, r1, #4
 8005bd6:	6021      	str	r1, [r4, #0]
 8005bd8:	d04b      	beq.n	8005c72 <_printf_i+0x1a6>
 8005bda:	4616      	mov	r6, r2
 8005bdc:	fbb5 f1f3 	udiv	r1, r5, r3
 8005be0:	fb03 5711 	mls	r7, r3, r1, r5
 8005be4:	5dc7      	ldrb	r7, [r0, r7]
 8005be6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005bea:	462f      	mov	r7, r5
 8005bec:	42bb      	cmp	r3, r7
 8005bee:	460d      	mov	r5, r1
 8005bf0:	d9f4      	bls.n	8005bdc <_printf_i+0x110>
 8005bf2:	2b08      	cmp	r3, #8
 8005bf4:	d10b      	bne.n	8005c0e <_printf_i+0x142>
 8005bf6:	6823      	ldr	r3, [r4, #0]
 8005bf8:	07df      	lsls	r7, r3, #31
 8005bfa:	d508      	bpl.n	8005c0e <_printf_i+0x142>
 8005bfc:	6923      	ldr	r3, [r4, #16]
 8005bfe:	6861      	ldr	r1, [r4, #4]
 8005c00:	4299      	cmp	r1, r3
 8005c02:	bfde      	ittt	le
 8005c04:	2330      	movle	r3, #48	@ 0x30
 8005c06:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005c0a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005c0e:	1b92      	subs	r2, r2, r6
 8005c10:	6122      	str	r2, [r4, #16]
 8005c12:	f8cd a000 	str.w	sl, [sp]
 8005c16:	464b      	mov	r3, r9
 8005c18:	aa03      	add	r2, sp, #12
 8005c1a:	4621      	mov	r1, r4
 8005c1c:	4640      	mov	r0, r8
 8005c1e:	f7ff fee7 	bl	80059f0 <_printf_common>
 8005c22:	3001      	adds	r0, #1
 8005c24:	d14a      	bne.n	8005cbc <_printf_i+0x1f0>
 8005c26:	f04f 30ff 	mov.w	r0, #4294967295
 8005c2a:	b004      	add	sp, #16
 8005c2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c30:	6823      	ldr	r3, [r4, #0]
 8005c32:	f043 0320 	orr.w	r3, r3, #32
 8005c36:	6023      	str	r3, [r4, #0]
 8005c38:	4832      	ldr	r0, [pc, #200]	@ (8005d04 <_printf_i+0x238>)
 8005c3a:	2778      	movs	r7, #120	@ 0x78
 8005c3c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005c40:	6823      	ldr	r3, [r4, #0]
 8005c42:	6831      	ldr	r1, [r6, #0]
 8005c44:	061f      	lsls	r7, r3, #24
 8005c46:	f851 5b04 	ldr.w	r5, [r1], #4
 8005c4a:	d402      	bmi.n	8005c52 <_printf_i+0x186>
 8005c4c:	065f      	lsls	r7, r3, #25
 8005c4e:	bf48      	it	mi
 8005c50:	b2ad      	uxthmi	r5, r5
 8005c52:	6031      	str	r1, [r6, #0]
 8005c54:	07d9      	lsls	r1, r3, #31
 8005c56:	bf44      	itt	mi
 8005c58:	f043 0320 	orrmi.w	r3, r3, #32
 8005c5c:	6023      	strmi	r3, [r4, #0]
 8005c5e:	b11d      	cbz	r5, 8005c68 <_printf_i+0x19c>
 8005c60:	2310      	movs	r3, #16
 8005c62:	e7ad      	b.n	8005bc0 <_printf_i+0xf4>
 8005c64:	4826      	ldr	r0, [pc, #152]	@ (8005d00 <_printf_i+0x234>)
 8005c66:	e7e9      	b.n	8005c3c <_printf_i+0x170>
 8005c68:	6823      	ldr	r3, [r4, #0]
 8005c6a:	f023 0320 	bic.w	r3, r3, #32
 8005c6e:	6023      	str	r3, [r4, #0]
 8005c70:	e7f6      	b.n	8005c60 <_printf_i+0x194>
 8005c72:	4616      	mov	r6, r2
 8005c74:	e7bd      	b.n	8005bf2 <_printf_i+0x126>
 8005c76:	6833      	ldr	r3, [r6, #0]
 8005c78:	6825      	ldr	r5, [r4, #0]
 8005c7a:	6961      	ldr	r1, [r4, #20]
 8005c7c:	1d18      	adds	r0, r3, #4
 8005c7e:	6030      	str	r0, [r6, #0]
 8005c80:	062e      	lsls	r6, r5, #24
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	d501      	bpl.n	8005c8a <_printf_i+0x1be>
 8005c86:	6019      	str	r1, [r3, #0]
 8005c88:	e002      	b.n	8005c90 <_printf_i+0x1c4>
 8005c8a:	0668      	lsls	r0, r5, #25
 8005c8c:	d5fb      	bpl.n	8005c86 <_printf_i+0x1ba>
 8005c8e:	8019      	strh	r1, [r3, #0]
 8005c90:	2300      	movs	r3, #0
 8005c92:	6123      	str	r3, [r4, #16]
 8005c94:	4616      	mov	r6, r2
 8005c96:	e7bc      	b.n	8005c12 <_printf_i+0x146>
 8005c98:	6833      	ldr	r3, [r6, #0]
 8005c9a:	1d1a      	adds	r2, r3, #4
 8005c9c:	6032      	str	r2, [r6, #0]
 8005c9e:	681e      	ldr	r6, [r3, #0]
 8005ca0:	6862      	ldr	r2, [r4, #4]
 8005ca2:	2100      	movs	r1, #0
 8005ca4:	4630      	mov	r0, r6
 8005ca6:	f7fa fa9b 	bl	80001e0 <memchr>
 8005caa:	b108      	cbz	r0, 8005cb0 <_printf_i+0x1e4>
 8005cac:	1b80      	subs	r0, r0, r6
 8005cae:	6060      	str	r0, [r4, #4]
 8005cb0:	6863      	ldr	r3, [r4, #4]
 8005cb2:	6123      	str	r3, [r4, #16]
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005cba:	e7aa      	b.n	8005c12 <_printf_i+0x146>
 8005cbc:	6923      	ldr	r3, [r4, #16]
 8005cbe:	4632      	mov	r2, r6
 8005cc0:	4649      	mov	r1, r9
 8005cc2:	4640      	mov	r0, r8
 8005cc4:	47d0      	blx	sl
 8005cc6:	3001      	adds	r0, #1
 8005cc8:	d0ad      	beq.n	8005c26 <_printf_i+0x15a>
 8005cca:	6823      	ldr	r3, [r4, #0]
 8005ccc:	079b      	lsls	r3, r3, #30
 8005cce:	d413      	bmi.n	8005cf8 <_printf_i+0x22c>
 8005cd0:	68e0      	ldr	r0, [r4, #12]
 8005cd2:	9b03      	ldr	r3, [sp, #12]
 8005cd4:	4298      	cmp	r0, r3
 8005cd6:	bfb8      	it	lt
 8005cd8:	4618      	movlt	r0, r3
 8005cda:	e7a6      	b.n	8005c2a <_printf_i+0x15e>
 8005cdc:	2301      	movs	r3, #1
 8005cde:	4632      	mov	r2, r6
 8005ce0:	4649      	mov	r1, r9
 8005ce2:	4640      	mov	r0, r8
 8005ce4:	47d0      	blx	sl
 8005ce6:	3001      	adds	r0, #1
 8005ce8:	d09d      	beq.n	8005c26 <_printf_i+0x15a>
 8005cea:	3501      	adds	r5, #1
 8005cec:	68e3      	ldr	r3, [r4, #12]
 8005cee:	9903      	ldr	r1, [sp, #12]
 8005cf0:	1a5b      	subs	r3, r3, r1
 8005cf2:	42ab      	cmp	r3, r5
 8005cf4:	dcf2      	bgt.n	8005cdc <_printf_i+0x210>
 8005cf6:	e7eb      	b.n	8005cd0 <_printf_i+0x204>
 8005cf8:	2500      	movs	r5, #0
 8005cfa:	f104 0619 	add.w	r6, r4, #25
 8005cfe:	e7f5      	b.n	8005cec <_printf_i+0x220>
 8005d00:	0800821a 	.word	0x0800821a
 8005d04:	0800822b 	.word	0x0800822b

08005d08 <std>:
 8005d08:	2300      	movs	r3, #0
 8005d0a:	b510      	push	{r4, lr}
 8005d0c:	4604      	mov	r4, r0
 8005d0e:	e9c0 3300 	strd	r3, r3, [r0]
 8005d12:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005d16:	6083      	str	r3, [r0, #8]
 8005d18:	8181      	strh	r1, [r0, #12]
 8005d1a:	6643      	str	r3, [r0, #100]	@ 0x64
 8005d1c:	81c2      	strh	r2, [r0, #14]
 8005d1e:	6183      	str	r3, [r0, #24]
 8005d20:	4619      	mov	r1, r3
 8005d22:	2208      	movs	r2, #8
 8005d24:	305c      	adds	r0, #92	@ 0x5c
 8005d26:	f000 f906 	bl	8005f36 <memset>
 8005d2a:	4b0d      	ldr	r3, [pc, #52]	@ (8005d60 <std+0x58>)
 8005d2c:	6263      	str	r3, [r4, #36]	@ 0x24
 8005d2e:	4b0d      	ldr	r3, [pc, #52]	@ (8005d64 <std+0x5c>)
 8005d30:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005d32:	4b0d      	ldr	r3, [pc, #52]	@ (8005d68 <std+0x60>)
 8005d34:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005d36:	4b0d      	ldr	r3, [pc, #52]	@ (8005d6c <std+0x64>)
 8005d38:	6323      	str	r3, [r4, #48]	@ 0x30
 8005d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8005d70 <std+0x68>)
 8005d3c:	6224      	str	r4, [r4, #32]
 8005d3e:	429c      	cmp	r4, r3
 8005d40:	d006      	beq.n	8005d50 <std+0x48>
 8005d42:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005d46:	4294      	cmp	r4, r2
 8005d48:	d002      	beq.n	8005d50 <std+0x48>
 8005d4a:	33d0      	adds	r3, #208	@ 0xd0
 8005d4c:	429c      	cmp	r4, r3
 8005d4e:	d105      	bne.n	8005d5c <std+0x54>
 8005d50:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005d54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d58:	f000 b96a 	b.w	8006030 <__retarget_lock_init_recursive>
 8005d5c:	bd10      	pop	{r4, pc}
 8005d5e:	bf00      	nop
 8005d60:	08005eb1 	.word	0x08005eb1
 8005d64:	08005ed3 	.word	0x08005ed3
 8005d68:	08005f0b 	.word	0x08005f0b
 8005d6c:	08005f2f 	.word	0x08005f2f
 8005d70:	20000330 	.word	0x20000330

08005d74 <stdio_exit_handler>:
 8005d74:	4a02      	ldr	r2, [pc, #8]	@ (8005d80 <stdio_exit_handler+0xc>)
 8005d76:	4903      	ldr	r1, [pc, #12]	@ (8005d84 <stdio_exit_handler+0x10>)
 8005d78:	4803      	ldr	r0, [pc, #12]	@ (8005d88 <stdio_exit_handler+0x14>)
 8005d7a:	f000 b869 	b.w	8005e50 <_fwalk_sglue>
 8005d7e:	bf00      	nop
 8005d80:	2000000c 	.word	0x2000000c
 8005d84:	08007969 	.word	0x08007969
 8005d88:	2000001c 	.word	0x2000001c

08005d8c <cleanup_stdio>:
 8005d8c:	6841      	ldr	r1, [r0, #4]
 8005d8e:	4b0c      	ldr	r3, [pc, #48]	@ (8005dc0 <cleanup_stdio+0x34>)
 8005d90:	4299      	cmp	r1, r3
 8005d92:	b510      	push	{r4, lr}
 8005d94:	4604      	mov	r4, r0
 8005d96:	d001      	beq.n	8005d9c <cleanup_stdio+0x10>
 8005d98:	f001 fde6 	bl	8007968 <_fflush_r>
 8005d9c:	68a1      	ldr	r1, [r4, #8]
 8005d9e:	4b09      	ldr	r3, [pc, #36]	@ (8005dc4 <cleanup_stdio+0x38>)
 8005da0:	4299      	cmp	r1, r3
 8005da2:	d002      	beq.n	8005daa <cleanup_stdio+0x1e>
 8005da4:	4620      	mov	r0, r4
 8005da6:	f001 fddf 	bl	8007968 <_fflush_r>
 8005daa:	68e1      	ldr	r1, [r4, #12]
 8005dac:	4b06      	ldr	r3, [pc, #24]	@ (8005dc8 <cleanup_stdio+0x3c>)
 8005dae:	4299      	cmp	r1, r3
 8005db0:	d004      	beq.n	8005dbc <cleanup_stdio+0x30>
 8005db2:	4620      	mov	r0, r4
 8005db4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005db8:	f001 bdd6 	b.w	8007968 <_fflush_r>
 8005dbc:	bd10      	pop	{r4, pc}
 8005dbe:	bf00      	nop
 8005dc0:	20000330 	.word	0x20000330
 8005dc4:	20000398 	.word	0x20000398
 8005dc8:	20000400 	.word	0x20000400

08005dcc <global_stdio_init.part.0>:
 8005dcc:	b510      	push	{r4, lr}
 8005dce:	4b0b      	ldr	r3, [pc, #44]	@ (8005dfc <global_stdio_init.part.0+0x30>)
 8005dd0:	4c0b      	ldr	r4, [pc, #44]	@ (8005e00 <global_stdio_init.part.0+0x34>)
 8005dd2:	4a0c      	ldr	r2, [pc, #48]	@ (8005e04 <global_stdio_init.part.0+0x38>)
 8005dd4:	601a      	str	r2, [r3, #0]
 8005dd6:	4620      	mov	r0, r4
 8005dd8:	2200      	movs	r2, #0
 8005dda:	2104      	movs	r1, #4
 8005ddc:	f7ff ff94 	bl	8005d08 <std>
 8005de0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005de4:	2201      	movs	r2, #1
 8005de6:	2109      	movs	r1, #9
 8005de8:	f7ff ff8e 	bl	8005d08 <std>
 8005dec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005df0:	2202      	movs	r2, #2
 8005df2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005df6:	2112      	movs	r1, #18
 8005df8:	f7ff bf86 	b.w	8005d08 <std>
 8005dfc:	20000468 	.word	0x20000468
 8005e00:	20000330 	.word	0x20000330
 8005e04:	08005d75 	.word	0x08005d75

08005e08 <__sfp_lock_acquire>:
 8005e08:	4801      	ldr	r0, [pc, #4]	@ (8005e10 <__sfp_lock_acquire+0x8>)
 8005e0a:	f000 b912 	b.w	8006032 <__retarget_lock_acquire_recursive>
 8005e0e:	bf00      	nop
 8005e10:	20000471 	.word	0x20000471

08005e14 <__sfp_lock_release>:
 8005e14:	4801      	ldr	r0, [pc, #4]	@ (8005e1c <__sfp_lock_release+0x8>)
 8005e16:	f000 b90d 	b.w	8006034 <__retarget_lock_release_recursive>
 8005e1a:	bf00      	nop
 8005e1c:	20000471 	.word	0x20000471

08005e20 <__sinit>:
 8005e20:	b510      	push	{r4, lr}
 8005e22:	4604      	mov	r4, r0
 8005e24:	f7ff fff0 	bl	8005e08 <__sfp_lock_acquire>
 8005e28:	6a23      	ldr	r3, [r4, #32]
 8005e2a:	b11b      	cbz	r3, 8005e34 <__sinit+0x14>
 8005e2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e30:	f7ff bff0 	b.w	8005e14 <__sfp_lock_release>
 8005e34:	4b04      	ldr	r3, [pc, #16]	@ (8005e48 <__sinit+0x28>)
 8005e36:	6223      	str	r3, [r4, #32]
 8005e38:	4b04      	ldr	r3, [pc, #16]	@ (8005e4c <__sinit+0x2c>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d1f5      	bne.n	8005e2c <__sinit+0xc>
 8005e40:	f7ff ffc4 	bl	8005dcc <global_stdio_init.part.0>
 8005e44:	e7f2      	b.n	8005e2c <__sinit+0xc>
 8005e46:	bf00      	nop
 8005e48:	08005d8d 	.word	0x08005d8d
 8005e4c:	20000468 	.word	0x20000468

08005e50 <_fwalk_sglue>:
 8005e50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e54:	4607      	mov	r7, r0
 8005e56:	4688      	mov	r8, r1
 8005e58:	4614      	mov	r4, r2
 8005e5a:	2600      	movs	r6, #0
 8005e5c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005e60:	f1b9 0901 	subs.w	r9, r9, #1
 8005e64:	d505      	bpl.n	8005e72 <_fwalk_sglue+0x22>
 8005e66:	6824      	ldr	r4, [r4, #0]
 8005e68:	2c00      	cmp	r4, #0
 8005e6a:	d1f7      	bne.n	8005e5c <_fwalk_sglue+0xc>
 8005e6c:	4630      	mov	r0, r6
 8005e6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e72:	89ab      	ldrh	r3, [r5, #12]
 8005e74:	2b01      	cmp	r3, #1
 8005e76:	d907      	bls.n	8005e88 <_fwalk_sglue+0x38>
 8005e78:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005e7c:	3301      	adds	r3, #1
 8005e7e:	d003      	beq.n	8005e88 <_fwalk_sglue+0x38>
 8005e80:	4629      	mov	r1, r5
 8005e82:	4638      	mov	r0, r7
 8005e84:	47c0      	blx	r8
 8005e86:	4306      	orrs	r6, r0
 8005e88:	3568      	adds	r5, #104	@ 0x68
 8005e8a:	e7e9      	b.n	8005e60 <_fwalk_sglue+0x10>

08005e8c <iprintf>:
 8005e8c:	b40f      	push	{r0, r1, r2, r3}
 8005e8e:	b507      	push	{r0, r1, r2, lr}
 8005e90:	4906      	ldr	r1, [pc, #24]	@ (8005eac <iprintf+0x20>)
 8005e92:	ab04      	add	r3, sp, #16
 8005e94:	6808      	ldr	r0, [r1, #0]
 8005e96:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e9a:	6881      	ldr	r1, [r0, #8]
 8005e9c:	9301      	str	r3, [sp, #4]
 8005e9e:	f001 fbc7 	bl	8007630 <_vfiprintf_r>
 8005ea2:	b003      	add	sp, #12
 8005ea4:	f85d eb04 	ldr.w	lr, [sp], #4
 8005ea8:	b004      	add	sp, #16
 8005eaa:	4770      	bx	lr
 8005eac:	20000018 	.word	0x20000018

08005eb0 <__sread>:
 8005eb0:	b510      	push	{r4, lr}
 8005eb2:	460c      	mov	r4, r1
 8005eb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005eb8:	f000 f86c 	bl	8005f94 <_read_r>
 8005ebc:	2800      	cmp	r0, #0
 8005ebe:	bfab      	itete	ge
 8005ec0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005ec2:	89a3      	ldrhlt	r3, [r4, #12]
 8005ec4:	181b      	addge	r3, r3, r0
 8005ec6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005eca:	bfac      	ite	ge
 8005ecc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005ece:	81a3      	strhlt	r3, [r4, #12]
 8005ed0:	bd10      	pop	{r4, pc}

08005ed2 <__swrite>:
 8005ed2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ed6:	461f      	mov	r7, r3
 8005ed8:	898b      	ldrh	r3, [r1, #12]
 8005eda:	05db      	lsls	r3, r3, #23
 8005edc:	4605      	mov	r5, r0
 8005ede:	460c      	mov	r4, r1
 8005ee0:	4616      	mov	r6, r2
 8005ee2:	d505      	bpl.n	8005ef0 <__swrite+0x1e>
 8005ee4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ee8:	2302      	movs	r3, #2
 8005eea:	2200      	movs	r2, #0
 8005eec:	f000 f840 	bl	8005f70 <_lseek_r>
 8005ef0:	89a3      	ldrh	r3, [r4, #12]
 8005ef2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005ef6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005efa:	81a3      	strh	r3, [r4, #12]
 8005efc:	4632      	mov	r2, r6
 8005efe:	463b      	mov	r3, r7
 8005f00:	4628      	mov	r0, r5
 8005f02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005f06:	f000 b857 	b.w	8005fb8 <_write_r>

08005f0a <__sseek>:
 8005f0a:	b510      	push	{r4, lr}
 8005f0c:	460c      	mov	r4, r1
 8005f0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f12:	f000 f82d 	bl	8005f70 <_lseek_r>
 8005f16:	1c43      	adds	r3, r0, #1
 8005f18:	89a3      	ldrh	r3, [r4, #12]
 8005f1a:	bf15      	itete	ne
 8005f1c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005f1e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005f22:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005f26:	81a3      	strheq	r3, [r4, #12]
 8005f28:	bf18      	it	ne
 8005f2a:	81a3      	strhne	r3, [r4, #12]
 8005f2c:	bd10      	pop	{r4, pc}

08005f2e <__sclose>:
 8005f2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f32:	f000 b80d 	b.w	8005f50 <_close_r>

08005f36 <memset>:
 8005f36:	4402      	add	r2, r0
 8005f38:	4603      	mov	r3, r0
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d100      	bne.n	8005f40 <memset+0xa>
 8005f3e:	4770      	bx	lr
 8005f40:	f803 1b01 	strb.w	r1, [r3], #1
 8005f44:	e7f9      	b.n	8005f3a <memset+0x4>
	...

08005f48 <_localeconv_r>:
 8005f48:	4800      	ldr	r0, [pc, #0]	@ (8005f4c <_localeconv_r+0x4>)
 8005f4a:	4770      	bx	lr
 8005f4c:	20000158 	.word	0x20000158

08005f50 <_close_r>:
 8005f50:	b538      	push	{r3, r4, r5, lr}
 8005f52:	4d06      	ldr	r5, [pc, #24]	@ (8005f6c <_close_r+0x1c>)
 8005f54:	2300      	movs	r3, #0
 8005f56:	4604      	mov	r4, r0
 8005f58:	4608      	mov	r0, r1
 8005f5a:	602b      	str	r3, [r5, #0]
 8005f5c:	f7fb fdd7 	bl	8001b0e <_close>
 8005f60:	1c43      	adds	r3, r0, #1
 8005f62:	d102      	bne.n	8005f6a <_close_r+0x1a>
 8005f64:	682b      	ldr	r3, [r5, #0]
 8005f66:	b103      	cbz	r3, 8005f6a <_close_r+0x1a>
 8005f68:	6023      	str	r3, [r4, #0]
 8005f6a:	bd38      	pop	{r3, r4, r5, pc}
 8005f6c:	2000046c 	.word	0x2000046c

08005f70 <_lseek_r>:
 8005f70:	b538      	push	{r3, r4, r5, lr}
 8005f72:	4d07      	ldr	r5, [pc, #28]	@ (8005f90 <_lseek_r+0x20>)
 8005f74:	4604      	mov	r4, r0
 8005f76:	4608      	mov	r0, r1
 8005f78:	4611      	mov	r1, r2
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	602a      	str	r2, [r5, #0]
 8005f7e:	461a      	mov	r2, r3
 8005f80:	f7fb fdec 	bl	8001b5c <_lseek>
 8005f84:	1c43      	adds	r3, r0, #1
 8005f86:	d102      	bne.n	8005f8e <_lseek_r+0x1e>
 8005f88:	682b      	ldr	r3, [r5, #0]
 8005f8a:	b103      	cbz	r3, 8005f8e <_lseek_r+0x1e>
 8005f8c:	6023      	str	r3, [r4, #0]
 8005f8e:	bd38      	pop	{r3, r4, r5, pc}
 8005f90:	2000046c 	.word	0x2000046c

08005f94 <_read_r>:
 8005f94:	b538      	push	{r3, r4, r5, lr}
 8005f96:	4d07      	ldr	r5, [pc, #28]	@ (8005fb4 <_read_r+0x20>)
 8005f98:	4604      	mov	r4, r0
 8005f9a:	4608      	mov	r0, r1
 8005f9c:	4611      	mov	r1, r2
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	602a      	str	r2, [r5, #0]
 8005fa2:	461a      	mov	r2, r3
 8005fa4:	f7fb fd96 	bl	8001ad4 <_read>
 8005fa8:	1c43      	adds	r3, r0, #1
 8005faa:	d102      	bne.n	8005fb2 <_read_r+0x1e>
 8005fac:	682b      	ldr	r3, [r5, #0]
 8005fae:	b103      	cbz	r3, 8005fb2 <_read_r+0x1e>
 8005fb0:	6023      	str	r3, [r4, #0]
 8005fb2:	bd38      	pop	{r3, r4, r5, pc}
 8005fb4:	2000046c 	.word	0x2000046c

08005fb8 <_write_r>:
 8005fb8:	b538      	push	{r3, r4, r5, lr}
 8005fba:	4d07      	ldr	r5, [pc, #28]	@ (8005fd8 <_write_r+0x20>)
 8005fbc:	4604      	mov	r4, r0
 8005fbe:	4608      	mov	r0, r1
 8005fc0:	4611      	mov	r1, r2
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	602a      	str	r2, [r5, #0]
 8005fc6:	461a      	mov	r2, r3
 8005fc8:	f7fa ffdc 	bl	8000f84 <_write>
 8005fcc:	1c43      	adds	r3, r0, #1
 8005fce:	d102      	bne.n	8005fd6 <_write_r+0x1e>
 8005fd0:	682b      	ldr	r3, [r5, #0]
 8005fd2:	b103      	cbz	r3, 8005fd6 <_write_r+0x1e>
 8005fd4:	6023      	str	r3, [r4, #0]
 8005fd6:	bd38      	pop	{r3, r4, r5, pc}
 8005fd8:	2000046c 	.word	0x2000046c

08005fdc <__errno>:
 8005fdc:	4b01      	ldr	r3, [pc, #4]	@ (8005fe4 <__errno+0x8>)
 8005fde:	6818      	ldr	r0, [r3, #0]
 8005fe0:	4770      	bx	lr
 8005fe2:	bf00      	nop
 8005fe4:	20000018 	.word	0x20000018

08005fe8 <__libc_init_array>:
 8005fe8:	b570      	push	{r4, r5, r6, lr}
 8005fea:	4d0d      	ldr	r5, [pc, #52]	@ (8006020 <__libc_init_array+0x38>)
 8005fec:	4c0d      	ldr	r4, [pc, #52]	@ (8006024 <__libc_init_array+0x3c>)
 8005fee:	1b64      	subs	r4, r4, r5
 8005ff0:	10a4      	asrs	r4, r4, #2
 8005ff2:	2600      	movs	r6, #0
 8005ff4:	42a6      	cmp	r6, r4
 8005ff6:	d109      	bne.n	800600c <__libc_init_array+0x24>
 8005ff8:	4d0b      	ldr	r5, [pc, #44]	@ (8006028 <__libc_init_array+0x40>)
 8005ffa:	4c0c      	ldr	r4, [pc, #48]	@ (800602c <__libc_init_array+0x44>)
 8005ffc:	f002 f8c2 	bl	8008184 <_init>
 8006000:	1b64      	subs	r4, r4, r5
 8006002:	10a4      	asrs	r4, r4, #2
 8006004:	2600      	movs	r6, #0
 8006006:	42a6      	cmp	r6, r4
 8006008:	d105      	bne.n	8006016 <__libc_init_array+0x2e>
 800600a:	bd70      	pop	{r4, r5, r6, pc}
 800600c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006010:	4798      	blx	r3
 8006012:	3601      	adds	r6, #1
 8006014:	e7ee      	b.n	8005ff4 <__libc_init_array+0xc>
 8006016:	f855 3b04 	ldr.w	r3, [r5], #4
 800601a:	4798      	blx	r3
 800601c:	3601      	adds	r6, #1
 800601e:	e7f2      	b.n	8006006 <__libc_init_array+0x1e>
 8006020:	08008584 	.word	0x08008584
 8006024:	08008584 	.word	0x08008584
 8006028:	08008584 	.word	0x08008584
 800602c:	08008588 	.word	0x08008588

08006030 <__retarget_lock_init_recursive>:
 8006030:	4770      	bx	lr

08006032 <__retarget_lock_acquire_recursive>:
 8006032:	4770      	bx	lr

08006034 <__retarget_lock_release_recursive>:
 8006034:	4770      	bx	lr

08006036 <quorem>:
 8006036:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800603a:	6903      	ldr	r3, [r0, #16]
 800603c:	690c      	ldr	r4, [r1, #16]
 800603e:	42a3      	cmp	r3, r4
 8006040:	4607      	mov	r7, r0
 8006042:	db7e      	blt.n	8006142 <quorem+0x10c>
 8006044:	3c01      	subs	r4, #1
 8006046:	f101 0814 	add.w	r8, r1, #20
 800604a:	00a3      	lsls	r3, r4, #2
 800604c:	f100 0514 	add.w	r5, r0, #20
 8006050:	9300      	str	r3, [sp, #0]
 8006052:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006056:	9301      	str	r3, [sp, #4]
 8006058:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800605c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006060:	3301      	adds	r3, #1
 8006062:	429a      	cmp	r2, r3
 8006064:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006068:	fbb2 f6f3 	udiv	r6, r2, r3
 800606c:	d32e      	bcc.n	80060cc <quorem+0x96>
 800606e:	f04f 0a00 	mov.w	sl, #0
 8006072:	46c4      	mov	ip, r8
 8006074:	46ae      	mov	lr, r5
 8006076:	46d3      	mov	fp, sl
 8006078:	f85c 3b04 	ldr.w	r3, [ip], #4
 800607c:	b298      	uxth	r0, r3
 800607e:	fb06 a000 	mla	r0, r6, r0, sl
 8006082:	0c02      	lsrs	r2, r0, #16
 8006084:	0c1b      	lsrs	r3, r3, #16
 8006086:	fb06 2303 	mla	r3, r6, r3, r2
 800608a:	f8de 2000 	ldr.w	r2, [lr]
 800608e:	b280      	uxth	r0, r0
 8006090:	b292      	uxth	r2, r2
 8006092:	1a12      	subs	r2, r2, r0
 8006094:	445a      	add	r2, fp
 8006096:	f8de 0000 	ldr.w	r0, [lr]
 800609a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800609e:	b29b      	uxth	r3, r3
 80060a0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80060a4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80060a8:	b292      	uxth	r2, r2
 80060aa:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80060ae:	45e1      	cmp	r9, ip
 80060b0:	f84e 2b04 	str.w	r2, [lr], #4
 80060b4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80060b8:	d2de      	bcs.n	8006078 <quorem+0x42>
 80060ba:	9b00      	ldr	r3, [sp, #0]
 80060bc:	58eb      	ldr	r3, [r5, r3]
 80060be:	b92b      	cbnz	r3, 80060cc <quorem+0x96>
 80060c0:	9b01      	ldr	r3, [sp, #4]
 80060c2:	3b04      	subs	r3, #4
 80060c4:	429d      	cmp	r5, r3
 80060c6:	461a      	mov	r2, r3
 80060c8:	d32f      	bcc.n	800612a <quorem+0xf4>
 80060ca:	613c      	str	r4, [r7, #16]
 80060cc:	4638      	mov	r0, r7
 80060ce:	f001 f97d 	bl	80073cc <__mcmp>
 80060d2:	2800      	cmp	r0, #0
 80060d4:	db25      	blt.n	8006122 <quorem+0xec>
 80060d6:	4629      	mov	r1, r5
 80060d8:	2000      	movs	r0, #0
 80060da:	f858 2b04 	ldr.w	r2, [r8], #4
 80060de:	f8d1 c000 	ldr.w	ip, [r1]
 80060e2:	fa1f fe82 	uxth.w	lr, r2
 80060e6:	fa1f f38c 	uxth.w	r3, ip
 80060ea:	eba3 030e 	sub.w	r3, r3, lr
 80060ee:	4403      	add	r3, r0
 80060f0:	0c12      	lsrs	r2, r2, #16
 80060f2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80060f6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80060fa:	b29b      	uxth	r3, r3
 80060fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006100:	45c1      	cmp	r9, r8
 8006102:	f841 3b04 	str.w	r3, [r1], #4
 8006106:	ea4f 4022 	mov.w	r0, r2, asr #16
 800610a:	d2e6      	bcs.n	80060da <quorem+0xa4>
 800610c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006110:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006114:	b922      	cbnz	r2, 8006120 <quorem+0xea>
 8006116:	3b04      	subs	r3, #4
 8006118:	429d      	cmp	r5, r3
 800611a:	461a      	mov	r2, r3
 800611c:	d30b      	bcc.n	8006136 <quorem+0x100>
 800611e:	613c      	str	r4, [r7, #16]
 8006120:	3601      	adds	r6, #1
 8006122:	4630      	mov	r0, r6
 8006124:	b003      	add	sp, #12
 8006126:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800612a:	6812      	ldr	r2, [r2, #0]
 800612c:	3b04      	subs	r3, #4
 800612e:	2a00      	cmp	r2, #0
 8006130:	d1cb      	bne.n	80060ca <quorem+0x94>
 8006132:	3c01      	subs	r4, #1
 8006134:	e7c6      	b.n	80060c4 <quorem+0x8e>
 8006136:	6812      	ldr	r2, [r2, #0]
 8006138:	3b04      	subs	r3, #4
 800613a:	2a00      	cmp	r2, #0
 800613c:	d1ef      	bne.n	800611e <quorem+0xe8>
 800613e:	3c01      	subs	r4, #1
 8006140:	e7ea      	b.n	8006118 <quorem+0xe2>
 8006142:	2000      	movs	r0, #0
 8006144:	e7ee      	b.n	8006124 <quorem+0xee>
	...

08006148 <_dtoa_r>:
 8006148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800614c:	69c7      	ldr	r7, [r0, #28]
 800614e:	b097      	sub	sp, #92	@ 0x5c
 8006150:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006154:	ec55 4b10 	vmov	r4, r5, d0
 8006158:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800615a:	9107      	str	r1, [sp, #28]
 800615c:	4681      	mov	r9, r0
 800615e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006160:	9311      	str	r3, [sp, #68]	@ 0x44
 8006162:	b97f      	cbnz	r7, 8006184 <_dtoa_r+0x3c>
 8006164:	2010      	movs	r0, #16
 8006166:	f000 fe09 	bl	8006d7c <malloc>
 800616a:	4602      	mov	r2, r0
 800616c:	f8c9 001c 	str.w	r0, [r9, #28]
 8006170:	b920      	cbnz	r0, 800617c <_dtoa_r+0x34>
 8006172:	4ba9      	ldr	r3, [pc, #676]	@ (8006418 <_dtoa_r+0x2d0>)
 8006174:	21ef      	movs	r1, #239	@ 0xef
 8006176:	48a9      	ldr	r0, [pc, #676]	@ (800641c <_dtoa_r+0x2d4>)
 8006178:	f001 fcd0 	bl	8007b1c <__assert_func>
 800617c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006180:	6007      	str	r7, [r0, #0]
 8006182:	60c7      	str	r7, [r0, #12]
 8006184:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006188:	6819      	ldr	r1, [r3, #0]
 800618a:	b159      	cbz	r1, 80061a4 <_dtoa_r+0x5c>
 800618c:	685a      	ldr	r2, [r3, #4]
 800618e:	604a      	str	r2, [r1, #4]
 8006190:	2301      	movs	r3, #1
 8006192:	4093      	lsls	r3, r2
 8006194:	608b      	str	r3, [r1, #8]
 8006196:	4648      	mov	r0, r9
 8006198:	f000 fee6 	bl	8006f68 <_Bfree>
 800619c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80061a0:	2200      	movs	r2, #0
 80061a2:	601a      	str	r2, [r3, #0]
 80061a4:	1e2b      	subs	r3, r5, #0
 80061a6:	bfb9      	ittee	lt
 80061a8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80061ac:	9305      	strlt	r3, [sp, #20]
 80061ae:	2300      	movge	r3, #0
 80061b0:	6033      	strge	r3, [r6, #0]
 80061b2:	9f05      	ldr	r7, [sp, #20]
 80061b4:	4b9a      	ldr	r3, [pc, #616]	@ (8006420 <_dtoa_r+0x2d8>)
 80061b6:	bfbc      	itt	lt
 80061b8:	2201      	movlt	r2, #1
 80061ba:	6032      	strlt	r2, [r6, #0]
 80061bc:	43bb      	bics	r3, r7
 80061be:	d112      	bne.n	80061e6 <_dtoa_r+0x9e>
 80061c0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80061c2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80061c6:	6013      	str	r3, [r2, #0]
 80061c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80061cc:	4323      	orrs	r3, r4
 80061ce:	f000 855a 	beq.w	8006c86 <_dtoa_r+0xb3e>
 80061d2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80061d4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006434 <_dtoa_r+0x2ec>
 80061d8:	2b00      	cmp	r3, #0
 80061da:	f000 855c 	beq.w	8006c96 <_dtoa_r+0xb4e>
 80061de:	f10a 0303 	add.w	r3, sl, #3
 80061e2:	f000 bd56 	b.w	8006c92 <_dtoa_r+0xb4a>
 80061e6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80061ea:	2200      	movs	r2, #0
 80061ec:	ec51 0b17 	vmov	r0, r1, d7
 80061f0:	2300      	movs	r3, #0
 80061f2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80061f6:	f7fa fc6f 	bl	8000ad8 <__aeabi_dcmpeq>
 80061fa:	4680      	mov	r8, r0
 80061fc:	b158      	cbz	r0, 8006216 <_dtoa_r+0xce>
 80061fe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006200:	2301      	movs	r3, #1
 8006202:	6013      	str	r3, [r2, #0]
 8006204:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006206:	b113      	cbz	r3, 800620e <_dtoa_r+0xc6>
 8006208:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800620a:	4b86      	ldr	r3, [pc, #536]	@ (8006424 <_dtoa_r+0x2dc>)
 800620c:	6013      	str	r3, [r2, #0]
 800620e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006438 <_dtoa_r+0x2f0>
 8006212:	f000 bd40 	b.w	8006c96 <_dtoa_r+0xb4e>
 8006216:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800621a:	aa14      	add	r2, sp, #80	@ 0x50
 800621c:	a915      	add	r1, sp, #84	@ 0x54
 800621e:	4648      	mov	r0, r9
 8006220:	f001 f984 	bl	800752c <__d2b>
 8006224:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006228:	9002      	str	r0, [sp, #8]
 800622a:	2e00      	cmp	r6, #0
 800622c:	d078      	beq.n	8006320 <_dtoa_r+0x1d8>
 800622e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006230:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8006234:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006238:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800623c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006240:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006244:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006248:	4619      	mov	r1, r3
 800624a:	2200      	movs	r2, #0
 800624c:	4b76      	ldr	r3, [pc, #472]	@ (8006428 <_dtoa_r+0x2e0>)
 800624e:	f7fa f823 	bl	8000298 <__aeabi_dsub>
 8006252:	a36b      	add	r3, pc, #428	@ (adr r3, 8006400 <_dtoa_r+0x2b8>)
 8006254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006258:	f7fa f9d6 	bl	8000608 <__aeabi_dmul>
 800625c:	a36a      	add	r3, pc, #424	@ (adr r3, 8006408 <_dtoa_r+0x2c0>)
 800625e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006262:	f7fa f81b 	bl	800029c <__adddf3>
 8006266:	4604      	mov	r4, r0
 8006268:	4630      	mov	r0, r6
 800626a:	460d      	mov	r5, r1
 800626c:	f7fa f962 	bl	8000534 <__aeabi_i2d>
 8006270:	a367      	add	r3, pc, #412	@ (adr r3, 8006410 <_dtoa_r+0x2c8>)
 8006272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006276:	f7fa f9c7 	bl	8000608 <__aeabi_dmul>
 800627a:	4602      	mov	r2, r0
 800627c:	460b      	mov	r3, r1
 800627e:	4620      	mov	r0, r4
 8006280:	4629      	mov	r1, r5
 8006282:	f7fa f80b 	bl	800029c <__adddf3>
 8006286:	4604      	mov	r4, r0
 8006288:	460d      	mov	r5, r1
 800628a:	f7fa fc6d 	bl	8000b68 <__aeabi_d2iz>
 800628e:	2200      	movs	r2, #0
 8006290:	4607      	mov	r7, r0
 8006292:	2300      	movs	r3, #0
 8006294:	4620      	mov	r0, r4
 8006296:	4629      	mov	r1, r5
 8006298:	f7fa fc28 	bl	8000aec <__aeabi_dcmplt>
 800629c:	b140      	cbz	r0, 80062b0 <_dtoa_r+0x168>
 800629e:	4638      	mov	r0, r7
 80062a0:	f7fa f948 	bl	8000534 <__aeabi_i2d>
 80062a4:	4622      	mov	r2, r4
 80062a6:	462b      	mov	r3, r5
 80062a8:	f7fa fc16 	bl	8000ad8 <__aeabi_dcmpeq>
 80062ac:	b900      	cbnz	r0, 80062b0 <_dtoa_r+0x168>
 80062ae:	3f01      	subs	r7, #1
 80062b0:	2f16      	cmp	r7, #22
 80062b2:	d852      	bhi.n	800635a <_dtoa_r+0x212>
 80062b4:	4b5d      	ldr	r3, [pc, #372]	@ (800642c <_dtoa_r+0x2e4>)
 80062b6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80062ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80062c2:	f7fa fc13 	bl	8000aec <__aeabi_dcmplt>
 80062c6:	2800      	cmp	r0, #0
 80062c8:	d049      	beq.n	800635e <_dtoa_r+0x216>
 80062ca:	3f01      	subs	r7, #1
 80062cc:	2300      	movs	r3, #0
 80062ce:	9310      	str	r3, [sp, #64]	@ 0x40
 80062d0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80062d2:	1b9b      	subs	r3, r3, r6
 80062d4:	1e5a      	subs	r2, r3, #1
 80062d6:	bf45      	ittet	mi
 80062d8:	f1c3 0301 	rsbmi	r3, r3, #1
 80062dc:	9300      	strmi	r3, [sp, #0]
 80062de:	2300      	movpl	r3, #0
 80062e0:	2300      	movmi	r3, #0
 80062e2:	9206      	str	r2, [sp, #24]
 80062e4:	bf54      	ite	pl
 80062e6:	9300      	strpl	r3, [sp, #0]
 80062e8:	9306      	strmi	r3, [sp, #24]
 80062ea:	2f00      	cmp	r7, #0
 80062ec:	db39      	blt.n	8006362 <_dtoa_r+0x21a>
 80062ee:	9b06      	ldr	r3, [sp, #24]
 80062f0:	970d      	str	r7, [sp, #52]	@ 0x34
 80062f2:	443b      	add	r3, r7
 80062f4:	9306      	str	r3, [sp, #24]
 80062f6:	2300      	movs	r3, #0
 80062f8:	9308      	str	r3, [sp, #32]
 80062fa:	9b07      	ldr	r3, [sp, #28]
 80062fc:	2b09      	cmp	r3, #9
 80062fe:	d863      	bhi.n	80063c8 <_dtoa_r+0x280>
 8006300:	2b05      	cmp	r3, #5
 8006302:	bfc4      	itt	gt
 8006304:	3b04      	subgt	r3, #4
 8006306:	9307      	strgt	r3, [sp, #28]
 8006308:	9b07      	ldr	r3, [sp, #28]
 800630a:	f1a3 0302 	sub.w	r3, r3, #2
 800630e:	bfcc      	ite	gt
 8006310:	2400      	movgt	r4, #0
 8006312:	2401      	movle	r4, #1
 8006314:	2b03      	cmp	r3, #3
 8006316:	d863      	bhi.n	80063e0 <_dtoa_r+0x298>
 8006318:	e8df f003 	tbb	[pc, r3]
 800631c:	2b375452 	.word	0x2b375452
 8006320:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006324:	441e      	add	r6, r3
 8006326:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800632a:	2b20      	cmp	r3, #32
 800632c:	bfc1      	itttt	gt
 800632e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006332:	409f      	lslgt	r7, r3
 8006334:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006338:	fa24 f303 	lsrgt.w	r3, r4, r3
 800633c:	bfd6      	itet	le
 800633e:	f1c3 0320 	rsble	r3, r3, #32
 8006342:	ea47 0003 	orrgt.w	r0, r7, r3
 8006346:	fa04 f003 	lslle.w	r0, r4, r3
 800634a:	f7fa f8e3 	bl	8000514 <__aeabi_ui2d>
 800634e:	2201      	movs	r2, #1
 8006350:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006354:	3e01      	subs	r6, #1
 8006356:	9212      	str	r2, [sp, #72]	@ 0x48
 8006358:	e776      	b.n	8006248 <_dtoa_r+0x100>
 800635a:	2301      	movs	r3, #1
 800635c:	e7b7      	b.n	80062ce <_dtoa_r+0x186>
 800635e:	9010      	str	r0, [sp, #64]	@ 0x40
 8006360:	e7b6      	b.n	80062d0 <_dtoa_r+0x188>
 8006362:	9b00      	ldr	r3, [sp, #0]
 8006364:	1bdb      	subs	r3, r3, r7
 8006366:	9300      	str	r3, [sp, #0]
 8006368:	427b      	negs	r3, r7
 800636a:	9308      	str	r3, [sp, #32]
 800636c:	2300      	movs	r3, #0
 800636e:	930d      	str	r3, [sp, #52]	@ 0x34
 8006370:	e7c3      	b.n	80062fa <_dtoa_r+0x1b2>
 8006372:	2301      	movs	r3, #1
 8006374:	9309      	str	r3, [sp, #36]	@ 0x24
 8006376:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006378:	eb07 0b03 	add.w	fp, r7, r3
 800637c:	f10b 0301 	add.w	r3, fp, #1
 8006380:	2b01      	cmp	r3, #1
 8006382:	9303      	str	r3, [sp, #12]
 8006384:	bfb8      	it	lt
 8006386:	2301      	movlt	r3, #1
 8006388:	e006      	b.n	8006398 <_dtoa_r+0x250>
 800638a:	2301      	movs	r3, #1
 800638c:	9309      	str	r3, [sp, #36]	@ 0x24
 800638e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006390:	2b00      	cmp	r3, #0
 8006392:	dd28      	ble.n	80063e6 <_dtoa_r+0x29e>
 8006394:	469b      	mov	fp, r3
 8006396:	9303      	str	r3, [sp, #12]
 8006398:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800639c:	2100      	movs	r1, #0
 800639e:	2204      	movs	r2, #4
 80063a0:	f102 0514 	add.w	r5, r2, #20
 80063a4:	429d      	cmp	r5, r3
 80063a6:	d926      	bls.n	80063f6 <_dtoa_r+0x2ae>
 80063a8:	6041      	str	r1, [r0, #4]
 80063aa:	4648      	mov	r0, r9
 80063ac:	f000 fd9c 	bl	8006ee8 <_Balloc>
 80063b0:	4682      	mov	sl, r0
 80063b2:	2800      	cmp	r0, #0
 80063b4:	d142      	bne.n	800643c <_dtoa_r+0x2f4>
 80063b6:	4b1e      	ldr	r3, [pc, #120]	@ (8006430 <_dtoa_r+0x2e8>)
 80063b8:	4602      	mov	r2, r0
 80063ba:	f240 11af 	movw	r1, #431	@ 0x1af
 80063be:	e6da      	b.n	8006176 <_dtoa_r+0x2e>
 80063c0:	2300      	movs	r3, #0
 80063c2:	e7e3      	b.n	800638c <_dtoa_r+0x244>
 80063c4:	2300      	movs	r3, #0
 80063c6:	e7d5      	b.n	8006374 <_dtoa_r+0x22c>
 80063c8:	2401      	movs	r4, #1
 80063ca:	2300      	movs	r3, #0
 80063cc:	9307      	str	r3, [sp, #28]
 80063ce:	9409      	str	r4, [sp, #36]	@ 0x24
 80063d0:	f04f 3bff 	mov.w	fp, #4294967295
 80063d4:	2200      	movs	r2, #0
 80063d6:	f8cd b00c 	str.w	fp, [sp, #12]
 80063da:	2312      	movs	r3, #18
 80063dc:	920c      	str	r2, [sp, #48]	@ 0x30
 80063de:	e7db      	b.n	8006398 <_dtoa_r+0x250>
 80063e0:	2301      	movs	r3, #1
 80063e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80063e4:	e7f4      	b.n	80063d0 <_dtoa_r+0x288>
 80063e6:	f04f 0b01 	mov.w	fp, #1
 80063ea:	f8cd b00c 	str.w	fp, [sp, #12]
 80063ee:	465b      	mov	r3, fp
 80063f0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80063f4:	e7d0      	b.n	8006398 <_dtoa_r+0x250>
 80063f6:	3101      	adds	r1, #1
 80063f8:	0052      	lsls	r2, r2, #1
 80063fa:	e7d1      	b.n	80063a0 <_dtoa_r+0x258>
 80063fc:	f3af 8000 	nop.w
 8006400:	636f4361 	.word	0x636f4361
 8006404:	3fd287a7 	.word	0x3fd287a7
 8006408:	8b60c8b3 	.word	0x8b60c8b3
 800640c:	3fc68a28 	.word	0x3fc68a28
 8006410:	509f79fb 	.word	0x509f79fb
 8006414:	3fd34413 	.word	0x3fd34413
 8006418:	08008249 	.word	0x08008249
 800641c:	08008260 	.word	0x08008260
 8006420:	7ff00000 	.word	0x7ff00000
 8006424:	08008219 	.word	0x08008219
 8006428:	3ff80000 	.word	0x3ff80000
 800642c:	080083b0 	.word	0x080083b0
 8006430:	080082b8 	.word	0x080082b8
 8006434:	08008245 	.word	0x08008245
 8006438:	08008218 	.word	0x08008218
 800643c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006440:	6018      	str	r0, [r3, #0]
 8006442:	9b03      	ldr	r3, [sp, #12]
 8006444:	2b0e      	cmp	r3, #14
 8006446:	f200 80a1 	bhi.w	800658c <_dtoa_r+0x444>
 800644a:	2c00      	cmp	r4, #0
 800644c:	f000 809e 	beq.w	800658c <_dtoa_r+0x444>
 8006450:	2f00      	cmp	r7, #0
 8006452:	dd33      	ble.n	80064bc <_dtoa_r+0x374>
 8006454:	4b9c      	ldr	r3, [pc, #624]	@ (80066c8 <_dtoa_r+0x580>)
 8006456:	f007 020f 	and.w	r2, r7, #15
 800645a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800645e:	ed93 7b00 	vldr	d7, [r3]
 8006462:	05f8      	lsls	r0, r7, #23
 8006464:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006468:	ea4f 1427 	mov.w	r4, r7, asr #4
 800646c:	d516      	bpl.n	800649c <_dtoa_r+0x354>
 800646e:	4b97      	ldr	r3, [pc, #604]	@ (80066cc <_dtoa_r+0x584>)
 8006470:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006474:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006478:	f7fa f9f0 	bl	800085c <__aeabi_ddiv>
 800647c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006480:	f004 040f 	and.w	r4, r4, #15
 8006484:	2603      	movs	r6, #3
 8006486:	4d91      	ldr	r5, [pc, #580]	@ (80066cc <_dtoa_r+0x584>)
 8006488:	b954      	cbnz	r4, 80064a0 <_dtoa_r+0x358>
 800648a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800648e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006492:	f7fa f9e3 	bl	800085c <__aeabi_ddiv>
 8006496:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800649a:	e028      	b.n	80064ee <_dtoa_r+0x3a6>
 800649c:	2602      	movs	r6, #2
 800649e:	e7f2      	b.n	8006486 <_dtoa_r+0x33e>
 80064a0:	07e1      	lsls	r1, r4, #31
 80064a2:	d508      	bpl.n	80064b6 <_dtoa_r+0x36e>
 80064a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80064a8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80064ac:	f7fa f8ac 	bl	8000608 <__aeabi_dmul>
 80064b0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80064b4:	3601      	adds	r6, #1
 80064b6:	1064      	asrs	r4, r4, #1
 80064b8:	3508      	adds	r5, #8
 80064ba:	e7e5      	b.n	8006488 <_dtoa_r+0x340>
 80064bc:	f000 80af 	beq.w	800661e <_dtoa_r+0x4d6>
 80064c0:	427c      	negs	r4, r7
 80064c2:	4b81      	ldr	r3, [pc, #516]	@ (80066c8 <_dtoa_r+0x580>)
 80064c4:	4d81      	ldr	r5, [pc, #516]	@ (80066cc <_dtoa_r+0x584>)
 80064c6:	f004 020f 	and.w	r2, r4, #15
 80064ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80064ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80064d6:	f7fa f897 	bl	8000608 <__aeabi_dmul>
 80064da:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80064de:	1124      	asrs	r4, r4, #4
 80064e0:	2300      	movs	r3, #0
 80064e2:	2602      	movs	r6, #2
 80064e4:	2c00      	cmp	r4, #0
 80064e6:	f040 808f 	bne.w	8006608 <_dtoa_r+0x4c0>
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d1d3      	bne.n	8006496 <_dtoa_r+0x34e>
 80064ee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80064f0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	f000 8094 	beq.w	8006622 <_dtoa_r+0x4da>
 80064fa:	4b75      	ldr	r3, [pc, #468]	@ (80066d0 <_dtoa_r+0x588>)
 80064fc:	2200      	movs	r2, #0
 80064fe:	4620      	mov	r0, r4
 8006500:	4629      	mov	r1, r5
 8006502:	f7fa faf3 	bl	8000aec <__aeabi_dcmplt>
 8006506:	2800      	cmp	r0, #0
 8006508:	f000 808b 	beq.w	8006622 <_dtoa_r+0x4da>
 800650c:	9b03      	ldr	r3, [sp, #12]
 800650e:	2b00      	cmp	r3, #0
 8006510:	f000 8087 	beq.w	8006622 <_dtoa_r+0x4da>
 8006514:	f1bb 0f00 	cmp.w	fp, #0
 8006518:	dd34      	ble.n	8006584 <_dtoa_r+0x43c>
 800651a:	4620      	mov	r0, r4
 800651c:	4b6d      	ldr	r3, [pc, #436]	@ (80066d4 <_dtoa_r+0x58c>)
 800651e:	2200      	movs	r2, #0
 8006520:	4629      	mov	r1, r5
 8006522:	f7fa f871 	bl	8000608 <__aeabi_dmul>
 8006526:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800652a:	f107 38ff 	add.w	r8, r7, #4294967295
 800652e:	3601      	adds	r6, #1
 8006530:	465c      	mov	r4, fp
 8006532:	4630      	mov	r0, r6
 8006534:	f7f9 fffe 	bl	8000534 <__aeabi_i2d>
 8006538:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800653c:	f7fa f864 	bl	8000608 <__aeabi_dmul>
 8006540:	4b65      	ldr	r3, [pc, #404]	@ (80066d8 <_dtoa_r+0x590>)
 8006542:	2200      	movs	r2, #0
 8006544:	f7f9 feaa 	bl	800029c <__adddf3>
 8006548:	4605      	mov	r5, r0
 800654a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800654e:	2c00      	cmp	r4, #0
 8006550:	d16a      	bne.n	8006628 <_dtoa_r+0x4e0>
 8006552:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006556:	4b61      	ldr	r3, [pc, #388]	@ (80066dc <_dtoa_r+0x594>)
 8006558:	2200      	movs	r2, #0
 800655a:	f7f9 fe9d 	bl	8000298 <__aeabi_dsub>
 800655e:	4602      	mov	r2, r0
 8006560:	460b      	mov	r3, r1
 8006562:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006566:	462a      	mov	r2, r5
 8006568:	4633      	mov	r3, r6
 800656a:	f7fa fadd 	bl	8000b28 <__aeabi_dcmpgt>
 800656e:	2800      	cmp	r0, #0
 8006570:	f040 8298 	bne.w	8006aa4 <_dtoa_r+0x95c>
 8006574:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006578:	462a      	mov	r2, r5
 800657a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800657e:	f7fa fab5 	bl	8000aec <__aeabi_dcmplt>
 8006582:	bb38      	cbnz	r0, 80065d4 <_dtoa_r+0x48c>
 8006584:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006588:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800658c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800658e:	2b00      	cmp	r3, #0
 8006590:	f2c0 8157 	blt.w	8006842 <_dtoa_r+0x6fa>
 8006594:	2f0e      	cmp	r7, #14
 8006596:	f300 8154 	bgt.w	8006842 <_dtoa_r+0x6fa>
 800659a:	4b4b      	ldr	r3, [pc, #300]	@ (80066c8 <_dtoa_r+0x580>)
 800659c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80065a0:	ed93 7b00 	vldr	d7, [r3]
 80065a4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	ed8d 7b00 	vstr	d7, [sp]
 80065ac:	f280 80e5 	bge.w	800677a <_dtoa_r+0x632>
 80065b0:	9b03      	ldr	r3, [sp, #12]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	f300 80e1 	bgt.w	800677a <_dtoa_r+0x632>
 80065b8:	d10c      	bne.n	80065d4 <_dtoa_r+0x48c>
 80065ba:	4b48      	ldr	r3, [pc, #288]	@ (80066dc <_dtoa_r+0x594>)
 80065bc:	2200      	movs	r2, #0
 80065be:	ec51 0b17 	vmov	r0, r1, d7
 80065c2:	f7fa f821 	bl	8000608 <__aeabi_dmul>
 80065c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80065ca:	f7fa faa3 	bl	8000b14 <__aeabi_dcmpge>
 80065ce:	2800      	cmp	r0, #0
 80065d0:	f000 8266 	beq.w	8006aa0 <_dtoa_r+0x958>
 80065d4:	2400      	movs	r4, #0
 80065d6:	4625      	mov	r5, r4
 80065d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80065da:	4656      	mov	r6, sl
 80065dc:	ea6f 0803 	mvn.w	r8, r3
 80065e0:	2700      	movs	r7, #0
 80065e2:	4621      	mov	r1, r4
 80065e4:	4648      	mov	r0, r9
 80065e6:	f000 fcbf 	bl	8006f68 <_Bfree>
 80065ea:	2d00      	cmp	r5, #0
 80065ec:	f000 80bd 	beq.w	800676a <_dtoa_r+0x622>
 80065f0:	b12f      	cbz	r7, 80065fe <_dtoa_r+0x4b6>
 80065f2:	42af      	cmp	r7, r5
 80065f4:	d003      	beq.n	80065fe <_dtoa_r+0x4b6>
 80065f6:	4639      	mov	r1, r7
 80065f8:	4648      	mov	r0, r9
 80065fa:	f000 fcb5 	bl	8006f68 <_Bfree>
 80065fe:	4629      	mov	r1, r5
 8006600:	4648      	mov	r0, r9
 8006602:	f000 fcb1 	bl	8006f68 <_Bfree>
 8006606:	e0b0      	b.n	800676a <_dtoa_r+0x622>
 8006608:	07e2      	lsls	r2, r4, #31
 800660a:	d505      	bpl.n	8006618 <_dtoa_r+0x4d0>
 800660c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006610:	f7f9 fffa 	bl	8000608 <__aeabi_dmul>
 8006614:	3601      	adds	r6, #1
 8006616:	2301      	movs	r3, #1
 8006618:	1064      	asrs	r4, r4, #1
 800661a:	3508      	adds	r5, #8
 800661c:	e762      	b.n	80064e4 <_dtoa_r+0x39c>
 800661e:	2602      	movs	r6, #2
 8006620:	e765      	b.n	80064ee <_dtoa_r+0x3a6>
 8006622:	9c03      	ldr	r4, [sp, #12]
 8006624:	46b8      	mov	r8, r7
 8006626:	e784      	b.n	8006532 <_dtoa_r+0x3ea>
 8006628:	4b27      	ldr	r3, [pc, #156]	@ (80066c8 <_dtoa_r+0x580>)
 800662a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800662c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006630:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006634:	4454      	add	r4, sl
 8006636:	2900      	cmp	r1, #0
 8006638:	d054      	beq.n	80066e4 <_dtoa_r+0x59c>
 800663a:	4929      	ldr	r1, [pc, #164]	@ (80066e0 <_dtoa_r+0x598>)
 800663c:	2000      	movs	r0, #0
 800663e:	f7fa f90d 	bl	800085c <__aeabi_ddiv>
 8006642:	4633      	mov	r3, r6
 8006644:	462a      	mov	r2, r5
 8006646:	f7f9 fe27 	bl	8000298 <__aeabi_dsub>
 800664a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800664e:	4656      	mov	r6, sl
 8006650:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006654:	f7fa fa88 	bl	8000b68 <__aeabi_d2iz>
 8006658:	4605      	mov	r5, r0
 800665a:	f7f9 ff6b 	bl	8000534 <__aeabi_i2d>
 800665e:	4602      	mov	r2, r0
 8006660:	460b      	mov	r3, r1
 8006662:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006666:	f7f9 fe17 	bl	8000298 <__aeabi_dsub>
 800666a:	3530      	adds	r5, #48	@ 0x30
 800666c:	4602      	mov	r2, r0
 800666e:	460b      	mov	r3, r1
 8006670:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006674:	f806 5b01 	strb.w	r5, [r6], #1
 8006678:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800667c:	f7fa fa36 	bl	8000aec <__aeabi_dcmplt>
 8006680:	2800      	cmp	r0, #0
 8006682:	d172      	bne.n	800676a <_dtoa_r+0x622>
 8006684:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006688:	4911      	ldr	r1, [pc, #68]	@ (80066d0 <_dtoa_r+0x588>)
 800668a:	2000      	movs	r0, #0
 800668c:	f7f9 fe04 	bl	8000298 <__aeabi_dsub>
 8006690:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006694:	f7fa fa2a 	bl	8000aec <__aeabi_dcmplt>
 8006698:	2800      	cmp	r0, #0
 800669a:	f040 80b4 	bne.w	8006806 <_dtoa_r+0x6be>
 800669e:	42a6      	cmp	r6, r4
 80066a0:	f43f af70 	beq.w	8006584 <_dtoa_r+0x43c>
 80066a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80066a8:	4b0a      	ldr	r3, [pc, #40]	@ (80066d4 <_dtoa_r+0x58c>)
 80066aa:	2200      	movs	r2, #0
 80066ac:	f7f9 ffac 	bl	8000608 <__aeabi_dmul>
 80066b0:	4b08      	ldr	r3, [pc, #32]	@ (80066d4 <_dtoa_r+0x58c>)
 80066b2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80066b6:	2200      	movs	r2, #0
 80066b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80066bc:	f7f9 ffa4 	bl	8000608 <__aeabi_dmul>
 80066c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80066c4:	e7c4      	b.n	8006650 <_dtoa_r+0x508>
 80066c6:	bf00      	nop
 80066c8:	080083b0 	.word	0x080083b0
 80066cc:	08008388 	.word	0x08008388
 80066d0:	3ff00000 	.word	0x3ff00000
 80066d4:	40240000 	.word	0x40240000
 80066d8:	401c0000 	.word	0x401c0000
 80066dc:	40140000 	.word	0x40140000
 80066e0:	3fe00000 	.word	0x3fe00000
 80066e4:	4631      	mov	r1, r6
 80066e6:	4628      	mov	r0, r5
 80066e8:	f7f9 ff8e 	bl	8000608 <__aeabi_dmul>
 80066ec:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80066f0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80066f2:	4656      	mov	r6, sl
 80066f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80066f8:	f7fa fa36 	bl	8000b68 <__aeabi_d2iz>
 80066fc:	4605      	mov	r5, r0
 80066fe:	f7f9 ff19 	bl	8000534 <__aeabi_i2d>
 8006702:	4602      	mov	r2, r0
 8006704:	460b      	mov	r3, r1
 8006706:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800670a:	f7f9 fdc5 	bl	8000298 <__aeabi_dsub>
 800670e:	3530      	adds	r5, #48	@ 0x30
 8006710:	f806 5b01 	strb.w	r5, [r6], #1
 8006714:	4602      	mov	r2, r0
 8006716:	460b      	mov	r3, r1
 8006718:	42a6      	cmp	r6, r4
 800671a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800671e:	f04f 0200 	mov.w	r2, #0
 8006722:	d124      	bne.n	800676e <_dtoa_r+0x626>
 8006724:	4baf      	ldr	r3, [pc, #700]	@ (80069e4 <_dtoa_r+0x89c>)
 8006726:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800672a:	f7f9 fdb7 	bl	800029c <__adddf3>
 800672e:	4602      	mov	r2, r0
 8006730:	460b      	mov	r3, r1
 8006732:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006736:	f7fa f9f7 	bl	8000b28 <__aeabi_dcmpgt>
 800673a:	2800      	cmp	r0, #0
 800673c:	d163      	bne.n	8006806 <_dtoa_r+0x6be>
 800673e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006742:	49a8      	ldr	r1, [pc, #672]	@ (80069e4 <_dtoa_r+0x89c>)
 8006744:	2000      	movs	r0, #0
 8006746:	f7f9 fda7 	bl	8000298 <__aeabi_dsub>
 800674a:	4602      	mov	r2, r0
 800674c:	460b      	mov	r3, r1
 800674e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006752:	f7fa f9cb 	bl	8000aec <__aeabi_dcmplt>
 8006756:	2800      	cmp	r0, #0
 8006758:	f43f af14 	beq.w	8006584 <_dtoa_r+0x43c>
 800675c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800675e:	1e73      	subs	r3, r6, #1
 8006760:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006762:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006766:	2b30      	cmp	r3, #48	@ 0x30
 8006768:	d0f8      	beq.n	800675c <_dtoa_r+0x614>
 800676a:	4647      	mov	r7, r8
 800676c:	e03b      	b.n	80067e6 <_dtoa_r+0x69e>
 800676e:	4b9e      	ldr	r3, [pc, #632]	@ (80069e8 <_dtoa_r+0x8a0>)
 8006770:	f7f9 ff4a 	bl	8000608 <__aeabi_dmul>
 8006774:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006778:	e7bc      	b.n	80066f4 <_dtoa_r+0x5ac>
 800677a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800677e:	4656      	mov	r6, sl
 8006780:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006784:	4620      	mov	r0, r4
 8006786:	4629      	mov	r1, r5
 8006788:	f7fa f868 	bl	800085c <__aeabi_ddiv>
 800678c:	f7fa f9ec 	bl	8000b68 <__aeabi_d2iz>
 8006790:	4680      	mov	r8, r0
 8006792:	f7f9 fecf 	bl	8000534 <__aeabi_i2d>
 8006796:	e9dd 2300 	ldrd	r2, r3, [sp]
 800679a:	f7f9 ff35 	bl	8000608 <__aeabi_dmul>
 800679e:	4602      	mov	r2, r0
 80067a0:	460b      	mov	r3, r1
 80067a2:	4620      	mov	r0, r4
 80067a4:	4629      	mov	r1, r5
 80067a6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80067aa:	f7f9 fd75 	bl	8000298 <__aeabi_dsub>
 80067ae:	f806 4b01 	strb.w	r4, [r6], #1
 80067b2:	9d03      	ldr	r5, [sp, #12]
 80067b4:	eba6 040a 	sub.w	r4, r6, sl
 80067b8:	42a5      	cmp	r5, r4
 80067ba:	4602      	mov	r2, r0
 80067bc:	460b      	mov	r3, r1
 80067be:	d133      	bne.n	8006828 <_dtoa_r+0x6e0>
 80067c0:	f7f9 fd6c 	bl	800029c <__adddf3>
 80067c4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80067c8:	4604      	mov	r4, r0
 80067ca:	460d      	mov	r5, r1
 80067cc:	f7fa f9ac 	bl	8000b28 <__aeabi_dcmpgt>
 80067d0:	b9c0      	cbnz	r0, 8006804 <_dtoa_r+0x6bc>
 80067d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80067d6:	4620      	mov	r0, r4
 80067d8:	4629      	mov	r1, r5
 80067da:	f7fa f97d 	bl	8000ad8 <__aeabi_dcmpeq>
 80067de:	b110      	cbz	r0, 80067e6 <_dtoa_r+0x69e>
 80067e0:	f018 0f01 	tst.w	r8, #1
 80067e4:	d10e      	bne.n	8006804 <_dtoa_r+0x6bc>
 80067e6:	9902      	ldr	r1, [sp, #8]
 80067e8:	4648      	mov	r0, r9
 80067ea:	f000 fbbd 	bl	8006f68 <_Bfree>
 80067ee:	2300      	movs	r3, #0
 80067f0:	7033      	strb	r3, [r6, #0]
 80067f2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80067f4:	3701      	adds	r7, #1
 80067f6:	601f      	str	r7, [r3, #0]
 80067f8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	f000 824b 	beq.w	8006c96 <_dtoa_r+0xb4e>
 8006800:	601e      	str	r6, [r3, #0]
 8006802:	e248      	b.n	8006c96 <_dtoa_r+0xb4e>
 8006804:	46b8      	mov	r8, r7
 8006806:	4633      	mov	r3, r6
 8006808:	461e      	mov	r6, r3
 800680a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800680e:	2a39      	cmp	r2, #57	@ 0x39
 8006810:	d106      	bne.n	8006820 <_dtoa_r+0x6d8>
 8006812:	459a      	cmp	sl, r3
 8006814:	d1f8      	bne.n	8006808 <_dtoa_r+0x6c0>
 8006816:	2230      	movs	r2, #48	@ 0x30
 8006818:	f108 0801 	add.w	r8, r8, #1
 800681c:	f88a 2000 	strb.w	r2, [sl]
 8006820:	781a      	ldrb	r2, [r3, #0]
 8006822:	3201      	adds	r2, #1
 8006824:	701a      	strb	r2, [r3, #0]
 8006826:	e7a0      	b.n	800676a <_dtoa_r+0x622>
 8006828:	4b6f      	ldr	r3, [pc, #444]	@ (80069e8 <_dtoa_r+0x8a0>)
 800682a:	2200      	movs	r2, #0
 800682c:	f7f9 feec 	bl	8000608 <__aeabi_dmul>
 8006830:	2200      	movs	r2, #0
 8006832:	2300      	movs	r3, #0
 8006834:	4604      	mov	r4, r0
 8006836:	460d      	mov	r5, r1
 8006838:	f7fa f94e 	bl	8000ad8 <__aeabi_dcmpeq>
 800683c:	2800      	cmp	r0, #0
 800683e:	d09f      	beq.n	8006780 <_dtoa_r+0x638>
 8006840:	e7d1      	b.n	80067e6 <_dtoa_r+0x69e>
 8006842:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006844:	2a00      	cmp	r2, #0
 8006846:	f000 80ea 	beq.w	8006a1e <_dtoa_r+0x8d6>
 800684a:	9a07      	ldr	r2, [sp, #28]
 800684c:	2a01      	cmp	r2, #1
 800684e:	f300 80cd 	bgt.w	80069ec <_dtoa_r+0x8a4>
 8006852:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006854:	2a00      	cmp	r2, #0
 8006856:	f000 80c1 	beq.w	80069dc <_dtoa_r+0x894>
 800685a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800685e:	9c08      	ldr	r4, [sp, #32]
 8006860:	9e00      	ldr	r6, [sp, #0]
 8006862:	9a00      	ldr	r2, [sp, #0]
 8006864:	441a      	add	r2, r3
 8006866:	9200      	str	r2, [sp, #0]
 8006868:	9a06      	ldr	r2, [sp, #24]
 800686a:	2101      	movs	r1, #1
 800686c:	441a      	add	r2, r3
 800686e:	4648      	mov	r0, r9
 8006870:	9206      	str	r2, [sp, #24]
 8006872:	f000 fc2d 	bl	80070d0 <__i2b>
 8006876:	4605      	mov	r5, r0
 8006878:	b166      	cbz	r6, 8006894 <_dtoa_r+0x74c>
 800687a:	9b06      	ldr	r3, [sp, #24]
 800687c:	2b00      	cmp	r3, #0
 800687e:	dd09      	ble.n	8006894 <_dtoa_r+0x74c>
 8006880:	42b3      	cmp	r3, r6
 8006882:	9a00      	ldr	r2, [sp, #0]
 8006884:	bfa8      	it	ge
 8006886:	4633      	movge	r3, r6
 8006888:	1ad2      	subs	r2, r2, r3
 800688a:	9200      	str	r2, [sp, #0]
 800688c:	9a06      	ldr	r2, [sp, #24]
 800688e:	1af6      	subs	r6, r6, r3
 8006890:	1ad3      	subs	r3, r2, r3
 8006892:	9306      	str	r3, [sp, #24]
 8006894:	9b08      	ldr	r3, [sp, #32]
 8006896:	b30b      	cbz	r3, 80068dc <_dtoa_r+0x794>
 8006898:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800689a:	2b00      	cmp	r3, #0
 800689c:	f000 80c6 	beq.w	8006a2c <_dtoa_r+0x8e4>
 80068a0:	2c00      	cmp	r4, #0
 80068a2:	f000 80c0 	beq.w	8006a26 <_dtoa_r+0x8de>
 80068a6:	4629      	mov	r1, r5
 80068a8:	4622      	mov	r2, r4
 80068aa:	4648      	mov	r0, r9
 80068ac:	f000 fcc8 	bl	8007240 <__pow5mult>
 80068b0:	9a02      	ldr	r2, [sp, #8]
 80068b2:	4601      	mov	r1, r0
 80068b4:	4605      	mov	r5, r0
 80068b6:	4648      	mov	r0, r9
 80068b8:	f000 fc20 	bl	80070fc <__multiply>
 80068bc:	9902      	ldr	r1, [sp, #8]
 80068be:	4680      	mov	r8, r0
 80068c0:	4648      	mov	r0, r9
 80068c2:	f000 fb51 	bl	8006f68 <_Bfree>
 80068c6:	9b08      	ldr	r3, [sp, #32]
 80068c8:	1b1b      	subs	r3, r3, r4
 80068ca:	9308      	str	r3, [sp, #32]
 80068cc:	f000 80b1 	beq.w	8006a32 <_dtoa_r+0x8ea>
 80068d0:	9a08      	ldr	r2, [sp, #32]
 80068d2:	4641      	mov	r1, r8
 80068d4:	4648      	mov	r0, r9
 80068d6:	f000 fcb3 	bl	8007240 <__pow5mult>
 80068da:	9002      	str	r0, [sp, #8]
 80068dc:	2101      	movs	r1, #1
 80068de:	4648      	mov	r0, r9
 80068e0:	f000 fbf6 	bl	80070d0 <__i2b>
 80068e4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80068e6:	4604      	mov	r4, r0
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	f000 81d8 	beq.w	8006c9e <_dtoa_r+0xb56>
 80068ee:	461a      	mov	r2, r3
 80068f0:	4601      	mov	r1, r0
 80068f2:	4648      	mov	r0, r9
 80068f4:	f000 fca4 	bl	8007240 <__pow5mult>
 80068f8:	9b07      	ldr	r3, [sp, #28]
 80068fa:	2b01      	cmp	r3, #1
 80068fc:	4604      	mov	r4, r0
 80068fe:	f300 809f 	bgt.w	8006a40 <_dtoa_r+0x8f8>
 8006902:	9b04      	ldr	r3, [sp, #16]
 8006904:	2b00      	cmp	r3, #0
 8006906:	f040 8097 	bne.w	8006a38 <_dtoa_r+0x8f0>
 800690a:	9b05      	ldr	r3, [sp, #20]
 800690c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006910:	2b00      	cmp	r3, #0
 8006912:	f040 8093 	bne.w	8006a3c <_dtoa_r+0x8f4>
 8006916:	9b05      	ldr	r3, [sp, #20]
 8006918:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800691c:	0d1b      	lsrs	r3, r3, #20
 800691e:	051b      	lsls	r3, r3, #20
 8006920:	b133      	cbz	r3, 8006930 <_dtoa_r+0x7e8>
 8006922:	9b00      	ldr	r3, [sp, #0]
 8006924:	3301      	adds	r3, #1
 8006926:	9300      	str	r3, [sp, #0]
 8006928:	9b06      	ldr	r3, [sp, #24]
 800692a:	3301      	adds	r3, #1
 800692c:	9306      	str	r3, [sp, #24]
 800692e:	2301      	movs	r3, #1
 8006930:	9308      	str	r3, [sp, #32]
 8006932:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006934:	2b00      	cmp	r3, #0
 8006936:	f000 81b8 	beq.w	8006caa <_dtoa_r+0xb62>
 800693a:	6923      	ldr	r3, [r4, #16]
 800693c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006940:	6918      	ldr	r0, [r3, #16]
 8006942:	f000 fb79 	bl	8007038 <__hi0bits>
 8006946:	f1c0 0020 	rsb	r0, r0, #32
 800694a:	9b06      	ldr	r3, [sp, #24]
 800694c:	4418      	add	r0, r3
 800694e:	f010 001f 	ands.w	r0, r0, #31
 8006952:	f000 8082 	beq.w	8006a5a <_dtoa_r+0x912>
 8006956:	f1c0 0320 	rsb	r3, r0, #32
 800695a:	2b04      	cmp	r3, #4
 800695c:	dd73      	ble.n	8006a46 <_dtoa_r+0x8fe>
 800695e:	9b00      	ldr	r3, [sp, #0]
 8006960:	f1c0 001c 	rsb	r0, r0, #28
 8006964:	4403      	add	r3, r0
 8006966:	9300      	str	r3, [sp, #0]
 8006968:	9b06      	ldr	r3, [sp, #24]
 800696a:	4403      	add	r3, r0
 800696c:	4406      	add	r6, r0
 800696e:	9306      	str	r3, [sp, #24]
 8006970:	9b00      	ldr	r3, [sp, #0]
 8006972:	2b00      	cmp	r3, #0
 8006974:	dd05      	ble.n	8006982 <_dtoa_r+0x83a>
 8006976:	9902      	ldr	r1, [sp, #8]
 8006978:	461a      	mov	r2, r3
 800697a:	4648      	mov	r0, r9
 800697c:	f000 fcba 	bl	80072f4 <__lshift>
 8006980:	9002      	str	r0, [sp, #8]
 8006982:	9b06      	ldr	r3, [sp, #24]
 8006984:	2b00      	cmp	r3, #0
 8006986:	dd05      	ble.n	8006994 <_dtoa_r+0x84c>
 8006988:	4621      	mov	r1, r4
 800698a:	461a      	mov	r2, r3
 800698c:	4648      	mov	r0, r9
 800698e:	f000 fcb1 	bl	80072f4 <__lshift>
 8006992:	4604      	mov	r4, r0
 8006994:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006996:	2b00      	cmp	r3, #0
 8006998:	d061      	beq.n	8006a5e <_dtoa_r+0x916>
 800699a:	9802      	ldr	r0, [sp, #8]
 800699c:	4621      	mov	r1, r4
 800699e:	f000 fd15 	bl	80073cc <__mcmp>
 80069a2:	2800      	cmp	r0, #0
 80069a4:	da5b      	bge.n	8006a5e <_dtoa_r+0x916>
 80069a6:	2300      	movs	r3, #0
 80069a8:	9902      	ldr	r1, [sp, #8]
 80069aa:	220a      	movs	r2, #10
 80069ac:	4648      	mov	r0, r9
 80069ae:	f000 fafd 	bl	8006fac <__multadd>
 80069b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069b4:	9002      	str	r0, [sp, #8]
 80069b6:	f107 38ff 	add.w	r8, r7, #4294967295
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	f000 8177 	beq.w	8006cae <_dtoa_r+0xb66>
 80069c0:	4629      	mov	r1, r5
 80069c2:	2300      	movs	r3, #0
 80069c4:	220a      	movs	r2, #10
 80069c6:	4648      	mov	r0, r9
 80069c8:	f000 faf0 	bl	8006fac <__multadd>
 80069cc:	f1bb 0f00 	cmp.w	fp, #0
 80069d0:	4605      	mov	r5, r0
 80069d2:	dc6f      	bgt.n	8006ab4 <_dtoa_r+0x96c>
 80069d4:	9b07      	ldr	r3, [sp, #28]
 80069d6:	2b02      	cmp	r3, #2
 80069d8:	dc49      	bgt.n	8006a6e <_dtoa_r+0x926>
 80069da:	e06b      	b.n	8006ab4 <_dtoa_r+0x96c>
 80069dc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80069de:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80069e2:	e73c      	b.n	800685e <_dtoa_r+0x716>
 80069e4:	3fe00000 	.word	0x3fe00000
 80069e8:	40240000 	.word	0x40240000
 80069ec:	9b03      	ldr	r3, [sp, #12]
 80069ee:	1e5c      	subs	r4, r3, #1
 80069f0:	9b08      	ldr	r3, [sp, #32]
 80069f2:	42a3      	cmp	r3, r4
 80069f4:	db09      	blt.n	8006a0a <_dtoa_r+0x8c2>
 80069f6:	1b1c      	subs	r4, r3, r4
 80069f8:	9b03      	ldr	r3, [sp, #12]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	f6bf af30 	bge.w	8006860 <_dtoa_r+0x718>
 8006a00:	9b00      	ldr	r3, [sp, #0]
 8006a02:	9a03      	ldr	r2, [sp, #12]
 8006a04:	1a9e      	subs	r6, r3, r2
 8006a06:	2300      	movs	r3, #0
 8006a08:	e72b      	b.n	8006862 <_dtoa_r+0x71a>
 8006a0a:	9b08      	ldr	r3, [sp, #32]
 8006a0c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006a0e:	9408      	str	r4, [sp, #32]
 8006a10:	1ae3      	subs	r3, r4, r3
 8006a12:	441a      	add	r2, r3
 8006a14:	9e00      	ldr	r6, [sp, #0]
 8006a16:	9b03      	ldr	r3, [sp, #12]
 8006a18:	920d      	str	r2, [sp, #52]	@ 0x34
 8006a1a:	2400      	movs	r4, #0
 8006a1c:	e721      	b.n	8006862 <_dtoa_r+0x71a>
 8006a1e:	9c08      	ldr	r4, [sp, #32]
 8006a20:	9e00      	ldr	r6, [sp, #0]
 8006a22:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8006a24:	e728      	b.n	8006878 <_dtoa_r+0x730>
 8006a26:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006a2a:	e751      	b.n	80068d0 <_dtoa_r+0x788>
 8006a2c:	9a08      	ldr	r2, [sp, #32]
 8006a2e:	9902      	ldr	r1, [sp, #8]
 8006a30:	e750      	b.n	80068d4 <_dtoa_r+0x78c>
 8006a32:	f8cd 8008 	str.w	r8, [sp, #8]
 8006a36:	e751      	b.n	80068dc <_dtoa_r+0x794>
 8006a38:	2300      	movs	r3, #0
 8006a3a:	e779      	b.n	8006930 <_dtoa_r+0x7e8>
 8006a3c:	9b04      	ldr	r3, [sp, #16]
 8006a3e:	e777      	b.n	8006930 <_dtoa_r+0x7e8>
 8006a40:	2300      	movs	r3, #0
 8006a42:	9308      	str	r3, [sp, #32]
 8006a44:	e779      	b.n	800693a <_dtoa_r+0x7f2>
 8006a46:	d093      	beq.n	8006970 <_dtoa_r+0x828>
 8006a48:	9a00      	ldr	r2, [sp, #0]
 8006a4a:	331c      	adds	r3, #28
 8006a4c:	441a      	add	r2, r3
 8006a4e:	9200      	str	r2, [sp, #0]
 8006a50:	9a06      	ldr	r2, [sp, #24]
 8006a52:	441a      	add	r2, r3
 8006a54:	441e      	add	r6, r3
 8006a56:	9206      	str	r2, [sp, #24]
 8006a58:	e78a      	b.n	8006970 <_dtoa_r+0x828>
 8006a5a:	4603      	mov	r3, r0
 8006a5c:	e7f4      	b.n	8006a48 <_dtoa_r+0x900>
 8006a5e:	9b03      	ldr	r3, [sp, #12]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	46b8      	mov	r8, r7
 8006a64:	dc20      	bgt.n	8006aa8 <_dtoa_r+0x960>
 8006a66:	469b      	mov	fp, r3
 8006a68:	9b07      	ldr	r3, [sp, #28]
 8006a6a:	2b02      	cmp	r3, #2
 8006a6c:	dd1e      	ble.n	8006aac <_dtoa_r+0x964>
 8006a6e:	f1bb 0f00 	cmp.w	fp, #0
 8006a72:	f47f adb1 	bne.w	80065d8 <_dtoa_r+0x490>
 8006a76:	4621      	mov	r1, r4
 8006a78:	465b      	mov	r3, fp
 8006a7a:	2205      	movs	r2, #5
 8006a7c:	4648      	mov	r0, r9
 8006a7e:	f000 fa95 	bl	8006fac <__multadd>
 8006a82:	4601      	mov	r1, r0
 8006a84:	4604      	mov	r4, r0
 8006a86:	9802      	ldr	r0, [sp, #8]
 8006a88:	f000 fca0 	bl	80073cc <__mcmp>
 8006a8c:	2800      	cmp	r0, #0
 8006a8e:	f77f ada3 	ble.w	80065d8 <_dtoa_r+0x490>
 8006a92:	4656      	mov	r6, sl
 8006a94:	2331      	movs	r3, #49	@ 0x31
 8006a96:	f806 3b01 	strb.w	r3, [r6], #1
 8006a9a:	f108 0801 	add.w	r8, r8, #1
 8006a9e:	e59f      	b.n	80065e0 <_dtoa_r+0x498>
 8006aa0:	9c03      	ldr	r4, [sp, #12]
 8006aa2:	46b8      	mov	r8, r7
 8006aa4:	4625      	mov	r5, r4
 8006aa6:	e7f4      	b.n	8006a92 <_dtoa_r+0x94a>
 8006aa8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8006aac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	f000 8101 	beq.w	8006cb6 <_dtoa_r+0xb6e>
 8006ab4:	2e00      	cmp	r6, #0
 8006ab6:	dd05      	ble.n	8006ac4 <_dtoa_r+0x97c>
 8006ab8:	4629      	mov	r1, r5
 8006aba:	4632      	mov	r2, r6
 8006abc:	4648      	mov	r0, r9
 8006abe:	f000 fc19 	bl	80072f4 <__lshift>
 8006ac2:	4605      	mov	r5, r0
 8006ac4:	9b08      	ldr	r3, [sp, #32]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d05c      	beq.n	8006b84 <_dtoa_r+0xa3c>
 8006aca:	6869      	ldr	r1, [r5, #4]
 8006acc:	4648      	mov	r0, r9
 8006ace:	f000 fa0b 	bl	8006ee8 <_Balloc>
 8006ad2:	4606      	mov	r6, r0
 8006ad4:	b928      	cbnz	r0, 8006ae2 <_dtoa_r+0x99a>
 8006ad6:	4b82      	ldr	r3, [pc, #520]	@ (8006ce0 <_dtoa_r+0xb98>)
 8006ad8:	4602      	mov	r2, r0
 8006ada:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006ade:	f7ff bb4a 	b.w	8006176 <_dtoa_r+0x2e>
 8006ae2:	692a      	ldr	r2, [r5, #16]
 8006ae4:	3202      	adds	r2, #2
 8006ae6:	0092      	lsls	r2, r2, #2
 8006ae8:	f105 010c 	add.w	r1, r5, #12
 8006aec:	300c      	adds	r0, #12
 8006aee:	f001 f807 	bl	8007b00 <memcpy>
 8006af2:	2201      	movs	r2, #1
 8006af4:	4631      	mov	r1, r6
 8006af6:	4648      	mov	r0, r9
 8006af8:	f000 fbfc 	bl	80072f4 <__lshift>
 8006afc:	f10a 0301 	add.w	r3, sl, #1
 8006b00:	9300      	str	r3, [sp, #0]
 8006b02:	eb0a 030b 	add.w	r3, sl, fp
 8006b06:	9308      	str	r3, [sp, #32]
 8006b08:	9b04      	ldr	r3, [sp, #16]
 8006b0a:	f003 0301 	and.w	r3, r3, #1
 8006b0e:	462f      	mov	r7, r5
 8006b10:	9306      	str	r3, [sp, #24]
 8006b12:	4605      	mov	r5, r0
 8006b14:	9b00      	ldr	r3, [sp, #0]
 8006b16:	9802      	ldr	r0, [sp, #8]
 8006b18:	4621      	mov	r1, r4
 8006b1a:	f103 3bff 	add.w	fp, r3, #4294967295
 8006b1e:	f7ff fa8a 	bl	8006036 <quorem>
 8006b22:	4603      	mov	r3, r0
 8006b24:	3330      	adds	r3, #48	@ 0x30
 8006b26:	9003      	str	r0, [sp, #12]
 8006b28:	4639      	mov	r1, r7
 8006b2a:	9802      	ldr	r0, [sp, #8]
 8006b2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b2e:	f000 fc4d 	bl	80073cc <__mcmp>
 8006b32:	462a      	mov	r2, r5
 8006b34:	9004      	str	r0, [sp, #16]
 8006b36:	4621      	mov	r1, r4
 8006b38:	4648      	mov	r0, r9
 8006b3a:	f000 fc63 	bl	8007404 <__mdiff>
 8006b3e:	68c2      	ldr	r2, [r0, #12]
 8006b40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b42:	4606      	mov	r6, r0
 8006b44:	bb02      	cbnz	r2, 8006b88 <_dtoa_r+0xa40>
 8006b46:	4601      	mov	r1, r0
 8006b48:	9802      	ldr	r0, [sp, #8]
 8006b4a:	f000 fc3f 	bl	80073cc <__mcmp>
 8006b4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b50:	4602      	mov	r2, r0
 8006b52:	4631      	mov	r1, r6
 8006b54:	4648      	mov	r0, r9
 8006b56:	920c      	str	r2, [sp, #48]	@ 0x30
 8006b58:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b5a:	f000 fa05 	bl	8006f68 <_Bfree>
 8006b5e:	9b07      	ldr	r3, [sp, #28]
 8006b60:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006b62:	9e00      	ldr	r6, [sp, #0]
 8006b64:	ea42 0103 	orr.w	r1, r2, r3
 8006b68:	9b06      	ldr	r3, [sp, #24]
 8006b6a:	4319      	orrs	r1, r3
 8006b6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b6e:	d10d      	bne.n	8006b8c <_dtoa_r+0xa44>
 8006b70:	2b39      	cmp	r3, #57	@ 0x39
 8006b72:	d027      	beq.n	8006bc4 <_dtoa_r+0xa7c>
 8006b74:	9a04      	ldr	r2, [sp, #16]
 8006b76:	2a00      	cmp	r2, #0
 8006b78:	dd01      	ble.n	8006b7e <_dtoa_r+0xa36>
 8006b7a:	9b03      	ldr	r3, [sp, #12]
 8006b7c:	3331      	adds	r3, #49	@ 0x31
 8006b7e:	f88b 3000 	strb.w	r3, [fp]
 8006b82:	e52e      	b.n	80065e2 <_dtoa_r+0x49a>
 8006b84:	4628      	mov	r0, r5
 8006b86:	e7b9      	b.n	8006afc <_dtoa_r+0x9b4>
 8006b88:	2201      	movs	r2, #1
 8006b8a:	e7e2      	b.n	8006b52 <_dtoa_r+0xa0a>
 8006b8c:	9904      	ldr	r1, [sp, #16]
 8006b8e:	2900      	cmp	r1, #0
 8006b90:	db04      	blt.n	8006b9c <_dtoa_r+0xa54>
 8006b92:	9807      	ldr	r0, [sp, #28]
 8006b94:	4301      	orrs	r1, r0
 8006b96:	9806      	ldr	r0, [sp, #24]
 8006b98:	4301      	orrs	r1, r0
 8006b9a:	d120      	bne.n	8006bde <_dtoa_r+0xa96>
 8006b9c:	2a00      	cmp	r2, #0
 8006b9e:	ddee      	ble.n	8006b7e <_dtoa_r+0xa36>
 8006ba0:	9902      	ldr	r1, [sp, #8]
 8006ba2:	9300      	str	r3, [sp, #0]
 8006ba4:	2201      	movs	r2, #1
 8006ba6:	4648      	mov	r0, r9
 8006ba8:	f000 fba4 	bl	80072f4 <__lshift>
 8006bac:	4621      	mov	r1, r4
 8006bae:	9002      	str	r0, [sp, #8]
 8006bb0:	f000 fc0c 	bl	80073cc <__mcmp>
 8006bb4:	2800      	cmp	r0, #0
 8006bb6:	9b00      	ldr	r3, [sp, #0]
 8006bb8:	dc02      	bgt.n	8006bc0 <_dtoa_r+0xa78>
 8006bba:	d1e0      	bne.n	8006b7e <_dtoa_r+0xa36>
 8006bbc:	07da      	lsls	r2, r3, #31
 8006bbe:	d5de      	bpl.n	8006b7e <_dtoa_r+0xa36>
 8006bc0:	2b39      	cmp	r3, #57	@ 0x39
 8006bc2:	d1da      	bne.n	8006b7a <_dtoa_r+0xa32>
 8006bc4:	2339      	movs	r3, #57	@ 0x39
 8006bc6:	f88b 3000 	strb.w	r3, [fp]
 8006bca:	4633      	mov	r3, r6
 8006bcc:	461e      	mov	r6, r3
 8006bce:	3b01      	subs	r3, #1
 8006bd0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006bd4:	2a39      	cmp	r2, #57	@ 0x39
 8006bd6:	d04e      	beq.n	8006c76 <_dtoa_r+0xb2e>
 8006bd8:	3201      	adds	r2, #1
 8006bda:	701a      	strb	r2, [r3, #0]
 8006bdc:	e501      	b.n	80065e2 <_dtoa_r+0x49a>
 8006bde:	2a00      	cmp	r2, #0
 8006be0:	dd03      	ble.n	8006bea <_dtoa_r+0xaa2>
 8006be2:	2b39      	cmp	r3, #57	@ 0x39
 8006be4:	d0ee      	beq.n	8006bc4 <_dtoa_r+0xa7c>
 8006be6:	3301      	adds	r3, #1
 8006be8:	e7c9      	b.n	8006b7e <_dtoa_r+0xa36>
 8006bea:	9a00      	ldr	r2, [sp, #0]
 8006bec:	9908      	ldr	r1, [sp, #32]
 8006bee:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006bf2:	428a      	cmp	r2, r1
 8006bf4:	d028      	beq.n	8006c48 <_dtoa_r+0xb00>
 8006bf6:	9902      	ldr	r1, [sp, #8]
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	220a      	movs	r2, #10
 8006bfc:	4648      	mov	r0, r9
 8006bfe:	f000 f9d5 	bl	8006fac <__multadd>
 8006c02:	42af      	cmp	r7, r5
 8006c04:	9002      	str	r0, [sp, #8]
 8006c06:	f04f 0300 	mov.w	r3, #0
 8006c0a:	f04f 020a 	mov.w	r2, #10
 8006c0e:	4639      	mov	r1, r7
 8006c10:	4648      	mov	r0, r9
 8006c12:	d107      	bne.n	8006c24 <_dtoa_r+0xadc>
 8006c14:	f000 f9ca 	bl	8006fac <__multadd>
 8006c18:	4607      	mov	r7, r0
 8006c1a:	4605      	mov	r5, r0
 8006c1c:	9b00      	ldr	r3, [sp, #0]
 8006c1e:	3301      	adds	r3, #1
 8006c20:	9300      	str	r3, [sp, #0]
 8006c22:	e777      	b.n	8006b14 <_dtoa_r+0x9cc>
 8006c24:	f000 f9c2 	bl	8006fac <__multadd>
 8006c28:	4629      	mov	r1, r5
 8006c2a:	4607      	mov	r7, r0
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	220a      	movs	r2, #10
 8006c30:	4648      	mov	r0, r9
 8006c32:	f000 f9bb 	bl	8006fac <__multadd>
 8006c36:	4605      	mov	r5, r0
 8006c38:	e7f0      	b.n	8006c1c <_dtoa_r+0xad4>
 8006c3a:	f1bb 0f00 	cmp.w	fp, #0
 8006c3e:	bfcc      	ite	gt
 8006c40:	465e      	movgt	r6, fp
 8006c42:	2601      	movle	r6, #1
 8006c44:	4456      	add	r6, sl
 8006c46:	2700      	movs	r7, #0
 8006c48:	9902      	ldr	r1, [sp, #8]
 8006c4a:	9300      	str	r3, [sp, #0]
 8006c4c:	2201      	movs	r2, #1
 8006c4e:	4648      	mov	r0, r9
 8006c50:	f000 fb50 	bl	80072f4 <__lshift>
 8006c54:	4621      	mov	r1, r4
 8006c56:	9002      	str	r0, [sp, #8]
 8006c58:	f000 fbb8 	bl	80073cc <__mcmp>
 8006c5c:	2800      	cmp	r0, #0
 8006c5e:	dcb4      	bgt.n	8006bca <_dtoa_r+0xa82>
 8006c60:	d102      	bne.n	8006c68 <_dtoa_r+0xb20>
 8006c62:	9b00      	ldr	r3, [sp, #0]
 8006c64:	07db      	lsls	r3, r3, #31
 8006c66:	d4b0      	bmi.n	8006bca <_dtoa_r+0xa82>
 8006c68:	4633      	mov	r3, r6
 8006c6a:	461e      	mov	r6, r3
 8006c6c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006c70:	2a30      	cmp	r2, #48	@ 0x30
 8006c72:	d0fa      	beq.n	8006c6a <_dtoa_r+0xb22>
 8006c74:	e4b5      	b.n	80065e2 <_dtoa_r+0x49a>
 8006c76:	459a      	cmp	sl, r3
 8006c78:	d1a8      	bne.n	8006bcc <_dtoa_r+0xa84>
 8006c7a:	2331      	movs	r3, #49	@ 0x31
 8006c7c:	f108 0801 	add.w	r8, r8, #1
 8006c80:	f88a 3000 	strb.w	r3, [sl]
 8006c84:	e4ad      	b.n	80065e2 <_dtoa_r+0x49a>
 8006c86:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006c88:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006ce4 <_dtoa_r+0xb9c>
 8006c8c:	b11b      	cbz	r3, 8006c96 <_dtoa_r+0xb4e>
 8006c8e:	f10a 0308 	add.w	r3, sl, #8
 8006c92:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006c94:	6013      	str	r3, [r2, #0]
 8006c96:	4650      	mov	r0, sl
 8006c98:	b017      	add	sp, #92	@ 0x5c
 8006c9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c9e:	9b07      	ldr	r3, [sp, #28]
 8006ca0:	2b01      	cmp	r3, #1
 8006ca2:	f77f ae2e 	ble.w	8006902 <_dtoa_r+0x7ba>
 8006ca6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006ca8:	9308      	str	r3, [sp, #32]
 8006caa:	2001      	movs	r0, #1
 8006cac:	e64d      	b.n	800694a <_dtoa_r+0x802>
 8006cae:	f1bb 0f00 	cmp.w	fp, #0
 8006cb2:	f77f aed9 	ble.w	8006a68 <_dtoa_r+0x920>
 8006cb6:	4656      	mov	r6, sl
 8006cb8:	9802      	ldr	r0, [sp, #8]
 8006cba:	4621      	mov	r1, r4
 8006cbc:	f7ff f9bb 	bl	8006036 <quorem>
 8006cc0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006cc4:	f806 3b01 	strb.w	r3, [r6], #1
 8006cc8:	eba6 020a 	sub.w	r2, r6, sl
 8006ccc:	4593      	cmp	fp, r2
 8006cce:	ddb4      	ble.n	8006c3a <_dtoa_r+0xaf2>
 8006cd0:	9902      	ldr	r1, [sp, #8]
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	220a      	movs	r2, #10
 8006cd6:	4648      	mov	r0, r9
 8006cd8:	f000 f968 	bl	8006fac <__multadd>
 8006cdc:	9002      	str	r0, [sp, #8]
 8006cde:	e7eb      	b.n	8006cb8 <_dtoa_r+0xb70>
 8006ce0:	080082b8 	.word	0x080082b8
 8006ce4:	0800823c 	.word	0x0800823c

08006ce8 <_free_r>:
 8006ce8:	b538      	push	{r3, r4, r5, lr}
 8006cea:	4605      	mov	r5, r0
 8006cec:	2900      	cmp	r1, #0
 8006cee:	d041      	beq.n	8006d74 <_free_r+0x8c>
 8006cf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006cf4:	1f0c      	subs	r4, r1, #4
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	bfb8      	it	lt
 8006cfa:	18e4      	addlt	r4, r4, r3
 8006cfc:	f000 f8e8 	bl	8006ed0 <__malloc_lock>
 8006d00:	4a1d      	ldr	r2, [pc, #116]	@ (8006d78 <_free_r+0x90>)
 8006d02:	6813      	ldr	r3, [r2, #0]
 8006d04:	b933      	cbnz	r3, 8006d14 <_free_r+0x2c>
 8006d06:	6063      	str	r3, [r4, #4]
 8006d08:	6014      	str	r4, [r2, #0]
 8006d0a:	4628      	mov	r0, r5
 8006d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006d10:	f000 b8e4 	b.w	8006edc <__malloc_unlock>
 8006d14:	42a3      	cmp	r3, r4
 8006d16:	d908      	bls.n	8006d2a <_free_r+0x42>
 8006d18:	6820      	ldr	r0, [r4, #0]
 8006d1a:	1821      	adds	r1, r4, r0
 8006d1c:	428b      	cmp	r3, r1
 8006d1e:	bf01      	itttt	eq
 8006d20:	6819      	ldreq	r1, [r3, #0]
 8006d22:	685b      	ldreq	r3, [r3, #4]
 8006d24:	1809      	addeq	r1, r1, r0
 8006d26:	6021      	streq	r1, [r4, #0]
 8006d28:	e7ed      	b.n	8006d06 <_free_r+0x1e>
 8006d2a:	461a      	mov	r2, r3
 8006d2c:	685b      	ldr	r3, [r3, #4]
 8006d2e:	b10b      	cbz	r3, 8006d34 <_free_r+0x4c>
 8006d30:	42a3      	cmp	r3, r4
 8006d32:	d9fa      	bls.n	8006d2a <_free_r+0x42>
 8006d34:	6811      	ldr	r1, [r2, #0]
 8006d36:	1850      	adds	r0, r2, r1
 8006d38:	42a0      	cmp	r0, r4
 8006d3a:	d10b      	bne.n	8006d54 <_free_r+0x6c>
 8006d3c:	6820      	ldr	r0, [r4, #0]
 8006d3e:	4401      	add	r1, r0
 8006d40:	1850      	adds	r0, r2, r1
 8006d42:	4283      	cmp	r3, r0
 8006d44:	6011      	str	r1, [r2, #0]
 8006d46:	d1e0      	bne.n	8006d0a <_free_r+0x22>
 8006d48:	6818      	ldr	r0, [r3, #0]
 8006d4a:	685b      	ldr	r3, [r3, #4]
 8006d4c:	6053      	str	r3, [r2, #4]
 8006d4e:	4408      	add	r0, r1
 8006d50:	6010      	str	r0, [r2, #0]
 8006d52:	e7da      	b.n	8006d0a <_free_r+0x22>
 8006d54:	d902      	bls.n	8006d5c <_free_r+0x74>
 8006d56:	230c      	movs	r3, #12
 8006d58:	602b      	str	r3, [r5, #0]
 8006d5a:	e7d6      	b.n	8006d0a <_free_r+0x22>
 8006d5c:	6820      	ldr	r0, [r4, #0]
 8006d5e:	1821      	adds	r1, r4, r0
 8006d60:	428b      	cmp	r3, r1
 8006d62:	bf04      	itt	eq
 8006d64:	6819      	ldreq	r1, [r3, #0]
 8006d66:	685b      	ldreq	r3, [r3, #4]
 8006d68:	6063      	str	r3, [r4, #4]
 8006d6a:	bf04      	itt	eq
 8006d6c:	1809      	addeq	r1, r1, r0
 8006d6e:	6021      	streq	r1, [r4, #0]
 8006d70:	6054      	str	r4, [r2, #4]
 8006d72:	e7ca      	b.n	8006d0a <_free_r+0x22>
 8006d74:	bd38      	pop	{r3, r4, r5, pc}
 8006d76:	bf00      	nop
 8006d78:	20000478 	.word	0x20000478

08006d7c <malloc>:
 8006d7c:	4b02      	ldr	r3, [pc, #8]	@ (8006d88 <malloc+0xc>)
 8006d7e:	4601      	mov	r1, r0
 8006d80:	6818      	ldr	r0, [r3, #0]
 8006d82:	f000 b825 	b.w	8006dd0 <_malloc_r>
 8006d86:	bf00      	nop
 8006d88:	20000018 	.word	0x20000018

08006d8c <sbrk_aligned>:
 8006d8c:	b570      	push	{r4, r5, r6, lr}
 8006d8e:	4e0f      	ldr	r6, [pc, #60]	@ (8006dcc <sbrk_aligned+0x40>)
 8006d90:	460c      	mov	r4, r1
 8006d92:	6831      	ldr	r1, [r6, #0]
 8006d94:	4605      	mov	r5, r0
 8006d96:	b911      	cbnz	r1, 8006d9e <sbrk_aligned+0x12>
 8006d98:	f000 fea2 	bl	8007ae0 <_sbrk_r>
 8006d9c:	6030      	str	r0, [r6, #0]
 8006d9e:	4621      	mov	r1, r4
 8006da0:	4628      	mov	r0, r5
 8006da2:	f000 fe9d 	bl	8007ae0 <_sbrk_r>
 8006da6:	1c43      	adds	r3, r0, #1
 8006da8:	d103      	bne.n	8006db2 <sbrk_aligned+0x26>
 8006daa:	f04f 34ff 	mov.w	r4, #4294967295
 8006dae:	4620      	mov	r0, r4
 8006db0:	bd70      	pop	{r4, r5, r6, pc}
 8006db2:	1cc4      	adds	r4, r0, #3
 8006db4:	f024 0403 	bic.w	r4, r4, #3
 8006db8:	42a0      	cmp	r0, r4
 8006dba:	d0f8      	beq.n	8006dae <sbrk_aligned+0x22>
 8006dbc:	1a21      	subs	r1, r4, r0
 8006dbe:	4628      	mov	r0, r5
 8006dc0:	f000 fe8e 	bl	8007ae0 <_sbrk_r>
 8006dc4:	3001      	adds	r0, #1
 8006dc6:	d1f2      	bne.n	8006dae <sbrk_aligned+0x22>
 8006dc8:	e7ef      	b.n	8006daa <sbrk_aligned+0x1e>
 8006dca:	bf00      	nop
 8006dcc:	20000474 	.word	0x20000474

08006dd0 <_malloc_r>:
 8006dd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006dd4:	1ccd      	adds	r5, r1, #3
 8006dd6:	f025 0503 	bic.w	r5, r5, #3
 8006dda:	3508      	adds	r5, #8
 8006ddc:	2d0c      	cmp	r5, #12
 8006dde:	bf38      	it	cc
 8006de0:	250c      	movcc	r5, #12
 8006de2:	2d00      	cmp	r5, #0
 8006de4:	4606      	mov	r6, r0
 8006de6:	db01      	blt.n	8006dec <_malloc_r+0x1c>
 8006de8:	42a9      	cmp	r1, r5
 8006dea:	d904      	bls.n	8006df6 <_malloc_r+0x26>
 8006dec:	230c      	movs	r3, #12
 8006dee:	6033      	str	r3, [r6, #0]
 8006df0:	2000      	movs	r0, #0
 8006df2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006df6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006ecc <_malloc_r+0xfc>
 8006dfa:	f000 f869 	bl	8006ed0 <__malloc_lock>
 8006dfe:	f8d8 3000 	ldr.w	r3, [r8]
 8006e02:	461c      	mov	r4, r3
 8006e04:	bb44      	cbnz	r4, 8006e58 <_malloc_r+0x88>
 8006e06:	4629      	mov	r1, r5
 8006e08:	4630      	mov	r0, r6
 8006e0a:	f7ff ffbf 	bl	8006d8c <sbrk_aligned>
 8006e0e:	1c43      	adds	r3, r0, #1
 8006e10:	4604      	mov	r4, r0
 8006e12:	d158      	bne.n	8006ec6 <_malloc_r+0xf6>
 8006e14:	f8d8 4000 	ldr.w	r4, [r8]
 8006e18:	4627      	mov	r7, r4
 8006e1a:	2f00      	cmp	r7, #0
 8006e1c:	d143      	bne.n	8006ea6 <_malloc_r+0xd6>
 8006e1e:	2c00      	cmp	r4, #0
 8006e20:	d04b      	beq.n	8006eba <_malloc_r+0xea>
 8006e22:	6823      	ldr	r3, [r4, #0]
 8006e24:	4639      	mov	r1, r7
 8006e26:	4630      	mov	r0, r6
 8006e28:	eb04 0903 	add.w	r9, r4, r3
 8006e2c:	f000 fe58 	bl	8007ae0 <_sbrk_r>
 8006e30:	4581      	cmp	r9, r0
 8006e32:	d142      	bne.n	8006eba <_malloc_r+0xea>
 8006e34:	6821      	ldr	r1, [r4, #0]
 8006e36:	1a6d      	subs	r5, r5, r1
 8006e38:	4629      	mov	r1, r5
 8006e3a:	4630      	mov	r0, r6
 8006e3c:	f7ff ffa6 	bl	8006d8c <sbrk_aligned>
 8006e40:	3001      	adds	r0, #1
 8006e42:	d03a      	beq.n	8006eba <_malloc_r+0xea>
 8006e44:	6823      	ldr	r3, [r4, #0]
 8006e46:	442b      	add	r3, r5
 8006e48:	6023      	str	r3, [r4, #0]
 8006e4a:	f8d8 3000 	ldr.w	r3, [r8]
 8006e4e:	685a      	ldr	r2, [r3, #4]
 8006e50:	bb62      	cbnz	r2, 8006eac <_malloc_r+0xdc>
 8006e52:	f8c8 7000 	str.w	r7, [r8]
 8006e56:	e00f      	b.n	8006e78 <_malloc_r+0xa8>
 8006e58:	6822      	ldr	r2, [r4, #0]
 8006e5a:	1b52      	subs	r2, r2, r5
 8006e5c:	d420      	bmi.n	8006ea0 <_malloc_r+0xd0>
 8006e5e:	2a0b      	cmp	r2, #11
 8006e60:	d917      	bls.n	8006e92 <_malloc_r+0xc2>
 8006e62:	1961      	adds	r1, r4, r5
 8006e64:	42a3      	cmp	r3, r4
 8006e66:	6025      	str	r5, [r4, #0]
 8006e68:	bf18      	it	ne
 8006e6a:	6059      	strne	r1, [r3, #4]
 8006e6c:	6863      	ldr	r3, [r4, #4]
 8006e6e:	bf08      	it	eq
 8006e70:	f8c8 1000 	streq.w	r1, [r8]
 8006e74:	5162      	str	r2, [r4, r5]
 8006e76:	604b      	str	r3, [r1, #4]
 8006e78:	4630      	mov	r0, r6
 8006e7a:	f000 f82f 	bl	8006edc <__malloc_unlock>
 8006e7e:	f104 000b 	add.w	r0, r4, #11
 8006e82:	1d23      	adds	r3, r4, #4
 8006e84:	f020 0007 	bic.w	r0, r0, #7
 8006e88:	1ac2      	subs	r2, r0, r3
 8006e8a:	bf1c      	itt	ne
 8006e8c:	1a1b      	subne	r3, r3, r0
 8006e8e:	50a3      	strne	r3, [r4, r2]
 8006e90:	e7af      	b.n	8006df2 <_malloc_r+0x22>
 8006e92:	6862      	ldr	r2, [r4, #4]
 8006e94:	42a3      	cmp	r3, r4
 8006e96:	bf0c      	ite	eq
 8006e98:	f8c8 2000 	streq.w	r2, [r8]
 8006e9c:	605a      	strne	r2, [r3, #4]
 8006e9e:	e7eb      	b.n	8006e78 <_malloc_r+0xa8>
 8006ea0:	4623      	mov	r3, r4
 8006ea2:	6864      	ldr	r4, [r4, #4]
 8006ea4:	e7ae      	b.n	8006e04 <_malloc_r+0x34>
 8006ea6:	463c      	mov	r4, r7
 8006ea8:	687f      	ldr	r7, [r7, #4]
 8006eaa:	e7b6      	b.n	8006e1a <_malloc_r+0x4a>
 8006eac:	461a      	mov	r2, r3
 8006eae:	685b      	ldr	r3, [r3, #4]
 8006eb0:	42a3      	cmp	r3, r4
 8006eb2:	d1fb      	bne.n	8006eac <_malloc_r+0xdc>
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	6053      	str	r3, [r2, #4]
 8006eb8:	e7de      	b.n	8006e78 <_malloc_r+0xa8>
 8006eba:	230c      	movs	r3, #12
 8006ebc:	6033      	str	r3, [r6, #0]
 8006ebe:	4630      	mov	r0, r6
 8006ec0:	f000 f80c 	bl	8006edc <__malloc_unlock>
 8006ec4:	e794      	b.n	8006df0 <_malloc_r+0x20>
 8006ec6:	6005      	str	r5, [r0, #0]
 8006ec8:	e7d6      	b.n	8006e78 <_malloc_r+0xa8>
 8006eca:	bf00      	nop
 8006ecc:	20000478 	.word	0x20000478

08006ed0 <__malloc_lock>:
 8006ed0:	4801      	ldr	r0, [pc, #4]	@ (8006ed8 <__malloc_lock+0x8>)
 8006ed2:	f7ff b8ae 	b.w	8006032 <__retarget_lock_acquire_recursive>
 8006ed6:	bf00      	nop
 8006ed8:	20000470 	.word	0x20000470

08006edc <__malloc_unlock>:
 8006edc:	4801      	ldr	r0, [pc, #4]	@ (8006ee4 <__malloc_unlock+0x8>)
 8006ede:	f7ff b8a9 	b.w	8006034 <__retarget_lock_release_recursive>
 8006ee2:	bf00      	nop
 8006ee4:	20000470 	.word	0x20000470

08006ee8 <_Balloc>:
 8006ee8:	b570      	push	{r4, r5, r6, lr}
 8006eea:	69c6      	ldr	r6, [r0, #28]
 8006eec:	4604      	mov	r4, r0
 8006eee:	460d      	mov	r5, r1
 8006ef0:	b976      	cbnz	r6, 8006f10 <_Balloc+0x28>
 8006ef2:	2010      	movs	r0, #16
 8006ef4:	f7ff ff42 	bl	8006d7c <malloc>
 8006ef8:	4602      	mov	r2, r0
 8006efa:	61e0      	str	r0, [r4, #28]
 8006efc:	b920      	cbnz	r0, 8006f08 <_Balloc+0x20>
 8006efe:	4b18      	ldr	r3, [pc, #96]	@ (8006f60 <_Balloc+0x78>)
 8006f00:	4818      	ldr	r0, [pc, #96]	@ (8006f64 <_Balloc+0x7c>)
 8006f02:	216b      	movs	r1, #107	@ 0x6b
 8006f04:	f000 fe0a 	bl	8007b1c <__assert_func>
 8006f08:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006f0c:	6006      	str	r6, [r0, #0]
 8006f0e:	60c6      	str	r6, [r0, #12]
 8006f10:	69e6      	ldr	r6, [r4, #28]
 8006f12:	68f3      	ldr	r3, [r6, #12]
 8006f14:	b183      	cbz	r3, 8006f38 <_Balloc+0x50>
 8006f16:	69e3      	ldr	r3, [r4, #28]
 8006f18:	68db      	ldr	r3, [r3, #12]
 8006f1a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006f1e:	b9b8      	cbnz	r0, 8006f50 <_Balloc+0x68>
 8006f20:	2101      	movs	r1, #1
 8006f22:	fa01 f605 	lsl.w	r6, r1, r5
 8006f26:	1d72      	adds	r2, r6, #5
 8006f28:	0092      	lsls	r2, r2, #2
 8006f2a:	4620      	mov	r0, r4
 8006f2c:	f000 fe14 	bl	8007b58 <_calloc_r>
 8006f30:	b160      	cbz	r0, 8006f4c <_Balloc+0x64>
 8006f32:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006f36:	e00e      	b.n	8006f56 <_Balloc+0x6e>
 8006f38:	2221      	movs	r2, #33	@ 0x21
 8006f3a:	2104      	movs	r1, #4
 8006f3c:	4620      	mov	r0, r4
 8006f3e:	f000 fe0b 	bl	8007b58 <_calloc_r>
 8006f42:	69e3      	ldr	r3, [r4, #28]
 8006f44:	60f0      	str	r0, [r6, #12]
 8006f46:	68db      	ldr	r3, [r3, #12]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d1e4      	bne.n	8006f16 <_Balloc+0x2e>
 8006f4c:	2000      	movs	r0, #0
 8006f4e:	bd70      	pop	{r4, r5, r6, pc}
 8006f50:	6802      	ldr	r2, [r0, #0]
 8006f52:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006f56:	2300      	movs	r3, #0
 8006f58:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006f5c:	e7f7      	b.n	8006f4e <_Balloc+0x66>
 8006f5e:	bf00      	nop
 8006f60:	08008249 	.word	0x08008249
 8006f64:	080082c9 	.word	0x080082c9

08006f68 <_Bfree>:
 8006f68:	b570      	push	{r4, r5, r6, lr}
 8006f6a:	69c6      	ldr	r6, [r0, #28]
 8006f6c:	4605      	mov	r5, r0
 8006f6e:	460c      	mov	r4, r1
 8006f70:	b976      	cbnz	r6, 8006f90 <_Bfree+0x28>
 8006f72:	2010      	movs	r0, #16
 8006f74:	f7ff ff02 	bl	8006d7c <malloc>
 8006f78:	4602      	mov	r2, r0
 8006f7a:	61e8      	str	r0, [r5, #28]
 8006f7c:	b920      	cbnz	r0, 8006f88 <_Bfree+0x20>
 8006f7e:	4b09      	ldr	r3, [pc, #36]	@ (8006fa4 <_Bfree+0x3c>)
 8006f80:	4809      	ldr	r0, [pc, #36]	@ (8006fa8 <_Bfree+0x40>)
 8006f82:	218f      	movs	r1, #143	@ 0x8f
 8006f84:	f000 fdca 	bl	8007b1c <__assert_func>
 8006f88:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006f8c:	6006      	str	r6, [r0, #0]
 8006f8e:	60c6      	str	r6, [r0, #12]
 8006f90:	b13c      	cbz	r4, 8006fa2 <_Bfree+0x3a>
 8006f92:	69eb      	ldr	r3, [r5, #28]
 8006f94:	6862      	ldr	r2, [r4, #4]
 8006f96:	68db      	ldr	r3, [r3, #12]
 8006f98:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006f9c:	6021      	str	r1, [r4, #0]
 8006f9e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006fa2:	bd70      	pop	{r4, r5, r6, pc}
 8006fa4:	08008249 	.word	0x08008249
 8006fa8:	080082c9 	.word	0x080082c9

08006fac <__multadd>:
 8006fac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006fb0:	690d      	ldr	r5, [r1, #16]
 8006fb2:	4607      	mov	r7, r0
 8006fb4:	460c      	mov	r4, r1
 8006fb6:	461e      	mov	r6, r3
 8006fb8:	f101 0c14 	add.w	ip, r1, #20
 8006fbc:	2000      	movs	r0, #0
 8006fbe:	f8dc 3000 	ldr.w	r3, [ip]
 8006fc2:	b299      	uxth	r1, r3
 8006fc4:	fb02 6101 	mla	r1, r2, r1, r6
 8006fc8:	0c1e      	lsrs	r6, r3, #16
 8006fca:	0c0b      	lsrs	r3, r1, #16
 8006fcc:	fb02 3306 	mla	r3, r2, r6, r3
 8006fd0:	b289      	uxth	r1, r1
 8006fd2:	3001      	adds	r0, #1
 8006fd4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006fd8:	4285      	cmp	r5, r0
 8006fda:	f84c 1b04 	str.w	r1, [ip], #4
 8006fde:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006fe2:	dcec      	bgt.n	8006fbe <__multadd+0x12>
 8006fe4:	b30e      	cbz	r6, 800702a <__multadd+0x7e>
 8006fe6:	68a3      	ldr	r3, [r4, #8]
 8006fe8:	42ab      	cmp	r3, r5
 8006fea:	dc19      	bgt.n	8007020 <__multadd+0x74>
 8006fec:	6861      	ldr	r1, [r4, #4]
 8006fee:	4638      	mov	r0, r7
 8006ff0:	3101      	adds	r1, #1
 8006ff2:	f7ff ff79 	bl	8006ee8 <_Balloc>
 8006ff6:	4680      	mov	r8, r0
 8006ff8:	b928      	cbnz	r0, 8007006 <__multadd+0x5a>
 8006ffa:	4602      	mov	r2, r0
 8006ffc:	4b0c      	ldr	r3, [pc, #48]	@ (8007030 <__multadd+0x84>)
 8006ffe:	480d      	ldr	r0, [pc, #52]	@ (8007034 <__multadd+0x88>)
 8007000:	21ba      	movs	r1, #186	@ 0xba
 8007002:	f000 fd8b 	bl	8007b1c <__assert_func>
 8007006:	6922      	ldr	r2, [r4, #16]
 8007008:	3202      	adds	r2, #2
 800700a:	f104 010c 	add.w	r1, r4, #12
 800700e:	0092      	lsls	r2, r2, #2
 8007010:	300c      	adds	r0, #12
 8007012:	f000 fd75 	bl	8007b00 <memcpy>
 8007016:	4621      	mov	r1, r4
 8007018:	4638      	mov	r0, r7
 800701a:	f7ff ffa5 	bl	8006f68 <_Bfree>
 800701e:	4644      	mov	r4, r8
 8007020:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007024:	3501      	adds	r5, #1
 8007026:	615e      	str	r6, [r3, #20]
 8007028:	6125      	str	r5, [r4, #16]
 800702a:	4620      	mov	r0, r4
 800702c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007030:	080082b8 	.word	0x080082b8
 8007034:	080082c9 	.word	0x080082c9

08007038 <__hi0bits>:
 8007038:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800703c:	4603      	mov	r3, r0
 800703e:	bf36      	itet	cc
 8007040:	0403      	lslcc	r3, r0, #16
 8007042:	2000      	movcs	r0, #0
 8007044:	2010      	movcc	r0, #16
 8007046:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800704a:	bf3c      	itt	cc
 800704c:	021b      	lslcc	r3, r3, #8
 800704e:	3008      	addcc	r0, #8
 8007050:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007054:	bf3c      	itt	cc
 8007056:	011b      	lslcc	r3, r3, #4
 8007058:	3004      	addcc	r0, #4
 800705a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800705e:	bf3c      	itt	cc
 8007060:	009b      	lslcc	r3, r3, #2
 8007062:	3002      	addcc	r0, #2
 8007064:	2b00      	cmp	r3, #0
 8007066:	db05      	blt.n	8007074 <__hi0bits+0x3c>
 8007068:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800706c:	f100 0001 	add.w	r0, r0, #1
 8007070:	bf08      	it	eq
 8007072:	2020      	moveq	r0, #32
 8007074:	4770      	bx	lr

08007076 <__lo0bits>:
 8007076:	6803      	ldr	r3, [r0, #0]
 8007078:	4602      	mov	r2, r0
 800707a:	f013 0007 	ands.w	r0, r3, #7
 800707e:	d00b      	beq.n	8007098 <__lo0bits+0x22>
 8007080:	07d9      	lsls	r1, r3, #31
 8007082:	d421      	bmi.n	80070c8 <__lo0bits+0x52>
 8007084:	0798      	lsls	r0, r3, #30
 8007086:	bf49      	itett	mi
 8007088:	085b      	lsrmi	r3, r3, #1
 800708a:	089b      	lsrpl	r3, r3, #2
 800708c:	2001      	movmi	r0, #1
 800708e:	6013      	strmi	r3, [r2, #0]
 8007090:	bf5c      	itt	pl
 8007092:	6013      	strpl	r3, [r2, #0]
 8007094:	2002      	movpl	r0, #2
 8007096:	4770      	bx	lr
 8007098:	b299      	uxth	r1, r3
 800709a:	b909      	cbnz	r1, 80070a0 <__lo0bits+0x2a>
 800709c:	0c1b      	lsrs	r3, r3, #16
 800709e:	2010      	movs	r0, #16
 80070a0:	b2d9      	uxtb	r1, r3
 80070a2:	b909      	cbnz	r1, 80070a8 <__lo0bits+0x32>
 80070a4:	3008      	adds	r0, #8
 80070a6:	0a1b      	lsrs	r3, r3, #8
 80070a8:	0719      	lsls	r1, r3, #28
 80070aa:	bf04      	itt	eq
 80070ac:	091b      	lsreq	r3, r3, #4
 80070ae:	3004      	addeq	r0, #4
 80070b0:	0799      	lsls	r1, r3, #30
 80070b2:	bf04      	itt	eq
 80070b4:	089b      	lsreq	r3, r3, #2
 80070b6:	3002      	addeq	r0, #2
 80070b8:	07d9      	lsls	r1, r3, #31
 80070ba:	d403      	bmi.n	80070c4 <__lo0bits+0x4e>
 80070bc:	085b      	lsrs	r3, r3, #1
 80070be:	f100 0001 	add.w	r0, r0, #1
 80070c2:	d003      	beq.n	80070cc <__lo0bits+0x56>
 80070c4:	6013      	str	r3, [r2, #0]
 80070c6:	4770      	bx	lr
 80070c8:	2000      	movs	r0, #0
 80070ca:	4770      	bx	lr
 80070cc:	2020      	movs	r0, #32
 80070ce:	4770      	bx	lr

080070d0 <__i2b>:
 80070d0:	b510      	push	{r4, lr}
 80070d2:	460c      	mov	r4, r1
 80070d4:	2101      	movs	r1, #1
 80070d6:	f7ff ff07 	bl	8006ee8 <_Balloc>
 80070da:	4602      	mov	r2, r0
 80070dc:	b928      	cbnz	r0, 80070ea <__i2b+0x1a>
 80070de:	4b05      	ldr	r3, [pc, #20]	@ (80070f4 <__i2b+0x24>)
 80070e0:	4805      	ldr	r0, [pc, #20]	@ (80070f8 <__i2b+0x28>)
 80070e2:	f240 1145 	movw	r1, #325	@ 0x145
 80070e6:	f000 fd19 	bl	8007b1c <__assert_func>
 80070ea:	2301      	movs	r3, #1
 80070ec:	6144      	str	r4, [r0, #20]
 80070ee:	6103      	str	r3, [r0, #16]
 80070f0:	bd10      	pop	{r4, pc}
 80070f2:	bf00      	nop
 80070f4:	080082b8 	.word	0x080082b8
 80070f8:	080082c9 	.word	0x080082c9

080070fc <__multiply>:
 80070fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007100:	4617      	mov	r7, r2
 8007102:	690a      	ldr	r2, [r1, #16]
 8007104:	693b      	ldr	r3, [r7, #16]
 8007106:	429a      	cmp	r2, r3
 8007108:	bfa8      	it	ge
 800710a:	463b      	movge	r3, r7
 800710c:	4689      	mov	r9, r1
 800710e:	bfa4      	itt	ge
 8007110:	460f      	movge	r7, r1
 8007112:	4699      	movge	r9, r3
 8007114:	693d      	ldr	r5, [r7, #16]
 8007116:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	6879      	ldr	r1, [r7, #4]
 800711e:	eb05 060a 	add.w	r6, r5, sl
 8007122:	42b3      	cmp	r3, r6
 8007124:	b085      	sub	sp, #20
 8007126:	bfb8      	it	lt
 8007128:	3101      	addlt	r1, #1
 800712a:	f7ff fedd 	bl	8006ee8 <_Balloc>
 800712e:	b930      	cbnz	r0, 800713e <__multiply+0x42>
 8007130:	4602      	mov	r2, r0
 8007132:	4b41      	ldr	r3, [pc, #260]	@ (8007238 <__multiply+0x13c>)
 8007134:	4841      	ldr	r0, [pc, #260]	@ (800723c <__multiply+0x140>)
 8007136:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800713a:	f000 fcef 	bl	8007b1c <__assert_func>
 800713e:	f100 0414 	add.w	r4, r0, #20
 8007142:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007146:	4623      	mov	r3, r4
 8007148:	2200      	movs	r2, #0
 800714a:	4573      	cmp	r3, lr
 800714c:	d320      	bcc.n	8007190 <__multiply+0x94>
 800714e:	f107 0814 	add.w	r8, r7, #20
 8007152:	f109 0114 	add.w	r1, r9, #20
 8007156:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800715a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800715e:	9302      	str	r3, [sp, #8]
 8007160:	1beb      	subs	r3, r5, r7
 8007162:	3b15      	subs	r3, #21
 8007164:	f023 0303 	bic.w	r3, r3, #3
 8007168:	3304      	adds	r3, #4
 800716a:	3715      	adds	r7, #21
 800716c:	42bd      	cmp	r5, r7
 800716e:	bf38      	it	cc
 8007170:	2304      	movcc	r3, #4
 8007172:	9301      	str	r3, [sp, #4]
 8007174:	9b02      	ldr	r3, [sp, #8]
 8007176:	9103      	str	r1, [sp, #12]
 8007178:	428b      	cmp	r3, r1
 800717a:	d80c      	bhi.n	8007196 <__multiply+0x9a>
 800717c:	2e00      	cmp	r6, #0
 800717e:	dd03      	ble.n	8007188 <__multiply+0x8c>
 8007180:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007184:	2b00      	cmp	r3, #0
 8007186:	d055      	beq.n	8007234 <__multiply+0x138>
 8007188:	6106      	str	r6, [r0, #16]
 800718a:	b005      	add	sp, #20
 800718c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007190:	f843 2b04 	str.w	r2, [r3], #4
 8007194:	e7d9      	b.n	800714a <__multiply+0x4e>
 8007196:	f8b1 a000 	ldrh.w	sl, [r1]
 800719a:	f1ba 0f00 	cmp.w	sl, #0
 800719e:	d01f      	beq.n	80071e0 <__multiply+0xe4>
 80071a0:	46c4      	mov	ip, r8
 80071a2:	46a1      	mov	r9, r4
 80071a4:	2700      	movs	r7, #0
 80071a6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80071aa:	f8d9 3000 	ldr.w	r3, [r9]
 80071ae:	fa1f fb82 	uxth.w	fp, r2
 80071b2:	b29b      	uxth	r3, r3
 80071b4:	fb0a 330b 	mla	r3, sl, fp, r3
 80071b8:	443b      	add	r3, r7
 80071ba:	f8d9 7000 	ldr.w	r7, [r9]
 80071be:	0c12      	lsrs	r2, r2, #16
 80071c0:	0c3f      	lsrs	r7, r7, #16
 80071c2:	fb0a 7202 	mla	r2, sl, r2, r7
 80071c6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80071ca:	b29b      	uxth	r3, r3
 80071cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80071d0:	4565      	cmp	r5, ip
 80071d2:	f849 3b04 	str.w	r3, [r9], #4
 80071d6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80071da:	d8e4      	bhi.n	80071a6 <__multiply+0xaa>
 80071dc:	9b01      	ldr	r3, [sp, #4]
 80071de:	50e7      	str	r7, [r4, r3]
 80071e0:	9b03      	ldr	r3, [sp, #12]
 80071e2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80071e6:	3104      	adds	r1, #4
 80071e8:	f1b9 0f00 	cmp.w	r9, #0
 80071ec:	d020      	beq.n	8007230 <__multiply+0x134>
 80071ee:	6823      	ldr	r3, [r4, #0]
 80071f0:	4647      	mov	r7, r8
 80071f2:	46a4      	mov	ip, r4
 80071f4:	f04f 0a00 	mov.w	sl, #0
 80071f8:	f8b7 b000 	ldrh.w	fp, [r7]
 80071fc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007200:	fb09 220b 	mla	r2, r9, fp, r2
 8007204:	4452      	add	r2, sl
 8007206:	b29b      	uxth	r3, r3
 8007208:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800720c:	f84c 3b04 	str.w	r3, [ip], #4
 8007210:	f857 3b04 	ldr.w	r3, [r7], #4
 8007214:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007218:	f8bc 3000 	ldrh.w	r3, [ip]
 800721c:	fb09 330a 	mla	r3, r9, sl, r3
 8007220:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007224:	42bd      	cmp	r5, r7
 8007226:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800722a:	d8e5      	bhi.n	80071f8 <__multiply+0xfc>
 800722c:	9a01      	ldr	r2, [sp, #4]
 800722e:	50a3      	str	r3, [r4, r2]
 8007230:	3404      	adds	r4, #4
 8007232:	e79f      	b.n	8007174 <__multiply+0x78>
 8007234:	3e01      	subs	r6, #1
 8007236:	e7a1      	b.n	800717c <__multiply+0x80>
 8007238:	080082b8 	.word	0x080082b8
 800723c:	080082c9 	.word	0x080082c9

08007240 <__pow5mult>:
 8007240:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007244:	4615      	mov	r5, r2
 8007246:	f012 0203 	ands.w	r2, r2, #3
 800724a:	4607      	mov	r7, r0
 800724c:	460e      	mov	r6, r1
 800724e:	d007      	beq.n	8007260 <__pow5mult+0x20>
 8007250:	4c25      	ldr	r4, [pc, #148]	@ (80072e8 <__pow5mult+0xa8>)
 8007252:	3a01      	subs	r2, #1
 8007254:	2300      	movs	r3, #0
 8007256:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800725a:	f7ff fea7 	bl	8006fac <__multadd>
 800725e:	4606      	mov	r6, r0
 8007260:	10ad      	asrs	r5, r5, #2
 8007262:	d03d      	beq.n	80072e0 <__pow5mult+0xa0>
 8007264:	69fc      	ldr	r4, [r7, #28]
 8007266:	b97c      	cbnz	r4, 8007288 <__pow5mult+0x48>
 8007268:	2010      	movs	r0, #16
 800726a:	f7ff fd87 	bl	8006d7c <malloc>
 800726e:	4602      	mov	r2, r0
 8007270:	61f8      	str	r0, [r7, #28]
 8007272:	b928      	cbnz	r0, 8007280 <__pow5mult+0x40>
 8007274:	4b1d      	ldr	r3, [pc, #116]	@ (80072ec <__pow5mult+0xac>)
 8007276:	481e      	ldr	r0, [pc, #120]	@ (80072f0 <__pow5mult+0xb0>)
 8007278:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800727c:	f000 fc4e 	bl	8007b1c <__assert_func>
 8007280:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007284:	6004      	str	r4, [r0, #0]
 8007286:	60c4      	str	r4, [r0, #12]
 8007288:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800728c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007290:	b94c      	cbnz	r4, 80072a6 <__pow5mult+0x66>
 8007292:	f240 2171 	movw	r1, #625	@ 0x271
 8007296:	4638      	mov	r0, r7
 8007298:	f7ff ff1a 	bl	80070d0 <__i2b>
 800729c:	2300      	movs	r3, #0
 800729e:	f8c8 0008 	str.w	r0, [r8, #8]
 80072a2:	4604      	mov	r4, r0
 80072a4:	6003      	str	r3, [r0, #0]
 80072a6:	f04f 0900 	mov.w	r9, #0
 80072aa:	07eb      	lsls	r3, r5, #31
 80072ac:	d50a      	bpl.n	80072c4 <__pow5mult+0x84>
 80072ae:	4631      	mov	r1, r6
 80072b0:	4622      	mov	r2, r4
 80072b2:	4638      	mov	r0, r7
 80072b4:	f7ff ff22 	bl	80070fc <__multiply>
 80072b8:	4631      	mov	r1, r6
 80072ba:	4680      	mov	r8, r0
 80072bc:	4638      	mov	r0, r7
 80072be:	f7ff fe53 	bl	8006f68 <_Bfree>
 80072c2:	4646      	mov	r6, r8
 80072c4:	106d      	asrs	r5, r5, #1
 80072c6:	d00b      	beq.n	80072e0 <__pow5mult+0xa0>
 80072c8:	6820      	ldr	r0, [r4, #0]
 80072ca:	b938      	cbnz	r0, 80072dc <__pow5mult+0x9c>
 80072cc:	4622      	mov	r2, r4
 80072ce:	4621      	mov	r1, r4
 80072d0:	4638      	mov	r0, r7
 80072d2:	f7ff ff13 	bl	80070fc <__multiply>
 80072d6:	6020      	str	r0, [r4, #0]
 80072d8:	f8c0 9000 	str.w	r9, [r0]
 80072dc:	4604      	mov	r4, r0
 80072de:	e7e4      	b.n	80072aa <__pow5mult+0x6a>
 80072e0:	4630      	mov	r0, r6
 80072e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072e6:	bf00      	nop
 80072e8:	0800837c 	.word	0x0800837c
 80072ec:	08008249 	.word	0x08008249
 80072f0:	080082c9 	.word	0x080082c9

080072f4 <__lshift>:
 80072f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072f8:	460c      	mov	r4, r1
 80072fa:	6849      	ldr	r1, [r1, #4]
 80072fc:	6923      	ldr	r3, [r4, #16]
 80072fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007302:	68a3      	ldr	r3, [r4, #8]
 8007304:	4607      	mov	r7, r0
 8007306:	4691      	mov	r9, r2
 8007308:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800730c:	f108 0601 	add.w	r6, r8, #1
 8007310:	42b3      	cmp	r3, r6
 8007312:	db0b      	blt.n	800732c <__lshift+0x38>
 8007314:	4638      	mov	r0, r7
 8007316:	f7ff fde7 	bl	8006ee8 <_Balloc>
 800731a:	4605      	mov	r5, r0
 800731c:	b948      	cbnz	r0, 8007332 <__lshift+0x3e>
 800731e:	4602      	mov	r2, r0
 8007320:	4b28      	ldr	r3, [pc, #160]	@ (80073c4 <__lshift+0xd0>)
 8007322:	4829      	ldr	r0, [pc, #164]	@ (80073c8 <__lshift+0xd4>)
 8007324:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007328:	f000 fbf8 	bl	8007b1c <__assert_func>
 800732c:	3101      	adds	r1, #1
 800732e:	005b      	lsls	r3, r3, #1
 8007330:	e7ee      	b.n	8007310 <__lshift+0x1c>
 8007332:	2300      	movs	r3, #0
 8007334:	f100 0114 	add.w	r1, r0, #20
 8007338:	f100 0210 	add.w	r2, r0, #16
 800733c:	4618      	mov	r0, r3
 800733e:	4553      	cmp	r3, sl
 8007340:	db33      	blt.n	80073aa <__lshift+0xb6>
 8007342:	6920      	ldr	r0, [r4, #16]
 8007344:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007348:	f104 0314 	add.w	r3, r4, #20
 800734c:	f019 091f 	ands.w	r9, r9, #31
 8007350:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007354:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007358:	d02b      	beq.n	80073b2 <__lshift+0xbe>
 800735a:	f1c9 0e20 	rsb	lr, r9, #32
 800735e:	468a      	mov	sl, r1
 8007360:	2200      	movs	r2, #0
 8007362:	6818      	ldr	r0, [r3, #0]
 8007364:	fa00 f009 	lsl.w	r0, r0, r9
 8007368:	4310      	orrs	r0, r2
 800736a:	f84a 0b04 	str.w	r0, [sl], #4
 800736e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007372:	459c      	cmp	ip, r3
 8007374:	fa22 f20e 	lsr.w	r2, r2, lr
 8007378:	d8f3      	bhi.n	8007362 <__lshift+0x6e>
 800737a:	ebac 0304 	sub.w	r3, ip, r4
 800737e:	3b15      	subs	r3, #21
 8007380:	f023 0303 	bic.w	r3, r3, #3
 8007384:	3304      	adds	r3, #4
 8007386:	f104 0015 	add.w	r0, r4, #21
 800738a:	4560      	cmp	r0, ip
 800738c:	bf88      	it	hi
 800738e:	2304      	movhi	r3, #4
 8007390:	50ca      	str	r2, [r1, r3]
 8007392:	b10a      	cbz	r2, 8007398 <__lshift+0xa4>
 8007394:	f108 0602 	add.w	r6, r8, #2
 8007398:	3e01      	subs	r6, #1
 800739a:	4638      	mov	r0, r7
 800739c:	612e      	str	r6, [r5, #16]
 800739e:	4621      	mov	r1, r4
 80073a0:	f7ff fde2 	bl	8006f68 <_Bfree>
 80073a4:	4628      	mov	r0, r5
 80073a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073aa:	f842 0f04 	str.w	r0, [r2, #4]!
 80073ae:	3301      	adds	r3, #1
 80073b0:	e7c5      	b.n	800733e <__lshift+0x4a>
 80073b2:	3904      	subs	r1, #4
 80073b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80073b8:	f841 2f04 	str.w	r2, [r1, #4]!
 80073bc:	459c      	cmp	ip, r3
 80073be:	d8f9      	bhi.n	80073b4 <__lshift+0xc0>
 80073c0:	e7ea      	b.n	8007398 <__lshift+0xa4>
 80073c2:	bf00      	nop
 80073c4:	080082b8 	.word	0x080082b8
 80073c8:	080082c9 	.word	0x080082c9

080073cc <__mcmp>:
 80073cc:	690a      	ldr	r2, [r1, #16]
 80073ce:	4603      	mov	r3, r0
 80073d0:	6900      	ldr	r0, [r0, #16]
 80073d2:	1a80      	subs	r0, r0, r2
 80073d4:	b530      	push	{r4, r5, lr}
 80073d6:	d10e      	bne.n	80073f6 <__mcmp+0x2a>
 80073d8:	3314      	adds	r3, #20
 80073da:	3114      	adds	r1, #20
 80073dc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80073e0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80073e4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80073e8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80073ec:	4295      	cmp	r5, r2
 80073ee:	d003      	beq.n	80073f8 <__mcmp+0x2c>
 80073f0:	d205      	bcs.n	80073fe <__mcmp+0x32>
 80073f2:	f04f 30ff 	mov.w	r0, #4294967295
 80073f6:	bd30      	pop	{r4, r5, pc}
 80073f8:	42a3      	cmp	r3, r4
 80073fa:	d3f3      	bcc.n	80073e4 <__mcmp+0x18>
 80073fc:	e7fb      	b.n	80073f6 <__mcmp+0x2a>
 80073fe:	2001      	movs	r0, #1
 8007400:	e7f9      	b.n	80073f6 <__mcmp+0x2a>
	...

08007404 <__mdiff>:
 8007404:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007408:	4689      	mov	r9, r1
 800740a:	4606      	mov	r6, r0
 800740c:	4611      	mov	r1, r2
 800740e:	4648      	mov	r0, r9
 8007410:	4614      	mov	r4, r2
 8007412:	f7ff ffdb 	bl	80073cc <__mcmp>
 8007416:	1e05      	subs	r5, r0, #0
 8007418:	d112      	bne.n	8007440 <__mdiff+0x3c>
 800741a:	4629      	mov	r1, r5
 800741c:	4630      	mov	r0, r6
 800741e:	f7ff fd63 	bl	8006ee8 <_Balloc>
 8007422:	4602      	mov	r2, r0
 8007424:	b928      	cbnz	r0, 8007432 <__mdiff+0x2e>
 8007426:	4b3f      	ldr	r3, [pc, #252]	@ (8007524 <__mdiff+0x120>)
 8007428:	f240 2137 	movw	r1, #567	@ 0x237
 800742c:	483e      	ldr	r0, [pc, #248]	@ (8007528 <__mdiff+0x124>)
 800742e:	f000 fb75 	bl	8007b1c <__assert_func>
 8007432:	2301      	movs	r3, #1
 8007434:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007438:	4610      	mov	r0, r2
 800743a:	b003      	add	sp, #12
 800743c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007440:	bfbc      	itt	lt
 8007442:	464b      	movlt	r3, r9
 8007444:	46a1      	movlt	r9, r4
 8007446:	4630      	mov	r0, r6
 8007448:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800744c:	bfba      	itte	lt
 800744e:	461c      	movlt	r4, r3
 8007450:	2501      	movlt	r5, #1
 8007452:	2500      	movge	r5, #0
 8007454:	f7ff fd48 	bl	8006ee8 <_Balloc>
 8007458:	4602      	mov	r2, r0
 800745a:	b918      	cbnz	r0, 8007464 <__mdiff+0x60>
 800745c:	4b31      	ldr	r3, [pc, #196]	@ (8007524 <__mdiff+0x120>)
 800745e:	f240 2145 	movw	r1, #581	@ 0x245
 8007462:	e7e3      	b.n	800742c <__mdiff+0x28>
 8007464:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007468:	6926      	ldr	r6, [r4, #16]
 800746a:	60c5      	str	r5, [r0, #12]
 800746c:	f109 0310 	add.w	r3, r9, #16
 8007470:	f109 0514 	add.w	r5, r9, #20
 8007474:	f104 0e14 	add.w	lr, r4, #20
 8007478:	f100 0b14 	add.w	fp, r0, #20
 800747c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007480:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007484:	9301      	str	r3, [sp, #4]
 8007486:	46d9      	mov	r9, fp
 8007488:	f04f 0c00 	mov.w	ip, #0
 800748c:	9b01      	ldr	r3, [sp, #4]
 800748e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007492:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007496:	9301      	str	r3, [sp, #4]
 8007498:	fa1f f38a 	uxth.w	r3, sl
 800749c:	4619      	mov	r1, r3
 800749e:	b283      	uxth	r3, r0
 80074a0:	1acb      	subs	r3, r1, r3
 80074a2:	0c00      	lsrs	r0, r0, #16
 80074a4:	4463      	add	r3, ip
 80074a6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80074aa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80074ae:	b29b      	uxth	r3, r3
 80074b0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80074b4:	4576      	cmp	r6, lr
 80074b6:	f849 3b04 	str.w	r3, [r9], #4
 80074ba:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80074be:	d8e5      	bhi.n	800748c <__mdiff+0x88>
 80074c0:	1b33      	subs	r3, r6, r4
 80074c2:	3b15      	subs	r3, #21
 80074c4:	f023 0303 	bic.w	r3, r3, #3
 80074c8:	3415      	adds	r4, #21
 80074ca:	3304      	adds	r3, #4
 80074cc:	42a6      	cmp	r6, r4
 80074ce:	bf38      	it	cc
 80074d0:	2304      	movcc	r3, #4
 80074d2:	441d      	add	r5, r3
 80074d4:	445b      	add	r3, fp
 80074d6:	461e      	mov	r6, r3
 80074d8:	462c      	mov	r4, r5
 80074da:	4544      	cmp	r4, r8
 80074dc:	d30e      	bcc.n	80074fc <__mdiff+0xf8>
 80074de:	f108 0103 	add.w	r1, r8, #3
 80074e2:	1b49      	subs	r1, r1, r5
 80074e4:	f021 0103 	bic.w	r1, r1, #3
 80074e8:	3d03      	subs	r5, #3
 80074ea:	45a8      	cmp	r8, r5
 80074ec:	bf38      	it	cc
 80074ee:	2100      	movcc	r1, #0
 80074f0:	440b      	add	r3, r1
 80074f2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80074f6:	b191      	cbz	r1, 800751e <__mdiff+0x11a>
 80074f8:	6117      	str	r7, [r2, #16]
 80074fa:	e79d      	b.n	8007438 <__mdiff+0x34>
 80074fc:	f854 1b04 	ldr.w	r1, [r4], #4
 8007500:	46e6      	mov	lr, ip
 8007502:	0c08      	lsrs	r0, r1, #16
 8007504:	fa1c fc81 	uxtah	ip, ip, r1
 8007508:	4471      	add	r1, lr
 800750a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800750e:	b289      	uxth	r1, r1
 8007510:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007514:	f846 1b04 	str.w	r1, [r6], #4
 8007518:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800751c:	e7dd      	b.n	80074da <__mdiff+0xd6>
 800751e:	3f01      	subs	r7, #1
 8007520:	e7e7      	b.n	80074f2 <__mdiff+0xee>
 8007522:	bf00      	nop
 8007524:	080082b8 	.word	0x080082b8
 8007528:	080082c9 	.word	0x080082c9

0800752c <__d2b>:
 800752c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007530:	460f      	mov	r7, r1
 8007532:	2101      	movs	r1, #1
 8007534:	ec59 8b10 	vmov	r8, r9, d0
 8007538:	4616      	mov	r6, r2
 800753a:	f7ff fcd5 	bl	8006ee8 <_Balloc>
 800753e:	4604      	mov	r4, r0
 8007540:	b930      	cbnz	r0, 8007550 <__d2b+0x24>
 8007542:	4602      	mov	r2, r0
 8007544:	4b23      	ldr	r3, [pc, #140]	@ (80075d4 <__d2b+0xa8>)
 8007546:	4824      	ldr	r0, [pc, #144]	@ (80075d8 <__d2b+0xac>)
 8007548:	f240 310f 	movw	r1, #783	@ 0x30f
 800754c:	f000 fae6 	bl	8007b1c <__assert_func>
 8007550:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007554:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007558:	b10d      	cbz	r5, 800755e <__d2b+0x32>
 800755a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800755e:	9301      	str	r3, [sp, #4]
 8007560:	f1b8 0300 	subs.w	r3, r8, #0
 8007564:	d023      	beq.n	80075ae <__d2b+0x82>
 8007566:	4668      	mov	r0, sp
 8007568:	9300      	str	r3, [sp, #0]
 800756a:	f7ff fd84 	bl	8007076 <__lo0bits>
 800756e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007572:	b1d0      	cbz	r0, 80075aa <__d2b+0x7e>
 8007574:	f1c0 0320 	rsb	r3, r0, #32
 8007578:	fa02 f303 	lsl.w	r3, r2, r3
 800757c:	430b      	orrs	r3, r1
 800757e:	40c2      	lsrs	r2, r0
 8007580:	6163      	str	r3, [r4, #20]
 8007582:	9201      	str	r2, [sp, #4]
 8007584:	9b01      	ldr	r3, [sp, #4]
 8007586:	61a3      	str	r3, [r4, #24]
 8007588:	2b00      	cmp	r3, #0
 800758a:	bf0c      	ite	eq
 800758c:	2201      	moveq	r2, #1
 800758e:	2202      	movne	r2, #2
 8007590:	6122      	str	r2, [r4, #16]
 8007592:	b1a5      	cbz	r5, 80075be <__d2b+0x92>
 8007594:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007598:	4405      	add	r5, r0
 800759a:	603d      	str	r5, [r7, #0]
 800759c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80075a0:	6030      	str	r0, [r6, #0]
 80075a2:	4620      	mov	r0, r4
 80075a4:	b003      	add	sp, #12
 80075a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80075aa:	6161      	str	r1, [r4, #20]
 80075ac:	e7ea      	b.n	8007584 <__d2b+0x58>
 80075ae:	a801      	add	r0, sp, #4
 80075b0:	f7ff fd61 	bl	8007076 <__lo0bits>
 80075b4:	9b01      	ldr	r3, [sp, #4]
 80075b6:	6163      	str	r3, [r4, #20]
 80075b8:	3020      	adds	r0, #32
 80075ba:	2201      	movs	r2, #1
 80075bc:	e7e8      	b.n	8007590 <__d2b+0x64>
 80075be:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80075c2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80075c6:	6038      	str	r0, [r7, #0]
 80075c8:	6918      	ldr	r0, [r3, #16]
 80075ca:	f7ff fd35 	bl	8007038 <__hi0bits>
 80075ce:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80075d2:	e7e5      	b.n	80075a0 <__d2b+0x74>
 80075d4:	080082b8 	.word	0x080082b8
 80075d8:	080082c9 	.word	0x080082c9

080075dc <__sfputc_r>:
 80075dc:	6893      	ldr	r3, [r2, #8]
 80075de:	3b01      	subs	r3, #1
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	b410      	push	{r4}
 80075e4:	6093      	str	r3, [r2, #8]
 80075e6:	da08      	bge.n	80075fa <__sfputc_r+0x1e>
 80075e8:	6994      	ldr	r4, [r2, #24]
 80075ea:	42a3      	cmp	r3, r4
 80075ec:	db01      	blt.n	80075f2 <__sfputc_r+0x16>
 80075ee:	290a      	cmp	r1, #10
 80075f0:	d103      	bne.n	80075fa <__sfputc_r+0x1e>
 80075f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075f6:	f000 b9df 	b.w	80079b8 <__swbuf_r>
 80075fa:	6813      	ldr	r3, [r2, #0]
 80075fc:	1c58      	adds	r0, r3, #1
 80075fe:	6010      	str	r0, [r2, #0]
 8007600:	7019      	strb	r1, [r3, #0]
 8007602:	4608      	mov	r0, r1
 8007604:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007608:	4770      	bx	lr

0800760a <__sfputs_r>:
 800760a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800760c:	4606      	mov	r6, r0
 800760e:	460f      	mov	r7, r1
 8007610:	4614      	mov	r4, r2
 8007612:	18d5      	adds	r5, r2, r3
 8007614:	42ac      	cmp	r4, r5
 8007616:	d101      	bne.n	800761c <__sfputs_r+0x12>
 8007618:	2000      	movs	r0, #0
 800761a:	e007      	b.n	800762c <__sfputs_r+0x22>
 800761c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007620:	463a      	mov	r2, r7
 8007622:	4630      	mov	r0, r6
 8007624:	f7ff ffda 	bl	80075dc <__sfputc_r>
 8007628:	1c43      	adds	r3, r0, #1
 800762a:	d1f3      	bne.n	8007614 <__sfputs_r+0xa>
 800762c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007630 <_vfiprintf_r>:
 8007630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007634:	460d      	mov	r5, r1
 8007636:	b09d      	sub	sp, #116	@ 0x74
 8007638:	4614      	mov	r4, r2
 800763a:	4698      	mov	r8, r3
 800763c:	4606      	mov	r6, r0
 800763e:	b118      	cbz	r0, 8007648 <_vfiprintf_r+0x18>
 8007640:	6a03      	ldr	r3, [r0, #32]
 8007642:	b90b      	cbnz	r3, 8007648 <_vfiprintf_r+0x18>
 8007644:	f7fe fbec 	bl	8005e20 <__sinit>
 8007648:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800764a:	07d9      	lsls	r1, r3, #31
 800764c:	d405      	bmi.n	800765a <_vfiprintf_r+0x2a>
 800764e:	89ab      	ldrh	r3, [r5, #12]
 8007650:	059a      	lsls	r2, r3, #22
 8007652:	d402      	bmi.n	800765a <_vfiprintf_r+0x2a>
 8007654:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007656:	f7fe fcec 	bl	8006032 <__retarget_lock_acquire_recursive>
 800765a:	89ab      	ldrh	r3, [r5, #12]
 800765c:	071b      	lsls	r3, r3, #28
 800765e:	d501      	bpl.n	8007664 <_vfiprintf_r+0x34>
 8007660:	692b      	ldr	r3, [r5, #16]
 8007662:	b99b      	cbnz	r3, 800768c <_vfiprintf_r+0x5c>
 8007664:	4629      	mov	r1, r5
 8007666:	4630      	mov	r0, r6
 8007668:	f000 f9e4 	bl	8007a34 <__swsetup_r>
 800766c:	b170      	cbz	r0, 800768c <_vfiprintf_r+0x5c>
 800766e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007670:	07dc      	lsls	r4, r3, #31
 8007672:	d504      	bpl.n	800767e <_vfiprintf_r+0x4e>
 8007674:	f04f 30ff 	mov.w	r0, #4294967295
 8007678:	b01d      	add	sp, #116	@ 0x74
 800767a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800767e:	89ab      	ldrh	r3, [r5, #12]
 8007680:	0598      	lsls	r0, r3, #22
 8007682:	d4f7      	bmi.n	8007674 <_vfiprintf_r+0x44>
 8007684:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007686:	f7fe fcd5 	bl	8006034 <__retarget_lock_release_recursive>
 800768a:	e7f3      	b.n	8007674 <_vfiprintf_r+0x44>
 800768c:	2300      	movs	r3, #0
 800768e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007690:	2320      	movs	r3, #32
 8007692:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007696:	f8cd 800c 	str.w	r8, [sp, #12]
 800769a:	2330      	movs	r3, #48	@ 0x30
 800769c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800784c <_vfiprintf_r+0x21c>
 80076a0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80076a4:	f04f 0901 	mov.w	r9, #1
 80076a8:	4623      	mov	r3, r4
 80076aa:	469a      	mov	sl, r3
 80076ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076b0:	b10a      	cbz	r2, 80076b6 <_vfiprintf_r+0x86>
 80076b2:	2a25      	cmp	r2, #37	@ 0x25
 80076b4:	d1f9      	bne.n	80076aa <_vfiprintf_r+0x7a>
 80076b6:	ebba 0b04 	subs.w	fp, sl, r4
 80076ba:	d00b      	beq.n	80076d4 <_vfiprintf_r+0xa4>
 80076bc:	465b      	mov	r3, fp
 80076be:	4622      	mov	r2, r4
 80076c0:	4629      	mov	r1, r5
 80076c2:	4630      	mov	r0, r6
 80076c4:	f7ff ffa1 	bl	800760a <__sfputs_r>
 80076c8:	3001      	adds	r0, #1
 80076ca:	f000 80a7 	beq.w	800781c <_vfiprintf_r+0x1ec>
 80076ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80076d0:	445a      	add	r2, fp
 80076d2:	9209      	str	r2, [sp, #36]	@ 0x24
 80076d4:	f89a 3000 	ldrb.w	r3, [sl]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	f000 809f 	beq.w	800781c <_vfiprintf_r+0x1ec>
 80076de:	2300      	movs	r3, #0
 80076e0:	f04f 32ff 	mov.w	r2, #4294967295
 80076e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80076e8:	f10a 0a01 	add.w	sl, sl, #1
 80076ec:	9304      	str	r3, [sp, #16]
 80076ee:	9307      	str	r3, [sp, #28]
 80076f0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80076f4:	931a      	str	r3, [sp, #104]	@ 0x68
 80076f6:	4654      	mov	r4, sl
 80076f8:	2205      	movs	r2, #5
 80076fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076fe:	4853      	ldr	r0, [pc, #332]	@ (800784c <_vfiprintf_r+0x21c>)
 8007700:	f7f8 fd6e 	bl	80001e0 <memchr>
 8007704:	9a04      	ldr	r2, [sp, #16]
 8007706:	b9d8      	cbnz	r0, 8007740 <_vfiprintf_r+0x110>
 8007708:	06d1      	lsls	r1, r2, #27
 800770a:	bf44      	itt	mi
 800770c:	2320      	movmi	r3, #32
 800770e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007712:	0713      	lsls	r3, r2, #28
 8007714:	bf44      	itt	mi
 8007716:	232b      	movmi	r3, #43	@ 0x2b
 8007718:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800771c:	f89a 3000 	ldrb.w	r3, [sl]
 8007720:	2b2a      	cmp	r3, #42	@ 0x2a
 8007722:	d015      	beq.n	8007750 <_vfiprintf_r+0x120>
 8007724:	9a07      	ldr	r2, [sp, #28]
 8007726:	4654      	mov	r4, sl
 8007728:	2000      	movs	r0, #0
 800772a:	f04f 0c0a 	mov.w	ip, #10
 800772e:	4621      	mov	r1, r4
 8007730:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007734:	3b30      	subs	r3, #48	@ 0x30
 8007736:	2b09      	cmp	r3, #9
 8007738:	d94b      	bls.n	80077d2 <_vfiprintf_r+0x1a2>
 800773a:	b1b0      	cbz	r0, 800776a <_vfiprintf_r+0x13a>
 800773c:	9207      	str	r2, [sp, #28]
 800773e:	e014      	b.n	800776a <_vfiprintf_r+0x13a>
 8007740:	eba0 0308 	sub.w	r3, r0, r8
 8007744:	fa09 f303 	lsl.w	r3, r9, r3
 8007748:	4313      	orrs	r3, r2
 800774a:	9304      	str	r3, [sp, #16]
 800774c:	46a2      	mov	sl, r4
 800774e:	e7d2      	b.n	80076f6 <_vfiprintf_r+0xc6>
 8007750:	9b03      	ldr	r3, [sp, #12]
 8007752:	1d19      	adds	r1, r3, #4
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	9103      	str	r1, [sp, #12]
 8007758:	2b00      	cmp	r3, #0
 800775a:	bfbb      	ittet	lt
 800775c:	425b      	neglt	r3, r3
 800775e:	f042 0202 	orrlt.w	r2, r2, #2
 8007762:	9307      	strge	r3, [sp, #28]
 8007764:	9307      	strlt	r3, [sp, #28]
 8007766:	bfb8      	it	lt
 8007768:	9204      	strlt	r2, [sp, #16]
 800776a:	7823      	ldrb	r3, [r4, #0]
 800776c:	2b2e      	cmp	r3, #46	@ 0x2e
 800776e:	d10a      	bne.n	8007786 <_vfiprintf_r+0x156>
 8007770:	7863      	ldrb	r3, [r4, #1]
 8007772:	2b2a      	cmp	r3, #42	@ 0x2a
 8007774:	d132      	bne.n	80077dc <_vfiprintf_r+0x1ac>
 8007776:	9b03      	ldr	r3, [sp, #12]
 8007778:	1d1a      	adds	r2, r3, #4
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	9203      	str	r2, [sp, #12]
 800777e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007782:	3402      	adds	r4, #2
 8007784:	9305      	str	r3, [sp, #20]
 8007786:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800785c <_vfiprintf_r+0x22c>
 800778a:	7821      	ldrb	r1, [r4, #0]
 800778c:	2203      	movs	r2, #3
 800778e:	4650      	mov	r0, sl
 8007790:	f7f8 fd26 	bl	80001e0 <memchr>
 8007794:	b138      	cbz	r0, 80077a6 <_vfiprintf_r+0x176>
 8007796:	9b04      	ldr	r3, [sp, #16]
 8007798:	eba0 000a 	sub.w	r0, r0, sl
 800779c:	2240      	movs	r2, #64	@ 0x40
 800779e:	4082      	lsls	r2, r0
 80077a0:	4313      	orrs	r3, r2
 80077a2:	3401      	adds	r4, #1
 80077a4:	9304      	str	r3, [sp, #16]
 80077a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077aa:	4829      	ldr	r0, [pc, #164]	@ (8007850 <_vfiprintf_r+0x220>)
 80077ac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80077b0:	2206      	movs	r2, #6
 80077b2:	f7f8 fd15 	bl	80001e0 <memchr>
 80077b6:	2800      	cmp	r0, #0
 80077b8:	d03f      	beq.n	800783a <_vfiprintf_r+0x20a>
 80077ba:	4b26      	ldr	r3, [pc, #152]	@ (8007854 <_vfiprintf_r+0x224>)
 80077bc:	bb1b      	cbnz	r3, 8007806 <_vfiprintf_r+0x1d6>
 80077be:	9b03      	ldr	r3, [sp, #12]
 80077c0:	3307      	adds	r3, #7
 80077c2:	f023 0307 	bic.w	r3, r3, #7
 80077c6:	3308      	adds	r3, #8
 80077c8:	9303      	str	r3, [sp, #12]
 80077ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077cc:	443b      	add	r3, r7
 80077ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80077d0:	e76a      	b.n	80076a8 <_vfiprintf_r+0x78>
 80077d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80077d6:	460c      	mov	r4, r1
 80077d8:	2001      	movs	r0, #1
 80077da:	e7a8      	b.n	800772e <_vfiprintf_r+0xfe>
 80077dc:	2300      	movs	r3, #0
 80077de:	3401      	adds	r4, #1
 80077e0:	9305      	str	r3, [sp, #20]
 80077e2:	4619      	mov	r1, r3
 80077e4:	f04f 0c0a 	mov.w	ip, #10
 80077e8:	4620      	mov	r0, r4
 80077ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80077ee:	3a30      	subs	r2, #48	@ 0x30
 80077f0:	2a09      	cmp	r2, #9
 80077f2:	d903      	bls.n	80077fc <_vfiprintf_r+0x1cc>
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d0c6      	beq.n	8007786 <_vfiprintf_r+0x156>
 80077f8:	9105      	str	r1, [sp, #20]
 80077fa:	e7c4      	b.n	8007786 <_vfiprintf_r+0x156>
 80077fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8007800:	4604      	mov	r4, r0
 8007802:	2301      	movs	r3, #1
 8007804:	e7f0      	b.n	80077e8 <_vfiprintf_r+0x1b8>
 8007806:	ab03      	add	r3, sp, #12
 8007808:	9300      	str	r3, [sp, #0]
 800780a:	462a      	mov	r2, r5
 800780c:	4b12      	ldr	r3, [pc, #72]	@ (8007858 <_vfiprintf_r+0x228>)
 800780e:	a904      	add	r1, sp, #16
 8007810:	4630      	mov	r0, r6
 8007812:	f7fd fec3 	bl	800559c <_printf_float>
 8007816:	4607      	mov	r7, r0
 8007818:	1c78      	adds	r0, r7, #1
 800781a:	d1d6      	bne.n	80077ca <_vfiprintf_r+0x19a>
 800781c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800781e:	07d9      	lsls	r1, r3, #31
 8007820:	d405      	bmi.n	800782e <_vfiprintf_r+0x1fe>
 8007822:	89ab      	ldrh	r3, [r5, #12]
 8007824:	059a      	lsls	r2, r3, #22
 8007826:	d402      	bmi.n	800782e <_vfiprintf_r+0x1fe>
 8007828:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800782a:	f7fe fc03 	bl	8006034 <__retarget_lock_release_recursive>
 800782e:	89ab      	ldrh	r3, [r5, #12]
 8007830:	065b      	lsls	r3, r3, #25
 8007832:	f53f af1f 	bmi.w	8007674 <_vfiprintf_r+0x44>
 8007836:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007838:	e71e      	b.n	8007678 <_vfiprintf_r+0x48>
 800783a:	ab03      	add	r3, sp, #12
 800783c:	9300      	str	r3, [sp, #0]
 800783e:	462a      	mov	r2, r5
 8007840:	4b05      	ldr	r3, [pc, #20]	@ (8007858 <_vfiprintf_r+0x228>)
 8007842:	a904      	add	r1, sp, #16
 8007844:	4630      	mov	r0, r6
 8007846:	f7fe f941 	bl	8005acc <_printf_i>
 800784a:	e7e4      	b.n	8007816 <_vfiprintf_r+0x1e6>
 800784c:	08008322 	.word	0x08008322
 8007850:	0800832c 	.word	0x0800832c
 8007854:	0800559d 	.word	0x0800559d
 8007858:	0800760b 	.word	0x0800760b
 800785c:	08008328 	.word	0x08008328

08007860 <__sflush_r>:
 8007860:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007864:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007868:	0716      	lsls	r6, r2, #28
 800786a:	4605      	mov	r5, r0
 800786c:	460c      	mov	r4, r1
 800786e:	d454      	bmi.n	800791a <__sflush_r+0xba>
 8007870:	684b      	ldr	r3, [r1, #4]
 8007872:	2b00      	cmp	r3, #0
 8007874:	dc02      	bgt.n	800787c <__sflush_r+0x1c>
 8007876:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007878:	2b00      	cmp	r3, #0
 800787a:	dd48      	ble.n	800790e <__sflush_r+0xae>
 800787c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800787e:	2e00      	cmp	r6, #0
 8007880:	d045      	beq.n	800790e <__sflush_r+0xae>
 8007882:	2300      	movs	r3, #0
 8007884:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007888:	682f      	ldr	r7, [r5, #0]
 800788a:	6a21      	ldr	r1, [r4, #32]
 800788c:	602b      	str	r3, [r5, #0]
 800788e:	d030      	beq.n	80078f2 <__sflush_r+0x92>
 8007890:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007892:	89a3      	ldrh	r3, [r4, #12]
 8007894:	0759      	lsls	r1, r3, #29
 8007896:	d505      	bpl.n	80078a4 <__sflush_r+0x44>
 8007898:	6863      	ldr	r3, [r4, #4]
 800789a:	1ad2      	subs	r2, r2, r3
 800789c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800789e:	b10b      	cbz	r3, 80078a4 <__sflush_r+0x44>
 80078a0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80078a2:	1ad2      	subs	r2, r2, r3
 80078a4:	2300      	movs	r3, #0
 80078a6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80078a8:	6a21      	ldr	r1, [r4, #32]
 80078aa:	4628      	mov	r0, r5
 80078ac:	47b0      	blx	r6
 80078ae:	1c43      	adds	r3, r0, #1
 80078b0:	89a3      	ldrh	r3, [r4, #12]
 80078b2:	d106      	bne.n	80078c2 <__sflush_r+0x62>
 80078b4:	6829      	ldr	r1, [r5, #0]
 80078b6:	291d      	cmp	r1, #29
 80078b8:	d82b      	bhi.n	8007912 <__sflush_r+0xb2>
 80078ba:	4a2a      	ldr	r2, [pc, #168]	@ (8007964 <__sflush_r+0x104>)
 80078bc:	40ca      	lsrs	r2, r1
 80078be:	07d6      	lsls	r6, r2, #31
 80078c0:	d527      	bpl.n	8007912 <__sflush_r+0xb2>
 80078c2:	2200      	movs	r2, #0
 80078c4:	6062      	str	r2, [r4, #4]
 80078c6:	04d9      	lsls	r1, r3, #19
 80078c8:	6922      	ldr	r2, [r4, #16]
 80078ca:	6022      	str	r2, [r4, #0]
 80078cc:	d504      	bpl.n	80078d8 <__sflush_r+0x78>
 80078ce:	1c42      	adds	r2, r0, #1
 80078d0:	d101      	bne.n	80078d6 <__sflush_r+0x76>
 80078d2:	682b      	ldr	r3, [r5, #0]
 80078d4:	b903      	cbnz	r3, 80078d8 <__sflush_r+0x78>
 80078d6:	6560      	str	r0, [r4, #84]	@ 0x54
 80078d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80078da:	602f      	str	r7, [r5, #0]
 80078dc:	b1b9      	cbz	r1, 800790e <__sflush_r+0xae>
 80078de:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80078e2:	4299      	cmp	r1, r3
 80078e4:	d002      	beq.n	80078ec <__sflush_r+0x8c>
 80078e6:	4628      	mov	r0, r5
 80078e8:	f7ff f9fe 	bl	8006ce8 <_free_r>
 80078ec:	2300      	movs	r3, #0
 80078ee:	6363      	str	r3, [r4, #52]	@ 0x34
 80078f0:	e00d      	b.n	800790e <__sflush_r+0xae>
 80078f2:	2301      	movs	r3, #1
 80078f4:	4628      	mov	r0, r5
 80078f6:	47b0      	blx	r6
 80078f8:	4602      	mov	r2, r0
 80078fa:	1c50      	adds	r0, r2, #1
 80078fc:	d1c9      	bne.n	8007892 <__sflush_r+0x32>
 80078fe:	682b      	ldr	r3, [r5, #0]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d0c6      	beq.n	8007892 <__sflush_r+0x32>
 8007904:	2b1d      	cmp	r3, #29
 8007906:	d001      	beq.n	800790c <__sflush_r+0xac>
 8007908:	2b16      	cmp	r3, #22
 800790a:	d11e      	bne.n	800794a <__sflush_r+0xea>
 800790c:	602f      	str	r7, [r5, #0]
 800790e:	2000      	movs	r0, #0
 8007910:	e022      	b.n	8007958 <__sflush_r+0xf8>
 8007912:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007916:	b21b      	sxth	r3, r3
 8007918:	e01b      	b.n	8007952 <__sflush_r+0xf2>
 800791a:	690f      	ldr	r7, [r1, #16]
 800791c:	2f00      	cmp	r7, #0
 800791e:	d0f6      	beq.n	800790e <__sflush_r+0xae>
 8007920:	0793      	lsls	r3, r2, #30
 8007922:	680e      	ldr	r6, [r1, #0]
 8007924:	bf08      	it	eq
 8007926:	694b      	ldreq	r3, [r1, #20]
 8007928:	600f      	str	r7, [r1, #0]
 800792a:	bf18      	it	ne
 800792c:	2300      	movne	r3, #0
 800792e:	eba6 0807 	sub.w	r8, r6, r7
 8007932:	608b      	str	r3, [r1, #8]
 8007934:	f1b8 0f00 	cmp.w	r8, #0
 8007938:	dde9      	ble.n	800790e <__sflush_r+0xae>
 800793a:	6a21      	ldr	r1, [r4, #32]
 800793c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800793e:	4643      	mov	r3, r8
 8007940:	463a      	mov	r2, r7
 8007942:	4628      	mov	r0, r5
 8007944:	47b0      	blx	r6
 8007946:	2800      	cmp	r0, #0
 8007948:	dc08      	bgt.n	800795c <__sflush_r+0xfc>
 800794a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800794e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007952:	81a3      	strh	r3, [r4, #12]
 8007954:	f04f 30ff 	mov.w	r0, #4294967295
 8007958:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800795c:	4407      	add	r7, r0
 800795e:	eba8 0800 	sub.w	r8, r8, r0
 8007962:	e7e7      	b.n	8007934 <__sflush_r+0xd4>
 8007964:	20400001 	.word	0x20400001

08007968 <_fflush_r>:
 8007968:	b538      	push	{r3, r4, r5, lr}
 800796a:	690b      	ldr	r3, [r1, #16]
 800796c:	4605      	mov	r5, r0
 800796e:	460c      	mov	r4, r1
 8007970:	b913      	cbnz	r3, 8007978 <_fflush_r+0x10>
 8007972:	2500      	movs	r5, #0
 8007974:	4628      	mov	r0, r5
 8007976:	bd38      	pop	{r3, r4, r5, pc}
 8007978:	b118      	cbz	r0, 8007982 <_fflush_r+0x1a>
 800797a:	6a03      	ldr	r3, [r0, #32]
 800797c:	b90b      	cbnz	r3, 8007982 <_fflush_r+0x1a>
 800797e:	f7fe fa4f 	bl	8005e20 <__sinit>
 8007982:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d0f3      	beq.n	8007972 <_fflush_r+0xa>
 800798a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800798c:	07d0      	lsls	r0, r2, #31
 800798e:	d404      	bmi.n	800799a <_fflush_r+0x32>
 8007990:	0599      	lsls	r1, r3, #22
 8007992:	d402      	bmi.n	800799a <_fflush_r+0x32>
 8007994:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007996:	f7fe fb4c 	bl	8006032 <__retarget_lock_acquire_recursive>
 800799a:	4628      	mov	r0, r5
 800799c:	4621      	mov	r1, r4
 800799e:	f7ff ff5f 	bl	8007860 <__sflush_r>
 80079a2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80079a4:	07da      	lsls	r2, r3, #31
 80079a6:	4605      	mov	r5, r0
 80079a8:	d4e4      	bmi.n	8007974 <_fflush_r+0xc>
 80079aa:	89a3      	ldrh	r3, [r4, #12]
 80079ac:	059b      	lsls	r3, r3, #22
 80079ae:	d4e1      	bmi.n	8007974 <_fflush_r+0xc>
 80079b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80079b2:	f7fe fb3f 	bl	8006034 <__retarget_lock_release_recursive>
 80079b6:	e7dd      	b.n	8007974 <_fflush_r+0xc>

080079b8 <__swbuf_r>:
 80079b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079ba:	460e      	mov	r6, r1
 80079bc:	4614      	mov	r4, r2
 80079be:	4605      	mov	r5, r0
 80079c0:	b118      	cbz	r0, 80079ca <__swbuf_r+0x12>
 80079c2:	6a03      	ldr	r3, [r0, #32]
 80079c4:	b90b      	cbnz	r3, 80079ca <__swbuf_r+0x12>
 80079c6:	f7fe fa2b 	bl	8005e20 <__sinit>
 80079ca:	69a3      	ldr	r3, [r4, #24]
 80079cc:	60a3      	str	r3, [r4, #8]
 80079ce:	89a3      	ldrh	r3, [r4, #12]
 80079d0:	071a      	lsls	r2, r3, #28
 80079d2:	d501      	bpl.n	80079d8 <__swbuf_r+0x20>
 80079d4:	6923      	ldr	r3, [r4, #16]
 80079d6:	b943      	cbnz	r3, 80079ea <__swbuf_r+0x32>
 80079d8:	4621      	mov	r1, r4
 80079da:	4628      	mov	r0, r5
 80079dc:	f000 f82a 	bl	8007a34 <__swsetup_r>
 80079e0:	b118      	cbz	r0, 80079ea <__swbuf_r+0x32>
 80079e2:	f04f 37ff 	mov.w	r7, #4294967295
 80079e6:	4638      	mov	r0, r7
 80079e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80079ea:	6823      	ldr	r3, [r4, #0]
 80079ec:	6922      	ldr	r2, [r4, #16]
 80079ee:	1a98      	subs	r0, r3, r2
 80079f0:	6963      	ldr	r3, [r4, #20]
 80079f2:	b2f6      	uxtb	r6, r6
 80079f4:	4283      	cmp	r3, r0
 80079f6:	4637      	mov	r7, r6
 80079f8:	dc05      	bgt.n	8007a06 <__swbuf_r+0x4e>
 80079fa:	4621      	mov	r1, r4
 80079fc:	4628      	mov	r0, r5
 80079fe:	f7ff ffb3 	bl	8007968 <_fflush_r>
 8007a02:	2800      	cmp	r0, #0
 8007a04:	d1ed      	bne.n	80079e2 <__swbuf_r+0x2a>
 8007a06:	68a3      	ldr	r3, [r4, #8]
 8007a08:	3b01      	subs	r3, #1
 8007a0a:	60a3      	str	r3, [r4, #8]
 8007a0c:	6823      	ldr	r3, [r4, #0]
 8007a0e:	1c5a      	adds	r2, r3, #1
 8007a10:	6022      	str	r2, [r4, #0]
 8007a12:	701e      	strb	r6, [r3, #0]
 8007a14:	6962      	ldr	r2, [r4, #20]
 8007a16:	1c43      	adds	r3, r0, #1
 8007a18:	429a      	cmp	r2, r3
 8007a1a:	d004      	beq.n	8007a26 <__swbuf_r+0x6e>
 8007a1c:	89a3      	ldrh	r3, [r4, #12]
 8007a1e:	07db      	lsls	r3, r3, #31
 8007a20:	d5e1      	bpl.n	80079e6 <__swbuf_r+0x2e>
 8007a22:	2e0a      	cmp	r6, #10
 8007a24:	d1df      	bne.n	80079e6 <__swbuf_r+0x2e>
 8007a26:	4621      	mov	r1, r4
 8007a28:	4628      	mov	r0, r5
 8007a2a:	f7ff ff9d 	bl	8007968 <_fflush_r>
 8007a2e:	2800      	cmp	r0, #0
 8007a30:	d0d9      	beq.n	80079e6 <__swbuf_r+0x2e>
 8007a32:	e7d6      	b.n	80079e2 <__swbuf_r+0x2a>

08007a34 <__swsetup_r>:
 8007a34:	b538      	push	{r3, r4, r5, lr}
 8007a36:	4b29      	ldr	r3, [pc, #164]	@ (8007adc <__swsetup_r+0xa8>)
 8007a38:	4605      	mov	r5, r0
 8007a3a:	6818      	ldr	r0, [r3, #0]
 8007a3c:	460c      	mov	r4, r1
 8007a3e:	b118      	cbz	r0, 8007a48 <__swsetup_r+0x14>
 8007a40:	6a03      	ldr	r3, [r0, #32]
 8007a42:	b90b      	cbnz	r3, 8007a48 <__swsetup_r+0x14>
 8007a44:	f7fe f9ec 	bl	8005e20 <__sinit>
 8007a48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a4c:	0719      	lsls	r1, r3, #28
 8007a4e:	d422      	bmi.n	8007a96 <__swsetup_r+0x62>
 8007a50:	06da      	lsls	r2, r3, #27
 8007a52:	d407      	bmi.n	8007a64 <__swsetup_r+0x30>
 8007a54:	2209      	movs	r2, #9
 8007a56:	602a      	str	r2, [r5, #0]
 8007a58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a5c:	81a3      	strh	r3, [r4, #12]
 8007a5e:	f04f 30ff 	mov.w	r0, #4294967295
 8007a62:	e033      	b.n	8007acc <__swsetup_r+0x98>
 8007a64:	0758      	lsls	r0, r3, #29
 8007a66:	d512      	bpl.n	8007a8e <__swsetup_r+0x5a>
 8007a68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007a6a:	b141      	cbz	r1, 8007a7e <__swsetup_r+0x4a>
 8007a6c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007a70:	4299      	cmp	r1, r3
 8007a72:	d002      	beq.n	8007a7a <__swsetup_r+0x46>
 8007a74:	4628      	mov	r0, r5
 8007a76:	f7ff f937 	bl	8006ce8 <_free_r>
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	6363      	str	r3, [r4, #52]	@ 0x34
 8007a7e:	89a3      	ldrh	r3, [r4, #12]
 8007a80:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007a84:	81a3      	strh	r3, [r4, #12]
 8007a86:	2300      	movs	r3, #0
 8007a88:	6063      	str	r3, [r4, #4]
 8007a8a:	6923      	ldr	r3, [r4, #16]
 8007a8c:	6023      	str	r3, [r4, #0]
 8007a8e:	89a3      	ldrh	r3, [r4, #12]
 8007a90:	f043 0308 	orr.w	r3, r3, #8
 8007a94:	81a3      	strh	r3, [r4, #12]
 8007a96:	6923      	ldr	r3, [r4, #16]
 8007a98:	b94b      	cbnz	r3, 8007aae <__swsetup_r+0x7a>
 8007a9a:	89a3      	ldrh	r3, [r4, #12]
 8007a9c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007aa0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007aa4:	d003      	beq.n	8007aae <__swsetup_r+0x7a>
 8007aa6:	4621      	mov	r1, r4
 8007aa8:	4628      	mov	r0, r5
 8007aaa:	f000 f8c1 	bl	8007c30 <__smakebuf_r>
 8007aae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ab2:	f013 0201 	ands.w	r2, r3, #1
 8007ab6:	d00a      	beq.n	8007ace <__swsetup_r+0x9a>
 8007ab8:	2200      	movs	r2, #0
 8007aba:	60a2      	str	r2, [r4, #8]
 8007abc:	6962      	ldr	r2, [r4, #20]
 8007abe:	4252      	negs	r2, r2
 8007ac0:	61a2      	str	r2, [r4, #24]
 8007ac2:	6922      	ldr	r2, [r4, #16]
 8007ac4:	b942      	cbnz	r2, 8007ad8 <__swsetup_r+0xa4>
 8007ac6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007aca:	d1c5      	bne.n	8007a58 <__swsetup_r+0x24>
 8007acc:	bd38      	pop	{r3, r4, r5, pc}
 8007ace:	0799      	lsls	r1, r3, #30
 8007ad0:	bf58      	it	pl
 8007ad2:	6962      	ldrpl	r2, [r4, #20]
 8007ad4:	60a2      	str	r2, [r4, #8]
 8007ad6:	e7f4      	b.n	8007ac2 <__swsetup_r+0x8e>
 8007ad8:	2000      	movs	r0, #0
 8007ada:	e7f7      	b.n	8007acc <__swsetup_r+0x98>
 8007adc:	20000018 	.word	0x20000018

08007ae0 <_sbrk_r>:
 8007ae0:	b538      	push	{r3, r4, r5, lr}
 8007ae2:	4d06      	ldr	r5, [pc, #24]	@ (8007afc <_sbrk_r+0x1c>)
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	4604      	mov	r4, r0
 8007ae8:	4608      	mov	r0, r1
 8007aea:	602b      	str	r3, [r5, #0]
 8007aec:	f7fa f844 	bl	8001b78 <_sbrk>
 8007af0:	1c43      	adds	r3, r0, #1
 8007af2:	d102      	bne.n	8007afa <_sbrk_r+0x1a>
 8007af4:	682b      	ldr	r3, [r5, #0]
 8007af6:	b103      	cbz	r3, 8007afa <_sbrk_r+0x1a>
 8007af8:	6023      	str	r3, [r4, #0]
 8007afa:	bd38      	pop	{r3, r4, r5, pc}
 8007afc:	2000046c 	.word	0x2000046c

08007b00 <memcpy>:
 8007b00:	440a      	add	r2, r1
 8007b02:	4291      	cmp	r1, r2
 8007b04:	f100 33ff 	add.w	r3, r0, #4294967295
 8007b08:	d100      	bne.n	8007b0c <memcpy+0xc>
 8007b0a:	4770      	bx	lr
 8007b0c:	b510      	push	{r4, lr}
 8007b0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b12:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b16:	4291      	cmp	r1, r2
 8007b18:	d1f9      	bne.n	8007b0e <memcpy+0xe>
 8007b1a:	bd10      	pop	{r4, pc}

08007b1c <__assert_func>:
 8007b1c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007b1e:	4614      	mov	r4, r2
 8007b20:	461a      	mov	r2, r3
 8007b22:	4b09      	ldr	r3, [pc, #36]	@ (8007b48 <__assert_func+0x2c>)
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	4605      	mov	r5, r0
 8007b28:	68d8      	ldr	r0, [r3, #12]
 8007b2a:	b14c      	cbz	r4, 8007b40 <__assert_func+0x24>
 8007b2c:	4b07      	ldr	r3, [pc, #28]	@ (8007b4c <__assert_func+0x30>)
 8007b2e:	9100      	str	r1, [sp, #0]
 8007b30:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007b34:	4906      	ldr	r1, [pc, #24]	@ (8007b50 <__assert_func+0x34>)
 8007b36:	462b      	mov	r3, r5
 8007b38:	f000 f842 	bl	8007bc0 <fiprintf>
 8007b3c:	f000 f8d6 	bl	8007cec <abort>
 8007b40:	4b04      	ldr	r3, [pc, #16]	@ (8007b54 <__assert_func+0x38>)
 8007b42:	461c      	mov	r4, r3
 8007b44:	e7f3      	b.n	8007b2e <__assert_func+0x12>
 8007b46:	bf00      	nop
 8007b48:	20000018 	.word	0x20000018
 8007b4c:	0800833d 	.word	0x0800833d
 8007b50:	0800834a 	.word	0x0800834a
 8007b54:	08008378 	.word	0x08008378

08007b58 <_calloc_r>:
 8007b58:	b570      	push	{r4, r5, r6, lr}
 8007b5a:	fba1 5402 	umull	r5, r4, r1, r2
 8007b5e:	b934      	cbnz	r4, 8007b6e <_calloc_r+0x16>
 8007b60:	4629      	mov	r1, r5
 8007b62:	f7ff f935 	bl	8006dd0 <_malloc_r>
 8007b66:	4606      	mov	r6, r0
 8007b68:	b928      	cbnz	r0, 8007b76 <_calloc_r+0x1e>
 8007b6a:	4630      	mov	r0, r6
 8007b6c:	bd70      	pop	{r4, r5, r6, pc}
 8007b6e:	220c      	movs	r2, #12
 8007b70:	6002      	str	r2, [r0, #0]
 8007b72:	2600      	movs	r6, #0
 8007b74:	e7f9      	b.n	8007b6a <_calloc_r+0x12>
 8007b76:	462a      	mov	r2, r5
 8007b78:	4621      	mov	r1, r4
 8007b7a:	f7fe f9dc 	bl	8005f36 <memset>
 8007b7e:	e7f4      	b.n	8007b6a <_calloc_r+0x12>

08007b80 <__ascii_mbtowc>:
 8007b80:	b082      	sub	sp, #8
 8007b82:	b901      	cbnz	r1, 8007b86 <__ascii_mbtowc+0x6>
 8007b84:	a901      	add	r1, sp, #4
 8007b86:	b142      	cbz	r2, 8007b9a <__ascii_mbtowc+0x1a>
 8007b88:	b14b      	cbz	r3, 8007b9e <__ascii_mbtowc+0x1e>
 8007b8a:	7813      	ldrb	r3, [r2, #0]
 8007b8c:	600b      	str	r3, [r1, #0]
 8007b8e:	7812      	ldrb	r2, [r2, #0]
 8007b90:	1e10      	subs	r0, r2, #0
 8007b92:	bf18      	it	ne
 8007b94:	2001      	movne	r0, #1
 8007b96:	b002      	add	sp, #8
 8007b98:	4770      	bx	lr
 8007b9a:	4610      	mov	r0, r2
 8007b9c:	e7fb      	b.n	8007b96 <__ascii_mbtowc+0x16>
 8007b9e:	f06f 0001 	mvn.w	r0, #1
 8007ba2:	e7f8      	b.n	8007b96 <__ascii_mbtowc+0x16>

08007ba4 <__ascii_wctomb>:
 8007ba4:	4603      	mov	r3, r0
 8007ba6:	4608      	mov	r0, r1
 8007ba8:	b141      	cbz	r1, 8007bbc <__ascii_wctomb+0x18>
 8007baa:	2aff      	cmp	r2, #255	@ 0xff
 8007bac:	d904      	bls.n	8007bb8 <__ascii_wctomb+0x14>
 8007bae:	228a      	movs	r2, #138	@ 0x8a
 8007bb0:	601a      	str	r2, [r3, #0]
 8007bb2:	f04f 30ff 	mov.w	r0, #4294967295
 8007bb6:	4770      	bx	lr
 8007bb8:	700a      	strb	r2, [r1, #0]
 8007bba:	2001      	movs	r0, #1
 8007bbc:	4770      	bx	lr
	...

08007bc0 <fiprintf>:
 8007bc0:	b40e      	push	{r1, r2, r3}
 8007bc2:	b503      	push	{r0, r1, lr}
 8007bc4:	4601      	mov	r1, r0
 8007bc6:	ab03      	add	r3, sp, #12
 8007bc8:	4805      	ldr	r0, [pc, #20]	@ (8007be0 <fiprintf+0x20>)
 8007bca:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bce:	6800      	ldr	r0, [r0, #0]
 8007bd0:	9301      	str	r3, [sp, #4]
 8007bd2:	f7ff fd2d 	bl	8007630 <_vfiprintf_r>
 8007bd6:	b002      	add	sp, #8
 8007bd8:	f85d eb04 	ldr.w	lr, [sp], #4
 8007bdc:	b003      	add	sp, #12
 8007bde:	4770      	bx	lr
 8007be0:	20000018 	.word	0x20000018

08007be4 <__swhatbuf_r>:
 8007be4:	b570      	push	{r4, r5, r6, lr}
 8007be6:	460c      	mov	r4, r1
 8007be8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bec:	2900      	cmp	r1, #0
 8007bee:	b096      	sub	sp, #88	@ 0x58
 8007bf0:	4615      	mov	r5, r2
 8007bf2:	461e      	mov	r6, r3
 8007bf4:	da0d      	bge.n	8007c12 <__swhatbuf_r+0x2e>
 8007bf6:	89a3      	ldrh	r3, [r4, #12]
 8007bf8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007bfc:	f04f 0100 	mov.w	r1, #0
 8007c00:	bf14      	ite	ne
 8007c02:	2340      	movne	r3, #64	@ 0x40
 8007c04:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007c08:	2000      	movs	r0, #0
 8007c0a:	6031      	str	r1, [r6, #0]
 8007c0c:	602b      	str	r3, [r5, #0]
 8007c0e:	b016      	add	sp, #88	@ 0x58
 8007c10:	bd70      	pop	{r4, r5, r6, pc}
 8007c12:	466a      	mov	r2, sp
 8007c14:	f000 f848 	bl	8007ca8 <_fstat_r>
 8007c18:	2800      	cmp	r0, #0
 8007c1a:	dbec      	blt.n	8007bf6 <__swhatbuf_r+0x12>
 8007c1c:	9901      	ldr	r1, [sp, #4]
 8007c1e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007c22:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007c26:	4259      	negs	r1, r3
 8007c28:	4159      	adcs	r1, r3
 8007c2a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007c2e:	e7eb      	b.n	8007c08 <__swhatbuf_r+0x24>

08007c30 <__smakebuf_r>:
 8007c30:	898b      	ldrh	r3, [r1, #12]
 8007c32:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007c34:	079d      	lsls	r5, r3, #30
 8007c36:	4606      	mov	r6, r0
 8007c38:	460c      	mov	r4, r1
 8007c3a:	d507      	bpl.n	8007c4c <__smakebuf_r+0x1c>
 8007c3c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007c40:	6023      	str	r3, [r4, #0]
 8007c42:	6123      	str	r3, [r4, #16]
 8007c44:	2301      	movs	r3, #1
 8007c46:	6163      	str	r3, [r4, #20]
 8007c48:	b003      	add	sp, #12
 8007c4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c4c:	ab01      	add	r3, sp, #4
 8007c4e:	466a      	mov	r2, sp
 8007c50:	f7ff ffc8 	bl	8007be4 <__swhatbuf_r>
 8007c54:	9f00      	ldr	r7, [sp, #0]
 8007c56:	4605      	mov	r5, r0
 8007c58:	4639      	mov	r1, r7
 8007c5a:	4630      	mov	r0, r6
 8007c5c:	f7ff f8b8 	bl	8006dd0 <_malloc_r>
 8007c60:	b948      	cbnz	r0, 8007c76 <__smakebuf_r+0x46>
 8007c62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c66:	059a      	lsls	r2, r3, #22
 8007c68:	d4ee      	bmi.n	8007c48 <__smakebuf_r+0x18>
 8007c6a:	f023 0303 	bic.w	r3, r3, #3
 8007c6e:	f043 0302 	orr.w	r3, r3, #2
 8007c72:	81a3      	strh	r3, [r4, #12]
 8007c74:	e7e2      	b.n	8007c3c <__smakebuf_r+0xc>
 8007c76:	89a3      	ldrh	r3, [r4, #12]
 8007c78:	6020      	str	r0, [r4, #0]
 8007c7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c7e:	81a3      	strh	r3, [r4, #12]
 8007c80:	9b01      	ldr	r3, [sp, #4]
 8007c82:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007c86:	b15b      	cbz	r3, 8007ca0 <__smakebuf_r+0x70>
 8007c88:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c8c:	4630      	mov	r0, r6
 8007c8e:	f000 f81d 	bl	8007ccc <_isatty_r>
 8007c92:	b128      	cbz	r0, 8007ca0 <__smakebuf_r+0x70>
 8007c94:	89a3      	ldrh	r3, [r4, #12]
 8007c96:	f023 0303 	bic.w	r3, r3, #3
 8007c9a:	f043 0301 	orr.w	r3, r3, #1
 8007c9e:	81a3      	strh	r3, [r4, #12]
 8007ca0:	89a3      	ldrh	r3, [r4, #12]
 8007ca2:	431d      	orrs	r5, r3
 8007ca4:	81a5      	strh	r5, [r4, #12]
 8007ca6:	e7cf      	b.n	8007c48 <__smakebuf_r+0x18>

08007ca8 <_fstat_r>:
 8007ca8:	b538      	push	{r3, r4, r5, lr}
 8007caa:	4d07      	ldr	r5, [pc, #28]	@ (8007cc8 <_fstat_r+0x20>)
 8007cac:	2300      	movs	r3, #0
 8007cae:	4604      	mov	r4, r0
 8007cb0:	4608      	mov	r0, r1
 8007cb2:	4611      	mov	r1, r2
 8007cb4:	602b      	str	r3, [r5, #0]
 8007cb6:	f7f9 ff36 	bl	8001b26 <_fstat>
 8007cba:	1c43      	adds	r3, r0, #1
 8007cbc:	d102      	bne.n	8007cc4 <_fstat_r+0x1c>
 8007cbe:	682b      	ldr	r3, [r5, #0]
 8007cc0:	b103      	cbz	r3, 8007cc4 <_fstat_r+0x1c>
 8007cc2:	6023      	str	r3, [r4, #0]
 8007cc4:	bd38      	pop	{r3, r4, r5, pc}
 8007cc6:	bf00      	nop
 8007cc8:	2000046c 	.word	0x2000046c

08007ccc <_isatty_r>:
 8007ccc:	b538      	push	{r3, r4, r5, lr}
 8007cce:	4d06      	ldr	r5, [pc, #24]	@ (8007ce8 <_isatty_r+0x1c>)
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	4604      	mov	r4, r0
 8007cd4:	4608      	mov	r0, r1
 8007cd6:	602b      	str	r3, [r5, #0]
 8007cd8:	f7f9 ff35 	bl	8001b46 <_isatty>
 8007cdc:	1c43      	adds	r3, r0, #1
 8007cde:	d102      	bne.n	8007ce6 <_isatty_r+0x1a>
 8007ce0:	682b      	ldr	r3, [r5, #0]
 8007ce2:	b103      	cbz	r3, 8007ce6 <_isatty_r+0x1a>
 8007ce4:	6023      	str	r3, [r4, #0]
 8007ce6:	bd38      	pop	{r3, r4, r5, pc}
 8007ce8:	2000046c 	.word	0x2000046c

08007cec <abort>:
 8007cec:	b508      	push	{r3, lr}
 8007cee:	2006      	movs	r0, #6
 8007cf0:	f000 f82c 	bl	8007d4c <raise>
 8007cf4:	2001      	movs	r0, #1
 8007cf6:	f7f9 fee2 	bl	8001abe <_exit>

08007cfa <_raise_r>:
 8007cfa:	291f      	cmp	r1, #31
 8007cfc:	b538      	push	{r3, r4, r5, lr}
 8007cfe:	4605      	mov	r5, r0
 8007d00:	460c      	mov	r4, r1
 8007d02:	d904      	bls.n	8007d0e <_raise_r+0x14>
 8007d04:	2316      	movs	r3, #22
 8007d06:	6003      	str	r3, [r0, #0]
 8007d08:	f04f 30ff 	mov.w	r0, #4294967295
 8007d0c:	bd38      	pop	{r3, r4, r5, pc}
 8007d0e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007d10:	b112      	cbz	r2, 8007d18 <_raise_r+0x1e>
 8007d12:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007d16:	b94b      	cbnz	r3, 8007d2c <_raise_r+0x32>
 8007d18:	4628      	mov	r0, r5
 8007d1a:	f000 f831 	bl	8007d80 <_getpid_r>
 8007d1e:	4622      	mov	r2, r4
 8007d20:	4601      	mov	r1, r0
 8007d22:	4628      	mov	r0, r5
 8007d24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d28:	f000 b818 	b.w	8007d5c <_kill_r>
 8007d2c:	2b01      	cmp	r3, #1
 8007d2e:	d00a      	beq.n	8007d46 <_raise_r+0x4c>
 8007d30:	1c59      	adds	r1, r3, #1
 8007d32:	d103      	bne.n	8007d3c <_raise_r+0x42>
 8007d34:	2316      	movs	r3, #22
 8007d36:	6003      	str	r3, [r0, #0]
 8007d38:	2001      	movs	r0, #1
 8007d3a:	e7e7      	b.n	8007d0c <_raise_r+0x12>
 8007d3c:	2100      	movs	r1, #0
 8007d3e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007d42:	4620      	mov	r0, r4
 8007d44:	4798      	blx	r3
 8007d46:	2000      	movs	r0, #0
 8007d48:	e7e0      	b.n	8007d0c <_raise_r+0x12>
	...

08007d4c <raise>:
 8007d4c:	4b02      	ldr	r3, [pc, #8]	@ (8007d58 <raise+0xc>)
 8007d4e:	4601      	mov	r1, r0
 8007d50:	6818      	ldr	r0, [r3, #0]
 8007d52:	f7ff bfd2 	b.w	8007cfa <_raise_r>
 8007d56:	bf00      	nop
 8007d58:	20000018 	.word	0x20000018

08007d5c <_kill_r>:
 8007d5c:	b538      	push	{r3, r4, r5, lr}
 8007d5e:	4d07      	ldr	r5, [pc, #28]	@ (8007d7c <_kill_r+0x20>)
 8007d60:	2300      	movs	r3, #0
 8007d62:	4604      	mov	r4, r0
 8007d64:	4608      	mov	r0, r1
 8007d66:	4611      	mov	r1, r2
 8007d68:	602b      	str	r3, [r5, #0]
 8007d6a:	f7f9 fe98 	bl	8001a9e <_kill>
 8007d6e:	1c43      	adds	r3, r0, #1
 8007d70:	d102      	bne.n	8007d78 <_kill_r+0x1c>
 8007d72:	682b      	ldr	r3, [r5, #0]
 8007d74:	b103      	cbz	r3, 8007d78 <_kill_r+0x1c>
 8007d76:	6023      	str	r3, [r4, #0]
 8007d78:	bd38      	pop	{r3, r4, r5, pc}
 8007d7a:	bf00      	nop
 8007d7c:	2000046c 	.word	0x2000046c

08007d80 <_getpid_r>:
 8007d80:	f7f9 be85 	b.w	8001a8e <_getpid>
 8007d84:	0000      	movs	r0, r0
	...

08007d88 <log>:
 8007d88:	b538      	push	{r3, r4, r5, lr}
 8007d8a:	ed2d 8b02 	vpush	{d8}
 8007d8e:	ec55 4b10 	vmov	r4, r5, d0
 8007d92:	f000 f841 	bl	8007e18 <__ieee754_log>
 8007d96:	4622      	mov	r2, r4
 8007d98:	462b      	mov	r3, r5
 8007d9a:	4620      	mov	r0, r4
 8007d9c:	4629      	mov	r1, r5
 8007d9e:	eeb0 8a40 	vmov.f32	s16, s0
 8007da2:	eef0 8a60 	vmov.f32	s17, s1
 8007da6:	f7f8 fec9 	bl	8000b3c <__aeabi_dcmpun>
 8007daa:	b998      	cbnz	r0, 8007dd4 <log+0x4c>
 8007dac:	2200      	movs	r2, #0
 8007dae:	2300      	movs	r3, #0
 8007db0:	4620      	mov	r0, r4
 8007db2:	4629      	mov	r1, r5
 8007db4:	f7f8 feb8 	bl	8000b28 <__aeabi_dcmpgt>
 8007db8:	b960      	cbnz	r0, 8007dd4 <log+0x4c>
 8007dba:	2200      	movs	r2, #0
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	4620      	mov	r0, r4
 8007dc0:	4629      	mov	r1, r5
 8007dc2:	f7f8 fe89 	bl	8000ad8 <__aeabi_dcmpeq>
 8007dc6:	b160      	cbz	r0, 8007de2 <log+0x5a>
 8007dc8:	f7fe f908 	bl	8005fdc <__errno>
 8007dcc:	ed9f 8b0a 	vldr	d8, [pc, #40]	@ 8007df8 <log+0x70>
 8007dd0:	2322      	movs	r3, #34	@ 0x22
 8007dd2:	6003      	str	r3, [r0, #0]
 8007dd4:	eeb0 0a48 	vmov.f32	s0, s16
 8007dd8:	eef0 0a68 	vmov.f32	s1, s17
 8007ddc:	ecbd 8b02 	vpop	{d8}
 8007de0:	bd38      	pop	{r3, r4, r5, pc}
 8007de2:	f7fe f8fb 	bl	8005fdc <__errno>
 8007de6:	ecbd 8b02 	vpop	{d8}
 8007dea:	2321      	movs	r3, #33	@ 0x21
 8007dec:	6003      	str	r3, [r0, #0]
 8007dee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007df2:	4803      	ldr	r0, [pc, #12]	@ (8007e00 <log+0x78>)
 8007df4:	f000 b808 	b.w	8007e08 <nan>
 8007df8:	00000000 	.word	0x00000000
 8007dfc:	fff00000 	.word	0xfff00000
 8007e00:	08008378 	.word	0x08008378
 8007e04:	00000000 	.word	0x00000000

08007e08 <nan>:
 8007e08:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007e10 <nan+0x8>
 8007e0c:	4770      	bx	lr
 8007e0e:	bf00      	nop
 8007e10:	00000000 	.word	0x00000000
 8007e14:	7ff80000 	.word	0x7ff80000

08007e18 <__ieee754_log>:
 8007e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e1c:	ec51 0b10 	vmov	r0, r1, d0
 8007e20:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8007e24:	b087      	sub	sp, #28
 8007e26:	460d      	mov	r5, r1
 8007e28:	da26      	bge.n	8007e78 <__ieee754_log+0x60>
 8007e2a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8007e2e:	4303      	orrs	r3, r0
 8007e30:	4602      	mov	r2, r0
 8007e32:	d10a      	bne.n	8007e4a <__ieee754_log+0x32>
 8007e34:	49ce      	ldr	r1, [pc, #824]	@ (8008170 <__ieee754_log+0x358>)
 8007e36:	2200      	movs	r2, #0
 8007e38:	2300      	movs	r3, #0
 8007e3a:	2000      	movs	r0, #0
 8007e3c:	f7f8 fd0e 	bl	800085c <__aeabi_ddiv>
 8007e40:	ec41 0b10 	vmov	d0, r0, r1
 8007e44:	b007      	add	sp, #28
 8007e46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e4a:	2900      	cmp	r1, #0
 8007e4c:	da05      	bge.n	8007e5a <__ieee754_log+0x42>
 8007e4e:	460b      	mov	r3, r1
 8007e50:	f7f8 fa22 	bl	8000298 <__aeabi_dsub>
 8007e54:	2200      	movs	r2, #0
 8007e56:	2300      	movs	r3, #0
 8007e58:	e7f0      	b.n	8007e3c <__ieee754_log+0x24>
 8007e5a:	4bc6      	ldr	r3, [pc, #792]	@ (8008174 <__ieee754_log+0x35c>)
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	f7f8 fbd3 	bl	8000608 <__aeabi_dmul>
 8007e62:	f06f 0335 	mvn.w	r3, #53	@ 0x35
 8007e66:	460d      	mov	r5, r1
 8007e68:	4ac3      	ldr	r2, [pc, #780]	@ (8008178 <__ieee754_log+0x360>)
 8007e6a:	4295      	cmp	r5, r2
 8007e6c:	dd06      	ble.n	8007e7c <__ieee754_log+0x64>
 8007e6e:	4602      	mov	r2, r0
 8007e70:	460b      	mov	r3, r1
 8007e72:	f7f8 fa13 	bl	800029c <__adddf3>
 8007e76:	e7e3      	b.n	8007e40 <__ieee754_log+0x28>
 8007e78:	2300      	movs	r3, #0
 8007e7a:	e7f5      	b.n	8007e68 <__ieee754_log+0x50>
 8007e7c:	152c      	asrs	r4, r5, #20
 8007e7e:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 8007e82:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8007e86:	441c      	add	r4, r3
 8007e88:	f505 2315 	add.w	r3, r5, #610304	@ 0x95000
 8007e8c:	f603 7364 	addw	r3, r3, #3940	@ 0xf64
 8007e90:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007e94:	f083 527f 	eor.w	r2, r3, #1069547520	@ 0x3fc00000
 8007e98:	f482 1240 	eor.w	r2, r2, #3145728	@ 0x300000
 8007e9c:	ea42 0105 	orr.w	r1, r2, r5
 8007ea0:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	4bb5      	ldr	r3, [pc, #724]	@ (800817c <__ieee754_log+0x364>)
 8007ea8:	f7f8 f9f6 	bl	8000298 <__aeabi_dsub>
 8007eac:	1cab      	adds	r3, r5, #2
 8007eae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007eb2:	2b02      	cmp	r3, #2
 8007eb4:	4682      	mov	sl, r0
 8007eb6:	468b      	mov	fp, r1
 8007eb8:	f04f 0200 	mov.w	r2, #0
 8007ebc:	dc53      	bgt.n	8007f66 <__ieee754_log+0x14e>
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	f7f8 fe0a 	bl	8000ad8 <__aeabi_dcmpeq>
 8007ec4:	b1d0      	cbz	r0, 8007efc <__ieee754_log+0xe4>
 8007ec6:	2c00      	cmp	r4, #0
 8007ec8:	f000 8120 	beq.w	800810c <__ieee754_log+0x2f4>
 8007ecc:	4620      	mov	r0, r4
 8007ece:	f7f8 fb31 	bl	8000534 <__aeabi_i2d>
 8007ed2:	a391      	add	r3, pc, #580	@ (adr r3, 8008118 <__ieee754_log+0x300>)
 8007ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ed8:	4606      	mov	r6, r0
 8007eda:	460f      	mov	r7, r1
 8007edc:	f7f8 fb94 	bl	8000608 <__aeabi_dmul>
 8007ee0:	a38f      	add	r3, pc, #572	@ (adr r3, 8008120 <__ieee754_log+0x308>)
 8007ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ee6:	4604      	mov	r4, r0
 8007ee8:	460d      	mov	r5, r1
 8007eea:	4630      	mov	r0, r6
 8007eec:	4639      	mov	r1, r7
 8007eee:	f7f8 fb8b 	bl	8000608 <__aeabi_dmul>
 8007ef2:	4602      	mov	r2, r0
 8007ef4:	460b      	mov	r3, r1
 8007ef6:	4620      	mov	r0, r4
 8007ef8:	4629      	mov	r1, r5
 8007efa:	e7ba      	b.n	8007e72 <__ieee754_log+0x5a>
 8007efc:	a38a      	add	r3, pc, #552	@ (adr r3, 8008128 <__ieee754_log+0x310>)
 8007efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f02:	4650      	mov	r0, sl
 8007f04:	4659      	mov	r1, fp
 8007f06:	f7f8 fb7f 	bl	8000608 <__aeabi_dmul>
 8007f0a:	4602      	mov	r2, r0
 8007f0c:	460b      	mov	r3, r1
 8007f0e:	2000      	movs	r0, #0
 8007f10:	499b      	ldr	r1, [pc, #620]	@ (8008180 <__ieee754_log+0x368>)
 8007f12:	f7f8 f9c1 	bl	8000298 <__aeabi_dsub>
 8007f16:	4652      	mov	r2, sl
 8007f18:	4606      	mov	r6, r0
 8007f1a:	460f      	mov	r7, r1
 8007f1c:	465b      	mov	r3, fp
 8007f1e:	4650      	mov	r0, sl
 8007f20:	4659      	mov	r1, fp
 8007f22:	f7f8 fb71 	bl	8000608 <__aeabi_dmul>
 8007f26:	4602      	mov	r2, r0
 8007f28:	460b      	mov	r3, r1
 8007f2a:	4630      	mov	r0, r6
 8007f2c:	4639      	mov	r1, r7
 8007f2e:	f7f8 fb6b 	bl	8000608 <__aeabi_dmul>
 8007f32:	4606      	mov	r6, r0
 8007f34:	460f      	mov	r7, r1
 8007f36:	b914      	cbnz	r4, 8007f3e <__ieee754_log+0x126>
 8007f38:	4632      	mov	r2, r6
 8007f3a:	463b      	mov	r3, r7
 8007f3c:	e0a0      	b.n	8008080 <__ieee754_log+0x268>
 8007f3e:	4620      	mov	r0, r4
 8007f40:	f7f8 faf8 	bl	8000534 <__aeabi_i2d>
 8007f44:	a374      	add	r3, pc, #464	@ (adr r3, 8008118 <__ieee754_log+0x300>)
 8007f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f4a:	4680      	mov	r8, r0
 8007f4c:	4689      	mov	r9, r1
 8007f4e:	f7f8 fb5b 	bl	8000608 <__aeabi_dmul>
 8007f52:	a373      	add	r3, pc, #460	@ (adr r3, 8008120 <__ieee754_log+0x308>)
 8007f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f58:	4604      	mov	r4, r0
 8007f5a:	460d      	mov	r5, r1
 8007f5c:	4640      	mov	r0, r8
 8007f5e:	4649      	mov	r1, r9
 8007f60:	f7f8 fb52 	bl	8000608 <__aeabi_dmul>
 8007f64:	e0a5      	b.n	80080b2 <__ieee754_log+0x29a>
 8007f66:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007f6a:	f7f8 f997 	bl	800029c <__adddf3>
 8007f6e:	4602      	mov	r2, r0
 8007f70:	460b      	mov	r3, r1
 8007f72:	4650      	mov	r0, sl
 8007f74:	4659      	mov	r1, fp
 8007f76:	f7f8 fc71 	bl	800085c <__aeabi_ddiv>
 8007f7a:	e9cd 0100 	strd	r0, r1, [sp]
 8007f7e:	4620      	mov	r0, r4
 8007f80:	f7f8 fad8 	bl	8000534 <__aeabi_i2d>
 8007f84:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007f88:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f8c:	4610      	mov	r0, r2
 8007f8e:	4619      	mov	r1, r3
 8007f90:	f7f8 fb3a 	bl	8000608 <__aeabi_dmul>
 8007f94:	4602      	mov	r2, r0
 8007f96:	460b      	mov	r3, r1
 8007f98:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007f9c:	f7f8 fb34 	bl	8000608 <__aeabi_dmul>
 8007fa0:	a363      	add	r3, pc, #396	@ (adr r3, 8008130 <__ieee754_log+0x318>)
 8007fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fa6:	4680      	mov	r8, r0
 8007fa8:	4689      	mov	r9, r1
 8007faa:	f7f8 fb2d 	bl	8000608 <__aeabi_dmul>
 8007fae:	a362      	add	r3, pc, #392	@ (adr r3, 8008138 <__ieee754_log+0x320>)
 8007fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fb4:	f7f8 f972 	bl	800029c <__adddf3>
 8007fb8:	4642      	mov	r2, r8
 8007fba:	464b      	mov	r3, r9
 8007fbc:	f7f8 fb24 	bl	8000608 <__aeabi_dmul>
 8007fc0:	a35f      	add	r3, pc, #380	@ (adr r3, 8008140 <__ieee754_log+0x328>)
 8007fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fc6:	f7f8 f969 	bl	800029c <__adddf3>
 8007fca:	4642      	mov	r2, r8
 8007fcc:	464b      	mov	r3, r9
 8007fce:	f7f8 fb1b 	bl	8000608 <__aeabi_dmul>
 8007fd2:	a35d      	add	r3, pc, #372	@ (adr r3, 8008148 <__ieee754_log+0x330>)
 8007fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fd8:	f7f8 f960 	bl	800029c <__adddf3>
 8007fdc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007fe0:	f7f8 fb12 	bl	8000608 <__aeabi_dmul>
 8007fe4:	a35a      	add	r3, pc, #360	@ (adr r3, 8008150 <__ieee754_log+0x338>)
 8007fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007fee:	4640      	mov	r0, r8
 8007ff0:	4649      	mov	r1, r9
 8007ff2:	f7f8 fb09 	bl	8000608 <__aeabi_dmul>
 8007ff6:	a358      	add	r3, pc, #352	@ (adr r3, 8008158 <__ieee754_log+0x340>)
 8007ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ffc:	f7f8 f94e 	bl	800029c <__adddf3>
 8008000:	4642      	mov	r2, r8
 8008002:	464b      	mov	r3, r9
 8008004:	f7f8 fb00 	bl	8000608 <__aeabi_dmul>
 8008008:	a355      	add	r3, pc, #340	@ (adr r3, 8008160 <__ieee754_log+0x348>)
 800800a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800800e:	f7f8 f945 	bl	800029c <__adddf3>
 8008012:	4642      	mov	r2, r8
 8008014:	464b      	mov	r3, r9
 8008016:	f7f8 faf7 	bl	8000608 <__aeabi_dmul>
 800801a:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 800801e:	4602      	mov	r2, r0
 8008020:	460b      	mov	r3, r1
 8008022:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 8008026:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800802a:	f7f8 f937 	bl	800029c <__adddf3>
 800802e:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 8008032:	3551      	adds	r5, #81	@ 0x51
 8008034:	4335      	orrs	r5, r6
 8008036:	2d00      	cmp	r5, #0
 8008038:	4680      	mov	r8, r0
 800803a:	4689      	mov	r9, r1
 800803c:	dd48      	ble.n	80080d0 <__ieee754_log+0x2b8>
 800803e:	4b50      	ldr	r3, [pc, #320]	@ (8008180 <__ieee754_log+0x368>)
 8008040:	2200      	movs	r2, #0
 8008042:	4650      	mov	r0, sl
 8008044:	4659      	mov	r1, fp
 8008046:	f7f8 fadf 	bl	8000608 <__aeabi_dmul>
 800804a:	4652      	mov	r2, sl
 800804c:	465b      	mov	r3, fp
 800804e:	f7f8 fadb 	bl	8000608 <__aeabi_dmul>
 8008052:	4602      	mov	r2, r0
 8008054:	460b      	mov	r3, r1
 8008056:	4606      	mov	r6, r0
 8008058:	460f      	mov	r7, r1
 800805a:	4640      	mov	r0, r8
 800805c:	4649      	mov	r1, r9
 800805e:	f7f8 f91d 	bl	800029c <__adddf3>
 8008062:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008066:	f7f8 facf 	bl	8000608 <__aeabi_dmul>
 800806a:	4680      	mov	r8, r0
 800806c:	4689      	mov	r9, r1
 800806e:	b964      	cbnz	r4, 800808a <__ieee754_log+0x272>
 8008070:	4602      	mov	r2, r0
 8008072:	460b      	mov	r3, r1
 8008074:	4630      	mov	r0, r6
 8008076:	4639      	mov	r1, r7
 8008078:	f7f8 f90e 	bl	8000298 <__aeabi_dsub>
 800807c:	4602      	mov	r2, r0
 800807e:	460b      	mov	r3, r1
 8008080:	4650      	mov	r0, sl
 8008082:	4659      	mov	r1, fp
 8008084:	f7f8 f908 	bl	8000298 <__aeabi_dsub>
 8008088:	e6da      	b.n	8007e40 <__ieee754_log+0x28>
 800808a:	a323      	add	r3, pc, #140	@ (adr r3, 8008118 <__ieee754_log+0x300>)
 800808c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008090:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008094:	f7f8 fab8 	bl	8000608 <__aeabi_dmul>
 8008098:	a321      	add	r3, pc, #132	@ (adr r3, 8008120 <__ieee754_log+0x308>)
 800809a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800809e:	4604      	mov	r4, r0
 80080a0:	460d      	mov	r5, r1
 80080a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80080a6:	f7f8 faaf 	bl	8000608 <__aeabi_dmul>
 80080aa:	4642      	mov	r2, r8
 80080ac:	464b      	mov	r3, r9
 80080ae:	f7f8 f8f5 	bl	800029c <__adddf3>
 80080b2:	4602      	mov	r2, r0
 80080b4:	460b      	mov	r3, r1
 80080b6:	4630      	mov	r0, r6
 80080b8:	4639      	mov	r1, r7
 80080ba:	f7f8 f8ed 	bl	8000298 <__aeabi_dsub>
 80080be:	4652      	mov	r2, sl
 80080c0:	465b      	mov	r3, fp
 80080c2:	f7f8 f8e9 	bl	8000298 <__aeabi_dsub>
 80080c6:	4602      	mov	r2, r0
 80080c8:	460b      	mov	r3, r1
 80080ca:	4620      	mov	r0, r4
 80080cc:	4629      	mov	r1, r5
 80080ce:	e7d9      	b.n	8008084 <__ieee754_log+0x26c>
 80080d0:	4602      	mov	r2, r0
 80080d2:	460b      	mov	r3, r1
 80080d4:	4650      	mov	r0, sl
 80080d6:	4659      	mov	r1, fp
 80080d8:	f7f8 f8de 	bl	8000298 <__aeabi_dsub>
 80080dc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80080e0:	f7f8 fa92 	bl	8000608 <__aeabi_dmul>
 80080e4:	4606      	mov	r6, r0
 80080e6:	460f      	mov	r7, r1
 80080e8:	2c00      	cmp	r4, #0
 80080ea:	f43f af25 	beq.w	8007f38 <__ieee754_log+0x120>
 80080ee:	a30a      	add	r3, pc, #40	@ (adr r3, 8008118 <__ieee754_log+0x300>)
 80080f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80080f8:	f7f8 fa86 	bl	8000608 <__aeabi_dmul>
 80080fc:	a308      	add	r3, pc, #32	@ (adr r3, 8008120 <__ieee754_log+0x308>)
 80080fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008102:	4604      	mov	r4, r0
 8008104:	460d      	mov	r5, r1
 8008106:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800810a:	e729      	b.n	8007f60 <__ieee754_log+0x148>
 800810c:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 8008168 <__ieee754_log+0x350>
 8008110:	e698      	b.n	8007e44 <__ieee754_log+0x2c>
 8008112:	bf00      	nop
 8008114:	f3af 8000 	nop.w
 8008118:	fee00000 	.word	0xfee00000
 800811c:	3fe62e42 	.word	0x3fe62e42
 8008120:	35793c76 	.word	0x35793c76
 8008124:	3dea39ef 	.word	0x3dea39ef
 8008128:	55555555 	.word	0x55555555
 800812c:	3fd55555 	.word	0x3fd55555
 8008130:	df3e5244 	.word	0xdf3e5244
 8008134:	3fc2f112 	.word	0x3fc2f112
 8008138:	96cb03de 	.word	0x96cb03de
 800813c:	3fc74664 	.word	0x3fc74664
 8008140:	94229359 	.word	0x94229359
 8008144:	3fd24924 	.word	0x3fd24924
 8008148:	55555593 	.word	0x55555593
 800814c:	3fe55555 	.word	0x3fe55555
 8008150:	d078c69f 	.word	0xd078c69f
 8008154:	3fc39a09 	.word	0x3fc39a09
 8008158:	1d8e78af 	.word	0x1d8e78af
 800815c:	3fcc71c5 	.word	0x3fcc71c5
 8008160:	9997fa04 	.word	0x9997fa04
 8008164:	3fd99999 	.word	0x3fd99999
	...
 8008170:	c3500000 	.word	0xc3500000
 8008174:	43500000 	.word	0x43500000
 8008178:	7fefffff 	.word	0x7fefffff
 800817c:	3ff00000 	.word	0x3ff00000
 8008180:	3fe00000 	.word	0x3fe00000

08008184 <_init>:
 8008184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008186:	bf00      	nop
 8008188:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800818a:	bc08      	pop	{r3}
 800818c:	469e      	mov	lr, r3
 800818e:	4770      	bx	lr

08008190 <_fini>:
 8008190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008192:	bf00      	nop
 8008194:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008196:	bc08      	pop	{r3}
 8008198:	469e      	mov	lr, r3
 800819a:	4770      	bx	lr
