--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44294 paths analyzed, 167 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.375ns.
--------------------------------------------------------------------------------
Slack:                  5.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.340ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.AQ       Tcko                  0.525   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X8Y24.B2       net (fanout=14)       2.088   M_state_q_FSM_FFd2_3
    SLICE_X8Y24.B        Tilo                  0.254   M_ctr_q_3_2
                                                       test_multiplier/Mmux_M_mul_b11
    DSP48_X0Y5.A0        net (fanout=1)        0.651   test_multiplier/M_mul_b[0]
    DSP48_X0Y5.M7        Tdspdo_A_M            3.265   test_multiplier/mul/Mmult_n0010
                                                       test_multiplier/mul/Mmult_n0010
    SLICE_X7Y22.A1       net (fanout=4)        1.181   test_multiplier/n0010[7]
    SLICE_X7Y22.A        Tilo                  0.259   test_multiplier/N12
                                                       test_multiplier/n0004<7>2
    SLICE_X6Y22.D2       net (fanout=3)        0.752   test_multiplier/n0004<7>2
    SLICE_X6Y22.D        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/n0004<7>1
    SLICE_X8Y22.B1       net (fanout=2)        0.821   test_multiplier/n0004
    SLICE_X8Y22.B        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.C1       net (fanout=3)        0.737   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.CMUX     Tilo                  0.430   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In210_G
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X8Y23.A2       net (fanout=1)        0.741   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X8Y23.A        Tilo                  0.254   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.AX       net (fanout=1)        1.808   test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.CLK      Tdick                 0.085   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.340ns (5.561ns logic, 8.779ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  5.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.312ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.AQ       Tcko                  0.525   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X8Y22.D3       net (fanout=14)       2.180   M_state_q_FSM_FFd2_3
    SLICE_X8Y22.D        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/Mmux_M_mul_b531
    DSP48_X0Y5.A5        net (fanout=2)        0.531   test_multiplier/M_mul_b[5]
    DSP48_X0Y5.M7        Tdspdo_A_M            3.265   test_multiplier/mul/Mmult_n0010
                                                       test_multiplier/mul/Mmult_n0010
    SLICE_X7Y22.A1       net (fanout=4)        1.181   test_multiplier/n0010[7]
    SLICE_X7Y22.A        Tilo                  0.259   test_multiplier/N12
                                                       test_multiplier/n0004<7>2
    SLICE_X6Y22.D2       net (fanout=3)        0.752   test_multiplier/n0004<7>2
    SLICE_X6Y22.D        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/n0004<7>1
    SLICE_X8Y22.B1       net (fanout=2)        0.821   test_multiplier/n0004
    SLICE_X8Y22.B        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.C1       net (fanout=3)        0.737   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.CMUX     Tilo                  0.430   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In210_G
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X8Y23.A2       net (fanout=1)        0.741   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X8Y23.A        Tilo                  0.254   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.AX       net (fanout=1)        1.808   test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.CLK      Tdick                 0.085   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.312ns (5.561ns logic, 8.751ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  5.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.187ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.AQ       Tcko                  0.525   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X8Y24.B2       net (fanout=14)       2.088   M_state_q_FSM_FFd2_3
    SLICE_X8Y24.B        Tilo                  0.254   M_ctr_q_3_2
                                                       test_multiplier/Mmux_M_mul_b11
    DSP48_X0Y5.A0        net (fanout=1)        0.651   test_multiplier/M_mul_b[0]
    DSP48_X0Y5.M7        Tdspdo_A_M            3.265   test_multiplier/mul/Mmult_n0010
                                                       test_multiplier/mul/Mmult_n0010
    SLICE_X7Y22.A1       net (fanout=4)        1.181   test_multiplier/n0010[7]
    SLICE_X7Y22.A        Tilo                  0.259   test_multiplier/N12
                                                       test_multiplier/n0004<7>2
    SLICE_X6Y22.D2       net (fanout=3)        0.752   test_multiplier/n0004<7>2
    SLICE_X6Y22.D        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/n0004<7>1
    SLICE_X8Y22.B1       net (fanout=2)        0.821   test_multiplier/n0004
    SLICE_X8Y22.B        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.D3       net (fanout=3)        0.558   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.CMUX     Topdc                 0.456   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In210_F
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X8Y23.A2       net (fanout=1)        0.741   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X8Y23.A        Tilo                  0.254   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.AX       net (fanout=1)        1.808   test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.CLK      Tdick                 0.085   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.187ns (5.587ns logic, 8.600ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  5.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.186ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.AQ       Tcko                  0.525   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X9Y23.B6       net (fanout=14)       1.978   M_state_q_FSM_FFd2_3
    SLICE_X9Y23.B        Tilo                  0.259   test_multiplier/M_mul_b[7]
                                                       test_multiplier/M_mul_b<3>1
    DSP48_X0Y5.A7        net (fanout=2)        0.602   test_multiplier/M_mul_b[7]
    DSP48_X0Y5.M7        Tdspdo_A_M            3.265   test_multiplier/mul/Mmult_n0010
                                                       test_multiplier/mul/Mmult_n0010
    SLICE_X7Y22.A1       net (fanout=4)        1.181   test_multiplier/n0010[7]
    SLICE_X7Y22.A        Tilo                  0.259   test_multiplier/N12
                                                       test_multiplier/n0004<7>2
    SLICE_X6Y22.D2       net (fanout=3)        0.752   test_multiplier/n0004<7>2
    SLICE_X6Y22.D        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/n0004<7>1
    SLICE_X8Y22.B1       net (fanout=2)        0.821   test_multiplier/n0004
    SLICE_X8Y22.B        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.C1       net (fanout=3)        0.737   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.CMUX     Tilo                  0.430   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In210_G
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X8Y23.A2       net (fanout=1)        0.741   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X8Y23.A        Tilo                  0.254   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.AX       net (fanout=1)        1.808   test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.CLK      Tdick                 0.085   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.186ns (5.566ns logic, 8.620ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  5.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.171ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.AQ       Tcko                  0.525   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X8Y22.D3       net (fanout=14)       2.180   M_state_q_FSM_FFd2_3
    SLICE_X8Y22.D        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/Mmux_M_mul_b531
    DSP48_X0Y5.A2        net (fanout=2)        0.390   test_multiplier/M_mul_b[5]
    DSP48_X0Y5.M7        Tdspdo_A_M            3.265   test_multiplier/mul/Mmult_n0010
                                                       test_multiplier/mul/Mmult_n0010
    SLICE_X7Y22.A1       net (fanout=4)        1.181   test_multiplier/n0010[7]
    SLICE_X7Y22.A        Tilo                  0.259   test_multiplier/N12
                                                       test_multiplier/n0004<7>2
    SLICE_X6Y22.D2       net (fanout=3)        0.752   test_multiplier/n0004<7>2
    SLICE_X6Y22.D        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/n0004<7>1
    SLICE_X8Y22.B1       net (fanout=2)        0.821   test_multiplier/n0004
    SLICE_X8Y22.B        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.C1       net (fanout=3)        0.737   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.CMUX     Tilo                  0.430   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In210_G
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X8Y23.A2       net (fanout=1)        0.741   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X8Y23.A        Tilo                  0.254   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.AX       net (fanout=1)        1.808   test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.CLK      Tdick                 0.085   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.171ns (5.561ns logic, 8.610ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  5.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.164ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.AQ       Tcko                  0.525   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X9Y23.B6       net (fanout=14)       1.978   M_state_q_FSM_FFd2_3
    SLICE_X9Y23.B        Tilo                  0.259   test_multiplier/M_mul_b[7]
                                                       test_multiplier/M_mul_b<3>1
    DSP48_X0Y5.A3        net (fanout=2)        0.580   test_multiplier/M_mul_b[7]
    DSP48_X0Y5.M7        Tdspdo_A_M            3.265   test_multiplier/mul/Mmult_n0010
                                                       test_multiplier/mul/Mmult_n0010
    SLICE_X7Y22.A1       net (fanout=4)        1.181   test_multiplier/n0010[7]
    SLICE_X7Y22.A        Tilo                  0.259   test_multiplier/N12
                                                       test_multiplier/n0004<7>2
    SLICE_X6Y22.D2       net (fanout=3)        0.752   test_multiplier/n0004<7>2
    SLICE_X6Y22.D        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/n0004<7>1
    SLICE_X8Y22.B1       net (fanout=2)        0.821   test_multiplier/n0004
    SLICE_X8Y22.B        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.C1       net (fanout=3)        0.737   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.CMUX     Tilo                  0.430   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In210_G
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X8Y23.A2       net (fanout=1)        0.741   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X8Y23.A        Tilo                  0.254   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.AX       net (fanout=1)        1.808   test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.CLK      Tdick                 0.085   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.164ns (5.566ns logic, 8.598ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  5.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.159ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.AQ       Tcko                  0.525   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X8Y22.D3       net (fanout=14)       2.180   M_state_q_FSM_FFd2_3
    SLICE_X8Y22.D        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/Mmux_M_mul_b531
    DSP48_X0Y5.A5        net (fanout=2)        0.531   test_multiplier/M_mul_b[5]
    DSP48_X0Y5.M7        Tdspdo_A_M            3.265   test_multiplier/mul/Mmult_n0010
                                                       test_multiplier/mul/Mmult_n0010
    SLICE_X7Y22.A1       net (fanout=4)        1.181   test_multiplier/n0010[7]
    SLICE_X7Y22.A        Tilo                  0.259   test_multiplier/N12
                                                       test_multiplier/n0004<7>2
    SLICE_X6Y22.D2       net (fanout=3)        0.752   test_multiplier/n0004<7>2
    SLICE_X6Y22.D        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/n0004<7>1
    SLICE_X8Y22.B1       net (fanout=2)        0.821   test_multiplier/n0004
    SLICE_X8Y22.B        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.D3       net (fanout=3)        0.558   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.CMUX     Topdc                 0.456   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In210_F
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X8Y23.A2       net (fanout=1)        0.741   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X8Y23.A        Tilo                  0.254   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.AX       net (fanout=1)        1.808   test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.CLK      Tdick                 0.085   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.159ns (5.587ns logic, 8.572ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  5.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.158ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.AQ       Tcko                  0.525   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X9Y23.A6       net (fanout=14)       1.978   M_state_q_FSM_FFd2_3
    SLICE_X9Y23.A        Tilo                  0.259   test_multiplier/M_mul_b[7]
                                                       test_multiplier/Mmux_M_mul_b21
    DSP48_X0Y5.A1        net (fanout=1)        0.574   test_multiplier/M_mul_b[1]
    DSP48_X0Y5.M7        Tdspdo_A_M            3.265   test_multiplier/mul/Mmult_n0010
                                                       test_multiplier/mul/Mmult_n0010
    SLICE_X7Y22.A1       net (fanout=4)        1.181   test_multiplier/n0010[7]
    SLICE_X7Y22.A        Tilo                  0.259   test_multiplier/N12
                                                       test_multiplier/n0004<7>2
    SLICE_X6Y22.D2       net (fanout=3)        0.752   test_multiplier/n0004<7>2
    SLICE_X6Y22.D        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/n0004<7>1
    SLICE_X8Y22.B1       net (fanout=2)        0.821   test_multiplier/n0004
    SLICE_X8Y22.B        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.C1       net (fanout=3)        0.737   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.CMUX     Tilo                  0.430   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In210_G
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X8Y23.A2       net (fanout=1)        0.741   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X8Y23.A        Tilo                  0.254   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.AX       net (fanout=1)        1.808   test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.CLK      Tdick                 0.085   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.158ns (5.566ns logic, 8.592ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  5.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2_1 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.096ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.715 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2_1 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.AQ       Tcko                  0.430   M_ctr_q_2_2
                                                       seg/ctr/M_ctr_q_2_1
    SLICE_X9Y21.B1       net (fanout=8)        1.382   M_ctr_q_2_1
    SLICE_X9Y21.B        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd1_1
                                                       test_multiplier/Mmux_M_mul_a21
    DSP48_X0Y5.B1        net (fanout=1)        0.574   test_multiplier/M_mul_a[1]
    DSP48_X0Y5.M7        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0010
                                                       test_multiplier/mul/Mmult_n0010
    SLICE_X7Y22.A1       net (fanout=4)        1.181   test_multiplier/n0010[7]
    SLICE_X7Y22.A        Tilo                  0.259   test_multiplier/N12
                                                       test_multiplier/n0004<7>2
    SLICE_X6Y22.D2       net (fanout=3)        0.752   test_multiplier/n0004<7>2
    SLICE_X6Y22.D        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/n0004<7>1
    SLICE_X8Y22.B1       net (fanout=2)        0.821   test_multiplier/n0004
    SLICE_X8Y22.B        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.C1       net (fanout=3)        0.737   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.CMUX     Tilo                  0.430   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In210_G
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X8Y23.A2       net (fanout=1)        0.741   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X8Y23.A        Tilo                  0.254   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.AX       net (fanout=1)        1.808   test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.CLK      Tdick                 0.085   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.096ns (6.100ns logic, 7.996ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack:                  5.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1_1 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.085ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.715 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1_1 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.AQ       Tcko                  0.525   M_ctr_q_1_2
                                                       seg/ctr/M_ctr_q_1_1
    SLICE_X8Y21.A2       net (fanout=7)        1.281   M_ctr_q_1_1
    SLICE_X8Y21.A        Tilo                  0.254   test_multiplier/M_mul_a[6]
                                                       test_multiplier/Mmux_M_mul_a41
    DSP48_X0Y5.B3        net (fanout=1)        0.574   test_multiplier/M_mul_a[3]
    DSP48_X0Y5.M7        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0010
                                                       test_multiplier/mul/Mmult_n0010
    SLICE_X7Y22.A1       net (fanout=4)        1.181   test_multiplier/n0010[7]
    SLICE_X7Y22.A        Tilo                  0.259   test_multiplier/N12
                                                       test_multiplier/n0004<7>2
    SLICE_X6Y22.D2       net (fanout=3)        0.752   test_multiplier/n0004<7>2
    SLICE_X6Y22.D        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/n0004<7>1
    SLICE_X8Y22.B1       net (fanout=2)        0.821   test_multiplier/n0004
    SLICE_X8Y22.B        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.C1       net (fanout=3)        0.737   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.CMUX     Tilo                  0.430   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In210_G
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X8Y23.A2       net (fanout=1)        0.741   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X8Y23.A        Tilo                  0.254   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.AX       net (fanout=1)        1.808   test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.CLK      Tdick                 0.085   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.085ns (6.190ns logic, 7.895ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack:                  5.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.073ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.AQ       Tcko                  0.525   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X8Y24.B2       net (fanout=14)       2.088   M_state_q_FSM_FFd2_3
    SLICE_X8Y24.B        Tilo                  0.254   M_ctr_q_3_2
                                                       test_multiplier/Mmux_M_mul_b11
    DSP48_X0Y5.A0        net (fanout=1)        0.651   test_multiplier/M_mul_b[0]
    DSP48_X0Y5.M1        Tdspdo_A_M            3.265   test_multiplier/mul/Mmult_n0010
                                                       test_multiplier/mul/Mmult_n0010
    SLICE_X7Y22.A4       net (fanout=4)        0.914   test_multiplier/n0010[1]
    SLICE_X7Y22.A        Tilo                  0.259   test_multiplier/N12
                                                       test_multiplier/n0004<7>2
    SLICE_X6Y22.D2       net (fanout=3)        0.752   test_multiplier/n0004<7>2
    SLICE_X6Y22.D        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/n0004<7>1
    SLICE_X8Y22.B1       net (fanout=2)        0.821   test_multiplier/n0004
    SLICE_X8Y22.B        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.C1       net (fanout=3)        0.737   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.CMUX     Tilo                  0.430   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In210_G
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X8Y23.A2       net (fanout=1)        0.741   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X8Y23.A        Tilo                  0.254   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.AX       net (fanout=1)        1.808   test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.CLK      Tdick                 0.085   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.073ns (5.561ns logic, 8.512ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  5.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.045ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.AQ       Tcko                  0.525   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X8Y22.D3       net (fanout=14)       2.180   M_state_q_FSM_FFd2_3
    SLICE_X8Y22.D        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/Mmux_M_mul_b531
    DSP48_X0Y5.A5        net (fanout=2)        0.531   test_multiplier/M_mul_b[5]
    DSP48_X0Y5.M1        Tdspdo_A_M            3.265   test_multiplier/mul/Mmult_n0010
                                                       test_multiplier/mul/Mmult_n0010
    SLICE_X7Y22.A4       net (fanout=4)        0.914   test_multiplier/n0010[1]
    SLICE_X7Y22.A        Tilo                  0.259   test_multiplier/N12
                                                       test_multiplier/n0004<7>2
    SLICE_X6Y22.D2       net (fanout=3)        0.752   test_multiplier/n0004<7>2
    SLICE_X6Y22.D        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/n0004<7>1
    SLICE_X8Y22.B1       net (fanout=2)        0.821   test_multiplier/n0004
    SLICE_X8Y22.B        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.C1       net (fanout=3)        0.737   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.CMUX     Tilo                  0.430   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In210_G
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X8Y23.A2       net (fanout=1)        0.741   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X8Y23.A        Tilo                  0.254   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.AX       net (fanout=1)        1.808   test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.CLK      Tdick                 0.085   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.045ns (5.561ns logic, 8.484ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  5.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0_1 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.025ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.715 - 0.734)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0_1 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.AQ       Tcko                  0.430   M_ctr_q_0_2
                                                       seg/ctr/M_ctr_q_0_1
    SLICE_X8Y22.C2       net (fanout=6)        1.181   M_ctr_q_0_1
    SLICE_X8Y22.C        Tilo                  0.255   M_state_q_FSM_FFd1_3
                                                       test_multiplier/Mmux_M_mul_a11
    DSP48_X0Y5.B0        net (fanout=1)        0.708   test_multiplier/M_mul_a[0]
    DSP48_X0Y5.M7        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0010
                                                       test_multiplier/mul/Mmult_n0010
    SLICE_X7Y22.A1       net (fanout=4)        1.181   test_multiplier/n0010[7]
    SLICE_X7Y22.A        Tilo                  0.259   test_multiplier/N12
                                                       test_multiplier/n0004<7>2
    SLICE_X6Y22.D2       net (fanout=3)        0.752   test_multiplier/n0004<7>2
    SLICE_X6Y22.D        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/n0004<7>1
    SLICE_X8Y22.B1       net (fanout=2)        0.821   test_multiplier/n0004
    SLICE_X8Y22.B        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.C1       net (fanout=3)        0.737   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.CMUX     Tilo                  0.430   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In210_G
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X8Y23.A2       net (fanout=1)        0.741   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X8Y23.A        Tilo                  0.254   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.AX       net (fanout=1)        1.808   test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.CLK      Tdick                 0.085   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.025ns (6.096ns logic, 7.929ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack:                  5.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.033ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.AQ       Tcko                  0.525   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X9Y23.B6       net (fanout=14)       1.978   M_state_q_FSM_FFd2_3
    SLICE_X9Y23.B        Tilo                  0.259   test_multiplier/M_mul_b[7]
                                                       test_multiplier/M_mul_b<3>1
    DSP48_X0Y5.A7        net (fanout=2)        0.602   test_multiplier/M_mul_b[7]
    DSP48_X0Y5.M7        Tdspdo_A_M            3.265   test_multiplier/mul/Mmult_n0010
                                                       test_multiplier/mul/Mmult_n0010
    SLICE_X7Y22.A1       net (fanout=4)        1.181   test_multiplier/n0010[7]
    SLICE_X7Y22.A        Tilo                  0.259   test_multiplier/N12
                                                       test_multiplier/n0004<7>2
    SLICE_X6Y22.D2       net (fanout=3)        0.752   test_multiplier/n0004<7>2
    SLICE_X6Y22.D        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/n0004<7>1
    SLICE_X8Y22.B1       net (fanout=2)        0.821   test_multiplier/n0004
    SLICE_X8Y22.B        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.D3       net (fanout=3)        0.558   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.CMUX     Topdc                 0.456   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In210_F
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X8Y23.A2       net (fanout=1)        0.741   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X8Y23.A        Tilo                  0.254   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.AX       net (fanout=1)        1.808   test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.CLK      Tdick                 0.085   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.033ns (5.592ns logic, 8.441ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  5.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.018ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.AQ       Tcko                  0.525   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X8Y22.D3       net (fanout=14)       2.180   M_state_q_FSM_FFd2_3
    SLICE_X8Y22.D        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/Mmux_M_mul_b531
    DSP48_X0Y5.A2        net (fanout=2)        0.390   test_multiplier/M_mul_b[5]
    DSP48_X0Y5.M7        Tdspdo_A_M            3.265   test_multiplier/mul/Mmult_n0010
                                                       test_multiplier/mul/Mmult_n0010
    SLICE_X7Y22.A1       net (fanout=4)        1.181   test_multiplier/n0010[7]
    SLICE_X7Y22.A        Tilo                  0.259   test_multiplier/N12
                                                       test_multiplier/n0004<7>2
    SLICE_X6Y22.D2       net (fanout=3)        0.752   test_multiplier/n0004<7>2
    SLICE_X6Y22.D        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/n0004<7>1
    SLICE_X8Y22.B1       net (fanout=2)        0.821   test_multiplier/n0004
    SLICE_X8Y22.B        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.D3       net (fanout=3)        0.558   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.CMUX     Topdc                 0.456   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In210_F
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X8Y23.A2       net (fanout=1)        0.741   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X8Y23.A        Tilo                  0.254   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.AX       net (fanout=1)        1.808   test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.CLK      Tdick                 0.085   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.018ns (5.587ns logic, 8.431ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  5.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.992ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.715 - 0.734)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2_1 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.AQ       Tcko                  0.525   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2_1
    SLICE_X9Y21.B2       net (fanout=8)        1.183   test_multiplier/M_state_q_FSM_FFd2_1
    SLICE_X9Y21.B        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd1_1
                                                       test_multiplier/Mmux_M_mul_a21
    DSP48_X0Y5.B1        net (fanout=1)        0.574   test_multiplier/M_mul_a[1]
    DSP48_X0Y5.M7        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0010
                                                       test_multiplier/mul/Mmult_n0010
    SLICE_X7Y22.A1       net (fanout=4)        1.181   test_multiplier/n0010[7]
    SLICE_X7Y22.A        Tilo                  0.259   test_multiplier/N12
                                                       test_multiplier/n0004<7>2
    SLICE_X6Y22.D2       net (fanout=3)        0.752   test_multiplier/n0004<7>2
    SLICE_X6Y22.D        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/n0004<7>1
    SLICE_X8Y22.B1       net (fanout=2)        0.821   test_multiplier/n0004
    SLICE_X8Y22.B        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.C1       net (fanout=3)        0.737   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.CMUX     Tilo                  0.430   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In210_G
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X8Y23.A2       net (fanout=1)        0.741   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X8Y23.A        Tilo                  0.254   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.AX       net (fanout=1)        1.808   test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.CLK      Tdick                 0.085   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     13.992ns (6.195ns logic, 7.797ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack:                  5.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.011ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.AQ       Tcko                  0.525   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X9Y23.B6       net (fanout=14)       1.978   M_state_q_FSM_FFd2_3
    SLICE_X9Y23.B        Tilo                  0.259   test_multiplier/M_mul_b[7]
                                                       test_multiplier/M_mul_b<3>1
    DSP48_X0Y5.A3        net (fanout=2)        0.580   test_multiplier/M_mul_b[7]
    DSP48_X0Y5.M7        Tdspdo_A_M            3.265   test_multiplier/mul/Mmult_n0010
                                                       test_multiplier/mul/Mmult_n0010
    SLICE_X7Y22.A1       net (fanout=4)        1.181   test_multiplier/n0010[7]
    SLICE_X7Y22.A        Tilo                  0.259   test_multiplier/N12
                                                       test_multiplier/n0004<7>2
    SLICE_X6Y22.D2       net (fanout=3)        0.752   test_multiplier/n0004<7>2
    SLICE_X6Y22.D        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/n0004<7>1
    SLICE_X8Y22.B1       net (fanout=2)        0.821   test_multiplier/n0004
    SLICE_X8Y22.B        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.D3       net (fanout=3)        0.558   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.CMUX     Topdc                 0.456   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In210_F
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X8Y23.A2       net (fanout=1)        0.741   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X8Y23.A        Tilo                  0.254   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.AX       net (fanout=1)        1.808   test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.CLK      Tdick                 0.085   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.011ns (5.592ns logic, 8.419ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  5.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.007ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.AQ       Tcko                  0.525   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X8Y24.B2       net (fanout=14)       2.088   M_state_q_FSM_FFd2_3
    SLICE_X8Y24.B        Tilo                  0.254   M_ctr_q_3_2
                                                       test_multiplier/Mmux_M_mul_b11
    DSP48_X0Y5.A0        net (fanout=1)        0.651   test_multiplier/M_mul_b[0]
    DSP48_X0Y5.M6        Tdspdo_A_M            3.265   test_multiplier/mul/Mmult_n0010
                                                       test_multiplier/mul/Mmult_n0010
    SLICE_X7Y22.A5       net (fanout=4)        0.848   test_multiplier/n0010[6]
    SLICE_X7Y22.A        Tilo                  0.259   test_multiplier/N12
                                                       test_multiplier/n0004<7>2
    SLICE_X6Y22.D2       net (fanout=3)        0.752   test_multiplier/n0004<7>2
    SLICE_X6Y22.D        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/n0004<7>1
    SLICE_X8Y22.B1       net (fanout=2)        0.821   test_multiplier/n0004
    SLICE_X8Y22.B        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.C1       net (fanout=3)        0.737   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.CMUX     Tilo                  0.430   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In210_G
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X8Y23.A2       net (fanout=1)        0.741   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X8Y23.A        Tilo                  0.254   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.AX       net (fanout=1)        1.808   test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.CLK      Tdick                 0.085   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.007ns (5.561ns logic, 8.446ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  5.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.005ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.AQ       Tcko                  0.525   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X9Y23.A6       net (fanout=14)       1.978   M_state_q_FSM_FFd2_3
    SLICE_X9Y23.A        Tilo                  0.259   test_multiplier/M_mul_b[7]
                                                       test_multiplier/Mmux_M_mul_b21
    DSP48_X0Y5.A1        net (fanout=1)        0.574   test_multiplier/M_mul_b[1]
    DSP48_X0Y5.M7        Tdspdo_A_M            3.265   test_multiplier/mul/Mmult_n0010
                                                       test_multiplier/mul/Mmult_n0010
    SLICE_X7Y22.A1       net (fanout=4)        1.181   test_multiplier/n0010[7]
    SLICE_X7Y22.A        Tilo                  0.259   test_multiplier/N12
                                                       test_multiplier/n0004<7>2
    SLICE_X6Y22.D2       net (fanout=3)        0.752   test_multiplier/n0004<7>2
    SLICE_X6Y22.D        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/n0004<7>1
    SLICE_X8Y22.B1       net (fanout=2)        0.821   test_multiplier/n0004
    SLICE_X8Y22.B        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.D3       net (fanout=3)        0.558   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.CMUX     Topdc                 0.456   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In210_F
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X8Y23.A2       net (fanout=1)        0.741   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X8Y23.A        Tilo                  0.254   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.AX       net (fanout=1)        1.808   test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.CLK      Tdick                 0.085   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.005ns (5.592ns logic, 8.413ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  5.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.979ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.AQ       Tcko                  0.525   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X8Y22.D3       net (fanout=14)       2.180   M_state_q_FSM_FFd2_3
    SLICE_X8Y22.D        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/Mmux_M_mul_b531
    DSP48_X0Y5.A5        net (fanout=2)        0.531   test_multiplier/M_mul_b[5]
    DSP48_X0Y5.M6        Tdspdo_A_M            3.265   test_multiplier/mul/Mmult_n0010
                                                       test_multiplier/mul/Mmult_n0010
    SLICE_X7Y22.A5       net (fanout=4)        0.848   test_multiplier/n0010[6]
    SLICE_X7Y22.A        Tilo                  0.259   test_multiplier/N12
                                                       test_multiplier/n0004<7>2
    SLICE_X6Y22.D2       net (fanout=3)        0.752   test_multiplier/n0004<7>2
    SLICE_X6Y22.D        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/n0004<7>1
    SLICE_X8Y22.B1       net (fanout=2)        0.821   test_multiplier/n0004
    SLICE_X8Y22.B        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.C1       net (fanout=3)        0.737   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.CMUX     Tilo                  0.430   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In210_G
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X8Y23.A2       net (fanout=1)        0.741   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X8Y23.A        Tilo                  0.254   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.AX       net (fanout=1)        1.808   test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.CLK      Tdick                 0.085   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     13.979ns (5.561ns logic, 8.418ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  5.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0_1 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.952ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.715 - 0.734)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0_1 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.AQ       Tcko                  0.430   M_ctr_q_0_2
                                                       seg/ctr/M_ctr_q_0_1
    SLICE_X9Y21.A3       net (fanout=6)        1.195   M_ctr_q_0_1
    SLICE_X9Y21.A        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd1_1
                                                       test_multiplier/M_mul_a<2>1
    DSP48_X0Y5.B5        net (fanout=3)        0.617   test_multiplier/M_mul_a[4]
    DSP48_X0Y5.M7        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0010
                                                       test_multiplier/mul/Mmult_n0010
    SLICE_X7Y22.A1       net (fanout=4)        1.181   test_multiplier/n0010[7]
    SLICE_X7Y22.A        Tilo                  0.259   test_multiplier/N12
                                                       test_multiplier/n0004<7>2
    SLICE_X6Y22.D2       net (fanout=3)        0.752   test_multiplier/n0004<7>2
    SLICE_X6Y22.D        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/n0004<7>1
    SLICE_X8Y22.B1       net (fanout=2)        0.821   test_multiplier/n0004
    SLICE_X8Y22.B        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.C1       net (fanout=3)        0.737   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.CMUX     Tilo                  0.430   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In210_G
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X8Y23.A2       net (fanout=1)        0.741   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X8Y23.A        Tilo                  0.254   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.AX       net (fanout=1)        1.808   test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.CLK      Tdick                 0.085   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     13.952ns (6.100ns logic, 7.852ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  6.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2_1 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.943ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.715 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2_1 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.AQ       Tcko                  0.430   M_ctr_q_2_2
                                                       seg/ctr/M_ctr_q_2_1
    SLICE_X9Y21.B1       net (fanout=8)        1.382   M_ctr_q_2_1
    SLICE_X9Y21.B        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd1_1
                                                       test_multiplier/Mmux_M_mul_a21
    DSP48_X0Y5.B1        net (fanout=1)        0.574   test_multiplier/M_mul_a[1]
    DSP48_X0Y5.M7        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0010
                                                       test_multiplier/mul/Mmult_n0010
    SLICE_X7Y22.A1       net (fanout=4)        1.181   test_multiplier/n0010[7]
    SLICE_X7Y22.A        Tilo                  0.259   test_multiplier/N12
                                                       test_multiplier/n0004<7>2
    SLICE_X6Y22.D2       net (fanout=3)        0.752   test_multiplier/n0004<7>2
    SLICE_X6Y22.D        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/n0004<7>1
    SLICE_X8Y22.B1       net (fanout=2)        0.821   test_multiplier/n0004
    SLICE_X8Y22.B        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.D3       net (fanout=3)        0.558   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.CMUX     Topdc                 0.456   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In210_F
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X8Y23.A2       net (fanout=1)        0.741   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X8Y23.A        Tilo                  0.254   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.AX       net (fanout=1)        1.808   test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.CLK      Tdick                 0.085   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     13.943ns (6.126ns logic, 7.817ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack:                  6.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1_1 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.932ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.715 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1_1 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.AQ       Tcko                  0.525   M_ctr_q_1_2
                                                       seg/ctr/M_ctr_q_1_1
    SLICE_X8Y21.A2       net (fanout=7)        1.281   M_ctr_q_1_1
    SLICE_X8Y21.A        Tilo                  0.254   test_multiplier/M_mul_a[6]
                                                       test_multiplier/Mmux_M_mul_a41
    DSP48_X0Y5.B3        net (fanout=1)        0.574   test_multiplier/M_mul_a[3]
    DSP48_X0Y5.M7        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0010
                                                       test_multiplier/mul/Mmult_n0010
    SLICE_X7Y22.A1       net (fanout=4)        1.181   test_multiplier/n0010[7]
    SLICE_X7Y22.A        Tilo                  0.259   test_multiplier/N12
                                                       test_multiplier/n0004<7>2
    SLICE_X6Y22.D2       net (fanout=3)        0.752   test_multiplier/n0004<7>2
    SLICE_X6Y22.D        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/n0004<7>1
    SLICE_X8Y22.B1       net (fanout=2)        0.821   test_multiplier/n0004
    SLICE_X8Y22.B        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.D3       net (fanout=3)        0.558   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.CMUX     Topdc                 0.456   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In210_F
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X8Y23.A2       net (fanout=1)        0.741   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X8Y23.A        Tilo                  0.254   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.AX       net (fanout=1)        1.808   test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.CLK      Tdick                 0.085   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     13.932ns (6.216ns logic, 7.716ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack:                  6.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2_1 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.931ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.715 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2_1 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.AQ       Tcko                  0.430   M_ctr_q_2_2
                                                       seg/ctr/M_ctr_q_2_1
    SLICE_X8Y21.A1       net (fanout=8)        1.222   M_ctr_q_2_1
    SLICE_X8Y21.A        Tilo                  0.254   test_multiplier/M_mul_a[6]
                                                       test_multiplier/Mmux_M_mul_a41
    DSP48_X0Y5.B3        net (fanout=1)        0.574   test_multiplier/M_mul_a[3]
    DSP48_X0Y5.M7        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0010
                                                       test_multiplier/mul/Mmult_n0010
    SLICE_X7Y22.A1       net (fanout=4)        1.181   test_multiplier/n0010[7]
    SLICE_X7Y22.A        Tilo                  0.259   test_multiplier/N12
                                                       test_multiplier/n0004<7>2
    SLICE_X6Y22.D2       net (fanout=3)        0.752   test_multiplier/n0004<7>2
    SLICE_X6Y22.D        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/n0004<7>1
    SLICE_X8Y22.B1       net (fanout=2)        0.821   test_multiplier/n0004
    SLICE_X8Y22.B        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.C1       net (fanout=3)        0.737   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.CMUX     Tilo                  0.430   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In210_G
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X8Y23.A2       net (fanout=1)        0.741   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X8Y23.A        Tilo                  0.254   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.AX       net (fanout=1)        1.808   test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.CLK      Tdick                 0.085   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     13.931ns (6.095ns logic, 7.836ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack:                  6.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2_1 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.927ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.715 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2_1 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.AQ       Tcko                  0.430   M_ctr_q_2_2
                                                       seg/ctr/M_ctr_q_2_1
    SLICE_X9Y21.D2       net (fanout=8)        1.389   M_ctr_q_2_1
    SLICE_X9Y21.D        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd1_1
                                                       test_multiplier/Mmux_M_mul_a81
    DSP48_X0Y5.B7        net (fanout=1)        0.398   test_multiplier/M_mul_a[7]
    DSP48_X0Y5.M7        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0010
                                                       test_multiplier/mul/Mmult_n0010
    SLICE_X7Y22.A1       net (fanout=4)        1.181   test_multiplier/n0010[7]
    SLICE_X7Y22.A        Tilo                  0.259   test_multiplier/N12
                                                       test_multiplier/n0004<7>2
    SLICE_X6Y22.D2       net (fanout=3)        0.752   test_multiplier/n0004<7>2
    SLICE_X6Y22.D        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/n0004<7>1
    SLICE_X8Y22.B1       net (fanout=2)        0.821   test_multiplier/n0004
    SLICE_X8Y22.B        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.C1       net (fanout=3)        0.737   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.CMUX     Tilo                  0.430   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In210_G
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X8Y23.A2       net (fanout=1)        0.741   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X8Y23.A        Tilo                  0.254   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.AX       net (fanout=1)        1.808   test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.CLK      Tdick                 0.085   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     13.927ns (6.100ns logic, 7.827ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack:                  6.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0_1 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.902ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.715 - 0.734)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0_1 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.AQ       Tcko                  0.430   M_ctr_q_0_2
                                                       seg/ctr/M_ctr_q_0_1
    SLICE_X9Y21.B4       net (fanout=6)        1.188   M_ctr_q_0_1
    SLICE_X9Y21.B        Tilo                  0.259   test_multiplier/M_state_q_FSM_FFd1_1
                                                       test_multiplier/Mmux_M_mul_a21
    DSP48_X0Y5.B1        net (fanout=1)        0.574   test_multiplier/M_mul_a[1]
    DSP48_X0Y5.M7        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0010
                                                       test_multiplier/mul/Mmult_n0010
    SLICE_X7Y22.A1       net (fanout=4)        1.181   test_multiplier/n0010[7]
    SLICE_X7Y22.A        Tilo                  0.259   test_multiplier/N12
                                                       test_multiplier/n0004<7>2
    SLICE_X6Y22.D2       net (fanout=3)        0.752   test_multiplier/n0004<7>2
    SLICE_X6Y22.D        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/n0004<7>1
    SLICE_X8Y22.B1       net (fanout=2)        0.821   test_multiplier/n0004
    SLICE_X8Y22.B        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.C1       net (fanout=3)        0.737   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.CMUX     Tilo                  0.430   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In210_G
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X8Y23.A2       net (fanout=1)        0.741   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X8Y23.A        Tilo                  0.254   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.AX       net (fanout=1)        1.808   test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.CLK      Tdick                 0.085   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     13.902ns (6.100ns logic, 7.802ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack:                  6.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.920ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.AQ       Tcko                  0.525   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X8Y24.B2       net (fanout=14)       2.088   M_state_q_FSM_FFd2_3
    SLICE_X8Y24.B        Tilo                  0.254   M_ctr_q_3_2
                                                       test_multiplier/Mmux_M_mul_b11
    DSP48_X0Y5.A0        net (fanout=1)        0.651   test_multiplier/M_mul_b[0]
    DSP48_X0Y5.M1        Tdspdo_A_M            3.265   test_multiplier/mul/Mmult_n0010
                                                       test_multiplier/mul/Mmult_n0010
    SLICE_X7Y22.A4       net (fanout=4)        0.914   test_multiplier/n0010[1]
    SLICE_X7Y22.A        Tilo                  0.259   test_multiplier/N12
                                                       test_multiplier/n0004<7>2
    SLICE_X6Y22.D2       net (fanout=3)        0.752   test_multiplier/n0004<7>2
    SLICE_X6Y22.D        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/n0004<7>1
    SLICE_X8Y22.B1       net (fanout=2)        0.821   test_multiplier/n0004
    SLICE_X8Y22.B        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.D3       net (fanout=3)        0.558   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.CMUX     Topdc                 0.456   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In210_F
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X8Y23.A2       net (fanout=1)        0.741   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X8Y23.A        Tilo                  0.254   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.AX       net (fanout=1)        1.808   test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.CLK      Tdick                 0.085   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     13.920ns (5.587ns logic, 8.333ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  6.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.919ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.AQ       Tcko                  0.525   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X9Y23.B6       net (fanout=14)       1.978   M_state_q_FSM_FFd2_3
    SLICE_X9Y23.B        Tilo                  0.259   test_multiplier/M_mul_b[7]
                                                       test_multiplier/M_mul_b<3>1
    DSP48_X0Y5.A7        net (fanout=2)        0.602   test_multiplier/M_mul_b[7]
    DSP48_X0Y5.M1        Tdspdo_A_M            3.265   test_multiplier/mul/Mmult_n0010
                                                       test_multiplier/mul/Mmult_n0010
    SLICE_X7Y22.A4       net (fanout=4)        0.914   test_multiplier/n0010[1]
    SLICE_X7Y22.A        Tilo                  0.259   test_multiplier/N12
                                                       test_multiplier/n0004<7>2
    SLICE_X6Y22.D2       net (fanout=3)        0.752   test_multiplier/n0004<7>2
    SLICE_X6Y22.D        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/n0004<7>1
    SLICE_X8Y22.B1       net (fanout=2)        0.821   test_multiplier/n0004
    SLICE_X8Y22.B        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.C1       net (fanout=3)        0.737   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.CMUX     Tilo                  0.430   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In210_G
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X8Y23.A2       net (fanout=1)        0.741   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X8Y23.A        Tilo                  0.254   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.AX       net (fanout=1)        1.808   test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.CLK      Tdick                 0.085   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     13.919ns (5.566ns logic, 8.353ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  6.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test_multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.904ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test_multiplier/M_state_q_FSM_FFd2 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.AQ       Tcko                  0.525   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    SLICE_X8Y22.D3       net (fanout=14)       2.180   M_state_q_FSM_FFd2_3
    SLICE_X8Y22.D        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/Mmux_M_mul_b531
    DSP48_X0Y5.A2        net (fanout=2)        0.390   test_multiplier/M_mul_b[5]
    DSP48_X0Y5.M1        Tdspdo_A_M            3.265   test_multiplier/mul/Mmult_n0010
                                                       test_multiplier/mul/Mmult_n0010
    SLICE_X7Y22.A4       net (fanout=4)        0.914   test_multiplier/n0010[1]
    SLICE_X7Y22.A        Tilo                  0.259   test_multiplier/N12
                                                       test_multiplier/n0004<7>2
    SLICE_X6Y22.D2       net (fanout=3)        0.752   test_multiplier/n0004<7>2
    SLICE_X6Y22.D        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/n0004<7>1
    SLICE_X8Y22.B1       net (fanout=2)        0.821   test_multiplier/n0004
    SLICE_X8Y22.B        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.C1       net (fanout=3)        0.737   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.CMUX     Tilo                  0.430   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In210_G
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X8Y23.A2       net (fanout=1)        0.741   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X8Y23.A        Tilo                  0.254   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.AX       net (fanout=1)        1.808   test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.CLK      Tdick                 0.085   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     13.904ns (5.561ns logic, 8.343ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  6.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2_1 (FF)
  Destination:          test_multiplier/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.882ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.715 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2_1 to test_multiplier/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.AQ       Tcko                  0.430   M_ctr_q_2_2
                                                       seg/ctr/M_ctr_q_2_1
    SLICE_X8Y21.D3       net (fanout=8)        1.222   M_ctr_q_2_1
    SLICE_X8Y21.D        Tilo                  0.254   test_multiplier/M_mul_a[6]
                                                       test_multiplier/Mmux_M_mul_a71
    DSP48_X0Y5.B6        net (fanout=1)        0.525   test_multiplier/M_mul_a[6]
    DSP48_X0Y5.M7        Tdspdo_B_M            3.894   test_multiplier/mul/Mmult_n0010
                                                       test_multiplier/mul/Mmult_n0010
    SLICE_X7Y22.A1       net (fanout=4)        1.181   test_multiplier/n0010[7]
    SLICE_X7Y22.A        Tilo                  0.259   test_multiplier/N12
                                                       test_multiplier/n0004<7>2
    SLICE_X6Y22.D2       net (fanout=3)        0.752   test_multiplier/n0004<7>2
    SLICE_X6Y22.D        Tilo                  0.235   test_multiplier/n0004
                                                       test_multiplier/n0004<7>1
    SLICE_X8Y22.B1       net (fanout=2)        0.821   test_multiplier/n0004
    SLICE_X8Y22.B        Tilo                  0.254   M_state_q_FSM_FFd1_3
                                                       test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.C1       net (fanout=3)        0.737   test_multiplier/M_state_q_FSM_FFd2-In27
    SLICE_X8Y23.CMUX     Tilo                  0.430   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In210_G
                                                       test_multiplier/M_state_q_FSM_FFd2-In210
    SLICE_X8Y23.A2       net (fanout=1)        0.741   test_multiplier/M_state_q_FSM_FFd2-In2
    SLICE_X8Y23.A        Tilo                  0.254   test_multiplier/M_state_q_FSM_FFd2_1
                                                       test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.AX       net (fanout=1)        1.808   test_multiplier/M_state_q_FSM_FFd2-In
    SLICE_X4Y41.CLK      Tdick                 0.085   M_state_q_FSM_FFd2_2
                                                       test_multiplier/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     13.882ns (6.095ns logic, 7.787ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2_2/CLK
  Logical resource: test_multiplier/M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X4Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2_2/CLK
  Logical resource: test_compare/M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X4Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_state_q_FSM_FFd2_2/SR
  Logical resource: test_compare/M_state_q_FSM_FFd1/SR
  Location pin: SLICE_X4Y41.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2_2/CLK
  Logical resource: test_compare/M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X4Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2_2/CLK
  Logical resource: test_shifter/M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X4Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1_3/CLK
  Logical resource: test_multiplier/M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test_multiplier/M_state_q_FSM_FFd2_1/CLK
  Logical resource: test_multiplier/M_state_q_FSM_FFd2_1/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3_2/CLK
  Logical resource: seg/ctr/M_ctr_q_3_1/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3_2/CLK
  Logical resource: seg/ctr/M_ctr_q_3_2/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_1_2/CLK
  Logical resource: seg/ctr/M_ctr_q_1_1/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_1_2/CLK
  Logical resource: seg/ctr/M_ctr_q_1_2/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: test_adder/N4/SR
  Logical resource: M_state_q_1/SR
  Location pin: SLICE_X2Y50.SR
  Clock network: Reset_OR_DriverANDClockEnable
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: M_state_q[2]/SR
  Logical resource: M_state_q_0/SR
  Location pin: SLICE_X2Y51.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X6Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X6Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X6Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X6Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X6Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X6Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X6Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X6Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X6Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X6Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X6Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X6Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X6Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X6Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X6Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X6Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.375|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 44294 paths, 0 nets, and 589 connections

Design statistics:
   Minimum period:  14.375ns{1}   (Maximum frequency:  69.565MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 18 16:19:38 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 215 MB



