

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11'
================================================================
* Date:           Tue Sep  5 00:12:05 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9224|     9224|  92.240 us|  92.240 us|  9224|  9224|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_j_0_i15_l_j11  |     9222|     9222|         8|          1|          1|  9216|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    110|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|    130|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     282|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     282|    367|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+----------------+---------+----+---+----+-----+
    |        Instance       |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+----------------+---------+----+---+----+-----+
    |mux_124_32_1_1_U10630  |mux_124_32_1_1  |        0|   0|  0|  65|    0|
    |mux_124_32_1_1_U10631  |mux_124_32_1_1  |        0|   0|  0|  65|    0|
    +-----------------------+----------------+---------+----+---+----+-----+
    |Total                  |                |        0|   0|  0| 130|    0|
    +-----------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln344_1_fu_459_p2     |         +|   0|  0|  17|          14|           1|
    |add_ln344_fu_529_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln345_fu_510_p2       |         +|   0|  0|  13|          10|           1|
    |add_ln350_fu_634_p2       |         +|   0|  0|  14|          14|          14|
    |sub_ln350_fu_625_p2       |         -|   0|  0|  14|          14|          14|
    |icmp_ln344_fu_453_p2      |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln345_fu_468_p2      |      icmp|   0|  0|  11|          10|          10|
    |select_ln344_1_fu_535_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln344_fu_474_p3    |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 110|          83|          62|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten55_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_j11_load               |   9|          2|   10|         20|
    |i15_fu_98                               |   9|          2|    4|          8|
    |indvar_flatten55_fu_102                 |   9|          2|   14|         28|
    |j11_fu_94                               |   9|          2|   10|         20|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  63|         14|   54|        108|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |i15_fu_98                         |   4|   0|    4|          0|
    |icmp_ln345_reg_670                |   1|   0|    1|          0|
    |indvar_flatten55_fu_102           |  14|   0|   14|          0|
    |j11_fu_94                         |  10|   0|   10|          0|
    |select_ln344_1_reg_800            |   4|   0|    4|          0|
    |select_ln344_reg_675              |  10|   0|   10|          0|
    |v206_reg_806                      |  32|   0|   32|          0|
    |v207_reg_811                      |  32|   0|   32|          0|
    |v208_reg_816                      |  32|   0|   32|          0|
    |select_ln344_1_reg_800            |  64|  32|    4|          0|
    |select_ln344_reg_675              |  64|  32|   10|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 282|  64|  168|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11|  return value|
|grp_fu_1394_p_din0    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11|  return value|
|grp_fu_1394_p_din1    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11|  return value|
|grp_fu_1394_p_opcode  |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11|  return value|
|grp_fu_1394_p_dout0   |   in|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11|  return value|
|grp_fu_1394_p_ce      |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11|  return value|
|v237_address0         |  out|   14|   ap_memory|                                     v237|         array|
|v237_ce0              |  out|    1|   ap_memory|                                     v237|         array|
|v237_we0              |  out|    1|   ap_memory|                                     v237|         array|
|v237_d0               |  out|   32|   ap_memory|                                     v237|         array|
|v236_address0         |  out|   10|   ap_memory|                                     v236|         array|
|v236_ce0              |  out|    1|   ap_memory|                                     v236|         array|
|v236_q0               |   in|   32|   ap_memory|                                     v236|         array|
|v236_1_address0       |  out|   10|   ap_memory|                                   v236_1|         array|
|v236_1_ce0            |  out|    1|   ap_memory|                                   v236_1|         array|
|v236_1_q0             |   in|   32|   ap_memory|                                   v236_1|         array|
|v236_2_address0       |  out|   10|   ap_memory|                                   v236_2|         array|
|v236_2_ce0            |  out|    1|   ap_memory|                                   v236_2|         array|
|v236_2_q0             |   in|   32|   ap_memory|                                   v236_2|         array|
|v236_3_address0       |  out|   10|   ap_memory|                                   v236_3|         array|
|v236_3_ce0            |  out|    1|   ap_memory|                                   v236_3|         array|
|v236_3_q0             |   in|   32|   ap_memory|                                   v236_3|         array|
|v236_4_address0       |  out|   10|   ap_memory|                                   v236_4|         array|
|v236_4_ce0            |  out|    1|   ap_memory|                                   v236_4|         array|
|v236_4_q0             |   in|   32|   ap_memory|                                   v236_4|         array|
|v236_5_address0       |  out|   10|   ap_memory|                                   v236_5|         array|
|v236_5_ce0            |  out|    1|   ap_memory|                                   v236_5|         array|
|v236_5_q0             |   in|   32|   ap_memory|                                   v236_5|         array|
|v236_6_address0       |  out|   10|   ap_memory|                                   v236_6|         array|
|v236_6_ce0            |  out|    1|   ap_memory|                                   v236_6|         array|
|v236_6_q0             |   in|   32|   ap_memory|                                   v236_6|         array|
|v236_7_address0       |  out|   10|   ap_memory|                                   v236_7|         array|
|v236_7_ce0            |  out|    1|   ap_memory|                                   v236_7|         array|
|v236_7_q0             |   in|   32|   ap_memory|                                   v236_7|         array|
|v236_8_address0       |  out|   10|   ap_memory|                                   v236_8|         array|
|v236_8_ce0            |  out|    1|   ap_memory|                                   v236_8|         array|
|v236_8_q0             |   in|   32|   ap_memory|                                   v236_8|         array|
|v236_9_address0       |  out|   10|   ap_memory|                                   v236_9|         array|
|v236_9_ce0            |  out|    1|   ap_memory|                                   v236_9|         array|
|v236_9_q0             |   in|   32|   ap_memory|                                   v236_9|         array|
|v236_10_address0      |  out|   10|   ap_memory|                                  v236_10|         array|
|v236_10_ce0           |  out|    1|   ap_memory|                                  v236_10|         array|
|v236_10_q0            |   in|   32|   ap_memory|                                  v236_10|         array|
|v236_11_address0      |  out|   10|   ap_memory|                                  v236_11|         array|
|v236_11_ce0           |  out|    1|   ap_memory|                                  v236_11|         array|
|v236_11_q0            |   in|   32|   ap_memory|                                  v236_11|         array|
|v233_address0         |  out|   10|   ap_memory|                                     v233|         array|
|v233_ce0              |  out|    1|   ap_memory|                                     v233|         array|
|v233_q0               |   in|   32|   ap_memory|                                     v233|         array|
|v233_1_address0       |  out|   10|   ap_memory|                                   v233_1|         array|
|v233_1_ce0            |  out|    1|   ap_memory|                                   v233_1|         array|
|v233_1_q0             |   in|   32|   ap_memory|                                   v233_1|         array|
|v233_2_address0       |  out|   10|   ap_memory|                                   v233_2|         array|
|v233_2_ce0            |  out|    1|   ap_memory|                                   v233_2|         array|
|v233_2_q0             |   in|   32|   ap_memory|                                   v233_2|         array|
|v233_3_address0       |  out|   10|   ap_memory|                                   v233_3|         array|
|v233_3_ce0            |  out|    1|   ap_memory|                                   v233_3|         array|
|v233_3_q0             |   in|   32|   ap_memory|                                   v233_3|         array|
|v233_4_address0       |  out|   10|   ap_memory|                                   v233_4|         array|
|v233_4_ce0            |  out|    1|   ap_memory|                                   v233_4|         array|
|v233_4_q0             |   in|   32|   ap_memory|                                   v233_4|         array|
|v233_5_address0       |  out|   10|   ap_memory|                                   v233_5|         array|
|v233_5_ce0            |  out|    1|   ap_memory|                                   v233_5|         array|
|v233_5_q0             |   in|   32|   ap_memory|                                   v233_5|         array|
|v233_6_address0       |  out|   10|   ap_memory|                                   v233_6|         array|
|v233_6_ce0            |  out|    1|   ap_memory|                                   v233_6|         array|
|v233_6_q0             |   in|   32|   ap_memory|                                   v233_6|         array|
|v233_7_address0       |  out|   10|   ap_memory|                                   v233_7|         array|
|v233_7_ce0            |  out|    1|   ap_memory|                                   v233_7|         array|
|v233_7_q0             |   in|   32|   ap_memory|                                   v233_7|         array|
|v233_8_address0       |  out|   10|   ap_memory|                                   v233_8|         array|
|v233_8_ce0            |  out|    1|   ap_memory|                                   v233_8|         array|
|v233_8_q0             |   in|   32|   ap_memory|                                   v233_8|         array|
|v233_9_address0       |  out|   10|   ap_memory|                                   v233_9|         array|
|v233_9_ce0            |  out|    1|   ap_memory|                                   v233_9|         array|
|v233_9_q0             |   in|   32|   ap_memory|                                   v233_9|         array|
|v233_10_address0      |  out|   10|   ap_memory|                                  v233_10|         array|
|v233_10_ce0           |  out|    1|   ap_memory|                                  v233_10|         array|
|v233_10_q0            |   in|   32|   ap_memory|                                  v233_10|         array|
|v233_11_address0      |  out|   10|   ap_memory|                                  v233_11|         array|
|v233_11_ce0           |  out|    1|   ap_memory|                                  v233_11|         array|
|v233_11_q0            |   in|   32|   ap_memory|                                  v233_11|         array|
+----------------------+-----+-----+------------+-----------------------------------------+--------------+

