
BaseStation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d7c  08000188  08000188  00008188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  08005f04  08005f04  0000df04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08005fd4  08005fd4  0000dfd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08005fd8  08005fd8  0000dfd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000050  20000000  08005fdc  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0001c2d8  20000050  20000050  00010050  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  2001c328  2001c328  00010050  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00010050  2**0
                  CONTENTS, READONLY
  9 .debug_info   00007ee3  00000000  00000000  00010080  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000018cc  00000000  00000000  00017f63  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000248  00000000  00000000  00019830  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00003003  00000000  00000000  00019a78  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0000347f  00000000  00000000  0001ca7b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .comment      00000082  00000000  00000000  0001fefa  2**0
                  CONTENTS, READONLY
 15 .debug_frame  00001d60  00000000  00000000  0001ff7c  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000020  00000000  00000000  00021ce0  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000050 	.word	0x20000050
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005eec 	.word	0x08005eec

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4803      	ldr	r0, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005eec 	.word	0x08005eec
 80001c4:	20000054 	.word	0x20000054

080001c8 <prvSendTrafficLightCallback>:
#include "packet.h"

/*********************************************************************************************
 * Timer callback to blink Traffic Light LED
 *********************************************************************************************/
void prvSendTrafficLightCallback( TimerHandle_t pxTimer ) {
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]

	// Decrement timers
	timer_NS -= 5;
 80001d0:	4b26      	ldr	r3, [pc, #152]	; (800026c <prvSendTrafficLightCallback+0xa4>)
 80001d2:	781b      	ldrb	r3, [r3, #0]
 80001d4:	3b05      	subs	r3, #5
 80001d6:	b2da      	uxtb	r2, r3
 80001d8:	4b24      	ldr	r3, [pc, #144]	; (800026c <prvSendTrafficLightCallback+0xa4>)
 80001da:	701a      	strb	r2, [r3, #0]
	timer_EW -= 5;
 80001dc:	4b24      	ldr	r3, [pc, #144]	; (8000270 <prvSendTrafficLightCallback+0xa8>)
 80001de:	781b      	ldrb	r3, [r3, #0]
 80001e0:	3b05      	subs	r3, #5
 80001e2:	b2da      	uxtb	r2, r3
 80001e4:	4b22      	ldr	r3, [pc, #136]	; (8000270 <prvSendTrafficLightCallback+0xa8>)
 80001e6:	701a      	strb	r2, [r3, #0]

	// Check if timer is 0
	if( (timer_NS == 0) || (timer_EW == 0) ) {
 80001e8:	4b20      	ldr	r3, [pc, #128]	; (800026c <prvSendTrafficLightCallback+0xa4>)
 80001ea:	781b      	ldrb	r3, [r3, #0]
 80001ec:	2b00      	cmp	r3, #0
 80001ee:	d003      	beq.n	80001f8 <prvSendTrafficLightCallback+0x30>
 80001f0:	4b1f      	ldr	r3, [pc, #124]	; (8000270 <prvSendTrafficLightCallback+0xa8>)
 80001f2:	781b      	ldrb	r3, [r3, #0]
 80001f4:	2b00      	cmp	r3, #0
 80001f6:	d115      	bne.n	8000224 <prvSendTrafficLightCallback+0x5c>
		// Transition to next light system state
		light_system_state = next_system_state[light_system_state];
 80001f8:	4b1e      	ldr	r3, [pc, #120]	; (8000274 <prvSendTrafficLightCallback+0xac>)
 80001fa:	781b      	ldrb	r3, [r3, #0]
 80001fc:	4a1e      	ldr	r2, [pc, #120]	; (8000278 <prvSendTrafficLightCallback+0xb0>)
 80001fe:	5cd2      	ldrb	r2, [r2, r3]
 8000200:	4b1c      	ldr	r3, [pc, #112]	; (8000274 <prvSendTrafficLightCallback+0xac>)
 8000202:	701a      	strb	r2, [r3, #0]

		// Set timers to associated values
		timer_NS = current_system_state[light_system_state].time_NS;
 8000204:	4b1b      	ldr	r3, [pc, #108]	; (8000274 <prvSendTrafficLightCallback+0xac>)
 8000206:	781b      	ldrb	r3, [r3, #0]
 8000208:	4a1c      	ldr	r2, [pc, #112]	; (800027c <prvSendTrafficLightCallback+0xb4>)
 800020a:	009b      	lsls	r3, r3, #2
 800020c:	4413      	add	r3, r2
 800020e:	785a      	ldrb	r2, [r3, #1]
 8000210:	4b16      	ldr	r3, [pc, #88]	; (800026c <prvSendTrafficLightCallback+0xa4>)
 8000212:	701a      	strb	r2, [r3, #0]
		timer_EW = current_system_state[light_system_state].time_EW;
 8000214:	4b17      	ldr	r3, [pc, #92]	; (8000274 <prvSendTrafficLightCallback+0xac>)
 8000216:	781b      	ldrb	r3, [r3, #0]
 8000218:	4a18      	ldr	r2, [pc, #96]	; (800027c <prvSendTrafficLightCallback+0xb4>)
 800021a:	009b      	lsls	r3, r3, #2
 800021c:	4413      	add	r3, r2
 800021e:	78da      	ldrb	r2, [r3, #3]
 8000220:	4b13      	ldr	r3, [pc, #76]	; (8000270 <prvSendTrafficLightCallback+0xa8>)
 8000222:	701a      	strb	r2, [r3, #0]
	}

	// Light states
	systemState current_lights = current_system_state[light_system_state];
 8000224:	4b13      	ldr	r3, [pc, #76]	; (8000274 <prvSendTrafficLightCallback+0xac>)
 8000226:	781b      	ldrb	r3, [r3, #0]
 8000228:	461a      	mov	r2, r3
 800022a:	4b14      	ldr	r3, [pc, #80]	; (800027c <prvSendTrafficLightCallback+0xb4>)
 800022c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000230:	60fb      	str	r3, [r7, #12]

	// Turn on corresponding NS LEDs
	LED_LIGHT_NS_PORT->OFF = LED_LIGHT_NS_PINS;
 8000232:	4b13      	ldr	r3, [pc, #76]	; (8000280 <prvSendTrafficLightCallback+0xb8>)
 8000234:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000238:	835a      	strh	r2, [r3, #26]
	LED_LIGHT_NS_PORT->ON = led_light_ns_pin[current_lights.northSouth];
 800023a:	4b11      	ldr	r3, [pc, #68]	; (8000280 <prvSendTrafficLightCallback+0xb8>)
 800023c:	7b3a      	ldrb	r2, [r7, #12]
 800023e:	4611      	mov	r1, r2
 8000240:	4a10      	ldr	r2, [pc, #64]	; (8000284 <prvSendTrafficLightCallback+0xbc>)
 8000242:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8000246:	831a      	strh	r2, [r3, #24]

	// Turn on corresponding EW LEDs
	LED_LIGHT_EW_PORT->OFF = LED_LIGHT_EW_PINS;
 8000248:	4b0d      	ldr	r3, [pc, #52]	; (8000280 <prvSendTrafficLightCallback+0xb8>)
 800024a:	2270      	movs	r2, #112	; 0x70
 800024c:	835a      	strh	r2, [r3, #26]
	LED_LIGHT_EW_PORT->ON = led_light_ew_pin[current_lights.eastWest];
 800024e:	4b0c      	ldr	r3, [pc, #48]	; (8000280 <prvSendTrafficLightCallback+0xb8>)
 8000250:	7bba      	ldrb	r2, [r7, #14]
 8000252:	4611      	mov	r1, r2
 8000254:	4a0c      	ldr	r2, [pc, #48]	; (8000288 <prvSendTrafficLightCallback+0xc0>)
 8000256:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 800025a:	831a      	strh	r2, [r3, #24]

	// Indicate traffic packet needs to be sent
	update_traffic = TRUE;
 800025c:	4b0b      	ldr	r3, [pc, #44]	; (800028c <prvSendTrafficLightCallback+0xc4>)
 800025e:	2201      	movs	r2, #1
 8000260:	701a      	strb	r2, [r3, #0]
//		timer_EW = current_system_state[light_system_state].time_EW;
//	}
//
//	// Free variables
//	vPortFree( traffic_header );
}
 8000262:	3714      	adds	r7, #20
 8000264:	46bd      	mov	sp, r7
 8000266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800026a:	4770      	bx	lr
 800026c:	2001c1ec 	.word	0x2001c1ec
 8000270:	2001c314 	.word	0x2001c314
 8000274:	2001c1c8 	.word	0x2001c1c8
 8000278:	20000010 	.word	0x20000010
 800027c:	20000000 	.word	0x20000000
 8000280:	40020800 	.word	0x40020800
 8000284:	20000028 	.word	0x20000028
 8000288:	20000030 	.word	0x20000030
 800028c:	2000006c 	.word	0x2000006c

08000290 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000294:	4b15      	ldr	r3, [pc, #84]	; (80002ec <SystemInit+0x5c>)
 8000296:	4a15      	ldr	r2, [pc, #84]	; (80002ec <SystemInit+0x5c>)
 8000298:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 800029c:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80002a0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80002a4:	4b12      	ldr	r3, [pc, #72]	; (80002f0 <SystemInit+0x60>)
 80002a6:	4a12      	ldr	r2, [pc, #72]	; (80002f0 <SystemInit+0x60>)
 80002a8:	6812      	ldr	r2, [r2, #0]
 80002aa:	f042 0201 	orr.w	r2, r2, #1
 80002ae:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80002b0:	4b0f      	ldr	r3, [pc, #60]	; (80002f0 <SystemInit+0x60>)
 80002b2:	2200      	movs	r2, #0
 80002b4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80002b6:	4a0e      	ldr	r2, [pc, #56]	; (80002f0 <SystemInit+0x60>)
 80002b8:	4b0d      	ldr	r3, [pc, #52]	; (80002f0 <SystemInit+0x60>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80002c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80002c4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80002c6:	4b0a      	ldr	r3, [pc, #40]	; (80002f0 <SystemInit+0x60>)
 80002c8:	4a0a      	ldr	r2, [pc, #40]	; (80002f4 <SystemInit+0x64>)
 80002ca:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80002cc:	4b08      	ldr	r3, [pc, #32]	; (80002f0 <SystemInit+0x60>)
 80002ce:	4a08      	ldr	r2, [pc, #32]	; (80002f0 <SystemInit+0x60>)
 80002d0:	6812      	ldr	r2, [r2, #0]
 80002d2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80002d6:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80002d8:	4b05      	ldr	r3, [pc, #20]	; (80002f0 <SystemInit+0x60>)
 80002da:	2200      	movs	r2, #0
 80002dc:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80002de:	f000 f887 	bl	80003f0 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80002e2:	4b02      	ldr	r3, [pc, #8]	; (80002ec <SystemInit+0x5c>)
 80002e4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80002e8:	609a      	str	r2, [r3, #8]
#endif
}
 80002ea:	bd80      	pop	{r7, pc}
 80002ec:	e000ed00 	.word	0xe000ed00
 80002f0:	40023800 	.word	0x40023800
 80002f4:	24003010 	.word	0x24003010

080002f8 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80002f8:	b480      	push	{r7}
 80002fa:	b087      	sub	sp, #28
 80002fc:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80002fe:	2300      	movs	r3, #0
 8000300:	613b      	str	r3, [r7, #16]
 8000302:	2300      	movs	r3, #0
 8000304:	617b      	str	r3, [r7, #20]
 8000306:	2302      	movs	r3, #2
 8000308:	60fb      	str	r3, [r7, #12]
 800030a:	2300      	movs	r3, #0
 800030c:	60bb      	str	r3, [r7, #8]
 800030e:	2302      	movs	r3, #2
 8000310:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000312:	4b32      	ldr	r3, [pc, #200]	; (80003dc <SystemCoreClockUpdate+0xe4>)
 8000314:	689b      	ldr	r3, [r3, #8]
 8000316:	f003 030c 	and.w	r3, r3, #12
 800031a:	613b      	str	r3, [r7, #16]

  switch (tmp)
 800031c:	693b      	ldr	r3, [r7, #16]
 800031e:	2b04      	cmp	r3, #4
 8000320:	d007      	beq.n	8000332 <SystemCoreClockUpdate+0x3a>
 8000322:	2b08      	cmp	r3, #8
 8000324:	d009      	beq.n	800033a <SystemCoreClockUpdate+0x42>
 8000326:	2b00      	cmp	r3, #0
 8000328:	d13f      	bne.n	80003aa <SystemCoreClockUpdate+0xb2>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 800032a:	4b2d      	ldr	r3, [pc, #180]	; (80003e0 <SystemCoreClockUpdate+0xe8>)
 800032c:	4a2d      	ldr	r2, [pc, #180]	; (80003e4 <SystemCoreClockUpdate+0xec>)
 800032e:	601a      	str	r2, [r3, #0]
      break;
 8000330:	e03f      	b.n	80003b2 <SystemCoreClockUpdate+0xba>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000332:	4b2b      	ldr	r3, [pc, #172]	; (80003e0 <SystemCoreClockUpdate+0xe8>)
 8000334:	4a2c      	ldr	r2, [pc, #176]	; (80003e8 <SystemCoreClockUpdate+0xf0>)
 8000336:	601a      	str	r2, [r3, #0]
      break;
 8000338:	e03b      	b.n	80003b2 <SystemCoreClockUpdate+0xba>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800033a:	4b28      	ldr	r3, [pc, #160]	; (80003dc <SystemCoreClockUpdate+0xe4>)
 800033c:	685b      	ldr	r3, [r3, #4]
 800033e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000342:	0d9b      	lsrs	r3, r3, #22
 8000344:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000346:	4b25      	ldr	r3, [pc, #148]	; (80003dc <SystemCoreClockUpdate+0xe4>)
 8000348:	685b      	ldr	r3, [r3, #4]
 800034a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800034e:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8000350:	68bb      	ldr	r3, [r7, #8]
 8000352:	2b00      	cmp	r3, #0
 8000354:	d00d      	beq.n	8000372 <SystemCoreClockUpdate+0x7a>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000356:	4a24      	ldr	r2, [pc, #144]	; (80003e8 <SystemCoreClockUpdate+0xf0>)
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	fbb2 f2f3 	udiv	r2, r2, r3
 800035e:	4b1f      	ldr	r3, [pc, #124]	; (80003dc <SystemCoreClockUpdate+0xe4>)
 8000360:	6859      	ldr	r1, [r3, #4]
 8000362:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000366:	400b      	ands	r3, r1
 8000368:	099b      	lsrs	r3, r3, #6
 800036a:	fb03 f302 	mul.w	r3, r3, r2
 800036e:	617b      	str	r3, [r7, #20]
 8000370:	e00c      	b.n	800038c <SystemCoreClockUpdate+0x94>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000372:	4a1c      	ldr	r2, [pc, #112]	; (80003e4 <SystemCoreClockUpdate+0xec>)
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	fbb2 f2f3 	udiv	r2, r2, r3
 800037a:	4b18      	ldr	r3, [pc, #96]	; (80003dc <SystemCoreClockUpdate+0xe4>)
 800037c:	6859      	ldr	r1, [r3, #4]
 800037e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000382:	400b      	ands	r3, r1
 8000384:	099b      	lsrs	r3, r3, #6
 8000386:	fb03 f302 	mul.w	r3, r3, r2
 800038a:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800038c:	4b13      	ldr	r3, [pc, #76]	; (80003dc <SystemCoreClockUpdate+0xe4>)
 800038e:	685b      	ldr	r3, [r3, #4]
 8000390:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000394:	0c1b      	lsrs	r3, r3, #16
 8000396:	3301      	adds	r3, #1
 8000398:	005b      	lsls	r3, r3, #1
 800039a:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 800039c:	697a      	ldr	r2, [r7, #20]
 800039e:	68fb      	ldr	r3, [r7, #12]
 80003a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80003a4:	4b0e      	ldr	r3, [pc, #56]	; (80003e0 <SystemCoreClockUpdate+0xe8>)
 80003a6:	601a      	str	r2, [r3, #0]
      break;
 80003a8:	e003      	b.n	80003b2 <SystemCoreClockUpdate+0xba>
    default:
      SystemCoreClock = HSI_VALUE;
 80003aa:	4b0d      	ldr	r3, [pc, #52]	; (80003e0 <SystemCoreClockUpdate+0xe8>)
 80003ac:	4a0d      	ldr	r2, [pc, #52]	; (80003e4 <SystemCoreClockUpdate+0xec>)
 80003ae:	601a      	str	r2, [r3, #0]
      break;
 80003b0:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80003b2:	4b0a      	ldr	r3, [pc, #40]	; (80003dc <SystemCoreClockUpdate+0xe4>)
 80003b4:	689b      	ldr	r3, [r3, #8]
 80003b6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80003ba:	091b      	lsrs	r3, r3, #4
 80003bc:	4a0b      	ldr	r2, [pc, #44]	; (80003ec <SystemCoreClockUpdate+0xf4>)
 80003be:	5cd3      	ldrb	r3, [r2, r3]
 80003c0:	b2db      	uxtb	r3, r3
 80003c2:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 80003c4:	4b06      	ldr	r3, [pc, #24]	; (80003e0 <SystemCoreClockUpdate+0xe8>)
 80003c6:	681a      	ldr	r2, [r3, #0]
 80003c8:	693b      	ldr	r3, [r7, #16]
 80003ca:	40da      	lsrs	r2, r3
 80003cc:	4b04      	ldr	r3, [pc, #16]	; (80003e0 <SystemCoreClockUpdate+0xe8>)
 80003ce:	601a      	str	r2, [r3, #0]
}
 80003d0:	371c      	adds	r7, #28
 80003d2:	46bd      	mov	sp, r7
 80003d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d8:	4770      	bx	lr
 80003da:	bf00      	nop
 80003dc:	40023800 	.word	0x40023800
 80003e0:	20000014 	.word	0x20000014
 80003e4:	00f42400 	.word	0x00f42400
 80003e8:	01312d00 	.word	0x01312d00
 80003ec:	20000018 	.word	0x20000018

080003f0 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80003f0:	b480      	push	{r7}
 80003f2:	b083      	sub	sp, #12
 80003f4:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80003f6:	2300      	movs	r3, #0
 80003f8:	607b      	str	r3, [r7, #4]
 80003fa:	2300      	movs	r3, #0
 80003fc:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80003fe:	4b35      	ldr	r3, [pc, #212]	; (80004d4 <SetSysClock+0xe4>)
 8000400:	4a34      	ldr	r2, [pc, #208]	; (80004d4 <SetSysClock+0xe4>)
 8000402:	6812      	ldr	r2, [r2, #0]
 8000404:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000408:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800040a:	4b32      	ldr	r3, [pc, #200]	; (80004d4 <SetSysClock+0xe4>)
 800040c:	681b      	ldr	r3, [r3, #0]
 800040e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000412:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	3301      	adds	r3, #1
 8000418:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800041a:	683b      	ldr	r3, [r7, #0]
 800041c:	2b00      	cmp	r3, #0
 800041e:	d103      	bne.n	8000428 <SetSysClock+0x38>
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000426:	d1f0      	bne.n	800040a <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000428:	4b2a      	ldr	r3, [pc, #168]	; (80004d4 <SetSysClock+0xe4>)
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000430:	2b00      	cmp	r3, #0
 8000432:	d002      	beq.n	800043a <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000434:	2301      	movs	r3, #1
 8000436:	603b      	str	r3, [r7, #0]
 8000438:	e001      	b.n	800043e <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800043a:	2300      	movs	r3, #0
 800043c:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800043e:	683b      	ldr	r3, [r7, #0]
 8000440:	2b01      	cmp	r3, #1
 8000442:	d142      	bne.n	80004ca <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000444:	4b23      	ldr	r3, [pc, #140]	; (80004d4 <SetSysClock+0xe4>)
 8000446:	4a23      	ldr	r2, [pc, #140]	; (80004d4 <SetSysClock+0xe4>)
 8000448:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800044a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800044e:	641a      	str	r2, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8000450:	4b21      	ldr	r3, [pc, #132]	; (80004d8 <SetSysClock+0xe8>)
 8000452:	4a21      	ldr	r2, [pc, #132]	; (80004d8 <SetSysClock+0xe8>)
 8000454:	6812      	ldr	r2, [r2, #0]
 8000456:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800045a:	601a      	str	r2, [r3, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 800045c:	4b1d      	ldr	r3, [pc, #116]	; (80004d4 <SetSysClock+0xe4>)
 800045e:	4a1d      	ldr	r2, [pc, #116]	; (80004d4 <SetSysClock+0xe4>)
 8000460:	6892      	ldr	r2, [r2, #8]
 8000462:	609a      	str	r2, [r3, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8000464:	4b1b      	ldr	r3, [pc, #108]	; (80004d4 <SetSysClock+0xe4>)
 8000466:	4a1b      	ldr	r2, [pc, #108]	; (80004d4 <SetSysClock+0xe4>)
 8000468:	6892      	ldr	r2, [r2, #8]
 800046a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800046e:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8000470:	4b18      	ldr	r3, [pc, #96]	; (80004d4 <SetSysClock+0xe4>)
 8000472:	4a18      	ldr	r2, [pc, #96]	; (80004d4 <SetSysClock+0xe4>)
 8000474:	6892      	ldr	r2, [r2, #8]
 8000476:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 800047a:	609a      	str	r2, [r3, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 800047c:	4b15      	ldr	r3, [pc, #84]	; (80004d4 <SetSysClock+0xe4>)
 800047e:	4a17      	ldr	r2, [pc, #92]	; (80004dc <SetSysClock+0xec>)
 8000480:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000482:	4b14      	ldr	r3, [pc, #80]	; (80004d4 <SetSysClock+0xe4>)
 8000484:	4a13      	ldr	r2, [pc, #76]	; (80004d4 <SetSysClock+0xe4>)
 8000486:	6812      	ldr	r2, [r2, #0]
 8000488:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800048c:	601a      	str	r2, [r3, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800048e:	bf00      	nop
 8000490:	4b10      	ldr	r3, [pc, #64]	; (80004d4 <SetSysClock+0xe4>)
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000498:	2b00      	cmp	r3, #0
 800049a:	d0f9      	beq.n	8000490 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN |FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 800049c:	4b10      	ldr	r3, [pc, #64]	; (80004e0 <SetSysClock+0xf0>)
 800049e:	f240 7205 	movw	r2, #1797	; 0x705
 80004a2:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80004a4:	4b0b      	ldr	r3, [pc, #44]	; (80004d4 <SetSysClock+0xe4>)
 80004a6:	4a0b      	ldr	r2, [pc, #44]	; (80004d4 <SetSysClock+0xe4>)
 80004a8:	6892      	ldr	r2, [r2, #8]
 80004aa:	f022 0203 	bic.w	r2, r2, #3
 80004ae:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80004b0:	4b08      	ldr	r3, [pc, #32]	; (80004d4 <SetSysClock+0xe4>)
 80004b2:	4a08      	ldr	r2, [pc, #32]	; (80004d4 <SetSysClock+0xe4>)
 80004b4:	6892      	ldr	r2, [r2, #8]
 80004b6:	f042 0202 	orr.w	r2, r2, #2
 80004ba:	609a      	str	r2, [r3, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80004bc:	bf00      	nop
 80004be:	4b05      	ldr	r3, [pc, #20]	; (80004d4 <SetSysClock+0xe4>)
 80004c0:	689b      	ldr	r3, [r3, #8]
 80004c2:	f003 030c 	and.w	r3, r3, #12
 80004c6:	2b08      	cmp	r3, #8
 80004c8:	d1f9      	bne.n	80004be <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80004ca:	370c      	adds	r7, #12
 80004cc:	46bd      	mov	sp, r7
 80004ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d2:	4770      	bx	lr
 80004d4:	40023800 	.word	0x40023800
 80004d8:	40007000 	.word	0x40007000
 80004dc:	07405414 	.word	0x07405414
 80004e0:	40023c00 	.word	0x40023c00

080004e4 <swTimerInit>:
 * Initialize SW Timer
 *		* timerPeriod: 			Period before timer goes off
 *   	* repeat:				Should timer be reset after it expires
 *    	* pxCallbackFunction: 	Function called when timer expires
 *********************************************************************************************/
TimerHandle_t swTimerInit( uint16_t timer_period, UBaseType_t repeat, TimerCallbackFunction_t pxCallbackFunction ) {
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b088      	sub	sp, #32
 80004e8:	af02      	add	r7, sp, #8
 80004ea:	4603      	mov	r3, r0
 80004ec:	60b9      	str	r1, [r7, #8]
 80004ee:	607a      	str	r2, [r7, #4]
 80004f0:	81fb      	strh	r3, [r7, #14]

	// Convert period in milliseconds to tick counts
	TickType_t timer_tick = timer_period * ( 1 / portTICK_PERIOD_MS);
 80004f2:	89fb      	ldrh	r3, [r7, #14]
 80004f4:	617b      	str	r3, [r7, #20]

	// Create timer
	// Note that pvTimerID is set to NULL so that if the same callback function is assigned to more than one timer it can't tell between them
	TimerHandle_t handle = xTimerCreate("", timer_tick, repeat, NULL, pxCallbackFunction);
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	9300      	str	r3, [sp, #0]
 80004fa:	4806      	ldr	r0, [pc, #24]	; (8000514 <swTimerInit+0x30>)
 80004fc:	6979      	ldr	r1, [r7, #20]
 80004fe:	68ba      	ldr	r2, [r7, #8]
 8000500:	2300      	movs	r3, #0
 8000502:	f002 fc33 	bl	8002d6c <xTimerCreate>
 8000506:	6138      	str	r0, [r7, #16]

	return handle;
 8000508:	693b      	ldr	r3, [r7, #16]
}
 800050a:	4618      	mov	r0, r3
 800050c:	3718      	adds	r7, #24
 800050e:	46bd      	mov	sp, r7
 8000510:	bd80      	pop	{r7, pc}
 8000512:	bf00      	nop
 8000514:	08005f04 	.word	0x08005f04

08000518 <swTimerStart>:
/*********************************************************************************************
 * Start SW Timer
 * 		* handle:				Pointer to the timer created using swTimerInit
 * 		* timeWait:				Blocking time until timer starts (can be set to 0)
 *********************************************************************************************/
uint8_t swTimerStart( TimerHandle_t handle, uint8_t timeWait ) {
 8000518:	b580      	push	{r7, lr}
 800051a:	b086      	sub	sp, #24
 800051c:	af02      	add	r7, sp, #8
 800051e:	6078      	str	r0, [r7, #4]
 8000520:	460b      	mov	r3, r1
 8000522:	70fb      	strb	r3, [r7, #3]

	// If handle is NULL, timer was never properly created
	if( handle == NULL ) {
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	2b00      	cmp	r3, #0
 8000528:	d101      	bne.n	800052e <swTimerStart+0x16>
		return FAILURE;
 800052a:	2300      	movs	r3, #0
 800052c:	e012      	b.n	8000554 <swTimerStart+0x3c>
	}

	// Convert period in milliseconds to wait to tick counts
	TickType_t tickWait = timeWait * (1 / portTICK_PERIOD_MS);
 800052e:	78fb      	ldrb	r3, [r7, #3]
 8000530:	60fb      	str	r3, [r7, #12]
	if( xTimerStart(handle, tickWait) != pdPASS ) {
 8000532:	f003 fb99 	bl	8003c68 <xTaskGetTickCount>
 8000536:	4603      	mov	r3, r0
 8000538:	68fa      	ldr	r2, [r7, #12]
 800053a:	9200      	str	r2, [sp, #0]
 800053c:	6878      	ldr	r0, [r7, #4]
 800053e:	2101      	movs	r1, #1
 8000540:	461a      	mov	r2, r3
 8000542:	2300      	movs	r3, #0
 8000544:	f002 fc42 	bl	8002dcc <xTimerGenericCommand>
 8000548:	4603      	mov	r3, r0
 800054a:	2b01      	cmp	r3, #1
 800054c:	d001      	beq.n	8000552 <swTimerStart+0x3a>
		return FAILURE;
 800054e:	2300      	movs	r3, #0
 8000550:	e000      	b.n	8000554 <swTimerStart+0x3c>
	}

	return SUCCESS;
 8000552:	2301      	movs	r3, #1
}
 8000554:	4618      	mov	r0, r3
 8000556:	3710      	adds	r7, #16
 8000558:	46bd      	mov	sp, r7
 800055a:	bd80      	pop	{r7, pc}

0800055c <swTimerStop>:

/*********************************************************************************************
 * Stop SW Timer
 * 		* handle:				Pointer to the timer created using swTimerInit
 *********************************************************************************************/
uint8_t swTimerStop( TimerHandle_t handle ) {
 800055c:	b580      	push	{r7, lr}
 800055e:	b084      	sub	sp, #16
 8000560:	af02      	add	r7, sp, #8
 8000562:	6078      	str	r0, [r7, #4]

	// If handle is NULL, timer was never properly created
	if( handle == NULL ) {
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	2b00      	cmp	r3, #0
 8000568:	d101      	bne.n	800056e <swTimerStop+0x12>
		return FAILURE;
 800056a:	2300      	movs	r3, #0
 800056c:	e00d      	b.n	800058a <swTimerStop+0x2e>
	}

	if( xTimerStop(handle, 0) != pdPASS ) {
 800056e:	2300      	movs	r3, #0
 8000570:	9300      	str	r3, [sp, #0]
 8000572:	6878      	ldr	r0, [r7, #4]
 8000574:	2103      	movs	r1, #3
 8000576:	2200      	movs	r2, #0
 8000578:	2300      	movs	r3, #0
 800057a:	f002 fc27 	bl	8002dcc <xTimerGenericCommand>
 800057e:	4603      	mov	r3, r0
 8000580:	2b01      	cmp	r3, #1
 8000582:	d001      	beq.n	8000588 <swTimerStop+0x2c>
		return FAILURE;
 8000584:	2300      	movs	r3, #0
 8000586:	e000      	b.n	800058a <swTimerStop+0x2e>
	}

	return SUCCESS;
 8000588:	2301      	movs	r3, #1
}
 800058a:	4618      	mov	r0, r3
 800058c:	3708      	adds	r7, #8
 800058e:	46bd      	mov	sp, r7
 8000590:	bd80      	pop	{r7, pc}
 8000592:	bf00      	nop

08000594 <swIsTimerActive>:

/*********************************************************************************************
 * Check if SW Timer is active
 * 		* handle:				Pointer to the timer created using swTimerInit
 *********************************************************************************************/
uint8_t swIsTimerActive( TimerHandle_t handle ) {
 8000594:	b580      	push	{r7, lr}
 8000596:	b082      	sub	sp, #8
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]

	if( xTimerIsTimerActive( handle ) != pdPASS ) {
 800059c:	6878      	ldr	r0, [r7, #4]
 800059e:	f002 fe67 	bl	8003270 <xTimerIsTimerActive>
 80005a2:	4603      	mov	r3, r0
 80005a4:	2b01      	cmp	r3, #1
 80005a6:	d001      	beq.n	80005ac <swIsTimerActive+0x18>
		return FAILURE;
 80005a8:	2300      	movs	r3, #0
 80005aa:	e000      	b.n	80005ae <swIsTimerActive+0x1a>
	}

	return SUCCESS;
 80005ac:	2301      	movs	r3, #1
}
 80005ae:	4618      	mov	r0, r3
 80005b0:	3708      	adds	r7, #8
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	bf00      	nop

080005b8 <prvDelayCallback>:


/*********************************************************************************************
 * Local timer callback function
 *********************************************************************************************/
void prvDelayCallback( TimerHandle_t pxTimer ) {
 80005b8:	b480      	push	{r7}
 80005ba:	b083      	sub	sp, #12
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
	delay_done = TRUE;
 80005c0:	4b03      	ldr	r3, [pc, #12]	; (80005d0 <prvDelayCallback+0x18>)
 80005c2:	2201      	movs	r2, #1
 80005c4:	701a      	strb	r2, [r3, #0]
}
 80005c6:	370c      	adds	r7, #12
 80005c8:	46bd      	mov	sp, r7
 80005ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ce:	4770      	bx	lr
 80005d0:	2001c1e7 	.word	0x2001c1e7

080005d4 <swDelay>:


/*********************************************************************************************
 * Delay for given amount of time (in ms)
 *********************************************************************************************/
uint8_t swDelay( uint16_t delay_time ) {
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b084      	sub	sp, #16
 80005d8:	af00      	add	r7, sp, #0
 80005da:	4603      	mov	r3, r0
 80005dc:	80fb      	strh	r3, [r7, #6]

	// Set global false
	delay_done = FALSE;
 80005de:	4b0e      	ldr	r3, [pc, #56]	; (8000618 <swDelay+0x44>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	701a      	strb	r2, [r3, #0]

	// Create and start local swTimer
	TimerHandle_t delay = swTimerInit( delay_time, NO_REPEAT, prvDelayCallback );
 80005e4:	88fb      	ldrh	r3, [r7, #6]
 80005e6:	4618      	mov	r0, r3
 80005e8:	2100      	movs	r1, #0
 80005ea:	4a0c      	ldr	r2, [pc, #48]	; (800061c <swDelay+0x48>)
 80005ec:	f7ff ff7a 	bl	80004e4 <swTimerInit>
 80005f0:	60f8      	str	r0, [r7, #12]
	if( !swTimerStart( delay, 0 ) ) {
 80005f2:	68f8      	ldr	r0, [r7, #12]
 80005f4:	2100      	movs	r1, #0
 80005f6:	f7ff ff8f 	bl	8000518 <swTimerStart>
 80005fa:	4603      	mov	r3, r0
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d101      	bne.n	8000604 <swDelay+0x30>
		return FAILURE;
 8000600:	2300      	movs	r3, #0
 8000602:	e005      	b.n	8000610 <swDelay+0x3c>
	}

	// Wait until timer completes
	while( !delay_done );
 8000604:	bf00      	nop
 8000606:	4b04      	ldr	r3, [pc, #16]	; (8000618 <swDelay+0x44>)
 8000608:	781b      	ldrb	r3, [r3, #0]
 800060a:	2b00      	cmp	r3, #0
 800060c:	d0fb      	beq.n	8000606 <swDelay+0x32>

	return SUCCESS;
 800060e:	2301      	movs	r3, #1
}
 8000610:	4618      	mov	r0, r3
 8000612:	3710      	adds	r7, #16
 8000614:	46bd      	mov	sp, r7
 8000616:	bd80      	pop	{r7, pc}
 8000618:	2001c1e7 	.word	0x2001c1e7
 800061c:	080005b9 	.word	0x080005b9

08000620 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000620:	b480      	push	{r7}
 8000622:	af00      	add	r7, sp, #0
}
 8000624:	46bd      	mov	sp, r7
 8000626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062a:	4770      	bx	lr

0800062c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800062c:	b480      	push	{r7}
 800062e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8000630:	e7fe      	b.n	8000630 <HardFault_Handler+0x4>
 8000632:	bf00      	nop

08000634 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8000638:	e7fe      	b.n	8000638 <MemManage_Handler+0x4>
 800063a:	bf00      	nop

0800063c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8000640:	e7fe      	b.n	8000640 <BusFault_Handler+0x4>
 8000642:	bf00      	nop

08000644 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000644:	b480      	push	{r7}
 8000646:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8000648:	e7fe      	b.n	8000648 <UsageFault_Handler+0x4>
 800064a:	bf00      	nop

0800064c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0
}
 8000650:	46bd      	mov	sp, r7
 8000652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000656:	4770      	bx	lr

08000658 <sendPacket>:
 * %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% */

/*********************************************************************************************
 * Base function to send all packets (or strings to setup WiFi module)
 *********************************************************************************************/
uint8_t sendPacket( char* packet, uint8_t length, uint8_t tilde ) {
 8000658:	b580      	push	{r7, lr}
 800065a:	b084      	sub	sp, #16
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
 8000660:	4613      	mov	r3, r2
 8000662:	460a      	mov	r2, r1
 8000664:	70fa      	strb	r2, [r7, #3]
 8000666:	70bb      	strb	r3, [r7, #2]
	int i;
	for( i=0; i < length; i++ ) {
 8000668:	2300      	movs	r3, #0
 800066a:	60fb      	str	r3, [r7, #12]
 800066c:	e013      	b.n	8000696 <sendPacket+0x3e>
		// Wait for data register to be empty before adding the next char
		while( !(WIFI_USART->SR & 0x00000040) );
 800066e:	bf00      	nop
 8000670:	4b21      	ldr	r3, [pc, #132]	; (80006f8 <sendPacket+0xa0>)
 8000672:	881b      	ldrh	r3, [r3, #0]
 8000674:	b29b      	uxth	r3, r3
 8000676:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800067a:	2b00      	cmp	r3, #0
 800067c:	d0f8      	beq.n	8000670 <sendPacket+0x18>

		// Put into TX register
		USART_SendData( WIFI_USART, *packet );
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	481d      	ldr	r0, [pc, #116]	; (80006f8 <sendPacket+0xa0>)
 8000684:	4619      	mov	r1, r3
 8000686:	f001 f865 	bl	8001754 <USART_SendData>
		packet++;
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	3301      	adds	r3, #1
 800068e:	607b      	str	r3, [r7, #4]
/*********************************************************************************************
 * Base function to send all packets (or strings to setup WiFi module)
 *********************************************************************************************/
uint8_t sendPacket( char* packet, uint8_t length, uint8_t tilde ) {
	int i;
	for( i=0; i < length; i++ ) {
 8000690:	68fb      	ldr	r3, [r7, #12]
 8000692:	3301      	adds	r3, #1
 8000694:	60fb      	str	r3, [r7, #12]
 8000696:	78fa      	ldrb	r2, [r7, #3]
 8000698:	68fb      	ldr	r3, [r7, #12]
 800069a:	429a      	cmp	r2, r3
 800069c:	dce7      	bgt.n	800066e <sendPacket+0x16>
		USART_SendData( WIFI_USART, *packet );
		packet++;
	}

	// Check if it is a custom packet
	if( tilde == TRUE ) {
 800069e:	78bb      	ldrb	r3, [r7, #2]
 80006a0:	2b01      	cmp	r3, #1
 80006a2:	d10c      	bne.n	80006be <sendPacket+0x66>
		while( !(WIFI_USART->SR & 0x00000040) );
 80006a4:	bf00      	nop
 80006a6:	4b14      	ldr	r3, [pc, #80]	; (80006f8 <sendPacket+0xa0>)
 80006a8:	881b      	ldrh	r3, [r3, #0]
 80006aa:	b29b      	uxth	r3, r3
 80006ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d0f8      	beq.n	80006a6 <sendPacket+0x4e>
		USART_SendData( WIFI_USART, '~' );
 80006b4:	4810      	ldr	r0, [pc, #64]	; (80006f8 <sendPacket+0xa0>)
 80006b6:	217e      	movs	r1, #126	; 0x7e
 80006b8:	f001 f84c 	bl	8001754 <USART_SendData>
	}

	// WiFi module expects \r\n at the end of every string
	while( !(WIFI_USART->SR & 0x00000040) );
 80006bc:	e7ff      	b.n	80006be <sendPacket+0x66>
 80006be:	bf00      	nop
 80006c0:	4b0d      	ldr	r3, [pc, #52]	; (80006f8 <sendPacket+0xa0>)
 80006c2:	881b      	ldrh	r3, [r3, #0]
 80006c4:	b29b      	uxth	r3, r3
 80006c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d0f8      	beq.n	80006c0 <sendPacket+0x68>
	USART_SendData( WIFI_USART, '\r' );
 80006ce:	480a      	ldr	r0, [pc, #40]	; (80006f8 <sendPacket+0xa0>)
 80006d0:	210d      	movs	r1, #13
 80006d2:	f001 f83f 	bl	8001754 <USART_SendData>

	while( !(WIFI_USART->SR & 0x00000040) );
 80006d6:	bf00      	nop
 80006d8:	4b07      	ldr	r3, [pc, #28]	; (80006f8 <sendPacket+0xa0>)
 80006da:	881b      	ldrh	r3, [r3, #0]
 80006dc:	b29b      	uxth	r3, r3
 80006de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d0f8      	beq.n	80006d8 <sendPacket+0x80>
	USART_SendData( WIFI_USART, '\n' );
 80006e6:	4804      	ldr	r0, [pc, #16]	; (80006f8 <sendPacket+0xa0>)
 80006e8:	210a      	movs	r1, #10
 80006ea:	f001 f833 	bl	8001754 <USART_SendData>

	return SUCCESS;
 80006ee:	2301      	movs	r3, #1
}
 80006f0:	4618      	mov	r0, r3
 80006f2:	3710      	adds	r7, #16
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}
 80006f8:	40004800 	.word	0x40004800

080006fc <sendAck>:


/*********************************************************************************************
 * Send Ack
 *********************************************************************************************/
uint8_t sendAck( Header* header, uint8_t success ) {
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b088      	sub	sp, #32
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
 8000704:	460b      	mov	r3, r1
 8000706:	70fb      	strb	r3, [r7, #3]

	// Fill Ack struct
	Ack* ack = pvPortMalloc( sizeof(Ack) );
 8000708:	2001      	movs	r0, #1
 800070a:	f005 f9d3 	bl	8005ab4 <pvPortMalloc>
 800070e:	61f8      	str	r0, [r7, #28]
	ack->success = success;
 8000710:	69fb      	ldr	r3, [r7, #28]
 8000712:	78fa      	ldrb	r2, [r7, #3]
 8000714:	701a      	strb	r2, [r3, #0]

	// Update the length of the packet in the header
	header->length = (HEADER_LENGTH + ACK_LENGTH);
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	2206      	movs	r2, #6
 800071a:	711a      	strb	r2, [r3, #4]

	// Convert structs into strings
	char* header_char = (char*) header;
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	61bb      	str	r3, [r7, #24]
	char* ack_char = (char*) ack;
 8000720:	69fb      	ldr	r3, [r7, #28]
 8000722:	617b      	str	r3, [r7, #20]

	// Package header and payload together
	char* ack_packet = pvPortMalloc( sizeof((uint8_t)(header->length)) );
 8000724:	2001      	movs	r0, #1
 8000726:	f005 f9c5 	bl	8005ab4 <pvPortMalloc>
 800072a:	6138      	str	r0, [r7, #16]
	pack( ack_packet, header_char, 0 );
 800072c:	6938      	ldr	r0, [r7, #16]
 800072e:	69b9      	ldr	r1, [r7, #24]
 8000730:	2200      	movs	r2, #0
 8000732:	f000 faa9 	bl	8000c88 <pack>
	pack( ack_packet, ack_char, HEADER_LENGTH );
 8000736:	6938      	ldr	r0, [r7, #16]
 8000738:	6979      	ldr	r1, [r7, #20]
 800073a:	2205      	movs	r2, #5
 800073c:	f000 faa4 	bl	8000c88 <pack>

	// Send packet
	switch(wifi_channel[header->dest]) {
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	781b      	ldrb	r3, [r3, #0]
 8000744:	4a14      	ldr	r2, [pc, #80]	; (8000798 <sendAck+0x9c>)
 8000746:	5cd3      	ldrb	r3, [r2, r3]
 8000748:	2b00      	cmp	r3, #0
 800074a:	d002      	beq.n	8000752 <sendAck+0x56>
 800074c:	2b01      	cmp	r3, #1
 800074e:	d006      	beq.n	800075e <sendAck+0x62>
 8000750:	e00b      	b.n	800076a <sendAck+0x6e>
		case 0:
			sendPacket( "AT+CIPSEND=0,7", 14, FALSE);
 8000752:	4812      	ldr	r0, [pc, #72]	; (800079c <sendAck+0xa0>)
 8000754:	210e      	movs	r1, #14
 8000756:	2200      	movs	r2, #0
 8000758:	f7ff ff7e 	bl	8000658 <sendPacket>
			break;
 800075c:	e005      	b.n	800076a <sendAck+0x6e>
		case 1:
			sendPacket( "AT+CIPSEND=1,7", 14, FALSE );
 800075e:	4810      	ldr	r0, [pc, #64]	; (80007a0 <sendAck+0xa4>)
 8000760:	210e      	movs	r1, #14
 8000762:	2200      	movs	r2, #0
 8000764:	f7ff ff78 	bl	8000658 <sendPacket>
			break;
 8000768:	bf00      	nop
	}
	swDelay(100);
 800076a:	2064      	movs	r0, #100	; 0x64
 800076c:	f7ff ff32 	bl	80005d4 <swDelay>
	uint8_t result = sendPacket( ack_packet, header->length, TRUE );
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	791b      	ldrb	r3, [r3, #4]
 8000774:	6938      	ldr	r0, [r7, #16]
 8000776:	4619      	mov	r1, r3
 8000778:	2201      	movs	r2, #1
 800077a:	f7ff ff6d 	bl	8000658 <sendPacket>
 800077e:	4603      	mov	r3, r0
 8000780:	73fb      	strb	r3, [r7, #15]

	// Free variables
	vPortFree(ack);
 8000782:	69f8      	ldr	r0, [r7, #28]
 8000784:	f005 fa2e 	bl	8005be4 <vPortFree>
	vPortFree(ack_packet);
 8000788:	6938      	ldr	r0, [r7, #16]
 800078a:	f005 fa2b 	bl	8005be4 <vPortFree>

	return result;
 800078e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000790:	4618      	mov	r0, r3
 8000792:	3720      	adds	r7, #32
 8000794:	46bd      	mov	sp, r7
 8000796:	bd80      	pop	{r7, pc}
 8000798:	2001c1f0 	.word	0x2001c1f0
 800079c:	08005f08 	.word	0x08005f08
 80007a0:	08005f18 	.word	0x08005f18

080007a4 <sendPing>:


/*********************************************************************************************
 * Send Ping
 *********************************************************************************************/
uint8_t sendPing( Header* header ) {
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b086      	sub	sp, #24
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]

	// Update the length of the packet in the header
	header->length = (HEADER_LENGTH + PING_LENGTH);
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	2205      	movs	r2, #5
 80007b0:	711a      	strb	r2, [r3, #4]

	// Convert structs into strings
	char* header_char = (char*) header;
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	617b      	str	r3, [r7, #20]

	// Package header and payload together
	char* ping_packet = pvPortMalloc( sizeof((uint8_t)(header->length)) );
 80007b6:	2001      	movs	r0, #1
 80007b8:	f005 f97c 	bl	8005ab4 <pvPortMalloc>
 80007bc:	6138      	str	r0, [r7, #16]
	pack( ping_packet, header_char, 0 );
 80007be:	6938      	ldr	r0, [r7, #16]
 80007c0:	6979      	ldr	r1, [r7, #20]
 80007c2:	2200      	movs	r2, #0
 80007c4:	f000 fa60 	bl	8000c88 <pack>

	// Send packet
	switch(wifi_channel[header->dest]) {
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	4a13      	ldr	r2, [pc, #76]	; (800081c <sendPing+0x78>)
 80007ce:	5cd3      	ldrb	r3, [r2, r3]
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d002      	beq.n	80007da <sendPing+0x36>
 80007d4:	2b01      	cmp	r3, #1
 80007d6:	d006      	beq.n	80007e6 <sendPing+0x42>
 80007d8:	e00b      	b.n	80007f2 <sendPing+0x4e>
		case 0:
			sendPacket( "AT+CIPSEND=0,6", 14, FALSE );
 80007da:	4811      	ldr	r0, [pc, #68]	; (8000820 <sendPing+0x7c>)
 80007dc:	210e      	movs	r1, #14
 80007de:	2200      	movs	r2, #0
 80007e0:	f7ff ff3a 	bl	8000658 <sendPacket>
			break;
 80007e4:	e005      	b.n	80007f2 <sendPing+0x4e>
		case 1:
			sendPacket( "AT+CIPSEND=1,6", 14, FALSE );
 80007e6:	480f      	ldr	r0, [pc, #60]	; (8000824 <sendPing+0x80>)
 80007e8:	210e      	movs	r1, #14
 80007ea:	2200      	movs	r2, #0
 80007ec:	f7ff ff34 	bl	8000658 <sendPacket>
			break;
 80007f0:	bf00      	nop
	}
	swDelay(100);
 80007f2:	2064      	movs	r0, #100	; 0x64
 80007f4:	f7ff feee 	bl	80005d4 <swDelay>
	uint8_t result = sendPacket( ping_packet, header->length, TRUE );
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	791b      	ldrb	r3, [r3, #4]
 80007fc:	6938      	ldr	r0, [r7, #16]
 80007fe:	4619      	mov	r1, r3
 8000800:	2201      	movs	r2, #1
 8000802:	f7ff ff29 	bl	8000658 <sendPacket>
 8000806:	4603      	mov	r3, r0
 8000808:	73fb      	strb	r3, [r7, #15]

	// Free variables
	vPortFree(ping_packet);
 800080a:	6938      	ldr	r0, [r7, #16]
 800080c:	f005 f9ea 	bl	8005be4 <vPortFree>

	return result;
 8000810:	7bfb      	ldrb	r3, [r7, #15]
}
 8000812:	4618      	mov	r0, r3
 8000814:	3718      	adds	r7, #24
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	2001c1f0 	.word	0x2001c1f0
 8000820:	08005f28 	.word	0x08005f28
 8000824:	08005f38 	.word	0x08005f38

08000828 <sendChangeMode>:


/*********************************************************************************************
 * Send ChangeMode
 *********************************************************************************************/
uint8_t sendChangeMode( Header* header, Mode newMode ) {
 8000828:	b580      	push	{r7, lr}
 800082a:	b088      	sub	sp, #32
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
 8000830:	460b      	mov	r3, r1
 8000832:	70fb      	strb	r3, [r7, #3]

	// Fill ChangeMode struct
	ChangeMode* change_mode = pvPortMalloc( sizeof(ChangeMode) );
 8000834:	2001      	movs	r0, #1
 8000836:	f005 f93d 	bl	8005ab4 <pvPortMalloc>
 800083a:	61f8      	str	r0, [r7, #28]
	change_mode->newMode = newMode;
 800083c:	69fb      	ldr	r3, [r7, #28]
 800083e:	78fa      	ldrb	r2, [r7, #3]
 8000840:	701a      	strb	r2, [r3, #0]

	// Update the length of the packet in the header
	header->length = (HEADER_LENGTH + CHANGE_MODE_LENGTH);
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	2206      	movs	r2, #6
 8000846:	711a      	strb	r2, [r3, #4]

	// Convert structs into strings
	char* header_char = (char*) header;
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	61bb      	str	r3, [r7, #24]
	char* change_mode_char = (char*) change_mode;
 800084c:	69fb      	ldr	r3, [r7, #28]
 800084e:	617b      	str	r3, [r7, #20]

	// Package header and payload together
	char* change_mode_packet = pvPortMalloc( sizeof((uint8_t)(header->length)) );
 8000850:	2001      	movs	r0, #1
 8000852:	f005 f92f 	bl	8005ab4 <pvPortMalloc>
 8000856:	6138      	str	r0, [r7, #16]
	pack( change_mode_packet, header_char, 0 );
 8000858:	6938      	ldr	r0, [r7, #16]
 800085a:	69b9      	ldr	r1, [r7, #24]
 800085c:	2200      	movs	r2, #0
 800085e:	f000 fa13 	bl	8000c88 <pack>
	pack( change_mode_packet, change_mode_char, HEADER_LENGTH );
 8000862:	6938      	ldr	r0, [r7, #16]
 8000864:	6979      	ldr	r1, [r7, #20]
 8000866:	2205      	movs	r2, #5
 8000868:	f000 fa0e 	bl	8000c88 <pack>

	// Send packet
	switch(wifi_channel[header->dest]) {
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	781b      	ldrb	r3, [r3, #0]
 8000870:	4a14      	ldr	r2, [pc, #80]	; (80008c4 <sendChangeMode+0x9c>)
 8000872:	5cd3      	ldrb	r3, [r2, r3]
 8000874:	2b00      	cmp	r3, #0
 8000876:	d002      	beq.n	800087e <sendChangeMode+0x56>
 8000878:	2b01      	cmp	r3, #1
 800087a:	d006      	beq.n	800088a <sendChangeMode+0x62>
 800087c:	e00b      	b.n	8000896 <sendChangeMode+0x6e>
		case 0:
			sendPacket( "AT+CIPSEND=0,7", 14, FALSE );
 800087e:	4812      	ldr	r0, [pc, #72]	; (80008c8 <sendChangeMode+0xa0>)
 8000880:	210e      	movs	r1, #14
 8000882:	2200      	movs	r2, #0
 8000884:	f7ff fee8 	bl	8000658 <sendPacket>
			break;
 8000888:	e005      	b.n	8000896 <sendChangeMode+0x6e>
		case 1:
			sendPacket( "AT+CIPSEND=1,7", 14, FALSE );
 800088a:	4810      	ldr	r0, [pc, #64]	; (80008cc <sendChangeMode+0xa4>)
 800088c:	210e      	movs	r1, #14
 800088e:	2200      	movs	r2, #0
 8000890:	f7ff fee2 	bl	8000658 <sendPacket>
			break;
 8000894:	bf00      	nop
	}
	swDelay(100);
 8000896:	2064      	movs	r0, #100	; 0x64
 8000898:	f7ff fe9c 	bl	80005d4 <swDelay>
	uint8_t result = sendPacket( change_mode_packet, header->length, TRUE );
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	791b      	ldrb	r3, [r3, #4]
 80008a0:	6938      	ldr	r0, [r7, #16]
 80008a2:	4619      	mov	r1, r3
 80008a4:	2201      	movs	r2, #1
 80008a6:	f7ff fed7 	bl	8000658 <sendPacket>
 80008aa:	4603      	mov	r3, r0
 80008ac:	73fb      	strb	r3, [r7, #15]

	// Free variables
	vPortFree(change_mode);
 80008ae:	69f8      	ldr	r0, [r7, #28]
 80008b0:	f005 f998 	bl	8005be4 <vPortFree>
	vPortFree(change_mode_packet);
 80008b4:	6938      	ldr	r0, [r7, #16]
 80008b6:	f005 f995 	bl	8005be4 <vPortFree>

	return result;
 80008ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80008bc:	4618      	mov	r0, r3
 80008be:	3720      	adds	r7, #32
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}
 80008c4:	2001c1f0 	.word	0x2001c1f0
 80008c8:	08005f08 	.word	0x08005f08
 80008cc:	08005f18 	.word	0x08005f18

080008d0 <sendTrafficLightCurrent>:


/*********************************************************************************************
 * Send TrafficLightCurrent
 *********************************************************************************************/
uint8_t sendTrafficLightCurrent( Header* header, lightState northSouth, lightState eastWest ) {
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b088      	sub	sp, #32
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
 80008d8:	4613      	mov	r3, r2
 80008da:	460a      	mov	r2, r1
 80008dc:	70fa      	strb	r2, [r7, #3]
 80008de:	70bb      	strb	r3, [r7, #2]

	// Fill TrafficLightCurrent struct
	TrafficLightCurrent* traffic_light_current = pvPortMalloc( sizeof(TrafficLightCurrent) );
 80008e0:	2002      	movs	r0, #2
 80008e2:	f005 f8e7 	bl	8005ab4 <pvPortMalloc>
 80008e6:	61f8      	str	r0, [r7, #28]
	traffic_light_current->northSouth = northSouth;
 80008e8:	69fb      	ldr	r3, [r7, #28]
 80008ea:	78fa      	ldrb	r2, [r7, #3]
 80008ec:	701a      	strb	r2, [r3, #0]
	traffic_light_current->eastWest = eastWest;
 80008ee:	69fb      	ldr	r3, [r7, #28]
 80008f0:	78ba      	ldrb	r2, [r7, #2]
 80008f2:	705a      	strb	r2, [r3, #1]

	// Update the length of the packet in the header
	header->length = (HEADER_LENGTH + CURRENT_LENGTH);
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	2207      	movs	r2, #7
 80008f8:	711a      	strb	r2, [r3, #4]

	// Convert structs into strings
	char* header_char = (char*) header;
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	61bb      	str	r3, [r7, #24]
	char* traffic_light_current_char = (char*) traffic_light_current;
 80008fe:	69fb      	ldr	r3, [r7, #28]
 8000900:	617b      	str	r3, [r7, #20]

	// Package header and payload together
	char* traffic_light_current_packet = pvPortMalloc( sizeof((uint8_t)(header->length)) );
 8000902:	2001      	movs	r0, #1
 8000904:	f005 f8d6 	bl	8005ab4 <pvPortMalloc>
 8000908:	6138      	str	r0, [r7, #16]
	pack( traffic_light_current_packet, header_char, 0 );
 800090a:	6938      	ldr	r0, [r7, #16]
 800090c:	69b9      	ldr	r1, [r7, #24]
 800090e:	2200      	movs	r2, #0
 8000910:	f000 f9ba 	bl	8000c88 <pack>
	pack( traffic_light_current_packet, traffic_light_current_char, HEADER_LENGTH );
 8000914:	6938      	ldr	r0, [r7, #16]
 8000916:	6979      	ldr	r1, [r7, #20]
 8000918:	2205      	movs	r2, #5
 800091a:	f000 f9b5 	bl	8000c88 <pack>

	// Send packet
	switch(wifi_channel[header->dest]) {
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	781b      	ldrb	r3, [r3, #0]
 8000922:	4a15      	ldr	r2, [pc, #84]	; (8000978 <sendTrafficLightCurrent+0xa8>)
 8000924:	5cd3      	ldrb	r3, [r2, r3]
 8000926:	2b00      	cmp	r3, #0
 8000928:	d002      	beq.n	8000930 <sendTrafficLightCurrent+0x60>
 800092a:	2b01      	cmp	r3, #1
 800092c:	d006      	beq.n	800093c <sendTrafficLightCurrent+0x6c>
 800092e:	e00b      	b.n	8000948 <sendTrafficLightCurrent+0x78>
		case 0:
			sendPacket( "AT+CIPSEND=0,8", 14, FALSE);
 8000930:	4812      	ldr	r0, [pc, #72]	; (800097c <sendTrafficLightCurrent+0xac>)
 8000932:	210e      	movs	r1, #14
 8000934:	2200      	movs	r2, #0
 8000936:	f7ff fe8f 	bl	8000658 <sendPacket>
			break;
 800093a:	e005      	b.n	8000948 <sendTrafficLightCurrent+0x78>
		case 1:
			sendPacket( "AT+CIPSEND=1,8", 14, FALSE );
 800093c:	4810      	ldr	r0, [pc, #64]	; (8000980 <sendTrafficLightCurrent+0xb0>)
 800093e:	210e      	movs	r1, #14
 8000940:	2200      	movs	r2, #0
 8000942:	f7ff fe89 	bl	8000658 <sendPacket>
			break;
 8000946:	bf00      	nop
	}
	swDelay(100);
 8000948:	2064      	movs	r0, #100	; 0x64
 800094a:	f7ff fe43 	bl	80005d4 <swDelay>
	uint8_t result = sendPacket( traffic_light_current_packet, header->length, TRUE );
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	791b      	ldrb	r3, [r3, #4]
 8000952:	6938      	ldr	r0, [r7, #16]
 8000954:	4619      	mov	r1, r3
 8000956:	2201      	movs	r2, #1
 8000958:	f7ff fe7e 	bl	8000658 <sendPacket>
 800095c:	4603      	mov	r3, r0
 800095e:	73fb      	strb	r3, [r7, #15]

	// Free variables
	vPortFree(traffic_light_current);
 8000960:	69f8      	ldr	r0, [r7, #28]
 8000962:	f005 f93f 	bl	8005be4 <vPortFree>
	vPortFree(traffic_light_current_packet);
 8000966:	6938      	ldr	r0, [r7, #16]
 8000968:	f005 f93c 	bl	8005be4 <vPortFree>

	return result;
 800096c:	7bfb      	ldrb	r3, [r7, #15]
}
 800096e:	4618      	mov	r0, r3
 8000970:	3720      	adds	r7, #32
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	2001c1f0 	.word	0x2001c1f0
 800097c:	08005f48 	.word	0x08005f48
 8000980:	08005f58 	.word	0x08005f58

08000984 <sendTrafficLightFuture>:


/*********************************************************************************************
 * Send TrafficLightFuture
 *********************************************************************************************/
uint8_t sendTrafficLightFuture( Header* header, lightState northSouth, uint8_t changeTimeNS, lightState eastWest, uint8_t changeTimeEW ) {
 8000984:	b580      	push	{r7, lr}
 8000986:	b088      	sub	sp, #32
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
 800098c:	70f9      	strb	r1, [r7, #3]
 800098e:	70ba      	strb	r2, [r7, #2]
 8000990:	707b      	strb	r3, [r7, #1]

	// Fill TrafficLightFuture struct
	TrafficLightFuture* traffic_light_future = pvPortMalloc( sizeof(TrafficLightFuture) );
 8000992:	2004      	movs	r0, #4
 8000994:	f005 f88e 	bl	8005ab4 <pvPortMalloc>
 8000998:	61f8      	str	r0, [r7, #28]
	traffic_light_future->northSouth = northSouth;
 800099a:	69fb      	ldr	r3, [r7, #28]
 800099c:	78fa      	ldrb	r2, [r7, #3]
 800099e:	701a      	strb	r2, [r3, #0]
	traffic_light_future->changeTimeNS = changeTimeNS;
 80009a0:	69fb      	ldr	r3, [r7, #28]
 80009a2:	78ba      	ldrb	r2, [r7, #2]
 80009a4:	705a      	strb	r2, [r3, #1]
	traffic_light_future->eastWest = eastWest;
 80009a6:	69fb      	ldr	r3, [r7, #28]
 80009a8:	787a      	ldrb	r2, [r7, #1]
 80009aa:	709a      	strb	r2, [r3, #2]
	traffic_light_future->changeTimeEW = changeTimeEW;
 80009ac:	69fb      	ldr	r3, [r7, #28]
 80009ae:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80009b2:	70da      	strb	r2, [r3, #3]


	// Update the length of the packet in the header
	header->length = (HEADER_LENGTH + FUTURE_LENGTH);
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	2209      	movs	r2, #9
 80009b8:	711a      	strb	r2, [r3, #4]

	// Convert structs into strings
	char* header_char = (char*) header;
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	61bb      	str	r3, [r7, #24]
	char* traffic_light_future_char = (char*) traffic_light_future;
 80009be:	69fb      	ldr	r3, [r7, #28]
 80009c0:	617b      	str	r3, [r7, #20]

	// Package header and payload together
	char* traffic_light_future_packet = pvPortMalloc( sizeof((uint8_t)(header->length)) );
 80009c2:	2001      	movs	r0, #1
 80009c4:	f005 f876 	bl	8005ab4 <pvPortMalloc>
 80009c8:	6138      	str	r0, [r7, #16]
	pack( traffic_light_future_packet, header_char, 0 );
 80009ca:	6938      	ldr	r0, [r7, #16]
 80009cc:	69b9      	ldr	r1, [r7, #24]
 80009ce:	2200      	movs	r2, #0
 80009d0:	f000 f95a 	bl	8000c88 <pack>
	pack( traffic_light_future_packet, traffic_light_future_char, HEADER_LENGTH );
 80009d4:	6938      	ldr	r0, [r7, #16]
 80009d6:	6979      	ldr	r1, [r7, #20]
 80009d8:	2205      	movs	r2, #5
 80009da:	f000 f955 	bl	8000c88 <pack>

	// Send packet
	switch(wifi_channel[header->dest]) {
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	781b      	ldrb	r3, [r3, #0]
 80009e2:	4a15      	ldr	r2, [pc, #84]	; (8000a38 <sendTrafficLightFuture+0xb4>)
 80009e4:	5cd3      	ldrb	r3, [r2, r3]
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d002      	beq.n	80009f0 <sendTrafficLightFuture+0x6c>
 80009ea:	2b01      	cmp	r3, #1
 80009ec:	d006      	beq.n	80009fc <sendTrafficLightFuture+0x78>
 80009ee:	e00b      	b.n	8000a08 <sendTrafficLightFuture+0x84>
		case 0:
			sendPacket( "AT+CIPSEND=0,10", 15, FALSE );
 80009f0:	4812      	ldr	r0, [pc, #72]	; (8000a3c <sendTrafficLightFuture+0xb8>)
 80009f2:	210f      	movs	r1, #15
 80009f4:	2200      	movs	r2, #0
 80009f6:	f7ff fe2f 	bl	8000658 <sendPacket>
			break;
 80009fa:	e005      	b.n	8000a08 <sendTrafficLightFuture+0x84>
		case 1:
			sendPacket( "AT+CIPSEND=1,10", 15, FALSE );
 80009fc:	4810      	ldr	r0, [pc, #64]	; (8000a40 <sendTrafficLightFuture+0xbc>)
 80009fe:	210f      	movs	r1, #15
 8000a00:	2200      	movs	r2, #0
 8000a02:	f7ff fe29 	bl	8000658 <sendPacket>
			break;
 8000a06:	bf00      	nop
	}
	swDelay(100);
 8000a08:	2064      	movs	r0, #100	; 0x64
 8000a0a:	f7ff fde3 	bl	80005d4 <swDelay>
	uint8_t result = sendPacket( traffic_light_future_packet, header->length, TRUE );
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	791b      	ldrb	r3, [r3, #4]
 8000a12:	6938      	ldr	r0, [r7, #16]
 8000a14:	4619      	mov	r1, r3
 8000a16:	2201      	movs	r2, #1
 8000a18:	f7ff fe1e 	bl	8000658 <sendPacket>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	73fb      	strb	r3, [r7, #15]

	// Free variables
	vPortFree(traffic_light_future);
 8000a20:	69f8      	ldr	r0, [r7, #28]
 8000a22:	f005 f8df 	bl	8005be4 <vPortFree>
	vPortFree(traffic_light_future_packet);
 8000a26:	6938      	ldr	r0, [r7, #16]
 8000a28:	f005 f8dc 	bl	8005be4 <vPortFree>

	return result;
 8000a2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a2e:	4618      	mov	r0, r3
 8000a30:	3720      	adds	r7, #32
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	2001c1f0 	.word	0x2001c1f0
 8000a3c:	08005f68 	.word	0x08005f68
 8000a40:	08005f78 	.word	0x08005f78

08000a44 <handlePacket>:
 * %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% */

/*********************************************************************************************
 * Base function to handle all packets
 *********************************************************************************************/
PacketResult handlePacket( char* packet ) {
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b086      	sub	sp, #24
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]

	// Extract the header
	Header* header = pvPortMalloc( sizeof(Header) );
 8000a4c:	2005      	movs	r0, #5
 8000a4e:	f005 f831 	bl	8005ab4 <pvPortMalloc>
 8000a52:	6178      	str	r0, [r7, #20]
	char* header_char = (char*) header;
 8000a54:	697b      	ldr	r3, [r7, #20]
 8000a56:	613b      	str	r3, [r7, #16]
	unpack( packet, header_char, 0 );
 8000a58:	6878      	ldr	r0, [r7, #4]
 8000a5a:	6939      	ldr	r1, [r7, #16]
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	f000 f935 	bl	8000ccc <unpack>

	// Convert string back to Header struct
	header = (Header*) header_char;
 8000a62:	693b      	ldr	r3, [r7, #16]
 8000a64:	617b      	str	r3, [r7, #20]

	// Create packet result struct
	PacketResult packet_result;
	packet_result.type = header->type;
 8000a66:	697b      	ldr	r3, [r7, #20]
 8000a68:	78db      	ldrb	r3, [r3, #3]
 8000a6a:	723b      	strb	r3, [r7, #8]

	// Sort by mode of operation
	if( (header->mode == allModes) || (header->mode == my_mode ) ) {
 8000a6c:	697b      	ldr	r3, [r7, #20]
 8000a6e:	789b      	ldrb	r3, [r3, #2]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d005      	beq.n	8000a80 <handlePacket+0x3c>
 8000a74:	697b      	ldr	r3, [r7, #20]
 8000a76:	789a      	ldrb	r2, [r3, #2]
 8000a78:	4b2e      	ldr	r3, [pc, #184]	; (8000b34 <handlePacket+0xf0>)
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	429a      	cmp	r2, r3
 8000a7e:	d146      	bne.n	8000b0e <handlePacket+0xca>

		// Based on packet type, call the correct handle function
		switch( header->type ) {
 8000a80:	697b      	ldr	r3, [r7, #20]
 8000a82:	78db      	ldrb	r3, [r3, #3]
 8000a84:	2b06      	cmp	r3, #6
 8000a86:	d82d      	bhi.n	8000ae4 <handlePacket+0xa0>
 8000a88:	a201      	add	r2, pc, #4	; (adr r2, 8000a90 <handlePacket+0x4c>)
 8000a8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a8e:	bf00      	nop
 8000a90:	08000aad 	.word	0x08000aad
 8000a94:	08000abb 	.word	0x08000abb
 8000a98:	08000ae5 	.word	0x08000ae5
 8000a9c:	08000ae5 	.word	0x08000ae5
 8000aa0:	08000ae5 	.word	0x08000ae5
 8000aa4:	08000ac9 	.word	0x08000ac9
 8000aa8:	08000ad7 	.word	0x08000ad7
			case ack:
				packet_result.result = handleAck( header, packet );
 8000aac:	6978      	ldr	r0, [r7, #20]
 8000aae:	6879      	ldr	r1, [r7, #4]
 8000ab0:	f000 f842 	bl	8000b38 <handleAck>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	727b      	strb	r3, [r7, #9]
				break;
 8000ab8:	e028      	b.n	8000b0c <handlePacket+0xc8>
			case ping:
				packet_result.result = handlePing( header, packet );
 8000aba:	6978      	ldr	r0, [r7, #20]
 8000abc:	6879      	ldr	r1, [r7, #4]
 8000abe:	f000 f859 	bl	8000b74 <handlePing>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	727b      	strb	r3, [r7, #9]
				break;
 8000ac6:	e021      	b.n	8000b0c <handlePacket+0xc8>
			case setMode:
				packet_result.result = handleSetMode( header, packet );
 8000ac8:	6978      	ldr	r0, [r7, #20]
 8000aca:	6879      	ldr	r1, [r7, #4]
 8000acc:	f000 f88c 	bl	8000be8 <handleSetMode>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	727b      	strb	r3, [r7, #9]
				break;
 8000ad4:	e01a      	b.n	8000b0c <handlePacket+0xc8>
			case powerConsumption:
				packet_result.result = handlePowerConsumption( header, packet );
 8000ad6:	6978      	ldr	r0, [r7, #20]
 8000ad8:	6879      	ldr	r1, [r7, #4]
 8000ada:	f000 f8a9 	bl	8000c30 <handlePowerConsumption>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	727b      	strb	r3, [r7, #9]
				break;
 8000ae2:	e013      	b.n	8000b0c <handlePacket+0xc8>
			default:
				// If there is no handle function, send back negative Ack
				header->dest = header->addr;
 8000ae4:	697b      	ldr	r3, [r7, #20]
 8000ae6:	785a      	ldrb	r2, [r3, #1]
 8000ae8:	697b      	ldr	r3, [r7, #20]
 8000aea:	701a      	strb	r2, [r3, #0]
				header->addr = MY_ADDR;
 8000aec:	697b      	ldr	r3, [r7, #20]
 8000aee:	2202      	movs	r2, #2
 8000af0:	705a      	strb	r2, [r3, #1]
				header->mode = allModes;
 8000af2:	697b      	ldr	r3, [r7, #20]
 8000af4:	2200      	movs	r2, #0
 8000af6:	709a      	strb	r2, [r3, #2]
				header->type = ack;
 8000af8:	697b      	ldr	r3, [r7, #20]
 8000afa:	2200      	movs	r2, #0
 8000afc:	70da      	strb	r2, [r3, #3]
				sendAck( header, FAILURE );
 8000afe:	6978      	ldr	r0, [r7, #20]
 8000b00:	2100      	movs	r1, #0
 8000b02:	f7ff fdfb 	bl	80006fc <sendAck>
				packet_result.result = FAILURE;
 8000b06:	2300      	movs	r3, #0
 8000b08:	727b      	strb	r3, [r7, #9]
				break;
 8000b0a:	bf00      	nop
		}
	} else {
 8000b0c:	e001      	b.n	8000b12 <handlePacket+0xce>
		packet_result.result = WRONG_MODE;
 8000b0e:	2302      	movs	r3, #2
 8000b10:	727b      	strb	r3, [r7, #9]
	}

	// Free variables
	vPortFree( header );
 8000b12:	6978      	ldr	r0, [r7, #20]
 8000b14:	f005 f866 	bl	8005be4 <vPortFree>

	return packet_result;
 8000b18:	893b      	ldrh	r3, [r7, #8]
 8000b1a:	81bb      	strh	r3, [r7, #12]
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	7b3a      	ldrb	r2, [r7, #12]
 8000b20:	f362 0307 	bfi	r3, r2, #0, #8
 8000b24:	7b7a      	ldrb	r2, [r7, #13]
 8000b26:	f362 230f 	bfi	r3, r2, #8, #8
}
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	3718      	adds	r7, #24
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	2001c315 	.word	0x2001c315

08000b38 <handleAck>:


/*********************************************************************************************
 * Handle Ack
 *********************************************************************************************/
uint8_t handleAck( Header* header, char* packet ) {
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b086      	sub	sp, #24
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
 8000b40:	6039      	str	r1, [r7, #0]

	// Extract the pay load
	Ack* ack = pvPortMalloc( sizeof(Ack) );
 8000b42:	2001      	movs	r0, #1
 8000b44:	f004 ffb6 	bl	8005ab4 <pvPortMalloc>
 8000b48:	6178      	str	r0, [r7, #20]
	char* ack_char = (char*) ack;
 8000b4a:	697b      	ldr	r3, [r7, #20]
 8000b4c:	613b      	str	r3, [r7, #16]
	unpack( packet, ack_char, HEADER_LENGTH );
 8000b4e:	6838      	ldr	r0, [r7, #0]
 8000b50:	6939      	ldr	r1, [r7, #16]
 8000b52:	2205      	movs	r2, #5
 8000b54:	f000 f8ba 	bl	8000ccc <unpack>

	// Convert string back to Ack struct
	ack = (Ack*) ack_char;
 8000b58:	693b      	ldr	r3, [r7, #16]
 8000b5a:	617b      	str	r3, [r7, #20]

	// Indicate success or failure from packet
	uint8_t result = ack->success;
 8000b5c:	697b      	ldr	r3, [r7, #20]
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	73fb      	strb	r3, [r7, #15]

	// Free variables
	vPortFree( ack );
 8000b62:	6978      	ldr	r0, [r7, #20]
 8000b64:	f005 f83e 	bl	8005be4 <vPortFree>

	return result;
 8000b68:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	3718      	adds	r7, #24
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop

08000b74 <handlePing>:


/*********************************************************************************************
 * Handle Ping
 *********************************************************************************************/
uint8_t handlePing( Header* header, char* packet ) {
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b084      	sub	sp, #16
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
 8000b7c:	6039      	str	r1, [r7, #0]

	// Since Ping doesn't contain a payload, no information needs to be extracted

	// Restructure header to send back ack
	header->dest = header->addr;
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	785a      	ldrb	r2, [r3, #1]
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	701a      	strb	r2, [r3, #0]
	header->addr = MY_ADDR;
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	2202      	movs	r2, #2
 8000b8a:	705a      	strb	r2, [r3, #1]
	header->mode = allModes;
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	2200      	movs	r2, #0
 8000b90:	709a      	strb	r2, [r3, #2]
	header->type = ack;
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	2200      	movs	r2, #0
 8000b96:	70da      	strb	r2, [r3, #3]

	// Check if this is the first communication with this SAV
	if( wifi_channel[header->dest] == 0xFF ) {
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	4a0f      	ldr	r2, [pc, #60]	; (8000bdc <handlePing+0x68>)
 8000b9e:	5cd3      	ldrb	r3, [r2, r3]
 8000ba0:	2bff      	cmp	r3, #255	; 0xff
 8000ba2:	d110      	bne.n	8000bc6 <handlePing+0x52>
		// Associate this SAV with next wifi channel
		wifi_channel[header->dest] = wifi_next_channel;
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	4a0d      	ldr	r2, [pc, #52]	; (8000be0 <handlePing+0x6c>)
 8000baa:	7811      	ldrb	r1, [r2, #0]
 8000bac:	4a0b      	ldr	r2, [pc, #44]	; (8000bdc <handlePing+0x68>)
 8000bae:	54d1      	strb	r1, [r2, r3]

		// Increment next channel
		wifi_next_channel++;
 8000bb0:	4b0b      	ldr	r3, [pc, #44]	; (8000be0 <handlePing+0x6c>)
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	3301      	adds	r3, #1
 8000bb6:	b2da      	uxtb	r2, r3
 8000bb8:	4b09      	ldr	r3, [pc, #36]	; (8000be0 <handlePing+0x6c>)
 8000bba:	701a      	strb	r2, [r3, #0]

		// Indicate SAV is now active
		wifi_channel_active[header->dest] = TRUE;
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	4a08      	ldr	r2, [pc, #32]	; (8000be4 <handlePing+0x70>)
 8000bc2:	2101      	movs	r1, #1
 8000bc4:	54d1      	strb	r1, [r2, r3]
	}

	// Send Ack
	uint8_t result = sendAck( header, SUCCESS );
 8000bc6:	6878      	ldr	r0, [r7, #4]
 8000bc8:	2101      	movs	r1, #1
 8000bca:	f7ff fd97 	bl	80006fc <sendAck>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	73fb      	strb	r3, [r7, #15]

	return result;
 8000bd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	3710      	adds	r7, #16
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	2001c1f0 	.word	0x2001c1f0
 8000be0:	2001c1e6 	.word	0x2001c1e6
 8000be4:	2001c1e4 	.word	0x2001c1e4

08000be8 <handleSetMode>:


/*********************************************************************************************
 * Handle Set Mode
 *********************************************************************************************/
uint8_t handleSetMode( Header* header, char* packet ) {
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b084      	sub	sp, #16
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
 8000bf0:	6039      	str	r1, [r7, #0]

	// Since SetMode doesn't contain a payload, no information needs to be extracted

	// Restructure header to send back changeMode packet
	header->dest = header->addr;
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	785a      	ldrb	r2, [r3, #1]
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	701a      	strb	r2, [r3, #0]
	header->addr = MY_ADDR;
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	2202      	movs	r2, #2
 8000bfe:	705a      	strb	r2, [r3, #1]
	header->mode = allModes;
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	2200      	movs	r2, #0
 8000c04:	709a      	strb	r2, [r3, #2]
	header->type = changeMode;
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	2204      	movs	r2, #4
 8000c0a:	70da      	strb	r2, [r3, #3]

	// Send ChangeMode
	uint8_t result = sendChangeMode( header, mode_savs[header->dest] );
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	781b      	ldrb	r3, [r3, #0]
 8000c10:	4a06      	ldr	r2, [pc, #24]	; (8000c2c <handleSetMode+0x44>)
 8000c12:	5cd3      	ldrb	r3, [r2, r3]
 8000c14:	6878      	ldr	r0, [r7, #4]
 8000c16:	4619      	mov	r1, r3
 8000c18:	f7ff fe06 	bl	8000828 <sendChangeMode>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	73fb      	strb	r3, [r7, #15]

	return result;
 8000c20:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c22:	4618      	mov	r0, r3
 8000c24:	3710      	adds	r7, #16
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	2001c1dc 	.word	0x2001c1dc

08000c30 <handlePowerConsumption>:


/*********************************************************************************************
 * Handle Power Consumption
 *********************************************************************************************/
uint8_t handlePowerConsumption( Header* header, char* packet ) {
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b084      	sub	sp, #16
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
 8000c38:	6039      	str	r1, [r7, #0]

	// Extract the pay load
	PowerConsumption* power_consumption = pvPortMalloc( sizeof(PowerConsumption) );
 8000c3a:	2004      	movs	r0, #4
 8000c3c:	f004 ff3a 	bl	8005ab4 <pvPortMalloc>
 8000c40:	60f8      	str	r0, [r7, #12]
	char* power_consumption_char = (char*) power_consumption;
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	60bb      	str	r3, [r7, #8]
	unpack( packet, power_consumption_char, HEADER_LENGTH );
 8000c46:	6838      	ldr	r0, [r7, #0]
 8000c48:	68b9      	ldr	r1, [r7, #8]
 8000c4a:	2205      	movs	r2, #5
 8000c4c:	f000 f83e 	bl	8000ccc <unpack>

	// Convert string back to Ack struct
	power_consumption = (PowerConsumption*) power_consumption_char;
 8000c50:	68bb      	ldr	r3, [r7, #8]
 8000c52:	60fb      	str	r3, [r7, #12]

	// Indicate success or failure from packet
	average_power[average_power_index] = power_consumption->average_power;
 8000c54:	4b0a      	ldr	r3, [pc, #40]	; (8000c80 <handlePowerConsumption+0x50>)
 8000c56:	781b      	ldrb	r3, [r3, #0]
 8000c58:	461a      	mov	r2, r3
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	8819      	ldrh	r1, [r3, #0]
 8000c5e:	4b09      	ldr	r3, [pc, #36]	; (8000c84 <handlePowerConsumption+0x54>)
 8000c60:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	average_power_index++;
 8000c64:	4b06      	ldr	r3, [pc, #24]	; (8000c80 <handlePowerConsumption+0x50>)
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	3301      	adds	r3, #1
 8000c6a:	b2da      	uxtb	r2, r3
 8000c6c:	4b04      	ldr	r3, [pc, #16]	; (8000c80 <handlePowerConsumption+0x50>)
 8000c6e:	701a      	strb	r2, [r3, #0]

	// Free variables
	vPortFree( power_consumption );
 8000c70:	68f8      	ldr	r0, [r7, #12]
 8000c72:	f004 ffb7 	bl	8005be4 <vPortFree>

	return SUCCESS;
 8000c76:	2301      	movs	r3, #1
}
 8000c78:	4618      	mov	r0, r3
 8000c7a:	3710      	adds	r7, #16
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bd80      	pop	{r7, pc}
 8000c80:	2000006d 	.word	0x2000006d
 8000c84:	2001c20c 	.word	0x2001c20c

08000c88 <pack>:
 * %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% */

/*********************************************************************************************
 * Package string into container
 *********************************************************************************************/
void pack( char* container, char* field, uint8_t start ) {
 8000c88:	b480      	push	{r7}
 8000c8a:	b087      	sub	sp, #28
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	60f8      	str	r0, [r7, #12]
 8000c90:	60b9      	str	r1, [r7, #8]
 8000c92:	4613      	mov	r3, r2
 8000c94:	71fb      	strb	r3, [r7, #7]

	// Iterate through field, copying each char into the container
	// Note: By adding 48, the integer value is represented as its ascii counterpart
	int i;
	for( i=0; i<=sizeof(field); i++) {
 8000c96:	2300      	movs	r3, #0
 8000c98:	617b      	str	r3, [r7, #20]
 8000c9a:	e00e      	b.n	8000cba <pack+0x32>
		container[start + i] = field[i] + 48;
 8000c9c:	79fa      	ldrb	r2, [r7, #7]
 8000c9e:	697b      	ldr	r3, [r7, #20]
 8000ca0:	4413      	add	r3, r2
 8000ca2:	68fa      	ldr	r2, [r7, #12]
 8000ca4:	4413      	add	r3, r2
 8000ca6:	697a      	ldr	r2, [r7, #20]
 8000ca8:	68b9      	ldr	r1, [r7, #8]
 8000caa:	440a      	add	r2, r1
 8000cac:	7812      	ldrb	r2, [r2, #0]
 8000cae:	3230      	adds	r2, #48	; 0x30
 8000cb0:	b2d2      	uxtb	r2, r2
 8000cb2:	701a      	strb	r2, [r3, #0]
void pack( char* container, char* field, uint8_t start ) {

	// Iterate through field, copying each char into the container
	// Note: By adding 48, the integer value is represented as its ascii counterpart
	int i;
	for( i=0; i<=sizeof(field); i++) {
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	3301      	adds	r3, #1
 8000cb8:	617b      	str	r3, [r7, #20]
 8000cba:	697b      	ldr	r3, [r7, #20]
 8000cbc:	2b04      	cmp	r3, #4
 8000cbe:	d9ed      	bls.n	8000c9c <pack+0x14>
		container[start + i] = field[i] + 48;
	}
}
 8000cc0:	371c      	adds	r7, #28
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop

08000ccc <unpack>:


/*********************************************************************************************
 * Unpack strings from the container
 *********************************************************************************************/
void unpack( char* container, char* field, uint8_t start ) {
 8000ccc:	b480      	push	{r7}
 8000cce:	b087      	sub	sp, #28
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	60f8      	str	r0, [r7, #12]
 8000cd4:	60b9      	str	r1, [r7, #8]
 8000cd6:	4613      	mov	r3, r2
 8000cd8:	71fb      	strb	r3, [r7, #7]

	// Note: By subtracting 48, the ascii is converted back to the correct uint
	// Note: Each packet is of the form: +IPD,(length):(packet)

	// Begin by creating an offset to the actual packet
	int offset = 6;
 8000cda:	2306      	movs	r3, #6
 8000cdc:	617b      	str	r3, [r7, #20]
	while( container[offset] != ':' ) {
 8000cde:	e002      	b.n	8000ce6 <unpack+0x1a>
		offset++;
 8000ce0:	697b      	ldr	r3, [r7, #20]
 8000ce2:	3301      	adds	r3, #1
 8000ce4:	617b      	str	r3, [r7, #20]
	// Note: By subtracting 48, the ascii is converted back to the correct uint
	// Note: Each packet is of the form: +IPD,(length):(packet)

	// Begin by creating an offset to the actual packet
	int offset = 6;
	while( container[offset] != ':' ) {
 8000ce6:	697b      	ldr	r3, [r7, #20]
 8000ce8:	68fa      	ldr	r2, [r7, #12]
 8000cea:	4413      	add	r3, r2
 8000cec:	781b      	ldrb	r3, [r3, #0]
 8000cee:	2b3a      	cmp	r3, #58	; 0x3a
 8000cf0:	d1f6      	bne.n	8000ce0 <unpack+0x14>
		offset++;
	}
	offset++;
 8000cf2:	697b      	ldr	r3, [r7, #20]
 8000cf4:	3301      	adds	r3, #1
 8000cf6:	617b      	str	r3, [r7, #20]

	// Iterate through container, copying each char into the field
	int i;
	for( i=0; i<=sizeof(field); i++) {
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	613b      	str	r3, [r7, #16]
 8000cfc:	e010      	b.n	8000d20 <unpack+0x54>
		field[i] = container[start + offset + i] - 48;
 8000cfe:	693b      	ldr	r3, [r7, #16]
 8000d00:	68ba      	ldr	r2, [r7, #8]
 8000d02:	4413      	add	r3, r2
 8000d04:	79f9      	ldrb	r1, [r7, #7]
 8000d06:	697a      	ldr	r2, [r7, #20]
 8000d08:	4411      	add	r1, r2
 8000d0a:	693a      	ldr	r2, [r7, #16]
 8000d0c:	440a      	add	r2, r1
 8000d0e:	68f9      	ldr	r1, [r7, #12]
 8000d10:	440a      	add	r2, r1
 8000d12:	7812      	ldrb	r2, [r2, #0]
 8000d14:	3a30      	subs	r2, #48	; 0x30
 8000d16:	b2d2      	uxtb	r2, r2
 8000d18:	701a      	strb	r2, [r3, #0]
	}
	offset++;

	// Iterate through container, copying each char into the field
	int i;
	for( i=0; i<=sizeof(field); i++) {
 8000d1a:	693b      	ldr	r3, [r7, #16]
 8000d1c:	3301      	adds	r3, #1
 8000d1e:	613b      	str	r3, [r7, #16]
 8000d20:	693b      	ldr	r3, [r7, #16]
 8000d22:	2b04      	cmp	r3, #4
 8000d24:	d9eb      	bls.n	8000cfe <unpack+0x32>
		field[i] = container[start + offset + i] - 48;
	}
}
 8000d26:	371c      	adds	r7, #28
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr

08000d30 <USART3_IRQHandler>:


/*********************************************************************************************
 * USART IRQ Handler for WiFi module
 *********************************************************************************************/
void USART3_IRQHandler( void ) {
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0

	// Make sure USART recieve interrupt flag was set
	if( USART_GetITStatus( WIFI_USART, USART_IT_RXNE ) ) {
 8000d36:	481d      	ldr	r0, [pc, #116]	; (8000dac <USART3_IRQHandler+0x7c>)
 8000d38:	f240 5125 	movw	r1, #1317	; 0x525
 8000d3c:	f000 ff24 	bl	8001b88 <USART_GetITStatus>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d02f      	beq.n	8000da6 <USART3_IRQHandler+0x76>

		// Counter to track packet length
		static uint8_t counter = 0;

		// Character retrieved from data register
		char t = WIFI_USART->DR;
 8000d46:	4b19      	ldr	r3, [pc, #100]	; (8000dac <USART3_IRQHandler+0x7c>)
 8000d48:	889b      	ldrh	r3, [r3, #4]
 8000d4a:	b29b      	uxth	r3, r3
 8000d4c:	71fb      	strb	r3, [r7, #7]

		// Check if string has ended or it exceeded the maximum packet length
		if( (t != '\n') && (counter < MAX_LENGTH)  && (t != '~') ) {
 8000d4e:	79fb      	ldrb	r3, [r7, #7]
 8000d50:	2b0a      	cmp	r3, #10
 8000d52:	d012      	beq.n	8000d7a <USART3_IRQHandler+0x4a>
 8000d54:	4b16      	ldr	r3, [pc, #88]	; (8000db0 <USART3_IRQHandler+0x80>)
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	2b0f      	cmp	r3, #15
 8000d5a:	d80e      	bhi.n	8000d7a <USART3_IRQHandler+0x4a>
 8000d5c:	79fb      	ldrb	r3, [r7, #7]
 8000d5e:	2b7e      	cmp	r3, #126	; 0x7e
 8000d60:	d00b      	beq.n	8000d7a <USART3_IRQHandler+0x4a>
			received_string[counter] = t;
 8000d62:	4b13      	ldr	r3, [pc, #76]	; (8000db0 <USART3_IRQHandler+0x80>)
 8000d64:	781b      	ldrb	r3, [r3, #0]
 8000d66:	4a13      	ldr	r2, [pc, #76]	; (8000db4 <USART3_IRQHandler+0x84>)
 8000d68:	79f9      	ldrb	r1, [r7, #7]
 8000d6a:	54d1      	strb	r1, [r2, r3]
			counter++;
 8000d6c:	4b10      	ldr	r3, [pc, #64]	; (8000db0 <USART3_IRQHandler+0x80>)
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	3301      	adds	r3, #1
 8000d72:	b2da      	uxtb	r2, r3
 8000d74:	4b0e      	ldr	r3, [pc, #56]	; (8000db0 <USART3_IRQHandler+0x80>)
 8000d76:	701a      	strb	r2, [r3, #0]
 8000d78:	e015      	b.n	8000da6 <USART3_IRQHandler+0x76>
		} else {

			// Reset counter
			counter = 0;
 8000d7a:	4b0d      	ldr	r3, [pc, #52]	; (8000db0 <USART3_IRQHandler+0x80>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	701a      	strb	r2, [r3, #0]

			// If received_string is a packet, put it in the queue
			if( received_string[0] == '+' ) {
 8000d80:	4b0c      	ldr	r3, [pc, #48]	; (8000db4 <USART3_IRQHandler+0x84>)
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	b2db      	uxtb	r3, r3
 8000d86:	2b2b      	cmp	r3, #43	; 0x2b
 8000d88:	d10a      	bne.n	8000da0 <USART3_IRQHandler+0x70>
				xQueueSendToBackFromISR( xPacketQueue, &received_string, pdFALSE);
 8000d8a:	4b0b      	ldr	r3, [pc, #44]	; (8000db8 <USART3_IRQHandler+0x88>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	4618      	mov	r0, r3
 8000d90:	4908      	ldr	r1, [pc, #32]	; (8000db4 <USART3_IRQHandler+0x84>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	2300      	movs	r3, #0
 8000d96:	f004 f91f 	bl	8004fd8 <xQueueGenericSendFromISR>
				process_packet = TRUE;
 8000d9a:	4b08      	ldr	r3, [pc, #32]	; (8000dbc <USART3_IRQHandler+0x8c>)
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	701a      	strb	r2, [r3, #0]
			}

			// Clear received_string
			received_string[0] = '\n';
 8000da0:	4b04      	ldr	r3, [pc, #16]	; (8000db4 <USART3_IRQHandler+0x84>)
 8000da2:	220a      	movs	r2, #10
 8000da4:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8000da6:	3708      	adds	r7, #8
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	40004800 	.word	0x40004800
 8000db0:	2000006e 	.word	0x2000006e
 8000db4:	2001c318 	.word	0x2001c318
 8000db8:	2001c1e0 	.word	0x2001c1e0
 8000dbc:	2001c1d8 	.word	0x2001c1d8

08000dc0 <copyString>:


/*********************************************************************************************
 * Copy original string to a new copy
 *********************************************************************************************/
void copyString( volatile char* original, char* new, uint8_t length ) {
 8000dc0:	b480      	push	{r7}
 8000dc2:	b087      	sub	sp, #28
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	60f8      	str	r0, [r7, #12]
 8000dc8:	60b9      	str	r1, [r7, #8]
 8000dca:	4613      	mov	r3, r2
 8000dcc:	71fb      	strb	r3, [r7, #7]

	// Iterate through string and copy each char
	int i;
	for( i=0; i<=length; i++ ) {
 8000dce:	2300      	movs	r3, #0
 8000dd0:	617b      	str	r3, [r7, #20]
 8000dd2:	e00b      	b.n	8000dec <copyString+0x2c>
		new[i] = original[i];
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	68ba      	ldr	r2, [r7, #8]
 8000dd8:	4413      	add	r3, r2
 8000dda:	697a      	ldr	r2, [r7, #20]
 8000ddc:	68f9      	ldr	r1, [r7, #12]
 8000dde:	440a      	add	r2, r1
 8000de0:	7812      	ldrb	r2, [r2, #0]
 8000de2:	b2d2      	uxtb	r2, r2
 8000de4:	701a      	strb	r2, [r3, #0]
 *********************************************************************************************/
void copyString( volatile char* original, char* new, uint8_t length ) {

	// Iterate through string and copy each char
	int i;
	for( i=0; i<=length; i++ ) {
 8000de6:	697b      	ldr	r3, [r7, #20]
 8000de8:	3301      	adds	r3, #1
 8000dea:	617b      	str	r3, [r7, #20]
 8000dec:	79fa      	ldrb	r2, [r7, #7]
 8000dee:	697b      	ldr	r3, [r7, #20]
 8000df0:	429a      	cmp	r2, r3
 8000df2:	daef      	bge.n	8000dd4 <copyString+0x14>
		new[i] = original[i];
	}
}
 8000df4:	371c      	adds	r7, #28
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop

08000e00 <main>:


#include "main.h"


int main(void) {
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b084      	sub	sp, #16
 8000e04:	af04      	add	r7, sp, #16

	// Create initial task to connect to Base Station
	xTaskCreate( prvSetupTask, "", 300 * sizeof(uint8_t), NULL, setupPriority, xSetupHandle );
 8000e06:	4b09      	ldr	r3, [pc, #36]	; (8000e2c <main+0x2c>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	9200      	str	r2, [sp, #0]
 8000e0e:	9301      	str	r3, [sp, #4]
 8000e10:	2300      	movs	r3, #0
 8000e12:	9302      	str	r3, [sp, #8]
 8000e14:	2300      	movs	r3, #0
 8000e16:	9303      	str	r3, [sp, #12]
 8000e18:	4805      	ldr	r0, [pc, #20]	; (8000e30 <main+0x30>)
 8000e1a:	4906      	ldr	r1, [pc, #24]	; (8000e34 <main+0x34>)
 8000e1c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000e20:	2300      	movs	r3, #0
 8000e22:	f002 fa4b 	bl	80032bc <xTaskGenericCreate>

	// Start the scheduler which begins to run the tasks
	vTaskStartScheduler();
 8000e26:	f002 fe3d 	bl	8003aa4 <vTaskStartScheduler>
	/* If all is well, the scheduler will now be running, and the following line
	will never be reached.  If the following line does execute, then there was
	insufficient FreeRTOS heap memory available for the idle and/or timer tasks
	to be created.  See the memory management section on the FreeRTOS web site
	for more details. */
	for( ;; );
 8000e2a:	e7fe      	b.n	8000e2a <main+0x2a>
 8000e2c:	20000070 	.word	0x20000070
 8000e30:	08000e39 	.word	0x08000e39
 8000e34:	08005f88 	.word	0x08005f88

08000e38 <prvSetupTask>:


/*********************************************************************************************
 * Setup hardware/software
 *********************************************************************************************/
void prvSetupTask( void *pvParameters ) {
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b088      	sub	sp, #32
 8000e3c:	af04      	add	r7, sp, #16
 8000e3e:	6078      	str	r0, [r7, #4]

	// Setup hardware
	prvSetupHardware();
 8000e40:	f000 f854 	bl	8000eec <prvSetupHardware>

	// Test LEDs and indicate program is starting
	prvBlinkLeds();
 8000e44:	f000 f85e 	bl	8000f04 <prvBlinkLeds>

	// Setup WiFi connection
	prvSetupWifi();
 8000e48:	f000 f8ba 	bl	8000fc0 <prvSetupWifi>

	// Set mode to allModes
	my_mode = allModes;
 8000e4c:	4b1d      	ldr	r3, [pc, #116]	; (8000ec4 <prvSetupTask+0x8c>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	701a      	strb	r2, [r3, #0]

	// Iterate through each SAV to initialize parameters
	uint8_t sav;
	for(sav=0; sav<NUMBER_SAV; sav++) {
 8000e52:	2300      	movs	r3, #0
 8000e54:	73fb      	strb	r3, [r7, #15]
 8000e56:	e00e      	b.n	8000e76 <prvSetupTask+0x3e>

		// Set the SAVs default mode
//		mode_savs[sav] = mode1;
		// TODO: change back to default
		mode_savs[sav] = mode2;
 8000e58:	7bfb      	ldrb	r3, [r7, #15]
 8000e5a:	4a1b      	ldr	r2, [pc, #108]	; (8000ec8 <prvSetupTask+0x90>)
 8000e5c:	2102      	movs	r1, #2
 8000e5e:	54d1      	strb	r1, [r2, r3]

		// Mark the WiFi channels as uninitialized
		wifi_channel[sav] = 0xFF;
 8000e60:	7bfb      	ldrb	r3, [r7, #15]
 8000e62:	4a1a      	ldr	r2, [pc, #104]	; (8000ecc <prvSetupTask+0x94>)
 8000e64:	21ff      	movs	r1, #255	; 0xff
 8000e66:	54d1      	strb	r1, [r2, r3]

		// Initialize all SAVs as inactive
		wifi_channel_active[sav] = FALSE;
 8000e68:	7bfb      	ldrb	r3, [r7, #15]
 8000e6a:	4a19      	ldr	r2, [pc, #100]	; (8000ed0 <prvSetupTask+0x98>)
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	54d1      	strb	r1, [r2, r3]
	// Set mode to allModes
	my_mode = allModes;

	// Iterate through each SAV to initialize parameters
	uint8_t sav;
	for(sav=0; sav<NUMBER_SAV; sav++) {
 8000e70:	7bfb      	ldrb	r3, [r7, #15]
 8000e72:	3301      	adds	r3, #1
 8000e74:	73fb      	strb	r3, [r7, #15]
 8000e76:	7bfb      	ldrb	r3, [r7, #15]
 8000e78:	2b01      	cmp	r3, #1
 8000e7a:	d9ed      	bls.n	8000e58 <prvSetupTask+0x20>
		// Initialize all SAVs as inactive
		wifi_channel_active[sav] = FALSE;
	}

	// Indicate that the next channel to be assigned is channel 0
	wifi_next_channel = 0;
 8000e7c:	4b15      	ldr	r3, [pc, #84]	; (8000ed4 <prvSetupTask+0x9c>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	701a      	strb	r2, [r3, #0]

	// Create queue for packets
	xPacketQueue = xQueueCreate( maxPacketQueueLength, MAX_LENGTH*sizeof(uint8_t) );
 8000e82:	2005      	movs	r0, #5
 8000e84:	2110      	movs	r1, #16
 8000e86:	2200      	movs	r2, #0
 8000e88:	f003 ff84 	bl	8004d94 <xQueueGenericCreate>
 8000e8c:	4602      	mov	r2, r0
 8000e8e:	4b12      	ldr	r3, [pc, #72]	; (8000ed8 <prvSetupTask+0xa0>)
 8000e90:	601a      	str	r2, [r3, #0]

	// Create initial task to connect to Base Station
//	xTaskCreate( prvConnectTask, "", 300 * sizeof(uint8_t), NULL, connectPriority, xConnectHandle );
	xTaskCreate( prvTrafficLightTask, "", 600 * sizeof(uint8_t), NULL, trafficLightPriority, xTrafficLightHandle );
 8000e92:	4b12      	ldr	r3, [pc, #72]	; (8000edc <prvSetupTask+0xa4>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	2201      	movs	r2, #1
 8000e98:	9200      	str	r2, [sp, #0]
 8000e9a:	9301      	str	r3, [sp, #4]
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	9302      	str	r3, [sp, #8]
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	9303      	str	r3, [sp, #12]
 8000ea4:	480e      	ldr	r0, [pc, #56]	; (8000ee0 <prvSetupTask+0xa8>)
 8000ea6:	490f      	ldr	r1, [pc, #60]	; (8000ee4 <prvSetupTask+0xac>)
 8000ea8:	f44f 7216 	mov.w	r2, #600	; 0x258
 8000eac:	2300      	movs	r3, #0
 8000eae:	f002 fa05 	bl	80032bc <xTaskGenericCreate>

	// Delete this task
	vTaskDelete( xSetupHandle );
 8000eb2:	4b0d      	ldr	r3, [pc, #52]	; (8000ee8 <prvSetupTask+0xb0>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f002 faa2 	bl	8003400 <vTaskDelete>
}
 8000ebc:	3710      	adds	r7, #16
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	2001c315 	.word	0x2001c315
 8000ec8:	2001c1dc 	.word	0x2001c1dc
 8000ecc:	2001c1f0 	.word	0x2001c1f0
 8000ed0:	2001c1e4 	.word	0x2001c1e4
 8000ed4:	2001c1e6 	.word	0x2001c1e6
 8000ed8:	2001c1e0 	.word	0x2001c1e0
 8000edc:	20000078 	.word	0x20000078
 8000ee0:	080010ad 	.word	0x080010ad
 8000ee4:	08005f88 	.word	0x08005f88
 8000ee8:	20000070 	.word	0x20000070

08000eec <prvSetupHardware>:


/*********************************************************************************************
 * Setup relevant hardware
 *********************************************************************************************/
static void prvSetupHardware( void ) {
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
	// Ensure that all 4 interrupt priority bits are used as the pre-emption priority
	NVIC_PriorityGroupConfig( NVIC_PriorityGroup_4 );
 8000ef0:	f44f 7040 	mov.w	r0, #768	; 0x300
 8000ef4:	f001 fe52 	bl	8002b9c <NVIC_PriorityGroupConfig>

	// Setup LEDs
	ledInit();
 8000ef8:	f000 f966 	bl	80011c8 <ledInit>

	// Setup WiFi
	wifiInit();
 8000efc:	f000 f9ae 	bl	800125c <wifiInit>
}
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop

08000f04 <prvBlinkLeds>:


/*********************************************************************************************
 * Blink LEDs on board
 *********************************************************************************************/
static void prvBlinkLeds( void ) {
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
	// Turn on and off each LED in order

	// EW Lights
	LED_LIGHT_EW_PORT->ON = LED_LIGHT_EW_GREEN_PIN;
 8000f08:	4b2b      	ldr	r3, [pc, #172]	; (8000fb8 <prvBlinkLeds+0xb4>)
 8000f0a:	2240      	movs	r2, #64	; 0x40
 8000f0c:	831a      	strh	r2, [r3, #24]
	swDelay(100);
 8000f0e:	2064      	movs	r0, #100	; 0x64
 8000f10:	f7ff fb60 	bl	80005d4 <swDelay>
	LED_LIGHT_EW_PORT->OFF = LED_LIGHT_EW_GREEN_PIN;
 8000f14:	4b28      	ldr	r3, [pc, #160]	; (8000fb8 <prvBlinkLeds+0xb4>)
 8000f16:	2240      	movs	r2, #64	; 0x40
 8000f18:	835a      	strh	r2, [r3, #26]

	LED_LIGHT_EW_PORT->ON = LED_LIGHT_EW_YELLOW_PIN;
 8000f1a:	4b27      	ldr	r3, [pc, #156]	; (8000fb8 <prvBlinkLeds+0xb4>)
 8000f1c:	2220      	movs	r2, #32
 8000f1e:	831a      	strh	r2, [r3, #24]
	swDelay(100);
 8000f20:	2064      	movs	r0, #100	; 0x64
 8000f22:	f7ff fb57 	bl	80005d4 <swDelay>
	LED_LIGHT_EW_PORT->OFF = LED_LIGHT_EW_YELLOW_PIN;
 8000f26:	4b24      	ldr	r3, [pc, #144]	; (8000fb8 <prvBlinkLeds+0xb4>)
 8000f28:	2220      	movs	r2, #32
 8000f2a:	835a      	strh	r2, [r3, #26]

	LED_LIGHT_EW_PORT->ON = LED_LIGHT_EW_RED_PIN;
 8000f2c:	4b22      	ldr	r3, [pc, #136]	; (8000fb8 <prvBlinkLeds+0xb4>)
 8000f2e:	2210      	movs	r2, #16
 8000f30:	831a      	strh	r2, [r3, #24]
	swDelay(100);
 8000f32:	2064      	movs	r0, #100	; 0x64
 8000f34:	f7ff fb4e 	bl	80005d4 <swDelay>
	LED_LIGHT_EW_PORT->OFF = LED_LIGHT_EW_RED_PIN;
 8000f38:	4b1f      	ldr	r3, [pc, #124]	; (8000fb8 <prvBlinkLeds+0xb4>)
 8000f3a:	2210      	movs	r2, #16
 8000f3c:	835a      	strh	r2, [r3, #26]

	// Error
	LED_ERROR_PORT->ON = LED_ERROR_PIN;
 8000f3e:	4b1f      	ldr	r3, [pc, #124]	; (8000fbc <prvBlinkLeds+0xb8>)
 8000f40:	2280      	movs	r2, #128	; 0x80
 8000f42:	831a      	strh	r2, [r3, #24]
	swDelay(100);
 8000f44:	2064      	movs	r0, #100	; 0x64
 8000f46:	f7ff fb45 	bl	80005d4 <swDelay>
	LED_ERROR_PORT->OFF = LED_ERROR_PIN;
 8000f4a:	4b1c      	ldr	r3, [pc, #112]	; (8000fbc <prvBlinkLeds+0xb8>)
 8000f4c:	2280      	movs	r2, #128	; 0x80
 8000f4e:	835a      	strh	r2, [r3, #26]

	// Wifi
	LED_WIFI_PORT->ON = LED_WIFI_RX_PIN;
 8000f50:	4b1a      	ldr	r3, [pc, #104]	; (8000fbc <prvBlinkLeds+0xb8>)
 8000f52:	2220      	movs	r2, #32
 8000f54:	831a      	strh	r2, [r3, #24]
	swDelay(100);
 8000f56:	2064      	movs	r0, #100	; 0x64
 8000f58:	f7ff fb3c 	bl	80005d4 <swDelay>
	LED_WIFI_PORT->OFF = LED_WIFI_RX_PIN;
 8000f5c:	4b17      	ldr	r3, [pc, #92]	; (8000fbc <prvBlinkLeds+0xb8>)
 8000f5e:	2220      	movs	r2, #32
 8000f60:	835a      	strh	r2, [r3, #26]

	LED_WIFI_PORT->ON = LED_WIFI_TX_PIN;
 8000f62:	4b16      	ldr	r3, [pc, #88]	; (8000fbc <prvBlinkLeds+0xb8>)
 8000f64:	2240      	movs	r2, #64	; 0x40
 8000f66:	831a      	strh	r2, [r3, #24]
	swDelay(100);
 8000f68:	2064      	movs	r0, #100	; 0x64
 8000f6a:	f7ff fb33 	bl	80005d4 <swDelay>
	LED_WIFI_PORT->OFF = LED_WIFI_TX_PIN;
 8000f6e:	4b13      	ldr	r3, [pc, #76]	; (8000fbc <prvBlinkLeds+0xb8>)
 8000f70:	2240      	movs	r2, #64	; 0x40
 8000f72:	835a      	strh	r2, [r3, #26]

	// NS Lights
	LED_LIGHT_NS_PORT->ON = LED_LIGHT_NS_GREEN_PIN;
 8000f74:	4b10      	ldr	r3, [pc, #64]	; (8000fb8 <prvBlinkLeds+0xb4>)
 8000f76:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f7a:	831a      	strh	r2, [r3, #24]
	swDelay(100);
 8000f7c:	2064      	movs	r0, #100	; 0x64
 8000f7e:	f7ff fb29 	bl	80005d4 <swDelay>
	LED_LIGHT_NS_PORT->OFF = LED_LIGHT_NS_GREEN_PIN;
 8000f82:	4b0d      	ldr	r3, [pc, #52]	; (8000fb8 <prvBlinkLeds+0xb4>)
 8000f84:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f88:	835a      	strh	r2, [r3, #26]

	LED_LIGHT_NS_PORT->ON = LED_LIGHT_NS_YELLOW_PIN;
 8000f8a:	4b0b      	ldr	r3, [pc, #44]	; (8000fb8 <prvBlinkLeds+0xb4>)
 8000f8c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000f90:	831a      	strh	r2, [r3, #24]
	swDelay(100);
 8000f92:	2064      	movs	r0, #100	; 0x64
 8000f94:	f7ff fb1e 	bl	80005d4 <swDelay>
	LED_LIGHT_NS_PORT->OFF = LED_LIGHT_NS_YELLOW_PIN;
 8000f98:	4b07      	ldr	r3, [pc, #28]	; (8000fb8 <prvBlinkLeds+0xb4>)
 8000f9a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000f9e:	835a      	strh	r2, [r3, #26]

	LED_LIGHT_NS_PORT->ON = LED_LIGHT_NS_RED_PIN;
 8000fa0:	4b05      	ldr	r3, [pc, #20]	; (8000fb8 <prvBlinkLeds+0xb4>)
 8000fa2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000fa6:	831a      	strh	r2, [r3, #24]
	swDelay(100);
 8000fa8:	2064      	movs	r0, #100	; 0x64
 8000faa:	f7ff fb13 	bl	80005d4 <swDelay>
	LED_LIGHT_NS_PORT->OFF = LED_LIGHT_NS_RED_PIN;
 8000fae:	4b02      	ldr	r3, [pc, #8]	; (8000fb8 <prvBlinkLeds+0xb4>)
 8000fb0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000fb4:	835a      	strh	r2, [r3, #26]
}
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	40020800 	.word	0x40020800
 8000fbc:	40020400 	.word	0x40020400

08000fc0 <prvSetupWifi>:


/*********************************************************************************************
 * Setup Wifi connection
 *********************************************************************************************/
static void prvSetupWifi( void ) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
	// Connect to Wifi
//	sendPacket( "AT+CWJAP=\"OhmWreckers\",\"123\"", 28);
//	swDelay(1500);

	// Delay to give wifi chance to initialize
	swDelay(5000);
 8000fc4:	f241 3088 	movw	r0, #5000	; 0x1388
 8000fc8:	f7ff fb04 	bl	80005d4 <swDelay>

	// Send AT
	sendPacket( "AT", 2, FALSE);
 8000fcc:	480f      	ldr	r0, [pc, #60]	; (800100c <prvSetupWifi+0x4c>)
 8000fce:	2102      	movs	r1, #2
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	f7ff fb41 	bl	8000658 <sendPacket>
	swDelay(500);
 8000fd6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000fda:	f7ff fafb 	bl	80005d4 <swDelay>

	// Set mux to be 1
	sendPacket( "AT+CIPMUX=1", 11, FALSE);
 8000fde:	480c      	ldr	r0, [pc, #48]	; (8001010 <prvSetupWifi+0x50>)
 8000fe0:	210b      	movs	r1, #11
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	f7ff fb38 	bl	8000658 <sendPacket>
	swDelay(1000);
 8000fe8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000fec:	f7ff faf2 	bl	80005d4 <swDelay>

	// Start server
	sendPacket( "AT+CIPSERVER=1,1001", 19, FALSE);
 8000ff0:	4808      	ldr	r0, [pc, #32]	; (8001014 <prvSetupWifi+0x54>)
 8000ff2:	2113      	movs	r1, #19
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	f7ff fb2f 	bl	8000658 <sendPacket>
	swDelay(2000);
 8000ffa:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000ffe:	f7ff fae9 	bl	80005d4 <swDelay>

	// Turn on WiFi LEDs to indicate the network is setup
	LED_WIFI_PORT->ON = LED_WIFI_PINS;
 8001002:	4b05      	ldr	r3, [pc, #20]	; (8001018 <prvSetupWifi+0x58>)
 8001004:	2260      	movs	r2, #96	; 0x60
 8001006:	831a      	strh	r2, [r3, #24]
}
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	08005f8c 	.word	0x08005f8c
 8001010:	08005f90 	.word	0x08005f90
 8001014:	08005f9c 	.word	0x08005f9c
 8001018:	40020400 	.word	0x40020400

0800101c <prvConnectTask>:
 * Initial bootup task to connect to Base Station
 * 		* Connect to Base Station 		- Send Ping packet
 * 		* Wait for response 			- Receive Ack packet
 * 		* If successful					- Turn on WiFi LEDs
 *********************************************************************************************/
void prvConnectTask( void *pvParameters ) {
 800101c:	b580      	push	{r7, lr}
 800101e:	b088      	sub	sp, #32
 8001020:	af04      	add	r7, sp, #16
 8001022:	6078      	str	r0, [r7, #4]

	// Let task run infinitely
	for(;;) {

		// Wait for a Ping from an SAV
		if( process_packet ) {
 8001024:	4b1b      	ldr	r3, [pc, #108]	; (8001094 <prvConnectTask+0x78>)
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	2b00      	cmp	r3, #0
 800102a:	d032      	beq.n	8001092 <prvConnectTask+0x76>

			// Create local string to represent the packet
			char* packet = pvPortMalloc( MAX_LENGTH*sizeof(uint8_t) );
 800102c:	2010      	movs	r0, #16
 800102e:	f004 fd41 	bl	8005ab4 <pvPortMalloc>
 8001032:	60f8      	str	r0, [r7, #12]

			// Pop packet from queue
			xQueueReceive( xPacketQueue, packet, 0 );
 8001034:	4b18      	ldr	r3, [pc, #96]	; (8001098 <prvConnectTask+0x7c>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4618      	mov	r0, r3
 800103a:	68f9      	ldr	r1, [r7, #12]
 800103c:	2200      	movs	r2, #0
 800103e:	2300      	movs	r3, #0
 8001040:	f004 f868 	bl	8005114 <xQueueGenericReceive>

			// Process packet
			PacketResult packet_result = handlePacket( packet );
 8001044:	68f8      	ldr	r0, [r7, #12]
 8001046:	f7ff fcfd 	bl	8000a44 <handlePacket>
 800104a:	4603      	mov	r3, r0
 800104c:	813b      	strh	r3, [r7, #8]

			// Free variables
			vPortFree( packet );
 800104e:	68f8      	ldr	r0, [r7, #12]
 8001050:	f004 fdc8 	bl	8005be4 <vPortFree>

			if( (packet_result.result == SUCCESS) && (packet_result.type == ping) ) {
 8001054:	7a7b      	ldrb	r3, [r7, #9]
 8001056:	2b01      	cmp	r3, #1
 8001058:	d11b      	bne.n	8001092 <prvConnectTask+0x76>
 800105a:	7a3b      	ldrb	r3, [r7, #8]
 800105c:	2b01      	cmp	r3, #1
 800105e:	d118      	bne.n	8001092 <prvConnectTask+0x76>

				// Reset process_packet
				process_packet = FALSE;
 8001060:	4b0c      	ldr	r3, [pc, #48]	; (8001094 <prvConnectTask+0x78>)
 8001062:	2200      	movs	r2, #0
 8001064:	701a      	strb	r2, [r3, #0]

				// Move on to next task
				xTaskCreate( prvTrafficLightTask, "", 300 * sizeof(uint8_t), NULL, trafficLightPriority, xTrafficLightHandle );
 8001066:	4b0d      	ldr	r3, [pc, #52]	; (800109c <prvConnectTask+0x80>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	2201      	movs	r2, #1
 800106c:	9200      	str	r2, [sp, #0]
 800106e:	9301      	str	r3, [sp, #4]
 8001070:	2300      	movs	r3, #0
 8001072:	9302      	str	r3, [sp, #8]
 8001074:	2300      	movs	r3, #0
 8001076:	9303      	str	r3, [sp, #12]
 8001078:	4809      	ldr	r0, [pc, #36]	; (80010a0 <prvConnectTask+0x84>)
 800107a:	490a      	ldr	r1, [pc, #40]	; (80010a4 <prvConnectTask+0x88>)
 800107c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001080:	2300      	movs	r3, #0
 8001082:	f002 f91b 	bl	80032bc <xTaskGenericCreate>

				// Delete this task
				vTaskDelete( xConnectHandle );
 8001086:	4b08      	ldr	r3, [pc, #32]	; (80010a8 <prvConnectTask+0x8c>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	4618      	mov	r0, r3
 800108c:	f002 f9b8 	bl	8003400 <vTaskDelete>
			}
		}
	}
 8001090:	e7c8      	b.n	8001024 <prvConnectTask+0x8>
 8001092:	e7c7      	b.n	8001024 <prvConnectTask+0x8>
 8001094:	2001c1d8 	.word	0x2001c1d8
 8001098:	2001c1e0 	.word	0x2001c1e0
 800109c:	20000078 	.word	0x20000078
 80010a0:	080010ad 	.word	0x080010ad
 80010a4:	08005f88 	.word	0x08005f88
 80010a8:	20000074 	.word	0x20000074

080010ac <prvTrafficLightTask>:


/*********************************************************************************************
 * Task to setup traffic light timer to send packets
 *********************************************************************************************/
void prvTrafficLightTask( void *pvParameters ) {
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b086      	sub	sp, #24
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]

	// Setup timer to start the state machine
	// Send packet every 5 seconds
	sendTrafficLight = swTimerInit( 5000, REPEAT, prvSendTrafficLightCallback );
 80010b4:	f241 3088 	movw	r0, #5000	; 0x1388
 80010b8:	2101      	movs	r1, #1
 80010ba:	4a2e      	ldr	r2, [pc, #184]	; (8001174 <prvTrafficLightTask+0xc8>)
 80010bc:	f7ff fa12 	bl	80004e4 <swTimerInit>
 80010c0:	4602      	mov	r2, r0
 80010c2:	4b2d      	ldr	r3, [pc, #180]	; (8001178 <prvTrafficLightTask+0xcc>)
 80010c4:	601a      	str	r2, [r3, #0]

	// Initialize the first state
	light_system_state = state_1;
 80010c6:	4b2d      	ldr	r3, [pc, #180]	; (800117c <prvTrafficLightTask+0xd0>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	701a      	strb	r2, [r3, #0]

	// Initialize the transition times
	timer_NS = 25;
 80010cc:	4b2c      	ldr	r3, [pc, #176]	; (8001180 <prvTrafficLightTask+0xd4>)
 80010ce:	2219      	movs	r2, #25
 80010d0:	701a      	strb	r2, [r3, #0]
	timer_EW = 30;
 80010d2:	4b2c      	ldr	r3, [pc, #176]	; (8001184 <prvTrafficLightTask+0xd8>)
 80010d4:	221e      	movs	r2, #30
 80010d6:	701a      	strb	r2, [r3, #0]

	swTimerStart(sendTrafficLight, 0);
 80010d8:	4b27      	ldr	r3, [pc, #156]	; (8001178 <prvTrafficLightTask+0xcc>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	4618      	mov	r0, r3
 80010de:	2100      	movs	r1, #0
 80010e0:	f7ff fa1a 	bl	8000518 <swTimerStart>

	// Let task run infinitely
	for(;;) {

		// Process any incoming packets
		if( process_packet ) {
 80010e4:	4b28      	ldr	r3, [pc, #160]	; (8001188 <prvTrafficLightTask+0xdc>)
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d014      	beq.n	8001116 <prvTrafficLightTask+0x6a>
			// Create local string to represent the packet
			char* packet = pvPortMalloc( MAX_LENGTH*sizeof(uint8_t) );
 80010ec:	2010      	movs	r0, #16
 80010ee:	f004 fce1 	bl	8005ab4 <pvPortMalloc>
 80010f2:	6138      	str	r0, [r7, #16]

			// Pop packet from queue
			xQueueReceive( xPacketQueue, packet, 0 );
 80010f4:	4b25      	ldr	r3, [pc, #148]	; (800118c <prvTrafficLightTask+0xe0>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4618      	mov	r0, r3
 80010fa:	6939      	ldr	r1, [r7, #16]
 80010fc:	2200      	movs	r2, #0
 80010fe:	2300      	movs	r3, #0
 8001100:	f004 f808 	bl	8005114 <xQueueGenericReceive>

			// Process packet
			handlePacket( packet );
 8001104:	6938      	ldr	r0, [r7, #16]
 8001106:	f7ff fc9d 	bl	8000a44 <handlePacket>

			// Free variables
			vPortFree( packet );
 800110a:	6938      	ldr	r0, [r7, #16]
 800110c:	f004 fd6a 	bl	8005be4 <vPortFree>

			// Reset process_packet
			process_packet = FALSE;
 8001110:	4b1d      	ldr	r3, [pc, #116]	; (8001188 <prvTrafficLightTask+0xdc>)
 8001112:	2200      	movs	r2, #0
 8001114:	701a      	strb	r2, [r3, #0]
		}

		// Send updated traffic packets
		if( update_traffic ) {
 8001116:	4b1e      	ldr	r3, [pc, #120]	; (8001190 <prvTrafficLightTask+0xe4>)
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d028      	beq.n	8001170 <prvTrafficLightTask+0xc4>
			// Light states
			systemState current_lights = current_system_state[light_system_state];
 800111e:	4b17      	ldr	r3, [pc, #92]	; (800117c <prvTrafficLightTask+0xd0>)
 8001120:	781b      	ldrb	r3, [r3, #0]
 8001122:	461a      	mov	r2, r3
 8001124:	4b1b      	ldr	r3, [pc, #108]	; (8001194 <prvTrafficLightTask+0xe8>)
 8001126:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800112a:	60bb      	str	r3, [r7, #8]

			// Create Header
			Header* traffic_header = pvPortMalloc( sizeof(Header) );
 800112c:	2005      	movs	r0, #5
 800112e:	f004 fcc1 	bl	8005ab4 <pvPortMalloc>
 8001132:	60f8      	str	r0, [r7, #12]
			traffic_header->addr = MY_ADDR;
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	2202      	movs	r2, #2
 8001138:	705a      	strb	r2, [r3, #1]
			traffic_header->mode = allModes;
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	2200      	movs	r2, #0
 800113e:	709a      	strb	r2, [r3, #2]

			// Iterate through all SAVs
			uint8_t sav;
			for(sav=0; sav<NUMBER_SAV; sav++){
 8001140:	2300      	movs	r3, #0
 8001142:	75fb      	strb	r3, [r7, #23]
 8001144:	e00a      	b.n	800115c <prvTrafficLightTask+0xb0>
				// Check if active
				if( wifi_channel_active[sav] == TRUE ) {
 8001146:	7dfb      	ldrb	r3, [r7, #23]
 8001148:	4a13      	ldr	r2, [pc, #76]	; (8001198 <prvTrafficLightTask+0xec>)
 800114a:	5cd3      	ldrb	r3, [r2, r3]
 800114c:	2b01      	cmp	r3, #1
 800114e:	d102      	bne.n	8001156 <prvTrafficLightTask+0xaa>
					// Define destination
					traffic_header->dest = sav;
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	7dfa      	ldrb	r2, [r7, #23]
 8001154:	701a      	strb	r2, [r3, #0]
			traffic_header->addr = MY_ADDR;
			traffic_header->mode = allModes;

			// Iterate through all SAVs
			uint8_t sav;
			for(sav=0; sav<NUMBER_SAV; sav++){
 8001156:	7dfb      	ldrb	r3, [r7, #23]
 8001158:	3301      	adds	r3, #1
 800115a:	75fb      	strb	r3, [r7, #23]
 800115c:	7dfb      	ldrb	r3, [r7, #23]
 800115e:	2b01      	cmp	r3, #1
 8001160:	d9f1      	bls.n	8001146 <prvTrafficLightTask+0x9a>
//															next_light_state[current_lights.eastWest], timer_EW );
				}
			}

			// Reset flag
			update_traffic = FALSE;
 8001162:	4b0b      	ldr	r3, [pc, #44]	; (8001190 <prvTrafficLightTask+0xe4>)
 8001164:	2200      	movs	r2, #0
 8001166:	701a      	strb	r2, [r3, #0]

			// Free variables
			vPortFree( traffic_header );
 8001168:	68f8      	ldr	r0, [r7, #12]
 800116a:	f004 fd3b 	bl	8005be4 <vPortFree>
		}
	}
 800116e:	e7b9      	b.n	80010e4 <prvTrafficLightTask+0x38>
 8001170:	e7b8      	b.n	80010e4 <prvTrafficLightTask+0x38>
 8001172:	bf00      	nop
 8001174:	080001c9 	.word	0x080001c9
 8001178:	2001c1e8 	.word	0x2001c1e8
 800117c:	2001c1c8 	.word	0x2001c1c8
 8001180:	2001c1ec 	.word	0x2001c1ec
 8001184:	2001c314 	.word	0x2001c314
 8001188:	2001c1d8 	.word	0x2001c1d8
 800118c:	2001c1e0 	.word	0x2001c1e0
 8001190:	2000006c 	.word	0x2000006c
 8001194:	20000000 	.word	0x20000000
 8001198:	2001c1e4 	.word	0x2001c1e4

0800119c <vApplicationMallocFailedHook>:

/*%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
 * Functions to handle errors if they occur
 *%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% */
void vApplicationMallocFailedHook( void )
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0
	free memory available in the FreeRTOS heap.  pvPortMalloc() is called
	internally by FreeRTOS API functions that create tasks, queues, software
	timers, and semaphores.  The size of the FreeRTOS heap is set by the
	configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */

	for( ;; );
 80011a0:	e7fe      	b.n	80011a0 <vApplicationMallocFailedHook+0x4>
 80011a2:	bf00      	nop

080011a4 <vApplicationStackOverflowHook>:

/*********************************************************************************************
 * Functions to handle errors if they occur
 *********************************************************************************************/
void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
 80011ac:	6039      	str	r1, [r7, #0]
	( void ) pxTask;

	/* Run time stack overflow checking is performed if
	configconfigCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected. */
	for( ;; );
 80011ae:	e7fe      	b.n	80011ae <vApplicationStackOverflowHook+0xa>

080011b0 <vApplicationIdleHook>:

/*********************************************************************************************
 * Functions to handle errors if they occur
 *********************************************************************************************/
void vApplicationIdleHook( void )
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af00      	add	r7, sp, #0
volatile size_t xFreeStackSpace;

	/* This function is called on each cycle of the idle task.  In this case it
	does nothing useful, other than report the amout of FreeRTOS heap that
	remains unallocated. */
	xFreeStackSpace = xPortGetFreeHeapSize();
 80011b6:	f004 fd4d 	bl	8005c54 <xPortGetFreeHeapSize>
 80011ba:	4603      	mov	r3, r0
 80011bc:	607b      	str	r3, [r7, #4]

	if( xFreeStackSpace > 100 )
 80011be:	687b      	ldr	r3, [r7, #4]
		/* By now, the kernel has allocated everything it is going to, so
		if there is a lot of heap remaining unallocated then
		the value of configTOTAL_HEAP_SIZE in FreeRTOSConfig.h can be
		reduced accordingly. */
	}
}
 80011c0:	3708      	adds	r7, #8
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop

080011c8 <ledInit>:
void ADC_Configuration(void);

/*********************************************************************************************
 * Initialize LEDs
 *********************************************************************************************/
void ledInit() {
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef  GPIO_InitStructure;

	// Enable clock
	RCC_AHB1PeriphClockCmd( LED_LIGHT_NS_CLK | LED_LIGHT_EW_CLK | LED_WIFI_CLK | LED_BLUETOOTH_CLK | LED_ERROR_CLK, ENABLE);
 80011ce:	2006      	movs	r0, #6
 80011d0:	2101      	movs	r1, #1
 80011d2:	f001 f845 	bl	8002260 <RCC_AHB1PeriphClockCmd>

	// Configure GPIO
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80011d6:	2301      	movs	r3, #1
 80011d8:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80011da:	2302      	movs	r3, #2
 80011dc:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80011de:	2300      	movs	r3, #0
 80011e0:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80011e2:	2301      	movs	r3, #1
 80011e4:	71fb      	strb	r3, [r7, #7]

	GPIO_InitStructure.GPIO_Pin = LED_LIGHT_NS_PINS;
 80011e6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80011ea:	603b      	str	r3, [r7, #0]
	GPIO_Init(LED_LIGHT_NS_PORT, &GPIO_InitStructure);
 80011ec:	463b      	mov	r3, r7
 80011ee:	4819      	ldr	r0, [pc, #100]	; (8001254 <ledInit+0x8c>)
 80011f0:	4619      	mov	r1, r3
 80011f2:	f001 fb1f 	bl	8002834 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = LED_LIGHT_EW_PINS;
 80011f6:	2370      	movs	r3, #112	; 0x70
 80011f8:	603b      	str	r3, [r7, #0]
	GPIO_Init(LED_LIGHT_EW_PORT, &GPIO_InitStructure);
 80011fa:	463b      	mov	r3, r7
 80011fc:	4815      	ldr	r0, [pc, #84]	; (8001254 <ledInit+0x8c>)
 80011fe:	4619      	mov	r1, r3
 8001200:	f001 fb18 	bl	8002834 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = LED_WIFI_PINS;
 8001204:	2360      	movs	r3, #96	; 0x60
 8001206:	603b      	str	r3, [r7, #0]
	GPIO_Init(LED_WIFI_PORT, &GPIO_InitStructure);
 8001208:	463b      	mov	r3, r7
 800120a:	4813      	ldr	r0, [pc, #76]	; (8001258 <ledInit+0x90>)
 800120c:	4619      	mov	r1, r3
 800120e:	f001 fb11 	bl	8002834 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = LED_BLUETOOTH_PIN;
 8001212:	2301      	movs	r3, #1
 8001214:	603b      	str	r3, [r7, #0]
	GPIO_Init(LED_BLUETOOTH_PORT, &GPIO_InitStructure);
 8001216:	463b      	mov	r3, r7
 8001218:	480e      	ldr	r0, [pc, #56]	; (8001254 <ledInit+0x8c>)
 800121a:	4619      	mov	r1, r3
 800121c:	f001 fb0a 	bl	8002834 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = LED_ERROR_PIN;
 8001220:	2380      	movs	r3, #128	; 0x80
 8001222:	603b      	str	r3, [r7, #0]
	GPIO_Init(LED_ERROR_PORT, &GPIO_InitStructure);
 8001224:	463b      	mov	r3, r7
 8001226:	480c      	ldr	r0, [pc, #48]	; (8001258 <ledInit+0x90>)
 8001228:	4619      	mov	r1, r3
 800122a:	f001 fb03 	bl	8002834 <GPIO_Init>

	// Make sure all LEDs are off
	LED_LIGHT_NS_PORT->OFF = LED_LIGHT_NS_PINS;
 800122e:	4b09      	ldr	r3, [pc, #36]	; (8001254 <ledInit+0x8c>)
 8001230:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001234:	835a      	strh	r2, [r3, #26]
	LED_LIGHT_EW_PORT->OFF = LED_LIGHT_EW_PINS;
 8001236:	4b07      	ldr	r3, [pc, #28]	; (8001254 <ledInit+0x8c>)
 8001238:	2270      	movs	r2, #112	; 0x70
 800123a:	835a      	strh	r2, [r3, #26]
	LED_WIFI_PORT->OFF = LED_WIFI_PINS;
 800123c:	4b06      	ldr	r3, [pc, #24]	; (8001258 <ledInit+0x90>)
 800123e:	2260      	movs	r2, #96	; 0x60
 8001240:	835a      	strh	r2, [r3, #26]
	LED_BLUETOOTH_PORT->OFF = LED_BLUETOOTH_PIN;
 8001242:	4b04      	ldr	r3, [pc, #16]	; (8001254 <ledInit+0x8c>)
 8001244:	2201      	movs	r2, #1
 8001246:	835a      	strh	r2, [r3, #26]
	LED_ERROR_PORT->OFF = LED_ERROR_PIN;
 8001248:	4b03      	ldr	r3, [pc, #12]	; (8001258 <ledInit+0x90>)
 800124a:	2280      	movs	r2, #128	; 0x80
 800124c:	835a      	strh	r2, [r3, #26]
}
 800124e:	3708      	adds	r7, #8
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	40020800 	.word	0x40020800
 8001258:	40020400 	.word	0x40020400

0800125c <wifiInit>:


/*********************************************************************************************
 * Initialize WiFi USART GPIO
 *********************************************************************************************/
void wifiInit() {
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef     GPIO_InitStruct;

	// Enable clock
	RCC_AHB1PeriphClockCmd(WIFI_CLK, ENABLE);
 8001262:	2002      	movs	r0, #2
 8001264:	2101      	movs	r1, #1
 8001266:	f000 fffb 	bl	8002260 <RCC_AHB1PeriphClockCmd>

	// Set Pins to alternate function
	GPIO_PinAFConfig(WIFI_PORT, WIFI_TX_PINSOURCE, WIFI_AF);
 800126a:	480f      	ldr	r0, [pc, #60]	; (80012a8 <wifiInit+0x4c>)
 800126c:	210a      	movs	r1, #10
 800126e:	2207      	movs	r2, #7
 8001270:	f001 fc4e 	bl	8002b10 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(WIFI_PORT, WIFI_RX_PINSOURCE, WIFI_AF);
 8001274:	480c      	ldr	r0, [pc, #48]	; (80012a8 <wifiInit+0x4c>)
 8001276:	210b      	movs	r1, #11
 8001278:	2207      	movs	r2, #7
 800127a:	f001 fc49 	bl	8002b10 <GPIO_PinAFConfig>

	// Initialize pins as alternating function
	GPIO_InitStruct.GPIO_Pin = WIFI_TX_PIN | WIFI_RX_PIN;
 800127e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001282:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8001284:	2302      	movs	r3, #2
 8001286:	713b      	strb	r3, [r7, #4]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8001288:	2300      	movs	r3, #0
 800128a:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 800128c:	2301      	movs	r3, #1
 800128e:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 8001290:	2303      	movs	r3, #3
 8001292:	717b      	strb	r3, [r7, #5]
	GPIO_Init(WIFI_PORT, &GPIO_InitStruct);
 8001294:	463b      	mov	r3, r7
 8001296:	4804      	ldr	r0, [pc, #16]	; (80012a8 <wifiInit+0x4c>)
 8001298:	4619      	mov	r1, r3
 800129a:	f001 facb 	bl	8002834 <GPIO_Init>

	wifiConfig();
 800129e:	f000 f805 	bl	80012ac <wifiConfig>
}
 80012a2:	3708      	adds	r7, #8
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	40020400 	.word	0x40020400

080012ac <wifiConfig>:


/*********************************************************************************************
 * Initialize WiFi USART
 *********************************************************************************************/
void wifiConfig() {
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b086      	sub	sp, #24
 80012b0:	af00      	add	r7, sp, #0
	USART_InitTypeDef USART_InitStruct;
	NVIC_InitTypeDef NVIC_InitStruct;

	// Enable clock
	RCC_APB1PeriphClockCmd(WIFI_USART_CLK, ENABLE);
 80012b2:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80012b6:	2101      	movs	r1, #1
 80012b8:	f001 f82c 	bl	8002314 <RCC_APB1PeriphClockCmd>

	// Initialize USART
	USART_InitStruct.USART_BaudRate = WIFI_USART_BAUD;
 80012bc:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80012c0:	60bb      	str	r3, [r7, #8]
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80012c2:	2300      	movs	r3, #0
 80012c4:	82bb      	strh	r3, [r7, #20]
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx;
 80012c6:	230c      	movs	r3, #12
 80012c8:	827b      	strh	r3, [r7, #18]
	USART_InitStruct.USART_Parity = USART_Parity_No;
 80012ca:	2300      	movs	r3, #0
 80012cc:	823b      	strh	r3, [r7, #16]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;
 80012ce:	2300      	movs	r3, #0
 80012d0:	81fb      	strh	r3, [r7, #14]
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;
 80012d2:	2300      	movs	r3, #0
 80012d4:	81bb      	strh	r3, [r7, #12]
	USART_Cmd(WIFI_USART, ENABLE);
 80012d6:	480f      	ldr	r0, [pc, #60]	; (8001314 <wifiConfig+0x68>)
 80012d8:	2101      	movs	r1, #1
 80012da:	f000 f9bd 	bl	8001658 <USART_Cmd>
	USART_Init(WIFI_USART, &USART_InitStruct);
 80012de:	f107 0308 	add.w	r3, r7, #8
 80012e2:	480c      	ldr	r0, [pc, #48]	; (8001314 <wifiConfig+0x68>)
 80012e4:	4619      	mov	r1, r3
 80012e6:	f000 f8a1 	bl	800142c <USART_Init>

	// Enable RX interrupt
	USART_ITConfig(WIFI_USART, USART_IT_RXNE, ENABLE);
 80012ea:	480a      	ldr	r0, [pc, #40]	; (8001314 <wifiConfig+0x68>)
 80012ec:	f240 5125 	movw	r1, #1317	; 0x525
 80012f0:	2201      	movs	r2, #1
 80012f2:	f000 fbd5 	bl	8001aa0 <USART_ITConfig>

	// Initialize NVIC
	NVIC_InitStruct.NVIC_IRQChannel = WIFI_USART_IRQ;
 80012f6:	2327      	movs	r3, #39	; 0x27
 80012f8:	713b      	strb	r3, [r7, #4]
	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 80012fa:	2301      	movs	r3, #1
 80012fc:	71fb      	strb	r3, [r7, #7]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = 0;
 80012fe:	2300      	movs	r3, #0
 8001300:	717b      	strb	r3, [r7, #5]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0;
 8001302:	2300      	movs	r3, #0
 8001304:	71bb      	strb	r3, [r7, #6]
	NVIC_Init(&NVIC_InitStruct);
 8001306:	1d3b      	adds	r3, r7, #4
 8001308:	4618      	mov	r0, r3
 800130a:	f001 fc59 	bl	8002bc0 <NVIC_Init>
}
 800130e:	3718      	adds	r7, #24
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}
 8001314:	40004800 	.word	0x40004800

08001318 <USART_DeInit>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 8001320:	687a      	ldr	r2, [r7, #4]
 8001322:	4b3a      	ldr	r3, [pc, #232]	; (800140c <USART_DeInit+0xf4>)
 8001324:	429a      	cmp	r2, r3
 8001326:	d108      	bne.n	800133a <USART_DeInit+0x22>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8001328:	2010      	movs	r0, #16
 800132a:	2101      	movs	r1, #1
 800132c:	f001 f8a6 	bl	800247c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8001330:	2010      	movs	r0, #16
 8001332:	2100      	movs	r1, #0
 8001334:	f001 f8a2 	bl	800247c <RCC_APB2PeriphResetCmd>
 8001338:	e065      	b.n	8001406 <USART_DeInit+0xee>
  }
  else if (USARTx == USART2)
 800133a:	687a      	ldr	r2, [r7, #4]
 800133c:	4b34      	ldr	r3, [pc, #208]	; (8001410 <USART_DeInit+0xf8>)
 800133e:	429a      	cmp	r2, r3
 8001340:	d10a      	bne.n	8001358 <USART_DeInit+0x40>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8001342:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001346:	2101      	movs	r1, #1
 8001348:	f001 f87a 	bl	8002440 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 800134c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001350:	2100      	movs	r1, #0
 8001352:	f001 f875 	bl	8002440 <RCC_APB1PeriphResetCmd>
 8001356:	e056      	b.n	8001406 <USART_DeInit+0xee>
  }
  else if (USARTx == USART3)
 8001358:	687a      	ldr	r2, [r7, #4]
 800135a:	4b2e      	ldr	r3, [pc, #184]	; (8001414 <USART_DeInit+0xfc>)
 800135c:	429a      	cmp	r2, r3
 800135e:	d10a      	bne.n	8001376 <USART_DeInit+0x5e>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8001360:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001364:	2101      	movs	r1, #1
 8001366:	f001 f86b 	bl	8002440 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 800136a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800136e:	2100      	movs	r1, #0
 8001370:	f001 f866 	bl	8002440 <RCC_APB1PeriphResetCmd>
 8001374:	e047      	b.n	8001406 <USART_DeInit+0xee>
  }    
  else if (USARTx == UART4)
 8001376:	687a      	ldr	r2, [r7, #4]
 8001378:	4b27      	ldr	r3, [pc, #156]	; (8001418 <USART_DeInit+0x100>)
 800137a:	429a      	cmp	r2, r3
 800137c:	d10a      	bne.n	8001394 <USART_DeInit+0x7c>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 800137e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8001382:	2101      	movs	r1, #1
 8001384:	f001 f85c 	bl	8002440 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8001388:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800138c:	2100      	movs	r1, #0
 800138e:	f001 f857 	bl	8002440 <RCC_APB1PeriphResetCmd>
 8001392:	e038      	b.n	8001406 <USART_DeInit+0xee>
  }
  else if (USARTx == UART5)
 8001394:	687a      	ldr	r2, [r7, #4]
 8001396:	4b21      	ldr	r3, [pc, #132]	; (800141c <USART_DeInit+0x104>)
 8001398:	429a      	cmp	r2, r3
 800139a:	d10a      	bne.n	80013b2 <USART_DeInit+0x9a>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 800139c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80013a0:	2101      	movs	r1, #1
 80013a2:	f001 f84d 	bl	8002440 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 80013a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80013aa:	2100      	movs	r1, #0
 80013ac:	f001 f848 	bl	8002440 <RCC_APB1PeriphResetCmd>
 80013b0:	e029      	b.n	8001406 <USART_DeInit+0xee>
  }  
  else if (USARTx == USART6)
 80013b2:	687a      	ldr	r2, [r7, #4]
 80013b4:	4b1a      	ldr	r3, [pc, #104]	; (8001420 <USART_DeInit+0x108>)
 80013b6:	429a      	cmp	r2, r3
 80013b8:	d108      	bne.n	80013cc <USART_DeInit+0xb4>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
 80013ba:	2020      	movs	r0, #32
 80013bc:	2101      	movs	r1, #1
 80013be:	f001 f85d 	bl	800247c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
 80013c2:	2020      	movs	r0, #32
 80013c4:	2100      	movs	r1, #0
 80013c6:	f001 f859 	bl	800247c <RCC_APB2PeriphResetCmd>
 80013ca:	e01c      	b.n	8001406 <USART_DeInit+0xee>
  }
  else if (USARTx == UART7)
 80013cc:	687a      	ldr	r2, [r7, #4]
 80013ce:	4b15      	ldr	r3, [pc, #84]	; (8001424 <USART_DeInit+0x10c>)
 80013d0:	429a      	cmp	r2, r3
 80013d2:	d10a      	bne.n	80013ea <USART_DeInit+0xd2>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART7, ENABLE);
 80013d4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80013d8:	2101      	movs	r1, #1
 80013da:	f001 f831 	bl	8002440 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART7, DISABLE);
 80013de:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80013e2:	2100      	movs	r1, #0
 80013e4:	f001 f82c 	bl	8002440 <RCC_APB1PeriphResetCmd>
 80013e8:	e00d      	b.n	8001406 <USART_DeInit+0xee>
  }     
  else
  {
    if (USARTx == UART8)
 80013ea:	687a      	ldr	r2, [r7, #4]
 80013ec:	4b0e      	ldr	r3, [pc, #56]	; (8001428 <USART_DeInit+0x110>)
 80013ee:	429a      	cmp	r2, r3
 80013f0:	d109      	bne.n	8001406 <USART_DeInit+0xee>
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, ENABLE);
 80013f2:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 80013f6:	2101      	movs	r1, #1
 80013f8:	f001 f822 	bl	8002440 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, DISABLE);
 80013fc:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8001400:	2100      	movs	r1, #0
 8001402:	f001 f81d 	bl	8002440 <RCC_APB1PeriphResetCmd>
    }
  }
}
 8001406:	3708      	adds	r7, #8
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	40011000 	.word	0x40011000
 8001410:	40004400 	.word	0x40004400
 8001414:	40004800 	.word	0x40004800
 8001418:	40004c00 	.word	0x40004c00
 800141c:	40005000 	.word	0x40005000
 8001420:	40011400 	.word	0x40011400
 8001424:	40007800 	.word	0x40007800
 8001428:	40007c00 	.word	0x40007c00

0800142c <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b08a      	sub	sp, #40	; 0x28
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
 8001434:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8001436:	2300      	movs	r3, #0
 8001438:	627b      	str	r3, [r7, #36]	; 0x24
 800143a:	2300      	movs	r3, #0
 800143c:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 800143e:	2300      	movs	r3, #0
 8001440:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8001442:	2300      	movs	r3, #0
 8001444:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	8a1b      	ldrh	r3, [r3, #16]
 800144a:	b29b      	uxth	r3, r3
 800144c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 800144e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001450:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001454:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	88db      	ldrh	r3, [r3, #6]
 800145a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800145c:	4313      	orrs	r3, r2
 800145e:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001462:	b29a      	uxth	r2, r3
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	899b      	ldrh	r3, [r3, #12]
 800146c:	b29b      	uxth	r3, r3
 800146e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8001470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001472:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001476:	f023 030c 	bic.w	r3, r3, #12
 800147a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	889a      	ldrh	r2, [r3, #4]
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	891b      	ldrh	r3, [r3, #8]
 8001484:	4313      	orrs	r3, r2
 8001486:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	895b      	ldrh	r3, [r3, #10]

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800148c:	4313      	orrs	r3, r2
 800148e:	b29b      	uxth	r3, r3
 8001490:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001492:	4313      	orrs	r3, r2
 8001494:	627b      	str	r3, [r7, #36]	; 0x24
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8001496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001498:	b29a      	uxth	r2, r3
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	8a9b      	ldrh	r3, [r3, #20]
 80014a2:	b29b      	uxth	r3, r3
 80014a4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 80014a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80014ac:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	899b      	ldrh	r3, [r3, #12]
 80014b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80014b4:	4313      	orrs	r3, r2
 80014b6:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80014b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ba:	b29a      	uxth	r2, r3
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80014c0:	f107 0308 	add.w	r3, r7, #8
 80014c4:	4618      	mov	r0, r3
 80014c6:	f000 fdb7 	bl	8002038 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 80014ca:	687a      	ldr	r2, [r7, #4]
 80014cc:	4b31      	ldr	r3, [pc, #196]	; (8001594 <USART_Init+0x168>)
 80014ce:	429a      	cmp	r2, r3
 80014d0:	d003      	beq.n	80014da <USART_Init+0xae>
 80014d2:	687a      	ldr	r2, [r7, #4]
 80014d4:	4b30      	ldr	r3, [pc, #192]	; (8001598 <USART_Init+0x16c>)
 80014d6:	429a      	cmp	r2, r3
 80014d8:	d102      	bne.n	80014e0 <USART_Init+0xb4>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80014da:	697b      	ldr	r3, [r7, #20]
 80014dc:	623b      	str	r3, [r7, #32]
 80014de:	e001      	b.n	80014e4 <USART_Init+0xb8>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80014e0:	693b      	ldr	r3, [r7, #16]
 80014e2:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	899b      	ldrh	r3, [r3, #12]
 80014e8:	b29b      	uxth	r3, r3
 80014ea:	b29b      	uxth	r3, r3
 80014ec:	b21b      	sxth	r3, r3
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	da0c      	bge.n	800150c <USART_Init+0xe0>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 80014f2:	6a3a      	ldr	r2, [r7, #32]
 80014f4:	4613      	mov	r3, r2
 80014f6:	009b      	lsls	r3, r3, #2
 80014f8:	4413      	add	r3, r2
 80014fa:	009a      	lsls	r2, r3, #2
 80014fc:	441a      	add	r2, r3
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	005b      	lsls	r3, r3, #1
 8001504:	fbb2 f3f3 	udiv	r3, r2, r3
 8001508:	61fb      	str	r3, [r7, #28]
 800150a:	e00b      	b.n	8001524 <USART_Init+0xf8>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 800150c:	6a3a      	ldr	r2, [r7, #32]
 800150e:	4613      	mov	r3, r2
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	4413      	add	r3, r2
 8001514:	009a      	lsls	r2, r3, #2
 8001516:	441a      	add	r2, r3
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	009b      	lsls	r3, r3, #2
 800151e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001522:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8001524:	69fa      	ldr	r2, [r7, #28]
 8001526:	4b1d      	ldr	r3, [pc, #116]	; (800159c <USART_Init+0x170>)
 8001528:	fba3 1302 	umull	r1, r3, r3, r2
 800152c:	095b      	lsrs	r3, r3, #5
 800152e:	011b      	lsls	r3, r3, #4
 8001530:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8001532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001534:	091b      	lsrs	r3, r3, #4
 8001536:	2264      	movs	r2, #100	; 0x64
 8001538:	fb02 f303 	mul.w	r3, r2, r3
 800153c:	69fa      	ldr	r2, [r7, #28]
 800153e:	1ad3      	subs	r3, r2, r3
 8001540:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	899b      	ldrh	r3, [r3, #12]
 8001546:	b29b      	uxth	r3, r3
 8001548:	b29b      	uxth	r3, r3
 800154a:	b21b      	sxth	r3, r3
 800154c:	2b00      	cmp	r3, #0
 800154e:	da0d      	bge.n	800156c <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8001550:	69bb      	ldr	r3, [r7, #24]
 8001552:	00db      	lsls	r3, r3, #3
 8001554:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8001558:	4b10      	ldr	r3, [pc, #64]	; (800159c <USART_Init+0x170>)
 800155a:	fba3 1302 	umull	r1, r3, r3, r2
 800155e:	095b      	lsrs	r3, r3, #5
 8001560:	f003 0307 	and.w	r3, r3, #7
 8001564:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001566:	4313      	orrs	r3, r2
 8001568:	627b      	str	r3, [r7, #36]	; 0x24
 800156a:	e00c      	b.n	8001586 <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 800156c:	69bb      	ldr	r3, [r7, #24]
 800156e:	011b      	lsls	r3, r3, #4
 8001570:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8001574:	4b09      	ldr	r3, [pc, #36]	; (800159c <USART_Init+0x170>)
 8001576:	fba3 1302 	umull	r1, r3, r3, r2
 800157a:	095b      	lsrs	r3, r3, #5
 800157c:	f003 030f 	and.w	r3, r3, #15
 8001580:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001582:	4313      	orrs	r3, r2
 8001584:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8001586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001588:	b29a      	uxth	r2, r3
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	811a      	strh	r2, [r3, #8]
}
 800158e:	3728      	adds	r7, #40	; 0x28
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	40011000 	.word	0x40011000
 8001598:	40011400 	.word	0x40011400
 800159c:	51eb851f 	.word	0x51eb851f

080015a0 <USART_StructInit>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80015ae:	601a      	str	r2, [r3, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2200      	movs	r2, #0
 80015b4:	809a      	strh	r2, [r3, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2200      	movs	r2, #0
 80015ba:	80da      	strh	r2, [r3, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	2200      	movs	r2, #0
 80015c0:	811a      	strh	r2, [r3, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	220c      	movs	r2, #12
 80015c6:	815a      	strh	r2, [r3, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2200      	movs	r2, #0
 80015cc:	819a      	strh	r2, [r3, #12]
}
 80015ce:	370c      	adds	r7, #12
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr

080015d8 <USART_ClockInit>:
  *         contains the configuration information for the specified  USART peripheral.
  * @note   The Smart Card and Synchronous modes are not available for UART4 and UART5.    
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 80015d8:	b480      	push	{r7}
 80015da:	b085      	sub	sp, #20
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
 80015e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00;
 80015e2:	2300      	movs	r3, #0
 80015e4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	8a1b      	ldrh	r3, [r3, #16]
 80015ea:	b29b      	uxth	r3, r3
 80015ec:	60fb      	str	r3, [r7, #12]
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)CR2_CLOCK_CLEAR_MASK);
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80015f4:	60fb      	str	r3, [r7, #12]
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	881a      	ldrh	r2, [r3, #0]
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	885b      	ldrh	r3, [r3, #2]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 80015fe:	4313      	orrs	r3, r2
 8001600:	b29a      	uxth	r2, r3
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	889b      	ldrh	r3, [r3, #4]
 8001606:	4313      	orrs	r3, r2
 8001608:	b29a      	uxth	r2, r3
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	88db      	ldrh	r3, [r3, #6]
 800160e:	4313      	orrs	r3, r2
 8001610:	b29b      	uxth	r3, r3
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 8001612:	68fa      	ldr	r2, [r7, #12]
 8001614:	4313      	orrs	r3, r2
 8001616:	60fb      	str	r3, [r7, #12]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	b29a      	uxth	r2, r3
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	821a      	strh	r2, [r3, #16]
}
 8001620:	3714      	adds	r7, #20
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop

0800162c <USART_ClockStructInit>:
  * @param  USART_ClockInitStruct: pointer to a USART_ClockInitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 800162c:	b480      	push	{r7}
 800162e:	b083      	sub	sp, #12
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	2200      	movs	r2, #0
 8001638:	801a      	strh	r2, [r3, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	2200      	movs	r2, #0
 800163e:	805a      	strh	r2, [r3, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2200      	movs	r2, #0
 8001644:	809a      	strh	r2, [r3, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2200      	movs	r2, #0
 800164a:	80da      	strh	r2, [r3, #6]
}
 800164c:	370c      	adds	r7, #12
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop

08001658 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001658:	b480      	push	{r7}
 800165a:	b083      	sub	sp, #12
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
 8001660:	460b      	mov	r3, r1
 8001662:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001664:	78fb      	ldrb	r3, [r7, #3]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d008      	beq.n	800167c <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	899b      	ldrh	r3, [r3, #12]
 800166e:	b29b      	uxth	r3, r3
 8001670:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001674:	b29a      	uxth	r2, r3
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	819a      	strh	r2, [r3, #12]
 800167a:	e007      	b.n	800168c <USART_Cmd+0x34>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	899b      	ldrh	r3, [r3, #12]
 8001680:	b29b      	uxth	r3, r3
 8001682:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001686:	b29a      	uxth	r2, r3
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	819a      	strh	r2, [r3, #12]
  }
}
 800168c:	370c      	adds	r7, #12
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop

08001698 <USART_SetPrescaler>:
  * @param  USART_Prescaler: specifies the prescaler clock. 
  * @note   The function is used for IrDA mode with UART4 and UART5.   
  * @retval None
  */
void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler)
{ 
 8001698:	b480      	push	{r7}
 800169a:	b083      	sub	sp, #12
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
 80016a0:	460b      	mov	r3, r1
 80016a2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= USART_GTPR_GT;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	8b1b      	ldrh	r3, [r3, #24]
 80016a8:	b29b      	uxth	r3, r3
 80016aa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80016ae:	b29a      	uxth	r2, r3
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	831a      	strh	r2, [r3, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	8b1b      	ldrh	r3, [r3, #24]
 80016b8:	b29a      	uxth	r2, r3
 80016ba:	78fb      	ldrb	r3, [r7, #3]
 80016bc:	b29b      	uxth	r3, r3
 80016be:	4313      	orrs	r3, r2
 80016c0:	b29a      	uxth	r2, r3
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	831a      	strh	r2, [r3, #24]
}
 80016c6:	370c      	adds	r7, #12
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr

080016d0 <USART_OverSampling8Cmd>:
  * @param  NewState: new state of the USART 8x oversampling mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b083      	sub	sp, #12
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
 80016d8:	460b      	mov	r3, r1
 80016da:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80016dc:	78fb      	ldrb	r3, [r7, #3]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d00a      	beq.n	80016f8 <USART_OverSampling8Cmd+0x28>
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_OVER8;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	899b      	ldrh	r3, [r3, #12]
 80016e6:	b29b      	uxth	r3, r3
 80016e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80016ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80016f0:	b29a      	uxth	r2, r3
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	819a      	strh	r2, [r3, #12]
 80016f6:	e007      	b.n	8001708 <USART_OverSampling8Cmd+0x38>
  }
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_OVER8);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	899b      	ldrh	r3, [r3, #12]
 80016fc:	b29b      	uxth	r3, r3
 80016fe:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001702:	b29a      	uxth	r2, r3
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	819a      	strh	r2, [r3, #12]
  }
}  
 8001708:	370c      	adds	r7, #12
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop

08001714 <USART_OneBitMethodCmd>:
  * @param  NewState: new state of the USART one bit sampling method.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	460b      	mov	r3, r1
 800171e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001720:	78fb      	ldrb	r3, [r7, #3]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d008      	beq.n	8001738 <USART_OneBitMethodCmd+0x24>
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_ONEBIT;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	8a9b      	ldrh	r3, [r3, #20]
 800172a:	b29b      	uxth	r3, r3
 800172c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001730:	b29a      	uxth	r2, r3
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	829a      	strh	r2, [r3, #20]
 8001736:	e007      	b.n	8001748 <USART_OneBitMethodCmd+0x34>
  }
  else
  {
    /* Disable the one bit method by clearing the ONEBITE bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_ONEBIT);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	8a9b      	ldrh	r3, [r3, #20]
 800173c:	b29b      	uxth	r3, r3
 800173e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001742:	b29a      	uxth	r2, r3
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	829a      	strh	r2, [r3, #20]
  }
}
 8001748:	370c      	adds	r7, #12
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr
 8001752:	bf00      	nop

08001754 <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
 800175c:	460b      	mov	r3, r1
 800175e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8001760:	887b      	ldrh	r3, [r7, #2]
 8001762:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001766:	b29a      	uxth	r2, r3
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	809a      	strh	r2, [r3, #4]
}
 800176c:	370c      	adds	r7, #12
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop

08001778 <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8001778:	b480      	push	{r7}
 800177a:	b083      	sub	sp, #12
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	889b      	ldrh	r3, [r3, #4]
 8001784:	b29b      	uxth	r3, r3
 8001786:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800178a:	b29b      	uxth	r3, r3
}
 800178c:	4618      	mov	r0, r3
 800178e:	370c      	adds	r7, #12
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr

08001798 <USART_SetAddress>:
  *         UART peripheral.
  * @param  USART_Address: Indicates the address of the USART node.
  * @retval None
  */
void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address)
{
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	460b      	mov	r3, r1
 80017a2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_ADD);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	8a1b      	ldrh	r3, [r3, #16]
 80017a8:	b29b      	uxth	r3, r3
 80017aa:	f023 030f 	bic.w	r3, r3, #15
 80017ae:	b29a      	uxth	r2, r3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	821a      	strh	r2, [r3, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	8a1b      	ldrh	r3, [r3, #16]
 80017b8:	b29a      	uxth	r2, r3
 80017ba:	78fb      	ldrb	r3, [r7, #3]
 80017bc:	b29b      	uxth	r3, r3
 80017be:	4313      	orrs	r3, r2
 80017c0:	b29a      	uxth	r2, r3
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	821a      	strh	r2, [r3, #16]
}
 80017c6:	370c      	adds	r7, #12
 80017c8:	46bd      	mov	sp, r7
 80017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ce:	4770      	bx	lr

080017d0 <USART_ReceiverWakeUpCmd>:
  * @param  NewState: new state of the USART mute mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ReceiverWakeUpCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b083      	sub	sp, #12
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
 80017d8:	460b      	mov	r3, r1
 80017da:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 80017dc:	78fb      	ldrb	r3, [r7, #3]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d008      	beq.n	80017f4 <USART_ReceiverWakeUpCmd+0x24>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_RWU;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	899b      	ldrh	r3, [r3, #12]
 80017e6:	b29b      	uxth	r3, r3
 80017e8:	f043 0302 	orr.w	r3, r3, #2
 80017ec:	b29a      	uxth	r2, r3
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	819a      	strh	r2, [r3, #12]
 80017f2:	e007      	b.n	8001804 <USART_ReceiverWakeUpCmd+0x34>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_RWU);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	899b      	ldrh	r3, [r3, #12]
 80017f8:	b29b      	uxth	r3, r3
 80017fa:	f023 0302 	bic.w	r3, r3, #2
 80017fe:	b29a      	uxth	r2, r3
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	819a      	strh	r2, [r3, #12]
  }
}
 8001804:	370c      	adds	r7, #12
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop

08001810 <USART_WakeUpConfig>:
  *            @arg USART_WakeUp_IdleLine: WakeUp by an idle line detection
  *            @arg USART_WakeUp_AddressMark: WakeUp by an address mark
  * @retval None
  */
void USART_WakeUpConfig(USART_TypeDef* USARTx, uint16_t USART_WakeUp)
{
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
 8001818:	460b      	mov	r3, r1
 800181a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_WAKE);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	899b      	ldrh	r3, [r3, #12]
 8001820:	b29b      	uxth	r3, r3
 8001822:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001826:	b29a      	uxth	r2, r3
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	819a      	strh	r2, [r3, #12]
  USARTx->CR1 |= USART_WakeUp;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	899b      	ldrh	r3, [r3, #12]
 8001830:	b29a      	uxth	r2, r3
 8001832:	887b      	ldrh	r3, [r7, #2]
 8001834:	4313      	orrs	r3, r2
 8001836:	b29a      	uxth	r2, r3
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	819a      	strh	r2, [r3, #12]
}
 800183c:	370c      	adds	r7, #12
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr
 8001846:	bf00      	nop

08001848 <USART_LINBreakDetectLengthConfig>:
  *            @arg USART_LINBreakDetectLength_10b: 10-bit break detection
  *            @arg USART_LINBreakDetectLength_11b: 11-bit break detection
  * @retval None
  */
void USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, uint16_t USART_LINBreakDetectLength)
{
 8001848:	b480      	push	{r7}
 800184a:	b083      	sub	sp, #12
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
 8001850:	460b      	mov	r3, r1
 8001852:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LBDL);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	8a1b      	ldrh	r3, [r3, #16]
 8001858:	b29b      	uxth	r3, r3
 800185a:	f023 0320 	bic.w	r3, r3, #32
 800185e:	b29a      	uxth	r2, r3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	821a      	strh	r2, [r3, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	8a1b      	ldrh	r3, [r3, #16]
 8001868:	b29a      	uxth	r2, r3
 800186a:	887b      	ldrh	r3, [r7, #2]
 800186c:	4313      	orrs	r3, r2
 800186e:	b29a      	uxth	r2, r3
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	821a      	strh	r2, [r3, #16]
}
 8001874:	370c      	adds	r7, #12
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop

08001880 <USART_LINCmd>:
  * @param  NewState: new state of the USART LIN mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	460b      	mov	r3, r1
 800188a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800188c:	78fb      	ldrb	r3, [r7, #3]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d008      	beq.n	80018a4 <USART_LINCmd+0x24>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= USART_CR2_LINEN;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	8a1b      	ldrh	r3, [r3, #16]
 8001896:	b29b      	uxth	r3, r3
 8001898:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800189c:	b29a      	uxth	r2, r3
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	821a      	strh	r2, [r3, #16]
 80018a2:	e007      	b.n	80018b4 <USART_LINCmd+0x34>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LINEN);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	8a1b      	ldrh	r3, [r3, #16]
 80018a8:	b29b      	uxth	r3, r3
 80018aa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80018ae:	b29a      	uxth	r2, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	821a      	strh	r2, [r3, #16]
  }
}
 80018b4:	370c      	adds	r7, #12
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop

080018c0 <USART_SendBreak>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval None
  */
void USART_SendBreak(USART_TypeDef* USARTx)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= USART_CR1_SBK;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	899b      	ldrh	r3, [r3, #12]
 80018cc:	b29b      	uxth	r3, r3
 80018ce:	f043 0301 	orr.w	r3, r3, #1
 80018d2:	b29a      	uxth	r2, r3
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	819a      	strh	r2, [r3, #12]
}
 80018d8:	370c      	adds	r7, #12
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr
 80018e2:	bf00      	nop

080018e4 <USART_HalfDuplexCmd>:
  * @param  NewState: new state of the USART Communication.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b083      	sub	sp, #12
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
 80018ec:	460b      	mov	r3, r1
 80018ee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80018f0:	78fb      	ldrb	r3, [r7, #3]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d008      	beq.n	8001908 <USART_HalfDuplexCmd+0x24>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_HDSEL;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	8a9b      	ldrh	r3, [r3, #20]
 80018fa:	b29b      	uxth	r3, r3
 80018fc:	f043 0308 	orr.w	r3, r3, #8
 8001900:	b29a      	uxth	r2, r3
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	829a      	strh	r2, [r3, #20]
 8001906:	e007      	b.n	8001918 <USART_HalfDuplexCmd+0x34>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_HDSEL);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	8a9b      	ldrh	r3, [r3, #20]
 800190c:	b29b      	uxth	r3, r3
 800190e:	f023 0308 	bic.w	r3, r3, #8
 8001912:	b29a      	uxth	r2, r3
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	829a      	strh	r2, [r3, #20]
  }
}
 8001918:	370c      	adds	r7, #12
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr
 8001922:	bf00      	nop

08001924 <USART_SetGuardTime>:
  *         UART peripheral.
  * @param  USART_GuardTime: specifies the guard time.   
  * @retval None
  */
void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime)
{    
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
 800192c:	460b      	mov	r3, r1
 800192e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= USART_GTPR_PSC;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	8b1b      	ldrh	r3, [r3, #24]
 8001934:	b29b      	uxth	r3, r3
 8001936:	b2db      	uxtb	r3, r3
 8001938:	b29a      	uxth	r2, r3
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	831a      	strh	r2, [r3, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	8b1b      	ldrh	r3, [r3, #24]
 8001942:	b29a      	uxth	r2, r3
 8001944:	78fb      	ldrb	r3, [r7, #3]
 8001946:	b29b      	uxth	r3, r3
 8001948:	021b      	lsls	r3, r3, #8
 800194a:	b29b      	uxth	r3, r3
 800194c:	4313      	orrs	r3, r2
 800194e:	b29a      	uxth	r2, r3
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	831a      	strh	r2, [r3, #24]
}
 8001954:	370c      	adds	r7, #12
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr
 800195e:	bf00      	nop

08001960 <USART_SmartCardCmd>:
  * @param  NewState: new state of the Smart Card mode.
  *          This parameter can be: ENABLE or DISABLE.      
  * @retval None
  */
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
 8001968:	460b      	mov	r3, r1
 800196a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800196c:	78fb      	ldrb	r3, [r7, #3]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d008      	beq.n	8001984 <USART_SmartCardCmd+0x24>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_SCEN;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	8a9b      	ldrh	r3, [r3, #20]
 8001976:	b29b      	uxth	r3, r3
 8001978:	f043 0320 	orr.w	r3, r3, #32
 800197c:	b29a      	uxth	r2, r3
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	829a      	strh	r2, [r3, #20]
 8001982:	e007      	b.n	8001994 <USART_SmartCardCmd+0x34>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_SCEN);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	8a9b      	ldrh	r3, [r3, #20]
 8001988:	b29b      	uxth	r3, r3
 800198a:	f023 0320 	bic.w	r3, r3, #32
 800198e:	b29a      	uxth	r2, r3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	829a      	strh	r2, [r3, #20]
  }
}
 8001994:	370c      	adds	r7, #12
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop

080019a0 <USART_SmartCardNACKCmd>:
  * @param  NewState: new state of the NACK transmission.
  *          This parameter can be: ENABLE or DISABLE.  
  * @retval None
  */
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80019a0:	b480      	push	{r7}
 80019a2:	b083      	sub	sp, #12
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
 80019a8:	460b      	mov	r3, r1
 80019aa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80019ac:	78fb      	ldrb	r3, [r7, #3]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d008      	beq.n	80019c4 <USART_SmartCardNACKCmd+0x24>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_NACK;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	8a9b      	ldrh	r3, [r3, #20]
 80019b6:	b29b      	uxth	r3, r3
 80019b8:	f043 0310 	orr.w	r3, r3, #16
 80019bc:	b29a      	uxth	r2, r3
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	829a      	strh	r2, [r3, #20]
 80019c2:	e007      	b.n	80019d4 <USART_SmartCardNACKCmd+0x34>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_NACK);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	8a9b      	ldrh	r3, [r3, #20]
 80019c8:	b29b      	uxth	r3, r3
 80019ca:	f023 0310 	bic.w	r3, r3, #16
 80019ce:	b29a      	uxth	r2, r3
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	829a      	strh	r2, [r3, #20]
  }
}
 80019d4:	370c      	adds	r7, #12
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr
 80019de:	bf00      	nop

080019e0 <USART_IrDAConfig>:
  *            @arg USART_IrDAMode_LowPower
  *            @arg USART_IrDAMode_Normal
  * @retval None
  */
void USART_IrDAConfig(USART_TypeDef* USARTx, uint16_t USART_IrDAMode)
{
 80019e0:	b480      	push	{r7}
 80019e2:	b083      	sub	sp, #12
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
 80019e8:	460b      	mov	r3, r1
 80019ea:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IRLP);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	8a9b      	ldrh	r3, [r3, #20]
 80019f0:	b29b      	uxth	r3, r3
 80019f2:	f023 0304 	bic.w	r3, r3, #4
 80019f6:	b29a      	uxth	r2, r3
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	829a      	strh	r2, [r3, #20]
  USARTx->CR3 |= USART_IrDAMode;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	8a9b      	ldrh	r3, [r3, #20]
 8001a00:	b29a      	uxth	r2, r3
 8001a02:	887b      	ldrh	r3, [r7, #2]
 8001a04:	4313      	orrs	r3, r2
 8001a06:	b29a      	uxth	r2, r3
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	829a      	strh	r2, [r3, #20]
}
 8001a0c:	370c      	adds	r7, #12
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop

08001a18 <USART_IrDACmd>:
  * @param  NewState: new state of the IrDA mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	460b      	mov	r3, r1
 8001a22:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8001a24:	78fb      	ldrb	r3, [r7, #3]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d008      	beq.n	8001a3c <USART_IrDACmd+0x24>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_IREN;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	8a9b      	ldrh	r3, [r3, #20]
 8001a2e:	b29b      	uxth	r3, r3
 8001a30:	f043 0302 	orr.w	r3, r3, #2
 8001a34:	b29a      	uxth	r2, r3
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	829a      	strh	r2, [r3, #20]
 8001a3a:	e007      	b.n	8001a4c <USART_IrDACmd+0x34>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IREN);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	8a9b      	ldrh	r3, [r3, #20]
 8001a40:	b29b      	uxth	r3, r3
 8001a42:	f023 0302 	bic.w	r3, r3, #2
 8001a46:	b29a      	uxth	r2, r3
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	829a      	strh	r2, [r3, #20]
  }
}
 8001a4c:	370c      	adds	r7, #12
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop

08001a58 <USART_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *          This parameter can be: ENABLE or DISABLE.   
  * @retval None
  */
void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b083      	sub	sp, #12
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
 8001a60:	4613      	mov	r3, r2
 8001a62:	460a      	mov	r2, r1
 8001a64:	807a      	strh	r2, [r7, #2]
 8001a66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 8001a68:	787b      	ldrb	r3, [r7, #1]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d008      	beq.n	8001a80 <USART_DMACmd+0x28>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	8a9b      	ldrh	r3, [r3, #20]
 8001a72:	b29a      	uxth	r2, r3
 8001a74:	887b      	ldrh	r3, [r7, #2]
 8001a76:	4313      	orrs	r3, r2
 8001a78:	b29a      	uxth	r2, r3
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	829a      	strh	r2, [r3, #20]
 8001a7e:	e009      	b.n	8001a94 <USART_DMACmd+0x3c>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	8a9b      	ldrh	r3, [r3, #20]
 8001a84:	b29a      	uxth	r2, r3
 8001a86:	887b      	ldrh	r3, [r7, #2]
 8001a88:	43db      	mvns	r3, r3
 8001a8a:	b29b      	uxth	r3, r3
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	b29a      	uxth	r2, r3
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	829a      	strh	r2, [r3, #20]
  }
}
 8001a94:	370c      	adds	r7, #12
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop

08001aa0 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b087      	sub	sp, #28
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
 8001aa8:	4613      	mov	r3, r2
 8001aaa:	460a      	mov	r2, r1
 8001aac:	807a      	strh	r2, [r7, #2]
 8001aae:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	613b      	str	r3, [r7, #16]
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	60fb      	str	r3, [r7, #12]
 8001ab8:	2300      	movs	r3, #0
 8001aba:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8001abc:	2300      	movs	r3, #0
 8001abe:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001ac4:	887b      	ldrh	r3, [r7, #2]
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	095b      	lsrs	r3, r3, #5
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8001ace:	887b      	ldrh	r3, [r7, #2]
 8001ad0:	f003 031f 	and.w	r3, r3, #31
 8001ad4:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	2201      	movs	r2, #1
 8001ada:	fa02 f303 	lsl.w	r3, r2, r3
 8001ade:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	2b01      	cmp	r3, #1
 8001ae4:	d103      	bne.n	8001aee <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	330c      	adds	r3, #12
 8001aea:	617b      	str	r3, [r7, #20]
 8001aec:	e009      	b.n	8001b02 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8001aee:	693b      	ldr	r3, [r7, #16]
 8001af0:	2b02      	cmp	r3, #2
 8001af2:	d103      	bne.n	8001afc <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	3310      	adds	r3, #16
 8001af8:	617b      	str	r3, [r7, #20]
 8001afa:	e002      	b.n	8001b02 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	3314      	adds	r3, #20
 8001b00:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8001b02:	787b      	ldrb	r3, [r7, #1]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d006      	beq.n	8001b16 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	697a      	ldr	r2, [r7, #20]
 8001b0c:	6811      	ldr	r1, [r2, #0]
 8001b0e:	68ba      	ldr	r2, [r7, #8]
 8001b10:	430a      	orrs	r2, r1
 8001b12:	601a      	str	r2, [r3, #0]
 8001b14:	e006      	b.n	8001b24 <USART_ITConfig+0x84>
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	697a      	ldr	r2, [r7, #20]
 8001b1a:	6811      	ldr	r1, [r2, #0]
 8001b1c:	68ba      	ldr	r2, [r7, #8]
 8001b1e:	43d2      	mvns	r2, r2
 8001b20:	400a      	ands	r2, r1
 8001b22:	601a      	str	r2, [r3, #0]
  }
}
 8001b24:	371c      	adds	r7, #28
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop

08001b30 <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b085      	sub	sp, #20
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	460b      	mov	r3, r1
 8001b3a:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	881b      	ldrh	r3, [r3, #0]
 8001b44:	b29a      	uxth	r2, r3
 8001b46:	887b      	ldrh	r3, [r7, #2]
 8001b48:	4013      	ands	r3, r2
 8001b4a:	b29b      	uxth	r3, r3
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d002      	beq.n	8001b56 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8001b50:	2301      	movs	r3, #1
 8001b52:	73fb      	strb	r3, [r7, #15]
 8001b54:	e001      	b.n	8001b5a <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8001b56:	2300      	movs	r3, #0
 8001b58:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001b5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	3714      	adds	r7, #20
 8001b60:	46bd      	mov	sp, r7
 8001b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b66:	4770      	bx	lr

08001b68 <USART_ClearFlag>:
  *          (USART_SendData()).
  *   
  * @retval None
  */
void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b083      	sub	sp, #12
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
 8001b70:	460b      	mov	r3, r1
 8001b72:	807b      	strh	r3, [r7, #2]
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
       
  USARTx->SR = (uint16_t)~USART_FLAG;
 8001b74:	887b      	ldrh	r3, [r7, #2]
 8001b76:	43db      	mvns	r3, r3
 8001b78:	b29a      	uxth	r2, r3
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	801a      	strh	r2, [r3, #0]
}
 8001b7e:	370c      	adds	r7, #12
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr

08001b88 <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b087      	sub	sp, #28
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
 8001b90:	460b      	mov	r3, r1
 8001b92:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8001b94:	2300      	movs	r3, #0
 8001b96:	60fb      	str	r3, [r7, #12]
 8001b98:	2300      	movs	r3, #0
 8001b9a:	617b      	str	r3, [r7, #20]
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001ba4:	887b      	ldrh	r3, [r7, #2]
 8001ba6:	b2db      	uxtb	r3, r3
 8001ba8:	095b      	lsrs	r3, r3, #5
 8001baa:	b2db      	uxtb	r3, r3
 8001bac:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8001bae:	887b      	ldrh	r3, [r7, #2]
 8001bb0:	f003 031f 	and.w	r3, r3, #31
 8001bb4:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	2201      	movs	r2, #1
 8001bba:	fa02 f303 	lsl.w	r3, r2, r3
 8001bbe:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001bc0:	68bb      	ldr	r3, [r7, #8]
 8001bc2:	2b01      	cmp	r3, #1
 8001bc4:	d106      	bne.n	8001bd4 <USART_GetITStatus+0x4c>
  {
    itmask &= USARTx->CR1;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	899b      	ldrh	r3, [r3, #12]
 8001bca:	b29b      	uxth	r3, r3
 8001bcc:	697a      	ldr	r2, [r7, #20]
 8001bce:	4013      	ands	r3, r2
 8001bd0:	617b      	str	r3, [r7, #20]
 8001bd2:	e00f      	b.n	8001bf4 <USART_GetITStatus+0x6c>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	2b02      	cmp	r3, #2
 8001bd8:	d106      	bne.n	8001be8 <USART_GetITStatus+0x60>
  {
    itmask &= USARTx->CR2;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	8a1b      	ldrh	r3, [r3, #16]
 8001bde:	b29b      	uxth	r3, r3
 8001be0:	697a      	ldr	r2, [r7, #20]
 8001be2:	4013      	ands	r3, r2
 8001be4:	617b      	str	r3, [r7, #20]
 8001be6:	e005      	b.n	8001bf4 <USART_GetITStatus+0x6c>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	8a9b      	ldrh	r3, [r3, #20]
 8001bec:	b29b      	uxth	r3, r3
 8001bee:	697a      	ldr	r2, [r7, #20]
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8001bf4:	887b      	ldrh	r3, [r7, #2]
 8001bf6:	0a1b      	lsrs	r3, r3, #8
 8001bf8:	b29b      	uxth	r3, r3
 8001bfa:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	2201      	movs	r2, #1
 8001c00:	fa02 f303 	lsl.w	r3, r2, r3
 8001c04:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	881b      	ldrh	r3, [r3, #0]
 8001c0a:	b29b      	uxth	r3, r3
 8001c0c:	68fa      	ldr	r2, [r7, #12]
 8001c0e:	4013      	ands	r3, r2
 8001c10:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8001c12:	697b      	ldr	r3, [r7, #20]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d005      	beq.n	8001c24 <USART_GetITStatus+0x9c>
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d002      	beq.n	8001c24 <USART_GetITStatus+0x9c>
  {
    bitstatus = SET;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	74fb      	strb	r3, [r7, #19]
 8001c22:	e001      	b.n	8001c28 <USART_GetITStatus+0xa0>
  }
  else
  {
    bitstatus = RESET;
 8001c24:	2300      	movs	r3, #0
 8001c26:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8001c28:	7cfb      	ldrb	r3, [r7, #19]
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	371c      	adds	r7, #28
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr
 8001c36:	bf00      	nop

08001c38 <USART_ClearITPendingBit>:
  *          (USART_SendData()).
  *  
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b085      	sub	sp, #20
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
 8001c40:	460b      	mov	r3, r1
 8001c42:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 8001c44:	2300      	movs	r3, #0
 8001c46:	81fb      	strh	r3, [r7, #14]
 8001c48:	2300      	movs	r3, #0
 8001c4a:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
 8001c4c:	887b      	ldrh	r3, [r7, #2]
 8001c4e:	0a1b      	lsrs	r3, r3, #8
 8001c50:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8001c52:	89fb      	ldrh	r3, [r7, #14]
 8001c54:	2201      	movs	r2, #1
 8001c56:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5a:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 8001c5c:	89bb      	ldrh	r3, [r7, #12]
 8001c5e:	43db      	mvns	r3, r3
 8001c60:	b29a      	uxth	r2, r3
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	801a      	strh	r2, [r3, #0]
}
 8001c66:	3714      	adds	r7, #20
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6e:	4770      	bx	lr

08001c70 <RCC_DeInit>:
  *            - LSI, LSE and RTC clocks 
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001c74:	4b12      	ldr	r3, [pc, #72]	; (8001cc0 <RCC_DeInit+0x50>)
 8001c76:	4a12      	ldr	r2, [pc, #72]	; (8001cc0 <RCC_DeInit+0x50>)
 8001c78:	6812      	ldr	r2, [r2, #0]
 8001c7a:	f042 0201 	orr.w	r2, r2, #1
 8001c7e:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001c80:	4b0f      	ldr	r3, [pc, #60]	; (8001cc0 <RCC_DeInit+0x50>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON, PLLON and PLLI2S bits */
  RCC->CR &= (uint32_t)0xFAF6FFFF;
 8001c86:	4a0e      	ldr	r2, [pc, #56]	; (8001cc0 <RCC_DeInit+0x50>)
 8001c88:	4b0d      	ldr	r3, [pc, #52]	; (8001cc0 <RCC_DeInit+0x50>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f023 63a1 	bic.w	r3, r3, #84410368	; 0x5080000
 8001c90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c94:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001c96:	4b0a      	ldr	r3, [pc, #40]	; (8001cc0 <RCC_DeInit+0x50>)
 8001c98:	4a0a      	ldr	r2, [pc, #40]	; (8001cc4 <RCC_DeInit+0x54>)
 8001c9a:	605a      	str	r2, [r3, #4]

  /* Reset PLLI2SCFGR register */
  RCC->PLLI2SCFGR = 0x20003000;
 8001c9c:	4b08      	ldr	r3, [pc, #32]	; (8001cc0 <RCC_DeInit+0x50>)
 8001c9e:	4a0a      	ldr	r2, [pc, #40]	; (8001cc8 <RCC_DeInit+0x58>)
 8001ca0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001ca4:	4b06      	ldr	r3, [pc, #24]	; (8001cc0 <RCC_DeInit+0x50>)
 8001ca6:	4a06      	ldr	r2, [pc, #24]	; (8001cc0 <RCC_DeInit+0x50>)
 8001ca8:	6812      	ldr	r2, [r2, #0]
 8001caa:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001cae:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001cb0:	4b03      	ldr	r3, [pc, #12]	; (8001cc0 <RCC_DeInit+0x50>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	60da      	str	r2, [r3, #12]
#ifdef STM32F427X 
  /* Disable Timers clock prescalers selection */
  RCC->DCKCFGR = 0x00000000;
#endif /* STM32F427X */ 

}
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr
 8001cbe:	bf00      	nop
 8001cc0:	40023800 	.word	0x40023800
 8001cc4:	24003010 	.word	0x24003010
 8001cc8:	20003000 	.word	0x20003000

08001ccc <RCC_HSEConfig>:
  *            @arg RCC_HSE_ON: turn ON the HSE oscillator
  *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint8_t RCC_HSE)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b083      	sub	sp, #12
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 8001cd6:	4b05      	ldr	r3, [pc, #20]	; (8001cec <RCC_HSEConfig+0x20>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 8001cdc:	4b03      	ldr	r3, [pc, #12]	; (8001cec <RCC_HSEConfig+0x20>)
 8001cde:	79fa      	ldrb	r2, [r7, #7]
 8001ce0:	701a      	strb	r2, [r3, #0]
}
 8001ce2:	370c      	adds	r7, #12
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cea:	4770      	bx	lr
 8001cec:	40023802 	.word	0x40023802

08001cf0 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
  __IO uint32_t startupcounter = 0;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	71fb      	strb	r3, [r7, #7]
  FlagStatus hsestatus = RESET;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	71bb      	strb	r3, [r7, #6]
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 8001d02:	2031      	movs	r0, #49	; 0x31
 8001d04:	f000 fc92 	bl	800262c <RCC_GetFlagStatus>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	71bb      	strb	r3, [r7, #6]
    startupcounter++;
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	3301      	adds	r3, #1
 8001d10:	603b      	str	r3, [r7, #0]
  } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001d18:	d002      	beq.n	8001d20 <RCC_WaitForHSEStartUp+0x30>
 8001d1a:	79bb      	ldrb	r3, [r7, #6]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d0f0      	beq.n	8001d02 <RCC_WaitForHSEStartUp+0x12>

  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 8001d20:	2031      	movs	r0, #49	; 0x31
 8001d22:	f000 fc83 	bl	800262c <RCC_GetFlagStatus>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d002      	beq.n	8001d32 <RCC_WaitForHSEStartUp+0x42>
  {
    status = SUCCESS;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	71fb      	strb	r3, [r7, #7]
 8001d30:	e001      	b.n	8001d36 <RCC_WaitForHSEStartUp+0x46>
  }
  else
  {
    status = ERROR;
 8001d32:	2300      	movs	r3, #0
 8001d34:	71fb      	strb	r3, [r7, #7]
  }
  return (status);
 8001d36:	79fb      	ldrb	r3, [r7, #7]
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	3708      	adds	r7, #8
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}

08001d40 <RCC_AdjustHSICalibrationValue>:
  * @param  HSICalibrationValue: specifies the calibration trimming value.
  *         This parameter must be a number between 0 and 0x1F.
  * @retval None
  */
void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b085      	sub	sp, #20
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	4603      	mov	r3, r0
 8001d48:	71fb      	strb	r3, [r7, #7]
  uint32_t tmpreg = 0;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 8001d4e:	4b0a      	ldr	r3, [pc, #40]	; (8001d78 <RCC_AdjustHSICalibrationValue+0x38>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	60fb      	str	r3, [r7, #12]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= ~RCC_CR_HSITRIM;
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001d5a:	60fb      	str	r3, [r7, #12]

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 8001d5c:	79fb      	ldrb	r3, [r7, #7]
 8001d5e:	00db      	lsls	r3, r3, #3
 8001d60:	68fa      	ldr	r2, [r7, #12]
 8001d62:	4313      	orrs	r3, r2
 8001d64:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CR = tmpreg;
 8001d66:	4b04      	ldr	r3, [pc, #16]	; (8001d78 <RCC_AdjustHSICalibrationValue+0x38>)
 8001d68:	68fa      	ldr	r2, [r7, #12]
 8001d6a:	601a      	str	r2, [r3, #0]
}
 8001d6c:	3714      	adds	r7, #20
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr
 8001d76:	bf00      	nop
 8001d78:	40023800 	.word	0x40023800

08001d7c <RCC_HSICmd>:
  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
  *         clock cycles.  
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b083      	sub	sp, #12
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	4603      	mov	r3, r0
 8001d84:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 8001d86:	4b04      	ldr	r3, [pc, #16]	; (8001d98 <RCC_HSICmd+0x1c>)
 8001d88:	79fa      	ldrb	r2, [r7, #7]
 8001d8a:	601a      	str	r2, [r3, #0]
}
 8001d8c:	370c      	adds	r7, #12
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	42470000 	.word	0x42470000

08001d9c <RCC_LSEConfig>:
  *            @arg RCC_LSE_ON: turn ON the LSE oscillator
  *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_LSEConfig(uint8_t RCC_LSE)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b083      	sub	sp, #12
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	4603      	mov	r3, r0
 8001da4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8001da6:	4b0c      	ldr	r3, [pc, #48]	; (8001dd8 <RCC_LSEConfig+0x3c>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8001dac:	4b0a      	ldr	r3, [pc, #40]	; (8001dd8 <RCC_LSEConfig+0x3c>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 8001db2:	79fb      	ldrb	r3, [r7, #7]
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d002      	beq.n	8001dbe <RCC_LSEConfig+0x22>
 8001db8:	2b04      	cmp	r3, #4
 8001dba:	d004      	beq.n	8001dc6 <RCC_LSEConfig+0x2a>
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
      break;
    default:
      break;
 8001dbc:	e007      	b.n	8001dce <RCC_LSEConfig+0x32>
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 8001dbe:	4b06      	ldr	r3, [pc, #24]	; (8001dd8 <RCC_LSEConfig+0x3c>)
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	701a      	strb	r2, [r3, #0]
      break;
 8001dc4:	e003      	b.n	8001dce <RCC_LSEConfig+0x32>
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8001dc6:	4b04      	ldr	r3, [pc, #16]	; (8001dd8 <RCC_LSEConfig+0x3c>)
 8001dc8:	2205      	movs	r2, #5
 8001dca:	701a      	strb	r2, [r3, #0]
      break;
 8001dcc:	bf00      	nop
    default:
      break;
  }
}
 8001dce:	370c      	adds	r7, #12
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr
 8001dd8:	40023870 	.word	0x40023870

08001ddc <RCC_LSICmd>:
  * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
  *         clock cycles. 
  * @retval None
  */
void RCC_LSICmd(FunctionalState NewState)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b083      	sub	sp, #12
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	4603      	mov	r3, r0
 8001de4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 8001de6:	4b04      	ldr	r3, [pc, #16]	; (8001df8 <RCC_LSICmd+0x1c>)
 8001de8:	79fa      	ldrb	r2, [r7, #7]
 8001dea:	601a      	str	r2, [r3, #0]
}
 8001dec:	370c      	adds	r7, #12
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr
 8001df6:	bf00      	nop
 8001df8:	42470e80 	.word	0x42470e80

08001dfc <RCC_PLLConfig>:
  *         correctly.
  *   
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b085      	sub	sp, #20
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	60f8      	str	r0, [r7, #12]
 8001e04:	60b9      	str	r1, [r7, #8]
 8001e06:	607a      	str	r2, [r7, #4]
 8001e08:	603b      	str	r3, [r7, #0]
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 8001e0a:	4b0a      	ldr	r3, [pc, #40]	; (8001e34 <RCC_PLLConfig+0x38>)
 8001e0c:	687a      	ldr	r2, [r7, #4]
 8001e0e:	0191      	lsls	r1, r2, #6
 8001e10:	68ba      	ldr	r2, [r7, #8]
 8001e12:	4311      	orrs	r1, r2
 8001e14:	683a      	ldr	r2, [r7, #0]
 8001e16:	0852      	lsrs	r2, r2, #1
 8001e18:	3a01      	subs	r2, #1
 8001e1a:	0412      	lsls	r2, r2, #16
 8001e1c:	4311      	orrs	r1, r2
 8001e1e:	68fa      	ldr	r2, [r7, #12]
 8001e20:	4311      	orrs	r1, r2
                 (PLLQ << 24);
 8001e22:	69ba      	ldr	r2, [r7, #24]
 8001e24:	0612      	lsls	r2, r2, #24
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 8001e26:	430a      	orrs	r2, r1
 8001e28:	605a      	str	r2, [r3, #4]
                 (PLLQ << 24);
}
 8001e2a:	3714      	adds	r7, #20
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr
 8001e34:	40023800 	.word	0x40023800

08001e38 <RCC_PLLCmd>:
  * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
  * @param  NewState: new state of the main PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b083      	sub	sp, #12
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	4603      	mov	r3, r0
 8001e40:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 8001e42:	4b04      	ldr	r3, [pc, #16]	; (8001e54 <RCC_PLLCmd+0x1c>)
 8001e44:	79fa      	ldrb	r2, [r7, #7]
 8001e46:	601a      	str	r2, [r3, #0]
}
 8001e48:	370c      	adds	r7, #12
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr
 8001e52:	bf00      	nop
 8001e54:	42470060 	.word	0x42470060

08001e58 <RCC_PLLI2SConfig>:
  *         on the I2S clock frequency.
  *   
  * @retval None
  */
void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b083      	sub	sp, #12
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
 8001e60:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
  assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));

  RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 8001e62:	4b06      	ldr	r3, [pc, #24]	; (8001e7c <RCC_PLLI2SConfig+0x24>)
 8001e64:	687a      	ldr	r2, [r7, #4]
 8001e66:	0191      	lsls	r1, r2, #6
 8001e68:	683a      	ldr	r2, [r7, #0]
 8001e6a:	0712      	lsls	r2, r2, #28
 8001e6c:	430a      	orrs	r2, r1
 8001e6e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8001e72:	370c      	adds	r7, #12
 8001e74:	46bd      	mov	sp, r7
 8001e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7a:	4770      	bx	lr
 8001e7c:	40023800 	.word	0x40023800

08001e80 <RCC_PLLI2SCmd>:
  * @note   The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.  
  * @param  NewState: new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLI2SCmd(FunctionalState NewState)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	4603      	mov	r3, r0
 8001e88:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 8001e8a:	4b04      	ldr	r3, [pc, #16]	; (8001e9c <RCC_PLLI2SCmd+0x1c>)
 8001e8c:	79fa      	ldrb	r2, [r7, #7]
 8001e8e:	601a      	str	r2, [r3, #0]
}
 8001e90:	370c      	adds	r7, #12
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr
 8001e9a:	bf00      	nop
 8001e9c:	42470068 	.word	0x42470068

08001ea0 <RCC_ClockSecuritySystemCmd>:
  * @param  NewState: new state of the Clock Security System.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 8001eaa:	4b04      	ldr	r3, [pc, #16]	; (8001ebc <RCC_ClockSecuritySystemCmd+0x1c>)
 8001eac:	79fa      	ldrb	r2, [r7, #7]
 8001eae:	601a      	str	r2, [r3, #0]
}
 8001eb0:	370c      	adds	r7, #12
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb8:	4770      	bx	lr
 8001eba:	bf00      	nop
 8001ebc:	4247004c 	.word	0x4247004c

08001ec0 <RCC_MCO1Config>:
  *            @arg RCC_MCO1Div_4: division by 4 applied to MCO1 clock
  *            @arg RCC_MCO1Div_5: division by 5 applied to MCO1 clock
  * @retval None
  */
void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b085      	sub	sp, #20
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
 8001ec8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
  assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  

  tmpreg = RCC->CFGR;
 8001ece:	4b0a      	ldr	r3, [pc, #40]	; (8001ef8 <RCC_MCO1Config+0x38>)
 8001ed0:	689b      	ldr	r3, [r3, #8]
 8001ed2:	60fb      	str	r3, [r7, #12]

  /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
  tmpreg &= CFGR_MCO1_RESET_MASK;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	f023 63ec 	bic.w	r3, r3, #123731968	; 0x7600000
 8001eda:	60fb      	str	r3, [r7, #12]

  /* Select MCO1 clock source and prescaler */
  tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 8001edc:	687a      	ldr	r2, [r7, #4]
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	68fa      	ldr	r2, [r7, #12]
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 8001ee8:	4b03      	ldr	r3, [pc, #12]	; (8001ef8 <RCC_MCO1Config+0x38>)
 8001eea:	68fa      	ldr	r2, [r7, #12]
 8001eec:	609a      	str	r2, [r3, #8]
}
 8001eee:	3714      	adds	r7, #20
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr
 8001ef8:	40023800 	.word	0x40023800

08001efc <RCC_MCO2Config>:
  *            @arg RCC_MCO2Div_4: division by 4 applied to MCO2 clock
  *            @arg RCC_MCO2Div_5: division by 5 applied to MCO2 clock
  * @retval None
  */
void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b085      	sub	sp, #20
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
 8001f04:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8001f06:	2300      	movs	r3, #0
 8001f08:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
  assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
  
  tmpreg = RCC->CFGR;
 8001f0a:	4b0a      	ldr	r3, [pc, #40]	; (8001f34 <RCC_MCO2Config+0x38>)
 8001f0c:	689b      	ldr	r3, [r3, #8]
 8001f0e:	60fb      	str	r3, [r7, #12]
  
  /* Clear MCO2 and MCO2PRE[2:0] bits */
  tmpreg &= CFGR_MCO2_RESET_MASK;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8001f16:	60fb      	str	r3, [r7, #12]

  /* Select MCO2 clock source and prescaler */
  tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 8001f18:	687a      	ldr	r2, [r7, #4]
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	68fa      	ldr	r2, [r7, #12]
 8001f20:	4313      	orrs	r3, r2
 8001f22:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 8001f24:	4b03      	ldr	r3, [pc, #12]	; (8001f34 <RCC_MCO2Config+0x38>)
 8001f26:	68fa      	ldr	r2, [r7, #12]
 8001f28:	609a      	str	r2, [r3, #8]
}
 8001f2a:	3714      	adds	r7, #20
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr
 8001f34:	40023800 	.word	0x40023800

08001f38 <RCC_SYSCLKConfig>:
  *            @arg RCC_SYSCLKSource_HSE:    HSE selected as system clock source
  *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b085      	sub	sp, #20
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001f40:	2300      	movs	r3, #0
 8001f42:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8001f44:	4b09      	ldr	r3, [pc, #36]	; (8001f6c <RCC_SYSCLKConfig+0x34>)
 8001f46:	689b      	ldr	r3, [r3, #8]
 8001f48:	60fb      	str	r3, [r7, #12]

  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	f023 0303 	bic.w	r3, r3, #3
 8001f50:	60fb      	str	r3, [r7, #12]

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8001f52:	68fa      	ldr	r2, [r7, #12]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	4313      	orrs	r3, r2
 8001f58:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001f5a:	4b04      	ldr	r3, [pc, #16]	; (8001f6c <RCC_SYSCLKConfig+0x34>)
 8001f5c:	68fa      	ldr	r2, [r7, #12]
 8001f5e:	609a      	str	r2, [r3, #8]
}
 8001f60:	3714      	adds	r7, #20
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr
 8001f6a:	bf00      	nop
 8001f6c:	40023800 	.word	0x40023800

08001f70 <RCC_GetSYSCLKSource>:
  *              - 0x00: HSI used as system clock
  *              - 0x04: HSE used as system clock
  *              - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 8001f74:	4b05      	ldr	r3, [pc, #20]	; (8001f8c <RCC_GetSYSCLKSource+0x1c>)
 8001f76:	689b      	ldr	r3, [r3, #8]
 8001f78:	b2db      	uxtb	r3, r3
 8001f7a:	f003 030c 	and.w	r3, r3, #12
 8001f7e:	b2db      	uxtb	r3, r3
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr
 8001f8a:	bf00      	nop
 8001f8c:	40023800 	.word	0x40023800

08001f90 <RCC_HCLKConfig>:
  *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b085      	sub	sp, #20
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8001f9c:	4b09      	ldr	r3, [pc, #36]	; (8001fc4 <RCC_HCLKConfig+0x34>)
 8001f9e:	689b      	ldr	r3, [r3, #8]
 8001fa0:	60fb      	str	r3, [r7, #12]

  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001fa8:	60fb      	str	r3, [r7, #12]

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8001faa:	68fa      	ldr	r2, [r7, #12]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001fb2:	4b04      	ldr	r3, [pc, #16]	; (8001fc4 <RCC_HCLKConfig+0x34>)
 8001fb4:	68fa      	ldr	r2, [r7, #12]
 8001fb6:	609a      	str	r2, [r3, #8]
}
 8001fb8:	3714      	adds	r7, #20
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr
 8001fc2:	bf00      	nop
 8001fc4:	40023800 	.word	0x40023800

08001fc8 <RCC_PCLK1Config>:
  *            @arg RCC_HCLK_Div8:  APB1 clock = HCLK/8
  *            @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b085      	sub	sp, #20
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8001fd4:	4b09      	ldr	r3, [pc, #36]	; (8001ffc <RCC_PCLK1Config+0x34>)
 8001fd6:	689b      	ldr	r3, [r3, #8]
 8001fd8:	60fb      	str	r3, [r7, #12]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE1;
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001fe0:	60fb      	str	r3, [r7, #12]

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8001fe2:	68fa      	ldr	r2, [r7, #12]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001fea:	4b04      	ldr	r3, [pc, #16]	; (8001ffc <RCC_PCLK1Config+0x34>)
 8001fec:	68fa      	ldr	r2, [r7, #12]
 8001fee:	609a      	str	r2, [r3, #8]
}
 8001ff0:	3714      	adds	r7, #20
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr
 8001ffa:	bf00      	nop
 8001ffc:	40023800 	.word	0x40023800

08002000 <RCC_PCLK2Config>:
  *            @arg RCC_HCLK_Div8:  APB2 clock = HCLK/8
  *            @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
 8002000:	b480      	push	{r7}
 8002002:	b085      	sub	sp, #20
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8002008:	2300      	movs	r3, #0
 800200a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 800200c:	4b09      	ldr	r3, [pc, #36]	; (8002034 <RCC_PCLK2Config+0x34>)
 800200e:	689b      	ldr	r3, [r3, #8]
 8002010:	60fb      	str	r3, [r7, #12]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE2;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002018:	60fb      	str	r3, [r7, #12]

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	00db      	lsls	r3, r3, #3
 800201e:	68fa      	ldr	r2, [r7, #12]
 8002020:	4313      	orrs	r3, r2
 8002022:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8002024:	4b03      	ldr	r3, [pc, #12]	; (8002034 <RCC_PCLK2Config+0x34>)
 8002026:	68fa      	ldr	r2, [r7, #12]
 8002028:	609a      	str	r2, [r3, #8]
}
 800202a:	3714      	adds	r7, #20
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr
 8002034:	40023800 	.word	0x40023800

08002038 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8002038:	b480      	push	{r7}
 800203a:	b089      	sub	sp, #36	; 0x24
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8002040:	2300      	movs	r3, #0
 8002042:	61bb      	str	r3, [r7, #24]
 8002044:	2300      	movs	r3, #0
 8002046:	617b      	str	r3, [r7, #20]
 8002048:	2300      	movs	r3, #0
 800204a:	61fb      	str	r3, [r7, #28]
 800204c:	2302      	movs	r3, #2
 800204e:	613b      	str	r3, [r7, #16]
 8002050:	2300      	movs	r3, #0
 8002052:	60fb      	str	r3, [r7, #12]
 8002054:	2302      	movs	r3, #2
 8002056:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002058:	4b48      	ldr	r3, [pc, #288]	; (800217c <RCC_GetClocksFreq+0x144>)
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	f003 030c 	and.w	r3, r3, #12
 8002060:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 8002062:	69bb      	ldr	r3, [r7, #24]
 8002064:	2b04      	cmp	r3, #4
 8002066:	d007      	beq.n	8002078 <RCC_GetClocksFreq+0x40>
 8002068:	2b08      	cmp	r3, #8
 800206a:	d009      	beq.n	8002080 <RCC_GetClocksFreq+0x48>
 800206c:	2b00      	cmp	r3, #0
 800206e:	d13f      	bne.n	80020f0 <RCC_GetClocksFreq+0xb8>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	4a43      	ldr	r2, [pc, #268]	; (8002180 <RCC_GetClocksFreq+0x148>)
 8002074:	601a      	str	r2, [r3, #0]
      break;
 8002076:	e03f      	b.n	80020f8 <RCC_GetClocksFreq+0xc0>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	4a42      	ldr	r2, [pc, #264]	; (8002184 <RCC_GetClocksFreq+0x14c>)
 800207c:	601a      	str	r2, [r3, #0]
      break;
 800207e:	e03b      	b.n	80020f8 <RCC_GetClocksFreq+0xc0>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8002080:	4b3e      	ldr	r3, [pc, #248]	; (800217c <RCC_GetClocksFreq+0x144>)
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002088:	0d9b      	lsrs	r3, r3, #22
 800208a:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800208c:	4b3b      	ldr	r3, [pc, #236]	; (800217c <RCC_GetClocksFreq+0x144>)
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002094:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d00d      	beq.n	80020b8 <RCC_GetClocksFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800209c:	4a39      	ldr	r2, [pc, #228]	; (8002184 <RCC_GetClocksFreq+0x14c>)
 800209e:	68bb      	ldr	r3, [r7, #8]
 80020a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80020a4:	4b35      	ldr	r3, [pc, #212]	; (800217c <RCC_GetClocksFreq+0x144>)
 80020a6:	6859      	ldr	r1, [r3, #4]
 80020a8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80020ac:	400b      	ands	r3, r1
 80020ae:	099b      	lsrs	r3, r3, #6
 80020b0:	fb03 f302 	mul.w	r3, r3, r2
 80020b4:	61fb      	str	r3, [r7, #28]
 80020b6:	e00c      	b.n	80020d2 <RCC_GetClocksFreq+0x9a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80020b8:	4a31      	ldr	r2, [pc, #196]	; (8002180 <RCC_GetClocksFreq+0x148>)
 80020ba:	68bb      	ldr	r3, [r7, #8]
 80020bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80020c0:	4b2e      	ldr	r3, [pc, #184]	; (800217c <RCC_GetClocksFreq+0x144>)
 80020c2:	6859      	ldr	r1, [r3, #4]
 80020c4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80020c8:	400b      	ands	r3, r1
 80020ca:	099b      	lsrs	r3, r3, #6
 80020cc:	fb03 f302 	mul.w	r3, r3, r2
 80020d0:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80020d2:	4b2a      	ldr	r3, [pc, #168]	; (800217c <RCC_GetClocksFreq+0x144>)
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80020da:	0c1b      	lsrs	r3, r3, #16
 80020dc:	3301      	adds	r3, #1
 80020de:	005b      	lsls	r3, r3, #1
 80020e0:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 80020e2:	69fa      	ldr	r2, [r7, #28]
 80020e4:	693b      	ldr	r3, [r7, #16]
 80020e6:	fbb2 f2f3 	udiv	r2, r2, r3
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	601a      	str	r2, [r3, #0]
      break;
 80020ee:	e003      	b.n	80020f8 <RCC_GetClocksFreq+0xc0>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	4a23      	ldr	r2, [pc, #140]	; (8002180 <RCC_GetClocksFreq+0x148>)
 80020f4:	601a      	str	r2, [r3, #0]
      break;
 80020f6:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80020f8:	4b20      	ldr	r3, [pc, #128]	; (800217c <RCC_GetClocksFreq+0x144>)
 80020fa:	689b      	ldr	r3, [r3, #8]
 80020fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002100:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8002102:	69bb      	ldr	r3, [r7, #24]
 8002104:	091b      	lsrs	r3, r3, #4
 8002106:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8002108:	4a1f      	ldr	r2, [pc, #124]	; (8002188 <RCC_GetClocksFreq+0x150>)
 800210a:	69bb      	ldr	r3, [r7, #24]
 800210c:	4413      	add	r3, r2
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	b2db      	uxtb	r3, r3
 8002112:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	40da      	lsrs	r2, r3
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8002120:	4b16      	ldr	r3, [pc, #88]	; (800217c <RCC_GetClocksFreq+0x144>)
 8002122:	689b      	ldr	r3, [r3, #8]
 8002124:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8002128:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 800212a:	69bb      	ldr	r3, [r7, #24]
 800212c:	0a9b      	lsrs	r3, r3, #10
 800212e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8002130:	4a15      	ldr	r2, [pc, #84]	; (8002188 <RCC_GetClocksFreq+0x150>)
 8002132:	69bb      	ldr	r3, [r7, #24]
 8002134:	4413      	add	r3, r2
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	b2db      	uxtb	r3, r3
 800213a:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	685a      	ldr	r2, [r3, #4]
 8002140:	697b      	ldr	r3, [r7, #20]
 8002142:	40da      	lsrs	r2, r3
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8002148:	4b0c      	ldr	r3, [pc, #48]	; (800217c <RCC_GetClocksFreq+0x144>)
 800214a:	689b      	ldr	r3, [r3, #8]
 800214c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8002150:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8002152:	69bb      	ldr	r3, [r7, #24]
 8002154:	0b5b      	lsrs	r3, r3, #13
 8002156:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8002158:	4a0b      	ldr	r2, [pc, #44]	; (8002188 <RCC_GetClocksFreq+0x150>)
 800215a:	69bb      	ldr	r3, [r7, #24]
 800215c:	4413      	add	r3, r2
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	b2db      	uxtb	r3, r3
 8002162:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	685a      	ldr	r2, [r3, #4]
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	40da      	lsrs	r2, r3
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	60da      	str	r2, [r3, #12]
}
 8002170:	3724      	adds	r7, #36	; 0x24
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop
 800217c:	40023800 	.word	0x40023800
 8002180:	00f42400 	.word	0x00f42400
 8002184:	01312d00 	.word	0x01312d00
 8002188:	20000038 	.word	0x20000038

0800218c <RCC_RTCCLKConfig>:
  *         RTC clock source).
  *  
  * @retval None
  */
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
 800218c:	b480      	push	{r7}
 800218e:	b085      	sub	sp, #20
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8002194:	2300      	movs	r3, #0
 8002196:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800219e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80021a2:	d111      	bne.n	80021c8 <RCC_RTCCLKConfig+0x3c>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 80021a4:	4b0f      	ldr	r3, [pc, #60]	; (80021e4 <RCC_RTCCLKConfig+0x58>)
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	60fb      	str	r3, [r7, #12]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80021b0:	60fb      	str	r3, [r7, #12]

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80021b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80021bc:	68fa      	ldr	r2, [r7, #12]
 80021be:	4313      	orrs	r3, r2
 80021c0:	60fb      	str	r3, [r7, #12]

    /* Store the new value */
    RCC->CFGR = tmpreg;
 80021c2:	4b08      	ldr	r3, [pc, #32]	; (80021e4 <RCC_RTCCLKConfig+0x58>)
 80021c4:	68fa      	ldr	r2, [r7, #12]
 80021c6:	609a      	str	r2, [r3, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 80021c8:	4b06      	ldr	r3, [pc, #24]	; (80021e4 <RCC_RTCCLKConfig+0x58>)
 80021ca:	4a06      	ldr	r2, [pc, #24]	; (80021e4 <RCC_RTCCLKConfig+0x58>)
 80021cc:	6f11      	ldr	r1, [r2, #112]	; 0x70
 80021ce:	687a      	ldr	r2, [r7, #4]
 80021d0:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80021d4:	430a      	orrs	r2, r1
 80021d6:	671a      	str	r2, [r3, #112]	; 0x70
}
 80021d8:	3714      	adds	r7, #20
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr
 80021e2:	bf00      	nop
 80021e4:	40023800 	.word	0x40023800

080021e8 <RCC_RTCCLKCmd>:
  *         using the RCC_RTCCLKConfig function.
  * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b083      	sub	sp, #12
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	4603      	mov	r3, r0
 80021f0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 80021f2:	4b04      	ldr	r3, [pc, #16]	; (8002204 <RCC_RTCCLKCmd+0x1c>)
 80021f4:	79fa      	ldrb	r2, [r7, #7]
 80021f6:	601a      	str	r2, [r3, #0]
}
 80021f8:	370c      	adds	r7, #12
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr
 8002202:	bf00      	nop
 8002204:	42470e3c 	.word	0x42470e3c

08002208 <RCC_BackupResetCmd>:
  * @param  NewState: new state of the Backup domain reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
 8002208:	b480      	push	{r7}
 800220a:	b083      	sub	sp, #12
 800220c:	af00      	add	r7, sp, #0
 800220e:	4603      	mov	r3, r0
 8002210:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 8002212:	4b04      	ldr	r3, [pc, #16]	; (8002224 <RCC_BackupResetCmd+0x1c>)
 8002214:	79fa      	ldrb	r2, [r7, #7]
 8002216:	601a      	str	r2, [r3, #0]
}
 8002218:	370c      	adds	r7, #12
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	42470e40 	.word	0x42470e40

08002228 <RCC_I2SCLKConfig>:
  *            @arg RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin
  *                                        used as I2S clock source
  * @retval None
  */
void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
{
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));

  *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
 8002230:	4b03      	ldr	r3, [pc, #12]	; (8002240 <RCC_I2SCLKConfig+0x18>)
 8002232:	687a      	ldr	r2, [r7, #4]
 8002234:	601a      	str	r2, [r3, #0]
}
 8002236:	370c      	adds	r7, #12
 8002238:	46bd      	mov	sp, r7
 800223a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223e:	4770      	bx	lr
 8002240:	4247015c 	.word	0x4247015c

08002244 <RCC_TIMCLKPresConfig>:
  *                 else it is equal to [(HPRE * PPREx) / 4] if PPREx is corresponding 
  *                 to division by 8 or more.
  * @retval None
  */
void RCC_TIMCLKPresConfig(uint32_t RCC_TIMCLKPrescaler)
{
 8002244:	b480      	push	{r7}
 8002246:	b083      	sub	sp, #12
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_TIMCLK_PRESCALER(RCC_TIMCLKPrescaler));

  *(__IO uint32_t *) DCKCFGR_TIMPRE_BB = RCC_TIMCLKPrescaler;
 800224c:	4b03      	ldr	r3, [pc, #12]	; (800225c <RCC_TIMCLKPresConfig+0x18>)
 800224e:	687a      	ldr	r2, [r7, #4]
 8002250:	601a      	str	r2, [r3, #0]
  
}
 8002252:	370c      	adds	r7, #12
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr
 800225c:	424711e0 	.word	0x424711e0

08002260 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
 8002268:	460b      	mov	r3, r1
 800226a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800226c:	78fb      	ldrb	r3, [r7, #3]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d006      	beq.n	8002280 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8002272:	4b09      	ldr	r3, [pc, #36]	; (8002298 <RCC_AHB1PeriphClockCmd+0x38>)
 8002274:	4a08      	ldr	r2, [pc, #32]	; (8002298 <RCC_AHB1PeriphClockCmd+0x38>)
 8002276:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002278:	687a      	ldr	r2, [r7, #4]
 800227a:	430a      	orrs	r2, r1
 800227c:	631a      	str	r2, [r3, #48]	; 0x30
 800227e:	e006      	b.n	800228e <RCC_AHB1PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8002280:	4b05      	ldr	r3, [pc, #20]	; (8002298 <RCC_AHB1PeriphClockCmd+0x38>)
 8002282:	4a05      	ldr	r2, [pc, #20]	; (8002298 <RCC_AHB1PeriphClockCmd+0x38>)
 8002284:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002286:	687a      	ldr	r2, [r7, #4]
 8002288:	43d2      	mvns	r2, r2
 800228a:	400a      	ands	r2, r1
 800228c:	631a      	str	r2, [r3, #48]	; 0x30
  }
}
 800228e:	370c      	adds	r7, #12
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr
 8002298:	40023800 	.word	0x40023800

0800229c <RCC_AHB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	460b      	mov	r3, r1
 80022a6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80022a8:	78fb      	ldrb	r3, [r7, #3]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d006      	beq.n	80022bc <RCC_AHB2PeriphClockCmd+0x20>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 80022ae:	4b09      	ldr	r3, [pc, #36]	; (80022d4 <RCC_AHB2PeriphClockCmd+0x38>)
 80022b0:	4a08      	ldr	r2, [pc, #32]	; (80022d4 <RCC_AHB2PeriphClockCmd+0x38>)
 80022b2:	6b51      	ldr	r1, [r2, #52]	; 0x34
 80022b4:	687a      	ldr	r2, [r7, #4]
 80022b6:	430a      	orrs	r2, r1
 80022b8:	635a      	str	r2, [r3, #52]	; 0x34
 80022ba:	e006      	b.n	80022ca <RCC_AHB2PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
 80022bc:	4b05      	ldr	r3, [pc, #20]	; (80022d4 <RCC_AHB2PeriphClockCmd+0x38>)
 80022be:	4a05      	ldr	r2, [pc, #20]	; (80022d4 <RCC_AHB2PeriphClockCmd+0x38>)
 80022c0:	6b51      	ldr	r1, [r2, #52]	; 0x34
 80022c2:	687a      	ldr	r2, [r7, #4]
 80022c4:	43d2      	mvns	r2, r2
 80022c6:	400a      	ands	r2, r1
 80022c8:	635a      	str	r2, [r3, #52]	; 0x34
  }
}
 80022ca:	370c      	adds	r7, #12
 80022cc:	46bd      	mov	sp, r7
 80022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d2:	4770      	bx	lr
 80022d4:	40023800 	.word	0x40023800

080022d8 <RCC_AHB3PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
 80022e0:	460b      	mov	r3, r1
 80022e2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80022e4:	78fb      	ldrb	r3, [r7, #3]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d006      	beq.n	80022f8 <RCC_AHB3PeriphClockCmd+0x20>
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 80022ea:	4b09      	ldr	r3, [pc, #36]	; (8002310 <RCC_AHB3PeriphClockCmd+0x38>)
 80022ec:	4a08      	ldr	r2, [pc, #32]	; (8002310 <RCC_AHB3PeriphClockCmd+0x38>)
 80022ee:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80022f0:	687a      	ldr	r2, [r7, #4]
 80022f2:	430a      	orrs	r2, r1
 80022f4:	639a      	str	r2, [r3, #56]	; 0x38
 80022f6:	e006      	b.n	8002306 <RCC_AHB3PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->AHB3ENR &= ~RCC_AHB3Periph;
 80022f8:	4b05      	ldr	r3, [pc, #20]	; (8002310 <RCC_AHB3PeriphClockCmd+0x38>)
 80022fa:	4a05      	ldr	r2, [pc, #20]	; (8002310 <RCC_AHB3PeriphClockCmd+0x38>)
 80022fc:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80022fe:	687a      	ldr	r2, [r7, #4]
 8002300:	43d2      	mvns	r2, r2
 8002302:	400a      	ands	r2, r1
 8002304:	639a      	str	r2, [r3, #56]	; 0x38
  }
}
 8002306:	370c      	adds	r7, #12
 8002308:	46bd      	mov	sp, r7
 800230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230e:	4770      	bx	lr
 8002310:	40023800 	.word	0x40023800

08002314 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8002314:	b480      	push	{r7}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
 800231c:	460b      	mov	r3, r1
 800231e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002320:	78fb      	ldrb	r3, [r7, #3]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d006      	beq.n	8002334 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8002326:	4b09      	ldr	r3, [pc, #36]	; (800234c <RCC_APB1PeriphClockCmd+0x38>)
 8002328:	4a08      	ldr	r2, [pc, #32]	; (800234c <RCC_APB1PeriphClockCmd+0x38>)
 800232a:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800232c:	687a      	ldr	r2, [r7, #4]
 800232e:	430a      	orrs	r2, r1
 8002330:	641a      	str	r2, [r3, #64]	; 0x40
 8002332:	e006      	b.n	8002342 <RCC_APB1PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8002334:	4b05      	ldr	r3, [pc, #20]	; (800234c <RCC_APB1PeriphClockCmd+0x38>)
 8002336:	4a05      	ldr	r2, [pc, #20]	; (800234c <RCC_APB1PeriphClockCmd+0x38>)
 8002338:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800233a:	687a      	ldr	r2, [r7, #4]
 800233c:	43d2      	mvns	r2, r2
 800233e:	400a      	ands	r2, r1
 8002340:	641a      	str	r2, [r3, #64]	; 0x40
  }
}
 8002342:	370c      	adds	r7, #12
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr
 800234c:	40023800 	.word	0x40023800

08002350 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8002350:	b480      	push	{r7}
 8002352:	b083      	sub	sp, #12
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
 8002358:	460b      	mov	r3, r1
 800235a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800235c:	78fb      	ldrb	r3, [r7, #3]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d006      	beq.n	8002370 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8002362:	4b09      	ldr	r3, [pc, #36]	; (8002388 <RCC_APB2PeriphClockCmd+0x38>)
 8002364:	4a08      	ldr	r2, [pc, #32]	; (8002388 <RCC_APB2PeriphClockCmd+0x38>)
 8002366:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8002368:	687a      	ldr	r2, [r7, #4]
 800236a:	430a      	orrs	r2, r1
 800236c:	645a      	str	r2, [r3, #68]	; 0x44
 800236e:	e006      	b.n	800237e <RCC_APB2PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8002370:	4b05      	ldr	r3, [pc, #20]	; (8002388 <RCC_APB2PeriphClockCmd+0x38>)
 8002372:	4a05      	ldr	r2, [pc, #20]	; (8002388 <RCC_APB2PeriphClockCmd+0x38>)
 8002374:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8002376:	687a      	ldr	r2, [r7, #4]
 8002378:	43d2      	mvns	r2, r2
 800237a:	400a      	ands	r2, r1
 800237c:	645a      	str	r2, [r3, #68]	; 0x44
  }
}
 800237e:	370c      	adds	r7, #12
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr
 8002388:	40023800 	.word	0x40023800

0800238c <RCC_AHB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
 8002394:	460b      	mov	r3, r1
 8002396:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002398:	78fb      	ldrb	r3, [r7, #3]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d006      	beq.n	80023ac <RCC_AHB1PeriphResetCmd+0x20>
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 800239e:	4b09      	ldr	r3, [pc, #36]	; (80023c4 <RCC_AHB1PeriphResetCmd+0x38>)
 80023a0:	4a08      	ldr	r2, [pc, #32]	; (80023c4 <RCC_AHB1PeriphResetCmd+0x38>)
 80023a2:	6911      	ldr	r1, [r2, #16]
 80023a4:	687a      	ldr	r2, [r7, #4]
 80023a6:	430a      	orrs	r2, r1
 80023a8:	611a      	str	r2, [r3, #16]
 80023aa:	e006      	b.n	80023ba <RCC_AHB1PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 80023ac:	4b05      	ldr	r3, [pc, #20]	; (80023c4 <RCC_AHB1PeriphResetCmd+0x38>)
 80023ae:	4a05      	ldr	r2, [pc, #20]	; (80023c4 <RCC_AHB1PeriphResetCmd+0x38>)
 80023b0:	6911      	ldr	r1, [r2, #16]
 80023b2:	687a      	ldr	r2, [r7, #4]
 80023b4:	43d2      	mvns	r2, r2
 80023b6:	400a      	ands	r2, r1
 80023b8:	611a      	str	r2, [r3, #16]
  }
}
 80023ba:	370c      	adds	r7, #12
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr
 80023c4:	40023800 	.word	0x40023800

080023c8 <RCC_AHB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b083      	sub	sp, #12
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	460b      	mov	r3, r1
 80023d2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80023d4:	78fb      	ldrb	r3, [r7, #3]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d006      	beq.n	80023e8 <RCC_AHB2PeriphResetCmd+0x20>
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 80023da:	4b09      	ldr	r3, [pc, #36]	; (8002400 <RCC_AHB2PeriphResetCmd+0x38>)
 80023dc:	4a08      	ldr	r2, [pc, #32]	; (8002400 <RCC_AHB2PeriphResetCmd+0x38>)
 80023de:	6951      	ldr	r1, [r2, #20]
 80023e0:	687a      	ldr	r2, [r7, #4]
 80023e2:	430a      	orrs	r2, r1
 80023e4:	615a      	str	r2, [r3, #20]
 80023e6:	e006      	b.n	80023f6 <RCC_AHB2PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 80023e8:	4b05      	ldr	r3, [pc, #20]	; (8002400 <RCC_AHB2PeriphResetCmd+0x38>)
 80023ea:	4a05      	ldr	r2, [pc, #20]	; (8002400 <RCC_AHB2PeriphResetCmd+0x38>)
 80023ec:	6951      	ldr	r1, [r2, #20]
 80023ee:	687a      	ldr	r2, [r7, #4]
 80023f0:	43d2      	mvns	r2, r2
 80023f2:	400a      	ands	r2, r1
 80023f4:	615a      	str	r2, [r3, #20]
  }
}
 80023f6:	370c      	adds	r7, #12
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr
 8002400:	40023800 	.word	0x40023800

08002404 <RCC_AHB3PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
 800240c:	460b      	mov	r3, r1
 800240e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002410:	78fb      	ldrb	r3, [r7, #3]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d006      	beq.n	8002424 <RCC_AHB3PeriphResetCmd+0x20>
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 8002416:	4b09      	ldr	r3, [pc, #36]	; (800243c <RCC_AHB3PeriphResetCmd+0x38>)
 8002418:	4a08      	ldr	r2, [pc, #32]	; (800243c <RCC_AHB3PeriphResetCmd+0x38>)
 800241a:	6991      	ldr	r1, [r2, #24]
 800241c:	687a      	ldr	r2, [r7, #4]
 800241e:	430a      	orrs	r2, r1
 8002420:	619a      	str	r2, [r3, #24]
 8002422:	e006      	b.n	8002432 <RCC_AHB3PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 8002424:	4b05      	ldr	r3, [pc, #20]	; (800243c <RCC_AHB3PeriphResetCmd+0x38>)
 8002426:	4a05      	ldr	r2, [pc, #20]	; (800243c <RCC_AHB3PeriphResetCmd+0x38>)
 8002428:	6991      	ldr	r1, [r2, #24]
 800242a:	687a      	ldr	r2, [r7, #4]
 800242c:	43d2      	mvns	r2, r2
 800242e:	400a      	ands	r2, r1
 8002430:	619a      	str	r2, [r3, #24]
  }
}
 8002432:	370c      	adds	r7, #12
 8002434:	46bd      	mov	sp, r7
 8002436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243a:	4770      	bx	lr
 800243c:	40023800 	.word	0x40023800

08002440 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
 8002448:	460b      	mov	r3, r1
 800244a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800244c:	78fb      	ldrb	r3, [r7, #3]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d006      	beq.n	8002460 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8002452:	4b09      	ldr	r3, [pc, #36]	; (8002478 <RCC_APB1PeriphResetCmd+0x38>)
 8002454:	4a08      	ldr	r2, [pc, #32]	; (8002478 <RCC_APB1PeriphResetCmd+0x38>)
 8002456:	6a11      	ldr	r1, [r2, #32]
 8002458:	687a      	ldr	r2, [r7, #4]
 800245a:	430a      	orrs	r2, r1
 800245c:	621a      	str	r2, [r3, #32]
 800245e:	e006      	b.n	800246e <RCC_APB1PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8002460:	4b05      	ldr	r3, [pc, #20]	; (8002478 <RCC_APB1PeriphResetCmd+0x38>)
 8002462:	4a05      	ldr	r2, [pc, #20]	; (8002478 <RCC_APB1PeriphResetCmd+0x38>)
 8002464:	6a11      	ldr	r1, [r2, #32]
 8002466:	687a      	ldr	r2, [r7, #4]
 8002468:	43d2      	mvns	r2, r2
 800246a:	400a      	ands	r2, r1
 800246c:	621a      	str	r2, [r3, #32]
  }
}
 800246e:	370c      	adds	r7, #12
 8002470:	46bd      	mov	sp, r7
 8002472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002476:	4770      	bx	lr
 8002478:	40023800 	.word	0x40023800

0800247c <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 800247c:	b480      	push	{r7}
 800247e:	b083      	sub	sp, #12
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
 8002484:	460b      	mov	r3, r1
 8002486:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002488:	78fb      	ldrb	r3, [r7, #3]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d006      	beq.n	800249c <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 800248e:	4b09      	ldr	r3, [pc, #36]	; (80024b4 <RCC_APB2PeriphResetCmd+0x38>)
 8002490:	4a08      	ldr	r2, [pc, #32]	; (80024b4 <RCC_APB2PeriphResetCmd+0x38>)
 8002492:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8002494:	687a      	ldr	r2, [r7, #4]
 8002496:	430a      	orrs	r2, r1
 8002498:	625a      	str	r2, [r3, #36]	; 0x24
 800249a:	e006      	b.n	80024aa <RCC_APB2PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 800249c:	4b05      	ldr	r3, [pc, #20]	; (80024b4 <RCC_APB2PeriphResetCmd+0x38>)
 800249e:	4a05      	ldr	r2, [pc, #20]	; (80024b4 <RCC_APB2PeriphResetCmd+0x38>)
 80024a0:	6a51      	ldr	r1, [r2, #36]	; 0x24
 80024a2:	687a      	ldr	r2, [r7, #4]
 80024a4:	43d2      	mvns	r2, r2
 80024a6:	400a      	ands	r2, r1
 80024a8:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 80024aa:	370c      	adds	r7, #12
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr
 80024b4:	40023800 	.word	0x40023800

080024b8 <RCC_AHB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b083      	sub	sp, #12
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
 80024c0:	460b      	mov	r3, r1
 80024c2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80024c4:	78fb      	ldrb	r3, [r7, #3]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d006      	beq.n	80024d8 <RCC_AHB1PeriphClockLPModeCmd+0x20>
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 80024ca:	4b09      	ldr	r3, [pc, #36]	; (80024f0 <RCC_AHB1PeriphClockLPModeCmd+0x38>)
 80024cc:	4a08      	ldr	r2, [pc, #32]	; (80024f0 <RCC_AHB1PeriphClockLPModeCmd+0x38>)
 80024ce:	6d11      	ldr	r1, [r2, #80]	; 0x50
 80024d0:	687a      	ldr	r2, [r7, #4]
 80024d2:	430a      	orrs	r2, r1
 80024d4:	651a      	str	r2, [r3, #80]	; 0x50
 80024d6:	e006      	b.n	80024e6 <RCC_AHB1PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 80024d8:	4b05      	ldr	r3, [pc, #20]	; (80024f0 <RCC_AHB1PeriphClockLPModeCmd+0x38>)
 80024da:	4a05      	ldr	r2, [pc, #20]	; (80024f0 <RCC_AHB1PeriphClockLPModeCmd+0x38>)
 80024dc:	6d11      	ldr	r1, [r2, #80]	; 0x50
 80024de:	687a      	ldr	r2, [r7, #4]
 80024e0:	43d2      	mvns	r2, r2
 80024e2:	400a      	ands	r2, r1
 80024e4:	651a      	str	r2, [r3, #80]	; 0x50
  }
}
 80024e6:	370c      	adds	r7, #12
 80024e8:	46bd      	mov	sp, r7
 80024ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ee:	4770      	bx	lr
 80024f0:	40023800 	.word	0x40023800

080024f4 <RCC_AHB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	460b      	mov	r3, r1
 80024fe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002500:	78fb      	ldrb	r3, [r7, #3]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d006      	beq.n	8002514 <RCC_AHB2PeriphClockLPModeCmd+0x20>
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 8002506:	4b09      	ldr	r3, [pc, #36]	; (800252c <RCC_AHB2PeriphClockLPModeCmd+0x38>)
 8002508:	4a08      	ldr	r2, [pc, #32]	; (800252c <RCC_AHB2PeriphClockLPModeCmd+0x38>)
 800250a:	6d51      	ldr	r1, [r2, #84]	; 0x54
 800250c:	687a      	ldr	r2, [r7, #4]
 800250e:	430a      	orrs	r2, r1
 8002510:	655a      	str	r2, [r3, #84]	; 0x54
 8002512:	e006      	b.n	8002522 <RCC_AHB2PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 8002514:	4b05      	ldr	r3, [pc, #20]	; (800252c <RCC_AHB2PeriphClockLPModeCmd+0x38>)
 8002516:	4a05      	ldr	r2, [pc, #20]	; (800252c <RCC_AHB2PeriphClockLPModeCmd+0x38>)
 8002518:	6d51      	ldr	r1, [r2, #84]	; 0x54
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	43d2      	mvns	r2, r2
 800251e:	400a      	ands	r2, r1
 8002520:	655a      	str	r2, [r3, #84]	; 0x54
  }
}
 8002522:	370c      	adds	r7, #12
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr
 800252c:	40023800 	.word	0x40023800

08002530 <RCC_AHB3PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8002530:	b480      	push	{r7}
 8002532:	b083      	sub	sp, #12
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	460b      	mov	r3, r1
 800253a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800253c:	78fb      	ldrb	r3, [r7, #3]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d006      	beq.n	8002550 <RCC_AHB3PeriphClockLPModeCmd+0x20>
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 8002542:	4b09      	ldr	r3, [pc, #36]	; (8002568 <RCC_AHB3PeriphClockLPModeCmd+0x38>)
 8002544:	4a08      	ldr	r2, [pc, #32]	; (8002568 <RCC_AHB3PeriphClockLPModeCmd+0x38>)
 8002546:	6d91      	ldr	r1, [r2, #88]	; 0x58
 8002548:	687a      	ldr	r2, [r7, #4]
 800254a:	430a      	orrs	r2, r1
 800254c:	659a      	str	r2, [r3, #88]	; 0x58
 800254e:	e006      	b.n	800255e <RCC_AHB3PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 8002550:	4b05      	ldr	r3, [pc, #20]	; (8002568 <RCC_AHB3PeriphClockLPModeCmd+0x38>)
 8002552:	4a05      	ldr	r2, [pc, #20]	; (8002568 <RCC_AHB3PeriphClockLPModeCmd+0x38>)
 8002554:	6d91      	ldr	r1, [r2, #88]	; 0x58
 8002556:	687a      	ldr	r2, [r7, #4]
 8002558:	43d2      	mvns	r2, r2
 800255a:	400a      	ands	r2, r1
 800255c:	659a      	str	r2, [r3, #88]	; 0x58
  }
}
 800255e:	370c      	adds	r7, #12
 8002560:	46bd      	mov	sp, r7
 8002562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002566:	4770      	bx	lr
 8002568:	40023800 	.word	0x40023800

0800256c <RCC_APB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
 8002574:	460b      	mov	r3, r1
 8002576:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002578:	78fb      	ldrb	r3, [r7, #3]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d006      	beq.n	800258c <RCC_APB1PeriphClockLPModeCmd+0x20>
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 800257e:	4b09      	ldr	r3, [pc, #36]	; (80025a4 <RCC_APB1PeriphClockLPModeCmd+0x38>)
 8002580:	4a08      	ldr	r2, [pc, #32]	; (80025a4 <RCC_APB1PeriphClockLPModeCmd+0x38>)
 8002582:	6e11      	ldr	r1, [r2, #96]	; 0x60
 8002584:	687a      	ldr	r2, [r7, #4]
 8002586:	430a      	orrs	r2, r1
 8002588:	661a      	str	r2, [r3, #96]	; 0x60
 800258a:	e006      	b.n	800259a <RCC_APB1PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->APB1LPENR &= ~RCC_APB1Periph;
 800258c:	4b05      	ldr	r3, [pc, #20]	; (80025a4 <RCC_APB1PeriphClockLPModeCmd+0x38>)
 800258e:	4a05      	ldr	r2, [pc, #20]	; (80025a4 <RCC_APB1PeriphClockLPModeCmd+0x38>)
 8002590:	6e11      	ldr	r1, [r2, #96]	; 0x60
 8002592:	687a      	ldr	r2, [r7, #4]
 8002594:	43d2      	mvns	r2, r2
 8002596:	400a      	ands	r2, r1
 8002598:	661a      	str	r2, [r3, #96]	; 0x60
  }
}
 800259a:	370c      	adds	r7, #12
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr
 80025a4:	40023800 	.word	0x40023800

080025a8 <RCC_APB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b083      	sub	sp, #12
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
 80025b0:	460b      	mov	r3, r1
 80025b2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80025b4:	78fb      	ldrb	r3, [r7, #3]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d006      	beq.n	80025c8 <RCC_APB2PeriphClockLPModeCmd+0x20>
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 80025ba:	4b09      	ldr	r3, [pc, #36]	; (80025e0 <RCC_APB2PeriphClockLPModeCmd+0x38>)
 80025bc:	4a08      	ldr	r2, [pc, #32]	; (80025e0 <RCC_APB2PeriphClockLPModeCmd+0x38>)
 80025be:	6e51      	ldr	r1, [r2, #100]	; 0x64
 80025c0:	687a      	ldr	r2, [r7, #4]
 80025c2:	430a      	orrs	r2, r1
 80025c4:	665a      	str	r2, [r3, #100]	; 0x64
 80025c6:	e006      	b.n	80025d6 <RCC_APB2PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->APB2LPENR &= ~RCC_APB2Periph;
 80025c8:	4b05      	ldr	r3, [pc, #20]	; (80025e0 <RCC_APB2PeriphClockLPModeCmd+0x38>)
 80025ca:	4a05      	ldr	r2, [pc, #20]	; (80025e0 <RCC_APB2PeriphClockLPModeCmd+0x38>)
 80025cc:	6e51      	ldr	r1, [r2, #100]	; 0x64
 80025ce:	687a      	ldr	r2, [r7, #4]
 80025d0:	43d2      	mvns	r2, r2
 80025d2:	400a      	ands	r2, r1
 80025d4:	665a      	str	r2, [r3, #100]	; 0x64
  }
}
 80025d6:	370c      	adds	r7, #12
 80025d8:	46bd      	mov	sp, r7
 80025da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025de:	4770      	bx	lr
 80025e0:	40023800 	.word	0x40023800

080025e4 <RCC_ITConfig>:
  * @param  NewState: new state of the specified RCC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	4602      	mov	r2, r0
 80025ec:	460b      	mov	r3, r1
 80025ee:	71fa      	strb	r2, [r7, #7]
 80025f0:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80025f2:	79bb      	ldrb	r3, [r7, #6]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d008      	beq.n	800260a <RCC_ITConfig+0x26>
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 80025f8:	4b0b      	ldr	r3, [pc, #44]	; (8002628 <RCC_ITConfig+0x44>)
 80025fa:	4a0b      	ldr	r2, [pc, #44]	; (8002628 <RCC_ITConfig+0x44>)
 80025fc:	7812      	ldrb	r2, [r2, #0]
 80025fe:	b2d1      	uxtb	r1, r2
 8002600:	79fa      	ldrb	r2, [r7, #7]
 8002602:	430a      	orrs	r2, r1
 8002604:	b2d2      	uxtb	r2, r2
 8002606:	701a      	strb	r2, [r3, #0]
 8002608:	e009      	b.n	800261e <RCC_ITConfig+0x3a>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 800260a:	4b07      	ldr	r3, [pc, #28]	; (8002628 <RCC_ITConfig+0x44>)
 800260c:	4a06      	ldr	r2, [pc, #24]	; (8002628 <RCC_ITConfig+0x44>)
 800260e:	7812      	ldrb	r2, [r2, #0]
 8002610:	b2d1      	uxtb	r1, r2
 8002612:	79fa      	ldrb	r2, [r7, #7]
 8002614:	43d2      	mvns	r2, r2
 8002616:	b2d2      	uxtb	r2, r2
 8002618:	400a      	ands	r2, r1
 800261a:	b2d2      	uxtb	r2, r2
 800261c:	701a      	strb	r2, [r3, #0]
  }
}
 800261e:	370c      	adds	r7, #12
 8002620:	46bd      	mov	sp, r7
 8002622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002626:	4770      	bx	lr
 8002628:	4002380d 	.word	0x4002380d

0800262c <RCC_GetFlagStatus>:
  *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *            @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 800262c:	b480      	push	{r7}
 800262e:	b087      	sub	sp, #28
 8002630:	af00      	add	r7, sp, #0
 8002632:	4603      	mov	r3, r0
 8002634:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 8002636:	2300      	movs	r3, #0
 8002638:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 800263a:	2300      	movs	r3, #0
 800263c:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 800263e:	2300      	movs	r3, #0
 8002640:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8002642:	79fb      	ldrb	r3, [r7, #7]
 8002644:	095b      	lsrs	r3, r3, #5
 8002646:	b2db      	uxtb	r3, r3
 8002648:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	2b01      	cmp	r3, #1
 800264e:	d103      	bne.n	8002658 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 8002650:	4b12      	ldr	r3, [pc, #72]	; (800269c <RCC_GetFlagStatus+0x70>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	617b      	str	r3, [r7, #20]
 8002656:	e009      	b.n	800266c <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	2b02      	cmp	r3, #2
 800265c:	d103      	bne.n	8002666 <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 800265e:	4b0f      	ldr	r3, [pc, #60]	; (800269c <RCC_GetFlagStatus+0x70>)
 8002660:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002662:	617b      	str	r3, [r7, #20]
 8002664:	e002      	b.n	800266c <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8002666:	4b0d      	ldr	r3, [pc, #52]	; (800269c <RCC_GetFlagStatus+0x70>)
 8002668:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800266a:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 800266c:	79fb      	ldrb	r3, [r7, #7]
 800266e:	f003 031f 	and.w	r3, r3, #31
 8002672:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	697a      	ldr	r2, [r7, #20]
 8002678:	fa22 f303 	lsr.w	r3, r2, r3
 800267c:	f003 0301 	and.w	r3, r3, #1
 8002680:	2b00      	cmp	r3, #0
 8002682:	d002      	beq.n	800268a <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 8002684:	2301      	movs	r3, #1
 8002686:	74fb      	strb	r3, [r7, #19]
 8002688:	e001      	b.n	800268e <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 800268a:	2300      	movs	r3, #0
 800268c:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 800268e:	7cfb      	ldrb	r3, [r7, #19]
}
 8002690:	4618      	mov	r0, r3
 8002692:	371c      	adds	r7, #28
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr
 800269c:	40023800 	.word	0x40023800

080026a0 <RCC_ClearFlag>:
  *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
  * @param  None
  * @retval None
  */
void RCC_ClearFlag(void)
{
 80026a0:	b480      	push	{r7}
 80026a2:	af00      	add	r7, sp, #0
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
 80026a4:	4b04      	ldr	r3, [pc, #16]	; (80026b8 <RCC_ClearFlag+0x18>)
 80026a6:	4a04      	ldr	r2, [pc, #16]	; (80026b8 <RCC_ClearFlag+0x18>)
 80026a8:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80026aa:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80026ae:	675a      	str	r2, [r3, #116]	; 0x74
}
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr
 80026b8:	40023800 	.word	0x40023800

080026bc <RCC_GetITStatus>:
  *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt             
  *            @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval The new state of RCC_IT (SET or RESET).
  */
ITStatus RCC_GetITStatus(uint8_t RCC_IT)
{
 80026bc:	b480      	push	{r7}
 80026be:	b085      	sub	sp, #20
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	4603      	mov	r3, r0
 80026c4:	71fb      	strb	r3, [r7, #7]
  ITStatus bitstatus = RESET;
 80026c6:	2300      	movs	r3, #0
 80026c8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 80026ca:	4b09      	ldr	r3, [pc, #36]	; (80026f0 <RCC_GetITStatus+0x34>)
 80026cc:	68da      	ldr	r2, [r3, #12]
 80026ce:	79fb      	ldrb	r3, [r7, #7]
 80026d0:	4013      	ands	r3, r2
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d002      	beq.n	80026dc <RCC_GetITStatus+0x20>
  {
    bitstatus = SET;
 80026d6:	2301      	movs	r3, #1
 80026d8:	73fb      	strb	r3, [r7, #15]
 80026da:	e001      	b.n	80026e0 <RCC_GetITStatus+0x24>
  }
  else
  {
    bitstatus = RESET;
 80026dc:	2300      	movs	r3, #0
 80026de:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the RCC_IT status */
  return  bitstatus;
 80026e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3714      	adds	r7, #20
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr
 80026ee:	bf00      	nop
 80026f0:	40023800 	.word	0x40023800

080026f4 <RCC_ClearITPendingBit>:
  *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
  *            @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval None
  */
void RCC_ClearITPendingBit(uint8_t RCC_IT)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b083      	sub	sp, #12
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	4603      	mov	r3, r0
 80026fc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 80026fe:	4b04      	ldr	r3, [pc, #16]	; (8002710 <RCC_ClearITPendingBit+0x1c>)
 8002700:	79fa      	ldrb	r2, [r7, #7]
 8002702:	701a      	strb	r2, [r3, #0]
}
 8002704:	370c      	adds	r7, #12
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr
 800270e:	bf00      	nop
 8002710:	4002380e 	.word	0x4002380e

08002714 <GPIO_DeInit>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for 
  *                STM32F40xx/41xx and STM32F427x/437x devices. 
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b082      	sub	sp, #8
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
 800271c:	687a      	ldr	r2, [r7, #4]
 800271e:	4b3c      	ldr	r3, [pc, #240]	; (8002810 <GPIO_DeInit+0xfc>)
 8002720:	429a      	cmp	r2, r3
 8002722:	d108      	bne.n	8002736 <GPIO_DeInit+0x22>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8002724:	2001      	movs	r0, #1
 8002726:	2101      	movs	r1, #1
 8002728:	f7ff fe30 	bl	800238c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
 800272c:	2001      	movs	r0, #1
 800272e:	2100      	movs	r1, #0
 8002730:	f7ff fe2c 	bl	800238c <RCC_AHB1PeriphResetCmd>
 8002734:	e068      	b.n	8002808 <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOB)
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	4b36      	ldr	r3, [pc, #216]	; (8002814 <GPIO_DeInit+0x100>)
 800273a:	429a      	cmp	r2, r3
 800273c:	d108      	bne.n	8002750 <GPIO_DeInit+0x3c>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 800273e:	2002      	movs	r0, #2
 8002740:	2101      	movs	r1, #1
 8002742:	f7ff fe23 	bl	800238c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 8002746:	2002      	movs	r0, #2
 8002748:	2100      	movs	r1, #0
 800274a:	f7ff fe1f 	bl	800238c <RCC_AHB1PeriphResetCmd>
 800274e:	e05b      	b.n	8002808 <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOC)
 8002750:	687a      	ldr	r2, [r7, #4]
 8002752:	4b31      	ldr	r3, [pc, #196]	; (8002818 <GPIO_DeInit+0x104>)
 8002754:	429a      	cmp	r2, r3
 8002756:	d108      	bne.n	800276a <GPIO_DeInit+0x56>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8002758:	2004      	movs	r0, #4
 800275a:	2101      	movs	r1, #1
 800275c:	f7ff fe16 	bl	800238c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
 8002760:	2004      	movs	r0, #4
 8002762:	2100      	movs	r1, #0
 8002764:	f7ff fe12 	bl	800238c <RCC_AHB1PeriphResetCmd>
 8002768:	e04e      	b.n	8002808 <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOD)
 800276a:	687a      	ldr	r2, [r7, #4]
 800276c:	4b2b      	ldr	r3, [pc, #172]	; (800281c <GPIO_DeInit+0x108>)
 800276e:	429a      	cmp	r2, r3
 8002770:	d108      	bne.n	8002784 <GPIO_DeInit+0x70>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8002772:	2008      	movs	r0, #8
 8002774:	2101      	movs	r1, #1
 8002776:	f7ff fe09 	bl	800238c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
 800277a:	2008      	movs	r0, #8
 800277c:	2100      	movs	r1, #0
 800277e:	f7ff fe05 	bl	800238c <RCC_AHB1PeriphResetCmd>
 8002782:	e041      	b.n	8002808 <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOE)
 8002784:	687a      	ldr	r2, [r7, #4]
 8002786:	4b26      	ldr	r3, [pc, #152]	; (8002820 <GPIO_DeInit+0x10c>)
 8002788:	429a      	cmp	r2, r3
 800278a:	d108      	bne.n	800279e <GPIO_DeInit+0x8a>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 800278c:	2010      	movs	r0, #16
 800278e:	2101      	movs	r1, #1
 8002790:	f7ff fdfc 	bl	800238c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
 8002794:	2010      	movs	r0, #16
 8002796:	2100      	movs	r1, #0
 8002798:	f7ff fdf8 	bl	800238c <RCC_AHB1PeriphResetCmd>
 800279c:	e034      	b.n	8002808 <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOF)
 800279e:	687a      	ldr	r2, [r7, #4]
 80027a0:	4b20      	ldr	r3, [pc, #128]	; (8002824 <GPIO_DeInit+0x110>)
 80027a2:	429a      	cmp	r2, r3
 80027a4:	d108      	bne.n	80027b8 <GPIO_DeInit+0xa4>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 80027a6:	2020      	movs	r0, #32
 80027a8:	2101      	movs	r1, #1
 80027aa:	f7ff fdef 	bl	800238c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
 80027ae:	2020      	movs	r0, #32
 80027b0:	2100      	movs	r1, #0
 80027b2:	f7ff fdeb 	bl	800238c <RCC_AHB1PeriphResetCmd>
 80027b6:	e027      	b.n	8002808 <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOG)
 80027b8:	687a      	ldr	r2, [r7, #4]
 80027ba:	4b1b      	ldr	r3, [pc, #108]	; (8002828 <GPIO_DeInit+0x114>)
 80027bc:	429a      	cmp	r2, r3
 80027be:	d108      	bne.n	80027d2 <GPIO_DeInit+0xbe>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
 80027c0:	2040      	movs	r0, #64	; 0x40
 80027c2:	2101      	movs	r1, #1
 80027c4:	f7ff fde2 	bl	800238c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
 80027c8:	2040      	movs	r0, #64	; 0x40
 80027ca:	2100      	movs	r1, #0
 80027cc:	f7ff fdde 	bl	800238c <RCC_AHB1PeriphResetCmd>
 80027d0:	e01a      	b.n	8002808 <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOH)
 80027d2:	687a      	ldr	r2, [r7, #4]
 80027d4:	4b15      	ldr	r3, [pc, #84]	; (800282c <GPIO_DeInit+0x118>)
 80027d6:	429a      	cmp	r2, r3
 80027d8:	d108      	bne.n	80027ec <GPIO_DeInit+0xd8>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
 80027da:	2080      	movs	r0, #128	; 0x80
 80027dc:	2101      	movs	r1, #1
 80027de:	f7ff fdd5 	bl	800238c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
 80027e2:	2080      	movs	r0, #128	; 0x80
 80027e4:	2100      	movs	r1, #0
 80027e6:	f7ff fdd1 	bl	800238c <RCC_AHB1PeriphResetCmd>
 80027ea:	e00d      	b.n	8002808 <GPIO_DeInit+0xf4>
  }
  else
  {
    if (GPIOx == GPIOI)
 80027ec:	687a      	ldr	r2, [r7, #4]
 80027ee:	4b10      	ldr	r3, [pc, #64]	; (8002830 <GPIO_DeInit+0x11c>)
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d109      	bne.n	8002808 <GPIO_DeInit+0xf4>
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
 80027f4:	f44f 7080 	mov.w	r0, #256	; 0x100
 80027f8:	2101      	movs	r1, #1
 80027fa:	f7ff fdc7 	bl	800238c <RCC_AHB1PeriphResetCmd>
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 80027fe:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002802:	2100      	movs	r1, #0
 8002804:	f7ff fdc2 	bl	800238c <RCC_AHB1PeriphResetCmd>
    }
  }
}
 8002808:	3708      	adds	r7, #8
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	40020000 	.word	0x40020000
 8002814:	40020400 	.word	0x40020400
 8002818:	40020800 	.word	0x40020800
 800281c:	40020c00 	.word	0x40020c00
 8002820:	40021000 	.word	0x40021000
 8002824:	40021400 	.word	0x40021400
 8002828:	40021800 	.word	0x40021800
 800282c:	40021c00 	.word	0x40021c00
 8002830:	40022000 	.word	0x40022000

08002834 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8002834:	b480      	push	{r7}
 8002836:	b087      	sub	sp, #28
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
 800283c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800283e:	2300      	movs	r3, #0
 8002840:	617b      	str	r3, [r7, #20]
 8002842:	2300      	movs	r3, #0
 8002844:	613b      	str	r3, [r7, #16]
 8002846:	2300      	movs	r3, #0
 8002848:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800284a:	2300      	movs	r3, #0
 800284c:	617b      	str	r3, [r7, #20]
 800284e:	e076      	b.n	800293e <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	2201      	movs	r2, #1
 8002854:	fa02 f303 	lsl.w	r3, r2, r3
 8002858:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	681a      	ldr	r2, [r3, #0]
 800285e:	693b      	ldr	r3, [r7, #16]
 8002860:	4013      	ands	r3, r2
 8002862:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8002864:	68fa      	ldr	r2, [r7, #12]
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	429a      	cmp	r2, r3
 800286a:	d165      	bne.n	8002938 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	005b      	lsls	r3, r3, #1
 8002874:	2103      	movs	r1, #3
 8002876:	fa01 f303 	lsl.w	r3, r1, r3
 800287a:	43db      	mvns	r3, r3
 800287c:	401a      	ands	r2, r3
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	791b      	ldrb	r3, [r3, #4]
 800288a:	4619      	mov	r1, r3
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	005b      	lsls	r3, r3, #1
 8002890:	fa01 f303 	lsl.w	r3, r1, r3
 8002894:	431a      	orrs	r2, r3
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	791b      	ldrb	r3, [r3, #4]
 800289e:	2b01      	cmp	r3, #1
 80028a0:	d003      	beq.n	80028aa <GPIO_Init+0x76>
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	791b      	ldrb	r3, [r3, #4]
 80028a6:	2b02      	cmp	r3, #2
 80028a8:	d12e      	bne.n	8002908 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	689a      	ldr	r2, [r3, #8]
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	005b      	lsls	r3, r3, #1
 80028b2:	2103      	movs	r1, #3
 80028b4:	fa01 f303 	lsl.w	r3, r1, r3
 80028b8:	43db      	mvns	r3, r3
 80028ba:	401a      	ands	r2, r3
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	689a      	ldr	r2, [r3, #8]
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	795b      	ldrb	r3, [r3, #5]
 80028c8:	4619      	mov	r1, r3
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	005b      	lsls	r3, r3, #1
 80028ce:	fa01 f303 	lsl.w	r3, r1, r3
 80028d2:	431a      	orrs	r2, r3
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	685a      	ldr	r2, [r3, #4]
 80028dc:	697b      	ldr	r3, [r7, #20]
 80028de:	b29b      	uxth	r3, r3
 80028e0:	2101      	movs	r1, #1
 80028e2:	fa01 f303 	lsl.w	r3, r1, r3
 80028e6:	43db      	mvns	r3, r3
 80028e8:	401a      	ands	r2, r3
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	685a      	ldr	r2, [r3, #4]
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	799b      	ldrb	r3, [r3, #6]
 80028f6:	4619      	mov	r1, r3
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	b29b      	uxth	r3, r3
 80028fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002900:	b29b      	uxth	r3, r3
 8002902:	431a      	orrs	r2, r3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	68da      	ldr	r2, [r3, #12]
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	b29b      	uxth	r3, r3
 8002910:	005b      	lsls	r3, r3, #1
 8002912:	2103      	movs	r1, #3
 8002914:	fa01 f303 	lsl.w	r3, r1, r3
 8002918:	43db      	mvns	r3, r3
 800291a:	401a      	ands	r2, r3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	68da      	ldr	r2, [r3, #12]
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	79db      	ldrb	r3, [r3, #7]
 8002928:	4619      	mov	r1, r3
 800292a:	697b      	ldr	r3, [r7, #20]
 800292c:	005b      	lsls	r3, r3, #1
 800292e:	fa01 f303 	lsl.w	r3, r1, r3
 8002932:	431a      	orrs	r2, r3
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	3301      	adds	r3, #1
 800293c:	617b      	str	r3, [r7, #20]
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	2b0f      	cmp	r3, #15
 8002942:	d985      	bls.n	8002850 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8002944:	371c      	adds	r7, #28
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr
 800294e:	bf00      	nop

08002950 <GPIO_StructInit>:
  * @brief  Fills each GPIO_InitStruct member with its default value.
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800295e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2200      	movs	r2, #0
 8002964:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2200      	movs	r2, #0
 800296a:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2200      	movs	r2, #0
 8002970:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2200      	movs	r2, #0
 8002976:	71da      	strb	r2, [r3, #7]
}
 8002978:	370c      	adds	r7, #12
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr
 8002982:	bf00      	nop

08002984 <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be locked.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002984:	b480      	push	{r7}
 8002986:	b085      	sub	sp, #20
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	460b      	mov	r3, r1
 800298e:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0x00010000;
 8002990:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002994:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  tmp |= GPIO_Pin;
 8002996:	887a      	ldrh	r2, [r7, #2]
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	4313      	orrs	r3, r2
 800299c:	60fb      	str	r3, [r7, #12]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 800299e:	68fa      	ldr	r2, [r7, #12]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	61da      	str	r2, [r3, #28]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 80029a4:	887a      	ldrh	r2, [r7, #2]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	61da      	str	r2, [r3, #28]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 80029aa:	68fa      	ldr	r2, [r7, #12]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	61da      	str	r2, [r3, #28]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	69db      	ldr	r3, [r3, #28]
 80029b4:	60fb      	str	r3, [r7, #12]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	69db      	ldr	r3, [r3, #28]
 80029ba:	60fb      	str	r3, [r7, #12]
}
 80029bc:	3714      	adds	r7, #20
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr
 80029c6:	bf00      	nop

080029c8 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b085      	sub	sp, #20
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
 80029d0:	460b      	mov	r3, r1
 80029d2:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 80029d4:	2300      	movs	r3, #0
 80029d6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	691a      	ldr	r2, [r3, #16]
 80029dc:	887b      	ldrh	r3, [r7, #2]
 80029de:	4013      	ands	r3, r2
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d002      	beq.n	80029ea <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 80029e4:	2301      	movs	r3, #1
 80029e6:	73fb      	strb	r3, [r7, #15]
 80029e8:	e001      	b.n	80029ee <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 80029ea:	2300      	movs	r3, #0
 80029ec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80029ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	3714      	adds	r7, #20
 80029f4:	46bd      	mov	sp, r7
 80029f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fa:	4770      	bx	lr

080029fc <GPIO_ReadInputData>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for 
  *                STM32F40xx/41xx and STM32F427x/437x devices. 
  * @retval GPIO input data port value.
  */
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
 80029fc:	b480      	push	{r7}
 80029fe:	b083      	sub	sp, #12
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	691b      	ldr	r3, [r3, #16]
 8002a08:	b29b      	uxth	r3, r3
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	370c      	adds	r7, #12
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a14:	4770      	bx	lr
 8002a16:	bf00      	nop

08002a18 <GPIO_ReadOutputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *          This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The output port pin value.
  */
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b085      	sub	sp, #20
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
 8002a20:	460b      	mov	r3, r1
 8002a22:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8002a24:	2300      	movs	r3, #0
 8002a26:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if (((GPIOx->ODR) & GPIO_Pin) != (uint32_t)Bit_RESET)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	695a      	ldr	r2, [r3, #20]
 8002a2c:	887b      	ldrh	r3, [r7, #2]
 8002a2e:	4013      	ands	r3, r2
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d002      	beq.n	8002a3a <GPIO_ReadOutputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8002a34:	2301      	movs	r3, #1
 8002a36:	73fb      	strb	r3, [r7, #15]
 8002a38:	e001      	b.n	8002a3e <GPIO_ReadOutputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002a3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	3714      	adds	r7, #20
 8002a44:	46bd      	mov	sp, r7
 8002a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4a:	4770      	bx	lr

08002a4c <GPIO_ReadOutputData>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for 
  *                STM32F40xx/41xx and STM32F427x/437x devices.  
  * @retval GPIO output data port value.
  */
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b083      	sub	sp, #12
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->ODR);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	695b      	ldr	r3, [r3, #20]
 8002a58:	b29b      	uxth	r3, r3
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	370c      	adds	r7, #12
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr
 8002a66:	bf00      	nop

08002a68 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b083      	sub	sp, #12
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
 8002a70:	460b      	mov	r3, r1
 8002a72:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	887a      	ldrh	r2, [r7, #2]
 8002a78:	831a      	strh	r2, [r3, #24]
}
 8002a7a:	370c      	adds	r7, #12
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a82:	4770      	bx	lr

08002a84 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b083      	sub	sp, #12
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
 8002a8c:	460b      	mov	r3, r1
 8002a8e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	887a      	ldrh	r2, [r7, #2]
 8002a94:	835a      	strh	r2, [r3, #26]
}
 8002a96:	370c      	adds	r7, #12
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9e:	4770      	bx	lr

08002aa0 <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b083      	sub	sp, #12
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
 8002aa8:	4613      	mov	r3, r2
 8002aaa:	460a      	mov	r2, r1
 8002aac:	807a      	strh	r2, [r7, #2]
 8002aae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8002ab0:	787b      	ldrb	r3, [r7, #1]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d003      	beq.n	8002abe <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRRL = GPIO_Pin;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	887a      	ldrh	r2, [r7, #2]
 8002aba:	831a      	strh	r2, [r3, #24]
 8002abc:	e002      	b.n	8002ac4 <GPIO_WriteBit+0x24>
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	887a      	ldrh	r2, [r7, #2]
 8002ac2:	835a      	strh	r2, [r3, #26]
  }
}
 8002ac4:	370c      	adds	r7, #12
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002acc:	4770      	bx	lr
 8002ace:	bf00      	nop

08002ad0 <GPIO_Write>:
  *                STM32F40xx/41xx and STM32F427x/437x devices.  
  * @param  PortVal: specifies the value to be written to the port output data register.
  * @retval None
  */
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b083      	sub	sp, #12
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
 8002ad8:	460b      	mov	r3, r1
 8002ada:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
 8002adc:	887a      	ldrh	r2, [r7, #2]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	615a      	str	r2, [r3, #20]
}
 8002ae2:	370c      	adds	r7, #12
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr

08002aec <GPIO_ToggleBits>:
  *                STM32F40xx/41xx and STM32F427x/437x devices.  
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
 8002af4:	460b      	mov	r3, r1
 8002af6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	695a      	ldr	r2, [r3, #20]
 8002afc:	887b      	ldrh	r3, [r7, #2]
 8002afe:	405a      	eors	r2, r3
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	615a      	str	r2, [r3, #20]
}
 8002b04:	370c      	adds	r7, #12
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr
 8002b0e:	bf00      	nop

08002b10 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b085      	sub	sp, #20
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
 8002b18:	4613      	mov	r3, r2
 8002b1a:	460a      	mov	r2, r1
 8002b1c:	807a      	strh	r2, [r7, #2]
 8002b1e:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8002b20:	2300      	movs	r3, #0
 8002b22:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8002b24:	2300      	movs	r3, #0
 8002b26:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8002b28:	787a      	ldrb	r2, [r7, #1]
 8002b2a:	887b      	ldrh	r3, [r7, #2]
 8002b2c:	f003 0307 	and.w	r3, r3, #7
 8002b30:	009b      	lsls	r3, r3, #2
 8002b32:	fa02 f303 	lsl.w	r3, r2, r3
 8002b36:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8002b38:	887b      	ldrh	r3, [r7, #2]
 8002b3a:	08db      	lsrs	r3, r3, #3
 8002b3c:	b29b      	uxth	r3, r3
 8002b3e:	461a      	mov	r2, r3
 8002b40:	887b      	ldrh	r3, [r7, #2]
 8002b42:	08db      	lsrs	r3, r3, #3
 8002b44:	b29b      	uxth	r3, r3
 8002b46:	4619      	mov	r1, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	3108      	adds	r1, #8
 8002b4c:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8002b50:	887b      	ldrh	r3, [r7, #2]
 8002b52:	f003 0307 	and.w	r3, r3, #7
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	200f      	movs	r0, #15
 8002b5a:	fa00 f303 	lsl.w	r3, r0, r3
 8002b5e:	43db      	mvns	r3, r3
 8002b60:	4019      	ands	r1, r3
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	3208      	adds	r2, #8
 8002b66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8002b6a:	887b      	ldrh	r3, [r7, #2]
 8002b6c:	08db      	lsrs	r3, r3, #3
 8002b6e:	b29b      	uxth	r3, r3
 8002b70:	461a      	mov	r2, r3
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	3208      	adds	r2, #8
 8002b76:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8002b80:	887b      	ldrh	r3, [r7, #2]
 8002b82:	08db      	lsrs	r3, r3, #3
 8002b84:	b29b      	uxth	r3, r3
 8002b86:	461a      	mov	r2, r3
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	3208      	adds	r2, #8
 8002b8c:	68b9      	ldr	r1, [r7, #8]
 8002b8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8002b92:	3714      	adds	r7, #20
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr

08002b9c <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b083      	sub	sp, #12
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8002ba4:	4a05      	ldr	r2, [pc, #20]	; (8002bbc <NVIC_PriorityGroupConfig+0x20>)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002bac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002bb0:	60d3      	str	r3, [r2, #12]
}
 8002bb2:	370c      	adds	r7, #12
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bba:	4770      	bx	lr
 8002bbc:	e000ed00 	.word	0xe000ed00

08002bc0 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b085      	sub	sp, #20
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	73fb      	strb	r3, [r7, #15]
 8002bcc:	2300      	movs	r3, #0
 8002bce:	73bb      	strb	r3, [r7, #14]
 8002bd0:	230f      	movs	r3, #15
 8002bd2:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	78db      	ldrb	r3, [r3, #3]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d037      	beq.n	8002c4c <NVIC_Init+0x8c>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8002bdc:	4b25      	ldr	r3, [pc, #148]	; (8002c74 <NVIC_Init+0xb4>)
 8002bde:	68db      	ldr	r3, [r3, #12]
 8002be0:	43db      	mvns	r3, r3
 8002be2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002be6:	0a1b      	lsrs	r3, r3, #8
 8002be8:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8002bea:	7bfb      	ldrb	r3, [r7, #15]
 8002bec:	f1c3 0304 	rsb	r3, r3, #4
 8002bf0:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8002bf2:	7b7a      	ldrb	r2, [r7, #13]
 8002bf4:	7bfb      	ldrb	r3, [r7, #15]
 8002bf6:	fa42 f303 	asr.w	r3, r2, r3
 8002bfa:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	785b      	ldrb	r3, [r3, #1]
 8002c00:	461a      	mov	r2, r3
 8002c02:	7bbb      	ldrb	r3, [r7, #14]
 8002c04:	fa02 f303 	lsl.w	r3, r2, r3
 8002c08:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	789a      	ldrb	r2, [r3, #2]
 8002c0e:	7b7b      	ldrb	r3, [r7, #13]
 8002c10:	4013      	ands	r3, r2
 8002c12:	b2da      	uxtb	r2, r3
 8002c14:	7bfb      	ldrb	r3, [r7, #15]
 8002c16:	4313      	orrs	r3, r2
 8002c18:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8002c1a:	7bfb      	ldrb	r3, [r7, #15]
 8002c1c:	011b      	lsls	r3, r3, #4
 8002c1e:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8002c20:	4a15      	ldr	r2, [pc, #84]	; (8002c78 <NVIC_Init+0xb8>)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	781b      	ldrb	r3, [r3, #0]
 8002c26:	4413      	add	r3, r2
 8002c28:	7bfa      	ldrb	r2, [r7, #15]
 8002c2a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8002c2e:	4b12      	ldr	r3, [pc, #72]	; (8002c78 <NVIC_Init+0xb8>)
 8002c30:	687a      	ldr	r2, [r7, #4]
 8002c32:	7812      	ldrb	r2, [r2, #0]
 8002c34:	0952      	lsrs	r2, r2, #5
 8002c36:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8002c38:	6879      	ldr	r1, [r7, #4]
 8002c3a:	7809      	ldrb	r1, [r1, #0]
 8002c3c:	f001 011f 	and.w	r1, r1, #31
 8002c40:	2001      	movs	r0, #1
 8002c42:	fa00 f101 	lsl.w	r1, r0, r1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8002c46:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8002c4a:	e00e      	b.n	8002c6a <NVIC_Init+0xaa>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8002c4c:	4b0a      	ldr	r3, [pc, #40]	; (8002c78 <NVIC_Init+0xb8>)
 8002c4e:	687a      	ldr	r2, [r7, #4]
 8002c50:	7812      	ldrb	r2, [r2, #0]
 8002c52:	0952      	lsrs	r2, r2, #5
 8002c54:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8002c56:	6879      	ldr	r1, [r7, #4]
 8002c58:	7809      	ldrb	r1, [r1, #0]
 8002c5a:	f001 011f 	and.w	r1, r1, #31
 8002c5e:	2001      	movs	r0, #1
 8002c60:	fa00 f101 	lsl.w	r1, r0, r1
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8002c64:	3220      	adds	r2, #32
 8002c66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8002c6a:	3714      	adds	r7, #20
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr
 8002c74:	e000ed00 	.word	0xe000ed00
 8002c78:	e000e100 	.word	0xe000e100

08002c7c <NVIC_SetVectorTable>:
  *     @arg NVIC_VectTab_FLASH: Vector Table in internal FLASH.
  * @param  Offset: Vector Table base offset field. This value must be a multiple of 0x200.
  * @retval None
  */
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
{ 
 8002c7c:	b480      	push	{r7}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
 8002c84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 8002c86:	4a07      	ldr	r2, [pc, #28]	; (8002ca4 <NVIC_SetVectorTable+0x28>)
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8002c8e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002c92:	6879      	ldr	r1, [r7, #4]
 8002c94:	430b      	orrs	r3, r1
 8002c96:	6093      	str	r3, [r2, #8]
}
 8002c98:	370c      	adds	r7, #12
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr
 8002ca2:	bf00      	nop
 8002ca4:	e000ed00 	.word	0xe000ed00

08002ca8 <NVIC_SystemLPConfig>:
  *     @arg NVIC_LP_SLEEPONEXIT: Low Power Sleep on Exit.
  * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	4602      	mov	r2, r0
 8002cb0:	460b      	mov	r3, r1
 8002cb2:	71fa      	strb	r2, [r7, #7]
 8002cb4:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 8002cb6:	79bb      	ldrb	r3, [r7, #6]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d006      	beq.n	8002cca <NVIC_SystemLPConfig+0x22>
  {
    SCB->SCR |= LowPowerMode;
 8002cbc:	4b09      	ldr	r3, [pc, #36]	; (8002ce4 <NVIC_SystemLPConfig+0x3c>)
 8002cbe:	4a09      	ldr	r2, [pc, #36]	; (8002ce4 <NVIC_SystemLPConfig+0x3c>)
 8002cc0:	6911      	ldr	r1, [r2, #16]
 8002cc2:	79fa      	ldrb	r2, [r7, #7]
 8002cc4:	430a      	orrs	r2, r1
 8002cc6:	611a      	str	r2, [r3, #16]
 8002cc8:	e006      	b.n	8002cd8 <NVIC_SystemLPConfig+0x30>
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 8002cca:	4b06      	ldr	r3, [pc, #24]	; (8002ce4 <NVIC_SystemLPConfig+0x3c>)
 8002ccc:	4a05      	ldr	r2, [pc, #20]	; (8002ce4 <NVIC_SystemLPConfig+0x3c>)
 8002cce:	6911      	ldr	r1, [r2, #16]
 8002cd0:	79fa      	ldrb	r2, [r7, #7]
 8002cd2:	43d2      	mvns	r2, r2
 8002cd4:	400a      	ands	r2, r1
 8002cd6:	611a      	str	r2, [r3, #16]
  }
}
 8002cd8:	370c      	adds	r7, #12
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr
 8002ce2:	bf00      	nop
 8002ce4:	e000ed00 	.word	0xe000ed00

08002ce8 <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b083      	sub	sp, #12
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2b04      	cmp	r3, #4
 8002cf4:	d106      	bne.n	8002d04 <SysTick_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8002cf6:	4b09      	ldr	r3, [pc, #36]	; (8002d1c <SysTick_CLKSourceConfig+0x34>)
 8002cf8:	4a08      	ldr	r2, [pc, #32]	; (8002d1c <SysTick_CLKSourceConfig+0x34>)
 8002cfa:	6812      	ldr	r2, [r2, #0]
 8002cfc:	f042 0204 	orr.w	r2, r2, #4
 8002d00:	601a      	str	r2, [r3, #0]
 8002d02:	e005      	b.n	8002d10 <SysTick_CLKSourceConfig+0x28>
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8002d04:	4b05      	ldr	r3, [pc, #20]	; (8002d1c <SysTick_CLKSourceConfig+0x34>)
 8002d06:	4a05      	ldr	r2, [pc, #20]	; (8002d1c <SysTick_CLKSourceConfig+0x34>)
 8002d08:	6812      	ldr	r2, [r2, #0]
 8002d0a:	f022 0204 	bic.w	r2, r2, #4
 8002d0e:	601a      	str	r2, [r3, #0]
  }
}
 8002d10:	370c      	adds	r7, #12
 8002d12:	46bd      	mov	sp, r7
 8002d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d18:	4770      	bx	lr
 8002d1a:	bf00      	nop
 8002d1c:	e000e010 	.word	0xe000e010

08002d20 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b086      	sub	sp, #24
 8002d24:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8002d26:	2300      	movs	r3, #0
 8002d28:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8002d2a:	f000 fa77 	bl	800321c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8002d2e:	4b0c      	ldr	r3, [pc, #48]	; (8002d60 <xTimerCreateTimerTask+0x40>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d00e      	beq.n	8002d54 <xTimerCreateTimerTask+0x34>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
 8002d36:	2303      	movs	r3, #3
 8002d38:	9300      	str	r3, [sp, #0]
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	9301      	str	r3, [sp, #4]
 8002d3e:	2300      	movs	r3, #0
 8002d40:	9302      	str	r3, [sp, #8]
 8002d42:	2300      	movs	r3, #0
 8002d44:	9303      	str	r3, [sp, #12]
 8002d46:	4807      	ldr	r0, [pc, #28]	; (8002d64 <xTimerCreateTimerTask+0x44>)
 8002d48:	4907      	ldr	r1, [pc, #28]	; (8002d68 <xTimerCreateTimerTask+0x48>)
 8002d4a:	2246      	movs	r2, #70	; 0x46
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	f000 fab5 	bl	80032bc <xTaskGenericCreate>
 8002d52:	6078      	str	r0, [r7, #4]
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
	return xReturn;
 8002d54:	687b      	ldr	r3, [r7, #4]
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	3708      	adds	r7, #8
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	bf00      	nop
 8002d60:	200000ac 	.word	0x200000ac
 8002d64:	08002ed9 	.word	0x08002ed9
 8002d68:	08005fb0 	.word	0x08005fb0

08002d6c <xTimerCreate>:
/*-----------------------------------------------------------*/

TimerHandle_t xTimerCreate( const char * const pcTimerName, const TickType_t xTimerPeriodInTicks, const UBaseType_t uxAutoReload, void * const pvTimerID, TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b086      	sub	sp, #24
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	60f8      	str	r0, [r7, #12]
 8002d74:	60b9      	str	r1, [r7, #8]
 8002d76:	607a      	str	r2, [r7, #4]
 8002d78:	603b      	str	r3, [r7, #0]
Timer_t *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( TickType_t ) 0U )
 8002d7a:	68bb      	ldr	r3, [r7, #8]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d102      	bne.n	8002d86 <xTimerCreate+0x1a>
	{
		pxNewTimer = NULL;
 8002d80:	2300      	movs	r3, #0
 8002d82:	617b      	str	r3, [r7, #20]
 8002d84:	e01c      	b.n	8002dc0 <xTimerCreate+0x54>
	}
	else
	{
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 8002d86:	2028      	movs	r0, #40	; 0x28
 8002d88:	f002 fe94 	bl	8005ab4 <pvPortMalloc>
 8002d8c:	6178      	str	r0, [r7, #20]
		if( pxNewTimer != NULL )
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d015      	beq.n	8002dc0 <xTimerCreate+0x54>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
 8002d94:	f000 fa42 	bl	800321c <prvCheckForValidListAndQueue>

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	68fa      	ldr	r2, [r7, #12]
 8002d9c:	601a      	str	r2, [r3, #0]
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8002d9e:	697b      	ldr	r3, [r7, #20]
 8002da0:	68ba      	ldr	r2, [r7, #8]
 8002da2:	619a      	str	r2, [r3, #24]
			pxNewTimer->uxAutoReload = uxAutoReload;
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	687a      	ldr	r2, [r7, #4]
 8002da8:	61da      	str	r2, [r3, #28]
			pxNewTimer->pvTimerID = pvTimerID;
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	683a      	ldr	r2, [r7, #0]
 8002dae:	621a      	str	r2, [r3, #32]
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	6a3a      	ldr	r2, [r7, #32]
 8002db4:	625a      	str	r2, [r3, #36]	; 0x24
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	3304      	adds	r3, #4
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f002 fcbc 	bl	8005738 <vListInitialiseItem>
	}

	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );

	return ( TimerHandle_t ) pxNewTimer;
 8002dc0:	697b      	ldr	r3, [r7, #20]
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	3718      	adds	r7, #24
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}
 8002dca:	bf00      	nop

08002dcc <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b088      	sub	sp, #32
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	60f8      	str	r0, [r7, #12]
 8002dd4:	60b9      	str	r1, [r7, #8]
 8002dd6:	607a      	str	r2, [r7, #4]
 8002dd8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	61fb      	str	r3, [r7, #28]
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8002dde:	4b1d      	ldr	r3, [pc, #116]	; (8002e54 <xTimerGenericCommand+0x88>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d030      	beq.n	8002e48 <xTimerGenericCommand+0x7c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	2b05      	cmp	r3, #5
 8002df6:	dc1c      	bgt.n	8002e32 <xTimerGenericCommand+0x66>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8002df8:	f001 fbce 	bl	8004598 <xTaskGetSchedulerState>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b02      	cmp	r3, #2
 8002e00:	d10b      	bne.n	8002e1a <xTimerGenericCommand+0x4e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8002e02:	4b14      	ldr	r3, [pc, #80]	; (8002e54 <xTimerGenericCommand+0x88>)
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	f107 0310 	add.w	r3, r7, #16
 8002e0a:	4610      	mov	r0, r2
 8002e0c:	4619      	mov	r1, r3
 8002e0e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e10:	2300      	movs	r3, #0
 8002e12:	f002 f83b 	bl	8004e8c <xQueueGenericSend>
 8002e16:	61f8      	str	r0, [r7, #28]
 8002e18:	e016      	b.n	8002e48 <xTimerGenericCommand+0x7c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8002e1a:	4b0e      	ldr	r3, [pc, #56]	; (8002e54 <xTimerGenericCommand+0x88>)
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	f107 0310 	add.w	r3, r7, #16
 8002e22:	4610      	mov	r0, r2
 8002e24:	4619      	mov	r1, r3
 8002e26:	2200      	movs	r2, #0
 8002e28:	2300      	movs	r3, #0
 8002e2a:	f002 f82f 	bl	8004e8c <xQueueGenericSend>
 8002e2e:	61f8      	str	r0, [r7, #28]
 8002e30:	e00a      	b.n	8002e48 <xTimerGenericCommand+0x7c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8002e32:	4b08      	ldr	r3, [pc, #32]	; (8002e54 <xTimerGenericCommand+0x88>)
 8002e34:	681a      	ldr	r2, [r3, #0]
 8002e36:	f107 0310 	add.w	r3, r7, #16
 8002e3a:	4610      	mov	r0, r2
 8002e3c:	4619      	mov	r1, r3
 8002e3e:	683a      	ldr	r2, [r7, #0]
 8002e40:	2300      	movs	r3, #0
 8002e42:	f002 f8c9 	bl	8004fd8 <xQueueGenericSendFromISR>
 8002e46:	61f8      	str	r0, [r7, #28]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8002e48:	69fb      	ldr	r3, [r7, #28]
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	3720      	adds	r7, #32
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	bf00      	nop
 8002e54:	200000ac 	.word	0x200000ac

08002e58 <pcTimerGetTimerName>:

#endif
/*-----------------------------------------------------------*/

const char * pcTimerGetTimerName( TimerHandle_t xTimer )
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b085      	sub	sp, #20
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
Timer_t *pxTimer = ( Timer_t * ) xTimer;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	60fb      	str	r3, [r7, #12]

	return pxTimer->pcTimerName;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	3714      	adds	r7, #20
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e72:	4770      	bx	lr

08002e74 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b086      	sub	sp, #24
 8002e78:	af02      	add	r7, sp, #8
 8002e7a:	6078      	str	r0, [r7, #4]
 8002e7c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002e7e:	4b15      	ldr	r3, [pc, #84]	; (8002ed4 <prvProcessExpiredTimer+0x60>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	68db      	ldr	r3, [r3, #12]
 8002e84:	68db      	ldr	r3, [r3, #12]
 8002e86:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	3304      	adds	r3, #4
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f002 fcbb 	bl	8005808 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	69db      	ldr	r3, [r3, #28]
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d115      	bne.n	8002ec6 <prvProcessExpiredTimer+0x52>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	699a      	ldr	r2, [r3, #24]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	4413      	add	r3, r2
 8002ea2:	68f8      	ldr	r0, [r7, #12]
 8002ea4:	4619      	mov	r1, r3
 8002ea6:	683a      	ldr	r2, [r7, #0]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	f000 f8a9 	bl	8003000 <prvInsertTimerInActiveList>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d108      	bne.n	8002ec6 <prvProcessExpiredTimer+0x52>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	9300      	str	r3, [sp, #0]
 8002eb8:	68f8      	ldr	r0, [r7, #12]
 8002eba:	2100      	movs	r1, #0
 8002ebc:	687a      	ldr	r2, [r7, #4]
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	f7ff ff84 	bl	8002dcc <xTimerGenericCommand>
 8002ec4:	60b8      	str	r0, [r7, #8]
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eca:	68f8      	ldr	r0, [r7, #12]
 8002ecc:	4798      	blx	r3
}
 8002ece:	3710      	adds	r7, #16
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	200000a4 	.word	0x200000a4

08002ed8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b084      	sub	sp, #16
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002ee0:	f107 0308 	add.w	r3, r7, #8
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f000 f847 	bl	8002f78 <prvGetNextExpireTime>
 8002eea:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	68f8      	ldr	r0, [r7, #12]
 8002ef0:	4619      	mov	r1, r3
 8002ef2:	f000 f803 	bl	8002efc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8002ef6:	f000 f8c5 	bl	8003084 <prvProcessReceivedCommands>
	}
 8002efa:	e7f1      	b.n	8002ee0 <prvTimerTask+0x8>

08002efc <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b084      	sub	sp, #16
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
 8002f04:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8002f06:	f000 fe1b 	bl	8003b40 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002f0a:	f107 0308 	add.w	r3, r7, #8
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f000 f856 	bl	8002fc0 <prvSampleTimeNow>
 8002f14:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8002f16:	68bb      	ldr	r3, [r7, #8]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d124      	bne.n	8002f66 <prvProcessTimerOrBlockTask+0x6a>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d10a      	bne.n	8002f38 <prvProcessTimerOrBlockTask+0x3c>
 8002f22:	687a      	ldr	r2, [r7, #4]
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	429a      	cmp	r2, r3
 8002f28:	d806      	bhi.n	8002f38 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8002f2a:	f000 fe17 	bl	8003b5c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8002f2e:	6878      	ldr	r0, [r7, #4]
 8002f30:	68f9      	ldr	r1, [r7, #12]
 8002f32:	f7ff ff9f 	bl	8002e74 <prvProcessExpiredTimer>
 8002f36:	e018      	b.n	8002f6a <prvProcessTimerOrBlockTask+0x6e>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
 8002f38:	4b0d      	ldr	r3, [pc, #52]	; (8002f70 <prvProcessTimerOrBlockTask+0x74>)
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	6879      	ldr	r1, [r7, #4]
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	1acb      	subs	r3, r1, r3
 8002f42:	4610      	mov	r0, r2
 8002f44:	4619      	mov	r1, r3
 8002f46:	f002 fbab 	bl	80056a0 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
 8002f4a:	f000 fe07 	bl	8003b5c <xTaskResumeAll>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d10a      	bne.n	8002f6a <prvProcessTimerOrBlockTask+0x6e>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
 8002f54:	4b07      	ldr	r3, [pc, #28]	; (8002f74 <prvProcessTimerOrBlockTask+0x78>)
 8002f56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f5a:	601a      	str	r2, [r3, #0]
 8002f5c:	f3bf 8f4f 	dsb	sy
 8002f60:	f3bf 8f6f 	isb	sy
 8002f64:	e001      	b.n	8002f6a <prvProcessTimerOrBlockTask+0x6e>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
 8002f66:	f000 fdf9 	bl	8003b5c <xTaskResumeAll>
		}
	}
}
 8002f6a:	3710      	adds	r7, #16
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bd80      	pop	{r7, pc}
 8002f70:	200000ac 	.word	0x200000ac
 8002f74:	e000ed04 	.word	0xe000ed04

08002f78 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b085      	sub	sp, #20
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8002f80:	4b0e      	ldr	r3, [pc, #56]	; (8002fbc <prvGetNextExpireTime+0x44>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	bf14      	ite	ne
 8002f8a:	2300      	movne	r3, #0
 8002f8c:	2301      	moveq	r3, #1
 8002f8e:	b2db      	uxtb	r3, r3
 8002f90:	461a      	mov	r2, r3
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d105      	bne.n	8002faa <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002f9e:	4b07      	ldr	r3, [pc, #28]	; (8002fbc <prvGetNextExpireTime+0x44>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	68db      	ldr	r3, [r3, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	60fb      	str	r3, [r7, #12]
 8002fa8:	e001      	b.n	8002fae <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8002faa:	2300      	movs	r3, #0
 8002fac:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8002fae:	68fb      	ldr	r3, [r7, #12]
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3714      	adds	r7, #20
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr
 8002fbc:	200000a4 	.word	0x200000a4

08002fc0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8002fc8:	f000 fe4e 	bl	8003c68 <xTaskGetTickCount>
 8002fcc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8002fce:	4b0b      	ldr	r3, [pc, #44]	; (8002ffc <prvSampleTimeNow+0x3c>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	68fa      	ldr	r2, [r7, #12]
 8002fd4:	429a      	cmp	r2, r3
 8002fd6:	d205      	bcs.n	8002fe4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8002fd8:	f000 f8ce 	bl	8003178 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2201      	movs	r2, #1
 8002fe0:	601a      	str	r2, [r3, #0]
 8002fe2:	e002      	b.n	8002fea <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8002fea:	4b04      	ldr	r3, [pc, #16]	; (8002ffc <prvSampleTimeNow+0x3c>)
 8002fec:	68fa      	ldr	r2, [r7, #12]
 8002fee:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3710      	adds	r7, #16
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	200000b0 	.word	0x200000b0

08003000 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b086      	sub	sp, #24
 8003004:	af00      	add	r7, sp, #0
 8003006:	60f8      	str	r0, [r7, #12]
 8003008:	60b9      	str	r1, [r7, #8]
 800300a:	607a      	str	r2, [r7, #4]
 800300c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800300e:	2300      	movs	r3, #0
 8003010:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	68ba      	ldr	r2, [r7, #8]
 8003016:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	68fa      	ldr	r2, [r7, #12]
 800301c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800301e:	68ba      	ldr	r2, [r7, #8]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	429a      	cmp	r2, r3
 8003024:	d812      	bhi.n	800304c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	1ad2      	subs	r2, r2, r3
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	699b      	ldr	r3, [r3, #24]
 8003030:	429a      	cmp	r2, r3
 8003032:	d302      	bcc.n	800303a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003034:	2301      	movs	r3, #1
 8003036:	617b      	str	r3, [r7, #20]
 8003038:	e01b      	b.n	8003072 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800303a:	4b10      	ldr	r3, [pc, #64]	; (800307c <prvInsertTimerInActiveList+0x7c>)
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	3304      	adds	r3, #4
 8003042:	4610      	mov	r0, r2
 8003044:	4619      	mov	r1, r3
 8003046:	f002 fba7 	bl	8005798 <vListInsert>
 800304a:	e012      	b.n	8003072 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800304c:	687a      	ldr	r2, [r7, #4]
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	429a      	cmp	r2, r3
 8003052:	d206      	bcs.n	8003062 <prvInsertTimerInActiveList+0x62>
 8003054:	68ba      	ldr	r2, [r7, #8]
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	429a      	cmp	r2, r3
 800305a:	d302      	bcc.n	8003062 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800305c:	2301      	movs	r3, #1
 800305e:	617b      	str	r3, [r7, #20]
 8003060:	e007      	b.n	8003072 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003062:	4b07      	ldr	r3, [pc, #28]	; (8003080 <prvInsertTimerInActiveList+0x80>)
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	3304      	adds	r3, #4
 800306a:	4610      	mov	r0, r2
 800306c:	4619      	mov	r1, r3
 800306e:	f002 fb93 	bl	8005798 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8003072:	697b      	ldr	r3, [r7, #20]
}
 8003074:	4618      	mov	r0, r3
 8003076:	3718      	adds	r7, #24
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}
 800307c:	200000a8 	.word	0x200000a8
 8003080:	200000a4 	.word	0x200000a4

08003084 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b08a      	sub	sp, #40	; 0x28
 8003088:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800308a:	e063      	b.n	8003154 <prvProcessReceivedCommands+0xd0>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	2b00      	cmp	r3, #0
 8003090:	db60      	blt.n	8003154 <prvProcessReceivedCommands+0xd0>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	61fb      	str	r3, [r7, #28]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8003096:	69fb      	ldr	r3, [r7, #28]
 8003098:	695b      	ldr	r3, [r3, #20]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d004      	beq.n	80030a8 <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800309e:	69fb      	ldr	r3, [r7, #28]
 80030a0:	3304      	adds	r3, #4
 80030a2:	4618      	mov	r0, r3
 80030a4:	f002 fbb0 	bl	8005808 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80030a8:	1d3b      	adds	r3, r7, #4
 80030aa:	4618      	mov	r0, r3
 80030ac:	f7ff ff88 	bl	8002fc0 <prvSampleTimeNow>
 80030b0:	61b8      	str	r0, [r7, #24]

			switch( xMessage.xMessageID )
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	2b09      	cmp	r3, #9
 80030b6:	d84c      	bhi.n	8003152 <prvProcessReceivedCommands+0xce>
 80030b8:	a201      	add	r2, pc, #4	; (adr r2, 80030c0 <prvProcessReceivedCommands+0x3c>)
 80030ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030be:	bf00      	nop
 80030c0:	080030e9 	.word	0x080030e9
 80030c4:	080030e9 	.word	0x080030e9
 80030c8:	080030e9 	.word	0x080030e9
 80030cc:	08003153 	.word	0x08003153
 80030d0:	0800312f 	.word	0x0800312f
 80030d4:	0800314b 	.word	0x0800314b
 80030d8:	080030e9 	.word	0x080030e9
 80030dc:	080030e9 	.word	0x080030e9
 80030e0:	08003153 	.word	0x08003153
 80030e4:	0800312f 	.word	0x0800312f
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
 80030e8:	68fa      	ldr	r2, [r7, #12]
 80030ea:	69fb      	ldr	r3, [r7, #28]
 80030ec:	699b      	ldr	r3, [r3, #24]
 80030ee:	441a      	add	r2, r3
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	69f8      	ldr	r0, [r7, #28]
 80030f4:	4611      	mov	r1, r2
 80030f6:	69ba      	ldr	r2, [r7, #24]
 80030f8:	f7ff ff82 	bl	8003000 <prvInsertTimerInActiveList>
 80030fc:	4603      	mov	r3, r0
 80030fe:	2b01      	cmp	r3, #1
 8003100:	d114      	bne.n	800312c <prvProcessReceivedCommands+0xa8>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003102:	69fb      	ldr	r3, [r7, #28]
 8003104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003106:	69f8      	ldr	r0, [r7, #28]
 8003108:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800310a:	69fb      	ldr	r3, [r7, #28]
 800310c:	69db      	ldr	r3, [r3, #28]
 800310e:	2b01      	cmp	r3, #1
 8003110:	d10c      	bne.n	800312c <prvProcessReceivedCommands+0xa8>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003112:	68fa      	ldr	r2, [r7, #12]
 8003114:	69fb      	ldr	r3, [r7, #28]
 8003116:	699b      	ldr	r3, [r3, #24]
 8003118:	4413      	add	r3, r2
 800311a:	2200      	movs	r2, #0
 800311c:	9200      	str	r2, [sp, #0]
 800311e:	69f8      	ldr	r0, [r7, #28]
 8003120:	2100      	movs	r1, #0
 8003122:	461a      	mov	r2, r3
 8003124:	2300      	movs	r3, #0
 8003126:	f7ff fe51 	bl	8002dcc <xTimerGenericCommand>
 800312a:	6178      	str	r0, [r7, #20]
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
 800312c:	e012      	b.n	8003154 <prvProcessReceivedCommands+0xd0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800312e:	68fa      	ldr	r2, [r7, #12]
 8003130:	69fb      	ldr	r3, [r7, #28]
 8003132:	619a      	str	r2, [r3, #24]
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003134:	69fb      	ldr	r3, [r7, #28]
 8003136:	699a      	ldr	r2, [r3, #24]
 8003138:	69bb      	ldr	r3, [r7, #24]
 800313a:	4413      	add	r3, r2
 800313c:	69f8      	ldr	r0, [r7, #28]
 800313e:	4619      	mov	r1, r3
 8003140:	69ba      	ldr	r2, [r7, #24]
 8003142:	69bb      	ldr	r3, [r7, #24]
 8003144:	f7ff ff5c 	bl	8003000 <prvInsertTimerInActiveList>
					break;
 8003148:	e004      	b.n	8003154 <prvProcessReceivedCommands+0xd0>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
 800314a:	69f8      	ldr	r0, [r7, #28]
 800314c:	f002 fd4a 	bl	8005be4 <vPortFree>
					break;
 8003150:	e000      	b.n	8003154 <prvProcessReceivedCommands+0xd0>

				default	:
					/* Don't expect to get here. */
					break;
 8003152:	bf00      	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003154:	4b07      	ldr	r3, [pc, #28]	; (8003174 <prvProcessReceivedCommands+0xf0>)
 8003156:	681a      	ldr	r2, [r3, #0]
 8003158:	f107 0308 	add.w	r3, r7, #8
 800315c:	4610      	mov	r0, r2
 800315e:	4619      	mov	r1, r3
 8003160:	2200      	movs	r2, #0
 8003162:	2300      	movs	r3, #0
 8003164:	f001 ffd6 	bl	8005114 <xQueueGenericReceive>
 8003168:	4603      	mov	r3, r0
 800316a:	2b00      	cmp	r3, #0
 800316c:	d18e      	bne.n	800308c <prvProcessReceivedCommands+0x8>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
 800316e:	3720      	adds	r7, #32
 8003170:	46bd      	mov	sp, r7
 8003172:	bd80      	pop	{r7, pc}
 8003174:	200000ac 	.word	0x200000ac

08003178 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b088      	sub	sp, #32
 800317c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800317e:	e037      	b.n	80031f0 <prvSwitchTimerLists+0x78>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003180:	4b24      	ldr	r3, [pc, #144]	; (8003214 <prvSwitchTimerLists+0x9c>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	68db      	ldr	r3, [r3, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800318a:	4b22      	ldr	r3, [pc, #136]	; (8003214 <prvSwitchTimerLists+0x9c>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	68db      	ldr	r3, [r3, #12]
 8003190:	68db      	ldr	r3, [r3, #12]
 8003192:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	3304      	adds	r3, #4
 8003198:	4618      	mov	r0, r3
 800319a:	f002 fb35 	bl	8005808 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a2:	6938      	ldr	r0, [r7, #16]
 80031a4:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	69db      	ldr	r3, [r3, #28]
 80031aa:	2b01      	cmp	r3, #1
 80031ac:	d120      	bne.n	80031f0 <prvSwitchTimerLists+0x78>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	699a      	ldr	r2, [r3, #24]
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	4413      	add	r3, r2
 80031b6:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
 80031b8:	68fa      	ldr	r2, [r7, #12]
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	429a      	cmp	r2, r3
 80031be:	d90e      	bls.n	80031de <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80031c0:	693b      	ldr	r3, [r7, #16]
 80031c2:	68fa      	ldr	r2, [r7, #12]
 80031c4:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	693a      	ldr	r2, [r7, #16]
 80031ca:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80031cc:	4b11      	ldr	r3, [pc, #68]	; (8003214 <prvSwitchTimerLists+0x9c>)
 80031ce:	681a      	ldr	r2, [r3, #0]
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	3304      	adds	r3, #4
 80031d4:	4610      	mov	r0, r2
 80031d6:	4619      	mov	r1, r3
 80031d8:	f002 fade 	bl	8005798 <vListInsert>
 80031dc:	e008      	b.n	80031f0 <prvSwitchTimerLists+0x78>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80031de:	2300      	movs	r3, #0
 80031e0:	9300      	str	r3, [sp, #0]
 80031e2:	6938      	ldr	r0, [r7, #16]
 80031e4:	2100      	movs	r1, #0
 80031e6:	697a      	ldr	r2, [r7, #20]
 80031e8:	2300      	movs	r3, #0
 80031ea:	f7ff fdef 	bl	8002dcc <xTimerGenericCommand>
 80031ee:	60b8      	str	r0, [r7, #8]

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80031f0:	4b08      	ldr	r3, [pc, #32]	; (8003214 <prvSwitchTimerLists+0x9c>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d1c2      	bne.n	8003180 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80031fa:	4b06      	ldr	r3, [pc, #24]	; (8003214 <prvSwitchTimerLists+0x9c>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
 8003200:	4b05      	ldr	r3, [pc, #20]	; (8003218 <prvSwitchTimerLists+0xa0>)
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	4b03      	ldr	r3, [pc, #12]	; (8003214 <prvSwitchTimerLists+0x9c>)
 8003206:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 8003208:	4b03      	ldr	r3, [pc, #12]	; (8003218 <prvSwitchTimerLists+0xa0>)
 800320a:	687a      	ldr	r2, [r7, #4]
 800320c:	601a      	str	r2, [r3, #0]
}
 800320e:	3718      	adds	r7, #24
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}
 8003214:	200000a4 	.word	0x200000a4
 8003218:	200000a8 	.word	0x200000a8

0800321c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800321c:	b580      	push	{r7, lr}
 800321e:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8003220:	f002 fba8 	bl	8005974 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8003224:	4b0d      	ldr	r3, [pc, #52]	; (800325c <prvCheckForValidListAndQueue+0x40>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d113      	bne.n	8003254 <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
 800322c:	480c      	ldr	r0, [pc, #48]	; (8003260 <prvCheckForValidListAndQueue+0x44>)
 800322e:	f002 fa63 	bl	80056f8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8003232:	480c      	ldr	r0, [pc, #48]	; (8003264 <prvCheckForValidListAndQueue+0x48>)
 8003234:	f002 fa60 	bl	80056f8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8003238:	4b0b      	ldr	r3, [pc, #44]	; (8003268 <prvCheckForValidListAndQueue+0x4c>)
 800323a:	4a09      	ldr	r2, [pc, #36]	; (8003260 <prvCheckForValidListAndQueue+0x44>)
 800323c:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800323e:	4b0b      	ldr	r3, [pc, #44]	; (800326c <prvCheckForValidListAndQueue+0x50>)
 8003240:	4a08      	ldr	r2, [pc, #32]	; (8003264 <prvCheckForValidListAndQueue+0x48>)
 8003242:	601a      	str	r2, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8003244:	2005      	movs	r0, #5
 8003246:	210c      	movs	r1, #12
 8003248:	2200      	movs	r2, #0
 800324a:	f001 fda3 	bl	8004d94 <xQueueGenericCreate>
 800324e:	4602      	mov	r2, r0
 8003250:	4b02      	ldr	r3, [pc, #8]	; (800325c <prvCheckForValidListAndQueue+0x40>)
 8003252:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003254:	f002 fba6 	bl	80059a4 <vPortExitCritical>
}
 8003258:	bd80      	pop	{r7, pc}
 800325a:	bf00      	nop
 800325c:	200000ac 	.word	0x200000ac
 8003260:	2000007c 	.word	0x2000007c
 8003264:	20000090 	.word	0x20000090
 8003268:	200000a4 	.word	0x200000a4
 800326c:	200000a8 	.word	0x200000a8

08003270 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b084      	sub	sp, #16
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = ( Timer_t * ) xTimer;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	60fb      	str	r3, [r7, #12]

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
 800327c:	f002 fb7a 	bl	8005974 <vPortEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		xTimerIsInActiveList = ( BaseType_t ) !( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) );
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	695b      	ldr	r3, [r3, #20]
 8003284:	2b00      	cmp	r3, #0
 8003286:	bf0c      	ite	eq
 8003288:	2300      	moveq	r3, #0
 800328a:	2301      	movne	r3, #1
 800328c:	b2db      	uxtb	r3, r3
 800328e:	60bb      	str	r3, [r7, #8]
	}
	taskEXIT_CRITICAL();
 8003290:	f002 fb88 	bl	80059a4 <vPortExitCritical>

	return xTimerIsInActiveList;
 8003294:	68bb      	ldr	r3, [r7, #8]
} /*lint !e818 Can't be pointer to const due to the typedef. */
 8003296:	4618      	mov	r0, r3
 8003298:	3710      	adds	r7, #16
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}
 800329e:	bf00      	nop

080032a0 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 80032a0:	b480      	push	{r7}
 80032a2:	b085      	sub	sp, #20
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = ( Timer_t * ) xTimer;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	60fb      	str	r3, [r7, #12]

	return pxTimer->pvTimerID;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	6a1b      	ldr	r3, [r3, #32]
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	3714      	adds	r7, #20
 80032b4:	46bd      	mov	sp, r7
 80032b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ba:	4770      	bx	lr

080032bc <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b08a      	sub	sp, #40	; 0x28
 80032c0:	af02      	add	r7, sp, #8
 80032c2:	60f8      	str	r0, [r7, #12]
 80032c4:	60b9      	str	r1, [r7, #8]
 80032c6:	603b      	str	r3, [r7, #0]
 80032c8:	4613      	mov	r3, r2
 80032ca:	80fb      	strh	r3, [r7, #6]
	configASSERT( pxTaskCode );
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
 80032cc:	88fb      	ldrh	r3, [r7, #6]
 80032ce:	4618      	mov	r0, r3
 80032d0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80032d2:	f001 f8e5 	bl	80044a0 <prvAllocateTCBAndStack>
 80032d6:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
 80032d8:	69bb      	ldr	r3, [r7, #24]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d065      	beq.n	80033aa <xTaskGenericCreate+0xee>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
 80032de:	69bb      	ldr	r3, [r7, #24]
 80032e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80032e2:	88fb      	ldrh	r3, [r7, #6]
 80032e4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80032e8:	3b01      	subs	r3, #1
 80032ea:	009b      	lsls	r3, r3, #2
 80032ec:	4413      	add	r3, r2
 80032ee:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	f023 0307 	bic.w	r3, r3, #7
 80032f6:	617b      	str	r3, [r7, #20]
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
 80032f8:	88fb      	ldrh	r3, [r7, #6]
 80032fa:	9300      	str	r3, [sp, #0]
 80032fc:	69b8      	ldr	r0, [r7, #24]
 80032fe:	68b9      	ldr	r1, [r7, #8]
 8003300:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003302:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003304:	f000 ffcc 	bl	80042a0 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003308:	6978      	ldr	r0, [r7, #20]
 800330a:	68f9      	ldr	r1, [r7, #12]
 800330c:	683a      	ldr	r2, [r7, #0]
 800330e:	f002 faa5 	bl	800585c <pxPortInitialiseStack>
 8003312:	4602      	mov	r2, r0
 8003314:	69bb      	ldr	r3, [r7, #24]
 8003316:	601a      	str	r2, [r3, #0]
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
 8003318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800331a:	2b00      	cmp	r3, #0
 800331c:	d002      	beq.n	8003324 <xTaskGenericCreate+0x68>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800331e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003320:	69ba      	ldr	r2, [r7, #24]
 8003322:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
 8003324:	f002 fb26 	bl	8005974 <vPortEnterCritical>
		{
			uxCurrentNumberOfTasks++;
 8003328:	4b2e      	ldr	r3, [pc, #184]	; (80033e4 <xTaskGenericCreate+0x128>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	1c5a      	adds	r2, r3, #1
 800332e:	4b2d      	ldr	r3, [pc, #180]	; (80033e4 <xTaskGenericCreate+0x128>)
 8003330:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
 8003332:	4b2d      	ldr	r3, [pc, #180]	; (80033e8 <xTaskGenericCreate+0x12c>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d109      	bne.n	800334e <xTaskGenericCreate+0x92>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
 800333a:	4b2b      	ldr	r3, [pc, #172]	; (80033e8 <xTaskGenericCreate+0x12c>)
 800333c:	69ba      	ldr	r2, [r7, #24]
 800333e:	601a      	str	r2, [r3, #0]

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003340:	4b28      	ldr	r3, [pc, #160]	; (80033e4 <xTaskGenericCreate+0x128>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	2b01      	cmp	r3, #1
 8003346:	d10f      	bne.n	8003368 <xTaskGenericCreate+0xac>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
 8003348:	f000 fffc 	bl	8004344 <prvInitialiseTaskLists>
 800334c:	e00c      	b.n	8003368 <xTaskGenericCreate+0xac>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
 800334e:	4b27      	ldr	r3, [pc, #156]	; (80033ec <xTaskGenericCreate+0x130>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d108      	bne.n	8003368 <xTaskGenericCreate+0xac>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
 8003356:	4b24      	ldr	r3, [pc, #144]	; (80033e8 <xTaskGenericCreate+0x12c>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800335c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800335e:	429a      	cmp	r2, r3
 8003360:	d802      	bhi.n	8003368 <xTaskGenericCreate+0xac>
					{
						pxCurrentTCB = pxNewTCB;
 8003362:	4b21      	ldr	r3, [pc, #132]	; (80033e8 <xTaskGenericCreate+0x12c>)
 8003364:	69ba      	ldr	r2, [r7, #24]
 8003366:	601a      	str	r2, [r3, #0]
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
 8003368:	4b21      	ldr	r3, [pc, #132]	; (80033f0 <xTaskGenericCreate+0x134>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	1c5a      	adds	r2, r3, #1
 800336e:	4b20      	ldr	r3, [pc, #128]	; (80033f0 <xTaskGenericCreate+0x134>)
 8003370:	601a      	str	r2, [r3, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
 8003372:	69bb      	ldr	r3, [r7, #24]
 8003374:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003376:	2201      	movs	r2, #1
 8003378:	409a      	lsls	r2, r3
 800337a:	4b1e      	ldr	r3, [pc, #120]	; (80033f4 <xTaskGenericCreate+0x138>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	431a      	orrs	r2, r3
 8003380:	4b1c      	ldr	r3, [pc, #112]	; (80033f4 <xTaskGenericCreate+0x138>)
 8003382:	601a      	str	r2, [r3, #0]
 8003384:	69bb      	ldr	r3, [r7, #24]
 8003386:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003388:	4613      	mov	r3, r2
 800338a:	009b      	lsls	r3, r3, #2
 800338c:	4413      	add	r3, r2
 800338e:	009b      	lsls	r3, r3, #2
 8003390:	4a19      	ldr	r2, [pc, #100]	; (80033f8 <xTaskGenericCreate+0x13c>)
 8003392:	441a      	add	r2, r3
 8003394:	69bb      	ldr	r3, [r7, #24]
 8003396:	3304      	adds	r3, #4
 8003398:	4610      	mov	r0, r2
 800339a:	4619      	mov	r1, r3
 800339c:	f002 f9d8 	bl	8005750 <vListInsertEnd>

			xReturn = pdPASS;
 80033a0:	2301      	movs	r3, #1
 80033a2:	61fb      	str	r3, [r7, #28]
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
 80033a4:	f002 fafe 	bl	80059a4 <vPortExitCritical>
 80033a8:	e002      	b.n	80033b0 <xTaskGenericCreate+0xf4>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80033aa:	f04f 33ff 	mov.w	r3, #4294967295
 80033ae:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
 80033b0:	69fb      	ldr	r3, [r7, #28]
 80033b2:	2b01      	cmp	r3, #1
 80033b4:	d111      	bne.n	80033da <xTaskGenericCreate+0x11e>
	{
		if( xSchedulerRunning != pdFALSE )
 80033b6:	4b0d      	ldr	r3, [pc, #52]	; (80033ec <xTaskGenericCreate+0x130>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d00d      	beq.n	80033da <xTaskGenericCreate+0x11e>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
 80033be:	4b0a      	ldr	r3, [pc, #40]	; (80033e8 <xTaskGenericCreate+0x12c>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033c6:	429a      	cmp	r2, r3
 80033c8:	d207      	bcs.n	80033da <xTaskGenericCreate+0x11e>
			{
				taskYIELD_IF_USING_PREEMPTION();
 80033ca:	4b0c      	ldr	r3, [pc, #48]	; (80033fc <xTaskGenericCreate+0x140>)
 80033cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80033d0:	601a      	str	r2, [r3, #0]
 80033d2:	f3bf 8f4f 	dsb	sy
 80033d6:	f3bf 8f6f 	isb	sy
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
 80033da:	69fb      	ldr	r3, [r7, #28]
}
 80033dc:	4618      	mov	r0, r3
 80033de:	3720      	adds	r7, #32
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bd80      	pop	{r7, pc}
 80033e4:	2000018c 	.word	0x2000018c
 80033e8:	200000b4 	.word	0x200000b4
 80033ec:	20000198 	.word	0x20000198
 80033f0:	200001a8 	.word	0x200001a8
 80033f4:	20000194 	.word	0x20000194
 80033f8:	200000b8 	.word	0x200000b8
 80033fc:	e000ed04 	.word	0xe000ed04

08003400 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8003400:	b580      	push	{r7, lr}
 8003402:	b084      	sub	sp, #16
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8003408:	f002 fab4 	bl	8005974 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d102      	bne.n	8003418 <vTaskDelete+0x18>
 8003412:	4b2c      	ldr	r3, [pc, #176]	; (80034c4 <vTaskDelete+0xc4>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	e000      	b.n	800341a <vTaskDelete+0x1a>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	3304      	adds	r3, #4
 8003420:	4618      	mov	r0, r3
 8003422:	f002 f9f1 	bl	8005808 <uxListRemove>
 8003426:	4603      	mov	r3, r0
 8003428:	2b00      	cmp	r3, #0
 800342a:	d115      	bne.n	8003458 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003430:	4925      	ldr	r1, [pc, #148]	; (80034c8 <vTaskDelete+0xc8>)
 8003432:	4613      	mov	r3, r2
 8003434:	009b      	lsls	r3, r3, #2
 8003436:	4413      	add	r3, r2
 8003438:	009b      	lsls	r3, r3, #2
 800343a:	440b      	add	r3, r1
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d10a      	bne.n	8003458 <vTaskDelete+0x58>
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003446:	2201      	movs	r2, #1
 8003448:	fa02 f303 	lsl.w	r3, r2, r3
 800344c:	43da      	mvns	r2, r3
 800344e:	4b1f      	ldr	r3, [pc, #124]	; (80034cc <vTaskDelete+0xcc>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	401a      	ands	r2, r3
 8003454:	4b1d      	ldr	r3, [pc, #116]	; (80034cc <vTaskDelete+0xcc>)
 8003456:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800345c:	2b00      	cmp	r3, #0
 800345e:	d004      	beq.n	800346a <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	3318      	adds	r3, #24
 8003464:	4618      	mov	r0, r3
 8003466:	f002 f9cf 	bl	8005808 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	3304      	adds	r3, #4
 800346e:	4818      	ldr	r0, [pc, #96]	; (80034d0 <vTaskDelete+0xd0>)
 8003470:	4619      	mov	r1, r3
 8003472:	f002 f96d 	bl	8005750 <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
 8003476:	4b17      	ldr	r3, [pc, #92]	; (80034d4 <vTaskDelete+0xd4>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	1c5a      	adds	r2, r3, #1
 800347c:	4b15      	ldr	r3, [pc, #84]	; (80034d4 <vTaskDelete+0xd4>)
 800347e:	601a      	str	r2, [r3, #0]

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
 8003480:	4b15      	ldr	r3, [pc, #84]	; (80034d8 <vTaskDelete+0xd8>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	1c5a      	adds	r2, r3, #1
 8003486:	4b14      	ldr	r3, [pc, #80]	; (80034d8 <vTaskDelete+0xd8>)
 8003488:	601a      	str	r2, [r3, #0]

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 800348a:	f002 fa8b 	bl	80059a4 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800348e:	4b13      	ldr	r3, [pc, #76]	; (80034dc <vTaskDelete+0xdc>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d013      	beq.n	80034be <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 8003496:	4b0b      	ldr	r3, [pc, #44]	; (80034c4 <vTaskDelete+0xc4>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	68fa      	ldr	r2, [r7, #12]
 800349c:	429a      	cmp	r2, r3
 800349e:	d108      	bne.n	80034b2 <vTaskDelete+0xb2>
				in which Windows specific clean up operations are performed,
				after which it is not possible to yield away from this task -
				hence xYieldPending is used to latch that a context switch is
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
				portYIELD_WITHIN_API();
 80034a0:	4b0f      	ldr	r3, [pc, #60]	; (80034e0 <vTaskDelete+0xe0>)
 80034a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80034a6:	601a      	str	r2, [r3, #0]
 80034a8:	f3bf 8f4f 	dsb	sy
 80034ac:	f3bf 8f6f 	isb	sy
 80034b0:	e005      	b.n	80034be <vTaskDelete+0xbe>
			}
			else
			{
				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				taskENTER_CRITICAL();
 80034b2:	f002 fa5f 	bl	8005974 <vPortEnterCritical>
				{
					prvResetNextTaskUnblockTime();
 80034b6:	f001 f83b 	bl	8004530 <prvResetNextTaskUnblockTime>
				}
				taskEXIT_CRITICAL();
 80034ba:	f002 fa73 	bl	80059a4 <vPortExitCritical>
			}
		}
	}
 80034be:	3710      	adds	r7, #16
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}
 80034c4:	200000b4 	.word	0x200000b4
 80034c8:	200000b8 	.word	0x200000b8
 80034cc:	20000194 	.word	0x20000194
 80034d0:	20000160 	.word	0x20000160
 80034d4:	20000174 	.word	0x20000174
 80034d8:	200001a8 	.word	0x200001a8
 80034dc:	20000198 	.word	0x20000198
 80034e0:	e000ed04 	.word	0xe000ed04

080034e4 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b086      	sub	sp, #24
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
 80034ec:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80034ee:	2300      	movs	r3, #0
 80034f0:	617b      	str	r3, [r7, #20]

		configASSERT( pxPreviousWakeTime );
		configASSERT( ( xTimeIncrement > 0U ) );
		configASSERT( uxSchedulerSuspended == 0 );

		vTaskSuspendAll();
 80034f2:	f000 fb25 	bl	8003b40 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80034f6:	4b29      	ldr	r3, [pc, #164]	; (800359c <vTaskDelayUntil+0xb8>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	613b      	str	r3, [r7, #16]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681a      	ldr	r2, [r3, #0]
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	4413      	add	r3, r2
 8003504:	60fb      	str	r3, [r7, #12]

			if( xConstTickCount < *pxPreviousWakeTime )
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681a      	ldr	r2, [r3, #0]
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	429a      	cmp	r2, r3
 800350e:	d90b      	bls.n	8003528 <vTaskDelayUntil+0x44>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	429a      	cmp	r2, r3
 8003518:	d911      	bls.n	800353e <vTaskDelayUntil+0x5a>
 800351a:	68fa      	ldr	r2, [r7, #12]
 800351c:	693b      	ldr	r3, [r7, #16]
 800351e:	429a      	cmp	r2, r3
 8003520:	d90d      	bls.n	800353e <vTaskDelayUntil+0x5a>
				{
					xShouldDelay = pdTRUE;
 8003522:	2301      	movs	r3, #1
 8003524:	617b      	str	r3, [r7, #20]
 8003526:	e00a      	b.n	800353e <vTaskDelayUntil+0x5a>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	429a      	cmp	r2, r3
 8003530:	d803      	bhi.n	800353a <vTaskDelayUntil+0x56>
 8003532:	68fa      	ldr	r2, [r7, #12]
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	429a      	cmp	r2, r3
 8003538:	d901      	bls.n	800353e <vTaskDelayUntil+0x5a>
				{
					xShouldDelay = pdTRUE;
 800353a:	2301      	movs	r3, #1
 800353c:	617b      	str	r3, [r7, #20]
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	68fa      	ldr	r2, [r7, #12]
 8003542:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d017      	beq.n	800357a <vTaskDelayUntil+0x96>
			{
				traceTASK_DELAY_UNTIL();

				/* Remove the task from the ready list before adding it to the
				blocked list as the same list item is used for both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 800354a:	4b15      	ldr	r3, [pc, #84]	; (80035a0 <vTaskDelayUntil+0xbc>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	3304      	adds	r3, #4
 8003550:	4618      	mov	r0, r3
 8003552:	f002 f959 	bl	8005808 <uxListRemove>
 8003556:	4603      	mov	r3, r0
 8003558:	2b00      	cmp	r3, #0
 800355a:	d10b      	bne.n	8003574 <vTaskDelayUntil+0x90>
				{
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800355c:	4b10      	ldr	r3, [pc, #64]	; (80035a0 <vTaskDelayUntil+0xbc>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003562:	2201      	movs	r2, #1
 8003564:	fa02 f303 	lsl.w	r3, r2, r3
 8003568:	43da      	mvns	r2, r3
 800356a:	4b0e      	ldr	r3, [pc, #56]	; (80035a4 <vTaskDelayUntil+0xc0>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	401a      	ands	r2, r3
 8003570:	4b0c      	ldr	r3, [pc, #48]	; (80035a4 <vTaskDelayUntil+0xc0>)
 8003572:	601a      	str	r2, [r3, #0]
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
 8003574:	68f8      	ldr	r0, [r7, #12]
 8003576:	f000 ff5d 	bl	8004434 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800357a:	f000 faef 	bl	8003b5c <xTaskResumeAll>
 800357e:	60b8      	str	r0, [r7, #8]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d107      	bne.n	8003596 <vTaskDelayUntil+0xb2>
		{
			portYIELD_WITHIN_API();
 8003586:	4b08      	ldr	r3, [pc, #32]	; (80035a8 <vTaskDelayUntil+0xc4>)
 8003588:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800358c:	601a      	str	r2, [r3, #0]
 800358e:	f3bf 8f4f 	dsb	sy
 8003592:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003596:	3718      	adds	r7, #24
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}
 800359c:	20000190 	.word	0x20000190
 80035a0:	200000b4 	.word	0x200000b4
 80035a4:	20000194 	.word	0x20000194
 80035a8:	e000ed04 	.word	0xe000ed04

080035ac <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b084      	sub	sp, #16
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
 80035b4:	2300      	movs	r3, #0
 80035b6:	60fb      	str	r3, [r7, #12]


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d021      	beq.n	8003602 <vTaskDelay+0x56>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
 80035be:	f000 fabf 	bl	8003b40 <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
 80035c2:	4b17      	ldr	r3, [pc, #92]	; (8003620 <vTaskDelay+0x74>)
 80035c4:	681a      	ldr	r2, [r3, #0]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	4413      	add	r3, r2
 80035ca:	60bb      	str	r3, [r7, #8]

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 80035cc:	4b15      	ldr	r3, [pc, #84]	; (8003624 <vTaskDelay+0x78>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	3304      	adds	r3, #4
 80035d2:	4618      	mov	r0, r3
 80035d4:	f002 f918 	bl	8005808 <uxListRemove>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d10b      	bne.n	80035f6 <vTaskDelay+0x4a>
				{
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80035de:	4b11      	ldr	r3, [pc, #68]	; (8003624 <vTaskDelay+0x78>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035e4:	2201      	movs	r2, #1
 80035e6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ea:	43da      	mvns	r2, r3
 80035ec:	4b0e      	ldr	r3, [pc, #56]	; (8003628 <vTaskDelay+0x7c>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	401a      	ands	r2, r3
 80035f2:	4b0d      	ldr	r3, [pc, #52]	; (8003628 <vTaskDelay+0x7c>)
 80035f4:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
 80035f6:	68b8      	ldr	r0, [r7, #8]
 80035f8:	f000 ff1c 	bl	8004434 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80035fc:	f000 faae 	bl	8003b5c <xTaskResumeAll>
 8003600:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d107      	bne.n	8003618 <vTaskDelay+0x6c>
		{
			portYIELD_WITHIN_API();
 8003608:	4b08      	ldr	r3, [pc, #32]	; (800362c <vTaskDelay+0x80>)
 800360a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800360e:	601a      	str	r2, [r3, #0]
 8003610:	f3bf 8f4f 	dsb	sy
 8003614:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003618:	3710      	adds	r7, #16
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop
 8003620:	20000190 	.word	0x20000190
 8003624:	200000b4 	.word	0x200000b4
 8003628:	20000194 	.word	0x20000194
 800362c:	e000ed04 	.word	0xe000ed04

08003630 <uxTaskPriorityGet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGet( TaskHandle_t xTask )
	{
 8003630:	b580      	push	{r7, lr}
 8003632:	b084      	sub	sp, #16
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	UBaseType_t uxReturn;

		taskENTER_CRITICAL();
 8003638:	f002 f99c 	bl	8005974 <vPortEnterCritical>
		{
			/* If null is passed in here then we are changing the
			priority of the calling function. */
			pxTCB = prvGetTCBFromHandle( xTask );
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d102      	bne.n	8003648 <uxTaskPriorityGet+0x18>
 8003642:	4b07      	ldr	r3, [pc, #28]	; (8003660 <uxTaskPriorityGet+0x30>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	e000      	b.n	800364a <uxTaskPriorityGet+0x1a>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	60fb      	str	r3, [r7, #12]
			uxReturn = pxTCB->uxPriority;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003650:	60bb      	str	r3, [r7, #8]
		}
		taskEXIT_CRITICAL();
 8003652:	f002 f9a7 	bl	80059a4 <vPortExitCritical>

		return uxReturn;
 8003656:	68bb      	ldr	r3, [r7, #8]
	}
 8003658:	4618      	mov	r0, r3
 800365a:	3710      	adds	r7, #16
 800365c:	46bd      	mov	sp, r7
 800365e:	bd80      	pop	{r7, pc}
 8003660:	200000b4 	.word	0x200000b4

08003664 <uxTaskPriorityGetFromISR>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGetFromISR( TaskHandle_t xTask )
	{
 8003664:	b480      	push	{r7}
 8003666:	b089      	sub	sp, #36	; 0x24
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800366c:	f3ef 8211 	mrs	r2, BASEPRI
 8003670:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003674:	f383 8811 	msr	BASEPRI, r3
 8003678:	f3bf 8f6f 	isb	sy
 800367c:	f3bf 8f4f 	dsb	sy
 8003680:	613a      	str	r2, [r7, #16]
 8003682:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003684:	693b      	ldr	r3, [r7, #16]
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		uxSavedInterruptState = portSET_INTERRUPT_MASK_FROM_ISR();
 8003686:	61fb      	str	r3, [r7, #28]
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d102      	bne.n	8003694 <uxTaskPriorityGetFromISR+0x30>
 800368e:	4b0a      	ldr	r3, [pc, #40]	; (80036b8 <uxTaskPriorityGetFromISR+0x54>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	e000      	b.n	8003696 <uxTaskPriorityGetFromISR+0x32>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	61bb      	str	r3, [r7, #24]
			uxReturn = pxTCB->uxPriority;
 8003698:	69bb      	ldr	r3, [r7, #24]
 800369a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800369c:	617b      	str	r3, [r7, #20]
 800369e:	69fb      	ldr	r3, [r7, #28]
 80036a0:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80036a2:	68bb      	ldr	r3, [r7, #8]
 80036a4:	f383 8811 	msr	BASEPRI, r3
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptState );

		return uxReturn;
 80036a8:	697b      	ldr	r3, [r7, #20]
	}
 80036aa:	4618      	mov	r0, r3
 80036ac:	3724      	adds	r7, #36	; 0x24
 80036ae:	46bd      	mov	sp, r7
 80036b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b4:	4770      	bx	lr
 80036b6:	bf00      	nop
 80036b8:	200000b4 	.word	0x200000b4

080036bc <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b086      	sub	sp, #24
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
 80036c4:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
 80036c6:	2300      	movs	r3, #0
 80036c8:	617b      	str	r3, [r7, #20]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	2b04      	cmp	r3, #4
 80036ce:	d901      	bls.n	80036d4 <vTaskPrioritySet+0x18>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80036d0:	2304      	movs	r3, #4
 80036d2:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
 80036d4:	f002 f94e 	bl	8005974 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d102      	bne.n	80036e4 <vTaskPrioritySet+0x28>
 80036de:	4b43      	ldr	r3, [pc, #268]	; (80037ec <vTaskPrioritySet+0x130>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	e000      	b.n	80036e6 <vTaskPrioritySet+0x2a>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	613b      	str	r3, [r7, #16]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
 80036e8:	693b      	ldr	r3, [r7, #16]
 80036ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ec:	60fb      	str	r3, [r7, #12]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
 80036ee:	68fa      	ldr	r2, [r7, #12]
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	429a      	cmp	r2, r3
 80036f4:	d074      	beq.n	80037e0 <vTaskPrioritySet+0x124>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
 80036f6:	683a      	ldr	r2, [r7, #0]
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	429a      	cmp	r2, r3
 80036fc:	d90d      	bls.n	800371a <vTaskPrioritySet+0x5e>
				{
					if( pxTCB != pxCurrentTCB )
 80036fe:	4b3b      	ldr	r3, [pc, #236]	; (80037ec <vTaskPrioritySet+0x130>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	693a      	ldr	r2, [r7, #16]
 8003704:	429a      	cmp	r2, r3
 8003706:	d00f      	beq.n	8003728 <vTaskPrioritySet+0x6c>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
 8003708:	4b38      	ldr	r3, [pc, #224]	; (80037ec <vTaskPrioritySet+0x130>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	429a      	cmp	r2, r3
 8003712:	d809      	bhi.n	8003728 <vTaskPrioritySet+0x6c>
						{
							xYieldRequired = pdTRUE;
 8003714:	2301      	movs	r3, #1
 8003716:	617b      	str	r3, [r7, #20]
 8003718:	e006      	b.n	8003728 <vTaskPrioritySet+0x6c>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
 800371a:	4b34      	ldr	r3, [pc, #208]	; (80037ec <vTaskPrioritySet+0x130>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	693a      	ldr	r2, [r7, #16]
 8003720:	429a      	cmp	r2, r3
 8003722:	d101      	bne.n	8003728 <vTaskPrioritySet+0x6c>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
 8003724:	2301      	movs	r3, #1
 8003726:	617b      	str	r3, [r7, #20]
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8003728:	693b      	ldr	r3, [r7, #16]
 800372a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800372c:	60bb      	str	r3, [r7, #8]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
 800372e:	693b      	ldr	r3, [r7, #16]
 8003730:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003736:	429a      	cmp	r2, r3
 8003738:	d102      	bne.n	8003740 <vTaskPrioritySet+0x84>
					{
						pxTCB->uxPriority = uxNewPriority;
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	683a      	ldr	r2, [r7, #0]
 800373e:	62da      	str	r2, [r3, #44]	; 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	683a      	ldr	r2, [r7, #0]
 8003744:	641a      	str	r2, [r3, #64]	; 0x40
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	699b      	ldr	r3, [r3, #24]
 800374a:	2b00      	cmp	r3, #0
 800374c:	db04      	blt.n	8003758 <vTaskPrioritySet+0x9c>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	f1c3 0205 	rsb	r2, r3, #5
 8003754:	693b      	ldr	r3, [r7, #16]
 8003756:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change it's priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	6959      	ldr	r1, [r3, #20]
 800375c:	68ba      	ldr	r2, [r7, #8]
 800375e:	4613      	mov	r3, r2
 8003760:	009b      	lsls	r3, r3, #2
 8003762:	4413      	add	r3, r2
 8003764:	009b      	lsls	r3, r3, #2
 8003766:	4a22      	ldr	r2, [pc, #136]	; (80037f0 <vTaskPrioritySet+0x134>)
 8003768:	4413      	add	r3, r2
 800376a:	4299      	cmp	r1, r3
 800376c:	d101      	bne.n	8003772 <vTaskPrioritySet+0xb6>
 800376e:	2301      	movs	r3, #1
 8003770:	e000      	b.n	8003774 <vTaskPrioritySet+0xb8>
 8003772:	2300      	movs	r3, #0
 8003774:	2b00      	cmp	r3, #0
 8003776:	d028      	beq.n	80037ca <vTaskPrioritySet+0x10e>
				{
					/* The task is currently in its ready list - remove before adding
					it to it's new ready list.  As we are in a critical section we
					can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8003778:	693b      	ldr	r3, [r7, #16]
 800377a:	3304      	adds	r3, #4
 800377c:	4618      	mov	r0, r3
 800377e:	f002 f843 	bl	8005808 <uxListRemove>
 8003782:	4603      	mov	r3, r0
 8003784:	2b00      	cmp	r3, #0
 8003786:	d109      	bne.n	800379c <vTaskPrioritySet+0xe0>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( uxPriorityUsedOnEntry, uxTopReadyPriority );
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	2201      	movs	r2, #1
 800378c:	fa02 f303 	lsl.w	r3, r2, r3
 8003790:	43da      	mvns	r2, r3
 8003792:	4b18      	ldr	r3, [pc, #96]	; (80037f4 <vTaskPrioritySet+0x138>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	401a      	ands	r2, r3
 8003798:	4b16      	ldr	r3, [pc, #88]	; (80037f4 <vTaskPrioritySet+0x138>)
 800379a:	601a      	str	r2, [r3, #0]
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037a0:	2201      	movs	r2, #1
 80037a2:	409a      	lsls	r2, r3
 80037a4:	4b13      	ldr	r3, [pc, #76]	; (80037f4 <vTaskPrioritySet+0x138>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	431a      	orrs	r2, r3
 80037aa:	4b12      	ldr	r3, [pc, #72]	; (80037f4 <vTaskPrioritySet+0x138>)
 80037ac:	601a      	str	r2, [r3, #0]
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037b2:	4613      	mov	r3, r2
 80037b4:	009b      	lsls	r3, r3, #2
 80037b6:	4413      	add	r3, r2
 80037b8:	009b      	lsls	r3, r3, #2
 80037ba:	4a0d      	ldr	r2, [pc, #52]	; (80037f0 <vTaskPrioritySet+0x134>)
 80037bc:	441a      	add	r2, r3
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	3304      	adds	r3, #4
 80037c2:	4610      	mov	r0, r2
 80037c4:	4619      	mov	r1, r3
 80037c6:	f001 ffc3 	bl	8005750 <vListInsertEnd>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldRequired == pdTRUE )
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	2b01      	cmp	r3, #1
 80037ce:	d107      	bne.n	80037e0 <vTaskPrioritySet+0x124>
				{
					taskYIELD_IF_USING_PREEMPTION();
 80037d0:	4b09      	ldr	r3, [pc, #36]	; (80037f8 <vTaskPrioritySet+0x13c>)
 80037d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80037d6:	601a      	str	r2, [r3, #0]
 80037d8:	f3bf 8f4f 	dsb	sy
 80037dc:	f3bf 8f6f 	isb	sy
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
 80037e0:	f002 f8e0 	bl	80059a4 <vPortExitCritical>
	}
 80037e4:	3718      	adds	r7, #24
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	200000b4 	.word	0x200000b4
 80037f0:	200000b8 	.word	0x200000b8
 80037f4:	20000194 	.word	0x20000194
 80037f8:	e000ed04 	.word	0xe000ed04

080037fc <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b084      	sub	sp, #16
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8003804:	f002 f8b6 	bl	8005974 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d102      	bne.n	8003814 <vTaskSuspend+0x18>
 800380e:	4b30      	ldr	r3, [pc, #192]	; (80038d0 <vTaskSuspend+0xd4>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	e000      	b.n	8003816 <vTaskSuspend+0x1a>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	3304      	adds	r3, #4
 800381c:	4618      	mov	r0, r3
 800381e:	f001 fff3 	bl	8005808 <uxListRemove>
 8003822:	4603      	mov	r3, r0
 8003824:	2b00      	cmp	r3, #0
 8003826:	d115      	bne.n	8003854 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800382c:	4929      	ldr	r1, [pc, #164]	; (80038d4 <vTaskSuspend+0xd8>)
 800382e:	4613      	mov	r3, r2
 8003830:	009b      	lsls	r3, r3, #2
 8003832:	4413      	add	r3, r2
 8003834:	009b      	lsls	r3, r3, #2
 8003836:	440b      	add	r3, r1
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d10a      	bne.n	8003854 <vTaskSuspend+0x58>
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003842:	2201      	movs	r2, #1
 8003844:	fa02 f303 	lsl.w	r3, r2, r3
 8003848:	43da      	mvns	r2, r3
 800384a:	4b23      	ldr	r3, [pc, #140]	; (80038d8 <vTaskSuspend+0xdc>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	401a      	ands	r2, r3
 8003850:	4b21      	ldr	r3, [pc, #132]	; (80038d8 <vTaskSuspend+0xdc>)
 8003852:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003858:	2b00      	cmp	r3, #0
 800385a:	d004      	beq.n	8003866 <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	3318      	adds	r3, #24
 8003860:	4618      	mov	r0, r3
 8003862:	f001 ffd1 	bl	8005808 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) );
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	3304      	adds	r3, #4
 800386a:	481c      	ldr	r0, [pc, #112]	; (80038dc <vTaskSuspend+0xe0>)
 800386c:	4619      	mov	r1, r3
 800386e:	f001 ff6f 	bl	8005750 <vListInsertEnd>
		}
		taskEXIT_CRITICAL();
 8003872:	f002 f897 	bl	80059a4 <vPortExitCritical>

		if( pxTCB == pxCurrentTCB )
 8003876:	4b16      	ldr	r3, [pc, #88]	; (80038d0 <vTaskSuspend+0xd4>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	68fa      	ldr	r2, [r7, #12]
 800387c:	429a      	cmp	r2, r3
 800387e:	d119      	bne.n	80038b4 <vTaskSuspend+0xb8>
		{
			if( xSchedulerRunning != pdFALSE )
 8003880:	4b17      	ldr	r3, [pc, #92]	; (80038e0 <vTaskSuspend+0xe4>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d008      	beq.n	800389a <vTaskSuspend+0x9e>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
				portYIELD_WITHIN_API();
 8003888:	4b16      	ldr	r3, [pc, #88]	; (80038e4 <vTaskSuspend+0xe8>)
 800388a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800388e:	601a      	str	r2, [r3, #0]
 8003890:	f3bf 8f4f 	dsb	sy
 8003894:	f3bf 8f6f 	isb	sy
 8003898:	e016      	b.n	80038c8 <vTaskSuspend+0xcc>
			else
			{
				/* The scheduler is not running, but the task that was pointed
				to by pxCurrentTCB has just been suspended and pxCurrentTCB
				must be adjusted to point to a different task. */
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
 800389a:	4b10      	ldr	r3, [pc, #64]	; (80038dc <vTaskSuspend+0xe0>)
 800389c:	681a      	ldr	r2, [r3, #0]
 800389e:	4b12      	ldr	r3, [pc, #72]	; (80038e8 <vTaskSuspend+0xec>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	429a      	cmp	r2, r3
 80038a4:	d103      	bne.n	80038ae <vTaskSuspend+0xb2>
				{
					/* No other tasks are ready, so set pxCurrentTCB back to
					NULL so when the next task is created pxCurrentTCB will
					be set to point to it no matter what its relative priority
					is. */
					pxCurrentTCB = NULL;
 80038a6:	4b0a      	ldr	r3, [pc, #40]	; (80038d0 <vTaskSuspend+0xd4>)
 80038a8:	2200      	movs	r2, #0
 80038aa:	601a      	str	r2, [r3, #0]
 80038ac:	e00c      	b.n	80038c8 <vTaskSuspend+0xcc>
				}
				else
				{
					vTaskSwitchContext();
 80038ae:	f000 fab7 	bl	8003e20 <vTaskSwitchContext>
 80038b2:	e009      	b.n	80038c8 <vTaskSuspend+0xcc>
				}
			}
		}
		else
		{
			if( xSchedulerRunning != pdFALSE )
 80038b4:	4b0a      	ldr	r3, [pc, #40]	; (80038e0 <vTaskSuspend+0xe4>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d005      	beq.n	80038c8 <vTaskSuspend+0xcc>
			{
				/* A task other than the currently running task was suspended,
				reset the next expected unblock time in case it referred to the
				task that is now in the Suspended state. */
				taskENTER_CRITICAL();
 80038bc:	f002 f85a 	bl	8005974 <vPortEnterCritical>
				{
					prvResetNextTaskUnblockTime();
 80038c0:	f000 fe36 	bl	8004530 <prvResetNextTaskUnblockTime>
				}
				taskEXIT_CRITICAL();
 80038c4:	f002 f86e 	bl	80059a4 <vPortExitCritical>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80038c8:	3710      	adds	r7, #16
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}
 80038ce:	bf00      	nop
 80038d0:	200000b4 	.word	0x200000b4
 80038d4:	200000b8 	.word	0x200000b8
 80038d8:	20000194 	.word	0x20000194
 80038dc:	20000178 	.word	0x20000178
 80038e0:	20000198 	.word	0x20000198
 80038e4:	e000ed04 	.word	0xe000ed04
 80038e8:	2000018c 	.word	0x2000018c

080038ec <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 80038ec:	b480      	push	{r7}
 80038ee:	b085      	sub	sp, #20
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 80038f4:	2300      	movs	r3, #0
 80038f6:	60fb      	str	r3, [r7, #12]
	const TCB_t * const pxTCB = ( TCB_t * ) xTask;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	60bb      	str	r3, [r7, #8]

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	695a      	ldr	r2, [r3, #20]
 8003900:	4b0f      	ldr	r3, [pc, #60]	; (8003940 <prvTaskIsTaskSuspended+0x54>)
 8003902:	429a      	cmp	r2, r3
 8003904:	d101      	bne.n	800390a <prvTaskIsTaskSuspended+0x1e>
 8003906:	2301      	movs	r3, #1
 8003908:	e000      	b.n	800390c <prvTaskIsTaskSuspended+0x20>
 800390a:	2300      	movs	r3, #0
 800390c:	2b00      	cmp	r3, #0
 800390e:	d00f      	beq.n	8003930 <prvTaskIsTaskSuspended+0x44>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003914:	4b0b      	ldr	r3, [pc, #44]	; (8003944 <prvTaskIsTaskSuspended+0x58>)
 8003916:	429a      	cmp	r2, r3
 8003918:	d00a      	beq.n	8003930 <prvTaskIsTaskSuspended+0x44>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE )
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800391e:	2b00      	cmp	r3, #0
 8003920:	d101      	bne.n	8003926 <prvTaskIsTaskSuspended+0x3a>
 8003922:	2301      	movs	r3, #1
 8003924:	e000      	b.n	8003928 <prvTaskIsTaskSuspended+0x3c>
 8003926:	2300      	movs	r3, #0
 8003928:	2b00      	cmp	r3, #0
 800392a:	d001      	beq.n	8003930 <prvTaskIsTaskSuspended+0x44>
				{
					xReturn = pdTRUE;
 800392c:	2301      	movs	r3, #1
 800392e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003930:	68fb      	ldr	r3, [r7, #12]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8003932:	4618      	mov	r0, r3
 8003934:	3714      	adds	r7, #20
 8003936:	46bd      	mov	sp, r7
 8003938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393c:	4770      	bx	lr
 800393e:	bf00      	nop
 8003940:	20000178 	.word	0x20000178
 8003944:	2000014c 	.word	0x2000014c

08003948 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8003948:	b580      	push	{r7, lr}
 800394a:	b084      	sub	sp, #16
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	60fb      	str	r3, [r7, #12]
		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d039      	beq.n	80039ce <vTaskResume+0x86>
 800395a:	4b1e      	ldr	r3, [pc, #120]	; (80039d4 <vTaskResume+0x8c>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	68fa      	ldr	r2, [r7, #12]
 8003960:	429a      	cmp	r2, r3
 8003962:	d034      	beq.n	80039ce <vTaskResume+0x86>
		{
			taskENTER_CRITICAL();
 8003964:	f002 f806 	bl	8005974 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) == pdTRUE )
 8003968:	68f8      	ldr	r0, [r7, #12]
 800396a:	f7ff ffbf 	bl	80038ec <prvTaskIsTaskSuspended>
 800396e:	4603      	mov	r3, r0
 8003970:	2b01      	cmp	r3, #1
 8003972:	d12a      	bne.n	80039ca <vTaskResume+0x82>
				{
					traceTASK_RESUME( pxTCB );

					/* As we are in a critical section we can access the ready
					lists even if the scheduler is suspended. */
					( void ) uxListRemove(  &( pxTCB->xGenericListItem ) );
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	3304      	adds	r3, #4
 8003978:	4618      	mov	r0, r3
 800397a:	f001 ff45 	bl	8005808 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003982:	2201      	movs	r2, #1
 8003984:	409a      	lsls	r2, r3
 8003986:	4b14      	ldr	r3, [pc, #80]	; (80039d8 <vTaskResume+0x90>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	431a      	orrs	r2, r3
 800398c:	4b12      	ldr	r3, [pc, #72]	; (80039d8 <vTaskResume+0x90>)
 800398e:	601a      	str	r2, [r3, #0]
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003994:	4613      	mov	r3, r2
 8003996:	009b      	lsls	r3, r3, #2
 8003998:	4413      	add	r3, r2
 800399a:	009b      	lsls	r3, r3, #2
 800399c:	4a0f      	ldr	r2, [pc, #60]	; (80039dc <vTaskResume+0x94>)
 800399e:	441a      	add	r2, r3
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	3304      	adds	r3, #4
 80039a4:	4610      	mov	r0, r2
 80039a6:	4619      	mov	r1, r3
 80039a8:	f001 fed2 	bl	8005750 <vListInsertEnd>

					/* We may have just resumed a higher priority task. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039b0:	4b08      	ldr	r3, [pc, #32]	; (80039d4 <vTaskResume+0x8c>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039b6:	429a      	cmp	r2, r3
 80039b8:	d307      	bcc.n	80039ca <vTaskResume+0x82>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 80039ba:	4b09      	ldr	r3, [pc, #36]	; (80039e0 <vTaskResume+0x98>)
 80039bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80039c0:	601a      	str	r2, [r3, #0]
 80039c2:	f3bf 8f4f 	dsb	sy
 80039c6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 80039ca:	f001 ffeb 	bl	80059a4 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80039ce:	3710      	adds	r7, #16
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bd80      	pop	{r7, pc}
 80039d4:	200000b4 	.word	0x200000b4
 80039d8:	20000194 	.word	0x20000194
 80039dc:	200000b8 	.word	0x200000b8
 80039e0:	e000ed04 	.word	0xe000ed04

080039e4 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b088      	sub	sp, #32
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
 80039ec:	2300      	movs	r3, #0
 80039ee:	61fb      	str	r3, [r7, #28]
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	61bb      	str	r3, [r7, #24]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80039f4:	f3ef 8211 	mrs	r2, BASEPRI
 80039f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039fc:	f383 8811 	msr	BASEPRI, r3
 8003a00:	f3bf 8f6f 	isb	sy
 8003a04:	f3bf 8f4f 	dsb	sy
 8003a08:	613a      	str	r2, [r7, #16]
 8003a0a:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003a0c:	693b      	ldr	r3, [r7, #16]
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003a0e:	617b      	str	r3, [r7, #20]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) == pdTRUE )
 8003a10:	69b8      	ldr	r0, [r7, #24]
 8003a12:	f7ff ff6b 	bl	80038ec <prvTaskIsTaskSuspended>
 8003a16:	4603      	mov	r3, r0
 8003a18:	2b01      	cmp	r3, #1
 8003a1a:	d12f      	bne.n	8003a7c <xTaskResumeFromISR+0x98>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003a1c:	4b1c      	ldr	r3, [pc, #112]	; (8003a90 <xTaskResumeFromISR+0xac>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d125      	bne.n	8003a70 <xTaskResumeFromISR+0x8c>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003a24:	69bb      	ldr	r3, [r7, #24]
 8003a26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a28:	4b1a      	ldr	r3, [pc, #104]	; (8003a94 <xTaskResumeFromISR+0xb0>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a2e:	429a      	cmp	r2, r3
 8003a30:	d301      	bcc.n	8003a36 <xTaskResumeFromISR+0x52>
					{
						xYieldRequired = pdTRUE;
 8003a32:	2301      	movs	r3, #1
 8003a34:	61fb      	str	r3, [r7, #28]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove(  &( pxTCB->xGenericListItem ) );
 8003a36:	69bb      	ldr	r3, [r7, #24]
 8003a38:	3304      	adds	r3, #4
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f001 fee4 	bl	8005808 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003a40:	69bb      	ldr	r3, [r7, #24]
 8003a42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a44:	2201      	movs	r2, #1
 8003a46:	409a      	lsls	r2, r3
 8003a48:	4b13      	ldr	r3, [pc, #76]	; (8003a98 <xTaskResumeFromISR+0xb4>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	431a      	orrs	r2, r3
 8003a4e:	4b12      	ldr	r3, [pc, #72]	; (8003a98 <xTaskResumeFromISR+0xb4>)
 8003a50:	601a      	str	r2, [r3, #0]
 8003a52:	69bb      	ldr	r3, [r7, #24]
 8003a54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a56:	4613      	mov	r3, r2
 8003a58:	009b      	lsls	r3, r3, #2
 8003a5a:	4413      	add	r3, r2
 8003a5c:	009b      	lsls	r3, r3, #2
 8003a5e:	4a0f      	ldr	r2, [pc, #60]	; (8003a9c <xTaskResumeFromISR+0xb8>)
 8003a60:	441a      	add	r2, r3
 8003a62:	69bb      	ldr	r3, [r7, #24]
 8003a64:	3304      	adds	r3, #4
 8003a66:	4610      	mov	r0, r2
 8003a68:	4619      	mov	r1, r3
 8003a6a:	f001 fe71 	bl	8005750 <vListInsertEnd>
 8003a6e:	e005      	b.n	8003a7c <xTaskResumeFromISR+0x98>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8003a70:	69bb      	ldr	r3, [r7, #24]
 8003a72:	3318      	adds	r3, #24
 8003a74:	480a      	ldr	r0, [pc, #40]	; (8003aa0 <xTaskResumeFromISR+0xbc>)
 8003a76:	4619      	mov	r1, r3
 8003a78:	f001 fe6a 	bl	8005750 <vListInsertEnd>
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	f383 8811 	msr	BASEPRI, r3
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
 8003a86:	69fb      	ldr	r3, [r7, #28]
	}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	3720      	adds	r7, #32
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}
 8003a90:	200001ac 	.word	0x200001ac
 8003a94:	200000b4 	.word	0x200000b4
 8003a98:	20000194 	.word	0x20000194
 8003a9c:	200000b8 	.word	0x200000b8
 8003aa0:	2000014c 	.word	0x2000014c

08003aa4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b086      	sub	sp, #24
 8003aa8:	af04      	add	r7, sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
 8003aaa:	2300      	movs	r3, #0
 8003aac:	9300      	str	r3, [sp, #0]
 8003aae:	2300      	movs	r3, #0
 8003ab0:	9301      	str	r3, [sp, #4]
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	9302      	str	r3, [sp, #8]
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	9303      	str	r3, [sp, #12]
 8003aba:	4812      	ldr	r0, [pc, #72]	; (8003b04 <vTaskStartScheduler+0x60>)
 8003abc:	4912      	ldr	r1, [pc, #72]	; (8003b08 <vTaskStartScheduler+0x64>)
 8003abe:	2246      	movs	r2, #70	; 0x46
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	f7ff fbfb 	bl	80032bc <xTaskGenericCreate>
 8003ac6:	6078      	str	r0, [r7, #4]
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2b01      	cmp	r3, #1
 8003acc:	d102      	bne.n	8003ad4 <vTaskStartScheduler+0x30>
		{
			xReturn = xTimerCreateTimerTask();
 8003ace:	f7ff f927 	bl	8002d20 <xTimerCreateTimerTask>
 8003ad2:	6078      	str	r0, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d110      	bne.n	8003afc <vTaskStartScheduler+0x58>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003ada:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ade:	f383 8811 	msr	BASEPRI, r3
 8003ae2:	f3bf 8f6f 	isb	sy
 8003ae6:	f3bf 8f4f 	dsb	sy
 8003aea:	603b      	str	r3, [r7, #0]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
 8003aec:	4b07      	ldr	r3, [pc, #28]	; (8003b0c <vTaskStartScheduler+0x68>)
 8003aee:	2201      	movs	r2, #1
 8003af0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8003af2:	4b07      	ldr	r3, [pc, #28]	; (8003b10 <vTaskStartScheduler+0x6c>)
 8003af4:	2200      	movs	r2, #0
 8003af6:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003af8:	f001 ff0e 	bl	8005918 <xPortStartScheduler>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
 8003afc:	3708      	adds	r7, #8
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}
 8003b02:	bf00      	nop
 8003b04:	0800426d 	.word	0x0800426d
 8003b08:	08005fb8 	.word	0x08005fb8
 8003b0c:	20000198 	.word	0x20000198
 8003b10:	20000190 	.word	0x20000190

08003b14 <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b082      	sub	sp, #8
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b1e:	f383 8811 	msr	BASEPRI, r3
 8003b22:	f3bf 8f6f 	isb	sy
 8003b26:	f3bf 8f4f 	dsb	sy
 8003b2a:	607b      	str	r3, [r7, #4]
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
 8003b2c:	4b03      	ldr	r3, [pc, #12]	; (8003b3c <vTaskEndScheduler+0x28>)
 8003b2e:	2200      	movs	r2, #0
 8003b30:	601a      	str	r2, [r3, #0]
	vPortEndScheduler();
 8003b32:	f001 ff19 	bl	8005968 <vPortEndScheduler>
}
 8003b36:	3708      	adds	r7, #8
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}
 8003b3c:	20000198 	.word	0x20000198

08003b40 <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003b40:	b480      	push	{r7}
 8003b42:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003b44:	4b04      	ldr	r3, [pc, #16]	; (8003b58 <vTaskSuspendAll+0x18>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	1c5a      	adds	r2, r3, #1
 8003b4a:	4b03      	ldr	r3, [pc, #12]	; (8003b58 <vTaskSuspendAll+0x18>)
 8003b4c:	601a      	str	r2, [r3, #0]
}
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b54:	4770      	bx	lr
 8003b56:	bf00      	nop
 8003b58:	200001ac 	.word	0x200001ac

08003b5c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b082      	sub	sp, #8
 8003b60:	af00      	add	r7, sp, #0
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
 8003b62:	2300      	movs	r3, #0
 8003b64:	607b      	str	r3, [r7, #4]
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003b66:	f001 ff05 	bl	8005974 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003b6a:	4b36      	ldr	r3, [pc, #216]	; (8003c44 <xTaskResumeAll+0xe8>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	1e5a      	subs	r2, r3, #1
 8003b70:	4b34      	ldr	r3, [pc, #208]	; (8003c44 <xTaskResumeAll+0xe8>)
 8003b72:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b74:	4b33      	ldr	r3, [pc, #204]	; (8003c44 <xTaskResumeAll+0xe8>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d15b      	bne.n	8003c34 <xTaskResumeAll+0xd8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003b7c:	4b32      	ldr	r3, [pc, #200]	; (8003c48 <xTaskResumeAll+0xec>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d057      	beq.n	8003c34 <xTaskResumeAll+0xd8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003b84:	e02e      	b.n	8003be4 <xTaskResumeAll+0x88>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003b86:	4b31      	ldr	r3, [pc, #196]	; (8003c4c <xTaskResumeAll+0xf0>)
 8003b88:	68db      	ldr	r3, [r3, #12]
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	3318      	adds	r3, #24
 8003b92:	4618      	mov	r0, r3
 8003b94:	f001 fe38 	bl	8005808 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	3304      	adds	r3, #4
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	f001 fe33 	bl	8005808 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	409a      	lsls	r2, r3
 8003baa:	4b29      	ldr	r3, [pc, #164]	; (8003c50 <xTaskResumeAll+0xf4>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	431a      	orrs	r2, r3
 8003bb0:	4b27      	ldr	r3, [pc, #156]	; (8003c50 <xTaskResumeAll+0xf4>)
 8003bb2:	601a      	str	r2, [r3, #0]
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bb8:	4613      	mov	r3, r2
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	4413      	add	r3, r2
 8003bbe:	009b      	lsls	r3, r3, #2
 8003bc0:	4a24      	ldr	r2, [pc, #144]	; (8003c54 <xTaskResumeAll+0xf8>)
 8003bc2:	441a      	add	r2, r3
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	3304      	adds	r3, #4
 8003bc8:	4610      	mov	r0, r2
 8003bca:	4619      	mov	r1, r3
 8003bcc:	f001 fdc0 	bl	8005750 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bd4:	4b20      	ldr	r3, [pc, #128]	; (8003c58 <xTaskResumeAll+0xfc>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bda:	429a      	cmp	r2, r3
 8003bdc:	d302      	bcc.n	8003be4 <xTaskResumeAll+0x88>
					{
						xYieldPending = pdTRUE;
 8003bde:	4b1f      	ldr	r3, [pc, #124]	; (8003c5c <xTaskResumeAll+0x100>)
 8003be0:	2201      	movs	r2, #1
 8003be2:	601a      	str	r2, [r3, #0]
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003be4:	4b19      	ldr	r3, [pc, #100]	; (8003c4c <xTaskResumeAll+0xf0>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d1cc      	bne.n	8003b86 <xTaskResumeAll+0x2a>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
 8003bec:	4b1c      	ldr	r3, [pc, #112]	; (8003c60 <xTaskResumeAll+0x104>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d011      	beq.n	8003c18 <xTaskResumeAll+0xbc>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
 8003bf4:	e00c      	b.n	8003c10 <xTaskResumeAll+0xb4>
					{
						if( xTaskIncrementTick() != pdFALSE )
 8003bf6:	f000 f865 	bl	8003cc4 <xTaskIncrementTick>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d002      	beq.n	8003c06 <xTaskResumeAll+0xaa>
						{
							xYieldPending = pdTRUE;
 8003c00:	4b16      	ldr	r3, [pc, #88]	; (8003c5c <xTaskResumeAll+0x100>)
 8003c02:	2201      	movs	r2, #1
 8003c04:	601a      	str	r2, [r3, #0]
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
 8003c06:	4b16      	ldr	r3, [pc, #88]	; (8003c60 <xTaskResumeAll+0x104>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	1e5a      	subs	r2, r3, #1
 8003c0c:	4b14      	ldr	r3, [pc, #80]	; (8003c60 <xTaskResumeAll+0x104>)
 8003c0e:	601a      	str	r2, [r3, #0]
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
 8003c10:	4b13      	ldr	r3, [pc, #76]	; (8003c60 <xTaskResumeAll+0x104>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d1ee      	bne.n	8003bf6 <xTaskResumeAll+0x9a>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
 8003c18:	4b10      	ldr	r3, [pc, #64]	; (8003c5c <xTaskResumeAll+0x100>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d109      	bne.n	8003c34 <xTaskResumeAll+0xd8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003c20:	2301      	movs	r3, #1
 8003c22:	607b      	str	r3, [r7, #4]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003c24:	4b0f      	ldr	r3, [pc, #60]	; (8003c64 <xTaskResumeAll+0x108>)
 8003c26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c2a:	601a      	str	r2, [r3, #0]
 8003c2c:	f3bf 8f4f 	dsb	sy
 8003c30:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003c34:	f001 feb6 	bl	80059a4 <vPortExitCritical>

	return xAlreadyYielded;
 8003c38:	687b      	ldr	r3, [r7, #4]
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	3708      	adds	r7, #8
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}
 8003c42:	bf00      	nop
 8003c44:	200001ac 	.word	0x200001ac
 8003c48:	2000018c 	.word	0x2000018c
 8003c4c:	2000014c 	.word	0x2000014c
 8003c50:	20000194 	.word	0x20000194
 8003c54:	200000b8 	.word	0x200000b8
 8003c58:	200000b4 	.word	0x200000b4
 8003c5c:	200001a0 	.word	0x200001a0
 8003c60:	2000019c 	.word	0x2000019c
 8003c64:	e000ed04 	.word	0xe000ed04

08003c68 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b083      	sub	sp, #12
 8003c6c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003c6e:	4b05      	ldr	r3, [pc, #20]	; (8003c84 <xTaskGetTickCount+0x1c>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003c74:	687b      	ldr	r3, [r7, #4]
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	370c      	adds	r7, #12
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr
 8003c82:	bf00      	nop
 8003c84:	20000190 	.word	0x20000190

08003c88 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b083      	sub	sp, #12
 8003c8c:	af00      	add	r7, sp, #0
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8003c8e:	2300      	movs	r3, #0
 8003c90:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8003c92:	4b05      	ldr	r3, [pc, #20]	; (8003ca8 <xTaskGetTickCountFromISR+0x20>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003c98:	683b      	ldr	r3, [r7, #0]
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	370c      	adds	r7, #12
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr
 8003ca6:	bf00      	nop
 8003ca8:	20000190 	.word	0x20000190

08003cac <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 8003cac:	b480      	push	{r7}
 8003cae:	af00      	add	r7, sp, #0
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
 8003cb0:	4b03      	ldr	r3, [pc, #12]	; (8003cc0 <uxTaskGetNumberOfTasks+0x14>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
}
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbc:	4770      	bx	lr
 8003cbe:	bf00      	nop
 8003cc0:	2000018c 	.word	0x2000018c

08003cc4 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b086      	sub	sp, #24
 8003cc8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003cce:	4b49      	ldr	r3, [pc, #292]	; (8003df4 <xTaskIncrementTick+0x130>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d17d      	bne.n	8003dd2 <xTaskIncrementTick+0x10e>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
 8003cd6:	4b48      	ldr	r3, [pc, #288]	; (8003df8 <xTaskIncrementTick+0x134>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	1c5a      	adds	r2, r3, #1
 8003cdc:	4b46      	ldr	r3, [pc, #280]	; (8003df8 <xTaskIncrementTick+0x134>)
 8003cde:	601a      	str	r2, [r3, #0]

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8003ce0:	4b45      	ldr	r3, [pc, #276]	; (8003df8 <xTaskIncrementTick+0x134>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	613b      	str	r3, [r7, #16]

			if( xConstTickCount == ( TickType_t ) 0U )
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d110      	bne.n	8003d0e <xTaskIncrementTick+0x4a>
			{
				taskSWITCH_DELAYED_LISTS();
 8003cec:	4b43      	ldr	r3, [pc, #268]	; (8003dfc <xTaskIncrementTick+0x138>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	60fb      	str	r3, [r7, #12]
 8003cf2:	4b43      	ldr	r3, [pc, #268]	; (8003e00 <xTaskIncrementTick+0x13c>)
 8003cf4:	681a      	ldr	r2, [r3, #0]
 8003cf6:	4b41      	ldr	r3, [pc, #260]	; (8003dfc <xTaskIncrementTick+0x138>)
 8003cf8:	601a      	str	r2, [r3, #0]
 8003cfa:	4b41      	ldr	r3, [pc, #260]	; (8003e00 <xTaskIncrementTick+0x13c>)
 8003cfc:	68fa      	ldr	r2, [r7, #12]
 8003cfe:	601a      	str	r2, [r3, #0]
 8003d00:	4b40      	ldr	r3, [pc, #256]	; (8003e04 <xTaskIncrementTick+0x140>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	1c5a      	adds	r2, r3, #1
 8003d06:	4b3f      	ldr	r3, [pc, #252]	; (8003e04 <xTaskIncrementTick+0x140>)
 8003d08:	601a      	str	r2, [r3, #0]
 8003d0a:	f000 fc11 	bl	8004530 <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
 8003d0e:	4b3e      	ldr	r3, [pc, #248]	; (8003e08 <xTaskIncrementTick+0x144>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	693a      	ldr	r2, [r7, #16]
 8003d14:	429a      	cmp	r2, r3
 8003d16:	d34d      	bcc.n	8003db4 <xTaskIncrementTick+0xf0>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003d18:	4b38      	ldr	r3, [pc, #224]	; (8003dfc <xTaskIncrementTick+0x138>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d101      	bne.n	8003d26 <xTaskIncrementTick+0x62>
 8003d22:	2301      	movs	r3, #1
 8003d24:	e000      	b.n	8003d28 <xTaskIncrementTick+0x64>
 8003d26:	2300      	movs	r3, #0
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d004      	beq.n	8003d36 <xTaskIncrementTick+0x72>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
 8003d2c:	4b36      	ldr	r3, [pc, #216]	; (8003e08 <xTaskIncrementTick+0x144>)
 8003d2e:	f04f 32ff 	mov.w	r2, #4294967295
 8003d32:	601a      	str	r2, [r3, #0]
						break;
 8003d34:	e03e      	b.n	8003db4 <xTaskIncrementTick+0xf0>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003d36:	4b31      	ldr	r3, [pc, #196]	; (8003dfc <xTaskIncrementTick+0x138>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	68db      	ldr	r3, [r3, #12]
 8003d3c:	68db      	ldr	r3, [r3, #12]
 8003d3e:	60bb      	str	r3, [r7, #8]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	607b      	str	r3, [r7, #4]

						if( xConstTickCount < xItemValue )
 8003d46:	693a      	ldr	r2, [r7, #16]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	429a      	cmp	r2, r3
 8003d4c:	d203      	bcs.n	8003d56 <xTaskIncrementTick+0x92>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
 8003d4e:	4b2e      	ldr	r3, [pc, #184]	; (8003e08 <xTaskIncrementTick+0x144>)
 8003d50:	687a      	ldr	r2, [r7, #4]
 8003d52:	601a      	str	r2, [r3, #0]
							break;
 8003d54:	e02e      	b.n	8003db4 <xTaskIncrementTick+0xf0>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	3304      	adds	r3, #4
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f001 fd54 	bl	8005808 <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003d60:	68bb      	ldr	r3, [r7, #8]
 8003d62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d004      	beq.n	8003d72 <xTaskIncrementTick+0xae>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	3318      	adds	r3, #24
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	f001 fd4b 	bl	8005808 <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d76:	2201      	movs	r2, #1
 8003d78:	409a      	lsls	r2, r3
 8003d7a:	4b24      	ldr	r3, [pc, #144]	; (8003e0c <xTaskIncrementTick+0x148>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	431a      	orrs	r2, r3
 8003d80:	4b22      	ldr	r3, [pc, #136]	; (8003e0c <xTaskIncrementTick+0x148>)
 8003d82:	601a      	str	r2, [r3, #0]
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d88:	4613      	mov	r3, r2
 8003d8a:	009b      	lsls	r3, r3, #2
 8003d8c:	4413      	add	r3, r2
 8003d8e:	009b      	lsls	r3, r3, #2
 8003d90:	4a1f      	ldr	r2, [pc, #124]	; (8003e10 <xTaskIncrementTick+0x14c>)
 8003d92:	441a      	add	r2, r3
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	3304      	adds	r3, #4
 8003d98:	4610      	mov	r0, r2
 8003d9a:	4619      	mov	r1, r3
 8003d9c:	f001 fcd8 	bl	8005750 <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003da4:	4b1b      	ldr	r3, [pc, #108]	; (8003e14 <xTaskIncrementTick+0x150>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003daa:	429a      	cmp	r2, r3
 8003dac:	d301      	bcc.n	8003db2 <xTaskIncrementTick+0xee>
							{
								xSwitchRequired = pdTRUE;
 8003dae:	2301      	movs	r3, #1
 8003db0:	617b      	str	r3, [r7, #20]
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
 8003db2:	e7b1      	b.n	8003d18 <xTaskIncrementTick+0x54>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003db4:	4b17      	ldr	r3, [pc, #92]	; (8003e14 <xTaskIncrementTick+0x150>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003dba:	4915      	ldr	r1, [pc, #84]	; (8003e10 <xTaskIncrementTick+0x14c>)
 8003dbc:	4613      	mov	r3, r2
 8003dbe:	009b      	lsls	r3, r3, #2
 8003dc0:	4413      	add	r3, r2
 8003dc2:	009b      	lsls	r3, r3, #2
 8003dc4:	440b      	add	r3, r1
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	d907      	bls.n	8003ddc <xTaskIncrementTick+0x118>
			{
				xSwitchRequired = pdTRUE;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	617b      	str	r3, [r7, #20]
 8003dd0:	e004      	b.n	8003ddc <xTaskIncrementTick+0x118>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8003dd2:	4b11      	ldr	r3, [pc, #68]	; (8003e18 <xTaskIncrementTick+0x154>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	1c5a      	adds	r2, r3, #1
 8003dd8:	4b0f      	ldr	r3, [pc, #60]	; (8003e18 <xTaskIncrementTick+0x154>)
 8003dda:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8003ddc:	4b0f      	ldr	r3, [pc, #60]	; (8003e1c <xTaskIncrementTick+0x158>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d001      	beq.n	8003de8 <xTaskIncrementTick+0x124>
		{
			xSwitchRequired = pdTRUE;
 8003de4:	2301      	movs	r3, #1
 8003de6:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8003de8:	697b      	ldr	r3, [r7, #20]
}
 8003dea:	4618      	mov	r0, r3
 8003dec:	3718      	adds	r7, #24
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bd80      	pop	{r7, pc}
 8003df2:	bf00      	nop
 8003df4:	200001ac 	.word	0x200001ac
 8003df8:	20000190 	.word	0x20000190
 8003dfc:	20000144 	.word	0x20000144
 8003e00:	20000148 	.word	0x20000148
 8003e04:	200001a4 	.word	0x200001a4
 8003e08:	20000048 	.word	0x20000048
 8003e0c:	20000194 	.word	0x20000194
 8003e10:	200000b8 	.word	0x200000b8
 8003e14:	200000b4 	.word	0x200000b4
 8003e18:	2000019c 	.word	0x2000019c
 8003e1c:	200001a0 	.word	0x200001a0

08003e20 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b084      	sub	sp, #16
 8003e24:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003e26:	4b2d      	ldr	r3, [pc, #180]	; (8003edc <vTaskSwitchContext+0xbc>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d003      	beq.n	8003e36 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003e2e:	4b2c      	ldr	r3, [pc, #176]	; (8003ee0 <vTaskSwitchContext+0xc0>)
 8003e30:	2201      	movs	r2, #1
 8003e32:	601a      	str	r2, [r3, #0]
 8003e34:	e04f      	b.n	8003ed6 <vTaskSwitchContext+0xb6>
	}
	else
	{
		xYieldPending = pdFALSE;
 8003e36:	4b2a      	ldr	r3, [pc, #168]	; (8003ee0 <vTaskSwitchContext+0xc0>)
 8003e38:	2200      	movs	r2, #0
 8003e3a:	601a      	str	r2, [r3, #0]
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
 8003e3c:	4b29      	ldr	r3, [pc, #164]	; (8003ee4 <vTaskSwitchContext+0xc4>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	4b28      	ldr	r3, [pc, #160]	; (8003ee4 <vTaskSwitchContext+0xc4>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e48:	429a      	cmp	r2, r3
 8003e4a:	d808      	bhi.n	8003e5e <vTaskSwitchContext+0x3e>
 8003e4c:	4b25      	ldr	r3, [pc, #148]	; (8003ee4 <vTaskSwitchContext+0xc4>)
 8003e4e:	681a      	ldr	r2, [r3, #0]
 8003e50:	4b24      	ldr	r3, [pc, #144]	; (8003ee4 <vTaskSwitchContext+0xc4>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	3334      	adds	r3, #52	; 0x34
 8003e56:	4610      	mov	r0, r2
 8003e58:	4619      	mov	r1, r3
 8003e5a:	f7fd f9a3 	bl	80011a4 <vApplicationStackOverflowHook>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
 8003e5e:	4b21      	ldr	r3, [pc, #132]	; (8003ee4 <vTaskSwitchContext+0xc4>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e64:	4618      	mov	r0, r3
 8003e66:	4920      	ldr	r1, [pc, #128]	; (8003ee8 <vTaskSwitchContext+0xc8>)
 8003e68:	2214      	movs	r2, #20
 8003e6a:	f002 f81f 	bl	8005eac <memcmp>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d008      	beq.n	8003e86 <vTaskSwitchContext+0x66>
 8003e74:	4b1b      	ldr	r3, [pc, #108]	; (8003ee4 <vTaskSwitchContext+0xc4>)
 8003e76:	681a      	ldr	r2, [r3, #0]
 8003e78:	4b1a      	ldr	r3, [pc, #104]	; (8003ee4 <vTaskSwitchContext+0xc4>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	3334      	adds	r3, #52	; 0x34
 8003e7e:	4610      	mov	r0, r2
 8003e80:	4619      	mov	r1, r3
 8003e82:	f7fd f98f 	bl	80011a4 <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003e86:	4b19      	ldr	r3, [pc, #100]	; (8003eec <vTaskSwitchContext+0xcc>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	607b      	str	r3, [r7, #4]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	fab3 f383 	clz	r3, r3
 8003e92:	70fb      	strb	r3, [r7, #3]
		return ucReturn;
 8003e94:	78fb      	ldrb	r3, [r7, #3]
 8003e96:	f1c3 031f 	rsb	r3, r3, #31
 8003e9a:	60fb      	str	r3, [r7, #12]
 8003e9c:	68fa      	ldr	r2, [r7, #12]
 8003e9e:	4613      	mov	r3, r2
 8003ea0:	009b      	lsls	r3, r3, #2
 8003ea2:	4413      	add	r3, r2
 8003ea4:	009b      	lsls	r3, r3, #2
 8003ea6:	4a12      	ldr	r2, [pc, #72]	; (8003ef0 <vTaskSwitchContext+0xd0>)
 8003ea8:	4413      	add	r3, r2
 8003eaa:	60bb      	str	r3, [r7, #8]
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	685a      	ldr	r2, [r3, #4]
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	605a      	str	r2, [r3, #4]
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	685a      	ldr	r2, [r3, #4]
 8003eba:	68bb      	ldr	r3, [r7, #8]
 8003ebc:	3308      	adds	r3, #8
 8003ebe:	429a      	cmp	r2, r3
 8003ec0:	d104      	bne.n	8003ecc <vTaskSwitchContext+0xac>
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	685a      	ldr	r2, [r3, #4]
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	605a      	str	r2, [r3, #4]
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	68da      	ldr	r2, [r3, #12]
 8003ed2:	4b04      	ldr	r3, [pc, #16]	; (8003ee4 <vTaskSwitchContext+0xc4>)
 8003ed4:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003ed6:	3710      	adds	r7, #16
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}
 8003edc:	200001ac 	.word	0x200001ac
 8003ee0:	200001a0 	.word	0x200001a0
 8003ee4:	200000b4 	.word	0x200000b4
 8003ee8:	08005fc0 	.word	0x08005fc0
 8003eec:	20000194 	.word	0x20000194
 8003ef0:	200000b8 	.word	0x200000b8

08003ef4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b084      	sub	sp, #16
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
 8003efc:	6039      	str	r1, [r7, #0]

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003efe:	4b19      	ldr	r3, [pc, #100]	; (8003f64 <vTaskPlaceOnEventList+0x70>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	3318      	adds	r3, #24
 8003f04:	6878      	ldr	r0, [r7, #4]
 8003f06:	4619      	mov	r1, r3
 8003f08:	f001 fc46 	bl	8005798 <vListInsert>

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8003f0c:	4b15      	ldr	r3, [pc, #84]	; (8003f64 <vTaskPlaceOnEventList+0x70>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	3304      	adds	r3, #4
 8003f12:	4618      	mov	r0, r3
 8003f14:	f001 fc78 	bl	8005808 <uxListRemove>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d10b      	bne.n	8003f36 <vTaskPlaceOnEventList+0x42>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8003f1e:	4b11      	ldr	r3, [pc, #68]	; (8003f64 <vTaskPlaceOnEventList+0x70>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f24:	2201      	movs	r2, #1
 8003f26:	fa02 f303 	lsl.w	r3, r2, r3
 8003f2a:	43da      	mvns	r2, r3
 8003f2c:	4b0e      	ldr	r3, [pc, #56]	; (8003f68 <vTaskPlaceOnEventList+0x74>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	401a      	ands	r2, r3
 8003f32:	4b0d      	ldr	r3, [pc, #52]	; (8003f68 <vTaskPlaceOnEventList+0x74>)
 8003f34:	601a      	str	r2, [r3, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f3c:	d107      	bne.n	8003f4e <vTaskPlaceOnEventList+0x5a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure the task is not woken by a timing event.  It will
			block indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8003f3e:	4b09      	ldr	r3, [pc, #36]	; (8003f64 <vTaskPlaceOnEventList+0x70>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	3304      	adds	r3, #4
 8003f44:	4809      	ldr	r0, [pc, #36]	; (8003f6c <vTaskPlaceOnEventList+0x78>)
 8003f46:	4619      	mov	r1, r3
 8003f48:	f001 fc02 	bl	8005750 <vListInsertEnd>
 8003f4c:	e007      	b.n	8003f5e <vTaskPlaceOnEventList+0x6a>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			scheduler will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
 8003f4e:	4b08      	ldr	r3, [pc, #32]	; (8003f70 <vTaskPlaceOnEventList+0x7c>)
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	4413      	add	r3, r2
 8003f56:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
 8003f58:	68f8      	ldr	r0, [r7, #12]
 8003f5a:	f000 fa6b 	bl	8004434 <prvAddCurrentTaskToDelayedList>
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003f5e:	3710      	adds	r7, #16
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bd80      	pop	{r7, pc}
 8003f64:	200000b4 	.word	0x200000b4
 8003f68:	20000194 	.word	0x20000194
 8003f6c:	20000178 	.word	0x20000178
 8003f70:	20000190 	.word	0x20000190

08003f74 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b086      	sub	sp, #24
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	60f8      	str	r0, [r7, #12]
 8003f7c:	60b9      	str	r1, [r7, #8]
 8003f7e:	607a      	str	r2, [r7, #4]
	configASSERT( uxSchedulerSuspended != 0 );

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8003f80:	4b1c      	ldr	r3, [pc, #112]	; (8003ff4 <vTaskPlaceOnUnorderedEventList+0x80>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	68ba      	ldr	r2, [r7, #8]
 8003f86:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003f8a:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003f8c:	4b19      	ldr	r3, [pc, #100]	; (8003ff4 <vTaskPlaceOnUnorderedEventList+0x80>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	3318      	adds	r3, #24
 8003f92:	68f8      	ldr	r0, [r7, #12]
 8003f94:	4619      	mov	r1, r3
 8003f96:	f001 fbdb 	bl	8005750 <vListInsertEnd>

	/* The task must be removed from the ready list before it is added to the
	blocked list.  Exclusive access can be assured to the ready list as the
	scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8003f9a:	4b16      	ldr	r3, [pc, #88]	; (8003ff4 <vTaskPlaceOnUnorderedEventList+0x80>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	3304      	adds	r3, #4
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f001 fc31 	bl	8005808 <uxListRemove>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d10b      	bne.n	8003fc4 <vTaskPlaceOnUnorderedEventList+0x50>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8003fac:	4b11      	ldr	r3, [pc, #68]	; (8003ff4 <vTaskPlaceOnUnorderedEventList+0x80>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb8:	43da      	mvns	r2, r3
 8003fba:	4b0f      	ldr	r3, [pc, #60]	; (8003ff8 <vTaskPlaceOnUnorderedEventList+0x84>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	401a      	ands	r2, r3
 8003fc0:	4b0d      	ldr	r3, [pc, #52]	; (8003ff8 <vTaskPlaceOnUnorderedEventList+0x84>)
 8003fc2:	601a      	str	r2, [r3, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fca:	d107      	bne.n	8003fdc <vTaskPlaceOnUnorderedEventList+0x68>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8003fcc:	4b09      	ldr	r3, [pc, #36]	; (8003ff4 <vTaskPlaceOnUnorderedEventList+0x80>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	3304      	adds	r3, #4
 8003fd2:	480a      	ldr	r0, [pc, #40]	; (8003ffc <vTaskPlaceOnUnorderedEventList+0x88>)
 8003fd4:	4619      	mov	r1, r3
 8003fd6:	f001 fbbb 	bl	8005750 <vListInsertEnd>
 8003fda:	e007      	b.n	8003fec <vTaskPlaceOnUnorderedEventList+0x78>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xTickCount + xTicksToWait;
 8003fdc:	4b08      	ldr	r3, [pc, #32]	; (8004000 <vTaskPlaceOnUnorderedEventList+0x8c>)
 8003fde:	681a      	ldr	r2, [r3, #0]
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	4413      	add	r3, r2
 8003fe4:	617b      	str	r3, [r7, #20]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
 8003fe6:	6978      	ldr	r0, [r7, #20]
 8003fe8:	f000 fa24 	bl	8004434 <prvAddCurrentTaskToDelayedList>
			will manage it correctly. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003fec:	3718      	adds	r7, #24
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}
 8003ff2:	bf00      	nop
 8003ff4:	200000b4 	.word	0x200000b4
 8003ff8:	20000194 	.word	0x20000194
 8003ffc:	20000178 	.word	0x20000178
 8004000:	20000190 	.word	0x20000190

08004004 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
 8004004:	b580      	push	{r7, lr}
 8004006:	b084      	sub	sp, #16
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
 800400c:	6039      	str	r1, [r7, #0]

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800400e:	4b13      	ldr	r3, [pc, #76]	; (800405c <vTaskPlaceOnEventListRestricted+0x58>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	3318      	adds	r3, #24
 8004014:	6878      	ldr	r0, [r7, #4]
 8004016:	4619      	mov	r1, r3
 8004018:	f001 fb9a 	bl	8005750 <vListInsertEnd>

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 800401c:	4b0f      	ldr	r3, [pc, #60]	; (800405c <vTaskPlaceOnEventListRestricted+0x58>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	3304      	adds	r3, #4
 8004022:	4618      	mov	r0, r3
 8004024:	f001 fbf0 	bl	8005808 <uxListRemove>
 8004028:	4603      	mov	r3, r0
 800402a:	2b00      	cmp	r3, #0
 800402c:	d10b      	bne.n	8004046 <vTaskPlaceOnEventListRestricted+0x42>
		{
			/* The current task must be in a ready list, so there is no need to
			check, and the port reset macro can be called directly. */
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800402e:	4b0b      	ldr	r3, [pc, #44]	; (800405c <vTaskPlaceOnEventListRestricted+0x58>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004034:	2201      	movs	r2, #1
 8004036:	fa02 f303 	lsl.w	r3, r2, r3
 800403a:	43da      	mvns	r2, r3
 800403c:	4b08      	ldr	r3, [pc, #32]	; (8004060 <vTaskPlaceOnEventListRestricted+0x5c>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	401a      	ands	r2, r3
 8004042:	4b07      	ldr	r3, [pc, #28]	; (8004060 <vTaskPlaceOnEventListRestricted+0x5c>)
 8004044:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
 8004046:	4b07      	ldr	r3, [pc, #28]	; (8004064 <vTaskPlaceOnEventListRestricted+0x60>)
 8004048:	681a      	ldr	r2, [r3, #0]
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	4413      	add	r3, r2
 800404e:	60fb      	str	r3, [r7, #12]

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
 8004050:	68f8      	ldr	r0, [r7, #12]
 8004052:	f000 f9ef 	bl	8004434 <prvAddCurrentTaskToDelayedList>
	}
 8004056:	3710      	adds	r7, #16
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}
 800405c:	200000b4 	.word	0x200000b4
 8004060:	20000194 	.word	0x20000194
 8004064:	20000190 	.word	0x20000190

08004068 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b084      	sub	sp, #16
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	68db      	ldr	r3, [r3, #12]
 8004074:	68db      	ldr	r3, [r3, #12]
 8004076:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	3318      	adds	r3, #24
 800407c:	4618      	mov	r0, r3
 800407e:	f001 fbc3 	bl	8005808 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004082:	4b1d      	ldr	r3, [pc, #116]	; (80040f8 <xTaskRemoveFromEventList+0x90>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d11c      	bne.n	80040c4 <xTaskRemoveFromEventList+0x5c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
 800408a:	68bb      	ldr	r3, [r7, #8]
 800408c:	3304      	adds	r3, #4
 800408e:	4618      	mov	r0, r3
 8004090:	f001 fbba 	bl	8005808 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004098:	2201      	movs	r2, #1
 800409a:	409a      	lsls	r2, r3
 800409c:	4b17      	ldr	r3, [pc, #92]	; (80040fc <xTaskRemoveFromEventList+0x94>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	431a      	orrs	r2, r3
 80040a2:	4b16      	ldr	r3, [pc, #88]	; (80040fc <xTaskRemoveFromEventList+0x94>)
 80040a4:	601a      	str	r2, [r3, #0]
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040aa:	4613      	mov	r3, r2
 80040ac:	009b      	lsls	r3, r3, #2
 80040ae:	4413      	add	r3, r2
 80040b0:	009b      	lsls	r3, r3, #2
 80040b2:	4a13      	ldr	r2, [pc, #76]	; (8004100 <xTaskRemoveFromEventList+0x98>)
 80040b4:	441a      	add	r2, r3
 80040b6:	68bb      	ldr	r3, [r7, #8]
 80040b8:	3304      	adds	r3, #4
 80040ba:	4610      	mov	r0, r2
 80040bc:	4619      	mov	r1, r3
 80040be:	f001 fb47 	bl	8005750 <vListInsertEnd>
 80040c2:	e005      	b.n	80040d0 <xTaskRemoveFromEventList+0x68>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	3318      	adds	r3, #24
 80040c8:	480e      	ldr	r0, [pc, #56]	; (8004104 <xTaskRemoveFromEventList+0x9c>)
 80040ca:	4619      	mov	r1, r3
 80040cc:	f001 fb40 	bl	8005750 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040d4:	4b0c      	ldr	r3, [pc, #48]	; (8004108 <xTaskRemoveFromEventList+0xa0>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040da:	429a      	cmp	r2, r3
 80040dc:	d905      	bls.n	80040ea <xTaskRemoveFromEventList+0x82>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80040de:	2301      	movs	r3, #1
 80040e0:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80040e2:	4b0a      	ldr	r3, [pc, #40]	; (800410c <xTaskRemoveFromEventList+0xa4>)
 80040e4:	2201      	movs	r2, #1
 80040e6:	601a      	str	r2, [r3, #0]
 80040e8:	e001      	b.n	80040ee <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		xReturn = pdFALSE;
 80040ea:	2300      	movs	r3, #0
 80040ec:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80040ee:	68fb      	ldr	r3, [r7, #12]
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	3710      	adds	r7, #16
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}
 80040f8:	200001ac 	.word	0x200001ac
 80040fc:	20000194 	.word	0x20000194
 8004100:	200000b8 	.word	0x200000b8
 8004104:	2000014c 	.word	0x2000014c
 8004108:	200000b4 	.word	0x200000b4
 800410c:	200001a0 	.word	0x200001a0

08004110 <xTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b084      	sub	sp, #16
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
 8004118:	6039      	str	r1, [r7, #0]
	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	68db      	ldr	r3, [r3, #12]
 8004128:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( pxEventListItem );
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f001 fb6c 	bl	8005808 <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	3304      	adds	r3, #4
 8004134:	4618      	mov	r0, r3
 8004136:	f001 fb67 	bl	8005808 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800413e:	2201      	movs	r2, #1
 8004140:	409a      	lsls	r2, r3
 8004142:	4b13      	ldr	r3, [pc, #76]	; (8004190 <xTaskRemoveFromUnorderedEventList+0x80>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	431a      	orrs	r2, r3
 8004148:	4b11      	ldr	r3, [pc, #68]	; (8004190 <xTaskRemoveFromUnorderedEventList+0x80>)
 800414a:	601a      	str	r2, [r3, #0]
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004150:	4613      	mov	r3, r2
 8004152:	009b      	lsls	r3, r3, #2
 8004154:	4413      	add	r3, r2
 8004156:	009b      	lsls	r3, r3, #2
 8004158:	4a0e      	ldr	r2, [pc, #56]	; (8004194 <xTaskRemoveFromUnorderedEventList+0x84>)
 800415a:	441a      	add	r2, r3
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	3304      	adds	r3, #4
 8004160:	4610      	mov	r0, r2
 8004162:	4619      	mov	r1, r3
 8004164:	f001 faf4 	bl	8005750 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800416c:	4b0a      	ldr	r3, [pc, #40]	; (8004198 <xTaskRemoveFromUnorderedEventList+0x88>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004172:	429a      	cmp	r2, r3
 8004174:	d905      	bls.n	8004182 <xTaskRemoveFromUnorderedEventList+0x72>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
 8004176:	2301      	movs	r3, #1
 8004178:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800417a:	4b08      	ldr	r3, [pc, #32]	; (800419c <xTaskRemoveFromUnorderedEventList+0x8c>)
 800417c:	2201      	movs	r2, #1
 800417e:	601a      	str	r2, [r3, #0]
 8004180:	e001      	b.n	8004186 <xTaskRemoveFromUnorderedEventList+0x76>
	}
	else
	{
		xReturn = pdFALSE;
 8004182:	2300      	movs	r3, #0
 8004184:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8004186:	68fb      	ldr	r3, [r7, #12]
}
 8004188:	4618      	mov	r0, r3
 800418a:	3710      	adds	r7, #16
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}
 8004190:	20000194 	.word	0x20000194
 8004194:	200000b8 	.word	0x200000b8
 8004198:	200000b4 	.word	0x200000b4
 800419c:	200001a0 	.word	0x200001a0

080041a0 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80041a0:	b480      	push	{r7}
 80041a2:	b083      	sub	sp, #12
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80041a8:	4b06      	ldr	r3, [pc, #24]	; (80041c4 <vTaskSetTimeOutState+0x24>)
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80041b0:	4b05      	ldr	r3, [pc, #20]	; (80041c8 <vTaskSetTimeOutState+0x28>)
 80041b2:	681a      	ldr	r2, [r3, #0]
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	605a      	str	r2, [r3, #4]
}
 80041b8:	370c      	adds	r7, #12
 80041ba:	46bd      	mov	sp, r7
 80041bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c0:	4770      	bx	lr
 80041c2:	bf00      	nop
 80041c4:	200001a4 	.word	0x200001a4
 80041c8:	20000190 	.word	0x20000190

080041cc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b084      	sub	sp, #16
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
 80041d4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
 80041d6:	f001 fbcd 	bl	8005974 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80041da:	4b1c      	ldr	r3, [pc, #112]	; (800424c <xTaskCheckForTimeOut+0x80>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	60bb      	str	r3, [r7, #8]

		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041e8:	d102      	bne.n	80041f0 <xTaskCheckForTimeOut+0x24>
			{
				xReturn = pdFALSE;
 80041ea:	2300      	movs	r3, #0
 80041ec:	60fb      	str	r3, [r7, #12]
 80041ee:	e026      	b.n	800423e <xTaskCheckForTimeOut+0x72>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	4b16      	ldr	r3, [pc, #88]	; (8004250 <xTaskCheckForTimeOut+0x84>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	429a      	cmp	r2, r3
 80041fa:	d007      	beq.n	800420c <xTaskCheckForTimeOut+0x40>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	685a      	ldr	r2, [r3, #4]
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	429a      	cmp	r2, r3
 8004204:	d802      	bhi.n	800420c <xTaskCheckForTimeOut+0x40>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
 8004206:	2301      	movs	r3, #1
 8004208:	60fb      	str	r3, [r7, #12]
 800420a:	e018      	b.n	800423e <xTaskCheckForTimeOut+0x72>
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	68ba      	ldr	r2, [r7, #8]
 8004212:	1ad2      	subs	r2, r2, r3
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	429a      	cmp	r2, r3
 800421a:	d20e      	bcs.n	800423a <xTaskCheckForTimeOut+0x6e>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	681a      	ldr	r2, [r3, #0]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6859      	ldr	r1, [r3, #4]
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	1acb      	subs	r3, r1, r3
 8004228:	441a      	add	r2, r3
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 800422e:	6878      	ldr	r0, [r7, #4]
 8004230:	f7ff ffb6 	bl	80041a0 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 8004234:	2300      	movs	r3, #0
 8004236:	60fb      	str	r3, [r7, #12]
 8004238:	e001      	b.n	800423e <xTaskCheckForTimeOut+0x72>
		}
		else
		{
			xReturn = pdTRUE;
 800423a:	2301      	movs	r3, #1
 800423c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800423e:	f001 fbb1 	bl	80059a4 <vPortExitCritical>

	return xReturn;
 8004242:	68fb      	ldr	r3, [r7, #12]
}
 8004244:	4618      	mov	r0, r3
 8004246:	3710      	adds	r7, #16
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}
 800424c:	20000190 	.word	0x20000190
 8004250:	200001a4 	.word	0x200001a4

08004254 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004254:	b480      	push	{r7}
 8004256:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004258:	4b03      	ldr	r3, [pc, #12]	; (8004268 <vTaskMissedYield+0x14>)
 800425a:	2201      	movs	r2, #1
 800425c:	601a      	str	r2, [r3, #0]
}
 800425e:	46bd      	mov	sp, r7
 8004260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004264:	4770      	bx	lr
 8004266:	bf00      	nop
 8004268:	200001a0 	.word	0x200001a0

0800426c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b082      	sub	sp, #8
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
 8004274:	f000 f8a4 	bl	80043c0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004278:	4b07      	ldr	r3, [pc, #28]	; (8004298 <prvIdleTask+0x2c>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	2b01      	cmp	r3, #1
 800427e:	d907      	bls.n	8004290 <prvIdleTask+0x24>
			{
				taskYIELD();
 8004280:	4b06      	ldr	r3, [pc, #24]	; (800429c <prvIdleTask+0x30>)
 8004282:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004286:	601a      	str	r2, [r3, #0]
 8004288:	f3bf 8f4f 	dsb	sy
 800428c:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8004290:	f7fc ff8e 	bl	80011b0 <vApplicationIdleHook>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
 8004294:	e7ee      	b.n	8004274 <prvIdleTask+0x8>
 8004296:	bf00      	nop
 8004298:	200000b8 	.word	0x200000b8
 800429c:	e000ed04 	.word	0xe000ed04

080042a0 <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b086      	sub	sp, #24
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	60f8      	str	r0, [r7, #12]
 80042a8:	60b9      	str	r1, [r7, #8]
 80042aa:	607a      	str	r2, [r7, #4]
 80042ac:	603b      	str	r3, [r7, #0]
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80042ae:	2300      	movs	r3, #0
 80042b0:	617b      	str	r3, [r7, #20]
 80042b2:	e012      	b.n	80042da <prvInitialiseTCBVariables+0x3a>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
 80042b4:	68ba      	ldr	r2, [r7, #8]
 80042b6:	697b      	ldr	r3, [r7, #20]
 80042b8:	4413      	add	r3, r2
 80042ba:	781a      	ldrb	r2, [r3, #0]
 80042bc:	68f9      	ldr	r1, [r7, #12]
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	440b      	add	r3, r1
 80042c2:	3330      	adds	r3, #48	; 0x30
 80042c4:	711a      	strb	r2, [r3, #4]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80042c6:	68ba      	ldr	r2, [r7, #8]
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	4413      	add	r3, r2
 80042cc:	781b      	ldrb	r3, [r3, #0]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d100      	bne.n	80042d4 <prvInitialiseTCBVariables+0x34>
		{
			break;
 80042d2:	e005      	b.n	80042e0 <prvInitialiseTCBVariables+0x40>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80042d4:	697b      	ldr	r3, [r7, #20]
 80042d6:	3301      	adds	r3, #1
 80042d8:	617b      	str	r3, [r7, #20]
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	2b09      	cmp	r3, #9
 80042de:	d9e9      	bls.n	80042b4 <prvInitialiseTCBVariables+0x14>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2200      	movs	r2, #0
 80042e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2b04      	cmp	r3, #4
 80042ec:	d901      	bls.n	80042f2 <prvInitialiseTCBVariables+0x52>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80042ee:	2304      	movs	r3, #4
 80042f0:	607b      	str	r3, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	687a      	ldr	r2, [r7, #4]
 80042f6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	687a      	ldr	r2, [r7, #4]
 80042fc:	641a      	str	r2, [r3, #64]	; 0x40
		pxTCB->uxMutexesHeld = 0;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2200      	movs	r2, #0
 8004302:	645a      	str	r2, [r3, #68]	; 0x44
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	3304      	adds	r3, #4
 8004308:	4618      	mov	r0, r3
 800430a:	f001 fa15 	bl	8005738 <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	3318      	adds	r3, #24
 8004312:	4618      	mov	r0, r3
 8004314:	f001 fa10 	bl	8005738 <vListInitialiseItem>

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	68fa      	ldr	r2, [r7, #12]
 800431c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	f1c3 0205 	rsb	r2, r3, #5
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	68fa      	ldr	r2, [r7, #12]
 800432c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* portUSING_MPU_WRAPPERS */

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	2200      	movs	r2, #0
 8004332:	649a      	str	r2, [r3, #72]	; 0x48
		pxTCB->eNotifyState = eNotWaitingNotification;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	2200      	movs	r2, #0
 8004338:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
 800433c:	3718      	adds	r7, #24
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}
 8004342:	bf00      	nop

08004344 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b082      	sub	sp, #8
 8004348:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800434a:	2300      	movs	r3, #0
 800434c:	607b      	str	r3, [r7, #4]
 800434e:	e00c      	b.n	800436a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004350:	687a      	ldr	r2, [r7, #4]
 8004352:	4613      	mov	r3, r2
 8004354:	009b      	lsls	r3, r3, #2
 8004356:	4413      	add	r3, r2
 8004358:	009b      	lsls	r3, r3, #2
 800435a:	4a11      	ldr	r2, [pc, #68]	; (80043a0 <prvInitialiseTaskLists+0x5c>)
 800435c:	4413      	add	r3, r2
 800435e:	4618      	mov	r0, r3
 8004360:	f001 f9ca 	bl	80056f8 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	3301      	adds	r3, #1
 8004368:	607b      	str	r3, [r7, #4]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2b04      	cmp	r3, #4
 800436e:	d9ef      	bls.n	8004350 <prvInitialiseTaskLists+0xc>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
 8004370:	480c      	ldr	r0, [pc, #48]	; (80043a4 <prvInitialiseTaskLists+0x60>)
 8004372:	f001 f9c1 	bl	80056f8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004376:	480c      	ldr	r0, [pc, #48]	; (80043a8 <prvInitialiseTaskLists+0x64>)
 8004378:	f001 f9be 	bl	80056f8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800437c:	480b      	ldr	r0, [pc, #44]	; (80043ac <prvInitialiseTaskLists+0x68>)
 800437e:	f001 f9bb 	bl	80056f8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004382:	480b      	ldr	r0, [pc, #44]	; (80043b0 <prvInitialiseTaskLists+0x6c>)
 8004384:	f001 f9b8 	bl	80056f8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004388:	480a      	ldr	r0, [pc, #40]	; (80043b4 <prvInitialiseTaskLists+0x70>)
 800438a:	f001 f9b5 	bl	80056f8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800438e:	4b0a      	ldr	r3, [pc, #40]	; (80043b8 <prvInitialiseTaskLists+0x74>)
 8004390:	4a04      	ldr	r2, [pc, #16]	; (80043a4 <prvInitialiseTaskLists+0x60>)
 8004392:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004394:	4b09      	ldr	r3, [pc, #36]	; (80043bc <prvInitialiseTaskLists+0x78>)
 8004396:	4a04      	ldr	r2, [pc, #16]	; (80043a8 <prvInitialiseTaskLists+0x64>)
 8004398:	601a      	str	r2, [r3, #0]
}
 800439a:	3708      	adds	r7, #8
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}
 80043a0:	200000b8 	.word	0x200000b8
 80043a4:	2000011c 	.word	0x2000011c
 80043a8:	20000130 	.word	0x20000130
 80043ac:	2000014c 	.word	0x2000014c
 80043b0:	20000160 	.word	0x20000160
 80043b4:	20000178 	.word	0x20000178
 80043b8:	20000144 	.word	0x20000144
 80043bc:	20000148 	.word	0x20000148

080043c0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b082      	sub	sp, #8
 80043c4:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
 80043c6:	e028      	b.n	800441a <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 80043c8:	f7ff fbba 	bl	8003b40 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 80043cc:	4b16      	ldr	r3, [pc, #88]	; (8004428 <prvCheckTasksWaitingTermination+0x68>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	bf14      	ite	ne
 80043d4:	2300      	movne	r3, #0
 80043d6:	2301      	moveq	r3, #1
 80043d8:	b2db      	uxtb	r3, r3
 80043da:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 80043dc:	f7ff fbbe 	bl	8003b5c <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d119      	bne.n	800441a <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 80043e6:	f001 fac5 	bl	8005974 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80043ea:	4b0f      	ldr	r3, [pc, #60]	; (8004428 <prvCheckTasksWaitingTermination+0x68>)
 80043ec:	68db      	ldr	r3, [r3, #12]
 80043ee:	68db      	ldr	r3, [r3, #12]
 80043f0:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	3304      	adds	r3, #4
 80043f6:	4618      	mov	r0, r3
 80043f8:	f001 fa06 	bl	8005808 <uxListRemove>
					--uxCurrentNumberOfTasks;
 80043fc:	4b0b      	ldr	r3, [pc, #44]	; (800442c <prvCheckTasksWaitingTermination+0x6c>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	1e5a      	subs	r2, r3, #1
 8004402:	4b0a      	ldr	r3, [pc, #40]	; (800442c <prvCheckTasksWaitingTermination+0x6c>)
 8004404:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
 8004406:	4b0a      	ldr	r3, [pc, #40]	; (8004430 <prvCheckTasksWaitingTermination+0x70>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	1e5a      	subs	r2, r3, #1
 800440c:	4b08      	ldr	r3, [pc, #32]	; (8004430 <prvCheckTasksWaitingTermination+0x70>)
 800440e:	601a      	str	r2, [r3, #0]
				}
				taskEXIT_CRITICAL();
 8004410:	f001 fac8 	bl	80059a4 <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 8004414:	6838      	ldr	r0, [r7, #0]
 8004416:	f000 f87b 	bl	8004510 <prvDeleteTCB>
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
 800441a:	4b05      	ldr	r3, [pc, #20]	; (8004430 <prvCheckTasksWaitingTermination+0x70>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d1d2      	bne.n	80043c8 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
 8004422:	3708      	adds	r7, #8
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}
 8004428:	20000160 	.word	0x20000160
 800442c:	2000018c 	.word	0x2000018c
 8004430:	20000174 	.word	0x20000174

08004434 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b082      	sub	sp, #8
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 800443c:	4b13      	ldr	r3, [pc, #76]	; (800448c <prvAddCurrentTaskToDelayedList+0x58>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	687a      	ldr	r2, [r7, #4]
 8004442:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
 8004444:	4b12      	ldr	r3, [pc, #72]	; (8004490 <prvAddCurrentTaskToDelayedList+0x5c>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	687a      	ldr	r2, [r7, #4]
 800444a:	429a      	cmp	r2, r3
 800444c:	d209      	bcs.n	8004462 <prvAddCurrentTaskToDelayedList+0x2e>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 800444e:	4b11      	ldr	r3, [pc, #68]	; (8004494 <prvAddCurrentTaskToDelayedList+0x60>)
 8004450:	681a      	ldr	r2, [r3, #0]
 8004452:	4b0e      	ldr	r3, [pc, #56]	; (800448c <prvAddCurrentTaskToDelayedList+0x58>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	3304      	adds	r3, #4
 8004458:	4610      	mov	r0, r2
 800445a:	4619      	mov	r1, r3
 800445c:	f001 f99c 	bl	8005798 <vListInsert>
 8004460:	e010      	b.n	8004484 <prvAddCurrentTaskToDelayedList+0x50>
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8004462:	4b0d      	ldr	r3, [pc, #52]	; (8004498 <prvAddCurrentTaskToDelayedList+0x64>)
 8004464:	681a      	ldr	r2, [r3, #0]
 8004466:	4b09      	ldr	r3, [pc, #36]	; (800448c <prvAddCurrentTaskToDelayedList+0x58>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	3304      	adds	r3, #4
 800446c:	4610      	mov	r0, r2
 800446e:	4619      	mov	r1, r3
 8004470:	f001 f992 	bl	8005798 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
 8004474:	4b09      	ldr	r3, [pc, #36]	; (800449c <prvAddCurrentTaskToDelayedList+0x68>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	687a      	ldr	r2, [r7, #4]
 800447a:	429a      	cmp	r2, r3
 800447c:	d202      	bcs.n	8004484 <prvAddCurrentTaskToDelayedList+0x50>
		{
			xNextTaskUnblockTime = xTimeToWake;
 800447e:	4b07      	ldr	r3, [pc, #28]	; (800449c <prvAddCurrentTaskToDelayedList+0x68>)
 8004480:	687a      	ldr	r2, [r7, #4]
 8004482:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004484:	3708      	adds	r7, #8
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}
 800448a:	bf00      	nop
 800448c:	200000b4 	.word	0x200000b4
 8004490:	20000190 	.word	0x20000190
 8004494:	20000148 	.word	0x20000148
 8004498:	20000144 	.word	0x20000144
 800449c:	20000048 	.word	0x20000048

080044a0 <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b084      	sub	sp, #16
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	4603      	mov	r3, r0
 80044a8:	6039      	str	r1, [r7, #0]
 80044aa:	80fb      	strh	r3, [r7, #6]
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d106      	bne.n	80044c0 <prvAllocateTCBAndStack+0x20>
 80044b2:	88fb      	ldrh	r3, [r7, #6]
 80044b4:	009b      	lsls	r3, r3, #2
 80044b6:	4618      	mov	r0, r3
 80044b8:	f001 fafc 	bl	8005ab4 <pvPortMalloc>
 80044bc:	4603      	mov	r3, r0
 80044be:	e000      	b.n	80044c2 <prvAllocateTCBAndStack+0x22>
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	60bb      	str	r3, [r7, #8]

		if( pxStack != NULL )
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d00e      	beq.n	80044e8 <prvAllocateTCBAndStack+0x48>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 80044ca:	2050      	movs	r0, #80	; 0x50
 80044cc:	f001 faf2 	bl	8005ab4 <pvPortMalloc>
 80044d0:	60f8      	str	r0, [r7, #12]

			if( pxNewTCB != NULL )
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d003      	beq.n	80044e0 <prvAllocateTCBAndStack+0x40>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	68ba      	ldr	r2, [r7, #8]
 80044dc:	631a      	str	r2, [r3, #48]	; 0x30
 80044de:	e005      	b.n	80044ec <prvAllocateTCBAndStack+0x4c>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
 80044e0:	68b8      	ldr	r0, [r7, #8]
 80044e2:	f001 fb7f 	bl	8005be4 <vPortFree>
 80044e6:	e001      	b.n	80044ec <prvAllocateTCBAndStack+0x4c>
			}
		}
		else
		{
			pxNewTCB = NULL;
 80044e8:	2300      	movs	r3, #0
 80044ea:	60fb      	str	r3, [r7, #12]
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d008      	beq.n	8004504 <prvAllocateTCBAndStack+0x64>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044f6:	88fb      	ldrh	r3, [r7, #6]
 80044f8:	009b      	lsls	r3, r3, #2
 80044fa:	4610      	mov	r0, r2
 80044fc:	21a5      	movs	r1, #165	; 0xa5
 80044fe:	461a      	mov	r2, r3
 8004500:	f001 fcec 	bl	8005edc <memset>
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
 8004504:	68fb      	ldr	r3, [r7, #12]
}
 8004506:	4618      	mov	r0, r3
 8004508:	3710      	adds	r7, #16
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}
 800450e:	bf00      	nop

08004510 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004510:	b580      	push	{r7, lr}
 8004512:	b082      	sub	sp, #8
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800451c:	4618      	mov	r0, r3
 800451e:	f001 fb61 	bl	8005be4 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
 8004522:	6878      	ldr	r0, [r7, #4]
 8004524:	f001 fb5e 	bl	8005be4 <vPortFree>
	}
 8004528:	3708      	adds	r7, #8
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}
 800452e:	bf00      	nop

08004530 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004530:	b480      	push	{r7}
 8004532:	b083      	sub	sp, #12
 8004534:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004536:	4b0e      	ldr	r3, [pc, #56]	; (8004570 <prvResetNextTaskUnblockTime+0x40>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d101      	bne.n	8004544 <prvResetNextTaskUnblockTime+0x14>
 8004540:	2301      	movs	r3, #1
 8004542:	e000      	b.n	8004546 <prvResetNextTaskUnblockTime+0x16>
 8004544:	2300      	movs	r3, #0
 8004546:	2b00      	cmp	r3, #0
 8004548:	d004      	beq.n	8004554 <prvResetNextTaskUnblockTime+0x24>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800454a:	4b0a      	ldr	r3, [pc, #40]	; (8004574 <prvResetNextTaskUnblockTime+0x44>)
 800454c:	f04f 32ff 	mov.w	r2, #4294967295
 8004550:	601a      	str	r2, [r3, #0]
 8004552:	e008      	b.n	8004566 <prvResetNextTaskUnblockTime+0x36>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004554:	4b06      	ldr	r3, [pc, #24]	; (8004570 <prvResetNextTaskUnblockTime+0x40>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	68db      	ldr	r3, [r3, #12]
 800455a:	68db      	ldr	r3, [r3, #12]
 800455c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	685a      	ldr	r2, [r3, #4]
 8004562:	4b04      	ldr	r3, [pc, #16]	; (8004574 <prvResetNextTaskUnblockTime+0x44>)
 8004564:	601a      	str	r2, [r3, #0]
	}
}
 8004566:	370c      	adds	r7, #12
 8004568:	46bd      	mov	sp, r7
 800456a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456e:	4770      	bx	lr
 8004570:	20000144 	.word	0x20000144
 8004574:	20000048 	.word	0x20000048

08004578 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8004578:	b480      	push	{r7}
 800457a:	b083      	sub	sp, #12
 800457c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800457e:	4b05      	ldr	r3, [pc, #20]	; (8004594 <xTaskGetCurrentTaskHandle+0x1c>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	607b      	str	r3, [r7, #4]

		return xReturn;
 8004584:	687b      	ldr	r3, [r7, #4]
	}
 8004586:	4618      	mov	r0, r3
 8004588:	370c      	adds	r7, #12
 800458a:	46bd      	mov	sp, r7
 800458c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004590:	4770      	bx	lr
 8004592:	bf00      	nop
 8004594:	200000b4 	.word	0x200000b4

08004598 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004598:	b480      	push	{r7}
 800459a:	b083      	sub	sp, #12
 800459c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800459e:	4b0b      	ldr	r3, [pc, #44]	; (80045cc <xTaskGetSchedulerState+0x34>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d102      	bne.n	80045ac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80045a6:	2301      	movs	r3, #1
 80045a8:	607b      	str	r3, [r7, #4]
 80045aa:	e008      	b.n	80045be <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80045ac:	4b08      	ldr	r3, [pc, #32]	; (80045d0 <xTaskGetSchedulerState+0x38>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d102      	bne.n	80045ba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80045b4:	2302      	movs	r3, #2
 80045b6:	607b      	str	r3, [r7, #4]
 80045b8:	e001      	b.n	80045be <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80045ba:	2300      	movs	r3, #0
 80045bc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80045be:	687b      	ldr	r3, [r7, #4]
	}
 80045c0:	4618      	mov	r0, r3
 80045c2:	370c      	adds	r7, #12
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr
 80045cc:	20000198 	.word	0x20000198
 80045d0:	200001ac 	.word	0x200001ac

080045d4 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b084      	sub	sp, #16
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d062      	beq.n	80046ac <vTaskPriorityInherit+0xd8>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045ea:	4b32      	ldr	r3, [pc, #200]	; (80046b4 <vTaskPriorityInherit+0xe0>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045f0:	429a      	cmp	r2, r3
 80045f2:	d25b      	bcs.n	80046ac <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	699b      	ldr	r3, [r3, #24]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	db06      	blt.n	800460a <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80045fc:	4b2d      	ldr	r3, [pc, #180]	; (80046b4 <vTaskPriorityInherit+0xe0>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004602:	f1c3 0205 	rsb	r2, r3, #5
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	6959      	ldr	r1, [r3, #20]
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004612:	4613      	mov	r3, r2
 8004614:	009b      	lsls	r3, r3, #2
 8004616:	4413      	add	r3, r2
 8004618:	009b      	lsls	r3, r3, #2
 800461a:	4a27      	ldr	r2, [pc, #156]	; (80046b8 <vTaskPriorityInherit+0xe4>)
 800461c:	4413      	add	r3, r2
 800461e:	4299      	cmp	r1, r3
 8004620:	d101      	bne.n	8004626 <vTaskPriorityInherit+0x52>
 8004622:	2301      	movs	r3, #1
 8004624:	e000      	b.n	8004628 <vTaskPriorityInherit+0x54>
 8004626:	2300      	movs	r3, #0
 8004628:	2b00      	cmp	r3, #0
 800462a:	d03a      	beq.n	80046a2 <vTaskPriorityInherit+0xce>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	3304      	adds	r3, #4
 8004630:	4618      	mov	r0, r3
 8004632:	f001 f8e9 	bl	8005808 <uxListRemove>
 8004636:	4603      	mov	r3, r0
 8004638:	2b00      	cmp	r3, #0
 800463a:	d115      	bne.n	8004668 <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004640:	491d      	ldr	r1, [pc, #116]	; (80046b8 <vTaskPriorityInherit+0xe4>)
 8004642:	4613      	mov	r3, r2
 8004644:	009b      	lsls	r3, r3, #2
 8004646:	4413      	add	r3, r2
 8004648:	009b      	lsls	r3, r3, #2
 800464a:	440b      	add	r3, r1
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d10a      	bne.n	8004668 <vTaskPriorityInherit+0x94>
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004656:	2201      	movs	r2, #1
 8004658:	fa02 f303 	lsl.w	r3, r2, r3
 800465c:	43da      	mvns	r2, r3
 800465e:	4b17      	ldr	r3, [pc, #92]	; (80046bc <vTaskPriorityInherit+0xe8>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	401a      	ands	r2, r3
 8004664:	4b15      	ldr	r3, [pc, #84]	; (80046bc <vTaskPriorityInherit+0xe8>)
 8004666:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004668:	4b12      	ldr	r3, [pc, #72]	; (80046b4 <vTaskPriorityInherit+0xe0>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004676:	2201      	movs	r2, #1
 8004678:	409a      	lsls	r2, r3
 800467a:	4b10      	ldr	r3, [pc, #64]	; (80046bc <vTaskPriorityInherit+0xe8>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	431a      	orrs	r2, r3
 8004680:	4b0e      	ldr	r3, [pc, #56]	; (80046bc <vTaskPriorityInherit+0xe8>)
 8004682:	601a      	str	r2, [r3, #0]
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004688:	4613      	mov	r3, r2
 800468a:	009b      	lsls	r3, r3, #2
 800468c:	4413      	add	r3, r2
 800468e:	009b      	lsls	r3, r3, #2
 8004690:	4a09      	ldr	r2, [pc, #36]	; (80046b8 <vTaskPriorityInherit+0xe4>)
 8004692:	441a      	add	r2, r3
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	3304      	adds	r3, #4
 8004698:	4610      	mov	r0, r2
 800469a:	4619      	mov	r1, r3
 800469c:	f001 f858 	bl	8005750 <vListInsertEnd>
 80046a0:	e004      	b.n	80046ac <vTaskPriorityInherit+0xd8>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80046a2:	4b04      	ldr	r3, [pc, #16]	; (80046b4 <vTaskPriorityInherit+0xe0>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	62da      	str	r2, [r3, #44]	; 0x2c
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80046ac:	3710      	adds	r7, #16
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}
 80046b2:	bf00      	nop
 80046b4:	200000b4 	.word	0x200000b4
 80046b8:	200000b8 	.word	0x200000b8
 80046bc:	20000194 	.word	0x20000194

080046c0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b084      	sub	sp, #16
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80046cc:	2300      	movs	r3, #0
 80046ce:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d04f      	beq.n	8004776 <xTaskPriorityDisinherit+0xb6>
		{
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046da:	1e5a      	subs	r2, r3, #1
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	645a      	str	r2, [r3, #68]	; 0x44

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046e8:	429a      	cmp	r2, r3
 80046ea:	d044      	beq.n	8004776 <xTaskPriorityDisinherit+0xb6>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d140      	bne.n	8004776 <xTaskPriorityDisinherit+0xb6>
					/* A task can only have an inhertied priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	3304      	adds	r3, #4
 80046f8:	4618      	mov	r0, r3
 80046fa:	f001 f885 	bl	8005808 <uxListRemove>
 80046fe:	4603      	mov	r3, r0
 8004700:	2b00      	cmp	r3, #0
 8004702:	d115      	bne.n	8004730 <xTaskPriorityDisinherit+0x70>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004708:	491d      	ldr	r1, [pc, #116]	; (8004780 <xTaskPriorityDisinherit+0xc0>)
 800470a:	4613      	mov	r3, r2
 800470c:	009b      	lsls	r3, r3, #2
 800470e:	4413      	add	r3, r2
 8004710:	009b      	lsls	r3, r3, #2
 8004712:	440b      	add	r3, r1
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d10a      	bne.n	8004730 <xTaskPriorityDisinherit+0x70>
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800471e:	2201      	movs	r2, #1
 8004720:	fa02 f303 	lsl.w	r3, r2, r3
 8004724:	43da      	mvns	r2, r3
 8004726:	4b17      	ldr	r3, [pc, #92]	; (8004784 <xTaskPriorityDisinherit+0xc4>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	401a      	ands	r2, r3
 800472c:	4b15      	ldr	r3, [pc, #84]	; (8004784 <xTaskPriorityDisinherit+0xc4>)
 800472e:	601a      	str	r2, [r3, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800473c:	f1c3 0205 	rsb	r2, r3, #5
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004748:	2201      	movs	r2, #1
 800474a:	409a      	lsls	r2, r3
 800474c:	4b0d      	ldr	r3, [pc, #52]	; (8004784 <xTaskPriorityDisinherit+0xc4>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	431a      	orrs	r2, r3
 8004752:	4b0c      	ldr	r3, [pc, #48]	; (8004784 <xTaskPriorityDisinherit+0xc4>)
 8004754:	601a      	str	r2, [r3, #0]
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800475a:	4613      	mov	r3, r2
 800475c:	009b      	lsls	r3, r3, #2
 800475e:	4413      	add	r3, r2
 8004760:	009b      	lsls	r3, r3, #2
 8004762:	4a07      	ldr	r2, [pc, #28]	; (8004780 <xTaskPriorityDisinherit+0xc0>)
 8004764:	441a      	add	r2, r3
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	3304      	adds	r3, #4
 800476a:	4610      	mov	r0, r2
 800476c:	4619      	mov	r1, r3
 800476e:	f000 ffef 	bl	8005750 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004772:	2301      	movs	r3, #1
 8004774:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004776:	68fb      	ldr	r3, [r7, #12]
	}
 8004778:	4618      	mov	r0, r3
 800477a:	3710      	adds	r7, #16
 800477c:	46bd      	mov	sp, r7
 800477e:	bd80      	pop	{r7, pc}
 8004780:	200000b8 	.word	0x200000b8
 8004784:	20000194 	.word	0x20000194

08004788 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8004788:	b480      	push	{r7}
 800478a:	b083      	sub	sp, #12
 800478c:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800478e:	4b09      	ldr	r3, [pc, #36]	; (80047b4 <uxTaskResetEventItemValue+0x2c>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	699b      	ldr	r3, [r3, #24]
 8004794:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004796:	4b07      	ldr	r3, [pc, #28]	; (80047b4 <uxTaskResetEventItemValue+0x2c>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a06      	ldr	r2, [pc, #24]	; (80047b4 <uxTaskResetEventItemValue+0x2c>)
 800479c:	6812      	ldr	r2, [r2, #0]
 800479e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80047a0:	f1c2 0205 	rsb	r2, r2, #5
 80047a4:	619a      	str	r2, [r3, #24]

	return uxReturn;
 80047a6:	687b      	ldr	r3, [r7, #4]
}
 80047a8:	4618      	mov	r0, r3
 80047aa:	370c      	adds	r7, #12
 80047ac:	46bd      	mov	sp, r7
 80047ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b2:	4770      	bx	lr
 80047b4:	200000b4 	.word	0x200000b4

080047b8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 80047b8:	b480      	push	{r7}
 80047ba:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80047bc:	4b07      	ldr	r3, [pc, #28]	; (80047dc <pvTaskIncrementMutexHeldCount+0x24>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d004      	beq.n	80047ce <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80047c4:	4b05      	ldr	r3, [pc, #20]	; (80047dc <pvTaskIncrementMutexHeldCount+0x24>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80047ca:	3201      	adds	r2, #1
 80047cc:	645a      	str	r2, [r3, #68]	; 0x44
		}

		return pxCurrentTCB;
 80047ce:	4b03      	ldr	r3, [pc, #12]	; (80047dc <pvTaskIncrementMutexHeldCount+0x24>)
 80047d0:	681b      	ldr	r3, [r3, #0]
	}
 80047d2:	4618      	mov	r0, r3
 80047d4:	46bd      	mov	sp, r7
 80047d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047da:	4770      	bx	lr
 80047dc:	200000b4 	.word	0x200000b4

080047e0 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b084      	sub	sp, #16
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
 80047e8:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 80047ea:	f001 f8c3 	bl	8005974 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 80047ee:	4b31      	ldr	r3, [pc, #196]	; (80048b4 <ulTaskNotifyTake+0xd4>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d138      	bne.n	800486a <ulTaskNotifyTake+0x8a>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
 80047f8:	4b2e      	ldr	r3, [pc, #184]	; (80048b4 <ulTaskNotifyTake+0xd4>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	2201      	movs	r2, #1
 80047fe:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

				if( xTicksToWait > ( TickType_t ) 0 )
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d030      	beq.n	800486a <ulTaskNotifyTake+0x8a>
				{
					/* The task is going to block.  First it must be removed
					from the ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8004808:	4b2a      	ldr	r3, [pc, #168]	; (80048b4 <ulTaskNotifyTake+0xd4>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	3304      	adds	r3, #4
 800480e:	4618      	mov	r0, r3
 8004810:	f000 fffa 	bl	8005808 <uxListRemove>
 8004814:	4603      	mov	r3, r0
 8004816:	2b00      	cmp	r3, #0
 8004818:	d10b      	bne.n	8004832 <ulTaskNotifyTake+0x52>
					{
						/* The current task must be in a ready list, so there is
						no need to check, and the port reset macro can be called
						directly. */
						portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800481a:	4b26      	ldr	r3, [pc, #152]	; (80048b4 <ulTaskNotifyTake+0xd4>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004820:	2201      	movs	r2, #1
 8004822:	fa02 f303 	lsl.w	r3, r2, r3
 8004826:	43da      	mvns	r2, r3
 8004828:	4b23      	ldr	r3, [pc, #140]	; (80048b8 <ulTaskNotifyTake+0xd8>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	401a      	ands	r2, r3
 800482e:	4b22      	ldr	r3, [pc, #136]	; (80048b8 <ulTaskNotifyTake+0xd8>)
 8004830:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					#if ( INCLUDE_vTaskSuspend == 1 )
					{
						if( xTicksToWait == portMAX_DELAY )
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004838:	d107      	bne.n	800484a <ulTaskNotifyTake+0x6a>
						{
							/* Add the task to the suspended task list instead
							of a delayed task list to ensure the task is not
							woken by a timing event.  It will block
							indefinitely. */
							vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 800483a:	4b1e      	ldr	r3, [pc, #120]	; (80048b4 <ulTaskNotifyTake+0xd4>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	3304      	adds	r3, #4
 8004840:	481e      	ldr	r0, [pc, #120]	; (80048bc <ulTaskNotifyTake+0xdc>)
 8004842:	4619      	mov	r1, r3
 8004844:	f000 ff84 	bl	8005750 <vListInsertEnd>
 8004848:	e007      	b.n	800485a <ulTaskNotifyTake+0x7a>
						{
							/* Calculate the time at which the task should be
							woken if no notification events occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
 800484a:	4b1d      	ldr	r3, [pc, #116]	; (80048c0 <ulTaskNotifyTake+0xe0>)
 800484c:	681a      	ldr	r2, [r3, #0]
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	4413      	add	r3, r2
 8004852:	60fb      	str	r3, [r7, #12]
							prvAddCurrentTaskToDelayedList( xTimeToWake );
 8004854:	68f8      	ldr	r0, [r7, #12]
 8004856:	f7ff fded 	bl	8004434 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800485a:	4b1a      	ldr	r3, [pc, #104]	; (80048c4 <ulTaskNotifyTake+0xe4>)
 800485c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004860:	601a      	str	r2, [r3, #0]
 8004862:	f3bf 8f4f 	dsb	sy
 8004866:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800486a:	f001 f89b 	bl	80059a4 <vPortExitCritical>

		taskENTER_CRITICAL();
 800486e:	f001 f881 	bl	8005974 <vPortEnterCritical>
		{
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8004872:	4b10      	ldr	r3, [pc, #64]	; (80048b4 <ulTaskNotifyTake+0xd4>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004878:	60bb      	str	r3, [r7, #8]

			if( ulReturn != 0UL )
 800487a:	68bb      	ldr	r3, [r7, #8]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d00c      	beq.n	800489a <ulTaskNotifyTake+0xba>
			{
				if( xClearCountOnExit != pdFALSE )
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d004      	beq.n	8004890 <ulTaskNotifyTake+0xb0>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8004886:	4b0b      	ldr	r3, [pc, #44]	; (80048b4 <ulTaskNotifyTake+0xd4>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	2200      	movs	r2, #0
 800488c:	649a      	str	r2, [r3, #72]	; 0x48
 800488e:	e004      	b.n	800489a <ulTaskNotifyTake+0xba>
				}
				else
				{
					( pxCurrentTCB->ulNotifiedValue )--;
 8004890:	4b08      	ldr	r3, [pc, #32]	; (80048b4 <ulTaskNotifyTake+0xd4>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004896:	3a01      	subs	r2, #1
 8004898:	649a      	str	r2, [r3, #72]	; 0x48
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
 800489a:	4b06      	ldr	r3, [pc, #24]	; (80048b4 <ulTaskNotifyTake+0xd4>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	2200      	movs	r2, #0
 80048a0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		}
		taskEXIT_CRITICAL();
 80048a4:	f001 f87e 	bl	80059a4 <vPortExitCritical>

		return ulReturn;
 80048a8:	68bb      	ldr	r3, [r7, #8]
	}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3710      	adds	r7, #16
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}
 80048b2:	bf00      	nop
 80048b4:	200000b4 	.word	0x200000b4
 80048b8:	20000194 	.word	0x20000194
 80048bc:	20000178 	.word	0x20000178
 80048c0:	20000190 	.word	0x20000190
 80048c4:	e000ed04 	.word	0xe000ed04

080048c8 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b086      	sub	sp, #24
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	60f8      	str	r0, [r7, #12]
 80048d0:	60b9      	str	r1, [r7, #8]
 80048d2:	607a      	str	r2, [r7, #4]
 80048d4:	603b      	str	r3, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 80048d6:	f001 f84d 	bl	8005974 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->eNotifyState != eNotified )
 80048da:	4b39      	ldr	r3, [pc, #228]	; (80049c0 <xTaskNotifyWait+0xf8>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80048e2:	b2db      	uxtb	r3, r3
 80048e4:	2b02      	cmp	r3, #2
 80048e6:	d03f      	beq.n	8004968 <xTaskNotifyWait+0xa0>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 80048e8:	4b35      	ldr	r3, [pc, #212]	; (80049c0 <xTaskNotifyWait+0xf8>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	6c99      	ldr	r1, [r3, #72]	; 0x48
 80048ee:	68fa      	ldr	r2, [r7, #12]
 80048f0:	43d2      	mvns	r2, r2
 80048f2:	400a      	ands	r2, r1
 80048f4:	649a      	str	r2, [r3, #72]	; 0x48

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
 80048f6:	4b32      	ldr	r3, [pc, #200]	; (80049c0 <xTaskNotifyWait+0xf8>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	2201      	movs	r2, #1
 80048fc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

				if( xTicksToWait > ( TickType_t ) 0 )
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d030      	beq.n	8004968 <xTaskNotifyWait+0xa0>
				{
					/* The task is going to block.  First it must be removed
					from the	ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8004906:	4b2e      	ldr	r3, [pc, #184]	; (80049c0 <xTaskNotifyWait+0xf8>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	3304      	adds	r3, #4
 800490c:	4618      	mov	r0, r3
 800490e:	f000 ff7b 	bl	8005808 <uxListRemove>
 8004912:	4603      	mov	r3, r0
 8004914:	2b00      	cmp	r3, #0
 8004916:	d10b      	bne.n	8004930 <xTaskNotifyWait+0x68>
					{
						/* The current task must be in a ready list, so there is
						no need to check, and the port reset macro can be called
						directly. */
						portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8004918:	4b29      	ldr	r3, [pc, #164]	; (80049c0 <xTaskNotifyWait+0xf8>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800491e:	2201      	movs	r2, #1
 8004920:	fa02 f303 	lsl.w	r3, r2, r3
 8004924:	43da      	mvns	r2, r3
 8004926:	4b27      	ldr	r3, [pc, #156]	; (80049c4 <xTaskNotifyWait+0xfc>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	401a      	ands	r2, r3
 800492c:	4b25      	ldr	r3, [pc, #148]	; (80049c4 <xTaskNotifyWait+0xfc>)
 800492e:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					#if ( INCLUDE_vTaskSuspend == 1 )
					{
						if( xTicksToWait == portMAX_DELAY )
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004936:	d107      	bne.n	8004948 <xTaskNotifyWait+0x80>
						{
							/* Add the task to the suspended task list instead
							of a delayed task list to ensure the task is not
							woken by a timing event.  It will block
							indefinitely. */
							vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8004938:	4b21      	ldr	r3, [pc, #132]	; (80049c0 <xTaskNotifyWait+0xf8>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	3304      	adds	r3, #4
 800493e:	4822      	ldr	r0, [pc, #136]	; (80049c8 <xTaskNotifyWait+0x100>)
 8004940:	4619      	mov	r1, r3
 8004942:	f000 ff05 	bl	8005750 <vListInsertEnd>
 8004946:	e007      	b.n	8004958 <xTaskNotifyWait+0x90>
						{
							/* Calculate the time at which the task should be
							woken if no notification events occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
 8004948:	4b20      	ldr	r3, [pc, #128]	; (80049cc <xTaskNotifyWait+0x104>)
 800494a:	681a      	ldr	r2, [r3, #0]
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	4413      	add	r3, r2
 8004950:	613b      	str	r3, [r7, #16]
							prvAddCurrentTaskToDelayedList( xTimeToWake );
 8004952:	6938      	ldr	r0, [r7, #16]
 8004954:	f7ff fd6e 	bl	8004434 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8004958:	4b1d      	ldr	r3, [pc, #116]	; (80049d0 <xTaskNotifyWait+0x108>)
 800495a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800495e:	601a      	str	r2, [r3, #0]
 8004960:	f3bf 8f4f 	dsb	sy
 8004964:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8004968:	f001 f81c 	bl	80059a4 <vPortExitCritical>

		taskENTER_CRITICAL();
 800496c:	f001 f802 	bl	8005974 <vPortEnterCritical>
		{
			if( pulNotificationValue != NULL )
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d004      	beq.n	8004980 <xTaskNotifyWait+0xb8>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8004976:	4b12      	ldr	r3, [pc, #72]	; (80049c0 <xTaskNotifyWait+0xf8>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	601a      	str	r2, [r3, #0]

			/* If eNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->eNotifyState == eWaitingNotification )
 8004980:	4b0f      	ldr	r3, [pc, #60]	; (80049c0 <xTaskNotifyWait+0xf8>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8004988:	b2db      	uxtb	r3, r3
 800498a:	2b01      	cmp	r3, #1
 800498c:	d102      	bne.n	8004994 <xTaskNotifyWait+0xcc>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800498e:	2300      	movs	r3, #0
 8004990:	617b      	str	r3, [r7, #20]
 8004992:	e008      	b.n	80049a6 <xTaskNotifyWait+0xde>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8004994:	4b0a      	ldr	r3, [pc, #40]	; (80049c0 <xTaskNotifyWait+0xf8>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	6c99      	ldr	r1, [r3, #72]	; 0x48
 800499a:	68ba      	ldr	r2, [r7, #8]
 800499c:	43d2      	mvns	r2, r2
 800499e:	400a      	ands	r2, r1
 80049a0:	649a      	str	r2, [r3, #72]	; 0x48
				xReturn = pdTRUE;
 80049a2:	2301      	movs	r3, #1
 80049a4:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
 80049a6:	4b06      	ldr	r3, [pc, #24]	; (80049c0 <xTaskNotifyWait+0xf8>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	2200      	movs	r2, #0
 80049ac:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		}
		taskEXIT_CRITICAL();
 80049b0:	f000 fff8 	bl	80059a4 <vPortExitCritical>

		return xReturn;
 80049b4:	697b      	ldr	r3, [r7, #20]
	}
 80049b6:	4618      	mov	r0, r3
 80049b8:	3718      	adds	r7, #24
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bd80      	pop	{r7, pc}
 80049be:	bf00      	nop
 80049c0:	200000b4 	.word	0x200000b4
 80049c4:	20000194 	.word	0x20000194
 80049c8:	20000178 	.word	0x20000178
 80049cc:	20000190 	.word	0x20000190
 80049d0:	e000ed04 	.word	0xe000ed04

080049d4 <xTaskNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction )
	{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b088      	sub	sp, #32
 80049d8:	af00      	add	r7, sp, #0
 80049da:	60f8      	str	r0, [r7, #12]
 80049dc:	60b9      	str	r1, [r7, #8]
 80049de:	4613      	mov	r3, r2
 80049e0:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 80049e2:	2301      	movs	r3, #1
 80049e4:	61fb      	str	r3, [r7, #28]

		configASSERT( xTaskToNotify );
		pxTCB = ( TCB_t * ) xTaskToNotify;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	61bb      	str	r3, [r7, #24]

		taskENTER_CRITICAL();
 80049ea:	f000 ffc3 	bl	8005974 <vPortEnterCritical>
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
 80049ee:	69bb      	ldr	r3, [r7, #24]
 80049f0:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80049f4:	75fb      	strb	r3, [r7, #23]

			pxTCB->eNotifyState = eNotified;
 80049f6:	69bb      	ldr	r3, [r7, #24]
 80049f8:	2202      	movs	r2, #2
 80049fa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

			switch( eAction )
 80049fe:	79fb      	ldrb	r3, [r7, #7]
 8004a00:	2b04      	cmp	r3, #4
 8004a02:	d828      	bhi.n	8004a56 <xTaskNotify+0x82>
 8004a04:	a201      	add	r2, pc, #4	; (adr r2, 8004a0c <xTaskNotify+0x38>)
 8004a06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a0a:	bf00      	nop
 8004a0c:	08004a57 	.word	0x08004a57
 8004a10:	08004a21 	.word	0x08004a21
 8004a14:	08004a2f 	.word	0x08004a2f
 8004a18:	08004a3b 	.word	0x08004a3b
 8004a1c:	08004a43 	.word	0x08004a43
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8004a20:	69bb      	ldr	r3, [r7, #24]
 8004a22:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	431a      	orrs	r2, r3
 8004a28:	69bb      	ldr	r3, [r7, #24]
 8004a2a:	649a      	str	r2, [r3, #72]	; 0x48
					break;
 8004a2c:	e013      	b.n	8004a56 <xTaskNotify+0x82>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8004a2e:	69bb      	ldr	r3, [r7, #24]
 8004a30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a32:	1c5a      	adds	r2, r3, #1
 8004a34:	69bb      	ldr	r3, [r7, #24]
 8004a36:	649a      	str	r2, [r3, #72]	; 0x48
					break;
 8004a38:	e00d      	b.n	8004a56 <xTaskNotify+0x82>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8004a3a:	69bb      	ldr	r3, [r7, #24]
 8004a3c:	68ba      	ldr	r2, [r7, #8]
 8004a3e:	649a      	str	r2, [r3, #72]	; 0x48
					break;
 8004a40:	e009      	b.n	8004a56 <xTaskNotify+0x82>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
 8004a42:	7dfb      	ldrb	r3, [r7, #23]
 8004a44:	2b02      	cmp	r3, #2
 8004a46:	d003      	beq.n	8004a50 <xTaskNotify+0x7c>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8004a48:	69bb      	ldr	r3, [r7, #24]
 8004a4a:	68ba      	ldr	r2, [r7, #8]
 8004a4c:	649a      	str	r2, [r3, #72]	; 0x48
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8004a4e:	e001      	b.n	8004a54 <xTaskNotify+0x80>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
 8004a50:	2300      	movs	r3, #0
 8004a52:	61fb      	str	r3, [r7, #28]
					}
					break;
 8004a54:	bf00      	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
 8004a56:	7dfb      	ldrb	r3, [r7, #23]
 8004a58:	2b01      	cmp	r3, #1
 8004a5a:	d12a      	bne.n	8004ab2 <xTaskNotify+0xde>
			{
				( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8004a5c:	69bb      	ldr	r3, [r7, #24]
 8004a5e:	3304      	adds	r3, #4
 8004a60:	4618      	mov	r0, r3
 8004a62:	f000 fed1 	bl	8005808 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8004a66:	69bb      	ldr	r3, [r7, #24]
 8004a68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	409a      	lsls	r2, r3
 8004a6e:	4b14      	ldr	r3, [pc, #80]	; (8004ac0 <xTaskNotify+0xec>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	431a      	orrs	r2, r3
 8004a74:	4b12      	ldr	r3, [pc, #72]	; (8004ac0 <xTaskNotify+0xec>)
 8004a76:	601a      	str	r2, [r3, #0]
 8004a78:	69bb      	ldr	r3, [r7, #24]
 8004a7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a7c:	4613      	mov	r3, r2
 8004a7e:	009b      	lsls	r3, r3, #2
 8004a80:	4413      	add	r3, r2
 8004a82:	009b      	lsls	r3, r3, #2
 8004a84:	4a0f      	ldr	r2, [pc, #60]	; (8004ac4 <xTaskNotify+0xf0>)
 8004a86:	441a      	add	r2, r3
 8004a88:	69bb      	ldr	r3, [r7, #24]
 8004a8a:	3304      	adds	r3, #4
 8004a8c:	4610      	mov	r0, r2
 8004a8e:	4619      	mov	r1, r3
 8004a90:	f000 fe5e 	bl	8005750 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004a94:	69bb      	ldr	r3, [r7, #24]
 8004a96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a98:	4b0b      	ldr	r3, [pc, #44]	; (8004ac8 <xTaskNotify+0xf4>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a9e:	429a      	cmp	r2, r3
 8004aa0:	d907      	bls.n	8004ab2 <xTaskNotify+0xde>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					portYIELD_WITHIN_API();
 8004aa2:	4b0a      	ldr	r3, [pc, #40]	; (8004acc <xTaskNotify+0xf8>)
 8004aa4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004aa8:	601a      	str	r2, [r3, #0]
 8004aaa:	f3bf 8f4f 	dsb	sy
 8004aae:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8004ab2:	f000 ff77 	bl	80059a4 <vPortExitCritical>

		return xReturn;
 8004ab6:	69fb      	ldr	r3, [r7, #28]
	}
 8004ab8:	4618      	mov	r0, r3
 8004aba:	3720      	adds	r7, #32
 8004abc:	46bd      	mov	sp, r7
 8004abe:	bd80      	pop	{r7, pc}
 8004ac0:	20000194 	.word	0x20000194
 8004ac4:	200000b8 	.word	0x200000b8
 8004ac8:	200000b4 	.word	0x200000b4
 8004acc:	e000ed04 	.word	0xe000ed04

08004ad0 <xTaskNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b08c      	sub	sp, #48	; 0x30
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	60f8      	str	r0, [r7, #12]
 8004ad8:	60b9      	str	r1, [r7, #8]
 8004ada:	603b      	str	r3, [r7, #0]
 8004adc:	4613      	mov	r3, r2
 8004ade:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	62fb      	str	r3, [r7, #44]	; 0x2c
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	62bb      	str	r3, [r7, #40]	; 0x28

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004ae8:	f3ef 8211 	mrs	r2, BASEPRI
 8004aec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004af0:	f383 8811 	msr	BASEPRI, r3
 8004af4:	f3bf 8f6f 	isb	sy
 8004af8:	f3bf 8f4f 	dsb	sy
 8004afc:	61fa      	str	r2, [r7, #28]
 8004afe:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004b00:	69fb      	ldr	r3, [r7, #28]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004b02:	627b      	str	r3, [r7, #36]	; 0x24
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
 8004b04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b06:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8004b0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

			pxTCB->eNotifyState = eNotified;
 8004b0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b10:	2202      	movs	r2, #2
 8004b12:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

			switch( eAction )
 8004b16:	79fb      	ldrb	r3, [r7, #7]
 8004b18:	2b04      	cmp	r3, #4
 8004b1a:	d829      	bhi.n	8004b70 <xTaskNotifyFromISR+0xa0>
 8004b1c:	a201      	add	r2, pc, #4	; (adr r2, 8004b24 <xTaskNotifyFromISR+0x54>)
 8004b1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b22:	bf00      	nop
 8004b24:	08004b71 	.word	0x08004b71
 8004b28:	08004b39 	.word	0x08004b39
 8004b2c:	08004b47 	.word	0x08004b47
 8004b30:	08004b53 	.word	0x08004b53
 8004b34:	08004b5b 	.word	0x08004b5b
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8004b38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b3a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	431a      	orrs	r2, r3
 8004b40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b42:	649a      	str	r2, [r3, #72]	; 0x48
					break;
 8004b44:	e014      	b.n	8004b70 <xTaskNotifyFromISR+0xa0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8004b46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b4a:	1c5a      	adds	r2, r3, #1
 8004b4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b4e:	649a      	str	r2, [r3, #72]	; 0x48
					break;
 8004b50:	e00e      	b.n	8004b70 <xTaskNotifyFromISR+0xa0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8004b52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b54:	68ba      	ldr	r2, [r7, #8]
 8004b56:	649a      	str	r2, [r3, #72]	; 0x48
					break;
 8004b58:	e00a      	b.n	8004b70 <xTaskNotifyFromISR+0xa0>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
 8004b5a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004b5e:	2b02      	cmp	r3, #2
 8004b60:	d003      	beq.n	8004b6a <xTaskNotifyFromISR+0x9a>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8004b62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b64:	68ba      	ldr	r2, [r7, #8]
 8004b66:	649a      	str	r2, [r3, #72]	; 0x48
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8004b68:	e001      	b.n	8004b6e <xTaskNotifyFromISR+0x9e>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	62fb      	str	r3, [r7, #44]	; 0x2c
					}
					break;
 8004b6e:	bf00      	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
 8004b70:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004b74:	2b01      	cmp	r3, #1
 8004b76:	d133      	bne.n	8004be0 <xTaskNotifyFromISR+0x110>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004b78:	4b1e      	ldr	r3, [pc, #120]	; (8004bf4 <xTaskNotifyFromISR+0x124>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d11c      	bne.n	8004bba <xTaskNotifyFromISR+0xea>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8004b80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b82:	3304      	adds	r3, #4
 8004b84:	4618      	mov	r0, r3
 8004b86:	f000 fe3f 	bl	8005808 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004b8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b8e:	2201      	movs	r2, #1
 8004b90:	409a      	lsls	r2, r3
 8004b92:	4b19      	ldr	r3, [pc, #100]	; (8004bf8 <xTaskNotifyFromISR+0x128>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	431a      	orrs	r2, r3
 8004b98:	4b17      	ldr	r3, [pc, #92]	; (8004bf8 <xTaskNotifyFromISR+0x128>)
 8004b9a:	601a      	str	r2, [r3, #0]
 8004b9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ba0:	4613      	mov	r3, r2
 8004ba2:	009b      	lsls	r3, r3, #2
 8004ba4:	4413      	add	r3, r2
 8004ba6:	009b      	lsls	r3, r3, #2
 8004ba8:	4a14      	ldr	r2, [pc, #80]	; (8004bfc <xTaskNotifyFromISR+0x12c>)
 8004baa:	441a      	add	r2, r3
 8004bac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bae:	3304      	adds	r3, #4
 8004bb0:	4610      	mov	r0, r2
 8004bb2:	4619      	mov	r1, r3
 8004bb4:	f000 fdcc 	bl	8005750 <vListInsertEnd>
 8004bb8:	e005      	b.n	8004bc6 <xTaskNotifyFromISR+0xf6>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8004bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bbc:	3318      	adds	r3, #24
 8004bbe:	4810      	ldr	r0, [pc, #64]	; (8004c00 <xTaskNotifyFromISR+0x130>)
 8004bc0:	4619      	mov	r1, r3
 8004bc2:	f000 fdc5 	bl	8005750 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004bc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bca:	4b0e      	ldr	r3, [pc, #56]	; (8004c04 <xTaskNotifyFromISR+0x134>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bd0:	429a      	cmp	r2, r3
 8004bd2:	d905      	bls.n	8004be0 <xTaskNotifyFromISR+0x110>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d002      	beq.n	8004be0 <xTaskNotifyFromISR+0x110>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	2201      	movs	r2, #1
 8004bde:	601a      	str	r2, [r3, #0]
 8004be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004be2:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004be4:	697b      	ldr	r3, [r7, #20]
 8004be6:	f383 8811 	msr	BASEPRI, r3
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8004bea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004bec:	4618      	mov	r0, r3
 8004bee:	3730      	adds	r7, #48	; 0x30
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bd80      	pop	{r7, pc}
 8004bf4:	200001ac 	.word	0x200001ac
 8004bf8:	20000194 	.word	0x20000194
 8004bfc:	200000b8 	.word	0x200000b8
 8004c00:	2000014c 	.word	0x2000014c
 8004c04:	200000b4 	.word	0x200000b4

08004c08 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b088      	sub	sp, #32
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
 8004c10:	6039      	str	r1, [r7, #0]
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004c16:	f3ef 8211 	mrs	r2, BASEPRI
 8004c1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c1e:	f383 8811 	msr	BASEPRI, r3
 8004c22:	f3bf 8f6f 	isb	sy
 8004c26:	f3bf 8f4f 	dsb	sy
 8004c2a:	613a      	str	r2, [r7, #16]
 8004c2c:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004c2e:	693b      	ldr	r3, [r7, #16]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004c30:	61bb      	str	r3, [r7, #24]
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
 8004c32:	69fb      	ldr	r3, [r7, #28]
 8004c34:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8004c38:	75fb      	strb	r3, [r7, #23]
			pxTCB->eNotifyState = eNotified;
 8004c3a:	69fb      	ldr	r3, [r7, #28]
 8004c3c:	2202      	movs	r2, #2
 8004c3e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8004c42:	69fb      	ldr	r3, [r7, #28]
 8004c44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c46:	1c5a      	adds	r2, r3, #1
 8004c48:	69fb      	ldr	r3, [r7, #28]
 8004c4a:	649a      	str	r2, [r3, #72]	; 0x48

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
 8004c4c:	7dfb      	ldrb	r3, [r7, #23]
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	d133      	bne.n	8004cba <vTaskNotifyGiveFromISR+0xb2>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004c52:	4b1e      	ldr	r3, [pc, #120]	; (8004ccc <vTaskNotifyGiveFromISR+0xc4>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d11c      	bne.n	8004c94 <vTaskNotifyGiveFromISR+0x8c>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8004c5a:	69fb      	ldr	r3, [r7, #28]
 8004c5c:	3304      	adds	r3, #4
 8004c5e:	4618      	mov	r0, r3
 8004c60:	f000 fdd2 	bl	8005808 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004c64:	69fb      	ldr	r3, [r7, #28]
 8004c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c68:	2201      	movs	r2, #1
 8004c6a:	409a      	lsls	r2, r3
 8004c6c:	4b18      	ldr	r3, [pc, #96]	; (8004cd0 <vTaskNotifyGiveFromISR+0xc8>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	431a      	orrs	r2, r3
 8004c72:	4b17      	ldr	r3, [pc, #92]	; (8004cd0 <vTaskNotifyGiveFromISR+0xc8>)
 8004c74:	601a      	str	r2, [r3, #0]
 8004c76:	69fb      	ldr	r3, [r7, #28]
 8004c78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c7a:	4613      	mov	r3, r2
 8004c7c:	009b      	lsls	r3, r3, #2
 8004c7e:	4413      	add	r3, r2
 8004c80:	009b      	lsls	r3, r3, #2
 8004c82:	4a14      	ldr	r2, [pc, #80]	; (8004cd4 <vTaskNotifyGiveFromISR+0xcc>)
 8004c84:	441a      	add	r2, r3
 8004c86:	69fb      	ldr	r3, [r7, #28]
 8004c88:	3304      	adds	r3, #4
 8004c8a:	4610      	mov	r0, r2
 8004c8c:	4619      	mov	r1, r3
 8004c8e:	f000 fd5f 	bl	8005750 <vListInsertEnd>
 8004c92:	e005      	b.n	8004ca0 <vTaskNotifyGiveFromISR+0x98>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8004c94:	69fb      	ldr	r3, [r7, #28]
 8004c96:	3318      	adds	r3, #24
 8004c98:	480f      	ldr	r0, [pc, #60]	; (8004cd8 <vTaskNotifyGiveFromISR+0xd0>)
 8004c9a:	4619      	mov	r1, r3
 8004c9c:	f000 fd58 	bl	8005750 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004ca0:	69fb      	ldr	r3, [r7, #28]
 8004ca2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ca4:	4b0d      	ldr	r3, [pc, #52]	; (8004cdc <vTaskNotifyGiveFromISR+0xd4>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004caa:	429a      	cmp	r2, r3
 8004cac:	d905      	bls.n	8004cba <vTaskNotifyGiveFromISR+0xb2>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d002      	beq.n	8004cba <vTaskNotifyGiveFromISR+0xb2>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	601a      	str	r2, [r3, #0]
 8004cba:	69bb      	ldr	r3, [r7, #24]
 8004cbc:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	f383 8811 	msr	BASEPRI, r3
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 8004cc4:	3720      	adds	r7, #32
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bd80      	pop	{r7, pc}
 8004cca:	bf00      	nop
 8004ccc:	200001ac 	.word	0x200001ac
 8004cd0:	20000194 	.word	0x20000194
 8004cd4:	200000b8 	.word	0x200000b8
 8004cd8:	2000014c 	.word	0x2000014c
 8004cdc:	200000b4 	.word	0x200000b4

08004ce0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b084      	sub	sp, #16
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
 8004ce8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
 8004cee:	f000 fe41 	bl	8005974 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681a      	ldr	r2, [r3, #0]
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cfa:	68f9      	ldr	r1, [r7, #12]
 8004cfc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004cfe:	fb01 f303 	mul.w	r3, r1, r3
 8004d02:	441a      	add	r2, r3
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681a      	ldr	r2, [r3, #0]
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d1e:	3b01      	subs	r3, #1
 8004d20:	68f9      	ldr	r1, [r7, #12]
 8004d22:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004d24:	fb01 f303 	mul.w	r3, r1, r3
 8004d28:	441a      	add	r2, r3
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	60da      	str	r2, [r3, #12]
		pxQueue->xRxLock = queueUNLOCKED;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	f04f 32ff 	mov.w	r2, #4294967295
 8004d34:	645a      	str	r2, [r3, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	f04f 32ff 	mov.w	r2, #4294967295
 8004d3c:	649a      	str	r2, [r3, #72]	; 0x48

		if( xNewQueue == pdFALSE )
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d114      	bne.n	8004d6e <xQueueGenericReset+0x8e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	691b      	ldr	r3, [r3, #16]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d01a      	beq.n	8004d82 <xQueueGenericReset+0xa2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	3310      	adds	r3, #16
 8004d50:	4618      	mov	r0, r3
 8004d52:	f7ff f989 	bl	8004068 <xTaskRemoveFromEventList>
 8004d56:	4603      	mov	r3, r0
 8004d58:	2b01      	cmp	r3, #1
 8004d5a:	d112      	bne.n	8004d82 <xQueueGenericReset+0xa2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004d5c:	4b0c      	ldr	r3, [pc, #48]	; (8004d90 <xQueueGenericReset+0xb0>)
 8004d5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d62:	601a      	str	r2, [r3, #0]
 8004d64:	f3bf 8f4f 	dsb	sy
 8004d68:	f3bf 8f6f 	isb	sy
 8004d6c:	e009      	b.n	8004d82 <xQueueGenericReset+0xa2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	3310      	adds	r3, #16
 8004d72:	4618      	mov	r0, r3
 8004d74:	f000 fcc0 	bl	80056f8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	3324      	adds	r3, #36	; 0x24
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	f000 fcbb 	bl	80056f8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004d82:	f000 fe0f 	bl	80059a4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004d86:	2301      	movs	r3, #1
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	3710      	adds	r7, #16
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	bd80      	pop	{r7, pc}
 8004d90:	e000ed04 	.word	0xe000ed04

08004d94 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b088      	sub	sp, #32
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	60f8      	str	r0, [r7, #12]
 8004d9c:	60b9      	str	r1, [r7, #8]
 8004d9e:	4613      	mov	r3, r2
 8004da0:	71fb      	strb	r3, [r7, #7]
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
 8004da2:	2300      	movs	r3, #0
 8004da4:	61bb      	str	r3, [r7, #24]
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d102      	bne.n	8004db2 <xQueueGenericCreate+0x1e>
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
 8004dac:	2300      	movs	r3, #0
 8004dae:	61fb      	str	r3, [r7, #28]
 8004db0:	e005      	b.n	8004dbe <xQueueGenericCreate+0x2a>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	68ba      	ldr	r2, [r7, #8]
 8004db6:	fb02 f303 	mul.w	r3, r2, r3
 8004dba:	3301      	adds	r3, #1
 8004dbc:	61fb      	str	r3, [r7, #28]
	}

	/* Allocate the new queue structure and storage area. */
	pcAllocatedBuffer = ( int8_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8004dbe:	69fb      	ldr	r3, [r7, #28]
 8004dc0:	334c      	adds	r3, #76	; 0x4c
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	f000 fe76 	bl	8005ab4 <pvPortMalloc>
 8004dc8:	6178      	str	r0, [r7, #20]

	if( pcAllocatedBuffer != NULL )
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d019      	beq.n	8004e04 <xQueueGenericCreate+0x70>
	{
		pxNewQueue = ( Queue_t * ) pcAllocatedBuffer; /*lint !e826 MISRA The buffer cannot be to small because it was dimensioned by sizeof( Queue_t ) + xQueueSizeInBytes. */
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	613b      	str	r3, [r7, #16]

		if( uxItemSize == ( UBaseType_t ) 0 )
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d103      	bne.n	8004de2 <xQueueGenericCreate+0x4e>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	693a      	ldr	r2, [r7, #16]
 8004dde:	601a      	str	r2, [r3, #0]
 8004de0:	e004      	b.n	8004dec <xQueueGenericCreate+0x58>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area - adding the padding bytes to get a better alignment. */
			pxNewQueue->pcHead = pcAllocatedBuffer + sizeof( Queue_t );
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 8004de8:	693b      	ldr	r3, [r7, #16]
 8004dea:	601a      	str	r2, [r3, #0]
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
 8004dec:	693b      	ldr	r3, [r7, #16]
 8004dee:	68fa      	ldr	r2, [r7, #12]
 8004df0:	63da      	str	r2, [r3, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
 8004df2:	693b      	ldr	r3, [r7, #16]
 8004df4:	68ba      	ldr	r2, [r7, #8]
 8004df6:	641a      	str	r2, [r3, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004df8:	6938      	ldr	r0, [r7, #16]
 8004dfa:	2101      	movs	r1, #1
 8004dfc:	f7ff ff70 	bl	8004ce0 <xQueueGenericReset>
			pxNewQueue->pxQueueSetContainer = NULL;
		}
		#endif /* configUSE_QUEUE_SETS */

		traceQUEUE_CREATE( pxNewQueue );
		xReturn = pxNewQueue;
 8004e00:	693b      	ldr	r3, [r7, #16]
 8004e02:	61bb      	str	r3, [r7, #24]
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );

	return xReturn;
 8004e04:	69bb      	ldr	r3, [r7, #24]
}
 8004e06:	4618      	mov	r0, r3
 8004e08:	3720      	adds	r7, #32
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bd80      	pop	{r7, pc}
 8004e0e:	bf00      	nop

08004e10 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b084      	sub	sp, #16
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	4603      	mov	r3, r0
 8004e18:	71fb      	strb	r3, [r7, #7]
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
 8004e1a:	204c      	movs	r0, #76	; 0x4c
 8004e1c:	f000 fe4a 	bl	8005ab4 <pvPortMalloc>
 8004e20:	60f8      	str	r0, [r7, #12]
		if( pxNewQueue != NULL )
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d02c      	beq.n	8004e82 <xQueueCreateMutex+0x72>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2200      	movs	r2, #0
 8004e32:	601a      	str	r2, [r3, #0]

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	2200      	movs	r2, #0
 8004e38:	609a      	str	r2, [r3, #8]
			pxNewQueue->u.pcReadFrom = NULL;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	60da      	str	r2, [r3, #12]

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	2200      	movs	r2, #0
 8004e44:	639a      	str	r2, [r3, #56]	; 0x38
			pxNewQueue->uxLength = ( UBaseType_t ) 1U;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	2201      	movs	r2, #1
 8004e4a:	63da      	str	r2, [r3, #60]	; 0x3c
			pxNewQueue->uxItemSize = ( UBaseType_t ) 0U;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2200      	movs	r2, #0
 8004e50:	641a      	str	r2, [r3, #64]	; 0x40
			pxNewQueue->xRxLock = queueUNLOCKED;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	f04f 32ff 	mov.w	r2, #4294967295
 8004e58:	645a      	str	r2, [r3, #68]	; 0x44
			pxNewQueue->xTxLock = queueUNLOCKED;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	f04f 32ff 	mov.w	r2, #4294967295
 8004e60:	649a      	str	r2, [r3, #72]	; 0x48
				pxNewQueue->pxQueueSetContainer = NULL;
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	3310      	adds	r3, #16
 8004e66:	4618      	mov	r0, r3
 8004e68:	f000 fc46 	bl	80056f8 <vListInitialise>
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	3324      	adds	r3, #36	; 0x24
 8004e70:	4618      	mov	r0, r3
 8004e72:	f000 fc41 	bl	80056f8 <vListInitialise>

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8004e76:	68f8      	ldr	r0, [r7, #12]
 8004e78:	2100      	movs	r1, #0
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	f000 f805 	bl	8004e8c <xQueueGenericSend>
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
		return pxNewQueue;
 8004e82:	68fb      	ldr	r3, [r7, #12]
	}
 8004e84:	4618      	mov	r0, r3
 8004e86:	3710      	adds	r7, #16
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bd80      	pop	{r7, pc}

08004e8c <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b08a      	sub	sp, #40	; 0x28
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	60f8      	str	r0, [r7, #12]
 8004e94:	60b9      	str	r1, [r7, #8]
 8004e96:	607a      	str	r2, [r7, #4]
 8004e98:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	623b      	str	r3, [r7, #32]
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004ea2:	f000 fd67 	bl	8005974 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004ea6:	6a3b      	ldr	r3, [r7, #32]
 8004ea8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004eaa:	6a3b      	ldr	r3, [r7, #32]
 8004eac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004eae:	429a      	cmp	r2, r3
 8004eb0:	d302      	bcc.n	8004eb8 <xQueueGenericSend+0x2c>
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	2b02      	cmp	r3, #2
 8004eb6:	d129      	bne.n	8004f0c <xQueueGenericSend+0x80>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004eb8:	6a38      	ldr	r0, [r7, #32]
 8004eba:	68b9      	ldr	r1, [r7, #8]
 8004ebc:	683a      	ldr	r2, [r7, #0]
 8004ebe:	f000 fab7 	bl	8005430 <prvCopyDataToQueue>
 8004ec2:	61f8      	str	r0, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004ec4:	6a3b      	ldr	r3, [r7, #32]
 8004ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d010      	beq.n	8004eee <xQueueGenericSend+0x62>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
 8004ecc:	6a3b      	ldr	r3, [r7, #32]
 8004ece:	3324      	adds	r3, #36	; 0x24
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	f7ff f8c9 	bl	8004068 <xTaskRemoveFromEventList>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	2b01      	cmp	r3, #1
 8004eda:	d113      	bne.n	8004f04 <xQueueGenericSend+0x78>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004edc:	4b3d      	ldr	r3, [pc, #244]	; (8004fd4 <xQueueGenericSend+0x148>)
 8004ede:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ee2:	601a      	str	r2, [r3, #0]
 8004ee4:	f3bf 8f4f 	dsb	sy
 8004ee8:	f3bf 8f6f 	isb	sy
 8004eec:	e00a      	b.n	8004f04 <xQueueGenericSend+0x78>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004eee:	69fb      	ldr	r3, [r7, #28]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d007      	beq.n	8004f04 <xQueueGenericSend+0x78>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004ef4:	4b37      	ldr	r3, [pc, #220]	; (8004fd4 <xQueueGenericSend+0x148>)
 8004ef6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004efa:	601a      	str	r2, [r3, #0]
 8004efc:	f3bf 8f4f 	dsb	sy
 8004f00:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004f04:	f000 fd4e 	bl	80059a4 <vPortExitCritical>
				return pdPASS;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	e05f      	b.n	8004fcc <xQueueGenericSend+0x140>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d103      	bne.n	8004f1a <xQueueGenericSend+0x8e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004f12:	f000 fd47 	bl	80059a4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004f16:	2300      	movs	r3, #0
 8004f18:	e058      	b.n	8004fcc <xQueueGenericSend+0x140>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d106      	bne.n	8004f2e <xQueueGenericSend+0xa2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8004f20:	f107 0314 	add.w	r3, r7, #20
 8004f24:	4618      	mov	r0, r3
 8004f26:	f7ff f93b 	bl	80041a0 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004f2e:	f000 fd39 	bl	80059a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004f32:	f7fe fe05 	bl	8003b40 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004f36:	f000 fd1d 	bl	8005974 <vPortEnterCritical>
 8004f3a:	6a3b      	ldr	r3, [r7, #32]
 8004f3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f42:	d102      	bne.n	8004f4a <xQueueGenericSend+0xbe>
 8004f44:	6a3b      	ldr	r3, [r7, #32]
 8004f46:	2200      	movs	r2, #0
 8004f48:	645a      	str	r2, [r3, #68]	; 0x44
 8004f4a:	6a3b      	ldr	r3, [r7, #32]
 8004f4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f52:	d102      	bne.n	8004f5a <xQueueGenericSend+0xce>
 8004f54:	6a3b      	ldr	r3, [r7, #32]
 8004f56:	2200      	movs	r2, #0
 8004f58:	649a      	str	r2, [r3, #72]	; 0x48
 8004f5a:	f000 fd23 	bl	80059a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004f5e:	f107 0214 	add.w	r2, r7, #20
 8004f62:	1d3b      	adds	r3, r7, #4
 8004f64:	4610      	mov	r0, r2
 8004f66:	4619      	mov	r1, r3
 8004f68:	f7ff f930 	bl	80041cc <xTaskCheckForTimeOut>
 8004f6c:	4603      	mov	r3, r0
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d124      	bne.n	8004fbc <xQueueGenericSend+0x130>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004f72:	6a38      	ldr	r0, [r7, #32]
 8004f74:	f000 fb66 	bl	8005644 <prvIsQueueFull>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d018      	beq.n	8004fb0 <xQueueGenericSend+0x124>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004f7e:	6a3b      	ldr	r3, [r7, #32]
 8004f80:	f103 0210 	add.w	r2, r3, #16
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	4610      	mov	r0, r2
 8004f88:	4619      	mov	r1, r3
 8004f8a:	f7fe ffb3 	bl	8003ef4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004f8e:	6a38      	ldr	r0, [r7, #32]
 8004f90:	f000 fae2 	bl	8005558 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004f94:	f7fe fde2 	bl	8003b5c <xTaskResumeAll>
 8004f98:	4603      	mov	r3, r0
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d115      	bne.n	8004fca <xQueueGenericSend+0x13e>
				{
					portYIELD_WITHIN_API();
 8004f9e:	4b0d      	ldr	r3, [pc, #52]	; (8004fd4 <xQueueGenericSend+0x148>)
 8004fa0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004fa4:	601a      	str	r2, [r3, #0]
 8004fa6:	f3bf 8f4f 	dsb	sy
 8004faa:	f3bf 8f6f 	isb	sy
 8004fae:	e00c      	b.n	8004fca <xQueueGenericSend+0x13e>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004fb0:	6a38      	ldr	r0, [r7, #32]
 8004fb2:	f000 fad1 	bl	8005558 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004fb6:	f7fe fdd1 	bl	8003b5c <xTaskResumeAll>
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
 8004fba:	e772      	b.n	8004ea2 <xQueueGenericSend+0x16>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004fbc:	6a38      	ldr	r0, [r7, #32]
 8004fbe:	f000 facb 	bl	8005558 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004fc2:	f7fe fdcb 	bl	8003b5c <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	e000      	b.n	8004fcc <xQueueGenericSend+0x140>
		}
	}
 8004fca:	e76a      	b.n	8004ea2 <xQueueGenericSend+0x16>
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	3728      	adds	r7, #40	; 0x28
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bd80      	pop	{r7, pc}
 8004fd4:	e000ed04 	.word	0xe000ed04

08004fd8 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b08a      	sub	sp, #40	; 0x28
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	60f8      	str	r0, [r7, #12]
 8004fe0:	60b9      	str	r1, [r7, #8]
 8004fe2:	607a      	str	r2, [r7, #4]
 8004fe4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	623b      	str	r3, [r7, #32]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004fea:	f3ef 8211 	mrs	r2, BASEPRI
 8004fee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ff2:	f383 8811 	msr	BASEPRI, r3
 8004ff6:	f3bf 8f6f 	isb	sy
 8004ffa:	f3bf 8f4f 	dsb	sy
 8004ffe:	61ba      	str	r2, [r7, #24]
 8005000:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005002:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005004:	61fb      	str	r3, [r7, #28]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005006:	6a3b      	ldr	r3, [r7, #32]
 8005008:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800500a:	6a3b      	ldr	r3, [r7, #32]
 800500c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800500e:	429a      	cmp	r2, r3
 8005010:	d302      	bcc.n	8005018 <xQueueGenericSendFromISR+0x40>
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	2b02      	cmp	r3, #2
 8005016:	d124      	bne.n	8005062 <xQueueGenericSendFromISR+0x8a>
			/* A task can only have an inherited priority if it is a mutex
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005018:	6a38      	ldr	r0, [r7, #32]
 800501a:	68b9      	ldr	r1, [r7, #8]
 800501c:	683a      	ldr	r2, [r7, #0]
 800501e:	f000 fa07 	bl	8005430 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
 8005022:	6a3b      	ldr	r3, [r7, #32]
 8005024:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005026:	f1b3 3fff 	cmp.w	r3, #4294967295
 800502a:	d112      	bne.n	8005052 <xQueueGenericSendFromISR+0x7a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800502c:	6a3b      	ldr	r3, [r7, #32]
 800502e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005030:	2b00      	cmp	r3, #0
 8005032:	d013      	beq.n	800505c <xQueueGenericSendFromISR+0x84>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005034:	6a3b      	ldr	r3, [r7, #32]
 8005036:	3324      	adds	r3, #36	; 0x24
 8005038:	4618      	mov	r0, r3
 800503a:	f7ff f815 	bl	8004068 <xTaskRemoveFromEventList>
 800503e:	4603      	mov	r3, r0
 8005040:	2b00      	cmp	r3, #0
 8005042:	d00b      	beq.n	800505c <xQueueGenericSendFromISR+0x84>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d008      	beq.n	800505c <xQueueGenericSendFromISR+0x84>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2201      	movs	r2, #1
 800504e:	601a      	str	r2, [r3, #0]
 8005050:	e004      	b.n	800505c <xQueueGenericSendFromISR+0x84>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
 8005052:	6a3b      	ldr	r3, [r7, #32]
 8005054:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005056:	1c5a      	adds	r2, r3, #1
 8005058:	6a3b      	ldr	r3, [r7, #32]
 800505a:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
 800505c:	2301      	movs	r3, #1
 800505e:	627b      	str	r3, [r7, #36]	; 0x24
 8005060:	e001      	b.n	8005066 <xQueueGenericSendFromISR+0x8e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005062:	2300      	movs	r3, #0
 8005064:	627b      	str	r3, [r7, #36]	; 0x24
 8005066:	69fb      	ldr	r3, [r7, #28]
 8005068:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005072:	4618      	mov	r0, r3
 8005074:	3728      	adds	r7, #40	; 0x28
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}
 800507a:	bf00      	nop

0800507c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b088      	sub	sp, #32
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
 8005084:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	61bb      	str	r3, [r7, #24]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800508a:	f3ef 8211 	mrs	r2, BASEPRI
 800508e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005092:	f383 8811 	msr	BASEPRI, r3
 8005096:	f3bf 8f6f 	isb	sy
 800509a:	f3bf 8f4f 	dsb	sy
 800509e:	613a      	str	r2, [r7, #16]
 80050a0:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80050a2:	693b      	ldr	r3, [r7, #16]
	/* Similar to xQueueGenericSendFromISR() but used with semaphores where the
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80050a4:	617b      	str	r3, [r7, #20]
	{
		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
 80050a6:	69bb      	ldr	r3, [r7, #24]
 80050a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80050aa:	69bb      	ldr	r3, [r7, #24]
 80050ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050ae:	429a      	cmp	r2, r3
 80050b0:	d224      	bcs.n	80050fc <xQueueGiveFromISR+0x80>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */

			++( pxQueue->uxMessagesWaiting );
 80050b2:	69bb      	ldr	r3, [r7, #24]
 80050b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050b6:	1c5a      	adds	r2, r3, #1
 80050b8:	69bb      	ldr	r3, [r7, #24]
 80050ba:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
 80050bc:	69bb      	ldr	r3, [r7, #24]
 80050be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80050c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050c4:	d112      	bne.n	80050ec <xQueueGiveFromISR+0x70>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80050c6:	69bb      	ldr	r3, [r7, #24]
 80050c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d013      	beq.n	80050f6 <xQueueGiveFromISR+0x7a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80050ce:	69bb      	ldr	r3, [r7, #24]
 80050d0:	3324      	adds	r3, #36	; 0x24
 80050d2:	4618      	mov	r0, r3
 80050d4:	f7fe ffc8 	bl	8004068 <xTaskRemoveFromEventList>
 80050d8:	4603      	mov	r3, r0
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d00b      	beq.n	80050f6 <xQueueGiveFromISR+0x7a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d008      	beq.n	80050f6 <xQueueGiveFromISR+0x7a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	2201      	movs	r2, #1
 80050e8:	601a      	str	r2, [r3, #0]
 80050ea:	e004      	b.n	80050f6 <xQueueGiveFromISR+0x7a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
 80050ec:	69bb      	ldr	r3, [r7, #24]
 80050ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80050f0:	1c5a      	adds	r2, r3, #1
 80050f2:	69bb      	ldr	r3, [r7, #24]
 80050f4:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
 80050f6:	2301      	movs	r3, #1
 80050f8:	61fb      	str	r3, [r7, #28]
 80050fa:	e001      	b.n	8005100 <xQueueGiveFromISR+0x84>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80050fc:	2300      	movs	r3, #0
 80050fe:	61fb      	str	r3, [r7, #28]
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800510a:	69fb      	ldr	r3, [r7, #28]
}
 800510c:	4618      	mov	r0, r3
 800510e:	3720      	adds	r7, #32
 8005110:	46bd      	mov	sp, r7
 8005112:	bd80      	pop	{r7, pc}

08005114 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b08a      	sub	sp, #40	; 0x28
 8005118:	af00      	add	r7, sp, #0
 800511a:	60f8      	str	r0, [r7, #12]
 800511c:	60b9      	str	r1, [r7, #8]
 800511e:	607a      	str	r2, [r7, #4]
 8005120:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005122:	2300      	movs	r3, #0
 8005124:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	623b      	str	r3, [r7, #32]
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800512a:	f000 fc23 	bl	8005974 <vPortEnterCritical>
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 800512e:	6a3b      	ldr	r3, [r7, #32]
 8005130:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005132:	2b00      	cmp	r3, #0
 8005134:	d047      	beq.n	80051c6 <xQueueGenericReceive+0xb2>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8005136:	6a3b      	ldr	r3, [r7, #32]
 8005138:	68db      	ldr	r3, [r3, #12]
 800513a:	61fb      	str	r3, [r7, #28]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800513c:	6a38      	ldr	r0, [r7, #32]
 800513e:	68b9      	ldr	r1, [r7, #8]
 8005140:	f000 f9e4 	bl	800550c <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d122      	bne.n	8005190 <xQueueGenericReceive+0x7c>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
 800514a:	6a3b      	ldr	r3, [r7, #32]
 800514c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800514e:	1e5a      	subs	r2, r3, #1
 8005150:	6a3b      	ldr	r3, [r7, #32]
 8005152:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005154:	6a3b      	ldr	r3, [r7, #32]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d104      	bne.n	8005166 <xQueueGenericReceive+0x52>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800515c:	f7ff fb2c 	bl	80047b8 <pvTaskIncrementMutexHeldCount>
 8005160:	4602      	mov	r2, r0
 8005162:	6a3b      	ldr	r3, [r7, #32]
 8005164:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005166:	6a3b      	ldr	r3, [r7, #32]
 8005168:	691b      	ldr	r3, [r3, #16]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d027      	beq.n	80051be <xQueueGenericReceive+0xaa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
 800516e:	6a3b      	ldr	r3, [r7, #32]
 8005170:	3310      	adds	r3, #16
 8005172:	4618      	mov	r0, r3
 8005174:	f7fe ff78 	bl	8004068 <xTaskRemoveFromEventList>
 8005178:	4603      	mov	r3, r0
 800517a:	2b01      	cmp	r3, #1
 800517c:	d11f      	bne.n	80051be <xQueueGenericReceive+0xaa>
						{
							queueYIELD_IF_USING_PREEMPTION();
 800517e:	4b4a      	ldr	r3, [pc, #296]	; (80052a8 <xQueueGenericReceive+0x194>)
 8005180:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005184:	601a      	str	r2, [r3, #0]
 8005186:	f3bf 8f4f 	dsb	sy
 800518a:	f3bf 8f6f 	isb	sy
 800518e:	e016      	b.n	80051be <xQueueGenericReceive+0xaa>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8005190:	6a3b      	ldr	r3, [r7, #32]
 8005192:	69fa      	ldr	r2, [r7, #28]
 8005194:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005196:	6a3b      	ldr	r3, [r7, #32]
 8005198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800519a:	2b00      	cmp	r3, #0
 800519c:	d00f      	beq.n	80051be <xQueueGenericReceive+0xaa>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800519e:	6a3b      	ldr	r3, [r7, #32]
 80051a0:	3324      	adds	r3, #36	; 0x24
 80051a2:	4618      	mov	r0, r3
 80051a4:	f7fe ff60 	bl	8004068 <xTaskRemoveFromEventList>
 80051a8:	4603      	mov	r3, r0
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d007      	beq.n	80051be <xQueueGenericReceive+0xaa>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
 80051ae:	4b3e      	ldr	r3, [pc, #248]	; (80052a8 <xQueueGenericReceive+0x194>)
 80051b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051b4:	601a      	str	r2, [r3, #0]
 80051b6:	f3bf 8f4f 	dsb	sy
 80051ba:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 80051be:	f000 fbf1 	bl	80059a4 <vPortExitCritical>
				return pdPASS;
 80051c2:	2301      	movs	r3, #1
 80051c4:	e06c      	b.n	80052a0 <xQueueGenericReceive+0x18c>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d103      	bne.n	80051d4 <xQueueGenericReceive+0xc0>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80051cc:	f000 fbea 	bl	80059a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80051d0:	2300      	movs	r3, #0
 80051d2:	e065      	b.n	80052a0 <xQueueGenericReceive+0x18c>
				}
				else if( xEntryTimeSet == pdFALSE )
 80051d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d106      	bne.n	80051e8 <xQueueGenericReceive+0xd4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 80051da:	f107 0314 	add.w	r3, r7, #20
 80051de:	4618      	mov	r0, r3
 80051e0:	f7fe ffde 	bl	80041a0 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80051e4:	2301      	movs	r3, #1
 80051e6:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80051e8:	f000 fbdc 	bl	80059a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80051ec:	f7fe fca8 	bl	8003b40 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80051f0:	f000 fbc0 	bl	8005974 <vPortEnterCritical>
 80051f4:	6a3b      	ldr	r3, [r7, #32]
 80051f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051fc:	d102      	bne.n	8005204 <xQueueGenericReceive+0xf0>
 80051fe:	6a3b      	ldr	r3, [r7, #32]
 8005200:	2200      	movs	r2, #0
 8005202:	645a      	str	r2, [r3, #68]	; 0x44
 8005204:	6a3b      	ldr	r3, [r7, #32]
 8005206:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800520c:	d102      	bne.n	8005214 <xQueueGenericReceive+0x100>
 800520e:	6a3b      	ldr	r3, [r7, #32]
 8005210:	2200      	movs	r2, #0
 8005212:	649a      	str	r2, [r3, #72]	; 0x48
 8005214:	f000 fbc6 	bl	80059a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005218:	f107 0214 	add.w	r2, r7, #20
 800521c:	1d3b      	adds	r3, r7, #4
 800521e:	4610      	mov	r0, r2
 8005220:	4619      	mov	r1, r3
 8005222:	f7fe ffd3 	bl	80041cc <xTaskCheckForTimeOut>
 8005226:	4603      	mov	r3, r0
 8005228:	2b00      	cmp	r3, #0
 800522a:	d131      	bne.n	8005290 <xQueueGenericReceive+0x17c>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800522c:	6a38      	ldr	r0, [r7, #32]
 800522e:	f000 f9df 	bl	80055f0 <prvIsQueueEmpty>
 8005232:	4603      	mov	r3, r0
 8005234:	2b00      	cmp	r3, #0
 8005236:	d025      	beq.n	8005284 <xQueueGenericReceive+0x170>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005238:	6a3b      	ldr	r3, [r7, #32]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d108      	bne.n	8005252 <xQueueGenericReceive+0x13e>
					{
						taskENTER_CRITICAL();
 8005240:	f000 fb98 	bl	8005974 <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8005244:	6a3b      	ldr	r3, [r7, #32]
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	4618      	mov	r0, r3
 800524a:	f7ff f9c3 	bl	80045d4 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 800524e:	f000 fba9 	bl	80059a4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005252:	6a3b      	ldr	r3, [r7, #32]
 8005254:	f103 0224 	add.w	r2, r3, #36	; 0x24
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	4610      	mov	r0, r2
 800525c:	4619      	mov	r1, r3
 800525e:	f7fe fe49 	bl	8003ef4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005262:	6a38      	ldr	r0, [r7, #32]
 8005264:	f000 f978 	bl	8005558 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005268:	f7fe fc78 	bl	8003b5c <xTaskResumeAll>
 800526c:	4603      	mov	r3, r0
 800526e:	2b00      	cmp	r3, #0
 8005270:	d115      	bne.n	800529e <xQueueGenericReceive+0x18a>
				{
					portYIELD_WITHIN_API();
 8005272:	4b0d      	ldr	r3, [pc, #52]	; (80052a8 <xQueueGenericReceive+0x194>)
 8005274:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005278:	601a      	str	r2, [r3, #0]
 800527a:	f3bf 8f4f 	dsb	sy
 800527e:	f3bf 8f6f 	isb	sy
 8005282:	e00c      	b.n	800529e <xQueueGenericReceive+0x18a>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005284:	6a38      	ldr	r0, [r7, #32]
 8005286:	f000 f967 	bl	8005558 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800528a:	f7fe fc67 	bl	8003b5c <xTaskResumeAll>
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
 800528e:	e74c      	b.n	800512a <xQueueGenericReceive+0x16>
				( void ) xTaskResumeAll();
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 8005290:	6a38      	ldr	r0, [r7, #32]
 8005292:	f000 f961 	bl	8005558 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005296:	f7fe fc61 	bl	8003b5c <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
 800529a:	2300      	movs	r3, #0
 800529c:	e000      	b.n	80052a0 <xQueueGenericReceive+0x18c>
		}
	}
 800529e:	e744      	b.n	800512a <xQueueGenericReceive+0x16>
}
 80052a0:	4618      	mov	r0, r3
 80052a2:	3728      	adds	r7, #40	; 0x28
 80052a4:	46bd      	mov	sp, r7
 80052a6:	bd80      	pop	{r7, pc}
 80052a8:	e000ed04 	.word	0xe000ed04

080052ac <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b08a      	sub	sp, #40	; 0x28
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	60f8      	str	r0, [r7, #12]
 80052b4:	60b9      	str	r1, [r7, #8]
 80052b6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	623b      	str	r3, [r7, #32]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80052bc:	f3ef 8211 	mrs	r2, BASEPRI
 80052c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052c4:	f383 8811 	msr	BASEPRI, r3
 80052c8:	f3bf 8f6f 	isb	sy
 80052cc:	f3bf 8f4f 	dsb	sy
 80052d0:	61ba      	str	r2, [r7, #24]
 80052d2:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80052d4:	69bb      	ldr	r3, [r7, #24]
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80052d6:	61fb      	str	r3, [r7, #28]
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 80052d8:	6a3b      	ldr	r3, [r7, #32]
 80052da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d028      	beq.n	8005332 <xQueueReceiveFromISR+0x86>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80052e0:	6a38      	ldr	r0, [r7, #32]
 80052e2:	68b9      	ldr	r1, [r7, #8]
 80052e4:	f000 f912 	bl	800550c <prvCopyDataFromQueue>
			--( pxQueue->uxMessagesWaiting );
 80052e8:	6a3b      	ldr	r3, [r7, #32]
 80052ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052ec:	1e5a      	subs	r2, r3, #1
 80052ee:	6a3b      	ldr	r3, [r7, #32]
 80052f0:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
 80052f2:	6a3b      	ldr	r3, [r7, #32]
 80052f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052fa:	d112      	bne.n	8005322 <xQueueReceiveFromISR+0x76>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80052fc:	6a3b      	ldr	r3, [r7, #32]
 80052fe:	691b      	ldr	r3, [r3, #16]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d013      	beq.n	800532c <xQueueReceiveFromISR+0x80>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005304:	6a3b      	ldr	r3, [r7, #32]
 8005306:	3310      	adds	r3, #16
 8005308:	4618      	mov	r0, r3
 800530a:	f7fe fead 	bl	8004068 <xTaskRemoveFromEventList>
 800530e:	4603      	mov	r3, r0
 8005310:	2b00      	cmp	r3, #0
 8005312:	d00b      	beq.n	800532c <xQueueReceiveFromISR+0x80>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d008      	beq.n	800532c <xQueueReceiveFromISR+0x80>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2201      	movs	r2, #1
 800531e:	601a      	str	r2, [r3, #0]
 8005320:	e004      	b.n	800532c <xQueueReceiveFromISR+0x80>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
 8005322:	6a3b      	ldr	r3, [r7, #32]
 8005324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005326:	1c5a      	adds	r2, r3, #1
 8005328:	6a3b      	ldr	r3, [r7, #32]
 800532a:	645a      	str	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800532c:	2301      	movs	r3, #1
 800532e:	627b      	str	r3, [r7, #36]	; 0x24
 8005330:	e001      	b.n	8005336 <xQueueReceiveFromISR+0x8a>
		}
		else
		{
			xReturn = pdFAIL;
 8005332:	2300      	movs	r3, #0
 8005334:	627b      	str	r3, [r7, #36]	; 0x24
 8005336:	69fb      	ldr	r3, [r7, #28]
 8005338:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005342:	4618      	mov	r0, r3
 8005344:	3728      	adds	r7, #40	; 0x28
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}
 800534a:	bf00      	nop

0800534c <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b08a      	sub	sp, #40	; 0x28
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
 8005354:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	623b      	str	r3, [r7, #32]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800535a:	f3ef 8211 	mrs	r2, BASEPRI
 800535e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005362:	f383 8811 	msr	BASEPRI, r3
 8005366:	f3bf 8f6f 	isb	sy
 800536a:	f3bf 8f4f 	dsb	sy
 800536e:	617a      	str	r2, [r7, #20]
 8005370:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005372:	697b      	ldr	r3, [r7, #20]
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005374:	61fb      	str	r3, [r7, #28]
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005376:	6a3b      	ldr	r3, [r7, #32]
 8005378:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800537a:	2b00      	cmp	r3, #0
 800537c:	d00c      	beq.n	8005398 <xQueuePeekFromISR+0x4c>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 800537e:	6a3b      	ldr	r3, [r7, #32]
 8005380:	68db      	ldr	r3, [r3, #12]
 8005382:	61bb      	str	r3, [r7, #24]
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005384:	6a38      	ldr	r0, [r7, #32]
 8005386:	6839      	ldr	r1, [r7, #0]
 8005388:	f000 f8c0 	bl	800550c <prvCopyDataFromQueue>
			pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 800538c:	6a3b      	ldr	r3, [r7, #32]
 800538e:	69ba      	ldr	r2, [r7, #24]
 8005390:	60da      	str	r2, [r3, #12]

			xReturn = pdPASS;
 8005392:	2301      	movs	r3, #1
 8005394:	627b      	str	r3, [r7, #36]	; 0x24
 8005396:	e001      	b.n	800539c <xQueuePeekFromISR+0x50>
		}
		else
		{
			xReturn = pdFAIL;
 8005398:	2300      	movs	r3, #0
 800539a:	627b      	str	r3, [r7, #36]	; 0x24
 800539c:	69fb      	ldr	r3, [r7, #28]
 800539e:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80053a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80053a8:	4618      	mov	r0, r3
 80053aa:	3728      	adds	r7, #40	; 0x28
 80053ac:	46bd      	mov	sp, r7
 80053ae:	bd80      	pop	{r7, pc}

080053b0 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b084      	sub	sp, #16
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );

	taskENTER_CRITICAL();
 80053b8:	f000 fadc 	bl	8005974 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053c0:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 80053c2:	f000 faef 	bl	80059a4 <vPortExitCritical>

	return uxReturn;
 80053c6:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80053c8:	4618      	mov	r0, r3
 80053ca:	3710      	adds	r7, #16
 80053cc:	46bd      	mov	sp, r7
 80053ce:	bd80      	pop	{r7, pc}

080053d0 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b084      	sub	sp, #16
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t *pxQueue;

	pxQueue = ( Queue_t * ) xQueue;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	60fb      	str	r3, [r7, #12]
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
 80053dc:	f000 faca 	bl	8005974 <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053e8:	1ad3      	subs	r3, r2, r3
 80053ea:	60bb      	str	r3, [r7, #8]
	}
	taskEXIT_CRITICAL();
 80053ec:	f000 fada 	bl	80059a4 <vPortExitCritical>

	return uxReturn;
 80053f0:	68bb      	ldr	r3, [r7, #8]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80053f2:	4618      	mov	r0, r3
 80053f4:	3710      	adds	r7, #16
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}
 80053fa:	bf00      	nop

080053fc <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 80053fc:	b480      	push	{r7}
 80053fe:	b085      	sub	sp, #20
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005408:	60fb      	str	r3, [r7, #12]

	return uxReturn;
 800540a:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800540c:	4618      	mov	r0, r3
 800540e:	3714      	adds	r7, #20
 8005410:	46bd      	mov	sp, r7
 8005412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005416:	4770      	bx	lr

08005418 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b084      	sub	sp, #16
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	60fb      	str	r3, [r7, #12]
	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
	}
	#endif
	vPortFree( pxQueue );
 8005424:	68f8      	ldr	r0, [r7, #12]
 8005426:	f000 fbdd 	bl	8005be4 <vPortFree>
}
 800542a:	3710      	adds	r7, #16
 800542c:	46bd      	mov	sp, r7
 800542e:	bd80      	pop	{r7, pc}

08005430 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b086      	sub	sp, #24
 8005434:	af00      	add	r7, sp, #0
 8005436:	60f8      	str	r0, [r7, #12]
 8005438:	60b9      	str	r1, [r7, #8]
 800543a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800543c:	2300      	movs	r3, #0
 800543e:	617b      	str	r3, [r7, #20]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005444:	2b00      	cmp	r3, #0
 8005446:	d10d      	bne.n	8005464 <prvCopyDataToQueue+0x34>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d152      	bne.n	80054f6 <prvCopyDataToQueue+0xc6>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	685b      	ldr	r3, [r3, #4]
 8005454:	4618      	mov	r0, r3
 8005456:	f7ff f933 	bl	80046c0 <xTaskPriorityDisinherit>
 800545a:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2200      	movs	r2, #0
 8005460:	605a      	str	r2, [r3, #4]
 8005462:	e048      	b.n	80054f6 <prvCopyDataToQueue+0xc6>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d11a      	bne.n	80054a0 <prvCopyDataToQueue+0x70>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	689a      	ldr	r2, [r3, #8]
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005472:	4610      	mov	r0, r2
 8005474:	68b9      	ldr	r1, [r7, #8]
 8005476:	461a      	mov	r2, r3
 8005478:	f000 fd27 	bl	8005eca <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	689a      	ldr	r2, [r3, #8]
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005484:	441a      	add	r2, r3
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	689a      	ldr	r2, [r3, #8]
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	429a      	cmp	r2, r3
 8005494:	d32f      	bcc.n	80054f6 <prvCopyDataToQueue+0xc6>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681a      	ldr	r2, [r3, #0]
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	609a      	str	r2, [r3, #8]
 800549e:	e02a      	b.n	80054f6 <prvCopyDataToQueue+0xc6>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	68da      	ldr	r2, [r3, #12]
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054a8:	4610      	mov	r0, r2
 80054aa:	68b9      	ldr	r1, [r7, #8]
 80054ac:	461a      	mov	r2, r3
 80054ae:	f000 fd0c 	bl	8005eca <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	68da      	ldr	r2, [r3, #12]
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ba:	425b      	negs	r3, r3
 80054bc:	441a      	add	r2, r3
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	68da      	ldr	r2, [r3, #12]
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	429a      	cmp	r2, r3
 80054cc:	d207      	bcs.n	80054de <prvCopyDataToQueue+0xae>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	685a      	ldr	r2, [r3, #4]
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054d6:	425b      	negs	r3, r3
 80054d8:	441a      	add	r2, r3
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2b02      	cmp	r3, #2
 80054e2:	d108      	bne.n	80054f6 <prvCopyDataToQueue+0xc6>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d004      	beq.n	80054f6 <prvCopyDataToQueue+0xc6>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054f0:	1e5a      	subs	r2, r3, #1
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	639a      	str	r2, [r3, #56]	; 0x38
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054fa:	1c5a      	adds	r2, r3, #1
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005500:	697b      	ldr	r3, [r7, #20]
}
 8005502:	4618      	mov	r0, r3
 8005504:	3718      	adds	r7, #24
 8005506:	46bd      	mov	sp, r7
 8005508:	bd80      	pop	{r7, pc}
 800550a:	bf00      	nop

0800550c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b082      	sub	sp, #8
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
 8005514:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800551a:	2b00      	cmp	r3, #0
 800551c:	d019      	beq.n	8005552 <prvCopyDataFromQueue+0x46>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	68da      	ldr	r2, [r3, #12]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005526:	441a      	add	r2, r3
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	68da      	ldr	r2, [r3, #12]
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	429a      	cmp	r2, r3
 8005536:	d303      	bcc.n	8005540 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681a      	ldr	r2, [r3, #0]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	68da      	ldr	r2, [r3, #12]
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005548:	6838      	ldr	r0, [r7, #0]
 800554a:	4611      	mov	r1, r2
 800554c:	461a      	mov	r2, r3
 800554e:	f000 fcbc 	bl	8005eca <memcpy>
	}
}
 8005552:	3708      	adds	r7, #8
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}

08005558 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b082      	sub	sp, #8
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005560:	f000 fa08 	bl	8005974 <vPortEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
 8005564:	e014      	b.n	8005590 <prvUnlockQueue+0x38>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800556a:	2b00      	cmp	r3, #0
 800556c:	d00a      	beq.n	8005584 <prvUnlockQueue+0x2c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	3324      	adds	r3, #36	; 0x24
 8005572:	4618      	mov	r0, r3
 8005574:	f7fe fd78 	bl	8004068 <xTaskRemoveFromEventList>
 8005578:	4603      	mov	r3, r0
 800557a:	2b00      	cmp	r3, #0
 800557c:	d003      	beq.n	8005586 <prvUnlockQueue+0x2e>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
 800557e:	f7fe fe69 	bl	8004254 <vTaskMissedYield>
 8005582:	e000      	b.n	8005586 <prvUnlockQueue+0x2e>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
 8005584:	e008      	b.n	8005598 <prvUnlockQueue+0x40>
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800558a:	1e5a      	subs	r2, r3, #1
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	649a      	str	r2, [r3, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005594:	2b00      	cmp	r3, #0
 8005596:	dce6      	bgt.n	8005566 <prvUnlockQueue+0xe>
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	f04f 32ff 	mov.w	r2, #4294967295
 800559e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
 80055a0:	f000 fa00 	bl	80059a4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80055a4:	f000 f9e6 	bl	8005974 <vPortEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
 80055a8:	e014      	b.n	80055d4 <prvUnlockQueue+0x7c>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	691b      	ldr	r3, [r3, #16]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d00f      	beq.n	80055d2 <prvUnlockQueue+0x7a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	3310      	adds	r3, #16
 80055b6:	4618      	mov	r0, r3
 80055b8:	f7fe fd56 	bl	8004068 <xTaskRemoveFromEventList>
 80055bc:	4603      	mov	r3, r0
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d001      	beq.n	80055c6 <prvUnlockQueue+0x6e>
				{
					vTaskMissedYield();
 80055c2:	f7fe fe47 	bl	8004254 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055ca:	1e5a      	subs	r2, r3, #1
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	645a      	str	r2, [r3, #68]	; 0x44
 80055d0:	e000      	b.n	80055d4 <prvUnlockQueue+0x7c>
			}
			else
			{
				break;
 80055d2:	e003      	b.n	80055dc <prvUnlockQueue+0x84>
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055d8:	2b00      	cmp	r3, #0
 80055da:	dce6      	bgt.n	80055aa <prvUnlockQueue+0x52>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	f04f 32ff 	mov.w	r2, #4294967295
 80055e2:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80055e4:	f000 f9de 	bl	80059a4 <vPortExitCritical>
}
 80055e8:	3708      	adds	r7, #8
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bd80      	pop	{r7, pc}
 80055ee:	bf00      	nop

080055f0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b084      	sub	sp, #16
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80055f8:	f000 f9bc 	bl	8005974 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005600:	2b00      	cmp	r3, #0
 8005602:	d102      	bne.n	800560a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005604:	2301      	movs	r3, #1
 8005606:	60fb      	str	r3, [r7, #12]
 8005608:	e001      	b.n	800560e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800560a:	2300      	movs	r3, #0
 800560c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800560e:	f000 f9c9 	bl	80059a4 <vPortExitCritical>

	return xReturn;
 8005612:	68fb      	ldr	r3, [r7, #12]
}
 8005614:	4618      	mov	r0, r3
 8005616:	3710      	adds	r7, #16
 8005618:	46bd      	mov	sp, r7
 800561a:	bd80      	pop	{r7, pc}

0800561c <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
 800561c:	b480      	push	{r7}
 800561e:	b085      	sub	sp, #20
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005628:	2b00      	cmp	r3, #0
 800562a:	d102      	bne.n	8005632 <xQueueIsQueueEmptyFromISR+0x16>
	{
		xReturn = pdTRUE;
 800562c:	2301      	movs	r3, #1
 800562e:	60fb      	str	r3, [r7, #12]
 8005630:	e001      	b.n	8005636 <xQueueIsQueueEmptyFromISR+0x1a>
	}
	else
	{
		xReturn = pdFALSE;
 8005632:	2300      	movs	r3, #0
 8005634:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8005636:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8005638:	4618      	mov	r0, r3
 800563a:	3714      	adds	r7, #20
 800563c:	46bd      	mov	sp, r7
 800563e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005642:	4770      	bx	lr

08005644 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b084      	sub	sp, #16
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800564c:	f000 f992 	bl	8005974 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005658:	429a      	cmp	r2, r3
 800565a:	d102      	bne.n	8005662 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800565c:	2301      	movs	r3, #1
 800565e:	60fb      	str	r3, [r7, #12]
 8005660:	e001      	b.n	8005666 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005662:	2300      	movs	r3, #0
 8005664:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005666:	f000 f99d 	bl	80059a4 <vPortExitCritical>

	return xReturn;
 800566a:	68fb      	ldr	r3, [r7, #12]
}
 800566c:	4618      	mov	r0, r3
 800566e:	3710      	adds	r7, #16
 8005670:	46bd      	mov	sp, r7
 8005672:	bd80      	pop	{r7, pc}

08005674 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
 8005674:	b480      	push	{r7}
 8005676:	b085      	sub	sp, #20
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( ( Queue_t * ) xQueue )->uxLength )
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005684:	429a      	cmp	r2, r3
 8005686:	d102      	bne.n	800568e <xQueueIsQueueFullFromISR+0x1a>
	{
		xReturn = pdTRUE;
 8005688:	2301      	movs	r3, #1
 800568a:	60fb      	str	r3, [r7, #12]
 800568c:	e001      	b.n	8005692 <xQueueIsQueueFullFromISR+0x1e>
	}
	else
	{
		xReturn = pdFALSE;
 800568e:	2300      	movs	r3, #0
 8005690:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8005692:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8005694:	4618      	mov	r0, r3
 8005696:	3714      	adds	r7, #20
 8005698:	46bd      	mov	sp, r7
 800569a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569e:	4770      	bx	lr

080056a0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b084      	sub	sp, #16
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
 80056a8:	6039      	str	r1, [r7, #0]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	60fb      	str	r3, [r7, #12]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80056ae:	f000 f961 	bl	8005974 <vPortEnterCritical>
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056ba:	d102      	bne.n	80056c2 <vQueueWaitForMessageRestricted+0x22>
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	2200      	movs	r2, #0
 80056c0:	645a      	str	r2, [r3, #68]	; 0x44
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056ca:	d102      	bne.n	80056d2 <vQueueWaitForMessageRestricted+0x32>
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2200      	movs	r2, #0
 80056d0:	649a      	str	r2, [r3, #72]	; 0x48
 80056d2:	f000 f967 	bl	80059a4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d105      	bne.n	80056ea <vQueueWaitForMessageRestricted+0x4a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	3324      	adds	r3, #36	; 0x24
 80056e2:	4618      	mov	r0, r3
 80056e4:	6839      	ldr	r1, [r7, #0]
 80056e6:	f7fe fc8d 	bl	8004004 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80056ea:	68f8      	ldr	r0, [r7, #12]
 80056ec:	f7ff ff34 	bl	8005558 <prvUnlockQueue>
	}
 80056f0:	3710      	adds	r7, #16
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bd80      	pop	{r7, pc}
 80056f6:	bf00      	nop

080056f8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80056f8:	b480      	push	{r7}
 80056fa:	b083      	sub	sp, #12
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	f103 0208 	add.w	r2, r3, #8
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	f04f 32ff 	mov.w	r2, #4294967295
 8005710:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	f103 0208 	add.w	r2, r3, #8
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	f103 0208 	add.w	r2, r3, #8
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2200      	movs	r2, #0
 800572a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800572c:	370c      	adds	r7, #12
 800572e:	46bd      	mov	sp, r7
 8005730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005734:	4770      	bx	lr
 8005736:	bf00      	nop

08005738 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005738:	b480      	push	{r7}
 800573a:	b083      	sub	sp, #12
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2200      	movs	r2, #0
 8005744:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005746:	370c      	adds	r7, #12
 8005748:	46bd      	mov	sp, r7
 800574a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574e:	4770      	bx	lr

08005750 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005750:	b480      	push	{r7}
 8005752:	b085      	sub	sp, #20
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
 8005758:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	68fa      	ldr	r2, [r7, #12]
 8005764:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	689a      	ldr	r2, [r3, #8]
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	609a      	str	r2, [r3, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	689b      	ldr	r3, [r3, #8]
 8005772:	683a      	ldr	r2, [r7, #0]
 8005774:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	683a      	ldr	r2, [r7, #0]
 800577a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	687a      	ldr	r2, [r7, #4]
 8005780:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	1c5a      	adds	r2, r3, #1
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	601a      	str	r2, [r3, #0]
}
 800578c:	3714      	adds	r7, #20
 800578e:	46bd      	mov	sp, r7
 8005790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005794:	4770      	bx	lr
 8005796:	bf00      	nop

08005798 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005798:	b480      	push	{r7}
 800579a:	b085      	sub	sp, #20
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
 80057a0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057ae:	d103      	bne.n	80057b8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	691b      	ldr	r3, [r3, #16]
 80057b4:	60fb      	str	r3, [r7, #12]
 80057b6:	e00c      	b.n	80057d2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	3308      	adds	r3, #8
 80057bc:	60fb      	str	r3, [r7, #12]
 80057be:	e002      	b.n	80057c6 <vListInsert+0x2e>
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	60fb      	str	r3, [r7, #12]
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	681a      	ldr	r2, [r3, #0]
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	429a      	cmp	r2, r3
 80057d0:	d9f6      	bls.n	80057c0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	685a      	ldr	r2, [r3, #4]
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	685b      	ldr	r3, [r3, #4]
 80057de:	683a      	ldr	r2, [r7, #0]
 80057e0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	68fa      	ldr	r2, [r7, #12]
 80057e6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	683a      	ldr	r2, [r7, #0]
 80057ec:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	687a      	ldr	r2, [r7, #4]
 80057f2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	1c5a      	adds	r2, r3, #1
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	601a      	str	r2, [r3, #0]
}
 80057fe:	3714      	adds	r7, #20
 8005800:	46bd      	mov	sp, r7
 8005802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005806:	4770      	bx	lr

08005808 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005808:	b480      	push	{r7}
 800580a:	b085      	sub	sp, #20
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	691b      	ldr	r3, [r3, #16]
 8005814:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	685b      	ldr	r3, [r3, #4]
 800581a:	687a      	ldr	r2, [r7, #4]
 800581c:	6892      	ldr	r2, [r2, #8]
 800581e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	687a      	ldr	r2, [r7, #4]
 8005826:	6852      	ldr	r2, [r2, #4]
 8005828:	605a      	str	r2, [r3, #4]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	685a      	ldr	r2, [r3, #4]
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	429a      	cmp	r2, r3
 8005832:	d103      	bne.n	800583c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	689a      	ldr	r2, [r3, #8]
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2200      	movs	r2, #0
 8005840:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	1e5a      	subs	r2, r3, #1
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
}
 8005850:	4618      	mov	r0, r3
 8005852:	3714      	adds	r7, #20
 8005854:	46bd      	mov	sp, r7
 8005856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585a:	4770      	bx	lr

0800585c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800585c:	b480      	push	{r7}
 800585e:	b085      	sub	sp, #20
 8005860:	af00      	add	r7, sp, #0
 8005862:	60f8      	str	r0, [r7, #12]
 8005864:	60b9      	str	r1, [r7, #8]
 8005866:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	3b04      	subs	r3, #4
 800586c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005874:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	3b04      	subs	r3, #4
 800587a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 800587c:	68ba      	ldr	r2, [r7, #8]
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	3b04      	subs	r3, #4
 8005886:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005888:	4a0c      	ldr	r2, [pc, #48]	; (80058bc <pxPortInitialiseStack+0x60>)
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	3b14      	subs	r3, #20
 8005892:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005894:	687a      	ldr	r2, [r7, #4]
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	3b04      	subs	r3, #4
 800589e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	f06f 0202 	mvn.w	r2, #2
 80058a6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	3b20      	subs	r3, #32
 80058ac:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80058ae:	68fb      	ldr	r3, [r7, #12]
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3714      	adds	r7, #20
 80058b4:	46bd      	mov	sp, r7
 80058b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ba:	4770      	bx	lr
 80058bc:	080058c1 	.word	0x080058c1

080058c0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80058c0:	b480      	push	{r7}
 80058c2:	b083      	sub	sp, #12
 80058c4:	af00      	add	r7, sp, #0

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80058c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058ca:	f383 8811 	msr	BASEPRI, r3
 80058ce:	f3bf 8f6f 	isb	sy
 80058d2:	f3bf 8f4f 	dsb	sy
 80058d6:	607b      	str	r3, [r7, #4]

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
	portDISABLE_INTERRUPTS();
	for( ;; );
 80058d8:	e7fe      	b.n	80058d8 <prvTaskExitError+0x18>
 80058da:	bf00      	nop

080058dc <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80058dc:	4b06      	ldr	r3, [pc, #24]	; (80058f8 <pxCurrentTCBConst2>)
 80058de:	6819      	ldr	r1, [r3, #0]
 80058e0:	6808      	ldr	r0, [r1, #0]
 80058e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058e6:	f380 8809 	msr	PSP, r0
 80058ea:	f3bf 8f6f 	isb	sy
 80058ee:	f04f 0000 	mov.w	r0, #0
 80058f2:	f380 8811 	msr	BASEPRI, r0
 80058f6:	4770      	bx	lr

080058f8 <pxCurrentTCBConst2>:
 80058f8:	200000b4 	.word	0x200000b4

080058fc <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80058fc:	486b      	ldr	r0, [pc, #428]	; (8005aac <vPortEnableVFP+0x10>)
 80058fe:	6800      	ldr	r0, [r0, #0]
 8005900:	6800      	ldr	r0, [r0, #0]
 8005902:	f380 8808 	msr	MSP, r0
 8005906:	b662      	cpsie	i
 8005908:	b661      	cpsie	f
 800590a:	f3bf 8f4f 	dsb	sy
 800590e:	f3bf 8f6f 	isb	sy
 8005912:	df00      	svc	0
 8005914:	bf00      	nop
 8005916:	bf00      	nop

08005918 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005918:	b580      	push	{r7, lr}
 800591a:	af00      	add	r7, sp, #0
		*pucFirstUserPriorityRegister = ulOriginalPriority;
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800591c:	4b0f      	ldr	r3, [pc, #60]	; (800595c <xPortStartScheduler+0x44>)
 800591e:	4a0f      	ldr	r2, [pc, #60]	; (800595c <xPortStartScheduler+0x44>)
 8005920:	6812      	ldr	r2, [r2, #0]
 8005922:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8005926:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005928:	4b0c      	ldr	r3, [pc, #48]	; (800595c <xPortStartScheduler+0x44>)
 800592a:	4a0c      	ldr	r2, [pc, #48]	; (800595c <xPortStartScheduler+0x44>)
 800592c:	6812      	ldr	r2, [r2, #0]
 800592e:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8005932:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005934:	f000 f8a0 	bl	8005a78 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005938:	4b09      	ldr	r3, [pc, #36]	; (8005960 <xPortStartScheduler+0x48>)
 800593a:	2200      	movs	r2, #0
 800593c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800593e:	f000 f8ad 	bl	8005a9c <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005942:	4b08      	ldr	r3, [pc, #32]	; (8005964 <xPortStartScheduler+0x4c>)
 8005944:	4a07      	ldr	r2, [pc, #28]	; (8005964 <xPortStartScheduler+0x4c>)
 8005946:	6812      	ldr	r2, [r2, #0]
 8005948:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
 800594c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800594e:	f7ff ffd5 	bl	80058fc <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 8005952:	f7ff ffb5 	bl	80058c0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005956:	2300      	movs	r3, #0
}
 8005958:	4618      	mov	r0, r3
 800595a:	bd80      	pop	{r7, pc}
 800595c:	e000ed20 	.word	0xe000ed20
 8005960:	2000004c 	.word	0x2000004c
 8005964:	e000ef34 	.word	0xe000ef34

08005968 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
 8005968:	b480      	push	{r7}
 800596a:	af00      	add	r7, sp, #0
	/* Not implemented in ports where there is nothing to return to.
	Artificially force an assert. */
	configASSERT( uxCriticalNesting == 1000UL );
}
 800596c:	46bd      	mov	sp, r7
 800596e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005972:	4770      	bx	lr

08005974 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005974:	b480      	push	{r7}
 8005976:	b083      	sub	sp, #12
 8005978:	af00      	add	r7, sp, #0
 800597a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800597e:	f383 8811 	msr	BASEPRI, r3
 8005982:	f3bf 8f6f 	isb	sy
 8005986:	f3bf 8f4f 	dsb	sy
 800598a:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800598c:	4b04      	ldr	r3, [pc, #16]	; (80059a0 <vPortEnterCritical+0x2c>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	1c5a      	adds	r2, r3, #1
 8005992:	4b03      	ldr	r3, [pc, #12]	; (80059a0 <vPortEnterCritical+0x2c>)
 8005994:	601a      	str	r2, [r3, #0]
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
	}
}
 8005996:	370c      	adds	r7, #12
 8005998:	46bd      	mov	sp, r7
 800599a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599e:	4770      	bx	lr
 80059a0:	2000004c 	.word	0x2000004c

080059a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80059a4:	b480      	push	{r7}
 80059a6:	b083      	sub	sp, #12
 80059a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
	uxCriticalNesting--;
 80059aa:	4b09      	ldr	r3, [pc, #36]	; (80059d0 <vPortExitCritical+0x2c>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	1e5a      	subs	r2, r3, #1
 80059b0:	4b07      	ldr	r3, [pc, #28]	; (80059d0 <vPortExitCritical+0x2c>)
 80059b2:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 80059b4:	4b06      	ldr	r3, [pc, #24]	; (80059d0 <vPortExitCritical+0x2c>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d104      	bne.n	80059c6 <vPortExitCritical+0x22>
 80059bc:	2300      	movs	r3, #0
 80059be:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80059c6:	370c      	adds	r7, #12
 80059c8:	46bd      	mov	sp, r7
 80059ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ce:	4770      	bx	lr
 80059d0:	2000004c 	.word	0x2000004c

080059d4 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80059d4:	f3ef 8009 	mrs	r0, PSP
 80059d8:	f3bf 8f6f 	isb	sy
 80059dc:	4b14      	ldr	r3, [pc, #80]	; (8005a30 <pxCurrentTCBConst>)
 80059de:	681a      	ldr	r2, [r3, #0]
 80059e0:	f01e 0f10 	tst.w	lr, #16
 80059e4:	bf08      	it	eq
 80059e6:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80059ea:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059ee:	6010      	str	r0, [r2, #0]
 80059f0:	f84d 3d04 	str.w	r3, [sp, #-4]!
 80059f4:	f04f 0050 	mov.w	r0, #80	; 0x50
 80059f8:	f380 8811 	msr	BASEPRI, r0
 80059fc:	f3bf 8f4f 	dsb	sy
 8005a00:	f3bf 8f6f 	isb	sy
 8005a04:	f7fe fa0c 	bl	8003e20 <vTaskSwitchContext>
 8005a08:	f04f 0000 	mov.w	r0, #0
 8005a0c:	f380 8811 	msr	BASEPRI, r0
 8005a10:	bc08      	pop	{r3}
 8005a12:	6819      	ldr	r1, [r3, #0]
 8005a14:	6808      	ldr	r0, [r1, #0]
 8005a16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a1a:	f01e 0f10 	tst.w	lr, #16
 8005a1e:	bf08      	it	eq
 8005a20:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005a24:	f380 8809 	msr	PSP, r0
 8005a28:	f3bf 8f6f 	isb	sy
 8005a2c:	4770      	bx	lr
 8005a2e:	bf00      	nop

08005a30 <pxCurrentTCBConst>:
 8005a30:	200000b4 	.word	0x200000b4

08005a34 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b084      	sub	sp, #16
 8005a38:	af00      	add	r7, sp, #0

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005a3a:	f3ef 8211 	mrs	r2, BASEPRI
 8005a3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a42:	f383 8811 	msr	BASEPRI, r3
 8005a46:	f3bf 8f6f 	isb	sy
 8005a4a:	f3bf 8f4f 	dsb	sy
 8005a4e:	60fa      	str	r2, [r7, #12]
 8005a50:	60bb      	str	r3, [r7, #8]
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005a52:	f7fe f937 	bl	8003cc4 <xTaskIncrementTick>
 8005a56:	4603      	mov	r3, r0
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d003      	beq.n	8005a64 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005a5c:	4b05      	ldr	r3, [pc, #20]	; (8005a74 <SysTick_Handler+0x40>)
 8005a5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005a62:	601a      	str	r2, [r3, #0]
 8005a64:	2300      	movs	r3, #0
 8005a66:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
}
 8005a6e:	3710      	adds	r7, #16
 8005a70:	46bd      	mov	sp, r7
 8005a72:	bd80      	pop	{r7, pc}
 8005a74:	e000ed04 	.word	0xe000ed04

08005a78 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005a78:	b480      	push	{r7}
 8005a7a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005a7c:	4b04      	ldr	r3, [pc, #16]	; (8005a90 <vPortSetupTimerInterrupt+0x18>)
 8005a7e:	4a05      	ldr	r2, [pc, #20]	; (8005a94 <vPortSetupTimerInterrupt+0x1c>)
 8005a80:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005a82:	4b05      	ldr	r3, [pc, #20]	; (8005a98 <vPortSetupTimerInterrupt+0x20>)
 8005a84:	2207      	movs	r2, #7
 8005a86:	601a      	str	r2, [r3, #0]
}
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8e:	4770      	bx	lr
 8005a90:	e000e014 	.word	0xe000e014
 8005a94:	0002903f 	.word	0x0002903f
 8005a98:	e000e010 	.word	0xe000e010

08005a9c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005a9c:	f8df 0010 	ldr.w	r0, [pc, #16]	; 8005ab0 <vPortEnableVFP+0x14>
 8005aa0:	6801      	ldr	r1, [r0, #0]
 8005aa2:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8005aa6:	6001      	str	r1, [r0, #0]
 8005aa8:	4770      	bx	lr
 8005aaa:	0000      	.short	0x0000
 8005aac:	e000ed08 	.word	0xe000ed08
 8005ab0:	e000ed88 	.word	0xe000ed88

08005ab4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b086      	sub	sp, #24
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005abc:	2300      	movs	r3, #0
 8005abe:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 8005ac0:	f7fe f83e 	bl	8003b40 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005ac4:	4b42      	ldr	r3, [pc, #264]	; (8005bd0 <pvPortMalloc+0x11c>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d101      	bne.n	8005ad0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005acc:	f000 f8e0 	bl	8005c90 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005ad0:	4b40      	ldr	r3, [pc, #256]	; (8005bd4 <pvPortMalloc+0x120>)
 8005ad2:	681a      	ldr	r2, [r3, #0]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	4013      	ands	r3, r2
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d16d      	bne.n	8005bb8 <pvPortMalloc+0x104>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d00d      	beq.n	8005afe <pvPortMalloc+0x4a>
			{
				xWantedSize += xHeapStructSize;
 8005ae2:	2308      	movs	r3, #8
 8005ae4:	687a      	ldr	r2, [r7, #4]
 8005ae6:	4413      	add	r3, r2
 8005ae8:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	f003 0307 	and.w	r3, r3, #7
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d004      	beq.n	8005afe <pvPortMalloc+0x4a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	f023 0307 	bic.w	r3, r3, #7
 8005afa:	3308      	adds	r3, #8
 8005afc:	607b      	str	r3, [r7, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d059      	beq.n	8005bb8 <pvPortMalloc+0x104>
 8005b04:	4b34      	ldr	r3, [pc, #208]	; (8005bd8 <pvPortMalloc+0x124>)
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	687a      	ldr	r2, [r7, #4]
 8005b0a:	429a      	cmp	r2, r3
 8005b0c:	d854      	bhi.n	8005bb8 <pvPortMalloc+0x104>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005b0e:	4b33      	ldr	r3, [pc, #204]	; (8005bdc <pvPortMalloc+0x128>)
 8005b10:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8005b12:	4b32      	ldr	r3, [pc, #200]	; (8005bdc <pvPortMalloc+0x128>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005b18:	e004      	b.n	8005b24 <pvPortMalloc+0x70>
				{
					pxPreviousBlock = pxBlock;
 8005b1a:	697b      	ldr	r3, [r7, #20]
 8005b1c:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005b1e:	697b      	ldr	r3, [r7, #20]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	617b      	str	r3, [r7, #20]
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005b24:	697b      	ldr	r3, [r7, #20]
 8005b26:	685a      	ldr	r2, [r3, #4]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	429a      	cmp	r2, r3
 8005b2c:	d203      	bcs.n	8005b36 <pvPortMalloc+0x82>
 8005b2e:	697b      	ldr	r3, [r7, #20]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d1f1      	bne.n	8005b1a <pvPortMalloc+0x66>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005b36:	4b26      	ldr	r3, [pc, #152]	; (8005bd0 <pvPortMalloc+0x11c>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	697a      	ldr	r2, [r7, #20]
 8005b3c:	429a      	cmp	r2, r3
 8005b3e:	d03b      	beq.n	8005bb8 <pvPortMalloc+0x104>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005b40:	693b      	ldr	r3, [r7, #16]
 8005b42:	681a      	ldr	r2, [r3, #0]
 8005b44:	2308      	movs	r3, #8
 8005b46:	4413      	add	r3, r2
 8005b48:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	681a      	ldr	r2, [r3, #0]
 8005b4e:	693b      	ldr	r3, [r7, #16]
 8005b50:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005b52:	697b      	ldr	r3, [r7, #20]
 8005b54:	685a      	ldr	r2, [r3, #4]
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	1ad2      	subs	r2, r2, r3
 8005b5a:	2308      	movs	r3, #8
 8005b5c:	005b      	lsls	r3, r3, #1
 8005b5e:	429a      	cmp	r2, r3
 8005b60:	d90f      	bls.n	8005b82 <pvPortMalloc+0xce>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005b62:	697a      	ldr	r2, [r7, #20]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	4413      	add	r3, r2
 8005b68:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( uint32_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005b6a:	697b      	ldr	r3, [r7, #20]
 8005b6c:	685a      	ldr	r2, [r3, #4]
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	1ad2      	subs	r2, r2, r3
 8005b72:	68bb      	ldr	r3, [r7, #8]
 8005b74:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	687a      	ldr	r2, [r7, #4]
 8005b7a:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 8005b7c:	68b8      	ldr	r0, [r7, #8]
 8005b7e:	f000 f8e9 	bl	8005d54 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005b82:	4b15      	ldr	r3, [pc, #84]	; (8005bd8 <pvPortMalloc+0x124>)
 8005b84:	681a      	ldr	r2, [r3, #0]
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	685b      	ldr	r3, [r3, #4]
 8005b8a:	1ad2      	subs	r2, r2, r3
 8005b8c:	4b12      	ldr	r3, [pc, #72]	; (8005bd8 <pvPortMalloc+0x124>)
 8005b8e:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005b90:	4b11      	ldr	r3, [pc, #68]	; (8005bd8 <pvPortMalloc+0x124>)
 8005b92:	681a      	ldr	r2, [r3, #0]
 8005b94:	4b12      	ldr	r3, [pc, #72]	; (8005be0 <pvPortMalloc+0x12c>)
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	429a      	cmp	r2, r3
 8005b9a:	d203      	bcs.n	8005ba4 <pvPortMalloc+0xf0>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005b9c:	4b0e      	ldr	r3, [pc, #56]	; (8005bd8 <pvPortMalloc+0x124>)
 8005b9e:	681a      	ldr	r2, [r3, #0]
 8005ba0:	4b0f      	ldr	r3, [pc, #60]	; (8005be0 <pvPortMalloc+0x12c>)
 8005ba2:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005ba4:	697b      	ldr	r3, [r7, #20]
 8005ba6:	685a      	ldr	r2, [r3, #4]
 8005ba8:	4b0a      	ldr	r3, [pc, #40]	; (8005bd4 <pvPortMalloc+0x120>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	431a      	orrs	r2, r3
 8005bae:	697b      	ldr	r3, [r7, #20]
 8005bb0:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005bb8:	f7fd ffd0 	bl	8003b5c <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d101      	bne.n	8005bc6 <pvPortMalloc+0x112>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8005bc2:	f7fb faeb 	bl	800119c <vApplicationMallocFailedHook>
		}
	}
	#endif

	configASSERT( ( ( ( uint32_t ) pvReturn ) & portBYTE_ALIGNMENT_MASK ) == 0 );
	return pvReturn;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
}
 8005bc8:	4618      	mov	r0, r3
 8005bca:	3718      	adds	r7, #24
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	bd80      	pop	{r7, pc}
 8005bd0:	2001c1b8 	.word	0x2001c1b8
 8005bd4:	2001c1c4 	.word	0x2001c1c4
 8005bd8:	2001c1bc 	.word	0x2001c1bc
 8005bdc:	2001c1b0 	.word	0x2001c1b0
 8005be0:	2001c1c0 	.word	0x2001c1c0

08005be4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b084      	sub	sp, #16
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d027      	beq.n	8005c46 <vPortFree+0x62>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005bf6:	2308      	movs	r3, #8
 8005bf8:	425b      	negs	r3, r3
 8005bfa:	68fa      	ldr	r2, [r7, #12]
 8005bfc:	4413      	add	r3, r2
 8005bfe:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
		configASSERT( pxLink->pxNextFreeBlock == NULL );

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005c04:	68bb      	ldr	r3, [r7, #8]
 8005c06:	685a      	ldr	r2, [r3, #4]
 8005c08:	4b10      	ldr	r3, [pc, #64]	; (8005c4c <vPortFree+0x68>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	4013      	ands	r3, r2
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d019      	beq.n	8005c46 <vPortFree+0x62>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d115      	bne.n	8005c46 <vPortFree+0x62>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	685a      	ldr	r2, [r3, #4]
 8005c1e:	4b0b      	ldr	r3, [pc, #44]	; (8005c4c <vPortFree+0x68>)
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	43db      	mvns	r3, r3
 8005c24:	401a      	ands	r2, r3
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005c2a:	f7fd ff89 	bl	8003b40 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	685a      	ldr	r2, [r3, #4]
 8005c32:	4b07      	ldr	r3, [pc, #28]	; (8005c50 <vPortFree+0x6c>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	441a      	add	r2, r3
 8005c38:	4b05      	ldr	r3, [pc, #20]	; (8005c50 <vPortFree+0x6c>)
 8005c3a:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005c3c:	68b8      	ldr	r0, [r7, #8]
 8005c3e:	f000 f889 	bl	8005d54 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005c42:	f7fd ff8b 	bl	8003b5c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005c46:	3710      	adds	r7, #16
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	bd80      	pop	{r7, pc}
 8005c4c:	2001c1c4 	.word	0x2001c1c4
 8005c50:	2001c1bc 	.word	0x2001c1bc

08005c54 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 8005c54:	b480      	push	{r7}
 8005c56:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 8005c58:	4b03      	ldr	r3, [pc, #12]	; (8005c68 <xPortGetFreeHeapSize+0x14>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
}
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c64:	4770      	bx	lr
 8005c66:	bf00      	nop
 8005c68:	2001c1bc 	.word	0x2001c1bc

08005c6c <xPortGetMinimumEverFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetMinimumEverFreeHeapSize( void )
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	af00      	add	r7, sp, #0
	return xMinimumEverFreeBytesRemaining;
 8005c70:	4b03      	ldr	r3, [pc, #12]	; (8005c80 <xPortGetMinimumEverFreeHeapSize+0x14>)
 8005c72:	681b      	ldr	r3, [r3, #0]
}
 8005c74:	4618      	mov	r0, r3
 8005c76:	46bd      	mov	sp, r7
 8005c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7c:	4770      	bx	lr
 8005c7e:	bf00      	nop
 8005c80:	2001c1c0 	.word	0x2001c1c0

08005c84 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
 8005c84:	b480      	push	{r7}
 8005c86:	af00      	add	r7, sp, #0
	/* This just exists to keep the linker quiet. */
}
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8e:	4770      	bx	lr

08005c90 <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005c90:	b480      	push	{r7}
 8005c92:	b085      	sub	sp, #20
 8005c94:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
uint32_t ulAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005c96:	f44f 33e0 	mov.w	r3, #114688	; 0x1c000
 8005c9a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	ulAddress = ( uint32_t ) ucHeap;
 8005c9c:	4b27      	ldr	r3, [pc, #156]	; (8005d3c <prvHeapInit+0xac>)
 8005c9e:	60fb      	str	r3, [r7, #12]

	if( ( ulAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	f003 0307 	and.w	r3, r3, #7
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d00c      	beq.n	8005cc4 <prvHeapInit+0x34>
	{
		ulAddress += ( portBYTE_ALIGNMENT - 1 );
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	3307      	adds	r3, #7
 8005cae:	60fb      	str	r3, [r7, #12]
		ulAddress &= ~portBYTE_ALIGNMENT_MASK;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	f023 0307 	bic.w	r3, r3, #7
 8005cb6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= ulAddress - ( uint32_t ) ucHeap;
 8005cb8:	68ba      	ldr	r2, [r7, #8]
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	1ad2      	subs	r2, r2, r3
 8005cbe:	4b1f      	ldr	r3, [pc, #124]	; (8005d3c <prvHeapInit+0xac>)
 8005cc0:	4413      	add	r3, r2
 8005cc2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) ulAddress;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005cc8:	4b1d      	ldr	r3, [pc, #116]	; (8005d40 <prvHeapInit+0xb0>)
 8005cca:	687a      	ldr	r2, [r7, #4]
 8005ccc:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005cce:	4b1c      	ldr	r3, [pc, #112]	; (8005d40 <prvHeapInit+0xb0>)
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	ulAddress = ( ( uint32_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005cd4:	687a      	ldr	r2, [r7, #4]
 8005cd6:	68bb      	ldr	r3, [r7, #8]
 8005cd8:	4413      	add	r3, r2
 8005cda:	60fb      	str	r3, [r7, #12]
	ulAddress -= xHeapStructSize;
 8005cdc:	2308      	movs	r3, #8
 8005cde:	68fa      	ldr	r2, [r7, #12]
 8005ce0:	1ad3      	subs	r3, r2, r3
 8005ce2:	60fb      	str	r3, [r7, #12]
	ulAddress &= ~portBYTE_ALIGNMENT_MASK;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	f023 0307 	bic.w	r3, r3, #7
 8005cea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) ulAddress;
 8005cec:	68fa      	ldr	r2, [r7, #12]
 8005cee:	4b15      	ldr	r3, [pc, #84]	; (8005d44 <prvHeapInit+0xb4>)
 8005cf0:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 8005cf2:	4b14      	ldr	r3, [pc, #80]	; (8005d44 <prvHeapInit+0xb4>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005cfa:	4b12      	ldr	r3, [pc, #72]	; (8005d44 <prvHeapInit+0xb4>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = ulAddress - ( uint32_t ) pxFirstFreeBlock;
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	68fa      	ldr	r2, [r7, #12]
 8005d0a:	1ad2      	subs	r2, r2, r3
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005d10:	4b0c      	ldr	r3, [pc, #48]	; (8005d44 <prvHeapInit+0xb4>)
 8005d12:	681a      	ldr	r2, [r3, #0]
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	685a      	ldr	r2, [r3, #4]
 8005d1c:	4b0a      	ldr	r3, [pc, #40]	; (8005d48 <prvHeapInit+0xb8>)
 8005d1e:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	685a      	ldr	r2, [r3, #4]
 8005d24:	4b09      	ldr	r3, [pc, #36]	; (8005d4c <prvHeapInit+0xbc>)
 8005d26:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005d28:	4b09      	ldr	r3, [pc, #36]	; (8005d50 <prvHeapInit+0xc0>)
 8005d2a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005d2e:	601a      	str	r2, [r3, #0]
}
 8005d30:	3714      	adds	r7, #20
 8005d32:	46bd      	mov	sp, r7
 8005d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d38:	4770      	bx	lr
 8005d3a:	bf00      	nop
 8005d3c:	200001b0 	.word	0x200001b0
 8005d40:	2001c1b0 	.word	0x2001c1b0
 8005d44:	2001c1b8 	.word	0x2001c1b8
 8005d48:	2001c1c0 	.word	0x2001c1c0
 8005d4c:	2001c1bc 	.word	0x2001c1bc
 8005d50:	2001c1c4 	.word	0x2001c1c4

08005d54 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005d54:	b480      	push	{r7}
 8005d56:	b085      	sub	sp, #20
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005d5c:	4b27      	ldr	r3, [pc, #156]	; (8005dfc <prvInsertBlockIntoFreeList+0xa8>)
 8005d5e:	60fb      	str	r3, [r7, #12]
 8005d60:	e002      	b.n	8005d68 <prvInsertBlockIntoFreeList+0x14>
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	60fb      	str	r3, [r7, #12]
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681a      	ldr	r2, [r3, #0]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	429a      	cmp	r2, r3
 8005d70:	d3f7      	bcc.n	8005d62 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	685b      	ldr	r3, [r3, #4]
 8005d7a:	68ba      	ldr	r2, [r7, #8]
 8005d7c:	441a      	add	r2, r3
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	429a      	cmp	r2, r3
 8005d82:	d108      	bne.n	8005d96 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	685a      	ldr	r2, [r3, #4]
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	441a      	add	r2, r3
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	68ba      	ldr	r2, [r7, #8]
 8005da0:	441a      	add	r2, r3
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	429a      	cmp	r2, r3
 8005da8:	d118      	bne.n	8005ddc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681a      	ldr	r2, [r3, #0]
 8005dae:	4b14      	ldr	r3, [pc, #80]	; (8005e00 <prvInsertBlockIntoFreeList+0xac>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	429a      	cmp	r2, r3
 8005db4:	d00d      	beq.n	8005dd2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	685a      	ldr	r2, [r3, #4]
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	441a      	add	r2, r3
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	681a      	ldr	r2, [r3, #0]
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	601a      	str	r2, [r3, #0]
 8005dd0:	e008      	b.n	8005de4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005dd2:	4b0b      	ldr	r3, [pc, #44]	; (8005e00 <prvInsertBlockIntoFreeList+0xac>)
 8005dd4:	681a      	ldr	r2, [r3, #0]
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	601a      	str	r2, [r3, #0]
 8005dda:	e003      	b.n	8005de4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681a      	ldr	r2, [r3, #0]
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005de4:	68fa      	ldr	r2, [r7, #12]
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	429a      	cmp	r2, r3
 8005dea:	d002      	beq.n	8005df2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	687a      	ldr	r2, [r7, #4]
 8005df0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005df2:	3714      	adds	r7, #20
 8005df4:	46bd      	mov	sp, r7
 8005df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfa:	4770      	bx	lr
 8005dfc:	2001c1b0 	.word	0x2001c1b0
 8005e00:	2001c1b8 	.word	0x2001c1b8

08005e04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005e04:	f8df d03c 	ldr.w	sp, [pc, #60]	; 8005e44 <LoopFillZerobss+0x16>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005e08:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005e0a:	f000 b804 	b.w	8005e16 <LoopCopyDataInit>

08005e0e <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005e0e:	4b0e      	ldr	r3, [pc, #56]	; (8005e48 <LoopFillZerobss+0x1a>)
  ldr  r3, [r3, r1]
 8005e10:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005e12:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005e14:	3104      	adds	r1, #4

08005e16 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005e16:	480d      	ldr	r0, [pc, #52]	; (8005e4c <LoopFillZerobss+0x1e>)
  ldr  r3, =_edata
 8005e18:	4b0d      	ldr	r3, [pc, #52]	; (8005e50 <LoopFillZerobss+0x22>)
  adds  r2, r0, r1
 8005e1a:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005e1c:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005e1e:	f4ff aff6 	bcc.w	8005e0e <CopyDataInit>
  ldr  r2, =_sbss
 8005e22:	4a0c      	ldr	r2, [pc, #48]	; (8005e54 <LoopFillZerobss+0x26>)
  b  LoopFillZerobss
 8005e24:	f000 b803 	b.w	8005e2e <LoopFillZerobss>

08005e28 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005e28:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005e2a:	f842 3b04 	str.w	r3, [r2], #4

08005e2e <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005e2e:	4b0a      	ldr	r3, [pc, #40]	; (8005e58 <LoopFillZerobss+0x2a>)
  cmp  r2, r3
 8005e30:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005e32:	f4ff aff9 	bcc.w	8005e28 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005e36:	f7fa fa2b 	bl	8000290 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005e3a:	f000 f811 	bl	8005e60 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005e3e:	f7fa ffdf 	bl	8000e00 <main>
  bx  lr    
 8005e42:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005e44:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8005e48:	08005fdc 	.word	0x08005fdc
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005e4c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005e50:	20000050 	.word	0x20000050
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8005e54:	20000050 	.word	0x20000050
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005e58:	2001c328 	.word	0x2001c328

08005e5c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005e5c:	f7ff bffe 	b.w	8005e5c <ADC_IRQHandler>

08005e60 <__libc_init_array>:
 8005e60:	b570      	push	{r4, r5, r6, lr}
 8005e62:	4b0e      	ldr	r3, [pc, #56]	; (8005e9c <__libc_init_array+0x3c>)
 8005e64:	4d0e      	ldr	r5, [pc, #56]	; (8005ea0 <__libc_init_array+0x40>)
 8005e66:	1aed      	subs	r5, r5, r3
 8005e68:	10ad      	asrs	r5, r5, #2
 8005e6a:	2400      	movs	r4, #0
 8005e6c:	461e      	mov	r6, r3
 8005e6e:	42ac      	cmp	r4, r5
 8005e70:	d004      	beq.n	8005e7c <__libc_init_array+0x1c>
 8005e72:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8005e76:	4790      	blx	r2
 8005e78:	3401      	adds	r4, #1
 8005e7a:	e7f8      	b.n	8005e6e <__libc_init_array+0xe>
 8005e7c:	f000 f836 	bl	8005eec <_init>
 8005e80:	4d08      	ldr	r5, [pc, #32]	; (8005ea4 <__libc_init_array+0x44>)
 8005e82:	4b09      	ldr	r3, [pc, #36]	; (8005ea8 <__libc_init_array+0x48>)
 8005e84:	1aed      	subs	r5, r5, r3
 8005e86:	10ad      	asrs	r5, r5, #2
 8005e88:	2400      	movs	r4, #0
 8005e8a:	461e      	mov	r6, r3
 8005e8c:	42ac      	cmp	r4, r5
 8005e8e:	d004      	beq.n	8005e9a <__libc_init_array+0x3a>
 8005e90:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8005e94:	4790      	blx	r2
 8005e96:	3401      	adds	r4, #1
 8005e98:	e7f8      	b.n	8005e8c <__libc_init_array+0x2c>
 8005e9a:	bd70      	pop	{r4, r5, r6, pc}
 8005e9c:	08005fd4 	.word	0x08005fd4
 8005ea0:	08005fd4 	.word	0x08005fd4
 8005ea4:	08005fd8 	.word	0x08005fd8
 8005ea8:	08005fd4 	.word	0x08005fd4

08005eac <memcmp>:
 8005eac:	b530      	push	{r4, r5, lr}
 8005eae:	2300      	movs	r3, #0
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	d008      	beq.n	8005ec6 <memcmp+0x1a>
 8005eb4:	5cc5      	ldrb	r5, [r0, r3]
 8005eb6:	3301      	adds	r3, #1
 8005eb8:	18cc      	adds	r4, r1, r3
 8005eba:	f814 4c01 	ldrb.w	r4, [r4, #-1]
 8005ebe:	42a5      	cmp	r5, r4
 8005ec0:	d0f6      	beq.n	8005eb0 <memcmp+0x4>
 8005ec2:	1b28      	subs	r0, r5, r4
 8005ec4:	bd30      	pop	{r4, r5, pc}
 8005ec6:	2000      	movs	r0, #0
 8005ec8:	bd30      	pop	{r4, r5, pc}

08005eca <memcpy>:
 8005eca:	b510      	push	{r4, lr}
 8005ecc:	2300      	movs	r3, #0
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	d003      	beq.n	8005eda <memcpy+0x10>
 8005ed2:	5ccc      	ldrb	r4, [r1, r3]
 8005ed4:	54c4      	strb	r4, [r0, r3]
 8005ed6:	3301      	adds	r3, #1
 8005ed8:	e7f9      	b.n	8005ece <memcpy+0x4>
 8005eda:	bd10      	pop	{r4, pc}

08005edc <memset>:
 8005edc:	4402      	add	r2, r0
 8005ede:	4603      	mov	r3, r0
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	d002      	beq.n	8005eea <memset+0xe>
 8005ee4:	f803 1b01 	strb.w	r1, [r3], #1
 8005ee8:	e7fa      	b.n	8005ee0 <memset+0x4>
 8005eea:	4770      	bx	lr

08005eec <_init>:
 8005eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eee:	bf00      	nop
 8005ef0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ef2:	bc08      	pop	{r3}
 8005ef4:	469e      	mov	lr, r3
 8005ef6:	4770      	bx	lr

08005ef8 <_fini>:
 8005ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005efa:	bf00      	nop
 8005efc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005efe:	bc08      	pop	{r3}
 8005f00:	469e      	mov	lr, r3
 8005f02:	4770      	bx	lr
