Timing Analyzer report for quartus_compile
Wed Apr  5 13:43:06 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Summary (BETA)
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary Slow 900mV 100C Model
 15. Metastability Summary Slow 900mV -40C Model
 16. Metastability Summary Fast 900mV 100C Model
 17. Metastability Summary Fast 900mV -40C Model
 18. Board Trace Model Assignments
 19. Input Transition Times
 20. Signal Integrity Metrics (Slow 900mv 100c Model)
 21. Setup Transfers
 22. Hold Transfers
 23. Recovery Transfers
 24. Removal Transfers
---- Setup Reports ----
     ---- clock Reports ----
           25. Command Info
           26. Summary of Paths
           27. Path #1: Setup slack is -2.494 (VIOLATED)
           28. Path #2: Setup slack is -2.490 (VIOLATED)
           29. Path #3: Setup slack is -2.467 (VIOLATED)
           30. Path #4: Setup slack is -2.458 (VIOLATED)
           31. Path #5: Setup slack is -2.458 (VIOLATED)
           32. Path #6: Setup slack is -2.447 (VIOLATED)
           33. Path #7: Setup slack is -2.446 (VIOLATED)
           34. Path #8: Setup slack is -2.443 (VIOLATED)
           35. Path #9: Setup slack is -2.442 (VIOLATED)
           36. Path #10: Setup slack is -2.439 (VIOLATED)
---- Hold Reports ----
     ---- clock Reports ----
           37. Command Info
           38. Summary of Paths
           39. Path #1: Hold slack is 0.014 
           40. Path #2: Hold slack is 0.014 
           41. Path #3: Hold slack is 0.014 
           42. Path #4: Hold slack is 0.014 
           43. Path #5: Hold slack is 0.014 
           44. Path #6: Hold slack is 0.015 
           45. Path #7: Hold slack is 0.015 
           46. Path #8: Hold slack is 0.015 
           47. Path #9: Hold slack is 0.015 
           48. Path #10: Hold slack is 0.016 
---- Recovery Reports ----
     ---- clock Reports ----
           49. Command Info
           50. Summary of Paths
           51. Path #1: Recovery slack is -0.375 (VIOLATED)
           52. Path #2: Recovery slack is -0.373 (VIOLATED)
           53. Path #3: Recovery slack is -0.372 (VIOLATED)
           54. Path #4: Recovery slack is -0.371 (VIOLATED)
           55. Path #5: Recovery slack is -0.371 (VIOLATED)
           56. Path #6: Recovery slack is -0.371 (VIOLATED)
           57. Path #7: Recovery slack is -0.371 (VIOLATED)
           58. Path #8: Recovery slack is -0.371 (VIOLATED)
           59. Path #9: Recovery slack is -0.370 (VIOLATED)
           60. Path #10: Recovery slack is -0.370 (VIOLATED)
---- Removal Reports ----
     ---- clock Reports ----
           61. Command Info
           62. Summary of Paths
           63. Path #1: Removal slack is 0.109 
           64. Path #2: Removal slack is 0.110 
           65. Path #3: Removal slack is 0.111 
           66. Path #4: Removal slack is 0.111 
           67. Path #5: Removal slack is 0.111 
           68. Path #6: Removal slack is 0.112 
           69. Path #7: Removal slack is 0.112 
           70. Path #8: Removal slack is 0.114 
           71. Path #9: Removal slack is 0.131 
           72. Path #10: Removal slack is 0.131 
 73. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
      74. Unconstrained Paths Summary
      75. Clock Status Summary
     ---- Setup Analysis Reports ----
           76. Unconstrained Input Ports
           77. Unconstrained Output Ports
     ---- Hold Analysis Reports ----
           78. Unconstrained Input Ports
           79. Unconstrained Output Ports
 80. Multicorner Timing Analysis Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Timing Analyzer Summary                                                   ;
+-----------------------+---------------------------------------------------+
; Quartus Prime Version ; Version 21.4.0 Build 67 12/06/2021 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                   ;
; Revision Name         ; quartus_compile                                   ;
; Device Family         ; Arria 10                                          ;
; Device                ; 10AX115U1F45I1SG                                  ;
; Snapshot              ; final                                             ;
; Timing Models         ; Final                                             ;
; Power Models          ; Final                                             ;
; Device Status         ; Final                                             ;
; Rise/Fall Delays      ; Enabled                                           ;
+-----------------------+---------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 40     ;
; Maximum allowed            ; 16     ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------+
; SDC File List                                                                        ;
+---------------------+----------+--------+--------------------------+-----------------+
; SDC File Path       ; Instance ; Status ; Read at                  ; Processing Time ;
+---------------------+----------+--------+--------------------------+-----------------+
; quartus_compile.sdc ;          ; OK     ; Wed Apr  5 13:43:05 2023 ; 00:00:00        ;
+---------------------+----------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (/home/dirren/IntelHLS/jacobi_1d/test-fpga.prj/quartus/).


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------------------------+
; Timing Closure Summary (BETA)                                      ;
+------------------------------------------------------+-------------+
; Panel Name                                           ; Result Flag ;
+------------------------------------------------------+-------------+
; Timing Closure                                       ; Fail        ;
;   Setup Summary                                      ; Fail        ;
;   Hold Summary                                       ; Pass        ;
;   Recovery Summary                                   ; Fail        ;
;   Removal Summary                                    ; Pass        ;
;   Setup Data Delay Summary                           ; Not Found   ;
;   Recovery Data Delay Summary                        ; Not Found   ;
;   Minimum Pulse Width Summary                        ; Fail        ;
;   Max Skew Summary                                   ; Not Found   ;
;   Max Clock Skew Summary                             ; Not Found   ;
;   Net Delay Summary                                  ; Not Found   ;
;   Metastability Summary                              ; Fail        ;
;   Double Data Rate (DDR) Summary                     ; Not Found   ;
;   Transmitter Channel-to-Channel Skew (TCCS) Summary ; Not Found   ;
;   Receiver Input Skew Margin (RSKM) Summary          ; Not Found   ;
+------------------------------------------------------+-------------+
This report is still in the BETA stage and should not be used as the final timing closure gatekeeper yet, please continue to review all STA reports.


+-----------------------------------------------------------------------------------+
; Fmax Summary                                                                      ;
+-----------+-----------------+------------+------+---------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ; Worst-Case Operating Conditions ;
+-----------+-----------------+------------+------+---------------------------------+
; 286.2 MHz ; 286.2 MHz       ; clock      ;      ; Slow 900mV 100C Model           ;
+-----------+-----------------+------------+------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+---------------------------------------------------------------------------------------+
; Setup Summary                                                                         ;
+-------+--------+---------------+--------------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+---------------------------------+
; clock ; -2.494 ; -4098.487     ; 4069               ; Slow 900mV 100C Model           ;
+-------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Hold Summary                                                                         ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.014 ; 0.000         ; 0                  ; Fast 900mV -40C Model           ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+---------------------------------------------------------------------------------------+
; Recovery Summary                                                                      ;
+-------+--------+---------------+--------------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+---------------------------------+
; clock ; -0.375 ; -138.457      ; 866                ; Slow 900mV 100C Model           ;
+-------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Removal Summary                                                                      ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.109 ; 0.000         ; 0                  ; Fast 900mV -40C Model           ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                        ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Type       ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; clock ; -0.550 ; -398.413      ; 954                ; Min Period ; Slow 900mV 100C Model           ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


-----------------------------------------------
; Metastability Summary Slow 900mV 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 130 years or 4.09e+09 seconds.
Typical MTBF of Design is 2.53e+03 years or 7.97e+10 seconds.

MTBF of Design does not meet the minimum MTBF requirement.
Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 78
Number of Synchronizer Chains Found With Unsafe MTBF: 5
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.488 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Slow 900mV -40C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 0.0052 years or 1.64e+05 seconds.
Typical MTBF of Design is 3.56e+06 years or 1.12e+14 seconds.

MTBF of Design does not meet the minimum MTBF requirement.
Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 78
Number of Synchronizer Chains Found With Unsafe MTBF: 78
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.574 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Fast 900mV 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 78
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.881 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Fast 900mV -40C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 2.75e+08 years or 8.66e+15 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

MTBF of Design does not meet the minimum MTBF requirement.
Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 78
Number of Synchronizer Chains Found With Unsafe MTBF: 1
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 1.087 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                          ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; ~ALTERA_DATA0~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                    ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 20350    ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; -2.494           ; Slow 900mV 100C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                     ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 19585    ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.014            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                 ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 1855     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; -0.375           ; Slow 900mV 100C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                  ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 1855     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.109            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -2.494 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -2.494 ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0                                                                                                                                                                                                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 3.489      ; Slow 900mV 100C Model           ;
; -2.490 ; jacobi_1d_start_reg[0]                                                                                                                                                                                                                                                                                                                  ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0                                                                                                                                                                                                                 ; clock        ; clock       ; 1.000        ; -0.043     ; 3.456      ; Slow 900mV 100C Model           ;
; -2.467 ; jacobi_1d_start_reg[0]                                                                                                                                                                                                                                                                                                                  ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0                                                                                                                                                                                                                 ; clock        ; clock       ; 1.000        ; -0.043     ; 3.433      ; Slow 900mV 100C Model           ;
; -2.458 ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1_reg_valid_reg_q[0] ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama126~reg0 ; clock        ; clock       ; 1.000        ; -0.185     ; 3.290      ; Slow 900mV 100C Model           ;
; -2.458 ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1_reg_valid_reg_q[0] ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama126~reg0 ; clock        ; clock       ; 1.000        ; -0.185     ; 3.290      ; Slow 900mV 100C Model           ;
; -2.447 ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0                                                                                                                                                                                                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 3.442      ; Slow 900mV 100C Model           ;
; -2.446 ; jacobi_1d_start_reg[0]                                                                                                                                                                                                                                                                                                                  ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0                                                                                                                                                                                                                 ; clock        ; clock       ; 1.000        ; -0.043     ; 3.412      ; Slow 900mV 100C Model           ;
; -2.443 ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama126~reg0 ; clock        ; clock       ; 1.000        ; -0.186     ; 3.274      ; Slow 900mV 100C Model           ;
; -2.442 ; jacobi_1d_start_reg[0]                                                                                                                                                                                                                                                                                                                  ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0                                                                                                                                                                                                                 ; clock        ; clock       ; 1.000        ; -0.043     ; 3.408      ; Slow 900mV 100C Model           ;
; -2.439 ; jacobi_1d_start_reg[0]                                                                                                                                                                                                                                                                                                                  ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0                                                                                                                                                                                                                 ; clock        ; clock       ; 1.000        ; -0.043     ; 3.405      ; Slow 900mV 100C Model           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is -2.494 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                      ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 7.645                                                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 5.151                                                                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; -2.494 (VIOLATED)                                                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.014 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.489  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.730       ; 90         ; 0.000 ; 3.244 ;
;    Cell                ;        ; 3     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 2.025       ; 58         ; 0.019 ; 0.690 ;
;    Cell                ;        ; 9     ; 1.245       ; 36         ; 0.000 ; 0.558 ;
;    uTco                ;        ; 1     ; 0.219       ; 6          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.349       ; 90         ; 0.000 ; 3.009 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 4.156   ; 4.156   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.912 ;   0.426 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.912 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.912 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port          ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   4.156 ;   3.244 ; RR ; IC     ; 1      ; FF_X113_Y111_N19       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|clk                                                                                                     ;
;   4.156 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y111_N19       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                                         ;
; 7.645   ; 3.489   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.375 ;   0.219 ; RR ; uTco   ; 2      ; FF_X113_Y111_N19       ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|q                                                                                                       ;
;   4.517 ;   0.142 ; RR ; CELL   ; 627    ; FF_X113_Y111_N19       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid~la_mlab/laboutt[12]                                                                                     ;
;   5.165 ;   0.648 ; RR ; IC     ; 1      ; MLABCELL_X111_Y109_N12 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d1|source_out[0]~43|datae                                                                                                                        ;
;   5.295 ;   0.130 ; RF ; CELL   ; 1      ; MLABCELL_X111_Y109_N12 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d1|source_out[0]~43|combout                                                                                                                      ;
;   5.301 ;   0.006 ; FF ; CELL   ; 3      ; MLABCELL_X111_Y109_N12 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d1|source_out[0]~43~la_mlab/laboutt[9]                                                                                                           ;
;   5.598 ;   0.297 ; FF ; IC     ; 1      ; MLABCELL_X111_Y109_N3  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024i32_a_23521_jacobi_1d16|thei_llvm_fpga_ffwd_dest_p1024i32_a_23521_jacobi_1d1|data_out[0]~6|datae              ;
;   5.746 ;   0.148 ; FF ; CELL   ; 1      ; MLABCELL_X111_Y109_N3  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024i32_a_23521_jacobi_1d16|thei_llvm_fpga_ffwd_dest_p1024i32_a_23521_jacobi_1d1|data_out[0]~6|combout            ;
;   5.751 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X111_Y109_N3  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024i32_a_23521_jacobi_1d16|thei_llvm_fpga_ffwd_dest_p1024i32_a_23521_jacobi_1d1|data_out[0]~6~la_mlab/laboutt[2] ;
;   6.122 ;   0.371 ; FF ; IC     ; 5      ; LABCELL_X112_Y111_N12  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~173|datac                                                                                                                             ;
;   6.680 ;   0.558 ; FF ; CELL   ; 1      ; LABCELL_X112_Y111_N57  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~233|cout                                                                                                                              ;
;   6.699 ;   0.019 ; FF ; IC     ; 2      ; LABCELL_X112_Y110_N30  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~237|cin                                                                                                                               ;
;   6.951 ;   0.252 ; FF ; CELL   ; 1      ; LABCELL_X112_Y110_N30  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~237|sumout                                                                                                                            ;
;   6.955 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X112_Y110_N30  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~237~la_lab/laboutb[0]                                                                                                                 ;
;   7.645 ;   0.690 ; FF ; IC     ; 1      ; MLABCELL_X111_Y111_N57 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|portadatain[0]                                                          ;
;   7.645 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X111_Y111_N57 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0                                                                    ;
+---------+---------+----+--------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                               ;
; 5.142   ; 4.142   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                         ;
;   1.340 ;   0.340 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   1.716 ;   0.376 ; RR ; CELL ; 402    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   1.716 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; CELL ; 5136   ; Boundary Port          ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                                                          ;
;   4.725 ;   3.009 ; RR ; IC   ; 1      ; MLABCELL_X111_Y111_N57 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|clk0 ;
;   4.725 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X111_Y111_N57 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
;   5.142 ;   0.417 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                       ;
; 5.151   ; 0.009   ;    ; uTsu ; 0      ; MLABCELL_X111_Y111_N57 ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is -2.490 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; jacobi_1d_start_reg[0]                                                                                                                                                                                                                                                                                                                                        ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 7.611                                                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 5.121                                                                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; -2.490 (VIOLATED)                                                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.043 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.456  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.729       ; 90         ; 0.486 ; 3.243 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 1.733       ; 50         ; 0.000 ; 0.690 ;
;    Cell                ;        ; 11    ; 1.525       ; 44         ; 0.000 ; 0.490 ;
;    uTco                ;        ; 1     ; 0.198       ; 6          ; 0.198 ; 0.198 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.349       ; 90         ; 0.000 ; 3.009 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                           ;
; 4.155   ; 4.155   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                     ;
;   0.912 ;   0.426 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                    ;
;   4.155 ;   3.243 ; RR ; IC     ; 1      ; FF_X114_Y112_N50       ; High Speed ; jacobi_1d_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                                              ;
;   4.155 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y112_N50       ; High Speed ; jacobi_1d_start_reg[0]                                                                                                                                                                                                                                                                                                                                                  ;
; 7.611   ; 3.456   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                               ;
;   4.353 ;   0.198 ; FF ; uTco   ; 1      ; FF_X114_Y112_N50       ;            ; jacobi_1d_start_reg[0]|q                                                                                                                                                                                                                                                                                                                                                ;
;   4.420 ;   0.067 ; FF ; CELL   ; 1      ; FF_X114_Y112_N50       ; High Speed ; jacobi_1d_start_reg[0]~la_mlab/laboutb[13]                                                                                                                                                                                                                                                                                                                              ;
;   4.420 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port          ;            ; jacobi_1d_inst|start|input                                                                                                                                                                                                                                                                                                                                              ;
;   4.420 ;   0.000 ; FF ; CELL   ; 194    ; Boundary Port          ;            ; jacobi_1d_inst|start                                                                                                                                                                                                                                                                                                                                                    ;
;   5.088 ;   0.668 ; FF ; IC     ; 1      ; LABCELL_X110_Y114_N27  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d1|source_out[0]~7|datae                                                                ;
;   5.241 ;   0.153 ; FR ; CELL   ; 2      ; LABCELL_X110_Y114_N27  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d1|source_out[0]~7|combout                                                              ;
;   5.245 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X110_Y114_N27  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d1|source_out[0]~7~la_lab/laboutt[18]                                                   ;
;   5.544 ;   0.299 ; RR ; IC     ; 3      ; LABCELL_X112_Y114_N54  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~29|datac                                                                     ;
;   6.034 ;   0.490 ; RR ; CELL   ; 1      ; LABCELL_X112_Y114_N57  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~33|cout                                                                      ;
;   6.053 ;   0.019 ; RR ; IC     ; 4      ; LABCELL_X112_Y113_N30  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~37|cin                                                                       ;
;   6.237 ;   0.184 ; RR ; CELL   ; 1      ; LABCELL_X112_Y113_N57  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~73|cout                                                                      ;
;   6.256 ;   0.019 ; RR ; IC     ; 5      ; LABCELL_X112_Y112_N0   ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~77|cin                                                                       ;
;   6.450 ;   0.194 ; RR ; CELL   ; 1      ; LABCELL_X112_Y112_N57  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~153|cout                                                                     ;
;   6.469 ;   0.019 ; RR ; IC     ; 5      ; LABCELL_X112_Y111_N0   ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~157|cin                                                                      ;
;   6.663 ;   0.194 ; RR ; CELL   ; 1      ; LABCELL_X112_Y111_N57  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~233|cout                                                                     ;
;   6.682 ;   0.019 ; RR ; IC     ; 2      ; LABCELL_X112_Y110_N30  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~237|cin                                                                      ;
;   6.917 ;   0.235 ; RF ; CELL   ; 1      ; LABCELL_X112_Y110_N30  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~237|sumout                                                                   ;
;   6.921 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X112_Y110_N30  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~237~la_lab/laboutb[0]                                                        ;
;   7.611 ;   0.690 ; FF ; IC     ; 1      ; MLABCELL_X111_Y111_N57 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|portadatain[0] ;
;   7.611 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X111_Y111_N57 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0           ;
+---------+---------+----+--------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                               ;
; 5.112   ; 4.112   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                         ;
;   1.340 ;   0.340 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   1.716 ;   0.376 ; RR ; CELL ; 402    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   1.716 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; CELL ; 5136   ; Boundary Port          ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                                                          ;
;   4.725 ;   3.009 ; RR ; IC   ; 1      ; MLABCELL_X111_Y111_N57 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|clk0 ;
;   4.725 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X111_Y111_N57 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
;   5.112 ;   0.387 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                       ;
; 5.121   ; 0.009   ;    ; uTsu ; 0      ; MLABCELL_X111_Y111_N57 ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is -2.467 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; jacobi_1d_start_reg[0]                                                                                                                                                                                                                                                                                                                                        ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 7.588                                                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 5.121                                                                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; -2.467 (VIOLATED)                                                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.043 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.433  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.729       ; 90         ; 0.486 ; 3.243 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 1.712       ; 50         ; 0.000 ; 0.690 ;
;    Cell                ;        ; 11    ; 1.523       ; 44         ; 0.000 ; 0.501 ;
;    uTco                ;        ; 1     ; 0.198       ; 6          ; 0.198 ; 0.198 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.349       ; 90         ; 0.000 ; 3.009 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                           ;
; 4.155   ; 4.155   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                     ;
;   0.912 ;   0.426 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                    ;
;   4.155 ;   3.243 ; RR ; IC     ; 1      ; FF_X114_Y112_N50       ; High Speed ; jacobi_1d_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                                              ;
;   4.155 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y112_N50       ; High Speed ; jacobi_1d_start_reg[0]                                                                                                                                                                                                                                                                                                                                                  ;
; 7.588   ; 3.433   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                               ;
;   4.353 ;   0.198 ; FF ; uTco   ; 1      ; FF_X114_Y112_N50       ;            ; jacobi_1d_start_reg[0]|q                                                                                                                                                                                                                                                                                                                                                ;
;   4.420 ;   0.067 ; FF ; CELL   ; 1      ; FF_X114_Y112_N50       ; High Speed ; jacobi_1d_start_reg[0]~la_mlab/laboutb[13]                                                                                                                                                                                                                                                                                                                              ;
;   4.420 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port          ;            ; jacobi_1d_inst|start|input                                                                                                                                                                                                                                                                                                                                              ;
;   4.420 ;   0.000 ; FF ; CELL   ; 194    ; Boundary Port          ;            ; jacobi_1d_inst|start                                                                                                                                                                                                                                                                                                                                                    ;
;   5.076 ;   0.656 ; FF ; IC     ; 1      ; LABCELL_X110_Y114_N51  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d1|source_out[0]~6|datae                                                                ;
;   5.229 ;   0.153 ; FR ; CELL   ; 2      ; LABCELL_X110_Y114_N51  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d1|source_out[0]~6|combout                                                              ;
;   5.233 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X110_Y114_N51  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d1|source_out[0]~6~la_lab/laboutb[14]                                                   ;
;   5.523 ;   0.290 ; RR ; IC     ; 3      ; LABCELL_X112_Y114_N51  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~25|datac                                                                     ;
;   6.024 ;   0.501 ; RF ; CELL   ; 1      ; LABCELL_X112_Y114_N57  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~33|cout                                                                      ;
;   6.043 ;   0.019 ; FF ; IC     ; 4      ; LABCELL_X112_Y113_N30  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~37|cin                                                                       ;
;   6.217 ;   0.174 ; FF ; CELL   ; 1      ; LABCELL_X112_Y113_N57  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~73|cout                                                                      ;
;   6.236 ;   0.019 ; FF ; IC     ; 5      ; LABCELL_X112_Y112_N0   ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~77|cin                                                                       ;
;   6.420 ;   0.184 ; FF ; CELL   ; 1      ; LABCELL_X112_Y112_N57  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~153|cout                                                                     ;
;   6.439 ;   0.019 ; FF ; IC     ; 5      ; LABCELL_X112_Y111_N0   ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~157|cin                                                                      ;
;   6.623 ;   0.184 ; FF ; CELL   ; 1      ; LABCELL_X112_Y111_N57  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~233|cout                                                                     ;
;   6.642 ;   0.019 ; FF ; IC     ; 2      ; LABCELL_X112_Y110_N30  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~237|cin                                                                      ;
;   6.894 ;   0.252 ; FF ; CELL   ; 1      ; LABCELL_X112_Y110_N30  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~237|sumout                                                                   ;
;   6.898 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X112_Y110_N30  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~237~la_lab/laboutb[0]                                                        ;
;   7.588 ;   0.690 ; FF ; IC     ; 1      ; MLABCELL_X111_Y111_N57 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|portadatain[0] ;
;   7.588 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X111_Y111_N57 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0           ;
+---------+---------+----+--------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                               ;
; 5.112   ; 4.112   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                         ;
;   1.340 ;   0.340 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   1.716 ;   0.376 ; RR ; CELL ; 402    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   1.716 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; CELL ; 5136   ; Boundary Port          ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                                                          ;
;   4.725 ;   3.009 ; RR ; IC   ; 1      ; MLABCELL_X111_Y111_N57 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|clk0 ;
;   4.725 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X111_Y111_N57 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
;   5.112 ;   0.387 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                       ;
; 5.121   ; 0.009   ;    ; uTsu ; 0      ; MLABCELL_X111_Y111_N57 ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is -2.458 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1_reg_valid_reg_q[0]                                                                                                                                                                                                                                       ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama126~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 7.445                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 4.987                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; -2.458 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.185 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.290  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.729       ; 90         ; 0.000 ; 3.243 ;
;    Cell                ;        ; 3     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 1.442       ; 44         ; 0.012 ; 0.624 ;
;    Cell                ;        ; 11    ; 1.648       ; 50         ; 0.000 ; 0.668 ;
;    uTco                ;        ; 1     ; 0.200       ; 6          ; 0.200 ; 0.200 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.309       ; 90         ; 0.000 ; 2.969 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 4.155   ; 4.155   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.912 ;   0.426 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.912 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.912 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port          ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.155 ;   3.243 ; RR ; IC     ; 1      ; FF_X113_Y112_N44       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1_reg_valid_reg_q[0]|clk                                                                                                                                                                                                                                             ;
;   4.155 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y112_N44       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1_reg_valid_reg_q[0]                                                                                                                                                                                                                                                 ;
; 7.445   ; 3.290   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.355 ;   0.200 ; RR ; uTco   ; 1      ; FF_X113_Y112_N44       ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1_reg_valid_reg_q[0]|q                                                                                                                                                                                                                                               ;
;   4.458 ;   0.103 ; RR ; CELL   ; 98     ; FF_X113_Y112_N44       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1_reg_valid_reg_q[0]~la_mlab/laboutb[9]                                                                                                                                                                                                                              ;
;   4.649 ;   0.191 ; RR ; IC     ; 1      ; MLABCELL_X113_Y112_N51 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|down_valid|datad                                                                                                                                                                                                                                                                                                   ;
;   4.775 ;   0.126 ; RR ; CELL   ; 2      ; MLABCELL_X113_Y112_N51 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|down_valid|combout                                                                                                                                                                                                                                                                                                 ;
;   4.780 ;   0.005 ; RR ; CELL   ; 105    ; MLABCELL_X113_Y112_N51 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|down_valid~la_mlab/laboutb[14]                                                                                                                                                                                                                                                                                     ;
;   5.359 ;   0.579 ; RR ; IC     ; 4      ; MLABCELL_X109_Y114_N0  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~245|dataa                                                                                                                                                                                                                                                                                ;
;   6.027 ;   0.668 ; RF ; CELL   ; 1      ; MLABCELL_X109_Y114_N27 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~33|cout                                                                                                                                                                                                                                                                                  ;
;   6.039 ;   0.012 ; FF ; IC     ; 4      ; MLABCELL_X109_Y113_N0  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~37|cin                                                                                                                                                                                                                                                                                   ;
;   6.190 ;   0.151 ; FF ; CELL   ; 1      ; MLABCELL_X109_Y113_N27 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~73|cout                                                                                                                                                                                                                                                                                  ;
;   6.202 ;   0.012 ; FF ; IC     ; 4      ; MLABCELL_X109_Y112_N0  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~77|cin                                                                                                                                                                                                                                                                                   ;
;   6.353 ;   0.151 ; FF ; CELL   ; 1      ; MLABCELL_X109_Y112_N27 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~113|cout                                                                                                                                                                                                                                                                                 ;
;   6.365 ;   0.012 ; FF ; IC     ; 5      ; MLABCELL_X109_Y111_N0  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~117|cin                                                                                                                                                                                                                                                                                  ;
;   6.529 ;   0.164 ; FF ; CELL   ; 1      ; MLABCELL_X109_Y111_N57 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~193|cout                                                                                                                                                                                                                                                                                 ;
;   6.541 ;   0.012 ; FF ; IC     ; 4      ; MLABCELL_X109_Y110_N0  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~197|cin                                                                                                                                                                                                                                                                                  ;
;   6.652 ;   0.111 ; FR ; CELL   ; 2      ; MLABCELL_X109_Y110_N30 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~237|cin                                                                                                                                                                                                                                                                                  ;
;   6.816 ;   0.164 ; RF ; CELL   ; 1      ; MLABCELL_X109_Y110_N30 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~237|sumout                                                                                                                                                                                                                                                                               ;
;   6.821 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X109_Y110_N30 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~237~la_mlab/laboutb[0]                                                                                                                                                                                                                                                                   ;
;   7.445 ;   0.624 ; FF ; IC     ; 1      ; MLABCELL_X109_Y107_N12 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama126|portadatain[0] ;
;   7.445 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X109_Y107_N12 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama126~reg0           ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 4.970   ; 3.970   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.340 ;   0.340 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.716 ;   0.376 ; RR ; CELL ; 402    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.716 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; CELL ; 5136   ; Boundary Port          ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.685 ;   2.969 ; RR ; IC   ; 1      ; MLABCELL_X109_Y107_N12 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama126|clk0 ;
;   4.685 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X109_Y107_N12 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama126~reg0 ;
;   4.970 ;   0.285 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 4.987   ; 0.017   ;    ; uTsu ; 0      ; MLABCELL_X109_Y107_N12 ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama126~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is -2.458 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1_reg_valid_reg_q[0]                                                                                                                                                                                                                                       ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama126~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 7.445                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 4.987                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; -2.458 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.185 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.290  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.729       ; 90         ; 0.000 ; 3.243 ;
;    Cell                ;        ; 3     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 1.442       ; 44         ; 0.012 ; 0.624 ;
;    Cell                ;        ; 11    ; 1.648       ; 50         ; 0.000 ; 0.668 ;
;    uTco                ;        ; 1     ; 0.200       ; 6          ; 0.200 ; 0.200 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.309       ; 90         ; 0.000 ; 2.969 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 4.155   ; 4.155   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.912 ;   0.426 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.912 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.912 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port          ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.155 ;   3.243 ; RR ; IC     ; 1      ; FF_X113_Y112_N44       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1_reg_valid_reg_q[0]|clk                                                                                                                                                                                                                                             ;
;   4.155 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y112_N44       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1_reg_valid_reg_q[0]                                                                                                                                                                                                                                                 ;
; 7.445   ; 3.290   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.355 ;   0.200 ; RR ; uTco   ; 1      ; FF_X113_Y112_N44       ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1_reg_valid_reg_q[0]|q                                                                                                                                                                                                                                               ;
;   4.458 ;   0.103 ; RR ; CELL   ; 98     ; FF_X113_Y112_N44       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_jacobi_1d1_reg_valid_reg_q[0]~la_mlab/laboutb[9]                                                                                                                                                                                                                              ;
;   4.649 ;   0.191 ; RR ; IC     ; 1      ; MLABCELL_X113_Y112_N51 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|down_valid|datad                                                                                                                                                                                                                                                                                                   ;
;   4.775 ;   0.126 ; RR ; CELL   ; 2      ; MLABCELL_X113_Y112_N51 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|down_valid|combout                                                                                                                                                                                                                                                                                                 ;
;   4.780 ;   0.005 ; RR ; CELL   ; 105    ; MLABCELL_X113_Y112_N51 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|down_valid~la_mlab/laboutb[14]                                                                                                                                                                                                                                                                                     ;
;   5.359 ;   0.579 ; RR ; IC     ; 3      ; MLABCELL_X109_Y114_N3  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~1|dataa                                                                                                                                                                                                                                                                                  ;
;   6.027 ;   0.668 ; RF ; CELL   ; 1      ; MLABCELL_X109_Y114_N27 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~33|cout                                                                                                                                                                                                                                                                                  ;
;   6.039 ;   0.012 ; FF ; IC     ; 4      ; MLABCELL_X109_Y113_N0  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~37|cin                                                                                                                                                                                                                                                                                   ;
;   6.190 ;   0.151 ; FF ; CELL   ; 1      ; MLABCELL_X109_Y113_N27 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~73|cout                                                                                                                                                                                                                                                                                  ;
;   6.202 ;   0.012 ; FF ; IC     ; 4      ; MLABCELL_X109_Y112_N0  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~77|cin                                                                                                                                                                                                                                                                                   ;
;   6.353 ;   0.151 ; FF ; CELL   ; 1      ; MLABCELL_X109_Y112_N27 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~113|cout                                                                                                                                                                                                                                                                                 ;
;   6.365 ;   0.012 ; FF ; IC     ; 5      ; MLABCELL_X109_Y111_N0  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~117|cin                                                                                                                                                                                                                                                                                  ;
;   6.529 ;   0.164 ; FF ; CELL   ; 1      ; MLABCELL_X109_Y111_N57 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~193|cout                                                                                                                                                                                                                                                                                 ;
;   6.541 ;   0.012 ; FF ; IC     ; 4      ; MLABCELL_X109_Y110_N0  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~197|cin                                                                                                                                                                                                                                                                                  ;
;   6.652 ;   0.111 ; FR ; CELL   ; 2      ; MLABCELL_X109_Y110_N30 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~237|cin                                                                                                                                                                                                                                                                                  ;
;   6.816 ;   0.164 ; RF ; CELL   ; 1      ; MLABCELL_X109_Y110_N30 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~237|sumout                                                                                                                                                                                                                                                                               ;
;   6.821 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X109_Y110_N30 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~237~la_mlab/laboutb[0]                                                                                                                                                                                                                                                                   ;
;   7.445 ;   0.624 ; FF ; IC     ; 1      ; MLABCELL_X109_Y107_N12 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama126|portadatain[0] ;
;   7.445 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X109_Y107_N12 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama126~reg0           ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 4.970   ; 3.970   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.340 ;   0.340 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.716 ;   0.376 ; RR ; CELL ; 402    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.716 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; CELL ; 5136   ; Boundary Port          ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.685 ;   2.969 ; RR ; IC   ; 1      ; MLABCELL_X109_Y107_N12 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama126|clk0 ;
;   4.685 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X109_Y107_N12 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama126~reg0 ;
;   4.970 ;   0.285 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 4.987   ; 0.017   ;    ; uTsu ; 0      ; MLABCELL_X109_Y107_N12 ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama126~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is -2.447 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                      ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 7.598                                                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 5.151                                                                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; -2.447 (VIOLATED)                                                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.014 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.442  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.730       ; 90         ; 0.000 ; 3.244 ;
;    Cell                ;        ; 3     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 1.767       ; 51         ; 0.019 ; 0.711 ;
;    Cell                ;        ; 10    ; 1.456       ; 42         ; 0.000 ; 0.501 ;
;    uTco                ;        ; 1     ; 0.219       ; 6          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.349       ; 90         ; 0.000 ; 3.009 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                           ;
; 4.156   ; 4.156   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                     ;
;   0.912 ;   0.426 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                    ;
;   0.912 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                                                              ;
;   0.912 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port          ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                                                                    ;
;   4.156 ;   3.244 ; RR ; IC     ; 1      ; FF_X113_Y111_N19       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|clk                                            ;
;   4.156 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y111_N19       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                ;
; 7.598   ; 3.442   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                               ;
;   4.375 ;   0.219 ; FF ; uTco   ; 2      ; FF_X113_Y111_N19       ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|q                                              ;
;   4.484 ;   0.109 ; FF ; CELL   ; 627    ; FF_X113_Y111_N19       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid~la_mlab/laboutt[12]                            ;
;   5.195 ;   0.711 ; FF ; IC     ; 1      ; LABCELL_X110_Y114_N51  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d1|source_out[0]~6|dataf                                                                ;
;   5.239 ;   0.044 ; FR ; CELL   ; 2      ; LABCELL_X110_Y114_N51  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d1|source_out[0]~6|combout                                                              ;
;   5.243 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X110_Y114_N51  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d1|source_out[0]~6~la_lab/laboutb[14]                                                   ;
;   5.533 ;   0.290 ; RR ; IC     ; 3      ; LABCELL_X112_Y114_N51  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~25|datac                                                                     ;
;   6.034 ;   0.501 ; RF ; CELL   ; 1      ; LABCELL_X112_Y114_N57  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~33|cout                                                                      ;
;   6.053 ;   0.019 ; FF ; IC     ; 4      ; LABCELL_X112_Y113_N30  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~37|cin                                                                       ;
;   6.227 ;   0.174 ; FF ; CELL   ; 1      ; LABCELL_X112_Y113_N57  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~73|cout                                                                      ;
;   6.246 ;   0.019 ; FF ; IC     ; 5      ; LABCELL_X112_Y112_N0   ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~77|cin                                                                       ;
;   6.430 ;   0.184 ; FF ; CELL   ; 1      ; LABCELL_X112_Y112_N57  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~153|cout                                                                     ;
;   6.449 ;   0.019 ; FF ; IC     ; 5      ; LABCELL_X112_Y111_N0   ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~157|cin                                                                      ;
;   6.633 ;   0.184 ; FF ; CELL   ; 1      ; LABCELL_X112_Y111_N57  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~233|cout                                                                     ;
;   6.652 ;   0.019 ; FF ; IC     ; 2      ; LABCELL_X112_Y110_N30  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~237|cin                                                                      ;
;   6.904 ;   0.252 ; FF ; CELL   ; 1      ; LABCELL_X112_Y110_N30  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~237|sumout                                                                   ;
;   6.908 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X112_Y110_N30  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~237~la_lab/laboutb[0]                                                        ;
;   7.598 ;   0.690 ; FF ; IC     ; 1      ; MLABCELL_X111_Y111_N57 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|portadatain[0] ;
;   7.598 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X111_Y111_N57 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0           ;
+---------+---------+----+--------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                               ;
; 5.142   ; 4.142   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                         ;
;   1.340 ;   0.340 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   1.716 ;   0.376 ; RR ; CELL ; 402    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   1.716 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; CELL ; 5136   ; Boundary Port          ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                                                          ;
;   4.725 ;   3.009 ; RR ; IC   ; 1      ; MLABCELL_X111_Y111_N57 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|clk0 ;
;   4.725 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X111_Y111_N57 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
;   5.142 ;   0.417 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                       ;
; 5.151   ; 0.009   ;    ; uTsu ; 0      ; MLABCELL_X111_Y111_N57 ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is -2.446 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; jacobi_1d_start_reg[0]                                                                                                                                                                                                                                                                                                                                        ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 7.567                                                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 5.121                                                                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; -2.446 (VIOLATED)                                                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.043 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.412  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.729       ; 90         ; 0.486 ; 3.243 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 1.572       ; 46         ; 0.000 ; 0.690 ;
;    Cell                ;        ; 11    ; 1.642       ; 48         ; 0.000 ; 0.584 ;
;    uTco                ;        ; 1     ; 0.198       ; 6          ; 0.198 ; 0.198 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.349       ; 90         ; 0.000 ; 3.009 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                           ;
; 4.155   ; 4.155   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                     ;
;   0.912 ;   0.426 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                    ;
;   4.155 ;   3.243 ; RR ; IC     ; 1      ; FF_X114_Y112_N50       ; High Speed ; jacobi_1d_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                                              ;
;   4.155 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y112_N50       ; High Speed ; jacobi_1d_start_reg[0]                                                                                                                                                                                                                                                                                                                                                  ;
; 7.567   ; 3.412   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                               ;
;   4.353 ;   0.198 ; RR ; uTco   ; 1      ; FF_X114_Y112_N50       ;            ; jacobi_1d_start_reg[0]|q                                                                                                                                                                                                                                                                                                                                                ;
;   4.456 ;   0.103 ; RR ; CELL   ; 1      ; FF_X114_Y112_N50       ; High Speed ; jacobi_1d_start_reg[0]~la_mlab/laboutb[13]                                                                                                                                                                                                                                                                                                                              ;
;   4.456 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; jacobi_1d_inst|start|input                                                                                                                                                                                                                                                                                                                                              ;
;   4.456 ;   0.000 ; RR ; CELL   ; 194    ; Boundary Port          ;            ; jacobi_1d_inst|start                                                                                                                                                                                                                                                                                                                                                    ;
;   5.076 ;   0.620 ; RR ; IC     ; 1      ; LABCELL_X112_Y114_N9   ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d1|source_out[0]~61|datad                                                               ;
;   5.216 ;   0.140 ; RR ; CELL   ; 2      ; LABCELL_X112_Y114_N9   ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d1|source_out[0]~61|combout                                                             ;
;   5.220 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X112_Y114_N9   ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d1|source_out[0]~61~la_lab/laboutt[6]                                                   ;
;   5.406 ;   0.186 ; RR ; IC     ; 4      ; LABCELL_X112_Y114_N30  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~245|datac                                                                    ;
;   5.990 ;   0.584 ; RR ; CELL   ; 1      ; LABCELL_X112_Y114_N57  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~33|cout                                                                      ;
;   6.009 ;   0.019 ; RR ; IC     ; 4      ; LABCELL_X112_Y113_N30  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~37|cin                                                                       ;
;   6.193 ;   0.184 ; RR ; CELL   ; 1      ; LABCELL_X112_Y113_N57  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~73|cout                                                                      ;
;   6.212 ;   0.019 ; RR ; IC     ; 5      ; LABCELL_X112_Y112_N0   ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~77|cin                                                                       ;
;   6.406 ;   0.194 ; RR ; CELL   ; 1      ; LABCELL_X112_Y112_N57  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~153|cout                                                                     ;
;   6.425 ;   0.019 ; RR ; IC     ; 5      ; LABCELL_X112_Y111_N0   ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~157|cin                                                                      ;
;   6.619 ;   0.194 ; RR ; CELL   ; 1      ; LABCELL_X112_Y111_N57  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~233|cout                                                                     ;
;   6.638 ;   0.019 ; RR ; IC     ; 2      ; LABCELL_X112_Y110_N30  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~237|cin                                                                      ;
;   6.873 ;   0.235 ; RF ; CELL   ; 1      ; LABCELL_X112_Y110_N30  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~237|sumout                                                                   ;
;   6.877 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X112_Y110_N30  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~237~la_lab/laboutb[0]                                                        ;
;   7.567 ;   0.690 ; FF ; IC     ; 1      ; MLABCELL_X111_Y111_N57 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|portadatain[0] ;
;   7.567 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X111_Y111_N57 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0           ;
+---------+---------+----+--------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                               ;
; 5.112   ; 4.112   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                         ;
;   1.340 ;   0.340 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   1.716 ;   0.376 ; RR ; CELL ; 402    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   1.716 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; CELL ; 5136   ; Boundary Port          ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                                                          ;
;   4.725 ;   3.009 ; RR ; IC   ; 1      ; MLABCELL_X111_Y111_N57 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|clk0 ;
;   4.725 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X111_Y111_N57 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
;   5.112 ;   0.387 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                       ;
; 5.121   ; 0.009   ;    ; uTsu ; 0      ; MLABCELL_X111_Y111_N57 ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is -2.443 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                                                                                                                                                                                      ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama126~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 7.430                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 4.987                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; -2.443 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.186 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.274  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.730       ; 90         ; 0.000 ; 3.244 ;
;    Cell                ;        ; 3     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 1.586       ; 48         ; 0.012 ; 0.715 ;
;    Cell                ;        ; 11    ; 1.469       ; 45         ; 0.000 ; 0.564 ;
;    uTco                ;        ; 1     ; 0.219       ; 7          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.309       ; 90         ; 0.000 ; 2.969 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 4.156   ; 4.156   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.912 ;   0.426 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.912 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.912 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port          ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.156 ;   3.244 ; RR ; IC     ; 1      ; FF_X113_Y111_N19       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|clk                                                                                                                                                                                                                                                            ;
;   4.156 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y111_N19       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                                                                                                                                                                                                ;
; 7.430   ; 3.274   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.375 ;   0.219 ; FF ; uTco   ; 2      ; FF_X113_Y111_N19       ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|q                                                                                                                                                                                                                                                              ;
;   4.484 ;   0.109 ; FF ; CELL   ; 627    ; FF_X113_Y111_N19       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid~la_mlab/laboutt[12]                                                                                                                                                                                                                                            ;
;   5.199 ;   0.715 ; FF ; IC     ; 1      ; LABCELL_X110_Y114_N45  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|o_data[65]~2|dataf                                                                                                                                                                                                                                                     ;
;   5.243 ;   0.044 ; FR ; CELL   ; 1      ; LABCELL_X110_Y114_N45  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|o_data[65]~2|combout                                                                                                                                                                                                                                                   ;
;   5.248 ;   0.005 ; RR ; CELL   ; 1      ; LABCELL_X110_Y114_N45  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|o_data[65]~2~la_lab/laboutb[11]                                                                                                                                                                                                                                        ;
;   5.447 ;   0.199 ; RR ; IC     ; 3      ; MLABCELL_X109_Y114_N9  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~9|datac                                                                                                                                                                                                                                                                                  ;
;   6.011 ;   0.564 ; RR ; CELL   ; 1      ; MLABCELL_X109_Y114_N27 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~33|cout                                                                                                                                                                                                                                                                                  ;
;   6.023 ;   0.012 ; RR ; IC     ; 4      ; MLABCELL_X109_Y113_N0  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~37|cin                                                                                                                                                                                                                                                                                   ;
;   6.180 ;   0.157 ; RR ; CELL   ; 1      ; MLABCELL_X109_Y113_N27 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~73|cout                                                                                                                                                                                                                                                                                  ;
;   6.192 ;   0.012 ; RR ; IC     ; 4      ; MLABCELL_X109_Y112_N0  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~77|cin                                                                                                                                                                                                                                                                                   ;
;   6.349 ;   0.157 ; RR ; CELL   ; 1      ; MLABCELL_X109_Y112_N27 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~113|cout                                                                                                                                                                                                                                                                                 ;
;   6.361 ;   0.012 ; RR ; IC     ; 5      ; MLABCELL_X109_Y111_N0  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~117|cin                                                                                                                                                                                                                                                                                  ;
;   6.529 ;   0.168 ; RR ; CELL   ; 1      ; MLABCELL_X109_Y111_N57 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~193|cout                                                                                                                                                                                                                                                                                 ;
;   6.541 ;   0.012 ; RR ; IC     ; 4      ; MLABCELL_X109_Y110_N0  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~197|cin                                                                                                                                                                                                                                                                                  ;
;   6.641 ;   0.100 ; RF ; CELL   ; 2      ; MLABCELL_X109_Y110_N30 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~237|cin                                                                                                                                                                                                                                                                                  ;
;   6.801 ;   0.160 ; FF ; CELL   ; 1      ; MLABCELL_X109_Y110_N30 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~237|sumout                                                                                                                                                                                                                                                                               ;
;   6.806 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X109_Y110_N30 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_sfc_logic_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d0_aunroll_x|add_5~237~la_mlab/laboutb[0]                                                                                                                                                                                                                                                                   ;
;   7.430 ;   0.624 ; FF ; IC     ; 1      ; MLABCELL_X109_Y107_N12 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama126|portadatain[0] ;
;   7.430 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X109_Y107_N12 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama126~reg0           ;
+---------+---------+----+--------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 4.970   ; 3.970   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.340 ;   0.340 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.716 ;   0.376 ; RR ; CELL ; 402    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.716 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; CELL ; 5136   ; Boundary Port          ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.685 ;   2.969 ; RR ; IC   ; 1      ; MLABCELL_X109_Y107_N12 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama126|clk0 ;
;   4.685 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X109_Y107_N12 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama126~reg0 ;
;   4.970 ;   0.285 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 4.987   ; 0.017   ;    ; uTsu ; 0      ; MLABCELL_X109_Y107_N12 ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body49_jacobi_1ds_c0_exit106_jacobi_1d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama126~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is -2.442 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; jacobi_1d_start_reg[0]                                                                                                                                                                                                                                                                                                                                        ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 7.563                                                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 5.121                                                                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; -2.442 (VIOLATED)                                                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.043 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.408  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.729       ; 90         ; 0.486 ; 3.243 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 6     ; 1.980       ; 58         ; 0.000 ; 0.690 ;
;    Cell                ;        ; 10    ; 1.230       ; 36         ; 0.000 ; 0.558 ;
;    uTco                ;        ; 1     ; 0.198       ; 6          ; 0.198 ; 0.198 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.349       ; 90         ; 0.000 ; 3.009 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 4.155   ; 4.155   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.912 ;   0.426 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   4.155 ;   3.243 ; RR ; IC     ; 1      ; FF_X114_Y112_N50       ; High Speed ; jacobi_1d_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   4.155 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y112_N50       ; High Speed ; jacobi_1d_start_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 7.563   ; 3.408   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.353 ;   0.198 ; RR ; uTco   ; 1      ; FF_X114_Y112_N50       ;            ; jacobi_1d_start_reg[0]|q                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   4.456 ;   0.103 ; RR ; CELL   ; 1      ; FF_X114_Y112_N50       ; High Speed ; jacobi_1d_start_reg[0]~la_mlab/laboutb[13]                                                                                                                                                                                                                                                                                                                                                                                       ;
;   4.456 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; jacobi_1d_inst|start|input                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   4.456 ;   0.000 ; RR ; CELL   ; 194    ; Boundary Port          ;            ; jacobi_1d_inst|start                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   5.059 ;   0.603 ; RR ; IC     ; 1      ; MLABCELL_X111_Y109_N12 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d1|source_out[0]~43|datad                                                                                                                        ;
;   5.213 ;   0.154 ; RF ; CELL   ; 1      ; MLABCELL_X111_Y109_N12 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d1|source_out[0]~43|combout                                                                                                                      ;
;   5.219 ;   0.006 ; FF ; CELL   ; 3      ; MLABCELL_X111_Y109_N12 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d1|source_out[0]~43~la_mlab/laboutt[9]                                                                                                           ;
;   5.516 ;   0.297 ; FF ; IC     ; 1      ; MLABCELL_X111_Y109_N3  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024i32_a_23521_jacobi_1d16|thei_llvm_fpga_ffwd_dest_p1024i32_a_23521_jacobi_1d1|data_out[0]~6|datae              ;
;   5.664 ;   0.148 ; FF ; CELL   ; 1      ; MLABCELL_X111_Y109_N3  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024i32_a_23521_jacobi_1d16|thei_llvm_fpga_ffwd_dest_p1024i32_a_23521_jacobi_1d1|data_out[0]~6|combout            ;
;   5.669 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X111_Y109_N3  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024i32_a_23521_jacobi_1d16|thei_llvm_fpga_ffwd_dest_p1024i32_a_23521_jacobi_1d1|data_out[0]~6~la_mlab/laboutt[2] ;
;   6.040 ;   0.371 ; FF ; IC     ; 5      ; LABCELL_X112_Y111_N12  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~173|datac                                                                                                                             ;
;   6.598 ;   0.558 ; FF ; CELL   ; 1      ; LABCELL_X112_Y111_N57  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~233|cout                                                                                                                              ;
;   6.617 ;   0.019 ; FF ; IC     ; 2      ; LABCELL_X112_Y110_N30  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~237|cin                                                                                                                               ;
;   6.869 ;   0.252 ; FF ; CELL   ; 1      ; LABCELL_X112_Y110_N30  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~237|sumout                                                                                                                            ;
;   6.873 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X112_Y110_N30  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~237~la_lab/laboutb[0]                                                                                                                 ;
;   7.563 ;   0.690 ; FF ; IC     ; 1      ; MLABCELL_X111_Y111_N57 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|portadatain[0]                                                          ;
;   7.563 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X111_Y111_N57 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0                                                                    ;
+---------+---------+----+--------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                               ;
; 5.112   ; 4.112   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                         ;
;   1.340 ;   0.340 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   1.716 ;   0.376 ; RR ; CELL ; 402    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   1.716 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; CELL ; 5136   ; Boundary Port          ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                                                          ;
;   4.725 ;   3.009 ; RR ; IC   ; 1      ; MLABCELL_X111_Y111_N57 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|clk0 ;
;   4.725 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X111_Y111_N57 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
;   5.112 ;   0.387 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                       ;
; 5.121   ; 0.009   ;    ; uTsu ; 0      ; MLABCELL_X111_Y111_N57 ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is -2.439 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; jacobi_1d_start_reg[0]                                                                                                                                                                                                                                                                                                                                        ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 7.560                                                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 5.121                                                                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; -2.439 (VIOLATED)                                                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.043 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.405  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.729       ; 90         ; 0.486 ; 3.243 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 1.681       ; 49         ; 0.000 ; 0.690 ;
;    Cell                ;        ; 11    ; 1.526       ; 45         ; 0.000 ; 0.481 ;
;    uTco                ;        ; 1     ; 0.198       ; 6          ; 0.198 ; 0.198 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.349       ; 90         ; 0.000 ; 3.009 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                           ;
; 4.155   ; 4.155   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                     ;
;   0.912 ;   0.426 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                    ;
;   4.155 ;   3.243 ; RR ; IC     ; 1      ; FF_X114_Y112_N50       ; High Speed ; jacobi_1d_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                                              ;
;   4.155 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y112_N50       ; High Speed ; jacobi_1d_start_reg[0]                                                                                                                                                                                                                                                                                                                                                  ;
; 7.560   ; 3.405   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                               ;
;   4.353 ;   0.198 ; RR ; uTco   ; 1      ; FF_X114_Y112_N50       ;            ; jacobi_1d_start_reg[0]|q                                                                                                                                                                                                                                                                                                                                                ;
;   4.456 ;   0.103 ; RR ; CELL   ; 1      ; FF_X114_Y112_N50       ; High Speed ; jacobi_1d_start_reg[0]~la_mlab/laboutb[13]                                                                                                                                                                                                                                                                                                                              ;
;   4.456 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; jacobi_1d_inst|start|input                                                                                                                                                                                                                                                                                                                                              ;
;   4.456 ;   0.000 ; RR ; CELL   ; 194    ; Boundary Port          ;            ; jacobi_1d_inst|start                                                                                                                                                                                                                                                                                                                                                    ;
;   5.098 ;   0.642 ; RR ; IC     ; 1      ; LABCELL_X110_Y114_N21  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d1|source_out[0]~8|datad                                                                ;
;   5.238 ;   0.140 ; RR ; CELL   ; 2      ; LABCELL_X110_Y114_N21  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d1|source_out[0]~8|combout                                                              ;
;   5.242 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X110_Y114_N21  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_jacobi_1d4_jacobi_1d1|source_out[0]~8~la_lab/laboutt[14]                                                   ;
;   5.515 ;   0.273 ; RR ; IC     ; 2      ; LABCELL_X112_Y114_N57  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~33|datac                                                                     ;
;   5.996 ;   0.481 ; RF ; CELL   ; 1      ; LABCELL_X112_Y114_N57  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~33|cout                                                                      ;
;   6.015 ;   0.019 ; FF ; IC     ; 4      ; LABCELL_X112_Y113_N30  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~37|cin                                                                       ;
;   6.189 ;   0.174 ; FF ; CELL   ; 1      ; LABCELL_X112_Y113_N57  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~73|cout                                                                      ;
;   6.208 ;   0.019 ; FF ; IC     ; 5      ; LABCELL_X112_Y112_N0   ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~77|cin                                                                       ;
;   6.392 ;   0.184 ; FF ; CELL   ; 1      ; LABCELL_X112_Y112_N57  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~153|cout                                                                     ;
;   6.411 ;   0.019 ; FF ; IC     ; 5      ; LABCELL_X112_Y111_N0   ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~157|cin                                                                      ;
;   6.595 ;   0.184 ; FF ; CELL   ; 1      ; LABCELL_X112_Y111_N57  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~233|cout                                                                     ;
;   6.614 ;   0.019 ; FF ; IC     ; 2      ; LABCELL_X112_Y110_N30  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~237|cin                                                                      ;
;   6.866 ;   0.252 ; FF ; CELL   ; 1      ; LABCELL_X112_Y110_N30  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~237|sumout                                                                   ;
;   6.870 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X112_Y110_N30  ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d0_aunroll_x|add_2~237~la_lab/laboutb[0]                                                        ;
;   7.560 ;   0.690 ; FF ; IC     ; 1      ; MLABCELL_X111_Y111_N57 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|portadatain[0] ;
;   7.560 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X111_Y111_N57 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0           ;
+---------+---------+----+--------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                               ;
; 5.112   ; 4.112   ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                         ;
;   1.340 ;   0.340 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   1.716 ;   0.376 ; RR ; CELL ; 402    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   1.716 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; CELL ; 5136   ; Boundary Port          ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                                                          ;
;   4.725 ;   3.009 ; RR ; IC   ; 1      ; MLABCELL_X111_Y111_N57 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|clk0 ;
;   4.725 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X111_Y111_N57 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
;   5.112 ;   0.387 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                       ;
; 5.121   ; 0.009   ;    ; uTsu ; 0      ; MLABCELL_X111_Y111_N57 ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d7|thei_llvm_fpga_mem_unnamed_jacobi_1d10_jacobi_1d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.014 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.014 ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist0_jacobi_1d_B8_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                                                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist0_jacobi_1d_B8_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.263      ; Fast 900mV -40C Model           ;
; 0.014 ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist3_jacobi_1d_B8_merge_reg_aunroll_x_out_data_out_0_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                      ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist3_jacobi_1d_B8_merge_reg_aunroll_x_out_data_out_0_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 0.264      ; Fast 900mV -40C Model           ;
; 0.014 ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist7_i_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x_out_c0_exit106_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                                               ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist7_i_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x_out_c0_exit106_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.265      ; Fast 900mV -40C Model           ;
; 0.014 ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B9|thebb_jacobi_1d_B9_stall_region|thei_iowr_bl_return_jacobi_1d_unnamed_jacobi_1d16_jacobi_1d0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream                                                                                                                              ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B9|thebb_jacobi_1d_B9_stall_region|thei_iowr_bl_return_jacobi_1d_unnamed_jacobi_1d16_jacobi_1d0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.264      ; Fast 900mV -40C Model           ;
; 0.014 ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B9|thebb_jacobi_1d_B9_stall_region|thei_iowr_bl_return_jacobi_1d_unnamed_jacobi_1d16_jacobi_1d0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_sidepath                                                                                                                                ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B9|thebb_jacobi_1d_B9_stall_region|thei_iowr_bl_return_jacobi_1d_unnamed_jacobi_1d16_jacobi_1d0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_sidepath                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.264      ; Fast 900mV -40C Model           ;
; 0.015 ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_push_i4_initerations_push20_jacobi_1d9|thei_llvm_fpga_push_i4_initerations_push20_jacobi_1d1|fifo|fifo|fifo|wptr_copy[0]                                                                                                                                      ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_push_i4_initerations_push20_jacobi_1d9|thei_llvm_fpga_push_i4_initerations_push20_jacobi_1d1|fifo|fifo|fifo|wptr_copy[0]                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.259      ; Fast 900mV -40C Model           ;
; 0.015 ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_7_jacobi_1d11|thei_llvm_fpga_mem_memdep_7_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                      ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_7_jacobi_1d11|thei_llvm_fpga_mem_memdep_7_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.265      ; Fast 900mV -40C Model           ;
; 0.015 ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|theredist2_i_arrayidx134_jacobi_1d0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                     ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|theredist2_i_arrayidx134_jacobi_1d0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.264      ; Fast 900mV -40C Model           ;
; 0.015 ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                        ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.264      ; Fast 900mV -40C Model           ;
; 0.016 ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B5|thebb_jacobi_1d_B5_stall_region|thei_sfc_s_c0_in_for_body20_jacobi_1ds_c0_enter856_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_jacobi_1ds_c0_enter856_jacobi_1d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond39_jacobi_1d39|thei_llvm_fpga_push_i1_notexitcond39_jacobi_1d1|staging_reg|r_data[0] ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B5|thebb_jacobi_1d_B5_stall_region|thei_sfc_s_c0_in_for_body20_jacobi_1ds_c0_enter856_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_jacobi_1ds_c0_enter856_jacobi_1d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond39_jacobi_1d39|thei_llvm_fpga_push_i1_notexitcond39_jacobi_1d1|staging_reg|r_data[0] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.260      ; Fast 900mV -40C Model           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.014 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist0_jacobi_1d_B8_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1] ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist0_jacobi_1d_B8_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 2.488                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 2.474                                                                                                                                                                                                                                                                                   ;
; Slack                           ; 0.014                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.263 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.001       ; 90         ; 0.000 ; 1.817 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.153       ; 58         ; 0.000 ; 0.153 ;
;    uTco                ;       ; 1     ; 0.110       ; 42         ; 0.110 ; 0.110 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.234       ; 90         ; 0.000 ; 1.961 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                               ;
; 2.225   ; 2.225   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                       ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port          ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                        ;
;   2.225 ;   1.817 ; RR ; IC     ; 1      ; FF_X101_Y109_N19       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist0_jacobi_1d_B8_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]|clk ;
;   2.225 ;   0.000 ; RR ; CELL   ; 1      ; FF_X101_Y109_N19       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist0_jacobi_1d_B8_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]     ;
; 2.488   ; 0.263   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                   ;
;   2.335 ;   0.110 ; FF ; uTco   ; 2      ; FF_X101_Y109_N19       ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist0_jacobi_1d_B8_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]|q   ;
;   2.335 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X101_Y109_N18 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist0_jacobi_1d_B8_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|i19|datae           ;
;   2.488 ;   0.153 ; FF ; CELL   ; 1      ; MLABCELL_X101_Y109_N18 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist0_jacobi_1d_B8_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|i19|combout         ;
;   2.488 ;   0.000 ; FF ; CELL   ; 1      ; FF_X101_Y109_N19       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist0_jacobi_1d_B8_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]|d   ;
;   2.488 ;   0.000 ; FF ; CELL   ; 1      ; FF_X101_Y109_N19       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist0_jacobi_1d_B8_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]     ;
+---------+---------+----+--------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                               ;
; 2.225   ; 2.225    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                       ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                        ;
;   2.492 ;   1.961  ; RR ; IC     ; 1      ; FF_X101_Y109_N19    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist0_jacobi_1d_B8_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]|clk ;
;   2.492 ;   0.000  ; RR ; CELL   ; 1      ; FF_X101_Y109_N19    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist0_jacobi_1d_B8_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]     ;
;   2.225 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                     ;
; 2.474   ; 0.249    ;    ; uTh    ; 1      ; FF_X101_Y109_N19    ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist0_jacobi_1d_B8_merge_reg_aunroll_x_out_data_out_0_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.014 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist3_jacobi_1d_B8_merge_reg_aunroll_x_out_data_out_0_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0] ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist3_jacobi_1d_B8_merge_reg_aunroll_x_out_data_out_0_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                      ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 2.491                                                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 2.477                                                                                                                                                                                                                                                                                                      ;
; Slack                           ; 0.014                                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                      ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.264 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.003       ; 90         ; 0.000 ; 1.819 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.153       ; 58         ; 0.000 ; 0.153 ;
;    uTco                ;       ; 1     ; 0.111       ; 42         ; 0.111 ; 0.111 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.237       ; 90         ; 0.000 ; 1.964 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                  ;
; 2.227   ; 2.227   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                          ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                            ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port          ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                           ;
;   2.227 ;   1.819 ; RR ; IC     ; 1      ; FF_X103_Y111_N19       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist3_jacobi_1d_B8_merge_reg_aunroll_x_out_data_out_0_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]|clk ;
;   2.227 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y111_N19       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist3_jacobi_1d_B8_merge_reg_aunroll_x_out_data_out_0_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]     ;
; 2.491   ; 0.264   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                      ;
;   2.338 ;   0.111 ; FF ; uTco   ; 2      ; FF_X103_Y111_N19       ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist3_jacobi_1d_B8_merge_reg_aunroll_x_out_data_out_0_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]|q   ;
;   2.338 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y111_N18 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist3_jacobi_1d_B8_merge_reg_aunroll_x_out_data_out_0_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i13|datae           ;
;   2.491 ;   0.153 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y111_N18 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist3_jacobi_1d_B8_merge_reg_aunroll_x_out_data_out_0_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i13|combout         ;
;   2.491 ;   0.000 ; FF ; CELL   ; 1      ; FF_X103_Y111_N19       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist3_jacobi_1d_B8_merge_reg_aunroll_x_out_data_out_0_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]|d   ;
;   2.491 ;   0.000 ; FF ; CELL   ; 1      ; FF_X103_Y111_N19       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist3_jacobi_1d_B8_merge_reg_aunroll_x_out_data_out_0_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]     ;
+---------+---------+----+--------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                  ;
; 2.228   ; 2.228    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                          ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                           ;
;   2.495 ;   1.964  ; RR ; IC     ; 1      ; FF_X103_Y111_N19    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist3_jacobi_1d_B8_merge_reg_aunroll_x_out_data_out_0_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]|clk ;
;   2.495 ;   0.000  ; RR ; CELL   ; 1      ; FF_X103_Y111_N19    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist3_jacobi_1d_B8_merge_reg_aunroll_x_out_data_out_0_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]     ;
;   2.228 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                        ;
; 2.477   ; 0.249    ;    ; uTh    ; 1      ; FF_X103_Y111_N19    ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist3_jacobi_1d_B8_merge_reg_aunroll_x_out_data_out_0_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.014 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist7_i_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x_out_c0_exit106_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3] ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist7_i_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x_out_c0_exit106_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 2.490                                                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 2.476                                                                                                                                                                                                                                                                                                                             ;
; Slack                           ; 0.014                                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.265 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.001       ; 90         ; 0.000 ; 1.817 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.155       ; 58         ; 0.000 ; 0.155 ;
;    uTco                ;       ; 1     ; 0.110       ; 42         ; 0.110 ; 0.110 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.234       ; 90         ; 0.000 ; 1.961 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                         ;
; 2.225   ; 2.225   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                 ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                            ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                                  ;
;   2.225 ;   1.817 ; RR ; IC     ; 1      ; FF_X105_Y110_N19    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist7_i_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x_out_c0_exit106_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|clk ;
;   2.225 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y110_N19    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist7_i_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x_out_c0_exit106_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]     ;
; 2.490   ; 0.265   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                             ;
;   2.335 ;   0.110 ; FF ; uTco   ; 2      ; FF_X105_Y110_N19    ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist7_i_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x_out_c0_exit106_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|q   ;
;   2.490 ;   0.155 ; FF ; CELL   ; 1      ; FF_X105_Y110_N20    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist7_i_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x_out_c0_exit106_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|d   ;
;   2.490 ;   0.000 ; FF ; CELL   ; 1      ; FF_X105_Y110_N20    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist7_i_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x_out_c0_exit106_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                       ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                         ;
; 2.225   ; 2.225    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                 ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                   ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                                  ;
;   2.492 ;   1.961  ; RR ; IC     ; 1      ; FF_X105_Y110_N20    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist7_i_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x_out_c0_exit106_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|clk ;
;   2.492 ;   0.000  ; RR ; CELL   ; 1      ; FF_X105_Y110_N20    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist7_i_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x_out_c0_exit106_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
;   2.225 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                               ;
; 2.476   ; 0.251    ;    ; uTh    ; 1      ; FF_X105_Y110_N20    ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|theredist7_i_sfc_s_c0_in_for_body49_jacobi_1ds_c0_enter965_jacobi_1d4_aunroll_x_out_c0_exit106_8_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.014 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                              ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B9|thebb_jacobi_1d_B9_stall_region|thei_iowr_bl_return_jacobi_1d_unnamed_jacobi_1d16_jacobi_1d0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B9|thebb_jacobi_1d_B9_stall_region|thei_iowr_bl_return_jacobi_1d_unnamed_jacobi_1d16_jacobi_1d0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                           ;
; Data Arrival Time               ; 2.508                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 2.494                                                                                                                                                                                                                                                                              ;
; Slack                           ; 0.014                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                              ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.264 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.020       ; 90         ; 0.000 ; 1.836 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.153       ; 58         ; 0.000 ; 0.153 ;
;    uTco                ;       ; 1     ; 0.111       ; 42         ; 0.111 ; 0.111 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.254       ; 90         ; 0.000 ; 1.981 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                          ;
; 2.244   ; 2.244   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                  ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                    ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                             ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port         ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                   ;
;   2.244 ;   1.836 ; RR ; IC     ; 1      ; FF_X113_Y112_N7       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B9|thebb_jacobi_1d_B9_stall_region|thei_iowr_bl_return_jacobi_1d_unnamed_jacobi_1d16_jacobi_1d0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream|clk ;
;   2.244 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y112_N7       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B9|thebb_jacobi_1d_B9_stall_region|thei_iowr_bl_return_jacobi_1d_unnamed_jacobi_1d16_jacobi_1d0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream     ;
; 2.508   ; 0.264   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                              ;
;   2.355 ;   0.111 ; FF ; uTco   ; 2      ; FF_X113_Y112_N7       ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B9|thebb_jacobi_1d_B9_stall_region|thei_iowr_bl_return_jacobi_1d_unnamed_jacobi_1d16_jacobi_1d0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream|q   ;
;   2.355 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X113_Y112_N6 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B9|thebb_jacobi_1d_B9_stall_region|thei_iowr_bl_return_jacobi_1d_unnamed_jacobi_1d16_jacobi_1d0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|i11|datae                            ;
;   2.508 ;   0.153 ; FF ; CELL   ; 1      ; MLABCELL_X113_Y112_N6 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B9|thebb_jacobi_1d_B9_stall_region|thei_iowr_bl_return_jacobi_1d_unnamed_jacobi_1d16_jacobi_1d0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|i11|combout                          ;
;   2.508 ;   0.000 ; FF ; CELL   ; 1      ; FF_X113_Y112_N7       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B9|thebb_jacobi_1d_B9_stall_region|thei_iowr_bl_return_jacobi_1d_unnamed_jacobi_1d16_jacobi_1d0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream|d   ;
;   2.508 ;   0.000 ; FF ; CELL   ; 1      ; FF_X113_Y112_N7       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B9|thebb_jacobi_1d_B9_stall_region|thei_iowr_bl_return_jacobi_1d_unnamed_jacobi_1d16_jacobi_1d0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream     ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                          ;
; 2.244   ; 2.244    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                  ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                    ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                   ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                   ;
;   2.512 ;   1.981  ; RR ; IC     ; 1      ; FF_X113_Y112_N7     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B9|thebb_jacobi_1d_B9_stall_region|thei_iowr_bl_return_jacobi_1d_unnamed_jacobi_1d16_jacobi_1d0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream|clk ;
;   2.512 ;   0.000  ; RR ; CELL   ; 1      ; FF_X113_Y112_N7     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B9|thebb_jacobi_1d_B9_stall_region|thei_iowr_bl_return_jacobi_1d_unnamed_jacobi_1d16_jacobi_1d0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream     ;
;   2.244 ;   -0.268 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                ;
; 2.494   ; 0.250    ;    ; uTh    ; 1      ; FF_X113_Y112_N7     ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B9|thebb_jacobi_1d_B9_stall_region|thei_iowr_bl_return_jacobi_1d_unnamed_jacobi_1d16_jacobi_1d0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.014 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B9|thebb_jacobi_1d_B9_stall_region|thei_iowr_bl_return_jacobi_1d_unnamed_jacobi_1d16_jacobi_1d0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_sidepath ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B9|thebb_jacobi_1d_B9_stall_region|thei_iowr_bl_return_jacobi_1d_unnamed_jacobi_1d16_jacobi_1d0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_sidepath ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 2.508                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 2.494                                                                                                                                                                                                                                                                            ;
; Slack                           ; 0.014                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.264 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.020       ; 90         ; 0.000 ; 1.836 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.153       ; 58         ; 0.000 ; 0.153 ;
;    uTco                ;       ; 1     ; 0.111       ; 42         ; 0.111 ; 0.111 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.254       ; 90         ; 0.000 ; 1.981 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                        ;
; 2.244   ; 2.244   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                 ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port         ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                 ;
;   2.244 ;   1.836 ; RR ; IC     ; 1      ; FF_X113_Y112_N1       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B9|thebb_jacobi_1d_B9_stall_region|thei_iowr_bl_return_jacobi_1d_unnamed_jacobi_1d16_jacobi_1d0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_sidepath|clk ;
;   2.244 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y112_N1       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B9|thebb_jacobi_1d_B9_stall_region|thei_iowr_bl_return_jacobi_1d_unnamed_jacobi_1d16_jacobi_1d0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_sidepath     ;
; 2.508   ; 0.264   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                            ;
;   2.355 ;   0.111 ; FF ; uTco   ; 2      ; FF_X113_Y112_N1       ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B9|thebb_jacobi_1d_B9_stall_region|thei_iowr_bl_return_jacobi_1d_unnamed_jacobi_1d16_jacobi_1d0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_sidepath|q   ;
;   2.355 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X113_Y112_N0 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B9|thebb_jacobi_1d_B9_stall_region|thei_iowr_bl_return_jacobi_1d_unnamed_jacobi_1d16_jacobi_1d0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|i12|datae                          ;
;   2.508 ;   0.153 ; FF ; CELL   ; 1      ; MLABCELL_X113_Y112_N0 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B9|thebb_jacobi_1d_B9_stall_region|thei_iowr_bl_return_jacobi_1d_unnamed_jacobi_1d16_jacobi_1d0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|i12|combout                        ;
;   2.508 ;   0.000 ; FF ; CELL   ; 1      ; FF_X113_Y112_N1       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B9|thebb_jacobi_1d_B9_stall_region|thei_iowr_bl_return_jacobi_1d_unnamed_jacobi_1d16_jacobi_1d0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_sidepath|d   ;
;   2.508 ;   0.000 ; FF ; CELL   ; 1      ; FF_X113_Y112_N1       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B9|thebb_jacobi_1d_B9_stall_region|thei_iowr_bl_return_jacobi_1d_unnamed_jacobi_1d16_jacobi_1d0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_sidepath     ;
+---------+---------+----+--------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                        ;
; 2.244   ; 2.244    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                 ;
;   2.512 ;   1.981  ; RR ; IC     ; 1      ; FF_X113_Y112_N1     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B9|thebb_jacobi_1d_B9_stall_region|thei_iowr_bl_return_jacobi_1d_unnamed_jacobi_1d16_jacobi_1d0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_sidepath|clk ;
;   2.512 ;   0.000  ; RR ; CELL   ; 1      ; FF_X113_Y112_N1     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B9|thebb_jacobi_1d_B9_stall_region|thei_iowr_bl_return_jacobi_1d_unnamed_jacobi_1d16_jacobi_1d0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_sidepath     ;
;   2.244 ;   -0.268 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                              ;
; 2.494   ; 0.250    ;    ; uTh    ; 1      ; FF_X113_Y112_N1     ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B9|thebb_jacobi_1d_B9_stall_region|thei_iowr_bl_return_jacobi_1d_unnamed_jacobi_1d16_jacobi_1d0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_sidepath     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.015 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                      ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_push_i4_initerations_push20_jacobi_1d9|thei_llvm_fpga_push_i4_initerations_push20_jacobi_1d1|fifo|fifo|fifo|wptr_copy[0] ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_push_i4_initerations_push20_jacobi_1d9|thei_llvm_fpga_push_i4_initerations_push20_jacobi_1d1|fifo|fifo|fifo|wptr_copy[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                      ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 2.484                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 2.469                                                                                                                                                                                                                                                                      ;
; Slack                           ; 0.015                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                      ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.259 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.001       ; 90         ; 0.000 ; 1.817 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.153       ; 59         ; 0.000 ; 0.153 ;
;    uTco                ;       ; 1     ; 0.106       ; 41         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.234       ; 90         ; 0.000 ; 1.961 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                        ;
; 2.225   ; 2.225   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                 ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port          ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                 ;
;   2.225 ;   1.817 ; RR ; IC     ; 1      ; FF_X101_Y108_N31       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_push_i4_initerations_push20_jacobi_1d9|thei_llvm_fpga_push_i4_initerations_push20_jacobi_1d1|fifo|fifo|fifo|wptr_copy[0]|clk       ;
;   2.225 ;   0.000 ; RR ; CELL   ; 1      ; FF_X101_Y108_N31       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_push_i4_initerations_push20_jacobi_1d9|thei_llvm_fpga_push_i4_initerations_push20_jacobi_1d1|fifo|fifo|fifo|wptr_copy[0]           ;
; 2.484   ; 0.259   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                            ;
;   2.331 ;   0.106 ; FF ; uTco   ; 2      ; FF_X101_Y108_N31       ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_push_i4_initerations_push20_jacobi_1d9|thei_llvm_fpga_push_i4_initerations_push20_jacobi_1d1|fifo|fifo|fifo|wptr_copy[0]|q         ;
;   2.331 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X101_Y108_N30 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_push_i4_initerations_push20_jacobi_1d9|thei_llvm_fpga_push_i4_initerations_push20_jacobi_1d1|fifo|fifo|fifo|wptr_copy[0]~0|datae   ;
;   2.484 ;   0.153 ; FF ; CELL   ; 1      ; MLABCELL_X101_Y108_N30 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_push_i4_initerations_push20_jacobi_1d9|thei_llvm_fpga_push_i4_initerations_push20_jacobi_1d1|fifo|fifo|fifo|wptr_copy[0]~0|combout ;
;   2.484 ;   0.000 ; FF ; CELL   ; 1      ; FF_X101_Y108_N31       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_push_i4_initerations_push20_jacobi_1d9|thei_llvm_fpga_push_i4_initerations_push20_jacobi_1d1|fifo|fifo|fifo|wptr_copy[0]|d         ;
;   2.484 ;   0.000 ; FF ; CELL   ; 1      ; FF_X101_Y108_N31       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_push_i4_initerations_push20_jacobi_1d9|thei_llvm_fpga_push_i4_initerations_push20_jacobi_1d1|fifo|fifo|fifo|wptr_copy[0]           ;
+---------+---------+----+--------+--------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                  ;
; 2.225   ; 2.225    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                          ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                           ;
;   2.492 ;   1.961  ; RR ; IC     ; 1      ; FF_X101_Y108_N31    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_push_i4_initerations_push20_jacobi_1d9|thei_llvm_fpga_push_i4_initerations_push20_jacobi_1d1|fifo|fifo|fifo|wptr_copy[0]|clk ;
;   2.492 ;   0.000  ; RR ; CELL   ; 1      ; FF_X101_Y108_N31    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_push_i4_initerations_push20_jacobi_1d9|thei_llvm_fpga_push_i4_initerations_push20_jacobi_1d1|fifo|fifo|fifo|wptr_copy[0]     ;
;   2.225 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                        ;
; 2.469   ; 0.244    ;    ; uTh    ; 1      ; FF_X101_Y108_N31    ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_push_i4_initerations_push20_jacobi_1d9|thei_llvm_fpga_push_i4_initerations_push20_jacobi_1d1|fifo|fifo|fifo|wptr_copy[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.015 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_7_jacobi_1d11|thei_llvm_fpga_mem_memdep_7_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_7_jacobi_1d11|thei_llvm_fpga_mem_memdep_7_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                      ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 2.496                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 2.481                                                                                                                                                                                                                                                                                                                      ;
; Slack                           ; 0.015                                                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.265 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.007       ; 90         ; 0.000 ; 1.823 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.154       ; 58         ; 0.000 ; 0.154 ;
;    uTco                ;       ; 1     ; 0.111       ; 42         ; 0.111 ; 0.111 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.240       ; 90         ; 0.000 ; 1.967 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                  ;
; 2.231   ; 2.231   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                          ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                            ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port         ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                           ;
;   2.231 ;   1.823 ; RR ; IC     ; 1      ; FF_X111_Y103_N7       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_7_jacobi_1d11|thei_llvm_fpga_mem_memdep_7_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached|clk ;
;   2.231 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y103_N7       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_7_jacobi_1d11|thei_llvm_fpga_mem_memdep_7_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached     ;
; 2.496   ; 0.265   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                      ;
;   2.342 ;   0.111 ; FF ; uTco   ; 2      ; FF_X111_Y103_N7       ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_7_jacobi_1d11|thei_llvm_fpga_mem_memdep_7_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached|q   ;
;   2.342 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X111_Y103_N6 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_7_jacobi_1d11|thei_llvm_fpga_mem_memdep_7_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i80~0|datad           ;
;   2.496 ;   0.154 ; FF ; CELL   ; 1      ; MLABCELL_X111_Y103_N6 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_7_jacobi_1d11|thei_llvm_fpga_mem_memdep_7_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i80~0|combout         ;
;   2.496 ;   0.000 ; FF ; CELL   ; 1      ; FF_X111_Y103_N7       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_7_jacobi_1d11|thei_llvm_fpga_mem_memdep_7_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached|d   ;
;   2.496 ;   0.000 ; FF ; CELL   ; 1      ; FF_X111_Y103_N7       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_7_jacobi_1d11|thei_llvm_fpga_mem_memdep_7_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached     ;
+---------+---------+----+--------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                  ;
; 2.231   ; 2.231    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                          ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                           ;
;   2.498 ;   1.967  ; RR ; IC     ; 1      ; FF_X111_Y103_N7     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_7_jacobi_1d11|thei_llvm_fpga_mem_memdep_7_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached|clk ;
;   2.498 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y103_N7     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_7_jacobi_1d11|thei_llvm_fpga_mem_memdep_7_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached     ;
;   2.231 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                        ;
; 2.481   ; 0.250    ;    ; uTh    ; 1      ; FF_X111_Y103_N7     ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_7_jacobi_1d11|thei_llvm_fpga_mem_memdep_7_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.015 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|theredist2_i_arrayidx134_jacobi_1d0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|theredist2_i_arrayidx134_jacobi_1d0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 2.481                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 2.466                                                                                                                                                                                                                                                                                       ;
; Slack                           ; 0.015                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.264 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.993       ; 90         ; 0.000 ; 1.809 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.154       ; 58         ; 0.000 ; 0.154 ;
;    uTco                ;       ; 1     ; 0.110       ; 42         ; 0.110 ; 0.110 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.225       ; 90         ; 0.000 ; 1.952 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                   ;
; 2.217   ; 2.217   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                           ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                             ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                            ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port          ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                            ;
;   2.217 ;   1.809 ; RR ; IC     ; 1      ; FF_X105_Y104_N19       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|theredist2_i_arrayidx134_jacobi_1d0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached|clk ;
;   2.217 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y104_N19       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|theredist2_i_arrayidx134_jacobi_1d0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached     ;
; 2.481   ; 0.264   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                       ;
;   2.327 ;   0.110 ; FF ; uTco   ; 2      ; FF_X105_Y104_N19       ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|theredist2_i_arrayidx134_jacobi_1d0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached|q   ;
;   2.327 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X105_Y104_N18 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|theredist2_i_arrayidx134_jacobi_1d0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i102~1|datad          ;
;   2.481 ;   0.154 ; FF ; CELL   ; 1      ; MLABCELL_X105_Y104_N18 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|theredist2_i_arrayidx134_jacobi_1d0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i102~1|combout        ;
;   2.481 ;   0.000 ; FF ; CELL   ; 1      ; FF_X105_Y104_N19       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|theredist2_i_arrayidx134_jacobi_1d0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached|d   ;
;   2.481 ;   0.000 ; FF ; CELL   ; 1      ; FF_X105_Y104_N19       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|theredist2_i_arrayidx134_jacobi_1d0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached     ;
+---------+---------+----+--------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                   ;
; 2.217   ; 2.217    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                           ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                      ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                            ;
;   2.483 ;   1.952  ; RR ; IC     ; 1      ; FF_X105_Y104_N19    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|theredist2_i_arrayidx134_jacobi_1d0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached|clk ;
;   2.483 ;   0.000  ; RR ; CELL   ; 1      ; FF_X105_Y104_N19    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|theredist2_i_arrayidx134_jacobi_1d0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached     ;
;   2.217 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                         ;
; 2.466   ; 0.249    ;    ; uTh    ; 1      ; FF_X105_Y104_N19    ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|theredist2_i_arrayidx134_jacobi_1d0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.015 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 2.509                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 2.494                                                                                                                                                                                                                                                                                                                    ;
; Slack                           ; 0.015                                                                                                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.264 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.021       ; 90         ; 0.000 ; 1.837 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.154       ; 58         ; 0.000 ; 0.154 ;
;    uTco                ;       ; 1     ; 0.110       ; 42         ; 0.110 ; 0.110 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.255       ; 90         ; 0.000 ; 1.982 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                   ;
; 2.245   ; 2.245   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                           ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port          ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                            ;
;   2.245 ;   1.837 ; RR ; IC     ; 1      ; FF_X113_Y111_N19       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|clk    ;
;   2.245 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y111_N19       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid        ;
; 2.509   ; 0.264   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                       ;
;   2.355 ;   0.110 ; FF ; uTco   ; 2      ; FF_X113_Y111_N19       ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|q      ;
;   2.355 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X113_Y111_N18 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|i402~0|datad   ;
;   2.509 ;   0.154 ; FF ; CELL   ; 1      ; MLABCELL_X113_Y111_N18 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|i402~0|combout ;
;   2.509 ;   0.000 ; FF ; CELL   ; 1      ; FF_X113_Y111_N19       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|d      ;
;   2.509 ;   0.000 ; FF ; CELL   ; 1      ; FF_X113_Y111_N19       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid        ;
+---------+---------+----+--------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                ;
; 2.245   ; 2.245    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                        ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                   ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                         ;
;   2.513 ;   1.982  ; RR ; IC     ; 1      ; FF_X113_Y111_N19    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|clk ;
;   2.513 ;   0.000  ; RR ; CELL   ; 1      ; FF_X113_Y111_N19    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid     ;
;   2.245 ;   -0.268 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                      ;
; 2.494   ; 0.249    ;    ; uTh    ; 1      ; FF_X113_Y111_N19    ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B1_start|thebb_jacobi_1d_B1_start_stall_region|thei_iord_bl_call_jacobi_1d_unnamed_jacobi_1d2_jacobi_1d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.016 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B5|thebb_jacobi_1d_B5_stall_region|thei_sfc_s_c0_in_for_body20_jacobi_1ds_c0_enter856_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_jacobi_1ds_c0_enter856_jacobi_1d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond39_jacobi_1d39|thei_llvm_fpga_push_i1_notexitcond39_jacobi_1d1|staging_reg|r_data[0] ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B5|thebb_jacobi_1d_B5_stall_region|thei_sfc_s_c0_in_for_body20_jacobi_1ds_c0_enter856_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_jacobi_1ds_c0_enter856_jacobi_1d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond39_jacobi_1d39|thei_llvm_fpga_push_i1_notexitcond39_jacobi_1d1|staging_reg|r_data[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.476                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 2.460                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; 0.016                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.260 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.992       ; 90         ; 0.000 ; 1.808 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.154       ; 59         ; 0.000 ; 0.154 ;
;    uTco                ;       ; 1     ; 0.106       ; 41         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.224       ; 90         ; 0.000 ; 1.951 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.216   ; 2.216   ;    ;        ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12    ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0        ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0        ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port          ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.216 ;   1.808 ; RR ; IC     ; 1      ; FF_X103_Y104_N31       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B5|thebb_jacobi_1d_B5_stall_region|thei_sfc_s_c0_in_for_body20_jacobi_1ds_c0_enter856_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_jacobi_1ds_c0_enter856_jacobi_1d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond39_jacobi_1d39|thei_llvm_fpga_push_i1_notexitcond39_jacobi_1d1|staging_reg|r_data[0]|clk       ;
;   2.216 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y104_N31       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B5|thebb_jacobi_1d_B5_stall_region|thei_sfc_s_c0_in_for_body20_jacobi_1ds_c0_enter856_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_jacobi_1ds_c0_enter856_jacobi_1d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond39_jacobi_1d39|thei_llvm_fpga_push_i1_notexitcond39_jacobi_1d1|staging_reg|r_data[0]           ;
; 2.476   ; 0.260   ;    ;        ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.322 ;   0.106 ; FF ; uTco   ; 2      ; FF_X103_Y104_N31       ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B5|thebb_jacobi_1d_B5_stall_region|thei_sfc_s_c0_in_for_body20_jacobi_1ds_c0_enter856_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_jacobi_1ds_c0_enter856_jacobi_1d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond39_jacobi_1d39|thei_llvm_fpga_push_i1_notexitcond39_jacobi_1d1|staging_reg|r_data[0]|q         ;
;   2.322 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y104_N30 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B5|thebb_jacobi_1d_B5_stall_region|thei_sfc_s_c0_in_for_body20_jacobi_1ds_c0_enter856_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_jacobi_1ds_c0_enter856_jacobi_1d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond39_jacobi_1d39|thei_llvm_fpga_push_i1_notexitcond39_jacobi_1d1|staging_reg|o_data[0]~0|datad   ;
;   2.476 ;   0.154 ; FF ; CELL   ; 1      ; MLABCELL_X103_Y104_N30 ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B5|thebb_jacobi_1d_B5_stall_region|thei_sfc_s_c0_in_for_body20_jacobi_1ds_c0_enter856_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_jacobi_1ds_c0_enter856_jacobi_1d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond39_jacobi_1d39|thei_llvm_fpga_push_i1_notexitcond39_jacobi_1d1|staging_reg|o_data[0]~0|combout ;
;   2.476 ;   0.000 ; FF ; CELL   ; 1      ; FF_X103_Y104_N31       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B5|thebb_jacobi_1d_B5_stall_region|thei_sfc_s_c0_in_for_body20_jacobi_1ds_c0_enter856_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_jacobi_1ds_c0_enter856_jacobi_1d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond39_jacobi_1d39|thei_llvm_fpga_push_i1_notexitcond39_jacobi_1d1|staging_reg|r_data[0]|d         ;
;   2.476 ;   0.000 ; FF ; CELL   ; 1      ; FF_X103_Y104_N31       ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B5|thebb_jacobi_1d_B5_stall_region|thei_sfc_s_c0_in_for_body20_jacobi_1ds_c0_enter856_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_jacobi_1ds_c0_enter856_jacobi_1d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond39_jacobi_1d39|thei_llvm_fpga_push_i1_notexitcond39_jacobi_1d1|staging_reg|r_data[0]           ;
+---------+---------+----+--------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 2.216   ; 2.216    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.482 ;   1.951  ; RR ; IC     ; 1      ; FF_X103_Y104_N31    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B5|thebb_jacobi_1d_B5_stall_region|thei_sfc_s_c0_in_for_body20_jacobi_1ds_c0_enter856_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_jacobi_1ds_c0_enter856_jacobi_1d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond39_jacobi_1d39|thei_llvm_fpga_push_i1_notexitcond39_jacobi_1d1|staging_reg|r_data[0]|clk ;
;   2.482 ;   0.000  ; RR ; CELL   ; 1      ; FF_X103_Y104_N31    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B5|thebb_jacobi_1d_B5_stall_region|thei_sfc_s_c0_in_for_body20_jacobi_1ds_c0_enter856_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_jacobi_1ds_c0_enter856_jacobi_1d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond39_jacobi_1d39|thei_llvm_fpga_push_i1_notexitcond39_jacobi_1d1|staging_reg|r_data[0]     ;
;   2.216 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.460   ; 0.244    ;    ; uTh    ; 1      ; FF_X103_Y104_N31    ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B5|thebb_jacobi_1d_B5_stall_region|thei_sfc_s_c0_in_for_body20_jacobi_1ds_c0_enter856_jacobi_1d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_jacobi_1ds_c0_enter856_jacobi_1d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond39_jacobi_1d39|thei_llvm_fpga_push_i1_notexitcond39_jacobi_1d1|staging_reg|r_data[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -0.375 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node      ; To Node                                                                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -0.375 ; sync_resetn[2] ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[8]  ; clock        ; clock       ; 1.000        ; -0.051     ; 1.198      ; Slow 900mV 100C Model           ;
; -0.373 ; sync_resetn[2] ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[16] ; clock        ; clock       ; 1.000        ; -0.051     ; 1.198      ; Slow 900mV 100C Model           ;
; -0.372 ; sync_resetn[2] ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[3]  ; clock        ; clock       ; 1.000        ; -0.051     ; 1.198      ; Slow 900mV 100C Model           ;
; -0.371 ; sync_resetn[2] ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[19] ; clock        ; clock       ; 1.000        ; -0.051     ; 1.198      ; Slow 900mV 100C Model           ;
; -0.371 ; sync_resetn[2] ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[10] ; clock        ; clock       ; 1.000        ; -0.051     ; 1.198      ; Slow 900mV 100C Model           ;
; -0.371 ; sync_resetn[2] ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[9]  ; clock        ; clock       ; 1.000        ; -0.051     ; 1.198      ; Slow 900mV 100C Model           ;
; -0.371 ; sync_resetn[2] ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[7]  ; clock        ; clock       ; 1.000        ; -0.051     ; 1.198      ; Slow 900mV 100C Model           ;
; -0.371 ; sync_resetn[2] ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[2]  ; clock        ; clock       ; 1.000        ; -0.051     ; 1.198      ; Slow 900mV 100C Model           ;
; -0.370 ; sync_resetn[2] ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[12] ; clock        ; clock       ; 1.000        ; -0.051     ; 1.198      ; Slow 900mV 100C Model           ;
; -0.370 ; sync_resetn[2] ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[6]  ; clock        ; clock       ; 1.000        ; -0.051     ; 1.198      ; Slow 900mV 100C Model           ;
+--------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is -0.375 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[8] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 5.310                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 4.935                                                                                                                                                                                                                                                                                         ;
; Slack                           ; -0.375 (VIOLATED)                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.051 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.198  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.686       ; 90         ; 0.486 ; 3.200 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.902       ; 75         ; 0.000 ; 0.902 ;
;    Cell                ;        ; 3     ; 0.100       ; 8          ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.196       ; 16         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.299       ; 90         ; 0.000 ; 2.959 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                      ;
; 4.112   ; 4.112   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                              ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                ;
;   0.912 ;   0.426 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                               ;
;   4.112 ;   3.200 ; RR ; IC     ; 1      ; FF_X109_Y106_N58    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                 ;
;   4.112 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y106_N58    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                     ;
; 5.310   ; 1.198   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                          ;
;   4.308 ;   0.196 ; RR ; uTco   ; 1      ; FF_X109_Y106_N58    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                   ;
;   4.408 ;   0.100 ; RR ; CELL   ; 1      ; FF_X109_Y106_N58    ; High Speed ; sync_resetn[2]~la_mlab/laboutb[18]                                                                                                                                                                                                                                                                 ;
;   4.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|resetn|input                                                                                                                                                                                                                                                                        ;
;   4.408 ;   0.000 ; RR ; CELL   ; 893    ; Boundary Port       ;            ; jacobi_1d_inst|resetn                                                                                                                                                                                                                                                                              ;
;   5.310 ;   0.902 ; RR ; IC     ; 1      ; FF_X105_Y96_N8      ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[8]|clrn ;
;   5.310 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y96_N8      ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[8]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                   ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                     ;
; 5.061   ; 4.061   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                             ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                               ;
;   1.716 ;   0.376 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                              ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                        ;
;   1.716 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                              ;
;   4.675 ;   2.959 ; RR ; IC     ; 1      ; FF_X105_Y96_N8      ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[8]|clk ;
;   4.675 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y96_N8      ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[8]     ;
;   5.061 ;   0.386 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                           ;
; 4.935   ; -0.126  ;    ; uTsu   ; 1      ; FF_X105_Y96_N8      ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[8]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is -0.373 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                 ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[16] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 5.310                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 4.937                                                                                                                                                                                                                                                                                          ;
; Slack                           ; -0.373 (VIOLATED)                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.051 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.198  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.686       ; 90         ; 0.486 ; 3.200 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.902       ; 75         ; 0.000 ; 0.902 ;
;    Cell                ;        ; 3     ; 0.100       ; 8          ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.196       ; 16         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.299       ; 90         ; 0.000 ; 2.959 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                       ;
; 4.112   ; 4.112   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                               ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                 ;
;   0.912 ;   0.426 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                ;
;   4.112 ;   3.200 ; RR ; IC     ; 1      ; FF_X109_Y106_N58    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                  ;
;   4.112 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y106_N58    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                      ;
; 5.310   ; 1.198   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                           ;
;   4.308 ;   0.196 ; RR ; uTco   ; 1      ; FF_X109_Y106_N58    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                    ;
;   4.408 ;   0.100 ; RR ; CELL   ; 1      ; FF_X109_Y106_N58    ; High Speed ; sync_resetn[2]~la_mlab/laboutb[18]                                                                                                                                                                                                                                                                  ;
;   4.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|resetn|input                                                                                                                                                                                                                                                                         ;
;   4.408 ;   0.000 ; RR ; CELL   ; 893    ; Boundary Port       ;            ; jacobi_1d_inst|resetn                                                                                                                                                                                                                                                                               ;
;   5.310 ;   0.902 ; RR ; IC     ; 1      ; FF_X105_Y96_N20     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[16]|clrn ;
;   5.310 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y96_N20     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[16]      ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                    ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                      ;
; 5.061   ; 4.061   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                         ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                     ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                              ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                ;
;   1.716 ;   0.376 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                               ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                         ;
;   1.716 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                               ;
;   4.675 ;   2.959 ; RR ; IC     ; 1      ; FF_X105_Y96_N20     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[16]|clk ;
;   4.675 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y96_N20     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[16]     ;
;   5.061 ;   0.386 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                            ;
; 4.937   ; -0.124  ;    ; uTsu   ; 1      ; FF_X105_Y96_N20     ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[16]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is -0.372 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[3] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 5.310                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 4.938                                                                                                                                                                                                                                                                                         ;
; Slack                           ; -0.372 (VIOLATED)                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.051 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.198  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.686       ; 90         ; 0.486 ; 3.200 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.902       ; 75         ; 0.000 ; 0.902 ;
;    Cell                ;        ; 3     ; 0.100       ; 8          ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.196       ; 16         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.299       ; 90         ; 0.000 ; 2.959 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                      ;
; 4.112   ; 4.112   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                              ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                ;
;   0.912 ;   0.426 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                               ;
;   4.112 ;   3.200 ; RR ; IC     ; 1      ; FF_X109_Y106_N58    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                 ;
;   4.112 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y106_N58    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                     ;
; 5.310   ; 1.198   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                          ;
;   4.308 ;   0.196 ; RR ; uTco   ; 1      ; FF_X109_Y106_N58    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                   ;
;   4.408 ;   0.100 ; RR ; CELL   ; 1      ; FF_X109_Y106_N58    ; High Speed ; sync_resetn[2]~la_mlab/laboutb[18]                                                                                                                                                                                                                                                                 ;
;   4.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|resetn|input                                                                                                                                                                                                                                                                        ;
;   4.408 ;   0.000 ; RR ; CELL   ; 893    ; Boundary Port       ;            ; jacobi_1d_inst|resetn                                                                                                                                                                                                                                                                              ;
;   5.310 ;   0.902 ; RR ; IC     ; 1      ; FF_X105_Y96_N14     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[3]|clrn ;
;   5.310 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y96_N14     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[3]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                   ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                     ;
; 5.061   ; 4.061   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                             ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                               ;
;   1.716 ;   0.376 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                              ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                        ;
;   1.716 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                              ;
;   4.675 ;   2.959 ; RR ; IC     ; 1      ; FF_X105_Y96_N14     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[3]|clk ;
;   4.675 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y96_N14     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[3]     ;
;   5.061 ;   0.386 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                           ;
; 4.938   ; -0.123  ;    ; uTsu   ; 1      ; FF_X105_Y96_N14     ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[3]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is -0.371 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                 ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[19] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 5.310                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 4.939                                                                                                                                                                                                                                                                                          ;
; Slack                           ; -0.371 (VIOLATED)                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.051 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.198  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.686       ; 90         ; 0.486 ; 3.200 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.902       ; 75         ; 0.000 ; 0.902 ;
;    Cell                ;        ; 3     ; 0.100       ; 8          ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.196       ; 16         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.299       ; 90         ; 0.000 ; 2.959 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                       ;
; 4.112   ; 4.112   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                               ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                 ;
;   0.912 ;   0.426 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                ;
;   4.112 ;   3.200 ; RR ; IC     ; 1      ; FF_X109_Y106_N58    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                  ;
;   4.112 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y106_N58    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                      ;
; 5.310   ; 1.198   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                           ;
;   4.308 ;   0.196 ; RR ; uTco   ; 1      ; FF_X109_Y106_N58    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                    ;
;   4.408 ;   0.100 ; RR ; CELL   ; 1      ; FF_X109_Y106_N58    ; High Speed ; sync_resetn[2]~la_mlab/laboutb[18]                                                                                                                                                                                                                                                                  ;
;   4.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|resetn|input                                                                                                                                                                                                                                                                         ;
;   4.408 ;   0.000 ; RR ; CELL   ; 893    ; Boundary Port       ;            ; jacobi_1d_inst|resetn                                                                                                                                                                                                                                                                               ;
;   5.310 ;   0.902 ; RR ; IC     ; 1      ; FF_X105_Y96_N56     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[19]|clrn ;
;   5.310 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y96_N56     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[19]      ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                    ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                      ;
; 5.061   ; 4.061   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                         ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                     ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                              ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                ;
;   1.716 ;   0.376 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                               ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                         ;
;   1.716 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                               ;
;   4.675 ;   2.959 ; RR ; IC     ; 1      ; FF_X105_Y96_N56     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[19]|clk ;
;   4.675 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y96_N56     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[19]     ;
;   5.061 ;   0.386 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                            ;
; 4.939   ; -0.122  ;    ; uTsu   ; 1      ; FF_X105_Y96_N56     ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[19]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is -0.371 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                 ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[10] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 5.310                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 4.939                                                                                                                                                                                                                                                                                          ;
; Slack                           ; -0.371 (VIOLATED)                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.051 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.198  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.686       ; 90         ; 0.486 ; 3.200 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.902       ; 75         ; 0.000 ; 0.902 ;
;    Cell                ;        ; 3     ; 0.100       ; 8          ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.196       ; 16         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.299       ; 90         ; 0.000 ; 2.959 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                       ;
; 4.112   ; 4.112   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                               ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                 ;
;   0.912 ;   0.426 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                ;
;   4.112 ;   3.200 ; RR ; IC     ; 1      ; FF_X109_Y106_N58    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                  ;
;   4.112 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y106_N58    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                      ;
; 5.310   ; 1.198   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                           ;
;   4.308 ;   0.196 ; RR ; uTco   ; 1      ; FF_X109_Y106_N58    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                    ;
;   4.408 ;   0.100 ; RR ; CELL   ; 1      ; FF_X109_Y106_N58    ; High Speed ; sync_resetn[2]~la_mlab/laboutb[18]                                                                                                                                                                                                                                                                  ;
;   4.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|resetn|input                                                                                                                                                                                                                                                                         ;
;   4.408 ;   0.000 ; RR ; CELL   ; 893    ; Boundary Port       ;            ; jacobi_1d_inst|resetn                                                                                                                                                                                                                                                                               ;
;   5.310 ;   0.902 ; RR ; IC     ; 1      ; FF_X105_Y96_N50     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[10]|clrn ;
;   5.310 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y96_N50     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[10]      ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                    ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                      ;
; 5.061   ; 4.061   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                         ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                     ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                              ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                ;
;   1.716 ;   0.376 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                               ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                         ;
;   1.716 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                               ;
;   4.675 ;   2.959 ; RR ; IC     ; 1      ; FF_X105_Y96_N50     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[10]|clk ;
;   4.675 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y96_N50     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[10]     ;
;   5.061 ;   0.386 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                            ;
; 4.939   ; -0.122  ;    ; uTsu   ; 1      ; FF_X105_Y96_N50     ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[10]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is -0.371 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[9] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 5.310                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 4.939                                                                                                                                                                                                                                                                                         ;
; Slack                           ; -0.371 (VIOLATED)                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.051 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.198  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.686       ; 90         ; 0.486 ; 3.200 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.902       ; 75         ; 0.000 ; 0.902 ;
;    Cell                ;        ; 3     ; 0.100       ; 8          ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.196       ; 16         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.299       ; 90         ; 0.000 ; 2.959 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                      ;
; 4.112   ; 4.112   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                              ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                ;
;   0.912 ;   0.426 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                               ;
;   4.112 ;   3.200 ; RR ; IC     ; 1      ; FF_X109_Y106_N58    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                 ;
;   4.112 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y106_N58    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                     ;
; 5.310   ; 1.198   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                          ;
;   4.308 ;   0.196 ; RR ; uTco   ; 1      ; FF_X109_Y106_N58    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                   ;
;   4.408 ;   0.100 ; RR ; CELL   ; 1      ; FF_X109_Y106_N58    ; High Speed ; sync_resetn[2]~la_mlab/laboutb[18]                                                                                                                                                                                                                                                                 ;
;   4.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|resetn|input                                                                                                                                                                                                                                                                        ;
;   4.408 ;   0.000 ; RR ; CELL   ; 893    ; Boundary Port       ;            ; jacobi_1d_inst|resetn                                                                                                                                                                                                                                                                              ;
;   5.310 ;   0.902 ; RR ; IC     ; 1      ; FF_X105_Y96_N29     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[9]|clrn ;
;   5.310 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y96_N29     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[9]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                   ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                     ;
; 5.061   ; 4.061   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                             ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                               ;
;   1.716 ;   0.376 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                              ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                        ;
;   1.716 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                              ;
;   4.675 ;   2.959 ; RR ; IC     ; 1      ; FF_X105_Y96_N29     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[9]|clk ;
;   4.675 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y96_N29     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[9]     ;
;   5.061 ;   0.386 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                           ;
; 4.939   ; -0.122  ;    ; uTsu   ; 1      ; FF_X105_Y96_N29     ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[9]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is -0.371 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[7] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 5.310                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 4.939                                                                                                                                                                                                                                                                                         ;
; Slack                           ; -0.371 (VIOLATED)                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.051 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.198  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.686       ; 90         ; 0.486 ; 3.200 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.902       ; 75         ; 0.000 ; 0.902 ;
;    Cell                ;        ; 3     ; 0.100       ; 8          ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.196       ; 16         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.299       ; 90         ; 0.000 ; 2.959 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                      ;
; 4.112   ; 4.112   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                              ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                ;
;   0.912 ;   0.426 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                               ;
;   4.112 ;   3.200 ; RR ; IC     ; 1      ; FF_X109_Y106_N58    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                 ;
;   4.112 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y106_N58    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                     ;
; 5.310   ; 1.198   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                          ;
;   4.308 ;   0.196 ; RR ; uTco   ; 1      ; FF_X109_Y106_N58    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                   ;
;   4.408 ;   0.100 ; RR ; CELL   ; 1      ; FF_X109_Y106_N58    ; High Speed ; sync_resetn[2]~la_mlab/laboutb[18]                                                                                                                                                                                                                                                                 ;
;   4.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|resetn|input                                                                                                                                                                                                                                                                        ;
;   4.408 ;   0.000 ; RR ; CELL   ; 893    ; Boundary Port       ;            ; jacobi_1d_inst|resetn                                                                                                                                                                                                                                                                              ;
;   5.310 ;   0.902 ; RR ; IC     ; 1      ; FF_X105_Y96_N44     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[7]|clrn ;
;   5.310 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y96_N44     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[7]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                   ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                     ;
; 5.061   ; 4.061   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                             ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                               ;
;   1.716 ;   0.376 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                              ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                        ;
;   1.716 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                              ;
;   4.675 ;   2.959 ; RR ; IC     ; 1      ; FF_X105_Y96_N44     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[7]|clk ;
;   4.675 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y96_N44     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[7]     ;
;   5.061 ;   0.386 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                           ;
; 4.939   ; -0.122  ;    ; uTsu   ; 1      ; FF_X105_Y96_N44     ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[7]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is -0.371 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[2] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 5.310                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 4.939                                                                                                                                                                                                                                                                                         ;
; Slack                           ; -0.371 (VIOLATED)                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.051 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.198  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.686       ; 90         ; 0.486 ; 3.200 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.902       ; 75         ; 0.000 ; 0.902 ;
;    Cell                ;        ; 3     ; 0.100       ; 8          ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.196       ; 16         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.299       ; 90         ; 0.000 ; 2.959 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                      ;
; 4.112   ; 4.112   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                              ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                ;
;   0.912 ;   0.426 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                               ;
;   4.112 ;   3.200 ; RR ; IC     ; 1      ; FF_X109_Y106_N58    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                 ;
;   4.112 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y106_N58    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                     ;
; 5.310   ; 1.198   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                          ;
;   4.308 ;   0.196 ; RR ; uTco   ; 1      ; FF_X109_Y106_N58    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                   ;
;   4.408 ;   0.100 ; RR ; CELL   ; 1      ; FF_X109_Y106_N58    ; High Speed ; sync_resetn[2]~la_mlab/laboutb[18]                                                                                                                                                                                                                                                                 ;
;   4.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|resetn|input                                                                                                                                                                                                                                                                        ;
;   4.408 ;   0.000 ; RR ; CELL   ; 893    ; Boundary Port       ;            ; jacobi_1d_inst|resetn                                                                                                                                                                                                                                                                              ;
;   5.310 ;   0.902 ; RR ; IC     ; 1      ; FF_X105_Y96_N32     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[2]|clrn ;
;   5.310 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y96_N32     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[2]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                   ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                     ;
; 5.061   ; 4.061   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                             ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                               ;
;   1.716 ;   0.376 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                              ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                        ;
;   1.716 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                              ;
;   4.675 ;   2.959 ; RR ; IC     ; 1      ; FF_X105_Y96_N32     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[2]|clk ;
;   4.675 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y96_N32     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[2]     ;
;   5.061 ;   0.386 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                           ;
; 4.939   ; -0.122  ;    ; uTsu   ; 1      ; FF_X105_Y96_N32     ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[2]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is -0.370 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                 ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[12] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 5.310                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 4.940                                                                                                                                                                                                                                                                                          ;
; Slack                           ; -0.370 (VIOLATED)                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.051 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.198  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.686       ; 90         ; 0.486 ; 3.200 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.902       ; 75         ; 0.000 ; 0.902 ;
;    Cell                ;        ; 3     ; 0.100       ; 8          ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.196       ; 16         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.299       ; 90         ; 0.000 ; 2.959 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                       ;
; 4.112   ; 4.112   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                               ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                 ;
;   0.912 ;   0.426 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                ;
;   4.112 ;   3.200 ; RR ; IC     ; 1      ; FF_X109_Y106_N58    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                  ;
;   4.112 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y106_N58    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                      ;
; 5.310   ; 1.198   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                           ;
;   4.308 ;   0.196 ; RR ; uTco   ; 1      ; FF_X109_Y106_N58    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                    ;
;   4.408 ;   0.100 ; RR ; CELL   ; 1      ; FF_X109_Y106_N58    ; High Speed ; sync_resetn[2]~la_mlab/laboutb[18]                                                                                                                                                                                                                                                                  ;
;   4.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|resetn|input                                                                                                                                                                                                                                                                         ;
;   4.408 ;   0.000 ; RR ; CELL   ; 893    ; Boundary Port       ;            ; jacobi_1d_inst|resetn                                                                                                                                                                                                                                                                               ;
;   5.310 ;   0.902 ; RR ; IC     ; 1      ; FF_X105_Y96_N5      ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[12]|clrn ;
;   5.310 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y96_N5      ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[12]      ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                    ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                      ;
; 5.061   ; 4.061   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                         ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                     ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                              ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                ;
;   1.716 ;   0.376 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                               ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                         ;
;   1.716 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                               ;
;   4.675 ;   2.959 ; RR ; IC     ; 1      ; FF_X105_Y96_N5      ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[12]|clk ;
;   4.675 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y96_N5      ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[12]     ;
;   5.061 ;   0.386 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                            ;
; 4.940   ; -0.121  ;    ; uTsu   ; 1      ; FF_X105_Y96_N5      ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[12]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is -0.370 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[6] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 5.310                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 4.940                                                                                                                                                                                                                                                                                         ;
; Slack                           ; -0.370 (VIOLATED)                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.051 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.198  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.686       ; 90         ; 0.486 ; 3.200 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.902       ; 75         ; 0.000 ; 0.902 ;
;    Cell                ;        ; 3     ; 0.100       ; 8          ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.196       ; 16         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.299       ; 90         ; 0.000 ; 2.959 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                      ;
; 4.112   ; 4.112   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                              ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                ;
;   0.912 ;   0.426 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                               ;
;   4.112 ;   3.200 ; RR ; IC     ; 1      ; FF_X109_Y106_N58    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                 ;
;   4.112 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y106_N58    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                     ;
; 5.310   ; 1.198   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                          ;
;   4.308 ;   0.196 ; RR ; uTco   ; 1      ; FF_X109_Y106_N58    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                   ;
;   4.408 ;   0.100 ; RR ; CELL   ; 1      ; FF_X109_Y106_N58    ; High Speed ; sync_resetn[2]~la_mlab/laboutb[18]                                                                                                                                                                                                                                                                 ;
;   4.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|resetn|input                                                                                                                                                                                                                                                                        ;
;   4.408 ;   0.000 ; RR ; CELL   ; 893    ; Boundary Port       ;            ; jacobi_1d_inst|resetn                                                                                                                                                                                                                                                                              ;
;   5.310 ;   0.902 ; RR ; IC     ; 1      ; FF_X105_Y96_N11     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[6]|clrn ;
;   5.310 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y96_N11     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[6]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                   ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                     ;
; 5.061   ; 4.061   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                             ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                               ;
;   1.716 ;   0.376 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                              ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                        ;
;   1.716 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                              ;
;   4.675 ;   2.959 ; RR ; IC     ; 1      ; FF_X105_Y96_N11     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[6]|clk ;
;   4.675 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y96_N11     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[6]     ;
;   5.061 ;   0.386 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                           ;
; 4.940   ; -0.121  ;    ; uTsu   ; 1      ; FF_X105_Y96_N11     ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d11_jacobi_1d8|thereaddata_reg_unnamed_jacobi_1d11_jacobi_1d3|readdata_reg_unnamed_jacobi_1d11_jacobi_1d3_data_reg_q[6]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.109 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.109 ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                               ; clock        ; clock       ; 0.000        ; 0.104      ; 0.271      ; Fast 900mV -40C Model           ;
; 0.110 ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                                ; clock        ; clock       ; 0.000        ; 0.104      ; 0.271      ; Fast 900mV -40C Model           ;
; 0.111 ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                               ; clock        ; clock       ; 0.000        ; 0.104      ; 0.271      ; Fast 900mV -40C Model           ;
; 0.111 ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                ; clock        ; clock       ; 0.000        ; 0.104      ; 0.271      ; Fast 900mV -40C Model           ;
; 0.111 ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                              ; clock        ; clock       ; 0.000        ; 0.104      ; 0.271      ; Fast 900mV -40C Model           ;
; 0.112 ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                                               ; clock        ; clock       ; 0.000        ; 0.104      ; 0.271      ; Fast 900mV -40C Model           ;
; 0.112 ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                                               ; clock        ; clock       ; 0.000        ; 0.104      ; 0.271      ; Fast 900mV -40C Model           ;
; 0.114 ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x_out_c0_exit74_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]       ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x_out_c0_exit74_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0~reg1                              ; clock        ; clock       ; 0.000        ; 0.017      ; 0.227      ; Fast 900mV -40C Model           ;
; 0.131 ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d6|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d6|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ; clock        ; clock       ; 0.000        ; 0.110      ; 0.300      ; Fast 900mV -40C Model           ;
; 0.131 ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d6|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d6|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; clock        ; clock       ; 0.000        ; 0.110      ; 0.300      ; Fast 900mV -40C Model           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.109 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                           ;
; Data Arrival Time               ; 2.489                                                                                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 2.380                                                                                                                                                                                                                                                                                                                                              ;
; Slack                           ; 0.109                                                                                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.104 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.271 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.994       ; 90         ; 0.000 ; 1.810 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.112       ; 41         ; 0.112 ; 0.112 ;
;    Cell                ;       ; 2     ; 0.063       ; 23         ; 0.000 ; 0.063 ;
;    uTco                ;       ; 1     ; 0.096       ; 35         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.238       ; 90         ; 0.000 ; 1.965 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                         ;
; 2.218   ; 2.218   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                                                            ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                                                                  ;
;   2.218 ;   1.810 ; RR ; IC     ; 1      ; FF_X110_Y102_N49    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.218 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y102_N49    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.489   ; 0.271   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                             ;
;   2.314 ;   0.096 ; RR ; uTco   ; 1      ; FF_X110_Y102_N49    ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.377 ;   0.063 ; RR ; CELL   ; 7      ; FF_X110_Y102_N49    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[12] ;
;   2.489 ;   0.112 ; RR ; IC     ; 1      ; FF_X111_Y102_N25    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]|clrn                                                           ;
;   2.489 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y102_N25    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                              ;
; 2.322   ; 2.322    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                      ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                       ;
;   2.496 ;   1.965  ; RR ; IC     ; 1      ; FF_X111_Y102_N25    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]|clk ;
;   2.496 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y102_N25    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]     ;
;   2.322 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                    ;
; 2.380   ; 0.058    ;    ; uTh    ; 1      ; FF_X111_Y102_N25    ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.110 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                              ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                           ;
; Data Arrival Time               ; 2.489                                                                                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 2.379                                                                                                                                                                                                                                                                                                                                              ;
; Slack                           ; 0.110                                                                                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.104 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.271 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.994       ; 90         ; 0.000 ; 1.810 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.112       ; 41         ; 0.112 ; 0.112 ;
;    Cell                ;       ; 2     ; 0.063       ; 23         ; 0.000 ; 0.063 ;
;    uTco                ;       ; 1     ; 0.096       ; 35         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.238       ; 90         ; 0.000 ; 1.965 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                         ;
; 2.218   ; 2.218   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                                                            ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                                                                  ;
;   2.218 ;   1.810 ; RR ; IC     ; 1      ; FF_X110_Y102_N49    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.218 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y102_N49    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.489   ; 0.271   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                             ;
;   2.314 ;   0.096 ; RR ; uTco   ; 1      ; FF_X110_Y102_N49    ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.377 ;   0.063 ; RR ; CELL   ; 7      ; FF_X110_Y102_N49    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[12] ;
;   2.489 ;   0.112 ; RR ; IC     ; 1      ; FF_X111_Y102_N59    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]|clrn                                                            ;
;   2.489 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y102_N59    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                             ;
; 2.322   ; 2.322    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                     ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                      ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                      ;
;   2.496 ;   1.965  ; RR ; IC     ; 1      ; FF_X111_Y102_N59    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]|clk ;
;   2.496 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y102_N59    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]     ;
;   2.322 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                   ;
; 2.379   ; 0.057    ;    ; uTh    ; 1      ; FF_X111_Y102_N59    ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.111 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                           ;
; Data Arrival Time               ; 2.489                                                                                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 2.378                                                                                                                                                                                                                                                                                                                                              ;
; Slack                           ; 0.111                                                                                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.104 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.271 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.994       ; 90         ; 0.000 ; 1.810 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.112       ; 41         ; 0.112 ; 0.112 ;
;    Cell                ;       ; 2     ; 0.063       ; 23         ; 0.000 ; 0.063 ;
;    uTco                ;       ; 1     ; 0.096       ; 35         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.238       ; 90         ; 0.000 ; 1.965 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                         ;
; 2.218   ; 2.218   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                                                            ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                                                                  ;
;   2.218 ;   1.810 ; RR ; IC     ; 1      ; FF_X110_Y102_N49    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.218 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y102_N49    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.489   ; 0.271   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                             ;
;   2.314 ;   0.096 ; RR ; uTco   ; 1      ; FF_X110_Y102_N49    ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.377 ;   0.063 ; RR ; CELL   ; 7      ; FF_X110_Y102_N49    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[12] ;
;   2.489 ;   0.112 ; RR ; IC     ; 1      ; FF_X111_Y102_N43    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0|clrn                                                           ;
;   2.489 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y102_N43    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                              ;
; 2.322   ; 2.322    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                      ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                       ;
;   2.496 ;   1.965  ; RR ; IC     ; 1      ; FF_X111_Y102_N43    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0|clk ;
;   2.496 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y102_N43    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0     ;
;   2.322 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                    ;
; 2.378   ; 0.056    ;    ; uTh    ; 1      ; FF_X111_Y102_N43    ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.111 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                              ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                           ;
; Data Arrival Time               ; 2.489                                                                                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 2.378                                                                                                                                                                                                                                                                                                                                              ;
; Slack                           ; 0.111                                                                                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.104 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.271 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.994       ; 90         ; 0.000 ; 1.810 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.112       ; 41         ; 0.112 ; 0.112 ;
;    Cell                ;       ; 2     ; 0.063       ; 23         ; 0.000 ; 0.063 ;
;    uTco                ;       ; 1     ; 0.096       ; 35         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.238       ; 90         ; 0.000 ; 1.965 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                         ;
; 2.218   ; 2.218   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                                                            ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                                                                  ;
;   2.218 ;   1.810 ; RR ; IC     ; 1      ; FF_X110_Y102_N49    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.218 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y102_N49    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.489   ; 0.271   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                             ;
;   2.314 ;   0.096 ; RR ; uTco   ; 1      ; FF_X110_Y102_N49    ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.377 ;   0.063 ; RR ; CELL   ; 7      ; FF_X110_Y102_N49    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[12] ;
;   2.489 ;   0.112 ; RR ; IC     ; 1      ; FF_X111_Y102_N38    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]|clrn                                                            ;
;   2.489 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y102_N38    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                             ;
; 2.322   ; 2.322    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                     ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                      ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                      ;
;   2.496 ;   1.965  ; RR ; IC     ; 1      ; FF_X111_Y102_N38    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]|clk ;
;   2.496 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y102_N38    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]     ;
;   2.322 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                   ;
; 2.378   ; 0.056    ;    ; uTh    ; 1      ; FF_X111_Y102_N38    ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Removal slack is 0.111 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                            ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                           ;
; Data Arrival Time               ; 2.489                                                                                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 2.378                                                                                                                                                                                                                                                                                                                                              ;
; Slack                           ; 0.111                                                                                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.104 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.271 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.994       ; 90         ; 0.000 ; 1.810 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.112       ; 41         ; 0.112 ; 0.112 ;
;    Cell                ;       ; 2     ; 0.063       ; 23         ; 0.000 ; 0.063 ;
;    uTco                ;       ; 1     ; 0.096       ; 35         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.238       ; 90         ; 0.000 ; 1.965 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                         ;
; 2.218   ; 2.218   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                                                            ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                                                                  ;
;   2.218 ;   1.810 ; RR ; IC     ; 1      ; FF_X110_Y102_N49    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.218 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y102_N49    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.489   ; 0.271   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                             ;
;   2.314 ;   0.096 ; RR ; uTco   ; 1      ; FF_X110_Y102_N49    ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.377 ;   0.063 ; RR ; CELL   ; 7      ; FF_X110_Y102_N49    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[12] ;
;   2.489 ;   0.112 ; RR ; IC     ; 1      ; FF_X111_Y102_N49    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached|clrn                                                          ;
;   2.489 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y102_N49    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                               ;
; 2.322   ; 2.322    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                       ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                        ;
;   2.496 ;   1.965  ; RR ; IC     ; 1      ; FF_X111_Y102_N49    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached|clk ;
;   2.496 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y102_N49    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached     ;
;   2.322 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                     ;
; 2.378   ; 0.056    ;    ; uTh    ; 1      ; FF_X111_Y102_N49    ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Removal slack is 0.112 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                           ;
; Data Arrival Time               ; 2.489                                                                                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 2.377                                                                                                                                                                                                                                                                                                                                              ;
; Slack                           ; 0.112                                                                                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.104 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.271 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.994       ; 90         ; 0.000 ; 1.810 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.112       ; 41         ; 0.112 ; 0.112 ;
;    Cell                ;       ; 2     ; 0.063       ; 23         ; 0.000 ; 0.063 ;
;    uTco                ;       ; 1     ; 0.096       ; 35         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.238       ; 90         ; 0.000 ; 1.965 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                         ;
; 2.218   ; 2.218   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                                                            ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                                                                  ;
;   2.218 ;   1.810 ; RR ; IC     ; 1      ; FF_X110_Y102_N49    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.218 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y102_N49    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.489   ; 0.271   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                             ;
;   2.314 ;   0.096 ; RR ; uTco   ; 1      ; FF_X110_Y102_N49    ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.377 ;   0.063 ; RR ; CELL   ; 7      ; FF_X110_Y102_N49    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[12] ;
;   2.489 ;   0.112 ; RR ; IC     ; 1      ; FF_X111_Y102_N8     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]|clrn                                                           ;
;   2.489 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y102_N8     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                              ;
; 2.322   ; 2.322    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                      ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                       ;
;   2.496 ;   1.965  ; RR ; IC     ; 1      ; FF_X111_Y102_N8     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]|clk ;
;   2.496 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y102_N8     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]     ;
;   2.322 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                    ;
; 2.377   ; 0.055    ;    ; uTh    ; 1      ; FF_X111_Y102_N8     ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Removal slack is 0.112 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                           ;
; Data Arrival Time               ; 2.489                                                                                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 2.377                                                                                                                                                                                                                                                                                                                                              ;
; Slack                           ; 0.112                                                                                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.104 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.271 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.994       ; 90         ; 0.000 ; 1.810 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.112       ; 41         ; 0.112 ; 0.112 ;
;    Cell                ;       ; 2     ; 0.063       ; 23         ; 0.000 ; 0.063 ;
;    uTco                ;       ; 1     ; 0.096       ; 35         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.238       ; 90         ; 0.000 ; 1.965 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                         ;
; 2.218   ; 2.218   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                                                            ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                                                                  ;
;   2.218 ;   1.810 ; RR ; IC     ; 1      ; FF_X110_Y102_N49    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.218 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y102_N49    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.489   ; 0.271   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                             ;
;   2.314 ;   0.096 ; RR ; uTco   ; 1      ; FF_X110_Y102_N49    ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.377 ;   0.063 ; RR ; CELL   ; 7      ; FF_X110_Y102_N49    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[12] ;
;   2.489 ;   0.112 ; RR ; IC     ; 1      ; FF_X111_Y102_N16    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]|clrn                                                           ;
;   2.489 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y102_N16    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                              ;
; 2.322   ; 2.322    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                      ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                       ;
;   2.496 ;   1.965  ; RR ; IC     ; 1      ; FF_X111_Y102_N16    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]|clk ;
;   2.496 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y102_N16    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]     ;
;   2.322 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                    ;
; 2.377   ; 0.055    ;    ; uTh    ; 1      ; FF_X111_Y102_N16    ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B8|thebb_jacobi_1d_B8_stall_region|thei_llvm_fpga_mem_memdep_6_jacobi_1d7|thei_llvm_fpga_mem_memdep_6_jacobi_1d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Removal slack is 0.114 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x_out_c0_exit74_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                 ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x_out_c0_exit74_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 2.441                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 2.327                                                                                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; 0.114                                                                                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.017 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.227 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.990       ; 90         ; 0.000 ; 1.806 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.086       ; 38         ; 0.086 ; 0.086 ;
;    Cell                ;       ; 2     ; 0.044       ; 19         ; 0.000 ; 0.044 ;
;    uTco                ;       ; 1     ; 0.097       ; 43         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.228       ; 90         ; 0.000 ; 1.955 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                              ;
; 2.214   ; 2.214   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                       ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                 ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                                                                       ;
;   2.214 ;   1.806 ; RR ; IC     ; 1      ; FF_X105_Y101_N34    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x_out_c0_exit74_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.214 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y101_N34    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x_out_c0_exit74_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.441   ; 0.227   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                  ;
;   2.311 ;   0.097 ; RR ; uTco   ; 1      ; FF_X105_Y101_N34    ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x_out_c0_exit74_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.355 ;   0.044 ; RR ; CELL   ; 21     ; FF_X105_Y101_N34    ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x_out_c0_exit74_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[2] ;
;   2.441 ;   0.086 ; RR ; IC     ; 1      ; EC_X106_Y101_N0     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x_out_c0_exit74_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0|clr1    ;
;   2.441 ;   0.000 ; RR ; CELL   ; 1      ; EC_X106_Y101_N0     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x_out_c0_exit74_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0~reg1    ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                         ;
; 2.231   ; 2.231    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.273 ;   0.273  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                     ;
;   0.531 ;   0.258  ; RR ; CELL ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                    ;
;   0.531 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; CELL ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                                                                    ;
;   2.486 ;   1.955  ; RR ; IC   ; 1      ; EC_X106_Y101_N0     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x_out_c0_exit74_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0|clk1 ;
;   2.486 ;   0.000  ; RR ; CELL ; 1      ; EC_X106_Y101_N0     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x_out_c0_exit74_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0~reg1 ;
;   2.231 ;   -0.255 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                 ;
; 2.327   ; 0.096    ;    ; uTh  ; 1      ; EC_X106_Y101_N0     ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_jacobi_1ds_c0_enter723_jacobi_1d1_aunroll_x_out_c0_exit74_1_tpl_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0~reg1 ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Removal slack is 0.131 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d6|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                        ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d6|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.520                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.389                                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack                           ; 0.131                                                                                                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.110 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.300 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.996       ; 90         ; 0.000 ; 1.812 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.141       ; 47         ; 0.141 ; 0.141 ;
;    Cell                ;       ; 2     ; 0.063       ; 21         ; 0.000 ; 0.063 ;
;    uTco                ;       ; 1     ; 0.096       ; 32         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.246       ; 90         ; 0.000 ; 1.973 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.220   ; 2.220   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.220 ;   1.812 ; RR ; IC     ; 1      ; FF_X110_Y97_N55     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d6|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                                         ;
;   2.220 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y97_N55     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d6|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                             ;
; 2.520   ; 0.300   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.316 ;   0.096 ; RR ; uTco   ; 1      ; FF_X110_Y97_N55     ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d6|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                                           ;
;   2.379 ;   0.063 ; RR ; CELL   ; 19     ; FF_X110_Y97_N55     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d6|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[16]                          ;
;   2.520 ;   0.141 ; RR ; IC     ; 1      ; FF_X112_Y97_N35     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d6|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   2.520 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y97_N35     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d6|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                            ;
; 2.330   ; 2.330    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.504 ;   1.973  ; RR ; IC     ; 1      ; FF_X112_Y97_N35     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d6|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   2.504 ;   0.000  ; RR ; CELL   ; 1      ; FF_X112_Y97_N35     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d6|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
;   2.330 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                  ;
; 2.389   ; 0.059    ;    ; uTh    ; 1      ; FF_X112_Y97_N35     ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d6|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Removal slack is 0.131 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d6|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                        ;
; To Node                         ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d6|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.520                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.389                                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack                           ; 0.131                                                                                                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.110 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.300 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.996       ; 90         ; 0.000 ; 1.812 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.141       ; 47         ; 0.141 ; 0.141 ;
;    Cell                ;       ; 2     ; 0.063       ; 21         ; 0.000 ; 0.063 ;
;    uTco                ;       ; 1     ; 0.096       ; 32         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.246       ; 90         ; 0.000 ; 1.973 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.220   ; 2.220   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.220 ;   1.812 ; RR ; IC     ; 1      ; FF_X110_Y97_N55     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d6|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                                         ;
;   2.220 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y97_N55     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d6|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                             ;
; 2.520   ; 0.300   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.316 ;   0.096 ; RR ; uTco   ; 1      ; FF_X110_Y97_N55     ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d6|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                                           ;
;   2.379 ;   0.063 ; RR ; CELL   ; 19     ; FF_X110_Y97_N55     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d6|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[16]                          ;
;   2.520 ;   0.141 ; RR ; IC     ; 1      ; FF_X112_Y97_N32     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d6|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clrn ;
;   2.520 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y97_N32     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d6|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]      ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                            ;
; 2.330   ; 2.330    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; jacobi_1d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5136   ; Boundary Port       ;            ; jacobi_1d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.504 ;   1.973  ; RR ; IC     ; 1      ; FF_X112_Y97_N32     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d6|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   2.504 ;   0.000  ; RR ; CELL   ; 1      ; FF_X112_Y97_N32     ; High Speed ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d6|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
;   2.330 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                  ;
; 2.389   ; 0.059    ;    ; uTh    ; 1      ; FF_X112_Y97_N32     ;            ; jacobi_1d_inst|jacobi_1d_internal_inst|jacobi_1d_internal|thejacobi_1d_function|thebb_jacobi_1d_B3|thebb_jacobi_1d_B3_stall_region|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d6|thei_llvm_fpga_mem_unnamed_jacobi_1d9_jacobi_1d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Wed Apr  5 13:42:57 2023
    Info: System process ID: 64874
Info: Command: quartus_sta quartus_compile -c quartus_compile --mode=finalize
Info: Using INI file /home/dirren/IntelHLS/jacobi_1d/test-fpga.prj/quartus/quartus.ini
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "component_jacobi_1d".
Info (16678): Successfully loaded final database: elapsed time is 00:00:05.
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.494
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -2.494           -4098.487      4069      clock Slow 900mV 100C Model 
Info (332146): Worst-case hold slack is 0.014
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.014               0.000         0      clock Fast 900mV -40C Model 
Info (332146): Worst-case recovery slack is -0.375
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.375            -138.457       866      clock Slow 900mV 100C Model 
Info (332146): Worst-case removal slack is 0.109
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.109               0.000         0      clock Fast 900mV -40C Model 
Info (332140): No Setup paths to report
Info (332140): No Recovery paths to report
Info (332146): Worst-case minimum pulse width slack is -0.550
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.550            -398.413       954      clock Slow 900mV 100C Model 
Critical Warning (19536): Report Metastability (Slow 900mV 100C Model): Found 78 synchronizer chains, 5 with unsafe MTBF.
    Critical Warning (19536): Worst-Case MTBF of Design is 130 years or 4.09e+09 seconds.
    Critical Warning (19536): Typical MTBF of Design is 2.53e+03 years or 7.97e+10 seconds.

    Critical Warning (19536): MTBF of Design does not meet the minimum MTBF requirement.
    Critical Warning (19536): Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): Number of Synchronizer Chains Found: 78
    Critical Warning (19536): Number of Synchronizer Chains Found With Unsafe MTBF: 5
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Critical Warning (19536): 
Worst Case Available Settling Time: 0.488 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Critical Warning (19536): Report Metastability (Slow 900mV -40C Model): Found 78 synchronizer chains, 78 with unsafe MTBF.
    Critical Warning (19536): Worst-Case MTBF of Design is 0.0052 years or 1.64e+05 seconds.
    Critical Warning (19536): Typical MTBF of Design is 3.56e+06 years or 1.12e+14 seconds.

    Critical Warning (19536): MTBF of Design does not meet the minimum MTBF requirement.
    Critical Warning (19536): Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): Number of Synchronizer Chains Found: 78
    Critical Warning (19536): Number of Synchronizer Chains Found With Unsafe MTBF: 78
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Critical Warning (19536): 
Worst Case Available Settling Time: 0.574 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Fast 900mV 100C Model): Found 78 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 78
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Info (332114): 
Worst Case Available Settling Time: 0.881 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Critical Warning (19536): Report Metastability (Fast 900mV -40C Model): Found 78 synchronizer chains, 1 with unsafe MTBF.
    Critical Warning (19536): Worst-Case MTBF of Design is 2.75e+08 years or 8.66e+15 seconds.
    Critical Warning (19536): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): MTBF of Design does not meet the minimum MTBF requirement.
    Critical Warning (19536): Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): Number of Synchronizer Chains Found: 78
    Critical Warning (19536): Number of Synchronizer Chains Found With Unsafe MTBF: 1
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Critical Warning (19536): 
Worst Case Available Settling Time: 1.087 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 2583 megabytes
    Info: Processing ended: Wed Apr  5 13:43:07 2023
    Info: Elapsed time: 00:00:10
    Info: System process ID: 64874


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 259   ; 259  ;
; Unconstrained Input Port Paths  ; 261   ; 261  ;
; Unconstrained Output Ports      ; 140   ; 140  ;
; Unconstrained Output Port Paths ; 140   ; 140  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                               ;
+----------------------------------+--------------------------------------------------------------------------------------+
; Input Port                       ; Comment                                                                              ;
+----------------------------------+--------------------------------------------------------------------------------------+
; resetn                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[0]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[1]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[2]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[3]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[4]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[5]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[6]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[7]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[8]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[9]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[10]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[11]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[12]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[13]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[14]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[15]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[16]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[17]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[18]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[19]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[20]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[21]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[22]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[23]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[24]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[25]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[26]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[27]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[28]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[29]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[30]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[31]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[32]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[33]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[34]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[35]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[36]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[37]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[38]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[39]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[40]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[41]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[42]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[43]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[44]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[45]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[46]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[47]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[48]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[49]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[50]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[51]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[52]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[53]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[54]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[55]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[56]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[57]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[58]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[59]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[60]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[61]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[62]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[63]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[0]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[1]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[2]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[3]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[4]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[5]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[6]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[7]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[8]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[9]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[10]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[11]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[12]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[13]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[14]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[15]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[16]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[17]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[18]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[19]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[20]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[21]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[22]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[23]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[24]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[25]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[26]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[27]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[28]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[29]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[30]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[31]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[32]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[33]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[34]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[35]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[36]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[37]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[38]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[39]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[40]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[41]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[42]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[43]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[44]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[45]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[46]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[47]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[48]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[49]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[50]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[51]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[52]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[53]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[54]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[55]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[56]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[57]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[58]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[59]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[60]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[61]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[62]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[63]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                ;
+-----------------------------------+---------------------------------------------------------------------------------------+
; Output Port                       ; Comment                                                                               ;
+-----------------------------------+---------------------------------------------------------------------------------------+
; jacobi_1d_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                               ;
+----------------------------------+--------------------------------------------------------------------------------------+
; Input Port                       ; Comment                                                                              ;
+----------------------------------+--------------------------------------------------------------------------------------+
; resetn                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[0]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[1]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[2]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[3]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[4]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[5]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[6]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[7]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[8]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[9]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[10]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[11]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[12]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[13]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[14]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[15]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[16]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[17]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[18]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[19]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[20]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[21]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[22]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[23]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[24]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[25]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[26]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[27]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[28]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[29]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[30]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[31]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[32]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[33]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[34]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[35]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[36]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[37]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[38]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[39]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[40]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[41]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[42]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[43]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[44]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[45]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[46]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[47]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[48]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[49]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[50]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[51]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[52]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[53]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[54]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[55]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[56]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[57]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[58]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[59]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[60]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[61]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[62]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_1[63]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[0]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[1]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[2]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[3]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[4]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[5]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[6]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[7]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[8]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[9]                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[10]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[11]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[12]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[13]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[14]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[15]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[16]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[17]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[18]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[19]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[20]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[21]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[22]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[23]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[24]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[25]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[26]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[27]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[28]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[29]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[30]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[31]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[32]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[33]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[34]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[35]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[36]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[37]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[38]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[39]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[40]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[41]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[42]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[43]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[44]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[45]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[46]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[47]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[48]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[49]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[50]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[51]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[52]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[53]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[54]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[55]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[56]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[57]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[58]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[59]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[60]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[61]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[62]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_A_2[63]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_B[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                ;
+-----------------------------------+---------------------------------------------------------------------------------------+
; Output Port                       ; Comment                                                                               ;
+-----------------------------------+---------------------------------------------------------------------------------------+
; jacobi_1d_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jacobi_1d_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.494    ; 0.014 ; -0.375   ; 0.109   ; -0.550              ;
;  clock           ; -2.494    ; 0.014 ; -0.375   ; 0.109   ; -0.550              ;
; Design-wide TNS  ; -4098.487 ; 0.0   ; -138.457 ; 0.0     ; -398.413            ;
;  clock           ; -4098.487 ; 0.000 ; -138.457 ; 0.000   ; -398.413            ;
+------------------+-----------+-------+----------+---------+---------------------+


