// Seed: 3732474221
module module_0 (
    output wand id_0,
    input tri1 id_1,
    output supply1 id_2,
    input wand id_3,
    input wand id_4,
    output tri0 id_5,
    input wand id_6,
    output tri1 id_7,
    output tri1 id_8,
    input wor id_9,
    output uwire id_10,
    input wire id_11,
    input tri id_12,
    output wire id_13,
    input supply0 id_14,
    output wand id_15,
    input wire id_16,
    output wand id_17,
    output tri1 id_18,
    output tri1 id_19
);
  assign id_13 = id_11;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    input tri id_2,
    output tri id_3,
    input supply0 id_4,
    input tri1 id_5,
    output supply0 id_6,
    input supply1 id_7
);
  logic id_9;
  ;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0,
      id_1,
      id_5,
      id_3,
      id_5,
      id_6,
      id_3,
      id_2,
      id_6,
      id_5,
      id_5,
      id_6,
      id_1,
      id_0,
      id_2,
      id_6,
      id_0,
      id_6
  );
endmodule
