#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Sep 28 22:20:53 2024
# Process ID: 3823795
# Current directory: /shares/zitipoolhome/ol233/mb-fpga-VU9P
# Command line: vivado
# Log file: /shares/zitipoolhome/ol233/mb-fpga-VU9P/vivado.log
# Journal file: /shares/zitipoolhome/ol233/mb-fpga-VU9P/vivado.jou
# Running On: nct-epic, OS: Linux, CPU Frequency: 1200.000 MHz, CPU Physical cores: 32, Host memory: 676201 MB
#-----------------------------------------------------------
start_gui
open_project /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.xpr
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
set_property -dict [list CONFIG.CLK_OUT2_PORT {clk_out_125MHz} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {125} CONFIG.MMCM_CLKOUT1_DIVIDE {10} CONFIG.CLKOUT2_JITTER {107.502}] [get_ips clk_wiz_480p]
generate_target all [get_files  /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/clk_wiz_480p/clk_wiz_480p.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_480p] }
export_ip_user_files -of_objects [get_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/clk_wiz_480p/clk_wiz_480p.xci] -no_script -sync -force -quiet
reset_run clk_wiz_480p_synth_1
launch_runs clk_wiz_480p_synth_1 -jobs 64
wait_on_run clk_wiz_480p_synth_1
export_simulation -of_objects [get_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/clk_wiz_480p/clk_wiz_480p.xci] -directory /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files/sim_scripts -ip_user_files_dir /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files -ipstatic_source_dir /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files/ipstatic -lib_map_path [list {modelsim=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/modelsim} {questa=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/questa} {xcelium=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/xcelium} {vcs=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/vcs} {riviera=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.CLK_OUT1_PORT {clk_out_74_25MHz} CONFIG.CLK_OUT2_PORT {clk_out_371_25MHz} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {371.25} CONFIG.MMCM_DIVCLK_DIVIDE {10} CONFIG.MMCM_CLKFBOUT_MULT_F {111.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.000} CONFIG.MMCM_CLKOUT1_DIVIDE {3} CONFIG.CLKOUT1_JITTER {250.227} CONFIG.CLKOUT1_PHASE_ERROR {394.762} CONFIG.CLKOUT2_JITTER {203.119} CONFIG.CLKOUT2_PHASE_ERROR {394.762}] [get_ips clk_wiz_720p]
generate_target all [get_files  /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/clk_wiz_720p/clk_wiz_720p.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_720p] }
export_ip_user_files -of_objects [get_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/clk_wiz_720p/clk_wiz_720p.xci] -no_script -sync -force -quiet
reset_run clk_wiz_720p_synth_1
launch_runs clk_wiz_720p_synth_1 -jobs 64
wait_on_run clk_wiz_720p_synth_1
export_simulation -of_objects [get_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/clk_wiz_720p/clk_wiz_720p.xci] -directory /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files/sim_scripts -ip_user_files_dir /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files -ipstatic_source_dir /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files/ipstatic -lib_map_path [list {modelsim=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/modelsim} {questa=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/questa} {xcelium=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/xcelium} {vcs=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/vcs} {riviera=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
