[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS65266RHBR production of TEXAS INSTRUMENTS from the text:Output Load (A)Efficiency\n0.010.02 0.050.10.20.30.50.712 3010%20%30%40%50%60%70%80%90%100%\nD00XVIN 5 V\nVOUT 1.5 V\nVOUT 2.5 V\nLX1\nFB1\nLX2\nFB2\nLX3\nFB3VINx\nENxPGOOD\nSSx\nROSCVINQ\nPGNDAGNDVin Vout1\nVout3TPS65266\nVout2\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nTPS65266\nSLVSCT9B –NOVEMBER 2014 –REVISED JANUARY 2015\nTPS65266 2.7-to6.5-VInputVoltage, 3-A/2-A/2-A Output Current Triple Synchronous\nStep-Down Converter\nThe buck DC/DC converter integrates power 1Features\nMOSFETs for optimized power efficiency and\n1•Operating Input Voltage Range 2.7to6.5Vreduces external component counts. The peak\n•Feedback Reference Voltage 0.6V±1% current mode control simplifies thecompensation and\nfast transient response. High clock frequency allows •Maximum Continuous Output Current 3A/2A/2A\nsmaller and low-value inductors and capacitors.•Dedicated Enable andSoft StartExternal compensation supports optimized loop•Accurate Start-Up Timing Control With Enablecompensation and fast transient response. Inlight\nPins Discharge load condition, thebuck converter operates inFCC\nmode forareduction innoise susceptibility and RF •Forced Continuous Current (FCC) Mode atLight\ninterference. Cycle-by-cycle overcurrent limiting with Load\nhiccup mode limits MOSFET power dissipation in•Cycle-by-Cycle Current Limiting With Hiccupshort circuit oroverloading fault conditions.Mode Overcurrent Protection\nThe TPS65266 features apower-good supervisor•Adjustable Clock Frequency 250kHzto2.4MHzcircuit that monitors allconverter outputs. The•External Clock SynchronizationPGOOD pinisasserted after theoutput voltages in\n•Power-Good Indicator each channel areinregulation and sequencing is\ndone. •Overtemperature Protection\nWhen continuous heavy overload orshort circuit2Applications increases power dissipation inthebuck converter,\ninternal thermal protection circuit shuts offthedevice•Printer andScannertoprevent damage. Recovery from athermal•Digital TVshutdown isautomatic after thedevice has cooled\n•SetTopBox sufficiently.\n•Home Gateway andAccess Point Networks\nDevice Information(1)\n•Surveillance\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS65266 VQFN (32) 5.00 mm×5.00 mm 3Description\n(1)Forallavailable packages, see theorderable addendum at The TPS65266 incorporates 3channels ofhigh-\ntheendofthedata sheet. efficiency synchronous buck converter for\napplications operating offtheadaptor orbattery with\ninput voltage lower than 6.5V.\nSPACE\nSimplified Application Schematic\nEfficiency vsOutput Load\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nTPS65266\nSLVSCT9B –NOVEMBER 2014 –REVISED JANUARY 2015 www.ti.com\nTable ofContents\n7.3 Feature Description ................................................. 13 1Features .................................................................. 1\n7.4 Device Functional Modes ........................................ 22 2Applications ........................................................... 1\n8Application andImplementation ........................ 23 3Description ............................................................. 1\n8.1 Application Information ............................................ 234Revision History ..................................................... 2\n8.2 Typical Application ................................................. 235PinConfiguration andFunctions ......................... 3\n9Power Supply Recommendations ...................... 316Specifications ......................................................... 5\n10Layout ................................................................... 316.1 Absolute Maximum Ratings ...................................... 5\n10.1 Layout Guidelines ................................................. 316.2 ESD Ratings .............................................................. 5\n10.2 Layout Example .................................................... 326.3 Recommended Operating Conditions ....................... 5\n11Device andDocumentation Support ................. 33 6.4 Thermal Information .................................................. 5\n11.1 Device Support ...................................................... 33 6.5 Electrical Characteristics ........................................... 6\n11.2 Trademarks ........................................................... 33 6.6 Typical Characteristics .............................................. 8\n11.3 Electrostatic Discharge Caution ............................ 337Detailed Description ............................................ 12\n11.4 Glossary ................................................................ 337.1 Overview ................................................................. 12\n12Mechanical, Packaging, andOrderable 7.2 Functional Block Diagram ....................................... 13\nInformation ........................................................... 33\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision A(December 2014) toRevision B Page\n•Updated device status toproduction data ............................................................................................................................. 1\nChanges from Original (November 2014) toRevision A Page\n•Added note toGm_PS1/2/3 ........................................................................................................................................................ 6\n•Added astep fortype IIIcompensation ................................................................................................................................ 26\n2 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS65266\nBST1\nPGND1LX1\nEN1\nAGNDAGND\nFB1\nEN2VIN1\nBST2LX2VIN2VIN3LX3\nThermal Pad\nCOMP2BST3COMP3ROSCFB3VINQEN3\nPGOODAGND SS1 SS3SS2FB2AGNDPGND3\nPGND2COMP1\nAGND\n123456782423222120191817\n16\n15\n14\n13\n12\n11\n10\n925\n26\n27\n28\n29\n30\n31\n32\nTPS65266\nwww.ti.com SLVSCT9B –NOVEMBER 2014 –REVISED JANUARY 2015\n5PinConfiguration andFunctions\nRHB PACKAGE\nTopView\nA. There isnoelectric signal down bonded tothermal padinside IC.Exposed thermal padmust besoldered toPCB for\noptimal thermal performance.\nPinFunctions\nPIN\nDESCRIPTION\nNO. NAME\n1 AGND Analog ground pin\n2 AGND Analog ground pin\n3 AGND Analog ground pin\nAnopen-drain output; asserts lowifoutput voltage ofbucks beyond regulation range duetothermal shutdown, over-4 PGOODcurrent, under-voltage, orENx low.\nInput voltage ofconverter controller andreference power supply bias. TIrecommends toconnect a1-µFcapacitor5 VINQfrom thepintoanalog ground andputthecapacitor asnear aspossible tothispin.\n6 FB2 Feedback Kelvin sensing pinforbuck2 output voltage. Connect thispintobuck2 feedback resistor divider.\nError amplifier output andloop compensation pinforbuck2. Connect aseries resistor andcapacitor tocompensate7 COMP2thecontrol loop ofbuck converter 2with peak current PWM mode.\nSoft-start andtracking input forbuck2 converter. Aninternal 5.5-µApullup current source isconnected tothispin.8 SS2Thesoft-start time ofbuck2 canbeprogrammed byconnecting acapacitor between thispinandground.\nBoot strapped supply tothehigh-side floating gate driver inbuck2 converter. Connect acapacitor (47nF9 BST2recommended) from BST2 pintoLX2 pin.\nSwitching node connection totheinductor andbootstrap capacitor forbuck2 converter. Thevoltage swing atthispin10 LX2isfrom adiode voltage below theground uptoVIN2 voltage.\nPower ground connection ofbuck2. Connect PGND2 pinasclose aspractical tothe(–)terminal ofVIN2 input11 PGND2ceramic capacitor.\nInput power supply forbuck2. Connect VIN2 pinasclose aspractical tothe(+)terminal ofaninput ceramic capacitor12 VIN2(10µFsuggested).\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: TPS65266\nTPS65266\nSLVSCT9B –NOVEMBER 2014 –REVISED JANUARY 2015 www.ti.com\nPinFunctions (continued)\nPIN\nDESCRIPTION\nNO. NAME\nInput power supply forbuck3. Connect VIN3 pinasclose aspractical tothe(+)terminal ofaninput ceramic capacitor13 VIN3(10µFsuggested).\nPower ground connection ofbuck3. Connect PGND3 pinasclose aspractical tothe(–)terminal ofVIN3 input14 PGND3ceramic capacitor.\nSwitching node connection totheinductor andbootstrap capacitor forbuck3 converter. Thevoltage swing atthispin15 LX3isfrom adiode voltage below theground uptoVIN3 voltage.\nBoot strapped supply tothehigh-side floating gate driver inbuck3 converter. Connect acapacitor (47nF16 BST3recommended) from BST3 pintoLX3 pin.\nSoft-start andtracking input forbuck3 converter. Aninternal 5.5-µApullup current source isconnected tothispin.17 SS3Thesoft-start time ofbuck3 canbeprogrammed byconnecting acapacitor between thispinandground.\nError amplifier output andloop compensation pinforbuck3. Connect aseries resistor andcapacitor tocompensate18 COMP3thecontrol loop ofbuck converter 3with peak current PWM mode.\n19 FB3 Feedback Kelvin sensing pinforbuck3 output voltage. Connect thispintobuck3 feedback resistor divider.\n20 ROSC Oscillator frequency programmable pin.Connect anexternal resistor tosettheswitching frequency.\nAnalog ground common tobuck controllers andother analog circuits. Itmust berouted separately from high-current21 AGNDpower grounds tothe(–)terminal ofbypass capacitor ofinput voltage VINQ.\n22 FB1 Feedback Kelvin sensing pinforbuck1 output voltage. Connect thispintobuck1 feedback resistor divider.\nError amplifier output andloop compensation pinforbuck1. Connect aseries resistor andcapacitor tocompensate23 COMP1thecontrol loop ofbuck converter 1with peak current PWM mode.\nSoft-start andtracking input forbuck1 converter. Aninternal 5.5-µApullup current source isconnected tothispin.24 SS1Thesoft-start time ofbuck1 canbeprogrammed byconnecting acapacitor between thispinandground.\nBoot strapped supply tothehigh-side floating gate driver inbuck1 converter. Connect acapacitor (47nF25 BST1recommended) from BST1 pintoLX1 pin.\nSwitching node connection totheinductor andbootstrap capacitor forbuck1 converter. Thevoltage swing atthispin26 LX1isfrom adiode voltage below theground uptoVIN1 voltage.\nPower ground connection ofbuck1. Connect PGND1 pinasclose aspractical tothe(–)terminal ofVIN1 input27 PGND1ceramic capacitor.\nInput power supply forbuck1. Connect VIN1 pinasclose aspractical tothe(+)terminal ofaninput ceramic capacitor28 VIN1(suggest 10µF).\nEnable forbuck1 converter. Float toenable. Can usethispintoadjust theinput undervoltage lockup ofbuck1 with29 EN1resistors divider.\nEnable forbuck2 converter. Float toenable. Can usethispintoadjust theinput undervoltage lockup ofbuck2 with30 EN2resistors divider.\nEnable forbuck3 converter. Float toenable. Can usethispintoadjust theinput undervoltage lockup ofbuck3 with31 EN3resistors divider.\n32 GND Ground pin\nThermal— Noelectric connection toanysignal. Soldered totheground inPCB forbetter thermal performance.PAD\n4 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS65266\nTPS65266\nwww.ti.com SLVSCT9B –NOVEMBER 2014 –REVISED JANUARY 2015\n6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature (unless otherwise noted)(1)\nMIN MAX UNIT\nVIN1, VIN2, VIN3, VINQ –0.3 7\nLX1, LX2, LX3 (maximum withstand voltage transient <20ns) –1.0 7\nBST1, BST2, BST3 referenced toLX1, LX2, LX3 pins respectively –0.3 7\nVoltage at V\nEN1, EN2, EN3, PGOOD –0.3 7\nFB1, FB2, FB3, COMP1 ,COMP2, COMP3, SS1, SS2, SS3, ROSC –0.3 3.6\nAGND, PGND1, PGND2, PGND3 –0.3 0.3\nTJ Operating junction temperature –40 150 °C\nTstg Storage temperature –55 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n6.2 ESD Ratings\nVALUE UNIT\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, allpins(1)±2000 ElectrostaticV(ESD) Vdischarge Charged device model (CDM), perJEDEC specification JESD22-C101, allpins(2)±500\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVIN1, VIN2, VIN3, VINQ 2.7 6.5\nLX1, LX2, LX3 (maximum withstand voltage transient <20ns) –0.8 6.5\nVoltage at BST1, BST2, BST3 referenced toLX1, LX2, LX3 pins respectively –0.1 6.5 V\nEN1, EN2, EN3, PGOOD –0.1 6.5\nFB1, FB2, FB3, COMP1 ,COMP2, COMP3, SS1, SS2, SS3, ROSC –0.1 3\nTJ Operating junction temperature –40 125 °C\n6.4 Thermal Information\nTPS65266\nTHERMAL METRIC(1)RHB UNIT\n32PINS\nRθJA Junction-to-ambient thermal resistance 34.2\nRθJC(top) Junction-to-case (top) thermal resistance 27.5\nRθJB Junction-to-board thermal resistance 8.3\n°C/W\nψJT Junction-to-top characterization parameter 0.4\nψJB Junction-to-board characterization parameter 8.3\nRθJC(bot) Junction-to-case (bottom) thermal resistance 2.8\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: TPS65266\nTPS65266\nSLVSCT9B –NOVEMBER 2014 –REVISED JANUARY 2015 www.ti.com\n6.5 Electrical Characteristics\nTA=25°C,VIN=5V,FSW=1MHz (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nINPUT SUPPLY VOLTAGE\nVIN Input voltage range 2.7 6.5 V\nVINrising 2.35 2.45 2.6 V\nUVLO VINundervoltage lockout VINfalling 2.15 2.25 2.35 V\nHysteresis 200 mV\nIDD SDN Shutdown supply current EN1 =EN2 =EN3 =0V 9 µA\nEN1 =EN2 =EN3 =5V,IDD Q_NSW 790 µAFB1 =FB2 =FB3 =0.8V\nEN1 =5V,EN2 =EN3 =0V,IDD Q_NSW1 340 µAFB1 =0.8V Input quiescent current without\nbuck1/2/3 switching EN2 =5V,EN1 =EN3 =0V,IDD Q_NSW2 340 µAFB2 =0.8V\nEN3 =5V,EN1 =EN2 =0V,IDD Q_NSW3 340 µAFB3 =0.8V\nBUCK1, BUCK2, BUCK3\nVFB Feedback voltage VCOMP =1.2V 0.594 0.6 0.606 V\nVENXH EN1/2/3 high-level input voltage 1.2 1.26 V\nVENXL EN1/2/3 low-level input voltage 1.1 1.15 V\nIENX1 EN1/2/3 pullup current ENx =1V 1.8 2.1 2.4 µA\nIENX2 EN1/2/3 pullup current ENx =1.3V 5.3 µA\nIENhys Hysteresis current 3.2 µA\nISSX Soft-start charging current 4.5 5.5 6.5 µA\ntON_MIN Minimum on-time 80 100 ns\nGm_EA Error amplifier transconductance –2µA<ICOMPX <2µA 290 µS\nCOMP1/2/3 voltage toinductor currentGm_PS1/2/3 ILX=0.5A 10 A/VGm(1)\nILIMIT1 Buck1 peak inductor current limit 3.9 4.6 5.3 A\nILIMITSINK1 Buck1 low-side sink current limit 1.4\nILIMIT2/3 Buck2/3 peak inductor current limit 2.5 3.1 3.7 A\nILIMITSINK2/3 Buck2/3 low-side sink current limit 1.2 A\nRdson_HS1 Buck1 high-side switch resistance VINQ =5V 45 mΩ\nRdson_LS1 Buck1 low-side switch resistance VINQ =5V 50 mΩ\nRdson_HS2 Buck2 high-side switch resistance VINQ =5V 60 mΩ\nRdson_LS2 Buck2 low-side switch resistance VINQ =5V 60 mΩ\nRdson_HS3 Buck3 high-side switch resistance VINQ =5V 60 mΩ\nRdson_LS3 Buck3 low-side switch resistance VINQ =5V 60 mΩ\nHICCUP TIMING\ntHiccup_wait Overcurrent wait time(1)512 cycles\ntHiccup_re Hiccup time before restart(1)16382 cycles\nPOWER GOOD\nFBx undervoltage falling 92.5 %VREF\nVth_PG Feedback voltage threshold\nFBx undervoltage rising 95 %VREF\ntDEGLITCH(PG)_F PGOOD falling edge deglitch time 128 cycles\ntRDEGLITCH(PG)_R PGOOD rising edge deglitch time 16350 cycles\nIPG PGOOD pinleakage 1 µA\nVLOW_PG PGOOD pinlowvoltage ISINK =1mA 0.4 V\n(1) Labvalidation result\n6 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS65266\nTPS65266\nwww.ti.com SLVSCT9B –NOVEMBER 2014 –REVISED JANUARY 2015\nElectrical Characteristics (continued)\nTA=25°C,VIN=5V,FSW=1MHz (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nOSCILLATOR\nFSW Switching frequency ROSC=51.1 kΩ 920 1000 1080 kHz\nFSW_range Switching frequency 250 2400 kHz\nFSYNC Clock sync frequency range 250 2400 kHz\ntSYNC_w Clock sync minimum pulse duration 80 ns\nFSYNC_HI Clock sync high threshold 2 V\nVSYNC_LO Clock sync lowthreshold 0.4 V\nTHERMAL PROTECTION\nTTRIP_OTP(1)Temperature rising 160 °C\nThermal protection trippoint\nTHYST_OTP(1)Hysteresis 20 °C\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: TPS65266\nOutput Load (A)Output Voltage (V)\n0 0.5 1 1.5 21.41.451.51.551.6\nD005\nOutput Load (A)Output Voltage (V)\n0 0.5 1 1.5 21.71.751.81.851.9\nD006\nOutput Load (A)Efficiency\n0.01 0.02 0.05 0.1 0.20.3 0.50.7 1 2010%20%30%40%50%60%70%80%90%100%\nD003VOUT 1.0 V\nVOUT 1.2 V\nVOUT 1.8 V\nOutput Load (A)Output Voltage (V)\n00.5 11.5 22.5 30.90.9511.051.1\nD004\nOutput Load (A)Efficiency\n0.010.02 0.050.10.20.30.50.712 3010%20%30%40%50%60%70%80%90%100%\nD001VOUT 1.0 V\nVOUT 1.5 V\nVOUT = 2.5 V\nOutput Load (A)Efficiency\n0.01 0.02 0.05 0.1 0.20.3 0.50.7 1 2010%20%30%40%50%60%70%80%90%100%\nD002VOUT 1.2 V\nVOUT 1.5 V\nVOUT 2.5 V\nTPS65266\nSLVSCT9B –NOVEMBER 2014 –REVISED JANUARY 2015 www.ti.com\n6.6 Typical Characteristics\nTA=25°C,VIN=5V,VOUT1 =1.0V,VOUT2 =1.5V,VOUT3 =1.8VFSW=1MHz (unless otherwise noted)\nFigure 1.Buck1 Efficiency Figure 2.Buck2 Efficiency\nFigure 3.Buck3 Efficiency Figure 4.Buck1, Load Regulation\nFigure 5.Buck2, Load Regulation Figure 6.Buck3, Load Regulation\n8 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS65266\nJunction Temperature, T J (°C)Oscillator Frequency (kHz)\n-50-30-101030507090110 130960980100010201040\nD011\nJunction Temperature, T J (°C)IDD Shutdown Quiescent Current (µA)\n-50-30-101030507090110 130579111315\nD012\nInput Voltage (V)Output Voltage (V)\n2.533.544.555.56 6.51.71.751.81.851.9\nD009IOUT 0.1 A\nIOUT 1.0 A\nIOUT 2 A\nJunction Temperature, T J (°C)VREF Voltage Reference (V)\n-50-30-101030507090110 1300.5940.5960.5980.60.6020.6040.606\nD010\nInput Voltage (V)Output Voltage (V)\n2.533.544.555.56 6.50.920.9611.041.08\nD007IOUT 0.1 A\nIOUT 1.5 A\nIOUT 3 A\nInput Voltage (V)Output Voltage (V)\n2.533.544.555.56 6.51.41.451.51.551.6\nD008IOUT 0.1A\nIOUT 1.0A\nIOUT 2A\nTPS65266\nwww.ti.com SLVSCT9B –NOVEMBER 2014 –REVISED JANUARY 2015\nTypical Characteristics (continued)\nTA=25°C,VIN=5V,VOUT1 =1.0V,VOUT2 =1.5V,VOUT3 =1.8VFSW=1MHz (unless otherwise noted)\nFigure 7.Buck1, Line Regulation Figure 8.Buck2, Line Regulation\nFigure 9.Buck3, Line Regulation Figure 10.Voltage Reference vsTemperature\nROSC =51.1 kΩ VIN=5V\nFigure 11.Oscillator Frequency vsTemperature Figure 12.Shutdown Quiescent Current vsTemperature\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: TPS65266\nJunction Temperature, T J (°C)ISS Soft-Start Current (µA)\n-50-30-101030507090110 13055.25.45.65.86\nD017\nJunction Temperature, T J (°C)Ilimit High-Side Current Limit (A)\n-50-30-101030507090110 13044.24.44.64.85\nD018\nJunction Temperature, T J (°C)EN Pin Threshold Rising (V)\n-50-30-101030507090110 1301.121.161.21.241.28\nD015\nJunction Temperature, T J (°C)EN Pin Threshold Falling (V)\n-50-30-101030507090110 1301.071.111.151.191.23\nD016\nJunction Temperature, T J (°C)IP EN Pin on Pullup (µA)\n-50-30-101030507090110 1301.922.12.22.3\nD013\nJunction Temperature, T J (°C)IP EN Pin on Pullup (µA)\n-50-30-101030507090110 1305.15.25.35.45.55.6\nD014\nTPS65266\nSLVSCT9B –NOVEMBER 2014 –REVISED JANUARY 2015 www.ti.com\nTypical Characteristics (continued)\nTA=25°C,VIN=5V,VOUT1 =1.0V,VOUT2 =1.5V,VOUT3 =1.8VFSW=1MHz (unless otherwise noted)\nVIN=5V EN=1V VIN=5V EN=1.3V\nFigure 13.ENPinPullup Current vsTemperature, EN=1V Figure 14.ENPinPullup Current vsTemperature, EN=1.3V\nVIN=5V VIN=5V\nFigure 15.ENPinThreshold Rising vsTemperature Figure 16.ENPinThreshold Falling vsTemperature\nVIN=5V VIN=5V\nFigure 17.SSPinCharge Current vsTemperature Figure 18.Buck1 High-Side Current Limit vsTemperature\n10 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS65266\nJunction Temperature, T J (°C)Ilimit High-Side Current Limit (A)\n-50-30-101030507090110 1302.72.93.13.33.5\nD019\nJunction Temperature, T J (°C)Ilimit High-Side Current Limit (A)\n-50-30-101030507090110 1302.72.93.13.33.5\nD020\nTPS65266\nwww.ti.com SLVSCT9B –NOVEMBER 2014 –REVISED JANUARY 2015\nTypical Characteristics (continued)\nTA=25°C,VIN=5V,VOUT1 =1.0V,VOUT2 =1.5V,VOUT3 =1.8VFSW=1MHz (unless otherwise noted)\nVIN=5V VIN=5V\nFigure 19.Buck2 High-Side Current Limit vsTemperature Figure 20.Buck3 High-Side Current Limit vsTemperature\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: TPS65266\nTPS65266\nSLVSCT9B –NOVEMBER 2014 –REVISED JANUARY 2015 www.ti.com\n7Detailed Description\n7.1 Overview\nThe TPS65266 isatriple 3-A/2-A/2-A output current, synchronous step-down (buck) converter forapplications\noperating offtheadaptor orbattery with input voltage lower than 6.5V.The feedback voltage reference foreach\nbuck is0.6V.Each buck isindependent with dedicated enable, soft-start, and loop compensation. The\nTPS65266 implements aconstant frequency, peak current mode control that simplifies external loop\ncompensation. The switch clock ofbuck1 is180°out-of-phase operation from theclock ofbuck2 and buck3\nchannels toreduce input current ripple, input capacitor size andpower-supply-induced noise.\nThe TPS65266 hasbeen designed forsafe monotonic startup intoprebiased loads. The default start-up iswhen\nVIN istypically 2.45 V.The ENx pinhasaninternal pullup current source that canbeused toadjust theinput\nvoltage undervoltage lockout (UVLO) with two external resistors. Inaddition, theENpincan befloating for\nautomatically starting uptheconverters with theinternal pullup current.\nThe TPS65266 features PGOOD pintosupervise output voltages ofbuck converter. The TPS65266 haspower-\ngood comparators with hysteresis, which monitor theoutput voltages through internal feedback voltages. When\nallbucks areinregulation range andpower sequence isdone, PGOOD isasserted high.\nThe SS(soft-start/tracking) pinisused tominimize inrush currents orprovide power-supply sequencing during\npower up.Asmall-value capacitor orresistor divider should becoupled tothepinforsoftstart orcritical power-\nsupply sequencing requirements.\nTheTPS65266 isprotected from overload andthermal fault conditions.\n12 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS65266\nVout\nFBR1\nR20.6 VCOMP\nVIN3\nBST3\nLX3\nPGND3BUCK3enable\nCompclkVIN\nBST\nLX\nPGND\nFB3VIN\nen_buck3Power \nGood\nAGNDvfb1\nvfb2\nOver \nTempOT SS\nState \nMachineVrefvfb3en_buck1\nPGOOD\nISNSVIN2\nBST2\nLX2\nPGND2BUCK2enable\nCompclkVIN\nBST\nLX\nPGND\nFB2VIN\nen_buck2\nSS\nVrefISNSVIN1\nBST1\nLX1\nPGND1BUCK1enable\nCompclk VIN\nBST\nLX\nPGND\nFB1VIN\nSSISNSISNS\nSS1\nVref\nen_buck1\nen_buck2\nen_buck3\nVINQCOMP1\nCOMP2\nCOMP3VINQROSC\nSS2\nSS3OSC/SYNC\nPhase ShiftCLK2\nCLK3CLK1\nEN13.2 µA\n1.2 V2.1 µA\nDischarge during power up\nEN23.2 µA\n1.2 V2.1 µA\nEN33.2 µA\n1.2 V2.1 µADischarge during power up\nDischarge during power up5.5 µA\n5.5 µA\n5.5 µA\nTPS65266\nwww.ti.com SLVSCT9B –NOVEMBER 2014 –REVISED JANUARY 2015\n7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Adjusting theOutput Voltage\nThe output voltage ofeach buck issetwith aresistor divider from theoutput ofbuck totheFBpin. TI\nrecommends touse1%tolerance orbetter resistors.\nFigure 21.Voltage Divider Circuit\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: TPS65266\n1 ENFALLING\n2\nSTOP ENFALLING 1 h pR V RV V R (I I )/c75/c20/c10 /c0e /c0e\nENFALLING\nSTART STOP\nENRISING\n1\nENFALLING\nP h \nENRISINGVV ( ) VVRVI (1 ) IV/c10\n/c20\n/c10 /c0e \n2 1 \nout0.6R R /c39 /cb1/c13/c11/c19/c20 /c75 \nTPS65266\nSLVSCT9B –NOVEMBER 2014 –REVISED JANUARY 2015 www.ti.com\nFeature Description (continued)\n(1)\nToimprove efficiency atlight loads, consider using larger-value resistors. Ifthevalues aretoohigh, theregulator\nismore sensitive tonoise. Table 1shows therecommended resistor values.\nTable 1.Output Resistor Divider Selection\nOutput Voltage R1 R2\n(V) (kΩ) (kΩ)\n1 10 15\n1.2 10 10\n1.5 15 10\n1.8 20 10\n2.5 31.6 10\n3.3 45.3 10\n3.3 22.6 4.99\n5 73.2 10\n5 36.5 4.99\n7.3.2 Enable andAdjusting UVLO\nThe EN1/2/3 pinprovides electrical onandoffcontrol ofthedevice. After theEN1/2/3 pinvoltage exceeds the\nthreshold voltage, thedevice starts operation. Ifeach ENx pinvoltage ispulled below thethreshold voltage, the\nregulator stops switching andenters lowIqstate.\nThe ENpinhasaninternal pullup current source, allowing theuser tofloat theENpinforenabling thedevice. If\nanapplication requires controlling theENpin,useopen-drain oropen-collector output logic tointerface with the\npin.\nThe device implements internal UVLO circuitry ontheVINQ pin. The device isdisabled when theVINQ pin\nvoltage falls below theinternal VIN UVLO threshold. The internal VIN UVLO threshold hasahysteresis of200\nmV. Ifanapplication requires either ahigher UVLO threshold ontheVINQ pinorasecondary UVLO onthe\nVINx, insplit-rail applications, then theENx pincan beconfigured asshown inFigure 22,Figure 23,and\nFigure 24.When using theexternal UVLO function, TIrecommends tosetthehysteresis tobe>200mV.\nThe ENpinhas asmall pullup current Ip,which sets thedefault state ofthepintoenable when noexternal\ncomponents areconnected. The pullup current isalso used tocontrol thevoltage hysteresis fortheUVLO\nfunction because itincreases byIhafter theENpincrosses theenable threshold. Calculate theUVLO thresholds\nusing Equation 2andEquation 3.\n(2)\nwhere\n•Ih=3.2µA\n•Ip=2.1µA\n•VENRISING =1.2V\n•VENFALLING =1.15 V (3)\n14 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS65266\nVIN\nENiih\npVINQ\nR1\nR2\nVIN\nENih\nipR1\nR2\nVINQ\nR1\nR2ENiih\np\nTPS65266\nwww.ti.com SLVSCT9B –NOVEMBER 2014 –REVISED JANUARY 2015\nFigure 22.Adjustable VINQ UVLO\nFigure 23.Adjustable VINUVLO, VINQ >2.7V\nFigure 24.Adjustable VINandVINQ UVLO\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: TPS65266\nCss1 Css2 Css3\nVout1 Vout2 Vout3/c20 /c20 \nEN1\nEN2\nEN3\nSS1\nSS2\nSS3\nCssEN\nVout1 = 1.0 VVout2 = 1.5 VVout3 = 1.8 VEN threshold = 1.2 V29\n30\n31\n24\n8\n17\nSS\nSSC × 0.6 Vt  = 16.5 µA\nssCss(nF) Vref(V)t (ms)Iss(µA)/c75/c20\nTPS65266\nSLVSCT9B –NOVEMBER 2014 –REVISED JANUARY 2015 www.ti.com\n7.3.3 Soft-Start Time\nThevoltage ontherespective SSpincontrols thestart-up ofbuck output. When thevoltage ontheSSpinisless\nthan theinternal 0.6-V reference, theTPS65266 regulates theinternal feedback voltage tothevoltage ontheSS\npininstead of0.6V.TheSSpincanbeused toprogram anexternal soft-start function ortoallow output ofbuck\ntotrack another supply during start-up. The device hasaninternal pullup current source of5.5μA(typical) that\ncharges anexternal soft-start capacitor toprovide alinear ramping voltage atSSpin.The TPS65266 regulates\ntheinternal feedback voltage tothevoltage ontheSSpin, allowing VOUT torise smoothly from 0Vtoits\nregulated voltage without inrush current. Calculate theapproximate soft-start time with Equation 4.\n(4)\nMany ofthecommon power-supply sequencing methods can beimplemented using theSSx and ENx pins.\nFigure 25shows themethod implementing ratiometric sequencing byconnecting theSSx pins ofthree buck\nchannels together. The regulator outputs ramp upandreach regulation atthesame time. When calculating the\nsoft-start time, thepullup current source must betripled inEquation 4.\nFigure 25.Ratiometric Power-Up Using SSx Pins\nSimultaneous power-supply sequencing can beimplemented byconnecting capacitor toSSx pin, shown in\nFigure 26.Using Equation 4andEquation 5,calculate thecapacitors.\n(5)\n16 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS65266\nEN1\nEN2\nEN3\nSS1\nSS2\nSS3Css1\nVout1 = 1.0 VVout2 = 1.5 VVout3 = 1.8 V29\n30\n31\n24\n8\n17Css2\nCss3EN\nEN threshold = 1.2 V\nSS3\nSSC × 0.6 Vt  = 5.5µA\nTPS65266\nwww.ti.com SLVSCT9B –NOVEMBER 2014 –REVISED JANUARY 2015\nFigure 26.Simultaneous Startup Sequence Using SSx Pins\n7.3.4 Power-Up Sequencing\nThe TPS65266 hasadedicated enable pinandsoft-start pinforeach converter. The converter enable pins are\nbiased byacurrent source thatallows foreasy sequencing bytheaddition ofanexternal capacitor. Enable pins\nhave adischarge function, which ensures power-up sequencing iseffective atquickly powering down and up\nstatus. Disabling theconverter with anactive pulldown transistor ontheENs pinallows forapredictable power-\ndown timing operation. Figure 27shows thetiming diagram ofatypical buck power-up sequence with connecting\nacapacitor atENx pin.\nWhen VINQ pinvoltage rises toabout 1V,theinternal ENturns onandatypical 1.4-µAcurrent ischarging ENx\npinfrom input supply. IfanyoftheENpinvoltages reaches 0.5Vwhen powered up,three ENpindischarge\nfunctions aretriggered and keep 2mswith discharge resistor around 1.2kΩtoGND, then a2.1-µApullup\ncurrent issourcing ENx. After ENx pinvoltage reaches toENx enabling threshold, 3.2-µAhysteresis current\nsources tothepintoimprove noise sensitivity.\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: TPS65266\nEN Threshold\nENx\nVOUTxEN Threshold\nPGOODPre-Bias StartupSSxAbout 1.7 VVINQ\nInternal ENAbout 1 V\n0.5 V1.2V\n0.6 VDischarge time 2 ms\nt = CENx × 0.5 V / 1.4 µAt = CENx × 1.2 V / 2.1 µA\nt = CSSx × 0.6 V / 5.5 µAPGOOD Deglitch Time 16350 cyclesENx  Rise Time \nDictated by C EN\nSoft Start Rise Time \nDictated by C SS\nTPS65266\nSLVSCT9B –NOVEMBER 2014 –REVISED JANUARY 2015 www.ti.com\nFigure 27.Startup Power Sequence\n7.3.5 Boostrap Voltage andBST-LX UVLO\nEach high-side MOSFET driver isbiased from thefloating bootstrap capacitor, CB,shown inFigure 28,which is\nnormally recharged during each cycle through aninternal low-side MOSFET orthebody diode ofalow-side\nMOSFET when thehigh-side MOSFET turns off.Theboot capacitor ischarged when theBST pinvoltage isless\nthan VINandBST-LX voltage isbelow regulation. Therecommended value ofthisceramic capacitor is47nF.TI\nrecommends aceramic capacitor with anX7R- orX5R-grade dielectric with avoltage rating of10Vorhigher\nbecause ofthestable characteristics over temperature andvoltage.\nToimprove dropout, thedevice isdesigned tooperate at100% duty cycle aslong astheBST toLXpinvoltage\nisgreater than theBST-LX UVLO threshold, which istypically 2.1V.When thevoltage between BST and LX\ndrops below theBST-LX UVLO threshold, thehigh-side MOSFET isturned offand thelow-side MOSFET is\nturned onallowing theboot capacitor toberecharged.\n18 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS65266\nLDO\nUVLO\nBias \nBuck ControllerGate DriverHigh-side \nMOSFET \nLow-side \nMOSFET VINQ VINx\nBSTx\nLXxCB  (VBSTx-VLXx)\n+2.1 VnBootUV\nnBootUV\nPWM\nPWMnBootUVBootUV\nProtection\nClkGate Driver\nTPS65266\nwww.ti.com SLVSCT9B –NOVEMBER 2014 –REVISED JANUARY 2015\nFigure 28.Bootstrap Voltage andDiagram\n7.3.6 OutofPhase Operation\nToreduce input ripple current, theswitch clock ofbuck1 is180°out-of-phase from theclock ofbuck2 andbuck3.\nThis enables thesystem byhaving less input current ripple toreduce input capacitors ’size, cost, andEMI.\n7.3.7 Output Overvoltage Protection (OVP)\nThedevice incorporates anOVP circuit tominimize output voltage overshoot. When theoutput isoverloaded, the\nerror amplifier compares theactual output voltage totheinternal reference voltage. IftheFBpinvoltage islower\nthan theinternal reference voltage foraconsiderable time, theoutput oftheerror amplifier demands maximum\noutput current. After thecondition isremoved, theregulator output rises andtheerror amplifier output transitions\ntothesteady-state voltage. Insome applications with small output capacitance, theload canrespond faster than\ntheerror amplifier. This leads tothepossibility ofanoutput overshoot. Each buck compares theFBpinvoltage to\ntheOVP threshold. IftheFBpinvoltage isgreater than theOVP threshold, thehigh-side MOSFET isturned off\npreventing current from flowing totheoutput andminimizing output overshoot. When theFBvoltage drops lower\nthan theOVP threshold, thehigh-side MOSFET turns onatthenext clock cycle.\n7.3.8 Slope Compensation\nToprevent thesubharmonic oscillations when thedevice operates atduty cycles greater than 50%, the\nTPS65266 adds built-in slope compensation, which isacompensating ramp totheswitch current signal.\n7.3.9 Overcurrent Protection\nThe device isprotected from overcurrent conditions bycycle-by-cycle current limiting onboth thehigh-side\nMOSFET andlow-side MOSFET.\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: TPS65266\nOC limiting (waiting) time\n512 cycles (typical)hiccup time\n16382 cycles (typical)Soft-start time\nt = Css × 0.6 V / 5.5 µA\niL\nInductor Current\nSS\nSS Pin Voltage\nVout\nOutput VoltageSoft-start is reset after OC waiting time\nOC fault removed, soft-start and output recovery 0.6 VAbout 1.7 VOutput over loadingOCP peak inductor current threshold\nOutput OC circuit\nTPS65266\nSLVSCT9B –NOVEMBER 2014 –REVISED JANUARY 2015 www.ti.com\n7.3.9.1 High-Side MOSFET Overcurrent Protection\nThe device implements current mode control, which uses theCOMP pinvoltage tocontrol theturn offofthe\nhigh-side MOSFET and theturn-on ofthelow-side MOSFET onacycle-by-cycle basis. Each cycle theswitch\ncurrent and thecurrent reference generated bytheCOMP pinvoltage arecompared, when thepeak switch\ncurrent intersects thecurrent reference, thehigh-side switch isturned off.\n7.3.9.2 Low-Side MOSFET Overcurrent Protection\nWhile thelow-side MOSFET isturned on,itsconduction current ismonitored bytheinternal circuitry. During\nnormal operation thelow-side MOSFET sources current totheload. Attheendofevery clock cycle, thelow-side\nMOSFET sourcing current iscompared totheinternally setlow-side sourcing current limit. Ifthelow-side\nsourcing current isexceeded, thehigh-side MOSFET isnotturned onandthelow-side MOSFET stays onforthe\nnext cycle. The high-side MOSFET isturned onagain when thelow-side current isbelow thelow-side sourcing\ncurrent limit atthestart ofacycle.\nThe low-side MOSFET may also sink current from theload. Ifthelow-side sinking current limit isexceeded, the\nlow-side MOSFET isturned offimmediately fortherestofthatclock cycle. Inthisscenario, both MOSFETs are\noffuntil thestart ofthenext cycle.\nFurthermore, ifanoutput overload condition (asmeasured bytheCOMP pinvoltage) haslasted formore than\nthehiccup wait time, which isprogrammed for512 cycles (typical) shown inFigure 29,thedevice shuts down\nitself and restarts after thehiccup time of16382 cycles (typical). The hiccup mode helps toreduce thedevice\npower dissipation under asevere overcurrent condition.\nFigure 29.Overcurrent Protection\n7.3.10 Power Good\nThe PGOOD pinisanopen-drain output. After thefeedback voltage ofeach buck ishigher than 95% (rising) of\ntheinternal voltage reference, thePGOOD pinpulldown isdeasserted andthepinfloats. TIrecommends touse\napullup resistor between thevalues of10kΩand100kΩtoavoltage source thatis5.0Vorless.\nThe PGOOD pinispulled lowwhen anyfeedback voltage ofabuck islower than 92.5% (falling) ofthenominal\ninternal reference voltage. Also, thePGOOD ispulled lowiftheinput voltage isundervoltage locked up,thermal\nshutdown isasserted, theENpinispulled low, ortheconverter isinasoft-start period.\n20 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS65266\nROSC\nROSCICMode\nSelection\nROSC (kO)Switching Frequency (kHz)\n020406080100120140160180200 220020040060080010001200140016001800200022002400\nD021\n/cb1/c13/c11/c1c/c1a/c19\nosc/ca6 /c0b/c4e/c2b/c5d/c0c /c17/c19/c19/c18/c1a /c35/c0b/c4e /c0c /c20 /c75 /c3a\nTPS65266\nwww.ti.com SLVSCT9B –NOVEMBER 2014 –REVISED JANUARY 2015\n7.3.11 Adjustable Switching Frequency\nThe ROSC pincan beused tosettheswitching frequency byconnecting aresistor toGND. The switching\nfrequency ofthedevice isadjustable from 250kHzto2.4MHz.\nTodetermine theROSC resistance foragiven switching frequency, useEquation 6orthecurve inFigure 30.To\nreduce thesolution size, theuser should settheswitching frequency ashigh aspossible, butconsider the\ntradeoffs ofthesupply efficiency andminimum controllable on-time.\n(6)\nFigure 30.ROSC vsSwitching Frequency\nWhen anexternal clock applies totheROSC pin,theinternal phase locked loop (PLL) hasbeen implemented to\nallow internal clock synchronizing toanexternal clock between 250 kHz and 2.4MHz. Toimplement theclock\nsynchronization feature, connect asquare wave clock signal totheROSC pinwith aduty cycle between 20% to\n80%. The clock signal amplitude must transition lower than 0.4Vand higher than 2.0V.The start ofthe\nswitching cycle issynchronized tothefalling edge oftheROSC pin.\nInapplications where both resistor mode andsynchronization mode areneeded, thedevice canbeconfigured as\nshown inFigure 31.Before anexternal clock ispresent, thedevice works inresistor mode andROSC resistor\nsets theswitching frequency. When anexternal clock ispresent, thesynchronization mode overrides theresistor\nmode. The firsttime theROSC pinispulled above theROSC high threshold (2.0 V),thedevice switches from\ntheresistor mode tothesynchronization mode andtheROSC pinbecomes high impedance asthePLL starts to\nlock onto thefrequency oftheexternal clock. TIdoes notrecommended toswitch from synchronization mode\nback toresistor mode because theinternal switching frequency drops to100 kHz firstbefore returning tothe\nswitching frequency setbyROSC resistor.\nFigure 31.Works With Resistor Mode andSynchronization Mode\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: TPS65266\nTPS65266\nSLVSCT9B –NOVEMBER 2014 –REVISED JANUARY 2015 www.ti.com\n7.3.12 Thermal Shutdown\nThe internal thermal shutdown circuitry forces thedevice tostop switching ifthejunction temperature exceeds\n160°Ctypically. Thedevice reinitiates thepower-up sequence when thejunction temperature drops below 140°C\ntypically.\n7.4 Device Functional Modes\n7.4.1 Operation With VIN<2.6V(Minimum VIN)\nThe device operates with input voltages above 2.6V.The maximum UVLO voltage is2.6Vandwilloperate at\ninput voltages above 2.6V.The typical UVLO voltage is2.45 Vand thedevice may operate atinput voltages\nabove that point. The device also may operate atlower input voltages, theminimum UVLO voltage is2.35 V\n(rising) and2.15V (falling). Atinput voltages below theUVLO minimum voltage, thedevices willnotoperate.\n7.4.2 Operation With ENControl\nThe enable rising edge threshold voltage is1.2Vtypical and1.26 Vmaximum. With ENheld below thatvoltage\nthedevice isdisabled and switching isinhibited. The ICquiescent current isreduced inthisstate. When input\nvoltage isabove theUVLO threshold and theENvoltage isincreased above therising edge threshold, the\ndevice becomes active. Switching isenabled, andthesoftstart sequence isinitiated. The device willstart atthe\nsoftstart time determined bytheexternal softstart capacitor asshown inFigure 34toFigure 36.\n22 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS65266\n0.047 F µC10DNIC5\n0.01 F µC22DNIC4\n0 ΩR7\nDNIC15\n22 F µC12\nGNDGND\nGND\n0.047 µFC17\n0R13\n22 F µC18\nGNDDNIC21\nGND22 µFC3\n22 µFC2\nGND0.047 F µC1\n0R1\nGND10.0 kΩR6\n10.0 kΩR11VOUT1 1.0 V 3 A\nVOUT2 1.5 V 2 A\nVOUT3 1.8 V 2 AGNDVFB1\nVFB1\n22 F µC13\nGNDVFB2\nVFB2\nVFB3DNIC14\nGND\n22 F µC19\nGNDVFB3\nDNIC25\nGNDGND\n0.01 F µC24\n0.01 F µC23\nGND10.0 kΩR16\n20.0 kΩR17\n100 kΩR9EN1\nEN2\nEN3\nGNDVINGND22 F µC7\n22 F µC8\n22 F µC9 2.2 µHL1\n2.2 µHL2\n2.2 H µL315.0 kΩR5\n15.0 kΩR129.1 kΩR3\n20 kΩR10\n20 kΩR151000 pFC6\n1000 pFC16\n1000 pFC20\n51.1 kΩR182.2 F µC11\nAGND1\nAGND2\nAGND3\nPGND127AGND32\nPAD33VINQ5VIN212\nVIN313VIN128\nPGOOD4FB26\nCOMP27\nSS28BST29\nLX210\nPGND211\nPGND314LX315BST316\nSS317COMP318FB319\nROSC20\nAGND21FB122\nCOMP123\nSS124BST125\nLX126\nEN129\nEN230\nEN331U1\nTPS65266RHBGNDSYNVIN\nVOUT1\nVOUT1\nVOUT1VIN 3.3 V\nTPS65266\nwww.ti.com SLVSCT9B –NOVEMBER 2014 –REVISED JANUARY 2015\n8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe device isatriple-synchronous step-down DC/DC converter. Itistypically used toconvert ahigher DC\nvoltage tolower DCvoltages with acontinuously available output current of3A/2A/2A.The following design\nprocedure can beused toselect component values fortheTPS65266. This section presents asimplified\ndiscussion ofthedesign process.\n8.2 Typical Application\nFigure 32.Typical Application Schematic\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: TPS65266\nripple\nLpeak outI\nI I 2/c20 /c0e \n2 out inmax out\n2 inmax\nLrms OV (V V )( ) /c39 /c2f /ca6/c56/c5aI I 12/c75 /c10 \n/c75 /c75 /c20 /c0e \ninmax out out\nripple\ninmax swV V VI/c2f /c39 /ca6/c10/c20 /c75 /c75\ninmax out out\no inmax swV V VL/c2c /c2f/c2c/c35 /c39 /ca6/c10/c20 /c75 /c75 /c75 \nTPS65266\nSLVSCT9B –NOVEMBER 2014 –REVISED JANUARY 2015 www.ti.com\nTypical Application (continued)\n8.2.1 Design Requirements\nThis example details thedesign ofatriple-synchronous step-down converter. The designer must know afew\nparameters tostart thedesign process. These parameters aretypically determined atthesystem level. Forthis\nexample, start with thefollowing known parameters inTable 2.\nTable 2.Design Parameters\nParameter Value\nVout1 1.0V\nIout1 3A\nVout2 1.5V\nIout2 2A\nVout3 1.8V\nIout3 2A\nTransient response 1-Aload step ±5%\nInput voltage 5.0Vnormal, 2.7to6.5V\nOutput voltage ripple ±1%\nSwitching frequency 1MHz\n8.2.2 Detailed Design Procedure\n8.2.2.1 Output Inductor Selection\nTocalculate thevalue oftheoutput inductor, useEquation 7.LIRisacoefficient thatrepresents theamount of\ninductor ripple current relative tothemaximum output current. Theinductor ripple current isfiltered bytheoutput\ncapacitor. Therefore, choosing high inductor ripple currents impact theselection oftheoutput capacitor because\ntheoutput capacitor must have aripple current rating equal toorgreater than theinductor ripple current. In\ngeneral, theinductor ripple value isatthediscretion ofthedesigner; however, LIRisnormally from 0.1to0.3for\nthemajority ofapplications.\n(7)\nFortheoutput filter inductor, itisimportant thattheRMS current andsaturation current ratings notbeexceeded.\nTheRMS andpeak inductor current canbefound from Equation 9andEquation 10.\n(8)\n(9)\n(10)\nThe current flowing through theinductor istheinductor ripple current plus theoutput current. During power-up,\nfaults, ortransient load conditions, theinductor current canincrease above thecalculated peak inductor current\nlevel calculated previously. Intransient conditions, theinductor current canincrease uptotheswitch current limit\nofthedevice. Forthisreason, themost conservative approach istospecify aninductor with asaturation current\nrating equal toorgreater than theswitch current limit rather than thepeak inductor current.\n8.2.2.2 Output Capacitor Selection\nThe three primary considerations forselecting thevalue oftheoutput capacitor are: theoutput capacitor\ndetermines themodulator pole, theoutput voltage ripple, and how theregulator responds toalarge change in\nload current. Theoutput capacitance must beselected based onthemost stringent ofthese three criteria.\n24 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS65266\n/c0b /c0cinmin out out\ninrms out\ninmin inminV V VI I V V /c10/c20 /c75 /c75\nout inmax out\ncorms\ninmax swV (V V )I\n/c14/c15 /c39 /c2f /ca6/c75 /c10 /c20\n/c75 /c75 /c75\noripple\nESR\norippleV\nRI/c1f\no\noripplesw\noripple1 1 CV/c1b /ca6 \nI/c21 /c75 /c75\nout\no\nsw out2 I C/ca6 /c39 /c75/c27/c20/c75/c27\nTPS65266\nwww.ti.com SLVSCT9B –NOVEMBER 2014 –REVISED JANUARY 2015\nThe firstcriterion isthedesired response toalarge change intheload current. The output capacitor needs to\nsupply theload with current when theregulator cannot. This situation would occur ifthere aredesired hold-up\ntimes fortheregulator where theoutput capacitor must hold theoutput voltage above acertain level fora\nspecified amount oftime after theinput power isremoved. The regulator isalso temporarily notable tosupply\nsufficient output current ifthere isalarge, fastincrease inthecurrent needs oftheload such asatransition from\nnoload tofullload. The regulator usually needs twoormore clock cycles forthecontrol loop toseethechange\ninload current andoutput voltage andadjust theduty cycle toreact tothechange. Theoutput capacitor must be\nsized tosupply theextra current totheload until thecontrol loop responds totheload change. The output\ncapacitance must belarge enough tosupply thedifference incurrent fortwoclock cycles while only allowing a\ntolerable amount ofdroop intheoutput voltage. Equation 11shows theminimum output capacitance necessary\ntoaccomplish this.\nwhere\n•ΔIoutisthechange inoutput current.\n•ƒSWistheregulator\'s switching frequency.\n•ΔVout istheallowable change intheoutput voltage. (11)\nEquation 12calculates theminimum output capacitance needed tomeet theoutput voltage ripple specification.\nwhere\n•ƒSWistheswitching frequency.\n•Vrippleisthemaximum allowable output voltage ripple.\n•Irippleistheinductor ripple current. (12)\nEquation 13calculates themaximum ESR anoutput capacitor can have tomeet theoutput voltage ripple\nspecification.\n(13)\nAdditional capacitance deratings foraging, temperature, andDCbias should befactored in,which increase this\nminimum value. Capacitors generally have limits totheamount ofripple current they canhandle without failing or\nproducing excess heat. Anoutput capacitor thatcansupport theinductor ripple current must bespecified. Some\ncapacitor data sheets specify therootmean square (RMS) value ofthemaximum ripple current. Equation 14can\nbeused tocalculate theRMS ripple current theoutput capacitor needs tosupport.\n(14)\n8.2.2.3 Input Capacitor Selection\nThe TPS65266 requires ahigh-quality ceramic, type X5R orX7R, input decoupling capacitor ofatleast 10μFof\neffective capacitance ontheVINinput voltage pins. Insome applications, additional bulk capacitance may also\nberequired fortheVINinput. The effective capacitance includes anyDCbias effects. The voltage rating ofthe\ninput capacitor must begreater than themaximum input voltage. The capacitor must also have aripple current\nrating greater than themaximum input current ripple oftheTPS65266. Calculate theinput ripple current using\nEquation 15.\n(15)\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: TPS65266\n1\n1 c 1C/c15 /c35 /ca6/c20/c53/c75 /c75\nESR O\nb\nCR C CR/c75/c20\nL O \nC\nCR C CR/c75/c20\np\nO L 1/ca6C R 2/c20/c75 /c75 /c53\nC O O\nC\n/c50/cb1/c28/c24 /c50/cb1/c33/c36/c15 /ca6 /c39 /c26RG Vref G/c53/c75 /c75 /c75/c20/c75 /c75 \noutmax\nin\nin swI 0.25V/c26 /ca6 /c75/c27 /c20 /c75\nTPS65266\nSLVSCT9B –NOVEMBER 2014 –REVISED JANUARY 2015 www.ti.com\nThe value ofaceramic capacitor varies significantly over temperature andtheamount ofDCbias applied tothe\ncapacitor. Thecapacitance variations duetotemperature canbeminimized byselecting adielectric material that\nisstable over temperature. X5R andX7R ceramic dielectrics areusually selected forpower regulator capacitors\nbecause they have ahigh capacitance-to-volume ratio and arefairly stable over temperature. The output\ncapacitor must also beselected with theDCbias taken into account. The capacitance value ofacapacitor\ndecreases astheDCbias across acapacitor increases. The input capacitance value determines theinput ripple\nvoltage oftheregulator. Calculate theinput voltage ripple using Equation 16.\n(16)\n8.2.2.4 Loop Compensation\nThe TPS65266 incorporates apeak current mode control scheme. The error amplifier isatransconductance\namplifier with again of290 µS.Atypical type IIcompensation circuit adequately delivers aphase margin\nbetween 30°and 90°.Cbadds ahigh-frequency pole toattenuate high-frequency noise when needed. To\ncalculate theexternal compensation components, follow these steps.\n1.Select switching frequency, ƒSW,thatisappropriate forapplication depending onLandCsizes, output ripple,\nEMI, and soforth. Switching frequency between 500 kHz to1.5MHz gives best trade-off between\nperformance andcost. Tooptimize efficiency, lower switching frequency isdesired.\n2.Setupcrossover frequency, ƒc,which istypically between 1/5and1/20ofƒSW.\n3.RCcanbedetermined by:\nwhere\n•Gm_EA istheerror amplifier gain (290 µS).\n•Gm_PS isthepower stage voltage tocurrent conversion gain (10A/V). (17)\n4.Calculate CCbyplacing acompensation zero atorbefore thedominant pole\n(18)\n5.Optional Cbcanbeused tocancel thezero from theESR associated with CO.\n(19)\n6.Type IIIcompensation can beimplemented with theaddition ofone capacitor, C1.This allows forslightly\nhigher loop bandwidths andhigher phase margins. Ifused, C1iscalculated from Equation 20.\n(20)\n26 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS65266\nCurrent Sense \nI/V Converter \nrefV 0.6 V/c20Li\nESRR\n1R\n2R\ncRoC\ncCbCLR\nm_EAG 290µS/c20COMPVfb\nEA1Cm_PSG 10 A/V/c20LX\nFBVOUT\nTPS65266\nwww.ti.com SLVSCT9B –NOVEMBER 2014 –REVISED JANUARY 2015\nFigure 33.DC/DC Loop Compensation\n8.2.3 Application Curves\nFigure 34.Buck1, Soft-Start, Iout=3A Figure 35.Buck2, Soft-Start, Iout=2A\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 27\nProduct Folder Links: TPS65266\nTPS65266\nSLVSCT9B –NOVEMBER 2014 –REVISED JANUARY 2015 www.ti.com\nFigure 37.Buck1, Output Voltage Ripple, Iout=3A Figure 36.Buck3, Soft-Start, Iout=2A\nFigure 38.Buck2, Output Voltage Ripple, Iout=2A Figure 39.Buck3, Output Voltage Ripple, Iout=2A\nSR=0.25 A/µs SR=0.25 A/µs\nFigure 40.Buck1, Load Transient, 0.75 to1.5A Figure 41.Buck1, Load Transient, 1.5to2.25 A\n28 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS65266\nTPS65266\nwww.ti.com SLVSCT9B –NOVEMBER 2014 –REVISED JANUARY 2015\nSR=0.25 A/µs SR=0.25 A/µs\nFigure 42.Buck2, Load Transient, 0.5to1.0A Figure 43.Buck2, Load Transient, 1.0to1.5A\nSR=0.25 A/µs SR=0.25 A/µs\nFigure 44.Buck3, Load Transient, 0.5to1.0A Figure 45.Buck3, Load Transient, 1.0to1.5A\nFigure 46.Buck1, Hiccup andRecovery Figure 47.Buck2, Hiccup andRecovery\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 29\nProduct Folder Links: TPS65266\nTPS65266\nSLVSCT9B –NOVEMBER 2014 –REVISED JANUARY 2015 www.ti.com\nFigure 49.180°OutofPhase Figure 48.Buck3, Hiccup andRecovery\n30 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS65266\nTPS65266\nwww.ti.com SLVSCT9B –NOVEMBER 2014 –REVISED JANUARY 2015\n9Power Supply Recommendations\nThe devices aredesigned tooperate from aninput voltage supply range between 2.7and 6.5V.This input\npower supply should bewellregulated. Iftheinput supply islocated more than afewinches from theTPS65266\nconverter, additional bulk capacitance may berequired inaddition totheceramic bypass capacitors. An\nelectrolytic capacitor with avalue of47μFisatypical choice.\n10Layout\n10.1 Layout Guidelines\nTheTPS65266 supports a2-layer PCB layout, shown inFigure 50.\nLayout isacritical portion ofgood power supply design. See Figure 50foraPCB layout example. The top\ncontains themain power traces forVIN, VOUT, and LX.The toplayer also hasconnections fortheremaining\npins oftheTPS65266 and alarge top-side area filled with ground. The top-layer ground area should be\nconnected tothebottom layer ground using vias attheinput bypass capacitor, theoutput filter capacitor, and\ndirectly under theTPS65266 device toprovide athermal path from theexposed thermal padland toground. The\nbottom layer acts asground plane connecting analog ground andpower ground.\nForoperation atfull-rated load, thetop-side ground area together with thebottom-side ground plane must\nprovide anadequate heat dissipating area. Several signals paths conduct fastchanging currents orvoltages that\ncan interact with stray inductance orparasitic capacitance togenerate noise ordegrade thepower supplies\'\nperformance. Tohelp eliminate these problems, theVIN pinshould bebypassed toground with alow-ESR\nceramic bypass capacitor with X5R orX7R dielectric. Take care tominimize theloop area formed bythebypass\ncapacitor connections, theVINpins, andtheground connections. The VINpinmust also bebypassed toground\nusing alow-ESR ceramic capacitor with X5R orX7R dielectric.\nBecause theLXconnection istheswitching node, theoutput inductor should belocated close totheLXpins, and\nthearea ofthePCB conductor minimized toprevent excessive capacitive coupling. The output filter capacitor\nground should use thesame power ground trace astheVIN input bypass capacitor. Trytominimize this\nconductor length while maintaining adequate width. The small signal components should begrounded tothe\nanalog ground path.\nThe FBand COMP pins aresensitive tonoise sotheresistors and capacitors should belocated asclose as\npossible tothe ICand routed with minimal lengths oftrace. Place the additional external components\napproximately asshown inFigure 50.\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 31\nProduct Folder Links: TPS65266\nAGNDAGNDAGND\nPGOOD\nFB2\nCOMP2\nSS2VINQCOMP1\nFB1SS1\nAGND\nFB3\nCOMP3\nSS3ROSC\nLX1BST1\nVIN1\nEN2\nEN3\nAGNDEN1LX3\nPGND3BST3\nVIN3\nPGND2\nLX2\nBST2VIN2\n VIN\nVOUT2VOUT3 VOUT1\nVIN\nTOPSIDE\nGROUND\nAREA\n0.010-inch Diameter\nThermal VIA to Ground Plane\nVIA to Ground PlanePGND1\nTPS65266\nSLVSCT9B –NOVEMBER 2014 –REVISED JANUARY 2015 www.ti.com\n10.2 Layout Example\nFigure 50.PCB Layout\n32 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS65266\nTPS65266\nwww.ti.com SLVSCT9B –NOVEMBER 2014 –REVISED JANUARY 2015\n11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Related Parts\nPART NUMBER DESCRIPTION COMMENTS\nTPS65261 4.5to18V,triple bucks with input voltage Triple bucks 3-A/2-A/2-A output current, features anopen-drain RESET\nTPS65261-1 power failure indicator signal tomonitor input power failure, automatic power sequencing\nTriple bucks 3-A/1-A/1-A output current, automatic power sequencing.\nTPS65262 4.5to18V,triple bucks with dual Dual LDOs:\nTPS65262-1 adjustable LDOs TPS65262, 200mA/100 mA\nTPS65262-1, 350mA/150 mA\nTriple buck 3-A/2-A/2-A output current, I2C-controlled dynamic voltageTPS65263 4.5to18V,triple buck with I2Cinterfacescaling (DVS)\n11.2 Trademarks\nAlltrademarks aretheproperty oftheir respective owners.\n11.3 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.4 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 33\nProduct Folder Links: TPS65266\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS65266RHBR ACTIVE VQFN RHB 323000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS\n65266\nTPS65266RHBT ACTIVE VQFN RHB 32250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS\n65266\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS65266RHBR VQFN RHB 323000 330.0 12.4 5.35.31.18.012.0 Q2\nTPS65266RHBT VQFN RHB 32250 180.0 12.4 5.35.31.18.012.0 Q2\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 16-Jan-2015\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS65266RHBR VQFN RHB 323000 367.0 367.0 35.0\nTPS65266RHBT VQFN RHB 32250 210.0 185.0 35.0\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 16-Jan-2015\nPack Materials-Page 2\nwww.ti.comGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VQFN - 1 mm max height RHB 32\nPLASTIC QUAD FLATPACK - NO LEAD 5 x 5, 0.5 mm pitch\n4224745/A\nwww.ti.comPACKAGE OUTLINE\nC\n32X 0.3\n0.23.45 0.1\n32X 0.50.31 MAX\n(0.2) TYP0.050.00\n28X 0.5\n2X\n3.52X 3.5A5.14.9 B\n5.14.9(0.1)VQFN - 1 mm max height RHB0032E\nPLASTIC QUAD FLATPACK - NO LEAD\n4223442/B   08/2019PIN 1 INDEX AREA\n0.08 CSEATING PLANE\n1817\n249 16\n32 25\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05 CEXPOSEDTHERMAL PAD\n33SYMM\nSYMM\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  3.000\nSEE SIDE WALL\nDETAIL20.000SIDE WALL DETAIL\nOPTIONAL METAL THICKNESS\nwww.ti.comEXAMPLE BOARD LAYOUT\n(1.475)\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND32X (0.25)32X (0.6)\n(0.2) TYP\nVIA28X (0.5)\n(4.8)\n(4.8)(1.475)(3.45)\n(R0.05)\nTYPVQFN - 1 mm max height RHB0032E\nPLASTIC QUAD FLATPACK - NO LEAD\n4223442/B   08/2019SYMM\n1\n8\n9 16172425 32\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:18X\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.33\nSOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)\nwww.ti.comEXAMPLE STENCIL DESIGN\n32X (0.6)\n32X (0.25)\n28X (0.5)\n(4.8)(4.8)4X ( 1.49)\n(0.845)(0.845) (R0.05) TYPVQFN - 1 mm max height RHB0032E\nPLASTIC QUAD FLATPACK - NO LEAD\n4223442/B   08/2019\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  33\nSYMMMETALTYP\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 33:\n75% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:20XSYMM1\n8\n9 16172425 32\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES  TECHNICAL  AND  RELIABILITY  DATA  (INCLUDING  DATASHEETS),  DESIGN  RESOURCES  (INCLUDING  REFERENCE  \nDESIGNS),  APPLICATION  OR OTHER  DESIGN  ADVICE,  WEB  TOOLS,  SAFETY  INFORMATION,  AND  OTHER  RESOURCES  “AS IS” \nAND  WITH  ALL FAULTS,  AND  DISCLAIMS  ALL WARRANTIES,  EXPRESS  AND  IMPLIED,  INCLUDING  WITHOUT  LIMITATION  ANY \nIMPLIED  WARRANTIES  OF MERCHANTABILITY,  FITNESS  FOR  A PARTICULAR  PURPOSE  OR NON-INFRINGEMENT  OF THIRD  \nPARTY  INTELLECTUAL  PROPERTY  RIGHTS.\nThese  resources  are intended  for skilled  developers  designing  with TI products.  You are solely  responsible  for (1) selecting  the appropriate  \nTI products  for your application,  (2) designing,  validating  and testing  your application,  and (3) ensuring  your application  meets  applicable  \nstandards,  and any other  safety,  security,  or other  requirements.  These  resources  are subject  to change  without  notice.  TI grants  you \npermission  to use these  resources  only for development  of an application  that uses the TI products  described  in the resource.  Other  \nreproduction  and display  of these  resources  is prohibited.  No license  is granted  to any other  TI intellectual  property  right or to any third \nparty  intellectual  property  right.  TI disclaims  responsibility  for, and you will fully indemnify  TI and its representatives  against,  any claims,  \ndamages,  costs,  losses,  and liabilities  arising  out of your use of these  resources.\nTI’s products  are provided  subject  to TI’s Terms  of Sale (www.ti.com/legal/termsofsale.html ) or other  applicable  terms  available  either  on \nti.com  or provided  in conjunction  with such TI products.  TI’s provision  of these  resources  does not expand  or otherwise  alter TI’s applicable  \nwarranties  or warranty  disclaimers  for TI products.\nMailing  Address:  Texas  Instruments,  Post Office  Box 655303,  Dallas,  Texas  75265\nCopyright  © 2020 , Texas  Instruments  Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS65266RHBR

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Input Voltage Range: 2.7V to 6.5V
  - Feedback Reference Voltage: 0.6V ± 1%

- **Current Ratings:**
  - Maximum Continuous Output Current: 3A (Buck 1), 2A (Buck 2), 2A (Buck 3)

- **Power Consumption:**
  - Shutdown Supply Current: 9 µA
  - Quiescent Current (without switching): 340 µA (per buck)

- **Operating Temperature Range:**
  - Junction Temperature: -40°C to 125°C
  - Storage Temperature: -55°C to 150°C

- **Package Type:**
  - VQFN (32 pins), dimensions: 5.00 mm x 5.00 mm

- **Special Features:**
  - Integrated synchronous MOSFETs for improved efficiency
  - Cycle-by-cycle current limiting with hiccup mode
  - Adjustable switching frequency (250 kHz to 2.4 MHz)
  - Power-good indicator
  - Overtemperature protection
  - Forced Continuous Current (FCC) mode at light load
  - External compensation for optimized loop response

- **Moisture Sensitive Level (MSL):**
  - Level 2, according to JEDEC J-STD-020E

**Description:**
The TPS65266 is a triple synchronous step-down (buck) DC-DC converter designed for applications requiring multiple output voltages from a single input source. It features three independent buck converters capable of delivering 3A, 2A, and 2A output currents, respectively. The device is optimized for efficiency and integrates power MOSFETs to minimize external component count. It operates with a peak current mode control scheme, which simplifies compensation and enhances transient response.

**Typical Applications:**
The TPS65266 is suitable for a variety of applications, including:
- Printers and scanners
- Digital TVs
- Set-top boxes
- Home gateways and access points
- Surveillance systems

This component is particularly useful in systems where multiple voltage rails are needed from a single power source, such as in consumer electronics and communication devices. Its features like adjustable frequency, power-good indication, and thermal protection make it a robust choice for power management in complex electronic systems.