Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "F:/MyProgramme/0arch/PCPU/TL2Cache_isim_beh.exe" -prj "F:/MyProgramme/0arch/PCPU/TL2Cache_beh.prj" "work.TL2Cache" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/L2cache_crl.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/cache_mem.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/L2_cache.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/TL2Cache.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module cache_mem(DATA_WIDTH=1,ADDR_WIDT...
Compiling module cache_mem(DATA_WIDTH=18,ADDR_WID...
Compiling module cache_mem(ADDR_WIDTH=10)
Compiling module L2cache_crl
Compiling module L2_cache
Compiling module TL2Cache
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable F:/MyProgramme/0arch/PCPU/TL2Cache_isim_beh.exe
Fuse Memory Usage: 29112 KB
Fuse CPU Usage: 514 ms
