# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 9
attribute \src "dut.sv:1.1-5.10"
module \partsel_simple
  wire width 65 $auto$expression.cpp:507:import_operation$5
  wire width 6 $auto$module.cpp:513:import_continuous_assign$1
  wire width 4 $auto$module.cpp:513:import_continuous_assign$3
  wire width 4 $auto$module.cpp:513:import_continuous_assign$7
  attribute \src "dut.sv:1.53-1.57"
  wire width 32 input 2 \data
  attribute \src "dut.sv:1.35-1.38"
  wire width 3 input 1 \idx
  attribute \src "dut.sv:2.12-2.18"
  wire width 6 \offset
  attribute \src "dut.sv:1.82-1.92"
  wire width 4 output 4 \slice_down
  attribute \src "dut.sv:1.72-1.80"
  wire width 4 output 3 \slice_up
  cell $add $auto$expression.cpp:521:import_operation$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \offset
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000011
    connect \Y $auto$expression.cpp:507:import_operation$5
  end
  cell $pos $auto$module.cpp:514:import_continuous_assign$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 0
    parameter \Y_WIDTH 6
    connect \A { }
    connect \Y $auto$module.cpp:513:import_continuous_assign$1
  end
  cell $pos $auto$module.cpp:514:import_continuous_assign$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 0
    parameter \Y_WIDTH 4
    connect \A { }
    connect \Y $auto$module.cpp:513:import_continuous_assign$3
  end
  cell $pos $auto$module.cpp:514:import_continuous_assign$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 0
    parameter \Y_WIDTH 4
    connect \A { }
    connect \Y $auto$module.cpp:513:import_continuous_assign$7
  end
  connect \offset $auto$module.cpp:513:import_continuous_assign$1
  connect \slice_up $auto$module.cpp:513:import_continuous_assign$3
  connect \slice_down $auto$module.cpp:513:import_continuous_assign$7
end
