Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      38 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                   random # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f0e7d300000,66564
launching memcpy command : MemcpyHtoD,0x00007f0e7d310600,66564
Processing kernel ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-1.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 1
-grid dim = (1,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f0eaa000000
-local mem base_addr = 0x00007f0ea8000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-1.traceg
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 10455
gpu_sim_insn = 7379
gpu_ipc =       0.7058
gpu_tot_sim_cycle = 10455
gpu_tot_sim_insn = 7379
gpu_tot_ipc =       0.7058
gpu_tot_issued_cta = 1
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0106
partiton_level_parallism_total  =       0.0106
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.4077 GB/Sec
L2_BW_total  =       0.4077 GB/Sec
gpu_total_sim_rate=7379

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 112
	L1D_total_cache_misses = 97
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 66
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
660, 
gpgpu_n_tot_thrd_icount = 21120
gpgpu_n_tot_w_icount = 660
gpgpu_n_stall_shd_mem = 433
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65
gpgpu_n_mem_write_global = 46
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 289
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 1825
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 420
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1	W0_Idle:21928	W0_Scoreboard:1208	W1:29	W2:26	W3:26	W4:26	W5:26	W6:26	W7:26	W8:26	W9:26	W10:26	W11:26	W12:26	W13:26	W14:26	W15:26	W16:266	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:155	WS1:164	WS2:166	WS3:175	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 520 {8:65,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1840 {40:46,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2600 {40:65,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 368 {8:46,}
maxmflatency = 652 
max_icnt2mem_latency = 44 
maxmrqlatency = 18 
max_icnt2sh_latency = 8 
averagemflatency = 641 
avg_icnt2mem_latency = 73 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 4 
mrq_lat_table:43 	0 	0 	7 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	46 	0 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	102 	8 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5255         0      6107         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5240         0      6108         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5229      5449      6106         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5353         0      5304         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5345         0      6112         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5321         0      6111         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5299         0      6110         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5280         0      6109         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  6.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  3.000000      -nan  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  6.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  6.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  6.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 65/17 = 3.823529
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         3         0         5         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 65
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        639    none        1350    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        639    none        1351    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        637       646      1115    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        648    none         868    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        638    none        1352    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        640    none        1354    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        640    none        1351    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        640    none        1353    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        651         0       647         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        651         0       647         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        651       646       647       234         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        651         0       646         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        649         0       649         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        651         0       651         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        652         0       647         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        651         0       649         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=60991 n_nop=60981 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001312
n_activity=777 dram_eff=0.0103
bk0: 6a 60841i bk1: 0a 60991i bk2: 2a 60878i bk3: 0a 60991i bk4: 0a 60991i bk5: 0a 60991i bk6: 0a 60991i bk7: 0a 60991i bk8: 0a 60991i bk9: 0a 60991i bk10: 0a 60991i bk11: 0a 60991i bk12: 0a 60991i bk13: 0a 60991i bk14: 0a 60991i bk15: 0a 60991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000131 
total_CMD = 60991 
util_bw = 8 
Wasted_Col = 263 
Wasted_Row = 0 
Idle = 60720 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60991 
n_nop = 60981 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00409897
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=60991 n_nop=60991 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60991i bk1: 0a 60991i bk2: 0a 60991i bk3: 0a 60991i bk4: 0a 60991i bk5: 0a 60991i bk6: 0a 60991i bk7: 0a 60991i bk8: 0a 60991i bk9: 0a 60991i bk10: 0a 60991i bk11: 0a 60991i bk12: 0a 60991i bk13: 0a 60991i bk14: 0a 60991i bk15: 0a 60991i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60991 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60991 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60991 
n_nop = 60991 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=60991 n_nop=60981 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001312
n_activity=777 dram_eff=0.0103
bk0: 6a 60841i bk1: 0a 60991i bk2: 2a 60878i bk3: 0a 60991i bk4: 0a 60991i bk5: 0a 60991i bk6: 0a 60991i bk7: 0a 60991i bk8: 0a 60991i bk9: 0a 60991i bk10: 0a 60991i bk11: 0a 60991i bk12: 0a 60991i bk13: 0a 60991i bk14: 0a 60991i bk15: 0a 60991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000131 
total_CMD = 60991 
util_bw = 8 
Wasted_Col = 263 
Wasted_Row = 0 
Idle = 60720 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60991 
n_nop = 60981 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00427932
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=60991 n_nop=60991 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60991i bk1: 0a 60991i bk2: 0a 60991i bk3: 0a 60991i bk4: 0a 60991i bk5: 0a 60991i bk6: 0a 60991i bk7: 0a 60991i bk8: 0a 60991i bk9: 0a 60991i bk10: 0a 60991i bk11: 0a 60991i bk12: 0a 60991i bk13: 0a 60991i bk14: 0a 60991i bk15: 0a 60991i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60991 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60991 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60991 
n_nop = 60991 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=60991 n_nop=60977 n_act=3 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001804
n_activity=1107 dram_eff=0.009937
bk0: 8a 60832i bk1: 1a 60892i bk2: 2a 60878i bk3: 0a 60991i bk4: 0a 60991i bk5: 0a 60991i bk6: 0a 60991i bk7: 0a 60991i bk8: 0a 60991i bk9: 0a 60991i bk10: 0a 60991i bk11: 0a 60991i bk12: 0a 60991i bk13: 0a 60991i bk14: 0a 60991i bk15: 0a 60991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727273
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.029650
Bank_Level_Parallism_Col = 1.029891
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.029891 

BW Util details:
bwutil = 0.000180 
total_CMD = 60991 
util_bw = 11 
Wasted_Col = 360 
Wasted_Row = 0 
Idle = 60620 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60991 
n_nop = 60977 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 11 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00429572
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=60991 n_nop=60991 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60991i bk1: 0a 60991i bk2: 0a 60991i bk3: 0a 60991i bk4: 0a 60991i bk5: 0a 60991i bk6: 0a 60991i bk7: 0a 60991i bk8: 0a 60991i bk9: 0a 60991i bk10: 0a 60991i bk11: 0a 60991i bk12: 0a 60991i bk13: 0a 60991i bk14: 0a 60991i bk15: 0a 60991i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60991 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60991 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60991 
n_nop = 60991 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=60991 n_nop=60981 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001312
n_activity=858 dram_eff=0.009324
bk0: 3a 60864i bk1: 0a 60991i bk2: 5a 60883i bk3: 0a 60991i bk4: 0a 60991i bk5: 0a 60991i bk6: 0a 60991i bk7: 0a 60991i bk8: 0a 60991i bk9: 0a 60991i bk10: 0a 60991i bk11: 0a 60991i bk12: 0a 60991i bk13: 0a 60991i bk14: 0a 60991i bk15: 0a 60991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000131 
total_CMD = 60991 
util_bw = 8 
Wasted_Col = 235 
Wasted_Row = 0 
Idle = 60748 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60991 
n_nop = 60981 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00322998
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=60991 n_nop=60991 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60991i bk1: 0a 60991i bk2: 0a 60991i bk3: 0a 60991i bk4: 0a 60991i bk5: 0a 60991i bk6: 0a 60991i bk7: 0a 60991i bk8: 0a 60991i bk9: 0a 60991i bk10: 0a 60991i bk11: 0a 60991i bk12: 0a 60991i bk13: 0a 60991i bk14: 0a 60991i bk15: 0a 60991i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60991 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60991 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60991 
n_nop = 60991 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=60991 n_nop=60983 n_act=2 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.838e-05
n_activity=762 dram_eff=0.007874
bk0: 4a 60869i bk1: 0a 60991i bk2: 2a 60878i bk3: 0a 60991i bk4: 0a 60991i bk5: 0a 60991i bk6: 0a 60991i bk7: 0a 60991i bk8: 0a 60991i bk9: 0a 60991i bk10: 0a 60991i bk11: 0a 60991i bk12: 0a 60991i bk13: 0a 60991i bk14: 0a 60991i bk15: 0a 60991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000098 
total_CMD = 60991 
util_bw = 6 
Wasted_Col = 235 
Wasted_Row = 0 
Idle = 60750 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60991 
n_nop = 60983 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 6 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000098 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00241019
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=60991 n_nop=60991 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60991i bk1: 0a 60991i bk2: 0a 60991i bk3: 0a 60991i bk4: 0a 60991i bk5: 0a 60991i bk6: 0a 60991i bk7: 0a 60991i bk8: 0a 60991i bk9: 0a 60991i bk10: 0a 60991i bk11: 0a 60991i bk12: 0a 60991i bk13: 0a 60991i bk14: 0a 60991i bk15: 0a 60991i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60991 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60991 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60991 
n_nop = 60991 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=60991 n_nop=60981 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001312
n_activity=777 dram_eff=0.0103
bk0: 6a 60841i bk1: 0a 60991i bk2: 2a 60878i bk3: 0a 60991i bk4: 0a 60991i bk5: 0a 60991i bk6: 0a 60991i bk7: 0a 60991i bk8: 0a 60991i bk9: 0a 60991i bk10: 0a 60991i bk11: 0a 60991i bk12: 0a 60991i bk13: 0a 60991i bk14: 0a 60991i bk15: 0a 60991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000131 
total_CMD = 60991 
util_bw = 8 
Wasted_Col = 263 
Wasted_Row = 0 
Idle = 60720 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60991 
n_nop = 60981 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00418094
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=60991 n_nop=60991 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60991i bk1: 0a 60991i bk2: 0a 60991i bk3: 0a 60991i bk4: 0a 60991i bk5: 0a 60991i bk6: 0a 60991i bk7: 0a 60991i bk8: 0a 60991i bk9: 0a 60991i bk10: 0a 60991i bk11: 0a 60991i bk12: 0a 60991i bk13: 0a 60991i bk14: 0a 60991i bk15: 0a 60991i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60991 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60991 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60991 
n_nop = 60991 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=60991 n_nop=60981 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001312
n_activity=777 dram_eff=0.0103
bk0: 6a 60841i bk1: 0a 60991i bk2: 2a 60878i bk3: 0a 60991i bk4: 0a 60991i bk5: 0a 60991i bk6: 0a 60991i bk7: 0a 60991i bk8: 0a 60991i bk9: 0a 60991i bk10: 0a 60991i bk11: 0a 60991i bk12: 0a 60991i bk13: 0a 60991i bk14: 0a 60991i bk15: 0a 60991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000131 
total_CMD = 60991 
util_bw = 8 
Wasted_Col = 263 
Wasted_Row = 0 
Idle = 60720 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60991 
n_nop = 60981 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00418094
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=60991 n_nop=60991 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60991i bk1: 0a 60991i bk2: 0a 60991i bk3: 0a 60991i bk4: 0a 60991i bk5: 0a 60991i bk6: 0a 60991i bk7: 0a 60991i bk8: 0a 60991i bk9: 0a 60991i bk10: 0a 60991i bk11: 0a 60991i bk12: 0a 60991i bk13: 0a 60991i bk14: 0a 60991i bk15: 0a 60991i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60991 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60991 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60991 
n_nop = 60991 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=60991 n_nop=60981 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001312
n_activity=777 dram_eff=0.0103
bk0: 6a 60841i bk1: 0a 60991i bk2: 2a 60878i bk3: 0a 60991i bk4: 0a 60991i bk5: 0a 60991i bk6: 0a 60991i bk7: 0a 60991i bk8: 0a 60991i bk9: 0a 60991i bk10: 0a 60991i bk11: 0a 60991i bk12: 0a 60991i bk13: 0a 60991i bk14: 0a 60991i bk15: 0a 60991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000131 
total_CMD = 60991 
util_bw = 8 
Wasted_Col = 263 
Wasted_Row = 0 
Idle = 60720 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60991 
n_nop = 60981 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00419734
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=60991 n_nop=60991 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60991i bk1: 0a 60991i bk2: 0a 60991i bk3: 0a 60991i bk4: 0a 60991i bk5: 0a 60991i bk6: 0a 60991i bk7: 0a 60991i bk8: 0a 60991i bk9: 0a 60991i bk10: 0a 60991i bk11: 0a 60991i bk12: 0a 60991i bk13: 0a 60991i bk14: 0a 60991i bk15: 0a 60991i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60991 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60991 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60991 
n_nop = 60991 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 111
L2_total_cache_misses = 97
L2_total_cache_miss_rate = 0.8739
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=111
icnt_total_pkts_simt_to_mem=111
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 111
Req_Network_cycles = 10455
Req_Network_injected_packets_per_cycle =       0.0106 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0003

Reply_Network_injected_packets_num = 111
Reply_Network_cycles = 10455
Reply_Network_injected_packets_per_cycle =        0.0106
Reply_Network_conflicts_per_cycle =        0.0033
Reply_Network_conflicts_per_cycle_util =       0.3063
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0003
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 7379 (inst/sec)
gpgpu_simulation_rate = 10455 (cycle/sec)
gpgpu_silicon_slowdown = 114777x
Processing kernel ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-2.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 2
-grid dim = (2,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f0eaa000000
-local mem base_addr = 0x00007f0ea8000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-2.traceg
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 2
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 10283
gpu_sim_insn = 14758
gpu_ipc =       1.4352
gpu_tot_sim_cycle = 20738
gpu_tot_sim_insn = 22137
gpu_tot_ipc =       1.0675
gpu_tot_issued_cta = 3
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0216
partiton_level_parallism_total  =       0.0161
partiton_level_parallism_util =       1.1156
partiton_level_parallism_util_total  =       1.0742
L2_BW  =       0.8290 GB/Sec
L2_BW_total  =       0.6166 GB/Sec
gpu_total_sim_rate=7379

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 336
	L1D_total_cache_misses = 291
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 47
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 49
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138

Total_core_cache_fail_stats:
ctas_completed 3, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
660, 
gpgpu_n_tot_thrd_icount = 63360
gpgpu_n_tot_w_icount = 1980
gpgpu_n_stall_shd_mem = 1299
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 195
gpgpu_n_mem_write_global = 138
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 867
gpgpu_n_store_insn = 768
gpgpu_n_shmem_insn = 5475
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1260
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 39
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3	W0_Idle:63356	W0_Scoreboard:3404	W1:87	W2:78	W3:78	W4:78	W5:78	W6:78	W7:78	W8:78	W9:78	W10:78	W11:78	W12:78	W13:78	W14:78	W15:78	W16:798	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:495	WS1:487	WS2:517	WS3:481	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1560 {8:195,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5520 {40:138,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7800 {40:195,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1104 {8:138,}
maxmflatency = 652 
max_icnt2mem_latency = 46 
maxmrqlatency = 18 
max_icnt2sh_latency = 8 
averagemflatency = 479 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:149 	1 	0 	8 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	158 	0 	175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	333 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	323 	9 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	0 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5255      5231      6107         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      6051         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5240      5221      6108         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0      5387         0      6050         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5229      5449      6106      6047         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0      6053         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5353      5232      5304      6716         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0      6052         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5345      5289      6112         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5321      5270      6111         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5299      5249      6110         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5280      5246      6109         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 10.000000  6.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 10.000000  6.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan  3.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 10.000000  8.000000  3.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  5.000000  8.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  8.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 10.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 10.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 175/31 = 5.645161
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         6         5         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        10         6         5         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         3         0         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        10         8         3         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         6         5         8         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        10         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        10         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 175
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        683       633      1154    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none         647    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        683       632      1155    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none         648    none        1351    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        683       661      1345      2525    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none         883    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        679       633       896      1820    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none         883    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        634       634      1107    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        696       632      1107    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        683       632      1107    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        683       632      1107    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        651       647       647       235         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0       647       237         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        651       646       647       236         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0       651         0       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        651       646       647       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0       647       235         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        651       646       646       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0       647       235         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        649       646       649       235         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        651       646       651       235         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        652       646       647       236         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       646       649       235         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=120984 n_nop=120960 n_act=3 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001736
n_activity=1451 dram_eff=0.01447
bk0: 10a 120825i bk1: 6a 120853i bk2: 5a 120868i bk3: 0a 120984i bk4: 0a 120984i bk5: 0a 120984i bk6: 0a 120984i bk7: 0a 120984i bk8: 0a 120984i bk9: 0a 120984i bk10: 0a 120984i bk11: 0a 120984i bk12: 0a 120984i bk13: 0a 120984i bk14: 0a 120984i bk15: 0a 120984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.031401
Bank_Level_Parallism_Col = 1.031630
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.031630 

BW Util details:
bwutil = 0.000174 
total_CMD = 120984 
util_bw = 21 
Wasted_Col = 393 
Wasted_Row = 0 
Idle = 120570 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 106 
rwq = 0 
CCDLc_limit_alone = 106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120984 
n_nop = 120960 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 21 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000174 
Either_Row_CoL_Bus_Util = 0.000198 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00221517
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=120984 n_nop=120982 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.266e-06
n_activity=330 dram_eff=0.00303
bk0: 0a 120984i bk1: 0a 120984i bk2: 1a 120885i bk3: 0a 120984i bk4: 0a 120984i bk5: 0a 120984i bk6: 0a 120984i bk7: 0a 120984i bk8: 0a 120984i bk9: 0a 120984i bk10: 0a 120984i bk11: 0a 120984i bk12: 0a 120984i bk13: 0a 120984i bk14: 0a 120984i bk15: 0a 120984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000008 
total_CMD = 120984 
util_bw = 1 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 120884 

BW Util Bottlenecks: 
RCDc_limit = 99 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120984 
n_nop = 120982 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000008 
Either_Row_CoL_Bus_Util = 0.000017 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=120984 n_nop=120960 n_act=3 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001736
n_activity=1430 dram_eff=0.01469
bk0: 10a 120825i bk1: 6a 120867i bk2: 5a 120871i bk3: 0a 120984i bk4: 0a 120984i bk5: 0a 120984i bk6: 0a 120984i bk7: 0a 120984i bk8: 0a 120984i bk9: 0a 120984i bk10: 0a 120984i bk11: 0a 120984i bk12: 0a 120984i bk13: 0a 120984i bk14: 0a 120984i bk15: 0a 120984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004902
Bank_Level_Parallism_Col = 1.004938
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004938 

BW Util details:
bwutil = 0.000174 
total_CMD = 120984 
util_bw = 21 
Wasted_Col = 387 
Wasted_Row = 0 
Idle = 120576 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120984 
n_nop = 120960 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 21 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000174 
Either_Row_CoL_Bus_Util = 0.000198 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00215731
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=120984 n_nop=120978 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.306e-05
n_activity=660 dram_eff=0.006061
bk0: 0a 120984i bk1: 3a 120857i bk2: 0a 120984i bk3: 1a 120885i bk4: 0a 120984i bk5: 0a 120984i bk6: 0a 120984i bk7: 0a 120984i bk8: 0a 120984i bk9: 0a 120984i bk10: 0a 120984i bk11: 0a 120984i bk12: 0a 120984i bk13: 0a 120984i bk14: 0a 120984i bk15: 0a 120984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000033 
total_CMD = 120984 
util_bw = 4 
Wasted_Col = 226 
Wasted_Row = 0 
Idle = 120754 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120984 
n_nop = 120978 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000033 
Either_Row_CoL_Bus_Util = 0.000050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00164485
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=120984 n_nop=120958 n_act=4 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001818
n_activity=1842 dram_eff=0.01194
bk0: 10a 120825i bk1: 8a 120858i bk2: 3a 120871i bk3: 1a 120885i bk4: 0a 120984i bk5: 0a 120984i bk6: 0a 120984i bk7: 0a 120984i bk8: 0a 120984i bk9: 0a 120984i bk10: 0a 120984i bk11: 0a 120984i bk12: 0a 120984i bk13: 0a 120984i bk14: 0a 120984i bk15: 0a 120984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025692
Bank_Level_Parallism_Col = 1.025896
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025896 

BW Util details:
bwutil = 0.000182 
total_CMD = 120984 
util_bw = 22 
Wasted_Col = 484 
Wasted_Row = 0 
Idle = 120478 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120984 
n_nop = 120958 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 22 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000182 
Either_Row_CoL_Bus_Util = 0.000215 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00216558
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=120984 n_nop=120982 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.266e-06
n_activity=330 dram_eff=0.00303
bk0: 0a 120984i bk1: 0a 120984i bk2: 1a 120885i bk3: 0a 120984i bk4: 0a 120984i bk5: 0a 120984i bk6: 0a 120984i bk7: 0a 120984i bk8: 0a 120984i bk9: 0a 120984i bk10: 0a 120984i bk11: 0a 120984i bk12: 0a 120984i bk13: 0a 120984i bk14: 0a 120984i bk15: 0a 120984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000008 
total_CMD = 120984 
util_bw = 1 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 120884 

BW Util Bottlenecks: 
RCDc_limit = 99 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120984 
n_nop = 120982 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000008 
Either_Row_CoL_Bus_Util = 0.000017 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=120984 n_nop=120960 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001653
n_activity=1824 dram_eff=0.01096
bk0: 6a 120848i bk1: 5a 120867i bk2: 8a 120872i bk3: 1a 120885i bk4: 0a 120984i bk5: 0a 120984i bk6: 0a 120984i bk7: 0a 120984i bk8: 0a 120984i bk9: 0a 120984i bk10: 0a 120984i bk11: 0a 120984i bk12: 0a 120984i bk13: 0a 120984i bk14: 0a 120984i bk15: 0a 120984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.027601
Bank_Level_Parallism_Col = 1.027837
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027837 

BW Util details:
bwutil = 0.000165 
total_CMD = 120984 
util_bw = 20 
Wasted_Col = 451 
Wasted_Row = 0 
Idle = 120513 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 67 
rwq = 0 
CCDLc_limit_alone = 67 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120984 
n_nop = 120960 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000198 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00162831
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=120984 n_nop=120982 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.266e-06
n_activity=330 dram_eff=0.00303
bk0: 0a 120984i bk1: 0a 120984i bk2: 1a 120885i bk3: 0a 120984i bk4: 0a 120984i bk5: 0a 120984i bk6: 0a 120984i bk7: 0a 120984i bk8: 0a 120984i bk9: 0a 120984i bk10: 0a 120984i bk11: 0a 120984i bk12: 0a 120984i bk13: 0a 120984i bk14: 0a 120984i bk15: 0a 120984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000008 
total_CMD = 120984 
util_bw = 1 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 120884 

BW Util Bottlenecks: 
RCDc_limit = 99 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120984 
n_nop = 120982 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000008 
Either_Row_CoL_Bus_Util = 0.000017 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=120984 n_nop=120961 n_act=3 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001653
n_activity=1445 dram_eff=0.01384
bk0: 8a 120852i bk1: 6a 120853i bk2: 6a 120864i bk3: 0a 120984i bk4: 0a 120984i bk5: 0a 120984i bk6: 0a 120984i bk7: 0a 120984i bk8: 0a 120984i bk9: 0a 120984i bk10: 0a 120984i bk11: 0a 120984i bk12: 0a 120984i bk13: 0a 120984i bk14: 0a 120984i bk15: 0a 120984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.035990
Bank_Level_Parallism_Col = 1.036269
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.036269 

BW Util details:
bwutil = 0.000165 
total_CMD = 120984 
util_bw = 20 
Wasted_Col = 369 
Wasted_Row = 0 
Idle = 120595 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120984 
n_nop = 120961 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 20 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0017027
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=120984 n_nop=120984 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120984i bk1: 0a 120984i bk2: 0a 120984i bk3: 0a 120984i bk4: 0a 120984i bk5: 0a 120984i bk6: 0a 120984i bk7: 0a 120984i bk8: 0a 120984i bk9: 0a 120984i bk10: 0a 120984i bk11: 0a 120984i bk12: 0a 120984i bk13: 0a 120984i bk14: 0a 120984i bk15: 0a 120984i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120984 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120984 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120984 
n_nop = 120984 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=120984 n_nop=120961 n_act=3 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001653
n_activity=1396 dram_eff=0.01433
bk0: 8a 120834i bk1: 6a 120866i bk2: 6a 120871i bk3: 0a 120984i bk4: 0a 120984i bk5: 0a 120984i bk6: 0a 120984i bk7: 0a 120984i bk8: 0a 120984i bk9: 0a 120984i bk10: 0a 120984i bk11: 0a 120984i bk12: 0a 120984i bk13: 0a 120984i bk14: 0a 120984i bk15: 0a 120984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002500
Bank_Level_Parallism_Col = 1.002519
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002519 

BW Util details:
bwutil = 0.000165 
total_CMD = 120984 
util_bw = 20 
Wasted_Col = 380 
Wasted_Row = 0 
Idle = 120584 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120984 
n_nop = 120961 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 20 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00210772
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=120984 n_nop=120984 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120984i bk1: 0a 120984i bk2: 0a 120984i bk3: 0a 120984i bk4: 0a 120984i bk5: 0a 120984i bk6: 0a 120984i bk7: 0a 120984i bk8: 0a 120984i bk9: 0a 120984i bk10: 0a 120984i bk11: 0a 120984i bk12: 0a 120984i bk13: 0a 120984i bk14: 0a 120984i bk15: 0a 120984i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120984 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120984 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120984 
n_nop = 120984 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=120984 n_nop=120959 n_act=3 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001818
n_activity=1460 dram_eff=0.01507
bk0: 10a 120825i bk1: 6a 120858i bk2: 6a 120865i bk3: 0a 120984i bk4: 0a 120984i bk5: 0a 120984i bk6: 0a 120984i bk7: 0a 120984i bk8: 0a 120984i bk9: 0a 120984i bk10: 0a 120984i bk11: 0a 120984i bk12: 0a 120984i bk13: 0a 120984i bk14: 0a 120984i bk15: 0a 120984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007092
Bank_Level_Parallism_Col = 1.007143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007143 

BW Util details:
bwutil = 0.000182 
total_CMD = 120984 
util_bw = 22 
Wasted_Col = 401 
Wasted_Row = 0 
Idle = 120561 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 105 
rwq = 0 
CCDLc_limit_alone = 105 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120984 
n_nop = 120959 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 22 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000182 
Either_Row_CoL_Bus_Util = 0.000207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00210772
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=120984 n_nop=120984 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120984i bk1: 0a 120984i bk2: 0a 120984i bk3: 0a 120984i bk4: 0a 120984i bk5: 0a 120984i bk6: 0a 120984i bk7: 0a 120984i bk8: 0a 120984i bk9: 0a 120984i bk10: 0a 120984i bk11: 0a 120984i bk12: 0a 120984i bk13: 0a 120984i bk14: 0a 120984i bk15: 0a 120984i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120984 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120984 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120984 
n_nop = 120984 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=120984 n_nop=120959 n_act=3 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001818
n_activity=1401 dram_eff=0.0157
bk0: 10a 120824i bk1: 6a 120867i bk2: 6a 120871i bk3: 0a 120984i bk4: 0a 120984i bk5: 0a 120984i bk6: 0a 120984i bk7: 0a 120984i bk8: 0a 120984i bk9: 0a 120984i bk10: 0a 120984i bk11: 0a 120984i bk12: 0a 120984i bk13: 0a 120984i bk14: 0a 120984i bk15: 0a 120984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004878
Bank_Level_Parallism_Col = 1.004914
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004914 

BW Util details:
bwutil = 0.000182 
total_CMD = 120984 
util_bw = 22 
Wasted_Col = 388 
Wasted_Row = 0 
Idle = 120574 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120984 
n_nop = 120959 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 22 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000182 
Either_Row_CoL_Bus_Util = 0.000207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00211598
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=120984 n_nop=120984 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 120984i bk1: 0a 120984i bk2: 0a 120984i bk3: 0a 120984i bk4: 0a 120984i bk5: 0a 120984i bk6: 0a 120984i bk7: 0a 120984i bk8: 0a 120984i bk9: 0a 120984i bk10: 0a 120984i bk11: 0a 120984i bk12: 0a 120984i bk13: 0a 120984i bk14: 0a 120984i bk15: 0a 120984i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 120984 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 120984 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120984 
n_nop = 120984 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22, Miss = 17, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 16, Miss = 14, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 22, Miss = 17, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 16, Miss = 14, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 23, Miss = 16, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2, Miss = 1, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 16, Miss = 14, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2, Miss = 1, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 16, Miss = 14, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 22, Miss = 18, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 20, Miss = 16, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 20, Miss = 16, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 20, Miss = 16, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 22, Miss = 18, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 20, Miss = 16, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 22, Miss = 18, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 333
L2_total_cache_misses = 271
L2_total_cache_miss_rate = 0.8138
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 79
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 195
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=333
icnt_total_pkts_simt_to_mem=333
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 333
Req_Network_cycles = 20738
Req_Network_injected_packets_per_cycle =       0.0161 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0742
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0005

Reply_Network_injected_packets_num = 333
Reply_Network_cycles = 20738
Reply_Network_injected_packets_per_cycle =        0.0161
Reply_Network_conflicts_per_cycle =        0.0024
Reply_Network_conflicts_per_cycle_util =       0.1572
Reply_Bank_Level_Parallism =       1.0472
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 7379 (inst/sec)
gpgpu_simulation_rate = 6912 (cycle/sec)
gpgpu_silicon_slowdown = 173611x
Processing kernel ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-3.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 3
-grid dim = (3,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f0eaa000000
-local mem base_addr = 0x00007f0ea8000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-3.traceg
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 3
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 10272
gpu_sim_insn = 22137
gpu_ipc =       2.1551
gpu_tot_sim_cycle = 31010
gpu_tot_sim_insn = 44274
gpu_tot_ipc =       1.4277
gpu_tot_issued_cta = 6
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0324
partiton_level_parallism_total  =       0.0215
partiton_level_parallism_util =       1.1893
partiton_level_parallism_util_total  =       1.1288
L2_BW  =       1.2449 GB/Sec
L2_BW_total  =       0.8247 GB/Sec
gpu_total_sim_rate=8854

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 672
	L1D_total_cache_misses = 582
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 276

Total_core_cache_fail_stats:
ctas_completed 6, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
660, 
gpgpu_n_tot_thrd_icount = 126720
gpgpu_n_tot_w_icount = 3960
gpgpu_n_stall_shd_mem = 2598
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 390
gpgpu_n_mem_write_global = 276
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1734
gpgpu_n_store_insn = 1536
gpgpu_n_shmem_insn = 10950
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2520
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 78
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6	W0_Idle:125196	W0_Scoreboard:6568	W1:174	W2:156	W3:156	W4:156	W5:156	W6:156	W7:156	W8:156	W9:156	W10:156	W11:156	W12:156	W13:156	W14:156	W15:156	W16:1596	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:1024	WS1:1001	WS2:959	WS3:976	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3120 {8:390,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11040 {40:276,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 15600 {40:390,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2208 {8:276,}
maxmflatency = 652 
max_icnt2mem_latency = 48 
maxmrqlatency = 18 
max_icnt2sh_latency = 8 
averagemflatency = 451 
avg_icnt2mem_latency = 46 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:269 	1 	4 	27 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	335 	0 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	666 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	641 	23 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	0 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5255      5231      6107      6057         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0      5227      6051      6030         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5240      5221      6108      6058         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0      5387         0      6050         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5229      5449      6106      6047         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5398      5247      6053      6031         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5353      5232      5304      6716         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0      5234      6052      6032         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5345      5289      6112      6062         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0      5263         0      6034         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5321      5270      6111      6061         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0      5258         0      6033         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5299      5249      6110      6060         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0      5288         0      6036         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5280      5246      6109      6059         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0      5278         0      6035         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 11.000000 14.000000  5.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  8.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 11.000000 14.000000  5.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan  7.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 10.000000 15.000000  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000  6.000000  1.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000 11.000000  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan  6.000000  1.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  8.000000 14.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan  6.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000 14.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan  6.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 10.000000 14.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan  4.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 10.000000 14.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan  6.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 331/52 = 6.365385
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        11        14         5         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         8         1         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        11        14         5         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         7         0         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        10        15         3         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         6         1         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         6        11         8         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         6         1         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8        14         6         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8        14         6         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        10        14         6         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         4         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        10        14         6         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 331
min_bank_accesses = 0!
chip skew: 34/6 = 5.67
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        678       699      1201      1665    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none         637       647      1703    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        678       698      1202      1664    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none         672    none        1397    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        683       709      1345      2124    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        646       640      1119      1504    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        679       695       896      1515    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none         639       883      1506    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        634       665      1107      1701    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none         640    none        1353    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        696       665      1107      1701    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none         640    none        1354    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        683       698      1107      1705    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none         639    none        1353    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        683       698      1107      1702    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none         640    none        1355    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        651       647       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        651       646       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0       651         0       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        651       646       647       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        651       646       646       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        649       646       649       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0       651         0       650         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        651       646       651       649         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0       652         0       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        652       646       647       651         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          0       649         0       650         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       646       649       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          0       651         0       652         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=180912 n_nop=180875 n_act=4 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001824
n_activity=2178 dram_eff=0.01515
bk0: 11a 180753i bk1: 14a 180732i bk2: 5a 180796i bk3: 3a 180785i bk4: 0a 180912i bk5: 0a 180912i bk6: 0a 180912i bk7: 0a 180912i bk8: 0a 180912i bk9: 0a 180912i bk10: 0a 180912i bk11: 0a 180912i bk12: 0a 180912i bk13: 0a 180912i bk14: 0a 180912i bk15: 0a 180912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878788
Row_Buffer_Locality_read = 0.878788
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.021595
Bank_Level_Parallism_Col = 1.021739
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.021739 

BW Util details:
bwutil = 0.000182 
total_CMD = 180912 
util_bw = 33 
Wasted_Col = 569 
Wasted_Row = 0 
Idle = 180310 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 183 
rwq = 0 
CCDLc_limit_alone = 183 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180912 
n_nop = 180875 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 33 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000182 
Either_Row_CoL_Bus_Util = 0.000205 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00193464
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=180912 n_nop=180898 n_act=3 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.08e-05
n_activity=1209 dram_eff=0.009098
bk0: 0a 180912i bk1: 8a 180752i bk2: 1a 180813i bk3: 2a 180799i bk4: 0a 180912i bk5: 0a 180912i bk6: 0a 180912i bk7: 0a 180912i bk8: 0a 180912i bk9: 0a 180912i bk10: 0a 180912i bk11: 0a 180912i bk12: 0a 180912i bk13: 0a 180912i bk14: 0a 180912i bk15: 0a 180912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727273
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000061 
total_CMD = 180912 
util_bw = 11 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 180529 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 75 
rwq = 0 
CCDLc_limit_alone = 75 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180912 
n_nop = 180898 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 11 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00145375
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=180912 n_nop=180875 n_act=4 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001824
n_activity=2255 dram_eff=0.01463
bk0: 11a 180753i bk1: 14a 180758i bk2: 5a 180799i bk3: 3a 180785i bk4: 0a 180912i bk5: 0a 180912i bk6: 0a 180912i bk7: 0a 180912i bk8: 0a 180912i bk9: 0a 180912i bk10: 0a 180912i bk11: 0a 180912i bk12: 0a 180912i bk13: 0a 180912i bk14: 0a 180912i bk15: 0a 180912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878788
Row_Buffer_Locality_read = 0.878788
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003425
Bank_Level_Parallism_Col = 1.003448
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003448 

BW Util details:
bwutil = 0.000182 
total_CMD = 180912 
util_bw = 33 
Wasted_Col = 551 
Wasted_Row = 0 
Idle = 180328 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 156 
rwq = 0 
CCDLc_limit_alone = 156 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180912 
n_nop = 180875 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 33 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000182 
Either_Row_CoL_Bus_Util = 0.000205 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00195122
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=180912 n_nop=180899 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.08e-05
n_activity=1090 dram_eff=0.01009
bk0: 0a 180912i bk1: 7a 180762i bk2: 0a 180912i bk3: 4a 180813i bk4: 0a 180912i bk5: 0a 180912i bk6: 0a 180912i bk7: 0a 180912i bk8: 0a 180912i bk9: 0a 180912i bk10: 0a 180912i bk11: 0a 180912i bk12: 0a 180912i bk13: 0a 180912i bk14: 0a 180912i bk15: 0a 180912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000061 
total_CMD = 180912 
util_bw = 11 
Wasted_Col = 249 
Wasted_Row = 0 
Idle = 180652 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180912 
n_nop = 180899 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00112209
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=180912 n_nop=180877 n_act=4 n_pre=0 n_ref_event=0 n_req=31 n_rd=31 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001714
n_activity=2378 dram_eff=0.01304
bk0: 10a 180753i bk1: 15a 180759i bk2: 3a 180799i bk3: 3a 180813i bk4: 0a 180912i bk5: 0a 180912i bk6: 0a 180912i bk7: 0a 180912i bk8: 0a 180912i bk9: 0a 180912i bk10: 0a 180912i bk11: 0a 180912i bk12: 0a 180912i bk13: 0a 180912i bk14: 0a 180912i bk15: 0a 180912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870968
Row_Buffer_Locality_read = 0.870968
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.023985
Bank_Level_Parallism_Col = 1.024164
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024164 

BW Util details:
bwutil = 0.000171 
total_CMD = 180912 
util_bw = 31 
Wasted_Col = 511 
Wasted_Row = 0 
Idle = 180370 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 127 
rwq = 0 
CCDLc_limit_alone = 127 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180912 
n_nop = 180877 
Read = 31 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 31 
total_req = 31 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 31 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000171 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00144822
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=180912 n_nop=180897 n_act=4 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.08e-05
n_activity=1437 dram_eff=0.007655
bk0: 1a 180813i bk1: 6a 180761i bk2: 1a 180813i bk3: 3a 180799i bk4: 0a 180912i bk5: 0a 180912i bk6: 0a 180912i bk7: 0a 180912i bk8: 0a 180912i bk9: 0a 180912i bk10: 0a 180912i bk11: 0a 180912i bk12: 0a 180912i bk13: 0a 180912i bk14: 0a 180912i bk15: 0a 180912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636364
Row_Buffer_Locality_read = 0.636364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000061 
total_CMD = 180912 
util_bw = 11 
Wasted_Col = 462 
Wasted_Row = 0 
Idle = 180439 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180912 
n_nop = 180897 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 11 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00137636
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=180912 n_nop=180879 n_act=4 n_pre=0 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001603
n_activity=2319 dram_eff=0.01251
bk0: 6a 180776i bk1: 11a 180768i bk2: 8a 180800i bk3: 4a 180804i bk4: 0a 180912i bk5: 0a 180912i bk6: 0a 180912i bk7: 0a 180912i bk8: 0a 180912i bk9: 0a 180912i bk10: 0a 180912i bk11: 0a 180912i bk12: 0a 180912i bk13: 0a 180912i bk14: 0a 180912i bk15: 0a 180912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.862069
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025194
Bank_Level_Parallism_Col = 1.025391
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025391 

BW Util details:
bwutil = 0.000160 
total_CMD = 180912 
util_bw = 29 
Wasted_Col = 487 
Wasted_Row = 0 
Idle = 180396 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 103 
rwq = 0 
CCDLc_limit_alone = 103 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180912 
n_nop = 180879 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 29 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000160 
Either_Row_CoL_Bus_Util = 0.000182 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00108893
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=180912 n_nop=180899 n_act=3 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.528e-05
n_activity=1107 dram_eff=0.009033
bk0: 0a 180912i bk1: 6a 180762i bk2: 1a 180813i bk3: 3a 180799i bk4: 0a 180912i bk5: 0a 180912i bk6: 0a 180912i bk7: 0a 180912i bk8: 0a 180912i bk9: 0a 180912i bk10: 0a 180912i bk11: 0a 180912i bk12: 0a 180912i bk13: 0a 180912i bk14: 0a 180912i bk15: 0a 180912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000055 
total_CMD = 180912 
util_bw = 10 
Wasted_Col = 362 
Wasted_Row = 0 
Idle = 180540 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180912 
n_nop = 180899 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 10 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000055 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00144822
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=180912 n_nop=180876 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001769
n_activity=2097 dram_eff=0.01526
bk0: 8a 180780i bk1: 14a 180743i bk2: 6a 180792i bk3: 4a 180771i bk4: 0a 180912i bk5: 0a 180912i bk6: 0a 180912i bk7: 0a 180912i bk8: 0a 180912i bk9: 0a 180912i bk10: 0a 180912i bk11: 0a 180912i bk12: 0a 180912i bk13: 0a 180912i bk14: 0a 180912i bk15: 0a 180912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024138
Bank_Level_Parallism_Col = 1.024306
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024306 

BW Util details:
bwutil = 0.000177 
total_CMD = 180912 
util_bw = 32 
Wasted_Col = 548 
Wasted_Row = 0 
Idle = 180332 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 165 
rwq = 0 
CCDLc_limit_alone = 165 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180912 
n_nop = 180876 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000177 
Either_Row_CoL_Bus_Util = 0.000199 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00219996
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=180912 n_nop=180902 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.422e-05
n_activity=777 dram_eff=0.0103
bk0: 0a 180912i bk1: 6a 180762i bk2: 0a 180912i bk3: 2a 180799i bk4: 0a 180912i bk5: 0a 180912i bk6: 0a 180912i bk7: 0a 180912i bk8: 0a 180912i bk9: 0a 180912i bk10: 0a 180912i bk11: 0a 180912i bk12: 0a 180912i bk13: 0a 180912i bk14: 0a 180912i bk15: 0a 180912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000044 
total_CMD = 180912 
util_bw = 8 
Wasted_Col = 263 
Wasted_Row = 0 
Idle = 180641 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180912 
n_nop = 180902 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000044 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00140953
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=180912 n_nop=180876 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001769
n_activity=2134 dram_eff=0.015
bk0: 8a 180762i bk1: 14a 180756i bk2: 6a 180799i bk3: 4a 180771i bk4: 0a 180912i bk5: 0a 180912i bk6: 0a 180912i bk7: 0a 180912i bk8: 0a 180912i bk9: 0a 180912i bk10: 0a 180912i bk11: 0a 180912i bk12: 0a 180912i bk13: 0a 180912i bk14: 0a 180912i bk15: 0a 180912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001692
Bank_Level_Parallism_Col = 1.001704
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001704 

BW Util details:
bwutil = 0.000177 
total_CMD = 180912 
util_bw = 32 
Wasted_Col = 559 
Wasted_Row = 0 
Idle = 180321 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 164 
rwq = 0 
CCDLc_limit_alone = 164 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180912 
n_nop = 180876 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000177 
Either_Row_CoL_Bus_Util = 0.000199 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00234368
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=180912 n_nop=180902 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.422e-05
n_activity=777 dram_eff=0.0103
bk0: 0a 180912i bk1: 6a 180762i bk2: 0a 180912i bk3: 2a 180799i bk4: 0a 180912i bk5: 0a 180912i bk6: 0a 180912i bk7: 0a 180912i bk8: 0a 180912i bk9: 0a 180912i bk10: 0a 180912i bk11: 0a 180912i bk12: 0a 180912i bk13: 0a 180912i bk14: 0a 180912i bk15: 0a 180912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000044 
total_CMD = 180912 
util_bw = 8 
Wasted_Col = 263 
Wasted_Row = 0 
Idle = 180641 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180912 
n_nop = 180902 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000044 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00142058
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=180912 n_nop=180874 n_act=4 n_pre=0 n_ref_event=0 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=2111 dram_eff=0.01611
bk0: 10a 180753i bk1: 14a 180750i bk2: 6a 180793i bk3: 4a 180771i bk4: 0a 180912i bk5: 0a 180912i bk6: 0a 180912i bk7: 0a 180912i bk8: 0a 180912i bk9: 0a 180912i bk10: 0a 180912i bk11: 0a 180912i bk12: 0a 180912i bk13: 0a 180912i bk14: 0a 180912i bk15: 0a 180912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004902
Bank_Level_Parallism_Col = 1.004934
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004934 

BW Util details:
bwutil = 0.000188 
total_CMD = 180912 
util_bw = 34 
Wasted_Col = 578 
Wasted_Row = 0 
Idle = 180300 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 183 
rwq = 0 
CCDLc_limit_alone = 183 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180912 
n_nop = 180874 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 34 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000210 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00248187
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=180912 n_nop=180904 n_act=2 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.317e-05
n_activity=762 dram_eff=0.007874
bk0: 0a 180912i bk1: 4a 180789i bk2: 0a 180912i bk3: 2a 180799i bk4: 0a 180912i bk5: 0a 180912i bk6: 0a 180912i bk7: 0a 180912i bk8: 0a 180912i bk9: 0a 180912i bk10: 0a 180912i bk11: 0a 180912i bk12: 0a 180912i bk13: 0a 180912i bk14: 0a 180912i bk15: 0a 180912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000033 
total_CMD = 180912 
util_bw = 6 
Wasted_Col = 236 
Wasted_Row = 0 
Idle = 180670 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180912 
n_nop = 180904 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 6 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000033 
Either_Row_CoL_Bus_Util = 0.000044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000818077
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=180912 n_nop=180874 n_act=4 n_pre=0 n_ref_event=0 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=2139 dram_eff=0.0159
bk0: 10a 180752i bk1: 14a 180759i bk2: 6a 180799i bk3: 4a 180771i bk4: 0a 180912i bk5: 0a 180912i bk6: 0a 180912i bk7: 0a 180912i bk8: 0a 180912i bk9: 0a 180912i bk10: 0a 180912i bk11: 0a 180912i bk12: 0a 180912i bk13: 0a 180912i bk14: 0a 180912i bk15: 0a 180912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003339
Bank_Level_Parallism_Col = 1.003361
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003361 

BW Util details:
bwutil = 0.000188 
total_CMD = 180912 
util_bw = 34 
Wasted_Col = 565 
Wasted_Row = 0 
Idle = 180313 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 170 
rwq = 0 
CCDLc_limit_alone = 170 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180912 
n_nop = 180874 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 34 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000210 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00235474
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=180912 n_nop=180902 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.422e-05
n_activity=777 dram_eff=0.0103
bk0: 0a 180912i bk1: 6a 180762i bk2: 0a 180912i bk3: 2a 180799i bk4: 0a 180912i bk5: 0a 180912i bk6: 0a 180912i bk7: 0a 180912i bk8: 0a 180912i bk9: 0a 180912i bk10: 0a 180912i bk11: 0a 180912i bk12: 0a 180912i bk13: 0a 180912i bk14: 0a 180912i bk15: 0a 180912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000044 
total_CMD = 180912 
util_bw = 8 
Wasted_Col = 263 
Wasted_Row = 0 
Idle = 180641 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180912 
n_nop = 180902 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000044 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00140953

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33, Miss = 25, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 31, Miss = 25, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 33, Miss = 25, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 31, Miss = 25, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 14, Miss = 8, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 31, Miss = 21, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 35, Miss = 25, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 13, Miss = 11, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 29, Miss = 23, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 28, Miss = 22, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 30, Miss = 24, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 34, Miss = 28, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 32, Miss = 26, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 34, Miss = 26, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 34, Miss = 26, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 36, Miss = 28, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 34, Miss = 26, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 36, Miss = 28, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 666
L2_total_cache_misses = 523
L2_total_cache_miss_rate = 0.7853
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 59
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 200
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 390
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 276
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=666
icnt_total_pkts_simt_to_mem=666
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 666
Req_Network_cycles = 31010
Req_Network_injected_packets_per_cycle =       0.0215 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.1288
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0007

Reply_Network_injected_packets_num = 666
Reply_Network_cycles = 31010
Reply_Network_injected_packets_per_cycle =        0.0215
Reply_Network_conflicts_per_cycle =        0.0032
Reply_Network_conflicts_per_cycle_util =       0.1642
Reply_Bank_Level_Parallism =       1.1045
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0006
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 8854 (inst/sec)
gpgpu_simulation_rate = 6202 (cycle/sec)
gpgpu_silicon_slowdown = 193485x
Processing kernel ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-4.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 4
-grid dim = (4,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f0eaa000000
-local mem base_addr = 0x00007f0ea8000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-4.traceg
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 4
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 3,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 10283
gpu_sim_insn = 29516
gpu_ipc =       2.8704
gpu_tot_sim_cycle = 41293
gpu_tot_sim_insn = 73790
gpu_tot_ipc =       1.7870
gpu_tot_issued_cta = 10
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0432
partiton_level_parallism_total  =       0.0269
partiton_level_parallism_util =       1.2402
partiton_level_parallism_util_total  =       1.1709
L2_BW  =       1.6580 GB/Sec
L2_BW_total  =       1.0322 GB/Sec
gpu_total_sim_rate=10541

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1120
	L1D_total_cache_misses = 970
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 660
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 460

Total_core_cache_fail_stats:
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
660, 
gpgpu_n_tot_thrd_icount = 211200
gpgpu_n_tot_w_icount = 6600
gpgpu_n_stall_shd_mem = 4330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 650
gpgpu_n_mem_write_global = 460
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2890
gpgpu_n_store_insn = 2560
gpgpu_n_shmem_insn = 18250
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 4200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 130
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10	W0_Idle:206418	W0_Scoreboard:10818	W1:290	W2:260	W3:260	W4:260	W5:260	W6:260	W7:260	W8:260	W9:260	W10:260	W11:260	W12:260	W13:260	W14:260	W15:260	W16:2660	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:1662	WS1:1656	WS2:1607	WS3:1675	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5200 {8:650,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18400 {40:460,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26000 {40:650,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3680 {8:460,}
maxmflatency = 652 
max_icnt2mem_latency = 48 
maxmrqlatency = 18 
max_icnt2sh_latency = 8 
averagemflatency = 435 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:466 	2 	5 	29 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	577 	0 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1085 	23 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	1 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5255      5231      6107      6057         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5229      5227      6051      6030         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5240      5221      6108      6058         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5238      5387         0      6050         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5229      5449      6106      6047         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5398      5247      6053      6031         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5353      5232      5304      6716         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5219      5234      6052      6032         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5345      5289      6112      6062         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5287      5263         0      6034         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5321      5270      6111      6061         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5269      5258         0      6033         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5299      5249      6110      6060         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5253      5288      5977      6036         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5280      5246      6109      6059         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5252      5278         0      6035         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 18.000000 16.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000 10.000000  1.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 18.000000 16.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000 10.000000      -nan  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000  3.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000 10.000000  2.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 12.000000 12.000000  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000 10.000000  2.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 14.000000 16.000000  6.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  6.000000 10.000000      -nan  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 14.000000 16.000000  6.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  6.000000 10.000000      -nan  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  9.000000  8.000000  1.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000  6.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  6.000000  8.000000      -nan  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 533/60 = 8.883333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16         6         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6        10         1         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        18        16         6         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6        10         0         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         3         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8        10         2         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         8         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5        10         2         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        14        16         6         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         6        10         0         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        14        16         6         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         6        10         0         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         6         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         9         8         1         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         6         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         6         8         0         6         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 533
min_bank_accesses = 0!
chip skew: 47/20 = 2.35
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        672       749      1457      1344    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        633       683      1586      1816    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        672       749      1459      1344    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        636       683    none        1337    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        663       749      1814      2044    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        661       683      1696      1207    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        654       749      1072      1416    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        633       683      1344      1208    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        632       690      1341      1289    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        635       683    none        1107    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        668       690      1342      1289    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        632       683    none        1107    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        663       749      1341      1345    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        633       634      2768      1107    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        663       749      1342      1263    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        633       696    none        1107    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        651       647       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        651       646       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        648       651       235       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        651       646       647       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        651       646       646       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        649       646       649       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        646       651       235       650         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        651       646       651       649         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       652       235       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        652       646       647       651         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       649       646       650         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       646       649       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       651       237       652         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=240905 n_nop=240855 n_act=4 n_pre=0 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001909
n_activity=2932 dram_eff=0.01569
bk0: 18a 240719i bk1: 16a 240725i bk2: 6a 240789i bk3: 6a 240778i bk4: 0a 240905i bk5: 0a 240905i bk6: 0a 240905i bk7: 0a 240905i bk8: 0a 240905i bk9: 0a 240905i bk10: 0a 240905i bk11: 0a 240905i bk12: 0a 240905i bk13: 0a 240905i bk14: 0a 240905i bk15: 0a 240905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020249
Bank_Level_Parallism_Col = 1.020376
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020376 

BW Util details:
bwutil = 0.000191 
total_CMD = 240905 
util_bw = 46 
Wasted_Col = 596 
Wasted_Row = 0 
Idle = 240263 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 210 
rwq = 0 
CCDLc_limit_alone = 210 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 240905 
n_nop = 240855 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 46 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000208 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00145285
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=240905 n_nop=240881 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.302e-05
n_activity=1793 dram_eff=0.01115
bk0: 6a 240773i bk1: 10a 240745i bk2: 1a 240806i bk3: 3a 240792i bk4: 0a 240905i bk5: 0a 240905i bk6: 0a 240905i bk7: 0a 240905i bk8: 0a 240905i bk9: 0a 240905i bk10: 0a 240905i bk11: 0a 240905i bk12: 0a 240905i bk13: 0a 240905i bk14: 0a 240905i bk15: 0a 240905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000083 
total_CMD = 240905 
util_bw = 20 
Wasted_Col = 504 
Wasted_Row = 0 
Idle = 240381 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 240905 
n_nop = 240881 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000083 
Either_Row_CoL_Bus_Util = 0.000100 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00116643
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=240905 n_nop=240855 n_act=4 n_pre=0 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001909
n_activity=2965 dram_eff=0.01551
bk0: 18a 240719i bk1: 16a 240742i bk2: 6a 240792i bk3: 6a 240778i bk4: 0a 240905i bk5: 0a 240905i bk6: 0a 240905i bk7: 0a 240905i bk8: 0a 240905i bk9: 0a 240905i bk10: 0a 240905i bk11: 0a 240905i bk12: 0a 240905i bk13: 0a 240905i bk14: 0a 240905i bk15: 0a 240905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003160
Bank_Level_Parallism_Col = 1.003180
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003180 

BW Util details:
bwutil = 0.000191 
total_CMD = 240905 
util_bw = 46 
Wasted_Col = 587 
Wasted_Row = 0 
Idle = 240272 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 192 
rwq = 0 
CCDLc_limit_alone = 192 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 240905 
n_nop = 240855 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 46 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000208 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00146531
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=240905 n_nop=240880 n_act=3 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.132e-05
n_activity=1900 dram_eff=0.01158
bk0: 6a 240773i bk1: 10a 240746i bk2: 0a 240905i bk3: 6a 240806i bk4: 0a 240905i bk5: 0a 240905i bk6: 0a 240905i bk7: 0a 240905i bk8: 0a 240905i bk9: 0a 240905i bk10: 0a 240905i bk11: 0a 240905i bk12: 0a 240905i bk13: 0a 240905i bk14: 0a 240905i bk15: 0a 240905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000091 
total_CMD = 240905 
util_bw = 22 
Wasted_Col = 390 
Wasted_Row = 0 
Idle = 240493 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 93 
rwq = 0 
CCDLc_limit_alone = 93 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 240905 
n_nop = 240880 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 22 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000104 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.001237
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=240905 n_nop=240862 n_act=4 n_pre=0 n_ref_event=0 n_req=39 n_rd=39 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001619
n_activity=2866 dram_eff=0.01361
bk0: 16a 240727i bk1: 16a 240752i bk2: 3a 240792i bk3: 4a 240806i bk4: 0a 240905i bk5: 0a 240905i bk6: 0a 240905i bk7: 0a 240905i bk8: 0a 240905i bk9: 0a 240905i bk10: 0a 240905i bk11: 0a 240905i bk12: 0a 240905i bk13: 0a 240905i bk14: 0a 240905i bk15: 0a 240905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897436
Row_Buffer_Locality_read = 0.897436
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022847
Bank_Level_Parallism_Col = 1.023009
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.023009 

BW Util details:
bwutil = 0.000162 
total_CMD = 240905 
util_bw = 39 
Wasted_Col = 530 
Wasted_Row = 0 
Idle = 240336 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 146 
rwq = 0 
CCDLc_limit_alone = 146 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 240905 
n_nop = 240862 
Read = 39 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 39 
total_req = 39 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 39 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000162 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00108757
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=240905 n_nop=240874 n_act=4 n_pre=0 n_ref_event=0 n_req=27 n_rd=27 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001121
n_activity=2371 dram_eff=0.01139
bk0: 8a 240779i bk1: 10a 240751i bk2: 2a 240806i bk3: 7a 240792i bk4: 0a 240905i bk5: 0a 240905i bk6: 0a 240905i bk7: 0a 240905i bk8: 0a 240905i bk9: 0a 240905i bk10: 0a 240905i bk11: 0a 240905i bk12: 0a 240905i bk13: 0a 240905i bk14: 0a 240905i bk15: 0a 240905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.851852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000112 
total_CMD = 240905 
util_bw = 27 
Wasted_Col = 492 
Wasted_Row = 0 
Idle = 240386 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 240905 
n_nop = 240874 
Read = 27 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 27 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000112 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0010336
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=240905 n_nop=240863 n_act=4 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001577
n_activity=2894 dram_eff=0.01313
bk0: 12a 240751i bk1: 12a 240761i bk2: 8a 240793i bk3: 6a 240797i bk4: 0a 240905i bk5: 0a 240905i bk6: 0a 240905i bk7: 0a 240905i bk8: 0a 240905i bk9: 0a 240905i bk10: 0a 240905i bk11: 0a 240905i bk12: 0a 240905i bk13: 0a 240905i bk14: 0a 240905i bk15: 0a 240905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.894737
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.023941
Bank_Level_Parallism_Col = 1.024119
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024119 

BW Util details:
bwutil = 0.000158 
total_CMD = 240905 
util_bw = 38 
Wasted_Col = 505 
Wasted_Row = 0 
Idle = 240362 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 121 
rwq = 0 
CCDLc_limit_alone = 121 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 240905 
n_nop = 240863 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 38 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000158 
Either_Row_CoL_Bus_Util = 0.000174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00081775
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=240905 n_nop=240877 n_act=4 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.962e-05
n_activity=2042 dram_eff=0.01175
bk0: 5a 240788i bk1: 10a 240747i bk2: 2a 240806i bk3: 7a 240792i bk4: 0a 240905i bk5: 0a 240905i bk6: 0a 240905i bk7: 0a 240905i bk8: 0a 240905i bk9: 0a 240905i bk10: 0a 240905i bk11: 0a 240905i bk12: 0a 240905i bk13: 0a 240905i bk14: 0a 240905i bk15: 0a 240905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017928
Bank_Level_Parallism_Col = 1.018072
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.018072 

BW Util details:
bwutil = 0.000100 
total_CMD = 240905 
util_bw = 24 
Wasted_Col = 478 
Wasted_Row = 0 
Idle = 240403 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 240905 
n_nop = 240877 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 24 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000100 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00108757
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=240905 n_nop=240856 n_act=4 n_pre=0 n_ref_event=0 n_req=45 n_rd=45 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001868
n_activity=2854 dram_eff=0.01577
bk0: 14a 240755i bk1: 16a 240736i bk2: 6a 240785i bk3: 9a 240764i bk4: 0a 240905i bk5: 0a 240905i bk6: 0a 240905i bk7: 0a 240905i bk8: 0a 240905i bk9: 0a 240905i bk10: 0a 240905i bk11: 0a 240905i bk12: 0a 240905i bk13: 0a 240905i bk14: 0a 240905i bk15: 0a 240905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911111
Row_Buffer_Locality_read = 0.911111
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022913
Bank_Level_Parallism_Col = 1.023064
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.023064 

BW Util details:
bwutil = 0.000187 
total_CMD = 240905 
util_bw = 45 
Wasted_Col = 566 
Wasted_Row = 0 
Idle = 240294 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 183 
rwq = 0 
CCDLc_limit_alone = 183 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 240905 
n_nop = 240856 
Read = 45 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 45 
total_req = 45 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 45 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0016521
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=240905 n_nop=240880 n_act=3 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.132e-05
n_activity=1768 dram_eff=0.01244
bk0: 6a 240774i bk1: 10a 240746i bk2: 0a 240905i bk3: 6a 240792i bk4: 0a 240905i bk5: 0a 240905i bk6: 0a 240905i bk7: 0a 240905i bk8: 0a 240905i bk9: 0a 240905i bk10: 0a 240905i bk11: 0a 240905i bk12: 0a 240905i bk13: 0a 240905i bk14: 0a 240905i bk15: 0a 240905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002358
Bank_Level_Parallism_Col = 1.002375
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002375 

BW Util details:
bwutil = 0.000091 
total_CMD = 240905 
util_bw = 22 
Wasted_Col = 402 
Wasted_Row = 0 
Idle = 240481 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 105 
rwq = 0 
CCDLc_limit_alone = 105 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 240905 
n_nop = 240880 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 22 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000104 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00137399
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=240905 n_nop=240856 n_act=4 n_pre=0 n_ref_event=0 n_req=45 n_rd=45 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001868
n_activity=2977 dram_eff=0.01512
bk0: 14a 240737i bk1: 16a 240749i bk2: 6a 240792i bk3: 9a 240764i bk4: 0a 240905i bk5: 0a 240905i bk6: 0a 240905i bk7: 0a 240905i bk8: 0a 240905i bk9: 0a 240905i bk10: 0a 240905i bk11: 0a 240905i bk12: 0a 240905i bk13: 0a 240905i bk14: 0a 240905i bk15: 0a 240905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911111
Row_Buffer_Locality_read = 0.911111
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001608
Bank_Level_Parallism_Col = 1.001618
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001618 

BW Util details:
bwutil = 0.000187 
total_CMD = 240905 
util_bw = 45 
Wasted_Col = 577 
Wasted_Row = 0 
Idle = 240283 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 182 
rwq = 0 
CCDLc_limit_alone = 182 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 240905 
n_nop = 240856 
Read = 45 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 45 
total_req = 45 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 45 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00176003
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=240905 n_nop=240880 n_act=3 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.132e-05
n_activity=1776 dram_eff=0.01239
bk0: 6a 240788i bk1: 10a 240746i bk2: 0a 240905i bk3: 6a 240792i bk4: 0a 240905i bk5: 0a 240905i bk6: 0a 240905i bk7: 0a 240905i bk8: 0a 240905i bk9: 0a 240905i bk10: 0a 240905i bk11: 0a 240905i bk12: 0a 240905i bk13: 0a 240905i bk14: 0a 240905i bk15: 0a 240905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000091 
total_CMD = 240905 
util_bw = 22 
Wasted_Col = 389 
Wasted_Row = 0 
Idle = 240494 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 240905 
n_nop = 240880 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 22 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000104 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00106681
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=240905 n_nop=240855 n_act=4 n_pre=0 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001909
n_activity=2786 dram_eff=0.01651
bk0: 16a 240728i bk1: 16a 240743i bk2: 6a 240786i bk3: 8a 240764i bk4: 0a 240905i bk5: 0a 240905i bk6: 0a 240905i bk7: 0a 240905i bk8: 0a 240905i bk9: 0a 240905i bk10: 0a 240905i bk11: 0a 240905i bk12: 0a 240905i bk13: 0a 240905i bk14: 0a 240905i bk15: 0a 240905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004673
Bank_Level_Parallism_Col = 1.004702
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004702 

BW Util details:
bwutil = 0.000191 
total_CMD = 240905 
util_bw = 46 
Wasted_Col = 596 
Wasted_Row = 0 
Idle = 240263 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 201 
rwq = 0 
CCDLc_limit_alone = 201 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 240905 
n_nop = 240855 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 46 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000208 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00186381
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=240905 n_nop=240877 n_act=4 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.962e-05
n_activity=1930 dram_eff=0.01244
bk0: 9a 240751i bk1: 8a 240773i bk2: 1a 240806i bk3: 6a 240792i bk4: 0a 240905i bk5: 0a 240905i bk6: 0a 240905i bk7: 0a 240905i bk8: 0a 240905i bk9: 0a 240905i bk10: 0a 240905i bk11: 0a 240905i bk12: 0a 240905i bk13: 0a 240905i bk14: 0a 240905i bk15: 0a 240905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003846
Bank_Level_Parallism_Col = 1.003876
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003876 

BW Util details:
bwutil = 0.000100 
total_CMD = 240905 
util_bw = 24 
Wasted_Col = 496 
Wasted_Row = 0 
Idle = 240385 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 102 
rwq = 0 
CCDLc_limit_alone = 102 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 240905 
n_nop = 240877 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 24 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000100 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000929827
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=240905 n_nop=240854 n_act=4 n_pre=0 n_ref_event=0 n_req=47 n_rd=47 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001951
n_activity=2895 dram_eff=0.01623
bk0: 16a 240732i bk1: 16a 240752i bk2: 6a 240792i bk3: 9a 240764i bk4: 0a 240905i bk5: 0a 240905i bk6: 0a 240905i bk7: 0a 240905i bk8: 0a 240905i bk9: 0a 240905i bk10: 0a 240905i bk11: 0a 240905i bk12: 0a 240905i bk13: 0a 240905i bk14: 0a 240905i bk15: 0a 240905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914894
Row_Buffer_Locality_read = 0.914894
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003200
Bank_Level_Parallism_Col = 1.003221
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003221 

BW Util details:
bwutil = 0.000195 
total_CMD = 240905 
util_bw = 47 
Wasted_Col = 578 
Wasted_Row = 0 
Idle = 240280 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 183 
rwq = 0 
CCDLc_limit_alone = 183 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 240905 
n_nop = 240854 
Read = 47 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 47 
total_req = 47 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 47 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000195 
Either_Row_CoL_Bus_Util = 0.000212 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00176833
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=240905 n_nop=240882 n_act=3 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.302e-05
n_activity=1578 dram_eff=0.01267
bk0: 6a 240774i bk1: 8a 240755i bk2: 0a 240905i bk3: 6a 240792i bk4: 0a 240905i bk5: 0a 240905i bk6: 0a 240905i bk7: 0a 240905i bk8: 0a 240905i bk9: 0a 240905i bk10: 0a 240905i bk11: 0a 240905i bk12: 0a 240905i bk13: 0a 240905i bk14: 0a 240905i bk15: 0a 240905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002421
Bank_Level_Parallism_Col = 1.002439
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002439 

BW Util details:
bwutil = 0.000083 
total_CMD = 240905 
util_bw = 20 
Wasted_Col = 393 
Wasted_Row = 0 
Idle = 240492 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 240905 
n_nop = 240882 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 20 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000083 
Either_Row_CoL_Bus_Util = 0.000095 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00118304

========= L2 cache stats =========
L2_cache_bank[0]: Access = 49, Miss = 36, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 47, Miss = 36, Miss_rate = 0.766, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 20, Miss = 17, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 21, Miss = 15, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 47, Miss = 35, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 49, Miss = 37, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 27, Miss = 18, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 40, Miss = 28, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 48, Miss = 33, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 29, Miss = 23, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 27, Miss = 20, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 42, Miss = 32, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 38, Miss = 29, Miss_rate = 0.763, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 23, Miss = 19, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 26, Miss = 20, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 46, Miss = 35, Miss_rate = 0.761, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 46, Miss = 38, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 22, Miss = 18, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 22, Miss = 18, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 46, Miss = 37, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 48, Miss = 36, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 22, Miss = 18, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 22, Miss = 18, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 48, Miss = 36, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 50, Miss = 38, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 25, Miss = 21, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 20, Miss = 17, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 49, Miss = 37, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 50, Miss = 38, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 20, Miss = 16, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 22, Miss = 18, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1110
L2_total_cache_misses = 853
L2_total_cache_miss_rate = 0.7685
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 223
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 310
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 140
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 94
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 226
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 650
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 460
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1110
icnt_total_pkts_simt_to_mem=1110
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1110
Req_Network_cycles = 41293
Req_Network_injected_packets_per_cycle =       0.0269 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0021
Req_Bank_Level_Parallism =       1.1709
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0008

Reply_Network_injected_packets_num = 1110
Reply_Network_cycles = 41293
Reply_Network_injected_packets_per_cycle =        0.0269
Reply_Network_conflicts_per_cycle =        0.0025
Reply_Network_conflicts_per_cycle_util =       0.1057
Reply_Bank_Level_Parallism =       1.1280
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0007
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 10541 (inst/sec)
gpgpu_simulation_rate = 5899 (cycle/sec)
gpgpu_silicon_slowdown = 203424x
Processing kernel ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-5.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 5
-grid dim = (5,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f0eaa000000
-local mem base_addr = 0x00007f0ea8000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-5.traceg
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 5
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 10374
gpu_sim_insn = 36895
gpu_ipc =       3.5565
gpu_tot_sim_cycle = 51667
gpu_tot_sim_insn = 110685
gpu_tot_ipc =       2.1423
gpu_tot_issued_cta = 15
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0535
partiton_level_parallism_total  =       0.0322
partiton_level_parallism_util =       1.4341
partiton_level_parallism_util_total  =       1.2472
L2_BW  =       2.0544 GB/Sec
L2_BW_total  =       1.2375 GB/Sec
gpu_total_sim_rate=13835

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1680
	L1D_total_cache_misses = 1455
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 333
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 990
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 690

Total_core_cache_fail_stats:
ctas_completed 15, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
660, 
gpgpu_n_tot_thrd_icount = 316800
gpgpu_n_tot_w_icount = 9900
gpgpu_n_stall_shd_mem = 6495
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 975
gpgpu_n_mem_write_global = 690
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4335
gpgpu_n_store_insn = 3840
gpgpu_n_shmem_insn = 27375
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 6300
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 195
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15	W0_Idle:307839	W0_Scoreboard:16057	W1:435	W2:390	W3:390	W4:390	W5:390	W6:390	W7:390	W8:390	W9:390	W10:390	W11:390	W12:390	W13:390	W14:390	W15:390	W16:3990	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:2503	WS1:2465	WS2:2465	WS3:2467	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7800 {8:975,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27600 {40:690,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 39000 {40:975,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5520 {8:690,}
maxmflatency = 652 
max_icnt2mem_latency = 48 
maxmrqlatency = 18 
max_icnt2sh_latency = 8 
averagemflatency = 427 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:695 	7 	6 	41 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	884 	0 	781 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1665 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1638 	25 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	1 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5255      5231      6107      6057         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5229      5227      6051      6030         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5240      5221      6108      6058         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5238      5387      6033      6050         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5229      5449      6106      6047         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5398      5247      6053      6031         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5353      5232      5304      6716         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5219      5234      6052      6032         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5345      5289      6112      6062         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5287      5263      6037      6034         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5321      5270      6111      6061         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5269      5258      6036      6033         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5299      5249      6110      6060         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5253      5288      5977      6036         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5280      5246      6109      6059         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5252      5278      6034      6035         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 25.000000 17.000000  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 20.000000 10.000000  6.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 25.000000 17.000000  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 18.000000 10.000000  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 16.000000  7.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 21.000000 11.000000  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 20.000000 12.000000 12.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 17.000000 10.000000  7.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 22.000000 16.000000 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 20.000000 10.000000  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 22.000000 16.000000 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 20.000000 10.000000  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 24.000000 16.000000 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 21.000000  9.000000  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 24.000000 16.000000 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 22.000000  9.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 781/64 = 12.203125
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        25        17         8         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        10         6         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        25        17         8         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        18        10         5         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        24        16         7         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        21        11         6         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        20        12        12         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        17        10         7         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        22        16        10         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        20        10         7         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        22        16        10         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        20        10         7         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        24        16        10         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        21         9         8         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        24        16        10         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        22         9         6         6         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 781
min_bank_accesses = 0!
chip skew: 59/39 = 1.51
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        698       742      1662      1383    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        678       683      1380      1816    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        698       742      1664      1383    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        684       683      1532      1337    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        691       749      1542      2044    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        687       678      1651      1240    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        691       749      1160      1416    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        673       683      1371      1208    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        674       690      1339      1289    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        655       683      1615      1107    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        697       690      1340      1289    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        655       683      1614      1107    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        672       749      1339      1345    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        688       634      1544      1146    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        672       749      1339      1263    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        674       689      1700      1146    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        651       647       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        651       646       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        648       651       647       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        651       646       647       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        651       646       646       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        649       646       649       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        646       651       649       650         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        651       646       651       649         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       652       649       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        652       646       647       651         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       649       646       650         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       646       649       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       651       647       652         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=301429 n_nop=301369 n_act=4 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001858
n_activity=3496 dram_eff=0.01602
bk0: 25a 301215i bk1: 17a 301249i bk2: 8a 301313i bk3: 6a 301302i bk4: 0a 301429i bk5: 0a 301429i bk6: 0a 301429i bk7: 0a 301429i bk8: 0a 301429i bk9: 0a 301429i bk10: 0a 301429i bk11: 0a 301429i bk12: 0a 301429i bk13: 0a 301429i bk14: 0a 301429i bk15: 0a 301429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.019118
Bank_Level_Parallism_Col = 1.019231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.019231 

BW Util details:
bwutil = 0.000186 
total_CMD = 301429 
util_bw = 56 
Wasted_Col = 624 
Wasted_Row = 0 
Idle = 300749 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 301429 
n_nop = 301369 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 56 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000186 
Either_Row_CoL_Bus_Util = 0.000199 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00116114
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=301429 n_nop=301386 n_act=4 n_pre=0 n_ref_event=0 n_req=39 n_rd=39 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001294
n_activity=2618 dram_eff=0.0149
bk0: 20a 301213i bk1: 10a 301269i bk2: 6a 301316i bk3: 3a 301316i bk4: 0a 301429i bk5: 0a 301429i bk6: 0a 301429i bk7: 0a 301429i bk8: 0a 301429i bk9: 0a 301429i bk10: 0a 301429i bk11: 0a 301429i bk12: 0a 301429i bk13: 0a 301429i bk14: 0a 301429i bk15: 0a 301429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897436
Row_Buffer_Locality_read = 0.897436
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000129 
total_CMD = 301429 
util_bw = 39 
Wasted_Col = 602 
Wasted_Row = 0 
Idle = 300788 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 206 
rwq = 0 
CCDLc_limit_alone = 206 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 301429 
n_nop = 301386 
Read = 39 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 39 
total_req = 39 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 39 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000129 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000962084
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=301429 n_nop=301369 n_act=4 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001858
n_activity=3482 dram_eff=0.01608
bk0: 25a 301215i bk1: 17a 301266i bk2: 8a 301316i bk3: 6a 301302i bk4: 0a 301429i bk5: 0a 301429i bk6: 0a 301429i bk7: 0a 301429i bk8: 0a 301429i bk9: 0a 301429i bk10: 0a 301429i bk11: 0a 301429i bk12: 0a 301429i bk13: 0a 301429i bk14: 0a 301429i bk15: 0a 301429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002981
Bank_Level_Parallism_Col = 1.002998
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002998 

BW Util details:
bwutil = 0.000186 
total_CMD = 301429 
util_bw = 56 
Wasted_Col = 615 
Wasted_Row = 0 
Idle = 300758 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 220 
rwq = 0 
CCDLc_limit_alone = 220 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 301429 
n_nop = 301369 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 56 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000186 
Either_Row_CoL_Bus_Util = 0.000199 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00117109
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=301429 n_nop=301386 n_act=4 n_pre=0 n_ref_event=0 n_req=39 n_rd=39 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001294
n_activity=2935 dram_eff=0.01329
bk0: 18a 301243i bk1: 10a 301270i bk2: 5a 301302i bk3: 6a 301330i bk4: 0a 301429i bk5: 0a 301429i bk6: 0a 301429i bk7: 0a 301429i bk8: 0a 301429i bk9: 0a 301429i bk10: 0a 301429i bk11: 0a 301429i bk12: 0a 301429i bk13: 0a 301429i bk14: 0a 301429i bk15: 0a 301429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897436
Row_Buffer_Locality_read = 0.897436
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000129 
total_CMD = 301429 
util_bw = 39 
Wasted_Col = 571 
Wasted_Row = 0 
Idle = 300819 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 175 
rwq = 0 
CCDLc_limit_alone = 175 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 301429 
n_nop = 301386 
Read = 39 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 39 
total_req = 39 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 39 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000129 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00139005
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=301429 n_nop=301374 n_act=4 n_pre=0 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001692
n_activity=3435 dram_eff=0.01485
bk0: 24a 301196i bk1: 16a 301276i bk2: 7a 301316i bk3: 4a 301330i bk4: 0a 301429i bk5: 0a 301429i bk6: 0a 301429i bk7: 0a 301429i bk8: 0a 301429i bk9: 0a 301429i bk10: 0a 301429i bk11: 0a 301429i bk12: 0a 301429i bk13: 0a 301429i bk14: 0a 301429i bk15: 0a 301429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921569
Row_Buffer_Locality_read = 0.921569
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020440
Bank_Level_Parallism_Col = 1.020570
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020570 

BW Util details:
bwutil = 0.000169 
total_CMD = 301429 
util_bw = 51 
Wasted_Col = 585 
Wasted_Row = 0 
Idle = 300793 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 201 
rwq = 0 
CCDLc_limit_alone = 201 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 301429 
n_nop = 301374 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 51 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000169 
Either_Row_CoL_Bus_Util = 0.000182 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000925591
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=301429 n_nop=301380 n_act=4 n_pre=0 n_ref_event=0 n_req=45 n_rd=45 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001493
n_activity=3282 dram_eff=0.01371
bk0: 21a 301230i bk1: 11a 301275i bk2: 6a 301330i bk3: 7a 301316i bk4: 0a 301429i bk5: 0a 301429i bk6: 0a 301429i bk7: 0a 301429i bk8: 0a 301429i bk9: 0a 301429i bk10: 0a 301429i bk11: 0a 301429i bk12: 0a 301429i bk13: 0a 301429i bk14: 0a 301429i bk15: 0a 301429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911111
Row_Buffer_Locality_read = 0.911111
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000149 
total_CMD = 301429 
util_bw = 45 
Wasted_Col = 565 
Wasted_Row = 0 
Idle = 300819 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 169 
rwq = 0 
CCDLc_limit_alone = 169 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 301429 
n_nop = 301380 
Read = 45 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 45 
total_req = 45 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 45 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000149 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000852605
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=301429 n_nop=301375 n_act=4 n_pre=0 n_ref_event=0 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001659
n_activity=3475 dram_eff=0.01439
bk0: 20a 301237i bk1: 12a 301285i bk2: 12a 301317i bk3: 6a 301321i bk4: 0a 301429i bk5: 0a 301429i bk6: 0a 301429i bk7: 0a 301429i bk8: 0a 301429i bk9: 0a 301429i bk10: 0a 301429i bk11: 0a 301429i bk12: 0a 301429i bk13: 0a 301429i bk14: 0a 301429i bk15: 0a 301429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.021922
Bank_Level_Parallism_Col = 1.022071
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.022071 

BW Util details:
bwutil = 0.000166 
total_CMD = 301429 
util_bw = 50 
Wasted_Col = 543 
Wasted_Row = 0 
Idle = 300836 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 159 
rwq = 0 
CCDLc_limit_alone = 159 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 301429 
n_nop = 301375 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 50 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000166 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000653554
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=301429 n_nop=301384 n_act=4 n_pre=0 n_ref_event=0 n_req=41 n_rd=41 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000136
n_activity=2832 dram_eff=0.01448
bk0: 17a 301225i bk1: 10a 301271i bk2: 7a 301320i bk3: 7a 301316i bk4: 0a 301429i bk5: 0a 301429i bk6: 0a 301429i bk7: 0a 301429i bk8: 0a 301429i bk9: 0a 301429i bk10: 0a 301429i bk11: 0a 301429i bk12: 0a 301429i bk13: 0a 301429i bk14: 0a 301429i bk15: 0a 301429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902439
Row_Buffer_Locality_read = 0.902439
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014610
Bank_Level_Parallism_Col = 1.014706
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014706 

BW Util details:
bwutil = 0.000136 
total_CMD = 301429 
util_bw = 41 
Wasted_Col = 575 
Wasted_Row = 0 
Idle = 300813 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 188 
rwq = 0 
CCDLc_limit_alone = 188 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 301429 
n_nop = 301384 
Read = 41 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 41 
total_req = 41 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 41 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000909003
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=301429 n_nop=301368 n_act=4 n_pre=0 n_ref_event=0 n_req=57 n_rd=57 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001891
n_activity=3414 dram_eff=0.0167
bk0: 22a 301243i bk1: 16a 301260i bk2: 10a 301309i bk3: 9a 301288i bk4: 0a 301429i bk5: 0a 301429i bk6: 0a 301429i bk7: 0a 301429i bk8: 0a 301429i bk9: 0a 301429i bk10: 0a 301429i bk11: 0a 301429i bk12: 0a 301429i bk13: 0a 301429i bk14: 0a 301429i bk15: 0a 301429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929825
Row_Buffer_Locality_read = 0.929825
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.021244
Bank_Level_Parallism_Col = 1.021374
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.021374 

BW Util details:
bwutil = 0.000189 
total_CMD = 301429 
util_bw = 57 
Wasted_Col = 602 
Wasted_Row = 0 
Idle = 300770 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 219 
rwq = 0 
CCDLc_limit_alone = 219 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 301429 
n_nop = 301368 
Read = 57 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 57 
total_req = 57 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 57 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000202 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00132038
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=301429 n_nop=301382 n_act=4 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001427
n_activity=2662 dram_eff=0.01615
bk0: 20a 301188i bk1: 10a 301270i bk2: 7a 301274i bk3: 6a 301316i bk4: 0a 301429i bk5: 0a 301429i bk6: 0a 301429i bk7: 0a 301429i bk8: 0a 301429i bk9: 0a 301429i bk10: 0a 301429i bk11: 0a 301429i bk12: 0a 301429i bk13: 0a 301429i bk14: 0a 301429i bk15: 0a 301429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906977
Row_Buffer_Locality_read = 0.906977
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001408
Bank_Level_Parallism_Col = 1.001416
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001416 

BW Util details:
bwutil = 0.000143 
total_CMD = 301429 
util_bw = 43 
Wasted_Col = 667 
Wasted_Row = 0 
Idle = 300719 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 271 
rwq = 0 
CCDLc_limit_alone = 271 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 301429 
n_nop = 301382 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 43 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000143 
Either_Row_CoL_Bus_Util = 0.000156 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00219952
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=301429 n_nop=301368 n_act=4 n_pre=0 n_ref_event=0 n_req=57 n_rd=57 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001891
n_activity=3502 dram_eff=0.01628
bk0: 22a 301206i bk1: 16a 301273i bk2: 10a 301316i bk3: 9a 301288i bk4: 0a 301429i bk5: 0a 301429i bk6: 0a 301429i bk7: 0a 301429i bk8: 0a 301429i bk9: 0a 301429i bk10: 0a 301429i bk11: 0a 301429i bk12: 0a 301429i bk13: 0a 301429i bk14: 0a 301429i bk15: 0a 301429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929825
Row_Buffer_Locality_read = 0.929825
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001451
Bank_Level_Parallism_Col = 1.001460
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001460 

BW Util details:
bwutil = 0.000189 
total_CMD = 301429 
util_bw = 57 
Wasted_Col = 632 
Wasted_Row = 0 
Idle = 300740 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 237 
rwq = 0 
CCDLc_limit_alone = 237 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 301429 
n_nop = 301368 
Read = 57 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 57 
total_req = 57 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 57 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000202 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00146303
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=301429 n_nop=301382 n_act=4 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001427
n_activity=2719 dram_eff=0.01581
bk0: 20a 301205i bk1: 10a 301270i bk2: 7a 301274i bk3: 6a 301316i bk4: 0a 301429i bk5: 0a 301429i bk6: 0a 301429i bk7: 0a 301429i bk8: 0a 301429i bk9: 0a 301429i bk10: 0a 301429i bk11: 0a 301429i bk12: 0a 301429i bk13: 0a 301429i bk14: 0a 301429i bk15: 0a 301429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906977
Row_Buffer_Locality_read = 0.906977
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000143 
total_CMD = 301429 
util_bw = 43 
Wasted_Col = 651 
Wasted_Row = 0 
Idle = 300735 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 255 
rwq = 0 
CCDLc_limit_alone = 255 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 301429 
n_nop = 301382 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 43 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000143 
Either_Row_CoL_Bus_Util = 0.000156 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00192417
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=301429 n_nop=301367 n_act=4 n_pre=0 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001924
n_activity=3293 dram_eff=0.01761
bk0: 24a 301197i bk1: 16a 301267i bk2: 10a 301310i bk3: 8a 301288i bk4: 0a 301429i bk5: 0a 301429i bk6: 0a 301429i bk7: 0a 301429i bk8: 0a 301429i bk9: 0a 301429i bk10: 0a 301429i bk11: 0a 301429i bk12: 0a 301429i bk13: 0a 301429i bk14: 0a 301429i bk15: 0a 301429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931035
Row_Buffer_Locality_read = 0.931035
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004231
Bank_Level_Parallism_Col = 1.004255
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004255 

BW Util details:
bwutil = 0.000192 
total_CMD = 301429 
util_bw = 58 
Wasted_Col = 651 
Wasted_Row = 0 
Idle = 300720 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 256 
rwq = 0 
CCDLc_limit_alone = 256 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 301429 
n_nop = 301367 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 58 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000206 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00158246
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=301429 n_nop=301381 n_act=4 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000146
n_activity=2745 dram_eff=0.01603
bk0: 21a 301215i bk1: 9a 301297i bk2: 8a 301302i bk3: 6a 301316i bk4: 0a 301429i bk5: 0a 301429i bk6: 0a 301429i bk7: 0a 301429i bk8: 0a 301429i bk9: 0a 301429i bk10: 0a 301429i bk11: 0a 301429i bk12: 0a 301429i bk13: 0a 301429i bk14: 0a 301429i bk15: 0a 301429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909091
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003185
Bank_Level_Parallism_Col = 1.003205
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003205 

BW Util details:
bwutil = 0.000146 
total_CMD = 301429 
util_bw = 44 
Wasted_Col = 584 
Wasted_Row = 0 
Idle = 300801 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 190 
rwq = 0 
CCDLc_limit_alone = 190 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 301429 
n_nop = 301381 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 44 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000146 
Either_Row_CoL_Bus_Util = 0.000159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000756397
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=301429 n_nop=301366 n_act=4 n_pre=0 n_ref_event=0 n_req=59 n_rd=59 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001957
n_activity=3379 dram_eff=0.01746
bk0: 24a 301200i bk1: 16a 301276i bk2: 10a 301316i bk3: 9a 301288i bk4: 0a 301429i bk5: 0a 301429i bk6: 0a 301429i bk7: 0a 301429i bk8: 0a 301429i bk9: 0a 301429i bk10: 0a 301429i bk11: 0a 301429i bk12: 0a 301429i bk13: 0a 301429i bk14: 0a 301429i bk15: 0a 301429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932203
Row_Buffer_Locality_read = 0.932203
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002886
Bank_Level_Parallism_Col = 1.002903
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002903 

BW Util details:
bwutil = 0.000196 
total_CMD = 301429 
util_bw = 59 
Wasted_Col = 634 
Wasted_Row = 0 
Idle = 300736 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 239 
rwq = 0 
CCDLc_limit_alone = 239 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 301429 
n_nop = 301366 
Read = 59 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 59 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000196 
Either_Row_CoL_Bus_Util = 0.000209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00150616
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=301429 n_nop=301382 n_act=4 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001427
n_activity=2616 dram_eff=0.01644
bk0: 22a 301206i bk1: 9a 301279i bk2: 6a 301288i bk3: 6a 301316i bk4: 0a 301429i bk5: 0a 301429i bk6: 0a 301429i bk7: 0a 301429i bk8: 0a 301429i bk9: 0a 301429i bk10: 0a 301429i bk11: 0a 301429i bk12: 0a 301429i bk13: 0a 301429i bk14: 0a 301429i bk15: 0a 301429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906977
Row_Buffer_Locality_read = 0.906977
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001495
Bank_Level_Parallism_Col = 1.001504
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001504 

BW Util details:
bwutil = 0.000143 
total_CMD = 301429 
util_bw = 43 
Wasted_Col = 626 
Wasted_Row = 0 
Idle = 300760 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 231 
rwq = 0 
CCDLc_limit_alone = 231 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 301429 
n_nop = 301382 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 43 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000143 
Either_Row_CoL_Bus_Util = 0.000156 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00172843

========= L2 cache stats =========
L2_cache_bank[0]: Access = 66, Miss = 46, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 59, Miss = 44, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 33, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 39, Miss = 28, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 59, Miss = 43, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 66, Miss = 47, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 32, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 37, Miss = 29, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 54, Miss = 38, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 62, Miss = 43, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 52, Miss = 39, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 44, Miss = 32, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 56, Miss = 42, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 52, Miss = 39, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 38, Miss = 31, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 47, Miss = 35, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 60, Miss = 45, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 60, Miss = 48, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 44, Miss = 34, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 60, Miss = 47, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 62, Miss = 46, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 46, Miss = 37, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 42, Miss = 34, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 60, Miss = 46, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 64, Miss = 48, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 48, Miss = 39, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 45, Miss = 33, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 63, Miss = 47, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 62, Miss = 48, Miss_rate = 0.774, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 44, Miss = 35, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 45, Miss = 36, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1665
L2_total_cache_misses = 1261
L2_total_cache_miss_rate = 0.7574
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 194
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 260
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 521
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 210
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 381
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 975
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 690
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1665
icnt_total_pkts_simt_to_mem=1665
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1665
Req_Network_cycles = 51667
Req_Network_injected_packets_per_cycle =       0.0322 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0015
Req_Bank_Level_Parallism =       1.2472
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0010

Reply_Network_injected_packets_num = 1665
Reply_Network_cycles = 51667
Reply_Network_injected_packets_per_cycle =        0.0322
Reply_Network_conflicts_per_cycle =        0.0022
Reply_Network_conflicts_per_cycle_util =       0.0793
Reply_Bank_Level_Parallism =       1.1792
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0008
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 13835 (inst/sec)
gpgpu_simulation_rate = 6458 (cycle/sec)
gpgpu_silicon_slowdown = 185816x
Processing kernel ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-6.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 6
-grid dim = (6,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f0eaa000000
-local mem base_addr = 0x00007f0ea8000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-6.traceg
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 6
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 5,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 6 
gpu_sim_cycle = 10418
gpu_sim_insn = 44274
gpu_ipc =       4.2498
gpu_tot_sim_cycle = 62085
gpu_tot_sim_insn = 154959
gpu_tot_ipc =       2.4959
gpu_tot_issued_cta = 21
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0639
partiton_level_parallism_total  =       0.0375
partiton_level_parallism_util =       1.4573
partiton_level_parallism_util_total  =       1.3008
L2_BW  =       2.4548 GB/Sec
L2_BW_total  =       1.4417 GB/Sec
gpu_total_sim_rate=15495

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2352
	L1D_total_cache_misses = 2037
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 387
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 966

Total_core_cache_fail_stats:
ctas_completed 21, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
660, 
gpgpu_n_tot_thrd_icount = 443520
gpgpu_n_tot_w_icount = 13860
gpgpu_n_stall_shd_mem = 9093
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1365
gpgpu_n_mem_write_global = 966
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6069
gpgpu_n_store_insn = 5376
gpgpu_n_shmem_insn = 38325
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 8820
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 273
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:21	W0_Idle:429914	W0_Scoreboard:22306	W1:609	W2:546	W3:546	W4:546	W5:546	W6:546	W7:546	W8:546	W9:546	W10:546	W11:546	W12:546	W13:546	W14:546	W15:546	W16:5586	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:3462	WS1:3449	WS2:3512	WS3:3437	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10920 {8:1365,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 38640 {40:966,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54600 {40:1365,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7728 {8:966,}
maxmflatency = 652 
max_icnt2mem_latency = 48 
maxmrqlatency = 18 
max_icnt2sh_latency = 8 
averagemflatency = 422 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:989 	7 	6 	41 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1256 	0 	1075 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2299 	30 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	1 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5255      5231      6107      6057         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5229      5227      6051      6030         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5240      5221      6108      6058         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5238      5387      6033      6050         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5229      5449      6106      6047         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5398      5247      6053      6031         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5353      5232      5304      6716         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5219      5234      6052      6032         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5345      5289      6112      6062         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5287      5263      6037      6034         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5321      5270      6111      6061         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5269      5258      6036      6033         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5299      5249      6110      6060         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5253      5288      5977      6036         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5280      5246      6109      6059         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5252      5278      6034      6035         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 26.000000 24.000000  9.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 22.000000 13.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 26.000000 24.000000  9.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 22.000000 12.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 26.000000 22.000000 11.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 26.000000 24.000000 11.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 22.000000 18.000000 16.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 22.000000 21.000000 13.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 24.000000 25.000000 14.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 26.000000 22.000000 15.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 24.000000 22.000000 15.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 26.000000 22.000000 15.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 26.000000 22.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 26.000000 22.000000 14.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 26.000000 22.000000 15.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 26.000000 22.000000 11.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1075/64 = 16.796875
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        26        24         9         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        22        13         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        26        24         9         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        22        12         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        26        22        11         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        26        24        11         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        22        18        16         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        22        21        13         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        24        25        14        10         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        26        22        15         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        24        22        15         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        26        22        15         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        26        22        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        26        22        14         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        26        22        15         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        26        22        11         7         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1075
min_bank_accesses = 0!
chip skew: 73/62 = 1.18
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        723       719      1704      1578    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        729       654      1177      2598    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        723       719      1706      1578    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        710       654      1222      1728    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        723       716      1339      2396    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        721       662      1422      1545    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        729       709      1116      1650    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        717       655      1229      1458    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        710       669      1237      1435    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        686       654      1279      1577    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        731       673      1198      1498    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        686       654      1279      1577    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        687       716      1213      1579    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        722       642      1338      1574    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        687       716      1213      1472    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        722       664      1471      1575    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        651       647       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        651       646       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        648       651       647       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        651       646       647       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        651       646       646       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        649       646       649       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        646       651       649       650         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        651       646       651       649         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       652       649       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        652       646       647       651         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       649       646       650         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       646       649       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       651       647       652         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362209 n_nop=362139 n_act=4 n_pre=0 n_ref_event=0 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001822
n_activity=4075 dram_eff=0.0162
bk0: 26a 361995i bk1: 24a 362002i bk2: 9a 362093i bk3: 7a 362082i bk4: 0a 362209i bk5: 0a 362209i bk6: 0a 362209i bk7: 0a 362209i bk8: 0a 362209i bk9: 0a 362209i bk10: 0a 362209i bk11: 0a 362209i bk12: 0a 362209i bk13: 0a 362209i bk14: 0a 362209i bk15: 0a 362209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018131
Bank_Level_Parallism_Col = 1.018233
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.018233 

BW Util details:
bwutil = 0.000182 
total_CMD = 362209 
util_bw = 66 
Wasted_Col = 651 
Wasted_Row = 0 
Idle = 361492 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 265 
rwq = 0 
CCDLc_limit_alone = 265 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362209 
n_nop = 362139 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 66 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000182 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000966293
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362209 n_nop=362143 n_act=4 n_pre=0 n_ref_event=0 n_req=62 n_rd=62 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001712
n_activity=3533 dram_eff=0.01755
bk0: 24a 361984i bk1: 22a 362009i bk2: 13a 362063i bk3: 3a 362096i bk4: 0a 362209i bk5: 0a 362209i bk6: 0a 362209i bk7: 0a 362209i bk8: 0a 362209i bk9: 0a 362209i bk10: 0a 362209i bk11: 0a 362209i bk12: 0a 362209i bk13: 0a 362209i bk14: 0a 362209i bk15: 0a 362209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935484
Row_Buffer_Locality_read = 0.935484
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000171 
total_CMD = 362209 
util_bw = 62 
Wasted_Col = 684 
Wasted_Row = 0 
Idle = 361463 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 288 
rwq = 0 
CCDLc_limit_alone = 288 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362209 
n_nop = 362143 
Read = 62 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 62 
total_req = 62 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 62 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000171 
Either_Row_CoL_Bus_Util = 0.000182 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000800643
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362209 n_nop=362139 n_act=4 n_pre=0 n_ref_event=0 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001822
n_activity=4061 dram_eff=0.01625
bk0: 26a 361995i bk1: 24a 362019i bk2: 9a 362096i bk3: 7a 362082i bk4: 0a 362209i bk5: 0a 362209i bk6: 0a 362209i bk7: 0a 362209i bk8: 0a 362209i bk9: 0a 362209i bk10: 0a 362209i bk11: 0a 362209i bk12: 0a 362209i bk13: 0a 362209i bk14: 0a 362209i bk15: 0a 362209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002825
Bank_Level_Parallism_Col = 1.002841
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002841 

BW Util details:
bwutil = 0.000182 
total_CMD = 362209 
util_bw = 66 
Wasted_Col = 642 
Wasted_Row = 0 
Idle = 361501 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 247 
rwq = 0 
CCDLc_limit_alone = 247 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362209 
n_nop = 362139 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 66 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000182 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000974575
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362209 n_nop=362141 n_act=4 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001767
n_activity=3962 dram_eff=0.01615
bk0: 24a 362014i bk1: 22a 362013i bk2: 12a 362065i bk3: 6a 362110i bk4: 0a 362209i bk5: 0a 362209i bk6: 0a 362209i bk7: 0a 362209i bk8: 0a 362209i bk9: 0a 362209i bk10: 0a 362209i bk11: 0a 362209i bk12: 0a 362209i bk13: 0a 362209i bk14: 0a 362209i bk15: 0a 362209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001435
Bank_Level_Parallism_Col = 1.001443
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001443 

BW Util details:
bwutil = 0.000177 
total_CMD = 362209 
util_bw = 64 
Wasted_Col = 633 
Wasted_Row = 0 
Idle = 361512 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 237 
rwq = 0 
CCDLc_limit_alone = 237 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362209 
n_nop = 362141 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 64 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000177 
Either_Row_CoL_Bus_Util = 0.000188 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00115679
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362209 n_nop=362142 n_act=4 n_pre=0 n_ref_event=0 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001739
n_activity=4086 dram_eff=0.01542
bk0: 26a 361976i bk1: 22a 362038i bk2: 11a 362096i bk3: 4a 362110i bk4: 0a 362209i bk5: 0a 362209i bk6: 0a 362209i bk7: 0a 362209i bk8: 0a 362209i bk9: 0a 362209i bk10: 0a 362209i bk11: 0a 362209i bk12: 0a 362209i bk13: 0a 362209i bk14: 0a 362209i bk15: 0a 362209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936508
Row_Buffer_Locality_read = 0.936508
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.019520
Bank_Level_Parallism_Col = 1.019637
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.019637 

BW Util details:
bwutil = 0.000174 
total_CMD = 362209 
util_bw = 63 
Wasted_Col = 603 
Wasted_Row = 0 
Idle = 361543 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 219 
rwq = 0 
CCDLc_limit_alone = 219 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362209 
n_nop = 362142 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 63 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000174 
Either_Row_CoL_Bus_Util = 0.000185 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000770274
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362209 n_nop=362136 n_act=4 n_pre=0 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=4261 dram_eff=0.01619
bk0: 26a 362001i bk1: 24a 361997i bk2: 11a 362107i bk3: 8a 362096i bk4: 0a 362209i bk5: 0a 362209i bk6: 0a 362209i bk7: 0a 362209i bk8: 0a 362209i bk9: 0a 362209i bk10: 0a 362209i bk11: 0a 362209i bk12: 0a 362209i bk13: 0a 362209i bk14: 0a 362209i bk15: 0a 362209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942029
Row_Buffer_Locality_read = 0.942029
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001423
Bank_Level_Parallism_Col = 1.001431
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001431 

BW Util details:
bwutil = 0.000190 
total_CMD = 362209 
util_bw = 69 
Wasted_Col = 634 
Wasted_Row = 0 
Idle = 361506 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362209 
n_nop = 362136 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 69 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000202 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000715057
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362209 n_nop=362143 n_act=4 n_pre=0 n_ref_event=0 n_req=62 n_rd=62 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001712
n_activity=4143 dram_eff=0.01497
bk0: 22a 362017i bk1: 18a 362047i bk2: 16a 362097i bk3: 6a 362101i bk4: 0a 362209i bk5: 0a 362209i bk6: 0a 362209i bk7: 0a 362209i bk8: 0a 362209i bk9: 0a 362209i bk10: 0a 362209i bk11: 0a 362209i bk12: 0a 362209i bk13: 0a 362209i bk14: 0a 362209i bk15: 0a 362209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935484
Row_Buffer_Locality_read = 0.935484
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020867
Bank_Level_Parallism_Col = 1.021002
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.021002 

BW Util details:
bwutil = 0.000171 
total_CMD = 362209 
util_bw = 62 
Wasted_Col = 561 
Wasted_Row = 0 
Idle = 361586 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362209 
n_nop = 362143 
Read = 62 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 62 
total_req = 62 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 62 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000171 
Either_Row_CoL_Bus_Util = 0.000182 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000543885
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362209 n_nop=362141 n_act=4 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001767
n_activity=3840 dram_eff=0.01667
bk0: 22a 361996i bk1: 21a 362014i bk2: 13a 362090i bk3: 8a 362096i bk4: 0a 362209i bk5: 0a 362209i bk6: 0a 362209i bk7: 0a 362209i bk8: 0a 362209i bk9: 0a 362209i bk10: 0a 362209i bk11: 0a 362209i bk12: 0a 362209i bk13: 0a 362209i bk14: 0a 362209i bk15: 0a 362209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014409
Bank_Level_Parallism_Col = 1.014493
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014493 

BW Util details:
bwutil = 0.000177 
total_CMD = 362209 
util_bw = 64 
Wasted_Col = 630 
Wasted_Row = 0 
Idle = 361515 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 243 
rwq = 0 
CCDLc_limit_alone = 243 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362209 
n_nop = 362141 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 64 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000177 
Either_Row_CoL_Bus_Util = 0.000188 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000756469
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362209 n_nop=362132 n_act=4 n_pre=0 n_ref_event=0 n_req=73 n_rd=73 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002015
n_activity=4186 dram_eff=0.01744
bk0: 24a 362023i bk1: 25a 361998i bk2: 14a 362089i bk3: 10a 362068i bk4: 0a 362209i bk5: 0a 362209i bk6: 0a 362209i bk7: 0a 362209i bk8: 0a 362209i bk9: 0a 362209i bk10: 0a 362209i bk11: 0a 362209i bk12: 0a 362209i bk13: 0a 362209i bk14: 0a 362209i bk15: 0a 362209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945205
Row_Buffer_Locality_read = 0.945205
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.019526
Bank_Level_Parallism_Col = 1.019635
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.019635 

BW Util details:
bwutil = 0.000202 
total_CMD = 362209 
util_bw = 73 
Wasted_Col = 644 
Wasted_Row = 0 
Idle = 361492 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 261 
rwq = 0 
CCDLc_limit_alone = 261 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362209 
n_nop = 362132 
Read = 73 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 73 
total_req = 73 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 73 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00111262
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362209 n_nop=362136 n_act=4 n_pre=0 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=3682 dram_eff=0.01874
bk0: 26a 361959i bk1: 22a 362013i bk2: 15a 362026i bk3: 6a 362096i bk4: 0a 362209i bk5: 0a 362209i bk6: 0a 362209i bk7: 0a 362209i bk8: 0a 362209i bk9: 0a 362209i bk10: 0a 362209i bk11: 0a 362209i bk12: 0a 362209i bk13: 0a 362209i bk14: 0a 362209i bk15: 0a 362209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942029
Row_Buffer_Locality_read = 0.942029
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002472
Bank_Level_Parallism_Col = 1.002484
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002484 

BW Util details:
bwutil = 0.000190 
total_CMD = 362209 
util_bw = 69 
Wasted_Col = 740 
Wasted_Row = 0 
Idle = 361400 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 344 
rwq = 0 
CCDLc_limit_alone = 344 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362209 
n_nop = 362136 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 69 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000202 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00183043
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362209 n_nop=362135 n_act=4 n_pre=0 n_ref_event=0 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001933
n_activity=4187 dram_eff=0.01672
bk0: 24a 361986i bk1: 22a 362035i bk2: 15a 362082i bk3: 9a 362068i bk4: 0a 362209i bk5: 0a 362209i bk6: 0a 362209i bk7: 0a 362209i bk8: 0a 362209i bk9: 0a 362209i bk10: 0a 362209i bk11: 0a 362209i bk12: 0a 362209i bk13: 0a 362209i bk14: 0a 362209i bk15: 0a 362209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001362
Bank_Level_Parallism_Col = 1.001370
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001370 

BW Util details:
bwutil = 0.000193 
total_CMD = 362209 
util_bw = 70 
Wasted_Col = 664 
Wasted_Row = 0 
Idle = 361475 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 269 
rwq = 0 
CCDLc_limit_alone = 269 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362209 
n_nop = 362135 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 70 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000193 
Either_Row_CoL_Bus_Util = 0.000204 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00121753
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362209 n_nop=362136 n_act=4 n_pre=0 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=3692 dram_eff=0.01869
bk0: 26a 361976i bk1: 22a 361996i bk2: 15a 362050i bk3: 6a 362096i bk4: 0a 362209i bk5: 0a 362209i bk6: 0a 362209i bk7: 0a 362209i bk8: 0a 362209i bk9: 0a 362209i bk10: 0a 362209i bk11: 0a 362209i bk12: 0a 362209i bk13: 0a 362209i bk14: 0a 362209i bk15: 0a 362209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942029
Row_Buffer_Locality_read = 0.942029
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001272
Bank_Level_Parallism_Col = 1.001279
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001279 

BW Util details:
bwutil = 0.000190 
total_CMD = 362209 
util_bw = 69 
Wasted_Col = 717 
Wasted_Row = 0 
Idle = 361423 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 321 
rwq = 0 
CCDLc_limit_alone = 321 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362209 
n_nop = 362136 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 69 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000202 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00162337
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362209 n_nop=362134 n_act=4 n_pre=0 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000196
n_activity=3875 dram_eff=0.01832
bk0: 26a 361977i bk1: 22a 362028i bk2: 15a 362076i bk3: 8a 362068i bk4: 0a 362209i bk5: 0a 362209i bk6: 0a 362209i bk7: 0a 362209i bk8: 0a 362209i bk9: 0a 362209i bk10: 0a 362209i bk11: 0a 362209i bk12: 0a 362209i bk13: 0a 362209i bk14: 0a 362209i bk15: 0a 362209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943662
Row_Buffer_Locality_read = 0.943662
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003973
Bank_Level_Parallism_Col = 1.003995
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003995 

BW Util details:
bwutil = 0.000196 
total_CMD = 362209 
util_bw = 71 
Wasted_Col = 684 
Wasted_Row = 0 
Idle = 361454 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 289 
rwq = 0 
CCDLc_limit_alone = 289 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362209 
n_nop = 362134 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 71 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000196 
Either_Row_CoL_Bus_Util = 0.000207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00131692
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362209 n_nop=362136 n_act=4 n_pre=0 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=3788 dram_eff=0.01822
bk0: 26a 361985i bk1: 22a 362030i bk2: 14a 362069i bk3: 7a 362096i bk4: 0a 362209i bk5: 0a 362209i bk6: 0a 362209i bk7: 0a 362209i bk8: 0a 362209i bk9: 0a 362209i bk10: 0a 362209i bk11: 0a 362209i bk12: 0a 362209i bk13: 0a 362209i bk14: 0a 362209i bk15: 0a 362209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942029
Row_Buffer_Locality_read = 0.942029
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004155
Bank_Level_Parallism_Col = 1.004178
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004178 

BW Util details:
bwutil = 0.000190 
total_CMD = 362209 
util_bw = 69 
Wasted_Col = 653 
Wasted_Row = 0 
Idle = 361487 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 259 
rwq = 0 
CCDLc_limit_alone = 259 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362209 
n_nop = 362136 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 69 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000202 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000629471
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362209 n_nop=362133 n_act=4 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001988
n_activity=4057 dram_eff=0.01775
bk0: 26a 361980i bk1: 22a 362037i bk2: 15a 362082i bk3: 9a 362068i bk4: 0a 362209i bk5: 0a 362209i bk6: 0a 362209i bk7: 0a 362209i bk8: 0a 362209i bk9: 0a 362209i bk10: 0a 362209i bk11: 0a 362209i bk12: 0a 362209i bk13: 0a 362209i bk14: 0a 362209i bk15: 0a 362209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002706
Bank_Level_Parallism_Col = 1.002721
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002721 

BW Util details:
bwutil = 0.000199 
total_CMD = 362209 
util_bw = 72 
Wasted_Col = 667 
Wasted_Row = 0 
Idle = 361470 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 272 
rwq = 0 
CCDLc_limit_alone = 272 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362209 
n_nop = 362133 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 72 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000199 
Either_Row_CoL_Bus_Util = 0.000210 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00125342
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362209 n_nop=362139 n_act=4 n_pre=0 n_ref_event=0 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001822
n_activity=3559 dram_eff=0.01854
bk0: 26a 361986i bk1: 22a 362001i bk2: 11a 362064i bk3: 7a 362096i bk4: 0a 362209i bk5: 0a 362209i bk6: 0a 362209i bk7: 0a 362209i bk8: 0a 362209i bk9: 0a 362209i bk10: 0a 362209i bk11: 0a 362209i bk12: 0a 362209i bk13: 0a 362209i bk14: 0a 362209i bk15: 0a 362209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002656
Bank_Level_Parallism_Col = 1.002670
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002670 

BW Util details:
bwutil = 0.000182 
total_CMD = 362209 
util_bw = 66 
Wasted_Col = 687 
Wasted_Row = 0 
Idle = 361456 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 292 
rwq = 0 
CCDLc_limit_alone = 292 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362209 
n_nop = 362139 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 66 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000182 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00144116

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81, Miss = 55, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 73, Miss = 53, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 66, Miss = 51, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 63, Miss = 47, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 73, Miss = 52, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 81, Miss = 56, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 69, Miss = 50, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 63, Miss = 50, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 68, Miss = 48, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 76, Miss = 53, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 79, Miss = 56, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 71, Miss = 53, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 70, Miss = 52, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 66, Miss = 49, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 62, Miss = 48, Miss_rate = 0.774, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 73, Miss = 55, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 78, Miss = 58, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 77, Miss = 61, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 70, Miss = 57, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 72, Miss = 56, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 76, Miss = 59, Miss_rate = 0.776, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 77, Miss = 57, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 74, Miss = 57, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 68, Miss = 56, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 74, Miss = 58, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 80, Miss = 59, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 76, Miss = 59, Miss_rate = 0.776, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 74, Miss = 54, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 79, Miss = 59, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 76, Miss = 59, Miss_rate = 0.776, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 73, Miss = 54, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 73, Miss = 56, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2331
L2_total_cache_misses = 1747
L2_total_cache_miss_rate = 0.7495
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 290
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 382
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 693
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 189
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 483
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1365
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 966
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2331
icnt_total_pkts_simt_to_mem=2331
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2331
Req_Network_cycles = 62085
Req_Network_injected_packets_per_cycle =       0.0375 
Req_Network_conflicts_per_cycle =       0.0002
Req_Network_conflicts_per_cycle_util =       0.0061
Req_Bank_Level_Parallism =       1.3008
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0012

Reply_Network_injected_packets_num = 2331
Reply_Network_cycles = 62085
Reply_Network_injected_packets_per_cycle =        0.0375
Reply_Network_conflicts_per_cycle =        0.0022
Reply_Network_conflicts_per_cycle_util =       0.0711
Reply_Bank_Level_Parallism =       1.2090
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0010
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 15495 (inst/sec)
gpgpu_simulation_rate = 6208 (cycle/sec)
gpgpu_silicon_slowdown = 193298x
Processing kernel ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-7.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 7
-grid dim = (7,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f0eaa000000
-local mem base_addr = 0x00007f0ea8000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-7.traceg
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 7
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 6,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 7 
gpu_sim_cycle = 10281
gpu_sim_insn = 51653
gpu_ipc =       5.0241
gpu_tot_sim_cycle = 72366
gpu_tot_sim_insn = 206612
gpu_tot_ipc =       2.8551
gpu_tot_issued_cta = 28
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0756
partiton_level_parallism_total  =       0.0429
partiton_level_parallism_util =       1.6289
partiton_level_parallism_util_total  =       1.3698
L2_BW  =       2.9021 GB/Sec
L2_BW_total  =       1.6492 GB/Sec
gpu_total_sim_rate=17217

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3136
	L1D_total_cache_misses = 2716
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 604
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1288

Total_core_cache_fail_stats:
ctas_completed 28, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
660, 
gpgpu_n_tot_thrd_icount = 591360
gpgpu_n_tot_w_icount = 18480
gpgpu_n_stall_shd_mem = 12124
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1820
gpgpu_n_mem_write_global = 1288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8092
gpgpu_n_store_insn = 7168
gpgpu_n_shmem_insn = 51100
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 11760
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 364
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:28	W0_Idle:572225	W0_Scoreboard:29627	W1:812	W2:728	W3:728	W4:728	W5:728	W6:728	W7:728	W8:728	W9:728	W10:728	W11:728	W12:728	W13:728	W14:728	W15:728	W16:7448	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:4635	WS1:4638	WS2:4678	WS3:4529	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14560 {8:1820,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 51520 {40:1288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 72800 {40:1820,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10304 {8:1288,}
maxmflatency = 652 
max_icnt2mem_latency = 48 
maxmrqlatency = 18 
max_icnt2sh_latency = 8 
averagemflatency = 421 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:1318 	16 	8 	41 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1693 	0 	1415 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3108 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3070 	36 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	23 	1 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5255      5231      6107      6057         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5229      5227      6051      6030         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5240      5221      6108      6058         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5238      5387      6033      6050         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5229      5449      6106      6047         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5398      5247      6053      6031         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5353      5232      5304      6716         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5219      5234      6052      6032         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5345      5289      6112      6062         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5287      5263      6037      6034         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5321      5270      6111      6061         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5269      5258      6036      6033         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5299      5249      6110      6060         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5253      5288      5977      6036         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5280      5246      6109      6059         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5252      5278      6034      6035         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 26.000000 37.000000  9.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 25.000000 38.000000 13.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 26.000000 37.000000  9.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 25.000000 38.000000 12.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 26.000000 36.000000 11.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 26.000000 39.000000 11.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 23.000000 30.000000 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 22.000000 35.000000 13.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 24.000000 37.000000 14.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 27.000000 38.000000 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 24.000000 38.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 27.000000 38.000000 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 27.000000 36.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 26.000000 37.000000 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 27.000000 36.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 26.000000 37.000000 11.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1415/64 = 22.109375
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        26        37         9        11         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        25        38        13        10         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        26        37         9        11         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        25        38        12        13         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        26        36        11        10         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        26        39        11        14         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        23        30        16        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        22        35        13        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        24        37        14        17         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        27        38        15        14         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        24        38        15        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        27        38        15        14         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        27        36        15        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        26        37        14        13         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        27        36        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        26        37        11        13         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1415
min_bank_accesses = 0!
chip skew: 94/81 = 1.16
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        723       714      1730      1661    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        725       681      1177      1715    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        723       713      1732      1660    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        707       681      1222      1517    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        723       709      1339      1761    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        721       698      1444      1540    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        724       709      1116      1493    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        717       692      1247      1416    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        710       688      1237      1408    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        684       681      1279      1439    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        731       680      1213      1448    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        683       681      1279      1439    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        685       696      1213      1465    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        722       688      1354      1609    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        685       696      1213      1412    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        722       702      1492      1609    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        651       647       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        651       646       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        648       651       647       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        651       646       647       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        651       646       646       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        649       646       649       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        646       651       649       650         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        651       646       651       649         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       652       649       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        652       646       647       651         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       649       646       650         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       646       649       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       651       647       652         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=422190 n_nop=422103 n_act=4 n_pre=0 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001966
n_activity=4815 dram_eff=0.01724
bk0: 26a 421976i bk1: 37a 421891i bk2: 9a 422074i bk3: 11a 422063i bk4: 0a 422190i bk5: 0a 422190i bk6: 0a 422190i bk7: 0a 422190i bk8: 0a 422190i bk9: 0a 422190i bk10: 0a 422190i bk11: 0a 422190i bk12: 0a 422190i bk13: 0a 422190i bk14: 0a 422190i bk15: 0a 422190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951807
Row_Buffer_Locality_read = 0.951807
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015738
Bank_Level_Parallism_Col = 1.015815
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015815 

BW Util details:
bwutil = 0.000197 
total_CMD = 422190 
util_bw = 83 
Wasted_Col = 743 
Wasted_Row = 0 
Idle = 421364 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 422190 
n_nop = 422103 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 83 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000206 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000916649
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=422190 n_nop=422100 n_act=4 n_pre=0 n_ref_event=0 n_req=86 n_rd=86 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002037
n_activity=4409 dram_eff=0.01951
bk0: 25a 421965i bk1: 38a 421859i bk2: 13a 422044i bk3: 10a 422060i bk4: 0a 422190i bk5: 0a 422190i bk6: 0a 422190i bk7: 0a 422190i bk8: 0a 422190i bk9: 0a 422190i bk10: 0a 422190i bk11: 0a 422190i bk12: 0a 422190i bk13: 0a 422190i bk14: 0a 422190i bk15: 0a 422190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953488
Row_Buffer_Locality_read = 0.953488
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000204 
total_CMD = 422190 
util_bw = 86 
Wasted_Col = 832 
Wasted_Row = 0 
Idle = 421272 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 436 
rwq = 0 
CCDLc_limit_alone = 436 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 422190 
n_nop = 422100 
Read = 86 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 86 
total_req = 86 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 86 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000204 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000802956
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=422190 n_nop=422103 n_act=4 n_pre=0 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001966
n_activity=4866 dram_eff=0.01706
bk0: 26a 421976i bk1: 37a 421913i bk2: 9a 422077i bk3: 11a 422063i bk4: 0a 422190i bk5: 0a 422190i bk6: 0a 422190i bk7: 0a 422190i bk8: 0a 422190i bk9: 0a 422190i bk10: 0a 422190i bk11: 0a 422190i bk12: 0a 422190i bk13: 0a 422190i bk14: 0a 422190i bk15: 0a 422190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951807
Row_Buffer_Locality_read = 0.951807
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002463
Bank_Level_Parallism_Col = 1.002475
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002475 

BW Util details:
bwutil = 0.000197 
total_CMD = 422190 
util_bw = 83 
Wasted_Col = 729 
Wasted_Row = 0 
Idle = 421378 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 334 
rwq = 0 
CCDLc_limit_alone = 334 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 422190 
n_nop = 422103 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 83 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000206 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000871645
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=422190 n_nop=422098 n_act=4 n_pre=0 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002084
n_activity=4995 dram_eff=0.01762
bk0: 25a 421995i bk1: 38a 421921i bk2: 12a 422046i bk3: 13a 422064i bk4: 0a 422190i bk5: 0a 422190i bk6: 0a 422190i bk7: 0a 422190i bk8: 0a 422190i bk9: 0a 422190i bk10: 0a 422190i bk11: 0a 422190i bk12: 0a 422190i bk13: 0a 422190i bk14: 0a 422190i bk15: 0a 422190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001218
Bank_Level_Parallism_Col = 1.001224
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001224 

BW Util details:
bwutil = 0.000208 
total_CMD = 422190 
util_bw = 88 
Wasted_Col = 733 
Wasted_Row = 0 
Idle = 421369 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 337 
rwq = 0 
CCDLc_limit_alone = 337 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 422190 
n_nop = 422098 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 88 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000208 
Either_Row_CoL_Bus_Util = 0.000218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00100192
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=422190 n_nop=422103 n_act=4 n_pre=0 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001966
n_activity=4921 dram_eff=0.01687
bk0: 26a 421957i bk1: 36a 421916i bk2: 11a 422077i bk3: 10a 422088i bk4: 0a 422190i bk5: 0a 422190i bk6: 0a 422190i bk7: 0a 422190i bk8: 0a 422190i bk9: 0a 422190i bk10: 0a 422190i bk11: 0a 422190i bk12: 0a 422190i bk13: 0a 422190i bk14: 0a 422190i bk15: 0a 422190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951807
Row_Buffer_Locality_read = 0.951807
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016414
Bank_Level_Parallism_Col = 1.016497
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016497 

BW Util details:
bwutil = 0.000197 
total_CMD = 422190 
util_bw = 83 
Wasted_Col = 709 
Wasted_Row = 0 
Idle = 421398 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 325 
rwq = 0 
CCDLc_limit_alone = 325 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 422190 
n_nop = 422103 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 83 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000206 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000727161
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=422190 n_nop=422096 n_act=4 n_pre=0 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002132
n_activity=5248 dram_eff=0.01715
bk0: 26a 421982i bk1: 39a 421914i bk2: 11a 422088i bk3: 14a 422054i bk4: 0a 422190i bk5: 0a 422190i bk6: 0a 422190i bk7: 0a 422190i bk8: 0a 422190i bk9: 0a 422190i bk10: 0a 422190i bk11: 0a 422190i bk12: 0a 422190i bk13: 0a 422190i bk14: 0a 422190i bk15: 0a 422190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955556
Row_Buffer_Locality_read = 0.955556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001233
Bank_Level_Parallism_Col = 1.001239
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001239 

BW Util details:
bwutil = 0.000213 
total_CMD = 422190 
util_bw = 90 
Wasted_Col = 721 
Wasted_Row = 0 
Idle = 421379 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 325 
rwq = 0 
CCDLc_limit_alone = 325 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 422190 
n_nop = 422096 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 90 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000223 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000625311
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=422190 n_nop=422105 n_act=4 n_pre=0 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001919
n_activity=5067 dram_eff=0.01599
bk0: 23a 421998i bk1: 30a 421973i bk2: 16a 422078i bk3: 12a 422076i bk4: 0a 422190i bk5: 0a 422190i bk6: 0a 422190i bk7: 0a 422190i bk8: 0a 422190i bk9: 0a 422190i bk10: 0a 422190i bk11: 0a 422190i bk12: 0a 422190i bk13: 0a 422190i bk14: 0a 422190i bk15: 0a 422190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950617
Row_Buffer_Locality_read = 0.950617
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018492
Bank_Level_Parallism_Col = 1.018598
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.018598 

BW Util details:
bwutil = 0.000192 
total_CMD = 422190 
util_bw = 81 
Wasted_Col = 622 
Wasted_Row = 0 
Idle = 421487 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 422190 
n_nop = 422105 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 81 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000201 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000466615
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=422190 n_nop=422101 n_act=4 n_pre=0 n_ref_event=0 n_req=85 n_rd=85 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002013
n_activity=4843 dram_eff=0.01755
bk0: 22a 421977i bk1: 35a 421912i bk2: 13a 422071i bk3: 15a 422068i bk4: 0a 422190i bk5: 0a 422190i bk6: 0a 422190i bk7: 0a 422190i bk8: 0a 422190i bk9: 0a 422190i bk10: 0a 422190i bk11: 0a 422190i bk12: 0a 422190i bk13: 0a 422190i bk14: 0a 422190i bk15: 0a 422190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952941
Row_Buffer_Locality_read = 0.952941
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012392
Bank_Level_Parallism_Col = 1.012453
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012453 

BW Util details:
bwutil = 0.000201 
total_CMD = 422190 
util_bw = 85 
Wasted_Col = 722 
Wasted_Row = 0 
Idle = 421383 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 335 
rwq = 0 
CCDLc_limit_alone = 335 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 422190 
n_nop = 422101 
Read = 85 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 85 
total_req = 85 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 85 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000201 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000720055
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=422190 n_nop=422094 n_act=4 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002179
n_activity=4987 dram_eff=0.01845
bk0: 24a 422004i bk1: 37a 421919i bk2: 14a 422070i bk3: 17a 422037i bk4: 0a 422190i bk5: 0a 422190i bk6: 0a 422190i bk7: 0a 422190i bk8: 0a 422190i bk9: 0a 422190i bk10: 0a 422190i bk11: 0a 422190i bk12: 0a 422190i bk13: 0a 422190i bk14: 0a 422190i bk15: 0a 422190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956522
Row_Buffer_Locality_read = 0.956522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017327
Bank_Level_Parallism_Col = 1.017413
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017413 

BW Util details:
bwutil = 0.000218 
total_CMD = 422190 
util_bw = 92 
Wasted_Col = 716 
Wasted_Row = 0 
Idle = 421382 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 333 
rwq = 0 
CCDLc_limit_alone = 333 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 422190 
n_nop = 422094 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 92 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000218 
Either_Row_CoL_Bus_Util = 0.000227 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000964021
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=422190 n_nop=422092 n_act=4 n_pre=0 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002226
n_activity=4658 dram_eff=0.02018
bk0: 27a 421940i bk1: 38a 421920i bk2: 15a 422007i bk3: 14a 422044i bk4: 0a 422190i bk5: 0a 422190i bk6: 0a 422190i bk7: 0a 422190i bk8: 0a 422190i bk9: 0a 422190i bk10: 0a 422190i bk11: 0a 422190i bk12: 0a 422190i bk13: 0a 422190i bk14: 0a 422190i bk15: 0a 422190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957447
Row_Buffer_Locality_read = 0.957447
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002125
Bank_Level_Parallism_Col = 1.002134
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002134 

BW Util details:
bwutil = 0.000223 
total_CMD = 422190 
util_bw = 94 
Wasted_Col = 847 
Wasted_Row = 0 
Idle = 421249 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 451 
rwq = 0 
CCDLc_limit_alone = 451 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 422190 
n_nop = 422092 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 94 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000223 
Either_Row_CoL_Bus_Util = 0.000232 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00157038
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=422190 n_nop=422094 n_act=4 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002179
n_activity=5096 dram_eff=0.01805
bk0: 24a 421967i bk1: 38a 421922i bk2: 15a 422063i bk3: 15a 422046i bk4: 0a 422190i bk5: 0a 422190i bk6: 0a 422190i bk7: 0a 422190i bk8: 0a 422190i bk9: 0a 422190i bk10: 0a 422190i bk11: 0a 422190i bk12: 0a 422190i bk13: 0a 422190i bk14: 0a 422190i bk15: 0a 422190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956522
Row_Buffer_Locality_read = 0.956522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001172
Bank_Level_Parallism_Col = 1.001178
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001178 

BW Util details:
bwutil = 0.000218 
total_CMD = 422190 
util_bw = 92 
Wasted_Col = 761 
Wasted_Row = 0 
Idle = 421337 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 366 
rwq = 0 
CCDLc_limit_alone = 366 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 422190 
n_nop = 422094 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 92 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000218 
Either_Row_CoL_Bus_Util = 0.000227 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00106824
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=422190 n_nop=422092 n_act=4 n_pre=0 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002226
n_activity=4532 dram_eff=0.02074
bk0: 27a 421957i bk1: 38a 421884i bk2: 15a 422031i bk3: 14a 422045i bk4: 0a 422190i bk5: 0a 422190i bk6: 0a 422190i bk7: 0a 422190i bk8: 0a 422190i bk9: 0a 422190i bk10: 0a 422190i bk11: 0a 422190i bk12: 0a 422190i bk13: 0a 422190i bk14: 0a 422190i bk15: 0a 422190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957447
Row_Buffer_Locality_read = 0.957447
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002139
Bank_Level_Parallism_Col = 1.002148
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002148 

BW Util details:
bwutil = 0.000223 
total_CMD = 422190 
util_bw = 94 
Wasted_Col = 841 
Wasted_Row = 0 
Idle = 421255 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 445 
rwq = 0 
CCDLc_limit_alone = 445 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 422190 
n_nop = 422092 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 94 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000223 
Either_Row_CoL_Bus_Util = 0.000232 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00145906
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=422190 n_nop=422093 n_act=4 n_pre=0 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002203
n_activity=4804 dram_eff=0.01936
bk0: 27a 421958i bk1: 36a 421925i bk2: 15a 422057i bk3: 15a 422036i bk4: 0a 422190i bk5: 0a 422190i bk6: 0a 422190i bk7: 0a 422190i bk8: 0a 422190i bk9: 0a 422190i bk10: 0a 422190i bk11: 0a 422190i bk12: 0a 422190i bk13: 0a 422190i bk14: 0a 422190i bk15: 0a 422190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956989
Row_Buffer_Locality_read = 0.956989
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003433
Bank_Level_Parallism_Col = 1.003448
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003448 

BW Util details:
bwutil = 0.000220 
total_CMD = 422190 
util_bw = 93 
Wasted_Col = 781 
Wasted_Row = 0 
Idle = 421316 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 386 
rwq = 0 
CCDLc_limit_alone = 386 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 422190 
n_nop = 422093 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 93 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00115114
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=422190 n_nop=422096 n_act=4 n_pre=0 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002132
n_activity=4692 dram_eff=0.01918
bk0: 26a 421966i bk1: 37a 421945i bk2: 14a 422050i bk3: 13a 422059i bk4: 0a 422190i bk5: 0a 422190i bk6: 0a 422190i bk7: 0a 422190i bk8: 0a 422190i bk9: 0a 422190i bk10: 0a 422190i bk11: 0a 422190i bk12: 0a 422190i bk13: 0a 422190i bk14: 0a 422190i bk15: 0a 422190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955556
Row_Buffer_Locality_read = 0.955556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003628
Bank_Level_Parallism_Col = 1.003645
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003645 

BW Util details:
bwutil = 0.000213 
total_CMD = 422190 
util_bw = 90 
Wasted_Col = 737 
Wasted_Row = 0 
Idle = 421363 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 343 
rwq = 0 
CCDLc_limit_alone = 343 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 422190 
n_nop = 422096 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 90 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000223 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000540041
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=422190 n_nop=422092 n_act=4 n_pre=0 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002226
n_activity=4952 dram_eff=0.01898
bk0: 27a 421961i bk1: 36a 421915i bk2: 15a 422063i bk3: 16a 422046i bk4: 0a 422190i bk5: 0a 422190i bk6: 0a 422190i bk7: 0a 422190i bk8: 0a 422190i bk9: 0a 422190i bk10: 0a 422190i bk11: 0a 422190i bk12: 0a 422190i bk13: 0a 422190i bk14: 0a 422190i bk15: 0a 422190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957447
Row_Buffer_Locality_read = 0.957447
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002307
Bank_Level_Parallism_Col = 1.002318
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002318 

BW Util details:
bwutil = 0.000223 
total_CMD = 422190 
util_bw = 94 
Wasted_Col = 773 
Wasted_Row = 0 
Idle = 421323 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 378 
rwq = 0 
CCDLc_limit_alone = 378 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 422190 
n_nop = 422092 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 94 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000223 
Either_Row_CoL_Bus_Util = 0.000232 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00118667
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=422190 n_nop=422099 n_act=4 n_pre=0 n_ref_event=0 n_req=87 n_rd=87 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002061
n_activity=4433 dram_eff=0.01963
bk0: 26a 421967i bk1: 37a 421899i bk2: 11a 422045i bk3: 13a 422059i bk4: 0a 422190i bk5: 0a 422190i bk6: 0a 422190i bk7: 0a 422190i bk8: 0a 422190i bk9: 0a 422190i bk10: 0a 422190i bk11: 0a 422190i bk12: 0a 422190i bk13: 0a 422190i bk14: 0a 422190i bk15: 0a 422190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954023
Row_Buffer_Locality_read = 0.954023
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002286
Bank_Level_Parallism_Col = 1.002296
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002296 

BW Util details:
bwutil = 0.000206 
total_CMD = 422190 
util_bw = 87 
Wasted_Col = 788 
Wasted_Row = 0 
Idle = 421315 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 393 
rwq = 0 
CCDLc_limit_alone = 393 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 422190 
n_nop = 422099 
Read = 87 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 87 
total_req = 87 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 87 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000206 
Either_Row_CoL_Bus_Util = 0.000216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00128141

========= L2 cache stats =========
L2_cache_bank[0]: Access = 101, Miss = 69, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 95, Miss = 68, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 89, Miss = 69, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 91, Miss = 67, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 97, Miss = 67, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 99, Miss = 70, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 93, Miss = 67, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 90, Miss = 71, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 90, Miss = 64, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 96, Miss = 69, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 102, Miss = 72, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 101, Miss = 72, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 92, Miss = 68, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 85, Miss = 64, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 89, Miss = 67, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 97, Miss = 72, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 102, Miss = 73, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 99, Miss = 78, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 98, Miss = 77, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 99, Miss = 77, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 99, Miss = 77, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 100, Miss = 75, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 101, Miss = 78, Miss_rate = 0.772, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 96, Miss = 76, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 96, Miss = 74, Miss_rate = 0.771, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 103, Miss = 79, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 106, Miss = 78, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 100, Miss = 72, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 100, Miss = 76, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 100, Miss = 78, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 99, Miss = 72, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 103, Miss = 75, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3108
L2_total_cache_misses = 2311
L2_total_cache_miss_rate = 0.7436
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 405
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 420
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 995
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 392
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 195
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 701
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1820
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1288
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3108
icnt_total_pkts_simt_to_mem=3108
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3108
Req_Network_cycles = 72366
Req_Network_injected_packets_per_cycle =       0.0429 
Req_Network_conflicts_per_cycle =       0.0003
Req_Network_conflicts_per_cycle_util =       0.0088
Req_Bank_Level_Parallism =       1.3698
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0013

Reply_Network_injected_packets_num = 3108
Reply_Network_cycles = 72366
Reply_Network_injected_packets_per_cycle =        0.0429
Reply_Network_conflicts_per_cycle =        0.0023
Reply_Network_conflicts_per_cycle_util =       0.0670
Reply_Bank_Level_Parallism =       1.2614
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0011
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 17217 (inst/sec)
gpgpu_simulation_rate = 6030 (cycle/sec)
gpgpu_silicon_slowdown = 199004x
Processing kernel ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-8.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 8
-grid dim = (8,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f0eaa000000
-local mem base_addr = 0x00007f0ea8000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-8.traceg
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 8
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 7,0,0
Destroy streams for kernel 8: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 8 
gpu_sim_cycle = 10326
gpu_sim_insn = 59032
gpu_ipc =       5.7168
gpu_tot_sim_cycle = 82692
gpu_tot_sim_insn = 265644
gpu_tot_ipc =       3.2125
gpu_tot_issued_cta = 36
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0860
partiton_level_parallism_total  =       0.0483
partiton_level_parallism_util =       1.6660
partiton_level_parallism_util_total  =       1.4261
L2_BW  =       3.3023 GB/Sec
L2_BW_total  =       1.8556 GB/Sec
gpu_total_sim_rate=18974

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4032
	L1D_total_cache_misses = 3492
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 476
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1656

Total_core_cache_fail_stats:
ctas_completed 36, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
660, 
gpgpu_n_tot_thrd_icount = 760320
gpgpu_n_tot_w_icount = 23760
gpgpu_n_stall_shd_mem = 15588
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2340
gpgpu_n_mem_write_global = 1656
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 10404
gpgpu_n_store_insn = 9216
gpgpu_n_shmem_insn = 65700
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 15120
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 468
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36	W0_Idle:733981	W0_Scoreboard:37935	W1:1044	W2:936	W3:936	W4:936	W5:936	W6:936	W7:936	W8:936	W9:936	W10:936	W11:936	W12:936	W13:936	W14:936	W15:936	W16:9576	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:6002	WS1:5964	WS2:5991	WS3:5803	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18720 {8:2340,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 66240 {40:1656,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 93600 {40:2340,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13248 {8:1656,}
maxmflatency = 652 
max_icnt2mem_latency = 48 
maxmrqlatency = 18 
max_icnt2sh_latency = 8 
averagemflatency = 415 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:1689 	18 	8 	41 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2208 	0 	1788 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3952 	42 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	1 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5255      5231      6107      6057         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5229      5227      6051      6030         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5240      5221      6108      6058         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5238      5387      6033      6050      6071         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5229      5449      6106      6047         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5398      5247      6053      6031         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5353      5232      5304      6716         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5219      5234      6052      6032         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5345      5289      6112      6062         0      6073         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5287      5263      6037      6034         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5321      5270      6111      6061         0      6074         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5269      5258      6036      6033         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5299      5249      6110      6060         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5253      5288      5977      6036         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5280      5246      6109      6059         0      6072         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5252      5278      6034      6035         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 36.000000 42.000000 12.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 38.000000 42.000000 13.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 36.000000 42.000000 13.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 38.000000 42.000000 12.000000 20.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 36.000000 40.000000 11.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 38.000000 42.000000 12.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 33.000000 36.000000 16.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 34.000000 38.000000 14.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 36.000000 42.000000 14.000000 23.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 40.000000 42.000000 15.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 34.000000 42.000000 16.000000 20.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 40.000000 42.000000 15.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 38.000000 42.000000 15.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 38.000000 40.000000 15.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 38.000000 42.000000 15.000000 24.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 38.000000 40.000000 12.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1788/68 = 26.294117
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        36        42        12        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        38        42        13        17         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        36        42        13        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        38        42        12        20         1         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        36        40        11        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        38        42        12        19         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        33        36        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        34        38        14        21         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        36        42        14        23         0         1         0         0         0         0         0         0         0         0         0         0 
dram[9]:        40        42        15        22         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        34        42        16        20         0         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:        40        42        15        22         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        38        42        15        23         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        38        40        15        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        38        42        15        24         0         1         0         0         0         0         0         0         0         0         0         0 
dram[15]:        38        40        12        18         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1788
min_bank_accesses = 0!
chip skew: 120/105 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        710       732      1709      1516    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        699       710      1393      1421    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        710       732      1628      1515    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        687       710      1457      1337      1355    none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        704       737      1552      1416    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        692       732      1669      1437    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        710       722      1263      1290    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        686       731      1454      1315    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        683       709      1438      1318    none         883    none      none      none      none      none      none      none      none      none      none  
dram[9]:        672       710      1467      1274    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        715       709      1397      1385    none         883    none      none      none      none      none      none      none      none      none      none  
dram[11]:        672       710      1467      1274    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        687       709      1401      1298    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        693       725      1541      1494    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        687       709      1401      1270    none         647    none      none      none      none      none      none      none      none      none      none  
dram[15]:        693       738      1714      1495    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        651       647       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        651       646       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        648       651       647       646       646         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        651       646       647       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        651       646       646       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        649       646       649       647         0       647         0         0         0         0         0         0         0         0         0         0
dram[9]:        646       651       649       650       235         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        651       646       651       649         0       647         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       652       649       647       235         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        652       646       647       651         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       649       646       650       235         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       646       649       647         0       647         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       651       647       652       235         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=482434 n_nop=482324 n_act=4 n_pre=0 n_ref_event=0 n_req=106 n_rd=106 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002197
n_activity=6025 dram_eff=0.01759
bk0: 36a 482182i bk1: 42a 482126i bk2: 12a 482308i bk3: 16a 482307i bk4: 0a 482434i bk5: 0a 482434i bk6: 0a 482434i bk7: 0a 482434i bk8: 0a 482434i bk9: 0a 482434i bk10: 0a 482434i bk11: 0a 482434i bk12: 0a 482434i bk13: 0a 482434i bk14: 0a 482434i bk15: 0a 482434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962264
Row_Buffer_Locality_read = 0.962264
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014349
Bank_Level_Parallism_Col = 1.014412
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014412 

BW Util details:
bwutil = 0.000220 
total_CMD = 482434 
util_bw = 106 
Wasted_Col = 800 
Wasted_Row = 0 
Idle = 481528 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 414 
rwq = 0 
CCDLc_limit_alone = 414 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 482434 
n_nop = 482324 
Read = 106 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 106 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000228 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000802182
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=482434 n_nop=482320 n_act=4 n_pre=0 n_ref_event=0 n_req=110 n_rd=110 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000228
n_activity=5544 dram_eff=0.01984
bk0: 38a 482163i bk1: 42a 482103i bk2: 13a 482288i bk3: 17a 482295i bk4: 0a 482434i bk5: 0a 482434i bk6: 0a 482434i bk7: 0a 482434i bk8: 0a 482434i bk9: 0a 482434i bk10: 0a 482434i bk11: 0a 482434i bk12: 0a 482434i bk13: 0a 482434i bk14: 0a 482434i bk15: 0a 482434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000228 
total_CMD = 482434 
util_bw = 110 
Wasted_Col = 887 
Wasted_Row = 0 
Idle = 481437 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 491 
rwq = 0 
CCDLc_limit_alone = 491 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 482434 
n_nop = 482320 
Read = 110 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 110 
total_req = 110 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 110 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000236 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000702687
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=482434 n_nop=482323 n_act=4 n_pre=0 n_ref_event=0 n_req=107 n_rd=107 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002218
n_activity=5929 dram_eff=0.01805
bk0: 36a 482180i bk1: 42a 482148i bk2: 13a 482298i bk3: 16a 482295i bk4: 0a 482434i bk5: 0a 482434i bk6: 0a 482434i bk7: 0a 482434i bk8: 0a 482434i bk9: 0a 482434i bk10: 0a 482434i bk11: 0a 482434i bk12: 0a 482434i bk13: 0a 482434i bk14: 0a 482434i bk15: 0a 482434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962617
Row_Buffer_Locality_read = 0.962617
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002174
Bank_Level_Parallism_Col = 1.002183
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002183 

BW Util details:
bwutil = 0.000222 
total_CMD = 482434 
util_bw = 107 
Wasted_Col = 813 
Wasted_Row = 0 
Idle = 481514 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 418 
rwq = 0 
CCDLc_limit_alone = 418 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 482434 
n_nop = 482323 
Read = 107 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 107 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000222 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00077109
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=482434 n_nop=482316 n_act=5 n_pre=0 n_ref_event=0 n_req=113 n_rd=113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002342
n_activity=6182 dram_eff=0.01828
bk0: 38a 482173i bk1: 42a 482165i bk2: 12a 482290i bk3: 20a 482299i bk4: 1a 482335i bk5: 0a 482434i bk6: 0a 482434i bk7: 0a 482434i bk8: 0a 482434i bk9: 0a 482434i bk10: 0a 482434i bk11: 0a 482434i bk12: 0a 482434i bk13: 0a 482434i bk14: 0a 482434i bk15: 0a 482434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955752
Row_Buffer_Locality_read = 0.955752
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013903
Bank_Level_Parallism_Col = 1.013972
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013972 

BW Util details:
bwutil = 0.000234 
total_CMD = 482434 
util_bw = 113 
Wasted_Col = 894 
Wasted_Row = 0 
Idle = 481427 

BW Util Bottlenecks: 
RCDc_limit = 491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 412 
rwq = 0 
CCDLc_limit_alone = 412 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 482434 
n_nop = 482316 
Read = 113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 113 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000234 
Either_Row_CoL_Bus_Util = 0.000245 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000880949
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=482434 n_nop=482325 n_act=4 n_pre=0 n_ref_event=0 n_req=105 n_rd=105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002176
n_activity=5995 dram_eff=0.01751
bk0: 36a 482173i bk1: 40a 482160i bk2: 11a 482321i bk3: 18a 482314i bk4: 0a 482434i bk5: 0a 482434i bk6: 0a 482434i bk7: 0a 482434i bk8: 0a 482434i bk9: 0a 482434i bk10: 0a 482434i bk11: 0a 482434i bk12: 0a 482434i bk13: 0a 482434i bk14: 0a 482434i bk15: 0a 482434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961905
Row_Buffer_Locality_read = 0.961905
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015116
Bank_Level_Parallism_Col = 1.015187
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015187 

BW Util details:
bwutil = 0.000218 
total_CMD = 482434 
util_bw = 105 
Wasted_Col = 755 
Wasted_Row = 0 
Idle = 481574 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 371 
rwq = 0 
CCDLc_limit_alone = 371 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 482434 
n_nop = 482325 
Read = 105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 105 
total_req = 105 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 105 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000218 
Either_Row_CoL_Bus_Util = 0.000226 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000636356
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=482434 n_nop=482319 n_act=4 n_pre=0 n_ref_event=0 n_req=111 n_rd=111 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002301
n_activity=6482 dram_eff=0.01712
bk0: 38a 482189i bk1: 42a 482158i bk2: 12a 482332i bk3: 19a 482298i bk4: 0a 482434i bk5: 0a 482434i bk6: 0a 482434i bk7: 0a 482434i bk8: 0a 482434i bk9: 0a 482434i bk10: 0a 482434i bk11: 0a 482434i bk12: 0a 482434i bk13: 0a 482434i bk14: 0a 482434i bk15: 0a 482434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963964
Row_Buffer_Locality_read = 0.963964
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001151
Bank_Level_Parallism_Col = 1.001156
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001156 

BW Util details:
bwutil = 0.000230 
total_CMD = 482434 
util_bw = 111 
Wasted_Col = 758 
Wasted_Row = 0 
Idle = 481565 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 362 
rwq = 0 
CCDLc_limit_alone = 362 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 482434 
n_nop = 482319 
Read = 111 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 111 
total_req = 111 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 111 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000547 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000547225
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=482434 n_nop=482325 n_act=4 n_pre=0 n_ref_event=0 n_req=105 n_rd=105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002176
n_activity=6161 dram_eff=0.01704
bk0: 33a 482206i bk1: 36a 482208i bk2: 16a 482322i bk3: 20a 482290i bk4: 0a 482434i bk5: 0a 482434i bk6: 0a 482434i bk7: 0a 482434i bk8: 0a 482434i bk9: 0a 482434i bk10: 0a 482434i bk11: 0a 482434i bk12: 0a 482434i bk13: 0a 482434i bk14: 0a 482434i bk15: 0a 482434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961905
Row_Buffer_Locality_read = 0.961905
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016209
Bank_Level_Parallism_Col = 1.016291
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016291 

BW Util details:
bwutil = 0.000218 
total_CMD = 482434 
util_bw = 105 
Wasted_Col = 697 
Wasted_Row = 0 
Idle = 481632 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 313 
rwq = 0 
CCDLc_limit_alone = 313 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 482434 
n_nop = 482325 
Read = 105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 105 
total_req = 105 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 105 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000218 
Either_Row_CoL_Bus_Util = 0.000226 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000408346
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=482434 n_nop=482323 n_act=4 n_pre=0 n_ref_event=0 n_req=107 n_rd=107 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002218
n_activity=5808 dram_eff=0.01842
bk0: 34a 482183i bk1: 38a 482156i bk2: 14a 482315i bk3: 21a 482309i bk4: 0a 482434i bk5: 0a 482434i bk6: 0a 482434i bk7: 0a 482434i bk8: 0a 482434i bk9: 0a 482434i bk10: 0a 482434i bk11: 0a 482434i bk12: 0a 482434i bk13: 0a 482434i bk14: 0a 482434i bk15: 0a 482434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962617
Row_Buffer_Locality_read = 0.962617
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011494
Bank_Level_Parallism_Col = 1.011547
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011547 

BW Util details:
bwutil = 0.000222 
total_CMD = 482434 
util_bw = 107 
Wasted_Col = 763 
Wasted_Row = 0 
Idle = 481564 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 376 
rwq = 0 
CCDLc_limit_alone = 376 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 482434 
n_nop = 482323 
Read = 107 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 107 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000222 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000630138
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=482434 n_nop=482313 n_act=5 n_pre=0 n_ref_event=0 n_req=116 n_rd=116 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002404
n_activity=6403 dram_eff=0.01812
bk0: 36a 482212i bk1: 42a 482154i bk2: 14a 482314i bk3: 23a 482278i bk4: 0a 482434i bk5: 1a 482335i bk6: 0a 482434i bk7: 0a 482434i bk8: 0a 482434i bk9: 0a 482434i bk10: 0a 482434i bk11: 0a 482434i bk12: 0a 482434i bk13: 0a 482434i bk14: 0a 482434i bk15: 0a 482434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956897
Row_Buffer_Locality_read = 0.956897
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020555
Bank_Level_Parallism_Col = 1.020661
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020661 

BW Util details:
bwutil = 0.000240 
total_CMD = 482434 
util_bw = 116 
Wasted_Col = 857 
Wasted_Row = 0 
Idle = 481461 

BW Util Bottlenecks: 
RCDc_limit = 489 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 381 
rwq = 0 
CCDLc_limit_alone = 381 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 482434 
n_nop = 482313 
Read = 116 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 116 
total_req = 116 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 116 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000240 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000843639
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=482434 n_nop=482311 n_act=4 n_pre=0 n_ref_event=0 n_req=119 n_rd=119 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002467
n_activity=5869 dram_eff=0.02028
bk0: 40a 482124i bk1: 42a 482164i bk2: 15a 482251i bk3: 22a 482263i bk4: 0a 482434i bk5: 0a 482434i bk6: 0a 482434i bk7: 0a 482434i bk8: 0a 482434i bk9: 0a 482434i bk10: 0a 482434i bk11: 0a 482434i bk12: 0a 482434i bk13: 0a 482434i bk14: 0a 482434i bk15: 0a 482434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966387
Row_Buffer_Locality_read = 0.966387
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001903
Bank_Level_Parallism_Col = 1.001910
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001910 

BW Util details:
bwutil = 0.000247 
total_CMD = 482434 
util_bw = 119 
Wasted_Col = 932 
Wasted_Row = 0 
Idle = 481383 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 536 
rwq = 0 
CCDLc_limit_alone = 536 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 482434 
n_nop = 482311 
Read = 119 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 119 
total_req = 119 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 119 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000247 
Either_Row_CoL_Bus_Util = 0.000255 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00137428
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=482434 n_nop=482316 n_act=5 n_pre=0 n_ref_event=0 n_req=113 n_rd=113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002342
n_activity=6398 dram_eff=0.01766
bk0: 34a 482184i bk1: 42a 482166i bk2: 16a 482307i bk3: 20a 482276i bk4: 0a 482434i bk5: 1a 482335i bk6: 0a 482434i bk7: 0a 482434i bk8: 0a 482434i bk9: 0a 482434i bk10: 0a 482434i bk11: 0a 482434i bk12: 0a 482434i bk13: 0a 482434i bk14: 0a 482434i bk15: 0a 482434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955752
Row_Buffer_Locality_read = 0.955752
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018054
Bank_Level_Parallism_Col = 1.018145
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.018145 

BW Util details:
bwutil = 0.000234 
total_CMD = 482434 
util_bw = 113 
Wasted_Col = 884 
Wasted_Row = 0 
Idle = 481437 

BW Util Bottlenecks: 
RCDc_limit = 491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 407 
rwq = 0 
CCDLc_limit_alone = 407 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 482434 
n_nop = 482316 
Read = 113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 113 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000234 
Either_Row_CoL_Bus_Util = 0.000245 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000934843
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=482434 n_nop=482311 n_act=4 n_pre=0 n_ref_event=0 n_req=119 n_rd=119 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002467
n_activity=5723 dram_eff=0.02079
bk0: 40a 482137i bk1: 42a 482128i bk2: 15a 482275i bk3: 22a 482264i bk4: 0a 482434i bk5: 0a 482434i bk6: 0a 482434i bk7: 0a 482434i bk8: 0a 482434i bk9: 0a 482434i bk10: 0a 482434i bk11: 0a 482434i bk12: 0a 482434i bk13: 0a 482434i bk14: 0a 482434i bk15: 0a 482434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966387
Row_Buffer_Locality_read = 0.966387
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001907
Bank_Level_Parallism_Col = 1.001914
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001914 

BW Util details:
bwutil = 0.000247 
total_CMD = 482434 
util_bw = 119 
Wasted_Col = 930 
Wasted_Row = 0 
Idle = 481385 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 534 
rwq = 0 
CCDLc_limit_alone = 534 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 482434 
n_nop = 482311 
Read = 119 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 119 
total_req = 119 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 119 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000247 
Either_Row_CoL_Bus_Util = 0.000255 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0013121
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=482434 n_nop=482312 n_act=4 n_pre=0 n_ref_event=0 n_req=118 n_rd=118 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002446
n_activity=6035 dram_eff=0.01955
bk0: 38a 482143i bk1: 42a 482160i bk2: 15a 482301i bk3: 23a 482271i bk4: 0a 482434i bk5: 0a 482434i bk6: 0a 482434i bk7: 0a 482434i bk8: 0a 482434i bk9: 0a 482434i bk10: 0a 482434i bk11: 0a 482434i bk12: 0a 482434i bk13: 0a 482434i bk14: 0a 482434i bk15: 0a 482434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003074
Bank_Level_Parallism_Col = 1.003086
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003086 

BW Util details:
bwutil = 0.000245 
total_CMD = 482434 
util_bw = 118 
Wasted_Col = 858 
Wasted_Row = 0 
Idle = 481458 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 463 
rwq = 0 
CCDLc_limit_alone = 463 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 482434 
n_nop = 482312 
Read = 118 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 118 
total_req = 118 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 118 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000245 
Either_Row_CoL_Bus_Util = 0.000253 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00102397
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=482434 n_nop=482319 n_act=4 n_pre=0 n_ref_event=0 n_req=111 n_rd=111 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002301
n_activity=5824 dram_eff=0.01906
bk0: 38a 482174i bk1: 40a 482189i bk2: 15a 482294i bk3: 18a 482303i bk4: 0a 482434i bk5: 0a 482434i bk6: 0a 482434i bk7: 0a 482434i bk8: 0a 482434i bk9: 0a 482434i bk10: 0a 482434i bk11: 0a 482434i bk12: 0a 482434i bk13: 0a 482434i bk14: 0a 482434i bk15: 0a 482434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963964
Row_Buffer_Locality_read = 0.963964
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003394
Bank_Level_Parallism_Col = 1.003409
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003409 

BW Util details:
bwutil = 0.000230 
total_CMD = 482434 
util_bw = 111 
Wasted_Col = 773 
Wasted_Row = 0 
Idle = 481550 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 379 
rwq = 0 
CCDLc_limit_alone = 379 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 482434 
n_nop = 482319 
Read = 111 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 111 
total_req = 111 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 111 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000472604
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=482434 n_nop=482309 n_act=5 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002487
n_activity=6211 dram_eff=0.01932
bk0: 38a 482158i bk1: 42a 482149i bk2: 15a 482307i bk3: 24a 482280i bk4: 0a 482434i bk5: 1a 482335i bk6: 0a 482434i bk7: 0a 482434i bk8: 0a 482434i bk9: 0a 482434i bk10: 0a 482434i bk11: 0a 482434i bk12: 0a 482434i bk13: 0a 482434i bk14: 0a 482434i bk15: 0a 482434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014340
Bank_Level_Parallism_Col = 1.014409
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014409 

BW Util details:
bwutil = 0.000249 
total_CMD = 482434 
util_bw = 120 
Wasted_Col = 926 
Wasted_Row = 0 
Idle = 481388 

BW Util Bottlenecks: 
RCDc_limit = 491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 445 
rwq = 0 
CCDLc_limit_alone = 445 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 482434 
n_nop = 482309 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 120 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000249 
Either_Row_CoL_Bus_Util = 0.000259 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00104056
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=482434 n_nop=482322 n_act=4 n_pre=0 n_ref_event=0 n_req=108 n_rd=108 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002239
n_activity=5547 dram_eff=0.01947
bk0: 38a 482156i bk1: 40a 482143i bk2: 12a 482289i bk3: 18a 482289i bk4: 0a 482434i bk5: 0a 482434i bk6: 0a 482434i bk7: 0a 482434i bk8: 0a 482434i bk9: 0a 482434i bk10: 0a 482434i bk11: 0a 482434i bk12: 0a 482434i bk13: 0a 482434i bk14: 0a 482434i bk15: 0a 482434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962963
Row_Buffer_Locality_read = 0.962963
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002073
Bank_Level_Parallism_Col = 1.002081
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002081 

BW Util details:
bwutil = 0.000224 
total_CMD = 482434 
util_bw = 108 
Wasted_Col = 857 
Wasted_Row = 0 
Idle = 481469 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 462 
rwq = 0 
CCDLc_limit_alone = 462 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 482434 
n_nop = 482322 
Read = 108 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 108 
total_req = 108 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 108 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000232 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.001167

========= L2 cache stats =========
L2_cache_bank[0]: Access = 129, Miss = 87, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 122, Miss = 85, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 115, Miss = 89, Miss_rate = 0.774, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 119, Miss = 87, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 124, Miss = 84, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 128, Miss = 89, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 123, Miss = 89, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 118, Miss = 92, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 115, Miss = 82, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 122, Miss = 86, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 129, Miss = 91, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 128, Miss = 90, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 118, Miss = 87, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 111, Miss = 82, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 116, Miss = 86, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 125, Miss = 91, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 129, Miss = 93, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 125, Miss = 95, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 128, Miss = 99, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 127, Miss = 98, Miss_rate = 0.772, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 127, Miss = 94, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 129, Miss = 92, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 131, Miss = 101, Miss_rate = 0.771, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 124, Miss = 96, Miss_rate = 0.774, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 124, Miss = 94, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 135, Miss = 98, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 128, Miss = 91, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 128, Miss = 97, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 129, Miss = 97, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 129, Miss = 93, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 130, Miss = 93, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3996
L2_total_cache_misses = 2926
L2_total_cache_miss_rate = 0.7322
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 552
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 543
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 518
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 286
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 852
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1656
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3996
icnt_total_pkts_simt_to_mem=3996
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3996
Req_Network_cycles = 82692
Req_Network_injected_packets_per_cycle =       0.0483 
Req_Network_conflicts_per_cycle =       0.0005
Req_Network_conflicts_per_cycle_util =       0.0143
Req_Bank_Level_Parallism =       1.4261
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0015

Reply_Network_injected_packets_num = 3996
Reply_Network_cycles = 82692
Reply_Network_injected_packets_per_cycle =        0.0483
Reply_Network_conflicts_per_cycle =        0.0024
Reply_Network_conflicts_per_cycle_util =       0.0637
Reply_Bank_Level_Parallism =       1.2995
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0013
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 18974 (inst/sec)
gpgpu_simulation_rate = 5906 (cycle/sec)
gpgpu_silicon_slowdown = 203183x
Processing kernel ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-9.traceg
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 9
-grid dim = (7,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f0eaa000000
-local mem base_addr = 0x00007f0ea8000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-9.traceg
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 9
GPGPU-Sim uArch: Shader 36 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 6,0,0
Destroy streams for kernel 9: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 9 
gpu_sim_cycle = 10026
gpu_sim_insn = 51877
gpu_ipc =       5.1742
gpu_tot_sim_cycle = 92718
gpu_tot_sim_insn = 317521
gpu_tot_ipc =       3.4246
gpu_tot_issued_cta = 43
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0775
partiton_level_parallism_total  =       0.0515
partiton_level_parallism_util =       1.5540
partiton_level_parallism_util_total  =       1.4455
L2_BW  =       2.9759 GB/Sec
L2_BW_total  =       1.9768 GB/Sec
gpu_total_sim_rate=19845

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4816
	L1D_total_cache_misses = 4171
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 602
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 893
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1978

Total_core_cache_fail_stats:
ctas_completed 43, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1322, 
gpgpu_n_tot_thrd_icount = 908608
gpgpu_n_tot_w_icount = 28394
gpgpu_n_stall_shd_mem = 18619
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2795
gpgpu_n_mem_write_global = 1978
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12427
gpgpu_n_store_insn = 11008
gpgpu_n_shmem_insn = 78475
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 18060
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 559
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43	W0_Idle:872914	W0_Scoreboard:45056	W1:1247	W2:1118	W3:1118	W4:1118	W5:1118	W6:1118	W7:1118	W8:1118	W9:1118	W10:1118	W11:1118	W12:1118	W13:1118	W14:1118	W15:1118	W16:11452	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:7170	WS1:7128	WS2:7145	WS3:6951	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22360 {8:2795,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 79120 {40:1978,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 111800 {40:2795,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15824 {8:1978,}
maxmflatency = 652 
max_icnt2mem_latency = 48 
maxmrqlatency = 18 
max_icnt2sh_latency = 8 
averagemflatency = 409 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:1995 	20 	10 	41 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2675 	0 	2098 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4773 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4722 	49 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	1 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5255      5231      6107      6057         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5229      5227      6051      6030         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5240      5221      6108      6058         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5238      5387      6033      6050      6071         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5229      5449      6106      6047         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5398      5247      6053      6031         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5353      5232      5304      6716         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5219      5234      6052      6032         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5345      5289      6112      6062         0      6073         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5287      5263      6037      6034      6073         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5321      5270      6111      6061         0      6074         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5269      5258      6036      6033      6074         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5299      5249      6110      6060         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5253      5288      5977      6036         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5280      5246      6109      6059         0      6072         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5252      5278      6034      6035      6072         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 46.000000 42.000000 19.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 53.000000 42.000000 19.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 46.000000 42.000000 19.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 53.000000 43.000000 18.000000 20.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 46.000000 40.000000 15.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 54.000000 42.000000 20.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 42.000000 36.000000 21.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 50.000000 38.000000 22.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 46.000000 42.000000 20.000000 23.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 55.000000 43.000000 21.000000 22.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 46.000000 42.000000 21.000000 20.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 55.000000 43.000000 21.000000 22.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 47.000000 43.000000 19.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 54.000000 40.000000 23.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 47.000000 43.000000 19.000000 24.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 54.000000 40.000000 20.000000 18.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2098/71 = 29.549295
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        46        42        19        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        53        42        19        17         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        46        42        19        17         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        53        43        18        20         2         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        46        40        15        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        54        42        20        19         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        42        36        21        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        50        38        22        21         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        46        42        20        23         0         1         0         0         0         0         0         0         0         0         0         0 
dram[9]:        55        43        21        22         1         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        46        42        21        20         0         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:        55        43        21        22         1         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        47        43        19        23         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        54        40        23        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        47        43        19        24         0         1         0         0         0         0         0         0         0         0         0         0 
dram[15]:        54        40        20        18         1         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2098
min_bank_accesses = 0!
chip skew: 142/119 = 1.19
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        733       732      1523      1530    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        706       716      1449      1421    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        733       732      1536      1477    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        697       708      1495      1337      1228    none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        708       737      1541      1416    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        709       732      1560      1449    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        726       722      1280      1290    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        706       731      1433      1326    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        712       709      1408      1318    none         883    none      none      none      none      none      none      none      none      none      none  
dram[9]:        687       708      1497      1274      1821    none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        723       709      1416      1385    none         883    none      none      none      none      none      none      none      none      none      none  
dram[11]:        686       708      1496      1274      1821    none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        706       707      1461      1298    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        709       725      1490      1507    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        706       707      1461      1270    none         647    none      none      none      none      none      none      none      none      none      none  
dram[15]:        709       738      1587      1508      1821    none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        651       647       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        651       646       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        648       651       647       646       646       234         0         0         0         0         0         0         0         0         0         0
dram[4]:        651       646       647       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        651       646       646       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        649       646       649       647         0       647         0         0         0         0         0         0         0         0         0         0
dram[9]:        646       651       649       650       647         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        651       646       651       649         0       647         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       652       649       647       647         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        652       646       647       651         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       649       646       650       235         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       646       649       647         0       647         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       651       647       652       647         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=540927 n_nop=540800 n_act=4 n_pre=0 n_ref_event=0 n_req=123 n_rd=123 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002274
n_activity=7014 dram_eff=0.01754
bk0: 46a 540638i bk1: 42a 540619i bk2: 19a 540792i bk3: 16a 540800i bk4: 0a 540927i bk5: 0a 540927i bk6: 0a 540927i bk7: 0a 540927i bk8: 0a 540927i bk9: 0a 540927i bk10: 0a 540927i bk11: 0a 540927i bk12: 0a 540927i bk13: 0a 540927i bk14: 0a 540927i bk15: 0a 540927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967480
Row_Buffer_Locality_read = 0.967480
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013416
Bank_Level_Parallism_Col = 1.013471
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013471 

BW Util details:
bwutil = 0.000227 
total_CMD = 540927 
util_bw = 123 
Wasted_Col = 846 
Wasted_Row = 0 
Idle = 539958 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 460 
rwq = 0 
CCDLc_limit_alone = 460 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 540927 
n_nop = 540800 
Read = 123 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 123 
total_req = 123 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 123 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000235 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000715439
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=540927 n_nop=540792 n_act=4 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002422
n_activity=6582 dram_eff=0.0199
bk0: 53a 540591i bk1: 42a 540596i bk2: 19a 540781i bk3: 17a 540788i bk4: 0a 540927i bk5: 0a 540927i bk6: 0a 540927i bk7: 0a 540927i bk8: 0a 540927i bk9: 0a 540927i bk10: 0a 540927i bk11: 0a 540927i bk12: 0a 540927i bk13: 0a 540927i bk14: 0a 540927i bk15: 0a 540927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969466
Row_Buffer_Locality_read = 0.969466
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000242 
total_CMD = 540927 
util_bw = 131 
Wasted_Col = 952 
Wasted_Row = 0 
Idle = 539844 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 556 
rwq = 0 
CCDLc_limit_alone = 556 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 540927 
n_nop = 540792 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 131 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000242 
Either_Row_CoL_Bus_Util = 0.000250 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000626702
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=540927 n_nop=540799 n_act=4 n_pre=0 n_ref_event=0 n_req=124 n_rd=124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002292
n_activity=6846 dram_eff=0.01811
bk0: 46a 540630i bk1: 42a 540641i bk2: 19a 540791i bk3: 17a 540788i bk4: 0a 540927i bk5: 0a 540927i bk6: 0a 540927i bk7: 0a 540927i bk8: 0a 540927i bk9: 0a 540927i bk10: 0a 540927i bk11: 0a 540927i bk12: 0a 540927i bk13: 0a 540927i bk14: 0a 540927i bk15: 0a 540927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002041
Bank_Level_Parallism_Col = 1.002049
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002049 

BW Util details:
bwutil = 0.000229 
total_CMD = 540927 
util_bw = 124 
Wasted_Col = 856 
Wasted_Row = 0 
Idle = 539947 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 461 
rwq = 0 
CCDLc_limit_alone = 461 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 540927 
n_nop = 540799 
Read = 124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 124 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 124 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000229 
Either_Row_CoL_Bus_Util = 0.000237 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000687708
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=540927 n_nop=540786 n_act=5 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002514
n_activity=7277 dram_eff=0.01869
bk0: 53a 540602i bk1: 43a 540658i bk2: 18a 540774i bk3: 20a 540792i bk4: 2a 540828i bk5: 0a 540927i bk6: 0a 540927i bk7: 0a 540927i bk8: 0a 540927i bk9: 0a 540927i bk10: 0a 540927i bk11: 0a 540927i bk12: 0a 540927i bk13: 0a 540927i bk14: 0a 540927i bk15: 0a 540927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963235
Row_Buffer_Locality_read = 0.963235
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012693
Bank_Level_Parallism_Col = 1.012751
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012751 

BW Util details:
bwutil = 0.000251 
total_CMD = 540927 
util_bw = 136 
Wasted_Col = 967 
Wasted_Row = 0 
Idle = 539824 

BW Util Bottlenecks: 
RCDc_limit = 491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 485 
rwq = 0 
CCDLc_limit_alone = 485 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 540927 
n_nop = 540786 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 136 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000251 
Either_Row_CoL_Bus_Util = 0.000261 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000785688
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=540927 n_nop=540804 n_act=4 n_pre=0 n_ref_event=0 n_req=119 n_rd=119 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00022
n_activity=6723 dram_eff=0.0177
bk0: 46a 540619i bk1: 40a 540653i bk2: 15a 540814i bk3: 18a 540807i bk4: 0a 540927i bk5: 0a 540927i bk6: 0a 540927i bk7: 0a 540927i bk8: 0a 540927i bk9: 0a 540927i bk10: 0a 540927i bk11: 0a 540927i bk12: 0a 540927i bk13: 0a 540927i bk14: 0a 540927i bk15: 0a 540927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966387
Row_Buffer_Locality_read = 0.966387
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014115
Bank_Level_Parallism_Col = 1.014177
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014177 

BW Util details:
bwutil = 0.000220 
total_CMD = 540927 
util_bw = 119 
Wasted_Col = 802 
Wasted_Row = 0 
Idle = 540006 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 418 
rwq = 0 
CCDLc_limit_alone = 418 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 540927 
n_nop = 540804 
Read = 119 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 119 
total_req = 119 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 119 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000227 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000567544
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=540927 n_nop=540788 n_act=4 n_pre=0 n_ref_event=0 n_req=135 n_rd=135 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002496
n_activity=7443 dram_eff=0.01814
bk0: 54a 540595i bk1: 42a 540651i bk2: 20a 540816i bk3: 19a 540791i bk4: 0a 540927i bk5: 0a 540927i bk6: 0a 540927i bk7: 0a 540927i bk8: 0a 540927i bk9: 0a 540927i bk10: 0a 540927i bk11: 0a 540927i bk12: 0a 540927i bk13: 0a 540927i bk14: 0a 540927i bk15: 0a 540927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970370
Row_Buffer_Locality_read = 0.970370
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001011
Bank_Level_Parallism_Col = 1.001015
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001015 

BW Util details:
bwutil = 0.000250 
total_CMD = 540927 
util_bw = 135 
Wasted_Col = 854 
Wasted_Row = 0 
Idle = 539938 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 458 
rwq = 0 
CCDLc_limit_alone = 458 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 540927 
n_nop = 540788 
Read = 135 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 135 
total_req = 135 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 135 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000250 
Either_Row_CoL_Bus_Util = 0.000257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000493597
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=540927 n_nop=540804 n_act=4 n_pre=0 n_ref_event=0 n_req=119 n_rd=119 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00022
n_activity=6933 dram_eff=0.01716
bk0: 42a 540649i bk1: 36a 540701i bk2: 21a 540815i bk3: 20a 540783i bk4: 0a 540927i bk5: 0a 540927i bk6: 0a 540927i bk7: 0a 540927i bk8: 0a 540927i bk9: 0a 540927i bk10: 0a 540927i bk11: 0a 540927i bk12: 0a 540927i bk13: 0a 540927i bk14: 0a 540927i bk15: 0a 540927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966387
Row_Buffer_Locality_read = 0.966387
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015012
Bank_Level_Parallism_Col = 1.015081
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015081 

BW Util details:
bwutil = 0.000220 
total_CMD = 540927 
util_bw = 119 
Wasted_Col = 747 
Wasted_Row = 0 
Idle = 540061 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 363 
rwq = 0 
CCDLc_limit_alone = 363 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 540927 
n_nop = 540804 
Read = 119 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 119 
total_req = 119 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 119 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000227 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000380828
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=540927 n_nop=540792 n_act=4 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002422
n_activity=6953 dram_eff=0.01884
bk0: 50a 540592i bk1: 38a 540649i bk2: 22a 540799i bk3: 21a 540802i bk4: 0a 540927i bk5: 0a 540927i bk6: 0a 540927i bk7: 0a 540927i bk8: 0a 540927i bk9: 0a 540927i bk10: 0a 540927i bk11: 0a 540927i bk12: 0a 540927i bk13: 0a 540927i bk14: 0a 540927i bk15: 0a 540927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969466
Row_Buffer_Locality_read = 0.969466
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.010132
Bank_Level_Parallism_Col = 1.010173
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010173 

BW Util details:
bwutil = 0.000242 
total_CMD = 540927 
util_bw = 131 
Wasted_Col = 856 
Wasted_Row = 0 
Idle = 539940 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 469 
rwq = 0 
CCDLc_limit_alone = 469 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 540927 
n_nop = 540792 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 131 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000242 
Either_Row_CoL_Bus_Util = 0.000250 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000563847
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=540927 n_nop=540790 n_act=5 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000244
n_activity=7335 dram_eff=0.018
bk0: 46a 540668i bk1: 42a 540647i bk2: 20a 540807i bk3: 23a 540771i bk4: 0a 540927i bk5: 1a 540828i bk6: 0a 540927i bk7: 0a 540927i bk8: 0a 540927i bk9: 0a 540927i bk10: 0a 540927i bk11: 0a 540927i bk12: 0a 540927i bk13: 0a 540927i bk14: 0a 540927i bk15: 0a 540927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962121
Row_Buffer_Locality_read = 0.962121
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.019493
Bank_Level_Parallism_Col = 1.019589
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.019589 

BW Util details:
bwutil = 0.000244 
total_CMD = 540927 
util_bw = 132 
Wasted_Col = 894 
Wasted_Row = 0 
Idle = 539901 

BW Util Bottlenecks: 
RCDc_limit = 489 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 418 
rwq = 0 
CCDLc_limit_alone = 418 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 540927 
n_nop = 540790 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 132 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000244 
Either_Row_CoL_Bus_Util = 0.000253 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000752412
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=540927 n_nop=540780 n_act=5 n_pre=0 n_ref_event=0 n_req=142 n_rd=142 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002625
n_activity=7094 dram_eff=0.02002
bk0: 55a 540518i bk1: 43a 540657i bk2: 21a 540735i bk3: 22a 540756i bk4: 1a 540828i bk5: 0a 540927i bk6: 0a 540927i bk7: 0a 540927i bk8: 0a 540927i bk9: 0a 540927i bk10: 0a 540927i bk11: 0a 540927i bk12: 0a 540927i bk13: 0a 540927i bk14: 0a 540927i bk15: 0a 540927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964789
Row_Buffer_Locality_read = 0.964789
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002344
Bank_Level_Parallism_Col = 1.002353
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002353 

BW Util details:
bwutil = 0.000263 
total_CMD = 540927 
util_bw = 142 
Wasted_Col = 1138 
Wasted_Row = 0 
Idle = 539647 

BW Util Bottlenecks: 
RCDc_limit = 494 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 644 
rwq = 0 
CCDLc_limit_alone = 644 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 540927 
n_nop = 540780 
Read = 142 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 142 
total_req = 142 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 142 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000263 
Either_Row_CoL_Bus_Util = 0.000272 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00133659
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=540927 n_nop=540792 n_act=5 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002403
n_activity=7218 dram_eff=0.01801
bk0: 46a 540622i bk1: 42a 540659i bk2: 21a 540800i bk3: 20a 540769i bk4: 0a 540927i bk5: 1a 540828i bk6: 0a 540927i bk7: 0a 540927i bk8: 0a 540927i bk9: 0a 540927i bk10: 0a 540927i bk11: 0a 540927i bk12: 0a 540927i bk13: 0a 540927i bk14: 0a 540927i bk15: 0a 540927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016838
Bank_Level_Parallism_Col = 1.016917
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016917 

BW Util details:
bwutil = 0.000240 
total_CMD = 540927 
util_bw = 130 
Wasted_Col = 939 
Wasted_Row = 0 
Idle = 539858 

BW Util Bottlenecks: 
RCDc_limit = 491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 462 
rwq = 0 
CCDLc_limit_alone = 462 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 540927 
n_nop = 540792 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 130 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000240 
Either_Row_CoL_Bus_Util = 0.000250 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000833754
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=540927 n_nop=540780 n_act=5 n_pre=0 n_ref_event=0 n_req=142 n_rd=142 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002625
n_activity=6925 dram_eff=0.02051
bk0: 55a 540566i bk1: 43a 540621i bk2: 21a 540759i bk3: 22a 540757i bk4: 1a 540828i bk5: 0a 540927i bk6: 0a 540927i bk7: 0a 540927i bk8: 0a 540927i bk9: 0a 540927i bk10: 0a 540927i bk11: 0a 540927i bk12: 0a 540927i bk13: 0a 540927i bk14: 0a 540927i bk15: 0a 540927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964789
Row_Buffer_Locality_read = 0.964789
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001608
Bank_Level_Parallism_Col = 1.001614
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001614 

BW Util details:
bwutil = 0.000263 
total_CMD = 540927 
util_bw = 142 
Wasted_Col = 1102 
Wasted_Row = 0 
Idle = 539683 

BW Util Bottlenecks: 
RCDc_limit = 495 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 607 
rwq = 0 
CCDLc_limit_alone = 607 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 540927 
n_nop = 540780 
Read = 142 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 142 
total_req = 142 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 142 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000263 
Either_Row_CoL_Bus_Util = 0.000272 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00117021
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=540927 n_nop=540791 n_act=4 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000244
n_activity=6781 dram_eff=0.01947
bk0: 47a 540606i bk1: 43a 540653i bk2: 19a 540794i bk3: 23a 540764i bk4: 0a 540927i bk5: 0a 540927i bk6: 0a 540927i bk7: 0a 540927i bk8: 0a 540927i bk9: 0a 540927i bk10: 0a 540927i bk11: 0a 540927i bk12: 0a 540927i bk13: 0a 540927i bk14: 0a 540927i bk15: 0a 540927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002941
Bank_Level_Parallism_Col = 1.002953
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002953 

BW Util details:
bwutil = 0.000244 
total_CMD = 540927 
util_bw = 132 
Wasted_Col = 888 
Wasted_Row = 0 
Idle = 539907 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 493 
rwq = 0 
CCDLc_limit_alone = 493 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 540927 
n_nop = 540791 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 132 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000244 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000913247
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=540927 n_nop=540788 n_act=4 n_pre=0 n_ref_event=0 n_req=135 n_rd=135 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002496
n_activity=6836 dram_eff=0.01975
bk0: 54a 540558i bk1: 40a 540682i bk2: 23a 540784i bk3: 18a 540796i bk4: 0a 540927i bk5: 0a 540927i bk6: 0a 540927i bk7: 0a 540927i bk8: 0a 540927i bk9: 0a 540927i bk10: 0a 540927i bk11: 0a 540927i bk12: 0a 540927i bk13: 0a 540927i bk14: 0a 540927i bk15: 0a 540927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970370
Row_Buffer_Locality_read = 0.970370
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002941
Bank_Level_Parallism_Col = 1.002953
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002953 

BW Util details:
bwutil = 0.000250 
total_CMD = 540927 
util_bw = 135 
Wasted_Col = 885 
Wasted_Row = 0 
Idle = 539907 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 491 
rwq = 0 
CCDLc_limit_alone = 491 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 540927 
n_nop = 540788 
Read = 135 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 135 
total_req = 135 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 135 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000250 
Either_Row_CoL_Bus_Util = 0.000257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000467716
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=540927 n_nop=540788 n_act=5 n_pre=0 n_ref_event=0 n_req=134 n_rd=134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002477
n_activity=6929 dram_eff=0.01934
bk0: 47a 540623i bk1: 43a 540642i bk2: 19a 540800i bk3: 24a 540773i bk4: 0a 540927i bk5: 1a 540828i bk6: 0a 540927i bk7: 0a 540927i bk8: 0a 540927i bk9: 0a 540927i bk10: 0a 540927i bk11: 0a 540927i bk12: 0a 540927i bk13: 0a 540927i bk14: 0a 540927i bk15: 0a 540927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962687
Row_Buffer_Locality_read = 0.962687
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013787
Bank_Level_Parallism_Col = 1.013850
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013850 

BW Util details:
bwutil = 0.000248 
total_CMD = 540927 
util_bw = 134 
Wasted_Col = 954 
Wasted_Row = 0 
Idle = 539839 

BW Util Bottlenecks: 
RCDc_limit = 491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 473 
rwq = 0 
CCDLc_limit_alone = 473 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 540927 
n_nop = 540788 
Read = 134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 134 
total_req = 134 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 134 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000928037
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=540927 n_nop=540789 n_act=5 n_pre=0 n_ref_event=0 n_req=133 n_rd=133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002459
n_activity=6855 dram_eff=0.0194
bk0: 54a 540577i bk1: 40a 540636i bk2: 20a 540773i bk3: 18a 540782i bk4: 1a 540828i bk5: 0a 540927i bk6: 0a 540927i bk7: 0a 540927i bk8: 0a 540927i bk9: 0a 540927i bk10: 0a 540927i bk11: 0a 540927i bk12: 0a 540927i bk13: 0a 540927i bk14: 0a 540927i bk15: 0a 540927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962406
Row_Buffer_Locality_read = 0.962406
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002566
Bank_Level_Parallism_Col = 1.002577
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002577 

BW Util details:
bwutil = 0.000246 
total_CMD = 540927 
util_bw = 133 
Wasted_Col = 1036 
Wasted_Row = 0 
Idle = 539758 

BW Util Bottlenecks: 
RCDc_limit = 493 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 543 
rwq = 0 
CCDLc_limit_alone = 543 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 540927 
n_nop = 540789 
Read = 133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 133 
total_req = 133 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 133 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000255 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00104081

========= L2 cache stats =========
L2_cache_bank[0]: Access = 149, Miss = 98, Miss_rate = 0.658, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 145, Miss = 100, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 140, Miss = 106, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 146, Miss = 106, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 152, Miss = 101, Miss_rate = 0.664, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 153, Miss = 112, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 144, Miss = 110, Miss_rate = 0.764, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 132, Miss = 94, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 138, Miss = 98, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 159, Miss = 110, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 157, Miss = 110, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 136, Miss = 99, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 128, Miss = 93, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 145, Miss = 107, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 155, Miss = 109, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 151, Miss = 107, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 145, Miss = 107, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 159, Miss = 123, Miss_rate = 0.774, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 152, Miss = 115, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 148, Miss = 106, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 149, Miss = 106, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 160, Miss = 121, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 151, Miss = 117, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 145, Miss = 109, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 148, Miss = 107, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 167, Miss = 120, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 158, Miss = 110, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 147, Miss = 108, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 148, Miss = 110, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 163, Miss = 115, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 159, Miss = 114, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4773
L2_total_cache_misses = 3446
L2_total_cache_miss_rate = 0.7220
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 548
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1550
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 630
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1057
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2795
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1978
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4773
icnt_total_pkts_simt_to_mem=4773
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4773
Req_Network_cycles = 92718
Req_Network_injected_packets_per_cycle =       0.0515 
Req_Network_conflicts_per_cycle =       0.0005
Req_Network_conflicts_per_cycle_util =       0.0139
Req_Bank_Level_Parallism =       1.4455
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0016

Reply_Network_injected_packets_num = 4773
Reply_Network_cycles = 92718
Reply_Network_injected_packets_per_cycle =        0.0515
Reply_Network_conflicts_per_cycle =        0.0023
Reply_Network_conflicts_per_cycle_util =       0.0597
Reply_Bank_Level_Parallism =       1.3123
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0014
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 19845 (inst/sec)
gpgpu_simulation_rate = 5794 (cycle/sec)
gpgpu_silicon_slowdown = 207110x
Processing kernel ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-10.traceg
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 10
-grid dim = (6,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f0eaa000000
-local mem base_addr = 0x00007f0ea8000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-10.traceg
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 10
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 5,0,0
Destroy streams for kernel 10: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 10 
gpu_sim_cycle = 10020
gpu_sim_insn = 44466
gpu_ipc =       4.4377
gpu_tot_sim_cycle = 102738
gpu_tot_sim_insn = 361987
gpu_tot_ipc =       3.5234
gpu_tot_issued_cta = 49
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0665
partiton_level_parallism_total  =       0.0529
partiton_level_parallism_util =       1.6364
partiton_level_parallism_util_total  =       1.4664
L2_BW  =       2.5523 GB/Sec
L2_BW_total  =       2.0329 GB/Sec
gpu_total_sim_rate=20110

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 5488
	L1D_total_cache_misses = 4753
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 621
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2254

Total_core_cache_fail_stats:
ctas_completed 49, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1322, 
gpgpu_n_tot_thrd_icount = 1035712
gpgpu_n_tot_w_icount = 32366
gpgpu_n_stall_shd_mem = 21217
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3185
gpgpu_n_mem_write_global = 2254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14161
gpgpu_n_store_insn = 12544
gpgpu_n_shmem_insn = 89425
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 20580
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 637
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:49	W0_Idle:992834	W0_Scoreboard:51400	W1:1421	W2:1274	W3:1274	W4:1274	W5:1274	W6:1274	W7:1274	W8:1274	W9:1274	W10:1274	W11:1274	W12:1274	W13:1274	W14:1274	W15:1274	W16:13060	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:8145	WS1:8103	WS2:8196	WS3:7922	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25480 {8:3185,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 90160 {40:2254,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 127400 {40:3185,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 18032 {8:2254,}
maxmflatency = 652 
max_icnt2mem_latency = 49 
maxmrqlatency = 18 
max_icnt2sh_latency = 8 
averagemflatency = 407 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:2253 	26 	10 	41 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3077 	0 	2362 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	5439 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5385 	52 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	35 	1 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5255      5231      6107      6057         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5229      5227      6051      6030         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5240      5221      6108      6058         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5238      5387      6033      6050      6071      6062         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5229      5449      6106      6047         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5398      5247      6053      6031         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5353      5232      5304      6716         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5219      5234      6052      6032         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5345      5289      6112      6062         0      6073         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5287      5263      6037      6034      6073         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5321      5270      6111      6061         0      6074         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5269      5258      6036      6033      6074         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5299      5249      6110      6060         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5253      5288      5977      6036         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5280      5246      6109      6059         0      6072         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5252      5278      6034      6035      6072         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 48.000000 48.000000 22.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 56.000000 52.000000 24.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 48.000000 48.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 56.000000 53.000000 24.000000 20.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 46.000000 19.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 58.000000 52.000000 26.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 44.000000 42.000000 25.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 54.000000 48.000000 28.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 48.000000 48.000000 24.000000 23.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 58.000000 54.000000 27.000000 22.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 48.000000 48.000000 25.000000 20.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 58.000000 54.000000 27.000000 22.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 48.000000 50.000000 21.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 58.000000 52.000000 30.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 48.000000 50.000000 21.000000 24.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 58.000000 50.000000 27.000000 19.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2362/72 = 32.805557
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        48        48        22        19         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        56        52        24        17         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        56        53        24        20         2         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        46        19        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        58        52        26        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        44        42        25        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        54        48        28        22         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        48        48        24        23         0         1         0         0         0         0         0         0         0         0         0         0 
dram[9]:        58        54        27        22         2         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        48        48        25        20         0         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:        58        54        27        22         2         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        48        50        21        23         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        58        52        30        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        48        50        21        24         0         1         0         0         0         0         0         0         0         0         0         0 
dram[15]:        58        50        27        19         2         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2362
min_bank_accesses = 0!
chip skew: 163/131 = 1.24
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        749       719      1465      1499    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        723       704      1387      1559    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        749       719      1476      1468    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        715       702      1387      1454      1228      1594    none      none      none      none      none      none      none      none      none      none  
dram[4]:        724       723      1424      1494    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        736       721      1445      1561    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        743       709      1233      1360    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        735       720      1354      1433    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        729       699      1337      1379    none         883    none      none      none      none      none      none      none      none      none      none  
dram[9]:        704       705      1409      1402      1343    none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        739       699      1347      1456    none         883    none      none      none      none      none      none      none      none      none      none  
dram[11]:        704       705      1409      1402      1343    none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        710       701      1449      1359    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        736       703      1384      1664    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        710       701      1450      1329    none         647    none      none      none      none      none      none      none      none      none      none  
dram[15]:        736       726      1444      1647      1343    none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        651       647       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        651       646       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        648       651       647       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        651       646       647       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        651       646       646       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        649       646       649       647         0       647         0         0         0         0         0         0         0         0         0         0
dram[9]:        646       651       649       650       647       235         0         0         0         0         0         0         0         0         0         0
dram[10]:        651       646       651       649         0       647         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       652       649       647       647       235         0         0         0         0         0         0         0         0         0         0
dram[12]:        652       646       647       651         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       649       646       650       235       237         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       646       649       647         0       647         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       651       647       652       647       235         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=599385 n_nop=599244 n_act=4 n_pre=0 n_ref_event=0 n_req=137 n_rd=137 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002286
n_activity=7562 dram_eff=0.01812
bk0: 48a 599096i bk1: 48a 599048i bk2: 22a 599250i bk3: 19a 599249i bk4: 0a 599385i bk5: 0a 599385i bk6: 0a 599385i bk7: 0a 599385i bk8: 0a 599385i bk9: 0a 599385i bk10: 0a 599385i bk11: 0a 599385i bk12: 0a 599385i bk13: 0a 599385i bk14: 0a 599385i bk15: 0a 599385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970803
Row_Buffer_Locality_read = 0.970803
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012733
Bank_Level_Parallism_Col = 1.012783
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012783 

BW Util details:
bwutil = 0.000229 
total_CMD = 599385 
util_bw = 137 
Wasted_Col = 884 
Wasted_Row = 0 
Idle = 598364 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 498 
rwq = 0 
CCDLc_limit_alone = 498 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 599385 
n_nop = 599244 
Read = 137 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 137 
total_req = 137 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 137 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000229 
Either_Row_CoL_Bus_Util = 0.000235 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000648999
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=599385 n_nop=599232 n_act=4 n_pre=0 n_ref_event=0 n_req=149 n_rd=149 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002486
n_activity=7457 dram_eff=0.01998
bk0: 56a 599049i bk1: 52a 599026i bk2: 24a 599239i bk3: 17a 599246i bk4: 0a 599385i bk5: 0a 599385i bk6: 0a 599385i bk7: 0a 599385i bk8: 0a 599385i bk9: 0a 599385i bk10: 0a 599385i bk11: 0a 599385i bk12: 0a 599385i bk13: 0a 599385i bk14: 0a 599385i bk15: 0a 599385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973154
Row_Buffer_Locality_read = 0.973154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000249 
total_CMD = 599385 
util_bw = 149 
Wasted_Col = 980 
Wasted_Row = 0 
Idle = 598256 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 584 
rwq = 0 
CCDLc_limit_alone = 584 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 599385 
n_nop = 599232 
Read = 149 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 149 
total_req = 149 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 149 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000249 
Either_Row_CoL_Bus_Util = 0.000255 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00056558
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=599385 n_nop=599243 n_act=4 n_pre=0 n_ref_event=0 n_req=138 n_rd=138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002302
n_activity=7512 dram_eff=0.01837
bk0: 48a 599088i bk1: 48a 599081i bk2: 22a 599249i bk3: 20a 599237i bk4: 0a 599385i bk5: 0a 599385i bk6: 0a 599385i bk7: 0a 599385i bk8: 0a 599385i bk9: 0a 599385i bk10: 0a 599385i bk11: 0a 599385i bk12: 0a 599385i bk13: 0a 599385i bk14: 0a 599385i bk15: 0a 599385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971014
Row_Buffer_Locality_read = 0.971014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001959
Bank_Level_Parallism_Col = 1.001967
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001967 

BW Util details:
bwutil = 0.000230 
total_CMD = 599385 
util_bw = 138 
Wasted_Col = 883 
Wasted_Row = 0 
Idle = 598364 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 488 
rwq = 0 
CCDLc_limit_alone = 488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 599385 
n_nop = 599243 
Read = 138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 138 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000237 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000620636
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=599385 n_nop=599223 n_act=6 n_pre=0 n_ref_event=0 n_req=156 n_rd=156 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002603
n_activity=8167 dram_eff=0.0191
bk0: 56a 599046i bk1: 53a 599060i bk2: 24a 599222i bk3: 20a 599250i bk4: 2a 599286i bk5: 1a 599286i bk6: 0a 599385i bk7: 0a 599385i bk8: 0a 599385i bk9: 0a 599385i bk10: 0a 599385i bk11: 0a 599385i bk12: 0a 599385i bk13: 0a 599385i bk14: 0a 599385i bk15: 0a 599385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012308
Bank_Level_Parallism_Col = 1.012365
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012365 

BW Util details:
bwutil = 0.000260 
total_CMD = 599385 
util_bw = 156 
Wasted_Col = 1144 
Wasted_Row = 0 
Idle = 598085 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 565 
rwq = 0 
CCDLc_limit_alone = 565 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 599385 
n_nop = 599223 
Read = 156 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 156 
total_req = 156 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 156 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000260 
Either_Row_CoL_Bus_Util = 0.000270 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000745764
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=599385 n_nop=599250 n_act=4 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002186
n_activity=7167 dram_eff=0.01828
bk0: 48a 599067i bk1: 46a 599078i bk2: 19a 599269i bk3: 18a 599265i bk4: 0a 599385i bk5: 0a 599385i bk6: 0a 599385i bk7: 0a 599385i bk8: 0a 599385i bk9: 0a 599385i bk10: 0a 599385i bk11: 0a 599385i bk12: 0a 599385i bk13: 0a 599385i bk14: 0a 599385i bk15: 0a 599385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969466
Row_Buffer_Locality_read = 0.969466
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013279
Bank_Level_Parallism_Col = 1.013333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013333 

BW Util details:
bwutil = 0.000219 
total_CMD = 599385 
util_bw = 131 
Wasted_Col = 848 
Wasted_Row = 0 
Idle = 598406 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 464 
rwq = 0 
CCDLc_limit_alone = 464 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 599385 
n_nop = 599250 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 131 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000225 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000515528
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=599385 n_nop=599225 n_act=4 n_pre=0 n_ref_event=0 n_req=156 n_rd=156 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002603
n_activity=8445 dram_eff=0.01847
bk0: 58a 599053i bk1: 52a 599082i bk2: 26a 599264i bk3: 20a 599249i bk4: 0a 599385i bk5: 0a 599385i bk6: 0a 599385i bk7: 0a 599385i bk8: 0a 599385i bk9: 0a 599385i bk10: 0a 599385i bk11: 0a 599385i bk12: 0a 599385i bk13: 0a 599385i bk14: 0a 599385i bk15: 0a 599385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974359
Row_Buffer_Locality_read = 0.974359
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000955
Bank_Level_Parallism_Col = 1.000959
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000959 

BW Util details:
bwutil = 0.000260 
total_CMD = 599385 
util_bw = 156 
Wasted_Col = 891 
Wasted_Row = 0 
Idle = 598338 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 495 
rwq = 0 
CCDLc_limit_alone = 495 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 599385 
n_nop = 599225 
Read = 156 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 156 
total_req = 156 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 156 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000260 
Either_Row_CoL_Bus_Util = 0.000267 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000445457
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=599385 n_nop=599250 n_act=4 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002186
n_activity=7539 dram_eff=0.01738
bk0: 44a 599107i bk1: 42a 599141i bk2: 25a 599273i bk3: 20a 599241i bk4: 0a 599385i bk5: 0a 599385i bk6: 0a 599385i bk7: 0a 599385i bk8: 0a 599385i bk9: 0a 599385i bk10: 0a 599385i bk11: 0a 599385i bk12: 0a 599385i bk13: 0a 599385i bk14: 0a 599385i bk15: 0a 599385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969466
Row_Buffer_Locality_read = 0.969466
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014509
Bank_Level_Parallism_Col = 1.014574
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014574 

BW Util details:
bwutil = 0.000219 
total_CMD = 599385 
util_bw = 131 
Wasted_Col = 765 
Wasted_Row = 0 
Idle = 598489 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 381 
rwq = 0 
CCDLc_limit_alone = 381 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 599385 
n_nop = 599250 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 131 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000225 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000343686
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=599385 n_nop=599229 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002536
n_activity=7787 dram_eff=0.01952
bk0: 54a 599041i bk1: 48a 599061i bk2: 28a 599253i bk3: 22a 599260i bk4: 0a 599385i bk5: 0a 599385i bk6: 0a 599385i bk7: 0a 599385i bk8: 0a 599385i bk9: 0a 599385i bk10: 0a 599385i bk11: 0a 599385i bk12: 0a 599385i bk13: 0a 599385i bk14: 0a 599385i bk15: 0a 599385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009372
Bank_Level_Parallism_Col = 1.009407
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009407 

BW Util details:
bwutil = 0.000254 
total_CMD = 599385 
util_bw = 152 
Wasted_Col = 915 
Wasted_Row = 0 
Idle = 598318 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 528 
rwq = 0 
CCDLc_limit_alone = 528 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 599385 
n_nop = 599229 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000260 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00052387
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=599385 n_nop=599236 n_act=5 n_pre=0 n_ref_event=0 n_req=144 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002402
n_activity=7761 dram_eff=0.01855
bk0: 48a 599126i bk1: 48a 599068i bk2: 24a 599256i bk3: 23a 599229i bk4: 0a 599385i bk5: 1a 599286i bk6: 0a 599385i bk7: 0a 599385i bk8: 0a 599385i bk9: 0a 599385i bk10: 0a 599385i bk11: 0a 599385i bk12: 0a 599385i bk13: 0a 599385i bk14: 0a 599385i bk15: 0a 599385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965278
Row_Buffer_Locality_read = 0.965278
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018450
Bank_Level_Parallism_Col = 1.018536
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.018536 

BW Util details:
bwutil = 0.000240 
total_CMD = 599385 
util_bw = 144 
Wasted_Col = 940 
Wasted_Row = 0 
Idle = 598301 

BW Util Bottlenecks: 
RCDc_limit = 489 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 464 
rwq = 0 
CCDLc_limit_alone = 464 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 599385 
n_nop = 599236 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 144 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 144 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000240 
Either_Row_CoL_Bus_Util = 0.000249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000692376
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=599385 n_nop=599217 n_act=5 n_pre=0 n_ref_event=0 n_req=163 n_rd=163 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002719
n_activity=7996 dram_eff=0.02039
bk0: 58a 598976i bk1: 54a 599073i bk2: 27a 599184i bk3: 22a 599214i bk4: 2a 599286i bk5: 0a 599385i bk6: 0a 599385i bk7: 0a 599385i bk8: 0a 599385i bk9: 0a 599385i bk10: 0a 599385i bk11: 0a 599385i bk12: 0a 599385i bk13: 0a 599385i bk14: 0a 599385i bk15: 0a 599385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969325
Row_Buffer_Locality_read = 0.969325
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002219
Bank_Level_Parallism_Col = 1.002227
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002227 

BW Util details:
bwutil = 0.000272 
total_CMD = 599385 
util_bw = 163 
Wasted_Col = 1189 
Wasted_Row = 0 
Idle = 598033 

BW Util Bottlenecks: 
RCDc_limit = 494 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 695 
rwq = 0 
CCDLc_limit_alone = 695 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 599385 
n_nop = 599217 
Read = 163 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 163 
total_req = 163 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 163 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000272 
Either_Row_CoL_Bus_Util = 0.000280 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00120624
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=599385 n_nop=599238 n_act=5 n_pre=0 n_ref_event=0 n_req=142 n_rd=142 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002369
n_activity=7745 dram_eff=0.01833
bk0: 48a 599080i bk1: 48a 599099i bk2: 25a 599249i bk3: 20a 599227i bk4: 0a 599385i bk5: 1a 599286i bk6: 0a 599385i bk7: 0a 599385i bk8: 0a 599385i bk9: 0a 599385i bk10: 0a 599385i bk11: 0a 599385i bk12: 0a 599385i bk13: 0a 599385i bk14: 0a 599385i bk15: 0a 599385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964789
Row_Buffer_Locality_read = 0.964789
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016245
Bank_Level_Parallism_Col = 1.016319
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016319 

BW Util details:
bwutil = 0.000237 
total_CMD = 599385 
util_bw = 142 
Wasted_Col = 966 
Wasted_Row = 0 
Idle = 598277 

BW Util Bottlenecks: 
RCDc_limit = 491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 489 
rwq = 0 
CCDLc_limit_alone = 489 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 599385 
n_nop = 599238 
Read = 142 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 142 
total_req = 142 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 142 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000245 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000752438
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=599385 n_nop=599217 n_act=5 n_pre=0 n_ref_event=0 n_req=163 n_rd=163 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002719
n_activity=7645 dram_eff=0.02132
bk0: 58a 599024i bk1: 54a 599036i bk2: 27a 599214i bk3: 22a 599215i bk4: 2a 599286i bk5: 0a 599385i bk6: 0a 599385i bk7: 0a 599385i bk8: 0a 599385i bk9: 0a 599385i bk10: 0a 599385i bk11: 0a 599385i bk12: 0a 599385i bk13: 0a 599385i bk14: 0a 599385i bk15: 0a 599385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969325
Row_Buffer_Locality_read = 0.969325
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001526
Bank_Level_Parallism_Col = 1.001531
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001531 

BW Util details:
bwutil = 0.000272 
total_CMD = 599385 
util_bw = 163 
Wasted_Col = 1148 
Wasted_Row = 0 
Idle = 598074 

BW Util Bottlenecks: 
RCDc_limit = 495 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 653 
rwq = 0 
CCDLc_limit_alone = 653 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 599385 
n_nop = 599217 
Read = 163 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 163 
total_req = 163 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 163 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000272 
Either_Row_CoL_Bus_Util = 0.000280 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00105608
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=599385 n_nop=599239 n_act=4 n_pre=0 n_ref_event=0 n_req=142 n_rd=142 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002369
n_activity=7146 dram_eff=0.01987
bk0: 48a 599064i bk1: 50a 599065i bk2: 21a 599252i bk3: 23a 599222i bk4: 0a 599385i bk5: 0a 599385i bk6: 0a 599385i bk7: 0a 599385i bk8: 0a 599385i bk9: 0a 599385i bk10: 0a 599385i bk11: 0a 599385i bk12: 0a 599385i bk13: 0a 599385i bk14: 0a 599385i bk15: 0a 599385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971831
Row_Buffer_Locality_read = 0.971831
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002788
Bank_Level_Parallism_Col = 1.002799
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002799 

BW Util details:
bwutil = 0.000237 
total_CMD = 599385 
util_bw = 142 
Wasted_Col = 934 
Wasted_Row = 0 
Idle = 598309 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 539 
rwq = 0 
CCDLc_limit_alone = 539 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 599385 
n_nop = 599239 
Read = 142 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 142 
total_req = 142 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 142 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000872561
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=599385 n_nop=599223 n_act=4 n_pre=0 n_ref_event=0 n_req=158 n_rd=158 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002636
n_activity=7873 dram_eff=0.02007
bk0: 58a 599016i bk1: 52a 599096i bk2: 30a 599225i bk3: 18a 599254i bk4: 0a 599385i bk5: 0a 599385i bk6: 0a 599385i bk7: 0a 599385i bk8: 0a 599385i bk9: 0a 599385i bk10: 0a 599385i bk11: 0a 599385i bk12: 0a 599385i bk13: 0a 599385i bk14: 0a 599385i bk15: 0a 599385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974684
Row_Buffer_Locality_read = 0.974684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002717
Bank_Level_Parallism_Col = 1.002727
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002727 

BW Util details:
bwutil = 0.000264 
total_CMD = 599385 
util_bw = 158 
Wasted_Col = 946 
Wasted_Row = 0 
Idle = 598281 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 552 
rwq = 0 
CCDLc_limit_alone = 552 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 599385 
n_nop = 599223 
Read = 158 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 158 
total_req = 158 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 158 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000264 
Either_Row_CoL_Bus_Util = 0.000270 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000422099
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=599385 n_nop=599236 n_act=5 n_pre=0 n_ref_event=0 n_req=144 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002402
n_activity=7415 dram_eff=0.01942
bk0: 48a 599081i bk1: 50a 599073i bk2: 21a 599249i bk3: 24a 599231i bk4: 0a 599385i bk5: 1a 599286i bk6: 0a 599385i bk7: 0a 599385i bk8: 0a 599385i bk9: 0a 599385i bk10: 0a 599385i bk11: 0a 599385i bk12: 0a 599385i bk13: 0a 599385i bk14: 0a 599385i bk15: 0a 599385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965278
Row_Buffer_Locality_read = 0.965278
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013227
Bank_Level_Parallism_Col = 1.013286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013286 

BW Util details:
bwutil = 0.000240 
total_CMD = 599385 
util_bw = 144 
Wasted_Col = 990 
Wasted_Row = 0 
Idle = 598251 

BW Util Bottlenecks: 
RCDc_limit = 491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 509 
rwq = 0 
CCDLc_limit_alone = 509 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 599385 
n_nop = 599236 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 144 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 144 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000240 
Either_Row_CoL_Bus_Util = 0.000249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000837525
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=599385 n_nop=599224 n_act=5 n_pre=0 n_ref_event=0 n_req=156 n_rd=156 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002603
n_activity=7738 dram_eff=0.02016
bk0: 58a 599026i bk1: 50a 599045i bk2: 27a 599215i bk3: 19a 599240i bk4: 2a 599286i bk5: 0a 599385i bk6: 0a 599385i bk7: 0a 599385i bk8: 0a 599385i bk9: 0a 599385i bk10: 0a 599385i bk11: 0a 599385i bk12: 0a 599385i bk13: 0a 599385i bk14: 0a 599385i bk15: 0a 599385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967949
Row_Buffer_Locality_read = 0.967949
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002370
Bank_Level_Parallism_Col = 1.002379
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002379 

BW Util details:
bwutil = 0.000260 
total_CMD = 599385 
util_bw = 156 
Wasted_Col = 1110 
Wasted_Row = 0 
Idle = 598119 

BW Util Bottlenecks: 
RCDc_limit = 493 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 617 
rwq = 0 
CCDLc_limit_alone = 617 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 599385 
n_nop = 599224 
Read = 156 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 156 
total_req = 156 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 156 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000260 
Either_Row_CoL_Bus_Util = 0.000269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000977669

========= L2 cache stats =========
L2_cache_bank[0]: Access = 164, Miss = 108, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 163, Miss = 112, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 162, Miss = 120, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 169, Miss = 123, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 165, Miss = 112, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 165, Miss = 109, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 179, Miss = 130, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 169, Miss = 127, Miss_rate = 0.751, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 146, Miss = 104, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 152, Miss = 108, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 184, Miss = 125, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 187, Miss = 128, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 150, Miss = 109, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 142, Miss = 103, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 175, Miss = 126, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 180, Miss = 123, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 165, Miss = 117, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 159, Miss = 117, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 189, Miss = 143, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 178, Miss = 132, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 162, Miss = 116, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 163, Miss = 116, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 186, Miss = 137, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 181, Miss = 138, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 159, Miss = 120, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 158, Miss = 114, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 196, Miss = 138, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 187, Miss = 130, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 162, Miss = 121, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 192, Miss = 132, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 193, Miss = 135, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 5439
L2_total_cache_misses = 3888
L2_total_cache_miss_rate = 0.7148
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 823
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1752
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 352
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1174
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3185
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2254
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5439
icnt_total_pkts_simt_to_mem=5439
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5439
Req_Network_cycles = 102738
Req_Network_injected_packets_per_cycle =       0.0529 
Req_Network_conflicts_per_cycle =       0.0006
Req_Network_conflicts_per_cycle_util =       0.0164
Req_Bank_Level_Parallism =       1.4664
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0017

Reply_Network_injected_packets_num = 5439
Reply_Network_cycles = 102738
Reply_Network_injected_packets_per_cycle =        0.0529
Reply_Network_conflicts_per_cycle =        0.0023
Reply_Network_conflicts_per_cycle_util =       0.0584
Reply_Bank_Level_Parallism =       1.3243
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0014
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 20110 (inst/sec)
gpgpu_simulation_rate = 5707 (cycle/sec)
gpgpu_silicon_slowdown = 210268x
Processing kernel ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-11.traceg
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 11
-grid dim = (5,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f0eaa000000
-local mem base_addr = 0x00007f0ea8000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-11.traceg
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 11
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 11: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 11 
gpu_sim_cycle = 10007
gpu_sim_insn = 37055
gpu_ipc =       3.7029
gpu_tot_sim_cycle = 112745
gpu_tot_sim_insn = 399042
gpu_tot_ipc =       3.5393
gpu_tot_issued_cta = 54
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0555
partiton_level_parallism_total  =       0.0532
partiton_level_parallism_util =       1.3670
partiton_level_parallism_util_total  =       1.4566
L2_BW  =       2.1297 GB/Sec
L2_BW_total  =       2.0415 GB/Sec
gpu_total_sim_rate=21002

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 6048
	L1D_total_cache_misses = 5238
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 626
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3564
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2484

Total_core_cache_fail_stats:
ctas_completed 54, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1322, 
gpgpu_n_tot_thrd_icount = 1141632
gpgpu_n_tot_w_icount = 35676
gpgpu_n_stall_shd_mem = 23382
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3510
gpgpu_n_mem_write_global = 2484
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 15606
gpgpu_n_store_insn = 13824
gpgpu_n_shmem_insn = 98550
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 22680
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 702
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:54	W0_Idle:1092663	W0_Scoreboard:56589	W1:1566	W2:1404	W3:1404	W4:1404	W5:1404	W6:1404	W7:1404	W8:1404	W9:1404	W10:1404	W11:1404	W12:1404	W13:1404	W14:1404	W15:1404	W16:14400	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:9007	WS1:8942	WS2:8982	WS3:8745	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28080 {8:3510,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 99360 {40:2484,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 140400 {40:3510,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 19872 {8:2484,}
maxmflatency = 652 
max_icnt2mem_latency = 49 
maxmrqlatency = 18 
max_icnt2sh_latency = 8 
averagemflatency = 406 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:2469 	27 	11 	41 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3414 	0 	2580 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	5994 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5940 	52 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	39 	1 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5255      5231      6107      6057         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5229      5227      6051      6030         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5240      5221      6108      6058         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5238      5387      6033      6050      6071      6062         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5229      5449      6106      6047         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5398      5247      6053      6031         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5353      5232      5304      6716         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5219      5234      6052      6032         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5345      5289      6112      6062         0      6073         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5287      5263      6037      6034      6073      6083         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5321      5270      6111      6061         0      6074         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5269      5258      6036      6033      6074      6084         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5299      5249      6110      6060         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5253      5288      5977      6036         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5280      5246      6109      6059         0      6072         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5252      5278      6034      6035      6072      6082         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 48.000000 56.000000 22.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 56.000000 62.000000 24.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 48.000000 56.000000 22.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 56.000000 62.000000 25.000000 25.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 54.000000 19.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 58.000000 62.000000 26.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 44.000000 50.000000 25.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 54.000000 58.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 49.000000 56.000000 24.000000 27.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 58.000000 63.000000 27.000000 26.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 49.000000 56.000000 25.000000 24.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 58.000000 63.000000 27.000000 26.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 48.000000 57.000000 21.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 59.000000 62.000000 30.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 48.000000 57.000000 21.000000 26.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 58.000000 62.000000 27.000000 24.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2580/75 = 34.400002
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        48        56        22        25         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        56        62        24        21         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        56        22        25         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        56        62        25        25         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        54        19        22         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        58        62        26        25         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        44        50        25        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        54        58        28        27         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        49        56        24        27         0         1         0         0         0         0         0         0         0         0         0         0 
dram[9]:        58        63        27        26         2         1         0         0         0         0         0         0         0         0         0         0 
dram[10]:        49        56        25        24         0         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:        58        63        27        26         2         1         0         0         0         0         0         0         0         0         0         0 
dram[12]:        48        57        21        25         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        59        62        30        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        48        57        21        26         0         1         0         0         0         0         0         0         0         0         0         0 
dram[15]:        58        62        27        24         2         1         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2580
min_bank_accesses = 0!
chip skew: 177/143 = 1.24
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        749       723      1465      1422    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        723       707      1397      1550    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        749       723      1476      1441    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        715       715      1366      1430      1228      1349    none      none      none      none      none      none      none      none      none      none  
dram[4]:        724       726      1436      1465    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        736       737      1445      1534    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        743       715      1242      1356    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        735       737      1354      1433    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        727       706      1337      1373    none         883    none      none      none      none      none      none      none      none      none      none  
dram[9]:        704       717      1409      1446      1343      1821    none      none      none      none      none      none      none      none      none      none  
dram[10]:        737       706      1347      1436    none         883    none      none      none      none      none      none      none      none      none      none  
dram[11]:        704       717      1409      1446      1343      1821    none      none      none      none      none      none      none      none      none      none  
dram[12]:        710       701      1449      1414    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        735       721      1384      1582    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        710       701      1450      1384    none         647    none      none      none      none      none      none      none      none      none      none  
dram[15]:        740       730      1444      1611      1343      1821    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        651       647       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        651       646       647       647       236         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        648       651       647       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        651       646       647       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        651       646       646       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        649       646       649       647         0       647         0         0         0         0         0         0         0         0         0         0
dram[9]:        646       651       649       650       647       647         0         0         0         0         0         0         0         0         0         0
dram[10]:        651       646       651       649         0       647         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       652       649       647       647       647         0         0         0         0         0         0         0         0         0         0
dram[12]:        652       646       647       651         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       649       646       650       235       237         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       646       649       647         0       647         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       651       647       652       647       647         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=657768 n_nop=657613 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002296
n_activity=8256 dram_eff=0.01829
bk0: 48a 657479i bk1: 56a 657393i bk2: 22a 657633i bk3: 25a 657623i bk4: 0a 657768i bk5: 0a 657768i bk6: 0a 657768i bk7: 0a 657768i bk8: 0a 657768i bk9: 0a 657768i bk10: 0a 657768i bk11: 0a 657768i bk12: 0a 657768i bk13: 0a 657768i bk14: 0a 657768i bk15: 0a 657768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012015
Bank_Level_Parallism_Col = 1.012059
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012059 

BW Util details:
bwutil = 0.000230 
total_CMD = 657768 
util_bw = 151 
Wasted_Col = 931 
Wasted_Row = 0 
Idle = 656686 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 545 
rwq = 0 
CCDLc_limit_alone = 545 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 657768 
n_nop = 657613 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000236 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000591394
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=657768 n_nop=657601 n_act=4 n_pre=0 n_ref_event=0 n_req=163 n_rd=163 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002478
n_activity=8220 dram_eff=0.01983
bk0: 56a 657432i bk1: 62a 657364i bk2: 24a 657622i bk3: 21a 657629i bk4: 0a 657768i bk5: 0a 657768i bk6: 0a 657768i bk7: 0a 657768i bk8: 0a 657768i bk9: 0a 657768i bk10: 0a 657768i bk11: 0a 657768i bk12: 0a 657768i bk13: 0a 657768i bk14: 0a 657768i bk15: 0a 657768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975460
Row_Buffer_Locality_read = 0.975460
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000248 
total_CMD = 657768 
util_bw = 163 
Wasted_Col = 1025 
Wasted_Row = 0 
Idle = 656580 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 629 
rwq = 0 
CCDLc_limit_alone = 629 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 657768 
n_nop = 657601 
Read = 163 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 163 
total_req = 163 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 163 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000254 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000515379
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=657768 n_nop=657613 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002296
n_activity=8280 dram_eff=0.01824
bk0: 48a 657471i bk1: 56a 657428i bk2: 22a 657632i bk3: 25a 657620i bk4: 0a 657768i bk5: 0a 657768i bk6: 0a 657768i bk7: 0a 657768i bk8: 0a 657768i bk9: 0a 657768i bk10: 0a 657768i bk11: 0a 657768i bk12: 0a 657768i bk13: 0a 657768i bk14: 0a 657768i bk15: 0a 657768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001869
Bank_Level_Parallism_Col = 1.001876
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001876 

BW Util details:
bwutil = 0.000230 
total_CMD = 657768 
util_bw = 151 
Wasted_Col = 919 
Wasted_Row = 0 
Idle = 656698 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 524 
rwq = 0 
CCDLc_limit_alone = 524 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 657768 
n_nop = 657613 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000236 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000565549
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=657768 n_nop=657590 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002615
n_activity=9055 dram_eff=0.019
bk0: 56a 657429i bk1: 62a 657383i bk2: 25a 657605i bk3: 25a 657633i bk4: 2a 657669i bk5: 2a 657669i bk6: 0a 657768i bk7: 0a 657768i bk8: 0a 657768i bk9: 0a 657768i bk10: 0a 657768i bk11: 0a 657768i bk12: 0a 657768i bk13: 0a 657768i bk14: 0a 657768i bk15: 0a 657768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011628
Bank_Level_Parallism_Col = 1.011679
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011679 

BW Util details:
bwutil = 0.000261 
total_CMD = 657768 
util_bw = 172 
Wasted_Col = 1204 
Wasted_Row = 0 
Idle = 656392 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 625 
rwq = 0 
CCDLc_limit_alone = 625 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 657768 
n_nop = 657590 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000261 
Either_Row_CoL_Bus_Util = 0.000271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000734301
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=657768 n_nop=657621 n_act=4 n_pre=0 n_ref_event=0 n_req=143 n_rd=143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002174
n_activity=7767 dram_eff=0.01841
bk0: 48a 657450i bk1: 54a 657425i bk2: 19a 657652i bk3: 22a 657648i bk4: 0a 657768i bk5: 0a 657768i bk6: 0a 657768i bk7: 0a 657768i bk8: 0a 657768i bk9: 0a 657768i bk10: 0a 657768i bk11: 0a 657768i bk12: 0a 657768i bk13: 0a 657768i bk14: 0a 657768i bk15: 0a 657768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972028
Row_Buffer_Locality_read = 0.972028
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012658
Bank_Level_Parallism_Col = 1.012708
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012708 

BW Util details:
bwutil = 0.000217 
total_CMD = 657768 
util_bw = 143 
Wasted_Col = 884 
Wasted_Row = 0 
Idle = 656741 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 500 
rwq = 0 
CCDLc_limit_alone = 500 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 657768 
n_nop = 657621 
Read = 143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 143 
total_req = 143 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 143 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000217 
Either_Row_CoL_Bus_Util = 0.000223 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00046977
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=657768 n_nop=657593 n_act=4 n_pre=0 n_ref_event=0 n_req=171 n_rd=171 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00026
n_activity=9370 dram_eff=0.01825
bk0: 58a 657436i bk1: 62a 657428i bk2: 26a 657647i bk3: 25a 657632i bk4: 0a 657768i bk5: 0a 657768i bk6: 0a 657768i bk7: 0a 657768i bk8: 0a 657768i bk9: 0a 657768i bk10: 0a 657768i bk11: 0a 657768i bk12: 0a 657768i bk13: 0a 657768i bk14: 0a 657768i bk15: 0a 657768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976608
Row_Buffer_Locality_read = 0.976608
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000910
Bank_Level_Parallism_Col = 1.000913
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000913 

BW Util details:
bwutil = 0.000260 
total_CMD = 657768 
util_bw = 171 
Wasted_Col = 928 
Wasted_Row = 0 
Idle = 656669 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 532 
rwq = 0 
CCDLc_limit_alone = 532 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 657768 
n_nop = 657593 
Read = 171 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 171 
total_req = 171 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 171 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000260 
Either_Row_CoL_Bus_Util = 0.000266 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000406 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000405918
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=657768 n_nop=657621 n_act=4 n_pre=0 n_ref_event=0 n_req=143 n_rd=143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002174
n_activity=8214 dram_eff=0.01741
bk0: 44a 657490i bk1: 50a 657488i bk2: 25a 657656i bk3: 24a 657624i bk4: 0a 657768i bk5: 0a 657768i bk6: 0a 657768i bk7: 0a 657768i bk8: 0a 657768i bk9: 0a 657768i bk10: 0a 657768i bk11: 0a 657768i bk12: 0a 657768i bk13: 0a 657768i bk14: 0a 657768i bk15: 0a 657768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972028
Row_Buffer_Locality_read = 0.972028
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013771
Bank_Level_Parallism_Col = 1.013830
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013830 

BW Util details:
bwutil = 0.000217 
total_CMD = 657768 
util_bw = 143 
Wasted_Col = 801 
Wasted_Row = 0 
Idle = 656824 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 657768 
n_nop = 657621 
Read = 143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 143 
total_req = 143 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 143 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000217 
Either_Row_CoL_Bus_Util = 0.000223 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00031318
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=657768 n_nop=657597 n_act=4 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002539
n_activity=8669 dram_eff=0.01926
bk0: 54a 657424i bk1: 58a 657408i bk2: 28a 657636i bk3: 27a 657643i bk4: 0a 657768i bk5: 0a 657768i bk6: 0a 657768i bk7: 0a 657768i bk8: 0a 657768i bk9: 0a 657768i bk10: 0a 657768i bk11: 0a 657768i bk12: 0a 657768i bk13: 0a 657768i bk14: 0a 657768i bk15: 0a 657768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976048
Row_Buffer_Locality_read = 0.976048
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008945
Bank_Level_Parallism_Col = 1.008977
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008977 

BW Util details:
bwutil = 0.000254 
total_CMD = 657768 
util_bw = 167 
Wasted_Col = 951 
Wasted_Row = 0 
Idle = 656650 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 564 
rwq = 0 
CCDLc_limit_alone = 564 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 657768 
n_nop = 657597 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 167 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000260 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000477372
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=657768 n_nop=657606 n_act=5 n_pre=0 n_ref_event=0 n_req=157 n_rd=157 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002387
n_activity=8471 dram_eff=0.01853
bk0: 49a 657509i bk1: 56a 657415i bk2: 24a 657639i bk3: 27a 657612i bk4: 0a 657768i bk5: 1a 657669i bk6: 0a 657768i bk7: 0a 657768i bk8: 0a 657768i bk9: 0a 657768i bk10: 0a 657768i bk11: 0a 657768i bk12: 0a 657768i bk13: 0a 657768i bk14: 0a 657768i bk15: 0a 657768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968153
Row_Buffer_Locality_read = 0.968153
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017652
Bank_Level_Parallism_Col = 1.017730
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017730 

BW Util details:
bwutil = 0.000239 
total_CMD = 657768 
util_bw = 157 
Wasted_Col = 976 
Wasted_Row = 0 
Idle = 656635 

BW Util Bottlenecks: 
RCDc_limit = 489 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 500 
rwq = 0 
CCDLc_limit_alone = 500 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 657768 
n_nop = 657606 
Read = 157 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 157 
total_req = 157 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 157 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000239 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000630922
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=657768 n_nop=657585 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002691
n_activity=9076 dram_eff=0.0195
bk0: 58a 657359i bk1: 63a 657429i bk2: 27a 657567i bk3: 26a 657597i bk4: 2a 657669i bk5: 1a 657669i bk6: 0a 657768i bk7: 0a 657768i bk8: 0a 657768i bk9: 0a 657768i bk10: 0a 657768i bk11: 0a 657768i bk12: 0a 657768i bk13: 0a 657768i bk14: 0a 657768i bk15: 0a 657768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002683
Bank_Level_Parallism_Col = 1.002694
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002694 

BW Util details:
bwutil = 0.000269 
total_CMD = 657768 
util_bw = 177 
Wasted_Col = 1314 
Wasted_Row = 0 
Idle = 656277 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 722 
rwq = 0 
CCDLc_limit_alone = 722 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 657768 
n_nop = 657585 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000269 
Either_Row_CoL_Bus_Util = 0.000278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00109917
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=657768 n_nop=657608 n_act=5 n_pre=0 n_ref_event=0 n_req=155 n_rd=155 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002356
n_activity=8525 dram_eff=0.01818
bk0: 49a 657463i bk1: 56a 657446i bk2: 25a 657632i bk3: 24a 657610i bk4: 0a 657768i bk5: 1a 657669i bk6: 0a 657768i bk7: 0a 657768i bk8: 0a 657768i bk9: 0a 657768i bk10: 0a 657768i bk11: 0a 657768i bk12: 0a 657768i bk13: 0a 657768i bk14: 0a 657768i bk15: 0a 657768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015558
Bank_Level_Parallism_Col = 1.015625
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015625 

BW Util details:
bwutil = 0.000236 
total_CMD = 657768 
util_bw = 155 
Wasted_Col = 1002 
Wasted_Row = 0 
Idle = 656611 

BW Util Bottlenecks: 
RCDc_limit = 491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 525 
rwq = 0 
CCDLc_limit_alone = 525 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 657768 
n_nop = 657608 
Read = 155 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 155 
total_req = 155 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 155 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000685652
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=657768 n_nop=657585 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002691
n_activity=8708 dram_eff=0.02033
bk0: 58a 657407i bk1: 63a 657392i bk2: 27a 657597i bk3: 26a 657589i bk4: 2a 657669i bk5: 1a 657669i bk6: 0a 657768i bk7: 0a 657768i bk8: 0a 657768i bk9: 0a 657768i bk10: 0a 657768i bk11: 0a 657768i bk12: 0a 657768i bk13: 0a 657768i bk14: 0a 657768i bk15: 0a 657768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001370
Bank_Level_Parallism_Col = 1.001376
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001376 

BW Util details:
bwutil = 0.000269 
total_CMD = 657768 
util_bw = 177 
Wasted_Col = 1283 
Wasted_Row = 0 
Idle = 656308 

BW Util Bottlenecks: 
RCDc_limit = 594 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 689 
rwq = 0 
CCDLc_limit_alone = 689 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 657768 
n_nop = 657585 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000269 
Either_Row_CoL_Bus_Util = 0.000278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000962345
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=657768 n_nop=657613 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002296
n_activity=7675 dram_eff=0.01967
bk0: 48a 657447i bk1: 57a 657421i bk2: 21a 657635i bk3: 25a 657605i bk4: 0a 657768i bk5: 0a 657768i bk6: 0a 657768i bk7: 0a 657768i bk8: 0a 657768i bk9: 0a 657768i bk10: 0a 657768i bk11: 0a 657768i bk12: 0a 657768i bk13: 0a 657768i bk14: 0a 657768i bk15: 0a 657768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002698
Bank_Level_Parallism_Col = 1.002708
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002708 

BW Util details:
bwutil = 0.000230 
total_CMD = 657768 
util_bw = 151 
Wasted_Col = 961 
Wasted_Row = 0 
Idle = 656656 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 566 
rwq = 0 
CCDLc_limit_alone = 566 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 657768 
n_nop = 657613 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000236 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000795113
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=657768 n_nop=657589 n_act=4 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002661
n_activity=8883 dram_eff=0.0197
bk0: 59a 657399i bk1: 62a 657442i bk2: 30a 657608i bk3: 24a 657628i bk4: 0a 657768i bk5: 0a 657768i bk6: 0a 657768i bk7: 0a 657768i bk8: 0a 657768i bk9: 0a 657768i bk10: 0a 657768i bk11: 0a 657768i bk12: 0a 657768i bk13: 0a 657768i bk14: 0a 657768i bk15: 0a 657768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977143
Row_Buffer_Locality_read = 0.977143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002571
Bank_Level_Parallism_Col = 1.002580
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002580 

BW Util details:
bwutil = 0.000266 
total_CMD = 657768 
util_bw = 175 
Wasted_Col = 992 
Wasted_Row = 0 
Idle = 656601 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 598 
rwq = 0 
CCDLc_limit_alone = 598 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 657768 
n_nop = 657589 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 175 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000272 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000384634
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=657768 n_nop=657610 n_act=5 n_pre=0 n_ref_event=0 n_req=153 n_rd=153 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002326
n_activity=7982 dram_eff=0.01917
bk0: 48a 657464i bk1: 57a 657429i bk2: 21a 657632i bk3: 26a 657614i bk4: 0a 657768i bk5: 1a 657669i bk6: 0a 657768i bk7: 0a 657768i bk8: 0a 657768i bk9: 0a 657768i bk10: 0a 657768i bk11: 0a 657768i bk12: 0a 657768i bk13: 0a 657768i bk14: 0a 657768i bk15: 0a 657768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967320
Row_Buffer_Locality_read = 0.967320
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012820
Bank_Level_Parallism_Col = 1.012876
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012876 

BW Util details:
bwutil = 0.000233 
total_CMD = 657768 
util_bw = 153 
Wasted_Col = 1017 
Wasted_Row = 0 
Idle = 656598 

BW Util Bottlenecks: 
RCDc_limit = 491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 536 
rwq = 0 
CCDLc_limit_alone = 536 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 657768 
n_nop = 657610 
Read = 153 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 153 
total_req = 153 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 153 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000233 
Either_Row_CoL_Bus_Util = 0.000240 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000763187
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=657768 n_nop=657588 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002645
n_activity=8777 dram_eff=0.01982
bk0: 58a 657409i bk1: 62a 657352i bk2: 27a 657598i bk3: 24a 657620i bk4: 2a 657669i bk5: 1a 657669i bk6: 0a 657768i bk7: 0a 657768i bk8: 0a 657768i bk9: 0a 657768i bk10: 0a 657768i bk11: 0a 657768i bk12: 0a 657768i bk13: 0a 657768i bk14: 0a 657768i bk15: 0a 657768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002738
Bank_Level_Parallism_Col = 1.002749
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002749 

BW Util details:
bwutil = 0.000265 
total_CMD = 657768 
util_bw = 174 
Wasted_Col = 1287 
Wasted_Row = 0 
Idle = 656307 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 696 
rwq = 0 
CCDLc_limit_alone = 696 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 657768 
n_nop = 657588 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000265 
Either_Row_CoL_Bus_Util = 0.000274 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000896973

========= L2 cache stats =========
L2_cache_bank[0]: Access = 180, Miss = 120, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 179, Miss = 121, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 179, Miss = 133, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 186, Miss = 135, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 184, Miss = 123, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 179, Miss = 119, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 196, Miss = 141, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 192, Miss = 142, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 161, Miss = 115, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 166, Miss = 118, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 204, Miss = 137, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 207, Miss = 139, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 164, Miss = 119, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 157, Miss = 114, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 197, Miss = 137, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 198, Miss = 135, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 179, Miss = 126, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 174, Miss = 128, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 206, Miss = 152, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 202, Miss = 149, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 177, Miss = 126, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 177, Miss = 126, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 204, Miss = 149, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 204, Miss = 152, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 170, Miss = 127, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 170, Miss = 124, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 216, Miss = 150, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 213, Miss = 147, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 169, Miss = 124, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 173, Miss = 128, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 213, Miss = 146, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 218, Miss = 150, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 5994
L2_total_cache_misses = 4252
L2_total_cache_miss_rate = 0.7094
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 930
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 613
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1967
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 812
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 355
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1317
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2484
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5994
icnt_total_pkts_simt_to_mem=5994
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5994
Req_Network_cycles = 112745
Req_Network_injected_packets_per_cycle =       0.0532 
Req_Network_conflicts_per_cycle =       0.0006
Req_Network_conflicts_per_cycle_util =       0.0158
Req_Bank_Level_Parallism =       1.4566
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0017

Reply_Network_injected_packets_num = 5994
Reply_Network_cycles = 112745
Reply_Network_injected_packets_per_cycle =        0.0532
Reply_Network_conflicts_per_cycle =        0.0021
Reply_Network_conflicts_per_cycle_util =       0.0531
Reply_Bank_Level_Parallism =       1.3159
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0014
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 21002 (inst/sec)
gpgpu_simulation_rate = 5933 (cycle/sec)
gpgpu_silicon_slowdown = 202258x
Processing kernel ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-12.traceg
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 12
-grid dim = (4,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f0eaa000000
-local mem base_addr = 0x00007f0ea8000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-12.traceg
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 12
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 3,0,0
Destroy streams for kernel 12: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 12 
gpu_sim_cycle = 9983
gpu_sim_insn = 29644
gpu_ipc =       2.9694
gpu_tot_sim_cycle = 122728
gpu_tot_sim_insn = 428686
gpu_tot_ipc =       3.4930
gpu_tot_issued_cta = 58
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0445
partiton_level_parallism_total  =       0.0525
partiton_level_parallism_util =       1.4231
partiton_level_parallism_util_total  =       1.4543
L2_BW  =       1.7079 GB/Sec
L2_BW_total  =       2.0144 GB/Sec
gpu_total_sim_rate=20413

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 6496
	L1D_total_cache_misses = 5626
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 812
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 718
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3828
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2668

Total_core_cache_fail_stats:
ctas_completed 58, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1322, 
gpgpu_n_tot_thrd_icount = 1226368
gpgpu_n_tot_w_icount = 38324
gpgpu_n_stall_shd_mem = 25114
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3770
gpgpu_n_mem_write_global = 2668
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16762
gpgpu_n_store_insn = 14848
gpgpu_n_shmem_insn = 105850
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 24360
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 754
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:58	W0_Idle:1173055	W0_Scoreboard:60721	W1:1682	W2:1508	W3:1508	W4:1508	W5:1508	W6:1508	W7:1508	W8:1508	W9:1508	W10:1508	W11:1508	W12:1508	W13:1508	W14:1508	W15:1508	W16:15472	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:9652	WS1:9633	WS2:9621	WS3:9418	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 30160 {8:3770,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 106720 {40:2668,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 150800 {40:3770,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 21344 {8:2668,}
maxmflatency = 652 
max_icnt2mem_latency = 49 
maxmrqlatency = 18 
max_icnt2sh_latency = 8 
averagemflatency = 409 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:2639 	29 	11 	41 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3686 	0 	2752 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	6438 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6383 	53 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	42 	1 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5255      5231      6107      6057         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5229      5227      6051      6030         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5240      5221      6108      6058      6050         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5238      5387      6033      6050      6071      6062         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5229      5449      6106      6047         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5398      5247      6053      6031         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5353      5232      5304      6716         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5219      5234      6052      6032         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5345      5289      6112      6062         0      6073         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5287      5263      6037      6034      6073      6083         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5321      5270      6111      6061         0      6074         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5269      5258      6036      6033      6074      6084         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5299      5249      6110      6060         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5253      5288      5977      6036         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5280      5246      6109      6059         0      6072         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5252      5278      6034      6035      6072      6082         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 54.000000 58.000000 22.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 60.000000 64.000000 27.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 54.000000 58.000000 22.000000 28.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 62.000000 64.000000 27.000000 29.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 54.000000 56.000000 20.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 62.000000 64.000000 26.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 50.000000 52.000000 26.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 58.000000 60.000000 28.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 56.000000 58.000000 24.000000 30.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 62.000000 64.000000 27.000000 28.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 56.000000 58.000000 25.000000 27.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 62.000000 64.000000 27.000000 28.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 54.000000 58.000000 21.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 63.000000 64.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 54.000000 58.000000 21.000000 27.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 62.000000 64.000000 27.000000 28.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2752/76 = 36.210526
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        54        58        22        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        60        64        27        25         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        54        58        22        28         1         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        62        64        27        29         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:        54        56        20        26         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        62        64        26        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        50        52        26        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        58        60        28        30         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        56        58        24        30         0         1         0         0         0         0         0         0         0         0         0         0 
dram[9]:        62        64        27        28         2         2         0         0         0         0         0         0         0         0         0         0 
dram[10]:        56        58        25        27         0         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:        62        64        27        28         2         2         0         0         0         0         0         0         0         0         0         0 
dram[12]:        54        58        21        27         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        63        64        30        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        54        58        21        27         0         1         0         0         0         0         0         0         0         0         0         0 
dram[15]:        62        64        27        28         2         2         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2752
min_bank_accesses = 0!
chip skew: 186/156 = 1.19
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        736       736      1529      1388    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        725       719      1390      1460    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        735       736      1540      1405      1591    none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        706       727      1372      1369      1228      1349    none      none      none      none      none      none      none      none      none      none  
dram[4]:        714       740      1501      1391    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        736       748      1499      1488    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        730       730      1300      1303    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        736       749      1404      1400    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        719       720      1396      1338    none         883    none      none      none      none      none      none      none      none      none      none  
dram[9]:        707       719      1444      1438      1343      1343    none      none      none      none      none      none      none      none      none      none  
dram[10]:        728       720      1404      1390    none         883    none      none      none      none      none      none      none      none      none      none  
dram[11]:        706       719      1444      1438      1343      1343    none      none      none      none      none      none      none      none      none      none  
dram[12]:        701       704      1517      1400    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        735       733      1415      1496    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        701       704      1517      1399    none         647    none      none      none      none      none      none      none      none      none      none  
dram[15]:        737       742      1478      1522      1343      1343    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        651       647       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        651       646       647       647       647         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        648       651       647       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        651       646       647       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        651       646       646       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        649       646       649       647       237       647         0         0         0         0         0         0         0         0         0         0
dram[9]:        646       651       649       650       647       647         0         0         0         0         0         0         0         0         0         0
dram[10]:        651       646       651       649       235       647         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       652       649       647       647       647         0         0         0         0         0         0         0         0         0         0
dram[12]:        652       646       647       651       235         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       649       646       650       235       237         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       646       649       647       235       647         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       651       647       652       647       647         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=716010 n_nop=715844 n_act=4 n_pre=0 n_ref_event=0 n_req=162 n_rd=162 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002263
n_activity=8811 dram_eff=0.01839
bk0: 54a 715677i bk1: 58a 715631i bk2: 22a 715875i bk3: 28a 715865i bk4: 0a 716010i bk5: 0a 716010i bk6: 0a 716010i bk7: 0a 716010i bk8: 0a 716010i bk9: 0a 716010i bk10: 0a 716010i bk11: 0a 716010i bk12: 0a 716010i bk13: 0a 716010i bk14: 0a 716010i bk15: 0a 716010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975309
Row_Buffer_Locality_read = 0.975309
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011394
Bank_Level_Parallism_Col = 1.011434
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011434 

BW Util details:
bwutil = 0.000226 
total_CMD = 716010 
util_bw = 162 
Wasted_Col = 979 
Wasted_Row = 0 
Idle = 714869 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 593 
rwq = 0 
CCDLc_limit_alone = 593 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 716010 
n_nop = 715844 
Read = 162 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 162 
total_req = 162 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 162 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000232 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000546082
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=716010 n_nop=715830 n_act=4 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002458
n_activity=8787 dram_eff=0.02003
bk0: 60a 715651i bk1: 64a 715592i bk2: 27a 715855i bk3: 25a 715857i bk4: 0a 716010i bk5: 0a 716010i bk6: 0a 716010i bk7: 0a 716010i bk8: 0a 716010i bk9: 0a 716010i bk10: 0a 716010i bk11: 0a 716010i bk12: 0a 716010i bk13: 0a 716010i bk14: 0a 716010i bk15: 0a 716010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000246 
total_CMD = 716010 
util_bw = 176 
Wasted_Col = 1085 
Wasted_Row = 0 
Idle = 714749 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 689 
rwq = 0 
CCDLc_limit_alone = 689 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 716010 
n_nop = 715830 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 176 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000479044
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=716010 n_nop=715842 n_act=5 n_pre=0 n_ref_event=0 n_req=163 n_rd=163 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002277
n_activity=9186 dram_eff=0.01774
bk0: 54a 715694i bk1: 58a 715670i bk2: 22a 715874i bk3: 28a 715862i bk4: 1a 715911i bk5: 0a 716010i bk6: 0a 716010i bk7: 0a 716010i bk8: 0a 716010i bk9: 0a 716010i bk10: 0a 716010i bk11: 0a 716010i bk12: 0a 716010i bk13: 0a 716010i bk14: 0a 716010i bk15: 0a 716010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969325
Row_Buffer_Locality_read = 0.969325
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002502
Bank_Level_Parallism_Col = 1.002513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002513 

BW Util details:
bwutil = 0.000228 
total_CMD = 716010 
util_bw = 163 
Wasted_Col = 1036 
Wasted_Row = 0 
Idle = 714811 

BW Util Bottlenecks: 
RCDc_limit = 493 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 543 
rwq = 0 
CCDLc_limit_alone = 543 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 716010 
n_nop = 715842 
Read = 163 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 163 
total_req = 163 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 163 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000235 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000519546
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=716010 n_nop=715818 n_act=6 n_pre=0 n_ref_event=0 n_req=186 n_rd=186 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002598
n_activity=9745 dram_eff=0.01909
bk0: 62a 715653i bk1: 64a 715625i bk2: 27a 715838i bk3: 29a 715847i bk4: 2a 715911i bk5: 2a 715911i bk6: 0a 716010i bk7: 0a 716010i bk8: 0a 716010i bk9: 0a 716010i bk10: 0a 716010i bk11: 0a 716010i bk12: 0a 716010i bk13: 0a 716010i bk14: 0a 716010i bk15: 0a 716010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011073
Bank_Level_Parallism_Col = 1.011119
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011119 

BW Util details:
bwutil = 0.000260 
total_CMD = 716010 
util_bw = 186 
Wasted_Col = 1259 
Wasted_Row = 0 
Idle = 714565 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 680 
rwq = 0 
CCDLc_limit_alone = 680 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 716010 
n_nop = 715818 
Read = 186 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 186 
total_req = 186 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 186 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000260 
Either_Row_CoL_Bus_Util = 0.000268 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000674572
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=716010 n_nop=715850 n_act=4 n_pre=0 n_ref_event=0 n_req=156 n_rd=156 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002179
n_activity=8450 dram_eff=0.01846
bk0: 54a 715674i bk1: 56a 715667i bk2: 20a 715894i bk3: 26a 715890i bk4: 0a 716010i bk5: 0a 716010i bk6: 0a 716010i bk7: 0a 716010i bk8: 0a 716010i bk9: 0a 716010i bk10: 0a 716010i bk11: 0a 716010i bk12: 0a 716010i bk13: 0a 716010i bk14: 0a 716010i bk15: 0a 716010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974359
Row_Buffer_Locality_read = 0.974359
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012287
Bank_Level_Parallism_Col = 1.012334
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012334 

BW Util details:
bwutil = 0.000218 
total_CMD = 716010 
util_bw = 156 
Wasted_Col = 902 
Wasted_Row = 0 
Idle = 714952 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 518 
rwq = 0 
CCDLc_limit_alone = 518 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 716010 
n_nop = 715850 
Read = 156 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 156 
total_req = 156 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 156 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000218 
Either_Row_CoL_Bus_Util = 0.000223 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000431558
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=716010 n_nop=715826 n_act=4 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002514
n_activity=9856 dram_eff=0.01826
bk0: 62a 715669i bk1: 64a 715670i bk2: 26a 715889i bk3: 28a 715874i bk4: 0a 716010i bk5: 0a 716010i bk6: 0a 716010i bk7: 0a 716010i bk8: 0a 716010i bk9: 0a 716010i bk10: 0a 716010i bk11: 0a 716010i bk12: 0a 716010i bk13: 0a 716010i bk14: 0a 716010i bk15: 0a 716010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000895
Bank_Level_Parallism_Col = 1.000898
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000898 

BW Util details:
bwutil = 0.000251 
total_CMD = 716010 
util_bw = 180 
Wasted_Col = 937 
Wasted_Row = 0 
Idle = 714893 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 541 
rwq = 0 
CCDLc_limit_alone = 541 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 716010 
n_nop = 715826 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 180 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000251 
Either_Row_CoL_Bus_Util = 0.000257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0003729
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=716010 n_nop=715850 n_act=4 n_pre=0 n_ref_event=0 n_req=156 n_rd=156 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002179
n_activity=8994 dram_eff=0.01734
bk0: 50a 715719i bk1: 52a 715730i bk2: 26a 715898i bk3: 28a 715866i bk4: 0a 716010i bk5: 0a 716010i bk6: 0a 716010i bk7: 0a 716010i bk8: 0a 716010i bk9: 0a 716010i bk10: 0a 716010i bk11: 0a 716010i bk12: 0a 716010i bk13: 0a 716010i bk14: 0a 716010i bk15: 0a 716010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974359
Row_Buffer_Locality_read = 0.974359
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013402
Bank_Level_Parallism_Col = 1.013458
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013458 

BW Util details:
bwutil = 0.000218 
total_CMD = 716010 
util_bw = 156 
Wasted_Col = 814 
Wasted_Row = 0 
Idle = 715040 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 430 
rwq = 0 
CCDLc_limit_alone = 430 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 716010 
n_nop = 715850 
Read = 156 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 156 
total_req = 156 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 156 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000218 
Either_Row_CoL_Bus_Util = 0.000223 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000287705
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=716010 n_nop=715830 n_act=4 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002458
n_activity=9250 dram_eff=0.01903
bk0: 58a 715657i bk1: 60a 715650i bk2: 28a 715878i bk3: 30a 715876i bk4: 0a 716010i bk5: 0a 716010i bk6: 0a 716010i bk7: 0a 716010i bk8: 0a 716010i bk9: 0a 716010i bk10: 0a 716010i bk11: 0a 716010i bk12: 0a 716010i bk13: 0a 716010i bk14: 0a 716010i bk15: 0a 716010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008734
Bank_Level_Parallism_Col = 1.008764
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008764 

BW Util details:
bwutil = 0.000246 
total_CMD = 716010 
util_bw = 176 
Wasted_Col = 969 
Wasted_Row = 0 
Idle = 714865 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 582 
rwq = 0 
CCDLc_limit_alone = 582 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 716010 
n_nop = 715830 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 176 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000438541
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=716010 n_nop=715836 n_act=5 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000236
n_activity=9195 dram_eff=0.01838
bk0: 56a 715724i bk1: 58a 715657i bk2: 24a 715881i bk3: 30a 715854i bk4: 0a 716010i bk5: 1a 715911i bk6: 0a 716010i bk7: 0a 716010i bk8: 0a 716010i bk9: 0a 716010i bk10: 0a 716010i bk11: 0a 716010i bk12: 0a 716010i bk13: 0a 716010i bk14: 0a 716010i bk15: 0a 716010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970414
Row_Buffer_Locality_read = 0.970414
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017065
Bank_Level_Parallism_Col = 1.017138
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017138 

BW Util details:
bwutil = 0.000236 
total_CMD = 716010 
util_bw = 169 
Wasted_Col = 1003 
Wasted_Row = 0 
Idle = 714838 

BW Util Bottlenecks: 
RCDc_limit = 489 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 527 
rwq = 0 
CCDLc_limit_alone = 527 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 716010 
n_nop = 715836 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 169 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000579601
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=716010 n_nop=715819 n_act=6 n_pre=0 n_ref_event=0 n_req=185 n_rd=185 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002584
n_activity=9579 dram_eff=0.01931
bk0: 62a 715591i bk1: 64a 715671i bk2: 27a 715809i bk3: 28a 715839i bk4: 2a 715911i bk5: 2a 715911i bk6: 0a 716010i bk7: 0a 716010i bk8: 0a 716010i bk9: 0a 716010i bk10: 0a 716010i bk11: 0a 716010i bk12: 0a 716010i bk13: 0a 716010i bk14: 0a 716010i bk15: 0a 716010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967568
Row_Buffer_Locality_read = 0.967568
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002651
Bank_Level_Parallism_Col = 1.002661
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002661 

BW Util details:
bwutil = 0.000258 
total_CMD = 716010 
util_bw = 185 
Wasted_Col = 1324 
Wasted_Row = 0 
Idle = 714501 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 732 
rwq = 0 
CCDLc_limit_alone = 732 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 716010 
n_nop = 715819 
Read = 185 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 185 
total_req = 185 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 185 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000258 
Either_Row_CoL_Bus_Util = 0.000267 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00100976
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=716010 n_nop=715838 n_act=5 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002332
n_activity=9252 dram_eff=0.01805
bk0: 56a 715678i bk1: 58a 715688i bk2: 25a 715874i bk3: 27a 715852i bk4: 0a 716010i bk5: 1a 715911i bk6: 0a 716010i bk7: 0a 716010i bk8: 0a 716010i bk9: 0a 716010i bk10: 0a 716010i bk11: 0a 716010i bk12: 0a 716010i bk13: 0a 716010i bk14: 0a 716010i bk15: 0a 716010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970060
Row_Buffer_Locality_read = 0.970060
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015050
Bank_Level_Parallism_Col = 1.015113
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015113 

BW Util details:
bwutil = 0.000233 
total_CMD = 716010 
util_bw = 167 
Wasted_Col = 1029 
Wasted_Row = 0 
Idle = 714814 

BW Util Bottlenecks: 
RCDc_limit = 491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 552 
rwq = 0 
CCDLc_limit_alone = 552 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 716010 
n_nop = 715838 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 167 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000233 
Either_Row_CoL_Bus_Util = 0.000240 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000629879
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=716010 n_nop=715819 n_act=6 n_pre=0 n_ref_event=0 n_req=185 n_rd=185 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002584
n_activity=9242 dram_eff=0.02002
bk0: 62a 715640i bk1: 64a 715634i bk2: 27a 715839i bk3: 28a 715831i bk4: 2a 715911i bk5: 2a 715911i bk6: 0a 716010i bk7: 0a 716010i bk8: 0a 716010i bk9: 0a 716010i bk10: 0a 716010i bk11: 0a 716010i bk12: 0a 716010i bk13: 0a 716010i bk14: 0a 716010i bk15: 0a 716010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967568
Row_Buffer_Locality_read = 0.967568
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001354
Bank_Level_Parallism_Col = 1.001360
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001360 

BW Util details:
bwutil = 0.000258 
total_CMD = 716010 
util_bw = 185 
Wasted_Col = 1292 
Wasted_Row = 0 
Idle = 714533 

BW Util Bottlenecks: 
RCDc_limit = 594 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 698 
rwq = 0 
CCDLc_limit_alone = 698 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 716010 
n_nop = 715819 
Read = 185 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 185 
total_req = 185 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 185 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000258 
Either_Row_CoL_Bus_Util = 0.000267 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000884066
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=716010 n_nop=715846 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002235
n_activity=8184 dram_eff=0.01955
bk0: 54a 715652i bk1: 58a 715663i bk2: 21a 715877i bk3: 27a 715847i bk4: 0a 716010i bk5: 0a 716010i bk6: 0a 716010i bk7: 0a 716010i bk8: 0a 716010i bk9: 0a 716010i bk10: 0a 716010i bk11: 0a 716010i bk12: 0a 716010i bk13: 0a 716010i bk14: 0a 716010i bk15: 0a 716010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002591
Bank_Level_Parallism_Col = 1.002600
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002600 

BW Util details:
bwutil = 0.000223 
total_CMD = 716010 
util_bw = 160 
Wasted_Col = 998 
Wasted_Row = 0 
Idle = 714852 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 603 
rwq = 0 
CCDLc_limit_alone = 603 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 716010 
n_nop = 715846 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000223 
Either_Row_CoL_Bus_Util = 0.000229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000770939
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=716010 n_nop=715821 n_act=4 n_pre=0 n_ref_event=0 n_req=185 n_rd=185 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002584
n_activity=9441 dram_eff=0.0196
bk0: 63a 715632i bk1: 64a 715684i bk2: 30a 715850i bk3: 28a 715867i bk4: 0a 716010i bk5: 0a 716010i bk6: 0a 716010i bk7: 0a 716010i bk8: 0a 716010i bk9: 0a 716010i bk10: 0a 716010i bk11: 0a 716010i bk12: 0a 716010i bk13: 0a 716010i bk14: 0a 716010i bk15: 0a 716010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978378
Row_Buffer_Locality_read = 0.978378
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002523
Bank_Level_Parallism_Col = 1.002532
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002532 

BW Util details:
bwutil = 0.000258 
total_CMD = 716010 
util_bw = 185 
Wasted_Col = 1004 
Wasted_Row = 0 
Idle = 714821 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 610 
rwq = 0 
CCDLc_limit_alone = 610 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 716010 
n_nop = 715821 
Read = 185 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 185 
total_req = 185 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 185 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000258 
Either_Row_CoL_Bus_Util = 0.000264 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000353347
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=716010 n_nop=715844 n_act=5 n_pre=0 n_ref_event=0 n_req=161 n_rd=161 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002249
n_activity=8534 dram_eff=0.01887
bk0: 54a 715688i bk1: 58a 715671i bk2: 21a 715874i bk3: 27a 715856i bk4: 0a 716010i bk5: 1a 715911i bk6: 0a 716010i bk7: 0a 716010i bk8: 0a 716010i bk9: 0a 716010i bk10: 0a 716010i bk11: 0a 716010i bk12: 0a 716010i bk13: 0a 716010i bk14: 0a 716010i bk15: 0a 716010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968944
Row_Buffer_Locality_read = 0.968944
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012542
Bank_Level_Parallism_Col = 1.012594
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012594 

BW Util details:
bwutil = 0.000225 
total_CMD = 716010 
util_bw = 161 
Wasted_Col = 1035 
Wasted_Row = 0 
Idle = 714814 

BW Util Bottlenecks: 
RCDc_limit = 491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 554 
rwq = 0 
CCDLc_limit_alone = 554 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 716010 
n_nop = 715844 
Read = 161 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 161 
total_req = 161 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 161 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000225 
Either_Row_CoL_Bus_Util = 0.000232 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000701108
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=716010 n_nop=715819 n_act=6 n_pre=0 n_ref_event=0 n_req=185 n_rd=185 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002584
n_activity=9469 dram_eff=0.01954
bk0: 62a 715642i bk1: 64a 715594i bk2: 27a 715840i bk3: 28a 715848i bk4: 2a 715911i bk5: 2a 715911i bk6: 0a 716010i bk7: 0a 716010i bk8: 0a 716010i bk9: 0a 716010i bk10: 0a 716010i bk11: 0a 716010i bk12: 0a 716010i bk13: 0a 716010i bk14: 0a 716010i bk15: 0a 716010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967568
Row_Buffer_Locality_read = 0.967568
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002676
Bank_Level_Parallism_Col = 1.002686
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002686 

BW Util details:
bwutil = 0.000258 
total_CMD = 716010 
util_bw = 185 
Wasted_Col = 1310 
Wasted_Row = 0 
Idle = 714515 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 719 
rwq = 0 
CCDLc_limit_alone = 719 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 716010 
n_nop = 715819 
Read = 185 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 185 
total_req = 185 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 185 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000258 
Either_Row_CoL_Bus_Util = 0.000267 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000824011

========= L2 cache stats =========
L2_cache_bank[0]: Access = 194, Miss = 130, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 192, Miss = 129, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 197, Miss = 142, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 202, Miss = 145, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 201, Miss = 134, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 193, Miss = 129, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 210, Miss = 151, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 209, Miss = 152, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 179, Miss = 127, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 180, Miss = 128, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 218, Miss = 145, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 220, Miss = 145, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 178, Miss = 129, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 175, Miss = 126, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 210, Miss = 143, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 212, Miss = 143, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 193, Miss = 137, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 190, Miss = 139, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 216, Miss = 156, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 214, Miss = 157, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 193, Miss = 138, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 191, Miss = 136, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 216, Miss = 156, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 214, Miss = 157, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 181, Miss = 136, Miss_rate = 0.751, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 182, Miss = 134, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 228, Miss = 157, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 228, Miss = 155, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 181, Miss = 135, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 183, Miss = 135, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 226, Miss = 154, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 232, Miss = 158, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6438
L2_total_cache_misses = 4538
L2_total_cache_miss_rate = 0.7049
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1018
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 645
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 882
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 386
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3770
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2668
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=6438
icnt_total_pkts_simt_to_mem=6438
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6438
Req_Network_cycles = 122728
Req_Network_injected_packets_per_cycle =       0.0525 
Req_Network_conflicts_per_cycle =       0.0006
Req_Network_conflicts_per_cycle_util =       0.0165
Req_Bank_Level_Parallism =       1.4543
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0016

Reply_Network_injected_packets_num = 6438
Reply_Network_cycles = 122728
Reply_Network_injected_packets_per_cycle =        0.0525
Reply_Network_conflicts_per_cycle =        0.0021
Reply_Network_conflicts_per_cycle_util =       0.0530
Reply_Bank_Level_Parallism =       1.3128
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0014
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 20413 (inst/sec)
gpgpu_simulation_rate = 5844 (cycle/sec)
gpgpu_silicon_slowdown = 205338x
Processing kernel ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-13.traceg
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 13
-grid dim = (3,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f0eaa000000
-local mem base_addr = 0x00007f0ea8000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-13.traceg
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 13
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 2,0,0
Destroy streams for kernel 13: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 13 
gpu_sim_cycle = 10098
gpu_sim_insn = 22233
gpu_ipc =       2.2017
gpu_tot_sim_cycle = 132826
gpu_tot_sim_insn = 450919
gpu_tot_ipc =       3.3948
gpu_tot_issued_cta = 61
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0330
partiton_level_parallism_total  =       0.0510
partiton_level_parallism_util =       1.1767
partiton_level_parallism_util_total  =       1.4376
L2_BW  =       1.2663 GB/Sec
L2_BW_total  =       1.9575 GB/Sec
gpu_total_sim_rate=19605

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 6832
	L1D_total_cache_misses = 5917
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 61
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2494
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 721
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4026
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2806

Total_core_cache_fail_stats:
ctas_completed 61, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1322, 
gpgpu_n_tot_thrd_icount = 1289920
gpgpu_n_tot_w_icount = 40310
gpgpu_n_stall_shd_mem = 26413
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3965
gpgpu_n_mem_write_global = 2806
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 17629
gpgpu_n_store_insn = 15616
gpgpu_n_shmem_insn = 111325
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 25620
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 793
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:61	W0_Idle:1233416	W0_Scoreboard:63866	W1:1769	W2:1586	W3:1586	W4:1586	W5:1586	W6:1586	W7:1586	W8:1586	W9:1586	W10:1586	W11:1586	W12:1586	W13:1586	W14:1586	W15:1586	W16:16276	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:10174	WS1:10120	WS2:10134	WS3:9882	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 31720 {8:3965,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 112240 {40:2806,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 158600 {40:3965,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 22448 {8:2806,}
maxmflatency = 652 
max_icnt2mem_latency = 49 
maxmrqlatency = 18 
max_icnt2sh_latency = 8 
averagemflatency = 404 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:2765 	29 	11 	41 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3893 	0 	2878 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	6771 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6714 	55 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	46 	1 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5255      5231      6107      6057         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5229      5227      6051      6030         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5240      5221      6108      6058      6050         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5238      5387      6033      6050      6071      6062         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5229      5449      6106      6047         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5398      5247      6053      6031         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5353      5232      5304      6716         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5219      5234      6052      6032         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5345      5289      6112      6062      6088      6073         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5287      5263      6037      6034      6073      6083         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5321      5270      6111      6061      6089      6074         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5269      5258      6036      6033      6074      6084         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5299      5249      6110      6060         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5253      5288      5977      6036         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5280      5246      6109      6059      6087      6072         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5252      5278      6034      6035      6072      6082         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 62.000000 58.000000 26.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 30.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 62.000000 58.000000 26.000000 28.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 30.000000 30.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 62.000000 56.000000 24.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 58.000000 52.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 60.000000 60.000000 30.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 63.000000 59.000000 26.000000 30.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 28.000000 28.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 63.000000 58.000000 27.000000 27.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 28.000000 28.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 62.000000 58.000000 25.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 31.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 62.000000 58.000000 25.000000 27.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 27.000000 28.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2878/79 = 36.430378
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        62        58        26        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        30        25         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        62        58        26        28         2         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        30        30         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:        62        56        24        26         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        58        52        30        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        60        60        30        30         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        63        59        26        30         1         1         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        28        28         2         2         0         0         0         0         0         0         0         0         0         0 
dram[10]:        63        58        27        27         1         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        28        28         2         2         0         0         0         0         0         0         0         0         0         0 
dram[12]:        62        58        25        27         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        31        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        62        58        25        27         1         1         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        27        28         2         2         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2878
min_bank_accesses = 0!
chip skew: 192/168 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        737       736      1499      1388    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        726       719      1361      1460    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        737       736      1509      1405      1348    none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        719       727      1353      1344      1228      1349    none      none      none      none      none      none      none      none      none      none  
dram[4]:        718       740      1493      1400    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        748       748      1488      1488    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        732       730      1321      1311    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        748       749      1399      1400    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        716       718      1446      1338      1823       883    none      none      none      none      none      none      none      none      none      none  
dram[9]:        719       719      1440      1438      1343      1343    none      none      none      none      none      none      none      none      none      none  
dram[10]:        724       724      1451      1390      1821       883    none      none      none      none      none      none      none      none      none      none  
dram[11]:        719       719      1440      1438      1343      1343    none      none      none      none      none      none      none      none      none      none  
dram[12]:        707       704      1488      1400    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        741       733      1413      1496    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        707       704      1488      1399      1821       647    none      none      none      none      none      none      none      none      none      none  
dram[15]:        733       742      1504      1522      1343      1343    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        651       647       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        651       646       647       647       647       236         0         0         0         0         0         0         0         0         0         0
dram[3]:        648       651       647       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        651       646       647       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        651       646       646       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        649       646       649       647       647       647         0         0         0         0         0         0         0         0         0         0
dram[9]:        646       651       649       650       647       647         0         0         0         0         0         0         0         0         0         0
dram[10]:        651       646       651       649       647       647         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       652       649       647       647       647         0         0         0         0         0         0         0         0         0         0
dram[12]:        652       646       647       651       237         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       649       646       650       235       237         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       646       649       647       647       647         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       651       647       652       647       647         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=774924 n_nop=774746 n_act=4 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002245
n_activity=9487 dram_eff=0.01834
bk0: 62a 774554i bk1: 58a 774545i bk2: 26a 774789i bk3: 28a 774779i bk4: 0a 774924i bk5: 0a 774924i bk6: 0a 774924i bk7: 0a 774924i bk8: 0a 774924i bk9: 0a 774924i bk10: 0a 774924i bk11: 0a 774924i bk12: 0a 774924i bk13: 0a 774924i bk14: 0a 774924i bk15: 0a 774924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977012
Row_Buffer_Locality_read = 0.977012
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.010924
Bank_Level_Parallism_Col = 1.010961
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010961 

BW Util details:
bwutil = 0.000225 
total_CMD = 774924 
util_bw = 174 
Wasted_Col = 1016 
Wasted_Row = 0 
Idle = 773734 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 630 
rwq = 0 
CCDLc_limit_alone = 630 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 774924 
n_nop = 774746 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 174 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000225 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000504566
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=774924 n_nop=774737 n_act=4 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002362
n_activity=9180 dram_eff=0.01993
bk0: 64a 774547i bk1: 64a 774506i bk2: 30a 774759i bk3: 25a 774771i bk4: 0a 774924i bk5: 0a 774924i bk6: 0a 774924i bk7: 0a 774924i bk8: 0a 774924i bk9: 0a 774924i bk10: 0a 774924i bk11: 0a 774924i bk12: 0a 774924i bk13: 0a 774924i bk14: 0a 774924i bk15: 0a 774924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978142
Row_Buffer_Locality_read = 0.978142
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000236 
total_CMD = 774924 
util_bw = 183 
Wasted_Col = 1113 
Wasted_Row = 0 
Idle = 773628 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 717 
rwq = 0 
CCDLc_limit_alone = 717 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 774924 
n_nop = 774737 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 183 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000442624
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=774924 n_nop=774743 n_act=5 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002271
n_activity=9885 dram_eff=0.0178
bk0: 62a 774572i bk1: 58a 774584i bk2: 26a 774788i bk3: 28a 774776i bk4: 2a 774825i bk5: 0a 774924i bk6: 0a 774924i bk7: 0a 774924i bk8: 0a 774924i bk9: 0a 774924i bk10: 0a 774924i bk11: 0a 774924i bk12: 0a 774924i bk13: 0a 774924i bk14: 0a 774924i bk15: 0a 774924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971591
Row_Buffer_Locality_read = 0.971591
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002404
Bank_Level_Parallism_Col = 1.002414
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002414 

BW Util details:
bwutil = 0.000227 
total_CMD = 774924 
util_bw = 176 
Wasted_Col = 1072 
Wasted_Row = 0 
Idle = 773676 

BW Util Bottlenecks: 
RCDc_limit = 493 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 579 
rwq = 0 
CCDLc_limit_alone = 579 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 774924 
n_nop = 774743 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 176 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000480047
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=774924 n_nop=774726 n_act=6 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002478
n_activity=10152 dram_eff=0.01891
bk0: 64a 774567i bk1: 64a 774539i bk2: 30a 774752i bk3: 30a 774761i bk4: 2a 774825i bk5: 2a 774825i bk6: 0a 774924i bk7: 0a 774924i bk8: 0a 774924i bk9: 0a 774924i bk10: 0a 774924i bk11: 0a 774924i bk12: 0a 774924i bk13: 0a 774924i bk14: 0a 774924i bk15: 0a 774924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011027
Bank_Level_Parallism_Col = 1.011073
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011073 

BW Util details:
bwutil = 0.000248 
total_CMD = 774924 
util_bw = 192 
Wasted_Col = 1259 
Wasted_Row = 0 
Idle = 773473 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 680 
rwq = 0 
CCDLc_limit_alone = 680 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 774924 
n_nop = 774726 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 192 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000623287
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=774924 n_nop=774752 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002168
n_activity=9113 dram_eff=0.01844
bk0: 62a 774552i bk1: 56a 774581i bk2: 24a 774808i bk3: 26a 774804i bk4: 0a 774924i bk5: 0a 774924i bk6: 0a 774924i bk7: 0a 774924i bk8: 0a 774924i bk9: 0a 774924i bk10: 0a 774924i bk11: 0a 774924i bk12: 0a 774924i bk13: 0a 774924i bk14: 0a 774924i bk15: 0a 774924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011754
Bank_Level_Parallism_Col = 1.011797
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011797 

BW Util details:
bwutil = 0.000217 
total_CMD = 774924 
util_bw = 168 
Wasted_Col = 938 
Wasted_Row = 0 
Idle = 773818 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 554 
rwq = 0 
CCDLc_limit_alone = 554 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 774924 
n_nop = 774752 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000217 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000398749
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=774924 n_nop=774736 n_act=4 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002374
n_activity=10164 dram_eff=0.0181
bk0: 64a 774583i bk1: 64a 774584i bk2: 28a 774803i bk3: 28a 774788i bk4: 0a 774924i bk5: 0a 774924i bk6: 0a 774924i bk7: 0a 774924i bk8: 0a 774924i bk9: 0a 774924i bk10: 0a 774924i bk11: 0a 774924i bk12: 0a 774924i bk13: 0a 774924i bk14: 0a 774924i bk15: 0a 774924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000892
Bank_Level_Parallism_Col = 1.000895
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000895 

BW Util details:
bwutil = 0.000237 
total_CMD = 774924 
util_bw = 184 
Wasted_Col = 937 
Wasted_Row = 0 
Idle = 773803 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 541 
rwq = 0 
CCDLc_limit_alone = 541 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 774924 
n_nop = 774736 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 184 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00034455
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=774924 n_nop=774752 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002168
n_activity=9675 dram_eff=0.01736
bk0: 58a 774597i bk1: 52a 774644i bk2: 30a 774812i bk3: 28a 774780i bk4: 0a 774924i bk5: 0a 774924i bk6: 0a 774924i bk7: 0a 774924i bk8: 0a 774924i bk9: 0a 774924i bk10: 0a 774924i bk11: 0a 774924i bk12: 0a 774924i bk13: 0a 774924i bk14: 0a 774924i bk15: 0a 774924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012770
Bank_Level_Parallism_Col = 1.012820
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012820 

BW Util details:
bwutil = 0.000217 
total_CMD = 774924 
util_bw = 168 
Wasted_Col = 850 
Wasted_Row = 0 
Idle = 773906 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 466 
rwq = 0 
CCDLc_limit_alone = 466 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 774924 
n_nop = 774752 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000217 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000265833
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=774924 n_nop=774740 n_act=4 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002323
n_activity=9558 dram_eff=0.01883
bk0: 60a 774571i bk1: 60a 774564i bk2: 30a 774792i bk3: 30a 774790i bk4: 0a 774924i bk5: 0a 774924i bk6: 0a 774924i bk7: 0a 774924i bk8: 0a 774924i bk9: 0a 774924i bk10: 0a 774924i bk11: 0a 774924i bk12: 0a 774924i bk13: 0a 774924i bk14: 0a 774924i bk15: 0a 774924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008703
Bank_Level_Parallism_Col = 1.008734
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008734 

BW Util details:
bwutil = 0.000232 
total_CMD = 774924 
util_bw = 180 
Wasted_Col = 969 
Wasted_Row = 0 
Idle = 773775 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 582 
rwq = 0 
CCDLc_limit_alone = 582 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 774924 
n_nop = 774740 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 180 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000232 
Either_Row_CoL_Bus_Util = 0.000237 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000405201
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=774924 n_nop=774738 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002323
n_activity=9973 dram_eff=0.01805
bk0: 63a 774611i bk1: 59a 774571i bk2: 26a 774795i bk3: 30a 774768i bk4: 1a 774825i bk5: 1a 774825i bk6: 0a 774924i bk7: 0a 774924i bk8: 0a 774924i bk9: 0a 774924i bk10: 0a 774924i bk11: 0a 774924i bk12: 0a 774924i bk13: 0a 774924i bk14: 0a 774924i bk15: 0a 774924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016055
Bank_Level_Parallism_Col = 1.016129
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016129 

BW Util details:
bwutil = 0.000232 
total_CMD = 774924 
util_bw = 180 
Wasted_Col = 1128 
Wasted_Row = 0 
Idle = 773616 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 554 
rwq = 0 
CCDLc_limit_alone = 554 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 774924 
n_nop = 774738 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000232 
Either_Row_CoL_Bus_Util = 0.000240 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000535536
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=774924 n_nop=774730 n_act=6 n_pre=0 n_ref_event=0 n_req=188 n_rd=188 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002426
n_activity=9840 dram_eff=0.01911
bk0: 64a 774505i bk1: 64a 774585i bk2: 28a 774723i bk3: 28a 774753i bk4: 2a 774825i bk5: 2a 774825i bk6: 0a 774924i bk7: 0a 774924i bk8: 0a 774924i bk9: 0a 774924i bk10: 0a 774924i bk11: 0a 774924i bk12: 0a 774924i bk13: 0a 774924i bk14: 0a 774924i bk15: 0a 774924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968085
Row_Buffer_Locality_read = 0.968085
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002645
Bank_Level_Parallism_Col = 1.002656
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002656 

BW Util details:
bwutil = 0.000243 
total_CMD = 774924 
util_bw = 188 
Wasted_Col = 1324 
Wasted_Row = 0 
Idle = 773412 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 732 
rwq = 0 
CCDLc_limit_alone = 732 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 774924 
n_nop = 774730 
Read = 188 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 188 
total_req = 188 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 188 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000243 
Either_Row_CoL_Bus_Util = 0.000250 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000932995
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=774924 n_nop=774741 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002284
n_activity=10099 dram_eff=0.01753
bk0: 63a 774565i bk1: 58a 774602i bk2: 27a 774788i bk3: 27a 774766i bk4: 1a 774825i bk5: 1a 774825i bk6: 0a 774924i bk7: 0a 774924i bk8: 0a 774924i bk9: 0a 774924i bk10: 0a 774924i bk11: 0a 774924i bk12: 0a 774924i bk13: 0a 774924i bk14: 0a 774924i bk15: 0a 774924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013514
Bank_Level_Parallism_Col = 1.013575
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013575 

BW Util details:
bwutil = 0.000228 
total_CMD = 774924 
util_bw = 177 
Wasted_Col = 1155 
Wasted_Row = 0 
Idle = 773592 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 579 
rwq = 0 
CCDLc_limit_alone = 579 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 774924 
n_nop = 774741 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000236 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000581993
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=774924 n_nop=774730 n_act=6 n_pre=0 n_ref_event=0 n_req=188 n_rd=188 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002426
n_activity=9503 dram_eff=0.01978
bk0: 64a 774554i bk1: 64a 774548i bk2: 28a 774753i bk3: 28a 774745i bk4: 2a 774825i bk5: 2a 774825i bk6: 0a 774924i bk7: 0a 774924i bk8: 0a 774924i bk9: 0a 774924i bk10: 0a 774924i bk11: 0a 774924i bk12: 0a 774924i bk13: 0a 774924i bk14: 0a 774924i bk15: 0a 774924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968085
Row_Buffer_Locality_read = 0.968085
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001351
Bank_Level_Parallism_Col = 1.001357
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001357 

BW Util details:
bwutil = 0.000243 
total_CMD = 774924 
util_bw = 188 
Wasted_Col = 1292 
Wasted_Row = 0 
Idle = 773444 

BW Util Bottlenecks: 
RCDc_limit = 594 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 698 
rwq = 0 
CCDLc_limit_alone = 698 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 774924 
n_nop = 774730 
Read = 188 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 188 
total_req = 188 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 188 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000243 
Either_Row_CoL_Bus_Util = 0.000250 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000816854
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=774924 n_nop=774748 n_act=4 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000222
n_activity=8818 dram_eff=0.01951
bk0: 62a 774529i bk1: 58a 774577i bk2: 25a 774787i bk3: 27a 774761i bk4: 0a 774924i bk5: 0a 774924i bk6: 0a 774924i bk7: 0a 774924i bk8: 0a 774924i bk9: 0a 774924i bk10: 0a 774924i bk11: 0a 774924i bk12: 0a 774924i bk13: 0a 774924i bk14: 0a 774924i bk15: 0a 774924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002477
Bank_Level_Parallism_Col = 1.002486
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002486 

BW Util details:
bwutil = 0.000222 
total_CMD = 774924 
util_bw = 172 
Wasted_Col = 1039 
Wasted_Row = 0 
Idle = 773713 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 644 
rwq = 0 
CCDLc_limit_alone = 644 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 774924 
n_nop = 774748 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 172 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000222 
Either_Row_CoL_Bus_Util = 0.000227 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000712328
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=774924 n_nop=774733 n_act=4 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002413
n_activity=9615 dram_eff=0.01945
bk0: 64a 774546i bk1: 64a 774598i bk2: 31a 774764i bk3: 28a 774781i bk4: 0a 774924i bk5: 0a 774924i bk6: 0a 774924i bk7: 0a 774924i bk8: 0a 774924i bk9: 0a 774924i bk10: 0a 774924i bk11: 0a 774924i bk12: 0a 774924i bk13: 0a 774924i bk14: 0a 774924i bk15: 0a 774924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978610
Row_Buffer_Locality_read = 0.978610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002519
Bank_Level_Parallism_Col = 1.002527
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002527 

BW Util details:
bwutil = 0.000241 
total_CMD = 774924 
util_bw = 187 
Wasted_Col = 1004 
Wasted_Row = 0 
Idle = 773733 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 610 
rwq = 0 
CCDLc_limit_alone = 610 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 774924 
n_nop = 774733 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 187 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000241 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000326484
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=774924 n_nop=774744 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002245
n_activity=9412 dram_eff=0.01849
bk0: 62a 774566i bk1: 58a 774585i bk2: 25a 774774i bk3: 27a 774770i bk4: 1a 774825i bk5: 1a 774825i bk6: 0a 774924i bk7: 0a 774924i bk8: 0a 774924i bk9: 0a 774924i bk10: 0a 774924i bk11: 0a 774924i bk12: 0a 774924i bk13: 0a 774924i bk14: 0a 774924i bk15: 0a 774924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011791
Bank_Level_Parallism_Col = 1.011843
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011843 

BW Util details:
bwutil = 0.000225 
total_CMD = 774924 
util_bw = 174 
Wasted_Col = 1183 
Wasted_Row = 0 
Idle = 773567 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 604 
rwq = 0 
CCDLc_limit_alone = 604 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 774924 
n_nop = 774744 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000225 
Either_Row_CoL_Bus_Util = 0.000232 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000647805
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=774924 n_nop=774731 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002413
n_activity=9571 dram_eff=0.01954
bk0: 64a 774547i bk1: 64a 774508i bk2: 27a 774754i bk3: 28a 774762i bk4: 2a 774825i bk5: 2a 774825i bk6: 0a 774924i bk7: 0a 774924i bk8: 0a 774924i bk9: 0a 774924i bk10: 0a 774924i bk11: 0a 774924i bk12: 0a 774924i bk13: 0a 774924i bk14: 0a 774924i bk15: 0a 774924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002656
Bank_Level_Parallism_Col = 1.002667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002667 

BW Util details:
bwutil = 0.000241 
total_CMD = 774924 
util_bw = 187 
Wasted_Col = 1319 
Wasted_Row = 0 
Idle = 773418 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 728 
rwq = 0 
CCDLc_limit_alone = 728 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 774924 
n_nop = 774731 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000241 
Either_Row_CoL_Bus_Util = 0.000249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000761365

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208, Miss = 140, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 206, Miss = 139, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 204, Miss = 144, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 210, Miss = 151, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 218, Miss = 146, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 208, Miss = 140, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 219, Miss = 156, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 217, Miss = 155, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 195, Miss = 136, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 195, Miss = 139, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 226, Miss = 149, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 226, Miss = 147, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 193, Miss = 139, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 191, Miss = 135, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 218, Miss = 147, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 218, Miss = 145, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 210, Miss = 151, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 201, Miss = 146, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 220, Miss = 158, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 220, Miss = 159, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 208, Miss = 148, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 204, Miss = 145, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 220, Miss = 158, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 220, Miss = 159, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 198, Miss = 148, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 196, Miss = 143, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 232, Miss = 159, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 231, Miss = 156, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 199, Miss = 148, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 197, Miss = 144, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 229, Miss = 156, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 234, Miss = 160, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6771
L2_total_cache_misses = 4746
L2_total_cache_miss_rate = 0.7009
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1087
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 646
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2232
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 938
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 387
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1481
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3965
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2806
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=6771
icnt_total_pkts_simt_to_mem=6771
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6771
Req_Network_cycles = 132826
Req_Network_injected_packets_per_cycle =       0.0510 
Req_Network_conflicts_per_cycle =       0.0005
Req_Network_conflicts_per_cycle_util =       0.0155
Req_Bank_Level_Parallism =       1.4376
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0016

Reply_Network_injected_packets_num = 6771
Reply_Network_cycles = 132826
Reply_Network_injected_packets_per_cycle =        0.0510
Reply_Network_conflicts_per_cycle =        0.0020
Reply_Network_conflicts_per_cycle_util =       0.0511
Reply_Bank_Level_Parallism =       1.3014
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0013
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 19605 (inst/sec)
gpgpu_simulation_rate = 5775 (cycle/sec)
gpgpu_silicon_slowdown = 207792x
Processing kernel ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-14.traceg
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 14
-grid dim = (2,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f0eaa000000
-local mem base_addr = 0x00007f0ea8000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-14.traceg
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 14
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
Destroy streams for kernel 14: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 14 
gpu_sim_cycle = 10019
gpu_sim_insn = 14822
gpu_ipc =       1.4794
gpu_tot_sim_cycle = 142845
gpu_tot_sim_insn = 465741
gpu_tot_ipc =       3.2605
gpu_tot_issued_cta = 63
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0222
partiton_level_parallism_total  =       0.0490
partiton_level_parallism_util =       1.1443
partiton_level_parallism_util_total  =       1.4260
L2_BW  =       0.8509 GB/Sec
L2_BW_total  =       1.8799 GB/Sec
gpu_total_sim_rate=18629

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 7056
	L1D_total_cache_misses = 6111
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 63
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2590
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2898

Total_core_cache_fail_stats:
ctas_completed 63, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1322, 
gpgpu_n_tot_thrd_icount = 1332288
gpgpu_n_tot_w_icount = 41634
gpgpu_n_stall_shd_mem = 27279
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4095
gpgpu_n_mem_write_global = 2898
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18207
gpgpu_n_store_insn = 16128
gpgpu_n_shmem_insn = 114975
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 26460
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 819
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:63	W0_Idle:1274031	W0_Scoreboard:65919	W1:1827	W2:1638	W3:1638	W4:1638	W5:1638	W6:1638	W7:1638	W8:1638	W9:1638	W10:1638	W11:1638	W12:1638	W13:1638	W14:1638	W15:1638	W16:16812	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:10522	WS1:10433	WS2:10442	WS3:10237	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32760 {8:4095,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 115920 {40:2898,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 163800 {40:4095,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 23184 {8:2898,}
maxmflatency = 652 
max_icnt2mem_latency = 49 
maxmrqlatency = 18 
max_icnt2sh_latency = 8 
averagemflatency = 403 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:2845 	29 	11 	41 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4035 	0 	2958 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	6993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6934 	57 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	50 	1 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5255      5231      6107      6057         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5229      5227      6051      6030         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5240      5221      6108      6058      6050      6061         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5238      5387      6033      6050      6071      6062         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5229      5449      6106      6047         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5398      5247      6053      6031         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5353      5232      5304      6716         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5219      5234      6052      6032         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5345      5289      6112      6062      6088      6073         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5287      5263      6037      6034      6073      6083         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5321      5270      6111      6061      6089      6074         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5269      5258      6036      6033      6074      6084         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5299      5249      6110      6060         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5253      5288      5977      6036         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5280      5246      6109      6059      6087      6072         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5252      5278      6034      6035      6072      6082         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 62.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 30.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 62.000000 30.000000 28.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 30.000000 32.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 60.000000 27.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 60.000000 58.000000 33.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 60.000000 60.000000 30.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 63.000000 28.000000 30.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 28.000000 28.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 62.000000 28.000000 27.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 28.000000 28.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 62.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 31.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 62.000000 28.000000 27.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 27.000000 28.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2958/80 = 36.974998
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        62        30        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        30        27         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        62        30        28         2         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        30        32         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        60        27        27         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        60        58        33        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        60        60        30        30         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        63        28        30         2         1         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        28        28         2         2         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        62        28        27         2         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        28        28         2         2         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        62        28        27         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        31        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        62        28        27         2         1         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        27        28         2         2         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2958
min_bank_accesses = 0!
chip skew: 194/178 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        749       737      1431      1438    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        726       719      1361      1398    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        748       737      1439      1455      1348      1590    none      none      none      none      none      none      none      none      none      none  
dram[3]:        719       727      1353      1307      1228      1349    none      none      none      none      none      none      none      none      none      none  
dram[4]:        730       740      1450      1450    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        748       748      1488      1488    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        745       719      1301      1362    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        748       749      1399      1400    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        719       720      1429      1369      1344      1352    none      none      none      none      none      none      none      none      none      none  
dram[9]:        719       719      1440      1438      1343      1343    none      none      none      none      none      none      none      none      none      none  
dram[10]:        727       721      1463      1425      1343      1352    none      none      none      none      none      none      none      none      none      none  
dram[11]:        719       719      1440      1438      1343      1343    none      none      none      none      none      none      none      none      none      none  
dram[12]:        719       706      1438      1434    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        741       733      1413      1496    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        719       706      1438      1434      1343      1116    none      none      none      none      none      none      none      none      none      none  
dram[15]:        733       742      1504      1522      1343      1343    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        651       647       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        651       646       647       647       647       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        648       651       647       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        651       646       647       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        651       646       646       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        649       646       649       647       647       647         0         0         0         0         0         0         0         0         0         0
dram[9]:        646       651       649       650       647       647         0         0         0         0         0         0         0         0         0         0
dram[10]:        651       646       651       649       647       647         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       652       649       647       647       647         0         0         0         0         0         0         0         0         0         0
dram[12]:        652       646       647       651       237       235         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       649       646       650       235       237         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       646       649       647       647       647         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       651       647       652       647       647         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=833376 n_nop=833188 n_act=4 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002208
n_activity=9929 dram_eff=0.01853
bk0: 64a 833006i bk1: 62a 832988i bk2: 30a 833227i bk3: 28a 833231i bk4: 0a 833376i bk5: 0a 833376i bk6: 0a 833376i bk7: 0a 833376i bk8: 0a 833376i bk9: 0a 833376i bk10: 0a 833376i bk11: 0a 833376i bk12: 0a 833376i bk13: 0a 833376i bk14: 0a 833376i bk15: 0a 833376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.010630
Bank_Level_Parallism_Col = 1.010664
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010664 

BW Util details:
bwutil = 0.000221 
total_CMD = 833376 
util_bw = 184 
Wasted_Col = 1039 
Wasted_Row = 0 
Idle = 832153 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 653 
rwq = 0 
CCDLc_limit_alone = 653 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 833376 
n_nop = 833188 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 184 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000221 
Either_Row_CoL_Bus_Util = 0.000226 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000469176
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=833376 n_nop=833187 n_act=4 n_pre=0 n_ref_event=0 n_req=185 n_rd=185 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000222
n_activity=9282 dram_eff=0.01993
bk0: 64a 832999i bk1: 64a 832958i bk2: 30a 833211i bk3: 27a 833214i bk4: 0a 833376i bk5: 0a 833376i bk6: 0a 833376i bk7: 0a 833376i bk8: 0a 833376i bk9: 0a 833376i bk10: 0a 833376i bk11: 0a 833376i bk12: 0a 833376i bk13: 0a 833376i bk14: 0a 833376i bk15: 0a 833376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978378
Row_Buffer_Locality_read = 0.978378
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000222 
total_CMD = 833376 
util_bw = 185 
Wasted_Col = 1122 
Wasted_Row = 0 
Idle = 832069 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 726 
rwq = 0 
CCDLc_limit_alone = 726 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 833376 
n_nop = 833187 
Read = 185 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 185 
total_req = 185 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 185 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000222 
Either_Row_CoL_Bus_Util = 0.000227 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000411579
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=833376 n_nop=833183 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002244
n_activity=10585 dram_eff=0.01767
bk0: 64a 833024i bk1: 62a 833027i bk2: 30a 833236i bk3: 28a 833228i bk4: 2a 833277i bk5: 1a 833277i bk6: 0a 833376i bk7: 0a 833376i bk8: 0a 833376i bk9: 0a 833376i bk10: 0a 833376i bk11: 0a 833376i bk12: 0a 833376i bk13: 0a 833376i bk14: 0a 833376i bk15: 0a 833376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007331
Bank_Level_Parallism_Col = 1.007364
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007364 

BW Util details:
bwutil = 0.000224 
total_CMD = 833376 
util_bw = 187 
Wasted_Col = 1177 
Wasted_Row = 0 
Idle = 832012 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 592 
rwq = 0 
CCDLc_limit_alone = 592 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 833376 
n_nop = 833183 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000232 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000446377
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=833376 n_nop=833176 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=194 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002328
n_activity=10254 dram_eff=0.01892
bk0: 64a 833019i bk1: 64a 832991i bk2: 30a 833204i bk3: 32a 833203i bk4: 2a 833277i bk5: 2a 833277i bk6: 0a 833376i bk7: 0a 833376i bk8: 0a 833376i bk9: 0a 833376i bk10: 0a 833376i bk11: 0a 833376i bk12: 0a 833376i bk13: 0a 833376i bk14: 0a 833376i bk15: 0a 833376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.010936
Bank_Level_Parallism_Col = 1.010981
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010981 

BW Util details:
bwutil = 0.000233 
total_CMD = 833376 
util_bw = 194 
Wasted_Col = 1269 
Wasted_Row = 0 
Idle = 831913 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 690 
rwq = 0 
CCDLc_limit_alone = 690 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 833376 
n_nop = 833176 
Read = 194 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 194 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 194 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000233 
Either_Row_CoL_Bus_Util = 0.000240 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00057957
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=833376 n_nop=833194 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002136
n_activity=9538 dram_eff=0.01866
bk0: 64a 832995i bk1: 60a 833010i bk2: 27a 833251i bk3: 27a 833256i bk4: 0a 833376i bk5: 0a 833376i bk6: 0a 833376i bk7: 0a 833376i bk8: 0a 833376i bk9: 0a 833376i bk10: 0a 833376i bk11: 0a 833376i bk12: 0a 833376i bk13: 0a 833376i bk14: 0a 833376i bk15: 0a 833376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011236
Bank_Level_Parallism_Col = 1.011275
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011275 

BW Util details:
bwutil = 0.000214 
total_CMD = 833376 
util_bw = 178 
Wasted_Col = 979 
Wasted_Row = 0 
Idle = 832219 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 595 
rwq = 0 
CCDLc_limit_alone = 595 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 833376 
n_nop = 833194 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000214 
Either_Row_CoL_Bus_Util = 0.000218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000375581
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=833376 n_nop=833188 n_act=4 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002208
n_activity=10164 dram_eff=0.0181
bk0: 64a 833035i bk1: 64a 833036i bk2: 28a 833255i bk3: 28a 833240i bk4: 0a 833376i bk5: 0a 833376i bk6: 0a 833376i bk7: 0a 833376i bk8: 0a 833376i bk9: 0a 833376i bk10: 0a 833376i bk11: 0a 833376i bk12: 0a 833376i bk13: 0a 833376i bk14: 0a 833376i bk15: 0a 833376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000892
Bank_Level_Parallism_Col = 1.000895
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000895 

BW Util details:
bwutil = 0.000221 
total_CMD = 833376 
util_bw = 184 
Wasted_Col = 937 
Wasted_Row = 0 
Idle = 832255 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 541 
rwq = 0 
CCDLc_limit_alone = 541 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 833376 
n_nop = 833188 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 184 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000221 
Either_Row_CoL_Bus_Util = 0.000226 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000320384
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=833376 n_nop=833193 n_act=4 n_pre=0 n_ref_event=0 n_req=179 n_rd=179 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002148
n_activity=10235 dram_eff=0.01749
bk0: 60a 833049i bk1: 58a 833078i bk2: 33a 833264i bk3: 28a 833232i bk4: 0a 833376i bk5: 0a 833376i bk6: 0a 833376i bk7: 0a 833376i bk8: 0a 833376i bk9: 0a 833376i bk10: 0a 833376i bk11: 0a 833376i bk12: 0a 833376i bk13: 0a 833376i bk14: 0a 833376i bk15: 0a 833376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977654
Row_Buffer_Locality_read = 0.977654
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012416
Bank_Level_Parallism_Col = 1.012464
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012464 

BW Util details:
bwutil = 0.000215 
total_CMD = 833376 
util_bw = 179 
Wasted_Col = 868 
Wasted_Row = 0 
Idle = 832329 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 484 
rwq = 0 
CCDLc_limit_alone = 484 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 833376 
n_nop = 833193 
Read = 179 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 179 
total_req = 179 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 179 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000215 
Either_Row_CoL_Bus_Util = 0.000220 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000247187
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=833376 n_nop=833192 n_act=4 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000216
n_activity=9558 dram_eff=0.01883
bk0: 60a 833023i bk1: 60a 833016i bk2: 30a 833244i bk3: 30a 833242i bk4: 0a 833376i bk5: 0a 833376i bk6: 0a 833376i bk7: 0a 833376i bk8: 0a 833376i bk9: 0a 833376i bk10: 0a 833376i bk11: 0a 833376i bk12: 0a 833376i bk13: 0a 833376i bk14: 0a 833376i bk15: 0a 833376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008703
Bank_Level_Parallism_Col = 1.008734
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008734 

BW Util details:
bwutil = 0.000216 
total_CMD = 833376 
util_bw = 180 
Wasted_Col = 969 
Wasted_Row = 0 
Idle = 832227 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 582 
rwq = 0 
CCDLc_limit_alone = 582 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 833376 
n_nop = 833192 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 180 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000216 
Either_Row_CoL_Bus_Util = 0.000221 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000376781
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=833376 n_nop=833182 n_act=6 n_pre=0 n_ref_event=0 n_req=188 n_rd=188 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002256
n_activity=10352 dram_eff=0.01816
bk0: 64a 833063i bk1: 63a 833001i bk2: 28a 833247i bk3: 30a 833220i bk4: 2a 833277i bk5: 1a 833277i bk6: 0a 833376i bk7: 0a 833376i bk8: 0a 833376i bk9: 0a 833376i bk10: 0a 833376i bk11: 0a 833376i bk12: 0a 833376i bk13: 0a 833376i bk14: 0a 833376i bk15: 0a 833376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968085
Row_Buffer_Locality_read = 0.968085
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016455
Bank_Level_Parallism_Col = 1.016529
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016529 

BW Util details:
bwutil = 0.000226 
total_CMD = 833376 
util_bw = 188 
Wasted_Col = 1149 
Wasted_Row = 0 
Idle = 832039 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 575 
rwq = 0 
CCDLc_limit_alone = 575 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 833376 
n_nop = 833182 
Read = 188 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 188 
total_req = 188 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 188 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000497975
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=833376 n_nop=833182 n_act=6 n_pre=0 n_ref_event=0 n_req=188 n_rd=188 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002256
n_activity=9840 dram_eff=0.01911
bk0: 64a 832957i bk1: 64a 833037i bk2: 28a 833175i bk3: 28a 833205i bk4: 2a 833277i bk5: 2a 833277i bk6: 0a 833376i bk7: 0a 833376i bk8: 0a 833376i bk9: 0a 833376i bk10: 0a 833376i bk11: 0a 833376i bk12: 0a 833376i bk13: 0a 833376i bk14: 0a 833376i bk15: 0a 833376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968085
Row_Buffer_Locality_read = 0.968085
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002645
Bank_Level_Parallism_Col = 1.002656
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002656 

BW Util details:
bwutil = 0.000226 
total_CMD = 833376 
util_bw = 188 
Wasted_Col = 1324 
Wasted_Row = 0 
Idle = 831864 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 732 
rwq = 0 
CCDLc_limit_alone = 732 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 833376 
n_nop = 833182 
Read = 188 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 188 
total_req = 188 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 188 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000867556
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=833376 n_nop=833186 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002208
n_activity=10474 dram_eff=0.01757
bk0: 64a 833017i bk1: 62a 833045i bk2: 28a 833240i bk3: 27a 833218i bk4: 2a 833277i bk5: 1a 833277i bk6: 0a 833376i bk7: 0a 833376i bk8: 0a 833376i bk9: 0a 833376i bk10: 0a 833376i bk11: 0a 833376i bk12: 0a 833376i bk13: 0a 833376i bk14: 0a 833376i bk15: 0a 833376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013353
Bank_Level_Parallism_Col = 1.013413
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013413 

BW Util details:
bwutil = 0.000221 
total_CMD = 833376 
util_bw = 184 
Wasted_Col = 1164 
Wasted_Row = 0 
Idle = 832028 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 588 
rwq = 0 
CCDLc_limit_alone = 588 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 833376 
n_nop = 833186 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000221 
Either_Row_CoL_Bus_Util = 0.000228 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000541172
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=833376 n_nop=833182 n_act=6 n_pre=0 n_ref_event=0 n_req=188 n_rd=188 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002256
n_activity=9503 dram_eff=0.01978
bk0: 64a 833006i bk1: 64a 833000i bk2: 28a 833205i bk3: 28a 833197i bk4: 2a 833277i bk5: 2a 833277i bk6: 0a 833376i bk7: 0a 833376i bk8: 0a 833376i bk9: 0a 833376i bk10: 0a 833376i bk11: 0a 833376i bk12: 0a 833376i bk13: 0a 833376i bk14: 0a 833376i bk15: 0a 833376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968085
Row_Buffer_Locality_read = 0.968085
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001351
Bank_Level_Parallism_Col = 1.001357
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001357 

BW Util details:
bwutil = 0.000226 
total_CMD = 833376 
util_bw = 188 
Wasted_Col = 1292 
Wasted_Row = 0 
Idle = 831896 

BW Util Bottlenecks: 
RCDc_limit = 594 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 698 
rwq = 0 
CCDLc_limit_alone = 698 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 833376 
n_nop = 833182 
Read = 188 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 188 
total_req = 188 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 188 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000759561
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=833376 n_nop=833191 n_act=4 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002172
n_activity=9232 dram_eff=0.01961
bk0: 64a 832981i bk1: 62a 833008i bk2: 28a 833239i bk3: 27a 833213i bk4: 0a 833376i bk5: 0a 833376i bk6: 0a 833376i bk7: 0a 833376i bk8: 0a 833376i bk9: 0a 833376i bk10: 0a 833376i bk11: 0a 833376i bk12: 0a 833376i bk13: 0a 833376i bk14: 0a 833376i bk15: 0a 833376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977901
Row_Buffer_Locality_read = 0.977901
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002417
Bank_Level_Parallism_Col = 1.002425
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002425 

BW Util details:
bwutil = 0.000217 
total_CMD = 833376 
util_bw = 181 
Wasted_Col = 1060 
Wasted_Row = 0 
Idle = 832135 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 665 
rwq = 0 
CCDLc_limit_alone = 665 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 833376 
n_nop = 833191 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 181 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000217 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000662366
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=833376 n_nop=833185 n_act=4 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002244
n_activity=9615 dram_eff=0.01945
bk0: 64a 832998i bk1: 64a 833050i bk2: 31a 833216i bk3: 28a 833233i bk4: 0a 833376i bk5: 0a 833376i bk6: 0a 833376i bk7: 0a 833376i bk8: 0a 833376i bk9: 0a 833376i bk10: 0a 833376i bk11: 0a 833376i bk12: 0a 833376i bk13: 0a 833376i bk14: 0a 833376i bk15: 0a 833376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978610
Row_Buffer_Locality_read = 0.978610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002519
Bank_Level_Parallism_Col = 1.002527
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002527 

BW Util details:
bwutil = 0.000224 
total_CMD = 833376 
util_bw = 187 
Wasted_Col = 1004 
Wasted_Row = 0 
Idle = 832185 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 610 
rwq = 0 
CCDLc_limit_alone = 610 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 833376 
n_nop = 833185 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 187 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000303584
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=833376 n_nop=833186 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002208
n_activity=9962 dram_eff=0.01847
bk0: 64a 833018i bk1: 62a 833028i bk2: 28a 833226i bk3: 27a 833222i bk4: 2a 833277i bk5: 1a 833277i bk6: 0a 833376i bk7: 0a 833376i bk8: 0a 833376i bk9: 0a 833376i bk10: 0a 833376i bk11: 0a 833376i bk12: 0a 833376i bk13: 0a 833376i bk14: 0a 833376i bk15: 0a 833376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011628
Bank_Level_Parallism_Col = 1.011679
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011679 

BW Util details:
bwutil = 0.000221 
total_CMD = 833376 
util_bw = 184 
Wasted_Col = 1192 
Wasted_Row = 0 
Idle = 832000 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 613 
rwq = 0 
CCDLc_limit_alone = 613 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 833376 
n_nop = 833186 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000221 
Either_Row_CoL_Bus_Util = 0.000228 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000602369
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=833376 n_nop=833183 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002244
n_activity=9571 dram_eff=0.01954
bk0: 64a 832999i bk1: 64a 832960i bk2: 27a 833206i bk3: 28a 833214i bk4: 2a 833277i bk5: 2a 833277i bk6: 0a 833376i bk7: 0a 833376i bk8: 0a 833376i bk9: 0a 833376i bk10: 0a 833376i bk11: 0a 833376i bk12: 0a 833376i bk13: 0a 833376i bk14: 0a 833376i bk15: 0a 833376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002656
Bank_Level_Parallism_Col = 1.002667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002667 

BW Util details:
bwutil = 0.000224 
total_CMD = 833376 
util_bw = 187 
Wasted_Col = 1319 
Wasted_Row = 0 
Idle = 831870 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 728 
rwq = 0 
CCDLc_limit_alone = 728 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 833376 
n_nop = 833183 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000232 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000707964

========= L2 cache stats =========
L2_cache_bank[0]: Access = 222, Miss = 148, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 220, Miss = 147, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 206, Miss = 146, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 210, Miss = 151, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 232, Miss = 154, Miss_rate = 0.664, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 226, Miss = 151, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 222, Miss = 158, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 217, Miss = 155, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 208, Miss = 142, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 213, Miss = 148, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 226, Miss = 149, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 226, Miss = 147, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 207, Miss = 147, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 204, Miss = 143, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 218, Miss = 147, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 218, Miss = 145, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 224, Miss = 160, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 210, Miss = 152, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 220, Miss = 158, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 220, Miss = 159, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 218, Miss = 153, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 215, Miss = 154, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 220, Miss = 158, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 220, Miss = 159, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 211, Miss = 155, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 210, Miss = 151, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 232, Miss = 159, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 231, Miss = 156, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 213, Miss = 156, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 211, Miss = 152, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 229, Miss = 156, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 234, Miss = 160, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6993
L2_total_cache_misses = 4876
L2_total_cache_miss_rate = 0.6973
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 648
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2310
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 980
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 388
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1530
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4095
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2898
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=6993
icnt_total_pkts_simt_to_mem=6993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6993
Req_Network_cycles = 142845
Req_Network_injected_packets_per_cycle =       0.0490 
Req_Network_conflicts_per_cycle =       0.0006
Req_Network_conflicts_per_cycle_util =       0.0161
Req_Bank_Level_Parallism =       1.4260
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0015

Reply_Network_injected_packets_num = 6993
Reply_Network_cycles = 142845
Reply_Network_injected_packets_per_cycle =        0.0490
Reply_Network_conflicts_per_cycle =        0.0019
Reply_Network_conflicts_per_cycle_util =       0.0507
Reply_Bank_Level_Parallism =       1.2940
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0013
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 18629 (inst/sec)
gpgpu_simulation_rate = 5713 (cycle/sec)
gpgpu_silicon_slowdown = 210047x
Processing kernel ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-15.traceg
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 15
-grid dim = (1,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f0eaa000000
-local mem base_addr = 0x00007f0ea8000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-15.traceg
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 15
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
Destroy streams for kernel 15: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 15 
gpu_sim_cycle = 9925
gpu_sim_insn = 7411
gpu_ipc =       0.7467
gpu_tot_sim_cycle = 152770
gpu_tot_sim_insn = 473152
gpu_tot_ipc =       3.0972
gpu_tot_issued_cta = 64
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0112
partiton_level_parallism_total  =       0.0465
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.4166
L2_BW  =       0.4295 GB/Sec
L2_BW_total  =       1.7856 GB/Sec
gpu_total_sim_rate=18198

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 7168
	L1D_total_cache_misses = 6208
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2944

Total_core_cache_fail_stats:
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1322, 
gpgpu_n_tot_thrd_icount = 1353472
gpgpu_n_tot_w_icount = 42296
gpgpu_n_stall_shd_mem = 27712
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4160
gpgpu_n_mem_write_global = 2944
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18496
gpgpu_n_store_insn = 16384
gpgpu_n_shmem_insn = 116800
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 26880
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 832
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:64	W0_Idle:1293986	W0_Scoreboard:66978	W1:1856	W2:1664	W3:1664	W4:1664	W5:1664	W6:1664	W7:1664	W8:1664	W9:1664	W10:1664	W11:1664	W12:1664	W13:1664	W14:1664	W15:1664	W16:17080	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:10679	WS1:10600	WS2:10606	WS3:10411	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33280 {8:4160,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 117760 {40:2944,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 166400 {40:4160,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 23552 {8:2944,}
maxmflatency = 652 
max_icnt2mem_latency = 49 
maxmrqlatency = 18 
max_icnt2sh_latency = 8 
averagemflatency = 403 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:2880 	29 	11 	41 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4111 	0 	2993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	7104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7045 	57 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	53 	1 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5255      5231      6107      6057         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5229      5227      6051      6030         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5240      5221      6108      6058      6050      6061         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5238      5387      6033      6050      6071      6062         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5229      5449      6106      6047         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5398      5247      6053      6031         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5353      5232      5304      6716         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5219      5234      6052      6032         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5345      5289      6112      6062      6088      6073         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5287      5263      6037      6034      6073      6083         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5321      5270      6111      6061      6089      6074         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5269      5258      6036      6033      6074      6084         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5299      5249      6110      6060         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5253      5288      5977      6036         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5280      5246      6109      6059      6087      6072         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5252      5278      6034      6035      6072      6082         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 30.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 30.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 30.000000 30.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 30.000000 33.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 60.000000 60.000000 33.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 60.000000 60.000000 30.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 28.000000 31.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 28.000000 28.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 28.000000 27.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 28.000000 28.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 31.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 28.000000 28.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 27.000000 28.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2993/80 = 37.412498
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        30        30         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        30        29         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        30        30         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        30        33         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        60        60        33        30         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        60        60        30        30         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        28        31         2         2         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        28        28         2         2         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        28        27         2         2         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        28        28         2         2         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        31        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        28        28         2         2         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        27        28         2         2         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2993
min_bank_accesses = 0!
chip skew: 195/180 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        749       748      1431      1431    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        726       719      1361      1345    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        748       748      1439      1447      1348      1346    none      none      none      none      none      none      none      none      none      none  
dram[3]:        719       727      1353      1294      1228      1349    none      none      none      none      none      none      none      none      none      none  
dram[4]:        730       741      1420      1471    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        748       748      1488      1488    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        745       732      1301      1360    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        748       749      1399      1400    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        719       726      1429      1368      1344      1343    none      none      none      none      none      none      none      none      none      none  
dram[9]:        719       719      1440      1438      1343      1343    none      none      none      none      none      none      none      none      none      none  
dram[10]:        727       719      1463      1451      1343      1343    none      none      none      none      none      none      none      none      none      none  
dram[11]:        719       719      1440      1438      1343      1343    none      none      none      none      none      none      none      none      none      none  
dram[12]:        719       719      1438      1431    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        741       733      1413      1496    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        719       719      1438      1430      1343      1225    none      none      none      none      none      none      none      none      none      none  
dram[15]:        733       742      1504      1522      1343      1343    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        651       647       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       651       647       647       235         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        651       646       647       647       647       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        648       651       647       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        651       646       647       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        651       646       646       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       651       647       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        649       646       649       647       647       647         0         0         0         0         0         0         0         0         0         0
dram[9]:        646       651       649       650       647       647         0         0         0         0         0         0         0         0         0         0
dram[10]:        651       646       651       649       647       647         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       652       649       647       647       647         0         0         0         0         0         0         0         0         0         0
dram[12]:        652       646       647       651       237       236         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       649       646       650       235       237         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       646       649       647       647       647         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       651       647       652       647       647         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=891280 n_nop=891088 n_act=4 n_pre=0 n_ref_event=0 n_req=188 n_rd=188 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002109
n_activity=10236 dram_eff=0.01837
bk0: 64a 890910i bk1: 64a 890892i bk2: 30a 891131i bk3: 30a 891135i bk4: 0a 891280i bk5: 0a 891280i bk6: 0a 891280i bk7: 0a 891280i bk8: 0a 891280i bk9: 0a 891280i bk10: 0a 891280i bk11: 0a 891280i bk12: 0a 891280i bk13: 0a 891280i bk14: 0a 891280i bk15: 0a 891280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978723
Row_Buffer_Locality_read = 0.978723
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.010595
Bank_Level_Parallism_Col = 1.010630
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010630 

BW Util details:
bwutil = 0.000211 
total_CMD = 891280 
util_bw = 188 
Wasted_Col = 1039 
Wasted_Row = 0 
Idle = 890053 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 653 
rwq = 0 
CCDLc_limit_alone = 653 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 891280 
n_nop = 891088 
Read = 188 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 188 
total_req = 188 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 188 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000211 
Either_Row_CoL_Bus_Util = 0.000215 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000438695
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=891280 n_nop=891089 n_act=4 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002098
n_activity=9384 dram_eff=0.01993
bk0: 64a 890903i bk1: 64a 890862i bk2: 30a 891115i bk3: 29a 891109i bk4: 0a 891280i bk5: 0a 891280i bk6: 0a 891280i bk7: 0a 891280i bk8: 0a 891280i bk9: 0a 891280i bk10: 0a 891280i bk11: 0a 891280i bk12: 0a 891280i bk13: 0a 891280i bk14: 0a 891280i bk15: 0a 891280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978610
Row_Buffer_Locality_read = 0.978610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000210 
total_CMD = 891280 
util_bw = 187 
Wasted_Col = 1131 
Wasted_Row = 0 
Idle = 889962 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 735 
rwq = 0 
CCDLc_limit_alone = 735 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 891280 
n_nop = 891089 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 187 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00038484
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=891280 n_nop=891082 n_act=6 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002154
n_activity=10916 dram_eff=0.01759
bk0: 64a 890928i bk1: 64a 890931i bk2: 30a 891140i bk3: 30a 891132i bk4: 2a 891181i bk5: 2a 891181i bk6: 0a 891280i bk7: 0a 891280i bk8: 0a 891280i bk9: 0a 891280i bk10: 0a 891280i bk11: 0a 891280i bk12: 0a 891280i bk13: 0a 891280i bk14: 0a 891280i bk15: 0a 891280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007305
Bank_Level_Parallism_Col = 1.007337
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007337 

BW Util details:
bwutil = 0.000215 
total_CMD = 891280 
util_bw = 192 
Wasted_Col = 1177 
Wasted_Row = 0 
Idle = 889911 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 592 
rwq = 0 
CCDLc_limit_alone = 592 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 891280 
n_nop = 891082 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 192 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000215 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000417377
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=891280 n_nop=891079 n_act=6 n_pre=0 n_ref_event=0 n_req=195 n_rd=195 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002188
n_activity=10341 dram_eff=0.01886
bk0: 64a 890923i bk1: 64a 890895i bk2: 30a 891108i bk3: 33a 891107i bk4: 2a 891181i bk5: 2a 891181i bk6: 0a 891280i bk7: 0a 891280i bk8: 0a 891280i bk9: 0a 891280i bk10: 0a 891280i bk11: 0a 891280i bk12: 0a 891280i bk13: 0a 891280i bk14: 0a 891280i bk15: 0a 891280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.010929
Bank_Level_Parallism_Col = 1.010974
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010974 

BW Util details:
bwutil = 0.000219 
total_CMD = 891280 
util_bw = 195 
Wasted_Col = 1269 
Wasted_Row = 0 
Idle = 889816 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 690 
rwq = 0 
CCDLc_limit_alone = 690 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 891280 
n_nop = 891079 
Read = 195 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 195 
total_req = 195 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 195 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000226 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000541917
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=891280 n_nop=891092 n_act=4 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002064
n_activity=9890 dram_eff=0.0186
bk0: 64a 890899i bk1: 64a 890896i bk2: 28a 891155i bk3: 28a 891160i bk4: 0a 891280i bk5: 0a 891280i bk6: 0a 891280i bk7: 0a 891280i bk8: 0a 891280i bk9: 0a 891280i bk10: 0a 891280i bk11: 0a 891280i bk12: 0a 891280i bk13: 0a 891280i bk14: 0a 891280i bk15: 0a 891280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011008
Bank_Level_Parallism_Col = 1.011045
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011045 

BW Util details:
bwutil = 0.000206 
total_CMD = 891280 
util_bw = 184 
Wasted_Col = 997 
Wasted_Row = 0 
Idle = 890099 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 613 
rwq = 0 
CCDLc_limit_alone = 613 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 891280 
n_nop = 891092 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 184 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000206 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00035118
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=891280 n_nop=891092 n_act=4 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002064
n_activity=10164 dram_eff=0.0181
bk0: 64a 890939i bk1: 64a 890940i bk2: 28a 891159i bk3: 28a 891144i bk4: 0a 891280i bk5: 0a 891280i bk6: 0a 891280i bk7: 0a 891280i bk8: 0a 891280i bk9: 0a 891280i bk10: 0a 891280i bk11: 0a 891280i bk12: 0a 891280i bk13: 0a 891280i bk14: 0a 891280i bk15: 0a 891280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000892
Bank_Level_Parallism_Col = 1.000895
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000895 

BW Util details:
bwutil = 0.000206 
total_CMD = 891280 
util_bw = 184 
Wasted_Col = 937 
Wasted_Row = 0 
Idle = 890159 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 541 
rwq = 0 
CCDLc_limit_alone = 541 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 891280 
n_nop = 891092 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 184 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000206 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000299569
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=891280 n_nop=891093 n_act=4 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002053
n_activity=10543 dram_eff=0.01736
bk0: 60a 890953i bk1: 60a 890982i bk2: 33a 891168i bk3: 30a 891136i bk4: 0a 891280i bk5: 0a 891280i bk6: 0a 891280i bk7: 0a 891280i bk8: 0a 891280i bk9: 0a 891280i bk10: 0a 891280i bk11: 0a 891280i bk12: 0a 891280i bk13: 0a 891280i bk14: 0a 891280i bk15: 0a 891280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978142
Row_Buffer_Locality_read = 0.978142
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012369
Bank_Level_Parallism_Col = 1.012416
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012416 

BW Util details:
bwutil = 0.000205 
total_CMD = 891280 
util_bw = 183 
Wasted_Col = 868 
Wasted_Row = 0 
Idle = 890229 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 484 
rwq = 0 
CCDLc_limit_alone = 484 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 891280 
n_nop = 891093 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 183 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000205 
Either_Row_CoL_Bus_Util = 0.000210 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000231128
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=891280 n_nop=891096 n_act=4 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000202
n_activity=9558 dram_eff=0.01883
bk0: 60a 890927i bk1: 60a 890920i bk2: 30a 891148i bk3: 30a 891146i bk4: 0a 891280i bk5: 0a 891280i bk6: 0a 891280i bk7: 0a 891280i bk8: 0a 891280i bk9: 0a 891280i bk10: 0a 891280i bk11: 0a 891280i bk12: 0a 891280i bk13: 0a 891280i bk14: 0a 891280i bk15: 0a 891280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008703
Bank_Level_Parallism_Col = 1.008734
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008734 

BW Util details:
bwutil = 0.000202 
total_CMD = 891280 
util_bw = 180 
Wasted_Col = 969 
Wasted_Row = 0 
Idle = 890131 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 582 
rwq = 0 
CCDLc_limit_alone = 582 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 891280 
n_nop = 891096 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 180 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000206 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000352302
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=891280 n_nop=891083 n_act=6 n_pre=0 n_ref_event=0 n_req=191 n_rd=191 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002143
n_activity=10567 dram_eff=0.01808
bk0: 64a 890967i bk1: 64a 890905i bk2: 28a 891151i bk3: 31a 891124i bk4: 2a 891181i bk5: 2a 891181i bk6: 0a 891280i bk7: 0a 891280i bk8: 0a 891280i bk9: 0a 891280i bk10: 0a 891280i bk11: 0a 891280i bk12: 0a 891280i bk13: 0a 891280i bk14: 0a 891280i bk15: 0a 891280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968586
Row_Buffer_Locality_read = 0.968586
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016418
Bank_Level_Parallism_Col = 1.016492
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016492 

BW Util details:
bwutil = 0.000214 
total_CMD = 891280 
util_bw = 191 
Wasted_Col = 1149 
Wasted_Row = 0 
Idle = 889940 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 575 
rwq = 0 
CCDLc_limit_alone = 575 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 891280 
n_nop = 891083 
Read = 191 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 191 
total_req = 191 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 191 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000214 
Either_Row_CoL_Bus_Util = 0.000221 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000465622
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=891280 n_nop=891086 n_act=6 n_pre=0 n_ref_event=0 n_req=188 n_rd=188 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002109
n_activity=9840 dram_eff=0.01911
bk0: 64a 890861i bk1: 64a 890941i bk2: 28a 891079i bk3: 28a 891109i bk4: 2a 891181i bk5: 2a 891181i bk6: 0a 891280i bk7: 0a 891280i bk8: 0a 891280i bk9: 0a 891280i bk10: 0a 891280i bk11: 0a 891280i bk12: 0a 891280i bk13: 0a 891280i bk14: 0a 891280i bk15: 0a 891280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968085
Row_Buffer_Locality_read = 0.968085
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002645
Bank_Level_Parallism_Col = 1.002656
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002656 

BW Util details:
bwutil = 0.000211 
total_CMD = 891280 
util_bw = 188 
Wasted_Col = 1324 
Wasted_Row = 0 
Idle = 889768 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 732 
rwq = 0 
CCDLc_limit_alone = 732 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 891280 
n_nop = 891086 
Read = 188 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 188 
total_req = 188 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 188 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000211 
Either_Row_CoL_Bus_Util = 0.000218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000811193
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=891280 n_nop=891087 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002098
n_activity=10663 dram_eff=0.01754
bk0: 64a 890921i bk1: 64a 890940i bk2: 28a 891144i bk3: 27a 891122i bk4: 2a 891181i bk5: 2a 891181i bk6: 0a 891280i bk7: 0a 891280i bk8: 0a 891280i bk9: 0a 891280i bk10: 0a 891280i bk11: 0a 891280i bk12: 0a 891280i bk13: 0a 891280i bk14: 0a 891280i bk15: 0a 891280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013235
Bank_Level_Parallism_Col = 1.013294
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013294 

BW Util details:
bwutil = 0.000210 
total_CMD = 891280 
util_bw = 187 
Wasted_Col = 1173 
Wasted_Row = 0 
Idle = 889920 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 597 
rwq = 0 
CCDLc_limit_alone = 597 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 891280 
n_nop = 891087 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000217 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000506014
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=891280 n_nop=891086 n_act=6 n_pre=0 n_ref_event=0 n_req=188 n_rd=188 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002109
n_activity=9503 dram_eff=0.01978
bk0: 64a 890910i bk1: 64a 890904i bk2: 28a 891109i bk3: 28a 891101i bk4: 2a 891181i bk5: 2a 891181i bk6: 0a 891280i bk7: 0a 891280i bk8: 0a 891280i bk9: 0a 891280i bk10: 0a 891280i bk11: 0a 891280i bk12: 0a 891280i bk13: 0a 891280i bk14: 0a 891280i bk15: 0a 891280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968085
Row_Buffer_Locality_read = 0.968085
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001351
Bank_Level_Parallism_Col = 1.001357
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001357 

BW Util details:
bwutil = 0.000211 
total_CMD = 891280 
util_bw = 188 
Wasted_Col = 1292 
Wasted_Row = 0 
Idle = 889800 

BW Util Bottlenecks: 
RCDc_limit = 594 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 698 
rwq = 0 
CCDLc_limit_alone = 698 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 891280 
n_nop = 891086 
Read = 188 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 188 
total_req = 188 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 188 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000211 
Either_Row_CoL_Bus_Util = 0.000218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000710215
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=891280 n_nop=891092 n_act=4 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002064
n_activity=9493 dram_eff=0.01938
bk0: 64a 890885i bk1: 64a 890912i bk2: 28a 891143i bk3: 28a 891117i bk4: 0a 891280i bk5: 0a 891280i bk6: 0a 891280i bk7: 0a 891280i bk8: 0a 891280i bk9: 0a 891280i bk10: 0a 891280i bk11: 0a 891280i bk12: 0a 891280i bk13: 0a 891280i bk14: 0a 891280i bk15: 0a 891280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002412
Bank_Level_Parallism_Col = 1.002419
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002419 

BW Util details:
bwutil = 0.000206 
total_CMD = 891280 
util_bw = 184 
Wasted_Col = 1060 
Wasted_Row = 0 
Idle = 890036 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 665 
rwq = 0 
CCDLc_limit_alone = 665 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 891280 
n_nop = 891092 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 184 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000206 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000619334
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=891280 n_nop=891089 n_act=4 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002098
n_activity=9615 dram_eff=0.01945
bk0: 64a 890902i bk1: 64a 890954i bk2: 31a 891120i bk3: 28a 891137i bk4: 0a 891280i bk5: 0a 891280i bk6: 0a 891280i bk7: 0a 891280i bk8: 0a 891280i bk9: 0a 891280i bk10: 0a 891280i bk11: 0a 891280i bk12: 0a 891280i bk13: 0a 891280i bk14: 0a 891280i bk15: 0a 891280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978610
Row_Buffer_Locality_read = 0.978610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002519
Bank_Level_Parallism_Col = 1.002527
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002527 

BW Util details:
bwutil = 0.000210 
total_CMD = 891280 
util_bw = 187 
Wasted_Col = 1004 
Wasted_Row = 0 
Idle = 890089 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 610 
rwq = 0 
CCDLc_limit_alone = 610 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 891280 
n_nop = 891089 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 187 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000283861
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=891280 n_nop=891086 n_act=6 n_pre=0 n_ref_event=0 n_req=188 n_rd=188 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002109
n_activity=10276 dram_eff=0.0183
bk0: 64a 890922i bk1: 64a 890932i bk2: 28a 891130i bk3: 28a 891126i bk4: 2a 891181i bk5: 2a 891181i bk6: 0a 891280i bk7: 0a 891280i bk8: 0a 891280i bk9: 0a 891280i bk10: 0a 891280i bk11: 0a 891280i bk12: 0a 891280i bk13: 0a 891280i bk14: 0a 891280i bk15: 0a 891280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968085
Row_Buffer_Locality_read = 0.968085
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011594
Bank_Level_Parallism_Col = 1.011645
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011645 

BW Util details:
bwutil = 0.000211 
total_CMD = 891280 
util_bw = 188 
Wasted_Col = 1192 
Wasted_Row = 0 
Idle = 889900 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 613 
rwq = 0 
CCDLc_limit_alone = 613 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 891280 
n_nop = 891086 
Read = 188 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 188 
total_req = 188 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 188 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000211 
Either_Row_CoL_Bus_Util = 0.000218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000563235
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=891280 n_nop=891087 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002098
n_activity=9571 dram_eff=0.01954
bk0: 64a 890903i bk1: 64a 890864i bk2: 27a 891110i bk3: 28a 891118i bk4: 2a 891181i bk5: 2a 891181i bk6: 0a 891280i bk7: 0a 891280i bk8: 0a 891280i bk9: 0a 891280i bk10: 0a 891280i bk11: 0a 891280i bk12: 0a 891280i bk13: 0a 891280i bk14: 0a 891280i bk15: 0a 891280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002656
Bank_Level_Parallism_Col = 1.002667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002667 

BW Util details:
bwutil = 0.000210 
total_CMD = 891280 
util_bw = 187 
Wasted_Col = 1319 
Wasted_Row = 0 
Idle = 889774 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 728 
rwq = 0 
CCDLc_limit_alone = 728 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 891280 
n_nop = 891087 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000217 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000661969

========= L2 cache stats =========
L2_cache_bank[0]: Access = 228, Miss = 150, Miss_rate = 0.658, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 228, Miss = 151, Miss_rate = 0.662, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 209, Miss = 149, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 210, Miss = 151, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 238, Miss = 156, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 237, Miss = 157, Miss_rate = 0.662, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 224, Miss = 159, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 217, Miss = 155, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 214, Miss = 146, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 221, Miss = 151, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 226, Miss = 149, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 226, Miss = 147, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 213, Miss = 149, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 212, Miss = 147, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 218, Miss = 147, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 218, Miss = 145, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 227, Miss = 161, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 218, Miss = 156, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 220, Miss = 158, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 220, Miss = 159, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 220, Miss = 155, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 222, Miss = 158, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 220, Miss = 158, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 220, Miss = 159, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 217, Miss = 157, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 217, Miss = 155, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 232, Miss = 159, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 231, Miss = 156, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 219, Miss = 158, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 219, Miss = 156, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 229, Miss = 156, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 234, Miss = 160, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7104
L2_total_cache_misses = 4930
L2_total_cache_miss_rate = 0.6940
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 649
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2344
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1007
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 389
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1548
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2944
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7104
icnt_total_pkts_simt_to_mem=7104
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7104
Req_Network_cycles = 152770
Req_Network_injected_packets_per_cycle =       0.0465 
Req_Network_conflicts_per_cycle =       0.0005
Req_Network_conflicts_per_cycle_util =       0.0158
Req_Bank_Level_Parallism =       1.4166
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0015

Reply_Network_injected_packets_num = 7104
Reply_Network_cycles = 152770
Reply_Network_injected_packets_per_cycle =        0.0465
Reply_Network_conflicts_per_cycle =        0.0018
Reply_Network_conflicts_per_cycle_util =       0.0497
Reply_Bank_Level_Parallism =       1.2881
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 18198 (inst/sec)
gpgpu_simulation_rate = 5875 (cycle/sec)
gpgpu_silicon_slowdown = 204255x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
