
Lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000046c  080000b4  080000b4  000010b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000520  08000528  00001528  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000520  08000520  00001528  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000520  08000520  00001528  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000520  08000528  00001528  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000520  08000520  00001520  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000524  08000524  00001524  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001528  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000000  08000528  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08000528  00002020  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00001528  2**0
                  CONTENTS, READONLY
 12 .debug_info   000008a5  00000000  00000000  00001550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000003b5  00000000  00000000  00001df5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000d0  00000000  00000000  000021b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000008a  00000000  00000000  00002280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000bbd5  00000000  00000000  0000230a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000128a  00000000  00000000  0000dedf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000407ab  00000000  00000000  0000f169  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0004f914  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000001e4  00000000  00000000  0004f958  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  0004fb3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b4 <__do_global_dtors_aux>:
 80000b4:	b510      	push	{r4, lr}
 80000b6:	4c06      	ldr	r4, [pc, #24]	@ (80000d0 <__do_global_dtors_aux+0x1c>)
 80000b8:	7823      	ldrb	r3, [r4, #0]
 80000ba:	2b00      	cmp	r3, #0
 80000bc:	d107      	bne.n	80000ce <__do_global_dtors_aux+0x1a>
 80000be:	4b05      	ldr	r3, [pc, #20]	@ (80000d4 <__do_global_dtors_aux+0x20>)
 80000c0:	2b00      	cmp	r3, #0
 80000c2:	d002      	beq.n	80000ca <__do_global_dtors_aux+0x16>
 80000c4:	4804      	ldr	r0, [pc, #16]	@ (80000d8 <__do_global_dtors_aux+0x24>)
 80000c6:	e000      	b.n	80000ca <__do_global_dtors_aux+0x16>
 80000c8:	bf00      	nop
 80000ca:	2301      	movs	r3, #1
 80000cc:	7023      	strb	r3, [r4, #0]
 80000ce:	bd10      	pop	{r4, pc}
 80000d0:	20000000 	.word	0x20000000
 80000d4:	00000000 	.word	0x00000000
 80000d8:	08000508 	.word	0x08000508

080000dc <frame_dummy>:
 80000dc:	4b04      	ldr	r3, [pc, #16]	@ (80000f0 <frame_dummy+0x14>)
 80000de:	b510      	push	{r4, lr}
 80000e0:	2b00      	cmp	r3, #0
 80000e2:	d003      	beq.n	80000ec <frame_dummy+0x10>
 80000e4:	4903      	ldr	r1, [pc, #12]	@ (80000f4 <frame_dummy+0x18>)
 80000e6:	4804      	ldr	r0, [pc, #16]	@ (80000f8 <frame_dummy+0x1c>)
 80000e8:	e000      	b.n	80000ec <frame_dummy+0x10>
 80000ea:	bf00      	nop
 80000ec:	bd10      	pop	{r4, pc}
 80000ee:	46c0      	nop			@ (mov r8, r8)
 80000f0:	00000000 	.word	0x00000000
 80000f4:	20000004 	.word	0x20000004
 80000f8:	08000508 	.word	0x08000508

080000fc <__udivsi3>:
 80000fc:	2200      	movs	r2, #0
 80000fe:	0843      	lsrs	r3, r0, #1
 8000100:	428b      	cmp	r3, r1
 8000102:	d374      	bcc.n	80001ee <__udivsi3+0xf2>
 8000104:	0903      	lsrs	r3, r0, #4
 8000106:	428b      	cmp	r3, r1
 8000108:	d35f      	bcc.n	80001ca <__udivsi3+0xce>
 800010a:	0a03      	lsrs	r3, r0, #8
 800010c:	428b      	cmp	r3, r1
 800010e:	d344      	bcc.n	800019a <__udivsi3+0x9e>
 8000110:	0b03      	lsrs	r3, r0, #12
 8000112:	428b      	cmp	r3, r1
 8000114:	d328      	bcc.n	8000168 <__udivsi3+0x6c>
 8000116:	0c03      	lsrs	r3, r0, #16
 8000118:	428b      	cmp	r3, r1
 800011a:	d30d      	bcc.n	8000138 <__udivsi3+0x3c>
 800011c:	22ff      	movs	r2, #255	@ 0xff
 800011e:	0209      	lsls	r1, r1, #8
 8000120:	ba12      	rev	r2, r2
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d302      	bcc.n	800012e <__udivsi3+0x32>
 8000128:	1212      	asrs	r2, r2, #8
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	d065      	beq.n	80001fa <__udivsi3+0xfe>
 800012e:	0b03      	lsrs	r3, r0, #12
 8000130:	428b      	cmp	r3, r1
 8000132:	d319      	bcc.n	8000168 <__udivsi3+0x6c>
 8000134:	e000      	b.n	8000138 <__udivsi3+0x3c>
 8000136:	0a09      	lsrs	r1, r1, #8
 8000138:	0bc3      	lsrs	r3, r0, #15
 800013a:	428b      	cmp	r3, r1
 800013c:	d301      	bcc.n	8000142 <__udivsi3+0x46>
 800013e:	03cb      	lsls	r3, r1, #15
 8000140:	1ac0      	subs	r0, r0, r3
 8000142:	4152      	adcs	r2, r2
 8000144:	0b83      	lsrs	r3, r0, #14
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x52>
 800014a:	038b      	lsls	r3, r1, #14
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b43      	lsrs	r3, r0, #13
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x5e>
 8000156:	034b      	lsls	r3, r1, #13
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b03      	lsrs	r3, r0, #12
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x6a>
 8000162:	030b      	lsls	r3, r1, #12
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0ac3      	lsrs	r3, r0, #11
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x76>
 800016e:	02cb      	lsls	r3, r1, #11
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0a83      	lsrs	r3, r0, #10
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x82>
 800017a:	028b      	lsls	r3, r1, #10
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a43      	lsrs	r3, r0, #9
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x8e>
 8000186:	024b      	lsls	r3, r1, #9
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a03      	lsrs	r3, r0, #8
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x9a>
 8000192:	020b      	lsls	r3, r1, #8
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	d2cd      	bcs.n	8000136 <__udivsi3+0x3a>
 800019a:	09c3      	lsrs	r3, r0, #7
 800019c:	428b      	cmp	r3, r1
 800019e:	d301      	bcc.n	80001a4 <__udivsi3+0xa8>
 80001a0:	01cb      	lsls	r3, r1, #7
 80001a2:	1ac0      	subs	r0, r0, r3
 80001a4:	4152      	adcs	r2, r2
 80001a6:	0983      	lsrs	r3, r0, #6
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xb4>
 80001ac:	018b      	lsls	r3, r1, #6
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0943      	lsrs	r3, r0, #5
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xc0>
 80001b8:	014b      	lsls	r3, r1, #5
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0903      	lsrs	r3, r0, #4
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xcc>
 80001c4:	010b      	lsls	r3, r1, #4
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	08c3      	lsrs	r3, r0, #3
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xd8>
 80001d0:	00cb      	lsls	r3, r1, #3
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0883      	lsrs	r3, r0, #2
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xe4>
 80001dc:	008b      	lsls	r3, r1, #2
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0843      	lsrs	r3, r0, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xf0>
 80001e8:	004b      	lsls	r3, r1, #1
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	1a41      	subs	r1, r0, r1
 80001f0:	d200      	bcs.n	80001f4 <__udivsi3+0xf8>
 80001f2:	4601      	mov	r1, r0
 80001f4:	4152      	adcs	r2, r2
 80001f6:	4610      	mov	r0, r2
 80001f8:	4770      	bx	lr
 80001fa:	e7ff      	b.n	80001fc <__udivsi3+0x100>
 80001fc:	b501      	push	{r0, lr}
 80001fe:	2000      	movs	r0, #0
 8000200:	f000 f806 	bl	8000210 <__aeabi_idiv0>
 8000204:	bd02      	pop	{r1, pc}
 8000206:	46c0      	nop			@ (mov r8, r8)

08000208 <__aeabi_uidivmod>:
 8000208:	2900      	cmp	r1, #0
 800020a:	d0f7      	beq.n	80001fc <__udivsi3+0x100>
 800020c:	e776      	b.n	80000fc <__udivsi3>
 800020e:	4770      	bx	lr

08000210 <__aeabi_idiv0>:
 8000210:	4770      	bx	lr
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <SystemInit>:
void delay_ms( uint32_t ms );

__attribute__((weak)) void SysTickInit( void );


void SystemInit( void ) {
 8000214:	b580      	push	{r7, lr}
 8000216:	af00      	add	r7, sp, #0
	SysTickInit();
 8000218:	f000 f804 	bl	8000224 <SysTickInit>
}
 800021c:	46c0      	nop			@ (mov r8, r8)
 800021e:	46bd      	mov	sp, r7
 8000220:	bd80      	pop	{r7, pc}
	...

08000224 <SysTickInit>:
	uint32_t stop = milliseconds() + ms;
	while (milliseconds() < stop)
		;
}

void SysTickInit(void) {
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0

	// Assumes 12MHz clock...could be better
	SysTick->LOAD = 12000 - 1;
 8000228:	4b0b      	ldr	r3, [pc, #44]	@ (8000258 <SysTickInit+0x34>)
 800022a:	4a0c      	ldr	r2, [pc, #48]	@ (800025c <SysTickInit+0x38>)
 800022c:	605a      	str	r2, [r3, #4]

	SysTick->CTRL |= SysTick_CTRL_CLKSOURCE_Msk;  // Select the processor clock
 800022e:	4b0a      	ldr	r3, [pc, #40]	@ (8000258 <SysTickInit+0x34>)
 8000230:	681a      	ldr	r2, [r3, #0]
 8000232:	4b09      	ldr	r3, [pc, #36]	@ (8000258 <SysTickInit+0x34>)
 8000234:	2104      	movs	r1, #4
 8000236:	430a      	orrs	r2, r1
 8000238:	601a      	str	r2, [r3, #0]
	SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk;    // Enable the interrupt
 800023a:	4b07      	ldr	r3, [pc, #28]	@ (8000258 <SysTickInit+0x34>)
 800023c:	681a      	ldr	r2, [r3, #0]
 800023e:	4b06      	ldr	r3, [pc, #24]	@ (8000258 <SysTickInit+0x34>)
 8000240:	2102      	movs	r1, #2
 8000242:	430a      	orrs	r2, r1
 8000244:	601a      	str	r2, [r3, #0]
	SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;     // Turn it on.
 8000246:	4b04      	ldr	r3, [pc, #16]	@ (8000258 <SysTickInit+0x34>)
 8000248:	681a      	ldr	r2, [r3, #0]
 800024a:	4b03      	ldr	r3, [pc, #12]	@ (8000258 <SysTickInit+0x34>)
 800024c:	2101      	movs	r1, #1
 800024e:	430a      	orrs	r2, r1
 8000250:	601a      	str	r2, [r3, #0]

}
 8000252:	46c0      	nop			@ (mov r8, r8)
 8000254:	46bd      	mov	sp, r7
 8000256:	bd80      	pop	{r7, pc}
 8000258:	e000e010 	.word	0xe000e010
 800025c:	00002edf 	.word	0x00002edf

08000260 <SysTick_Handler>:

void SysTick_Handler(void) {
 8000260:	b580      	push	{r7, lr}
 8000262:	af00      	add	r7, sp, #0
	currentMilliseconds++;
 8000264:	4b03      	ldr	r3, [pc, #12]	@ (8000274 <SysTick_Handler+0x14>)
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	1c5a      	adds	r2, r3, #1
 800026a:	4b02      	ldr	r3, [pc, #8]	@ (8000274 <SysTick_Handler+0x14>)
 800026c:	601a      	str	r2, [r3, #0]
}
 800026e:	46c0      	nop			@ (mov r8, r8)
 8000270:	46bd      	mov	sp, r7
 8000272:	bd80      	pop	{r7, pc}
 8000274:	2000001c 	.word	0x2000001c

08000278 <uart2_init>:
	uart2_write(ch);
	return ch;
}

/* Initializations */
void uart2_init(void) {
 8000278:	b580      	push	{r7, lr}
 800027a:	af00      	add	r7, sp, #0
	/*********** configure uart gpio pin ******/
	/* enable clock access to gpioa */
	RCC->IOPENR |= RCC_IOPENR_GPIOAEN;
 800027c:	4b30      	ldr	r3, [pc, #192]	@ (8000340 <uart2_init+0xc8>)
 800027e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000280:	4b2f      	ldr	r3, [pc, #188]	@ (8000340 <uart2_init+0xc8>)
 8000282:	2101      	movs	r1, #1
 8000284:	430a      	orrs	r2, r1
 8000286:	635a      	str	r2, [r3, #52]	@ 0x34

	/* set PA2 (rx) mode to alternate function mode */
	GPIOA->MODER &= ~GPIO_MODER_MODE2_Msk;
 8000288:	23a0      	movs	r3, #160	@ 0xa0
 800028a:	05db      	lsls	r3, r3, #23
 800028c:	681a      	ldr	r2, [r3, #0]
 800028e:	23a0      	movs	r3, #160	@ 0xa0
 8000290:	05db      	lsls	r3, r3, #23
 8000292:	2130      	movs	r1, #48	@ 0x30
 8000294:	438a      	bics	r2, r1
 8000296:	601a      	str	r2, [r3, #0]
	GPIOA->MODER |= (GPIO_ALTERNATE << GPIO_MODER_MODE2_Pos);
 8000298:	23a0      	movs	r3, #160	@ 0xa0
 800029a:	05db      	lsls	r3, r3, #23
 800029c:	681a      	ldr	r2, [r3, #0]
 800029e:	23a0      	movs	r3, #160	@ 0xa0
 80002a0:	05db      	lsls	r3, r3, #23
 80002a2:	2120      	movs	r1, #32
 80002a4:	430a      	orrs	r2, r1
 80002a6:	601a      	str	r2, [r3, #0]

	/* set PA3 (tx) mode to alternate function mode */
	GPIOA->MODER &= ~GPIO_MODER_MODE3_Msk;
 80002a8:	23a0      	movs	r3, #160	@ 0xa0
 80002aa:	05db      	lsls	r3, r3, #23
 80002ac:	681a      	ldr	r2, [r3, #0]
 80002ae:	23a0      	movs	r3, #160	@ 0xa0
 80002b0:	05db      	lsls	r3, r3, #23
 80002b2:	21c0      	movs	r1, #192	@ 0xc0
 80002b4:	438a      	bics	r2, r1
 80002b6:	601a      	str	r2, [r3, #0]
	GPIOA->MODER |= (GPIO_ALTERNATE << GPIO_MODER_MODE3_Pos);
 80002b8:	23a0      	movs	r3, #160	@ 0xa0
 80002ba:	05db      	lsls	r3, r3, #23
 80002bc:	681a      	ldr	r2, [r3, #0]
 80002be:	23a0      	movs	r3, #160	@ 0xa0
 80002c0:	05db      	lsls	r3, r3, #23
 80002c2:	2180      	movs	r1, #128	@ 0x80
 80002c4:	430a      	orrs	r2, r1
 80002c6:	601a      	str	r2, [r3, #0]

	/* set PA2 alternate function type to AF01 which is mapped to UART_TX for PA2 */
	GPIOA->AFR[0] &= ~GPIO_AFRL_AFSEL2_Msk;
 80002c8:	23a0      	movs	r3, #160	@ 0xa0
 80002ca:	05db      	lsls	r3, r3, #23
 80002cc:	6a1a      	ldr	r2, [r3, #32]
 80002ce:	23a0      	movs	r3, #160	@ 0xa0
 80002d0:	05db      	lsls	r3, r3, #23
 80002d2:	491c      	ldr	r1, [pc, #112]	@ (8000344 <uart2_init+0xcc>)
 80002d4:	400a      	ands	r2, r1
 80002d6:	621a      	str	r2, [r3, #32]
	GPIOA->AFR[0] |= (GPIO_AF1 << GPIO_AFRL_AFSEL2_Pos);
 80002d8:	23a0      	movs	r3, #160	@ 0xa0
 80002da:	05db      	lsls	r3, r3, #23
 80002dc:	6a1a      	ldr	r2, [r3, #32]
 80002de:	23a0      	movs	r3, #160	@ 0xa0
 80002e0:	05db      	lsls	r3, r3, #23
 80002e2:	2180      	movs	r1, #128	@ 0x80
 80002e4:	0049      	lsls	r1, r1, #1
 80002e6:	430a      	orrs	r2, r1
 80002e8:	621a      	str	r2, [r3, #32]

	/* set PA3 alternate function type to AF01 which is mapped to UART_RX for PA3 */
	GPIOA->AFR[0] &= ~GPIO_AFRL_AFSEL3_Msk;
 80002ea:	23a0      	movs	r3, #160	@ 0xa0
 80002ec:	05db      	lsls	r3, r3, #23
 80002ee:	6a1a      	ldr	r2, [r3, #32]
 80002f0:	23a0      	movs	r3, #160	@ 0xa0
 80002f2:	05db      	lsls	r3, r3, #23
 80002f4:	4914      	ldr	r1, [pc, #80]	@ (8000348 <uart2_init+0xd0>)
 80002f6:	400a      	ands	r2, r1
 80002f8:	621a      	str	r2, [r3, #32]
	GPIOA->AFR[0] |= (GPIO_AF1 << GPIO_AFRL_AFSEL3_Pos);
 80002fa:	23a0      	movs	r3, #160	@ 0xa0
 80002fc:	05db      	lsls	r3, r3, #23
 80002fe:	6a1a      	ldr	r2, [r3, #32]
 8000300:	23a0      	movs	r3, #160	@ 0xa0
 8000302:	05db      	lsls	r3, r3, #23
 8000304:	2180      	movs	r1, #128	@ 0x80
 8000306:	0149      	lsls	r1, r1, #5
 8000308:	430a      	orrs	r2, r1
 800030a:	621a      	str	r2, [r3, #32]

	/***********configure uart module **********/
	/* enable clock access to uart2 */
	RCC->APBENR1 |= RCC_APBENR1_USART2EN;
 800030c:	4b0c      	ldr	r3, [pc, #48]	@ (8000340 <uart2_init+0xc8>)
 800030e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000310:	4b0b      	ldr	r3, [pc, #44]	@ (8000340 <uart2_init+0xc8>)
 8000312:	2180      	movs	r1, #128	@ 0x80
 8000314:	0289      	lsls	r1, r1, #10
 8000316:	430a      	orrs	r2, r1
 8000318:	63da      	str	r2, [r3, #60]	@ 0x3c

	/* configure baudrate */
	uart_set_baudrate(USART2, APB_CLK, UART_BAUD_RATE);
 800031a:	2396      	movs	r3, #150	@ 0x96
 800031c:	019b      	lsls	r3, r3, #6
 800031e:	490b      	ldr	r1, [pc, #44]	@ (800034c <uart2_init+0xd4>)
 8000320:	480b      	ldr	r0, [pc, #44]	@ (8000350 <uart2_init+0xd8>)
 8000322:	001a      	movs	r2, r3
 8000324:	f000 f828 	bl	8000378 <uart_set_baudrate>

	/* enable transmitter and receiver, clear other bits (set them back to defaults) */
	USART2->CR1 = USART_CR1_RE | USART_CR1_TE;
 8000328:	4b09      	ldr	r3, [pc, #36]	@ (8000350 <uart2_init+0xd8>)
 800032a:	220c      	movs	r2, #12
 800032c:	601a      	str	r2, [r3, #0]

	/* enable uart module */
	USART2->CR1 |= USART_CR1_UE;
 800032e:	4b08      	ldr	r3, [pc, #32]	@ (8000350 <uart2_init+0xd8>)
 8000330:	681a      	ldr	r2, [r3, #0]
 8000332:	4b07      	ldr	r3, [pc, #28]	@ (8000350 <uart2_init+0xd8>)
 8000334:	2101      	movs	r1, #1
 8000336:	430a      	orrs	r2, r1
 8000338:	601a      	str	r2, [r3, #0]
}
 800033a:	46c0      	nop			@ (mov r8, r8)
 800033c:	46bd      	mov	sp, r7
 800033e:	bd80      	pop	{r7, pc}
 8000340:	40021000 	.word	0x40021000
 8000344:	fffff0ff 	.word	0xfffff0ff
 8000348:	ffff0fff 	.word	0xffff0fff
 800034c:	00b71b00 	.word	0x00b71b00
 8000350:	40004400 	.word	0x40004400

08000354 <uart2_read>:
	/* Write to transmit data register */
	USART2->TDR = (ch & 0xFF); // restrict to 8 bit
}

/* UART2 read function */
int uart2_read() {
 8000354:	b580      	push	{r7, lr}
 8000356:	af00      	add	r7, sp, #0
	/* Make sure the receive data register is non-empty */
	while(!(USART2->ISR & USART_ISR_RXNE_RXFNE)){}
 8000358:	46c0      	nop			@ (mov r8, r8)
 800035a:	4b06      	ldr	r3, [pc, #24]	@ (8000374 <uart2_read+0x20>)
 800035c:	69db      	ldr	r3, [r3, #28]
 800035e:	2220      	movs	r2, #32
 8000360:	4013      	ands	r3, r2
 8000362:	d0fa      	beq.n	800035a <uart2_read+0x6>

	/* Return data register */
	return(USART2->RDR & 0xFF);
 8000364:	4b03      	ldr	r3, [pc, #12]	@ (8000374 <uart2_read+0x20>)
 8000366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000368:	001a      	movs	r2, r3
 800036a:	23ff      	movs	r3, #255	@ 0xff
 800036c:	4013      	ands	r3, r2
}
 800036e:	0018      	movs	r0, r3
 8000370:	46bd      	mov	sp, r7
 8000372:	bd80      	pop	{r7, pc}
 8000374:	40004400 	.word	0x40004400

08000378 <uart_set_baudrate>:


/* Set the baud rate for the USART */
static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t BaudRate) {
 8000378:	b580      	push	{r7, lr}
 800037a:	b084      	sub	sp, #16
 800037c:	af00      	add	r7, sp, #0
 800037e:	60f8      	str	r0, [r7, #12]
 8000380:	60b9      	str	r1, [r7, #8]
 8000382:	607a      	str	r2, [r7, #4]
	USARTx->BRR = compute_uart_bd(PeriphClk, BaudRate);
 8000384:	687a      	ldr	r2, [r7, #4]
 8000386:	68bb      	ldr	r3, [r7, #8]
 8000388:	0011      	movs	r1, r2
 800038a:	0018      	movs	r0, r3
 800038c:	f000 f808 	bl	80003a0 <compute_uart_bd>
 8000390:	0003      	movs	r3, r0
 8000392:	001a      	movs	r2, r3
 8000394:	68fb      	ldr	r3, [r7, #12]
 8000396:	60da      	str	r2, [r3, #12]
}
 8000398:	46c0      	nop			@ (mov r8, r8)
 800039a:	46bd      	mov	sp, r7
 800039c:	b004      	add	sp, #16
 800039e:	bd80      	pop	{r7, pc}

080003a0 <compute_uart_bd>:

/* Determine what value to load into the baud rate register */
static uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t BaudRate) {
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b082      	sub	sp, #8
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	6078      	str	r0, [r7, #4]
 80003a8:	6039      	str	r1, [r7, #0]
	/* This formula computes round(PeriphClk / BaudRate) (add 1/2 and truncate) */
	return ((PeriphClk + (BaudRate/2U))/BaudRate);
 80003aa:	683b      	ldr	r3, [r7, #0]
 80003ac:	085a      	lsrs	r2, r3, #1
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	18d3      	adds	r3, r2, r3
 80003b2:	6839      	ldr	r1, [r7, #0]
 80003b4:	0018      	movs	r0, r3
 80003b6:	f7ff fea1 	bl	80000fc <__udivsi3>
 80003ba:	0003      	movs	r3, r0
 80003bc:	b29b      	uxth	r3, r3
}
 80003be:	0018      	movs	r0, r3
 80003c0:	46bd      	mov	sp, r7
 80003c2:	b002      	add	sp, #8
 80003c4:	bd80      	pop	{r7, pc}
	...

080003c8 <main>:

#define GPIOBEN (1U<<1) // enable clock access to port B

#define TRANSISTOR_PIN (1U<<4)

int main(void) {
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b082      	sub	sp, #8
 80003cc:	af00      	add	r7, sp, #0
	uart2_init();
 80003ce:	f7ff ff53 	bl	8000278 <uart2_init>
	// enable clock access to port B
	RCC->IOPENR |= GPIOBEN;
 80003d2:	4b23      	ldr	r3, [pc, #140]	@ (8000460 <main+0x98>)
 80003d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80003d6:	4b22      	ldr	r3, [pc, #136]	@ (8000460 <main+0x98>)
 80003d8:	2102      	movs	r1, #2
 80003da:	430a      	orrs	r2, r1
 80003dc:	635a      	str	r2, [r3, #52]	@ 0x34

	// Set transistor pin as output
	GPIOB->MODER &= ~GPIO_MODER_MODE4_Msk;
 80003de:	4b21      	ldr	r3, [pc, #132]	@ (8000464 <main+0x9c>)
 80003e0:	681a      	ldr	r2, [r3, #0]
 80003e2:	4b20      	ldr	r3, [pc, #128]	@ (8000464 <main+0x9c>)
 80003e4:	4920      	ldr	r1, [pc, #128]	@ (8000468 <main+0xa0>)
 80003e6:	400a      	ands	r2, r1
 80003e8:	601a      	str	r2, [r3, #0]
	GPIOB->MODER |= (GPIO_OUTPUT << GPIO_MODER_MODE4_Pos);
 80003ea:	4b1e      	ldr	r3, [pc, #120]	@ (8000464 <main+0x9c>)
 80003ec:	681a      	ldr	r2, [r3, #0]
 80003ee:	4b1d      	ldr	r3, [pc, #116]	@ (8000464 <main+0x9c>)
 80003f0:	2180      	movs	r1, #128	@ 0x80
 80003f2:	0049      	lsls	r1, r1, #1
 80003f4:	430a      	orrs	r2, r1
 80003f6:	601a      	str	r2, [r3, #0]

	// variable to control the state of the door latch
	typedef enum {OPEN, CLOSED} latch_t;
	latch_t latch_state = CLOSED;
 80003f8:	1dfb      	adds	r3, r7, #7
 80003fa:	2201      	movs	r2, #1
 80003fc:	701a      	strb	r2, [r3, #0]
	uint8_t keypress; // for reading the keyboard


	while (1) {
		// poll keyboard
		keypress = uart2_read();
 80003fe:	f7ff ffa9 	bl	8000354 <uart2_read>
 8000402:	0002      	movs	r2, r0
 8000404:	1dbb      	adds	r3, r7, #6
 8000406:	701a      	strb	r2, [r3, #0]

		// switch latch state on key press
		if ((keypress == 'O' || keypress == 'o') && latch_state == CLOSED) {
 8000408:	1dbb      	adds	r3, r7, #6
 800040a:	781b      	ldrb	r3, [r3, #0]
 800040c:	2b4f      	cmp	r3, #79	@ 0x4f
 800040e:	d003      	beq.n	8000418 <main+0x50>
 8000410:	1dbb      	adds	r3, r7, #6
 8000412:	781b      	ldrb	r3, [r3, #0]
 8000414:	2b6f      	cmp	r3, #111	@ 0x6f
 8000416:	d10d      	bne.n	8000434 <main+0x6c>
 8000418:	1dfb      	adds	r3, r7, #7
 800041a:	781b      	ldrb	r3, [r3, #0]
 800041c:	2b01      	cmp	r3, #1
 800041e:	d109      	bne.n	8000434 <main+0x6c>
			// energize solenoid (open) when O is pressed
			latch_state = OPEN;
 8000420:	1dfb      	adds	r3, r7, #7
 8000422:	2200      	movs	r2, #0
 8000424:	701a      	strb	r2, [r3, #0]
			GPIOB->ODR |= TRANSISTOR_PIN;
 8000426:	4b0f      	ldr	r3, [pc, #60]	@ (8000464 <main+0x9c>)
 8000428:	695a      	ldr	r2, [r3, #20]
 800042a:	4b0e      	ldr	r3, [pc, #56]	@ (8000464 <main+0x9c>)
 800042c:	2110      	movs	r1, #16
 800042e:	430a      	orrs	r2, r1
 8000430:	615a      	str	r2, [r3, #20]
 8000432:	e014      	b.n	800045e <main+0x96>
		} else if ((keypress == 'C' || keypress == 'c') && latch_state == OPEN) {
 8000434:	1dbb      	adds	r3, r7, #6
 8000436:	781b      	ldrb	r3, [r3, #0]
 8000438:	2b43      	cmp	r3, #67	@ 0x43
 800043a:	d003      	beq.n	8000444 <main+0x7c>
 800043c:	1dbb      	adds	r3, r7, #6
 800043e:	781b      	ldrb	r3, [r3, #0]
 8000440:	2b63      	cmp	r3, #99	@ 0x63
 8000442:	d1dc      	bne.n	80003fe <main+0x36>
 8000444:	1dfb      	adds	r3, r7, #7
 8000446:	781b      	ldrb	r3, [r3, #0]
 8000448:	2b00      	cmp	r3, #0
 800044a:	d1d8      	bne.n	80003fe <main+0x36>
			// deenergize solenoid (closed) when 1 is pressed
			latch_state = CLOSED;
 800044c:	1dfb      	adds	r3, r7, #7
 800044e:	2201      	movs	r2, #1
 8000450:	701a      	strb	r2, [r3, #0]
			GPIOB->ODR &= ~TRANSISTOR_PIN;
 8000452:	4b04      	ldr	r3, [pc, #16]	@ (8000464 <main+0x9c>)
 8000454:	695a      	ldr	r2, [r3, #20]
 8000456:	4b03      	ldr	r3, [pc, #12]	@ (8000464 <main+0x9c>)
 8000458:	2110      	movs	r1, #16
 800045a:	438a      	bics	r2, r1
 800045c:	615a      	str	r2, [r3, #20]
		keypress = uart2_read();
 800045e:	e7ce      	b.n	80003fe <main+0x36>
 8000460:	40021000 	.word	0x40021000
 8000464:	50000400 	.word	0x50000400
 8000468:	fffffcff 	.word	0xfffffcff

0800046c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800046c:	480d      	ldr	r0, [pc, #52]	@ (80004a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800046e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000470:	f7ff fed0 	bl	8000214 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000474:	480c      	ldr	r0, [pc, #48]	@ (80004a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000476:	490d      	ldr	r1, [pc, #52]	@ (80004ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8000478:	4a0d      	ldr	r2, [pc, #52]	@ (80004b0 <LoopForever+0xe>)
  movs r3, #0
 800047a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800047c:	e002      	b.n	8000484 <LoopCopyDataInit>

0800047e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800047e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000480:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000482:	3304      	adds	r3, #4

08000484 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000484:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000486:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000488:	d3f9      	bcc.n	800047e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800048a:	4a0a      	ldr	r2, [pc, #40]	@ (80004b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800048c:	4c0a      	ldr	r4, [pc, #40]	@ (80004b8 <LoopForever+0x16>)
  movs r3, #0
 800048e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000490:	e001      	b.n	8000496 <LoopFillZerobss>

08000492 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000492:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000494:	3204      	adds	r2, #4

08000496 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000496:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000498:	d3fb      	bcc.n	8000492 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800049a:	f000 f811 	bl	80004c0 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 800049e:	f7ff ff93 	bl	80003c8 <main>

080004a2 <LoopForever>:

LoopForever:
  b LoopForever
 80004a2:	e7fe      	b.n	80004a2 <LoopForever>
  ldr   r0, =_estack
 80004a4:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 80004a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004ac:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80004b0:	08000528 	.word	0x08000528
  ldr r2, =_sbss
 80004b4:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80004b8:	20000020 	.word	0x20000020

080004bc <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004bc:	e7fe      	b.n	80004bc <ADC_IRQHandler>
	...

080004c0 <__libc_init_array>:
 80004c0:	b570      	push	{r4, r5, r6, lr}
 80004c2:	2600      	movs	r6, #0
 80004c4:	4c0c      	ldr	r4, [pc, #48]	@ (80004f8 <__libc_init_array+0x38>)
 80004c6:	4d0d      	ldr	r5, [pc, #52]	@ (80004fc <__libc_init_array+0x3c>)
 80004c8:	1b64      	subs	r4, r4, r5
 80004ca:	10a4      	asrs	r4, r4, #2
 80004cc:	42a6      	cmp	r6, r4
 80004ce:	d109      	bne.n	80004e4 <__libc_init_array+0x24>
 80004d0:	2600      	movs	r6, #0
 80004d2:	f000 f819 	bl	8000508 <_init>
 80004d6:	4c0a      	ldr	r4, [pc, #40]	@ (8000500 <__libc_init_array+0x40>)
 80004d8:	4d0a      	ldr	r5, [pc, #40]	@ (8000504 <__libc_init_array+0x44>)
 80004da:	1b64      	subs	r4, r4, r5
 80004dc:	10a4      	asrs	r4, r4, #2
 80004de:	42a6      	cmp	r6, r4
 80004e0:	d105      	bne.n	80004ee <__libc_init_array+0x2e>
 80004e2:	bd70      	pop	{r4, r5, r6, pc}
 80004e4:	00b3      	lsls	r3, r6, #2
 80004e6:	58eb      	ldr	r3, [r5, r3]
 80004e8:	4798      	blx	r3
 80004ea:	3601      	adds	r6, #1
 80004ec:	e7ee      	b.n	80004cc <__libc_init_array+0xc>
 80004ee:	00b3      	lsls	r3, r6, #2
 80004f0:	58eb      	ldr	r3, [r5, r3]
 80004f2:	4798      	blx	r3
 80004f4:	3601      	adds	r6, #1
 80004f6:	e7f2      	b.n	80004de <__libc_init_array+0x1e>
 80004f8:	08000520 	.word	0x08000520
 80004fc:	08000520 	.word	0x08000520
 8000500:	08000524 	.word	0x08000524
 8000504:	08000520 	.word	0x08000520

08000508 <_init>:
 8000508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800050a:	46c0      	nop			@ (mov r8, r8)
 800050c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800050e:	bc08      	pop	{r3}
 8000510:	469e      	mov	lr, r3
 8000512:	4770      	bx	lr

08000514 <_fini>:
 8000514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000516:	46c0      	nop			@ (mov r8, r8)
 8000518:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800051a:	bc08      	pop	{r3}
 800051c:	469e      	mov	lr, r3
 800051e:	4770      	bx	lr
