

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc'
================================================================
* Date:           Thu Jan 27 10:53:52 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.300 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3124|     5476| 31.240 us | 54.760 us |  3124|  5476|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+------+------+----------+
        |                                               |                                    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
        |                    Instance                   |               Module               |   min   |   max   |    min    |    max    |  min |  max |   Type   |
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+------+------+----------+
        |grp_dataflow_in_loop_LOOP_S_MOST_OUTER_fu_188  |dataflow_in_loop_LOOP_S_MOST_OUTER  |     3122|     5474| 31.220 us | 54.740 us |  1316|  3250| dataflow |
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+------+------+----------+

        * Loop: 
        +---------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- LOOP_S_MOST_OUTER  |     3123|     5475| 3124 ~ 5476 |          -|          -|     1|    no    |
        +---------------------+---------+---------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %gmem0, void"   --->   Operation 4 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %gmem1, void"   --->   Operation 5 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %gmem2, void"   --->   Operation 6 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %gmem3, void"   --->   Operation 7 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_8, i32, i32, void @empty_11, i32, i32, void @empty_11, void @empty_11, void @empty_11, i32, i32, i32, i32, void @empty_11, void @empty_11"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem2, void @empty_8, i32, i32, void @empty_11, i32, i32, void @empty_11, void @empty_11, void @empty_11, i32, i32, i32, i32, void @empty_11, void @empty_11"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty_8, i32, i32, void @empty_11, i32, i32, void @empty_11, void @empty_11, void @empty_11, i32, i32, i32, i32, void @empty_11, void @empty_11"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_8, i32, i32, void @empty_11, i32, i32, void @empty_11, void @empty_11, void @empty_11, i32, i32, i32, i32, void @empty_11, void @empty_11"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%conv_out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv_out"   --->   Operation 12 'read' 'conv_out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %data_in"   --->   Operation 13 'read' 'data_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%wmo_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %wmo"   --->   Operation 14 'read' 'wmo_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%hmo_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %hmo"   --->   Operation 15 'read' 'hmo_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weight_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %weight_in"   --->   Operation 16 'read' 'weight_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%rmo_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rmo"   --->   Operation 17 'read' 'rmo_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%cmo_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cmo"   --->   Operation 18 'read' 'cmo_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%bias_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bias_in"   --->   Operation 19 'read' 'bias_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kmo_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %kmo"   --->   Operation 20 'read' 'kmo_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%param_read = read i1184 @_ssdm_op_Read.ap_auto.i1184, i1184 %param"   --->   Operation 21 'read' 'param_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%param_L2_TILENUM_S_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %param_L2_TILENUM_S"   --->   Operation 22 'read' 'param_L2_TILENUM_S_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.60ns)   --->   "%br_ln0 = br void"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.06>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%smo = phi i32, void %newFuncRoot, i32 %smo_1, void %.split"   --->   Operation 24 'phi' 'smo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.85ns)   --->   "%icmp_ln292 = icmp_eq  i32 %smo, i32 %param_L2_TILENUM_S_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:292]   --->   Operation 25 'icmp' 'icmp_ln292' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln292 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @dataflow_parent_loop_str, i32 %smo, i32 %param_L2_TILENUM_S" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:292]   --->   Operation 26 'specdataflowpipeline' 'specdataflowpipeline_ln292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.88ns)   --->   "%smo_1 = add i32 %smo, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:292]   --->   Operation 27 'add' 'smo_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln292 = br i1 %icmp_ln292, void %.split, void %.exitStub" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:292]   --->   Operation 28 'br' 'br_ln292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln292 = call void @dataflow_in_loop_LOOP_S_MOST_OUTER, i1184 %param_read, i30 %kmo_read, i64 %bias_in_read, i8 %gmem0, i32 %cmo_read, i32 %rmo_read, i32 %smo, i64 %weight_in_read, i8 %gmem1, i30 %hmo_read, i30 %wmo_read, i64 %data_in_read, i8 %gmem2, i32 %gmem3, i64 %conv_out_read, i8 %bias_l2_0, i8 %bias_l2_1, i8 %bias_l2_2, i8 %bias_l2_3, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %output_l2_reduction_0, i32 %output_l2_reduction_1, i32 %output_l2_reduction_2, i32 %output_l2_reduction_3, i32 %output_l2_0, i32 %output_l2_1, i32 %output_l2_2, i32 %output_l2_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:292]   --->   Operation 29 'call' 'call_ln292' <Predicate = (!icmp_ln292)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (icmp_ln292)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln298 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:298]   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln298' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln298 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:298]   --->   Operation 32 'specloopname' 'specloopname_ln298' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_3 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln292 = call void @dataflow_in_loop_LOOP_S_MOST_OUTER, i1184 %param_read, i30 %kmo_read, i64 %bias_in_read, i8 %gmem0, i32 %cmo_read, i32 %rmo_read, i32 %smo, i64 %weight_in_read, i8 %gmem1, i30 %hmo_read, i30 %wmo_read, i64 %data_in_read, i8 %gmem2, i32 %gmem3, i64 %conv_out_read, i8 %bias_l2_0, i8 %bias_l2_1, i8 %bias_l2_2, i8 %bias_l2_3, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %output_l2_reduction_0, i32 %output_l2_reduction_1, i32 %output_l2_reduction_2, i32 %output_l2_reduction_3, i32 %output_l2_0, i32 %output_l2_1, i32 %output_l2_2, i32 %output_l2_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:292]   --->   Operation 33 'call' 'call_ln292' <Predicate = (!icmp_ln292)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln292 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:292]   --->   Operation 34 'br' 'br_ln292' <Predicate = (!icmp_ln292)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ param_L2_TILENUM_S]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ param]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kmo]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ cmo]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rmo]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ hmo]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wmo]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_l2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ bias_l2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ bias_l2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ bias_l2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_l2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_l2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_l2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_l2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_l2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_l2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_l2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_l2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_l2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_l2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_l2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specstablecontent_ln0      (specstablecontent   ) [ 0000]
specstablecontent_ln0      (specstablecontent   ) [ 0000]
specstablecontent_ln0      (specstablecontent   ) [ 0000]
specstablecontent_ln0      (specstablecontent   ) [ 0000]
specinterface_ln0          (specinterface       ) [ 0000]
specinterface_ln0          (specinterface       ) [ 0000]
specinterface_ln0          (specinterface       ) [ 0000]
specinterface_ln0          (specinterface       ) [ 0000]
conv_out_read              (read                ) [ 0011]
data_in_read               (read                ) [ 0011]
wmo_read                   (read                ) [ 0011]
hmo_read                   (read                ) [ 0011]
weight_in_read             (read                ) [ 0011]
rmo_read                   (read                ) [ 0011]
cmo_read                   (read                ) [ 0011]
bias_in_read               (read                ) [ 0011]
kmo_read                   (read                ) [ 0011]
param_read                 (read                ) [ 0011]
param_L2_TILENUM_S_read    (read                ) [ 0011]
br_ln0                     (br                  ) [ 0111]
smo                        (phi                 ) [ 0011]
icmp_ln292                 (icmp                ) [ 0011]
specdataflowpipeline_ln292 (specdataflowpipeline) [ 0000]
smo_1                      (add                 ) [ 0111]
br_ln292                   (br                  ) [ 0000]
ret_ln0                    (ret                 ) [ 0000]
speclooptripcount_ln298    (speclooptripcount   ) [ 0000]
specloopname_ln298         (specloopname        ) [ 0000]
call_ln292                 (call                ) [ 0000]
br_ln292                   (br                  ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="param_L2_TILENUM_S">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="param_L2_TILENUM_S"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="param">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="param"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kmo">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kmo"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bias_in">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_in"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cmo">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmo"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rmo">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rmo"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weight_in">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_in"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="gmem1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="hmo">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hmo"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="wmo">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wmo"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_in">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="gmem2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="gmem3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="bias_l2_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_l2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="bias_l2_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_l2_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="bias_l2_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_l2_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="bias_l2_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_l2_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="weight_l2_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="weight_l2_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="weight_l2_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="weight_l2_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="data_l2_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="data_l2_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="data_l2_2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="data_l2_3">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="output_l2_reduction_0">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="output_l2_reduction_1">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="output_l2_reduction_2">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="output_l2_reduction_3">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="output_l2_0">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="output_l2_1">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="output_l2_2">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="output_l2_3">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1184"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_LOOP_S_MOST_OUTER"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="conv_out_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="data_in_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="wmo_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="30" slack="0"/>
<pin id="124" dir="0" index="1" bw="30" slack="0"/>
<pin id="125" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wmo_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="hmo_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="30" slack="0"/>
<pin id="130" dir="0" index="1" bw="30" slack="0"/>
<pin id="131" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hmo_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="weight_in_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_in_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="rmo_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rmo_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="cmo_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmo_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="bias_in_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_in_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="kmo_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="30" slack="0"/>
<pin id="160" dir="0" index="1" bw="30" slack="0"/>
<pin id="161" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kmo_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="param_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1184" slack="0"/>
<pin id="166" dir="0" index="1" bw="1184" slack="0"/>
<pin id="167" dir="1" index="2" bw="1184" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="param_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="param_L2_TILENUM_S_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="param_L2_TILENUM_S_read/1 "/>
</bind>
</comp>

<comp id="176" class="1005" name="smo_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="smo (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="smo_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="32" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="smo/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_dataflow_in_loop_LOOP_S_MOST_OUTER_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="1184" slack="1"/>
<pin id="191" dir="0" index="2" bw="30" slack="1"/>
<pin id="192" dir="0" index="3" bw="64" slack="1"/>
<pin id="193" dir="0" index="4" bw="8" slack="0"/>
<pin id="194" dir="0" index="5" bw="32" slack="1"/>
<pin id="195" dir="0" index="6" bw="32" slack="1"/>
<pin id="196" dir="0" index="7" bw="32" slack="0"/>
<pin id="197" dir="0" index="8" bw="64" slack="1"/>
<pin id="198" dir="0" index="9" bw="8" slack="0"/>
<pin id="199" dir="0" index="10" bw="30" slack="1"/>
<pin id="200" dir="0" index="11" bw="30" slack="1"/>
<pin id="201" dir="0" index="12" bw="64" slack="1"/>
<pin id="202" dir="0" index="13" bw="8" slack="0"/>
<pin id="203" dir="0" index="14" bw="32" slack="0"/>
<pin id="204" dir="0" index="15" bw="64" slack="1"/>
<pin id="205" dir="0" index="16" bw="8" slack="0"/>
<pin id="206" dir="0" index="17" bw="8" slack="0"/>
<pin id="207" dir="0" index="18" bw="8" slack="0"/>
<pin id="208" dir="0" index="19" bw="8" slack="0"/>
<pin id="209" dir="0" index="20" bw="8" slack="0"/>
<pin id="210" dir="0" index="21" bw="8" slack="0"/>
<pin id="211" dir="0" index="22" bw="8" slack="0"/>
<pin id="212" dir="0" index="23" bw="8" slack="0"/>
<pin id="213" dir="0" index="24" bw="8" slack="0"/>
<pin id="214" dir="0" index="25" bw="8" slack="0"/>
<pin id="215" dir="0" index="26" bw="8" slack="0"/>
<pin id="216" dir="0" index="27" bw="8" slack="0"/>
<pin id="217" dir="0" index="28" bw="32" slack="0"/>
<pin id="218" dir="0" index="29" bw="32" slack="0"/>
<pin id="219" dir="0" index="30" bw="32" slack="0"/>
<pin id="220" dir="0" index="31" bw="32" slack="0"/>
<pin id="221" dir="0" index="32" bw="32" slack="0"/>
<pin id="222" dir="0" index="33" bw="32" slack="0"/>
<pin id="223" dir="0" index="34" bw="32" slack="0"/>
<pin id="224" dir="0" index="35" bw="32" slack="0"/>
<pin id="225" dir="1" index="36" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln292/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln292_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="1"/>
<pin id="255" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln292/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="smo_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="smo_1/2 "/>
</bind>
</comp>

<comp id="263" class="1005" name="conv_out_read_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="1"/>
<pin id="265" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_read "/>
</bind>
</comp>

<comp id="268" class="1005" name="data_in_read_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="1"/>
<pin id="270" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data_in_read "/>
</bind>
</comp>

<comp id="273" class="1005" name="wmo_read_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="30" slack="1"/>
<pin id="275" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="wmo_read "/>
</bind>
</comp>

<comp id="278" class="1005" name="hmo_read_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="30" slack="1"/>
<pin id="280" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="hmo_read "/>
</bind>
</comp>

<comp id="283" class="1005" name="weight_in_read_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="1"/>
<pin id="285" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="weight_in_read "/>
</bind>
</comp>

<comp id="288" class="1005" name="rmo_read_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rmo_read "/>
</bind>
</comp>

<comp id="293" class="1005" name="cmo_read_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cmo_read "/>
</bind>
</comp>

<comp id="298" class="1005" name="bias_in_read_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="1"/>
<pin id="300" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bias_in_read "/>
</bind>
</comp>

<comp id="303" class="1005" name="kmo_read_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="30" slack="1"/>
<pin id="305" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="kmo_read "/>
</bind>
</comp>

<comp id="308" class="1005" name="param_read_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1184" slack="1"/>
<pin id="310" dir="1" index="1" bw="1184" slack="1"/>
</pin_list>
<bind>
<opset="param_read "/>
</bind>
</comp>

<comp id="313" class="1005" name="param_L2_TILENUM_S_read_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="param_L2_TILENUM_S_read "/>
</bind>
</comp>

<comp id="318" class="1005" name="icmp_ln292_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln292 "/>
</bind>
</comp>

<comp id="322" class="1005" name="smo_1_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="smo_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="114"><net_src comp="84" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="84" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="86" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="86" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="84" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="88" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="88" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="84" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="86" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="90" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="88" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="78" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="180" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="226"><net_src comp="100" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="227"><net_src comp="8" pin="0"/><net_sink comp="188" pin=4"/></net>

<net id="228"><net_src comp="180" pin="4"/><net_sink comp="188" pin=7"/></net>

<net id="229"><net_src comp="16" pin="0"/><net_sink comp="188" pin=9"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="188" pin=13"/></net>

<net id="231"><net_src comp="26" pin="0"/><net_sink comp="188" pin=14"/></net>

<net id="232"><net_src comp="30" pin="0"/><net_sink comp="188" pin=16"/></net>

<net id="233"><net_src comp="32" pin="0"/><net_sink comp="188" pin=17"/></net>

<net id="234"><net_src comp="34" pin="0"/><net_sink comp="188" pin=18"/></net>

<net id="235"><net_src comp="36" pin="0"/><net_sink comp="188" pin=19"/></net>

<net id="236"><net_src comp="38" pin="0"/><net_sink comp="188" pin=20"/></net>

<net id="237"><net_src comp="40" pin="0"/><net_sink comp="188" pin=21"/></net>

<net id="238"><net_src comp="42" pin="0"/><net_sink comp="188" pin=22"/></net>

<net id="239"><net_src comp="44" pin="0"/><net_sink comp="188" pin=23"/></net>

<net id="240"><net_src comp="46" pin="0"/><net_sink comp="188" pin=24"/></net>

<net id="241"><net_src comp="48" pin="0"/><net_sink comp="188" pin=25"/></net>

<net id="242"><net_src comp="50" pin="0"/><net_sink comp="188" pin=26"/></net>

<net id="243"><net_src comp="52" pin="0"/><net_sink comp="188" pin=27"/></net>

<net id="244"><net_src comp="54" pin="0"/><net_sink comp="188" pin=28"/></net>

<net id="245"><net_src comp="56" pin="0"/><net_sink comp="188" pin=29"/></net>

<net id="246"><net_src comp="58" pin="0"/><net_sink comp="188" pin=30"/></net>

<net id="247"><net_src comp="60" pin="0"/><net_sink comp="188" pin=31"/></net>

<net id="248"><net_src comp="62" pin="0"/><net_sink comp="188" pin=32"/></net>

<net id="249"><net_src comp="64" pin="0"/><net_sink comp="188" pin=33"/></net>

<net id="250"><net_src comp="66" pin="0"/><net_sink comp="188" pin=34"/></net>

<net id="251"><net_src comp="68" pin="0"/><net_sink comp="188" pin=35"/></net>

<net id="256"><net_src comp="180" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="180" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="98" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="110" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="188" pin=15"/></net>

<net id="271"><net_src comp="116" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="188" pin=12"/></net>

<net id="276"><net_src comp="122" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="188" pin=11"/></net>

<net id="281"><net_src comp="128" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="188" pin=10"/></net>

<net id="286"><net_src comp="134" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="188" pin=8"/></net>

<net id="291"><net_src comp="140" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="188" pin=6"/></net>

<net id="296"><net_src comp="146" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="188" pin=5"/></net>

<net id="301"><net_src comp="152" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="188" pin=3"/></net>

<net id="306"><net_src comp="158" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="311"><net_src comp="164" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="316"><net_src comp="170" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="321"><net_src comp="252" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="257" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="180" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem3 | {2 3 }
	Port: bias_l2_0 | {2 3 }
	Port: bias_l2_1 | {2 3 }
	Port: bias_l2_2 | {2 3 }
	Port: bias_l2_3 | {2 3 }
	Port: weight_l2_0 | {2 3 }
	Port: weight_l2_1 | {2 3 }
	Port: weight_l2_2 | {2 3 }
	Port: weight_l2_3 | {2 3 }
	Port: data_l2_0 | {2 3 }
	Port: data_l2_1 | {2 3 }
	Port: data_l2_2 | {2 3 }
	Port: data_l2_3 | {2 3 }
	Port: output_l2_reduction_0 | {2 3 }
	Port: output_l2_reduction_1 | {2 3 }
	Port: output_l2_reduction_2 | {2 3 }
	Port: output_l2_reduction_3 | {2 3 }
	Port: output_l2_0 | {2 3 }
	Port: output_l2_1 | {2 3 }
	Port: output_l2_2 | {2 3 }
	Port: output_l2_3 | {2 3 }
 - Input state : 
	Port: dataflow_parent_loop_proc : param_L2_TILENUM_S | {1 }
	Port: dataflow_parent_loop_proc : param | {1 }
	Port: dataflow_parent_loop_proc : kmo | {1 }
	Port: dataflow_parent_loop_proc : bias_in | {1 }
	Port: dataflow_parent_loop_proc : gmem0 | {2 3 }
	Port: dataflow_parent_loop_proc : cmo | {1 }
	Port: dataflow_parent_loop_proc : rmo | {1 }
	Port: dataflow_parent_loop_proc : weight_in | {1 }
	Port: dataflow_parent_loop_proc : gmem1 | {2 3 }
	Port: dataflow_parent_loop_proc : hmo | {1 }
	Port: dataflow_parent_loop_proc : wmo | {1 }
	Port: dataflow_parent_loop_proc : data_in | {1 }
	Port: dataflow_parent_loop_proc : gmem2 | {2 3 }
	Port: dataflow_parent_loop_proc : gmem3 | {2 3 }
	Port: dataflow_parent_loop_proc : conv_out | {1 }
	Port: dataflow_parent_loop_proc : bias_l2_0 | {2 3 }
	Port: dataflow_parent_loop_proc : bias_l2_1 | {2 3 }
	Port: dataflow_parent_loop_proc : bias_l2_2 | {2 3 }
	Port: dataflow_parent_loop_proc : bias_l2_3 | {2 3 }
	Port: dataflow_parent_loop_proc : weight_l2_0 | {2 3 }
	Port: dataflow_parent_loop_proc : weight_l2_1 | {2 3 }
	Port: dataflow_parent_loop_proc : weight_l2_2 | {2 3 }
	Port: dataflow_parent_loop_proc : weight_l2_3 | {2 3 }
	Port: dataflow_parent_loop_proc : data_l2_0 | {2 3 }
	Port: dataflow_parent_loop_proc : data_l2_1 | {2 3 }
	Port: dataflow_parent_loop_proc : data_l2_2 | {2 3 }
	Port: dataflow_parent_loop_proc : data_l2_3 | {2 3 }
	Port: dataflow_parent_loop_proc : output_l2_reduction_0 | {2 3 }
	Port: dataflow_parent_loop_proc : output_l2_reduction_1 | {2 3 }
	Port: dataflow_parent_loop_proc : output_l2_reduction_2 | {2 3 }
	Port: dataflow_parent_loop_proc : output_l2_reduction_3 | {2 3 }
	Port: dataflow_parent_loop_proc : output_l2_0 | {2 3 }
	Port: dataflow_parent_loop_proc : output_l2_1 | {2 3 }
	Port: dataflow_parent_loop_proc : output_l2_2 | {2 3 }
	Port: dataflow_parent_loop_proc : output_l2_3 | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln292 : 1
		specdataflowpipeline_ln292 : 1
		smo_1 : 1
		br_ln292 : 2
		call_ln292 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                Functional Unit                |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_LOOP_S_MOST_OUTER_fu_188 |    8    |    98   | 60.6278 |  26207  |   6540  |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|
|    add   |                  smo_1_fu_257                 |    0    |    0    |    0    |    0    |    39   |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|
|   icmp   |               icmp_ln292_fu_252               |    0    |    0    |    0    |    0    |    20   |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|
|          |           conv_out_read_read_fu_110           |    0    |    0    |    0    |    0    |    0    |
|          |            data_in_read_read_fu_116           |    0    |    0    |    0    |    0    |    0    |
|          |              wmo_read_read_fu_122             |    0    |    0    |    0    |    0    |    0    |
|          |              hmo_read_read_fu_128             |    0    |    0    |    0    |    0    |    0    |
|          |           weight_in_read_read_fu_134          |    0    |    0    |    0    |    0    |    0    |
|   read   |              rmo_read_read_fu_140             |    0    |    0    |    0    |    0    |    0    |
|          |              cmo_read_read_fu_146             |    0    |    0    |    0    |    0    |    0    |
|          |            bias_in_read_read_fu_152           |    0    |    0    |    0    |    0    |    0    |
|          |              kmo_read_read_fu_158             |    0    |    0    |    0    |    0    |    0    |
|          |             param_read_read_fu_164            |    0    |    0    |    0    |    0    |    0    |
|          |      param_L2_TILENUM_S_read_read_fu_170      |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                               |    8    |    98   | 60.6278 |  26207  |   6599  |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      bias_in_read_reg_298     |   64   |
|        cmo_read_reg_293       |   32   |
|     conv_out_read_reg_263     |   64   |
|      data_in_read_reg_268     |   64   |
|        hmo_read_reg_278       |   30   |
|       icmp_ln292_reg_318      |    1   |
|        kmo_read_reg_303       |   30   |
|param_L2_TILENUM_S_read_reg_313|   32   |
|       param_read_reg_308      |  1184  |
|        rmo_read_reg_288       |   32   |
|         smo_1_reg_322         |   32   |
|          smo_reg_176          |   32   |
|     weight_in_read_reg_283    |   64   |
|        wmo_read_reg_273       |   30   |
+-------------------------------+--------+
|             Total             |  1691  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| smo_reg_176 |  p0  |   2  |  32  |   64   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |   64   ||  0.603  ||    9    |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    8   |   98   |   60   |  26207 |  6599  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |    -   |  1691  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |   98   |   61   |  27898 |  6608  |
+-----------+--------+--------+--------+--------+--------+
