#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Mar 18 21:46:47 2025
# Process ID: 15620
# Current directory: C:/Users/Ye Ye Taut/Documents/alchitry/Bill/lab3_50.002/50002-lab3-alu/build/vivado/alu.runs/impl_1
# Command line: vivado.exe -log alchitry_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source alchitry_top.tcl -notrace
# Log file: C:/Users/Ye Ye Taut/Documents/alchitry/Bill/lab3_50.002/50002-lab3-alu/build/vivado/alu.runs/impl_1/alchitry_top.vdi
# Journal file: C:/Users/Ye Ye Taut/Documents/alchitry/Bill/lab3_50.002/50002-lab3-alu/build/vivado/alu.runs/impl_1\vivado.jou
# Running On: LAPTOP-6R0BMEKF, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 12, Host memory: 16312 MB
#-----------------------------------------------------------
source alchitry_top.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 456.344 ; gain = 184.516
Command: link_design -top alchitry_top -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 853.387 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 319 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Ye Ye Taut/Documents/alchitry/Bill/lab3_50.002/50002-lab3-alu/build/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/Ye Ye Taut/Documents/alchitry/Bill/lab3_50.002/50002-lab3-alu/build/constraint/alchitry.xdc]
Parsing XDC File [C:/Users/Ye Ye Taut/Documents/alchitry/Bill/lab3_50.002/50002-lab3-alu/build/constraint/au_props.xdc]
Finished Parsing XDC File [C:/Users/Ye Ye Taut/Documents/alchitry/Bill/lab3_50.002/50002-lab3-alu/build/constraint/au_props.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 990.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 995.305 ; gain = 538.961
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.812 . Memory (MB): peak = 1012.258 ; gain = 16.953

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 563dac48

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1563.773 ; gain = 551.516

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 563dac48

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1933.125 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 563dac48

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1933.125 ; gain = 0.000
Phase 1 Initialization | Checksum: 563dac48

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1933.125 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 563dac48

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1933.125 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 563dac48

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1933.125 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 563dac48

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1933.125 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 563dac48

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 1933.125 ; gain = 0.000
Retarget | Checksum: 563dac48
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 63276d12

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 1933.125 ; gain = 0.000
Constant propagation | Checksum: 63276d12
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 6e48e190

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 1933.125 ; gain = 0.000
Sweep | Checksum: 6e48e190
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 6e48e190

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.230 . Memory (MB): peak = 1933.125 ; gain = 0.000
BUFG optimization | Checksum: 6e48e190
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 6e48e190

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.233 . Memory (MB): peak = 1933.125 ; gain = 0.000
Shift Register Optimization | Checksum: 6e48e190
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 6e48e190

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.240 . Memory (MB): peak = 1933.125 ; gain = 0.000
Post Processing Netlist | Checksum: 6e48e190
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 13fb074fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.317 . Memory (MB): peak = 1933.125 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1933.125 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 13fb074fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.324 . Memory (MB): peak = 1933.125 ; gain = 0.000
Phase 9 Finalization | Checksum: 13fb074fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.325 . Memory (MB): peak = 1933.125 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 13fb074fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.327 . Memory (MB): peak = 1933.125 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1933.125 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13fb074fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1933.125 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13fb074fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1933.125 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1933.125 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 13fb074fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1933.125 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1933.125 ; gain = 937.820
INFO: [runtcl-4] Executing : report_drc -file alchitry_top_drc_opted.rpt -pb alchitry_top_drc_opted.pb -rpx alchitry_top_drc_opted.rpx
Command: report_drc -file alchitry_top_drc_opted.rpt -pb alchitry_top_drc_opted.pb -rpx alchitry_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Ye Ye Taut/Documents/alchitry/Bill/lab3_50.002/50002-lab3-alu/build/vivado/alu.runs/impl_1/alchitry_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1933.125 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1933.125 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1933.125 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1933.125 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1933.125 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1933.125 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1933.125 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ye Ye Taut/Documents/alchitry/Bill/lab3_50.002/50002-lab3-alu/build/vivado/alu.runs/impl_1/alchitry_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1933.125 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d05cdb10

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1933.125 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1933.125 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 173fe33ff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.268 . Memory (MB): peak = 1933.125 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ebe5100d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.776 . Memory (MB): peak = 1933.125 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ebe5100d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.779 . Memory (MB): peak = 1933.125 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1ebe5100d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.787 . Memory (MB): peak = 1933.125 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1affac21e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.930 . Memory (MB): peak = 1933.125 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 17611b5b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1933.125 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1b09e276f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1933.125 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 252b90e6b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1933.125 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 27 LUTNM shape to break, 50 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 16, two critical 11, total 27, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 50 nets or LUTs. Breaked 27 LUTs, combined 23 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1933.125 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           27  |             23  |                    50  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           27  |             23  |                    50  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 16771236a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1933.125 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 22ce4322f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1933.125 ; gain = 0.000
Phase 2 Global Placement | Checksum: 22ce4322f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1933.125 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21eebb681

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1933.125 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 172fd8a79

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1933.125 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 204e019d2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1933.125 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1aa2f5160

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1933.125 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 15c012478

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1933.125 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1de2139be

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1933.125 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 235c8678c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1933.125 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 194883d0f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1933.125 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 228e6a0cc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1933.125 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 228e6a0cc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1933.125 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14bc5e51e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.252 | TNS=-37.045 |
Phase 1 Physical Synthesis Initialization | Checksum: 15018364a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1933.125 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15018364a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1933.125 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 14bc5e51e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1933.125 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-9.040. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1029b3cfd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1933.125 ; gain = 0.000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1933.125 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1029b3cfd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1933.125 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1029b3cfd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1933.125 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1029b3cfd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1933.125 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1029b3cfd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1933.125 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1933.125 ; gain = 0.000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1933.125 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: fa3fc0c2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1933.125 ; gain = 0.000
Ending Placer Task | Checksum: 905c77d4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1933.125 ; gain = 0.000
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1933.125 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file alchitry_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1933.125 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file alchitry_top_utilization_placed.rpt -pb alchitry_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file alchitry_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1933.125 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1933.125 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.275 . Memory (MB): peak = 1933.125 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1933.125 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1933.125 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1933.125 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1933.125 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.320 . Memory (MB): peak = 1933.125 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ye Ye Taut/Documents/alchitry/Bill/lab3_50.002/50002-lab3-alu/build/vivado/alu.runs/impl_1/alchitry_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.329 . Memory (MB): peak = 1941.949 ; gain = 8.824
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.35s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1941.949 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.053 | TNS=-25.348 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d2571179

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 1941.969 ; gain = 0.020
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.053 | TNS=-25.348 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1d2571179

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.194 . Memory (MB): peak = 1941.969 ; gain = 0.020

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.053 | TNS=-25.348 |
INFO: [Physopt 32-702] Processed net alu_manual/D_current_value_q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_manual/FSM_onehot_D_states_q_reg[5]_rep__10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_manual/M_alu_z. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_manual/M_alu_z. Critical path length was reduced through logic transformation on cell alu_manual/D_current_value_q[6]_i_2_comp.
INFO: [Physopt 32-735] Processed net alu_manual/led_OBUF[6]_inst_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.955 | TNS=-25.264 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net alu_manual/led_OBUF[5]_inst_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.901 | TNS=-25.210 |
INFO: [Physopt 32-702] Processed net alu_manual/M_alu_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_manual/M_alu_n. Critical path length was reduced through logic transformation on cell alu_manual/led_OBUF[7]_inst_i_6_comp.
INFO: [Physopt 32-735] Processed net alu_manual/D_current_value_q[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.780 | TNS=-24.799 |
INFO: [Physopt 32-702] Processed net alu_manual/led_OBUF[5]_inst_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_manual/led_OBUF[5]_inst_i_11_n_0. Critical path length was reduced through logic transformation on cell alu_manual/led_OBUF[5]_inst_i_11_comp.
INFO: [Physopt 32-735] Processed net alu_manual/led_OBUF[5]_inst_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.730 | TNS=-24.741 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net alu_manual/led_OBUF[4]_inst_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.715 | TNS=-24.726 |
INFO: [Physopt 32-702] Processed net alu_manual/led_OBUF[6]_inst_i_21_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_manual/led_OBUF[6]_inst_i_21_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/led_OBUF[6]_inst_i_21_comp_2.
INFO: [Physopt 32-735] Processed net alu_manual/D_current_value_q[6]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.701 | TNS=-24.726 |
INFO: [Physopt 32-710] Processed net alu_manual/led_OBUF[6]_inst_i_21_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/led_OBUF[6]_inst_i_21_comp.
INFO: [Physopt 32-735] Processed net alu_manual/D_current_value_q[6]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.615 | TNS=-24.640 |
INFO: [Physopt 32-710] Processed net alu_manual/M_alu_n. Critical path length was reduced through logic transformation on cell alu_manual/led_OBUF[7]_inst_i_6_comp_1.
INFO: [Physopt 32-735] Processed net alu_manual/D_current_value_q[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.390 | TNS=-24.055 |
INFO: [Physopt 32-702] Processed net alu_manual/led_OBUF[4]_inst_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_manual/led_OBUF[4]_inst_i_9_n_0. Critical path length was reduced through logic transformation on cell alu_manual/led_OBUF[4]_inst_i_9_comp.
INFO: [Physopt 32-735] Processed net alu_manual/led_OBUF[4]_inst_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.389 | TNS=-24.052 |
INFO: [Physopt 32-710] Processed net alu_manual/led_OBUF[6]_inst_i_21_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/led_OBUF[6]_inst_i_21_comp_3.
INFO: [Physopt 32-735] Processed net alu_manual/led_OBUF[2]_inst_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.335 | TNS=-24.014 |
INFO: [Physopt 32-710] Processed net alu_manual/led_OBUF[6]_inst_i_21_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/led_OBUF[6]_inst_i_21_comp.
INFO: [Physopt 32-735] Processed net alu_manual/D_current_value_q[6]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.317 | TNS=-23.996 |
INFO: [Physopt 32-710] Processed net alu_manual/led_OBUF[5]_inst_i_11_n_0. Critical path length was reduced through logic transformation on cell alu_manual/led_OBUF[5]_inst_i_11_comp_1.
INFO: [Physopt 32-735] Processed net alu_manual/led_OBUF[4]_inst_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.282 | TNS=-23.947 |
INFO: [Physopt 32-702] Processed net alu_manual/D_current_value_q[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_manual/D_current_value_q[3]_i_4_n_0. Critical path length was reduced through logic transformation on cell alu_manual/D_current_value_q[3]_i_4_comp_2.
INFO: [Physopt 32-735] Processed net alu_manual/led_OBUF[5]_inst_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.250 | TNS=-23.635 |
INFO: [Physopt 32-710] Processed net alu_manual/M_alu_n. Critical path length was reduced through logic transformation on cell alu_manual/led_OBUF[7]_inst_i_6_comp.
INFO: [Physopt 32-735] Processed net alu_manual/led_OBUF[5]_inst_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.207 | TNS=-23.426 |
INFO: [Physopt 32-702] Processed net alu_manual/D_current_value_q[6]_i_4_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_manual/D_current_value_q[6]_i_4_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/D_current_value_q[6]_i_4_comp.
INFO: [Physopt 32-735] Processed net alu_manual/led_OBUF[2]_inst_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.084 | TNS=-23.303 |
INFO: [Physopt 32-710] Processed net alu_manual/M_alu_n. Critical path length was reduced through logic transformation on cell alu_manual/led_OBUF[7]_inst_i_6_comp_2.
INFO: [Physopt 32-735] Processed net alu_manual/led_OBUF[4]_inst_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.995 | TNS=-22.114 |
INFO: [Physopt 32-710] Processed net alu_manual/D_current_value_q[3]_i_4_n_0. Critical path length was reduced through logic transformation on cell alu_manual/D_current_value_q[3]_i_4_comp_3.
INFO: [Physopt 32-735] Processed net alu_manual/led_OBUF[4]_inst_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.994 | TNS=-21.319 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net alu_manual/led_OBUF[2]_inst_i_12_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.971 | TNS=-21.436 |
INFO: [Physopt 32-663] Processed net alu_manual/D_b_value_q[4].  Re-placed instance alu_manual/D_b_value_q_reg[4]
INFO: [Physopt 32-735] Processed net alu_manual/D_b_value_q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.901 | TNS=-21.226 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net alu_manual/led_OBUF[1]_inst_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.746 | TNS=-21.071 |
INFO: [Physopt 32-702] Processed net alu_manual/led_OBUF[2]_inst_i_12_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_manual/led_OBUF[2]_inst_i_12_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/led_OBUF[2]_inst_i_12_comp_2.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][7]_INST_0_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.532 | TNS=-20.871 |
INFO: [Physopt 32-702] Processed net alu_manual/D_current_value_q[6]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_manual/D_current_value_q[6]_i_5_n_0. Critical path length was reduced through logic transformation on cell alu_manual/D_current_value_q[6]_i_5_comp.
INFO: [Physopt 32-735] Processed net alu_manual/led_OBUF[2]_inst_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.431 | TNS=-19.568 |
INFO: [Physopt 32-710] Processed net alu_manual/D_current_value_q[6]_i_4_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/D_current_value_q[6]_i_4_comp_3.
INFO: [Physopt 32-735] Processed net alu_manual/led_OBUF[1]_inst_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.414 | TNS=-19.553 |
INFO: [Physopt 32-702] Processed net alu_manual/led_OBUF[1]_inst_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_manual/led_OBUF[1]_inst_i_11_n_0. Critical path length was reduced through logic transformation on cell alu_manual/led_OBUF[1]_inst_i_11_comp.
INFO: [Physopt 32-735] Processed net alu_manual/led_OBUF[1]_inst_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.373 | TNS=-19.510 |
INFO: [Physopt 32-242] Processed net alu_manual/D_current_value_q[6]_i_6_n_0. Rewired (signal push) alu_manual/io_led[2][5]_INST_0_i_9_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-735] Processed net alu_manual/D_current_value_q[6]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.307 | TNS=-19.444 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net alu_manual/led_OBUF[0]_inst_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.100 | TNS=-19.237 |
INFO: [Physopt 32-663] Processed net alu_manual/io_led[2][6]_INST_0_i_10_n_0.  Re-placed instance alu_manual/io_led[2][6]_INST_0_i_10
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][6]_INST_0_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.992 | TNS=-19.129 |
INFO: [Physopt 32-81] Processed net alu_manual/io_led[2][6]_INST_0_i_10_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][6]_INST_0_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.962 | TNS=-19.113 |
INFO: [Physopt 32-710] Processed net alu_manual/D_current_value_q[6]_i_4_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/D_current_value_q[6]_i_4_comp.
INFO: [Physopt 32-735] Processed net alu_manual/led_OBUF[0]_inst_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.955 | TNS=-19.106 |
INFO: [Physopt 32-710] Processed net alu_manual/D_current_value_q[6]_i_4_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/D_current_value_q[6]_i_4_comp_4.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][6]_INST_0_i_10_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.938 | TNS=-19.089 |
INFO: [Physopt 32-710] Processed net alu_manual/D_current_value_q[6]_i_5_n_0. Critical path length was reduced through logic transformation on cell alu_manual/D_current_value_q[6]_i_5_comp_1.
INFO: [Physopt 32-735] Processed net alu_manual/led_OBUF[1]_inst_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.887 | TNS=-18.004 |
INFO: [Physopt 32-710] Processed net alu_manual/D_current_value_q[6]_i_4_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/D_current_value_q[6]_i_4_comp.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][6]_INST_0_i_10_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.816 | TNS=-17.933 |
INFO: [Physopt 32-702] Processed net alu_manual/led_OBUF[0]_inst_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_manual/led_OBUF[0]_inst_i_10_n_0. Critical path length was reduced through logic transformation on cell alu_manual/led_OBUF[0]_inst_i_10_comp.
INFO: [Physopt 32-735] Processed net alu_manual/led_OBUF[0]_inst_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.799 | TNS=-17.912 |
INFO: [Physopt 32-710] Processed net alu_manual/led_OBUF[1]_inst_i_11_n_0. Critical path length was reduced through logic transformation on cell alu_manual/led_OBUF[1]_inst_i_11_comp_1.
INFO: [Physopt 32-735] Processed net alu_manual/led_OBUF[0]_inst_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.575 | TNS=-17.682 |
INFO: [Physopt 32-663] Processed net alu_manual/io_led[2][6]_INST_0_i_10_n_0_repN.  Re-placed instance alu_manual/io_led[2][6]_INST_0_i_10_replica_comp_1
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][6]_INST_0_i_10_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.487 | TNS=-17.594 |
INFO: [Physopt 32-702] Processed net alu_manual/io_led[2][6]_INST_0_i_10_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][6]_INST_0_i_10_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][6]_INST_0_i_10_replica_comp.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][6]_INST_0_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.416 | TNS=-17.523 |
INFO: [Physopt 32-710] Processed net alu_manual/D_current_value_q[6]_i_5_n_0. Critical path length was reduced through logic transformation on cell alu_manual/D_current_value_q[6]_i_5_comp.
INFO: [Physopt 32-735] Processed net alu_manual/led_OBUF[0]_inst_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.270 | TNS=-15.517 |
INFO: [Physopt 32-710] Processed net alu_manual/D_current_value_q[6]_i_4_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/D_current_value_q[6]_i_4_comp_5.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][7]_INST_0_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.186 | TNS=-15.441 |
INFO: [Physopt 32-663] Processed net alu_manual/io_led[2][5]_INST_0_i_9_n_0.  Re-placed instance alu_manual/io_led[2][5]_INST_0_i_9
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][5]_INST_0_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.038 | TNS=-15.293 |
INFO: [Physopt 32-710] Processed net alu_manual/led_OBUF[2]_inst_i_12_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/led_OBUF[2]_inst_i_12_comp.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][7]_INST_0_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.012 | TNS=-15.271 |
INFO: [Physopt 32-710] Processed net alu_manual/led_OBUF[1]_inst_i_11_n_0. Critical path length was reduced through logic transformation on cell alu_manual/led_OBUF[1]_inst_i_11_comp.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][7]_INST_0_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.838 | TNS=-15.097 |
INFO: [Physopt 32-710] Processed net alu_manual/led_OBUF[0]_inst_i_10_n_0. Critical path length was reduced through logic transformation on cell alu_manual/led_OBUF[0]_inst_i_10_comp_1.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][7]_INST_0_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.805 | TNS=-15.060 |
INFO: [Physopt 32-710] Processed net alu_manual/led_OBUF[2]_inst_i_12_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/led_OBUF[2]_inst_i_12_comp_3.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][5]_INST_0_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.805 | TNS=-15.072 |
INFO: [Physopt 32-710] Processed net alu_manual/D_current_value_q[6]_i_4_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/D_current_value_q[6]_i_4_comp.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][6]_INST_0_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.787 | TNS=-15.054 |
INFO: [Physopt 32-710] Processed net alu_manual/led_OBUF[2]_inst_i_12_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/led_OBUF[2]_inst_i_12_comp.
INFO: [Physopt 32-735] Processed net alu_manual/D_current_value_q[6]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.721 | TNS=-14.988 |
INFO: [Physopt 32-710] Processed net alu_manual/led_OBUF[1]_inst_i_11_n_0. Critical path length was reduced through logic transformation on cell alu_manual/led_OBUF[1]_inst_i_11_comp_2.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][6]_INST_0_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.689 | TNS=-14.956 |
INFO: [Physopt 32-710] Processed net alu_manual/led_OBUF[0]_inst_i_10_n_0. Critical path length was reduced through logic transformation on cell alu_manual/led_OBUF[0]_inst_i_10_comp.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][6]_INST_0_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.634 | TNS=-14.895 |
INFO: [Physopt 32-710] Processed net alu_manual/led_OBUF[2]_inst_i_12_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/led_OBUF[2]_inst_i_12_comp_4.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][6]_INST_0_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.627 | TNS=-14.880 |
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][6]_INST_0_i_10_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][6]_INST_0_i_10_replica_comp_2.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][5]_INST_0_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.571 | TNS=-14.832 |
INFO: [Physopt 32-710] Processed net alu_manual/led_OBUF[2]_inst_i_12_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/led_OBUF[2]_inst_i_12_comp.
INFO: [Physopt 32-735] Processed net alu_manual/D_current_value_q[6]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.490 | TNS=-14.745 |
INFO: [Physopt 32-710] Processed net alu_manual/D_current_value_q[6]_i_5_n_0. Critical path length was reduced through logic transformation on cell alu_manual/D_current_value_q[6]_i_5_comp_2.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][7]_INST_0_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.280 | TNS=-13.959 |
INFO: [Physopt 32-663] Processed net alu_manual/io_led[2][4]_INST_0_i_11_n_0.  Re-placed instance alu_manual/io_led[2][4]_INST_0_i_11
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][4]_INST_0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.206 | TNS=-13.885 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][4]_INST_0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.202 | TNS=-13.881 |
INFO: [Physopt 32-663] Processed net alu_manual/io_led[2][6]_INST_0_i_20_n_0.  Re-placed instance alu_manual/io_led[2][6]_INST_0_i_20
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][6]_INST_0_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.137 | TNS=-13.538 |
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][6]_INST_0_i_10_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][6]_INST_0_i_10_replica_comp.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][4]_INST_0_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.063 | TNS=-13.464 |
INFO: [Physopt 32-710] Processed net alu_manual/D_current_value_q[6]_i_5_n_0. Critical path length was reduced through logic transformation on cell alu_manual/D_current_value_q[6]_i_5_comp.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][6]_INST_0_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.014 | TNS=-11.823 |
INFO: [Physopt 32-81] Processed net alu_manual/io_led[2][3]_INST_0_i_9_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][3]_INST_0_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.945 | TNS=-11.766 |
INFO: [Physopt 32-710] Processed net alu_manual/D_current_value_q[6]_i_4_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/D_current_value_q[6]_i_4_comp_6.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][5]_INST_0_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.879 | TNS=-11.708 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][3]_INST_0_i_9_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.839 | TNS=-11.668 |
INFO: [Physopt 32-702] Processed net alu_manual/io_led[2][4]_INST_0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][4]_INST_0_i_11_n_0. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][4]_INST_0_i_11_comp.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][4]_INST_0_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.744 | TNS=-11.567 |
INFO: [Physopt 32-710] Processed net alu_manual/led_OBUF[0]_inst_i_10_n_0. Critical path length was reduced through logic transformation on cell alu_manual/led_OBUF[0]_inst_i_10_comp_2.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][5]_INST_0_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.732 | TNS=-11.561 |
INFO: [Physopt 32-710] Processed net alu_manual/led_OBUF[1]_inst_i_11_n_0. Critical path length was reduced through logic transformation on cell alu_manual/led_OBUF[1]_inst_i_11_comp.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][5]_INST_0_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.701 | TNS=-11.534 |
INFO: [Physopt 32-702] Processed net alu_manual/io_led[2][5]_INST_0_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][5]_INST_0_i_13_n_0. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][5]_INST_0_i_13_comp_8.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][4]_INST_0_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.591 | TNS=-9.822 |
INFO: [Physopt 32-81] Processed net alu_manual/io_led[2][2]_INST_0_i_10_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][2]_INST_0_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.556 | TNS=-9.801 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][2]_INST_0_i_10_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.539 | TNS=-9.784 |
INFO: [Physopt 32-702] Processed net alu_manual/io_led[2][3]_INST_0_i_9_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][3]_INST_0_i_9_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][3]_INST_0_i_9_replica_comp.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][3]_INST_0_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.532 | TNS=-9.781 |
INFO: [Physopt 32-710] Processed net alu_manual/D_current_value_q[6]_i_4_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/D_current_value_q[6]_i_4_comp.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][4]_INST_0_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.510 | TNS=-9.767 |
INFO: [Physopt 32-702] Processed net alu_manual/D_current_value_q[6]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_manual/D_current_value_q[6]_i_6_n_0. Critical path length was reduced through logic transformation on cell alu_manual/D_current_value_q[6]_i_6_rewire_comp.
INFO: [Physopt 32-735] Processed net alu_manual/D_current_value_q[6]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.454 | TNS=-9.711 |
INFO: [Physopt 32-710] Processed net alu_manual/led_OBUF[0]_inst_i_10_n_0. Critical path length was reduced through logic transformation on cell alu_manual/led_OBUF[0]_inst_i_10_comp.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][4]_INST_0_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.418 | TNS=-9.681 |
INFO: [Physopt 32-710] Processed net alu_manual/D_current_value_q[6]_i_6_n_0. Critical path length was reduced through logic transformation on cell alu_manual/D_current_value_q[6]_i_6_rewire_comp_2.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][1]_INST_0_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.382 | TNS=-9.659 |
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][6]_INST_0_i_10_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][6]_INST_0_i_10_replica_comp_3.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][3]_INST_0_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-9.595 |
INFO: [Physopt 32-710] Processed net alu_manual/led_OBUF[1]_inst_i_11_n_0. Critical path length was reduced through logic transformation on cell alu_manual/led_OBUF[1]_inst_i_11_comp_3.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][4]_INST_0_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.190 | TNS=-9.469 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][0]_INST_0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.107 | TNS=-9.386 |
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][3]_INST_0_i_9_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][3]_INST_0_i_9_replica_comp_1.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][2]_INST_0_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.079 | TNS=-9.362 |
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][6]_INST_0_i_10_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][6]_INST_0_i_10_replica_comp.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][2]_INST_0_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.072 | TNS=-9.351 |
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][4]_INST_0_i_11_n_0. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][4]_INST_0_i_11_comp_1.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][3]_INST_0_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.953 | TNS=-9.236 |
INFO: [Physopt 32-702] Processed net alu_manual/io_led[2][2]_INST_0_i_10_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][2]_INST_0_i_10_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][2]_INST_0_i_10_replica_comp.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][2]_INST_0_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.924 | TNS=-9.203 |
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][5]_INST_0_i_13_n_0. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][5]_INST_0_i_13_comp_9.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][3]_INST_0_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.831 | TNS=-8.518 |
INFO: [Physopt 32-710] Processed net alu_manual/led_OBUF[1]_inst_i_11_n_0. Critical path length was reduced through logic transformation on cell alu_manual/led_OBUF[1]_inst_i_11_comp.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][3]_INST_0_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.748 | TNS=-8.443 |
INFO: [Physopt 32-710] Processed net alu_manual/D_current_value_q[6]_i_4_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/D_current_value_q[6]_i_4_comp_7.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][3]_INST_0_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.736 | TNS=-8.439 |
INFO: [Physopt 32-702] Processed net alu_manual/io_led[2][0]_INST_0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][0]_INST_0_i_11_n_0. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][0]_INST_0_i_11_comp.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][0]_INST_0_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.698 | TNS=-8.393 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][1]_INST_0_i_9_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.666 | TNS=-8.361 |
INFO: [Physopt 32-710] Processed net alu_manual/led_OBUF[0]_inst_i_10_n_0. Critical path length was reduced through logic transformation on cell alu_manual/led_OBUF[0]_inst_i_10_comp_3.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][3]_INST_0_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.654 | TNS=-8.355 |
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][4]_INST_0_i_11_n_0. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][4]_INST_0_i_11_comp.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][2]_INST_0_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.635 | TNS=-8.336 |
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][5]_INST_0_i_13_n_0. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][5]_INST_0_i_13_comp_10.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][2]_INST_0_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.459 | TNS=-6.540 |
INFO: [Physopt 32-710] Processed net alu_manual/D_current_value_q[6]_i_4_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/D_current_value_q[6]_i_4_comp.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][2]_INST_0_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.452 | TNS=-6.539 |
INFO: [Physopt 32-663] Processed net alu_manual/io_led[2][1]_INST_0_i_9_n_0_repN.  Re-placed instance alu_manual/io_led[2][1]_INST_0_i_9_comp
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][1]_INST_0_i_9_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.394 | TNS=-6.481 |
INFO: [Physopt 32-702] Processed net alu_manual/io_led[2][1]_INST_0_i_9_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net alu_manual/io_led[1][5]_INST_0_i_9_n_0.  Re-placed instance alu_manual/io_led[1][5]_INST_0_i_9
INFO: [Physopt 32-735] Processed net alu_manual/io_led[1][5]_INST_0_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.367 | TNS=-6.454 |
INFO: [Physopt 32-710] Processed net alu_manual/led_OBUF[1]_inst_i_11_n_0. Critical path length was reduced through logic transformation on cell alu_manual/led_OBUF[1]_inst_i_11_comp_4.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][2]_INST_0_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.358 | TNS=-6.449 |
INFO: [Physopt 32-663] Processed net alu_manual/D_current_value_q[6]_i_7_n_0.  Re-placed instance alu_manual/D_current_value_q[6]_i_7_comp
INFO: [Physopt 32-735] Processed net alu_manual/D_current_value_q[6]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.330 | TNS=-6.421 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[1][7]_INST_0_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.325 | TNS=-6.416 |
INFO: [Physopt 32-242] Processed net alu_manual/D_current_value_q[6]_i_7_n_0. Rewired (signal push) alu_manual/D_current_value_q[6]_i_8_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-735] Processed net alu_manual/D_current_value_q[6]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.319 | TNS=-6.410 |
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][3]_INST_0_i_9_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][3]_INST_0_i_9_replica_comp.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][1]_INST_0_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.319 | TNS=-6.428 |
INFO: [Physopt 32-702] Processed net alu_manual/io_led[2][1]_INST_0_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][1]_INST_0_i_17_n_0. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][1]_INST_0_i_17_comp_2.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][0]_INST_0_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.051 | TNS=-4.586 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[1][6]_INST_0_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.016 | TNS=-4.551 |
INFO: [Physopt 32-663] Processed net alu_manual/D_current_value_q[6]_i_7_n_0.  Re-placed instance alu_manual/D_current_value_q[6]_i_7_comp_rewire
INFO: [Physopt 32-735] Processed net alu_manual/D_current_value_q[6]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.995 | TNS=-4.530 |
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][3]_INST_0_i_9_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][3]_INST_0_i_9_replica_comp_2.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[2][0]_INST_0_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.957 | TNS=-4.492 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][0]_INST_0_i_11_n_0. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][0]_INST_0_i_11_comp_1.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[1][7]_INST_0_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net alu_manual/io_led[1][7]_INST_0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[1][7]_INST_0_i_9_n_0. Critical path length was reduced through logic transformation on cell alu_manual/io_led[1][7]_INST_0_i_9_comp.
INFO: [Physopt 32-735] Processed net alu_manual/io_led[1][7]_INST_0_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][1]_INST_0_i_9_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][1]_INST_0_i_9_comp.
INFO: [Physopt 32-735] Processed net alu_manual/D_current_value_q[6]_i_7_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][1]_INST_0_i_9_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][1]_INST_0_i_9_comp_2.
INFO: [Physopt 32-702] Processed net alu_manual/io_led[1][6]_INST_0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[1][6]_INST_0_i_8_n_0. Critical path length was reduced through logic transformation on cell alu_manual/io_led[1][6]_INST_0_i_8_comp.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[1][7]_INST_0_i_9_n_0. Critical path length was reduced through logic transformation on cell alu_manual/io_led[1][7]_INST_0_i_9_comp_1.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][1]_INST_0_i_17_n_0. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][1]_INST_0_i_17_comp_3.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][0]_INST_0_i_11_n_0. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][0]_INST_0_i_11_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][1]_INST_0_i_9_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][1]_INST_0_i_9_comp.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][1]_INST_0_i_17_n_0. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][1]_INST_0_i_17_comp_4.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][1]_INST_0_i_9_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][1]_INST_0_i_9_comp_3.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][3]_INST_0_i_9_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][3]_INST_0_i_9_replica_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[1][6]_INST_0_i_8_n_0. Critical path length was reduced through logic transformation on cell alu_manual/io_led[1][6]_INST_0_i_8_comp_1.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][1]_INST_0_i_9_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][1]_INST_0_i_9_comp.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[1][7]_INST_0_i_9_n_0. Critical path length was reduced through logic transformation on cell alu_manual/io_led[1][7]_INST_0_i_9_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][0]_INST_0_i_11_n_0. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][0]_INST_0_i_11_comp_2.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][1]_INST_0_i_9_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][1]_INST_0_i_9_comp_4.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][3]_INST_0_i_9_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][3]_INST_0_i_9_replica_comp_3.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[1][6]_INST_0_i_8_n_0. Critical path length was reduced through logic transformation on cell alu_manual/io_led[1][6]_INST_0_i_8_comp.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[1][7]_INST_0_i_9_n_0. Critical path length was reduced through logic transformation on cell alu_manual/io_led[1][7]_INST_0_i_9_comp_2.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][1]_INST_0_i_17_n_0. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][1]_INST_0_i_17_comp_5.
INFO: [Physopt 32-702] Processed net alu_manual/io_led[1][3]_INST_0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[1][3]_INST_0_i_10_n_0. Critical path length was reduced through logic transformation on cell alu_manual/io_led[1][3]_INST_0_i_10_comp.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][1]_INST_0_i_9_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][1]_INST_0_i_9_comp.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][0]_INST_0_i_11_n_0. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][0]_INST_0_i_11_comp.
INFO: [Physopt 32-702] Processed net alu_manual/D_current_value_q[6]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_manual/D_current_value_q[6]_i_8_n_0. Critical path length was reduced through logic transformation on cell alu_manual/D_current_value_q[6]_i_8_comp_1.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][1]_INST_0_i_17_n_0. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][1]_INST_0_i_17_comp_6.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[2][3]_INST_0_i_9_n_0_repN. Critical path length was reduced through logic transformation on cell alu_manual/io_led[2][3]_INST_0_i_9_replica_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[1][3]_INST_0_i_10_n_0. Critical path length was reduced through logic transformation on cell alu_manual/io_led[1][3]_INST_0_i_10_comp_1.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[1][6]_INST_0_i_8_n_0. Critical path length was reduced through logic transformation on cell alu_manual/io_led[1][6]_INST_0_i_8_comp_2.
INFO: [Physopt 32-702] Processed net alu_manual/io_led[1][2]_INST_0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_manual/io_led[1][2]_INST_0_i_10_n_0. Critical path length was reduced through logic transformation on cell alu_manual/io_led[1][2]_INST_0_i_10_comp.
INFO: [Common 17-14] Message 'Physopt 32-710' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net alu_manual/io_led[1][0]_INST_0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_manual/D_current_value_q[6]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net alu_manual/io_led[0][6]_INST_0_i_12_n_0.  Re-placed instance alu_manual/io_led[0][6]_INST_0_i_12
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net alu_manual/io_led[0][6]_INST_0_i_12_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net alu_manual/io_led[1][4]_INST_0_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net alu_manual/io_led[0][3]_INST_0_i_8_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net alu_manual/io_led[0][3]_INST_0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_manual/M_alu_a[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_manual/D_current_value_q[6]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_manual/D_current_value_q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_manual/FSM_onehot_D_states_q_reg[5]_rep__10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net alu_manual/M_alu_z.  Re-placed instance alu_manual/D_current_value_q[6]_i_2_comp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1975.871 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 194f832b2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1975.871 ; gain = 33.922

Phase 4 Critical Path Optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1975.871 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 194f832b2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1975.871 ; gain = 33.922
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1975.871 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.184 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          9.237  |         25.348  |            3  |              0  |                   142  |           0  |           2  |  00:00:15  |
|  Total          |          9.237  |         25.348  |            3  |              0  |                   142  |           0  |           3  |  00:00:15  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1975.871 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 194f832b2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1975.871 ; gain = 33.922
INFO: [Common 17-83] Releasing license: Implementation
462 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1975.871 ; gain = 42.746
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1999.523 ; gain = 6.902
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.215 . Memory (MB): peak = 1999.523 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1999.523 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1999.523 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1999.523 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1999.523 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.257 . Memory (MB): peak = 1999.523 ; gain = 6.902
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ye Ye Taut/Documents/alchitry/Bill/lab3_50.002/50002-lab3-alu/build/vivado/alu.runs/impl_1/alchitry_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 60ba5e5b ConstDB: 0 ShapeSum: e8ed3acf RouteDB: 0
Post Restoration Checksum: NetGraph: 798c01a4 | NumContArr: c31807d7 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2c1f5feb5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2106.770 ; gain = 95.109

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2c1f5feb5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2106.770 ; gain = 95.109

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2c1f5feb5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2106.770 ; gain = 95.109
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 297f8c4be

Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 2118.141 ; gain = 106.480
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.284  | TNS=0.000  | WHS=-0.055 | THS=-0.487 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3629
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3629
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1fc692ea9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 2119.926 ; gain = 108.266

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1fc692ea9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 2119.926 ; gain = 108.266

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 29896c247

Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 2119.926 ; gain = 108.266
Phase 3 Initial Routing | Checksum: 29896c247

Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 2119.926 ; gain = 108.266

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 463
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.308  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 29871dea7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2119.926 ; gain = 108.266
Phase 4 Rip-up And Reroute | Checksum: 29871dea7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2119.926 ; gain = 108.266

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 29871dea7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2119.926 ; gain = 108.266

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 29871dea7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2119.926 ; gain = 108.266
Phase 5 Delay and Skew Optimization | Checksum: 29871dea7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2119.926 ; gain = 108.266

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 29d408edc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2119.926 ; gain = 108.266
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.401  | TNS=0.000  | WHS=0.232  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 29d408edc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2119.926 ; gain = 108.266
Phase 6 Post Hold Fix | Checksum: 29d408edc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2119.926 ; gain = 108.266

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.34537 %
  Global Horizontal Routing Utilization  = 1.5531 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 29d408edc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2119.926 ; gain = 108.266

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 29d408edc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2119.926 ; gain = 108.266

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2871ac171

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2119.926 ; gain = 108.266

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.401  | TNS=0.000  | WHS=0.232  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2871ac171

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2119.926 ; gain = 108.266
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 21674ebeb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2119.926 ; gain = 108.266
Ending Routing Task | Checksum: 21674ebeb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2119.926 ; gain = 108.266

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
479 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 2119.926 ; gain = 120.402
INFO: [runtcl-4] Executing : report_drc -file alchitry_top_drc_routed.rpt -pb alchitry_top_drc_routed.pb -rpx alchitry_top_drc_routed.rpx
Command: report_drc -file alchitry_top_drc_routed.rpt -pb alchitry_top_drc_routed.pb -rpx alchitry_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Ye Ye Taut/Documents/alchitry/Bill/lab3_50.002/50002-lab3-alu/build/vivado/alu.runs/impl_1/alchitry_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file alchitry_top_methodology_drc_routed.rpt -pb alchitry_top_methodology_drc_routed.pb -rpx alchitry_top_methodology_drc_routed.rpx
Command: report_methodology -file alchitry_top_methodology_drc_routed.rpt -pb alchitry_top_methodology_drc_routed.pb -rpx alchitry_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Ye Ye Taut/Documents/alchitry/Bill/lab3_50.002/50002-lab3-alu/build/vivado/alu.runs/impl_1/alchitry_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file alchitry_top_power_routed.rpt -pb alchitry_top_power_summary_routed.pb -rpx alchitry_top_power_routed.rpx
Command: report_power -file alchitry_top_power_routed.rpt -pb alchitry_top_power_summary_routed.pb -rpx alchitry_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
489 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file alchitry_top_route_status.rpt -pb alchitry_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file alchitry_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file alchitry_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file alchitry_top_bus_skew_routed.rpt -pb alchitry_top_bus_skew_routed.pb -rpx alchitry_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2120.676 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 2120.676 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2120.676 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2120.676 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2120.676 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2120.676 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.278 . Memory (MB): peak = 2120.676 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ye Ye Taut/Documents/alchitry/Bill/lab3_50.002/50002-lab3-alu/build/vivado/alu.runs/impl_1/alchitry_top_routed.dcp' has been generated.
Command: write_bitstream -force alchitry_top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13110464 bits.
Writing bitstream ./alchitry_top.bit...
Writing bitstream ./alchitry_top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2556.914 ; gain = 436.238
INFO: [Common 17-206] Exiting Vivado at Tue Mar 18 21:48:28 2025...
