{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1716558798686 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716558798687 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 19:23:16 2024 " "Processing started: Fri May 24 19:23:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716558798687 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1716558798687 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mpsoc_design -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off mpsoc_design -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1716558798688 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1716558799144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/mpsoc.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/mpsoc.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc " "Found entity 1: mpsoc" {  } { { "mpsoc/synthesis/mpsoc.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/mpsoc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "mpsoc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "mpsoc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_irq_mapper " "Found entity 1: mpsoc_irq_mapper" {  } { { "mpsoc/synthesis/submodules/mpsoc_irq_mapper.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0 " "Found entity 1: mpsoc_mm_interconnect_0" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799314 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: mpsoc_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: mpsoc_mm_interconnect_0_rsp_xbar_mux" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_rsp_xbar_demux_003 " "Found entity 1: mpsoc_mm_interconnect_0_rsp_xbar_demux_003" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_demux_003.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: mpsoc_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: mpsoc_mm_interconnect_0_rsp_xbar_demux" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_cmd_xbar_mux_003 " "Found entity 1: mpsoc_mm_interconnect_0_cmd_xbar_mux_003" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux_003.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: mpsoc_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: mpsoc_mm_interconnect_0_cmd_xbar_mux" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: mpsoc_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: mpsoc_mm_interconnect_0_cmd_xbar_demux" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799344 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mpsoc_mm_interconnect_0_id_router_009.sv(48) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_id_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_009.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716558799347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mpsoc_mm_interconnect_0_id_router_009.sv(49) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_id_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_009.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716558799347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_id_router_009_default_decode " "Found entity 1: mpsoc_mm_interconnect_0_id_router_009_default_decode" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_009.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799348 ""} { "Info" "ISGN_ENTITY_NAME" "2 mpsoc_mm_interconnect_0_id_router_009 " "Found entity 2: mpsoc_mm_interconnect_0_id_router_009" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_009.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_009.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mpsoc_mm_interconnect_0_id_router_005.sv(48) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_005.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716558799349 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mpsoc_mm_interconnect_0_id_router_005.sv(49) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_005.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716558799349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_id_router_005_default_decode " "Found entity 1: mpsoc_mm_interconnect_0_id_router_005_default_decode" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_005.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799350 ""} { "Info" "ISGN_ENTITY_NAME" "2 mpsoc_mm_interconnect_0_id_router_005 " "Found entity 2: mpsoc_mm_interconnect_0_id_router_005" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_005.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mpsoc_mm_interconnect_0_id_router_003.sv(48) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_003.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716558799351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mpsoc_mm_interconnect_0_id_router_003.sv(49) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_003.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716558799351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_id_router_003_default_decode " "Found entity 1: mpsoc_mm_interconnect_0_id_router_003_default_decode" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_003.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799352 ""} { "Info" "ISGN_ENTITY_NAME" "2 mpsoc_mm_interconnect_0_id_router_003 " "Found entity 2: mpsoc_mm_interconnect_0_id_router_003" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_003.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799352 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mpsoc_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_002.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716558799353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mpsoc_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_002.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716558799353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: mpsoc_mm_interconnect_0_id_router_002_default_decode" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_002.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799354 ""} { "Info" "ISGN_ENTITY_NAME" "2 mpsoc_mm_interconnect_0_id_router_002 " "Found entity 2: mpsoc_mm_interconnect_0_id_router_002" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_002.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799354 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mpsoc_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716558799355 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mpsoc_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716558799355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_id_router_default_decode " "Found entity 1: mpsoc_mm_interconnect_0_id_router_default_decode" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799356 ""} { "Info" "ISGN_ENTITY_NAME" "2 mpsoc_mm_interconnect_0_id_router " "Found entity 2: mpsoc_mm_interconnect_0_id_router" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799356 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mpsoc_mm_interconnect_0_addr_router_003.sv(48) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_addr_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_003.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716558799365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mpsoc_mm_interconnect_0_addr_router_003.sv(49) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_addr_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_003.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716558799365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_addr_router_003_default_decode " "Found entity 1: mpsoc_mm_interconnect_0_addr_router_003_default_decode" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_003.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799366 ""} { "Info" "ISGN_ENTITY_NAME" "2 mpsoc_mm_interconnect_0_addr_router_003 " "Found entity 2: mpsoc_mm_interconnect_0_addr_router_003" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_003.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799366 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mpsoc_mm_interconnect_0_addr_router_002.sv(48) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716558799367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mpsoc_mm_interconnect_0_addr_router_002.sv(49) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716558799367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_addr_router_002_default_decode " "Found entity 1: mpsoc_mm_interconnect_0_addr_router_002_default_decode" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799368 ""} { "Info" "ISGN_ENTITY_NAME" "2 mpsoc_mm_interconnect_0_addr_router_002 " "Found entity 2: mpsoc_mm_interconnect_0_addr_router_002" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mpsoc_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716558799378 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mpsoc_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716558799378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: mpsoc_mm_interconnect_0_addr_router_001_default_decode" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799379 ""} { "Info" "ISGN_ENTITY_NAME" "2 mpsoc_mm_interconnect_0_addr_router_001 " "Found entity 2: mpsoc_mm_interconnect_0_addr_router_001" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799379 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mpsoc_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716558799380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mpsoc_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716558799380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_addr_router_default_decode " "Found entity 1: mpsoc_mm_interconnect_0_addr_router_default_decode" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799381 ""} { "Info" "ISGN_ENTITY_NAME" "2 mpsoc_mm_interconnect_0_addr_router " "Found entity 2: mpsoc_mm_interconnect_0_addr_router" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "mpsoc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "mpsoc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "mpsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "mpsoc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "mpsoc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "mpsoc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_alt_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_alt_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_alt_timer_0 " "Found entity 1: mpsoc_alt_timer_0" {  } { { "mpsoc/synthesis/submodules/mpsoc_alt_timer_0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_alt_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_sysid_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_sysid_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_sysid_1 " "Found entity 1: mpsoc_sysid_1" {  } { { "mpsoc/synthesis/submodules/mpsoc_sysid_1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_sysid_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu1.v 21 21 " "Found 21 design units, including 21 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_cpu1_register_bank_a_module " "Found entity 1: mpsoc_cpu1_register_bank_a_module" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799411 ""} { "Info" "ISGN_ENTITY_NAME" "2 mpsoc_cpu1_register_bank_b_module " "Found entity 2: mpsoc_cpu1_register_bank_b_module" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799411 ""} { "Info" "ISGN_ENTITY_NAME" "3 mpsoc_cpu1_nios2_oci_debug " "Found entity 3: mpsoc_cpu1_nios2_oci_debug" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799411 ""} { "Info" "ISGN_ENTITY_NAME" "4 mpsoc_cpu1_ociram_sp_ram_module " "Found entity 4: mpsoc_cpu1_ociram_sp_ram_module" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799411 ""} { "Info" "ISGN_ENTITY_NAME" "5 mpsoc_cpu1_nios2_ocimem " "Found entity 5: mpsoc_cpu1_nios2_ocimem" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799411 ""} { "Info" "ISGN_ENTITY_NAME" "6 mpsoc_cpu1_nios2_avalon_reg " "Found entity 6: mpsoc_cpu1_nios2_avalon_reg" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799411 ""} { "Info" "ISGN_ENTITY_NAME" "7 mpsoc_cpu1_nios2_oci_break " "Found entity 7: mpsoc_cpu1_nios2_oci_break" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799411 ""} { "Info" "ISGN_ENTITY_NAME" "8 mpsoc_cpu1_nios2_oci_xbrk " "Found entity 8: mpsoc_cpu1_nios2_oci_xbrk" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799411 ""} { "Info" "ISGN_ENTITY_NAME" "9 mpsoc_cpu1_nios2_oci_dbrk " "Found entity 9: mpsoc_cpu1_nios2_oci_dbrk" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799411 ""} { "Info" "ISGN_ENTITY_NAME" "10 mpsoc_cpu1_nios2_oci_itrace " "Found entity 10: mpsoc_cpu1_nios2_oci_itrace" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799411 ""} { "Info" "ISGN_ENTITY_NAME" "11 mpsoc_cpu1_nios2_oci_td_mode " "Found entity 11: mpsoc_cpu1_nios2_oci_td_mode" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799411 ""} { "Info" "ISGN_ENTITY_NAME" "12 mpsoc_cpu1_nios2_oci_dtrace " "Found entity 12: mpsoc_cpu1_nios2_oci_dtrace" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799411 ""} { "Info" "ISGN_ENTITY_NAME" "13 mpsoc_cpu1_nios2_oci_compute_input_tm_cnt " "Found entity 13: mpsoc_cpu1_nios2_oci_compute_input_tm_cnt" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799411 ""} { "Info" "ISGN_ENTITY_NAME" "14 mpsoc_cpu1_nios2_oci_fifo_wrptr_inc " "Found entity 14: mpsoc_cpu1_nios2_oci_fifo_wrptr_inc" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799411 ""} { "Info" "ISGN_ENTITY_NAME" "15 mpsoc_cpu1_nios2_oci_fifo_cnt_inc " "Found entity 15: mpsoc_cpu1_nios2_oci_fifo_cnt_inc" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799411 ""} { "Info" "ISGN_ENTITY_NAME" "16 mpsoc_cpu1_nios2_oci_fifo " "Found entity 16: mpsoc_cpu1_nios2_oci_fifo" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799411 ""} { "Info" "ISGN_ENTITY_NAME" "17 mpsoc_cpu1_nios2_oci_pib " "Found entity 17: mpsoc_cpu1_nios2_oci_pib" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799411 ""} { "Info" "ISGN_ENTITY_NAME" "18 mpsoc_cpu1_nios2_oci_im " "Found entity 18: mpsoc_cpu1_nios2_oci_im" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799411 ""} { "Info" "ISGN_ENTITY_NAME" "19 mpsoc_cpu1_nios2_performance_monitors " "Found entity 19: mpsoc_cpu1_nios2_performance_monitors" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799411 ""} { "Info" "ISGN_ENTITY_NAME" "20 mpsoc_cpu1_nios2_oci " "Found entity 20: mpsoc_cpu1_nios2_oci" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799411 ""} { "Info" "ISGN_ENTITY_NAME" "21 mpsoc_cpu1 " "Found entity 21: mpsoc_cpu1" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_cpu1_jtag_debug_module_sysclk " "Found entity 1: mpsoc_cpu1_jtag_debug_module_sysclk" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_sysclk.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_cpu1_jtag_debug_module_tck " "Found entity 1: mpsoc_cpu1_jtag_debug_module_tck" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_tck.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_cpu1_jtag_debug_module_wrapper " "Found entity 1: mpsoc_cpu1_jtag_debug_module_wrapper" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu1_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu1_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_cpu1_oci_test_bench " "Found entity 1: mpsoc_cpu1_oci_test_bench" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1_oci_test_bench.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu1_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu1_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_cpu1_test_bench " "Found entity 1: mpsoc_cpu1_test_bench" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1_test_bench.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_ins_mem_c1.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_ins_mem_c1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_ins_mem_c1 " "Found entity 1: mpsoc_ins_mem_c1" {  } { { "mpsoc/synthesis/submodules/mpsoc_ins_mem_c1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_ins_mem_c1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_data_mem_shared.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_data_mem_shared.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_data_mem_shared " "Found entity 1: mpsoc_data_mem_shared" {  } { { "mpsoc/synthesis/submodules/mpsoc_data_mem_shared.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_data_mem_shared.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_sysid_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_sysid_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_sysid_0 " "Found entity 1: mpsoc_sysid_0" {  } { { "mpsoc/synthesis/submodules/mpsoc_sysid_0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_sysid_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_timer_0 " "Found entity 1: mpsoc_timer_0" {  } { { "mpsoc/synthesis/submodules/mpsoc_timer_0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_jtag_uart_0_sim_scfifo_w " "Found entity 1: mpsoc_jtag_uart_0_sim_scfifo_w" {  } { { "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799432 ""} { "Info" "ISGN_ENTITY_NAME" "2 mpsoc_jtag_uart_0_scfifo_w " "Found entity 2: mpsoc_jtag_uart_0_scfifo_w" {  } { { "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799432 ""} { "Info" "ISGN_ENTITY_NAME" "3 mpsoc_jtag_uart_0_sim_scfifo_r " "Found entity 3: mpsoc_jtag_uart_0_sim_scfifo_r" {  } { { "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799432 ""} { "Info" "ISGN_ENTITY_NAME" "4 mpsoc_jtag_uart_0_scfifo_r " "Found entity 4: mpsoc_jtag_uart_0_scfifo_r" {  } { { "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799432 ""} { "Info" "ISGN_ENTITY_NAME" "5 mpsoc_jtag_uart_0 " "Found entity 5: mpsoc_jtag_uart_0" {  } { { "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu0.v 21 21 " "Found 21 design units, including 21 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_cpu0_register_bank_a_module " "Found entity 1: mpsoc_cpu0_register_bank_a_module" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799447 ""} { "Info" "ISGN_ENTITY_NAME" "2 mpsoc_cpu0_register_bank_b_module " "Found entity 2: mpsoc_cpu0_register_bank_b_module" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799447 ""} { "Info" "ISGN_ENTITY_NAME" "3 mpsoc_cpu0_nios2_oci_debug " "Found entity 3: mpsoc_cpu0_nios2_oci_debug" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799447 ""} { "Info" "ISGN_ENTITY_NAME" "4 mpsoc_cpu0_ociram_sp_ram_module " "Found entity 4: mpsoc_cpu0_ociram_sp_ram_module" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799447 ""} { "Info" "ISGN_ENTITY_NAME" "5 mpsoc_cpu0_nios2_ocimem " "Found entity 5: mpsoc_cpu0_nios2_ocimem" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799447 ""} { "Info" "ISGN_ENTITY_NAME" "6 mpsoc_cpu0_nios2_avalon_reg " "Found entity 6: mpsoc_cpu0_nios2_avalon_reg" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799447 ""} { "Info" "ISGN_ENTITY_NAME" "7 mpsoc_cpu0_nios2_oci_break " "Found entity 7: mpsoc_cpu0_nios2_oci_break" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799447 ""} { "Info" "ISGN_ENTITY_NAME" "8 mpsoc_cpu0_nios2_oci_xbrk " "Found entity 8: mpsoc_cpu0_nios2_oci_xbrk" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799447 ""} { "Info" "ISGN_ENTITY_NAME" "9 mpsoc_cpu0_nios2_oci_dbrk " "Found entity 9: mpsoc_cpu0_nios2_oci_dbrk" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799447 ""} { "Info" "ISGN_ENTITY_NAME" "10 mpsoc_cpu0_nios2_oci_itrace " "Found entity 10: mpsoc_cpu0_nios2_oci_itrace" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799447 ""} { "Info" "ISGN_ENTITY_NAME" "11 mpsoc_cpu0_nios2_oci_td_mode " "Found entity 11: mpsoc_cpu0_nios2_oci_td_mode" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799447 ""} { "Info" "ISGN_ENTITY_NAME" "12 mpsoc_cpu0_nios2_oci_dtrace " "Found entity 12: mpsoc_cpu0_nios2_oci_dtrace" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799447 ""} { "Info" "ISGN_ENTITY_NAME" "13 mpsoc_cpu0_nios2_oci_compute_input_tm_cnt " "Found entity 13: mpsoc_cpu0_nios2_oci_compute_input_tm_cnt" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799447 ""} { "Info" "ISGN_ENTITY_NAME" "14 mpsoc_cpu0_nios2_oci_fifo_wrptr_inc " "Found entity 14: mpsoc_cpu0_nios2_oci_fifo_wrptr_inc" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799447 ""} { "Info" "ISGN_ENTITY_NAME" "15 mpsoc_cpu0_nios2_oci_fifo_cnt_inc " "Found entity 15: mpsoc_cpu0_nios2_oci_fifo_cnt_inc" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799447 ""} { "Info" "ISGN_ENTITY_NAME" "16 mpsoc_cpu0_nios2_oci_fifo " "Found entity 16: mpsoc_cpu0_nios2_oci_fifo" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799447 ""} { "Info" "ISGN_ENTITY_NAME" "17 mpsoc_cpu0_nios2_oci_pib " "Found entity 17: mpsoc_cpu0_nios2_oci_pib" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799447 ""} { "Info" "ISGN_ENTITY_NAME" "18 mpsoc_cpu0_nios2_oci_im " "Found entity 18: mpsoc_cpu0_nios2_oci_im" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799447 ""} { "Info" "ISGN_ENTITY_NAME" "19 mpsoc_cpu0_nios2_performance_monitors " "Found entity 19: mpsoc_cpu0_nios2_performance_monitors" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799447 ""} { "Info" "ISGN_ENTITY_NAME" "20 mpsoc_cpu0_nios2_oci " "Found entity 20: mpsoc_cpu0_nios2_oci" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799447 ""} { "Info" "ISGN_ENTITY_NAME" "21 mpsoc_cpu0 " "Found entity 21: mpsoc_cpu0" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_cpu0_jtag_debug_module_sysclk " "Found entity 1: mpsoc_cpu0_jtag_debug_module_sysclk" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_sysclk.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_cpu0_jtag_debug_module_tck " "Found entity 1: mpsoc_cpu0_jtag_debug_module_tck" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_tck.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_cpu0_jtag_debug_module_wrapper " "Found entity 1: mpsoc_cpu0_jtag_debug_module_wrapper" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_cpu0_oci_test_bench " "Found entity 1: mpsoc_cpu0_oci_test_bench" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0_oci_test_bench.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_cpu0_test_bench " "Found entity 1: mpsoc_cpu0_test_bench" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0_test_bench.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_ins_mem_c0.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_ins_mem_c0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_ins_mem_c0 " "Found entity 1: mpsoc_ins_mem_c0" {  } { { "mpsoc/synthesis/submodules/mpsoc_ins_mem_c0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_ins_mem_c0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "D:/SEM6/CO503/Lab03/mpsoc_desgin/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799463 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mpsoc_cpu0.v(1605) " "Verilog HDL or VHDL warning at mpsoc_cpu0.v(1605): conditional expression evaluates to a constant" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1716558799473 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mpsoc_cpu0.v(1607) " "Verilog HDL or VHDL warning at mpsoc_cpu0.v(1607): conditional expression evaluates to a constant" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1716558799473 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mpsoc_cpu0.v(1763) " "Verilog HDL or VHDL warning at mpsoc_cpu0.v(1763): conditional expression evaluates to a constant" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1716558799473 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mpsoc_cpu0.v(2587) " "Verilog HDL or VHDL warning at mpsoc_cpu0.v(2587): conditional expression evaluates to a constant" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1716558799476 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mpsoc_cpu1.v(1605) " "Verilog HDL or VHDL warning at mpsoc_cpu1.v(1605): conditional expression evaluates to a constant" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1716558799488 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mpsoc_cpu1.v(1607) " "Verilog HDL or VHDL warning at mpsoc_cpu1.v(1607): conditional expression evaluates to a constant" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1716558799488 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mpsoc_cpu1.v(1763) " "Verilog HDL or VHDL warning at mpsoc_cpu1.v(1763): conditional expression evaluates to a constant" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1716558799488 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mpsoc_cpu1.v(2587) " "Verilog HDL or VHDL warning at mpsoc_cpu1.v(2587): conditional expression evaluates to a constant" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1716558799491 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1716558799593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc mpsoc:inst1 " "Elaborating entity \"mpsoc\" for hierarchy \"mpsoc:inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "D:/SEM6/CO503/Lab03/mpsoc_desgin/TopLevel.bdf" { { 144 656 880 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558799609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_ins_mem_c0 mpsoc:inst1\|mpsoc_ins_mem_c0:ins_mem_c0 " "Elaborating entity \"mpsoc_ins_mem_c0\" for hierarchy \"mpsoc:inst1\|mpsoc_ins_mem_c0:ins_mem_c0\"" {  } { { "mpsoc/synthesis/mpsoc.v" "ins_mem_c0" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/mpsoc.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558799659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mpsoc:inst1\|mpsoc_ins_mem_c0:ins_mem_c0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mpsoc:inst1\|mpsoc_ins_mem_c0:ins_mem_c0\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_ins_mem_c0.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_ins_mem_c0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558799863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mpsoc:inst1\|mpsoc_ins_mem_c0:ins_mem_c0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mpsoc:inst1\|mpsoc_ins_mem_c0:ins_mem_c0\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_ins_mem_c0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_ins_mem_c0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716558799876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mpsoc:inst1\|mpsoc_ins_mem_c0:ins_mem_c0\|altsyncram:the_altsyncram " "Instantiated megafunction \"mpsoc:inst1\|mpsoc_ins_mem_c0:ins_mem_c0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558799877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mpsoc_ins_mem_c0.hex " "Parameter \"init_file\" = \"mpsoc_ins_mem_c0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558799877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558799877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558799877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558799877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558799877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558799877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558799877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558799877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558799877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558799877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558799877 ""}  } { { "mpsoc/synthesis/submodules/mpsoc_ins_mem_c0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_ins_mem_c0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716558799877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ddc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ddc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ddc1 " "Found entity 1: altsyncram_ddc1" {  } { { "db/altsyncram_ddc1.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_ddc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558799975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558799975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ddc1 mpsoc:inst1\|mpsoc_ins_mem_c0:ins_mem_c0\|altsyncram:the_altsyncram\|altsyncram_ddc1:auto_generated " "Elaborating entity \"altsyncram_ddc1\" for hierarchy \"mpsoc:inst1\|mpsoc_ins_mem_c0:ins_mem_c0\|altsyncram:the_altsyncram\|altsyncram_ddc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558799975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558801001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558801001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa mpsoc:inst1\|mpsoc_ins_mem_c0:ins_mem_c0\|altsyncram:the_altsyncram\|altsyncram_ddc1:auto_generated\|decode_msa:decode3 " "Elaborating entity \"decode_msa\" for hierarchy \"mpsoc:inst1\|mpsoc_ins_mem_c0:ins_mem_c0\|altsyncram:the_altsyncram\|altsyncram_ddc1:auto_generated\|decode_msa:decode3\"" {  } { { "db/altsyncram_ddc1.tdf" "decode3" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_ddc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_job.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_job.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_job " "Found entity 1: mux_job" {  } { { "db/mux_job.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/mux_job.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558801070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558801070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_job mpsoc:inst1\|mpsoc_ins_mem_c0:ins_mem_c0\|altsyncram:the_altsyncram\|altsyncram_ddc1:auto_generated\|mux_job:mux2 " "Elaborating entity \"mux_job\" for hierarchy \"mpsoc:inst1\|mpsoc_ins_mem_c0:ins_mem_c0\|altsyncram:the_altsyncram\|altsyncram_ddc1:auto_generated\|mux_job:mux2\"" {  } { { "db/altsyncram_ddc1.tdf" "mux2" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_ddc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0 mpsoc:inst1\|mpsoc_cpu0:cpu0 " "Elaborating entity \"mpsoc_cpu0\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\"" {  } { { "mpsoc/synthesis/mpsoc.v" "cpu0" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/mpsoc.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_test_bench mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_test_bench:the_mpsoc_cpu0_test_bench " "Elaborating entity \"mpsoc_cpu0_test_bench\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_test_bench:the_mpsoc_cpu0_test_bench\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_test_bench" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_register_bank_a_module mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a " "Elaborating entity \"mpsoc_cpu0_register_bank_a_module\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "mpsoc_cpu0_register_bank_a" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801295 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716558801305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mpsoc_cpu0_rf_ram_a.mif " "Parameter \"init_file\" = \"mpsoc_cpu0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801305 ""}  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716558801305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j0g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j0g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j0g1 " "Found entity 1: altsyncram_j0g1" {  } { { "db/altsyncram_j0g1.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_j0g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558801360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558801360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j0g1 mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_j0g1:auto_generated " "Elaborating entity \"altsyncram_j0g1\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_j0g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_register_bank_b_module mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b " "Elaborating entity \"mpsoc_cpu0_register_bank_b_module\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "mpsoc_cpu0_register_bank_b" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716558801471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mpsoc_cpu0_rf_ram_b.mif " "Parameter \"init_file\" = \"mpsoc_cpu0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801472 ""}  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716558801472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k0g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k0g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k0g1 " "Found entity 1: altsyncram_k0g1" {  } { { "db/altsyncram_k0g1.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_k0g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558801524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558801524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k0g1 mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_k0g1:auto_generated " "Elaborating entity \"altsyncram_k0g1\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_k0g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_nios2_oci mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci " "Elaborating entity \"mpsoc_cpu0_nios2_oci\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_nios2_oci" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_nios2_oci_debug mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug " "Elaborating entity \"mpsoc_cpu0_nios2_oci_debug\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_altera_std_synchronizer" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716558801662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801662 ""}  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716558801662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_nios2_ocimem mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem " "Elaborating entity \"mpsoc_cpu0_nios2_ocimem\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_nios2_ocimem" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_ociram_sp_ram_module mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem\|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram " "Elaborating entity \"mpsoc_cpu0_ociram_sp_ram_module\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem\|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "mpsoc_cpu0_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem\|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem\|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801695 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem\|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem\|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716558801706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem\|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem\|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mpsoc_cpu0_ociram_default_contents.mif " "Parameter \"init_file\" = \"mpsoc_cpu0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801706 ""}  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716558801706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6781.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6781.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6781 " "Found entity 1: altsyncram_6781" {  } { { "db/altsyncram_6781.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_6781.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558801760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558801760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6781 mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem\|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_6781:auto_generated " "Elaborating entity \"altsyncram_6781\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem\|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_6781:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_nios2_avalon_reg mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg " "Elaborating entity \"mpsoc_cpu0_nios2_avalon_reg\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_nios2_oci_break mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_break:the_mpsoc_cpu0_nios2_oci_break " "Elaborating entity \"mpsoc_cpu0_nios2_oci_break\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_break:the_mpsoc_cpu0_nios2_oci_break\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_nios2_oci_break" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_nios2_oci_xbrk mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_xbrk:the_mpsoc_cpu0_nios2_oci_xbrk " "Elaborating entity \"mpsoc_cpu0_nios2_oci_xbrk\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_xbrk:the_mpsoc_cpu0_nios2_oci_xbrk\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_nios2_oci_dbrk mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_dbrk:the_mpsoc_cpu0_nios2_oci_dbrk " "Elaborating entity \"mpsoc_cpu0_nios2_oci_dbrk\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_dbrk:the_mpsoc_cpu0_nios2_oci_dbrk\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_nios2_oci_itrace mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_itrace:the_mpsoc_cpu0_nios2_oci_itrace " "Elaborating entity \"mpsoc_cpu0_nios2_oci_itrace\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_itrace:the_mpsoc_cpu0_nios2_oci_itrace\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_nios2_oci_dtrace mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_dtrace:the_mpsoc_cpu0_nios2_oci_dtrace " "Elaborating entity \"mpsoc_cpu0_nios2_oci_dtrace\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_dtrace:the_mpsoc_cpu0_nios2_oci_dtrace\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_nios2_oci_td_mode mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_dtrace:the_mpsoc_cpu0_nios2_oci_dtrace\|mpsoc_cpu0_nios2_oci_td_mode:mpsoc_cpu0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"mpsoc_cpu0_nios2_oci_td_mode\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_dtrace:the_mpsoc_cpu0_nios2_oci_dtrace\|mpsoc_cpu0_nios2_oci_td_mode:mpsoc_cpu0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "mpsoc_cpu0_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_nios2_oci_fifo mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_fifo:the_mpsoc_cpu0_nios2_oci_fifo " "Elaborating entity \"mpsoc_cpu0_nios2_oci_fifo\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_fifo:the_mpsoc_cpu0_nios2_oci_fifo\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_nios2_oci_compute_input_tm_cnt mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_fifo:the_mpsoc_cpu0_nios2_oci_fifo\|mpsoc_cpu0_nios2_oci_compute_input_tm_cnt:the_mpsoc_cpu0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"mpsoc_cpu0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_fifo:the_mpsoc_cpu0_nios2_oci_fifo\|mpsoc_cpu0_nios2_oci_compute_input_tm_cnt:the_mpsoc_cpu0_nios2_oci_compute_input_tm_cnt\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_nios2_oci_fifo_wrptr_inc mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_fifo:the_mpsoc_cpu0_nios2_oci_fifo\|mpsoc_cpu0_nios2_oci_fifo_wrptr_inc:the_mpsoc_cpu0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"mpsoc_cpu0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_fifo:the_mpsoc_cpu0_nios2_oci_fifo\|mpsoc_cpu0_nios2_oci_fifo_wrptr_inc:the_mpsoc_cpu0_nios2_oci_fifo_wrptr_inc\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_nios2_oci_fifo_cnt_inc mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_fifo:the_mpsoc_cpu0_nios2_oci_fifo\|mpsoc_cpu0_nios2_oci_fifo_cnt_inc:the_mpsoc_cpu0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"mpsoc_cpu0_nios2_oci_fifo_cnt_inc\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_fifo:the_mpsoc_cpu0_nios2_oci_fifo\|mpsoc_cpu0_nios2_oci_fifo_cnt_inc:the_mpsoc_cpu0_nios2_oci_fifo_cnt_inc\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_oci_test_bench mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_fifo:the_mpsoc_cpu0_nios2_oci_fifo\|mpsoc_cpu0_oci_test_bench:the_mpsoc_cpu0_oci_test_bench " "Elaborating entity \"mpsoc_cpu0_oci_test_bench\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_fifo:the_mpsoc_cpu0_nios2_oci_fifo\|mpsoc_cpu0_oci_test_bench:the_mpsoc_cpu0_oci_test_bench\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_oci_test_bench" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801961 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "mpsoc_cpu0_oci_test_bench " "Entity \"mpsoc_cpu0_oci_test_bench\" contains only dangling pins" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_oci_test_bench" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1716558801962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_nios2_oci_pib mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_pib:the_mpsoc_cpu0_nios2_oci_pib " "Elaborating entity \"mpsoc_cpu0_nios2_oci_pib\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_pib:the_mpsoc_cpu0_nios2_oci_pib\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_nios2_oci_im mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_im:the_mpsoc_cpu0_nios2_oci_im " "Elaborating entity \"mpsoc_cpu0_nios2_oci_im\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_im:the_mpsoc_cpu0_nios2_oci_im\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_nios2_oci_im" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_jtag_debug_module_wrapper mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper " "Elaborating entity \"mpsoc_cpu0_jtag_debug_module_wrapper\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_jtag_debug_module_wrapper" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_jtag_debug_module_tck mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck " "Elaborating entity \"mpsoc_cpu0_jtag_debug_module_tck\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v" "the_mpsoc_cpu0_jtag_debug_module_tck" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558801990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_jtag_debug_module_sysclk mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\|mpsoc_cpu0_jtag_debug_module_sysclk:the_mpsoc_cpu0_jtag_debug_module_sysclk " "Elaborating entity \"mpsoc_cpu0_jtag_debug_module_sysclk\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\|mpsoc_cpu0_jtag_debug_module_sysclk:the_mpsoc_cpu0_jtag_debug_module_sysclk\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v" "the_mpsoc_cpu0_jtag_debug_module_sysclk" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v" "mpsoc_cpu0_jtag_debug_module_phy" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802042 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716558802046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy " "Instantiated megafunction \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802047 ""}  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716558802047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802049 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_jtag_uart_0 mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"mpsoc_jtag_uart_0\" for hierarchy \"mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\"" {  } { { "mpsoc/synthesis/mpsoc.v" "jtag_uart_0" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/mpsoc.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_jtag_uart_0_scfifo_w mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w " "Elaborating entity \"mpsoc_jtag_uart_0_scfifo_w\" for hierarchy \"mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" "the_mpsoc_jtag_uart_0_scfifo_w" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" "wfifo" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716558802200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802200 ""}  } { { "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716558802200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558802257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558802257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558802278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558802278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558802296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558802296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558802362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558802362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558802430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558802430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558802494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558802494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558802561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558802561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_jtag_uart_0_scfifo_r mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r " "Elaborating entity \"mpsoc_jtag_uart_0_scfifo_r\" for hierarchy \"mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" "the_mpsoc_jtag_uart_0_scfifo_r" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" "mpsoc_jtag_uart_0_alt_jtag_atlantic" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716558802676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802676 ""}  } { { "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716558802676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_timer_0 mpsoc:inst1\|mpsoc_timer_0:timer_0 " "Elaborating entity \"mpsoc_timer_0\" for hierarchy \"mpsoc:inst1\|mpsoc_timer_0:timer_0\"" {  } { { "mpsoc/synthesis/mpsoc.v" "timer_0" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/mpsoc.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_sysid_0 mpsoc:inst1\|mpsoc_sysid_0:sysid_0 " "Elaborating entity \"mpsoc_sysid_0\" for hierarchy \"mpsoc:inst1\|mpsoc_sysid_0:sysid_0\"" {  } { { "mpsoc/synthesis/mpsoc.v" "sysid_0" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/mpsoc.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_data_mem_shared mpsoc:inst1\|mpsoc_data_mem_shared:data_mem_shared " "Elaborating entity \"mpsoc_data_mem_shared\" for hierarchy \"mpsoc:inst1\|mpsoc_data_mem_shared:data_mem_shared\"" {  } { { "mpsoc/synthesis/mpsoc.v" "data_mem_shared" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/mpsoc.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mpsoc:inst1\|mpsoc_data_mem_shared:data_mem_shared\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mpsoc:inst1\|mpsoc_data_mem_shared:data_mem_shared\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_data_mem_shared.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_data_mem_shared.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mpsoc:inst1\|mpsoc_data_mem_shared:data_mem_shared\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mpsoc:inst1\|mpsoc_data_mem_shared:data_mem_shared\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_data_mem_shared.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_data_mem_shared.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716558802739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mpsoc:inst1\|mpsoc_data_mem_shared:data_mem_shared\|altsyncram:the_altsyncram " "Instantiated megafunction \"mpsoc:inst1\|mpsoc_data_mem_shared:data_mem_shared\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mpsoc_data_mem_shared.hex " "Parameter \"init_file\" = \"mpsoc_data_mem_shared.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802739 ""}  } { { "mpsoc/synthesis/submodules/mpsoc_data_mem_shared.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_data_mem_shared.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716558802739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1vc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1vc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1vc1 " "Found entity 1: altsyncram_1vc1" {  } { { "db/altsyncram_1vc1.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_1vc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558802810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558802810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1vc1 mpsoc:inst1\|mpsoc_data_mem_shared:data_mem_shared\|altsyncram:the_altsyncram\|altsyncram_1vc1:auto_generated " "Elaborating entity \"altsyncram_1vc1\" for hierarchy \"mpsoc:inst1\|mpsoc_data_mem_shared:data_mem_shared\|altsyncram:the_altsyncram\|altsyncram_1vc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558802812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_ins_mem_c1 mpsoc:inst1\|mpsoc_ins_mem_c1:ins_mem_c1 " "Elaborating entity \"mpsoc_ins_mem_c1\" for hierarchy \"mpsoc:inst1\|mpsoc_ins_mem_c1:ins_mem_c1\"" {  } { { "mpsoc/synthesis/mpsoc.v" "ins_mem_c1" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/mpsoc.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558803851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mpsoc:inst1\|mpsoc_ins_mem_c1:ins_mem_c1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mpsoc:inst1\|mpsoc_ins_mem_c1:ins_mem_c1\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_ins_mem_c1.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_ins_mem_c1.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558803868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mpsoc:inst1\|mpsoc_ins_mem_c1:ins_mem_c1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mpsoc:inst1\|mpsoc_ins_mem_c1:ins_mem_c1\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_ins_mem_c1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_ins_mem_c1.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716558803878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mpsoc:inst1\|mpsoc_ins_mem_c1:ins_mem_c1\|altsyncram:the_altsyncram " "Instantiated megafunction \"mpsoc:inst1\|mpsoc_ins_mem_c1:ins_mem_c1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558803878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mpsoc_ins_mem_c1.hex " "Parameter \"init_file\" = \"mpsoc_ins_mem_c1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558803878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558803878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558803878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558803878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558803878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558803878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558803878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558803878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558803878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558803878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558803878 ""}  } { { "mpsoc/synthesis/submodules/mpsoc_ins_mem_c1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_ins_mem_c1.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716558803878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_edc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_edc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_edc1 " "Found entity 1: altsyncram_edc1" {  } { { "db/altsyncram_edc1.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_edc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558803946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558803946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_edc1 mpsoc:inst1\|mpsoc_ins_mem_c1:ins_mem_c1\|altsyncram:the_altsyncram\|altsyncram_edc1:auto_generated " "Elaborating entity \"altsyncram_edc1\" for hierarchy \"mpsoc:inst1\|mpsoc_ins_mem_c1:ins_mem_c1\|altsyncram:the_altsyncram\|altsyncram_edc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558803947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1 mpsoc:inst1\|mpsoc_cpu1:cpu1 " "Elaborating entity \"mpsoc_cpu1\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\"" {  } { { "mpsoc/synthesis/mpsoc.v" "cpu1" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/mpsoc.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558804975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_test_bench mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_test_bench:the_mpsoc_cpu1_test_bench " "Elaborating entity \"mpsoc_cpu1_test_bench\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_test_bench:the_mpsoc_cpu1_test_bench\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_test_bench" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_register_bank_a_module mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a " "Elaborating entity \"mpsoc_cpu1_register_bank_a_module\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "mpsoc_cpu1_register_bank_a" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716558805105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mpsoc_cpu1_rf_ram_a.mif " "Parameter \"init_file\" = \"mpsoc_cpu1_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805105 ""}  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716558805105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l0g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l0g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l0g1 " "Found entity 1: altsyncram_l0g1" {  } { { "db/altsyncram_l0g1.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_l0g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558805159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558805159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l0g1 mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_l0g1:auto_generated " "Elaborating entity \"altsyncram_l0g1\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_l0g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_register_bank_b_module mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b " "Elaborating entity \"mpsoc_cpu1_register_bank_b_module\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "mpsoc_cpu1_register_bank_b" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716558805270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mpsoc_cpu1_rf_ram_b.mif " "Parameter \"init_file\" = \"mpsoc_cpu1_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805270 ""}  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716558805270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m0g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m0g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m0g1 " "Found entity 1: altsyncram_m0g1" {  } { { "db/altsyncram_m0g1.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_m0g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558805324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558805324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m0g1 mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_m0g1:auto_generated " "Elaborating entity \"altsyncram_m0g1\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_m0g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_nios2_oci mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci " "Elaborating entity \"mpsoc_cpu1_nios2_oci\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_nios2_oci" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_nios2_oci_debug mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_debug:the_mpsoc_cpu1_nios2_oci_debug " "Elaborating entity \"mpsoc_cpu1_nios2_oci_debug\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_debug:the_mpsoc_cpu1_nios2_oci_debug\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_nios2_ocimem mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem " "Elaborating entity \"mpsoc_cpu1_nios2_ocimem\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_nios2_ocimem" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_ociram_sp_ram_module mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem\|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram " "Elaborating entity \"mpsoc_cpu1_ociram_sp_ram_module\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem\|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "mpsoc_cpu1_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem\|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem\|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem\|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem\|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716558805490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem\|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem\|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mpsoc_cpu1_ociram_default_contents.mif " "Parameter \"init_file\" = \"mpsoc_cpu1_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805490 ""}  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716558805490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7781.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7781.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7781 " "Found entity 1: altsyncram_7781" {  } { { "db/altsyncram_7781.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_7781.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716558805544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716558805544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7781 mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem\|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_7781:auto_generated " "Elaborating entity \"altsyncram_7781\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem\|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_7781:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_nios2_avalon_reg mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg " "Elaborating entity \"mpsoc_cpu1_nios2_avalon_reg\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_nios2_oci_break mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_break:the_mpsoc_cpu1_nios2_oci_break " "Elaborating entity \"mpsoc_cpu1_nios2_oci_break\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_break:the_mpsoc_cpu1_nios2_oci_break\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_nios2_oci_break" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_nios2_oci_xbrk mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_xbrk:the_mpsoc_cpu1_nios2_oci_xbrk " "Elaborating entity \"mpsoc_cpu1_nios2_oci_xbrk\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_xbrk:the_mpsoc_cpu1_nios2_oci_xbrk\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_nios2_oci_dbrk mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_dbrk:the_mpsoc_cpu1_nios2_oci_dbrk " "Elaborating entity \"mpsoc_cpu1_nios2_oci_dbrk\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_dbrk:the_mpsoc_cpu1_nios2_oci_dbrk\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_nios2_oci_itrace mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_itrace:the_mpsoc_cpu1_nios2_oci_itrace " "Elaborating entity \"mpsoc_cpu1_nios2_oci_itrace\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_itrace:the_mpsoc_cpu1_nios2_oci_itrace\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_nios2_oci_dtrace mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_dtrace:the_mpsoc_cpu1_nios2_oci_dtrace " "Elaborating entity \"mpsoc_cpu1_nios2_oci_dtrace\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_dtrace:the_mpsoc_cpu1_nios2_oci_dtrace\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_nios2_oci_td_mode mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_dtrace:the_mpsoc_cpu1_nios2_oci_dtrace\|mpsoc_cpu1_nios2_oci_td_mode:mpsoc_cpu1_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"mpsoc_cpu1_nios2_oci_td_mode\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_dtrace:the_mpsoc_cpu1_nios2_oci_dtrace\|mpsoc_cpu1_nios2_oci_td_mode:mpsoc_cpu1_nios2_oci_trc_ctrl_td_mode\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "mpsoc_cpu1_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_nios2_oci_fifo mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_fifo:the_mpsoc_cpu1_nios2_oci_fifo " "Elaborating entity \"mpsoc_cpu1_nios2_oci_fifo\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_fifo:the_mpsoc_cpu1_nios2_oci_fifo\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_nios2_oci_compute_input_tm_cnt mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_fifo:the_mpsoc_cpu1_nios2_oci_fifo\|mpsoc_cpu1_nios2_oci_compute_input_tm_cnt:the_mpsoc_cpu1_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"mpsoc_cpu1_nios2_oci_compute_input_tm_cnt\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_fifo:the_mpsoc_cpu1_nios2_oci_fifo\|mpsoc_cpu1_nios2_oci_compute_input_tm_cnt:the_mpsoc_cpu1_nios2_oci_compute_input_tm_cnt\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_nios2_oci_fifo_wrptr_inc mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_fifo:the_mpsoc_cpu1_nios2_oci_fifo\|mpsoc_cpu1_nios2_oci_fifo_wrptr_inc:the_mpsoc_cpu1_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"mpsoc_cpu1_nios2_oci_fifo_wrptr_inc\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_fifo:the_mpsoc_cpu1_nios2_oci_fifo\|mpsoc_cpu1_nios2_oci_fifo_wrptr_inc:the_mpsoc_cpu1_nios2_oci_fifo_wrptr_inc\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_nios2_oci_fifo_cnt_inc mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_fifo:the_mpsoc_cpu1_nios2_oci_fifo\|mpsoc_cpu1_nios2_oci_fifo_cnt_inc:the_mpsoc_cpu1_nios2_oci_fifo_cnt_inc " "Elaborating entity \"mpsoc_cpu1_nios2_oci_fifo_cnt_inc\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_fifo:the_mpsoc_cpu1_nios2_oci_fifo\|mpsoc_cpu1_nios2_oci_fifo_cnt_inc:the_mpsoc_cpu1_nios2_oci_fifo_cnt_inc\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_oci_test_bench mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_fifo:the_mpsoc_cpu1_nios2_oci_fifo\|mpsoc_cpu1_oci_test_bench:the_mpsoc_cpu1_oci_test_bench " "Elaborating entity \"mpsoc_cpu1_oci_test_bench\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_fifo:the_mpsoc_cpu1_nios2_oci_fifo\|mpsoc_cpu1_oci_test_bench:the_mpsoc_cpu1_oci_test_bench\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_oci_test_bench" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805753 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "mpsoc_cpu1_oci_test_bench " "Entity \"mpsoc_cpu1_oci_test_bench\" contains only dangling pins" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_oci_test_bench" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1716558805754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_nios2_oci_pib mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_pib:the_mpsoc_cpu1_nios2_oci_pib " "Elaborating entity \"mpsoc_cpu1_nios2_oci_pib\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_pib:the_mpsoc_cpu1_nios2_oci_pib\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_nios2_oci_im mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_im:the_mpsoc_cpu1_nios2_oci_im " "Elaborating entity \"mpsoc_cpu1_nios2_oci_im\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_im:the_mpsoc_cpu1_nios2_oci_im\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_nios2_oci_im" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_jtag_debug_module_wrapper mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper " "Elaborating entity \"mpsoc_cpu1_jtag_debug_module_wrapper\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_jtag_debug_module_wrapper" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_jtag_debug_module_tck mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper\|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck " "Elaborating entity \"mpsoc_cpu1_jtag_debug_module_tck\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper\|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_wrapper.v" "the_mpsoc_cpu1_jtag_debug_module_tck" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_jtag_debug_module_sysclk mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper\|mpsoc_cpu1_jtag_debug_module_sysclk:the_mpsoc_cpu1_jtag_debug_module_sysclk " "Elaborating entity \"mpsoc_cpu1_jtag_debug_module_sysclk\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper\|mpsoc_cpu1_jtag_debug_module_sysclk:the_mpsoc_cpu1_jtag_debug_module_sysclk\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_wrapper.v" "the_mpsoc_cpu1_jtag_debug_module_sysclk" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_sysid_1 mpsoc:inst1\|mpsoc_sysid_1:sysid_1 " "Elaborating entity \"mpsoc_sysid_1\" for hierarchy \"mpsoc:inst1\|mpsoc_sysid_1:sysid_1\"" {  } { { "mpsoc/synthesis/mpsoc.v" "sysid_1" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/mpsoc.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_alt_timer_0 mpsoc:inst1\|mpsoc_alt_timer_0:alt_timer_0 " "Elaborating entity \"mpsoc_alt_timer_0\" for hierarchy \"mpsoc:inst1\|mpsoc_alt_timer_0:alt_timer_0\"" {  } { { "mpsoc/synthesis/mpsoc.v" "alt_timer_0" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/mpsoc.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0 mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"mpsoc_mm_interconnect_0\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "mpsoc/synthesis/mpsoc.v" "mm_interconnect_0" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/mpsoc.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558805914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu0_instruction_master_translator\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "cpu0_instruction_master_translator" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 1061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu1_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu1_data_master_translator\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "cpu1_data_master_translator" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu1_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu1_instruction_master_translator\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "cpu1_instruction_master_translator" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 1185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu0_data_master_translator\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "cpu0_data_master_translator" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 1247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu0_jtag_debug_module_translator\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "cpu0_jtag_debug_module_translator" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 1313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ins_mem_c0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ins_mem_c0_s1_translator\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "ins_mem_c0_s1_translator" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 1379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "jtag_uart_1_avalon_jtag_slave_translator" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 1511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_1_s1_translator\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "timer_1_s1_translator" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 1577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_1_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_1_control_slave_translator\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "sysid_1_control_slave_translator" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 1709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "cpu0_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 2187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "cpu1_data_master_translator_avalon_universal_master_0_agent" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 2269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "cpu1_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 2351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "cpu0_data_master_translator_avalon_universal_master_0_agent" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 2433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 2516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "mpsoc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 2557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_addr_router mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"mpsoc_mm_interconnect_0_addr_router\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_addr_router:addr_router\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "addr_router" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_addr_router_default_decode mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_addr_router:addr_router\|mpsoc_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"mpsoc_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_addr_router:addr_router\|mpsoc_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_addr_router_001 mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"mpsoc_mm_interconnect_0_addr_router_001\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "addr_router_001" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 4077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_addr_router_001_default_decode mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_addr_router_001:addr_router_001\|mpsoc_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"mpsoc_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_addr_router_001:addr_router_001\|mpsoc_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_001.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_addr_router_002 mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_addr_router_002:addr_router_002 " "Elaborating entity \"mpsoc_mm_interconnect_0_addr_router_002\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_addr_router_002:addr_router_002\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "addr_router_002" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 4093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_addr_router_002_default_decode mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_addr_router_002:addr_router_002\|mpsoc_mm_interconnect_0_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"mpsoc_mm_interconnect_0_addr_router_002_default_decode\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_addr_router_002:addr_router_002\|mpsoc_mm_interconnect_0_addr_router_002_default_decode:the_default_decode\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_002.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_002.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_addr_router_003 mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_addr_router_003:addr_router_003 " "Elaborating entity \"mpsoc_mm_interconnect_0_addr_router_003\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_addr_router_003:addr_router_003\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "addr_router_003" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 4109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_addr_router_003_default_decode mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_addr_router_003:addr_router_003\|mpsoc_mm_interconnect_0_addr_router_003_default_decode:the_default_decode " "Elaborating entity \"mpsoc_mm_interconnect_0_addr_router_003_default_decode\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_addr_router_003:addr_router_003\|mpsoc_mm_interconnect_0_addr_router_003_default_decode:the_default_decode\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_003.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_003.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_id_router mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router:id_router " "Elaborating entity \"mpsoc_mm_interconnect_0_id_router\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router:id_router\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "id_router" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 4125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_id_router_default_decode mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router:id_router\|mpsoc_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"mpsoc_mm_interconnect_0_id_router_default_decode\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router:id_router\|mpsoc_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_id_router_002 mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"mpsoc_mm_interconnect_0_id_router_002\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "id_router_002" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 4157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_id_router_002_default_decode mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_002:id_router_002\|mpsoc_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"mpsoc_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_002:id_router_002\|mpsoc_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_id_router_003 mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_003:id_router_003 " "Elaborating entity \"mpsoc_mm_interconnect_0_id_router_003\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_003:id_router_003\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "id_router_003" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 4173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_id_router_003_default_decode mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_003:id_router_003\|mpsoc_mm_interconnect_0_id_router_003_default_decode:the_default_decode " "Elaborating entity \"mpsoc_mm_interconnect_0_id_router_003_default_decode\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_003:id_router_003\|mpsoc_mm_interconnect_0_id_router_003_default_decode:the_default_decode\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_003.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_id_router_005 mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_005:id_router_005 " "Elaborating entity \"mpsoc_mm_interconnect_0_id_router_005\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_005:id_router_005\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "id_router_005" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 4205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_id_router_005_default_decode mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_005:id_router_005\|mpsoc_mm_interconnect_0_id_router_005_default_decode:the_default_decode " "Elaborating entity \"mpsoc_mm_interconnect_0_id_router_005_default_decode\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_005:id_router_005\|mpsoc_mm_interconnect_0_id_router_005_default_decode:the_default_decode\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_005.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_005.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_id_router_009 mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_009:id_router_009 " "Elaborating entity \"mpsoc_mm_interconnect_0_id_router_009\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_009:id_router_009\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "id_router_009" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 4269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_id_router_009_default_decode mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_009:id_router_009\|mpsoc_mm_interconnect_0_id_router_009_default_decode:the_default_decode " "Elaborating entity \"mpsoc_mm_interconnect_0_id_router_009_default_decode\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_009:id_router_009\|mpsoc_mm_interconnect_0_id_router_009_default_decode:the_default_decode\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_009.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_009.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558806990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_cmd_xbar_demux mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"mpsoc_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "cmd_xbar_demux" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 4346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558807002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_cmd_xbar_demux_001 mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"mpsoc_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 4399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558807011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_cmd_xbar_mux mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"mpsoc_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "cmd_xbar_mux" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 4504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558807027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558807041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558807046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_cmd_xbar_mux_002 mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"mpsoc_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 4562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558807055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux_002.sv" "arb" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux_002.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558807075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558807080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_cmd_xbar_mux_003 mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003 " "Elaborating entity \"mpsoc_mm_interconnect_0_cmd_xbar_mux_003\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "cmd_xbar_mux_003" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 4579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558807087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_rsp_xbar_demux mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"mpsoc_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "rsp_xbar_demux" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 4767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558807107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_rsp_xbar_demux_002 mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"mpsoc_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 4825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558807116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_rsp_xbar_demux_003 mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"mpsoc_mm_interconnect_0_rsp_xbar_demux_003\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "rsp_xbar_demux_003" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 4842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558807125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_rsp_xbar_mux mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"mpsoc_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "rsp_xbar_mux" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 5036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558807143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558807158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558807163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_rsp_xbar_mux_001 mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"mpsoc_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 5089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558807169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux_001.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558807198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558807203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_irq_mapper mpsoc:inst1\|mpsoc_irq_mapper:irq_mapper " "Elaborating entity \"mpsoc_irq_mapper\" for hierarchy \"mpsoc:inst1\|mpsoc_irq_mapper:irq_mapper\"" {  } { { "mpsoc/synthesis/mpsoc.v" "irq_mapper" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/mpsoc.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558807216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller mpsoc:inst1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"mpsoc:inst1\|altera_reset_controller:rst_controller\"" {  } { { "mpsoc/synthesis/mpsoc.v" "rst_controller" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/mpsoc.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558807221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer mpsoc:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"mpsoc:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "mpsoc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558807229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer mpsoc:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"mpsoc:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "mpsoc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558807234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller mpsoc:inst1\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"mpsoc:inst1\|altera_reset_controller:rst_controller_001\"" {  } { { "mpsoc/synthesis/mpsoc.v" "rst_controller_001" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/mpsoc.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716558807240 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1716558815054 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 3780 -1 0 } } { "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" 393 -1 0 } } { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 3780 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 3205 -1 0 } } { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 4172 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "mpsoc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" 348 -1 0 } } { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 3205 -1 0 } } { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 4172 -1 0 } } { "mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 611 -1 0 } } { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 611 -1 0 } } { "mpsoc/synthesis/submodules/mpsoc_alt_timer_0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_alt_timer_0.v" 166 -1 0 } } { "mpsoc/synthesis/submodules/mpsoc_timer_0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_timer_0.v" 166 -1 0 } } { "mpsoc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1716558815207 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1716558815208 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716558818686 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "87 " "87 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1716558820865 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1716558821027 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1716558821027 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716558821097 "|TopLevel|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1716558821097 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716558821182 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/SEM6/CO503/Lab03/mpsoc_desgin/output_files/TopLevel.map.smsg " "Generated suppressed messages file D:/SEM6/CO503/Lab03/mpsoc_desgin/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1716558821541 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1716558822434 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716558822434 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5324 " "Implemented 5324 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1716558823216 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1716558823216 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4710 " "Implemented 4710 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1716558823216 ""} { "Info" "ICUT_CUT_TM_RAMS" "608 " "Implemented 608 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1716558823216 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1716558823216 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716558823285 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 19:23:43 2024 " "Processing ended: Fri May 24 19:23:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716558823285 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716558823285 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716558823285 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1716558823285 ""}
