nussinov_refsrc_14_isrc_5_8_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 3)
nussinov_refsrc_2_isrc_16_18_refsnk_3.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_14_isrc_2_8_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 3)
nussinov_refsrc_7_isrc_13_15_refsnk_7.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else isrc1)
nussinov_refsrc_7_isrc_8_19_refsnk_16.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 255)
nussinov_refsrc_17_isrc_13_18_refsnk_0.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_7_isrc_1_16_refsnk_16.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 637)
nussinov_refsrc_15_isrc_4_9_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 19)
nussinov_refsrc_9_isrc_2_11_refsnk_9.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else ((b0 * 31) + 35))
nussinov_refsrc_17_isrc_3_5_refsnk_4.ri.cls32_ds8.src_enhanced Prog: 0
nussinov_refsrc_6_isrc_2_10_refsnk_10.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 4)
nussinov_refsrc_12_isrc_4_5_refsnk_4.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 6)
nussinov_refsrc_17_isrc_2_8_refsnk_0.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_10_isrc_1_8_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_14_isrc_4_9_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_14_isrc_1_8_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 3)
nussinov_refsrc_9_isrc_2_4_refsnk_9.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 15)
nussinov_refsrc_3_isrc_4_17_refsnk_5.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 2)
nussinov_refsrc_15_isrc_6_16_refsnk_15.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_7_isrc_0_7_refsnk_7.ri.cls32_ds8.src_enhanced Prog: (if (b0 < (isrc1 + 2)) then 0 else 35)
nussinov_refsrc_15_isrc_7_12_refsnk_15.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_15_isrc_4_18_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 51)
nussinov_refsrc_15_isrc_4_13_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 31)
nussinov_refsrc_15_isrc_14_19_refsnk_4.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 19)
nussinov_refsrc_6_isrc_8_11_refsnk_10.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 4)
nussinov_refsrc_7_isrc_6_11_refsnk_7.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_5_isrc_9_17_refsnk_6.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_15_isrc_0_10_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 35)
nussinov_refsrc_14_isrc_0_7_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_4_isrc_4_15_refsnk_7.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 3)
nussinov_refsrc_1_isrc_6_15_refsnk_2.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_17_isrc_1_13_refsnk_0.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_17_isrc_0_19_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_6_isrc_5_8_refsnk_10.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 4)
nussinov_refsrc_3_isrc_0_11_refsnk_5.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 2)
nussinov_refsrc_10_isrc_8_10_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_17_isrc_10_17_refsnk_0.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_16_isrc_12_17_refsnk_16.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_10_isrc_6_13_refsnk_14.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_5_isrc_0_3_refsnk_6.ri.cls32_ds8.src_enhanced Prog: 1
nussinov_refsrc_14_isrc_6_14_refsnk_17.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_1_isrc_1_19_refsnk_2.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_1_isrc_12_19_refsnk_2.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_17_isrc_3_14_refsnk_0.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_2_isrc_4_7_refsnk_3.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_8_isrc_6_18_refsnk_8.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_16_isrc_4_16_refsnk_16.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 55)
nussinov_refsrc_1_isrc_1_13_refsnk_2.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_10_isrc_11_17_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_5_isrc_13_16_refsnk_6.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_17_isrc_4_16_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_14_isrc_11_18_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_0_isrc_11_12_refsnk_2.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_10_isrc_10_16_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_8_isrc_0_7_refsnk_8.ri.cls32_ds8.src_enhanced Prog: (if (b0 < (isrc1 + 2)) then 0 else 35)
nussinov_refsrc_4_isrc_16_17_refsnk_12.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 3)
nussinov_refsrc_3_isrc_5_8_refsnk_5.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 2)
nussinov_refsrc_2_isrc_4_16_refsnk_3.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_14_isrc_6_12_refsnk_17.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_17_isrc_0_5_refsnk_0.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_0_isrc_8_9_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_0_isrc_4_15_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_14_isrc_0_7_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 3)
nussinov_refsrc_16_isrc_6_12_refsnk_16.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_2_isrc_8_13_refsnk_3.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_8_isrc_4_15_refsnk_8.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 51)
nussinov_refsrc_15_isrc_4_18_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 2)
nussinov_refsrc_4_isrc_0_17_refsnk_7.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 3)
nussinov_refsrc_4_isrc_7_18_refsnk_7.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 3)
nussinov_refsrc_8_isrc_5_15_refsnk_8.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 47)
nussinov_refsrc_0_isrc_18_19_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_15_isrc_3_5_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 2)
nussinov_refsrc_8_isrc_12_16_refsnk_8.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_9_isrc_11_13_refsnk_9.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 15)
nussinov_refsrc_5_isrc_0_18_refsnk_6.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_8_isrc_13_19_refsnk_8.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else (b0 * 2))
nussinov_refsrc_4_isrc_1_13_refsnk_7.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 3)
nussinov_refsrc_9_isrc_2_14_refsnk_9.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 55)
nussinov_refsrc_7_isrc_1_13_refsnk_4.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 52)
nussinov_refsrc_0_isrc_3_19_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_1_isrc_12_16_refsnk_15.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_17_isrc_3_19_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_17_isrc_0_15_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 2)
nussinov_refsrc_3_isrc_15_16_refsnk_5.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 2)
nussinov_refsrc_9_isrc_1_6_refsnk_9.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_9_isrc_15_18_refsnk_9.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 19)
nussinov_refsrc_0_isrc_15_19_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_17_isrc_0_9_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_10_isrc_3_6_refsnk_14.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_9_isrc_4_19_refsnk_9.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else (1 + (b0 * 23)))
nussinov_refsrc_0_isrc_7_19_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_10_isrc_2_18_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_10_isrc_1_16_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_10_isrc_4_14_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_9_isrc_6_12_refsnk_9.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_7_isrc_3_14_refsnk_4.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else (b0 + (isrc1 * 2)))
nussinov_refsrc_7_isrc_4_7_refsnk_16.ri.cls32_ds8.src_enhanced Prog: (if ((isrc1 < b0) && (b0 < (isrc1 + 2))) then 0 else 34)
nussinov_refsrc_17_isrc_15_18_refsnk_0.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_7_isrc_2_16_refsnk_16.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 570)
nussinov_refsrc_17_isrc_3_11_refsnk_4.ri.cls32_ds8.src_enhanced Prog: 0
nussinov_refsrc_10_isrc_0_19_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_14_isrc_1_5_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 3)
nussinov_refsrc_0_isrc_3_4_refsnk_2.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 2)
nussinov_refsrc_3_isrc_1_3_refsnk_5.ri.cls32_ds8.src_enhanced Prog: 2
nussinov_refsrc_15_isrc_7_16_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 31)
nussinov_refsrc_15_isrc_2_14_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 2)
nussinov_refsrc_2_isrc_6_17_refsnk_3.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_15_isrc_4_13_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 2)
nussinov_refsrc_6_isrc_9_19_refsnk_10.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 4)
nussinov_refsrc_17_isrc_11_16_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_16_isrc_8_12_refsnk_16.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_10_isrc_10_15_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_8_isrc_1_4_refsnk_8.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 19)
nussinov_refsrc_2_isrc_12_17_refsnk_3.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_14_isrc_3_11_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 3)
nussinov_refsrc_4_isrc_7_11_refsnk_7.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 3)
nussinov_refsrc_2_isrc_1_8_refsnk_3.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_16_isrc_2_7_refsnk_16.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else (if (b0 < (isrc1 + isrc1)) then 124 else (b0 * 38)))
nussinov_refsrc_5_isrc_15_17_refsnk_6.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_4_isrc_7_15_refsnk_7.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 3)
nussinov_refsrc_9_isrc_0_5_refsnk_9.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 27)
nussinov_refsrc_7_isrc_1_11_refsnk_7.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 47)
nussinov_refsrc_9_isrc_5_8_refsnk_9.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 19)
nussinov_refsrc_9_isrc_6_9_refsnk_9.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_0_isrc_1_14_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_6_isrc_4_8_refsnk_10.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else isrc0)
nussinov_refsrc_5_isrc_1_7_refsnk_6.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_5_isrc_13_14_refsnk_11.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_0_isrc_2_6_refsnk_1.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_14_isrc_5_7_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_2_isrc_7_15_refsnk_3.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_0_isrc_8_17_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_2_isrc_16_19_refsnk_3.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_17_isrc_11_16_refsnk_0.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_8_isrc_3_8_refsnk_8.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else (isrc1 + 19))
nussinov_refsrc_15_isrc_9_18_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 31)
nussinov_refsrc_9_isrc_8_13_refsnk_9.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else (b0 + 7))
nussinov_refsrc_8_isrc_6_8_refsnk_8.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_9_isrc_0_17_refsnk_9.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 75)
nussinov_refsrc_1_isrc_8_18_refsnk_2.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_14_isrc_5_10_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 3)
nussinov_refsrc_3_isrc_4_8_refsnk_5.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 2)
nussinov_refsrc_17_isrc_3_18_refsnk_0.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_14_isrc_1_9_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_3_isrc_4_19_refsnk_5.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 2)
nussinov_refsrc_2_isrc_3_15_refsnk_3.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_9_isrc_5_12_refsnk_9.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_16_isrc_0_12_refsnk_16.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_7_isrc_4_18_refsnk_4.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else (b0 * 3))
nussinov_refsrc_17_isrc_1_15_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_5_isrc_12_19_refsnk_6.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_4_isrc_3_15_refsnk_7.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 3)
nussinov_refsrc_3_isrc_12_19_refsnk_5.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_8_isrc_0_18_refsnk_8.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else (25 + (isrc1 * 3)))
nussinov_refsrc_4_isrc_3_19_refsnk_7.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 3)
nussinov_refsrc_1_isrc_9_16_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 19)
nussinov_refsrc_17_isrc_6_11_refsnk_4.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_0_isrc_9_13_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_5_isrc_8_16_refsnk_6.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_3_isrc_12_13_refsnk_5.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_3_isrc_8_12_refsnk_5.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_10_isrc_5_19_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_3_isrc_3_9_refsnk_5.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 2)
nussinov_refsrc_7_isrc_7_11_refsnk_7.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 23)
nussinov_refsrc_2_isrc_4_5_refsnk_3.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_9_isrc_5_17_refsnk_9.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 55)
nussinov_refsrc_6_isrc_6_18_refsnk_10.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_4_isrc_15_18_refsnk_7.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 3)
nussinov_refsrc_17_isrc_5_11_refsnk_4.ri.cls32_ds8.src_enhanced Prog: 0
nussinov_refsrc_14_isrc_10_18_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_17_isrc_5_14_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_1_isrc_1_5_refsnk_2.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_8_isrc_0_6_refsnk_8.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_8_isrc_7_16_refsnk_8.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 43)
nussinov_refsrc_9_isrc_3_10_refsnk_9.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 35)
nussinov_refsrc_15_isrc_6_14_refsnk_17.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_8_isrc_2_19_refsnk_8.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 84)
nussinov_refsrc_9_isrc_9_11_refsnk_8.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 14)
nussinov_refsrc_3_isrc_1_7_refsnk_5.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 2)
nussinov_refsrc_10_isrc_2_11_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_0_isrc_2_14_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_2_isrc_0_15_refsnk_3.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_1_isrc_7_9_refsnk_2.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_6_isrc_3_14_refsnk_10.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 4)
nussinov_refsrc_9_isrc_9_14_refsnk_9.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else (isrc0 * 3))
nussinov_refsrc_5_isrc_9_14_refsnk_6.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_4_isrc_15_16_refsnk_4.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 9)
nussinov_refsrc_0_isrc_5_13_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_7_isrc_0_3_refsnk_7.ri.cls32_ds8.src_enhanced Prog: (if (b0 < (isrc1 + 2)) then 0 else 19)
nussinov_refsrc_17_isrc_6_13_refsnk_0.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_16_isrc_10_14_refsnk_16.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 23)
nussinov_refsrc_14_isrc_6_14_refsnk_15.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_11_isrc_14_15_refsnk_13.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 2)
nussinov_refsrc_5_isrc_8_9_refsnk_11.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_15_isrc_1_11_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 2)
nussinov_refsrc_17_isrc_16_19_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_17_isrc_14_18_refsnk_0.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_15_isrc_9_16_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 23)
nussinov_refsrc_10_isrc_9_19_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_17_isrc_3_13_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_14_isrc_7_12_refsnk_17.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_8_isrc_14_17_refsnk_8.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 19)
nussinov_refsrc_15_isrc_1_14_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 47)
nussinov_refsrc_10_isrc_8_11_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_3_isrc_5_19_refsnk_5.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 2)
nussinov_refsrc_6_isrc_1_4_refsnk_10.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else isrc1)
nussinov_refsrc_13_isrc_3_4_refsnk_0.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_14_isrc_0_8_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 3)
nussinov_refsrc_14_isrc_8_15_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 3)
nussinov_refsrc_8_isrc_4_17_refsnk_8.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else (b0 + 39))
nussinov_refsrc_1_isrc_8_13_refsnk_2.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_4_isrc_2_16_refsnk_4.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else (isrc1 + 47))
nussinov_refsrc_14_isrc_1_15_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 3)
nussinov_refsrc_1_isrc_15_16_refsnk_4.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 69)
nussinov_refsrc_15_isrc_2_18_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else (isrc1 + 41))
nussinov_refsrc_4_isrc_7_19_refsnk_7.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 3)
nussinov_refsrc_17_isrc_0_16_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_7_isrc_4_13_refsnk_4.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else (b0 * 2))
nussinov_refsrc_14_isrc_8_14_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_0_isrc_7_9_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_1_isrc_0_5_refsnk_2.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_7_isrc_4_7_refsnk_7.ri.cls32_ds8.src_enhanced Prog: (if (b0 < (isrc1 + 2)) then 0 else 19)
nussinov_refsrc_0_isrc_1_10_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_17_isrc_15_18_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_5_isrc_10_11_refsnk_11.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_15_isrc_3_19_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 2)
nussinov_refsrc_1_isrc_1_4_refsnk_2.ri.cls32_ds8.src_enhanced Prog: 0
nussinov_refsrc_17_isrc_3_11_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_0_isrc_6_18_refsnk_1.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_5_isrc_0_16_refsnk_6.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_0_isrc_5_14_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_11_isrc_1_2_refsnk_13.ri.cls32_ds8.src_enhanced Prog: 2
nussinov_refsrc_17_isrc_6_13_refsnk_14.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_8_isrc_2_11_refsnk_8.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 43)
nussinov_refsrc_3_isrc_10_11_refsnk_5.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 2)
nussinov_refsrc_17_isrc_3_11_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 2)
nussinov_refsrc_17_isrc_11_18_refsnk_0.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_17_isrc_7_14_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_17_isrc_5_15_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_3_isrc_5_7_refsnk_5.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 2)
nussinov_refsrc_3_isrc_1_19_refsnk_5.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 2)
nussinov_refsrc_0_isrc_15_18_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_17_isrc_13_18_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_16_isrc_0_2_refsnk_16.ri.cls32_ds8.src_enhanced Prog: 15
nussinov_refsrc_17_isrc_3_13_refsnk_0.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_10_isrc_12_18_refsnk_14.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_15_isrc_6_13_refsnk_15.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_12_isrc_8_9_refsnk_4.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 6)
nussinov_refsrc_9_isrc_1_9_refsnk_9.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 39)
nussinov_refsrc_17_isrc_14_18_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_8_isrc_10_12_refsnk_8.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_4_isrc_0_3_refsnk_7.ri.cls32_ds8.src_enhanced Prog: 3
nussinov_refsrc_7_isrc_10_18_refsnk_4.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else (isrc1 * 2))
nussinov_refsrc_17_isrc_12_15_refsnk_14.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_14_isrc_4_6_refsnk_15.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_16_isrc_4_7_refsnk_16.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else (if (b0 < (isrc1 + 2)) then 66 else ((b0 * 29) + 26)))
nussinov_refsrc_1_isrc_14_16_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 11)
nussinov_refsrc_3_isrc_4_7_refsnk_5.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 2)
nussinov_refsrc_9_isrc_2_8_refsnk_9.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 31)
nussinov_refsrc_8_isrc_0_4_refsnk_8.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 23)
nussinov_refsrc_1_isrc_10_17_refsnk_2.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_8_isrc_7_14_refsnk_8.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 35)
nussinov_refsrc_1_isrc_2_5_refsnk_2.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_17_isrc_2_9_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_7_isrc_0_3_refsnk_4.ri.cls32_ds8.src_enhanced Prog: 0
nussinov_refsrc_3_isrc_6_15_refsnk_5.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_17_isrc_0_9_refsnk_0.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_2_isrc_2_15_refsnk_3.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_2_isrc_5_9_refsnk_3.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_10_isrc_0_15_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_7_isrc_1_18_refsnk_4.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else (isrc1 * 4))
nussinov_refsrc_3_isrc_13_17_refsnk_5.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 2)
nussinov_refsrc_16_isrc_12_19_refsnk_16.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_12_isrc_4_5_refsnk_16.ri.cls32_ds8.src_enhanced Prog: 0
nussinov_refsrc_7_isrc_4_15_refsnk_7.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 51)
nussinov_refsrc_9_isrc_6_15_refsnk_9.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_2_isrc_10_13_refsnk_3.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_7_isrc_3_7_refsnk_16.ri.cls32_ds8.src_enhanced Prog: (if ((isrc1 < b0) && (b0 < (isrc1 + 2))) then 0 else 38)
nussinov_refsrc_2_isrc_5_8_refsnk_3.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_2_isrc_14_16_refsnk_3.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_16_isrc_2_10_refsnk_16.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 39)
nussinov_refsrc_8_isrc_1_17_refsnk_8.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else (b0 + 51))
nussinov_refsrc_16_isrc_1_18_refsnk_16.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 75)
nussinov_refsrc_16_isrc_1_9_refsnk_16.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 39)
nussinov_refsrc_6_isrc_10_12_refsnk_10.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_17_isrc_3_5_refsnk_0.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_17_isrc_1_13_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_7_isrc_13_17_refsnk_4.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else b0)
nussinov_refsrc_17_isrc_4_14_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_0_isrc_9_14_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_15_isrc_4_12_refsnk_15.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_7_isrc_3_7_refsnk_7.ri.cls32_ds8.src_enhanced Prog: (if (b0 < (isrc1 + 2)) then 0 else 23)
nussinov_refsrc_10_isrc_8_15_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_0_isrc_0_19_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_1_isrc_8_10_refsnk_2.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_17_isrc_1_17_refsnk_0.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_2_isrc_17_18_refsnk_3.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_0_isrc_3_8_refsnk_2.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 2)
nussinov_refsrc_9_isrc_1_12_refsnk_9.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_3_isrc_11_13_refsnk_5.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 2)
nussinov_refsrc_3_isrc_5_16_refsnk_5.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 2)
nussinov_refsrc_10_isrc_8_14_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_5_isrc_0_13_refsnk_6.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_15_isrc_2_14_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 43)
nussinov_refsrc_2_isrc_11_15_refsnk_3.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_16_isrc_12_18_refsnk_16.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_15_isrc_1_11_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 35)
nussinov_refsrc_2_isrc_9_10_refsnk_3.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_16_isrc_1_12_refsnk_16.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_5_isrc_12_13_refsnk_11.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_0_isrc_0_16_refsnk_2.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 2)
nussinov_refsrc_10_isrc_8_17_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_4_isrc_0_15_refsnk_7.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 3)
nussinov_refsrc_8_isrc_5_7_refsnk_9.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_5_isrc_1_17_refsnk_6.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_17_isrc_5_14_refsnk_0.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_8_isrc_7_15_refsnk_8.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 39)
nussinov_refsrc_14_isrc_1_3_refsnk_15.ri.cls32_ds8.src_enhanced Prog: 1
nussinov_refsrc_17_isrc_7_14_refsnk_0.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_14_isrc_0_13_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 3)
nussinov_refsrc_7_isrc_5_8_refsnk_16.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 507)
nussinov_refsrc_2_isrc_10_11_refsnk_3.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_3_isrc_1_5_refsnk_5.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 2)
nussinov_refsrc_0_isrc_17_18_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_14_isrc_3_11_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_16_isrc_0_17_refsnk_16.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 75)
nussinov_refsrc_17_isrc_6_16_refsnk_14.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_15_isrc_11_17_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 2)
nussinov_refsrc_2_isrc_2_4_refsnk_3.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_16_isrc_3_18_refsnk_16.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else (b0 + 47))
nussinov_refsrc_14_isrc_2_13_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_0_isrc_9_17_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_6_isrc_5_16_refsnk_10.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 4)
nussinov_refsrc_3_isrc_18_19_refsnk_5.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 2)
nussinov_refsrc_6_isrc_10_19_refsnk_10.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 4)
nussinov_refsrc_14_isrc_5_13_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_7_isrc_6_11_refsnk_16.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_15_isrc_2_18_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 2)
nussinov_refsrc_5_isrc_5_14_refsnk_6.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_7_isrc_5_10_refsnk_4.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 24)
nussinov_refsrc_17_isrc_7_12_refsnk_0.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_10_isrc_0_11_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_3_isrc_2_9_refsnk_5.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 2)
nussinov_refsrc_4_isrc_8_13_refsnk_7.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 3)
nussinov_refsrc_14_isrc_4_15_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 3)
nussinov_refsrc_8_isrc_2_6_refsnk_8.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_3_isrc_12_16_refsnk_5.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_6_isrc_4_6_refsnk_10.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_8_isrc_1_6_refsnk_8.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_9_isrc_4_17_refsnk_9.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else (b0 + 39))
nussinov_refsrc_8_isrc_15_18_refsnk_8.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 19)
nussinov_refsrc_2_isrc_6_14_refsnk_3.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_17_isrc_6_11_refsnk_1.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_2_isrc_8_19_refsnk_3.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_4_isrc_11_13_refsnk_7.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 3)
nussinov_refsrc_15_isrc_6_14_refsnk_15.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_4_isrc_2_14_refsnk_7.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 3)
nussinov_refsrc_6_isrc_2_11_refsnk_10.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 4)
nussinov_refsrc_17_isrc_0_5_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_16_isrc_0_5_refsnk_16.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 27)
nussinov_refsrc_10_isrc_11_16_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_8_isrc_11_16_refsnk_8.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else (b0 + 7))
nussinov_refsrc_1_isrc_8_19_refsnk_2.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_7_isrc_5_17_refsnk_4.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 52)
nussinov_refsrc_17_isrc_5_17_refsnk_0.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_1_isrc_16_19_refsnk_2.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_17_isrc_5_11_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 2)
nussinov_refsrc_16_isrc_13_18_refsnk_16.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else (b0 + 7))
nussinov_refsrc_9_isrc_2_16_refsnk_9.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else (isrc1 + 47))
nussinov_refsrc_15_isrc_9_11_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 2)
nussinov_refsrc_7_isrc_4_10_refsnk_4.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else (isrc0 * 7))
nussinov_refsrc_10_isrc_11_13_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_3_isrc_3_18_refsnk_5.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 2)
nussinov_refsrc_0_isrc_3_11_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_6_isrc_5_17_refsnk_10.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 4)
nussinov_refsrc_15_isrc_6_13_refsnk_17.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_15_isrc_8_17_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 2)
nussinov_refsrc_2_isrc_9_14_refsnk_3.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_4_isrc_2_5_refsnk_7.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 3)
nussinov_refsrc_1_isrc_0_12_refsnk_15.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_16_isrc_0_3_refsnk_16.ri.cls32_ds8.src_enhanced Prog: 0
nussinov_refsrc_3_isrc_6_17_refsnk_5.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_1_isrc_6_9_refsnk_2.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_9_isrc_2_19_refsnk_9.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else (11 + (b0 * 29)))
nussinov_refsrc_9_isrc_1_4_refsnk_9.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 19)
nussinov_refsrc_15_isrc_3_19_refsnk_4.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else (b0 * 13))
nussinov_refsrc_7_isrc_16_18_refsnk_4.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 12)
nussinov_refsrc_5_isrc_6_12_refsnk_6.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_9_isrc_14_17_refsnk_9.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 19)
nussinov_refsrc_9_isrc_1_16_refsnk_9.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else (b0 + 47))
nussinov_refsrc_6_isrc_1_6_refsnk_10.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_1_isrc_0_7_refsnk_2.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_17_isrc_10_17_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_7_isrc_0_5_refsnk_4.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 24)
nussinov_refsrc_14_isrc_2_16_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 3)
nussinov_refsrc_7_isrc_5_14_refsnk_4.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else (b0 * 2))
nussinov_refsrc_10_isrc_7_17_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_7_isrc_11_13_refsnk_4.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 12)
nussinov_refsrc_2_isrc_2_8_refsnk_3.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_17_isrc_2_9_refsnk_0.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_17_isrc_17_19_refsnk_4.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 5)
nussinov_refsrc_5_isrc_16_19_refsnk_6.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_2_isrc_13_17_refsnk_3.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_17_isrc_2_8_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_17_isrc_11_18_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_2_isrc_8_14_refsnk_3.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_17_isrc_0_15_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_8_isrc_4_16_refsnk_8.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 55)
nussinov_refsrc_6_isrc_12_17_refsnk_10.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_2_isrc_2_10_refsnk_3.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_7_isrc_6_15_refsnk_7.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_15_isrc_14_19_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 2)
nussinov_refsrc_15_isrc_0_5_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 2)
nussinov_refsrc_6_isrc_3_15_refsnk_10.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 4)
nussinov_refsrc_7_isrc_8_17_refsnk_4.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else (b0 * 2))
nussinov_refsrc_5_isrc_8_18_refsnk_6.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_5_isrc_4_9_refsnk_6.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_4_isrc_8_10_refsnk_7.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 3)
nussinov_refsrc_9_isrc_7_15_refsnk_9.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 328)
nussinov_refsrc_5_isrc_5_8_refsnk_6.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_16_isrc_9_17_refsnk_16.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 39)
nussinov_refsrc_17_isrc_4_14_refsnk_0.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_17_isrc_5_17_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_8_isrc_5_12_refsnk_8.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_10_isrc_14_17_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_1_isrc_7_11_refsnk_2.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_4_isrc_18_19_refsnk_12.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 3)
nussinov_refsrc_6_isrc_13_19_refsnk_10.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 4)
nussinov_refsrc_12_isrc_12_13_refsnk_4.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_1_isrc_1_4_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 11)
nussinov_refsrc_15_isrc_13_16_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 15)
nussinov_refsrc_14_isrc_4_9_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 3)
nussinov_refsrc_4_isrc_11_12_refsnk_4.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_10_isrc_0_8_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_1_isrc_9_17_refsnk_2.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_14_isrc_1_5_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_15_isrc_11_17_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 19)
nussinov_refsrc_14_isrc_13_16_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 3)
nussinov_refsrc_1_isrc_0_11_refsnk_2.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_0_isrc_8_15_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_3_isrc_1_6_refsnk_5.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_8_isrc_14_19_refsnk_8.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 36)
nussinov_refsrc_16_isrc_10_15_refsnk_16.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else (47 + (isrc1 * isrc1)))
nussinov_refsrc_10_isrc_1_4_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_1_isrc_1_16_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 51)
nussinov_refsrc_8_isrc_7_12_refsnk_8.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_7_isrc_12_17_refsnk_4.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_9_isrc_6_16_refsnk_9.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_5_isrc_11_15_refsnk_6.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_15_isrc_1_11_refsnk_4.ri.cls32_ds8.src_enhanced Prog: 0
nussinov_refsrc_10_isrc_1_19_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_14_isrc_8_15_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_14_isrc_2_6_refsnk_17.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_14_isrc_1_15_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_7_isrc_6_17_refsnk_4.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_4_isrc_4_17_refsnk_7.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 3)
nussinov_refsrc_8_isrc_3_19_refsnk_8.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else (b0 * 4))
nussinov_refsrc_16_isrc_0_14_refsnk_16.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else (b0 + 43))
nussinov_refsrc_3_isrc_5_6_refsnk_5.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_10_isrc_1_7_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_10_isrc_5_13_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_2_isrc_5_18_refsnk_3.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_8_isrc_1_9_refsnk_8.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 39)
nussinov_refsrc_15_isrc_1_14_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 2)
nussinov_refsrc_4_isrc_0_19_refsnk_7.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 3)
nussinov_refsrc_15_isrc_10_19_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 4)
nussinov_refsrc_8_isrc_0_16_refsnk_8.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else (isrc1 + 55))
nussinov_refsrc_0_isrc_6_9_refsnk_1.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_5_isrc_3_6_refsnk_6.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_2_isrc_7_11_refsnk_3.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_4_isrc_8_17_refsnk_7.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 3)
nussinov_refsrc_2_isrc_1_10_refsnk_3.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_0_isrc_11_13_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_2_isrc_2_11_refsnk_3.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_13_isrc_14_15_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 2)
nussinov_refsrc_17_isrc_1_17_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_2_isrc_13_18_refsnk_3.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_1_isrc_1_18_refsnk_2.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_11_isrc_15_16_refsnk_13.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 2)
nussinov_refsrc_15_isrc_4_9_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 2)
nussinov_refsrc_16_isrc_11_14_refsnk_16.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 19)
nussinov_refsrc_0_isrc_3_4_refsnk_1.ri.cls32_ds8.src_enhanced Prog: 0
nussinov_refsrc_4_isrc_6_17_refsnk_7.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_0_isrc_0_9_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_9_isrc_11_14_refsnk_9.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 19)
nussinov_refsrc_0_isrc_0_8_refsnk_2.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 2)
nussinov_refsrc_17_isrc_12_15_refsnk_1.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_14_isrc_2_13_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 3)
nussinov_refsrc_17_isrc_5_11_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_15_isrc_8_18_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 2)
nussinov_refsrc_10_isrc_4_17_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_15_isrc_10_19_refsnk_4.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 43)
nussinov_refsrc_0_isrc_5_19_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_15_isrc_3_19_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 4)
nussinov_refsrc_17_isrc_3_14_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_5_isrc_0_17_refsnk_6.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_14_isrc_4_15_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_17_isrc_3_19_refsnk_4.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else ((b0 * b0) + 58))
nussinov_refsrc_9_isrc_17_19_refsnk_8.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 23)
nussinov_refsrc_17_isrc_7_12_refsnk_14.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_16_isrc_5_11_refsnk_16.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 551)
nussinov_refsrc_14_isrc_5_10_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_5_isrc_2_4_refsnk_6.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_16_isrc_1_6_refsnk_16.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_10_isrc_1_3_refsnk_14.ri.cls32_ds8.src_enhanced Prog: 1
nussinov_refsrc_15_isrc_0_5_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 19)
nussinov_refsrc_0_isrc_13_14_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_1_isrc_2_10_refsnk_2.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_6_isrc_0_11_refsnk_10.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 4)
nussinov_refsrc_17_isrc_4_16_refsnk_0.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_17_isrc_16_19_refsnk_4.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 5)
nussinov_refsrc_4_isrc_3_7_refsnk_7.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 3)
nussinov_refsrc_14_isrc_10_18_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 3)
nussinov_refsrc_14_isrc_0_4_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 3)
nussinov_refsrc_8_isrc_7_10_refsnk_8.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 19)
nussinov_refsrc_8_isrc_6_9_refsnk_8.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_15_isrc_7_10_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 2)
nussinov_refsrc_5_isrc_0_12_refsnk_6.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_14_isrc_6_19_refsnk_15.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_16_isrc_3_12_refsnk_16.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_5_isrc_0_5_refsnk_6.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_14_isrc_3_10_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_3_isrc_4_10_refsnk_5.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 2)
nussinov_refsrc_2_isrc_0_19_refsnk_3.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_1_isrc_2_18_refsnk_2.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_17_isrc_3_18_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_17_isrc_7_10_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_17_isrc_7_10_refsnk_0.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_14_isrc_0_13_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_14_isrc_1_16_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 3)
nussinov_refsrc_2_isrc_2_19_refsnk_3.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_16_isrc_0_13_refsnk_16.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else (b0 + 39))
nussinov_refsrc_7_isrc_7_11_refsnk_16.ri.cls32_ds8.src_enhanced Prog: 0
nussinov_refsrc_5_isrc_4_8_refsnk_6.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_7_isrc_1_11_refsnk_16.ri.cls32_ds8.src_enhanced Prog: 0
nussinov_refsrc_2_isrc_6_19_refsnk_3.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_5_isrc_7_14_refsnk_6.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_9_isrc_13_15_refsnk_8.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 14)
nussinov_refsrc_10_isrc_0_13_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_7_isrc_9_19_refsnk_16.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 212)
nussinov_refsrc_8_isrc_2_13_refsnk_8.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 51)
nussinov_refsrc_5_isrc_11_12_refsnk_11.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_17_isrc_6_11_refsnk_14.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_4_isrc_6_13_refsnk_7.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_14_isrc_3_10_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 3)
nussinov_refsrc_16_isrc_10_18_refsnk_16.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 39)
nussinov_refsrc_17_isrc_6_16_refsnk_0.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_0_isrc_3_10_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_0_isrc_13_17_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_14_isrc_5_13_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 3)
nussinov_refsrc_5_isrc_9_13_refsnk_6.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_5_isrc_1_8_refsnk_6.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_14_isrc_6_19_refsnk_17.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_5_isrc_11_16_refsnk_6.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_4_isrc_14_17_refsnk_7.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 3)
nussinov_refsrc_5_isrc_1_18_refsnk_6.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_17_isrc_5_15_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 2)
nussinov_refsrc_15_isrc_8_17_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 31)
nussinov_refsrc_9_isrc_14_19_refsnk_9.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 51)
nussinov_refsrc_0_isrc_12_14_refsnk_1.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_17_isrc_1_15_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 2)
nussinov_refsrc_6_isrc_11_18_refsnk_10.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 4)
nussinov_refsrc_16_isrc_10_19_refsnk_16.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else ((isrc0 * 23) + 58))
nussinov_refsrc_14_isrc_8_14_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 3)
nussinov_refsrc_0_isrc_7_11_refsnk_1.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_15_isrc_8_18_refsnk_15.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 35)
nussinov_refsrc_16_isrc_15_18_refsnk_16.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 19)
nussinov_refsrc_7_isrc_11_17_refsnk_4.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 28)
nussinov_refsrc_16_isrc_9_16_refsnk_16.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 35)
nussinov_refsrc_17_isrc_0_16_refsnk_0.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_1_isrc_8_11_refsnk_2.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_10_isrc_7_9_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_5_isrc_15_18_refsnk_6.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 1)
nussinov_refsrc_8_isrc_5_10_refsnk_8.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else (isrc1 + 17))
nussinov_refsrc_14_isrc_2_6_refsnk_15.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_15_isrc_0_10_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 2)
nussinov_refsrc_6_isrc_6_14_refsnk_10.ri.cls32_ds8.src_enhanced Prog: 53
nussinov_refsrc_17_isrc_0_2_refsnk_0.ri.cls32_ds8.src_enhanced Prog: 1
nussinov_refsrc_14_isrc_11_18_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 3)
nussinov_refsrc_10_isrc_7_19_refsnk_14.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 1)
nussinov_refsrc_9_isrc_10_17_refsnk_9.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 35)
nussinov_refsrc_7_isrc_2_15_refsnk_7.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else (b0 + 39))
nussinov_refsrc_16_isrc_5_19_refsnk_16.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 583)
nussinov_refsrc_14_isrc_1_9_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (b0 < isrc1) then 0 else 3)
nussinov_refsrc_15_isrc_10_19_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 2)
nussinov_refsrc_15_isrc_9_18_refsnk_17.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else 2)
nussinov_refsrc_16_isrc_9_14_refsnk_16.ri.cls32_ds8.src_enhanced Prog: (if (isrc1 < b0) then 0 else (isrc0 * 3))
