<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf xem6010.ucf

</twCmdLine><twDesign>main.ncd</twDesign><twDesignPath>main.ncd</twDesignPath><twPCF>main.pcf</twPCF><twPcfPath>main.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg484"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3175 - hi_in&lt;0&gt; does not clock data to hi_out&lt;1&gt;</twWarn><twWarn anchorID="3">WARNING:Timing:3225 - Timing constraint COMP &quot;hi_out&lt;1&gt;&quot; OFFSET = OUT 11.93 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;; ignored during timing analysis</twWarn><twInfo anchorID="4">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="5">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="6">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_okHostClk&quot; = PERIOD &quot;okHostClk&quot; 20.83 ns HIGH 50%;" ScopeName="">TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 20.83 ns HIGH 50%;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/flop4 (SLICE_X31Y7.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.466</twSlack><twSrc BELType="FF">host/flop3</twSrc><twDest BELType="FF">host/flop4</twDest><twTotPathDel>2.329</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/flop3</twSrc><twDest BELType='FF'>host/flop4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X31Y7.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>host/rst4</twComp><twBEL>host/flop3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y7.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.785</twDelInfo><twComp>host/rst3</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y7.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>host/rst4</twComp><twBEL>host/flop4</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.785</twRouteDel><twTotDel>2.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/flop2 (SLICE_X32Y5.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.532</twSlack><twSrc BELType="FF">host/flop1</twSrc><twDest BELType="FF">host/flop2</twDest><twTotPathDel>1.256</twTotPathDel><twClkSkew dest = "0.120" src = "0.127">0.007</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/flop1</twSrc><twDest BELType='FF'>host/flop2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X33Y5.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>host/rst1</twComp><twBEL>host/flop1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y5.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>host/rst1</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y5.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>host/rst2</twComp><twBEL>host/flop2</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.712</twRouteDel><twTotDel>1.256</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/flop3 (SLICE_X31Y7.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.614</twSlack><twSrc BELType="FF">host/flop2</twSrc><twDest BELType="FF">host/flop3</twDest><twTotPathDel>1.281</twTotPathDel><twClkSkew dest = "0.929" src = "0.829">-0.100</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/flop2</twSrc><twDest BELType='FF'>host/flop3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X32Y5.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>host/rst2</twComp><twBEL>host/flop2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y7.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>host/rst2</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y7.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>host/rst4</twComp><twBEL>host/flop3</twBEL></twPathDel><twLogDel>0.590</twLogDel><twRouteDel>0.691</twRouteDel><twTotDel>1.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 20.83 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/flop3 (SLICE_X31Y7.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.486</twSlack><twSrc BELType="FF">host/flop2</twSrc><twDest BELType="FF">host/flop3</twDest><twTotPathDel>0.581</twTotPathDel><twClkSkew dest = "0.489" src = "0.394">-0.095</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/flop2</twSrc><twDest BELType='FF'>host/flop3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X32Y5.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>host/rst2</twComp><twBEL>host/flop2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y7.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.322</twDelInfo><twComp>host/rst2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y7.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>host/rst4</twComp><twBEL>host/flop3</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.322</twRouteDel><twTotDel>0.581</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/flop2 (SLICE_X32Y5.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.526</twSlack><twSrc BELType="FF">host/flop1</twSrc><twDest BELType="FF">host/flop2</twDest><twTotPathDel>0.526</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/flop1</twSrc><twDest BELType='FF'>host/flop2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X33Y5.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>host/rst1</twComp><twBEL>host/flop1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y5.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.280</twDelInfo><twComp>host/rst1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y5.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>host/rst2</twComp><twBEL>host/flop2</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.280</twRouteDel><twTotDel>0.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/flop4 (SLICE_X31Y7.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.374</twSlack><twSrc BELType="FF">host/flop3</twSrc><twDest BELType="FF">host/flop4</twDest><twTotPathDel>1.374</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/flop3</twSrc><twDest BELType='FF'>host/flop4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X31Y7.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>host/rst4</twComp><twBEL>host/flop3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y7.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.117</twDelInfo><twComp>host/rst3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y7.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>host/rst4</twComp><twBEL>host/flop4</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>1.117</twRouteDel><twTotDel>1.374</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="20"><twPinLimitBanner>Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 20.83 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="21" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="4.830" period="20.830" constraintValue="10.415" deviceLimit="8.000" physResource="host/hi_dcm/CLKIN" logResource="host/hi_dcm/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="host/hi_dcm_ML_NEW_DIVCLK"/><twPinLimit anchorID="22" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="4.830" period="20.830" constraintValue="10.415" deviceLimit="8.000" physResource="host/hi_dcm/CLKIN" logResource="host/hi_dcm/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="host/hi_dcm_ML_NEW_DIVCLK"/><twPinLimit anchorID="23" type="MINPERIOD" name="Tdcmper_CLKIN" slack="16.830" period="20.830" constraintValue="20.830" deviceLimit="4.000" freqLimit="250.000" physResource="host/hi_dcm/CLKIN" logResource="host/hi_dcm/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="host/hi_dcm_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="24" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_okSysClk&quot; = PERIOD &quot;okSysClk&quot;  10  ns HIGH 50 %;" ScopeName="">TS_okSysClk = PERIOD TIMEGRP &quot;okSysClk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="25"><twPinLimitBanner>Component Switching Limit Checks: TS_okSysClk = PERIOD TIMEGRP &quot;okSysClk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="26" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="27" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="28" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN" logResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN" locationPin="DCM_X0Y6.CLKIN" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg"/></twPinLimitRpt></twConst><twConst anchorID="29" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_CustomClk&quot; = PERIOD &quot;CustomClk&quot;  9  ns HIGH 50 %;" ScopeName="">TS_CustomClk = PERIOD TIMEGRP &quot;CustomClk&quot; 9 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.570</twMinPer></twConstHead><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_CustomClk = PERIOD TIMEGRP &quot;CustomClk&quot; 9 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="5.430" period="9.000" constraintValue="9.000" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB" logResource="RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X2Y10.CLKB" clockNet="dataclk"/><twPinLimit anchorID="32" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="5.430" period="9.000" constraintValue="9.000" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB" logResource="RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X0Y34.CLKB" clockNet="dataclk"/><twPinLimit anchorID="33" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="5.430" period="9.000" constraintValue="9.000" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB" logResource="RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X1Y18.CLKB" clockNet="dataclk"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_okHostClk&quot; = PERIOD &quot;okHostClk&quot; 20.83 ns HIGH 50%;" ScopeName="">TS_host_dcm_clk0 = PERIOD TIMEGRP &quot;host_dcm_clk0&quot; TS_okHostClk HIGH 50%;</twConstName><twItemCnt>44637</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8488</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>18.588</twMinPer></twConstHead><twPathRptBanner iPaths="39" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[10].fdreout0 (OLOGIC_X2Y1.D1), 39 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.242</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_0</twSrc><twDest BELType="FF">host/delays[10].fdreout0</twDest><twTotPathDel>18.992</twTotPathDel><twClkSkew dest = "1.194" src = "0.655">-0.539</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_0</twSrc><twDest BELType='FF'>host/delays[10].fdreout0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X31Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y13.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ok1&lt;16&gt;</twComp><twBEL>host/core0/core0/ti_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">5.827</twDelInfo><twComp>ok1&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>wo21/ti_addr[7]_ep_addr[7]_equal_2_o8</twComp><twBEL>wo21/ti_addr[7]_ep_addr[7]_equal_2_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.766</twDelInfo><twComp>wo21/ti_addr[7]_ep_addr[7]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y59.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>wireOR/ok2&lt;85&gt;_wg_cy&lt;3&gt;</twComp><twBEL>wo21/Mmux_ok2&lt;15:0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y52.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.355</twDelInfo><twComp>wireOR/ok2&lt;95&gt;_wg_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y52.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>wo23/wirehold&lt;8&gt;</twComp><twBEL>wireOR/ok2&lt;95&gt;_wg_lut&lt;1&gt;_rt</twBEL><twBEL>wireOR/ok2&lt;95&gt;_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>wireOR/ok2&lt;95&gt;_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y53.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>N1863</twComp><twBEL>wireOR/ok2&lt;95&gt;_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y24.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.615</twDelInfo><twComp>ok2&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y24.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/okCH&lt;12&gt;</twComp><twBEL>host/core0/core0/Mmux_hi_dataout611</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.144</twDelInfo><twComp>host/okCH&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;10&gt;</twComp><twBEL>host/delays[10].fdreout0</twBEL></twPathDel><twLogDel>3.282</twLogDel><twRouteDel>15.710</twRouteDel><twTotDel>18.992</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.576</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_0</twSrc><twDest BELType="FF">host/delays[10].fdreout0</twDest><twTotPathDel>18.658</twTotPathDel><twClkSkew dest = "1.194" src = "0.655">-0.539</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_0</twSrc><twDest BELType='FF'>host/delays[10].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X31Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y13.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ok1&lt;16&gt;</twComp><twBEL>host/core0/core0/ti_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.A4</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">5.326</twDelInfo><twComp>ok1&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wo20/ti_addr[7]_ep_addr[7]_equal_2_o8</twComp><twBEL>wo20/ti_addr[7]_ep_addr[7]_equal_2_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y60.D3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.116</twDelInfo><twComp>wo20/ti_addr[7]_ep_addr[7]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>wireOR/ok2&lt;95&gt;_wg_lut&lt;4&gt;</twComp><twBEL>wo20/Mmux_ok2&lt;15:0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y53.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.388</twDelInfo><twComp>wireOR/ok2&lt;95&gt;_wg_lut&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y53.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>N1863</twComp><twBEL>wireOR/ok2&lt;95&gt;_wg_lut&lt;4&gt;_rt</twBEL><twBEL>wireOR/ok2&lt;95&gt;_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y24.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.615</twDelInfo><twComp>ok2&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y24.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/okCH&lt;12&gt;</twComp><twBEL>host/core0/core0/Mmux_hi_dataout611</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.144</twDelInfo><twComp>host/okCH&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;10&gt;</twComp><twBEL>host/delays[10].fdreout0</twBEL></twPathDel><twLogDel>3.069</twLogDel><twRouteDel>15.589</twRouteDel><twTotDel>18.658</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.688</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_5</twSrc><twDest BELType="FF">host/delays[10].fdreout0</twDest><twTotPathDel>18.537</twTotPathDel><twClkSkew dest = "0.847" src = "0.317">-0.530</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_5</twSrc><twDest BELType='FF'>host/delays[10].fdreout0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X29Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X29Y14.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ok1&lt;23&gt;</twComp><twBEL>host/core0/core0/ti_addr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">4.871</twDelInfo><twComp>ok1&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>wo21/ti_addr[7]_ep_addr[7]_equal_2_o8</twComp><twBEL>wo21/ti_addr[7]_ep_addr[7]_equal_2_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>wo21/ti_addr[7]_ep_addr[7]_equal_2_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>wo21/ti_addr[7]_ep_addr[7]_equal_2_o8</twComp><twBEL>wo21/ti_addr[7]_ep_addr[7]_equal_2_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.766</twDelInfo><twComp>wo21/ti_addr[7]_ep_addr[7]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y59.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>wireOR/ok2&lt;85&gt;_wg_cy&lt;3&gt;</twComp><twBEL>wo21/Mmux_ok2&lt;15:0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y52.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.355</twDelInfo><twComp>wireOR/ok2&lt;95&gt;_wg_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y52.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>wo23/wirehold&lt;8&gt;</twComp><twBEL>wireOR/ok2&lt;95&gt;_wg_lut&lt;1&gt;_rt</twBEL><twBEL>wireOR/ok2&lt;95&gt;_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>wireOR/ok2&lt;95&gt;_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y53.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>N1863</twComp><twBEL>wireOR/ok2&lt;95&gt;_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y24.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.615</twDelInfo><twComp>ok2&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y24.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/okCH&lt;12&gt;</twComp><twBEL>host/core0/core0/Mmux_hi_dataout611</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.144</twDelInfo><twComp>host/okCH&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;10&gt;</twComp><twBEL>host/delays[10].fdreout0</twBEL></twPathDel><twLogDel>3.536</twLogDel><twRouteDel>15.001</twRouteDel><twTotDel>18.537</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="84" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[1].fdreout0 (OLOGIC_X13Y1.D1), 84 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.423</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_0</twSrc><twDest BELType="FF">host/delays[1].fdreout0</twDest><twTotPathDel>18.812</twTotPathDel><twClkSkew dest = "1.195" src = "0.655">-0.540</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_0</twSrc><twDest BELType='FF'>host/delays[1].fdreout0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X31Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y13.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ok1&lt;16&gt;</twComp><twBEL>host/core0/core0/ti_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">5.566</twDelInfo><twComp>ok1&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wo23/ti_addr[7]_ep_addr[7]_equal_2_o8</twComp><twBEL>wo23/ti_addr[7]_ep_addr[7]_equal_2_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y63.B4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.477</twDelInfo><twComp>wo23/ti_addr[7]_ep_addr[7]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y63.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>ok2&lt;1&gt;</twComp><twBEL>wireOR/ok2&lt;86&gt;_wg_lut&lt;5&gt;</twBEL><twBEL>wireOR/ok2&lt;86&gt;_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y26.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.013</twDelInfo><twComp>ok2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>host/okCH&lt;7&gt;</twComp><twBEL>host/core0/core0/Mmux_hi_dataout1511</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X13Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.990</twDelInfo><twComp>host/okCH&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X13Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;1&gt;</twComp><twBEL>host/delays[1].fdreout0</twBEL></twPathDel><twLogDel>2.766</twLogDel><twRouteDel>16.046</twRouteDel><twTotDel>18.812</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.644</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_7</twSrc><twDest BELType="FF">host/delays[1].fdreout0</twDest><twTotPathDel>18.582</twTotPathDel><twClkSkew dest = "0.848" src = "0.317">-0.531</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_7</twSrc><twDest BELType='FF'>host/delays[1].fdreout0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X29Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X29Y14.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ok1&lt;23&gt;</twComp><twBEL>host/core0/core0/ti_addr_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y53.A1</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">6.481</twDelInfo><twComp>ok1&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>poa0/ok2&lt;16&gt;8</twComp><twBEL>poa0/ok2&lt;16&gt;83</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y63.B2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.332</twDelInfo><twComp>ok2x&lt;696&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y63.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>ok2&lt;1&gt;</twComp><twBEL>wireOR/ok2&lt;86&gt;_wg_lut&lt;5&gt;</twBEL><twBEL>wireOR/ok2&lt;86&gt;_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y26.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.013</twDelInfo><twComp>ok2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>host/okCH&lt;7&gt;</twComp><twBEL>host/core0/core0/Mmux_hi_dataout1511</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X13Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.990</twDelInfo><twComp>host/okCH&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X13Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;1&gt;</twComp><twBEL>host/delays[1].fdreout0</twBEL></twPathDel><twLogDel>2.766</twLogDel><twRouteDel>15.816</twRouteDel><twTotDel>18.582</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.764</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_1</twSrc><twDest BELType="FF">host/delays[1].fdreout0</twDest><twTotPathDel>18.461</twTotPathDel><twClkSkew dest = "0.848" src = "0.318">-0.530</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_1</twSrc><twDest BELType='FF'>host/delays[1].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X28Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X28Y15.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ok1&lt;20&gt;</twComp><twBEL>host/core0/core0/ti_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>61</twFanCnt><twDelInfo twEdge="twRising">4.407</twDelInfo><twComp>ok1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wo23/ti_addr[7]_ep_addr[7]_equal_2_o8</twComp><twBEL>wo23/ti_addr[7]_ep_addr[7]_equal_2_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y43.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>wo23/ti_addr[7]_ep_addr[7]_equal_2_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wo23/ti_addr[7]_ep_addr[7]_equal_2_o8</twComp><twBEL>wo23/ti_addr[7]_ep_addr[7]_equal_2_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y63.B4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.477</twDelInfo><twComp>wo23/ti_addr[7]_ep_addr[7]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y63.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>ok2&lt;1&gt;</twComp><twBEL>wireOR/ok2&lt;86&gt;_wg_lut&lt;5&gt;</twBEL><twBEL>wireOR/ok2&lt;86&gt;_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y26.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.013</twDelInfo><twComp>ok2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>host/okCH&lt;7&gt;</twComp><twBEL>host/core0/core0/Mmux_hi_dataout1511</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X13Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.990</twDelInfo><twComp>host/okCH&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X13Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;1&gt;</twComp><twBEL>host/delays[1].fdreout0</twBEL></twPathDel><twLogDel>3.071</twLogDel><twRouteDel>15.390</twRouteDel><twTotDel>18.461</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="57" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[2].fdreout0 (OLOGIC_X14Y3.D1), 57 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.490</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_0</twSrc><twDest BELType="FF">host/delays[2].fdreout0</twDest><twTotPathDel>18.738</twTotPathDel><twClkSkew dest = "0.846" src = "0.313">-0.533</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_0</twSrc><twDest BELType='FF'>host/delays[2].fdreout0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X31Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y13.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ok1&lt;16&gt;</twComp><twBEL>host/core0/core0/ti_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">5.827</twDelInfo><twComp>ok1&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>wo21/ti_addr[7]_ep_addr[7]_equal_2_o8</twComp><twBEL>wo21/ti_addr[7]_ep_addr[7]_equal_2_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y54.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>wo21/ti_addr[7]_ep_addr[7]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y54.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SDRAM_FIFO_inst/pipe_out_word_count_ti&lt;10&gt;</twComp><twBEL>wo21/Mmux_ok2&lt;15:0&gt;91</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y60.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.476</twDelInfo><twComp>wireOR/ok2&lt;87&gt;_wg_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y60.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>wireOR/ok2&lt;87&gt;_wg_cy&lt;3&gt;</twComp><twBEL>wireOR/ok2&lt;87&gt;_wg_lut&lt;1&gt;_rt</twBEL><twBEL>wireOR/ok2&lt;87&gt;_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>wireOR/ok2&lt;87&gt;_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y61.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>ok2&lt;2&gt;</twComp><twBEL>wireOR/ok2&lt;87&gt;_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.694</twDelInfo><twComp>ok2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y25.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/okCH&lt;3&gt;</twComp><twBEL>host/core0/core0/Mmux_hi_dataout1411</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X14Y3.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.218</twDelInfo><twComp>host/okCH&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X14Y3.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;2&gt;</twComp><twBEL>host/delays[2].fdreout0</twBEL></twPathDel><twLogDel>3.269</twLogDel><twRouteDel>15.469</twRouteDel><twTotDel>18.738</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.573</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_0</twSrc><twDest BELType="FF">host/delays[2].fdreout0</twDest><twTotPathDel>18.655</twTotPathDel><twClkSkew dest = "0.846" src = "0.313">-0.533</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_0</twSrc><twDest BELType='FF'>host/delays[2].fdreout0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X31Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y13.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ok1&lt;16&gt;</twComp><twBEL>host/core0/core0/ti_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">5.566</twDelInfo><twComp>ok1&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wo23/ti_addr[7]_ep_addr[7]_equal_2_o8</twComp><twBEL>wo23/ti_addr[7]_ep_addr[7]_equal_2_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y61.B4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.372</twDelInfo><twComp>wo23/ti_addr[7]_ep_addr[7]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>ok2&lt;2&gt;</twComp><twBEL>wireOR/ok2&lt;87&gt;_wg_lut&lt;5&gt;</twBEL><twBEL>wireOR/ok2&lt;87&gt;_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.694</twDelInfo><twComp>ok2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y25.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/okCH&lt;3&gt;</twComp><twBEL>host/core0/core0/Mmux_hi_dataout1411</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X14Y3.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.218</twDelInfo><twComp>host/okCH&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X14Y3.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;2&gt;</twComp><twBEL>host/delays[2].fdreout0</twBEL></twPathDel><twLogDel>2.805</twLogDel><twRouteDel>15.850</twRouteDel><twTotDel>18.655</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.748</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_7</twSrc><twDest BELType="FF">host/delays[2].fdreout0</twDest><twTotPathDel>18.439</twTotPathDel><twClkSkew dest = "1.172" src = "0.680">-0.492</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_7</twSrc><twDest BELType='FF'>host/delays[2].fdreout0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X29Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X29Y14.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ok1&lt;23&gt;</twComp><twBEL>host/core0/core0/ti_addr_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y53.A1</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">6.481</twDelInfo><twComp>ok1&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>poa0/ok2&lt;16&gt;8</twComp><twBEL>poa0/ok2&lt;16&gt;83</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y61.B3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.241</twDelInfo><twComp>ok2x&lt;696&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>ok2&lt;2&gt;</twComp><twBEL>wireOR/ok2&lt;87&gt;_wg_lut&lt;5&gt;</twBEL><twBEL>wireOR/ok2&lt;87&gt;_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.694</twDelInfo><twComp>ok2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y25.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/okCH&lt;3&gt;</twComp><twBEL>host/core0/core0/Mmux_hi_dataout1411</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X14Y3.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.218</twDelInfo><twComp>host/okCH&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X14Y3.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;2&gt;</twComp><twBEL>host/delays[2].fdreout0</twBEL></twPathDel><twLogDel>2.805</twLogDel><twRouteDel>15.634</twRouteDel><twTotDel>18.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_host_dcm_clk0 = PERIOD TIMEGRP &quot;host_dcm_clk0&quot; TS_okHostClk HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA (SLICE_X22Y4.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.336</twSlack><twSrc BELType="FF">host/core0/core0/a0/c0/dataout_0</twSrc><twDest BELType="RAM">host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.075" src = "0.070">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/core0/core0/a0/c0/dataout_0</twSrc><twDest BELType='RAM'>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X19Y4.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>host/core0/core0/a0/c0/dataout&lt;3&gt;</twComp><twBEL>host/core0/core0/a0/c0/dataout_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y4.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.263</twDelInfo><twComp>host/core0/core0/a0/c0/dataout&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y4.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.120</twDelInfo><twComp>host/core0/core0/a0/tok_mem_dataout&lt;2&gt;</twComp><twBEL>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA</twBEL></twPathDel><twLogDel>0.078</twLogDel><twRouteDel>0.263</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB (SLICE_X22Y4.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.347</twSlack><twSrc BELType="FF">host/core0/core0/a0/c0/dataout_1</twSrc><twDest BELType="RAM">host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB</twDest><twTotPathDel>0.352</twTotPathDel><twClkSkew dest = "0.075" src = "0.070">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/core0/core0/a0/c0/dataout_1</twSrc><twDest BELType='RAM'>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X19Y4.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>host/core0/core0/a0/c0/dataout&lt;3&gt;</twComp><twBEL>host/core0/core0/a0/c0/dataout_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y4.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.265</twDelInfo><twComp>host/core0/core0/a0/c0/dataout&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y4.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.111</twDelInfo><twComp>host/core0/core0/a0/tok_mem_dataout&lt;2&gt;</twComp><twBEL>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB</twBEL></twPathDel><twLogDel>0.087</twLogDel><twRouteDel>0.265</twRouteDel><twTotDel>0.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC (SLICE_X22Y4.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.356</twSlack><twSrc BELType="FF">host/core0/core0/a0/c0/dataout_2</twSrc><twDest BELType="RAM">host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC</twDest><twTotPathDel>0.361</twTotPathDel><twClkSkew dest = "0.075" src = "0.070">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/core0/core0/a0/c0/dataout_2</twSrc><twDest BELType='RAM'>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X19Y4.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>host/core0/core0/a0/c0/dataout&lt;3&gt;</twComp><twBEL>host/core0/core0/a0/c0/dataout_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y4.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>host/core0/core0/a0/c0/dataout&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y4.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.098</twDelInfo><twComp>host/core0/core0/a0/tok_mem_dataout&lt;2&gt;</twComp><twBEL>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC</twBEL></twPathDel><twLogDel>0.100</twLogDel><twRouteDel>0.261</twRouteDel><twTotDel>0.361</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="59"><twPinLimitBanner>Component Switching Limit Checks: TS_host_dcm_clk0 = PERIOD TIMEGRP &quot;host_dcm_clk0&quot; TS_okHostClk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="60" type="MINPERIOD" name="Tdcmper_PSCLK" slack="14.840" period="20.830" constraintValue="20.830" deviceLimit="5.990" freqLimit="166.945" physResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK" logResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK" locationPin="DCM_X0Y6.PSCLK" clockNet="ok1&lt;24&gt;"/><twPinLimit anchorID="61" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="17.260" period="20.830" constraintValue="20.830" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKA" logResource="RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKA" locationPin="RAMB16_X2Y10.CLKA" clockNet="ok1&lt;24&gt;"/><twPinLimit anchorID="62" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="17.260" period="20.830" constraintValue="20.830" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKA" logResource="RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKA" locationPin="RAMB16_X0Y34.CLKA" clockNet="ok1&lt;24&gt;"/></twPinLimitRpt></twConst><twConst anchorID="63" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC &quot;TS_okSysClk&quot; = PERIOD &quot;okSysClk&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD         TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_okSysClk / 0.78125 HIGH 50%;</twConstName><twItemCnt>13345</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1302</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.502</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13 (SLICE_X0Y86.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.649</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13</twDest><twTotPathDel>4.040</twTotPathDel><twClkSkew dest = "2.011" src = "2.459">0.448</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X7Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3</twComp><twBEL>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y69.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.281</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.861</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y86.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER&lt;15&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13</twBEL></twPathDel><twLogDel>0.898</twLogDel><twRouteDel>3.142</twRouteDel><twTotDel>4.040</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.969</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13</twDest><twTotPathDel>4.617</twTotPathDel><twClkSkew dest = "0.696" src = "0.767">0.071</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X14Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y69.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.763</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.861</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y86.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER&lt;15&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13</twBEL></twPathDel><twLogDel>0.993</twLogDel><twRouteDel>3.624</twRouteDel><twTotDel>4.617</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12 (SLICE_X0Y86.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.660</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12</twDest><twTotPathDel>4.029</twTotPathDel><twClkSkew dest = "2.011" src = "2.459">0.448</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X7Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3</twComp><twBEL>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y69.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.281</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.861</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y86.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER&lt;15&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12</twBEL></twPathDel><twLogDel>0.887</twLogDel><twRouteDel>3.142</twRouteDel><twTotDel>4.029</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.980</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12</twDest><twTotPathDel>4.606</twTotPathDel><twClkSkew dest = "0.696" src = "0.767">0.071</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X14Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y69.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.763</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.861</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y86.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER&lt;15&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12</twBEL></twPathDel><twLogDel>0.982</twLogDel><twRouteDel>3.624</twRouteDel><twTotDel>4.606</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4 (SLICE_X17Y70.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.675</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4</twDest><twTotPathDel>4.038</twTotPathDel><twClkSkew dest = "2.035" src = "2.459">0.424</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X7Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3</twComp><twBEL>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y69.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.281</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y70.SR</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.822</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y70.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;4&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4</twBEL></twPathDel><twLogDel>0.935</twLogDel><twRouteDel>3.103</twRouteDel><twTotDel>4.038</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.995</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4</twDest><twTotPathDel>4.615</twTotPathDel><twClkSkew dest = "0.720" src = "0.767">0.047</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X14Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y69.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.763</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y70.SR</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.822</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y70.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;4&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>3.585</twRouteDel><twTotDel>4.615</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_okSysClk / 0.78125 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (SLICE_X7Y68.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.314</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3</twDest><twTotPathDel>0.321</twTotPathDel><twClkSkew dest = "0.038" src = "0.031">-0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X7Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y68.SR</twSite><twDelType>net</twDelType><twFanCnt>61</twFanCnt><twDelInfo twEdge="twFalling">0.262</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y68.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.139</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3</twBEL></twPathDel><twLogDel>0.059</twLogDel><twRouteDel>0.262</twRouteDel><twTotDel>0.321</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (SLICE_X7Y68.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.315</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0</twDest><twTotPathDel>0.322</twTotPathDel><twClkSkew dest = "0.038" src = "0.031">-0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X7Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y68.SR</twSite><twDelType>net</twDelType><twFanCnt>61</twFanCnt><twDelInfo twEdge="twFalling">0.262</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y68.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.138</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0</twBEL></twPathDel><twLogDel>0.060</twLogDel><twRouteDel>0.262</twRouteDel><twTotDel>0.322</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6 (SLICE_X7Y68.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.315</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6</twDest><twTotPathDel>0.322</twTotPathDel><twClkSkew dest = "0.038" src = "0.031">-0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X7Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y68.SR</twSite><twDelType>net</twDelType><twFanCnt>61</twFanCnt><twDelInfo twEdge="twFalling">0.262</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y68.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.138</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6</twBEL></twPathDel><twLogDel>0.060</twLogDel><twRouteDel>0.262</twRouteDel><twTotDel>0.322</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="82"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_okSysClk / 0.78125 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="83" type="MINPERIOD" name="Tbcper_I" slack="10.134" period="12.800" constraintValue="12.800" deviceLimit="2.666" freqLimit="375.094" physResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="84" type="MINPERIOD" name="Tcp" slack="11.401" period="12.800" constraintValue="12.800" deviceLimit="1.399" freqLimit="714.796" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK" locationPin="SLICE_X2Y72.CLK" clockNet="SDRAM_FIFO_inst/c3_mcb_drp_clk"/><twPinLimit anchorID="85" type="MINPERIOD" name="Tmcbcper_UICLK" slack="11.800" period="12.800" constraintValue="12.800" deviceLimit="1.000" freqLimit="1000.000" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="SDRAM_FIFO_inst/c3_mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="86" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC &quot;TS_okSysClk&quot; = PERIOD &quot;okSysClk&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180&quot; TS_okSysClk /         6.25 PHASE 0.8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="87"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180&quot; TS_okSysClk /
        6.25 PHASE 0.8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="88" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.600" constraintValue="1.600" deviceLimit="1.599" freqLimit="625.391" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="SDRAM_FIFO_inst/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="89" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC &quot;TS_okSysClk&quot; = PERIOD &quot;okSysClk&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0&quot; TS_okSysClk /         6.25 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="90"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0&quot; TS_okSysClk /
        6.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="91" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.600" constraintValue="1.600" deviceLimit="1.599" freqLimit="625.391" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="SDRAM_FIFO_inst/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="92" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC &quot;TS_okSysClk&quot; = PERIOD &quot;okSysClk&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_okSysClk /         1.5625 HIGH 50%;</twConstName><twItemCnt>4332</twItemCnt><twErrCntSetup>9</twErrCntSetup><twErrCntEndPt>9</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2055</twEndPtCnt><twPathErrCnt>9</twPathErrCnt><twMinPer>4214.080</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9 (SLICE_X7Y91.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-13.149</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9</twDest><twTotPathDel>1.359</twTotPathDel><twClkSkew dest = "4.497" src = "15.908">11.411</twClkSkew><twDelConst>0.020</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.399</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1702.380">dataclk</twSrcClk><twPathDel><twSite>SLICE_X6Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;9&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y91.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y91.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg&lt;9&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9</twBEL></twPathDel><twLogDel>0.639</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>1.359</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1702.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>47.0</twPctLog><twPctRoute>53.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10 (SLICE_X11Y94.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-13.149</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10</twDest><twTotPathDel>1.359</twTotPathDel><twClkSkew dest = "4.501" src = "15.912">11.411</twClkSkew><twDelConst>0.020</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.399</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1702.380">dataclk</twSrcClk><twPathDel><twSite>SLICE_X10Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;10&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y94.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y94.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg&lt;10&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10</twBEL></twPathDel><twLogDel>0.639</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>1.359</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1702.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>47.0</twPctLog><twPctRoute>53.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5 (SLICE_X7Y90.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-13.084</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5</twDest><twTotPathDel>1.294</twTotPathDel><twClkSkew dest = "4.495" src = "15.906">11.411</twClkSkew><twDelConst>0.020</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.399</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1702.380">dataclk</twSrcClk><twPathDel><twSite>SLICE_X6Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y90.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y90.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg&lt;4&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5</twBEL></twPathDel><twLogDel>0.639</twLogDel><twRouteDel>0.655</twRouteDel><twTotDel>1.294</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1702.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>49.4</twPctLog><twPctRoute>50.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_okSysClk /
        1.5625 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_26 (SLICE_X10Y76.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.256</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_26</twDest><twTotPathDel>0.260</twTotPathDel><twClkSkew dest = "0.075" src = "0.071">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_26</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X9Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7</twComp><twBEL>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y76.CE</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twFalling">0.170</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y76.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr&lt;26&gt;</twComp><twBEL>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_26</twBEL></twPathDel><twLogDel>0.090</twLogDel><twRouteDel>0.170</twRouteDel><twTotDel>0.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_25 (SLICE_X10Y76.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.260</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_25</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.075" src = "0.071">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_25</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X9Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7</twComp><twBEL>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y76.CE</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twFalling">0.170</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y76.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr&lt;26&gt;</twComp><twBEL>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_25</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.170</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_24 (SLICE_X10Y76.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.262</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_24</twDest><twTotPathDel>0.266</twTotPathDel><twClkSkew dest = "0.075" src = "0.071">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_24</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X9Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7</twComp><twBEL>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y76.CE</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twFalling">0.170</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y76.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr&lt;26&gt;</twComp><twBEL>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_24</twBEL></twPathDel><twLogDel>0.096</twLogDel><twRouteDel>0.170</twRouteDel><twTotDel>0.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="105"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_okSysClk /
        1.5625 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="106" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y32.CLKA" clockNet="SDRAM_FIFO_inst/c3_clk0"/><twPinLimit anchorID="107" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y30.CLKA" clockNet="SDRAM_FIFO_inst/c3_clk0"/><twPinLimit anchorID="108" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X0Y38.CLKB" clockNet="SDRAM_FIFO_inst/c3_clk0"/></twPinLimitRpt></twConst><twConst anchorID="109" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC &quot;TS_okSysClk&quot; = PERIOD &quot;okSysClk&quot;  10  ns HIGH 50 %;" ScopeName="">TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP         &quot;variable_freq_clk_generator_inst_clkout_i&quot; TS_okSysClk / 0.84 HIGH         50%;</twConstName><twItemCnt>1112349268</twItemCnt><twErrCntSetup>4267</twErrCntSetup><twErrCntEndPt>4276</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">9</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>19575</twEndPtCnt><twPathErrCnt>1110160645</twPathErrCnt><twMinPer>24.860</twMinPer></twConstHead><twPathRptBanner iPaths="7039" iCriticalPaths="7014" sType="EndPoint">Paths for end point analog_out_sequencer_4/stim_counter_0 (SLICE_X50Y111.A4), 7039 paths
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-12.956</twSlack><twSrc BELType="FF">main_state_FSM_FFd94</twSrc><twDest BELType="FF">analog_out_sequencer_4/stim_counter_0</twDest><twTotPathDel>24.762</twTotPathDel><twClkSkew dest = "0.687" src = "0.750">0.063</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>main_state_FSM_FFd94</twSrc><twDest BELType='FF'>analog_out_sequencer_4/stim_counter_0</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X31Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X31Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>main_state_FSM_FFd92</twComp><twBEL>main_state_FSM_FFd94</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y43.A4</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>main_state_FSM_FFd94</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>main_state_FSM_FFd62</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;10&gt;111111</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.312</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;10&gt;111111</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y64.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;10&gt;11111</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;102&gt;1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;102&gt;112</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;11</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;66&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;66&gt;111</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;11</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y67.D3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_state[0]</twComp><twBEL>main_state_main_state[0]1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y84.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.023</twDelInfo><twComp>main_state[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>analog_out_sequencer_7/Mmux_DAC_out[15]_DAC_baseline[15]_mux_107_OUT110</twComp><twBEL>analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o&lt;31&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y89.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.105</twDelInfo><twComp>analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y89.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>analog_out_sequencer_6/event_start_stim&lt;15&gt;</twComp><twBEL>analog_out_sequencer_1/main_state[31]_GND_74_o_equal_96_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y85.C1</twSite><twDelType>net</twDelType><twFanCnt>241</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>analog_out_sequencer_1/main_state[31]_GND_74_o_equal_96_o</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N975</twComp><twBEL>analog_out_sequencer_1/out</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y85.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.795</twDelInfo><twComp>analog_out_sequencer_1/n0125</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>analog_out_sequencer_1/counter&lt;0&gt;</twComp><twBEL>analog_out_sequencer_1/_n0424</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y119.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">5.400</twDelInfo><twComp>analog_out_sequencer_1/_n0424</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y119.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>analog_out_sequencer_4/stim_counter&lt;1&gt;</twComp><twBEL>analog_out_sequencer_4/main_state[31]_stim_counter[7]_select_103_OUT&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y111.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.659</twDelInfo><twComp>analog_out_sequencer_4/main_state[31]_stim_counter[7]_select_103_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y111.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>analog_out_sequencer_4/stim_counter&lt;0&gt;</twComp><twBEL>analog_out_sequencer_4/main_state[31]_stim_counter[7]_select_103_OUT&lt;0&gt;</twBEL><twBEL>analog_out_sequencer_4/stim_counter_0</twBEL></twPathDel><twLogDel>3.497</twLogDel><twRouteDel>21.265</twRouteDel><twTotDel>24.762</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-12.704</twSlack><twSrc BELType="FF">main_state_FSM_FFd94</twSrc><twDest BELType="FF">analog_out_sequencer_4/stim_counter_0</twDest><twTotPathDel>24.510</twTotPathDel><twClkSkew dest = "0.687" src = "0.750">0.063</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>main_state_FSM_FFd94</twSrc><twDest BELType='FF'>analog_out_sequencer_4/stim_counter_0</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X31Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X31Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>main_state_FSM_FFd92</twComp><twBEL>main_state_FSM_FFd94</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y43.A4</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>main_state_FSM_FFd94</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>main_state_FSM_FFd62</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;10&gt;111111</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.312</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;10&gt;111111</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y64.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;10&gt;11111</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;102&gt;1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;102&gt;112</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;11</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;66&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;66&gt;111</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;11</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y67.D3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_state[0]</twComp><twBEL>main_state_main_state[0]1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y84.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.023</twDelInfo><twComp>main_state[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>analog_out_sequencer_7/Mmux_DAC_out[15]_DAC_baseline[15]_mux_107_OUT110</twComp><twBEL>analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o&lt;31&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y89.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.105</twDelInfo><twComp>analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y89.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>analog_out_sequencer_6/event_start_stim&lt;15&gt;</twComp><twBEL>analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y85.C5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N975</twComp><twBEL>analog_out_sequencer_1/out</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y85.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.795</twDelInfo><twComp>analog_out_sequencer_1/n0125</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>analog_out_sequencer_1/counter&lt;0&gt;</twComp><twBEL>analog_out_sequencer_1/_n0424</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y119.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">5.400</twDelInfo><twComp>analog_out_sequencer_1/_n0424</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y119.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>analog_out_sequencer_4/stim_counter&lt;1&gt;</twComp><twBEL>analog_out_sequencer_4/main_state[31]_stim_counter[7]_select_103_OUT&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y111.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.659</twDelInfo><twComp>analog_out_sequencer_4/main_state[31]_stim_counter[7]_select_103_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y111.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>analog_out_sequencer_4/stim_counter&lt;0&gt;</twComp><twBEL>analog_out_sequencer_4/main_state[31]_stim_counter[7]_select_103_OUT&lt;0&gt;</twBEL><twBEL>analog_out_sequencer_4/stim_counter_0</twBEL></twPathDel><twLogDel>3.419</twLogDel><twRouteDel>21.091</twRouteDel><twTotDel>24.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-12.591</twSlack><twSrc BELType="FF">main_state_FSM_FFd94</twSrc><twDest BELType="FF">analog_out_sequencer_4/stim_counter_0</twDest><twTotPathDel>24.397</twTotPathDel><twClkSkew dest = "0.687" src = "0.750">0.063</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>main_state_FSM_FFd94</twSrc><twDest BELType='FF'>analog_out_sequencer_4/stim_counter_0</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X31Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X31Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>main_state_FSM_FFd92</twComp><twBEL>main_state_FSM_FFd94</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y43.A4</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>main_state_FSM_FFd94</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>main_state_FSM_FFd62</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;10&gt;111111</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.312</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;10&gt;111111</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y64.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;10&gt;11111</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;102&gt;1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;102&gt;112</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;11</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;66&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;66&gt;111</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;11</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y67.D3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_state[0]</twComp><twBEL>main_state_main_state[0]1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y89.C5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.324</twDelInfo><twComp>main_state[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y89.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>analog_out_sequencer_1/waiting_for_trigger</twComp><twBEL>analog_out_sequencer_1/main_state[31]_GND_74_o_equal_90_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y85.D4</twSite><twDelType>net</twDelType><twFanCnt>97</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>analog_out_sequencer_1/main_state[31]_GND_74_o_equal_90_o</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N975</twComp><twBEL>analog_out_sequencer_1/out_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y85.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>N975</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N975</twComp><twBEL>analog_out_sequencer_1/out</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y85.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.795</twDelInfo><twComp>analog_out_sequencer_1/n0125</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>analog_out_sequencer_1/counter&lt;0&gt;</twComp><twBEL>analog_out_sequencer_1/_n0424</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y119.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">5.400</twDelInfo><twComp>analog_out_sequencer_1/_n0424</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y119.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>analog_out_sequencer_4/stim_counter&lt;1&gt;</twComp><twBEL>analog_out_sequencer_4/main_state[31]_stim_counter[7]_select_103_OUT&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y111.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.659</twDelInfo><twComp>analog_out_sequencer_4/main_state[31]_stim_counter[7]_select_103_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y111.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>analog_out_sequencer_4/stim_counter&lt;0&gt;</twComp><twBEL>analog_out_sequencer_4/main_state[31]_stim_counter[7]_select_103_OUT&lt;0&gt;</twBEL><twBEL>analog_out_sequencer_4/stim_counter_0</twBEL></twPathDel><twLogDel>3.492</twLogDel><twRouteDel>20.905</twRouteDel><twTotDel>24.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6514" iCriticalPaths="6513" sType="EndPoint">Paths for end point analog_out_sequencer_4/counter_6 (SLICE_X55Y118.A2), 6514 paths
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-12.392</twSlack><twSrc BELType="FF">main_state_FSM_FFd94</twSrc><twDest BELType="FF">analog_out_sequencer_4/counter_6</twDest><twTotPathDel>24.199</twTotPathDel><twClkSkew dest = "0.688" src = "0.750">0.062</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>main_state_FSM_FFd94</twSrc><twDest BELType='FF'>analog_out_sequencer_4/counter_6</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X31Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X31Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>main_state_FSM_FFd92</twComp><twBEL>main_state_FSM_FFd94</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y43.A4</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>main_state_FSM_FFd94</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>main_state_FSM_FFd62</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;10&gt;111111</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.312</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;10&gt;111111</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y64.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;10&gt;11111</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;102&gt;1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;102&gt;112</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;11</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;66&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;66&gt;111</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;11</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y67.D3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_state[0]</twComp><twBEL>main_state_main_state[0]1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y84.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.023</twDelInfo><twComp>main_state[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>analog_out_sequencer_7/Mmux_DAC_out[15]_DAC_baseline[15]_mux_107_OUT110</twComp><twBEL>analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o&lt;31&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y89.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.105</twDelInfo><twComp>analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y89.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>analog_out_sequencer_6/event_start_stim&lt;15&gt;</twComp><twBEL>analog_out_sequencer_1/main_state[31]_GND_74_o_equal_96_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y85.C1</twSite><twDelType>net</twDelType><twFanCnt>241</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>analog_out_sequencer_1/main_state[31]_GND_74_o_equal_96_o</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N975</twComp><twBEL>analog_out_sequencer_1/out</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y85.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.795</twDelInfo><twComp>analog_out_sequencer_1/n0125</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>analog_out_sequencer_1/counter&lt;0&gt;</twComp><twBEL>analog_out_sequencer_1/_n0424</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y119.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">5.400</twDelInfo><twComp>analog_out_sequencer_1/_n0424</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y119.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>analog_out_sequencer_4/stim_counter&lt;1&gt;</twComp><twBEL>analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y118.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.994</twDelInfo><twComp>analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y118.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>analog_out_sequencer_4/counter&lt;9&gt;</twComp><twBEL>analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT&lt;6&gt;</twBEL><twBEL>analog_out_sequencer_4/counter_6</twBEL></twPathDel><twLogDel>3.599</twLogDel><twRouteDel>20.600</twRouteDel><twTotDel>24.199</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-12.140</twSlack><twSrc BELType="FF">main_state_FSM_FFd94</twSrc><twDest BELType="FF">analog_out_sequencer_4/counter_6</twDest><twTotPathDel>23.947</twTotPathDel><twClkSkew dest = "0.688" src = "0.750">0.062</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>main_state_FSM_FFd94</twSrc><twDest BELType='FF'>analog_out_sequencer_4/counter_6</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X31Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X31Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>main_state_FSM_FFd92</twComp><twBEL>main_state_FSM_FFd94</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y43.A4</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>main_state_FSM_FFd94</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>main_state_FSM_FFd62</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;10&gt;111111</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.312</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;10&gt;111111</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y64.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;10&gt;11111</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;102&gt;1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;102&gt;112</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;11</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;66&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;66&gt;111</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;11</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y67.D3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_state[0]</twComp><twBEL>main_state_main_state[0]1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y84.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.023</twDelInfo><twComp>main_state[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>analog_out_sequencer_7/Mmux_DAC_out[15]_DAC_baseline[15]_mux_107_OUT110</twComp><twBEL>analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o&lt;31&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y89.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.105</twDelInfo><twComp>analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y89.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>analog_out_sequencer_6/event_start_stim&lt;15&gt;</twComp><twBEL>analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y85.C5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N975</twComp><twBEL>analog_out_sequencer_1/out</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y85.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.795</twDelInfo><twComp>analog_out_sequencer_1/n0125</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>analog_out_sequencer_1/counter&lt;0&gt;</twComp><twBEL>analog_out_sequencer_1/_n0424</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y119.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">5.400</twDelInfo><twComp>analog_out_sequencer_1/_n0424</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y119.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>analog_out_sequencer_4/stim_counter&lt;1&gt;</twComp><twBEL>analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y118.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.994</twDelInfo><twComp>analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y118.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>analog_out_sequencer_4/counter&lt;9&gt;</twComp><twBEL>analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT&lt;6&gt;</twBEL><twBEL>analog_out_sequencer_4/counter_6</twBEL></twPathDel><twLogDel>3.521</twLogDel><twRouteDel>20.426</twRouteDel><twTotDel>23.947</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-12.027</twSlack><twSrc BELType="FF">main_state_FSM_FFd94</twSrc><twDest BELType="FF">analog_out_sequencer_4/counter_6</twDest><twTotPathDel>23.834</twTotPathDel><twClkSkew dest = "0.688" src = "0.750">0.062</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>main_state_FSM_FFd94</twSrc><twDest BELType='FF'>analog_out_sequencer_4/counter_6</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X31Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X31Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>main_state_FSM_FFd92</twComp><twBEL>main_state_FSM_FFd94</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y43.A4</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>main_state_FSM_FFd94</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>main_state_FSM_FFd62</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;10&gt;111111</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.312</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;10&gt;111111</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y64.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;10&gt;11111</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;102&gt;1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;102&gt;112</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;11</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;66&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;66&gt;111</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;11</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y67.D3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_state[0]</twComp><twBEL>main_state_main_state[0]1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y89.C5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.324</twDelInfo><twComp>main_state[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y89.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>analog_out_sequencer_1/waiting_for_trigger</twComp><twBEL>analog_out_sequencer_1/main_state[31]_GND_74_o_equal_90_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y85.D4</twSite><twDelType>net</twDelType><twFanCnt>97</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>analog_out_sequencer_1/main_state[31]_GND_74_o_equal_90_o</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N975</twComp><twBEL>analog_out_sequencer_1/out_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y85.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>N975</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N975</twComp><twBEL>analog_out_sequencer_1/out</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y85.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.795</twDelInfo><twComp>analog_out_sequencer_1/n0125</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>analog_out_sequencer_1/counter&lt;0&gt;</twComp><twBEL>analog_out_sequencer_1/_n0424</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y119.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">5.400</twDelInfo><twComp>analog_out_sequencer_1/_n0424</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y119.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>analog_out_sequencer_4/stim_counter&lt;1&gt;</twComp><twBEL>analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y118.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.994</twDelInfo><twComp>analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y118.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>analog_out_sequencer_4/counter&lt;9&gt;</twComp><twBEL>analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT&lt;6&gt;</twBEL><twBEL>analog_out_sequencer_4/counter_6</twBEL></twPathDel><twLogDel>3.594</twLogDel><twRouteDel>20.240</twRouteDel><twTotDel>23.834</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6514" iCriticalPaths="6513" sType="EndPoint">Paths for end point analog_out_sequencer_4/counter_11 (SLICE_X52Y118.B1), 6514 paths
</twPathRptBanner><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-12.356</twSlack><twSrc BELType="FF">main_state_FSM_FFd94</twSrc><twDest BELType="FF">analog_out_sequencer_4/counter_11</twDest><twTotPathDel>24.163</twTotPathDel><twClkSkew dest = "0.688" src = "0.750">0.062</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>main_state_FSM_FFd94</twSrc><twDest BELType='FF'>analog_out_sequencer_4/counter_11</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X31Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X31Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>main_state_FSM_FFd92</twComp><twBEL>main_state_FSM_FFd94</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y43.A4</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>main_state_FSM_FFd94</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>main_state_FSM_FFd62</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;10&gt;111111</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.312</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;10&gt;111111</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y64.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;10&gt;11111</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;102&gt;1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;102&gt;112</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;11</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;66&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;66&gt;111</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;11</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y67.D3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_state[0]</twComp><twBEL>main_state_main_state[0]1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y84.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.023</twDelInfo><twComp>main_state[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>analog_out_sequencer_7/Mmux_DAC_out[15]_DAC_baseline[15]_mux_107_OUT110</twComp><twBEL>analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o&lt;31&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y89.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.105</twDelInfo><twComp>analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y89.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>analog_out_sequencer_6/event_start_stim&lt;15&gt;</twComp><twBEL>analog_out_sequencer_1/main_state[31]_GND_74_o_equal_96_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y85.C1</twSite><twDelType>net</twDelType><twFanCnt>241</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>analog_out_sequencer_1/main_state[31]_GND_74_o_equal_96_o</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N975</twComp><twBEL>analog_out_sequencer_1/out</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y85.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.795</twDelInfo><twComp>analog_out_sequencer_1/n0125</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>analog_out_sequencer_1/counter&lt;0&gt;</twComp><twBEL>analog_out_sequencer_1/_n0424</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y119.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">5.400</twDelInfo><twComp>analog_out_sequencer_1/_n0424</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y119.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>analog_out_sequencer_4/stim_counter&lt;1&gt;</twComp><twBEL>analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y118.B1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y118.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>analog_out_sequencer_4/counter&lt;13&gt;</twComp><twBEL>analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT&lt;11&gt;</twBEL><twBEL>analog_out_sequencer_4/counter_11</twBEL></twPathDel><twLogDel>3.565</twLogDel><twRouteDel>20.598</twRouteDel><twTotDel>24.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-12.104</twSlack><twSrc BELType="FF">main_state_FSM_FFd94</twSrc><twDest BELType="FF">analog_out_sequencer_4/counter_11</twDest><twTotPathDel>23.911</twTotPathDel><twClkSkew dest = "0.688" src = "0.750">0.062</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>main_state_FSM_FFd94</twSrc><twDest BELType='FF'>analog_out_sequencer_4/counter_11</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X31Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X31Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>main_state_FSM_FFd92</twComp><twBEL>main_state_FSM_FFd94</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y43.A4</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>main_state_FSM_FFd94</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>main_state_FSM_FFd62</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;10&gt;111111</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.312</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;10&gt;111111</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y64.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;10&gt;11111</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;102&gt;1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;102&gt;112</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;11</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;66&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;66&gt;111</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;11</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y67.D3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_state[0]</twComp><twBEL>main_state_main_state[0]1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y84.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.023</twDelInfo><twComp>main_state[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>analog_out_sequencer_7/Mmux_DAC_out[15]_DAC_baseline[15]_mux_107_OUT110</twComp><twBEL>analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o&lt;31&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y89.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.105</twDelInfo><twComp>analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y89.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>analog_out_sequencer_6/event_start_stim&lt;15&gt;</twComp><twBEL>analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y85.C5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N975</twComp><twBEL>analog_out_sequencer_1/out</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y85.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.795</twDelInfo><twComp>analog_out_sequencer_1/n0125</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>analog_out_sequencer_1/counter&lt;0&gt;</twComp><twBEL>analog_out_sequencer_1/_n0424</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y119.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">5.400</twDelInfo><twComp>analog_out_sequencer_1/_n0424</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y119.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>analog_out_sequencer_4/stim_counter&lt;1&gt;</twComp><twBEL>analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y118.B1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y118.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>analog_out_sequencer_4/counter&lt;13&gt;</twComp><twBEL>analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT&lt;11&gt;</twBEL><twBEL>analog_out_sequencer_4/counter_11</twBEL></twPathDel><twLogDel>3.487</twLogDel><twRouteDel>20.424</twRouteDel><twTotDel>23.911</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-11.991</twSlack><twSrc BELType="FF">main_state_FSM_FFd94</twSrc><twDest BELType="FF">analog_out_sequencer_4/counter_11</twDest><twTotPathDel>23.798</twTotPathDel><twClkSkew dest = "0.688" src = "0.750">0.062</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>main_state_FSM_FFd94</twSrc><twDest BELType='FF'>analog_out_sequencer_4/counter_11</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X31Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X31Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>main_state_FSM_FFd92</twComp><twBEL>main_state_FSM_FFd94</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y43.A4</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>main_state_FSM_FFd94</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>main_state_FSM_FFd62</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;10&gt;111111</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.312</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;10&gt;111111</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y64.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;10&gt;11111</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;102&gt;1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;102&gt;112</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;11</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;66&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;66&gt;111</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;11</twComp><twBEL>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y67.D3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>main_state[31]_in4x_A1[133]_select_720_OUT&lt;103&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_state[0]</twComp><twBEL>main_state_main_state[0]1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y89.C5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.324</twDelInfo><twComp>main_state[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y89.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>analog_out_sequencer_1/waiting_for_trigger</twComp><twBEL>analog_out_sequencer_1/main_state[31]_GND_74_o_equal_90_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y85.D4</twSite><twDelType>net</twDelType><twFanCnt>97</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>analog_out_sequencer_1/main_state[31]_GND_74_o_equal_90_o</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N975</twComp><twBEL>analog_out_sequencer_1/out_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y85.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>N975</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N975</twComp><twBEL>analog_out_sequencer_1/out</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y85.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.795</twDelInfo><twComp>analog_out_sequencer_1/n0125</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>analog_out_sequencer_1/counter&lt;0&gt;</twComp><twBEL>analog_out_sequencer_1/_n0424</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y119.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">5.400</twDelInfo><twComp>analog_out_sequencer_1/_n0424</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y119.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>analog_out_sequencer_4/stim_counter&lt;1&gt;</twComp><twBEL>analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y118.B1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y118.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>analog_out_sequencer_4/counter&lt;13&gt;</twComp><twBEL>analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT&lt;11&gt;</twBEL><twBEL>analog_out_sequencer_4/counter_11</twBEL></twPathDel><twLogDel>3.560</twLogDel><twRouteDel>20.238</twRouteDel><twTotDel>23.798</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        &quot;variable_freq_clk_generator_inst_clkout_i&quot; TS_okSysClk / 0.84 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1 (SLICE_X4Y84.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-4.698</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1</twDest><twTotPathDel>0.762</twTotPathDel><twClkSkew dest = "15.908" src = "4.497">-11.411</twClkSkew><twDelConst>6.381</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.430</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2304.000">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X5Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y84.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.450</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y84.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.093</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1</twBEL></twPathDel><twLogDel>0.312</twLogDel><twRouteDel>0.450</twRouteDel><twTotDel>0.762</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2297.619">dataclk</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0 (SLICE_X4Y84.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-4.613</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0</twDest><twTotPathDel>0.847</twTotPathDel><twClkSkew dest = "15.908" src = "4.497">-11.411</twClkSkew><twDelConst>6.381</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.430</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2304.000">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X5Y84.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.488</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y84.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.452</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y84.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.093</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>0.452</twRouteDel><twTotDel>0.847</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2297.619">dataclk</twDestClk><twPctLog>46.6</twPctLog><twPctRoute>53.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7 (SLICE_X5Y83.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-4.587</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7</twDest><twTotPathDel>0.875</twTotPathDel><twClkSkew dest = "15.910" src = "4.497">-11.413</twClkSkew><twDelConst>6.381</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.430</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2304.000">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X5Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y83.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.424</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y83.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.046</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7</twBEL></twPathDel><twLogDel>0.451</twLogDel><twRouteDel>0.424</twRouteDel><twTotDel>0.875</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2297.619">dataclk</twDestClk><twPctLog>51.5</twPctLog><twPctRoute>48.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="134"><twPinLimitBanner>Component Switching Limit Checks: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        &quot;variable_freq_clk_generator_inst_clkout_i&quot; TS_okSysClk / 0.84 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="135" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.334" period="11.904" constraintValue="11.904" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB" logResource="RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X2Y10.CLKB" clockNet="dataclk"/><twPinLimit anchorID="136" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.334" period="11.904" constraintValue="11.904" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB" logResource="RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X0Y34.CLKB" clockNet="dataclk"/><twPinLimit anchorID="137" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.334" period="11.904" constraintValue="11.904" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB" logResource="RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X1Y18.CLKB" clockNet="dataclk"/></twPinLimitRpt></twConst><twConst anchorID="138" twConstType="OFFSETOUTDELAY" ><twConstHead uID="10"><twConstName UCFConstName="NET &quot;hi_out&lt;1&gt;&quot; OFFSET = OUT 11.93 ns AFTER &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_out&lt;1&gt;&quot; OFFSET = OUT 11.93 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="139" twConstType="OFFSETOUTDELAY" ><twConstHead uID="11"><twConstName UCFConstName="NET &quot;hi_out&lt;0&gt;&quot; OFFSET = OUT 11.93 ns AFTER &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_out&lt;0&gt;&quot; OFFSET = OUT 11.93 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>6.419</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_out&lt;0&gt; (Y19.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twConstOffOut anchorID="141" twDataPathType="twDataPathMaxDelay"><twSlack>5.511</twSlack><twSrc BELType="FF">host/core0/core0/hi_busy</twSrc><twDest BELType="PAD">hi_out&lt;0&gt;</twDest><twClkDel>-0.606</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/okCH&lt;0&gt;</twClkDest><twDataDel>6.750</twDataDel><twDataSrc>host/okCH&lt;0&gt;</twDataSrc><twDataDest>hi_out&lt;0&gt;</twDataDest><twOff>11.930</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_out&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/hi_busy</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.467</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.511</twLogDel><twRouteDel>4.905</twRouteDel><twTotDel>-0.606</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/hi_busy</twSrc><twDest BELType='PAD'>hi_out&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X49Y12.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>host/okCH&lt;0&gt;</twComp><twBEL>host/core0/core0/hi_busy</twBEL></twPathDel><twPathDel><twSite>Y19.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.598</twDelInfo><twComp>host/okCH&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>Y19.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_out&lt;0&gt;</twComp><twBEL>host/obuf0</twBEL><twBEL>hi_out&lt;0&gt;</twBEL></twPathDel><twLogDel>3.152</twLogDel><twRouteDel>3.598</twRouteDel><twTotDel>6.750</twTotDel><twPctLog>46.7</twPctLog><twPctRoute>53.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;hi_out&lt;0&gt;&quot; OFFSET = OUT 11.93 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_out&lt;0&gt; (Y19.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twConstOffOut anchorID="143" twDataPathType="twDataPathMinDelay"><twSlack>3.165</twSlack><twSrc BELType="FF">host/core0/core0/hi_busy</twSrc><twDest BELType="PAD">hi_out&lt;0&gt;</twDest><twClkDel>0.066</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/okCH&lt;0&gt;</twClkDest><twDataDel>3.374</twDataDel><twDataSrc>host/okCH&lt;0&gt;</twDataSrc><twDataDest>hi_out&lt;0&gt;</twDataDest><twOff>11.930</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_out&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/hi_busy</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.643</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.699</twLogDel><twRouteDel>1.765</twRouteDel><twTotDel>0.066</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/core0/core0/hi_busy</twSrc><twDest BELType='PAD'>hi_out&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X49Y12.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>host/okCH&lt;0&gt;</twComp><twBEL>host/core0/core0/hi_busy</twBEL></twPathDel><twPathDel><twSite>Y19.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.780</twDelInfo><twComp>host/okCH&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>Y19.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_out&lt;0&gt;</twComp><twBEL>host/obuf0</twBEL><twBEL>hi_out&lt;0&gt;</twBEL></twPathDel><twLogDel>1.594</twLogDel><twRouteDel>1.780</twRouteDel><twTotDel>3.374</twTotDel><twPctLog>47.2</twPctLog><twPctRoute>52.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="144" twConstType="OFFSETINDELAY" ><twConstHead uID="12"><twConstName UCFConstName="NET &quot;hi_in&lt;7&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;7&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>249</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>249</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>13.576</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/dna_read (SLICE_X6Y79.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="145"><twConstOffIn anchorID="146" twDataPathType="twDataPathMaxDelay"><twSlack>-0.246</twSlack><twSrc BELType="PAD">hi_in&lt;7&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/dna_read</twDest><twClkDel>-0.754</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/dna_read</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;7&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;7&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/dna_read</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;7&gt;</twComp><twBEL>hi_in&lt;7&gt;</twBEL><twBEL>hi_in_7_IBUF</twBEL><twBEL>ProtoComp504.IMUX.10</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y13.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.717</twDelInfo><twComp>hi_in_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y13.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>stim_sequencer_B1/main_state[31]_stim_on[15]_select_256_OUT&lt;5&gt;1</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twFalling">6.757</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y79.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.179</twDelInfo><twComp>host/core0/core0/a0/d0/dna_read</twComp><twBEL>host/core0/core0/a0/d0/dna_read</twBEL></twPathDel><twLogDel>2.073</twLogDel><twRouteDel>10.474</twRouteDel><twTotDel>12.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/dna_read</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y79.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">1.421</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>3.998</twRouteDel><twTotDel>-0.754</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/ti_dataout_0 (SLICE_X31Y16.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="147"><twConstOffIn anchorID="148" twDataPathType="twDataPathMaxDelay"><twSlack>0.345</twSlack><twSrc BELType="PAD">hi_in&lt;7&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_dataout_0</twDest><twClkDel>-0.796</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>ok1&lt;2&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;7&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;7&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;7&gt;</twComp><twBEL>hi_in&lt;7&gt;</twBEL><twBEL>hi_in_7_IBUF</twBEL><twBEL>ProtoComp504.IMUX.10</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y10.D1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">5.075</twDelInfo><twComp>hi_in_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y10.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o</twComp><twBEL>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y10.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y14.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>ok1&lt;5&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">2.200</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.373</twDelInfo><twComp>ok1&lt;2&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;2</twBEL><twBEL>host/core0/core0/ti_dataout_0</twBEL></twPathDel><twLogDel>2.761</twLogDel><twRouteDel>9.153</twRouteDel><twTotDel>11.914</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">1.379</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>3.956</twRouteDel><twTotDel>-0.796</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/ti_dataout_12 (SLICE_X30Y20.C1), 1 path
</twPathRptBanner><twPathRpt anchorID="149"><twConstOffIn anchorID="150" twDataPathType="twDataPathMaxDelay"><twSlack>0.424</twSlack><twSrc BELType="PAD">hi_in&lt;7&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_dataout_12</twDest><twClkDel>-0.802</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>ok1&lt;13&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;7&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;7&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_12</twDest><twLogLvls>5</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;7&gt;</twComp><twBEL>hi_in&lt;7&gt;</twBEL><twBEL>hi_in_7_IBUF</twBEL><twBEL>ProtoComp504.IMUX.10</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y10.D1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">5.075</twDelInfo><twComp>hi_in_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y10.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o</twComp><twBEL>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y10.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y14.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>ok1&lt;5&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y20.C1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">2.149</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.339</twDelInfo><twComp>ok1&lt;13&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;12&gt;1</twBEL><twBEL>host/core0/core0/ti_dataout_12</twBEL></twPathDel><twLogDel>2.727</twLogDel><twRouteDel>9.102</twRouteDel><twTotDel>11.829</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y20.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>3.950</twRouteDel><twTotDel>-0.802</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;7&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/des_running (SLICE_X11Y6.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="151"><twConstOffIn anchorID="152" twDataPathType="twDataPathMinDelay"><twSlack>9.725</twSlack><twSrc BELType="PAD">hi_in&lt;7&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/des_running</twDest><twClkDel>0.075</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/edna_12</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;7&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;7&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/des_running</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;7&gt;</twComp><twBEL>hi_in&lt;7&gt;</twBEL><twBEL>hi_in_7_IBUF</twBEL><twBEL>ProtoComp504.IMUX.10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y6.D3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>hi_in_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y6.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>host/core0/core0/a0/edna_10</twComp><twBEL>host/core0/core0/a0/reset_sync1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>host/core0/core0/a0/reset_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y6.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>host/core0/core0/a0/edna_12</twComp><twBEL>host/core0/core0/a0/des_running</twBEL></twPathDel><twLogDel>1.115</twLogDel><twRouteDel>1.460</twRouteDel><twTotDel>2.575</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/des_running</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>1.901</twRouteDel><twTotDel>0.075</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/edna_12 (SLICE_X11Y6.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twConstOffIn anchorID="154" twDataPathType="twDataPathMinDelay"><twSlack>9.726</twSlack><twSrc BELType="PAD">hi_in&lt;7&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/edna_12</twDest><twClkDel>0.075</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/edna_12</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;7&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;7&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/edna_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;7&gt;</twComp><twBEL>hi_in&lt;7&gt;</twBEL><twBEL>hi_in_7_IBUF</twBEL><twBEL>ProtoComp504.IMUX.10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y6.D3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>hi_in_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y6.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>host/core0/core0/a0/edna_10</twComp><twBEL>host/core0/core0/a0/reset_sync1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>host/core0/core0/a0/reset_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y6.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>host/core0/core0/a0/edna_12</twComp><twBEL>host/core0/core0/a0/edna_12</twBEL></twPathDel><twLogDel>1.116</twLogDel><twRouteDel>1.460</twRouteDel><twTotDel>2.576</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/edna_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>1.901</twRouteDel><twTotDel>0.075</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/edna_11 (SLICE_X11Y6.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="155"><twConstOffIn anchorID="156" twDataPathType="twDataPathMinDelay"><twSlack>9.755</twSlack><twSrc BELType="PAD">hi_in&lt;7&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/edna_11</twDest><twClkDel>0.075</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/edna_12</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;7&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;7&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/edna_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;7&gt;</twComp><twBEL>hi_in&lt;7&gt;</twBEL><twBEL>hi_in_7_IBUF</twBEL><twBEL>ProtoComp504.IMUX.10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y6.D3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>hi_in_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y6.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>host/core0/core0/a0/edna_10</twComp><twBEL>host/core0/core0/a0/reset_sync1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>host/core0/core0/a0/reset_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y6.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>host/core0/core0/a0/edna_12</twComp><twBEL>host/core0/core0/a0/edna_11</twBEL></twPathDel><twLogDel>1.145</twLogDel><twRouteDel>1.460</twRouteDel><twTotDel>2.605</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/edna_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>1.901</twRouteDel><twTotDel>0.075</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="157" twConstType="OFFSETINDELAY" ><twConstHead uID="13"><twConstName UCFConstName="NET &quot;hi_in&lt;6&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;6&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>249</twItemCnt><twErrCntSetup>13</twErrCntSetup><twErrCntEndPt>13</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>249</twEndPtCnt><twPathErrCnt>13</twPathErrCnt><twMinOff>14.823</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/dna_read (SLICE_X6Y79.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="158"><twConstOffIn anchorID="159" twDataPathType="twDataPathMaxDelay"><twSlack>-1.493</twSlack><twSrc BELType="PAD">hi_in&lt;6&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/dna_read</twDest><twClkDel>-0.754</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/dna_read</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;6&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;6&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/dna_read</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y3.PAD</twSrcSite><twPathDel><twSite>Y3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;6&gt;</twComp><twBEL>hi_in&lt;6&gt;</twBEL><twBEL>hi_in_6_IBUF</twBEL><twBEL>ProtoComp504.IMUX.9</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y13.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">4.964</twDelInfo><twComp>hi_in_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y13.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>stim_sequencer_B1/main_state[31]_stim_on[15]_select_256_OUT&lt;5&gt;1</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twFalling">6.757</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y79.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.179</twDelInfo><twComp>host/core0/core0/a0/d0/dna_read</twComp><twBEL>host/core0/core0/a0/d0/dna_read</twBEL></twPathDel><twLogDel>2.073</twLogDel><twRouteDel>11.721</twRouteDel><twTotDel>13.794</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/dna_read</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y79.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">1.421</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>3.998</twRouteDel><twTotDel>-0.754</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/div_2 (SLICE_X4Y63.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="160"><twConstOffIn anchorID="161" twDataPathType="twDataPathMaxDelay"><twSlack>-0.337</twSlack><twSrc BELType="PAD">hi_in&lt;6&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/div_2</twDest><twClkDel>-0.754</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/div&lt;4&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;6&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;6&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/div_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y3.PAD</twSrcSite><twPathDel><twSite>Y3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;6&gt;</twComp><twBEL>hi_in&lt;6&gt;</twBEL><twBEL>hi_in_6_IBUF</twBEL><twBEL>ProtoComp504.IMUX.9</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y13.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">4.964</twDelInfo><twComp>hi_in_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y13.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>stim_sequencer_B1/main_state[31]_stim_on[15]_select_256_OUT&lt;5&gt;1</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twFalling">5.454</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y63.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.326</twDelInfo><twComp>host/core0/core0/a0/d0/div&lt;4&gt;</twComp><twBEL>host/core0/core0/a0/d0/div_2</twBEL></twPathDel><twLogDel>2.220</twLogDel><twRouteDel>10.418</twRouteDel><twTotDel>12.638</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/div_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">1.421</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>3.998</twRouteDel><twTotDel>-0.754</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/cycle_5 (SLICE_X5Y64.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="162"><twConstOffIn anchorID="163" twDataPathType="twDataPathMaxDelay"><twSlack>-0.328</twSlack><twSrc BELType="PAD">hi_in&lt;6&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/cycle_5</twDest><twClkDel>-0.754</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/cycle&lt;5&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;6&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;6&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y3.PAD</twSrcSite><twPathDel><twSite>Y3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;6&gt;</twComp><twBEL>hi_in&lt;6&gt;</twBEL><twBEL>hi_in_6_IBUF</twBEL><twBEL>ProtoComp504.IMUX.9</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y13.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">4.964</twDelInfo><twComp>hi_in_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y13.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>stim_sequencer_B1/main_state[31]_stim_on[15]_select_256_OUT&lt;5&gt;1</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y64.SR</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twFalling">5.422</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y64.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.349</twDelInfo><twComp>host/core0/core0/a0/d0/cycle&lt;5&gt;</twComp><twBEL>host/core0/core0/a0/d0/cycle_5</twBEL></twPathDel><twLogDel>2.243</twLogDel><twRouteDel>10.386</twRouteDel><twTotDel>12.629</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y64.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">1.421</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>3.998</twRouteDel><twTotDel>-0.754</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;6&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/des_running (SLICE_X11Y6.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="164"><twConstOffIn anchorID="165" twDataPathType="twDataPathMinDelay"><twSlack>9.738</twSlack><twSrc BELType="PAD">hi_in&lt;6&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/des_running</twDest><twClkDel>0.075</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/edna_12</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;6&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;6&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/des_running</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y3.PAD</twSrcSite><twPathDel><twSite>Y3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;6&gt;</twComp><twBEL>hi_in&lt;6&gt;</twBEL><twBEL>hi_in_6_IBUF</twBEL><twBEL>ProtoComp504.IMUX.9</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y6.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>hi_in_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y6.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>host/core0/core0/a0/edna_10</twComp><twBEL>host/core0/core0/a0/reset_sync1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>host/core0/core0/a0/reset_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y6.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>host/core0/core0/a0/edna_12</twComp><twBEL>host/core0/core0/a0/des_running</twBEL></twPathDel><twLogDel>1.115</twLogDel><twRouteDel>1.473</twRouteDel><twTotDel>2.588</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/des_running</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>1.901</twRouteDel><twTotDel>0.075</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/edna_12 (SLICE_X11Y6.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="166"><twConstOffIn anchorID="167" twDataPathType="twDataPathMinDelay"><twSlack>9.739</twSlack><twSrc BELType="PAD">hi_in&lt;6&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/edna_12</twDest><twClkDel>0.075</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/edna_12</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;6&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;6&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/edna_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y3.PAD</twSrcSite><twPathDel><twSite>Y3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;6&gt;</twComp><twBEL>hi_in&lt;6&gt;</twBEL><twBEL>hi_in_6_IBUF</twBEL><twBEL>ProtoComp504.IMUX.9</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y6.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>hi_in_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y6.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>host/core0/core0/a0/edna_10</twComp><twBEL>host/core0/core0/a0/reset_sync1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>host/core0/core0/a0/reset_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y6.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>host/core0/core0/a0/edna_12</twComp><twBEL>host/core0/core0/a0/edna_12</twBEL></twPathDel><twLogDel>1.116</twLogDel><twRouteDel>1.473</twRouteDel><twTotDel>2.589</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/edna_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>1.901</twRouteDel><twTotDel>0.075</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/edna_11 (SLICE_X11Y6.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="168"><twConstOffIn anchorID="169" twDataPathType="twDataPathMinDelay"><twSlack>9.768</twSlack><twSrc BELType="PAD">hi_in&lt;6&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/edna_11</twDest><twClkDel>0.075</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/edna_12</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;6&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;6&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/edna_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y3.PAD</twSrcSite><twPathDel><twSite>Y3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;6&gt;</twComp><twBEL>hi_in&lt;6&gt;</twBEL><twBEL>hi_in_6_IBUF</twBEL><twBEL>ProtoComp504.IMUX.9</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y6.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>hi_in_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y6.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>host/core0/core0/a0/edna_10</twComp><twBEL>host/core0/core0/a0/reset_sync1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>host/core0/core0/a0/reset_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y6.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>host/core0/core0/a0/edna_12</twComp><twBEL>host/core0/core0/a0/edna_11</twBEL></twPathDel><twLogDel>1.145</twLogDel><twRouteDel>1.473</twRouteDel><twTotDel>2.618</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/edna_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>1.901</twRouteDel><twTotDel>0.075</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="170" twConstType="OFFSETINDELAY" ><twConstHead uID="14"><twConstName UCFConstName="NET &quot;hi_in&lt;5&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;5&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>249</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>249</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>13.626</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/dna_read (SLICE_X6Y79.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="171"><twConstOffIn anchorID="172" twDataPathType="twDataPathMaxDelay"><twSlack>-0.296</twSlack><twSrc BELType="PAD">hi_in&lt;5&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/dna_read</twDest><twClkDel>-0.754</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/dna_read</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;5&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/dna_read</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB4.PAD</twSrcSite><twPathDel><twSite>AB4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;5&gt;</twComp><twBEL>hi_in&lt;5&gt;</twBEL><twBEL>hi_in_5_IBUF</twBEL><twBEL>ProtoComp504.IMUX.8</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y13.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.767</twDelInfo><twComp>hi_in_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y13.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>stim_sequencer_B1/main_state[31]_stim_on[15]_select_256_OUT&lt;5&gt;1</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twFalling">6.757</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y79.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.179</twDelInfo><twComp>host/core0/core0/a0/d0/dna_read</twComp><twBEL>host/core0/core0/a0/d0/dna_read</twBEL></twPathDel><twLogDel>2.073</twLogDel><twRouteDel>10.524</twRouteDel><twTotDel>12.597</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/dna_read</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y79.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">1.421</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>3.998</twRouteDel><twTotDel>-0.754</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/ti_dataout_0 (SLICE_X31Y16.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="173"><twConstOffIn anchorID="174" twDataPathType="twDataPathMaxDelay"><twSlack>0.575</twSlack><twSrc BELType="PAD">hi_in&lt;5&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_dataout_0</twDest><twClkDel>-0.796</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>ok1&lt;2&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;5&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>AB4.PAD</twSrcSite><twPathDel><twSite>AB4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;5&gt;</twComp><twBEL>hi_in&lt;5&gt;</twBEL><twBEL>hi_in_5_IBUF</twBEL><twBEL>ProtoComp504.IMUX.8</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y10.D2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">4.845</twDelInfo><twComp>hi_in_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y10.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o</twComp><twBEL>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y10.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y14.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>ok1&lt;5&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">2.200</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.373</twDelInfo><twComp>ok1&lt;2&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;2</twBEL><twBEL>host/core0/core0/ti_dataout_0</twBEL></twPathDel><twLogDel>2.761</twLogDel><twRouteDel>8.923</twRouteDel><twTotDel>11.684</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">1.379</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>3.956</twRouteDel><twTotDel>-0.796</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/ti_dataout_12 (SLICE_X30Y20.C1), 1 path
</twPathRptBanner><twPathRpt anchorID="175"><twConstOffIn anchorID="176" twDataPathType="twDataPathMaxDelay"><twSlack>0.654</twSlack><twSrc BELType="PAD">hi_in&lt;5&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_dataout_12</twDest><twClkDel>-0.802</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>ok1&lt;13&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;5&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_12</twDest><twLogLvls>5</twLogLvls><twSrcSite>AB4.PAD</twSrcSite><twPathDel><twSite>AB4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;5&gt;</twComp><twBEL>hi_in&lt;5&gt;</twBEL><twBEL>hi_in_5_IBUF</twBEL><twBEL>ProtoComp504.IMUX.8</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y10.D2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">4.845</twDelInfo><twComp>hi_in_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y10.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o</twComp><twBEL>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y10.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y14.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>ok1&lt;5&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y20.C1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">2.149</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.339</twDelInfo><twComp>ok1&lt;13&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;12&gt;1</twBEL><twBEL>host/core0/core0/ti_dataout_12</twBEL></twPathDel><twLogDel>2.727</twLogDel><twRouteDel>8.872</twRouteDel><twTotDel>11.599</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y20.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>3.950</twRouteDel><twTotDel>-0.802</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;5&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/des_running (SLICE_X11Y6.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="177"><twConstOffIn anchorID="178" twDataPathType="twDataPathMinDelay"><twSlack>10.011</twSlack><twSrc BELType="PAD">hi_in&lt;5&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/des_running</twDest><twClkDel>0.075</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/edna_12</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;5&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/des_running</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB4.PAD</twSrcSite><twPathDel><twSite>AB4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;5&gt;</twComp><twBEL>hi_in&lt;5&gt;</twBEL><twBEL>hi_in_5_IBUF</twBEL><twBEL>ProtoComp504.IMUX.8</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y6.D2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.407</twDelInfo><twComp>hi_in_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y6.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>host/core0/core0/a0/edna_10</twComp><twBEL>host/core0/core0/a0/reset_sync1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>host/core0/core0/a0/reset_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y6.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>host/core0/core0/a0/edna_12</twComp><twBEL>host/core0/core0/a0/des_running</twBEL></twPathDel><twLogDel>1.115</twLogDel><twRouteDel>1.746</twRouteDel><twTotDel>2.861</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/des_running</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>1.901</twRouteDel><twTotDel>0.075</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/edna_12 (SLICE_X11Y6.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="179"><twConstOffIn anchorID="180" twDataPathType="twDataPathMinDelay"><twSlack>10.012</twSlack><twSrc BELType="PAD">hi_in&lt;5&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/edna_12</twDest><twClkDel>0.075</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/edna_12</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;5&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/edna_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB4.PAD</twSrcSite><twPathDel><twSite>AB4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;5&gt;</twComp><twBEL>hi_in&lt;5&gt;</twBEL><twBEL>hi_in_5_IBUF</twBEL><twBEL>ProtoComp504.IMUX.8</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y6.D2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.407</twDelInfo><twComp>hi_in_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y6.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>host/core0/core0/a0/edna_10</twComp><twBEL>host/core0/core0/a0/reset_sync1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>host/core0/core0/a0/reset_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y6.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>host/core0/core0/a0/edna_12</twComp><twBEL>host/core0/core0/a0/edna_12</twBEL></twPathDel><twLogDel>1.116</twLogDel><twRouteDel>1.746</twRouteDel><twTotDel>2.862</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/edna_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>1.901</twRouteDel><twTotDel>0.075</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/edna_11 (SLICE_X11Y6.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="181"><twConstOffIn anchorID="182" twDataPathType="twDataPathMinDelay"><twSlack>10.041</twSlack><twSrc BELType="PAD">hi_in&lt;5&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/edna_11</twDest><twClkDel>0.075</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/edna_12</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;5&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/edna_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB4.PAD</twSrcSite><twPathDel><twSite>AB4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;5&gt;</twComp><twBEL>hi_in&lt;5&gt;</twBEL><twBEL>hi_in_5_IBUF</twBEL><twBEL>ProtoComp504.IMUX.8</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y6.D2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.407</twDelInfo><twComp>hi_in_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y6.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>host/core0/core0/a0/edna_10</twComp><twBEL>host/core0/core0/a0/reset_sync1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>host/core0/core0/a0/reset_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y6.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>host/core0/core0/a0/edna_12</twComp><twBEL>host/core0/core0/a0/edna_11</twBEL></twPathDel><twLogDel>1.145</twLogDel><twRouteDel>1.746</twRouteDel><twTotDel>2.891</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/edna_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>1.901</twRouteDel><twTotDel>0.075</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="183" twConstType="OFFSETINDELAY" ><twConstHead uID="15"><twConstName UCFConstName="NET &quot;hi_in&lt;4&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;4&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>249</twItemCnt><twErrCntSetup>4</twErrCntSetup><twErrCntEndPt>4</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>249</twEndPtCnt><twPathErrCnt>4</twPathErrCnt><twMinOff>13.983</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/dna_read (SLICE_X6Y79.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="184"><twConstOffIn anchorID="185" twDataPathType="twDataPathMaxDelay"><twSlack>-0.653</twSlack><twSrc BELType="PAD">hi_in&lt;4&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/dna_read</twDest><twClkDel>-0.754</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/dna_read</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;4&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;4&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/dna_read</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;4&gt;</twComp><twBEL>hi_in&lt;4&gt;</twBEL><twBEL>hi_in_4_IBUF</twBEL><twBEL>ProtoComp504.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y13.A1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">4.124</twDelInfo><twComp>hi_in_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y13.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>stim_sequencer_B1/main_state[31]_stim_on[15]_select_256_OUT&lt;5&gt;1</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twFalling">6.757</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y79.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.179</twDelInfo><twComp>host/core0/core0/a0/d0/dna_read</twComp><twBEL>host/core0/core0/a0/d0/dna_read</twBEL></twPathDel><twLogDel>2.073</twLogDel><twRouteDel>10.881</twRouteDel><twTotDel>12.954</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/dna_read</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y79.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">1.421</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>3.998</twRouteDel><twTotDel>-0.754</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point host/core0/core0/ti_dataout_0 (SLICE_X31Y16.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="186"><twConstOffIn anchorID="187" twDataPathType="twDataPathMaxDelay"><twSlack>-0.194</twSlack><twSrc BELType="PAD">hi_in&lt;4&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_dataout_0</twDest><twClkDel>-0.796</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>ok1&lt;2&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;4&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;4&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;4&gt;</twComp><twBEL>hi_in&lt;4&gt;</twBEL><twBEL>hi_in_4_IBUF</twBEL><twBEL>ProtoComp504.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y10.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.614</twDelInfo><twComp>hi_in_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y10.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o</twComp><twBEL>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y10.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y14.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>ok1&lt;5&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">2.200</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.373</twDelInfo><twComp>ok1&lt;2&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;2</twBEL><twBEL>host/core0/core0/ti_dataout_0</twBEL></twPathDel><twLogDel>2.761</twLogDel><twRouteDel>9.692</twRouteDel><twTotDel>12.453</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">1.379</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>3.956</twRouteDel><twTotDel>-0.796</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point host/core0/core0/ti_dataout_12 (SLICE_X30Y20.C1), 1 path
</twPathRptBanner><twPathRpt anchorID="188"><twConstOffIn anchorID="189" twDataPathType="twDataPathMaxDelay"><twSlack>-0.115</twSlack><twSrc BELType="PAD">hi_in&lt;4&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_dataout_12</twDest><twClkDel>-0.802</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>ok1&lt;13&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;4&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;4&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_12</twDest><twLogLvls>5</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;4&gt;</twComp><twBEL>hi_in&lt;4&gt;</twBEL><twBEL>hi_in_4_IBUF</twBEL><twBEL>ProtoComp504.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y10.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.614</twDelInfo><twComp>hi_in_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y10.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o</twComp><twBEL>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y10.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y14.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>ok1&lt;5&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y20.C1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">2.149</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.339</twDelInfo><twComp>ok1&lt;13&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;12&gt;1</twBEL><twBEL>host/core0/core0/ti_dataout_12</twBEL></twPathDel><twLogDel>2.727</twLogDel><twRouteDel>9.641</twRouteDel><twTotDel>12.368</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y20.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>3.950</twRouteDel><twTotDel>-0.802</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;4&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/des_running (SLICE_X11Y6.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="190"><twConstOffIn anchorID="191" twDataPathType="twDataPathMinDelay"><twSlack>10.261</twSlack><twSrc BELType="PAD">hi_in&lt;4&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/des_running</twDest><twClkDel>0.075</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/edna_12</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;4&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;4&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/des_running</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;4&gt;</twComp><twBEL>hi_in&lt;4&gt;</twBEL><twBEL>hi_in_4_IBUF</twBEL><twBEL>ProtoComp504.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y6.D1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.657</twDelInfo><twComp>hi_in_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y6.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>host/core0/core0/a0/edna_10</twComp><twBEL>host/core0/core0/a0/reset_sync1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>host/core0/core0/a0/reset_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y6.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>host/core0/core0/a0/edna_12</twComp><twBEL>host/core0/core0/a0/des_running</twBEL></twPathDel><twLogDel>1.115</twLogDel><twRouteDel>1.996</twRouteDel><twTotDel>3.111</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/des_running</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>1.901</twRouteDel><twTotDel>0.075</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/edna_12 (SLICE_X11Y6.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="192"><twConstOffIn anchorID="193" twDataPathType="twDataPathMinDelay"><twSlack>10.262</twSlack><twSrc BELType="PAD">hi_in&lt;4&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/edna_12</twDest><twClkDel>0.075</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/edna_12</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;4&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;4&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/edna_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;4&gt;</twComp><twBEL>hi_in&lt;4&gt;</twBEL><twBEL>hi_in_4_IBUF</twBEL><twBEL>ProtoComp504.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y6.D1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.657</twDelInfo><twComp>hi_in_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y6.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>host/core0/core0/a0/edna_10</twComp><twBEL>host/core0/core0/a0/reset_sync1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>host/core0/core0/a0/reset_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y6.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>host/core0/core0/a0/edna_12</twComp><twBEL>host/core0/core0/a0/edna_12</twBEL></twPathDel><twLogDel>1.116</twLogDel><twRouteDel>1.996</twRouteDel><twTotDel>3.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/edna_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>1.901</twRouteDel><twTotDel>0.075</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/edna_11 (SLICE_X11Y6.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="194"><twConstOffIn anchorID="195" twDataPathType="twDataPathMinDelay"><twSlack>10.291</twSlack><twSrc BELType="PAD">hi_in&lt;4&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/edna_11</twDest><twClkDel>0.075</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/edna_12</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;4&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;4&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/edna_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;4&gt;</twComp><twBEL>hi_in&lt;4&gt;</twBEL><twBEL>hi_in_4_IBUF</twBEL><twBEL>ProtoComp504.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y6.D1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.657</twDelInfo><twComp>hi_in_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y6.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>host/core0/core0/a0/edna_10</twComp><twBEL>host/core0/core0/a0/reset_sync1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>host/core0/core0/a0/reset_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y6.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>host/core0/core0/a0/edna_12</twComp><twBEL>host/core0/core0/a0/edna_11</twBEL></twPathDel><twLogDel>1.145</twLogDel><twRouteDel>1.996</twRouteDel><twTotDel>3.141</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/edna_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>1.901</twRouteDel><twTotDel>0.075</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="196" twConstType="OFFSETINDELAY" ><twConstHead uID="16"><twConstName UCFConstName="NET &quot;hi_in&lt;3&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;3&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>7.650</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X31Y8.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="197"><twConstOffIn anchorID="198" twDataPathType="twDataPathMaxDelay"><twSlack>6.480</twSlack><twSrc BELType="PAD">hi_in&lt;3&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd16</twDest><twClkDel>-0.781</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd16</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;3&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB8.PAD</twSrcSite><twPathDel><twSite>AB8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;3&gt;</twComp><twBEL>hi_in&lt;3&gt;</twBEL><twBEL>hi_in_3_IBUF</twBEL><twBEL>ProtoComp504.IMUX.6</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y5.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>hi_in_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y5.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>host/core0/core0/a0/c0/dataout&lt;7&gt;</twComp><twBEL>host/core0/core0/hi_cmd&lt;2&gt;_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y8.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.478</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y8.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twFalling">0.410</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16</twComp><twBEL>host/core0/core0/state_FSM_FFd16</twBEL></twPathDel><twLogDel>2.304</twLogDel><twRouteDel>4.290</twRouteDel><twTotDel>6.594</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y8.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">1.394</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>3.971</twRouteDel><twTotDel>-0.781</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X29Y6.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="199"><twConstOffIn anchorID="200" twDataPathType="twDataPathMaxDelay"><twSlack>6.837</twSlack><twSrc BELType="PAD">hi_in&lt;3&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd6</twDest><twClkDel>-0.757</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd6</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;3&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB8.PAD</twSrcSite><twPathDel><twSite>AB8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;3&gt;</twComp><twBEL>hi_in&lt;3&gt;</twBEL><twBEL>hi_in_3_IBUF</twBEL><twBEL>ProtoComp504.IMUX.6</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y5.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>hi_in_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y5.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>host/core0/core0/a0/c0/dataout&lt;7&gt;</twComp><twBEL>host/core0/core0/hi_cmd&lt;2&gt;_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.220</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_2</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y6.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twFalling">0.413</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd6</twBEL></twPathDel><twLogDel>2.229</twLogDel><twRouteDel>4.032</twRouteDel><twTotDel>6.261</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">1.418</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>3.995</twRouteDel><twTotDel>-0.757</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X29Y6.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="201"><twConstOffIn anchorID="202" twDataPathType="twDataPathMaxDelay"><twSlack>6.840</twSlack><twSrc BELType="PAD">hi_in&lt;3&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd9</twDest><twClkDel>-0.757</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd6</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;3&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB8.PAD</twSrcSite><twPathDel><twSite>AB8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;3&gt;</twComp><twBEL>hi_in&lt;3&gt;</twBEL><twBEL>hi_in_3_IBUF</twBEL><twBEL>ProtoComp504.IMUX.6</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y5.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>hi_in_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y5.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>host/core0/core0/a0/c0/dataout&lt;7&gt;</twComp><twBEL>host/core0/core0/hi_cmd&lt;2&gt;_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.220</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_2</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y6.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twFalling">0.410</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd9</twBEL></twPathDel><twLogDel>2.226</twLogDel><twRouteDel>4.032</twRouteDel><twTotDel>6.258</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">1.418</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>3.995</twRouteDel><twTotDel>-0.757</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;3&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X27Y8.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="203"><twConstOffIn anchorID="204" twDataPathType="twDataPathMinDelay"><twSlack>8.945</twSlack><twSrc BELType="PAD">hi_in&lt;3&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd14</twDest><twClkDel>0.075</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd14</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;3&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB8.PAD</twSrcSite><twPathDel><twSite>AB8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;3&gt;</twComp><twBEL>hi_in&lt;3&gt;</twBEL><twBEL>hi_in_3_IBUF</twBEL><twBEL>ProtoComp504.IMUX.6</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y5.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>hi_in_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y5.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>host/core0/core0/a0/c0/dataout&lt;7&gt;</twComp><twBEL>host/core0/core0/hi_cmd&lt;2&gt;_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y8.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y8.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.127</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd14</twBEL></twPathDel><twLogDel>0.839</twLogDel><twRouteDel>1.756</twRouteDel><twTotDel>2.595</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y8.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>1.901</twRouteDel><twTotDel>0.075</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X29Y6.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="205"><twConstOffIn anchorID="206" twDataPathType="twDataPathMinDelay"><twSlack>9.037</twSlack><twSrc BELType="PAD">hi_in&lt;3&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd9</twDest><twClkDel>0.077</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd6</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;3&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB8.PAD</twSrcSite><twPathDel><twSite>AB8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;3&gt;</twComp><twBEL>hi_in&lt;3&gt;</twBEL><twBEL>hi_in_3_IBUF</twBEL><twBEL>ProtoComp504.IMUX.6</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y5.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>hi_in_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y5.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>host/core0/core0/a0/c0/dataout&lt;7&gt;</twComp><twBEL>host/core0/core0/hi_cmd&lt;2&gt;_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y6.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.131</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd9</twBEL></twPathDel><twLogDel>0.788</twLogDel><twRouteDel>1.901</twRouteDel><twTotDel>2.689</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>1.903</twRouteDel><twTotDel>0.077</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X29Y6.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="207"><twConstOffIn anchorID="208" twDataPathType="twDataPathMinDelay"><twSlack>9.040</twSlack><twSrc BELType="PAD">hi_in&lt;3&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd6</twDest><twClkDel>0.077</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd6</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;3&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB8.PAD</twSrcSite><twPathDel><twSite>AB8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;3&gt;</twComp><twBEL>hi_in&lt;3&gt;</twBEL><twBEL>hi_in_3_IBUF</twBEL><twBEL>ProtoComp504.IMUX.6</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y5.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>hi_in_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y5.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>host/core0/core0/a0/c0/dataout&lt;7&gt;</twComp><twBEL>host/core0/core0/hi_cmd&lt;2&gt;_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y6.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.128</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd6</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>1.901</twRouteDel><twTotDel>2.692</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>1.903</twRouteDel><twTotDel>0.077</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="209" twConstType="OFFSETINDELAY" ><twConstHead uID="17"><twConstName UCFConstName="NET &quot;hi_in&lt;2&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;2&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>8.560</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd17 (SLICE_X28Y9.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="210"><twConstOffIn anchorID="211" twDataPathType="twDataPathMaxDelay"><twSlack>5.570</twSlack><twSrc BELType="PAD">hi_in&lt;2&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd17</twDest><twClkDel>-0.756</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd7</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;2&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd17</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB7.PAD</twSrcSite><twPathDel><twSite>AB7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;2&gt;</twComp><twBEL>hi_in&lt;2&gt;</twBEL><twBEL>hi_in_2_IBUF</twBEL><twBEL>ProtoComp504.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y8.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.663</twDelInfo><twComp>hi_in_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y8.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16</twComp><twBEL>host/core0/core0/state_FSM_FFd17-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y9.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>host/core0/core0/state_FSM_FFd17-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>host/core0/core0/state_FSM_FFd7</twComp><twBEL>host/core0/core0/state_FSM_FFd17-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y9.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.371</twDelInfo><twComp>host/core0/core0/state_FSM_FFd17-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y9.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.221</twDelInfo><twComp>host/core0/core0/state_FSM_FFd7</twComp><twBEL>host/core0/core0/state_FSM_FFd17-In4</twBEL><twBEL>host/core0/core0/state_FSM_FFd17</twBEL></twPathDel><twLogDel>2.350</twLogDel><twRouteDel>5.179</twRouteDel><twTotDel>7.529</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd17</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>3.996</twRouteDel><twTotDel>-0.756</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X29Y6.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="212"><twConstOffIn anchorID="213" twDataPathType="twDataPathMaxDelay"><twSlack>6.555</twSlack><twSrc BELType="PAD">hi_in&lt;2&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd9</twDest><twClkDel>-0.757</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd6</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;2&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB7.PAD</twSrcSite><twPathDel><twSite>AB7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;2&gt;</twComp><twBEL>hi_in&lt;2&gt;</twBEL><twBEL>hi_in_2_IBUF</twBEL><twBEL>ProtoComp504.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y8.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.663</twDelInfo><twComp>hi_in_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y8.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16</twComp><twBEL>host/core0/core0/state_FSM_FFd16-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y6.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.950</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y6.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd9</twBEL></twPathDel><twLogDel>1.930</twLogDel><twRouteDel>4.613</twRouteDel><twTotDel>6.543</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">1.418</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>3.995</twRouteDel><twTotDel>-0.757</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X27Y8.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="214"><twConstOffIn anchorID="215" twDataPathType="twDataPathMaxDelay"><twSlack>6.893</twSlack><twSrc BELType="PAD">hi_in&lt;2&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd14</twDest><twClkDel>-0.759</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd14</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;2&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB7.PAD</twSrcSite><twPathDel><twSite>AB7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;2&gt;</twComp><twBEL>hi_in&lt;2&gt;</twBEL><twBEL>hi_in_2_IBUF</twBEL><twBEL>ProtoComp504.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y6.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.341</twDelInfo><twComp>hi_in_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd14-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y8.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.932</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y8.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd14</twBEL></twPathDel><twLogDel>1.930</twLogDel><twRouteDel>4.273</twRouteDel><twTotDel>6.203</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y8.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">1.416</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>3.993</twRouteDel><twTotDel>-0.759</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;2&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X29Y6.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="216"><twConstOffIn anchorID="217" twDataPathType="twDataPathMinDelay"><twSlack>8.965</twSlack><twSrc BELType="PAD">hi_in&lt;2&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd6</twDest><twClkDel>0.077</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd6</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;2&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB7.PAD</twSrcSite><twPathDel><twSite>AB7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;2&gt;</twComp><twBEL>hi_in&lt;2&gt;</twBEL><twBEL>hi_in_2_IBUF</twBEL><twBEL>ProtoComp504.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y6.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.639</twDelInfo><twComp>hi_in_2_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y6.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd14-In11</twBEL><twBEL>host/core0/core0/state_FSM_FFd6</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>1.639</twRouteDel><twTotDel>2.617</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>1.903</twRouteDel><twTotDel>0.077</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X31Y8.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="218"><twConstOffIn anchorID="219" twDataPathType="twDataPathMinDelay"><twSlack>9.209</twSlack><twSrc BELType="PAD">hi_in&lt;2&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd16</twDest><twClkDel>0.053</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd16</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;2&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB7.PAD</twSrcSite><twPathDel><twSite>AB7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;2&gt;</twComp><twBEL>hi_in&lt;2&gt;</twBEL><twBEL>hi_in_2_IBUF</twBEL><twBEL>ProtoComp504.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y8.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.859</twDelInfo><twComp>hi_in_2_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y8.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16</twComp><twBEL>host/core0/core0/state_FSM_FFd16-In11</twBEL><twBEL>host/core0/core0/state_FSM_FFd16</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>1.859</twRouteDel><twTotDel>2.837</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y8.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>1.879</twRouteDel><twTotDel>0.053</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X27Y8.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="220"><twConstOffIn anchorID="221" twDataPathType="twDataPathMinDelay"><twSlack>9.452</twSlack><twSrc BELType="PAD">hi_in&lt;2&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd14</twDest><twClkDel>0.075</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd14</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;2&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB7.PAD</twSrcSite><twPathDel><twSite>AB7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;2&gt;</twComp><twBEL>hi_in&lt;2&gt;</twBEL><twBEL>hi_in_2_IBUF</twBEL><twBEL>ProtoComp504.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y6.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.639</twDelInfo><twComp>hi_in_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd14-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y8.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14-In1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y8.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd14</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>2.124</twRouteDel><twTotDel>3.102</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y8.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>1.901</twRouteDel><twTotDel>0.075</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="222" twConstType="OFFSETINDELAY" ><twConstHead uID="18"><twConstName UCFConstName="NET &quot;hi_in&lt;1&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;1&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>9.227</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd17 (SLICE_X28Y9.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="223"><twConstOffIn anchorID="224" twDataPathType="twDataPathMaxDelay"><twSlack>4.903</twSlack><twSrc BELType="PAD">hi_in&lt;1&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd17</twDest><twClkDel>-0.756</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd7</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;1&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;1&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd17</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB20.PAD</twSrcSite><twPathDel><twSite>AB20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;1&gt;</twComp><twBEL>hi_in&lt;1&gt;</twBEL><twBEL>hi_in_1_IBUF</twBEL><twBEL>ProtoComp504.IMUX.4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y8.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.330</twDelInfo><twComp>hi_in_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y8.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16</twComp><twBEL>host/core0/core0/state_FSM_FFd17-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y9.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>host/core0/core0/state_FSM_FFd17-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>host/core0/core0/state_FSM_FFd7</twComp><twBEL>host/core0/core0/state_FSM_FFd17-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y9.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.371</twDelInfo><twComp>host/core0/core0/state_FSM_FFd17-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y9.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.221</twDelInfo><twComp>host/core0/core0/state_FSM_FFd7</twComp><twBEL>host/core0/core0/state_FSM_FFd17-In4</twBEL><twBEL>host/core0/core0/state_FSM_FFd17</twBEL></twPathDel><twLogDel>2.350</twLogDel><twRouteDel>5.846</twRouteDel><twTotDel>8.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd17</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>3.996</twRouteDel><twTotDel>-0.756</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X27Y8.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="225"><twConstOffIn anchorID="226" twDataPathType="twDataPathMaxDelay"><twSlack>5.645</twSlack><twSrc BELType="PAD">hi_in&lt;1&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd14</twDest><twClkDel>-0.759</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd14</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;1&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;1&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB20.PAD</twSrcSite><twPathDel><twSite>AB20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;1&gt;</twComp><twBEL>hi_in&lt;1&gt;</twBEL><twBEL>hi_in_1_IBUF</twBEL><twBEL>ProtoComp504.IMUX.4</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y6.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.589</twDelInfo><twComp>hi_in_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd14-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y8.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.932</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y8.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd14</twBEL></twPathDel><twLogDel>1.930</twLogDel><twRouteDel>5.521</twRouteDel><twTotDel>7.451</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y8.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">1.416</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>3.993</twRouteDel><twTotDel>-0.759</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X29Y6.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="227"><twConstOffIn anchorID="228" twDataPathType="twDataPathMaxDelay"><twSlack>5.888</twSlack><twSrc BELType="PAD">hi_in&lt;1&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd9</twDest><twClkDel>-0.757</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd6</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;1&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;1&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB20.PAD</twSrcSite><twPathDel><twSite>AB20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;1&gt;</twComp><twBEL>hi_in&lt;1&gt;</twBEL><twBEL>hi_in_1_IBUF</twBEL><twBEL>ProtoComp504.IMUX.4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y8.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.330</twDelInfo><twComp>hi_in_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y8.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16</twComp><twBEL>host/core0/core0/state_FSM_FFd16-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y6.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.950</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y6.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd9</twBEL></twPathDel><twLogDel>1.930</twLogDel><twRouteDel>5.280</twRouteDel><twTotDel>7.210</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">1.418</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>3.995</twRouteDel><twTotDel>-0.757</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;1&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X31Y8.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="229"><twConstOffIn anchorID="230" twDataPathType="twDataPathMinDelay"><twSlack>9.628</twSlack><twSrc BELType="PAD">hi_in&lt;1&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd16</twDest><twClkDel>0.053</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd16</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;1&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;1&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB20.PAD</twSrcSite><twPathDel><twSite>AB20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;1&gt;</twComp><twBEL>hi_in&lt;1&gt;</twBEL><twBEL>hi_in_1_IBUF</twBEL><twBEL>ProtoComp504.IMUX.4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y8.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.278</twDelInfo><twComp>hi_in_1_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y8.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16</twComp><twBEL>host/core0/core0/state_FSM_FFd16-In11</twBEL><twBEL>host/core0/core0/state_FSM_FFd16</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>2.278</twRouteDel><twTotDel>3.256</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y8.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>1.879</twRouteDel><twTotDel>0.053</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X29Y6.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="231"><twConstOffIn anchorID="232" twDataPathType="twDataPathMinDelay"><twSlack>9.816</twSlack><twSrc BELType="PAD">hi_in&lt;1&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd6</twDest><twClkDel>0.077</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd6</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;1&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;1&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB20.PAD</twSrcSite><twPathDel><twSite>AB20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;1&gt;</twComp><twBEL>hi_in&lt;1&gt;</twBEL><twBEL>hi_in_1_IBUF</twBEL><twBEL>ProtoComp504.IMUX.4</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y6.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.490</twDelInfo><twComp>hi_in_1_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y6.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd14-In11</twBEL><twBEL>host/core0/core0/state_FSM_FFd6</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>2.490</twRouteDel><twTotDel>3.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>1.903</twRouteDel><twTotDel>0.077</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X29Y6.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="233"><twConstOffIn anchorID="234" twDataPathType="twDataPathMinDelay"><twSlack>10.192</twSlack><twSrc BELType="PAD">hi_in&lt;1&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd9</twDest><twClkDel>0.077</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd6</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;1&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;1&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB20.PAD</twSrcSite><twPathDel><twSite>AB20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;1&gt;</twComp><twBEL>hi_in&lt;1&gt;</twBEL><twBEL>hi_in_1_IBUF</twBEL><twBEL>ProtoComp504.IMUX.4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y8.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.278</twDelInfo><twComp>hi_in_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y8.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16</twComp><twBEL>host/core0/core0/state_FSM_FFd16-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y6.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16-In1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y6.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd9</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>2.866</twRouteDel><twTotDel>3.844</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>1.903</twRouteDel><twTotDel>0.077</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="235" twConstType="OFFSETINDELAY" ><twConstHead uID="19"><twConstName UCFConstName="TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twItemCnt>16</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>16</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>7.818</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[5].fdrein0 (ILOGIC_X20Y0.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="236"><twConstOffIn anchorID="237" twDataPathType="twDataPathMaxDelay"><twSlack>2.012</twSlack><twSrc BELType="PAD">hi_inout&lt;5&gt;</twSrc><twDest BELType="FF">host/delays[5].fdrein0</twDest><twClkDel>-0.212</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/hi_datain&lt;5&gt;</twClkDest><twOff>9.830</twOff><twOffSrc>hi_inout&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_inout&lt;5&gt;</twSrc><twDest BELType='FF'>host/delays[5].fdrein0</twDest><twLogLvls>3</twLogLvls><twSrcSite>V15.PAD</twSrcSite><twPathDel><twSite>V15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_inout&lt;5&gt;</twComp><twBEL>hi_inout&lt;5&gt;</twBEL><twBEL>host/delays[5].iobf0/IBUF</twBEL><twBEL>ProtoComp500.IMUX.5</twBEL></twPathDel><twPathDel><twSite>IODELAY_X20Y0.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>host/iobf0_hi_datain&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X20Y0.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">5.082</twDelInfo><twComp>host/delays[5].iodelay_inst</twComp><twBEL>host/delays[5].iodelay_inst</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X20Y0.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>host/iodly0_datain&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X20Y0.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.532</twDelInfo><twComp>host/hi_datain&lt;5&gt;</twComp><twBEL>ProtoComp551.D2OFFBYP_SRC.5</twBEL><twBEL>host/delays[5].fdrein0</twBEL></twPathDel><twLogDel>7.171</twLogDel><twRouteDel>0.160</twRouteDel><twTotDel>7.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>97.8</twPctLog><twPctRoute>2.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[5].fdrein0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X20Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">1.963</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>4.540</twRouteDel><twTotDel>-0.212</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[15].fdrein0 (ILOGIC_X25Y1.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="238"><twConstOffIn anchorID="239" twDataPathType="twDataPathMaxDelay"><twSlack>2.012</twSlack><twSrc BELType="PAD">hi_inout&lt;15&gt;</twSrc><twDest BELType="FF">host/delays[15].fdrein0</twDest><twClkDel>-0.212</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/hi_datain&lt;15&gt;</twClkDest><twOff>9.830</twOff><twOffSrc>hi_inout&lt;15&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_inout&lt;15&gt;</twSrc><twDest BELType='FF'>host/delays[15].fdrein0</twDest><twLogLvls>3</twLogLvls><twSrcSite>AA20.PAD</twSrcSite><twPathDel><twSite>AA20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_inout&lt;15&gt;</twComp><twBEL>hi_inout&lt;15&gt;</twBEL><twBEL>host/delays[15].iobf0/IBUF</twBEL><twBEL>ProtoComp500.IMUX.16</twBEL></twPathDel><twPathDel><twSite>IODELAY_X25Y1.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>host/iobf0_hi_datain&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X25Y1.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">5.082</twDelInfo><twComp>host/delays[15].iodelay_inst</twComp><twBEL>host/delays[15].iodelay_inst</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X25Y1.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>host/iodly0_datain&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X25Y1.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.532</twDelInfo><twComp>host/hi_datain&lt;15&gt;</twComp><twBEL>ProtoComp551.D2OFFBYP_SRC.15</twBEL><twBEL>host/delays[15].fdrein0</twBEL></twPathDel><twLogDel>7.171</twLogDel><twRouteDel>0.160</twRouteDel><twTotDel>7.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>97.8</twPctLog><twPctRoute>2.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[15].fdrein0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X25Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">1.963</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>4.540</twRouteDel><twTotDel>-0.212</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[6].fdrein0 (ILOGIC_X1Y0.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="240"><twConstOffIn anchorID="241" twDataPathType="twDataPathMaxDelay"><twSlack>2.035</twSlack><twSrc BELType="PAD">hi_inout&lt;6&gt;</twSrc><twDest BELType="FF">host/delays[6].fdrein0</twDest><twClkDel>-0.189</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/hi_datain&lt;6&gt;</twClkDest><twOff>9.830</twOff><twOffSrc>hi_inout&lt;6&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_inout&lt;6&gt;</twSrc><twDest BELType='FF'>host/delays[6].fdrein0</twDest><twLogLvls>3</twLogLvls><twSrcSite>AB2.PAD</twSrcSite><twPathDel><twSite>AB2.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_inout&lt;6&gt;</twComp><twBEL>hi_inout&lt;6&gt;</twBEL><twBEL>host/delays[6].iobf0/IBUF</twBEL><twBEL>ProtoComp500.IMUX.6</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y0.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>host/iobf0_hi_datain&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y0.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">5.082</twDelInfo><twComp>host/delays[6].iodelay_inst</twComp><twBEL>host/delays[6].iodelay_inst</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y0.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>host/iodly0_datain&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y0.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.532</twDelInfo><twComp>host/hi_datain&lt;6&gt;</twComp><twBEL>ProtoComp551.D2OFFBYP_SRC.6</twBEL><twBEL>host/delays[6].fdrein0</twBEL></twPathDel><twLogDel>7.171</twLogDel><twRouteDel>0.160</twRouteDel><twTotDel>7.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>97.8</twPctLog><twPctRoute>2.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[6].fdrein0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.472</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">1.986</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.752</twLogDel><twRouteDel>4.563</twRouteDel><twTotDel>-0.189</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[8].fdrein0 (ILOGIC_X8Y3.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="242"><twConstOffIn anchorID="243" twDataPathType="twDataPathMinDelay"><twSlack>1.554</twSlack><twSrc BELType="PAD">hi_inout&lt;8&gt;</twSrc><twDest BELType="FF">host/delays[8].fdrein0</twDest><twClkDel>0.346</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/hi_datain&lt;8&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>hi_inout&lt;8&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_inout&lt;8&gt;</twSrc><twDest BELType='FF'>host/delays[8].fdrein0</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y7.PAD</twSrcSite><twPathDel><twSite>Y7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_inout&lt;8&gt;</twComp><twBEL>hi_inout&lt;8&gt;</twBEL><twBEL>host/delays[8].iobf0/IBUF</twBEL><twBEL>ProtoComp500.IMUX.8</twBEL></twPathDel><twPathDel><twSite>IODELAY_X8Y3.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>host/iobf0_hi_datain&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X8Y3.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/delays[8].iodelay_inst</twComp><twBEL>host/delays[8].iodelay_inst</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X8Y3.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>host/iodly0_datain&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X8Y3.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>host/hi_datain&lt;8&gt;</twComp><twBEL>ProtoComp551.D2OFFBYP_SRC.8</twBEL><twBEL>host/delays[8].fdrein0</twBEL></twPathDel><twLogDel>2.077</twLogDel><twRouteDel>0.098</twRouteDel><twTotDel>2.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>95.5</twPctLog><twPctRoute>4.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[8].fdrein0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X8Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>2.172</twRouteDel><twTotDel>0.346</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[2].fdrein0 (ILOGIC_X14Y3.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="244"><twConstOffIn anchorID="245" twDataPathType="twDataPathMinDelay"><twSlack>1.574</twSlack><twSrc BELType="PAD">hi_inout&lt;2&gt;</twSrc><twDest BELType="FF">host/delays[2].fdrein0</twDest><twClkDel>0.326</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/hi_datain&lt;2&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>hi_inout&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_inout&lt;2&gt;</twSrc><twDest BELType='FF'>host/delays[2].fdrein0</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y13.PAD</twSrcSite><twPathDel><twSite>Y13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_inout&lt;2&gt;</twComp><twBEL>hi_inout&lt;2&gt;</twBEL><twBEL>host/delays[2].iobf0/IBUF</twBEL><twBEL>ProtoComp500.IMUX.2</twBEL></twPathDel><twPathDel><twSite>IODELAY_X14Y3.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>host/iobf0_hi_datain&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X14Y3.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/delays[2].iodelay_inst</twComp><twBEL>host/delays[2].iodelay_inst</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X14Y3.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>host/iodly0_datain&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X14Y3.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>host/hi_datain&lt;2&gt;</twComp><twBEL>ProtoComp551.D2OFFBYP_SRC.2</twBEL><twBEL>host/delays[2].fdrein0</twBEL></twPathDel><twLogDel>2.077</twLogDel><twRouteDel>0.098</twRouteDel><twTotDel>2.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>95.5</twPctLog><twPctRoute>4.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[2].fdrein0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X14Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>2.152</twRouteDel><twTotDel>0.326</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[3].fdrein0 (ILOGIC_X20Y2.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="246"><twConstOffIn anchorID="247" twDataPathType="twDataPathMinDelay"><twSlack>1.574</twSlack><twSrc BELType="PAD">hi_inout&lt;3&gt;</twSrc><twDest BELType="FF">host/delays[3].fdrein0</twDest><twClkDel>0.324</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/hi_datain&lt;3&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>hi_inout&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_inout&lt;3&gt;</twSrc><twDest BELType='FF'>host/delays[3].fdrein0</twDest><twLogLvls>3</twLogLvls><twSrcSite>AB18.PAD</twSrcSite><twPathDel><twSite>AB18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_inout&lt;3&gt;</twComp><twBEL>hi_inout&lt;3&gt;</twBEL><twBEL>host/delays[3].iobf0/IBUF</twBEL><twBEL>ProtoComp500.IMUX.3</twBEL></twPathDel><twPathDel><twSite>IODELAY_X20Y2.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>host/iobf0_hi_datain&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X20Y2.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/delays[3].iodelay_inst</twComp><twBEL>host/delays[3].iodelay_inst</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X20Y2.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>host/iodly0_datain&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X20Y2.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>host/hi_datain&lt;3&gt;</twComp><twBEL>ProtoComp551.D2OFFBYP_SRC.3</twBEL><twBEL>host/delays[3].fdrein0</twBEL></twPathDel><twLogDel>2.077</twLogDel><twRouteDel>0.096</twRouteDel><twTotDel>2.173</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>95.6</twPctLog><twPctRoute>4.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[3].fdrein0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.906</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X20Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.826</twLogDel><twRouteDel>2.150</twRouteDel><twTotDel>0.324</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="248" twConstType="OFFSETOUTDELAY" ><twConstHead uID="20"><twConstName UCFConstName="TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 11.63 ns AFTER &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 11.63 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>16</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.564</twMinOff></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_inout&lt;8&gt; (Y7.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="249"><twConstOffOut anchorID="250" twDataPathType="twDataPathMaxDelay"><twSlack>7.066</twSlack><twSrc BELType="FF">host/delays[8].fdreout0</twSrc><twDest BELType="PAD">hi_inout&lt;8&gt;</twDest><twClkDel>0.049</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;8&gt;</twClkDest><twDataDel>4.240</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;8&gt;</twDataSrc><twDataDest>hi_inout&lt;8&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;8&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[8].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.467</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X8Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">2.403</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.511</twLogDel><twRouteDel>5.560</twRouteDel><twTotDel>0.049</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/delays[8].fdreout0</twSrc><twDest BELType='PAD'>hi_inout&lt;8&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X8Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X8Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;8&gt;</twComp><twBEL>host/delays[8].fdreout0</twBEL></twPathDel><twPathDel><twSite>Y7.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>Y7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_inout&lt;8&gt;</twComp><twBEL>host/delays[8].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;8&gt;</twBEL></twPathDel><twLogDel>3.802</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>4.240</twTotDel><twPctLog>89.7</twPctLog><twPctRoute>10.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="251"><twConstOffOut anchorID="252" twDataPathType="twDataPathMaxDelay"><twSlack>7.447</twSlack><twSrc BELType="FF">host/delays[8].fdreout1</twSrc><twDest BELType="PAD">hi_inout&lt;8&gt;</twDest><twClkDel>0.049</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;8&gt;</twClkDest><twDataDel>3.859</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;8&gt;</twDataSrc><twDataDest>hi_inout&lt;8&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;8&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[8].fdreout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.467</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X8Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">2.403</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.511</twLogDel><twRouteDel>5.560</twRouteDel><twTotDel>0.049</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/delays[8].fdreout1</twSrc><twDest BELType='PAD'>hi_inout&lt;8&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X8Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X8Y3.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;8&gt;</twComp><twBEL>host/delays[8].fdreout1</twBEL></twPathDel><twPathDel><twSite>Y7.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/fdreout1_hi_drive&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>Y7.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_inout&lt;8&gt;</twComp><twBEL>host/delays[8].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;8&gt;</twBEL></twPathDel><twLogDel>3.421</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.859</twTotDel><twPctLog>88.6</twPctLog><twPctRoute>11.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_inout&lt;2&gt; (Y13.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="253"><twConstOffOut anchorID="254" twDataPathType="twDataPathMaxDelay"><twSlack>7.086</twSlack><twSrc BELType="FF">host/delays[2].fdreout0</twSrc><twDest BELType="PAD">hi_inout&lt;2&gt;</twDest><twClkDel>0.029</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;2&gt;</twClkDest><twDataDel>4.240</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;2&gt;</twDataSrc><twDataDest>hi_inout&lt;2&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[2].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.467</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X14Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">2.383</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.511</twLogDel><twRouteDel>5.540</twRouteDel><twTotDel>0.029</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/delays[2].fdreout0</twSrc><twDest BELType='PAD'>hi_inout&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X14Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X14Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;2&gt;</twComp><twBEL>host/delays[2].fdreout0</twBEL></twPathDel><twPathDel><twSite>Y13.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>Y13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_inout&lt;2&gt;</twComp><twBEL>host/delays[2].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;2&gt;</twBEL></twPathDel><twLogDel>3.802</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>4.240</twTotDel><twPctLog>89.7</twPctLog><twPctRoute>10.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="255"><twConstOffOut anchorID="256" twDataPathType="twDataPathMaxDelay"><twSlack>7.467</twSlack><twSrc BELType="FF">host/delays[2].fdreout1</twSrc><twDest BELType="PAD">hi_inout&lt;2&gt;</twDest><twClkDel>0.029</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;2&gt;</twClkDest><twDataDel>3.859</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;2&gt;</twDataSrc><twDataDest>hi_inout&lt;2&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[2].fdreout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.467</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X14Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">2.383</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.511</twLogDel><twRouteDel>5.540</twRouteDel><twTotDel>0.029</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/delays[2].fdreout1</twSrc><twDest BELType='PAD'>hi_inout&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X14Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X14Y3.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;2&gt;</twComp><twBEL>host/delays[2].fdreout1</twBEL></twPathDel><twPathDel><twSite>Y13.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/fdreout1_hi_drive&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>Y13.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_inout&lt;2&gt;</twComp><twBEL>host/delays[2].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;2&gt;</twBEL></twPathDel><twLogDel>3.421</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.859</twTotDel><twPctLog>88.6</twPctLog><twPctRoute>11.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_inout&lt;3&gt; (AB18.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="257"><twConstOffOut anchorID="258" twDataPathType="twDataPathMaxDelay"><twSlack>7.088</twSlack><twSrc BELType="FF">host/delays[3].fdreout0</twSrc><twDest BELType="PAD">hi_inout&lt;3&gt;</twDest><twClkDel>0.027</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;3&gt;</twClkDest><twDataDel>4.240</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;3&gt;</twDataSrc><twDataDest>hi_inout&lt;3&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[3].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.467</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X20Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.511</twLogDel><twRouteDel>5.538</twRouteDel><twTotDel>0.027</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/delays[3].fdreout0</twSrc><twDest BELType='PAD'>hi_inout&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X20Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X20Y2.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;3&gt;</twComp><twBEL>host/delays[3].fdreout0</twBEL></twPathDel><twPathDel><twSite>AB18.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>AB18.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_inout&lt;3&gt;</twComp><twBEL>host/delays[3].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;3&gt;</twBEL></twPathDel><twLogDel>3.802</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>4.240</twTotDel><twPctLog>89.7</twPctLog><twPctRoute>10.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="259"><twConstOffOut anchorID="260" twDataPathType="twDataPathMaxDelay"><twSlack>7.469</twSlack><twSrc BELType="FF">host/delays[3].fdreout1</twSrc><twDest BELType="PAD">hi_inout&lt;3&gt;</twDest><twClkDel>0.027</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;3&gt;</twClkDest><twDataDel>3.859</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;3&gt;</twDataSrc><twDataDest>hi_inout&lt;3&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[3].fdreout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.467</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X20Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.511</twLogDel><twRouteDel>5.538</twRouteDel><twTotDel>0.027</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/delays[3].fdreout1</twSrc><twDest BELType='PAD'>hi_inout&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X20Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X20Y2.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;3&gt;</twComp><twBEL>host/delays[3].fdreout1</twBEL></twPathDel><twPathDel><twSite>AB18.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/fdreout1_hi_drive&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>AB18.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_inout&lt;3&gt;</twComp><twBEL>host/delays[3].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;3&gt;</twBEL></twPathDel><twLogDel>3.421</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.859</twTotDel><twPctLog>88.6</twPctLog><twPctRoute>11.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 11.63 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_inout&lt;15&gt; (AA20.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="261"><twConstOffOut anchorID="262" twDataPathType="twDataPathMinDelay"><twSlack>2.020</twSlack><twSrc BELType="FF">host/delays[15].fdreout0</twSrc><twDest BELType="PAD">hi_inout&lt;15&gt;</twDest><twClkDel>0.295</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;15&gt;</twClkDest><twDataDel>2.000</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;15&gt;</twDataSrc><twDataDest>hi_inout&lt;15&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;15&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[15].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.643</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X25Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.699</twLogDel><twRouteDel>1.994</twRouteDel><twTotDel>0.295</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/delays[15].fdreout0</twSrc><twDest BELType='PAD'>hi_inout&lt;15&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X25Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X25Y1.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;15&gt;</twComp><twBEL>host/delays[15].fdreout0</twBEL></twPathDel><twPathDel><twSite>AA20.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>AA20.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_inout&lt;15&gt;</twComp><twBEL>host/delays[15].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;15&gt;</twBEL></twPathDel><twLogDel>1.732</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>2.000</twTotDel><twPctLog>86.6</twPctLog><twPctRoute>13.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="263"><twConstOffOut anchorID="264" twDataPathType="twDataPathMinDelay"><twSlack>1.912</twSlack><twSrc BELType="FF">host/delays[15].fdreout1</twSrc><twDest BELType="PAD">hi_inout&lt;15&gt;</twDest><twClkDel>0.295</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;15&gt;</twClkDest><twDataDel>1.892</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;15&gt;</twDataSrc><twDataDest>hi_inout&lt;15&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;15&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[15].fdreout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.643</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X25Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.699</twLogDel><twRouteDel>1.994</twRouteDel><twTotDel>0.295</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/delays[15].fdreout1</twSrc><twDest BELType='PAD'>hi_inout&lt;15&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X25Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X25Y1.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;15&gt;</twComp><twBEL>host/delays[15].fdreout1</twBEL></twPathDel><twPathDel><twSite>AA20.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/fdreout1_hi_drive&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>AA20.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_inout&lt;15&gt;</twComp><twBEL>host/delays[15].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;15&gt;</twBEL></twPathDel><twLogDel>1.624</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.892</twTotDel><twPctLog>85.8</twPctLog><twPctRoute>14.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_inout&lt;5&gt; (V15.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="265"><twConstOffOut anchorID="266" twDataPathType="twDataPathMinDelay"><twSlack>2.021</twSlack><twSrc BELType="FF">host/delays[5].fdreout0</twSrc><twDest BELType="PAD">hi_inout&lt;5&gt;</twDest><twClkDel>0.296</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;5&gt;</twClkDest><twDataDel>2.000</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;5&gt;</twDataSrc><twDataDest>hi_inout&lt;5&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;5&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[5].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.643</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X20Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.699</twLogDel><twRouteDel>1.995</twRouteDel><twTotDel>0.296</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/delays[5].fdreout0</twSrc><twDest BELType='PAD'>hi_inout&lt;5&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X20Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X20Y0.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;5&gt;</twComp><twBEL>host/delays[5].fdreout0</twBEL></twPathDel><twPathDel><twSite>V15.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>V15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_inout&lt;5&gt;</twComp><twBEL>host/delays[5].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;5&gt;</twBEL></twPathDel><twLogDel>1.732</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>2.000</twTotDel><twPctLog>86.6</twPctLog><twPctRoute>13.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="267"><twConstOffOut anchorID="268" twDataPathType="twDataPathMinDelay"><twSlack>1.913</twSlack><twSrc BELType="FF">host/delays[5].fdreout1</twSrc><twDest BELType="PAD">hi_inout&lt;5&gt;</twDest><twClkDel>0.296</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;5&gt;</twClkDest><twDataDel>1.892</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;5&gt;</twDataSrc><twDataDest>hi_inout&lt;5&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;5&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[5].fdreout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.643</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X20Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.699</twLogDel><twRouteDel>1.995</twRouteDel><twTotDel>0.296</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/delays[5].fdreout1</twSrc><twDest BELType='PAD'>hi_inout&lt;5&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X20Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X20Y0.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;5&gt;</twComp><twBEL>host/delays[5].fdreout1</twBEL></twPathDel><twPathDel><twSite>V15.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/fdreout1_hi_drive&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>V15.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_inout&lt;5&gt;</twComp><twBEL>host/delays[5].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;5&gt;</twBEL></twPathDel><twLogDel>1.624</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.892</twTotDel><twPctLog>85.8</twPctLog><twPctRoute>14.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_inout&lt;6&gt; (AB2.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="269"><twConstOffOut anchorID="270" twDataPathType="twDataPathMinDelay"><twSlack>2.044</twSlack><twSrc BELType="FF">host/delays[6].fdreout0</twSrc><twDest BELType="PAD">hi_inout&lt;6&gt;</twDest><twClkDel>0.319</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;6&gt;</twClkDest><twDataDel>2.000</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;6&gt;</twDataSrc><twDataDest>hi_inout&lt;6&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;6&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[6].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.643</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.699</twLogDel><twRouteDel>2.018</twRouteDel><twTotDel>0.319</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/delays[6].fdreout0</twSrc><twDest BELType='PAD'>hi_inout&lt;6&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X1Y0.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;6&gt;</twComp><twBEL>host/delays[6].fdreout0</twBEL></twPathDel><twPathDel><twSite>AB2.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>AB2.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_inout&lt;6&gt;</twComp><twBEL>host/delays[6].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;6&gt;</twBEL></twPathDel><twLogDel>1.732</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>2.000</twTotDel><twPctLog>86.6</twPctLog><twPctRoute>13.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="271"><twConstOffOut anchorID="272" twDataPathType="twDataPathMinDelay"><twSlack>1.936</twSlack><twSrc BELType="FF">host/delays[6].fdreout1</twSrc><twDest BELType="PAD">hi_inout&lt;6&gt;</twDest><twClkDel>0.319</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;6&gt;</twClkDest><twDataDel>1.892</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;6&gt;</twDataSrc><twDataDest>hi_inout&lt;6&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;6&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[6].fdreout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp504.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.643</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>611</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.699</twLogDel><twRouteDel>2.018</twRouteDel><twTotDel>0.319</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/delays[6].fdreout1</twSrc><twDest BELType='PAD'>hi_inout&lt;6&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X1Y0.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;6&gt;</twComp><twBEL>host/delays[6].fdreout1</twBEL></twPathDel><twPathDel><twSite>AB2.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/fdreout1_hi_drive&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>AB2.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_inout&lt;6&gt;</twComp><twBEL>host/delays[6].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;6&gt;</twBEL></twPathDel><twLogDel>1.624</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.892</twTotDel><twPctLog>85.8</twPctLog><twPctRoute>14.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="273"><twConstRollup name="TS_okHostClk" fullName="TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 20.83 ns HIGH 50%;" type="origin" depth="0" requirement="20.830" prefType="period" actual="16.000" actualRollup="18.588" errors="0" errorRollup="0" items="3" itemsRollup="44637"/><twConstRollup name="TS_host_dcm_clk0" fullName="TS_host_dcm_clk0 = PERIOD TIMEGRP &quot;host_dcm_clk0&quot; TS_okHostClk HIGH 50%;" type="child" depth="1" requirement="20.830" prefType="period" actual="18.588" actualRollup="N/A" errors="0" errorRollup="0" items="44637" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="274"><twConstRollup name="TS_okSysClk" fullName="TS_okSysClk = PERIOD TIMEGRP &quot;okSysClk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.340" actualRollup="6584.500" errors="0" errorRollup="4285" items="0" itemsRollup="1112366945"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD         TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_okSysClk / 0.78125 HIGH 50%;" type="child" depth="1" requirement="12.800" prefType="period" actual="9.502" actualRollup="N/A" errors="0" errorRollup="0" items="13345" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180&quot; TS_okSysClk /         6.25 PHASE 0.8 ns HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0&quot; TS_okSysClk /         6.25 HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_okSysClk /         1.5625 HIGH 50%;" type="child" depth="1" requirement="6.400" prefType="period" actual="4214.080" actualRollup="N/A" errors="9" errorRollup="0" items="4332" itemsRollup="0"/><twConstRollup name="TS_variable_freq_clk_generator_inst_clkout_i" fullName="TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP         &quot;variable_freq_clk_generator_inst_clkout_i&quot; TS_okSysClk / 0.84 HIGH         50%;" type="child" depth="1" requirement="11.905" prefType="period" actual="24.860" actualRollup="N/A" errors="4276" errorRollup="0" items="1112349268" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="275">6</twUnmetConstCnt><twDataSheet anchorID="276" twNameLen="15"><twSUH2ClkList anchorID="277" twDestWidth="12" twPhaseWidth="7"><twDest>hi_in&lt;0&gt;</twDest><twSUH2Clk ><twSrc>hi_in&lt;1&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.227</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.928</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_in&lt;2&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.560</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.265</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_in&lt;3&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.650</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.245</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_in&lt;4&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.983</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.761</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_in&lt;5&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.626</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.511</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_in&lt;6&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.823</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.238</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_in&lt;7&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.576</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.225</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;0&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.793</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.608</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;1&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.793</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.608</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;2&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.759</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.574</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;3&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.759</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.574</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;4&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.761</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.576</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;5&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.818</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.633</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;6&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.795</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.610</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;7&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.795</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.610</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;8&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.739</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.554</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;9&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.795</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.610</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;10&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.795</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.610</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;11&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.795</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.610</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;12&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.795</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.610</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;13&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.759</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.574</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;14&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.761</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.576</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;15&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.818</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.633</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="278" twDestWidth="12" twPhaseWidth="7"><twSrc>hi_in&lt;0&gt;</twSrc><twClk2Out  twOutPad = "hi_inout&lt;0&gt;" twMinTime = "1.937" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.516" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;1&gt;" twMinTime = "1.937" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.516" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;2&gt;" twMinTime = "1.965" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.544" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;3&gt;" twMinTime = "1.963" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.542" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;4&gt;" twMinTime = "1.963" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.542" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;5&gt;" twMinTime = "1.913" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.492" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;6&gt;" twMinTime = "1.936" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.515" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;7&gt;" twMinTime = "1.936" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.515" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;8&gt;" twMinTime = "1.985" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.564" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;9&gt;" twMinTime = "1.936" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.515" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;10&gt;" twMinTime = "1.936" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.515" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;11&gt;" twMinTime = "1.936" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.515" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;12&gt;" twMinTime = "1.936" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.515" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;13&gt;" twMinTime = "1.962" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.541" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;14&gt;" twMinTime = "1.962" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.541" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;15&gt;" twMinTime = "1.912" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.491" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_out&lt;0&gt;" twMinTime = "3.165" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.419" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="279" twDestWidth="7"><twDest>clk1_in</twDest><twClk2SU><twSrc>clk1_in</twSrc><twRiseRise>24.860</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="280" twDestWidth="8"><twDest>hi_in&lt;0&gt;</twDest><twClk2SU><twSrc>hi_in&lt;0&gt;</twSrc><twRiseRise>18.588</twRiseRise><twFallRise>7.911</twFallRise><twRiseFall>6.432</twRiseFall><twFallFall>1.943</twFallFall></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="281" twDestWidth="8" twWorstWindow="11.351" twWorstSetup="13.576" twWorstHold="-2.225" twWorstSetupSlack="-0.246" twWorstHoldSlack="9.725" ><twConstName>COMP &quot;hi_in&lt;7&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.246" twHoldSlack = "9.725" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.576</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.225</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="282" twDestWidth="8" twWorstWindow="12.585" twWorstSetup="14.823" twWorstHold="-2.238" twWorstSetupSlack="-1.493" twWorstHoldSlack="9.738" ><twConstName>COMP &quot;hi_in&lt;6&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "-1.493" twHoldSlack = "9.738" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.823</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.238</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="283" twDestWidth="8" twWorstWindow="11.115" twWorstSetup="13.626" twWorstHold="-2.511" twWorstSetupSlack="-0.296" twWorstHoldSlack="10.011" ><twConstName>COMP &quot;hi_in&lt;5&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.296" twHoldSlack = "10.011" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.626</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.511</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="284" twDestWidth="8" twWorstWindow="11.222" twWorstSetup="13.983" twWorstHold="-2.761" twWorstSetupSlack="-0.653" twWorstHoldSlack="10.261" ><twConstName>COMP &quot;hi_in&lt;4&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.653" twHoldSlack = "10.261" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.983</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.761</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="285" twDestWidth="8" twWorstWindow="5.405" twWorstSetup="7.650" twWorstHold="-2.245" twWorstSetupSlack="6.480" twWorstHoldSlack="8.945" ><twConstName>COMP &quot;hi_in&lt;3&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "6.480" twHoldSlack = "8.945" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.650</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.245</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="286" twDestWidth="8" twWorstWindow="6.295" twWorstSetup="8.560" twWorstHold="-2.265" twWorstSetupSlack="5.570" twWorstHoldSlack="8.965" ><twConstName>COMP &quot;hi_in&lt;2&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "5.570" twHoldSlack = "8.965" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.560</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.265</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="287" twDestWidth="8" twWorstWindow="6.299" twWorstSetup="9.227" twWorstHold="-2.928" twWorstSetupSlack="4.903" twWorstHoldSlack="9.628" ><twConstName>COMP &quot;hi_in&lt;1&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.903" twHoldSlack = "9.628" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.227</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.928</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="288" twDestWidth="12" twWorstWindow="6.264" twWorstSetup="7.818" twWorstHold="-1.554" twWorstSetupSlack="2.012" twWorstHoldSlack="1.554" ><twConstName>TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_inout&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.037" twHoldSlack = "1.608" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.793</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.608</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.037" twHoldSlack = "1.608" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.793</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.608</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.071" twHoldSlack = "1.574" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.759</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.574</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.071" twHoldSlack = "1.574" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.759</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.574</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.069" twHoldSlack = "1.576" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.761</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.576</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.012" twHoldSlack = "1.633" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.818</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.633</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.035" twHoldSlack = "1.610" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.795</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.610</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.035" twHoldSlack = "1.610" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.795</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.610</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;8&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.091" twHoldSlack = "1.554" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.739</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.554</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;9&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.035" twHoldSlack = "1.610" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.795</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.610</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;10&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.035" twHoldSlack = "1.610" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.795</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.610</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;11&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.035" twHoldSlack = "1.610" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.795</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.610</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;12&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.035" twHoldSlack = "1.610" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.795</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.610</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;13&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.071" twHoldSlack = "1.574" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.759</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.574</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;14&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.069" twHoldSlack = "1.576" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.761</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.576</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;15&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.012" twHoldSlack = "1.633" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.818</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.633</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="289" twDestWidth="9" twMinSlack="5.511" twMaxSlack="5.511" twRelSkew="0.000" ><twConstName>COMP &quot;hi_out&lt;0&gt;&quot; OFFSET = OUT 11.93 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "hi_out&lt;0&gt;" twSlack = "6.419" twMaxDelayCrnr="f" twMinDelay = "3.165" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="290" twDestWidth="12" twMinSlack="7.066" twMaxSlack="7.139" twRelSkew="0.073" ><twConstName>TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 11.63 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "hi_inout&lt;0&gt;" twSlack = "4.516" twMaxDelayCrnr="f" twMinDelay = "1.937" twMinDelayCrnr="t" twRelSkew = "0.025" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;1&gt;" twSlack = "4.516" twMaxDelayCrnr="f" twMinDelay = "1.937" twMinDelayCrnr="t" twRelSkew = "0.025" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;2&gt;" twSlack = "4.544" twMaxDelayCrnr="f" twMinDelay = "1.965" twMinDelayCrnr="t" twRelSkew = "0.053" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;3&gt;" twSlack = "4.542" twMaxDelayCrnr="f" twMinDelay = "1.963" twMinDelayCrnr="t" twRelSkew = "0.051" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;4&gt;" twSlack = "4.542" twMaxDelayCrnr="f" twMinDelay = "1.963" twMinDelayCrnr="t" twRelSkew = "0.051" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;5&gt;" twSlack = "4.492" twMaxDelayCrnr="f" twMinDelay = "1.913" twMinDelayCrnr="t" twRelSkew = "0.001" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;6&gt;" twSlack = "4.515" twMaxDelayCrnr="f" twMinDelay = "1.936" twMinDelayCrnr="t" twRelSkew = "0.024" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;7&gt;" twSlack = "4.515" twMaxDelayCrnr="f" twMinDelay = "1.936" twMinDelayCrnr="t" twRelSkew = "0.024" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;8&gt;" twSlack = "4.564" twMaxDelayCrnr="f" twMinDelay = "1.985" twMinDelayCrnr="t" twRelSkew = "0.073" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;9&gt;" twSlack = "4.515" twMaxDelayCrnr="f" twMinDelay = "1.936" twMinDelayCrnr="t" twRelSkew = "0.024" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;10&gt;" twSlack = "4.515" twMaxDelayCrnr="f" twMinDelay = "1.936" twMinDelayCrnr="t" twRelSkew = "0.024" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;11&gt;" twSlack = "4.515" twMaxDelayCrnr="f" twMinDelay = "1.936" twMinDelayCrnr="t" twRelSkew = "0.024" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;12&gt;" twSlack = "4.515" twMaxDelayCrnr="f" twMinDelay = "1.936" twMinDelayCrnr="t" twRelSkew = "0.024" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;13&gt;" twSlack = "4.541" twMaxDelayCrnr="f" twMinDelay = "1.962" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;14&gt;" twSlack = "4.541" twMaxDelayCrnr="f" twMinDelay = "1.962" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;15&gt;" twSlack = "4.491" twMaxDelayCrnr="f" twMinDelay = "1.912" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="291"><twErrCnt>4304</twErrCnt><twScore>13241806</twScore><twSetupScore>13202400</twSetupScore><twHoldScore>39406</twHoldScore><twConstCov><twPathCnt>1112412644</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>75508</twConnCnt></twConstCov><twStats anchorID="292"><twMinPer>4214.080</twMinPer><twFootnote number="1" /><twMaxFreq>0.237</twMaxFreq><twMinInBeforeClk>14.823</twMinInBeforeClk><twMinOutAfterClk>6.419</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Feb 02 16:35:45 2018 </twTimestamp></twFoot><twClientInfo anchorID="293"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 614 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
