INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Manu/RTL/network_processor/network_processor.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Manu/RTL/network_processor/network_processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Manu/RTL/network_processor/network_processor.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Manu/RTL/network_processor/network_processor.srcs/sources_1/new/program_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Manu/RTL/network_processor/network_processor.srcs/sim_1/new/simulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulator
