Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Jan 27 19:40:02 2025
| Host         : DESKTOP-MFGGA9M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   6           
TIMING-20  Warning   Non-clocked latch               3           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (5)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: S2 (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: riconosci/stato_corrente_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: riconosci/stato_corrente_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: riconosci/stato_corrente_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.016        0.000                      0                  200        0.211        0.000                      0                  200        4.500        0.000                       0                    76  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.016        0.000                      0                  200        0.211        0.000                      0                  200        4.500        0.000                       0                    76  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.016ns  (required time - arrival time)
  Source:                 bot1/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot1/deb.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.890ns (20.200%)  route 3.516ns (79.800%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.717     5.320    bot1/CLK_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  bot1/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     5.838 r  bot1/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.808     6.646    bot1/deb.count_reg_n_0_[4]
    SLICE_X3Y84          LUT4 (Prop_lut4_I3_O)        0.124     6.770 f  bot1/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=2, routed)           1.130     7.900    bot1/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.124     8.024 f  bot1/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.720     8.743    bot1/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I3_O)        0.124     8.867 r  bot1/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.858     9.726    bot1/deb.count[31]_i_1_n_0
    SLICE_X2Y90          FDRE                                         r  bot1/deb.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.603    15.026    bot1/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  bot1/deb.count_reg[29]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.524    14.741    bot1/deb.count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                                  5.016    

Slack (MET) :             5.016ns  (required time - arrival time)
  Source:                 bot1/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot1/deb.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.890ns (20.200%)  route 3.516ns (79.800%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.717     5.320    bot1/CLK_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  bot1/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     5.838 r  bot1/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.808     6.646    bot1/deb.count_reg_n_0_[4]
    SLICE_X3Y84          LUT4 (Prop_lut4_I3_O)        0.124     6.770 f  bot1/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=2, routed)           1.130     7.900    bot1/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.124     8.024 f  bot1/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.720     8.743    bot1/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I3_O)        0.124     8.867 r  bot1/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.858     9.726    bot1/deb.count[31]_i_1_n_0
    SLICE_X2Y90          FDRE                                         r  bot1/deb.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.603    15.026    bot1/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  bot1/deb.count_reg[30]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.524    14.741    bot1/deb.count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                                  5.016    

Slack (MET) :             5.016ns  (required time - arrival time)
  Source:                 bot1/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot1/deb.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.890ns (20.200%)  route 3.516ns (79.800%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.717     5.320    bot1/CLK_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  bot1/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     5.838 r  bot1/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.808     6.646    bot1/deb.count_reg_n_0_[4]
    SLICE_X3Y84          LUT4 (Prop_lut4_I3_O)        0.124     6.770 f  bot1/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=2, routed)           1.130     7.900    bot1/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.124     8.024 f  bot1/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.720     8.743    bot1/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I3_O)        0.124     8.867 r  bot1/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.858     9.726    bot1/deb.count[31]_i_1_n_0
    SLICE_X2Y90          FDRE                                         r  bot1/deb.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.603    15.026    bot1/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  bot1/deb.count_reg[31]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.524    14.741    bot1/deb.count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                                  5.016    

Slack (MET) :             5.158ns  (required time - arrival time)
  Source:                 bot1/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot1/deb.count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.890ns (20.872%)  route 3.374ns (79.128%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.717     5.320    bot1/CLK_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  bot1/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     5.838 r  bot1/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.808     6.646    bot1/deb.count_reg_n_0_[4]
    SLICE_X3Y84          LUT4 (Prop_lut4_I3_O)        0.124     6.770 f  bot1/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=2, routed)           1.130     7.900    bot1/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.124     8.024 f  bot1/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.720     8.743    bot1/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I3_O)        0.124     8.867 r  bot1/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.717     9.584    bot1/deb.count[31]_i_1_n_0
    SLICE_X2Y89          FDRE                                         r  bot1/deb.count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.603    15.026    bot1/CLK_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  bot1/deb.count_reg[25]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.524    14.741    bot1/deb.count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                  5.158    

Slack (MET) :             5.158ns  (required time - arrival time)
  Source:                 bot1/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot1/deb.count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.890ns (20.872%)  route 3.374ns (79.128%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.717     5.320    bot1/CLK_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  bot1/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     5.838 r  bot1/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.808     6.646    bot1/deb.count_reg_n_0_[4]
    SLICE_X3Y84          LUT4 (Prop_lut4_I3_O)        0.124     6.770 f  bot1/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=2, routed)           1.130     7.900    bot1/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.124     8.024 f  bot1/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.720     8.743    bot1/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I3_O)        0.124     8.867 r  bot1/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.717     9.584    bot1/deb.count[31]_i_1_n_0
    SLICE_X2Y89          FDRE                                         r  bot1/deb.count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.603    15.026    bot1/CLK_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  bot1/deb.count_reg[26]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.524    14.741    bot1/deb.count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                  5.158    

Slack (MET) :             5.158ns  (required time - arrival time)
  Source:                 bot1/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot1/deb.count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.890ns (20.872%)  route 3.374ns (79.128%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.717     5.320    bot1/CLK_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  bot1/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     5.838 r  bot1/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.808     6.646    bot1/deb.count_reg_n_0_[4]
    SLICE_X3Y84          LUT4 (Prop_lut4_I3_O)        0.124     6.770 f  bot1/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=2, routed)           1.130     7.900    bot1/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.124     8.024 f  bot1/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.720     8.743    bot1/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I3_O)        0.124     8.867 r  bot1/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.717     9.584    bot1/deb.count[31]_i_1_n_0
    SLICE_X2Y89          FDRE                                         r  bot1/deb.count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.603    15.026    bot1/CLK_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  bot1/deb.count_reg[27]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.524    14.741    bot1/deb.count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                  5.158    

Slack (MET) :             5.158ns  (required time - arrival time)
  Source:                 bot1/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot1/deb.count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.890ns (20.872%)  route 3.374ns (79.128%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.717     5.320    bot1/CLK_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  bot1/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     5.838 r  bot1/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.808     6.646    bot1/deb.count_reg_n_0_[4]
    SLICE_X3Y84          LUT4 (Prop_lut4_I3_O)        0.124     6.770 f  bot1/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=2, routed)           1.130     7.900    bot1/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.124     8.024 f  bot1/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.720     8.743    bot1/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I3_O)        0.124     8.867 r  bot1/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.717     9.584    bot1/deb.count[31]_i_1_n_0
    SLICE_X2Y89          FDRE                                         r  bot1/deb.count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.603    15.026    bot1/CLK_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  bot1/deb.count_reg[28]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.524    14.741    bot1/deb.count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                  5.158    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 bot1/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot1/deb.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.890ns (20.996%)  route 3.349ns (79.004%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.717     5.320    bot1/CLK_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  bot1/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     5.838 r  bot1/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.808     6.646    bot1/deb.count_reg_n_0_[4]
    SLICE_X3Y84          LUT4 (Prop_lut4_I3_O)        0.124     6.770 f  bot1/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=2, routed)           1.130     7.900    bot1/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.124     8.024 f  bot1/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.720     8.743    bot1/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I3_O)        0.124     8.867 r  bot1/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.691     9.559    bot1/deb.count[31]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  bot1/deb.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.598    15.021    bot1/CLK_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  bot1/deb.count_reg[1]/C
                         clock pessimism              0.299    15.320    
                         clock uncertainty           -0.035    15.284    
    SLICE_X2Y83          FDRE (Setup_fdre_C_R)       -0.524    14.760    bot1/deb.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 bot1/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot1/deb.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.890ns (20.996%)  route 3.349ns (79.004%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.717     5.320    bot1/CLK_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  bot1/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     5.838 r  bot1/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.808     6.646    bot1/deb.count_reg_n_0_[4]
    SLICE_X3Y84          LUT4 (Prop_lut4_I3_O)        0.124     6.770 f  bot1/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=2, routed)           1.130     7.900    bot1/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.124     8.024 f  bot1/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.720     8.743    bot1/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I3_O)        0.124     8.867 r  bot1/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.691     9.559    bot1/deb.count[31]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  bot1/deb.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.598    15.021    bot1/CLK_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  bot1/deb.count_reg[2]/C
                         clock pessimism              0.299    15.320    
                         clock uncertainty           -0.035    15.284    
    SLICE_X2Y83          FDRE (Setup_fdre_C_R)       -0.524    14.760    bot1/deb.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 bot1/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot1/deb.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.890ns (20.996%)  route 3.349ns (79.004%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.717     5.320    bot1/CLK_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  bot1/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     5.838 r  bot1/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.808     6.646    bot1/deb.count_reg_n_0_[4]
    SLICE_X3Y84          LUT4 (Prop_lut4_I3_O)        0.124     6.770 f  bot1/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=2, routed)           1.130     7.900    bot1/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.124     8.024 f  bot1/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.720     8.743    bot1/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I3_O)        0.124     8.867 r  bot1/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.691     9.559    bot1/deb.count[31]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  bot1/deb.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.598    15.021    bot1/CLK_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  bot1/deb.count_reg[3]/C
                         clock pessimism              0.299    15.320    
                         clock uncertainty           -0.035    15.284    
    SLICE_X2Y83          FDRE (Setup_fdre_C_R)       -0.524    14.760    bot1/deb.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                  5.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 bot1/FSM_sequential_BTN_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot1/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.790%)  route 0.130ns (41.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.602     1.521    bot1/CLK_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  bot1/FSM_sequential_BTN_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  bot1/FSM_sequential_BTN_state_reg[1]/Q
                         net (fo=3, routed)           0.130     1.793    bot1/BTN_state[1]
    SLICE_X1Y87          LUT6 (Prop_lut6_I4_O)        0.045     1.838 r  bot1/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     1.838    bot1/CLEARED_BTN_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  bot1/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.873     2.038    bot1/CLK_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  bot1/CLEARED_BTN_reg/C
                         clock pessimism             -0.502     1.535    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.091     1.626    bot1/CLEARED_BTN_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 riconosci/stato_corrente_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riconosci/Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.539%)  route 0.161ns (46.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.600     1.519    riconosci/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  riconosci/stato_corrente_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  riconosci/stato_corrente_reg[1]/Q
                         net (fo=6, routed)           0.161     1.822    riconosci/stato_corrente_reg_n_0_[1]
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.045     1.867 r  riconosci/Y_i_1/O
                         net (fo=1, routed)           0.000     1.867    riconosci/Y_temp
    SLICE_X3Y87          FDRE                                         r  riconosci/Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.873     2.038    riconosci/CLK_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  riconosci/Y_reg/C
                         clock pessimism             -0.502     1.535    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.091     1.626    riconosci/Y_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 bot2/FSM_sequential_BTN_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot2/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.940%)  route 0.165ns (47.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.600     1.519    bot2/CLK_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  bot2/FSM_sequential_BTN_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  bot2/FSM_sequential_BTN_state_reg[1]/Q
                         net (fo=3, routed)           0.165     1.826    bot2/BTN_state[1]
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.045     1.871 r  bot2/FSM_sequential_BTN_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.871    bot2/BTN_state__0[1]
    SLICE_X1Y85          FDRE                                         r  bot2/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.872     2.037    bot2/CLK_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  bot2/FSM_sequential_BTN_state_reg[1]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.092     1.611    bot2/FSM_sequential_BTN_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bot1/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot1/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.600     1.519    bot1/CLK_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  bot1/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  bot1/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.168     1.829    bot1/deb.count_reg_n_0_[0]
    SLICE_X3Y84          LUT3 (Prop_lut3_I2_O)        0.045     1.874 r  bot1/deb.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.874    bot1/deb.count[0]_i_1_n_0
    SLICE_X3Y84          FDRE                                         r  bot1/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.871     2.036    bot1/CLK_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  bot1/deb.count_reg[0]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.091     1.610    bot1/deb.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bot2/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot2/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.600     1.519    bot2/CLK_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  bot2/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  bot2/CLEARED_BTN_reg/Q
                         net (fo=3, routed)           0.168     1.829    bot2/button2
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.045     1.874 r  bot2/CLEARED_BTN_i_1__0/O
                         net (fo=1, routed)           0.000     1.874    bot2/CLEARED_BTN_i_1__0_n_0
    SLICE_X1Y85          FDRE                                         r  bot2/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.872     2.037    bot2/CLK_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  bot2/CLEARED_BTN_reg/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.091     1.610    bot2/CLEARED_BTN_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bot2/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot2/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.599     1.518    bot2/CLK_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  bot2/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  bot2/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.168     1.828    bot2/deb.count_reg_n_0_[0]
    SLICE_X5Y84          LUT3 (Prop_lut3_I2_O)        0.045     1.873 r  bot2/deb.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.873    bot2/deb.count[0]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  bot2/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.868     2.033    bot2/CLK_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  bot2/deb.count_reg[0]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X5Y84          FDRE (Hold_fdre_C_D)         0.091     1.609    bot2/deb.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 bot1/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot1/deb.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.599     1.518    bot1/CLK_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  bot1/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  bot1/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.125     1.808    bot1/deb.count_reg_n_0_[3]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.918 r  bot1/deb.count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.918    bot1/data0[3]
    SLICE_X2Y83          FDRE                                         r  bot1/deb.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.870     2.035    bot1/CLK_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  bot1/deb.count_reg[3]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.134     1.652    bot1/deb.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 bot1/deb.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot1/deb.count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.600     1.519    bot1/CLK_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  bot1/deb.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  bot1/deb.count_reg[7]/Q
                         net (fo=2, routed)           0.125     1.809    bot1/deb.count_reg_n_0_[7]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.919 r  bot1/deb.count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.919    bot1/data0[7]
    SLICE_X2Y84          FDRE                                         r  bot1/deb.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.871     2.036    bot1/CLK_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  bot1/deb.count_reg[7]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.134     1.653    bot1/deb.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 bot1/deb.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot1/deb.count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.600     1.519    bot1/CLK_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  bot1/deb.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  bot1/deb.count_reg[15]/Q
                         net (fo=2, routed)           0.125     1.809    bot1/deb.count_reg_n_0_[15]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.919 r  bot1/deb.count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.919    bot1/data0[15]
    SLICE_X2Y86          FDRE                                         r  bot1/deb.count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.872     2.037    bot1/CLK_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  bot1/deb.count_reg[15]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.134     1.653    bot1/deb.count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 bot1/deb.count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot1/deb.count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.602     1.521    bot1/CLK_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  bot1/deb.count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  bot1/deb.count_reg[23]/Q
                         net (fo=2, routed)           0.126     1.811    bot1/deb.count_reg_n_0_[23]
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  bot1/deb.count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.921    bot1/data0[23]
    SLICE_X2Y88          FDRE                                         r  bot1/deb.count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.875     2.040    bot1/CLK_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  bot1/deb.count_reg[23]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134     1.655    bot1/deb.count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y87     bot1/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y88     bot1/FSM_sequential_BTN_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y88     bot1/FSM_sequential_BTN_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y84     bot1/deb.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     bot1/deb.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     bot1/deb.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     bot1/deb.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     bot1/deb.count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     bot1/deb.count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     bot1/CLEARED_BTN_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     bot1/CLEARED_BTN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     bot1/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     bot1/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     bot1/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     bot1/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     bot1/deb.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     bot1/deb.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     bot1/deb.count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     bot1/deb.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     bot1/CLEARED_BTN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     bot1/CLEARED_BTN_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     bot1/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     bot1/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     bot1/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     bot1/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     bot1/deb.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     bot1/deb.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     bot1/deb.count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     bot1/deb.count_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S2
                            (input port)
  Destination:            riconosci/stato_prossimo_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.968ns  (logic 1.676ns (33.737%)  route 3.292ns (66.263%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  S2 (IN)
                         net (fo=0)                   0.000     0.000    S2
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  S2_IBUF_inst/O
                         net (fo=8, routed)           2.538     4.062    riconosci/S2_IBUF
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.152     4.214 r  riconosci/stato_prossimo_reg[0]_i_1/O
                         net (fo=1, routed)           0.754     4.968    riconosci/stato_prossimo_reg[0]_i_1_n_0
    SLICE_X3Y85          LDCE                                         r  riconosci/stato_prossimo_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S2
                            (input port)
  Destination:            riconosci/stato_prossimo_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.672ns  (logic 1.648ns (35.279%)  route 3.024ns (64.721%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  S2 (IN)
                         net (fo=0)                   0.000     0.000    S2
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  S2_IBUF_inst/O
                         net (fo=8, routed)           2.257     3.781    riconosci/S2_IBUF
    SLICE_X3Y85          LUT4 (Prop_lut4_I3_O)        0.124     3.905 r  riconosci/stato_prossimo_reg[2]_i_1/O
                         net (fo=1, routed)           0.767     4.672    riconosci/stato_prossimo_reg[2]_i_1_n_0
    SLICE_X3Y85          LDCE                                         r  riconosci/stato_prossimo_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S2
                            (input port)
  Destination:            riconosci/stato_prossimo_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.580ns  (logic 1.676ns (36.597%)  route 2.904ns (63.403%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  S2 (IN)
                         net (fo=0)                   0.000     0.000    S2
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  S2_IBUF_inst/O
                         net (fo=8, routed)           2.257     3.781    riconosci/S2_IBUF
    SLICE_X3Y85          LUT5 (Prop_lut5_I2_O)        0.152     3.933 r  riconosci/stato_prossimo_reg[1]_i_1/O
                         net (fo=1, routed)           0.647     4.580    riconosci/stato_prossimo_reg[1]_i_1_n_0
    SLICE_X3Y85          LDCE                                         r  riconosci/stato_prossimo_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S1
                            (input port)
  Destination:            riconosci/stato_prossimo_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.267ns  (logic 0.289ns (22.838%)  route 0.978ns (77.162%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  S1 (IN)
                         net (fo=0)                   0.000     0.000    S1
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  S1_IBUF_inst/O
                         net (fo=4, routed)           0.710     0.956    riconosci/S1_IBUF
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.044     1.000 r  riconosci/stato_prossimo_reg[0]_i_1/O
                         net (fo=1, routed)           0.267     1.267    riconosci/stato_prossimo_reg[0]_i_1_n_0
    SLICE_X3Y85          LDCE                                         r  riconosci/stato_prossimo_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1
                            (input port)
  Destination:            riconosci/stato_prossimo_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.347ns  (logic 0.289ns (21.488%)  route 1.058ns (78.512%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  S1 (IN)
                         net (fo=0)                   0.000     0.000    S1
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  S1_IBUF_inst/O
                         net (fo=4, routed)           0.825     1.071    riconosci/S1_IBUF
    SLICE_X3Y85          LUT5 (Prop_lut5_I3_O)        0.044     1.115 r  riconosci/stato_prossimo_reg[1]_i_1/O
                         net (fo=1, routed)           0.232     1.347    riconosci/stato_prossimo_reg[1]_i_1_n_0
    SLICE_X3Y85          LDCE                                         r  riconosci/stato_prossimo_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1
                            (input port)
  Destination:            riconosci/stato_prossimo_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.484ns  (logic 0.290ns (19.576%)  route 1.193ns (80.424%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  S1 (IN)
                         net (fo=0)                   0.000     0.000    S1
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  S1_IBUF_inst/O
                         net (fo=4, routed)           0.825     1.071    riconosci/S1_IBUF
    SLICE_X3Y85          LUT4 (Prop_lut4_I0_O)        0.045     1.116 r  riconosci/stato_prossimo_reg[2]_i_1/O
                         net (fo=1, routed)           0.368     1.484    riconosci/stato_prossimo_reg[2]_i_1_n_0
    SLICE_X3Y85          LDCE                                         r  riconosci/stato_prossimo_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 riconosci/Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.404ns  (logic 3.976ns (62.090%)  route 2.428ns (37.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.721     5.324    riconosci/CLK_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  riconosci/Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  riconosci/Y_reg/Q
                         net (fo=1, routed)           2.428     8.208    led_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.728 r  led_OBUF_inst/O
                         net (fo=0)                   0.000    11.728    led
    H17                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riconosci/stato_corrente_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riconosci/stato_prossimo_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.017ns  (logic 0.606ns (30.046%)  route 1.411ns (69.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.720     5.323    riconosci/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  riconosci/stato_corrente_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  riconosci/stato_corrente_reg[2]/Q
                         net (fo=5, routed)           0.656     6.435    riconosci/p_0_in
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.150     6.585 r  riconosci/stato_prossimo_reg[0]_i_1/O
                         net (fo=1, routed)           0.754     7.340    riconosci/stato_prossimo_reg[0]_i_1_n_0
    SLICE_X3Y85          LDCE                                         r  riconosci/stato_prossimo_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riconosci/stato_corrente_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riconosci/stato_prossimo_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.013ns  (logic 0.580ns (28.809%)  route 1.433ns (71.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.720     5.323    riconosci/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  riconosci/stato_corrente_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  riconosci/stato_corrente_reg[1]/Q
                         net (fo=6, routed)           0.666     6.445    riconosci/stato_corrente_reg_n_0_[1]
    SLICE_X3Y85          LUT4 (Prop_lut4_I2_O)        0.124     6.569 r  riconosci/stato_prossimo_reg[2]_i_1/O
                         net (fo=1, routed)           0.767     7.336    riconosci/stato_prossimo_reg[2]_i_1_n_0
    SLICE_X3Y85          LDCE                                         r  riconosci/stato_prossimo_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riconosci/stato_corrente_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riconosci/stato_prossimo_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.920ns  (logic 0.606ns (31.569%)  route 1.314ns (68.430%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.720     5.323    riconosci/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  riconosci/stato_corrente_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  riconosci/stato_corrente_reg[1]/Q
                         net (fo=6, routed)           0.666     6.445    riconosci/stato_corrente_reg_n_0_[1]
    SLICE_X3Y85          LUT5 (Prop_lut5_I1_O)        0.150     6.595 r  riconosci/stato_prossimo_reg[1]_i_1/O
                         net (fo=1, routed)           0.647     7.242    riconosci/stato_prossimo_reg[1]_i_1_n_0
    SLICE_X3Y85          LDCE                                         r  riconosci/stato_prossimo_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 riconosci/stato_corrente_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riconosci/stato_prossimo_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.618ns  (logic 0.189ns (30.588%)  route 0.429ns (69.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.600     1.519    riconosci/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  riconosci/stato_corrente_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  riconosci/stato_corrente_reg[1]/Q
                         net (fo=6, routed)           0.161     1.822    riconosci/stato_corrente_reg_n_0_[1]
    SLICE_X3Y87          LUT5 (Prop_lut5_I1_O)        0.048     1.870 r  riconosci/stato_prossimo_reg[0]_i_1/O
                         net (fo=1, routed)           0.267     2.137    riconosci/stato_prossimo_reg[0]_i_1_n_0
    SLICE_X3Y85          LDCE                                         r  riconosci/stato_prossimo_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riconosci/stato_corrente_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riconosci/stato_prossimo_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.641ns  (logic 0.187ns (29.193%)  route 0.454ns (70.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.600     1.519    riconosci/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  riconosci/stato_corrente_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  riconosci/stato_corrente_reg[2]/Q
                         net (fo=5, routed)           0.221     1.882    riconosci/p_0_in
    SLICE_X3Y85          LUT5 (Prop_lut5_I4_O)        0.046     1.928 r  riconosci/stato_prossimo_reg[1]_i_1/O
                         net (fo=1, routed)           0.232     2.160    riconosci/stato_prossimo_reg[1]_i_1_n_0
    SLICE_X3Y85          LDCE                                         r  riconosci/stato_prossimo_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riconosci/stato_corrente_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riconosci/stato_prossimo_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.784ns  (logic 0.186ns (23.718%)  route 0.598ns (76.282%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.600     1.519    riconosci/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  riconosci/stato_corrente_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  riconosci/stato_corrente_reg[0]/Q
                         net (fo=6, routed)           0.230     1.891    riconosci/stato_corrente_reg_n_0_[0]
    SLICE_X3Y85          LUT4 (Prop_lut4_I1_O)        0.045     1.936 r  riconosci/stato_prossimo_reg[2]_i_1/O
                         net (fo=1, routed)           0.368     2.304    riconosci/stato_prossimo_reg[2]_i_1_n_0
    SLICE_X3Y85          LDCE                                         r  riconosci/stato_prossimo_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riconosci/Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 1.362ns (68.798%)  route 0.618ns (31.202%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.601     1.520    riconosci/CLK_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  riconosci/Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  riconosci/Y_reg/Q
                         net (fo=1, routed)           0.618     2.279    led_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.501 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     3.501    led
    H17                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           145 Endpoints
Min Delay           145 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S2
                            (input port)
  Destination:            riconosci/stato_corrente_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.382ns  (logic 1.772ns (32.926%)  route 3.610ns (67.074%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  S2 (IN)
                         net (fo=0)                   0.000     0.000    S2
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  S2_IBUF_inst/O
                         net (fo=8, routed)           2.636     4.160    riconosci/S2_IBUF
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.124     4.284 f  riconosci/stato_corrente[2]_i_2/O
                         net (fo=3, routed)           0.974     5.258    riconosci/stato_corrente[2]_i_2_n_0
    SLICE_X3Y86          LUT4 (Prop_lut4_I3_O)        0.124     5.382 r  riconosci/stato_corrente[1]_i_1/O
                         net (fo=1, routed)           0.000     5.382    riconosci/stato_corrente[1]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  riconosci/stato_corrente_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.600     5.023    riconosci/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  riconosci/stato_corrente_reg[1]/C

Slack:                    inf
  Source:                 S2
                            (input port)
  Destination:            riconosci/stato_corrente_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.157ns  (logic 1.772ns (34.363%)  route 3.385ns (65.637%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  S2 (IN)
                         net (fo=0)                   0.000     0.000    S2
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  S2_IBUF_inst/O
                         net (fo=8, routed)           2.636     4.160    riconosci/S2_IBUF
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.124     4.284 f  riconosci/stato_corrente[2]_i_2/O
                         net (fo=3, routed)           0.749     5.033    riconosci/stato_corrente[2]_i_2_n_0
    SLICE_X3Y86          LUT4 (Prop_lut4_I3_O)        0.124     5.157 r  riconosci/stato_corrente[2]_i_1/O
                         net (fo=1, routed)           0.000     5.157    riconosci/stato_corrente[2]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  riconosci/stato_corrente_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.600     5.023    riconosci/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  riconosci/stato_corrente_reg[2]/C

Slack:                    inf
  Source:                 S2
                            (input port)
  Destination:            riconosci/temp_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.972ns  (logic 1.674ns (33.672%)  route 3.298ns (66.328%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  S2 (IN)
                         net (fo=0)                   0.000     0.000    S2
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  S2_IBUF_inst/O
                         net (fo=8, routed)           2.636     4.160    bot2/S2_IBUF
    SLICE_X1Y86          LUT4 (Prop_lut4_I2_O)        0.150     4.310 r  bot2/temp_i_1/O
                         net (fo=1, routed)           0.662     4.972    riconosci/temp_0
    SLICE_X1Y86          FDRE                                         r  riconosci/temp_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.600     5.023    riconosci/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  riconosci/temp_reg/C

Slack:                    inf
  Source:                 S2
                            (input port)
  Destination:            riconosci/stato_corrente_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.875ns  (logic 1.772ns (36.350%)  route 3.103ns (63.650%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  S2 (IN)
                         net (fo=0)                   0.000     0.000    S2
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  S2_IBUF_inst/O
                         net (fo=8, routed)           2.636     4.160    riconosci/S2_IBUF
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.124     4.284 f  riconosci/stato_corrente[2]_i_2/O
                         net (fo=3, routed)           0.467     4.751    riconosci/stato_corrente[2]_i_2_n_0
    SLICE_X3Y86          LUT4 (Prop_lut4_I3_O)        0.124     4.875 r  riconosci/stato_corrente[0]_i_1/O
                         net (fo=1, routed)           0.000     4.875    riconosci/stato_corrente[0]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  riconosci/stato_corrente_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.600     5.023    riconosci/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  riconosci/stato_corrente_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            bot1/deb.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.800ns  (logic 1.610ns (33.535%)  route 3.191ns (66.465%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RESET_IBUF_inst/O
                         net (fo=15, routed)          2.332     3.818    bot1/RESET_IBUF
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     3.942 r  bot1/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.858     4.800    bot1/deb.count[31]_i_1_n_0
    SLICE_X2Y90          FDRE                                         r  bot1/deb.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.603     5.026    bot1/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  bot1/deb.count_reg[29]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            bot1/deb.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.800ns  (logic 1.610ns (33.535%)  route 3.191ns (66.465%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RESET_IBUF_inst/O
                         net (fo=15, routed)          2.332     3.818    bot1/RESET_IBUF
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     3.942 r  bot1/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.858     4.800    bot1/deb.count[31]_i_1_n_0
    SLICE_X2Y90          FDRE                                         r  bot1/deb.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.603     5.026    bot1/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  bot1/deb.count_reg[30]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            bot1/deb.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.800ns  (logic 1.610ns (33.535%)  route 3.191ns (66.465%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RESET_IBUF_inst/O
                         net (fo=15, routed)          2.332     3.818    bot1/RESET_IBUF
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     3.942 r  bot1/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.858     4.800    bot1/deb.count[31]_i_1_n_0
    SLICE_X2Y90          FDRE                                         r  bot1/deb.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.603     5.026    bot1/CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  bot1/deb.count_reg[31]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            bot1/deb.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.782ns  (logic 1.638ns (34.253%)  route 3.144ns (65.747%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RESET_IBUF_inst/O
                         net (fo=15, routed)          2.332     3.818    bot1/RESET_IBUF
    SLICE_X3Y87          LUT2 (Prop_lut2_I1_O)        0.152     3.970 r  bot1/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.812     4.782    bot1/deb.count[31]_i_2_n_0
    SLICE_X2Y83          FDRE                                         r  bot1/deb.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.598     5.021    bot1/CLK_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  bot1/deb.count_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            bot1/deb.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.782ns  (logic 1.638ns (34.253%)  route 3.144ns (65.747%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RESET_IBUF_inst/O
                         net (fo=15, routed)          2.332     3.818    bot1/RESET_IBUF
    SLICE_X3Y87          LUT2 (Prop_lut2_I1_O)        0.152     3.970 r  bot1/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.812     4.782    bot1/deb.count[31]_i_2_n_0
    SLICE_X2Y83          FDRE                                         r  bot1/deb.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.598     5.021    bot1/CLK_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  bot1/deb.count_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            bot1/deb.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.782ns  (logic 1.638ns (34.253%)  route 3.144ns (65.747%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RESET_IBUF_inst/O
                         net (fo=15, routed)          2.332     3.818    bot1/RESET_IBUF
    SLICE_X3Y87          LUT2 (Prop_lut2_I1_O)        0.152     3.970 r  bot1/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.812     4.782    bot1/deb.count[31]_i_2_n_0
    SLICE_X2Y83          FDRE                                         r  bot1/deb.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.598     5.021    bot1/CLK_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  bot1/deb.count_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 riconosci/stato_prossimo_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            riconosci/stato_corrente_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.203ns (59.676%)  route 0.137ns (40.324%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          LDCE                         0.000     0.000 r  riconosci/stato_prossimo_reg[2]/G
    SLICE_X3Y85          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  riconosci/stato_prossimo_reg[2]/Q
                         net (fo=1, routed)           0.137     0.295    riconosci/stato_prossimo[2]
    SLICE_X3Y86          LUT4 (Prop_lut4_I2_O)        0.045     0.340 r  riconosci/stato_corrente[2]_i_1/O
                         net (fo=1, routed)           0.000     0.340    riconosci/stato_corrente[2]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  riconosci/stato_corrente_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.872     2.037    riconosci/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  riconosci/stato_corrente_reg[2]/C

Slack:                    inf
  Source:                 riconosci/stato_prossimo_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            riconosci/stato_corrente_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.203ns (51.500%)  route 0.191ns (48.500%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          LDCE                         0.000     0.000 r  riconosci/stato_prossimo_reg[1]/G
    SLICE_X3Y85          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  riconosci/stato_prossimo_reg[1]/Q
                         net (fo=1, routed)           0.191     0.349    riconosci/stato_prossimo[1]
    SLICE_X3Y86          LUT4 (Prop_lut4_I2_O)        0.045     0.394 r  riconosci/stato_corrente[1]_i_1/O
                         net (fo=1, routed)           0.000     0.394    riconosci/stato_corrente[1]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  riconosci/stato_corrente_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.872     2.037    riconosci/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  riconosci/stato_corrente_reg[1]/C

Slack:                    inf
  Source:                 riconosci/stato_prossimo_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            riconosci/stato_corrente_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.481ns  (logic 0.203ns (42.189%)  route 0.278ns (57.811%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          LDCE                         0.000     0.000 r  riconosci/stato_prossimo_reg[0]/G
    SLICE_X3Y85          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  riconosci/stato_prossimo_reg[0]/Q
                         net (fo=1, routed)           0.278     0.436    riconosci/stato_prossimo[0]
    SLICE_X3Y86          LUT4 (Prop_lut4_I2_O)        0.045     0.481 r  riconosci/stato_corrente[0]_i_1/O
                         net (fo=1, routed)           0.000     0.481    riconosci/stato_corrente[0]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  riconosci/stato_corrente_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.872     2.037    riconosci/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  riconosci/stato_corrente_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            riconosci/Y_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.254ns (34.169%)  route 0.489ns (65.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  RESET_IBUF_inst/O
                         net (fo=15, routed)          0.489     0.742    riconosci/RESET_IBUF
    SLICE_X3Y87          FDRE                                         r  riconosci/Y_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.873     2.038    riconosci/CLK_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  riconosci/Y_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            bot1/CLEARED_BTN_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.254ns (33.492%)  route 0.504ns (66.508%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  RESET_IBUF_inst/O
                         net (fo=15, routed)          0.504     0.757    bot1/RESET_IBUF
    SLICE_X1Y87          FDRE                                         r  bot1/CLEARED_BTN_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.873     2.038    bot1/CLK_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  bot1/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 B2
                            (input port)
  Destination:            bot2/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.301ns (39.236%)  route 0.466ns (60.764%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  B2 (IN)
                         net (fo=0)                   0.000     0.000    B2
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  B2_IBUF_inst/O
                         net (fo=3, routed)           0.466     0.721    bot2/B2_IBUF
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.766 r  bot2/FSM_sequential_BTN_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.766    bot2/BTN_state__0[1]
    SLICE_X1Y85          FDRE                                         r  bot2/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.872     2.037    bot2/CLK_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  bot2/FSM_sequential_BTN_state_reg[1]/C

Slack:                    inf
  Source:                 B2
                            (input port)
  Destination:            bot2/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.799ns  (logic 0.301ns (37.616%)  route 0.499ns (62.384%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  B2 (IN)
                         net (fo=0)                   0.000     0.000    B2
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  B2_IBUF_inst/O
                         net (fo=3, routed)           0.499     0.754    bot2/B2_IBUF
    SLICE_X1Y85          LUT6 (Prop_lut6_I2_O)        0.045     0.799 r  bot2/CLEARED_BTN_i_1__0/O
                         net (fo=1, routed)           0.000     0.799    bot2/CLEARED_BTN_i_1__0_n_0
    SLICE_X1Y85          FDRE                                         r  bot2/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.872     2.037    bot2/CLK_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  bot2/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            bot2/CLEARED_BTN_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.254ns (31.422%)  route 0.553ns (68.578%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  RESET_IBUF_inst/O
                         net (fo=15, routed)          0.553     0.807    bot2/RESET_IBUF
    SLICE_X1Y85          FDRE                                         r  bot2/CLEARED_BTN_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.872     2.037    bot2/CLK_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  bot2/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            bot2/FSM_sequential_BTN_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.254ns (31.422%)  route 0.553ns (68.578%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  RESET_IBUF_inst/O
                         net (fo=15, routed)          0.553     0.807    bot2/RESET_IBUF
    SLICE_X1Y85          FDRE                                         r  bot2/FSM_sequential_BTN_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.872     2.037    bot2/CLK_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  bot2/FSM_sequential_BTN_state_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            bot2/FSM_sequential_BTN_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.254ns (31.422%)  route 0.553ns (68.578%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  RESET_IBUF_inst/O
                         net (fo=15, routed)          0.553     0.807    bot2/RESET_IBUF
    SLICE_X1Y85          FDRE                                         r  bot2/FSM_sequential_BTN_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.872     2.037    bot2/CLK_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  bot2/FSM_sequential_BTN_state_reg[1]/C





