
CNC_Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011bf8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000878  08011d88  08011d88  00012d88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012600  08012600  0001408c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08012600  08012600  00013600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012608  08012608  0001408c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012608  08012608  00013608  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801260c  0801260c  0001360c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000008c  20000000  08012610  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000012c4  20000090  0801269c  00014090  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20001354  0801269c  00014354  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001408c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000255e3  00000000  00000000  000140bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006a99  00000000  00000000  0003969f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000022f0  00000000  00000000  00040138  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001a82  00000000  00000000  00042428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b1b8  00000000  00000000  00043eaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002e41a  00000000  00000000  0006f062  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fb722  00000000  00000000  0009d47c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00198b9e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000096c0  00000000  00000000  00198be4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  001a22a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08011d70 	.word	0x08011d70

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	08011d70 	.word	0x08011d70

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_ldivmod>:
 8000270:	b97b      	cbnz	r3, 8000292 <__aeabi_ldivmod+0x22>
 8000272:	b972      	cbnz	r2, 8000292 <__aeabi_ldivmod+0x22>
 8000274:	2900      	cmp	r1, #0
 8000276:	bfbe      	ittt	lt
 8000278:	2000      	movlt	r0, #0
 800027a:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800027e:	e006      	blt.n	800028e <__aeabi_ldivmod+0x1e>
 8000280:	bf08      	it	eq
 8000282:	2800      	cmpeq	r0, #0
 8000284:	bf1c      	itt	ne
 8000286:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 800028a:	f04f 30ff 	movne.w	r0, #4294967295
 800028e:	f000 b9d3 	b.w	8000638 <__aeabi_idiv0>
 8000292:	f1ad 0c08 	sub.w	ip, sp, #8
 8000296:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800029a:	2900      	cmp	r1, #0
 800029c:	db09      	blt.n	80002b2 <__aeabi_ldivmod+0x42>
 800029e:	2b00      	cmp	r3, #0
 80002a0:	db1a      	blt.n	80002d8 <__aeabi_ldivmod+0x68>
 80002a2:	f000 f84d 	bl	8000340 <__udivmoddi4>
 80002a6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ae:	b004      	add	sp, #16
 80002b0:	4770      	bx	lr
 80002b2:	4240      	negs	r0, r0
 80002b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	db1b      	blt.n	80002f4 <__aeabi_ldivmod+0x84>
 80002bc:	f000 f840 	bl	8000340 <__udivmoddi4>
 80002c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c8:	b004      	add	sp, #16
 80002ca:	4240      	negs	r0, r0
 80002cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002d0:	4252      	negs	r2, r2
 80002d2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d6:	4770      	bx	lr
 80002d8:	4252      	negs	r2, r2
 80002da:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002de:	f000 f82f 	bl	8000340 <__udivmoddi4>
 80002e2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ea:	b004      	add	sp, #16
 80002ec:	4240      	negs	r0, r0
 80002ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002f2:	4770      	bx	lr
 80002f4:	4252      	negs	r2, r2
 80002f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002fa:	f000 f821 	bl	8000340 <__udivmoddi4>
 80002fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000302:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000306:	b004      	add	sp, #16
 8000308:	4252      	negs	r2, r2
 800030a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800030e:	4770      	bx	lr

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b988 	b.w	8000638 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	468e      	mov	lr, r1
 8000348:	4604      	mov	r4, r0
 800034a:	4688      	mov	r8, r1
 800034c:	2b00      	cmp	r3, #0
 800034e:	d14a      	bne.n	80003e6 <__udivmoddi4+0xa6>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d962      	bls.n	800041c <__udivmoddi4+0xdc>
 8000356:	fab2 f682 	clz	r6, r2
 800035a:	b14e      	cbz	r6, 8000370 <__udivmoddi4+0x30>
 800035c:	f1c6 0320 	rsb	r3, r6, #32
 8000360:	fa01 f806 	lsl.w	r8, r1, r6
 8000364:	fa20 f303 	lsr.w	r3, r0, r3
 8000368:	40b7      	lsls	r7, r6
 800036a:	ea43 0808 	orr.w	r8, r3, r8
 800036e:	40b4      	lsls	r4, r6
 8000370:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000374:	fa1f fc87 	uxth.w	ip, r7
 8000378:	fbb8 f1fe 	udiv	r1, r8, lr
 800037c:	0c23      	lsrs	r3, r4, #16
 800037e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000382:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000386:	fb01 f20c 	mul.w	r2, r1, ip
 800038a:	429a      	cmp	r2, r3
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0x62>
 800038e:	18fb      	adds	r3, r7, r3
 8000390:	f101 30ff 	add.w	r0, r1, #4294967295
 8000394:	f080 80ea 	bcs.w	800056c <__udivmoddi4+0x22c>
 8000398:	429a      	cmp	r2, r3
 800039a:	f240 80e7 	bls.w	800056c <__udivmoddi4+0x22c>
 800039e:	3902      	subs	r1, #2
 80003a0:	443b      	add	r3, r7
 80003a2:	1a9a      	subs	r2, r3, r2
 80003a4:	b2a3      	uxth	r3, r4
 80003a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003b6:	459c      	cmp	ip, r3
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x8e>
 80003ba:	18fb      	adds	r3, r7, r3
 80003bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80003c0:	f080 80d6 	bcs.w	8000570 <__udivmoddi4+0x230>
 80003c4:	459c      	cmp	ip, r3
 80003c6:	f240 80d3 	bls.w	8000570 <__udivmoddi4+0x230>
 80003ca:	443b      	add	r3, r7
 80003cc:	3802      	subs	r0, #2
 80003ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003d2:	eba3 030c 	sub.w	r3, r3, ip
 80003d6:	2100      	movs	r1, #0
 80003d8:	b11d      	cbz	r5, 80003e2 <__udivmoddi4+0xa2>
 80003da:	40f3      	lsrs	r3, r6
 80003dc:	2200      	movs	r2, #0
 80003de:	e9c5 3200 	strd	r3, r2, [r5]
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d905      	bls.n	80003f6 <__udivmoddi4+0xb6>
 80003ea:	b10d      	cbz	r5, 80003f0 <__udivmoddi4+0xb0>
 80003ec:	e9c5 0100 	strd	r0, r1, [r5]
 80003f0:	2100      	movs	r1, #0
 80003f2:	4608      	mov	r0, r1
 80003f4:	e7f5      	b.n	80003e2 <__udivmoddi4+0xa2>
 80003f6:	fab3 f183 	clz	r1, r3
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d146      	bne.n	800048c <__udivmoddi4+0x14c>
 80003fe:	4573      	cmp	r3, lr
 8000400:	d302      	bcc.n	8000408 <__udivmoddi4+0xc8>
 8000402:	4282      	cmp	r2, r0
 8000404:	f200 8105 	bhi.w	8000612 <__udivmoddi4+0x2d2>
 8000408:	1a84      	subs	r4, r0, r2
 800040a:	eb6e 0203 	sbc.w	r2, lr, r3
 800040e:	2001      	movs	r0, #1
 8000410:	4690      	mov	r8, r2
 8000412:	2d00      	cmp	r5, #0
 8000414:	d0e5      	beq.n	80003e2 <__udivmoddi4+0xa2>
 8000416:	e9c5 4800 	strd	r4, r8, [r5]
 800041a:	e7e2      	b.n	80003e2 <__udivmoddi4+0xa2>
 800041c:	2a00      	cmp	r2, #0
 800041e:	f000 8090 	beq.w	8000542 <__udivmoddi4+0x202>
 8000422:	fab2 f682 	clz	r6, r2
 8000426:	2e00      	cmp	r6, #0
 8000428:	f040 80a4 	bne.w	8000574 <__udivmoddi4+0x234>
 800042c:	1a8a      	subs	r2, r1, r2
 800042e:	0c03      	lsrs	r3, r0, #16
 8000430:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000434:	b280      	uxth	r0, r0
 8000436:	b2bc      	uxth	r4, r7
 8000438:	2101      	movs	r1, #1
 800043a:	fbb2 fcfe 	udiv	ip, r2, lr
 800043e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000442:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000446:	fb04 f20c 	mul.w	r2, r4, ip
 800044a:	429a      	cmp	r2, r3
 800044c:	d907      	bls.n	800045e <__udivmoddi4+0x11e>
 800044e:	18fb      	adds	r3, r7, r3
 8000450:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x11c>
 8000456:	429a      	cmp	r2, r3
 8000458:	f200 80e0 	bhi.w	800061c <__udivmoddi4+0x2dc>
 800045c:	46c4      	mov	ip, r8
 800045e:	1a9b      	subs	r3, r3, r2
 8000460:	fbb3 f2fe 	udiv	r2, r3, lr
 8000464:	fb0e 3312 	mls	r3, lr, r2, r3
 8000468:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800046c:	fb02 f404 	mul.w	r4, r2, r4
 8000470:	429c      	cmp	r4, r3
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x144>
 8000474:	18fb      	adds	r3, r7, r3
 8000476:	f102 30ff 	add.w	r0, r2, #4294967295
 800047a:	d202      	bcs.n	8000482 <__udivmoddi4+0x142>
 800047c:	429c      	cmp	r4, r3
 800047e:	f200 80ca 	bhi.w	8000616 <__udivmoddi4+0x2d6>
 8000482:	4602      	mov	r2, r0
 8000484:	1b1b      	subs	r3, r3, r4
 8000486:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800048a:	e7a5      	b.n	80003d8 <__udivmoddi4+0x98>
 800048c:	f1c1 0620 	rsb	r6, r1, #32
 8000490:	408b      	lsls	r3, r1
 8000492:	fa22 f706 	lsr.w	r7, r2, r6
 8000496:	431f      	orrs	r7, r3
 8000498:	fa0e f401 	lsl.w	r4, lr, r1
 800049c:	fa20 f306 	lsr.w	r3, r0, r6
 80004a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80004a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004a8:	4323      	orrs	r3, r4
 80004aa:	fa00 f801 	lsl.w	r8, r0, r1
 80004ae:	fa1f fc87 	uxth.w	ip, r7
 80004b2:	fbbe f0f9 	udiv	r0, lr, r9
 80004b6:	0c1c      	lsrs	r4, r3, #16
 80004b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004c4:	45a6      	cmp	lr, r4
 80004c6:	fa02 f201 	lsl.w	r2, r2, r1
 80004ca:	d909      	bls.n	80004e0 <__udivmoddi4+0x1a0>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80004d2:	f080 809c 	bcs.w	800060e <__udivmoddi4+0x2ce>
 80004d6:	45a6      	cmp	lr, r4
 80004d8:	f240 8099 	bls.w	800060e <__udivmoddi4+0x2ce>
 80004dc:	3802      	subs	r0, #2
 80004de:	443c      	add	r4, r7
 80004e0:	eba4 040e 	sub.w	r4, r4, lr
 80004e4:	fa1f fe83 	uxth.w	lr, r3
 80004e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ec:	fb09 4413 	mls	r4, r9, r3, r4
 80004f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004f8:	45a4      	cmp	ip, r4
 80004fa:	d908      	bls.n	800050e <__udivmoddi4+0x1ce>
 80004fc:	193c      	adds	r4, r7, r4
 80004fe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000502:	f080 8082 	bcs.w	800060a <__udivmoddi4+0x2ca>
 8000506:	45a4      	cmp	ip, r4
 8000508:	d97f      	bls.n	800060a <__udivmoddi4+0x2ca>
 800050a:	3b02      	subs	r3, #2
 800050c:	443c      	add	r4, r7
 800050e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000512:	eba4 040c 	sub.w	r4, r4, ip
 8000516:	fba0 ec02 	umull	lr, ip, r0, r2
 800051a:	4564      	cmp	r4, ip
 800051c:	4673      	mov	r3, lr
 800051e:	46e1      	mov	r9, ip
 8000520:	d362      	bcc.n	80005e8 <__udivmoddi4+0x2a8>
 8000522:	d05f      	beq.n	80005e4 <__udivmoddi4+0x2a4>
 8000524:	b15d      	cbz	r5, 800053e <__udivmoddi4+0x1fe>
 8000526:	ebb8 0203 	subs.w	r2, r8, r3
 800052a:	eb64 0409 	sbc.w	r4, r4, r9
 800052e:	fa04 f606 	lsl.w	r6, r4, r6
 8000532:	fa22 f301 	lsr.w	r3, r2, r1
 8000536:	431e      	orrs	r6, r3
 8000538:	40cc      	lsrs	r4, r1
 800053a:	e9c5 6400 	strd	r6, r4, [r5]
 800053e:	2100      	movs	r1, #0
 8000540:	e74f      	b.n	80003e2 <__udivmoddi4+0xa2>
 8000542:	fbb1 fcf2 	udiv	ip, r1, r2
 8000546:	0c01      	lsrs	r1, r0, #16
 8000548:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800054c:	b280      	uxth	r0, r0
 800054e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000552:	463b      	mov	r3, r7
 8000554:	4638      	mov	r0, r7
 8000556:	463c      	mov	r4, r7
 8000558:	46b8      	mov	r8, r7
 800055a:	46be      	mov	lr, r7
 800055c:	2620      	movs	r6, #32
 800055e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000562:	eba2 0208 	sub.w	r2, r2, r8
 8000566:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800056a:	e766      	b.n	800043a <__udivmoddi4+0xfa>
 800056c:	4601      	mov	r1, r0
 800056e:	e718      	b.n	80003a2 <__udivmoddi4+0x62>
 8000570:	4610      	mov	r0, r2
 8000572:	e72c      	b.n	80003ce <__udivmoddi4+0x8e>
 8000574:	f1c6 0220 	rsb	r2, r6, #32
 8000578:	fa2e f302 	lsr.w	r3, lr, r2
 800057c:	40b7      	lsls	r7, r6
 800057e:	40b1      	lsls	r1, r6
 8000580:	fa20 f202 	lsr.w	r2, r0, r2
 8000584:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000588:	430a      	orrs	r2, r1
 800058a:	fbb3 f8fe 	udiv	r8, r3, lr
 800058e:	b2bc      	uxth	r4, r7
 8000590:	fb0e 3318 	mls	r3, lr, r8, r3
 8000594:	0c11      	lsrs	r1, r2, #16
 8000596:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800059a:	fb08 f904 	mul.w	r9, r8, r4
 800059e:	40b0      	lsls	r0, r6
 80005a0:	4589      	cmp	r9, r1
 80005a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005a6:	b280      	uxth	r0, r0
 80005a8:	d93e      	bls.n	8000628 <__udivmoddi4+0x2e8>
 80005aa:	1879      	adds	r1, r7, r1
 80005ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80005b0:	d201      	bcs.n	80005b6 <__udivmoddi4+0x276>
 80005b2:	4589      	cmp	r9, r1
 80005b4:	d81f      	bhi.n	80005f6 <__udivmoddi4+0x2b6>
 80005b6:	eba1 0109 	sub.w	r1, r1, r9
 80005ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80005be:	fb09 f804 	mul.w	r8, r9, r4
 80005c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005c6:	b292      	uxth	r2, r2
 80005c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005cc:	4542      	cmp	r2, r8
 80005ce:	d229      	bcs.n	8000624 <__udivmoddi4+0x2e4>
 80005d0:	18ba      	adds	r2, r7, r2
 80005d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005d6:	d2c4      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005d8:	4542      	cmp	r2, r8
 80005da:	d2c2      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005dc:	f1a9 0102 	sub.w	r1, r9, #2
 80005e0:	443a      	add	r2, r7
 80005e2:	e7be      	b.n	8000562 <__udivmoddi4+0x222>
 80005e4:	45f0      	cmp	r8, lr
 80005e6:	d29d      	bcs.n	8000524 <__udivmoddi4+0x1e4>
 80005e8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005f0:	3801      	subs	r0, #1
 80005f2:	46e1      	mov	r9, ip
 80005f4:	e796      	b.n	8000524 <__udivmoddi4+0x1e4>
 80005f6:	eba7 0909 	sub.w	r9, r7, r9
 80005fa:	4449      	add	r1, r9
 80005fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000600:	fbb1 f9fe 	udiv	r9, r1, lr
 8000604:	fb09 f804 	mul.w	r8, r9, r4
 8000608:	e7db      	b.n	80005c2 <__udivmoddi4+0x282>
 800060a:	4673      	mov	r3, lr
 800060c:	e77f      	b.n	800050e <__udivmoddi4+0x1ce>
 800060e:	4650      	mov	r0, sl
 8000610:	e766      	b.n	80004e0 <__udivmoddi4+0x1a0>
 8000612:	4608      	mov	r0, r1
 8000614:	e6fd      	b.n	8000412 <__udivmoddi4+0xd2>
 8000616:	443b      	add	r3, r7
 8000618:	3a02      	subs	r2, #2
 800061a:	e733      	b.n	8000484 <__udivmoddi4+0x144>
 800061c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000620:	443b      	add	r3, r7
 8000622:	e71c      	b.n	800045e <__udivmoddi4+0x11e>
 8000624:	4649      	mov	r1, r9
 8000626:	e79c      	b.n	8000562 <__udivmoddi4+0x222>
 8000628:	eba1 0109 	sub.w	r1, r1, r9
 800062c:	46c4      	mov	ip, r8
 800062e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000632:	fb09 f804 	mul.w	r8, r9, r4
 8000636:	e7c4      	b.n	80005c2 <__udivmoddi4+0x282>

08000638 <__aeabi_idiv0>:
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop

0800063c <has_header_tail>:
	return 0;
}

// Validação genérica de header/tail
static inline int has_header_tail(const uint8_t *raw, uint32_t len,
		uint8_t header, uint8_t tail) {
 800063c:	b480      	push	{r7}
 800063e:	b085      	sub	sp, #20
 8000640:	af00      	add	r7, sp, #0
 8000642:	60f8      	str	r0, [r7, #12]
 8000644:	60b9      	str	r1, [r7, #8]
 8000646:	4611      	mov	r1, r2
 8000648:	461a      	mov	r2, r3
 800064a:	460b      	mov	r3, r1
 800064c:	71fb      	strb	r3, [r7, #7]
 800064e:	4613      	mov	r3, r2
 8000650:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000652:	68fb      	ldr	r3, [r7, #12]
 8000654:	2b00      	cmp	r3, #0
 8000656:	d011      	beq.n	800067c <has_header_tail+0x40>
 8000658:	68bb      	ldr	r3, [r7, #8]
 800065a:	2b01      	cmp	r3, #1
 800065c:	d90e      	bls.n	800067c <has_header_tail+0x40>
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	79fa      	ldrb	r2, [r7, #7]
 8000664:	429a      	cmp	r2, r3
 8000666:	d109      	bne.n	800067c <has_header_tail+0x40>
 8000668:	68bb      	ldr	r3, [r7, #8]
 800066a:	3b01      	subs	r3, #1
 800066c:	68fa      	ldr	r2, [r7, #12]
 800066e:	4413      	add	r3, r2
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	79ba      	ldrb	r2, [r7, #6]
 8000674:	429a      	cmp	r2, r3
 8000676:	d101      	bne.n	800067c <has_header_tail+0x40>
 8000678:	2301      	movs	r3, #1
 800067a:	e000      	b.n	800067e <has_header_tail+0x42>
 800067c:	2300      	movs	r3, #0
}
 800067e:	4618      	mov	r0, r3
 8000680:	3714      	adds	r7, #20
 8000682:	46bd      	mov	sp, r7
 8000684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000688:	4770      	bx	lr

0800068a <frame_expect_req>:
// =====================
// Validadores de frame
// =====================
// Garante comprimento mínimo, header/tail corretos e tipo esperado
static inline int frame_expect_req(const uint8_t *raw, uint32_t len,
		req_msg_type_t type, uint32_t min_len) {
 800068a:	b580      	push	{r7, lr}
 800068c:	b084      	sub	sp, #16
 800068e:	af00      	add	r7, sp, #0
 8000690:	60f8      	str	r0, [r7, #12]
 8000692:	60b9      	str	r1, [r7, #8]
 8000694:	603b      	str	r3, [r7, #0]
 8000696:	4613      	mov	r3, r2
 8000698:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d003      	beq.n	80006a8 <frame_expect_req+0x1e>
 80006a0:	68ba      	ldr	r2, [r7, #8]
 80006a2:	683b      	ldr	r3, [r7, #0]
 80006a4:	429a      	cmp	r2, r3
 80006a6:	d202      	bcs.n	80006ae <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 80006a8:	f04f 33ff 	mov.w	r3, #4294967295
 80006ac:	e012      	b.n	80006d4 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80006ae:	2355      	movs	r3, #85	@ 0x55
 80006b0:	22aa      	movs	r2, #170	@ 0xaa
 80006b2:	68b9      	ldr	r1, [r7, #8]
 80006b4:	68f8      	ldr	r0, [r7, #12]
 80006b6:	f7ff ffc1 	bl	800063c <has_header_tail>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d005      	beq.n	80006cc <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80006c0:	68fb      	ldr	r3, [r7, #12]
 80006c2:	3301      	adds	r3, #1
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	79fa      	ldrb	r2, [r7, #7]
 80006c8:	429a      	cmp	r2, r3
 80006ca:	d002      	beq.n	80006d2 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80006cc:	f06f 0301 	mvn.w	r3, #1
 80006d0:	e000      	b.n	80006d4 <frame_expect_req+0x4a>
	return PROTO_OK;
 80006d2:	2300      	movs	r3, #0
}
 80006d4:	4618      	mov	r0, r3
 80006d6:	3710      	adds	r7, #16
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}

080006dc <diag_ctrl_req_decoder>:
#include "Protocol/Requests/diag_ctrl_request.h"

int diag_ctrl_req_decoder(const uint8_t *raw, uint32_t len, diag_ctrl_req_t *out) {
 80006dc:	b580      	push	{r7, lr}
 80006de:	b086      	sub	sp, #24
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	60f8      	str	r0, [r7, #12]
 80006e4:	60b9      	str	r1, [r7, #8]
 80006e6:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 80006e8:	68fb      	ldr	r3, [r7, #12]
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d002      	beq.n	80006f4 <diag_ctrl_req_decoder+0x18>
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d102      	bne.n	80006fa <diag_ctrl_req_decoder+0x1e>
 80006f4:	f04f 33ff 	mov.w	r3, #4294967295
 80006f8:	e016      	b.n	8000728 <diag_ctrl_req_decoder+0x4c>
    int st = frame_expect_req(raw, len, REQ_DIAG_CTRL, 5);
 80006fa:	2305      	movs	r3, #5
 80006fc:	2228      	movs	r2, #40	@ 0x28
 80006fe:	68b9      	ldr	r1, [r7, #8]
 8000700:	68f8      	ldr	r0, [r7, #12]
 8000702:	f7ff ffc2 	bl	800068a <frame_expect_req>
 8000706:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8000708:	697b      	ldr	r3, [r7, #20]
 800070a:	2b00      	cmp	r3, #0
 800070c:	d001      	beq.n	8000712 <diag_ctrl_req_decoder+0x36>
 800070e:	697b      	ldr	r3, [r7, #20]
 8000710:	e00a      	b.n	8000728 <diag_ctrl_req_decoder+0x4c>
    out->frameId = raw[2];
 8000712:	68fb      	ldr	r3, [r7, #12]
 8000714:	3302      	adds	r3, #2
 8000716:	781a      	ldrb	r2, [r3, #0]
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	701a      	strb	r2, [r3, #0]
    out->flags = raw[3];
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	3303      	adds	r3, #3
 8000720:	781a      	ldrb	r2, [r3, #0]
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	705a      	strb	r2, [r3, #1]
    return PROTO_OK;
 8000726:	2300      	movs	r3, #0
}
 8000728:	4618      	mov	r0, r3
 800072a:	3718      	adds	r7, #24
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}

08000730 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000730:	b480      	push	{r7}
 8000732:	b085      	sub	sp, #20
 8000734:	af00      	add	r7, sp, #0
 8000736:	60f8      	str	r0, [r7, #12]
 8000738:	60b9      	str	r1, [r7, #8]
 800073a:	4611      	mov	r1, r2
 800073c:	461a      	mov	r2, r3
 800073e:	460b      	mov	r3, r1
 8000740:	71fb      	strb	r3, [r7, #7]
 8000742:	4613      	mov	r3, r2
 8000744:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000746:	68fb      	ldr	r3, [r7, #12]
 8000748:	2b00      	cmp	r3, #0
 800074a:	d011      	beq.n	8000770 <has_header_tail+0x40>
 800074c:	68bb      	ldr	r3, [r7, #8]
 800074e:	2b01      	cmp	r3, #1
 8000750:	d90e      	bls.n	8000770 <has_header_tail+0x40>
 8000752:	68fb      	ldr	r3, [r7, #12]
 8000754:	781b      	ldrb	r3, [r3, #0]
 8000756:	79fa      	ldrb	r2, [r7, #7]
 8000758:	429a      	cmp	r2, r3
 800075a:	d109      	bne.n	8000770 <has_header_tail+0x40>
 800075c:	68bb      	ldr	r3, [r7, #8]
 800075e:	3b01      	subs	r3, #1
 8000760:	68fa      	ldr	r2, [r7, #12]
 8000762:	4413      	add	r3, r2
 8000764:	781b      	ldrb	r3, [r3, #0]
 8000766:	79ba      	ldrb	r2, [r7, #6]
 8000768:	429a      	cmp	r2, r3
 800076a:	d101      	bne.n	8000770 <has_header_tail+0x40>
 800076c:	2301      	movs	r3, #1
 800076e:	e000      	b.n	8000772 <has_header_tail+0x42>
 8000770:	2300      	movs	r3, #0
}
 8000772:	4618      	mov	r0, r3
 8000774:	3714      	adds	r7, #20
 8000776:	46bd      	mov	sp, r7
 8000778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077c:	4770      	bx	lr

0800077e <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 800077e:	b580      	push	{r7, lr}
 8000780:	b084      	sub	sp, #16
 8000782:	af00      	add	r7, sp, #0
 8000784:	60f8      	str	r0, [r7, #12]
 8000786:	60b9      	str	r1, [r7, #8]
 8000788:	603b      	str	r3, [r7, #0]
 800078a:	4613      	mov	r3, r2
 800078c:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 800078e:	68fb      	ldr	r3, [r7, #12]
 8000790:	2b00      	cmp	r3, #0
 8000792:	d003      	beq.n	800079c <frame_expect_req+0x1e>
 8000794:	68ba      	ldr	r2, [r7, #8]
 8000796:	683b      	ldr	r3, [r7, #0]
 8000798:	429a      	cmp	r2, r3
 800079a:	d202      	bcs.n	80007a2 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 800079c:	f04f 33ff 	mov.w	r3, #4294967295
 80007a0:	e012      	b.n	80007c8 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80007a2:	2355      	movs	r3, #85	@ 0x55
 80007a4:	22aa      	movs	r2, #170	@ 0xaa
 80007a6:	68b9      	ldr	r1, [r7, #8]
 80007a8:	68f8      	ldr	r0, [r7, #12]
 80007aa:	f7ff ffc1 	bl	8000730 <has_header_tail>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d005      	beq.n	80007c0 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	3301      	adds	r3, #1
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	79fa      	ldrb	r2, [r7, #7]
 80007bc:	429a      	cmp	r2, r3
 80007be:	d002      	beq.n	80007c6 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80007c0:	f06f 0301 	mvn.w	r3, #1
 80007c4:	e000      	b.n	80007c8 <frame_expect_req+0x4a>
	return PROTO_OK;
 80007c6:	2300      	movs	r3, #0
}
 80007c8:	4618      	mov	r0, r3
 80007ca:	3710      	adds	r7, #16
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}

080007d0 <encoder_status_req_decoder>:
#include "Protocol/Requests/encoder_status_request.h"

int encoder_status_req_decoder(const uint8_t *raw, uint32_t len, encoder_status_req_t *out) {
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b086      	sub	sp, #24
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	60f8      	str	r0, [r7, #12]
 80007d8:	60b9      	str	r1, [r7, #8]
 80007da:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 80007dc:	68fb      	ldr	r3, [r7, #12]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d002      	beq.n	80007e8 <encoder_status_req_decoder+0x18>
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d102      	bne.n	80007ee <encoder_status_req_decoder+0x1e>
 80007e8:	f04f 33ff 	mov.w	r3, #4294967295
 80007ec:	e011      	b.n	8000812 <encoder_status_req_decoder+0x42>
    int st = frame_expect_req(raw, len, REQ_ENCODER_STATUS, 4);
 80007ee:	2304      	movs	r3, #4
 80007f0:	2225      	movs	r2, #37	@ 0x25
 80007f2:	68b9      	ldr	r1, [r7, #8]
 80007f4:	68f8      	ldr	r0, [r7, #12]
 80007f6:	f7ff ffc2 	bl	800077e <frame_expect_req>
 80007fa:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 80007fc:	697b      	ldr	r3, [r7, #20]
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d001      	beq.n	8000806 <encoder_status_req_decoder+0x36>
 8000802:	697b      	ldr	r3, [r7, #20]
 8000804:	e005      	b.n	8000812 <encoder_status_req_decoder+0x42>
    out->frameId = raw[2];
 8000806:	68fb      	ldr	r3, [r7, #12]
 8000808:	3302      	adds	r3, #2
 800080a:	781a      	ldrb	r2, [r3, #0]
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	701a      	strb	r2, [r3, #0]
    return PROTO_OK;
 8000810:	2300      	movs	r3, #0
}
 8000812:	4618      	mov	r0, r3
 8000814:	3718      	adds	r7, #24
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}

0800081a <has_header_tail>:
		uint8_t header, uint8_t tail) {
 800081a:	b480      	push	{r7}
 800081c:	b085      	sub	sp, #20
 800081e:	af00      	add	r7, sp, #0
 8000820:	60f8      	str	r0, [r7, #12]
 8000822:	60b9      	str	r1, [r7, #8]
 8000824:	4611      	mov	r1, r2
 8000826:	461a      	mov	r2, r3
 8000828:	460b      	mov	r3, r1
 800082a:	71fb      	strb	r3, [r7, #7]
 800082c:	4613      	mov	r3, r2
 800082e:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	2b00      	cmp	r3, #0
 8000834:	d011      	beq.n	800085a <has_header_tail+0x40>
 8000836:	68bb      	ldr	r3, [r7, #8]
 8000838:	2b01      	cmp	r3, #1
 800083a:	d90e      	bls.n	800085a <has_header_tail+0x40>
 800083c:	68fb      	ldr	r3, [r7, #12]
 800083e:	781b      	ldrb	r3, [r3, #0]
 8000840:	79fa      	ldrb	r2, [r7, #7]
 8000842:	429a      	cmp	r2, r3
 8000844:	d109      	bne.n	800085a <has_header_tail+0x40>
 8000846:	68bb      	ldr	r3, [r7, #8]
 8000848:	3b01      	subs	r3, #1
 800084a:	68fa      	ldr	r2, [r7, #12]
 800084c:	4413      	add	r3, r2
 800084e:	781b      	ldrb	r3, [r3, #0]
 8000850:	79ba      	ldrb	r2, [r7, #6]
 8000852:	429a      	cmp	r2, r3
 8000854:	d101      	bne.n	800085a <has_header_tail+0x40>
 8000856:	2301      	movs	r3, #1
 8000858:	e000      	b.n	800085c <has_header_tail+0x42>
 800085a:	2300      	movs	r3, #0
}
 800085c:	4618      	mov	r0, r3
 800085e:	3714      	adds	r7, #20
 8000860:	46bd      	mov	sp, r7
 8000862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000866:	4770      	bx	lr

08000868 <be16_read>:
static inline uint16_t be16_read(const uint8_t *p) {
 8000868:	b480      	push	{r7}
 800086a:	b083      	sub	sp, #12
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
	return (uint16_t) ((((uint16_t) p[0]) << 8) | p[1]);
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	781b      	ldrb	r3, [r3, #0]
 8000874:	b21b      	sxth	r3, r3
 8000876:	021b      	lsls	r3, r3, #8
 8000878:	b21a      	sxth	r2, r3
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	3301      	adds	r3, #1
 800087e:	781b      	ldrb	r3, [r3, #0]
 8000880:	b21b      	sxth	r3, r3
 8000882:	4313      	orrs	r3, r2
 8000884:	b21b      	sxth	r3, r3
 8000886:	b29b      	uxth	r3, r3
}
 8000888:	4618      	mov	r0, r3
 800088a:	370c      	adds	r7, #12
 800088c:	46bd      	mov	sp, r7
 800088e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000892:	4770      	bx	lr

08000894 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000894:	b580      	push	{r7, lr}
 8000896:	b084      	sub	sp, #16
 8000898:	af00      	add	r7, sp, #0
 800089a:	60f8      	str	r0, [r7, #12]
 800089c:	60b9      	str	r1, [r7, #8]
 800089e:	603b      	str	r3, [r7, #0]
 80008a0:	4613      	mov	r3, r2
 80008a2:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d003      	beq.n	80008b2 <frame_expect_req+0x1e>
 80008aa:	68ba      	ldr	r2, [r7, #8]
 80008ac:	683b      	ldr	r3, [r7, #0]
 80008ae:	429a      	cmp	r2, r3
 80008b0:	d202      	bcs.n	80008b8 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 80008b2:	f04f 33ff 	mov.w	r3, #4294967295
 80008b6:	e012      	b.n	80008de <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80008b8:	2355      	movs	r3, #85	@ 0x55
 80008ba:	22aa      	movs	r2, #170	@ 0xaa
 80008bc:	68b9      	ldr	r1, [r7, #8]
 80008be:	68f8      	ldr	r0, [r7, #12]
 80008c0:	f7ff ffab 	bl	800081a <has_header_tail>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d005      	beq.n	80008d6 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80008ca:	68fb      	ldr	r3, [r7, #12]
 80008cc:	3301      	adds	r3, #1
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	79fa      	ldrb	r2, [r7, #7]
 80008d2:	429a      	cmp	r2, r3
 80008d4:	d002      	beq.n	80008dc <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80008d6:	f06f 0301 	mvn.w	r3, #1
 80008da:	e000      	b.n	80008de <frame_expect_req+0x4a>
	return PROTO_OK;
 80008dc:	2300      	movs	r3, #0
}
 80008de:	4618      	mov	r0, r3
 80008e0:	3710      	adds	r7, #16
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}

080008e6 <led_ctrl_req_decoder>:
// [7]=paridade (XOR dos bytes 1..6), [8]=0x55

#define LED_CTRL_PARITY_LAST_INDEX 6u
#define LED_CTRL_PARITY_INDEX 7u

int led_ctrl_req_decoder(const uint8_t *raw, uint32_t len, led_ctrl_req_t *out) {
 80008e6:	b580      	push	{r7, lr}
 80008e8:	b086      	sub	sp, #24
 80008ea:	af00      	add	r7, sp, #0
 80008ec:	60f8      	str	r0, [r7, #12]
 80008ee:	60b9      	str	r1, [r7, #8]
 80008f0:	607a      	str	r2, [r7, #4]
    if (!raw || !out)
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d002      	beq.n	80008fe <led_ctrl_req_decoder+0x18>
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d102      	bne.n	8000904 <led_ctrl_req_decoder+0x1e>
        return PROTO_ERR_ARG;
 80008fe:	f04f 33ff 	mov.w	r3, #4294967295
 8000902:	e02a      	b.n	800095a <led_ctrl_req_decoder+0x74>
    if (len > LED_CTRL_REQ_PADDED_TOTAL_LEN)
 8000904:	68bb      	ldr	r3, [r7, #8]
 8000906:	2b2a      	cmp	r3, #42	@ 0x2a
 8000908:	d902      	bls.n	8000910 <led_ctrl_req_decoder+0x2a>
        return PROTO_ERR_RANGE;
 800090a:	f06f 0303 	mvn.w	r3, #3
 800090e:	e024      	b.n	800095a <led_ctrl_req_decoder+0x74>
    int st = frame_expect_req(raw, len, REQ_LED_CTRL, LED_CTRL_REQ_TOTAL_LEN);
 8000910:	2309      	movs	r3, #9
 8000912:	2207      	movs	r2, #7
 8000914:	68b9      	ldr	r1, [r7, #8]
 8000916:	68f8      	ldr	r0, [r7, #12]
 8000918:	f7ff ffbc 	bl	8000894 <frame_expect_req>
 800091c:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK)
 800091e:	697b      	ldr	r3, [r7, #20]
 8000920:	2b00      	cmp	r3, #0
 8000922:	d001      	beq.n	8000928 <led_ctrl_req_decoder+0x42>
        return st;
 8000924:	697b      	ldr	r3, [r7, #20]
 8000926:	e018      	b.n	800095a <led_ctrl_req_decoder+0x74>
    out->frameId = raw[2];
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	3302      	adds	r3, #2
 800092c:	781a      	ldrb	r2, [r3, #0]
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	701a      	strb	r2, [r3, #0]
    out->ledMask = raw[3];
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	3303      	adds	r3, #3
 8000936:	781a      	ldrb	r2, [r3, #0]
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	705a      	strb	r2, [r3, #1]
    out->channel[0].mode = raw[4];
 800093c:	68fb      	ldr	r3, [r7, #12]
 800093e:	3304      	adds	r3, #4
 8000940:	781a      	ldrb	r2, [r3, #0]
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	709a      	strb	r2, [r3, #2]
    out->channel[0].frequency = be16_read(raw + 5);
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	3305      	adds	r3, #5
 800094a:	4618      	mov	r0, r3
 800094c:	f7ff ff8c 	bl	8000868 <be16_read>
 8000950:	4603      	mov	r3, r0
 8000952:	461a      	mov	r2, r3
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	809a      	strh	r2, [r3, #4]
    return PROTO_OK;
 8000958:	2300      	movs	r3, #0
}
 800095a:	4618      	mov	r0, r3
 800095c:	3718      	adds	r7, #24
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}

08000962 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000962:	b480      	push	{r7}
 8000964:	b085      	sub	sp, #20
 8000966:	af00      	add	r7, sp, #0
 8000968:	60f8      	str	r0, [r7, #12]
 800096a:	60b9      	str	r1, [r7, #8]
 800096c:	4611      	mov	r1, r2
 800096e:	461a      	mov	r2, r3
 8000970:	460b      	mov	r3, r1
 8000972:	71fb      	strb	r3, [r7, #7]
 8000974:	4613      	mov	r3, r2
 8000976:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	2b00      	cmp	r3, #0
 800097c:	d011      	beq.n	80009a2 <has_header_tail+0x40>
 800097e:	68bb      	ldr	r3, [r7, #8]
 8000980:	2b01      	cmp	r3, #1
 8000982:	d90e      	bls.n	80009a2 <has_header_tail+0x40>
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	79fa      	ldrb	r2, [r7, #7]
 800098a:	429a      	cmp	r2, r3
 800098c:	d109      	bne.n	80009a2 <has_header_tail+0x40>
 800098e:	68bb      	ldr	r3, [r7, #8]
 8000990:	3b01      	subs	r3, #1
 8000992:	68fa      	ldr	r2, [r7, #12]
 8000994:	4413      	add	r3, r2
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	79ba      	ldrb	r2, [r7, #6]
 800099a:	429a      	cmp	r2, r3
 800099c:	d101      	bne.n	80009a2 <has_header_tail+0x40>
 800099e:	2301      	movs	r3, #1
 80009a0:	e000      	b.n	80009a4 <has_header_tail+0x42>
 80009a2:	2300      	movs	r3, #0
}
 80009a4:	4618      	mov	r0, r3
 80009a6:	3714      	adds	r7, #20
 80009a8:	46bd      	mov	sp, r7
 80009aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ae:	4770      	bx	lr

080009b0 <be16_read>:
static inline uint16_t be16_read(const uint8_t *p) {
 80009b0:	b480      	push	{r7}
 80009b2:	b083      	sub	sp, #12
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
	return (uint16_t) ((((uint16_t) p[0]) << 8) | p[1]);
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	781b      	ldrb	r3, [r3, #0]
 80009bc:	b21b      	sxth	r3, r3
 80009be:	021b      	lsls	r3, r3, #8
 80009c0:	b21a      	sxth	r2, r3
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	3301      	adds	r3, #1
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	b21b      	sxth	r3, r3
 80009ca:	4313      	orrs	r3, r2
 80009cc:	b21b      	sxth	r3, r3
 80009ce:	b29b      	uxth	r3, r3
}
 80009d0:	4618      	mov	r0, r3
 80009d2:	370c      	adds	r7, #12
 80009d4:	46bd      	mov	sp, r7
 80009d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009da:	4770      	bx	lr

080009dc <be32_read>:
static inline uint32_t be32_read(const uint8_t *p) {
 80009dc:	b480      	push	{r7}
 80009de:	b083      	sub	sp, #12
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
	return (((uint32_t) p[0] << 24) | ((uint32_t) p[1] << 16)
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	781b      	ldrb	r3, [r3, #0]
 80009e8:	061a      	lsls	r2, r3, #24
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	3301      	adds	r3, #1
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	041b      	lsls	r3, r3, #16
 80009f2:	431a      	orrs	r2, r3
			| ((uint32_t) p[2] << 8) | (uint32_t) p[3]);
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	3302      	adds	r3, #2
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	021b      	lsls	r3, r3, #8
 80009fc:	4313      	orrs	r3, r2
 80009fe:	687a      	ldr	r2, [r7, #4]
 8000a00:	3203      	adds	r2, #3
 8000a02:	7812      	ldrb	r2, [r2, #0]
 8000a04:	4313      	orrs	r3, r2
}
 8000a06:	4618      	mov	r0, r3
 8000a08:	370c      	adds	r7, #12
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a10:	4770      	bx	lr

08000a12 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000a12:	b580      	push	{r7, lr}
 8000a14:	b084      	sub	sp, #16
 8000a16:	af00      	add	r7, sp, #0
 8000a18:	60f8      	str	r0, [r7, #12]
 8000a1a:	60b9      	str	r1, [r7, #8]
 8000a1c:	603b      	str	r3, [r7, #0]
 8000a1e:	4613      	mov	r3, r2
 8000a20:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d003      	beq.n	8000a30 <frame_expect_req+0x1e>
 8000a28:	68ba      	ldr	r2, [r7, #8]
 8000a2a:	683b      	ldr	r3, [r7, #0]
 8000a2c:	429a      	cmp	r2, r3
 8000a2e:	d202      	bcs.n	8000a36 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000a30:	f04f 33ff 	mov.w	r3, #4294967295
 8000a34:	e012      	b.n	8000a5c <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000a36:	2355      	movs	r3, #85	@ 0x55
 8000a38:	22aa      	movs	r2, #170	@ 0xaa
 8000a3a:	68b9      	ldr	r1, [r7, #8]
 8000a3c:	68f8      	ldr	r0, [r7, #12]
 8000a3e:	f7ff ff90 	bl	8000962 <has_header_tail>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d005      	beq.n	8000a54 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	3301      	adds	r3, #1
 8000a4c:	781b      	ldrb	r3, [r3, #0]
 8000a4e:	79fa      	ldrb	r2, [r7, #7]
 8000a50:	429a      	cmp	r2, r3
 8000a52:	d002      	beq.n	8000a5a <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000a54:	f06f 0301 	mvn.w	r3, #1
 8000a58:	e000      	b.n	8000a5c <frame_expect_req+0x4a>
	return PROTO_OK;
 8000a5a:	2300      	movs	r3, #0
}
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	3710      	adds	r7, #16
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}

08000a64 <model_run_req_decoder>:
#include "Protocol/Requests/model_run_request.h"

int model_run_req_decoder(const uint8_t *raw, uint32_t len, model_run_req_t *out) {
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b086      	sub	sp, #24
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	60f8      	str	r0, [r7, #12]
 8000a6c:	60b9      	str	r1, [r7, #8]
 8000a6e:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d002      	beq.n	8000a7c <model_run_req_decoder+0x18>
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d102      	bne.n	8000a82 <model_run_req_decoder+0x1e>
 8000a7c:	f04f 33ff 	mov.w	r3, #4294967295
 8000a80:	e02c      	b.n	8000adc <model_run_req_decoder+0x78>
    int st = frame_expect_req(raw, len, REQ_MODEL_RUN, 12);
 8000a82:	230c      	movs	r3, #12
 8000a84:	222a      	movs	r2, #42	@ 0x2a
 8000a86:	68b9      	ldr	r1, [r7, #8]
 8000a88:	68f8      	ldr	r0, [r7, #12]
 8000a8a:	f7ff ffc2 	bl	8000a12 <frame_expect_req>
 8000a8e:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8000a90:	697b      	ldr	r3, [r7, #20]
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d001      	beq.n	8000a9a <model_run_req_decoder+0x36>
 8000a96:	697b      	ldr	r3, [r7, #20]
 8000a98:	e020      	b.n	8000adc <model_run_req_decoder+0x78>
    out->frameId = raw[2];
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	3302      	adds	r3, #2
 8000a9e:	781a      	ldrb	r2, [r3, #0]
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	701a      	strb	r2, [r3, #0]
    out->axis = raw[3];
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	3303      	adds	r3, #3
 8000aa8:	781a      	ldrb	r2, [r3, #0]
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	705a      	strb	r2, [r3, #1]
    out->dir = raw[4];
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	3304      	adds	r3, #4
 8000ab2:	781a      	ldrb	r2, [r3, #0]
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	709a      	strb	r2, [r3, #2]
    out->freq_sps = be32_read(&raw[5]);
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	3305      	adds	r3, #5
 8000abc:	4618      	mov	r0, r3
 8000abe:	f7ff ff8d 	bl	80009dc <be32_read>
 8000ac2:	4602      	mov	r2, r0
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	605a      	str	r2, [r3, #4]
    out->turns = (uint16_t)be16_read(&raw[9]);
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	3309      	adds	r3, #9
 8000acc:	4618      	mov	r0, r3
 8000ace:	f7ff ff6f 	bl	80009b0 <be16_read>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	461a      	mov	r2, r3
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	811a      	strh	r2, [r3, #8]
    return PROTO_OK;
 8000ada:	2300      	movs	r3, #0
}
 8000adc:	4618      	mov	r0, r3
 8000ade:	3718      	adds	r7, #24
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}

08000ae4 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000ae4:	b480      	push	{r7}
 8000ae6:	b085      	sub	sp, #20
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	60f8      	str	r0, [r7, #12]
 8000aec:	60b9      	str	r1, [r7, #8]
 8000aee:	4611      	mov	r1, r2
 8000af0:	461a      	mov	r2, r3
 8000af2:	460b      	mov	r3, r1
 8000af4:	71fb      	strb	r3, [r7, #7]
 8000af6:	4613      	mov	r3, r2
 8000af8:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d011      	beq.n	8000b24 <has_header_tail+0x40>
 8000b00:	68bb      	ldr	r3, [r7, #8]
 8000b02:	2b01      	cmp	r3, #1
 8000b04:	d90e      	bls.n	8000b24 <has_header_tail+0x40>
 8000b06:	68fb      	ldr	r3, [r7, #12]
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	79fa      	ldrb	r2, [r7, #7]
 8000b0c:	429a      	cmp	r2, r3
 8000b0e:	d109      	bne.n	8000b24 <has_header_tail+0x40>
 8000b10:	68bb      	ldr	r3, [r7, #8]
 8000b12:	3b01      	subs	r3, #1
 8000b14:	68fa      	ldr	r2, [r7, #12]
 8000b16:	4413      	add	r3, r2
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	79ba      	ldrb	r2, [r7, #6]
 8000b1c:	429a      	cmp	r2, r3
 8000b1e:	d101      	bne.n	8000b24 <has_header_tail+0x40>
 8000b20:	2301      	movs	r3, #1
 8000b22:	e000      	b.n	8000b26 <has_header_tail+0x42>
 8000b24:	2300      	movs	r3, #0
}
 8000b26:	4618      	mov	r0, r3
 8000b28:	3714      	adds	r7, #20
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr

08000b32 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000b32:	b580      	push	{r7, lr}
 8000b34:	b084      	sub	sp, #16
 8000b36:	af00      	add	r7, sp, #0
 8000b38:	60f8      	str	r0, [r7, #12]
 8000b3a:	60b9      	str	r1, [r7, #8]
 8000b3c:	603b      	str	r3, [r7, #0]
 8000b3e:	4613      	mov	r3, r2
 8000b40:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000b42:	68fb      	ldr	r3, [r7, #12]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d003      	beq.n	8000b50 <frame_expect_req+0x1e>
 8000b48:	68ba      	ldr	r2, [r7, #8]
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	429a      	cmp	r2, r3
 8000b4e:	d202      	bcs.n	8000b56 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000b50:	f04f 33ff 	mov.w	r3, #4294967295
 8000b54:	e012      	b.n	8000b7c <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000b56:	2355      	movs	r3, #85	@ 0x55
 8000b58:	22aa      	movs	r2, #170	@ 0xaa
 8000b5a:	68b9      	ldr	r1, [r7, #8]
 8000b5c:	68f8      	ldr	r0, [r7, #12]
 8000b5e:	f7ff ffc1 	bl	8000ae4 <has_header_tail>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d005      	beq.n	8000b74 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000b68:	68fb      	ldr	r3, [r7, #12]
 8000b6a:	3301      	adds	r3, #1
 8000b6c:	781b      	ldrb	r3, [r3, #0]
 8000b6e:	79fa      	ldrb	r2, [r7, #7]
 8000b70:	429a      	cmp	r2, r3
 8000b72:	d002      	beq.n	8000b7a <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000b74:	f06f 0301 	mvn.w	r3, #1
 8000b78:	e000      	b.n	8000b7c <frame_expect_req+0x4a>
	return PROTO_OK;
 8000b7a:	2300      	movs	r3, #0
}
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	3710      	adds	r7, #16
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}

08000b84 <motion_estimate_req_decoder>:
#include "Protocol/Requests/motion_estimate_request.h"

int motion_estimate_req_decoder(const uint8_t *raw, uint32_t len, motion_estimate_req_t *out) {
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b086      	sub	sp, #24
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	60f8      	str	r0, [r7, #12]
 8000b8c:	60b9      	str	r1, [r7, #8]
 8000b8e:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d002      	beq.n	8000b9c <motion_estimate_req_decoder+0x18>
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d102      	bne.n	8000ba2 <motion_estimate_req_decoder+0x1e>
 8000b9c:	f04f 33ff 	mov.w	r3, #4294967295
 8000ba0:	e011      	b.n	8000bc6 <motion_estimate_req_decoder+0x42>
    int st = frame_expect_req(raw, len, REQ_MOTION_ESTIMATE, 4);
 8000ba2:	2304      	movs	r3, #4
 8000ba4:	2227      	movs	r2, #39	@ 0x27
 8000ba6:	68b9      	ldr	r1, [r7, #8]
 8000ba8:	68f8      	ldr	r0, [r7, #12]
 8000baa:	f7ff ffc2 	bl	8000b32 <frame_expect_req>
 8000bae:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8000bb0:	697b      	ldr	r3, [r7, #20]
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d001      	beq.n	8000bba <motion_estimate_req_decoder+0x36>
 8000bb6:	697b      	ldr	r3, [r7, #20]
 8000bb8:	e005      	b.n	8000bc6 <motion_estimate_req_decoder+0x42>
    out->frameId = raw[2];
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	3302      	adds	r3, #2
 8000bbe:	781a      	ldrb	r2, [r3, #0]
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	701a      	strb	r2, [r3, #0]
    return PROTO_OK;
 8000bc4:	2300      	movs	r3, #0
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	3718      	adds	r7, #24
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}

08000bce <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000bce:	b480      	push	{r7}
 8000bd0:	b085      	sub	sp, #20
 8000bd2:	af00      	add	r7, sp, #0
 8000bd4:	60f8      	str	r0, [r7, #12]
 8000bd6:	60b9      	str	r1, [r7, #8]
 8000bd8:	4611      	mov	r1, r2
 8000bda:	461a      	mov	r2, r3
 8000bdc:	460b      	mov	r3, r1
 8000bde:	71fb      	strb	r3, [r7, #7]
 8000be0:	4613      	mov	r3, r2
 8000be2:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d011      	beq.n	8000c0e <has_header_tail+0x40>
 8000bea:	68bb      	ldr	r3, [r7, #8]
 8000bec:	2b01      	cmp	r3, #1
 8000bee:	d90e      	bls.n	8000c0e <has_header_tail+0x40>
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	79fa      	ldrb	r2, [r7, #7]
 8000bf6:	429a      	cmp	r2, r3
 8000bf8:	d109      	bne.n	8000c0e <has_header_tail+0x40>
 8000bfa:	68bb      	ldr	r3, [r7, #8]
 8000bfc:	3b01      	subs	r3, #1
 8000bfe:	68fa      	ldr	r2, [r7, #12]
 8000c00:	4413      	add	r3, r2
 8000c02:	781b      	ldrb	r3, [r3, #0]
 8000c04:	79ba      	ldrb	r2, [r7, #6]
 8000c06:	429a      	cmp	r2, r3
 8000c08:	d101      	bne.n	8000c0e <has_header_tail+0x40>
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	e000      	b.n	8000c10 <has_header_tail+0x42>
 8000c0e:	2300      	movs	r3, #0
}
 8000c10:	4618      	mov	r0, r3
 8000c12:	3714      	adds	r7, #20
 8000c14:	46bd      	mov	sp, r7
 8000c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1a:	4770      	bx	lr

08000c1c <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b084      	sub	sp, #16
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	60f8      	str	r0, [r7, #12]
 8000c24:	60b9      	str	r1, [r7, #8]
 8000c26:	603b      	str	r3, [r7, #0]
 8000c28:	4613      	mov	r3, r2
 8000c2a:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d003      	beq.n	8000c3a <frame_expect_req+0x1e>
 8000c32:	68ba      	ldr	r2, [r7, #8]
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	429a      	cmp	r2, r3
 8000c38:	d202      	bcs.n	8000c40 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000c3a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c3e:	e012      	b.n	8000c66 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000c40:	2355      	movs	r3, #85	@ 0x55
 8000c42:	22aa      	movs	r2, #170	@ 0xaa
 8000c44:	68b9      	ldr	r1, [r7, #8]
 8000c46:	68f8      	ldr	r0, [r7, #12]
 8000c48:	f7ff ffc1 	bl	8000bce <has_header_tail>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d005      	beq.n	8000c5e <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	3301      	adds	r3, #1
 8000c56:	781b      	ldrb	r3, [r3, #0]
 8000c58:	79fa      	ldrb	r2, [r7, #7]
 8000c5a:	429a      	cmp	r2, r3
 8000c5c:	d002      	beq.n	8000c64 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000c5e:	f06f 0301 	mvn.w	r3, #1
 8000c62:	e000      	b.n	8000c66 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000c64:	2300      	movs	r3, #0
}
 8000c66:	4618      	mov	r0, r3
 8000c68:	3710      	adds	r7, #16
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}

08000c6e <move_end_req_decoder>:
#include "Protocol/Requests/move_end_request.h"

int move_end_req_decoder(const uint8_t *raw, uint32_t len, move_end_req_t *out) {
 8000c6e:	b580      	push	{r7, lr}
 8000c70:	b086      	sub	sp, #24
 8000c72:	af00      	add	r7, sp, #0
 8000c74:	60f8      	str	r0, [r7, #12]
 8000c76:	60b9      	str	r1, [r7, #8]
 8000c78:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d002      	beq.n	8000c86 <move_end_req_decoder+0x18>
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d102      	bne.n	8000c8c <move_end_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 8000c86:	f04f 33ff 	mov.w	r3, #4294967295
 8000c8a:	e011      	b.n	8000cb0 <move_end_req_decoder+0x42>
	int st = frame_expect_req(raw, len, REQ_MOVE_END, 4);
 8000c8c:	2304      	movs	r3, #4
 8000c8e:	2206      	movs	r2, #6
 8000c90:	68b9      	ldr	r1, [r7, #8]
 8000c92:	68f8      	ldr	r0, [r7, #12]
 8000c94:	f7ff ffc2 	bl	8000c1c <frame_expect_req>
 8000c98:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 8000c9a:	697b      	ldr	r3, [r7, #20]
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d001      	beq.n	8000ca4 <move_end_req_decoder+0x36>
		return st;
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	e005      	b.n	8000cb0 <move_end_req_decoder+0x42>
	out->frameId = raw[2];
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	3302      	adds	r3, #2
 8000ca8:	781a      	ldrb	r2, [r3, #0]
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	701a      	strb	r2, [r3, #0]
	return PROTO_OK;
 8000cae:	2300      	movs	r3, #0
}
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	3718      	adds	r7, #24
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}

08000cb8 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000cb8:	b480      	push	{r7}
 8000cba:	b085      	sub	sp, #20
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	60f8      	str	r0, [r7, #12]
 8000cc0:	60b9      	str	r1, [r7, #8]
 8000cc2:	4611      	mov	r1, r2
 8000cc4:	461a      	mov	r2, r3
 8000cc6:	460b      	mov	r3, r1
 8000cc8:	71fb      	strb	r3, [r7, #7]
 8000cca:	4613      	mov	r3, r2
 8000ccc:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d011      	beq.n	8000cf8 <has_header_tail+0x40>
 8000cd4:	68bb      	ldr	r3, [r7, #8]
 8000cd6:	2b01      	cmp	r3, #1
 8000cd8:	d90e      	bls.n	8000cf8 <has_header_tail+0x40>
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	79fa      	ldrb	r2, [r7, #7]
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	d109      	bne.n	8000cf8 <has_header_tail+0x40>
 8000ce4:	68bb      	ldr	r3, [r7, #8]
 8000ce6:	3b01      	subs	r3, #1
 8000ce8:	68fa      	ldr	r2, [r7, #12]
 8000cea:	4413      	add	r3, r2
 8000cec:	781b      	ldrb	r3, [r3, #0]
 8000cee:	79ba      	ldrb	r2, [r7, #6]
 8000cf0:	429a      	cmp	r2, r3
 8000cf2:	d101      	bne.n	8000cf8 <has_header_tail+0x40>
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	e000      	b.n	8000cfa <has_header_tail+0x42>
 8000cf8:	2300      	movs	r3, #0
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	3714      	adds	r7, #20
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr

08000d06 <be16_read>:
static inline uint16_t be16_read(const uint8_t *p) {
 8000d06:	b480      	push	{r7}
 8000d08:	b083      	sub	sp, #12
 8000d0a:	af00      	add	r7, sp, #0
 8000d0c:	6078      	str	r0, [r7, #4]
	return (uint16_t) ((((uint16_t) p[0]) << 8) | p[1]);
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	b21b      	sxth	r3, r3
 8000d14:	021b      	lsls	r3, r3, #8
 8000d16:	b21a      	sxth	r2, r3
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	3301      	adds	r3, #1
 8000d1c:	781b      	ldrb	r3, [r3, #0]
 8000d1e:	b21b      	sxth	r3, r3
 8000d20:	4313      	orrs	r3, r2
 8000d22:	b21b      	sxth	r3, r3
 8000d24:	b29b      	uxth	r3, r3
}
 8000d26:	4618      	mov	r0, r3
 8000d28:	370c      	adds	r7, #12
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d30:	4770      	bx	lr

08000d32 <be32_read>:
static inline uint32_t be32_read(const uint8_t *p) {
 8000d32:	b480      	push	{r7}
 8000d34:	b083      	sub	sp, #12
 8000d36:	af00      	add	r7, sp, #0
 8000d38:	6078      	str	r0, [r7, #4]
	return (((uint32_t) p[0] << 24) | ((uint32_t) p[1] << 16)
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	781b      	ldrb	r3, [r3, #0]
 8000d3e:	061a      	lsls	r2, r3, #24
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	3301      	adds	r3, #1
 8000d44:	781b      	ldrb	r3, [r3, #0]
 8000d46:	041b      	lsls	r3, r3, #16
 8000d48:	431a      	orrs	r2, r3
			| ((uint32_t) p[2] << 8) | (uint32_t) p[3]);
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	3302      	adds	r3, #2
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	021b      	lsls	r3, r3, #8
 8000d52:	4313      	orrs	r3, r2
 8000d54:	687a      	ldr	r2, [r7, #4]
 8000d56:	3203      	adds	r2, #3
 8000d58:	7812      	ldrb	r2, [r2, #0]
 8000d5a:	4313      	orrs	r3, r2
}
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	370c      	adds	r7, #12
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr

08000d68 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b084      	sub	sp, #16
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	60f8      	str	r0, [r7, #12]
 8000d70:	60b9      	str	r1, [r7, #8]
 8000d72:	603b      	str	r3, [r7, #0]
 8000d74:	4613      	mov	r3, r2
 8000d76:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d003      	beq.n	8000d86 <frame_expect_req+0x1e>
 8000d7e:	68ba      	ldr	r2, [r7, #8]
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d202      	bcs.n	8000d8c <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000d86:	f04f 33ff 	mov.w	r3, #4294967295
 8000d8a:	e012      	b.n	8000db2 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000d8c:	2355      	movs	r3, #85	@ 0x55
 8000d8e:	22aa      	movs	r2, #170	@ 0xaa
 8000d90:	68b9      	ldr	r1, [r7, #8]
 8000d92:	68f8      	ldr	r0, [r7, #12]
 8000d94:	f7ff ff90 	bl	8000cb8 <has_header_tail>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d005      	beq.n	8000daa <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	3301      	adds	r3, #1
 8000da2:	781b      	ldrb	r3, [r3, #0]
 8000da4:	79fa      	ldrb	r2, [r7, #7]
 8000da6:	429a      	cmp	r2, r3
 8000da8:	d002      	beq.n	8000db0 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000daa:	f06f 0301 	mvn.w	r3, #1
 8000dae:	e000      	b.n	8000db2 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000db0:	2300      	movs	r3, #0
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	3710      	adds	r7, #16
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}

08000dba <move_queue_add_req_decoder>:
#include "Protocol/Requests/move_queue_add_request.h"

int move_queue_add_req_decoder(const uint8_t *raw, uint32_t len,
		move_queue_add_req_t *out) {
 8000dba:	b580      	push	{r7, lr}
 8000dbc:	b086      	sub	sp, #24
 8000dbe:	af00      	add	r7, sp, #0
 8000dc0:	60f8      	str	r0, [r7, #12]
 8000dc2:	60b9      	str	r1, [r7, #8]
 8000dc4:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d002      	beq.n	8000dd2 <move_queue_add_req_decoder+0x18>
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d102      	bne.n	8000dd8 <move_queue_add_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 8000dd2:	f04f 33ff 	mov.w	r3, #4294967295
 8000dd6:	e09a      	b.n	8000f0e <move_queue_add_req_decoder+0x154>
	int st = frame_expect_req(raw, len, REQ_MOVE_QUEUE_ADD, 42);
 8000dd8:	232a      	movs	r3, #42	@ 0x2a
 8000dda:	2201      	movs	r2, #1
 8000ddc:	68b9      	ldr	r1, [r7, #8]
 8000dde:	68f8      	ldr	r0, [r7, #12]
 8000de0:	f7ff ffc2 	bl	8000d68 <frame_expect_req>
 8000de4:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 8000de6:	697b      	ldr	r3, [r7, #20]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d001      	beq.n	8000df0 <move_queue_add_req_decoder+0x36>
		return st;
 8000dec:	697b      	ldr	r3, [r7, #20]
 8000dee:	e08e      	b.n	8000f0e <move_queue_add_req_decoder+0x154>
	out->frameId = raw[2];
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	3302      	adds	r3, #2
 8000df4:	781a      	ldrb	r2, [r3, #0]
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	701a      	strb	r2, [r3, #0]
	out->dirMask = raw[3];
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	3303      	adds	r3, #3
 8000dfe:	781a      	ldrb	r2, [r3, #0]
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	705a      	strb	r2, [r3, #1]
	out->vx = be16_read(&raw[4]);
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	3304      	adds	r3, #4
 8000e08:	4618      	mov	r0, r3
 8000e0a:	f7ff ff7c 	bl	8000d06 <be16_read>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	461a      	mov	r2, r3
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	805a      	strh	r2, [r3, #2]
	out->sx = be32_read(&raw[6]);
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	3306      	adds	r3, #6
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f7ff ff89 	bl	8000d32 <be32_read>
 8000e20:	4602      	mov	r2, r0
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	605a      	str	r2, [r3, #4]
	out->vy = be16_read(&raw[10]);
 8000e26:	68fb      	ldr	r3, [r7, #12]
 8000e28:	330a      	adds	r3, #10
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f7ff ff6b 	bl	8000d06 <be16_read>
 8000e30:	4603      	mov	r3, r0
 8000e32:	461a      	mov	r2, r3
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	811a      	strh	r2, [r3, #8]
	out->sy = be32_read(&raw[12]);
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	330c      	adds	r3, #12
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f7ff ff78 	bl	8000d32 <be32_read>
 8000e42:	4602      	mov	r2, r0
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	60da      	str	r2, [r3, #12]
	out->vz = be16_read(&raw[16]);
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	3310      	adds	r3, #16
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f7ff ff5a 	bl	8000d06 <be16_read>
 8000e52:	4603      	mov	r3, r0
 8000e54:	461a      	mov	r2, r3
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	821a      	strh	r2, [r3, #16]
	out->sz = be32_read(&raw[18]);
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	3312      	adds	r3, #18
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f7ff ff67 	bl	8000d32 <be32_read>
 8000e64:	4602      	mov	r2, r0
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	615a      	str	r2, [r3, #20]
	out->kp_x = be16_read(&raw[22]);
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	3316      	adds	r3, #22
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f7ff ff49 	bl	8000d06 <be16_read>
 8000e74:	4603      	mov	r3, r0
 8000e76:	461a      	mov	r2, r3
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	831a      	strh	r2, [r3, #24]
	out->ki_x = be16_read(&raw[24]);
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	3318      	adds	r3, #24
 8000e80:	4618      	mov	r0, r3
 8000e82:	f7ff ff40 	bl	8000d06 <be16_read>
 8000e86:	4603      	mov	r3, r0
 8000e88:	461a      	mov	r2, r3
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	835a      	strh	r2, [r3, #26]
	out->kd_x = be16_read(&raw[26]);
 8000e8e:	68fb      	ldr	r3, [r7, #12]
 8000e90:	331a      	adds	r3, #26
 8000e92:	4618      	mov	r0, r3
 8000e94:	f7ff ff37 	bl	8000d06 <be16_read>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	461a      	mov	r2, r3
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	839a      	strh	r2, [r3, #28]
	out->kp_y = be16_read(&raw[28]);
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	331c      	adds	r3, #28
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f7ff ff2e 	bl	8000d06 <be16_read>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	461a      	mov	r2, r3
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	83da      	strh	r2, [r3, #30]
	out->ki_y = be16_read(&raw[30]);
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	331e      	adds	r3, #30
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f7ff ff25 	bl	8000d06 <be16_read>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	461a      	mov	r2, r3
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	841a      	strh	r2, [r3, #32]
	out->kd_y = be16_read(&raw[32]);
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	3320      	adds	r3, #32
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f7ff ff1c 	bl	8000d06 <be16_read>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	461a      	mov	r2, r3
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	845a      	strh	r2, [r3, #34]	@ 0x22
	out->kp_z = be16_read(&raw[34]);
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	3322      	adds	r3, #34	@ 0x22
 8000eda:	4618      	mov	r0, r3
 8000edc:	f7ff ff13 	bl	8000d06 <be16_read>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	461a      	mov	r2, r3
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	849a      	strh	r2, [r3, #36]	@ 0x24
	out->ki_z = be16_read(&raw[36]);
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	3324      	adds	r3, #36	@ 0x24
 8000eec:	4618      	mov	r0, r3
 8000eee:	f7ff ff0a 	bl	8000d06 <be16_read>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	461a      	mov	r2, r3
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	84da      	strh	r2, [r3, #38]	@ 0x26
	out->kd_z = be16_read(&raw[38]);
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	3326      	adds	r3, #38	@ 0x26
 8000efe:	4618      	mov	r0, r3
 8000f00:	f7ff ff01 	bl	8000d06 <be16_read>
 8000f04:	4603      	mov	r3, r0
 8000f06:	461a      	mov	r2, r3
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	851a      	strh	r2, [r3, #40]	@ 0x28
	return PROTO_OK;
 8000f0c:	2300      	movs	r3, #0
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	3718      	adds	r7, #24
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}

08000f16 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000f16:	b480      	push	{r7}
 8000f18:	b085      	sub	sp, #20
 8000f1a:	af00      	add	r7, sp, #0
 8000f1c:	60f8      	str	r0, [r7, #12]
 8000f1e:	60b9      	str	r1, [r7, #8]
 8000f20:	4611      	mov	r1, r2
 8000f22:	461a      	mov	r2, r3
 8000f24:	460b      	mov	r3, r1
 8000f26:	71fb      	strb	r3, [r7, #7]
 8000f28:	4613      	mov	r3, r2
 8000f2a:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d011      	beq.n	8000f56 <has_header_tail+0x40>
 8000f32:	68bb      	ldr	r3, [r7, #8]
 8000f34:	2b01      	cmp	r3, #1
 8000f36:	d90e      	bls.n	8000f56 <has_header_tail+0x40>
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	79fa      	ldrb	r2, [r7, #7]
 8000f3e:	429a      	cmp	r2, r3
 8000f40:	d109      	bne.n	8000f56 <has_header_tail+0x40>
 8000f42:	68bb      	ldr	r3, [r7, #8]
 8000f44:	3b01      	subs	r3, #1
 8000f46:	68fa      	ldr	r2, [r7, #12]
 8000f48:	4413      	add	r3, r2
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	79ba      	ldrb	r2, [r7, #6]
 8000f4e:	429a      	cmp	r2, r3
 8000f50:	d101      	bne.n	8000f56 <has_header_tail+0x40>
 8000f52:	2301      	movs	r3, #1
 8000f54:	e000      	b.n	8000f58 <has_header_tail+0x42>
 8000f56:	2300      	movs	r3, #0
}
 8000f58:	4618      	mov	r0, r3
 8000f5a:	3714      	adds	r7, #20
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f62:	4770      	bx	lr

08000f64 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b084      	sub	sp, #16
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	60f8      	str	r0, [r7, #12]
 8000f6c:	60b9      	str	r1, [r7, #8]
 8000f6e:	603b      	str	r3, [r7, #0]
 8000f70:	4613      	mov	r3, r2
 8000f72:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d003      	beq.n	8000f82 <frame_expect_req+0x1e>
 8000f7a:	68ba      	ldr	r2, [r7, #8]
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	429a      	cmp	r2, r3
 8000f80:	d202      	bcs.n	8000f88 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000f82:	f04f 33ff 	mov.w	r3, #4294967295
 8000f86:	e012      	b.n	8000fae <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000f88:	2355      	movs	r3, #85	@ 0x55
 8000f8a:	22aa      	movs	r2, #170	@ 0xaa
 8000f8c:	68b9      	ldr	r1, [r7, #8]
 8000f8e:	68f8      	ldr	r0, [r7, #12]
 8000f90:	f7ff ffc1 	bl	8000f16 <has_header_tail>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d005      	beq.n	8000fa6 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	3301      	adds	r3, #1
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	79fa      	ldrb	r2, [r7, #7]
 8000fa2:	429a      	cmp	r2, r3
 8000fa4:	d002      	beq.n	8000fac <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000fa6:	f06f 0301 	mvn.w	r3, #1
 8000faa:	e000      	b.n	8000fae <frame_expect_req+0x4a>
	return PROTO_OK;
 8000fac:	2300      	movs	r3, #0
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	3710      	adds	r7, #16
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}

08000fb6 <move_queue_status_req_decoder>:
#include "Protocol/Requests/move_queue_status_request.h"

int move_queue_status_req_decoder(const uint8_t *raw, uint32_t len,
		move_queue_status_req_t *out) {
 8000fb6:	b580      	push	{r7, lr}
 8000fb8:	b086      	sub	sp, #24
 8000fba:	af00      	add	r7, sp, #0
 8000fbc:	60f8      	str	r0, [r7, #12]
 8000fbe:	60b9      	str	r1, [r7, #8]
 8000fc0:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d002      	beq.n	8000fce <move_queue_status_req_decoder+0x18>
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d102      	bne.n	8000fd4 <move_queue_status_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 8000fce:	f04f 33ff 	mov.w	r3, #4294967295
 8000fd2:	e011      	b.n	8000ff8 <move_queue_status_req_decoder+0x42>
	int st = frame_expect_req(raw, len, REQ_MOVE_QUEUE_STATUS, 4);
 8000fd4:	2304      	movs	r3, #4
 8000fd6:	2202      	movs	r2, #2
 8000fd8:	68b9      	ldr	r1, [r7, #8]
 8000fda:	68f8      	ldr	r0, [r7, #12]
 8000fdc:	f7ff ffc2 	bl	8000f64 <frame_expect_req>
 8000fe0:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 8000fe2:	697b      	ldr	r3, [r7, #20]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <move_queue_status_req_decoder+0x36>
		return st;
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	e005      	b.n	8000ff8 <move_queue_status_req_decoder+0x42>
	out->frameId = raw[2];
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	3302      	adds	r3, #2
 8000ff0:	781a      	ldrb	r2, [r3, #0]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	701a      	strb	r2, [r3, #0]
	return PROTO_OK;
 8000ff6:	2300      	movs	r3, #0
}
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	3718      	adds	r7, #24
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}

08001000 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8001000:	b480      	push	{r7}
 8001002:	b085      	sub	sp, #20
 8001004:	af00      	add	r7, sp, #0
 8001006:	60f8      	str	r0, [r7, #12]
 8001008:	60b9      	str	r1, [r7, #8]
 800100a:	4611      	mov	r1, r2
 800100c:	461a      	mov	r2, r3
 800100e:	460b      	mov	r3, r1
 8001010:	71fb      	strb	r3, [r7, #7]
 8001012:	4613      	mov	r3, r2
 8001014:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d011      	beq.n	8001040 <has_header_tail+0x40>
 800101c:	68bb      	ldr	r3, [r7, #8]
 800101e:	2b01      	cmp	r3, #1
 8001020:	d90e      	bls.n	8001040 <has_header_tail+0x40>
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	79fa      	ldrb	r2, [r7, #7]
 8001028:	429a      	cmp	r2, r3
 800102a:	d109      	bne.n	8001040 <has_header_tail+0x40>
 800102c:	68bb      	ldr	r3, [r7, #8]
 800102e:	3b01      	subs	r3, #1
 8001030:	68fa      	ldr	r2, [r7, #12]
 8001032:	4413      	add	r3, r2
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	79ba      	ldrb	r2, [r7, #6]
 8001038:	429a      	cmp	r2, r3
 800103a:	d101      	bne.n	8001040 <has_header_tail+0x40>
 800103c:	2301      	movs	r3, #1
 800103e:	e000      	b.n	8001042 <has_header_tail+0x42>
 8001040:	2300      	movs	r3, #0
}
 8001042:	4618      	mov	r0, r3
 8001044:	3714      	adds	r7, #20
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr

0800104e <be32_read>:
static inline uint32_t be32_read(const uint8_t *p) {
 800104e:	b480      	push	{r7}
 8001050:	b083      	sub	sp, #12
 8001052:	af00      	add	r7, sp, #0
 8001054:	6078      	str	r0, [r7, #4]
	return (((uint32_t) p[0] << 24) | ((uint32_t) p[1] << 16)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	061a      	lsls	r2, r3, #24
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	3301      	adds	r3, #1
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	041b      	lsls	r3, r3, #16
 8001064:	431a      	orrs	r2, r3
			| ((uint32_t) p[2] << 8) | (uint32_t) p[3]);
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	3302      	adds	r3, #2
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	021b      	lsls	r3, r3, #8
 800106e:	4313      	orrs	r3, r2
 8001070:	687a      	ldr	r2, [r7, #4]
 8001072:	3203      	adds	r2, #3
 8001074:	7812      	ldrb	r2, [r2, #0]
 8001076:	4313      	orrs	r3, r2
}
 8001078:	4618      	mov	r0, r3
 800107a:	370c      	adds	r7, #12
 800107c:	46bd      	mov	sp, r7
 800107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001082:	4770      	bx	lr

08001084 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8001084:	b580      	push	{r7, lr}
 8001086:	b084      	sub	sp, #16
 8001088:	af00      	add	r7, sp, #0
 800108a:	60f8      	str	r0, [r7, #12]
 800108c:	60b9      	str	r1, [r7, #8]
 800108e:	603b      	str	r3, [r7, #0]
 8001090:	4613      	mov	r3, r2
 8001092:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d003      	beq.n	80010a2 <frame_expect_req+0x1e>
 800109a:	68ba      	ldr	r2, [r7, #8]
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	429a      	cmp	r2, r3
 80010a0:	d202      	bcs.n	80010a8 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 80010a2:	f04f 33ff 	mov.w	r3, #4294967295
 80010a6:	e012      	b.n	80010ce <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80010a8:	2355      	movs	r3, #85	@ 0x55
 80010aa:	22aa      	movs	r2, #170	@ 0xaa
 80010ac:	68b9      	ldr	r1, [r7, #8]
 80010ae:	68f8      	ldr	r0, [r7, #12]
 80010b0:	f7ff ffa6 	bl	8001000 <has_header_tail>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d005      	beq.n	80010c6 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	3301      	adds	r3, #1
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	79fa      	ldrb	r2, [r7, #7]
 80010c2:	429a      	cmp	r2, r3
 80010c4:	d002      	beq.n	80010cc <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80010c6:	f06f 0301 	mvn.w	r3, #1
 80010ca:	e000      	b.n	80010ce <frame_expect_req+0x4a>
	return PROTO_OK;
 80010cc:	2300      	movs	r3, #0
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	3710      	adds	r7, #16
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}

080010d6 <set_enc_ppr_req_decoder>:
#include "Protocol/Requests/set_enc_ppr_request.h"

int set_enc_ppr_req_decoder(const uint8_t *raw, uint32_t len, set_enc_ppr_req_t *out) {
 80010d6:	b580      	push	{r7, lr}
 80010d8:	b086      	sub	sp, #24
 80010da:	af00      	add	r7, sp, #0
 80010dc:	60f8      	str	r0, [r7, #12]
 80010de:	60b9      	str	r1, [r7, #8]
 80010e0:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d002      	beq.n	80010ee <set_enc_ppr_req_decoder+0x18>
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d102      	bne.n	80010f4 <set_enc_ppr_req_decoder+0x1e>
 80010ee:	f04f 33ff 	mov.w	r3, #4294967295
 80010f2:	e01e      	b.n	8001132 <set_enc_ppr_req_decoder+0x5c>
    int st = frame_expect_req(raw, len, REQ_SET_ENC_PPR, 9);
 80010f4:	2309      	movs	r3, #9
 80010f6:	2229      	movs	r2, #41	@ 0x29
 80010f8:	68b9      	ldr	r1, [r7, #8]
 80010fa:	68f8      	ldr	r0, [r7, #12]
 80010fc:	f7ff ffc2 	bl	8001084 <frame_expect_req>
 8001100:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8001102:	697b      	ldr	r3, [r7, #20]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d001      	beq.n	800110c <set_enc_ppr_req_decoder+0x36>
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	e012      	b.n	8001132 <set_enc_ppr_req_decoder+0x5c>
    out->frameId = raw[2];
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	3302      	adds	r3, #2
 8001110:	781a      	ldrb	r2, [r3, #0]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	701a      	strb	r2, [r3, #0]
    out->axis = raw[3];
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	3303      	adds	r3, #3
 800111a:	781a      	ldrb	r2, [r3, #0]
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	705a      	strb	r2, [r3, #1]
    out->ppr = be32_read(&raw[4]);
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	3304      	adds	r3, #4
 8001124:	4618      	mov	r0, r3
 8001126:	f7ff ff92 	bl	800104e <be32_read>
 800112a:	4602      	mov	r2, r0
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	605a      	str	r2, [r3, #4]
    return PROTO_OK;
 8001130:	2300      	movs	r3, #0
}
 8001132:	4618      	mov	r0, r3
 8001134:	3718      	adds	r7, #24
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}

0800113a <has_header_tail>:
		uint8_t header, uint8_t tail) {
 800113a:	b480      	push	{r7}
 800113c:	b085      	sub	sp, #20
 800113e:	af00      	add	r7, sp, #0
 8001140:	60f8      	str	r0, [r7, #12]
 8001142:	60b9      	str	r1, [r7, #8]
 8001144:	4611      	mov	r1, r2
 8001146:	461a      	mov	r2, r3
 8001148:	460b      	mov	r3, r1
 800114a:	71fb      	strb	r3, [r7, #7]
 800114c:	4613      	mov	r3, r2
 800114e:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	2b00      	cmp	r3, #0
 8001154:	d011      	beq.n	800117a <has_header_tail+0x40>
 8001156:	68bb      	ldr	r3, [r7, #8]
 8001158:	2b01      	cmp	r3, #1
 800115a:	d90e      	bls.n	800117a <has_header_tail+0x40>
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	79fa      	ldrb	r2, [r7, #7]
 8001162:	429a      	cmp	r2, r3
 8001164:	d109      	bne.n	800117a <has_header_tail+0x40>
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	3b01      	subs	r3, #1
 800116a:	68fa      	ldr	r2, [r7, #12]
 800116c:	4413      	add	r3, r2
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	79ba      	ldrb	r2, [r7, #6]
 8001172:	429a      	cmp	r2, r3
 8001174:	d101      	bne.n	800117a <has_header_tail+0x40>
 8001176:	2301      	movs	r3, #1
 8001178:	e000      	b.n	800117c <has_header_tail+0x42>
 800117a:	2300      	movs	r3, #0
}
 800117c:	4618      	mov	r0, r3
 800117e:	3714      	adds	r7, #20
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr

08001188 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af00      	add	r7, sp, #0
 800118e:	60f8      	str	r0, [r7, #12]
 8001190:	60b9      	str	r1, [r7, #8]
 8001192:	603b      	str	r3, [r7, #0]
 8001194:	4613      	mov	r3, r2
 8001196:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d003      	beq.n	80011a6 <frame_expect_req+0x1e>
 800119e:	68ba      	ldr	r2, [r7, #8]
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	429a      	cmp	r2, r3
 80011a4:	d202      	bcs.n	80011ac <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 80011a6:	f04f 33ff 	mov.w	r3, #4294967295
 80011aa:	e012      	b.n	80011d2 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80011ac:	2355      	movs	r3, #85	@ 0x55
 80011ae:	22aa      	movs	r2, #170	@ 0xaa
 80011b0:	68b9      	ldr	r1, [r7, #8]
 80011b2:	68f8      	ldr	r0, [r7, #12]
 80011b4:	f7ff ffc1 	bl	800113a <has_header_tail>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d005      	beq.n	80011ca <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	3301      	adds	r3, #1
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	79fa      	ldrb	r2, [r7, #7]
 80011c6:	429a      	cmp	r2, r3
 80011c8:	d002      	beq.n	80011d0 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80011ca:	f06f 0301 	mvn.w	r3, #1
 80011ce:	e000      	b.n	80011d2 <frame_expect_req+0x4a>
	return PROTO_OK;
 80011d0:	2300      	movs	r3, #0
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	3710      	adds	r7, #16
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}

080011da <set_microsteps_req_decoder>:
#include "Protocol/Requests/set_microsteps_request.h"

int set_microsteps_req_decoder(const uint8_t *raw, uint32_t len, set_microsteps_req_t *out) {
 80011da:	b580      	push	{r7, lr}
 80011dc:	b086      	sub	sp, #24
 80011de:	af00      	add	r7, sp, #0
 80011e0:	60f8      	str	r0, [r7, #12]
 80011e2:	60b9      	str	r1, [r7, #8]
 80011e4:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d002      	beq.n	80011f2 <set_microsteps_req_decoder+0x18>
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d102      	bne.n	80011f8 <set_microsteps_req_decoder+0x1e>
 80011f2:	f04f 33ff 	mov.w	r3, #4294967295
 80011f6:	e017      	b.n	8001228 <set_microsteps_req_decoder+0x4e>
    int st = frame_expect_req(raw, len, REQ_SET_MICROSTEPS, 5);
 80011f8:	2305      	movs	r3, #5
 80011fa:	2226      	movs	r2, #38	@ 0x26
 80011fc:	68b9      	ldr	r1, [r7, #8]
 80011fe:	68f8      	ldr	r0, [r7, #12]
 8001200:	f7ff ffc2 	bl	8001188 <frame_expect_req>
 8001204:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d001      	beq.n	8001210 <set_microsteps_req_decoder+0x36>
 800120c:	697b      	ldr	r3, [r7, #20]
 800120e:	e00b      	b.n	8001228 <set_microsteps_req_decoder+0x4e>
    out->frameId = raw[2];
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	3302      	adds	r3, #2
 8001214:	781a      	ldrb	r2, [r3, #0]
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	701a      	strb	r2, [r3, #0]
    out->microsteps = (uint16_t)raw[3];
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	3303      	adds	r3, #3
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	461a      	mov	r2, r3
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	805a      	strh	r2, [r3, #2]
    return PROTO_OK;
 8001226:	2300      	movs	r3, #0
}
 8001228:	4618      	mov	r0, r3
 800122a:	3718      	adds	r7, #24
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}

08001230 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8001230:	b480      	push	{r7}
 8001232:	b085      	sub	sp, #20
 8001234:	af00      	add	r7, sp, #0
 8001236:	60f8      	str	r0, [r7, #12]
 8001238:	60b9      	str	r1, [r7, #8]
 800123a:	4611      	mov	r1, r2
 800123c:	461a      	mov	r2, r3
 800123e:	460b      	mov	r3, r1
 8001240:	71fb      	strb	r3, [r7, #7]
 8001242:	4613      	mov	r3, r2
 8001244:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	2b00      	cmp	r3, #0
 800124a:	d011      	beq.n	8001270 <has_header_tail+0x40>
 800124c:	68bb      	ldr	r3, [r7, #8]
 800124e:	2b01      	cmp	r3, #1
 8001250:	d90e      	bls.n	8001270 <has_header_tail+0x40>
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	79fa      	ldrb	r2, [r7, #7]
 8001258:	429a      	cmp	r2, r3
 800125a:	d109      	bne.n	8001270 <has_header_tail+0x40>
 800125c:	68bb      	ldr	r3, [r7, #8]
 800125e:	3b01      	subs	r3, #1
 8001260:	68fa      	ldr	r2, [r7, #12]
 8001262:	4413      	add	r3, r2
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	79ba      	ldrb	r2, [r7, #6]
 8001268:	429a      	cmp	r2, r3
 800126a:	d101      	bne.n	8001270 <has_header_tail+0x40>
 800126c:	2301      	movs	r3, #1
 800126e:	e000      	b.n	8001272 <has_header_tail+0x42>
 8001270:	2300      	movs	r3, #0
}
 8001272:	4618      	mov	r0, r3
 8001274:	3714      	adds	r7, #20
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr

0800127e <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 800127e:	b580      	push	{r7, lr}
 8001280:	b084      	sub	sp, #16
 8001282:	af00      	add	r7, sp, #0
 8001284:	60f8      	str	r0, [r7, #12]
 8001286:	60b9      	str	r1, [r7, #8]
 8001288:	603b      	str	r3, [r7, #0]
 800128a:	4613      	mov	r3, r2
 800128c:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d003      	beq.n	800129c <frame_expect_req+0x1e>
 8001294:	68ba      	ldr	r2, [r7, #8]
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	429a      	cmp	r2, r3
 800129a:	d202      	bcs.n	80012a2 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 800129c:	f04f 33ff 	mov.w	r3, #4294967295
 80012a0:	e012      	b.n	80012c8 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80012a2:	2355      	movs	r3, #85	@ 0x55
 80012a4:	22aa      	movs	r2, #170	@ 0xaa
 80012a6:	68b9      	ldr	r1, [r7, #8]
 80012a8:	68f8      	ldr	r0, [r7, #12]
 80012aa:	f7ff ffc1 	bl	8001230 <has_header_tail>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d005      	beq.n	80012c0 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	3301      	adds	r3, #1
 80012b8:	781b      	ldrb	r3, [r3, #0]
 80012ba:	79fa      	ldrb	r2, [r7, #7]
 80012bc:	429a      	cmp	r2, r3
 80012be:	d002      	beq.n	80012c6 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80012c0:	f06f 0301 	mvn.w	r3, #1
 80012c4:	e000      	b.n	80012c8 <frame_expect_req+0x4a>
	return PROTO_OK;
 80012c6:	2300      	movs	r3, #0
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	3710      	adds	r7, #16
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <set_origin_req_decoder>:
#include "Protocol/Requests/set_origin_request.h"

int set_origin_req_decoder(const uint8_t *raw, uint32_t len, set_origin_req_t *out) {
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b086      	sub	sp, #24
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	60f8      	str	r0, [r7, #12]
 80012d8:	60b9      	str	r1, [r7, #8]
 80012da:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d002      	beq.n	80012e8 <set_origin_req_decoder+0x18>
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d102      	bne.n	80012ee <set_origin_req_decoder+0x1e>
 80012e8:	f04f 33ff 	mov.w	r3, #4294967295
 80012ec:	e01e      	b.n	800132c <set_origin_req_decoder+0x5c>
    int st = frame_expect_req(raw, len, REQ_SET_ORIGIN, 6);
 80012ee:	2306      	movs	r3, #6
 80012f0:	2224      	movs	r2, #36	@ 0x24
 80012f2:	68b9      	ldr	r1, [r7, #8]
 80012f4:	68f8      	ldr	r0, [r7, #12]
 80012f6:	f7ff ffc2 	bl	800127e <frame_expect_req>
 80012fa:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 80012fc:	697b      	ldr	r3, [r7, #20]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d001      	beq.n	8001306 <set_origin_req_decoder+0x36>
 8001302:	697b      	ldr	r3, [r7, #20]
 8001304:	e012      	b.n	800132c <set_origin_req_decoder+0x5c>
    out->frameId = raw[2];
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	3302      	adds	r3, #2
 800130a:	781a      	ldrb	r2, [r3, #0]
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	701a      	strb	r2, [r3, #0]
    out->mask = raw[3] & 0x07u;
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	3303      	adds	r3, #3
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	f003 0307 	and.w	r3, r3, #7
 800131a:	b2da      	uxtb	r2, r3
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	705a      	strb	r2, [r3, #1]
    out->mode = raw[4];
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	3304      	adds	r3, #4
 8001324:	781a      	ldrb	r2, [r3, #0]
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	709a      	strb	r2, [r3, #2]
    return PROTO_OK;
 800132a:	2300      	movs	r3, #0
}
 800132c:	4618      	mov	r0, r3
 800132e:	3718      	adds	r7, #24
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}

08001334 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8001334:	b480      	push	{r7}
 8001336:	b085      	sub	sp, #20
 8001338:	af00      	add	r7, sp, #0
 800133a:	60f8      	str	r0, [r7, #12]
 800133c:	60b9      	str	r1, [r7, #8]
 800133e:	4611      	mov	r1, r2
 8001340:	461a      	mov	r2, r3
 8001342:	460b      	mov	r3, r1
 8001344:	71fb      	strb	r3, [r7, #7]
 8001346:	4613      	mov	r3, r2
 8001348:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d011      	beq.n	8001374 <has_header_tail+0x40>
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	2b01      	cmp	r3, #1
 8001354:	d90e      	bls.n	8001374 <has_header_tail+0x40>
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	79fa      	ldrb	r2, [r7, #7]
 800135c:	429a      	cmp	r2, r3
 800135e:	d109      	bne.n	8001374 <has_header_tail+0x40>
 8001360:	68bb      	ldr	r3, [r7, #8]
 8001362:	3b01      	subs	r3, #1
 8001364:	68fa      	ldr	r2, [r7, #12]
 8001366:	4413      	add	r3, r2
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	79ba      	ldrb	r2, [r7, #6]
 800136c:	429a      	cmp	r2, r3
 800136e:	d101      	bne.n	8001374 <has_header_tail+0x40>
 8001370:	2301      	movs	r3, #1
 8001372:	e000      	b.n	8001376 <has_header_tail+0x42>
 8001374:	2300      	movs	r3, #0
}
 8001376:	4618      	mov	r0, r3
 8001378:	3714      	adds	r7, #20
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr

08001382 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8001382:	b580      	push	{r7, lr}
 8001384:	b084      	sub	sp, #16
 8001386:	af00      	add	r7, sp, #0
 8001388:	60f8      	str	r0, [r7, #12]
 800138a:	60b9      	str	r1, [r7, #8]
 800138c:	603b      	str	r3, [r7, #0]
 800138e:	4613      	mov	r3, r2
 8001390:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d003      	beq.n	80013a0 <frame_expect_req+0x1e>
 8001398:	68ba      	ldr	r2, [r7, #8]
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	429a      	cmp	r2, r3
 800139e:	d202      	bcs.n	80013a6 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 80013a0:	f04f 33ff 	mov.w	r3, #4294967295
 80013a4:	e012      	b.n	80013cc <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80013a6:	2355      	movs	r3, #85	@ 0x55
 80013a8:	22aa      	movs	r2, #170	@ 0xaa
 80013aa:	68b9      	ldr	r1, [r7, #8]
 80013ac:	68f8      	ldr	r0, [r7, #12]
 80013ae:	f7ff ffc1 	bl	8001334 <has_header_tail>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d005      	beq.n	80013c4 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	3301      	adds	r3, #1
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	79fa      	ldrb	r2, [r7, #7]
 80013c0:	429a      	cmp	r2, r3
 80013c2:	d002      	beq.n	80013ca <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80013c4:	f06f 0301 	mvn.w	r3, #1
 80013c8:	e000      	b.n	80013cc <frame_expect_req+0x4a>
	return PROTO_OK;
 80013ca:	2300      	movs	r3, #0
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	3710      	adds	r7, #16
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}

080013d4 <start_move_req_decoder>:
#include "Protocol/Requests/start_move_request.h"

int start_move_req_decoder(const uint8_t *raw, uint32_t len,
		start_move_req_t *out) {
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b086      	sub	sp, #24
 80013d8:	af00      	add	r7, sp, #0
 80013da:	60f8      	str	r0, [r7, #12]
 80013dc:	60b9      	str	r1, [r7, #8]
 80013de:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d002      	beq.n	80013ec <start_move_req_decoder+0x18>
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d102      	bne.n	80013f2 <start_move_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 80013ec:	f04f 33ff 	mov.w	r3, #4294967295
 80013f0:	e011      	b.n	8001416 <start_move_req_decoder+0x42>
	int st = frame_expect_req(raw, len, REQ_START_MOVE, 4);
 80013f2:	2304      	movs	r3, #4
 80013f4:	2203      	movs	r2, #3
 80013f6:	68b9      	ldr	r1, [r7, #8]
 80013f8:	68f8      	ldr	r0, [r7, #12]
 80013fa:	f7ff ffc2 	bl	8001382 <frame_expect_req>
 80013fe:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <start_move_req_decoder+0x36>
		return st;
 8001406:	697b      	ldr	r3, [r7, #20]
 8001408:	e005      	b.n	8001416 <start_move_req_decoder+0x42>
	out->frameId = raw[2];
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	3302      	adds	r3, #2
 800140e:	781a      	ldrb	r2, [r3, #0]
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	701a      	strb	r2, [r3, #0]
	return PROTO_OK;
 8001414:	2300      	movs	r3, #0
}
 8001416:	4618      	mov	r0, r3
 8001418:	3718      	adds	r7, #24
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}

0800141e <resp_init>:
// =====================
static inline void req_init(uint8_t *raw, req_msg_type_t type) {
	raw[0] = REQ_HEADER;
	raw[1] = (uint8_t) type;
}
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 800141e:	b480      	push	{r7}
 8001420:	b083      	sub	sp, #12
 8001422:	af00      	add	r7, sp, #0
 8001424:	6078      	str	r0, [r7, #4]
 8001426:	460b      	mov	r3, r1
 8001428:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	22ab      	movs	r2, #171	@ 0xab
 800142e:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	3301      	adds	r3, #1
 8001434:	78fa      	ldrb	r2, [r7, #3]
 8001436:	701a      	strb	r2, [r3, #0]
}
 8001438:	bf00      	nop
 800143a:	370c      	adds	r7, #12
 800143c:	46bd      	mov	sp, r7
 800143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001442:	4770      	bx	lr

08001444 <resp_set_tail>:
static inline void req_set_tail(uint8_t *raw, uint32_t tail_index) {
	raw[tail_index] = REQ_TAIL;
}
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
 800144c:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 800144e:	687a      	ldr	r2, [r7, #4]
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	4413      	add	r3, r2
 8001454:	2254      	movs	r2, #84	@ 0x54
 8001456:	701a      	strb	r2, [r3, #0]
}
 8001458:	bf00      	nop
 800145a:	370c      	adds	r7, #12
 800145c:	46bd      	mov	sp, r7
 800145e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001462:	4770      	bx	lr

08001464 <diag_ctrl_resp_encoder>:
#include "Protocol/Responses/diag_ctrl_response.h"

int diag_ctrl_resp_encoder(const diag_ctrl_resp_t *in, uint8_t *raw, uint32_t len) {
 8001464:	b580      	push	{r7, lr}
 8001466:	b084      	sub	sp, #16
 8001468:	af00      	add	r7, sp, #0
 800146a:	60f8      	str	r0, [r7, #12]
 800146c:	60b9      	str	r1, [r7, #8]
 800146e:	607a      	str	r2, [r7, #4]
    if (!raw || !in || len < 5) return PROTO_ERR_ARG;
 8001470:	68bb      	ldr	r3, [r7, #8]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d005      	beq.n	8001482 <diag_ctrl_resp_encoder+0x1e>
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d002      	beq.n	8001482 <diag_ctrl_resp_encoder+0x1e>
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	2b04      	cmp	r3, #4
 8001480:	d802      	bhi.n	8001488 <diag_ctrl_resp_encoder+0x24>
 8001482:	f04f 33ff 	mov.w	r3, #4294967295
 8001486:	e012      	b.n	80014ae <diag_ctrl_resp_encoder+0x4a>
    resp_init(raw, RESP_DIAG_CTRL);
 8001488:	2128      	movs	r1, #40	@ 0x28
 800148a:	68b8      	ldr	r0, [r7, #8]
 800148c:	f7ff ffc7 	bl	800141e <resp_init>
    raw[2] = in->frameId;
 8001490:	68bb      	ldr	r3, [r7, #8]
 8001492:	3302      	adds	r3, #2
 8001494:	68fa      	ldr	r2, [r7, #12]
 8001496:	7812      	ldrb	r2, [r2, #0]
 8001498:	701a      	strb	r2, [r3, #0]
    raw[3] = in->flags;
 800149a:	68bb      	ldr	r3, [r7, #8]
 800149c:	3303      	adds	r3, #3
 800149e:	68fa      	ldr	r2, [r7, #12]
 80014a0:	7852      	ldrb	r2, [r2, #1]
 80014a2:	701a      	strb	r2, [r3, #0]
    resp_set_tail(raw, 4);
 80014a4:	2104      	movs	r1, #4
 80014a6:	68b8      	ldr	r0, [r7, #8]
 80014a8:	f7ff ffcc 	bl	8001444 <resp_set_tail>
    return PROTO_OK;
 80014ac:	2300      	movs	r3, #0
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3710      	adds	r7, #16
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}

080014b6 <be32_write>:
static inline void be32_write(uint8_t *p, uint32_t v) {
 80014b6:	b480      	push	{r7}
 80014b8:	b083      	sub	sp, #12
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	6078      	str	r0, [r7, #4]
 80014be:	6039      	str	r1, [r7, #0]
	p[0] = (uint8_t) (v >> 24);
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	0e1b      	lsrs	r3, r3, #24
 80014c4:	b2da      	uxtb	r2, r3
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	701a      	strb	r2, [r3, #0]
	p[1] = (uint8_t) (v >> 16);
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	0c1a      	lsrs	r2, r3, #16
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	3301      	adds	r3, #1
 80014d2:	b2d2      	uxtb	r2, r2
 80014d4:	701a      	strb	r2, [r3, #0]
	p[2] = (uint8_t) (v >> 8);
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	0a1a      	lsrs	r2, r3, #8
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	3302      	adds	r3, #2
 80014de:	b2d2      	uxtb	r2, r2
 80014e0:	701a      	strb	r2, [r3, #0]
	p[3] = (uint8_t) v;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	3303      	adds	r3, #3
 80014e6:	683a      	ldr	r2, [r7, #0]
 80014e8:	b2d2      	uxtb	r2, r2
 80014ea:	701a      	strb	r2, [r3, #0]
}
 80014ec:	bf00      	nop
 80014ee:	370c      	adds	r7, #12
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr

080014f8 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
 8001500:	460b      	mov	r3, r1
 8001502:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	22ab      	movs	r2, #171	@ 0xab
 8001508:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	3301      	adds	r3, #1
 800150e:	78fa      	ldrb	r2, [r7, #3]
 8001510:	701a      	strb	r2, [r3, #0]
}
 8001512:	bf00      	nop
 8001514:	370c      	adds	r7, #12
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr

0800151e <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 800151e:	b480      	push	{r7}
 8001520:	b083      	sub	sp, #12
 8001522:	af00      	add	r7, sp, #0
 8001524:	6078      	str	r0, [r7, #4]
 8001526:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001528:	687a      	ldr	r2, [r7, #4]
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	4413      	add	r3, r2
 800152e:	2254      	movs	r2, #84	@ 0x54
 8001530:	701a      	strb	r2, [r3, #0]
}
 8001532:	bf00      	nop
 8001534:	370c      	adds	r7, #12
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr

0800153e <encoder_status_resp_encoder>:
#include "Protocol/Responses/encoder_status_response.h"

int encoder_status_resp_encoder(const encoder_status_resp_t *in, uint8_t *raw, uint32_t len) {
 800153e:	b580      	push	{r7, lr}
 8001540:	b084      	sub	sp, #16
 8001542:	af00      	add	r7, sp, #0
 8001544:	60f8      	str	r0, [r7, #12]
 8001546:	60b9      	str	r1, [r7, #8]
 8001548:	607a      	str	r2, [r7, #4]
    if (!raw || !in || len < 20) return PROTO_ERR_ARG;
 800154a:	68bb      	ldr	r3, [r7, #8]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d005      	beq.n	800155c <encoder_status_resp_encoder+0x1e>
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d002      	beq.n	800155c <encoder_status_resp_encoder+0x1e>
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	2b13      	cmp	r3, #19
 800155a:	d802      	bhi.n	8001562 <encoder_status_resp_encoder+0x24>
 800155c:	f04f 33ff 	mov.w	r3, #4294967295
 8001560:	e03b      	b.n	80015da <encoder_status_resp_encoder+0x9c>
    resp_init(raw, RESP_ENCODER_STATUS);
 8001562:	2125      	movs	r1, #37	@ 0x25
 8001564:	68b8      	ldr	r0, [r7, #8]
 8001566:	f7ff ffc7 	bl	80014f8 <resp_init>
    raw[2] = in->frameId;
 800156a:	68bb      	ldr	r3, [r7, #8]
 800156c:	3302      	adds	r3, #2
 800156e:	68fa      	ldr	r2, [r7, #12]
 8001570:	7812      	ldrb	r2, [r2, #0]
 8001572:	701a      	strb	r2, [r3, #0]
    raw[3] = in->pidErrX;
 8001574:	68bb      	ldr	r3, [r7, #8]
 8001576:	3303      	adds	r3, #3
 8001578:	68fa      	ldr	r2, [r7, #12]
 800157a:	7852      	ldrb	r2, [r2, #1]
 800157c:	701a      	strb	r2, [r3, #0]
    raw[4] = in->pidErrY;
 800157e:	68bb      	ldr	r3, [r7, #8]
 8001580:	3304      	adds	r3, #4
 8001582:	68fa      	ldr	r2, [r7, #12]
 8001584:	7892      	ldrb	r2, [r2, #2]
 8001586:	701a      	strb	r2, [r3, #0]
    raw[5] = in->pidErrZ;
 8001588:	68bb      	ldr	r3, [r7, #8]
 800158a:	3305      	adds	r3, #5
 800158c:	68fa      	ldr	r2, [r7, #12]
 800158e:	78d2      	ldrb	r2, [r2, #3]
 8001590:	701a      	strb	r2, [r3, #0]
    raw[6] = in->delta;
 8001592:	68bb      	ldr	r3, [r7, #8]
 8001594:	3306      	adds	r3, #6
 8001596:	68fa      	ldr	r2, [r7, #12]
 8001598:	7912      	ldrb	r2, [r2, #4]
 800159a:	701a      	strb	r2, [r3, #0]
    be32_write(&raw[7],  (uint32_t)in->absX);
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	1dda      	adds	r2, r3, #7
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	689b      	ldr	r3, [r3, #8]
 80015a4:	4619      	mov	r1, r3
 80015a6:	4610      	mov	r0, r2
 80015a8:	f7ff ff85 	bl	80014b6 <be32_write>
    be32_write(&raw[11], (uint32_t)in->absY);
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	f103 020b 	add.w	r2, r3, #11
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	68db      	ldr	r3, [r3, #12]
 80015b6:	4619      	mov	r1, r3
 80015b8:	4610      	mov	r0, r2
 80015ba:	f7ff ff7c 	bl	80014b6 <be32_write>
    be32_write(&raw[15], (uint32_t)in->absZ);
 80015be:	68bb      	ldr	r3, [r7, #8]
 80015c0:	f103 020f 	add.w	r2, r3, #15
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	691b      	ldr	r3, [r3, #16]
 80015c8:	4619      	mov	r1, r3
 80015ca:	4610      	mov	r0, r2
 80015cc:	f7ff ff73 	bl	80014b6 <be32_write>
    resp_set_tail(raw, 19);
 80015d0:	2113      	movs	r1, #19
 80015d2:	68b8      	ldr	r0, [r7, #8]
 80015d4:	f7ff ffa3 	bl	800151e <resp_set_tail>
    return PROTO_OK;
 80015d8:	2300      	movs	r3, #0
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3710      	adds	r7, #16
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}

080015e2 <xor_reduce_bytes>:
static inline uint8_t xor_reduce_bytes(const uint8_t *p, uint32_t n) {
 80015e2:	b480      	push	{r7}
 80015e4:	b085      	sub	sp, #20
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	6078      	str	r0, [r7, #4]
 80015ea:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 80015ec:	2300      	movs	r3, #0
 80015ee:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 80015f0:	2300      	movs	r3, #0
 80015f2:	60bb      	str	r3, [r7, #8]
 80015f4:	e009      	b.n	800160a <xor_reduce_bytes+0x28>
		x ^= p[i];
 80015f6:	687a      	ldr	r2, [r7, #4]
 80015f8:	68bb      	ldr	r3, [r7, #8]
 80015fa:	4413      	add	r3, r2
 80015fc:	781a      	ldrb	r2, [r3, #0]
 80015fe:	7bfb      	ldrb	r3, [r7, #15]
 8001600:	4053      	eors	r3, r2
 8001602:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 8001604:	68bb      	ldr	r3, [r7, #8]
 8001606:	3301      	adds	r3, #1
 8001608:	60bb      	str	r3, [r7, #8]
 800160a:	68ba      	ldr	r2, [r7, #8]
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	429a      	cmp	r2, r3
 8001610:	d3f1      	bcc.n	80015f6 <xor_reduce_bytes+0x14>
	return x;
 8001612:	7bfb      	ldrb	r3, [r7, #15]
}
 8001614:	4618      	mov	r0, r3
 8001616:	3714      	adds	r7, #20
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr

08001620 <set_parity_byte>:
		uint32_t parity_index) {
 8001620:	b590      	push	{r4, r7, lr}
 8001622:	b085      	sub	sp, #20
 8001624:	af00      	add	r7, sp, #0
 8001626:	60f8      	str	r0, [r7, #12]
 8001628:	60b9      	str	r1, [r7, #8]
 800162a:	607a      	str	r2, [r7, #4]
 800162c:	603b      	str	r3, [r7, #0]
	if (!raw)
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d102      	bne.n	800163a <set_parity_byte+0x1a>
		return -1;
 8001634:	f04f 33ff 	mov.w	r3, #4294967295
 8001638:	e00b      	b.n	8001652 <set_parity_byte+0x32>
	raw[parity_index] = xor_reduce_bytes(raw + start, count);
 800163a:	68fa      	ldr	r2, [r7, #12]
 800163c:	68bb      	ldr	r3, [r7, #8]
 800163e:	18d0      	adds	r0, r2, r3
 8001640:	68fa      	ldr	r2, [r7, #12]
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	18d4      	adds	r4, r2, r3
 8001646:	6879      	ldr	r1, [r7, #4]
 8001648:	f7ff ffcb 	bl	80015e2 <xor_reduce_bytes>
 800164c:	4603      	mov	r3, r0
 800164e:	7023      	strb	r3, [r4, #0]
	return 0;
 8001650:	2300      	movs	r3, #0
}
 8001652:	4618      	mov	r0, r3
 8001654:	3714      	adds	r7, #20
 8001656:	46bd      	mov	sp, r7
 8001658:	bd90      	pop	{r4, r7, pc}

0800165a <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 800165a:	b480      	push	{r7}
 800165c:	b083      	sub	sp, #12
 800165e:	af00      	add	r7, sp, #0
 8001660:	6078      	str	r0, [r7, #4]
 8001662:	460b      	mov	r3, r1
 8001664:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	22ab      	movs	r2, #171	@ 0xab
 800166a:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	3301      	adds	r3, #1
 8001670:	78fa      	ldrb	r2, [r7, #3]
 8001672:	701a      	strb	r2, [r3, #0]
}
 8001674:	bf00      	nop
 8001676:	370c      	adds	r7, #12
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr

08001680 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8001680:	b480      	push	{r7}
 8001682:	b083      	sub	sp, #12
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
 8001688:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 800168a:	687a      	ldr	r2, [r7, #4]
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	4413      	add	r3, r2
 8001690:	2254      	movs	r2, #84	@ 0x54
 8001692:	701a      	strb	r2, [r3, #0]
}
 8001694:	bf00      	nop
 8001696:	370c      	adds	r7, #12
 8001698:	46bd      	mov	sp, r7
 800169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169e:	4770      	bx	lr

080016a0 <parity_set_byte_1N>:
// =====================
// Wrappers de paridade (intervalo 1..N)
// =====================
// Assume que a paridade cobre os bytes do índice 1 (tipo) até last_index inclusive
static inline int parity_set_byte_1N(uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b084      	sub	sp, #16
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	60f8      	str	r0, [r7, #12]
 80016a8:	60b9      	str	r1, [r7, #8]
 80016aa:	607a      	str	r2, [r7, #4]
	return set_parity_byte(raw, 1, last_index, parity_index);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	68ba      	ldr	r2, [r7, #8]
 80016b0:	2101      	movs	r1, #1
 80016b2:	68f8      	ldr	r0, [r7, #12]
 80016b4:	f7ff ffb4 	bl	8001620 <set_parity_byte>
 80016b8:	4603      	mov	r3, r0
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3710      	adds	r7, #16
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}

080016c2 <led_ctrl_resp_encoder>:
uint8_t led_ctrl_resp_calc_parity(const led_ctrl_resp_t *in) {
	uint8_t b[4] = { RESP_LED_CTRL, in ? in->frameId : 0, in ? in->ledMask : 0,
			in ? in->status : 0 };
	return xor_reduce_bytes(b, 4);
}
int led_ctrl_resp_encoder(const led_ctrl_resp_t *in, uint8_t *raw, uint32_t len) {
 80016c2:	b580      	push	{r7, lr}
 80016c4:	b084      	sub	sp, #16
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	60f8      	str	r0, [r7, #12]
 80016ca:	60b9      	str	r1, [r7, #8]
 80016cc:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 7)
 80016ce:	68bb      	ldr	r3, [r7, #8]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d005      	beq.n	80016e0 <led_ctrl_resp_encoder+0x1e>
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d002      	beq.n	80016e0 <led_ctrl_resp_encoder+0x1e>
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	2b06      	cmp	r3, #6
 80016de:	d802      	bhi.n	80016e6 <led_ctrl_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 80016e0:	f04f 33ff 	mov.w	r3, #4294967295
 80016e4:	e01c      	b.n	8001720 <led_ctrl_resp_encoder+0x5e>
	resp_init(raw, RESP_LED_CTRL);
 80016e6:	2107      	movs	r1, #7
 80016e8:	68b8      	ldr	r0, [r7, #8]
 80016ea:	f7ff ffb6 	bl	800165a <resp_init>
	raw[2] = in->frameId;
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	3302      	adds	r3, #2
 80016f2:	68fa      	ldr	r2, [r7, #12]
 80016f4:	7812      	ldrb	r2, [r2, #0]
 80016f6:	701a      	strb	r2, [r3, #0]
	raw[3] = in->ledMask;
 80016f8:	68bb      	ldr	r3, [r7, #8]
 80016fa:	3303      	adds	r3, #3
 80016fc:	68fa      	ldr	r2, [r7, #12]
 80016fe:	7852      	ldrb	r2, [r2, #1]
 8001700:	701a      	strb	r2, [r3, #0]
	raw[4] = in->status;
 8001702:	68bb      	ldr	r3, [r7, #8]
 8001704:	3304      	adds	r3, #4
 8001706:	68fa      	ldr	r2, [r7, #12]
 8001708:	7892      	ldrb	r2, [r2, #2]
 800170a:	701a      	strb	r2, [r3, #0]
	parity_set_byte_1N(raw, 4, 5);
 800170c:	2205      	movs	r2, #5
 800170e:	2104      	movs	r1, #4
 8001710:	68b8      	ldr	r0, [r7, #8]
 8001712:	f7ff ffc5 	bl	80016a0 <parity_set_byte_1N>
	resp_set_tail(raw, 6);
 8001716:	2106      	movs	r1, #6
 8001718:	68b8      	ldr	r0, [r7, #8]
 800171a:	f7ff ffb1 	bl	8001680 <resp_set_tail>
	return PROTO_OK;
 800171e:	2300      	movs	r3, #0
}
 8001720:	4618      	mov	r0, r3
 8001722:	3710      	adds	r7, #16
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}

08001728 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8001728:	b480      	push	{r7}
 800172a:	b083      	sub	sp, #12
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
 8001730:	460b      	mov	r3, r1
 8001732:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	22ab      	movs	r2, #171	@ 0xab
 8001738:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	3301      	adds	r3, #1
 800173e:	78fa      	ldrb	r2, [r7, #3]
 8001740:	701a      	strb	r2, [r3, #0]
}
 8001742:	bf00      	nop
 8001744:	370c      	adds	r7, #12
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr

0800174e <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 800174e:	b480      	push	{r7}
 8001750:	b083      	sub	sp, #12
 8001752:	af00      	add	r7, sp, #0
 8001754:	6078      	str	r0, [r7, #4]
 8001756:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001758:	687a      	ldr	r2, [r7, #4]
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	4413      	add	r3, r2
 800175e:	2254      	movs	r2, #84	@ 0x54
 8001760:	701a      	strb	r2, [r3, #0]
}
 8001762:	bf00      	nop
 8001764:	370c      	adds	r7, #12
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr

0800176e <model_run_resp_encoder>:
#include "Protocol/Responses/model_run_response.h"

int model_run_resp_encoder(const model_run_resp_t *in, uint8_t *raw, uint32_t len) {
 800176e:	b580      	push	{r7, lr}
 8001770:	b084      	sub	sp, #16
 8001772:	af00      	add	r7, sp, #0
 8001774:	60f8      	str	r0, [r7, #12]
 8001776:	60b9      	str	r1, [r7, #8]
 8001778:	607a      	str	r2, [r7, #4]
    if (!raw || !in || len < 5) return PROTO_ERR_ARG;
 800177a:	68bb      	ldr	r3, [r7, #8]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d005      	beq.n	800178c <model_run_resp_encoder+0x1e>
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	2b00      	cmp	r3, #0
 8001784:	d002      	beq.n	800178c <model_run_resp_encoder+0x1e>
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2b04      	cmp	r3, #4
 800178a:	d802      	bhi.n	8001792 <model_run_resp_encoder+0x24>
 800178c:	f04f 33ff 	mov.w	r3, #4294967295
 8001790:	e012      	b.n	80017b8 <model_run_resp_encoder+0x4a>
    resp_init(raw, RESP_MODEL_RUN);
 8001792:	212a      	movs	r1, #42	@ 0x2a
 8001794:	68b8      	ldr	r0, [r7, #8]
 8001796:	f7ff ffc7 	bl	8001728 <resp_init>
    raw[2] = in->frameId;
 800179a:	68bb      	ldr	r3, [r7, #8]
 800179c:	3302      	adds	r3, #2
 800179e:	68fa      	ldr	r2, [r7, #12]
 80017a0:	7812      	ldrb	r2, [r2, #0]
 80017a2:	701a      	strb	r2, [r3, #0]
    raw[3] = in->status;
 80017a4:	68bb      	ldr	r3, [r7, #8]
 80017a6:	3303      	adds	r3, #3
 80017a8:	68fa      	ldr	r2, [r7, #12]
 80017aa:	7852      	ldrb	r2, [r2, #1]
 80017ac:	701a      	strb	r2, [r3, #0]
    resp_set_tail(raw, 4);
 80017ae:	2104      	movs	r1, #4
 80017b0:	68b8      	ldr	r0, [r7, #8]
 80017b2:	f7ff ffcc 	bl	800174e <resp_set_tail>
    return PROTO_OK;
 80017b6:	2300      	movs	r3, #0
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	3710      	adds	r7, #16
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}

080017c0 <be32_write>:
static inline void be32_write(uint8_t *p, uint32_t v) {
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
 80017c8:	6039      	str	r1, [r7, #0]
	p[0] = (uint8_t) (v >> 24);
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	0e1b      	lsrs	r3, r3, #24
 80017ce:	b2da      	uxtb	r2, r3
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	701a      	strb	r2, [r3, #0]
	p[1] = (uint8_t) (v >> 16);
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	0c1a      	lsrs	r2, r3, #16
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	3301      	adds	r3, #1
 80017dc:	b2d2      	uxtb	r2, r2
 80017de:	701a      	strb	r2, [r3, #0]
	p[2] = (uint8_t) (v >> 8);
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	0a1a      	lsrs	r2, r3, #8
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	3302      	adds	r3, #2
 80017e8:	b2d2      	uxtb	r2, r2
 80017ea:	701a      	strb	r2, [r3, #0]
	p[3] = (uint8_t) v;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	3303      	adds	r3, #3
 80017f0:	683a      	ldr	r2, [r7, #0]
 80017f2:	b2d2      	uxtb	r2, r2
 80017f4:	701a      	strb	r2, [r3, #0]
}
 80017f6:	bf00      	nop
 80017f8:	370c      	adds	r7, #12
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr

08001802 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8001802:	b480      	push	{r7}
 8001804:	b083      	sub	sp, #12
 8001806:	af00      	add	r7, sp, #0
 8001808:	6078      	str	r0, [r7, #4]
 800180a:	460b      	mov	r3, r1
 800180c:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	22ab      	movs	r2, #171	@ 0xab
 8001812:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	3301      	adds	r3, #1
 8001818:	78fa      	ldrb	r2, [r7, #3]
 800181a:	701a      	strb	r2, [r3, #0]
}
 800181c:	bf00      	nop
 800181e:	370c      	adds	r7, #12
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr

08001828 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
 8001830:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001832:	687a      	ldr	r2, [r7, #4]
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	4413      	add	r3, r2
 8001838:	2254      	movs	r2, #84	@ 0x54
 800183a:	701a      	strb	r2, [r3, #0]
}
 800183c:	bf00      	nop
 800183e:	370c      	adds	r7, #12
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr

08001848 <motion_estimate_resp_encoder>:
#include "Protocol/Responses/motion_estimate_response.h"

int motion_estimate_resp_encoder(const motion_estimate_resp_t *in, uint8_t *raw, uint32_t len) {
 8001848:	b580      	push	{r7, lr}
 800184a:	b084      	sub	sp, #16
 800184c:	af00      	add	r7, sp, #0
 800184e:	60f8      	str	r0, [r7, #12]
 8001850:	60b9      	str	r1, [r7, #8]
 8001852:	607a      	str	r2, [r7, #4]
    if (!raw || !in || len < 16) return PROTO_ERR_ARG;
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d005      	beq.n	8001866 <motion_estimate_resp_encoder+0x1e>
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d002      	beq.n	8001866 <motion_estimate_resp_encoder+0x1e>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2b0f      	cmp	r3, #15
 8001864:	d802      	bhi.n	800186c <motion_estimate_resp_encoder+0x24>
 8001866:	f04f 33ff 	mov.w	r3, #4294967295
 800186a:	e026      	b.n	80018ba <motion_estimate_resp_encoder+0x72>
    resp_init(raw, RESP_MOTION_ESTIMATE);
 800186c:	2127      	movs	r1, #39	@ 0x27
 800186e:	68b8      	ldr	r0, [r7, #8]
 8001870:	f7ff ffc7 	bl	8001802 <resp_init>
    raw[2] = in->frameId;
 8001874:	68bb      	ldr	r3, [r7, #8]
 8001876:	3302      	adds	r3, #2
 8001878:	68fa      	ldr	r2, [r7, #12]
 800187a:	7812      	ldrb	r2, [r2, #0]
 800187c:	701a      	strb	r2, [r3, #0]
    be32_write(&raw[3],  (uint32_t)in->avgAccel);
 800187e:	68bb      	ldr	r3, [r7, #8]
 8001880:	1cda      	adds	r2, r3, #3
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	4619      	mov	r1, r3
 8001888:	4610      	mov	r0, r2
 800188a:	f7ff ff99 	bl	80017c0 <be32_write>
    be32_write(&raw[7],  (uint32_t)in->avgCruise);
 800188e:	68bb      	ldr	r3, [r7, #8]
 8001890:	1dda      	adds	r2, r3, #7
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	689b      	ldr	r3, [r3, #8]
 8001896:	4619      	mov	r1, r3
 8001898:	4610      	mov	r0, r2
 800189a:	f7ff ff91 	bl	80017c0 <be32_write>
    be32_write(&raw[11], (uint32_t)in->avgDecel);
 800189e:	68bb      	ldr	r3, [r7, #8]
 80018a0:	f103 020b 	add.w	r2, r3, #11
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	68db      	ldr	r3, [r3, #12]
 80018a8:	4619      	mov	r1, r3
 80018aa:	4610      	mov	r0, r2
 80018ac:	f7ff ff88 	bl	80017c0 <be32_write>
    resp_set_tail(raw, 15);
 80018b0:	210f      	movs	r1, #15
 80018b2:	68b8      	ldr	r0, [r7, #8]
 80018b4:	f7ff ffb8 	bl	8001828 <resp_set_tail>
    return PROTO_OK;
 80018b8:	2300      	movs	r3, #0
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	3710      	adds	r7, #16
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}

080018c2 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 80018c2:	b480      	push	{r7}
 80018c4:	b083      	sub	sp, #12
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	6078      	str	r0, [r7, #4]
 80018ca:	460b      	mov	r3, r1
 80018cc:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	22ab      	movs	r2, #171	@ 0xab
 80018d2:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	3301      	adds	r3, #1
 80018d8:	78fa      	ldrb	r2, [r7, #3]
 80018da:	701a      	strb	r2, [r3, #0]
}
 80018dc:	bf00      	nop
 80018de:	370c      	adds	r7, #12
 80018e0:	46bd      	mov	sp, r7
 80018e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e6:	4770      	bx	lr

080018e8 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
 80018f0:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 80018f2:	687a      	ldr	r2, [r7, #4]
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	4413      	add	r3, r2
 80018f8:	2254      	movs	r2, #84	@ 0x54
 80018fa:	701a      	strb	r2, [r3, #0]
}
 80018fc:	bf00      	nop
 80018fe:	370c      	adds	r7, #12
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr

08001908 <move_end_resp_encoder>:
		return st;
	out->frameId = raw[2];
	out->status  = raw[3];
	return PROTO_OK;
}
int move_end_resp_encoder(const move_end_resp_t *in, uint8_t *raw, uint32_t len) {
 8001908:	b580      	push	{r7, lr}
 800190a:	b084      	sub	sp, #16
 800190c:	af00      	add	r7, sp, #0
 800190e:	60f8      	str	r0, [r7, #12]
 8001910:	60b9      	str	r1, [r7, #8]
 8001912:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 5)
 8001914:	68bb      	ldr	r3, [r7, #8]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d005      	beq.n	8001926 <move_end_resp_encoder+0x1e>
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d002      	beq.n	8001926 <move_end_resp_encoder+0x1e>
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2b04      	cmp	r3, #4
 8001924:	d802      	bhi.n	800192c <move_end_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8001926:	f04f 33ff 	mov.w	r3, #4294967295
 800192a:	e012      	b.n	8001952 <move_end_resp_encoder+0x4a>
	resp_init(raw, RESP_MOVE_END);
 800192c:	2106      	movs	r1, #6
 800192e:	68b8      	ldr	r0, [r7, #8]
 8001930:	f7ff ffc7 	bl	80018c2 <resp_init>
	raw[2] = in->frameId;
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	3302      	adds	r3, #2
 8001938:	68fa      	ldr	r2, [r7, #12]
 800193a:	7812      	ldrb	r2, [r2, #0]
 800193c:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 800193e:	68bb      	ldr	r3, [r7, #8]
 8001940:	3303      	adds	r3, #3
 8001942:	68fa      	ldr	r2, [r7, #12]
 8001944:	7852      	ldrb	r2, [r2, #1]
 8001946:	701a      	strb	r2, [r3, #0]
	resp_set_tail(raw, 4);
 8001948:	2104      	movs	r1, #4
 800194a:	68b8      	ldr	r0, [r7, #8]
 800194c:	f7ff ffcc 	bl	80018e8 <resp_set_tail>
	return PROTO_OK;
 8001950:	2300      	movs	r3, #0
}
 8001952:	4618      	mov	r0, r3
 8001954:	3710      	adds	r7, #16
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}

0800195a <xor_bit_reduce_bytes>:
static inline uint8_t xor_bit_reduce_bytes(const uint8_t *p, uint32_t n) {
 800195a:	b480      	push	{r7}
 800195c:	b085      	sub	sp, #20
 800195e:	af00      	add	r7, sp, #0
 8001960:	6078      	str	r0, [r7, #4]
 8001962:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 8001964:	2300      	movs	r3, #0
 8001966:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 8001968:	2300      	movs	r3, #0
 800196a:	60bb      	str	r3, [r7, #8]
 800196c:	e009      	b.n	8001982 <xor_bit_reduce_bytes+0x28>
		x ^= p[i];
 800196e:	687a      	ldr	r2, [r7, #4]
 8001970:	68bb      	ldr	r3, [r7, #8]
 8001972:	4413      	add	r3, r2
 8001974:	781a      	ldrb	r2, [r3, #0]
 8001976:	7bfb      	ldrb	r3, [r7, #15]
 8001978:	4053      	eors	r3, r2
 800197a:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	3301      	adds	r3, #1
 8001980:	60bb      	str	r3, [r7, #8]
 8001982:	68ba      	ldr	r2, [r7, #8]
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	429a      	cmp	r2, r3
 8001988:	d3f1      	bcc.n	800196e <xor_bit_reduce_bytes+0x14>
	x ^= (uint8_t) (x >> 4);
 800198a:	7bfb      	ldrb	r3, [r7, #15]
 800198c:	091b      	lsrs	r3, r3, #4
 800198e:	b2da      	uxtb	r2, r3
 8001990:	7bfb      	ldrb	r3, [r7, #15]
 8001992:	4053      	eors	r3, r2
 8001994:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 2);
 8001996:	7bfb      	ldrb	r3, [r7, #15]
 8001998:	089b      	lsrs	r3, r3, #2
 800199a:	b2da      	uxtb	r2, r3
 800199c:	7bfb      	ldrb	r3, [r7, #15]
 800199e:	4053      	eors	r3, r2
 80019a0:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 1);
 80019a2:	7bfb      	ldrb	r3, [r7, #15]
 80019a4:	085b      	lsrs	r3, r3, #1
 80019a6:	b2da      	uxtb	r2, r3
 80019a8:	7bfb      	ldrb	r3, [r7, #15]
 80019aa:	4053      	eors	r3, r2
 80019ac:	73fb      	strb	r3, [r7, #15]
	return (uint8_t) (x & 0x1);
 80019ae:	7bfb      	ldrb	r3, [r7, #15]
 80019b0:	f003 0301 	and.w	r3, r3, #1
 80019b4:	b2db      	uxtb	r3, r3
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	3714      	adds	r7, #20
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr

080019c2 <set_parity_bit>:
		uint32_t parity_index) {
 80019c2:	b580      	push	{r7, lr}
 80019c4:	b084      	sub	sp, #16
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	60f8      	str	r0, [r7, #12]
 80019ca:	60b9      	str	r1, [r7, #8]
 80019cc:	607a      	str	r2, [r7, #4]
 80019ce:	603b      	str	r3, [r7, #0]
	if (!raw)
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d102      	bne.n	80019dc <set_parity_bit+0x1a>
		return -1;
 80019d6:	f04f 33ff 	mov.w	r3, #4294967295
 80019da:	e010      	b.n	80019fe <set_parity_bit+0x3c>
	raw[parity_index] = (uint8_t) (xor_bit_reduce_bytes(raw + start, count)
 80019dc:	68fa      	ldr	r2, [r7, #12]
 80019de:	68bb      	ldr	r3, [r7, #8]
 80019e0:	4413      	add	r3, r2
 80019e2:	6879      	ldr	r1, [r7, #4]
 80019e4:	4618      	mov	r0, r3
 80019e6:	f7ff ffb8 	bl	800195a <xor_bit_reduce_bytes>
 80019ea:	4603      	mov	r3, r0
 80019ec:	4619      	mov	r1, r3
 80019ee:	68fa      	ldr	r2, [r7, #12]
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	4413      	add	r3, r2
 80019f4:	f001 0201 	and.w	r2, r1, #1
 80019f8:	b2d2      	uxtb	r2, r2
 80019fa:	701a      	strb	r2, [r3, #0]
	return 0;
 80019fc:	2300      	movs	r3, #0
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	3710      	adds	r7, #16
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}

08001a06 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8001a06:	b480      	push	{r7}
 8001a08:	b083      	sub	sp, #12
 8001a0a:	af00      	add	r7, sp, #0
 8001a0c:	6078      	str	r0, [r7, #4]
 8001a0e:	460b      	mov	r3, r1
 8001a10:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	22ab      	movs	r2, #171	@ 0xab
 8001a16:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	3301      	adds	r3, #1
 8001a1c:	78fa      	ldrb	r2, [r7, #3]
 8001a1e:	701a      	strb	r2, [r3, #0]
}
 8001a20:	bf00      	nop
 8001a22:	370c      	adds	r7, #12
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001a36:	687a      	ldr	r2, [r7, #4]
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	4413      	add	r3, r2
 8001a3c:	2254      	movs	r2, #84	@ 0x54
 8001a3e:	701a      	strb	r2, [r3, #0]
}
 8001a40:	bf00      	nop
 8001a42:	370c      	adds	r7, #12
 8001a44:	46bd      	mov	sp, r7
 8001a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4a:	4770      	bx	lr

08001a4c <parity_set_bit_1N>:
static inline int parity_check_byte_1N(const uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
	return check_parity_byte(raw, 1, last_index, parity_index);
}
static inline int parity_set_bit_1N(uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b084      	sub	sp, #16
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	60f8      	str	r0, [r7, #12]
 8001a54:	60b9      	str	r1, [r7, #8]
 8001a56:	607a      	str	r2, [r7, #4]
	return set_parity_bit(raw, 1, last_index, parity_index);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	68ba      	ldr	r2, [r7, #8]
 8001a5c:	2101      	movs	r1, #1
 8001a5e:	68f8      	ldr	r0, [r7, #12]
 8001a60:	f7ff ffaf 	bl	80019c2 <set_parity_bit>
 8001a64:	4603      	mov	r3, r0
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3710      	adds	r7, #16
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}

08001a6e <move_queue_add_ack_resp_encoder>:
	uint8_t b[3] = { RESP_MOVE_QUEUE_ADD_ACK, in ? in->frameId : 0,
			in ? in->status : 0 };
	return xor_bit_reduce_bytes(b, 3);
}
int move_queue_add_ack_resp_encoder(const move_queue_add_ack_resp_t *in,
		uint8_t *raw, uint32_t len) {
 8001a6e:	b580      	push	{r7, lr}
 8001a70:	b084      	sub	sp, #16
 8001a72:	af00      	add	r7, sp, #0
 8001a74:	60f8      	str	r0, [r7, #12]
 8001a76:	60b9      	str	r1, [r7, #8]
 8001a78:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 6)
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d005      	beq.n	8001a8c <move_queue_add_ack_resp_encoder+0x1e>
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d002      	beq.n	8001a8c <move_queue_add_ack_resp_encoder+0x1e>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2b05      	cmp	r3, #5
 8001a8a:	d802      	bhi.n	8001a92 <move_queue_add_ack_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8001a8c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a90:	e017      	b.n	8001ac2 <move_queue_add_ack_resp_encoder+0x54>
	resp_init(raw, RESP_MOVE_QUEUE_ADD_ACK);
 8001a92:	2101      	movs	r1, #1
 8001a94:	68b8      	ldr	r0, [r7, #8]
 8001a96:	f7ff ffb6 	bl	8001a06 <resp_init>
	raw[2] = in->frameId;
 8001a9a:	68bb      	ldr	r3, [r7, #8]
 8001a9c:	3302      	adds	r3, #2
 8001a9e:	68fa      	ldr	r2, [r7, #12]
 8001aa0:	7812      	ldrb	r2, [r2, #0]
 8001aa2:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 8001aa4:	68bb      	ldr	r3, [r7, #8]
 8001aa6:	3303      	adds	r3, #3
 8001aa8:	68fa      	ldr	r2, [r7, #12]
 8001aaa:	7852      	ldrb	r2, [r2, #1]
 8001aac:	701a      	strb	r2, [r3, #0]
	parity_set_bit_1N(raw, 3, 4);
 8001aae:	2204      	movs	r2, #4
 8001ab0:	2103      	movs	r1, #3
 8001ab2:	68b8      	ldr	r0, [r7, #8]
 8001ab4:	f7ff ffca 	bl	8001a4c <parity_set_bit_1N>
	resp_set_tail(raw, 5);
 8001ab8:	2105      	movs	r1, #5
 8001aba:	68b8      	ldr	r0, [r7, #8]
 8001abc:	f7ff ffb6 	bl	8001a2c <resp_set_tail>
	return PROTO_OK;
 8001ac0:	2300      	movs	r3, #0
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	3710      	adds	r7, #16
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}

08001aca <xor_bit_reduce_bytes>:
static inline uint8_t xor_bit_reduce_bytes(const uint8_t *p, uint32_t n) {
 8001aca:	b480      	push	{r7}
 8001acc:	b085      	sub	sp, #20
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	6078      	str	r0, [r7, #4]
 8001ad2:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 8001ad8:	2300      	movs	r3, #0
 8001ada:	60bb      	str	r3, [r7, #8]
 8001adc:	e009      	b.n	8001af2 <xor_bit_reduce_bytes+0x28>
		x ^= p[i];
 8001ade:	687a      	ldr	r2, [r7, #4]
 8001ae0:	68bb      	ldr	r3, [r7, #8]
 8001ae2:	4413      	add	r3, r2
 8001ae4:	781a      	ldrb	r2, [r3, #0]
 8001ae6:	7bfb      	ldrb	r3, [r7, #15]
 8001ae8:	4053      	eors	r3, r2
 8001aea:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 8001aec:	68bb      	ldr	r3, [r7, #8]
 8001aee:	3301      	adds	r3, #1
 8001af0:	60bb      	str	r3, [r7, #8]
 8001af2:	68ba      	ldr	r2, [r7, #8]
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	429a      	cmp	r2, r3
 8001af8:	d3f1      	bcc.n	8001ade <xor_bit_reduce_bytes+0x14>
	x ^= (uint8_t) (x >> 4);
 8001afa:	7bfb      	ldrb	r3, [r7, #15]
 8001afc:	091b      	lsrs	r3, r3, #4
 8001afe:	b2da      	uxtb	r2, r3
 8001b00:	7bfb      	ldrb	r3, [r7, #15]
 8001b02:	4053      	eors	r3, r2
 8001b04:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 2);
 8001b06:	7bfb      	ldrb	r3, [r7, #15]
 8001b08:	089b      	lsrs	r3, r3, #2
 8001b0a:	b2da      	uxtb	r2, r3
 8001b0c:	7bfb      	ldrb	r3, [r7, #15]
 8001b0e:	4053      	eors	r3, r2
 8001b10:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 1);
 8001b12:	7bfb      	ldrb	r3, [r7, #15]
 8001b14:	085b      	lsrs	r3, r3, #1
 8001b16:	b2da      	uxtb	r2, r3
 8001b18:	7bfb      	ldrb	r3, [r7, #15]
 8001b1a:	4053      	eors	r3, r2
 8001b1c:	73fb      	strb	r3, [r7, #15]
	return (uint8_t) (x & 0x1);
 8001b1e:	7bfb      	ldrb	r3, [r7, #15]
 8001b20:	f003 0301 	and.w	r3, r3, #1
 8001b24:	b2db      	uxtb	r3, r3
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	3714      	adds	r7, #20
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr

08001b32 <set_parity_bit>:
		uint32_t parity_index) {
 8001b32:	b580      	push	{r7, lr}
 8001b34:	b084      	sub	sp, #16
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	60f8      	str	r0, [r7, #12]
 8001b3a:	60b9      	str	r1, [r7, #8]
 8001b3c:	607a      	str	r2, [r7, #4]
 8001b3e:	603b      	str	r3, [r7, #0]
	if (!raw)
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d102      	bne.n	8001b4c <set_parity_bit+0x1a>
		return -1;
 8001b46:	f04f 33ff 	mov.w	r3, #4294967295
 8001b4a:	e010      	b.n	8001b6e <set_parity_bit+0x3c>
	raw[parity_index] = (uint8_t) (xor_bit_reduce_bytes(raw + start, count)
 8001b4c:	68fa      	ldr	r2, [r7, #12]
 8001b4e:	68bb      	ldr	r3, [r7, #8]
 8001b50:	4413      	add	r3, r2
 8001b52:	6879      	ldr	r1, [r7, #4]
 8001b54:	4618      	mov	r0, r3
 8001b56:	f7ff ffb8 	bl	8001aca <xor_bit_reduce_bytes>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	68fa      	ldr	r2, [r7, #12]
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	4413      	add	r3, r2
 8001b64:	f001 0201 	and.w	r2, r1, #1
 8001b68:	b2d2      	uxtb	r2, r2
 8001b6a:	701a      	strb	r2, [r3, #0]
	return 0;
 8001b6c:	2300      	movs	r3, #0
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	3710      	adds	r7, #16
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}

08001b76 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8001b76:	b480      	push	{r7}
 8001b78:	b083      	sub	sp, #12
 8001b7a:	af00      	add	r7, sp, #0
 8001b7c:	6078      	str	r0, [r7, #4]
 8001b7e:	460b      	mov	r3, r1
 8001b80:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	22ab      	movs	r2, #171	@ 0xab
 8001b86:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	78fa      	ldrb	r2, [r7, #3]
 8001b8e:	701a      	strb	r2, [r3, #0]
}
 8001b90:	bf00      	nop
 8001b92:	370c      	adds	r7, #12
 8001b94:	46bd      	mov	sp, r7
 8001b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9a:	4770      	bx	lr

08001b9c <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8001b9c:	b480      	push	{r7}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
 8001ba4:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001ba6:	687a      	ldr	r2, [r7, #4]
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	4413      	add	r3, r2
 8001bac:	2254      	movs	r2, #84	@ 0x54
 8001bae:	701a      	strb	r2, [r3, #0]
}
 8001bb0:	bf00      	nop
 8001bb2:	370c      	adds	r7, #12
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr

08001bbc <parity_set_bit_1N>:
		uint32_t parity_index) {
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b084      	sub	sp, #16
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	60f8      	str	r0, [r7, #12]
 8001bc4:	60b9      	str	r1, [r7, #8]
 8001bc6:	607a      	str	r2, [r7, #4]
	return set_parity_bit(raw, 1, last_index, parity_index);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	68ba      	ldr	r2, [r7, #8]
 8001bcc:	2101      	movs	r1, #1
 8001bce:	68f8      	ldr	r0, [r7, #12]
 8001bd0:	f7ff ffaf 	bl	8001b32 <set_parity_bit>
 8001bd4:	4603      	mov	r3, r0
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	3710      	adds	r7, #16
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}

08001bde <move_queue_status_resp_encoder>:
			in ? in->pidErrZ : 0, in ? in->pctX : 0, in ? in->pctY : 0,
			in ? in->pctZ : 0 };
	return xor_bit_reduce_bytes(b, 9);
}
int move_queue_status_resp_encoder(const move_queue_status_resp_t *in,
		uint8_t *raw, uint32_t len) {
 8001bde:	b580      	push	{r7, lr}
 8001be0:	b084      	sub	sp, #16
 8001be2:	af00      	add	r7, sp, #0
 8001be4:	60f8      	str	r0, [r7, #12]
 8001be6:	60b9      	str	r1, [r7, #8]
 8001be8:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 12)
 8001bea:	68bb      	ldr	r3, [r7, #8]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d005      	beq.n	8001bfc <move_queue_status_resp_encoder+0x1e>
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d002      	beq.n	8001bfc <move_queue_status_resp_encoder+0x1e>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2b0b      	cmp	r3, #11
 8001bfa:	d802      	bhi.n	8001c02 <move_queue_status_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8001bfc:	f04f 33ff 	mov.w	r3, #4294967295
 8001c00:	e035      	b.n	8001c6e <move_queue_status_resp_encoder+0x90>
	resp_init(raw, RESP_MOVE_QUEUE_STATUS);
 8001c02:	2102      	movs	r1, #2
 8001c04:	68b8      	ldr	r0, [r7, #8]
 8001c06:	f7ff ffb6 	bl	8001b76 <resp_init>
	raw[2] = in->frameId;
 8001c0a:	68bb      	ldr	r3, [r7, #8]
 8001c0c:	3302      	adds	r3, #2
 8001c0e:	68fa      	ldr	r2, [r7, #12]
 8001c10:	7812      	ldrb	r2, [r2, #0]
 8001c12:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	3303      	adds	r3, #3
 8001c18:	68fa      	ldr	r2, [r7, #12]
 8001c1a:	7852      	ldrb	r2, [r2, #1]
 8001c1c:	701a      	strb	r2, [r3, #0]
	raw[4] = in->pidErrX;
 8001c1e:	68bb      	ldr	r3, [r7, #8]
 8001c20:	3304      	adds	r3, #4
 8001c22:	68fa      	ldr	r2, [r7, #12]
 8001c24:	7892      	ldrb	r2, [r2, #2]
 8001c26:	701a      	strb	r2, [r3, #0]
	raw[5] = in->pidErrY;
 8001c28:	68bb      	ldr	r3, [r7, #8]
 8001c2a:	3305      	adds	r3, #5
 8001c2c:	68fa      	ldr	r2, [r7, #12]
 8001c2e:	78d2      	ldrb	r2, [r2, #3]
 8001c30:	701a      	strb	r2, [r3, #0]
	raw[6] = in->pidErrZ;
 8001c32:	68bb      	ldr	r3, [r7, #8]
 8001c34:	3306      	adds	r3, #6
 8001c36:	68fa      	ldr	r2, [r7, #12]
 8001c38:	7912      	ldrb	r2, [r2, #4]
 8001c3a:	701a      	strb	r2, [r3, #0]
	raw[7] = in->pctX;
 8001c3c:	68bb      	ldr	r3, [r7, #8]
 8001c3e:	3307      	adds	r3, #7
 8001c40:	68fa      	ldr	r2, [r7, #12]
 8001c42:	7952      	ldrb	r2, [r2, #5]
 8001c44:	701a      	strb	r2, [r3, #0]
	raw[8] = in->pctY;
 8001c46:	68bb      	ldr	r3, [r7, #8]
 8001c48:	3308      	adds	r3, #8
 8001c4a:	68fa      	ldr	r2, [r7, #12]
 8001c4c:	7992      	ldrb	r2, [r2, #6]
 8001c4e:	701a      	strb	r2, [r3, #0]
	raw[9] = in->pctZ;
 8001c50:	68bb      	ldr	r3, [r7, #8]
 8001c52:	3309      	adds	r3, #9
 8001c54:	68fa      	ldr	r2, [r7, #12]
 8001c56:	79d2      	ldrb	r2, [r2, #7]
 8001c58:	701a      	strb	r2, [r3, #0]
	parity_set_bit_1N(raw, 9, 10);
 8001c5a:	220a      	movs	r2, #10
 8001c5c:	2109      	movs	r1, #9
 8001c5e:	68b8      	ldr	r0, [r7, #8]
 8001c60:	f7ff ffac 	bl	8001bbc <parity_set_bit_1N>
	resp_set_tail(raw, 11);
 8001c64:	210b      	movs	r1, #11
 8001c66:	68b8      	ldr	r0, [r7, #8]
 8001c68:	f7ff ff98 	bl	8001b9c <resp_set_tail>
	return PROTO_OK;
 8001c6c:	2300      	movs	r3, #0
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	3710      	adds	r7, #16
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}

08001c76 <be32_write>:
static inline void be32_write(uint8_t *p, uint32_t v) {
 8001c76:	b480      	push	{r7}
 8001c78:	b083      	sub	sp, #12
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	6078      	str	r0, [r7, #4]
 8001c7e:	6039      	str	r1, [r7, #0]
	p[0] = (uint8_t) (v >> 24);
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	0e1b      	lsrs	r3, r3, #24
 8001c84:	b2da      	uxtb	r2, r3
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	701a      	strb	r2, [r3, #0]
	p[1] = (uint8_t) (v >> 16);
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	0c1a      	lsrs	r2, r3, #16
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	3301      	adds	r3, #1
 8001c92:	b2d2      	uxtb	r2, r2
 8001c94:	701a      	strb	r2, [r3, #0]
	p[2] = (uint8_t) (v >> 8);
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	0a1a      	lsrs	r2, r3, #8
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	3302      	adds	r3, #2
 8001c9e:	b2d2      	uxtb	r2, r2
 8001ca0:	701a      	strb	r2, [r3, #0]
	p[3] = (uint8_t) v;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	3303      	adds	r3, #3
 8001ca6:	683a      	ldr	r2, [r7, #0]
 8001ca8:	b2d2      	uxtb	r2, r2
 8001caa:	701a      	strb	r2, [r3, #0]
}
 8001cac:	bf00      	nop
 8001cae:	370c      	adds	r7, #12
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr

08001cb8 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8001cb8:	b480      	push	{r7}
 8001cba:	b083      	sub	sp, #12
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
 8001cc0:	460b      	mov	r3, r1
 8001cc2:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	22ab      	movs	r2, #171	@ 0xab
 8001cc8:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	3301      	adds	r3, #1
 8001cce:	78fa      	ldrb	r2, [r7, #3]
 8001cd0:	701a      	strb	r2, [r3, #0]
}
 8001cd2:	bf00      	nop
 8001cd4:	370c      	adds	r7, #12
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr

08001cde <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8001cde:	b480      	push	{r7}
 8001ce0:	b083      	sub	sp, #12
 8001ce2:	af00      	add	r7, sp, #0
 8001ce4:	6078      	str	r0, [r7, #4]
 8001ce6:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001ce8:	687a      	ldr	r2, [r7, #4]
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	4413      	add	r3, r2
 8001cee:	2254      	movs	r2, #84	@ 0x54
 8001cf0:	701a      	strb	r2, [r3, #0]
}
 8001cf2:	bf00      	nop
 8001cf4:	370c      	adds	r7, #12
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfc:	4770      	bx	lr

08001cfe <set_enc_ppr_resp_encoder>:
#include "Protocol/Responses/set_enc_ppr_response.h"

int set_enc_ppr_resp_encoder(const set_enc_ppr_resp_t *in, uint8_t *raw, uint32_t len) {
 8001cfe:	b580      	push	{r7, lr}
 8001d00:	b084      	sub	sp, #16
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	60f8      	str	r0, [r7, #12]
 8001d06:	60b9      	str	r1, [r7, #8]
 8001d08:	607a      	str	r2, [r7, #4]
    if (!raw || !in || len < 9) return PROTO_ERR_ARG;
 8001d0a:	68bb      	ldr	r3, [r7, #8]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d005      	beq.n	8001d1c <set_enc_ppr_resp_encoder+0x1e>
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d002      	beq.n	8001d1c <set_enc_ppr_resp_encoder+0x1e>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2b08      	cmp	r3, #8
 8001d1a:	d802      	bhi.n	8001d22 <set_enc_ppr_resp_encoder+0x24>
 8001d1c:	f04f 33ff 	mov.w	r3, #4294967295
 8001d20:	e01a      	b.n	8001d58 <set_enc_ppr_resp_encoder+0x5a>
    resp_init(raw, RESP_SET_ENC_PPR);
 8001d22:	2129      	movs	r1, #41	@ 0x29
 8001d24:	68b8      	ldr	r0, [r7, #8]
 8001d26:	f7ff ffc7 	bl	8001cb8 <resp_init>
    raw[2] = in->frameId;
 8001d2a:	68bb      	ldr	r3, [r7, #8]
 8001d2c:	3302      	adds	r3, #2
 8001d2e:	68fa      	ldr	r2, [r7, #12]
 8001d30:	7812      	ldrb	r2, [r2, #0]
 8001d32:	701a      	strb	r2, [r3, #0]
    raw[3] = in->axis;
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	3303      	adds	r3, #3
 8001d38:	68fa      	ldr	r2, [r7, #12]
 8001d3a:	7852      	ldrb	r2, [r2, #1]
 8001d3c:	701a      	strb	r2, [r3, #0]
    be32_write(&raw[4], in->ppr);
 8001d3e:	68bb      	ldr	r3, [r7, #8]
 8001d40:	1d1a      	adds	r2, r3, #4
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	4619      	mov	r1, r3
 8001d48:	4610      	mov	r0, r2
 8001d4a:	f7ff ff94 	bl	8001c76 <be32_write>
    resp_set_tail(raw, 8);
 8001d4e:	2108      	movs	r1, #8
 8001d50:	68b8      	ldr	r0, [r7, #8]
 8001d52:	f7ff ffc4 	bl	8001cde <resp_set_tail>
    return PROTO_OK;
 8001d56:	2300      	movs	r3, #0
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	3710      	adds	r7, #16
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}

08001d60 <be32_write>:
static inline void be32_write(uint8_t *p, uint32_t v) {
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
 8001d68:	6039      	str	r1, [r7, #0]
	p[0] = (uint8_t) (v >> 24);
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	0e1b      	lsrs	r3, r3, #24
 8001d6e:	b2da      	uxtb	r2, r3
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	701a      	strb	r2, [r3, #0]
	p[1] = (uint8_t) (v >> 16);
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	0c1a      	lsrs	r2, r3, #16
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	3301      	adds	r3, #1
 8001d7c:	b2d2      	uxtb	r2, r2
 8001d7e:	701a      	strb	r2, [r3, #0]
	p[2] = (uint8_t) (v >> 8);
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	0a1a      	lsrs	r2, r3, #8
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	3302      	adds	r3, #2
 8001d88:	b2d2      	uxtb	r2, r2
 8001d8a:	701a      	strb	r2, [r3, #0]
	p[3] = (uint8_t) v;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	3303      	adds	r3, #3
 8001d90:	683a      	ldr	r2, [r7, #0]
 8001d92:	b2d2      	uxtb	r2, r2
 8001d94:	701a      	strb	r2, [r3, #0]
}
 8001d96:	bf00      	nop
 8001d98:	370c      	adds	r7, #12
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr

08001da2 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8001da2:	b480      	push	{r7}
 8001da4:	b083      	sub	sp, #12
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	6078      	str	r0, [r7, #4]
 8001daa:	460b      	mov	r3, r1
 8001dac:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	22ab      	movs	r2, #171	@ 0xab
 8001db2:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	3301      	adds	r3, #1
 8001db8:	78fa      	ldrb	r2, [r7, #3]
 8001dba:	701a      	strb	r2, [r3, #0]
}
 8001dbc:	bf00      	nop
 8001dbe:	370c      	adds	r7, #12
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr

08001dc8 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8001dc8:	b480      	push	{r7}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
 8001dd0:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001dd2:	687a      	ldr	r2, [r7, #4]
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	4413      	add	r3, r2
 8001dd8:	2254      	movs	r2, #84	@ 0x54
 8001dda:	701a      	strb	r2, [r3, #0]
}
 8001ddc:	bf00      	nop
 8001dde:	370c      	adds	r7, #12
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr

08001de8 <set_origin_resp_encoder>:
#include "Protocol/Responses/set_origin_response.h"

int set_origin_resp_encoder(const set_origin_resp_t *in, uint8_t *raw, uint32_t len) {
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b084      	sub	sp, #16
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	60f8      	str	r0, [r7, #12]
 8001df0:	60b9      	str	r1, [r7, #8]
 8001df2:	607a      	str	r2, [r7, #4]
    if (!raw || !in || len < 16) return PROTO_ERR_ARG;
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d005      	beq.n	8001e06 <set_origin_resp_encoder+0x1e>
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d002      	beq.n	8001e06 <set_origin_resp_encoder+0x1e>
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2b0f      	cmp	r3, #15
 8001e04:	d802      	bhi.n	8001e0c <set_origin_resp_encoder+0x24>
 8001e06:	f04f 33ff 	mov.w	r3, #4294967295
 8001e0a:	e026      	b.n	8001e5a <set_origin_resp_encoder+0x72>
    resp_init(raw, RESP_SET_ORIGIN);
 8001e0c:	2124      	movs	r1, #36	@ 0x24
 8001e0e:	68b8      	ldr	r0, [r7, #8]
 8001e10:	f7ff ffc7 	bl	8001da2 <resp_init>
    raw[2] = in->frameId;
 8001e14:	68bb      	ldr	r3, [r7, #8]
 8001e16:	3302      	adds	r3, #2
 8001e18:	68fa      	ldr	r2, [r7, #12]
 8001e1a:	7812      	ldrb	r2, [r2, #0]
 8001e1c:	701a      	strb	r2, [r3, #0]
    be32_write(&raw[3], (uint32_t)in->x0);
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	1cda      	adds	r2, r3, #3
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	4619      	mov	r1, r3
 8001e28:	4610      	mov	r0, r2
 8001e2a:	f7ff ff99 	bl	8001d60 <be32_write>
    be32_write(&raw[7], (uint32_t)in->y0);
 8001e2e:	68bb      	ldr	r3, [r7, #8]
 8001e30:	1dda      	adds	r2, r3, #7
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	689b      	ldr	r3, [r3, #8]
 8001e36:	4619      	mov	r1, r3
 8001e38:	4610      	mov	r0, r2
 8001e3a:	f7ff ff91 	bl	8001d60 <be32_write>
    be32_write(&raw[11], (uint32_t)in->z0);
 8001e3e:	68bb      	ldr	r3, [r7, #8]
 8001e40:	f103 020b 	add.w	r2, r3, #11
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	4619      	mov	r1, r3
 8001e4a:	4610      	mov	r0, r2
 8001e4c:	f7ff ff88 	bl	8001d60 <be32_write>
    resp_set_tail(raw, 15);
 8001e50:	210f      	movs	r1, #15
 8001e52:	68b8      	ldr	r0, [r7, #8]
 8001e54:	f7ff ffb8 	bl	8001dc8 <resp_set_tail>
    return PROTO_OK;
 8001e58:	2300      	movs	r3, #0
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3710      	adds	r7, #16
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}

08001e62 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8001e62:	b480      	push	{r7}
 8001e64:	b083      	sub	sp, #12
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	6078      	str	r0, [r7, #4]
 8001e6a:	460b      	mov	r3, r1
 8001e6c:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	22ab      	movs	r2, #171	@ 0xab
 8001e72:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	3301      	adds	r3, #1
 8001e78:	78fa      	ldrb	r2, [r7, #3]
 8001e7a:	701a      	strb	r2, [r3, #0]
}
 8001e7c:	bf00      	nop
 8001e7e:	370c      	adds	r7, #12
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr

08001e88 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8001e88:	b480      	push	{r7}
 8001e8a:	b083      	sub	sp, #12
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
 8001e90:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001e92:	687a      	ldr	r2, [r7, #4]
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	4413      	add	r3, r2
 8001e98:	2254      	movs	r2, #84	@ 0x54
 8001e9a:	701a      	strb	r2, [r3, #0]
}
 8001e9c:	bf00      	nop
 8001e9e:	370c      	adds	r7, #12
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr

08001ea8 <start_move_resp_encoder>:
	out->status = raw[3];
	out->depth  = raw[4];
	return PROTO_OK;
}
int start_move_resp_encoder(const start_move_resp_t *in, uint8_t *raw,
		uint32_t len) {
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b084      	sub	sp, #16
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	60f8      	str	r0, [r7, #12]
 8001eb0:	60b9      	str	r1, [r7, #8]
 8001eb2:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 6)
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d005      	beq.n	8001ec6 <start_move_resp_encoder+0x1e>
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d002      	beq.n	8001ec6 <start_move_resp_encoder+0x1e>
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2b05      	cmp	r3, #5
 8001ec4:	d802      	bhi.n	8001ecc <start_move_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8001ec6:	f04f 33ff 	mov.w	r3, #4294967295
 8001eca:	e017      	b.n	8001efc <start_move_resp_encoder+0x54>
	resp_init(raw, RESP_START_MOVE);
 8001ecc:	2103      	movs	r1, #3
 8001ece:	68b8      	ldr	r0, [r7, #8]
 8001ed0:	f7ff ffc7 	bl	8001e62 <resp_init>
	raw[2] = in->frameId;
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	3302      	adds	r3, #2
 8001ed8:	68fa      	ldr	r2, [r7, #12]
 8001eda:	7812      	ldrb	r2, [r2, #0]
 8001edc:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 8001ede:	68bb      	ldr	r3, [r7, #8]
 8001ee0:	3303      	adds	r3, #3
 8001ee2:	68fa      	ldr	r2, [r7, #12]
 8001ee4:	7852      	ldrb	r2, [r2, #1]
 8001ee6:	701a      	strb	r2, [r3, #0]
	raw[4] = in->depth;
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	3304      	adds	r3, #4
 8001eec:	68fa      	ldr	r2, [r7, #12]
 8001eee:	7892      	ldrb	r2, [r2, #2]
 8001ef0:	701a      	strb	r2, [r3, #0]
	resp_set_tail(raw, 5);
 8001ef2:	2105      	movs	r1, #5
 8001ef4:	68b8      	ldr	r0, [r7, #8]
 8001ef6:	f7ff ffc7 	bl	8001e88 <resp_set_tail>
	return PROTO_OK;
 8001efa:	2300      	movs	r3, #0
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3710      	adds	r7, #16
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}

08001f04 <resp_fifo_create>:
struct response_fifo_s {
    node_t *head, *tail;
    int count;
};

response_fifo_t* resp_fifo_create(void) {
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0
    return (response_fifo_t*)calloc(1, sizeof(response_fifo_t));
 8001f08:	210c      	movs	r1, #12
 8001f0a:	2001      	movs	r0, #1
 8001f0c:	f00e fcd2 	bl	80108b4 <calloc>
 8001f10:	4603      	mov	r3, r0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	bd80      	pop	{r7, pc}

08001f16 <resp_fifo_push>:
        free(n);
    }
    free(q);
}

int resp_fifo_push(response_fifo_t *q, const uint8_t *frame, uint32_t len) {
 8001f16:	b580      	push	{r7, lr}
 8001f18:	b086      	sub	sp, #24
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	60f8      	str	r0, [r7, #12]
 8001f1e:	60b9      	str	r1, [r7, #8]
 8001f20:	607a      	str	r2, [r7, #4]
    if (!q || !frame || len == 0) return PROTO_ERR_ARG;
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d005      	beq.n	8001f34 <resp_fifo_push+0x1e>
 8001f28:	68bb      	ldr	r3, [r7, #8]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d002      	beq.n	8001f34 <resp_fifo_push+0x1e>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d102      	bne.n	8001f3a <resp_fifo_push+0x24>
 8001f34:	f04f 33ff 	mov.w	r3, #4294967295
 8001f38:	e03d      	b.n	8001fb6 <resp_fifo_push+0xa0>
    node_t *n = (node_t*)malloc(sizeof(*n));
 8001f3a:	200c      	movs	r0, #12
 8001f3c:	f00e fcd6 	bl	80108ec <malloc>
 8001f40:	4603      	mov	r3, r0
 8001f42:	617b      	str	r3, [r7, #20]
    if (!n) return PROTO_ERR_ALLOC;
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d102      	bne.n	8001f50 <resp_fifo_push+0x3a>
 8001f4a:	f06f 0302 	mvn.w	r3, #2
 8001f4e:	e032      	b.n	8001fb6 <resp_fifo_push+0xa0>
    n->buf = (uint8_t*)malloc(len);
 8001f50:	6878      	ldr	r0, [r7, #4]
 8001f52:	f00e fccb 	bl	80108ec <malloc>
 8001f56:	4603      	mov	r3, r0
 8001f58:	461a      	mov	r2, r3
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	601a      	str	r2, [r3, #0]
    if (!n->buf) { free(n); return PROTO_ERR_ALLOC; }
 8001f5e:	697b      	ldr	r3, [r7, #20]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d105      	bne.n	8001f72 <resp_fifo_push+0x5c>
 8001f66:	6978      	ldr	r0, [r7, #20]
 8001f68:	f00e fcc8 	bl	80108fc <free>
 8001f6c:	f06f 0302 	mvn.w	r3, #2
 8001f70:	e021      	b.n	8001fb6 <resp_fifo_push+0xa0>
    memcpy(n->buf, frame, len);
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	687a      	ldr	r2, [r7, #4]
 8001f78:	68b9      	ldr	r1, [r7, #8]
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f00f f8f9 	bl	8011172 <memcpy>
    n->len = len;
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	687a      	ldr	r2, [r7, #4]
 8001f84:	605a      	str	r2, [r3, #4]
    n->next = NULL;
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	2200      	movs	r2, #0
 8001f8a:	609a      	str	r2, [r3, #8]
    if (q->tail) q->tail->next = n; else q->head = n;
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d004      	beq.n	8001f9e <resp_fifo_push+0x88>
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	697a      	ldr	r2, [r7, #20]
 8001f9a:	609a      	str	r2, [r3, #8]
 8001f9c:	e002      	b.n	8001fa4 <resp_fifo_push+0x8e>
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	697a      	ldr	r2, [r7, #20]
 8001fa2:	601a      	str	r2, [r3, #0]
    q->tail = n;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	697a      	ldr	r2, [r7, #20]
 8001fa8:	605a      	str	r2, [r3, #4]
    q->count++;
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	1c5a      	adds	r2, r3, #1
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	609a      	str	r2, [r3, #8]
    return PROTO_OK;
 8001fb4:	2300      	movs	r3, #0
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3718      	adds	r7, #24
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}

08001fbe <resp_fifo_pop>:

int resp_fifo_pop(response_fifo_t *q, uint8_t *out, uint32_t max_len) {
 8001fbe:	b580      	push	{r7, lr}
 8001fc0:	b086      	sub	sp, #24
 8001fc2:	af00      	add	r7, sp, #0
 8001fc4:	60f8      	str	r0, [r7, #12]
 8001fc6:	60b9      	str	r1, [r7, #8]
 8001fc8:	607a      	str	r2, [r7, #4]
    if (!q || !q->head || !out) return 0;
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d006      	beq.n	8001fde <resp_fifo_pop+0x20>
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d002      	beq.n	8001fde <resp_fifo_pop+0x20>
 8001fd8:	68bb      	ldr	r3, [r7, #8]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d101      	bne.n	8001fe2 <resp_fifo_pop+0x24>
 8001fde:	2300      	movs	r3, #0
 8001fe0:	e02e      	b.n	8002040 <resp_fifo_pop+0x82>
    node_t *n = q->head;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	617b      	str	r3, [r7, #20]
    if (n->len > max_len) return PROTO_ERR_RANGE;
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	687a      	ldr	r2, [r7, #4]
 8001fee:	429a      	cmp	r2, r3
 8001ff0:	d202      	bcs.n	8001ff8 <resp_fifo_pop+0x3a>
 8001ff2:	f06f 0303 	mvn.w	r3, #3
 8001ff6:	e023      	b.n	8002040 <resp_fifo_pop+0x82>
    memcpy(out, n->buf, n->len);
 8001ff8:	697b      	ldr	r3, [r7, #20]
 8001ffa:	6819      	ldr	r1, [r3, #0]
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	461a      	mov	r2, r3
 8002002:	68b8      	ldr	r0, [r7, #8]
 8002004:	f00f f8b5 	bl	8011172 <memcpy>
    int ret = (int)n->len;
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	613b      	str	r3, [r7, #16]
    q->head = n->next;
 800200e:	697b      	ldr	r3, [r7, #20]
 8002010:	689a      	ldr	r2, [r3, #8]
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	601a      	str	r2, [r3, #0]
    if (!q->head) q->tail = NULL;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d102      	bne.n	8002024 <resp_fifo_pop+0x66>
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	2200      	movs	r2, #0
 8002022:	605a      	str	r2, [r3, #4]
    q->count--;
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	689b      	ldr	r3, [r3, #8]
 8002028:	1e5a      	subs	r2, r3, #1
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	609a      	str	r2, [r3, #8]
    free(n->buf);
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4618      	mov	r0, r3
 8002034:	f00e fc62 	bl	80108fc <free>
    free(n);
 8002038:	6978      	ldr	r0, [r7, #20]
 800203a:	f00e fc5f 	bl	80108fc <free>
    return ret;
 800203e:	693b      	ldr	r3, [r7, #16]
}
 8002040:	4618      	mov	r0, r3
 8002042:	3718      	adds	r7, #24
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}

08002048 <router_init>:
int resp_fifo_count(const response_fifo_t *q) { return q ? q->count : 0; }

// ---------- Router mínimo ----------
static router_handlers_t g_handlers;  // cópia local dos handlers

void router_init(router_t *r, response_fifo_t *resp_fifo, const router_handlers_t *h) {
 8002048:	b5b0      	push	{r4, r5, r7, lr}
 800204a:	b084      	sub	sp, #16
 800204c:	af00      	add	r7, sp, #0
 800204e:	60f8      	str	r0, [r7, #12]
 8002050:	60b9      	str	r1, [r7, #8]
 8002052:	607a      	str	r2, [r7, #4]
    if (!r) return;
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d01e      	beq.n	8002098 <router_init+0x50>
    memset(r, 0, sizeof(*r));
 800205a:	2248      	movs	r2, #72	@ 0x48
 800205c:	2100      	movs	r1, #0
 800205e:	68f8      	ldr	r0, [r7, #12]
 8002060:	f00e fffc 	bl	801105c <memset>
    r->resp = resp_fifo;
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	68ba      	ldr	r2, [r7, #8]
 8002068:	645a      	str	r2, [r3, #68]	@ 0x44
    memset(&g_handlers, 0, sizeof g_handlers);
 800206a:	2240      	movs	r2, #64	@ 0x40
 800206c:	2100      	movs	r1, #0
 800206e:	480c      	ldr	r0, [pc, #48]	@ (80020a0 <router_init+0x58>)
 8002070:	f00e fff4 	bl	801105c <memset>
    if (h) g_handlers = *h;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d00f      	beq.n	800209a <router_init+0x52>
 800207a:	4a09      	ldr	r2, [pc, #36]	@ (80020a0 <router_init+0x58>)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	4614      	mov	r4, r2
 8002080:	461d      	mov	r5, r3
 8002082:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002084:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002086:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002088:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800208a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800208c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800208e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002092:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002096:	e000      	b.n	800209a <router_init+0x52>
    if (!r) return;
 8002098:	bf00      	nop
}
 800209a:	3710      	adds	r7, #16
 800209c:	46bd      	mov	sp, r7
 800209e:	bdb0      	pop	{r4, r5, r7, pc}
 80020a0:	200000ac 	.word	0x200000ac

080020a4 <dispatch>:

static void dispatch(router_t *r, const uint8_t *f, uint32_t len) {
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b086      	sub	sp, #24
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	60f8      	str	r0, [r7, #12]
 80020ac:	60b9      	str	r1, [r7, #8]
 80020ae:	607a      	str	r2, [r7, #4]
    if (!r || !f || len < 4) return;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	f000 819a 	beq.w	80023ec <dispatch+0x348>
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	f000 8196 	beq.w	80023ec <dispatch+0x348>
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2b03      	cmp	r3, #3
 80020c4:	f240 8192 	bls.w	80023ec <dispatch+0x348>
    uint8_t type = f[1];
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	3301      	adds	r3, #1
 80020cc:	781b      	ldrb	r3, [r3, #0]
 80020ce:	75fb      	strb	r3, [r7, #23]

    // Helper pra reduzir ruído
    #define CALL(h) do{ if (g_handlers.h) g_handlers.h(r, f, len); }while(0)

    switch (type) {
 80020d0:	7dfb      	ldrb	r3, [r7, #23]
 80020d2:	3b01      	subs	r3, #1
 80020d4:	2b67      	cmp	r3, #103	@ 0x67
 80020d6:	f200 818b 	bhi.w	80023f0 <dispatch+0x34c>
 80020da:	a201      	add	r2, pc, #4	@ (adr r2, 80020e0 <dispatch+0x3c>)
 80020dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020e0:	08002281 	.word	0x08002281
 80020e4:	08002299 	.word	0x08002299
 80020e8:	080022b1 	.word	0x080022b1
 80020ec:	080022c9 	.word	0x080022c9
 80020f0:	080022e1 	.word	0x080022e1
 80020f4:	080022f9 	.word	0x080022f9
 80020f8:	08002311 	.word	0x08002311
 80020fc:	080023f1 	.word	0x080023f1
 8002100:	080023f1 	.word	0x080023f1
 8002104:	080023f1 	.word	0x080023f1
 8002108:	080023f1 	.word	0x080023f1
 800210c:	080023f1 	.word	0x080023f1
 8002110:	080023f1 	.word	0x080023f1
 8002114:	080023f1 	.word	0x080023f1
 8002118:	080023f1 	.word	0x080023f1
 800211c:	080023f1 	.word	0x080023f1
 8002120:	080023f1 	.word	0x080023f1
 8002124:	080023f1 	.word	0x080023f1
 8002128:	080023f1 	.word	0x080023f1
 800212c:	080023f1 	.word	0x080023f1
 8002130:	080023f1 	.word	0x080023f1
 8002134:	080023f1 	.word	0x080023f1
 8002138:	080023f1 	.word	0x080023f1
 800213c:	080023f1 	.word	0x080023f1
 8002140:	080023f1 	.word	0x080023f1
 8002144:	080023f1 	.word	0x080023f1
 8002148:	080023f1 	.word	0x080023f1
 800214c:	080023f1 	.word	0x080023f1
 8002150:	080023f1 	.word	0x080023f1
 8002154:	080023f1 	.word	0x080023f1
 8002158:	080023f1 	.word	0x080023f1
 800215c:	08002327 	.word	0x08002327
 8002160:	080023f1 	.word	0x080023f1
 8002164:	080023f1 	.word	0x080023f1
 8002168:	080023f1 	.word	0x080023f1
 800216c:	0800233d 	.word	0x0800233d
 8002170:	08002353 	.word	0x08002353
 8002174:	08002369 	.word	0x08002369
 8002178:	0800237f 	.word	0x0800237f
 800217c:	08002395 	.word	0x08002395
 8002180:	080023c1 	.word	0x080023c1
 8002184:	080023d7 	.word	0x080023d7
 8002188:	080023f1 	.word	0x080023f1
 800218c:	080023f1 	.word	0x080023f1
 8002190:	080023f1 	.word	0x080023f1
 8002194:	080023f1 	.word	0x080023f1
 8002198:	080023f1 	.word	0x080023f1
 800219c:	080023f1 	.word	0x080023f1
 80021a0:	080023f1 	.word	0x080023f1
 80021a4:	080023f1 	.word	0x080023f1
 80021a8:	080023f1 	.word	0x080023f1
 80021ac:	080023f1 	.word	0x080023f1
 80021b0:	080023f1 	.word	0x080023f1
 80021b4:	080023f1 	.word	0x080023f1
 80021b8:	080023f1 	.word	0x080023f1
 80021bc:	080023f1 	.word	0x080023f1
 80021c0:	080023f1 	.word	0x080023f1
 80021c4:	080023f1 	.word	0x080023f1
 80021c8:	080023f1 	.word	0x080023f1
 80021cc:	080023f1 	.word	0x080023f1
 80021d0:	080023f1 	.word	0x080023f1
 80021d4:	080023f1 	.word	0x080023f1
 80021d8:	080023f1 	.word	0x080023f1
 80021dc:	080023f1 	.word	0x080023f1
 80021e0:	080023f1 	.word	0x080023f1
 80021e4:	080023f1 	.word	0x080023f1
 80021e8:	080023f1 	.word	0x080023f1
 80021ec:	080023f1 	.word	0x080023f1
 80021f0:	080023f1 	.word	0x080023f1
 80021f4:	080023f1 	.word	0x080023f1
 80021f8:	080023f1 	.word	0x080023f1
 80021fc:	080023f1 	.word	0x080023f1
 8002200:	080023f1 	.word	0x080023f1
 8002204:	080023f1 	.word	0x080023f1
 8002208:	080023f1 	.word	0x080023f1
 800220c:	080023f1 	.word	0x080023f1
 8002210:	080023f1 	.word	0x080023f1
 8002214:	080023f1 	.word	0x080023f1
 8002218:	080023f1 	.word	0x080023f1
 800221c:	080023f1 	.word	0x080023f1
 8002220:	080023f1 	.word	0x080023f1
 8002224:	080023f1 	.word	0x080023f1
 8002228:	080023f1 	.word	0x080023f1
 800222c:	080023f1 	.word	0x080023f1
 8002230:	080023f1 	.word	0x080023f1
 8002234:	080023f1 	.word	0x080023f1
 8002238:	080023f1 	.word	0x080023f1
 800223c:	080023f1 	.word	0x080023f1
 8002240:	080023f1 	.word	0x080023f1
 8002244:	080023f1 	.word	0x080023f1
 8002248:	080023f1 	.word	0x080023f1
 800224c:	080023f1 	.word	0x080023f1
 8002250:	080023f1 	.word	0x080023f1
 8002254:	080023f1 	.word	0x080023f1
 8002258:	080023f1 	.word	0x080023f1
 800225c:	080023f1 	.word	0x080023f1
 8002260:	080023f1 	.word	0x080023f1
 8002264:	080023f1 	.word	0x080023f1
 8002268:	080023f1 	.word	0x080023f1
 800226c:	080023f1 	.word	0x080023f1
 8002270:	080023f1 	.word	0x080023f1
 8002274:	080023f1 	.word	0x080023f1
 8002278:	080023f1 	.word	0x080023f1
 800227c:	080023ab 	.word	0x080023ab
        case REQ_MOVE_QUEUE_ADD:     CALL(on_move_queue_add);     break;
 8002280:	4b6d      	ldr	r3, [pc, #436]	@ (8002438 <dispatch+0x394>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	2b00      	cmp	r3, #0
 8002286:	f000 80b5 	beq.w	80023f4 <dispatch+0x350>
 800228a:	4b6b      	ldr	r3, [pc, #428]	@ (8002438 <dispatch+0x394>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	687a      	ldr	r2, [r7, #4]
 8002290:	68b9      	ldr	r1, [r7, #8]
 8002292:	68f8      	ldr	r0, [r7, #12]
 8002294:	4798      	blx	r3
 8002296:	e0ad      	b.n	80023f4 <dispatch+0x350>
        case REQ_MOVE_QUEUE_STATUS:  CALL(on_move_queue_status);  break;
 8002298:	4b67      	ldr	r3, [pc, #412]	@ (8002438 <dispatch+0x394>)
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	2b00      	cmp	r3, #0
 800229e:	f000 80ab 	beq.w	80023f8 <dispatch+0x354>
 80022a2:	4b65      	ldr	r3, [pc, #404]	@ (8002438 <dispatch+0x394>)
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	687a      	ldr	r2, [r7, #4]
 80022a8:	68b9      	ldr	r1, [r7, #8]
 80022aa:	68f8      	ldr	r0, [r7, #12]
 80022ac:	4798      	blx	r3
 80022ae:	e0a3      	b.n	80023f8 <dispatch+0x354>
        case REQ_START_MOVE:         CALL(on_start_move);         break;
 80022b0:	4b61      	ldr	r3, [pc, #388]	@ (8002438 <dispatch+0x394>)
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	f000 80a1 	beq.w	80023fc <dispatch+0x358>
 80022ba:	4b5f      	ldr	r3, [pc, #380]	@ (8002438 <dispatch+0x394>)
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	687a      	ldr	r2, [r7, #4]
 80022c0:	68b9      	ldr	r1, [r7, #8]
 80022c2:	68f8      	ldr	r0, [r7, #12]
 80022c4:	4798      	blx	r3
 80022c6:	e099      	b.n	80023fc <dispatch+0x358>
        case REQ_MOVE_HOME:          CALL(on_move_home);          break;
 80022c8:	4b5b      	ldr	r3, [pc, #364]	@ (8002438 <dispatch+0x394>)
 80022ca:	68db      	ldr	r3, [r3, #12]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	f000 8097 	beq.w	8002400 <dispatch+0x35c>
 80022d2:	4b59      	ldr	r3, [pc, #356]	@ (8002438 <dispatch+0x394>)
 80022d4:	68db      	ldr	r3, [r3, #12]
 80022d6:	687a      	ldr	r2, [r7, #4]
 80022d8:	68b9      	ldr	r1, [r7, #8]
 80022da:	68f8      	ldr	r0, [r7, #12]
 80022dc:	4798      	blx	r3
 80022de:	e08f      	b.n	8002400 <dispatch+0x35c>
        case REQ_MOVE_PROBE_LEVEL:   CALL(on_move_probe_level);   break;
 80022e0:	4b55      	ldr	r3, [pc, #340]	@ (8002438 <dispatch+0x394>)
 80022e2:	691b      	ldr	r3, [r3, #16]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	f000 808d 	beq.w	8002404 <dispatch+0x360>
 80022ea:	4b53      	ldr	r3, [pc, #332]	@ (8002438 <dispatch+0x394>)
 80022ec:	691b      	ldr	r3, [r3, #16]
 80022ee:	687a      	ldr	r2, [r7, #4]
 80022f0:	68b9      	ldr	r1, [r7, #8]
 80022f2:	68f8      	ldr	r0, [r7, #12]
 80022f4:	4798      	blx	r3
 80022f6:	e085      	b.n	8002404 <dispatch+0x360>
        case REQ_MOVE_END:           CALL(on_move_end);           break;
 80022f8:	4b4f      	ldr	r3, [pc, #316]	@ (8002438 <dispatch+0x394>)
 80022fa:	695b      	ldr	r3, [r3, #20]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	f000 8083 	beq.w	8002408 <dispatch+0x364>
 8002302:	4b4d      	ldr	r3, [pc, #308]	@ (8002438 <dispatch+0x394>)
 8002304:	695b      	ldr	r3, [r3, #20]
 8002306:	687a      	ldr	r2, [r7, #4]
 8002308:	68b9      	ldr	r1, [r7, #8]
 800230a:	68f8      	ldr	r0, [r7, #12]
 800230c:	4798      	blx	r3
 800230e:	e07b      	b.n	8002408 <dispatch+0x364>
        case REQ_LED_CTRL:           CALL(on_led_ctrl);           break;
 8002310:	4b49      	ldr	r3, [pc, #292]	@ (8002438 <dispatch+0x394>)
 8002312:	699b      	ldr	r3, [r3, #24]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d079      	beq.n	800240c <dispatch+0x368>
 8002318:	4b47      	ldr	r3, [pc, #284]	@ (8002438 <dispatch+0x394>)
 800231a:	699b      	ldr	r3, [r3, #24]
 800231c:	687a      	ldr	r2, [r7, #4]
 800231e:	68b9      	ldr	r1, [r7, #8]
 8002320:	68f8      	ldr	r0, [r7, #12]
 8002322:	4798      	blx	r3
 8002324:	e072      	b.n	800240c <dispatch+0x368>
        case REQ_STM32_STATUS:       CALL(on_fpga_status);        break;
 8002326:	4b44      	ldr	r3, [pc, #272]	@ (8002438 <dispatch+0x394>)
 8002328:	69db      	ldr	r3, [r3, #28]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d070      	beq.n	8002410 <dispatch+0x36c>
 800232e:	4b42      	ldr	r3, [pc, #264]	@ (8002438 <dispatch+0x394>)
 8002330:	69db      	ldr	r3, [r3, #28]
 8002332:	687a      	ldr	r2, [r7, #4]
 8002334:	68b9      	ldr	r1, [r7, #8]
 8002336:	68f8      	ldr	r0, [r7, #12]
 8002338:	4798      	blx	r3
 800233a:	e069      	b.n	8002410 <dispatch+0x36c>
        case REQ_SET_ORIGIN:         CALL(on_set_origin);         break;
 800233c:	4b3e      	ldr	r3, [pc, #248]	@ (8002438 <dispatch+0x394>)
 800233e:	6a1b      	ldr	r3, [r3, #32]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d067      	beq.n	8002414 <dispatch+0x370>
 8002344:	4b3c      	ldr	r3, [pc, #240]	@ (8002438 <dispatch+0x394>)
 8002346:	6a1b      	ldr	r3, [r3, #32]
 8002348:	687a      	ldr	r2, [r7, #4]
 800234a:	68b9      	ldr	r1, [r7, #8]
 800234c:	68f8      	ldr	r0, [r7, #12]
 800234e:	4798      	blx	r3
 8002350:	e060      	b.n	8002414 <dispatch+0x370>
        case REQ_ENCODER_STATUS:     CALL(on_encoder_status);     break;
 8002352:	4b39      	ldr	r3, [pc, #228]	@ (8002438 <dispatch+0x394>)
 8002354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002356:	2b00      	cmp	r3, #0
 8002358:	d05e      	beq.n	8002418 <dispatch+0x374>
 800235a:	4b37      	ldr	r3, [pc, #220]	@ (8002438 <dispatch+0x394>)
 800235c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800235e:	687a      	ldr	r2, [r7, #4]
 8002360:	68b9      	ldr	r1, [r7, #8]
 8002362:	68f8      	ldr	r0, [r7, #12]
 8002364:	4798      	blx	r3
 8002366:	e057      	b.n	8002418 <dispatch+0x374>
        case REQ_SET_MICROSTEPS:     CALL(on_set_microsteps);     break;
 8002368:	4b33      	ldr	r3, [pc, #204]	@ (8002438 <dispatch+0x394>)
 800236a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800236c:	2b00      	cmp	r3, #0
 800236e:	d055      	beq.n	800241c <dispatch+0x378>
 8002370:	4b31      	ldr	r3, [pc, #196]	@ (8002438 <dispatch+0x394>)
 8002372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002374:	687a      	ldr	r2, [r7, #4]
 8002376:	68b9      	ldr	r1, [r7, #8]
 8002378:	68f8      	ldr	r0, [r7, #12]
 800237a:	4798      	blx	r3
 800237c:	e04e      	b.n	800241c <dispatch+0x378>
        case REQ_MOTION_ESTIMATE:    CALL(on_motion_estimate);    break;
 800237e:	4b2e      	ldr	r3, [pc, #184]	@ (8002438 <dispatch+0x394>)
 8002380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002382:	2b00      	cmp	r3, #0
 8002384:	d04c      	beq.n	8002420 <dispatch+0x37c>
 8002386:	4b2c      	ldr	r3, [pc, #176]	@ (8002438 <dispatch+0x394>)
 8002388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800238a:	687a      	ldr	r2, [r7, #4]
 800238c:	68b9      	ldr	r1, [r7, #8]
 800238e:	68f8      	ldr	r0, [r7, #12]
 8002390:	4798      	blx	r3
 8002392:	e045      	b.n	8002420 <dispatch+0x37c>
        case REQ_DIAG_CTRL:          CALL(on_diag_ctrl);          break;
 8002394:	4b28      	ldr	r3, [pc, #160]	@ (8002438 <dispatch+0x394>)
 8002396:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002398:	2b00      	cmp	r3, #0
 800239a:	d043      	beq.n	8002424 <dispatch+0x380>
 800239c:	4b26      	ldr	r3, [pc, #152]	@ (8002438 <dispatch+0x394>)
 800239e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023a0:	687a      	ldr	r2, [r7, #4]
 80023a2:	68b9      	ldr	r1, [r7, #8]
 80023a4:	68f8      	ldr	r0, [r7, #12]
 80023a6:	4798      	blx	r3
 80023a8:	e03c      	b.n	8002424 <dispatch+0x380>
        case REQ_TEST_HELLO:         CALL(on_test_hello);         break;
 80023aa:	4b23      	ldr	r3, [pc, #140]	@ (8002438 <dispatch+0x394>)
 80023ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d03a      	beq.n	8002428 <dispatch+0x384>
 80023b2:	4b21      	ldr	r3, [pc, #132]	@ (8002438 <dispatch+0x394>)
 80023b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023b6:	687a      	ldr	r2, [r7, #4]
 80023b8:	68b9      	ldr	r1, [r7, #8]
 80023ba:	68f8      	ldr	r0, [r7, #12]
 80023bc:	4798      	blx	r3
 80023be:	e033      	b.n	8002428 <dispatch+0x384>
        case REQ_SET_ENC_PPR:        CALL(on_set_enc_ppr);        break;
 80023c0:	4b1d      	ldr	r3, [pc, #116]	@ (8002438 <dispatch+0x394>)
 80023c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d031      	beq.n	800242c <dispatch+0x388>
 80023c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002438 <dispatch+0x394>)
 80023ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023cc:	687a      	ldr	r2, [r7, #4]
 80023ce:	68b9      	ldr	r1, [r7, #8]
 80023d0:	68f8      	ldr	r0, [r7, #12]
 80023d2:	4798      	blx	r3
 80023d4:	e02a      	b.n	800242c <dispatch+0x388>
        case REQ_MODEL_RUN:          CALL(on_model_run);          break;
 80023d6:	4b18      	ldr	r3, [pc, #96]	@ (8002438 <dispatch+0x394>)
 80023d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d028      	beq.n	8002430 <dispatch+0x38c>
 80023de:	4b16      	ldr	r3, [pc, #88]	@ (8002438 <dispatch+0x394>)
 80023e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023e2:	687a      	ldr	r2, [r7, #4]
 80023e4:	68b9      	ldr	r1, [r7, #8]
 80023e6:	68f8      	ldr	r0, [r7, #12]
 80023e8:	4798      	blx	r3
 80023ea:	e021      	b.n	8002430 <dispatch+0x38c>
    if (!r || !f || len < 4) return;
 80023ec:	bf00      	nop
 80023ee:	e020      	b.n	8002432 <dispatch+0x38e>
        default: /* desconhecido */  break;
 80023f0:	bf00      	nop
 80023f2:	e01e      	b.n	8002432 <dispatch+0x38e>
        case REQ_MOVE_QUEUE_ADD:     CALL(on_move_queue_add);     break;
 80023f4:	bf00      	nop
 80023f6:	e01c      	b.n	8002432 <dispatch+0x38e>
        case REQ_MOVE_QUEUE_STATUS:  CALL(on_move_queue_status);  break;
 80023f8:	bf00      	nop
 80023fa:	e01a      	b.n	8002432 <dispatch+0x38e>
        case REQ_START_MOVE:         CALL(on_start_move);         break;
 80023fc:	bf00      	nop
 80023fe:	e018      	b.n	8002432 <dispatch+0x38e>
        case REQ_MOVE_HOME:          CALL(on_move_home);          break;
 8002400:	bf00      	nop
 8002402:	e016      	b.n	8002432 <dispatch+0x38e>
        case REQ_MOVE_PROBE_LEVEL:   CALL(on_move_probe_level);   break;
 8002404:	bf00      	nop
 8002406:	e014      	b.n	8002432 <dispatch+0x38e>
        case REQ_MOVE_END:           CALL(on_move_end);           break;
 8002408:	bf00      	nop
 800240a:	e012      	b.n	8002432 <dispatch+0x38e>
        case REQ_LED_CTRL:           CALL(on_led_ctrl);           break;
 800240c:	bf00      	nop
 800240e:	e010      	b.n	8002432 <dispatch+0x38e>
        case REQ_STM32_STATUS:       CALL(on_fpga_status);        break;
 8002410:	bf00      	nop
 8002412:	e00e      	b.n	8002432 <dispatch+0x38e>
        case REQ_SET_ORIGIN:         CALL(on_set_origin);         break;
 8002414:	bf00      	nop
 8002416:	e00c      	b.n	8002432 <dispatch+0x38e>
        case REQ_ENCODER_STATUS:     CALL(on_encoder_status);     break;
 8002418:	bf00      	nop
 800241a:	e00a      	b.n	8002432 <dispatch+0x38e>
        case REQ_SET_MICROSTEPS:     CALL(on_set_microsteps);     break;
 800241c:	bf00      	nop
 800241e:	e008      	b.n	8002432 <dispatch+0x38e>
        case REQ_MOTION_ESTIMATE:    CALL(on_motion_estimate);    break;
 8002420:	bf00      	nop
 8002422:	e006      	b.n	8002432 <dispatch+0x38e>
        case REQ_DIAG_CTRL:          CALL(on_diag_ctrl);          break;
 8002424:	bf00      	nop
 8002426:	e004      	b.n	8002432 <dispatch+0x38e>
        case REQ_TEST_HELLO:         CALL(on_test_hello);         break;
 8002428:	bf00      	nop
 800242a:	e002      	b.n	8002432 <dispatch+0x38e>
        case REQ_SET_ENC_PPR:        CALL(on_set_enc_ppr);        break;
 800242c:	bf00      	nop
 800242e:	e000      	b.n	8002432 <dispatch+0x38e>
        case REQ_MODEL_RUN:          CALL(on_model_run);          break;
 8002430:	bf00      	nop
    }
    #undef CALL
}
 8002432:	3718      	adds	r7, #24
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}
 8002438:	200000ac 	.word	0x200000ac

0800243c <router_feed_bytes>:

// Como o app já entrega um frame completo, basta validar header/tail e despachar.
void router_feed_bytes(router_t *r, const uint8_t *data, uint32_t len) {
 800243c:	b580      	push	{r7, lr}
 800243e:	b084      	sub	sp, #16
 8002440:	af00      	add	r7, sp, #0
 8002442:	60f8      	str	r0, [r7, #12]
 8002444:	60b9      	str	r1, [r7, #8]
 8002446:	607a      	str	r2, [r7, #4]
    if (!r || !data || len < 4) return;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d016      	beq.n	800247c <router_feed_bytes+0x40>
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d013      	beq.n	800247c <router_feed_bytes+0x40>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2b03      	cmp	r3, #3
 8002458:	d910      	bls.n	800247c <router_feed_bytes+0x40>
    if (data[0] != REQ_HEADER) return;
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	781b      	ldrb	r3, [r3, #0]
 800245e:	2baa      	cmp	r3, #170	@ 0xaa
 8002460:	d10e      	bne.n	8002480 <router_feed_bytes+0x44>
    if (data[len - 1] != REQ_TAIL) return;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	3b01      	subs	r3, #1
 8002466:	68ba      	ldr	r2, [r7, #8]
 8002468:	4413      	add	r3, r2
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	2b55      	cmp	r3, #85	@ 0x55
 800246e:	d109      	bne.n	8002484 <router_feed_bytes+0x48>
    dispatch(r, data, len);
 8002470:	687a      	ldr	r2, [r7, #4]
 8002472:	68b9      	ldr	r1, [r7, #8]
 8002474:	68f8      	ldr	r0, [r7, #12]
 8002476:	f7ff fe15 	bl	80020a4 <dispatch>
 800247a:	e004      	b.n	8002486 <router_feed_bytes+0x4a>
    if (!r || !data || len < 4) return;
 800247c:	bf00      	nop
 800247e:	e002      	b.n	8002486 <router_feed_bytes+0x4a>
    if (data[0] != REQ_HEADER) return;
 8002480:	bf00      	nop
 8002482:	e000      	b.n	8002486 <router_feed_bytes+0x4a>
    if (data[len - 1] != REQ_TAIL) return;
 8002484:	bf00      	nop
}
 8002486:	3710      	adds	r7, #16
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}

0800248c <home_service_init>:

LOG_SVC_DEFINE(LOG_SVC_HOME, "home");

static home_status_t g_home;

void home_service_init(void) {
 800248c:	b580      	push	{r7, lr}
 800248e:	b084      	sub	sp, #16
 8002490:	af04      	add	r7, sp, #16
	g_home.axis_done_mask = 0;
 8002492:	4b0b      	ldr	r3, [pc, #44]	@ (80024c0 <home_service_init+0x34>)
 8002494:	2200      	movs	r2, #0
 8002496:	701a      	strb	r2, [r3, #0]
	g_home.error_flags = 0;
 8002498:	4b09      	ldr	r3, [pc, #36]	@ (80024c0 <home_service_init+0x34>)
 800249a:	2200      	movs	r2, #0
 800249c:	705a      	strb	r2, [r3, #1]

	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "ok");
 800249e:	4a09      	ldr	r2, [pc, #36]	@ (80024c4 <home_service_init+0x38>)
 80024a0:	4b09      	ldr	r3, [pc, #36]	@ (80024c8 <home_service_init+0x3c>)
 80024a2:	9302      	str	r3, [sp, #8]
 80024a4:	4b09      	ldr	r3, [pc, #36]	@ (80024cc <home_service_init+0x40>)
 80024a6:	9301      	str	r3, [sp, #4]
 80024a8:	4b09      	ldr	r3, [pc, #36]	@ (80024d0 <home_service_init+0x44>)
 80024aa:	9300      	str	r3, [sp, #0]
 80024ac:	4613      	mov	r3, r2
 80024ae:	2200      	movs	r2, #0
 80024b0:	2100      	movs	r1, #0
 80024b2:	2003      	movs	r0, #3
 80024b4:	f000 fd3a 	bl	8002f2c <log_event_auto>
}
 80024b8:	bf00      	nop
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	200000ec 	.word	0x200000ec
 80024c4:	08011d88 	.word	0x08011d88
 80024c8:	08011d90 	.word	0x08011d90
 80024cc:	08011d94 	.word	0x08011d94
 80024d0:	08011d98 	.word	0x08011d98

080024d4 <home_on_move_home>:
const home_status_t* home_status_get(void) {
	return &g_home;
}

void home_on_move_home(const uint8_t *frame, uint32_t len) {
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b086      	sub	sp, #24
 80024d8:	af04      	add	r7, sp, #16
 80024da:	6078      	str	r0, [r7, #4]
 80024dc:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len; /* implementar FSM de homing */

	LOGT_THIS(LOG_STATE_RECEIVED, PROTO_OK, "move_home", "not_implemented");
 80024de:	4a08      	ldr	r2, [pc, #32]	@ (8002500 <home_on_move_home+0x2c>)
 80024e0:	4b08      	ldr	r3, [pc, #32]	@ (8002504 <home_on_move_home+0x30>)
 80024e2:	9302      	str	r3, [sp, #8]
 80024e4:	4b08      	ldr	r3, [pc, #32]	@ (8002508 <home_on_move_home+0x34>)
 80024e6:	9301      	str	r3, [sp, #4]
 80024e8:	4b08      	ldr	r3, [pc, #32]	@ (800250c <home_on_move_home+0x38>)
 80024ea:	9300      	str	r3, [sp, #0]
 80024ec:	4613      	mov	r3, r2
 80024ee:	2200      	movs	r2, #0
 80024f0:	2101      	movs	r1, #1
 80024f2:	2003      	movs	r0, #3
 80024f4:	f000 fd1a 	bl	8002f2c <log_event_auto>
}
 80024f8:	bf00      	nop
 80024fa:	3708      	adds	r7, #8
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	08011d88 	.word	0x08011d88
 8002504:	08011da0 	.word	0x08011da0
 8002508:	08011d94 	.word	0x08011d94
 800250c:	08011db0 	.word	0x08011db0

08002510 <led_gpio_config_output>:
#else
#define LED_GPIO_ON_LEVEL  GPIO_PIN_RESET
#define LED_GPIO_OFF_LEVEL GPIO_PIN_SET
#endif

static void led_gpio_config_output(const led_channel_state_t *led) {
 8002510:	b580      	push	{r7, lr}
 8002512:	b088      	sub	sp, #32
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
    if (!led)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d019      	beq.n	8002552 <led_gpio_config_output+0x42>
        return;
    GPIO_InitTypeDef gi = {0};
 800251e:	f107 030c 	add.w	r3, r7, #12
 8002522:	2200      	movs	r2, #0
 8002524:	601a      	str	r2, [r3, #0]
 8002526:	605a      	str	r2, [r3, #4]
 8002528:	609a      	str	r2, [r3, #8]
 800252a:	60da      	str	r2, [r3, #12]
 800252c:	611a      	str	r2, [r3, #16]
    gi.Pin = led->pin;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	889b      	ldrh	r3, [r3, #4]
 8002532:	60fb      	str	r3, [r7, #12]
    gi.Mode = GPIO_MODE_OUTPUT_PP;
 8002534:	2301      	movs	r3, #1
 8002536:	613b      	str	r3, [r7, #16]
    gi.Pull = GPIO_NOPULL;
 8002538:	2300      	movs	r3, #0
 800253a:	617b      	str	r3, [r7, #20]
    gi.Speed = GPIO_SPEED_FREQ_LOW;
 800253c:	2300      	movs	r3, #0
 800253e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(led->port, &gi);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f107 020c 	add.w	r2, r7, #12
 8002548:	4611      	mov	r1, r2
 800254a:	4618      	mov	r0, r3
 800254c:	f006 fb64 	bl	8008c18 <HAL_GPIO_Init>
 8002550:	e000      	b.n	8002554 <led_gpio_config_output+0x44>
        return;
 8002552:	bf00      	nop
}
 8002554:	3720      	adds	r7, #32
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}

0800255a <led_gpio_config_pwm>:

static void led_gpio_config_pwm(const led_channel_state_t *led) {
 800255a:	b580      	push	{r7, lr}
 800255c:	b088      	sub	sp, #32
 800255e:	af00      	add	r7, sp, #0
 8002560:	6078      	str	r0, [r7, #4]
    if (!led)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d01c      	beq.n	80025a2 <led_gpio_config_pwm+0x48>
        return;
    GPIO_InitTypeDef gi = {0};
 8002568:	f107 030c 	add.w	r3, r7, #12
 800256c:	2200      	movs	r2, #0
 800256e:	601a      	str	r2, [r3, #0]
 8002570:	605a      	str	r2, [r3, #4]
 8002572:	609a      	str	r2, [r3, #8]
 8002574:	60da      	str	r2, [r3, #12]
 8002576:	611a      	str	r2, [r3, #16]
    gi.Pin = led->pin;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	889b      	ldrh	r3, [r3, #4]
 800257c:	60fb      	str	r3, [r7, #12]
    gi.Mode = GPIO_MODE_AF_PP;
 800257e:	2302      	movs	r3, #2
 8002580:	613b      	str	r3, [r7, #16]
    gi.Pull = GPIO_NOPULL;
 8002582:	2300      	movs	r3, #0
 8002584:	617b      	str	r3, [r7, #20]
    gi.Speed = GPIO_SPEED_FREQ_LOW;
 8002586:	2300      	movs	r3, #0
 8002588:	61bb      	str	r3, [r7, #24]
    gi.Alternate = led->alternate;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(led->port, &gi);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f107 020c 	add.w	r2, r7, #12
 8002598:	4611      	mov	r1, r2
 800259a:	4618      	mov	r0, r3
 800259c:	f006 fb3c 	bl	8008c18 <HAL_GPIO_Init>
 80025a0:	e000      	b.n	80025a4 <led_gpio_config_pwm+0x4a>
        return;
 80025a2:	bf00      	nop
}
 80025a4:	3720      	adds	r7, #32
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
	...

080025ac <led_push_response>:
 *    resposta; em caso negativo, registra o erro e abandona o envio para evitar
 *    inserir dados inválidos na fila.
 *  - Após a codificação, confere o resultado de app_resp_push para sinalizar e
 *    logar falhas na fila de saída (por exemplo, quando estiver cheia).
 */
static void led_push_response(uint8_t frame_id, uint8_t mask, uint8_t status) {
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b088      	sub	sp, #32
 80025b0:	af02      	add	r7, sp, #8
 80025b2:	4603      	mov	r3, r0
 80025b4:	71fb      	strb	r3, [r7, #7]
 80025b6:	460b      	mov	r3, r1
 80025b8:	71bb      	strb	r3, [r7, #6]
 80025ba:	4613      	mov	r3, r2
 80025bc:	717b      	strb	r3, [r7, #5]
    uint8_t raw[7];
    led_ctrl_resp_t resp = { frame_id, mask, status };
 80025be:	79fb      	ldrb	r3, [r7, #7]
 80025c0:	733b      	strb	r3, [r7, #12]
 80025c2:	79bb      	ldrb	r3, [r7, #6]
 80025c4:	737b      	strb	r3, [r7, #13]
 80025c6:	797b      	ldrb	r3, [r7, #5]
 80025c8:	73bb      	strb	r3, [r7, #14]
    if (led_ctrl_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) {
 80025ca:	f107 0110 	add.w	r1, r7, #16
 80025ce:	f107 030c 	add.w	r3, r7, #12
 80025d2:	2207      	movs	r2, #7
 80025d4:	4618      	mov	r0, r3
 80025d6:	f7ff f874 	bl	80016c2 <led_ctrl_resp_encoder>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d00c      	beq.n	80025fa <led_push_response+0x4e>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "resp", "failed to encode led ack");
 80025e0:	4a12      	ldr	r2, [pc, #72]	@ (800262c <led_push_response+0x80>)
 80025e2:	4b13      	ldr	r3, [pc, #76]	@ (8002630 <led_push_response+0x84>)
 80025e4:	9301      	str	r3, [sp, #4]
 80025e6:	4b13      	ldr	r3, [pc, #76]	@ (8002634 <led_push_response+0x88>)
 80025e8:	9300      	str	r3, [sp, #0]
 80025ea:	4613      	mov	r3, r2
 80025ec:	f06f 0201 	mvn.w	r2, #1
 80025f0:	2164      	movs	r1, #100	@ 0x64
 80025f2:	2001      	movs	r0, #1
 80025f4:	f000 fc9a 	bl	8002f2c <log_event_auto>
 80025f8:	e014      	b.n	8002624 <led_push_response+0x78>
        return;
    }
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 80025fa:	f107 0310 	add.w	r3, r7, #16
 80025fe:	2107      	movs	r1, #7
 8002600:	4618      	mov	r0, r3
 8002602:	f004 fc69 	bl	8006ed8 <app_resp_push>
 8002606:	4603      	mov	r3, r0
 8002608:	2b00      	cmp	r3, #0
 800260a:	d00b      	beq.n	8002624 <led_push_response+0x78>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "resp", "failed to queue led ack");
 800260c:	4a07      	ldr	r2, [pc, #28]	@ (800262c <led_push_response+0x80>)
 800260e:	4b0a      	ldr	r3, [pc, #40]	@ (8002638 <led_push_response+0x8c>)
 8002610:	9301      	str	r3, [sp, #4]
 8002612:	4b08      	ldr	r3, [pc, #32]	@ (8002634 <led_push_response+0x88>)
 8002614:	9300      	str	r3, [sp, #0]
 8002616:	4613      	mov	r3, r2
 8002618:	f06f 0203 	mvn.w	r2, #3
 800261c:	2164      	movs	r1, #100	@ 0x64
 800261e:	2001      	movs	r0, #1
 8002620:	f000 fc84 	bl	8002f2c <log_event_auto>
    }
}
 8002624:	3718      	adds	r7, #24
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}
 800262a:	bf00      	nop
 800262c:	08011dbc 	.word	0x08011dbc
 8002630:	08011dc0 	.word	0x08011dc0
 8002634:	08011ddc 	.word	0x08011ddc
 8002638:	08011de4 	.word	0x08011de4

0800263c <led_timer_get_clock>:

static uint32_t led_timer_get_clock(void) {
 800263c:	b580      	push	{r7, lr}
 800263e:	b082      	sub	sp, #8
 8002640:	af00      	add	r7, sp, #0
    uint32_t clk = HAL_RCC_GetPCLK2Freq();
 8002642:	f008 faa1 	bl	800ab88 <HAL_RCC_GetPCLK2Freq>
 8002646:	6078      	str	r0, [r7, #4]
#if defined(RCC_CFGR_PPRE2) && defined(RCC_CFGR_PPRE2_DIV1)
    uint32_t presc = (RCC->CFGR & RCC_CFGR_PPRE2);
 8002648:	4b09      	ldr	r3, [pc, #36]	@ (8002670 <led_timer_get_clock+0x34>)
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8002650:	603b      	str	r3, [r7, #0]
    if (presc != RCC_CFGR_PPRE2_DIV1 && presc != 0u) {
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d005      	beq.n	8002664 <led_timer_get_clock+0x28>
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d002      	beq.n	8002664 <led_timer_get_clock+0x28>
        clk *= 2u;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	005b      	lsls	r3, r3, #1
 8002662:	607b      	str	r3, [r7, #4]
    }
#endif
    return clk;
 8002664:	687b      	ldr	r3, [r7, #4]
}
 8002666:	4618      	mov	r0, r3
 8002668:	3708      	adds	r7, #8
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	40021000 	.word	0x40021000

08002674 <led_compute_period_ticks>:
 * ~1,22 kHz (80 MHz / 65 536). Para atingir frequências como 1 Hz ou 0,2 Hz
 * é necessário reduzir o clock efetivo do TIM15 via prescaler (por exemplo,
 * PSC = 7999 → divisor efetivo 8 000 → f_min ≈ 0,15 Hz).
 */

static uint32_t led_compute_period_ticks(uint16_t freq_centi_hz) {
 8002674:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002678:	b094      	sub	sp, #80	@ 0x50
 800267a:	af00      	add	r7, sp, #0
 800267c:	4603      	mov	r3, r0
 800267e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    if (freq_centi_hz == 0u)
 8002680:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002682:	2b00      	cmp	r3, #0
 8002684:	d101      	bne.n	800268a <led_compute_period_ticks+0x16>
        return 0u;
 8002686:	2300      	movs	r3, #0
 8002688:	e066      	b.n	8002758 <led_compute_period_ticks+0xe4>

    uint32_t timer_clk = led_timer_get_clock();
 800268a:	f7ff ffd7 	bl	800263c <led_timer_get_clock>
 800268e:	6478      	str	r0, [r7, #68]	@ 0x44
    uint32_t prescaler = (uint32_t)htim15.Init.Prescaler + 1u;
 8002690:	4b34      	ldr	r3, [pc, #208]	@ (8002764 <led_compute_period_ticks+0xf0>)
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	3301      	adds	r3, #1
 8002696:	643b      	str	r3, [r7, #64]	@ 0x40
    if (prescaler == 0u)
 8002698:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800269a:	2b00      	cmp	r3, #0
 800269c:	d101      	bne.n	80026a2 <led_compute_period_ticks+0x2e>
        return 0u;
 800269e:	2300      	movs	r3, #0
 80026a0:	e05a      	b.n	8002758 <led_compute_period_ticks+0xe4>

    uint32_t clk_per_second = timer_clk / prescaler;
 80026a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80026a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80026a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80026aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (clk_per_second == 0u)
 80026ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d101      	bne.n	80026b6 <led_compute_period_ticks+0x42>
        return 0u;
 80026b2:	2300      	movs	r3, #0
 80026b4:	e050      	b.n	8002758 <led_compute_period_ticks+0xe4>

    uint64_t scaled_clock = (uint64_t)clk_per_second * 100u;
 80026b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80026b8:	2200      	movs	r2, #0
 80026ba:	4698      	mov	r8, r3
 80026bc:	4691      	mov	r9, r2
 80026be:	4642      	mov	r2, r8
 80026c0:	464b      	mov	r3, r9
 80026c2:	1891      	adds	r1, r2, r2
 80026c4:	60b9      	str	r1, [r7, #8]
 80026c6:	415b      	adcs	r3, r3
 80026c8:	60fb      	str	r3, [r7, #12]
 80026ca:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80026ce:	eb12 0408 	adds.w	r4, r2, r8
 80026d2:	eb43 0509 	adc.w	r5, r3, r9
 80026d6:	f04f 0200 	mov.w	r2, #0
 80026da:	f04f 0300 	mov.w	r3, #0
 80026de:	016b      	lsls	r3, r5, #5
 80026e0:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 80026e4:	0162      	lsls	r2, r4, #5
 80026e6:	eb14 0a02 	adds.w	sl, r4, r2
 80026ea:	eb45 0b03 	adc.w	fp, r5, r3
 80026ee:	eb1a 0308 	adds.w	r3, sl, r8
 80026f2:	603b      	str	r3, [r7, #0]
 80026f4:	eb4b 0309 	adc.w	r3, fp, r9
 80026f8:	607b      	str	r3, [r7, #4]
 80026fa:	e9d7 3400 	ldrd	r3, r4, [r7]
 80026fe:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30
    uint64_t ticks = (scaled_clock + ((uint64_t)freq_centi_hz / 2u)) / (uint64_t)freq_centi_hz;
 8002702:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002704:	085b      	lsrs	r3, r3, #1
 8002706:	b29b      	uxth	r3, r3
 8002708:	b29b      	uxth	r3, r3
 800270a:	2200      	movs	r2, #0
 800270c:	623b      	str	r3, [r7, #32]
 800270e:	627a      	str	r2, [r7, #36]	@ 0x24
 8002710:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002714:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002718:	4621      	mov	r1, r4
 800271a:	1889      	adds	r1, r1, r2
 800271c:	61b9      	str	r1, [r7, #24]
 800271e:	4629      	mov	r1, r5
 8002720:	eb43 0101 	adc.w	r1, r3, r1
 8002724:	61f9      	str	r1, [r7, #28]
 8002726:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002728:	2200      	movs	r2, #0
 800272a:	613b      	str	r3, [r7, #16]
 800272c:	617a      	str	r2, [r7, #20]
 800272e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002732:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002736:	f7fd fdeb 	bl	8000310 <__aeabi_uldivmod>
 800273a:	4602      	mov	r2, r0
 800273c:	460b      	mov	r3, r1
 800273e:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    if (ticks > 0xFFFFFFFFu)
 8002742:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002746:	2b01      	cmp	r3, #1
 8002748:	d305      	bcc.n	8002756 <led_compute_period_ticks+0xe2>
        ticks = 0xFFFFFFFFu;
 800274a:	f04f 32ff 	mov.w	r2, #4294967295
 800274e:	f04f 0300 	mov.w	r3, #0
 8002752:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    return (uint32_t)ticks;
 8002756:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002758:	4618      	mov	r0, r3
 800275a:	3750      	adds	r7, #80	@ 0x50
 800275c:	46bd      	mov	sp, r7
 800275e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002762:	bf00      	nop
 8002764:	20001130 	.word	0x20001130

08002768 <led_apply_pwm>:

static void led_apply_pwm(uint32_t period_ticks, uint32_t pulse_ticks) {
 8002768:	b580      	push	{r7, lr}
 800276a:	b084      	sub	sp, #16
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
 8002770:	6039      	str	r1, [r7, #0]
    if (period_ticks == 0u)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d101      	bne.n	800277c <led_apply_pwm+0x14>
        period_ticks = 1u;
 8002778:	2301      	movs	r3, #1
 800277a:	607b      	str	r3, [r7, #4]
    if (pulse_ticks > period_ticks)
 800277c:	683a      	ldr	r2, [r7, #0]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	429a      	cmp	r2, r3
 8002782:	d901      	bls.n	8002788 <led_apply_pwm+0x20>
        pulse_ticks = period_ticks;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	603b      	str	r3, [r7, #0]

    uint32_t arr = (period_ticks > 0u) ? (period_ticks - 1u) : 0u;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d002      	beq.n	8002794 <led_apply_pwm+0x2c>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	3b01      	subs	r3, #1
 8002792:	e000      	b.n	8002796 <led_apply_pwm+0x2e>
 8002794:	2300      	movs	r3, #0
 8002796:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_AUTORELOAD(&htim15, arr);
 8002798:	4b0a      	ldr	r3, [pc, #40]	@ (80027c4 <led_apply_pwm+0x5c>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	68fa      	ldr	r2, [r7, #12]
 800279e:	62da      	str	r2, [r3, #44]	@ 0x2c
 80027a0:	4a08      	ldr	r2, [pc, #32]	@ (80027c4 <led_apply_pwm+0x5c>)
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_1, pulse_ticks);
 80027a6:	4b07      	ldr	r3, [pc, #28]	@ (80027c4 <led_apply_pwm+0x5c>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	683a      	ldr	r2, [r7, #0]
 80027ac:	635a      	str	r2, [r3, #52]	@ 0x34
    HAL_TIM_GenerateEvent(&htim15, TIM_EVENTSOURCE_UPDATE);
 80027ae:	2101      	movs	r1, #1
 80027b0:	4804      	ldr	r0, [pc, #16]	@ (80027c4 <led_apply_pwm+0x5c>)
 80027b2:	f00b fd5b 	bl	800e26c <HAL_TIM_GenerateEvent>
    htim15.Init.Period = arr;
 80027b6:	4a03      	ldr	r2, [pc, #12]	@ (80027c4 <led_apply_pwm+0x5c>)
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	60d3      	str	r3, [r2, #12]
}
 80027bc:	bf00      	nop
 80027be:	3710      	adds	r7, #16
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	20001130 	.word	0x20001130

080027c8 <led_force_off>:

static void led_force_off(led_channel_state_t *led) {
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b088      	sub	sp, #32
 80027cc:	af04      	add	r7, sp, #16
 80027ce:	6078      	str	r0, [r7, #4]
    if (!led)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d029      	beq.n	800282a <led_force_off+0x62>
        return;
    HAL_StatusTypeDef st = led_pwm_stop();
 80027d6:	f000 f913 	bl	8002a00 <led_pwm_stop>
 80027da:	4603      	mov	r3, r0
 80027dc:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) {
 80027de:	7bfb      	ldrb	r3, [r7, #15]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d00d      	beq.n	8002800 <led_force_off+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao parar PWM do TIM15 (%d)", (int)st);
 80027e4:	4a13      	ldr	r2, [pc, #76]	@ (8002834 <led_force_off+0x6c>)
 80027e6:	7bfb      	ldrb	r3, [r7, #15]
 80027e8:	9302      	str	r3, [sp, #8]
 80027ea:	4b13      	ldr	r3, [pc, #76]	@ (8002838 <led_force_off+0x70>)
 80027ec:	9301      	str	r3, [sp, #4]
 80027ee:	4b13      	ldr	r3, [pc, #76]	@ (800283c <led_force_off+0x74>)
 80027f0:	9300      	str	r3, [sp, #0]
 80027f2:	4613      	mov	r3, r2
 80027f4:	f06f 0203 	mvn.w	r2, #3
 80027f8:	2164      	movs	r1, #100	@ 0x64
 80027fa:	2001      	movs	r0, #1
 80027fc:	f000 fb96 	bl	8002f2c <log_event_auto>
    }
    led_gpio_config_output(led);
 8002800:	6878      	ldr	r0, [r7, #4]
 8002802:	f7ff fe85 	bl	8002510 <led_gpio_config_output>
    HAL_GPIO_WritePin(led->port, led->pin, LED_GPIO_OFF_LEVEL);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6818      	ldr	r0, [r3, #0]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	889b      	ldrh	r3, [r3, #4]
 800280e:	2200      	movs	r2, #0
 8002810:	4619      	mov	r1, r3
 8002812:	f006 fcad 	bl	8009170 <HAL_GPIO_WritePin>
    led->mode = LED_MODE_OFF;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2200      	movs	r2, #0
 800281a:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = 0u;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2200      	movs	r2, #0
 8002820:	81da      	strh	r2, [r3, #14]
    led->is_on = 0u;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2200      	movs	r2, #0
 8002826:	735a      	strb	r2, [r3, #13]
 8002828:	e000      	b.n	800282c <led_force_off+0x64>
        return;
 800282a:	bf00      	nop
}
 800282c:	3710      	adds	r7, #16
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	08011dbc 	.word	0x08011dbc
 8002838:	08011dfc 	.word	0x08011dfc
 800283c:	08011e20 	.word	0x08011e20

08002840 <led_force_on>:

static void led_force_on(led_channel_state_t *led) {
 8002840:	b580      	push	{r7, lr}
 8002842:	b088      	sub	sp, #32
 8002844:	af04      	add	r7, sp, #16
 8002846:	6078      	str	r0, [r7, #4]
    if (!led)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d029      	beq.n	80028a2 <led_force_on+0x62>
        return;
    HAL_StatusTypeDef st = led_pwm_stop();
 800284e:	f000 f8d7 	bl	8002a00 <led_pwm_stop>
 8002852:	4603      	mov	r3, r0
 8002854:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) {
 8002856:	7bfb      	ldrb	r3, [r7, #15]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d00d      	beq.n	8002878 <led_force_on+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao parar PWM do TIM15 (%d)", (int)st);
 800285c:	4a13      	ldr	r2, [pc, #76]	@ (80028ac <led_force_on+0x6c>)
 800285e:	7bfb      	ldrb	r3, [r7, #15]
 8002860:	9302      	str	r3, [sp, #8]
 8002862:	4b13      	ldr	r3, [pc, #76]	@ (80028b0 <led_force_on+0x70>)
 8002864:	9301      	str	r3, [sp, #4]
 8002866:	4b13      	ldr	r3, [pc, #76]	@ (80028b4 <led_force_on+0x74>)
 8002868:	9300      	str	r3, [sp, #0]
 800286a:	4613      	mov	r3, r2
 800286c:	f06f 0203 	mvn.w	r2, #3
 8002870:	2164      	movs	r1, #100	@ 0x64
 8002872:	2001      	movs	r0, #1
 8002874:	f000 fb5a 	bl	8002f2c <log_event_auto>
    }
    led_gpio_config_output(led);
 8002878:	6878      	ldr	r0, [r7, #4]
 800287a:	f7ff fe49 	bl	8002510 <led_gpio_config_output>
    HAL_GPIO_WritePin(led->port, led->pin, LED_GPIO_ON_LEVEL);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6818      	ldr	r0, [r3, #0]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	889b      	ldrh	r3, [r3, #4]
 8002886:	2201      	movs	r2, #1
 8002888:	4619      	mov	r1, r3
 800288a:	f006 fc71 	bl	8009170 <HAL_GPIO_WritePin>
    led->mode = LED_MODE_ON;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2201      	movs	r2, #1
 8002892:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = 0u;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2200      	movs	r2, #0
 8002898:	81da      	strh	r2, [r3, #14]
    led->is_on = 1u;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2201      	movs	r2, #1
 800289e:	735a      	strb	r2, [r3, #13]
 80028a0:	e000      	b.n	80028a4 <led_force_on+0x64>
        return;
 80028a2:	bf00      	nop
}
 80028a4:	3710      	adds	r7, #16
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	08011dbc 	.word	0x08011dbc
 80028b0:	08011dfc 	.word	0x08011dfc
 80028b4:	08011e20 	.word	0x08011e20

080028b8 <led_force_blink>:

static void led_force_blink(led_channel_state_t *led, uint16_t freq_centi_hz) {
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b086      	sub	sp, #24
 80028bc:	af02      	add	r7, sp, #8
 80028be:	6078      	str	r0, [r7, #4]
 80028c0:	460b      	mov	r3, r1
 80028c2:	807b      	strh	r3, [r7, #2]
    if (!led || freq_centi_hz == 0u)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d03c      	beq.n	8002944 <led_force_blink+0x8c>
 80028ca:	887b      	ldrh	r3, [r7, #2]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d039      	beq.n	8002944 <led_force_blink+0x8c>
        return;
    uint32_t period_ticks = led_compute_period_ticks(freq_centi_hz);
 80028d0:	887b      	ldrh	r3, [r7, #2]
 80028d2:	4618      	mov	r0, r3
 80028d4:	f7ff fece 	bl	8002674 <led_compute_period_ticks>
 80028d8:	60f8      	str	r0, [r7, #12]
    if (period_ticks < 2u)
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	2b01      	cmp	r3, #1
 80028de:	d801      	bhi.n	80028e4 <led_force_blink+0x2c>
        period_ticks = 2u;
 80028e0:	2302      	movs	r3, #2
 80028e2:	60fb      	str	r3, [r7, #12]
    if (period_ticks > (uint32_t)0x10000u)
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028ea:	d902      	bls.n	80028f2 <led_force_blink+0x3a>
        period_ticks = 0x10000u;
 80028ec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80028f0:	60fb      	str	r3, [r7, #12]

    uint32_t pulse_ticks = period_ticks / 2u;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	085b      	lsrs	r3, r3, #1
 80028f6:	60bb      	str	r3, [r7, #8]
    led_gpio_config_pwm(led);
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	f7ff fe2e 	bl	800255a <led_gpio_config_pwm>
    led_apply_pwm(period_ticks, pulse_ticks);
 80028fe:	68b9      	ldr	r1, [r7, #8]
 8002900:	68f8      	ldr	r0, [r7, #12]
 8002902:	f7ff ff31 	bl	8002768 <led_apply_pwm>
    if (led_pwm_start() != HAL_OK) {
 8002906:	f000 f85d 	bl	80029c4 <led_pwm_start>
 800290a:	4603      	mov	r3, r0
 800290c:	2b00      	cmp	r3, #0
 800290e:	d00f      	beq.n	8002930 <led_force_blink+0x78>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao iniciar PWM do TIM15");
 8002910:	4a0e      	ldr	r2, [pc, #56]	@ (800294c <led_force_blink+0x94>)
 8002912:	4b0f      	ldr	r3, [pc, #60]	@ (8002950 <led_force_blink+0x98>)
 8002914:	9301      	str	r3, [sp, #4]
 8002916:	4b0f      	ldr	r3, [pc, #60]	@ (8002954 <led_force_blink+0x9c>)
 8002918:	9300      	str	r3, [sp, #0]
 800291a:	4613      	mov	r3, r2
 800291c:	f06f 0203 	mvn.w	r2, #3
 8002920:	2164      	movs	r1, #100	@ 0x64
 8002922:	2001      	movs	r0, #1
 8002924:	f000 fb02 	bl	8002f2c <log_event_auto>
        led_force_off(led);
 8002928:	6878      	ldr	r0, [r7, #4]
 800292a:	f7ff ff4d 	bl	80027c8 <led_force_off>
        return;
 800292e:	e00a      	b.n	8002946 <led_force_blink+0x8e>
    }
    led->mode = LED_MODE_BLINK;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2202      	movs	r2, #2
 8002934:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = freq_centi_hz;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	887a      	ldrh	r2, [r7, #2]
 800293a:	81da      	strh	r2, [r3, #14]
    led->is_on = 0u;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2200      	movs	r2, #0
 8002940:	735a      	strb	r2, [r3, #13]
 8002942:	e000      	b.n	8002946 <led_force_blink+0x8e>
        return;
 8002944:	bf00      	nop
}
 8002946:	3710      	adds	r7, #16
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}
 800294c:	08011dbc 	.word	0x08011dbc
 8002950:	08011e28 	.word	0x08011e28
 8002954:	08011e20 	.word	0x08011e20

08002958 <led_apply_config>:

static void led_apply_config(led_channel_state_t *led, uint8_t mode, uint16_t freq_centi_hz) {
 8002958:	b580      	push	{r7, lr}
 800295a:	b084      	sub	sp, #16
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
 8002960:	460b      	mov	r3, r1
 8002962:	70fb      	strb	r3, [r7, #3]
 8002964:	4613      	mov	r3, r2
 8002966:	803b      	strh	r3, [r7, #0]
    if (!led)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d026      	beq.n	80029bc <led_apply_config+0x64>
        return;

    if (mode > LED_MODE_BLINK)
 800296e:	78fb      	ldrb	r3, [r7, #3]
 8002970:	2b02      	cmp	r3, #2
 8002972:	d901      	bls.n	8002978 <led_apply_config+0x20>
        mode = LED_MODE_OFF;
 8002974:	2300      	movs	r3, #0
 8002976:	70fb      	strb	r3, [r7, #3]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002978:	f3ef 8310 	mrs	r3, PRIMASK
 800297c:	60bb      	str	r3, [r7, #8]
  return(result);
 800297e:	68bb      	ldr	r3, [r7, #8]

    uint32_t primask = __get_PRIMASK();
 8002980:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8002982:	b672      	cpsid	i
}
 8002984:	bf00      	nop
    __disable_irq();

    if (mode == LED_MODE_ON) {
 8002986:	78fb      	ldrb	r3, [r7, #3]
 8002988:	2b01      	cmp	r3, #1
 800298a:	d103      	bne.n	8002994 <led_apply_config+0x3c>
        led_force_on(led);
 800298c:	6878      	ldr	r0, [r7, #4]
 800298e:	f7ff ff57 	bl	8002840 <led_force_on>
 8002992:	e00e      	b.n	80029b2 <led_apply_config+0x5a>
    } else if (mode == LED_MODE_BLINK && freq_centi_hz > 0u) {
 8002994:	78fb      	ldrb	r3, [r7, #3]
 8002996:	2b02      	cmp	r3, #2
 8002998:	d108      	bne.n	80029ac <led_apply_config+0x54>
 800299a:	883b      	ldrh	r3, [r7, #0]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d005      	beq.n	80029ac <led_apply_config+0x54>
        led_force_blink(led, freq_centi_hz);
 80029a0:	883b      	ldrh	r3, [r7, #0]
 80029a2:	4619      	mov	r1, r3
 80029a4:	6878      	ldr	r0, [r7, #4]
 80029a6:	f7ff ff87 	bl	80028b8 <led_force_blink>
 80029aa:	e002      	b.n	80029b2 <led_apply_config+0x5a>
    } else {
        led_force_off(led);
 80029ac:	6878      	ldr	r0, [r7, #4]
 80029ae:	f7ff ff0b 	bl	80027c8 <led_force_off>
    }

    if (primask == 0u) {
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d102      	bne.n	80029be <led_apply_config+0x66>
  __ASM volatile ("cpsie i" : : : "memory");
 80029b8:	b662      	cpsie	i
}
 80029ba:	e000      	b.n	80029be <led_apply_config+0x66>
        return;
 80029bc:	bf00      	nop
        __enable_irq();
    }
}
 80029be:	3710      	adds	r7, #16
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}

080029c4 <led_pwm_start>:

static HAL_StatusTypeDef led_pwm_start(void) {
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b082      	sub	sp, #8
 80029c8:	af00      	add	r7, sp, #0
    if (g_pwm_running)
 80029ca:	4b0b      	ldr	r3, [pc, #44]	@ (80029f8 <led_pwm_start+0x34>)
 80029cc:	781b      	ldrb	r3, [r3, #0]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d001      	beq.n	80029d6 <led_pwm_start+0x12>
        return HAL_OK;
 80029d2:	2300      	movs	r3, #0
 80029d4:	e00c      	b.n	80029f0 <led_pwm_start+0x2c>

    HAL_StatusTypeDef st = HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 80029d6:	2100      	movs	r1, #0
 80029d8:	4808      	ldr	r0, [pc, #32]	@ (80029fc <led_pwm_start+0x38>)
 80029da:	f00a fb8d 	bl	800d0f8 <HAL_TIM_PWM_Start>
 80029de:	4603      	mov	r3, r0
 80029e0:	71fb      	strb	r3, [r7, #7]
#if defined(TIM_CHANNEL_1N)
    if (st == HAL_OK) {
        st = HAL_TIMEx_PWMN_Start(&htim15, TIM_CHANNEL_1);
    }
#endif
    if (st == HAL_OK) {
 80029e2:	79fb      	ldrb	r3, [r7, #7]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d102      	bne.n	80029ee <led_pwm_start+0x2a>
        g_pwm_running = 1u;
 80029e8:	4b03      	ldr	r3, [pc, #12]	@ (80029f8 <led_pwm_start+0x34>)
 80029ea:	2201      	movs	r2, #1
 80029ec:	701a      	strb	r2, [r3, #0]
    }
    return st;
 80029ee:	79fb      	ldrb	r3, [r7, #7]
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	3708      	adds	r7, #8
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	200000ee 	.word	0x200000ee
 80029fc:	20001130 	.word	0x20001130

08002a00 <led_pwm_stop>:

static HAL_StatusTypeDef led_pwm_stop(void) {
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b082      	sub	sp, #8
 8002a04:	af00      	add	r7, sp, #0
    if (!g_pwm_running)
 8002a06:	4b17      	ldr	r3, [pc, #92]	@ (8002a64 <led_pwm_stop+0x64>)
 8002a08:	781b      	ldrb	r3, [r3, #0]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d101      	bne.n	8002a12 <led_pwm_stop+0x12>
        return HAL_OK;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	e024      	b.n	8002a5c <led_pwm_stop+0x5c>

    HAL_StatusTypeDef st = HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_1);
 8002a12:	2100      	movs	r1, #0
 8002a14:	4814      	ldr	r0, [pc, #80]	@ (8002a68 <led_pwm_stop+0x68>)
 8002a16:	f00a fd1f 	bl	800d458 <HAL_TIM_PWM_Stop>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	71fb      	strb	r3, [r7, #7]
#if defined(TIM_CHANNEL_1N)
    if (st == HAL_OK) {
        st = HAL_TIMEx_PWMN_Stop(&htim15, TIM_CHANNEL_1);
    }
#endif
    if (st == HAL_OK) {
 8002a1e:	79fb      	ldrb	r3, [r7, #7]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d11a      	bne.n	8002a5a <led_pwm_stop+0x5a>
        __HAL_TIM_DISABLE(&htim15);
 8002a24:	4b10      	ldr	r3, [pc, #64]	@ (8002a68 <led_pwm_stop+0x68>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	6a1a      	ldr	r2, [r3, #32]
 8002a2a:	f241 1311 	movw	r3, #4369	@ 0x1111
 8002a2e:	4013      	ands	r3, r2
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d10f      	bne.n	8002a54 <led_pwm_stop+0x54>
 8002a34:	4b0c      	ldr	r3, [pc, #48]	@ (8002a68 <led_pwm_stop+0x68>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	6a1a      	ldr	r2, [r3, #32]
 8002a3a:	f240 4344 	movw	r3, #1092	@ 0x444
 8002a3e:	4013      	ands	r3, r2
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d107      	bne.n	8002a54 <led_pwm_stop+0x54>
 8002a44:	4b08      	ldr	r3, [pc, #32]	@ (8002a68 <led_pwm_stop+0x68>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	4b07      	ldr	r3, [pc, #28]	@ (8002a68 <led_pwm_stop+0x68>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f022 0201 	bic.w	r2, r2, #1
 8002a52:	601a      	str	r2, [r3, #0]
        g_pwm_running = 0u;
 8002a54:	4b03      	ldr	r3, [pc, #12]	@ (8002a64 <led_pwm_stop+0x64>)
 8002a56:	2200      	movs	r2, #0
 8002a58:	701a      	strb	r2, [r3, #0]
    }
    return st;
 8002a5a:	79fb      	ldrb	r3, [r7, #7]
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	3708      	adds	r7, #8
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}
 8002a64:	200000ee 	.word	0x200000ee
 8002a68:	20001130 	.word	0x20001130

08002a6c <led_service_init>:

void led_service_init(void) {
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b08a      	sub	sp, #40	@ 0x28
 8002a70:	af02      	add	r7, sp, #8
    g_pwm_running = 0u;
 8002a72:	4b42      	ldr	r3, [pc, #264]	@ (8002b7c <led_service_init+0x110>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	701a      	strb	r2, [r3, #0]

    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 8002a78:	2300      	movs	r3, #0
 8002a7a:	61fb      	str	r3, [r7, #28]
 8002a7c:	e02d      	b.n	8002ada <led_service_init+0x6e>
        led_gpio_config_output(&g_leds[i]);
 8002a7e:	69fb      	ldr	r3, [r7, #28]
 8002a80:	011b      	lsls	r3, r3, #4
 8002a82:	4a3f      	ldr	r2, [pc, #252]	@ (8002b80 <led_service_init+0x114>)
 8002a84:	4413      	add	r3, r2
 8002a86:	4618      	mov	r0, r3
 8002a88:	f7ff fd42 	bl	8002510 <led_gpio_config_output>
        HAL_GPIO_WritePin(g_leds[i].port, g_leds[i].pin, LED_GPIO_OFF_LEVEL);
 8002a8c:	4a3c      	ldr	r2, [pc, #240]	@ (8002b80 <led_service_init+0x114>)
 8002a8e:	69fb      	ldr	r3, [r7, #28]
 8002a90:	011b      	lsls	r3, r3, #4
 8002a92:	4413      	add	r3, r2
 8002a94:	6818      	ldr	r0, [r3, #0]
 8002a96:	4a3a      	ldr	r2, [pc, #232]	@ (8002b80 <led_service_init+0x114>)
 8002a98:	69fb      	ldr	r3, [r7, #28]
 8002a9a:	011b      	lsls	r3, r3, #4
 8002a9c:	4413      	add	r3, r2
 8002a9e:	3304      	adds	r3, #4
 8002aa0:	881b      	ldrh	r3, [r3, #0]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	f006 fb63 	bl	8009170 <HAL_GPIO_WritePin>
        g_leds[i].mode = LED_MODE_OFF;
 8002aaa:	4a35      	ldr	r2, [pc, #212]	@ (8002b80 <led_service_init+0x114>)
 8002aac:	69fb      	ldr	r3, [r7, #28]
 8002aae:	011b      	lsls	r3, r3, #4
 8002ab0:	4413      	add	r3, r2
 8002ab2:	330c      	adds	r3, #12
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	701a      	strb	r2, [r3, #0]
        g_leds[i].frequency_centi_hz = 0u;
 8002ab8:	4a31      	ldr	r2, [pc, #196]	@ (8002b80 <led_service_init+0x114>)
 8002aba:	69fb      	ldr	r3, [r7, #28]
 8002abc:	011b      	lsls	r3, r3, #4
 8002abe:	4413      	add	r3, r2
 8002ac0:	330e      	adds	r3, #14
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	801a      	strh	r2, [r3, #0]
        g_leds[i].is_on = 0u;
 8002ac6:	4a2e      	ldr	r2, [pc, #184]	@ (8002b80 <led_service_init+0x114>)
 8002ac8:	69fb      	ldr	r3, [r7, #28]
 8002aca:	011b      	lsls	r3, r3, #4
 8002acc:	4413      	add	r3, r2
 8002ace:	330d      	adds	r3, #13
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 8002ad4:	69fb      	ldr	r3, [r7, #28]
 8002ad6:	3301      	adds	r3, #1
 8002ad8:	61fb      	str	r3, [r7, #28]
 8002ada:	69fb      	ldr	r3, [r7, #28]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d0ce      	beq.n	8002a7e <led_service_init+0x12>
    }

    if (htim15.Instance != TIM15) {
 8002ae0:	4b28      	ldr	r3, [pc, #160]	@ (8002b84 <led_service_init+0x118>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a28      	ldr	r2, [pc, #160]	@ (8002b88 <led_service_init+0x11c>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d001      	beq.n	8002aee <led_service_init+0x82>
        MX_TIM15_Init();
 8002aea:	f005 f921 	bl	8007d30 <MX_TIM15_Init>
    }

    if (HAL_TIM_PWM_Init(&htim15) != HAL_OK) {
 8002aee:	4825      	ldr	r0, [pc, #148]	@ (8002b84 <led_service_init+0x118>)
 8002af0:	f00a f9ee 	bl	800ced0 <HAL_TIM_PWM_Init>
 8002af4:	4603      	mov	r3, r0
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d00c      	beq.n	8002b14 <led_service_init+0xa8>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao inicializar PWM do TIM15");
 8002afa:	4a24      	ldr	r2, [pc, #144]	@ (8002b8c <led_service_init+0x120>)
 8002afc:	4b24      	ldr	r3, [pc, #144]	@ (8002b90 <led_service_init+0x124>)
 8002afe:	9301      	str	r3, [sp, #4]
 8002b00:	4b24      	ldr	r3, [pc, #144]	@ (8002b94 <led_service_init+0x128>)
 8002b02:	9300      	str	r3, [sp, #0]
 8002b04:	4613      	mov	r3, r2
 8002b06:	f06f 0203 	mvn.w	r2, #3
 8002b0a:	2164      	movs	r1, #100	@ 0x64
 8002b0c:	2001      	movs	r0, #1
 8002b0e:	f000 fa0d 	bl	8002f2c <log_event_auto>
        return;
 8002b12:	e02f      	b.n	8002b74 <led_service_init+0x108>
    }

    TIM_OC_InitTypeDef oc = {0};
 8002b14:	463b      	mov	r3, r7
 8002b16:	2200      	movs	r2, #0
 8002b18:	601a      	str	r2, [r3, #0]
 8002b1a:	605a      	str	r2, [r3, #4]
 8002b1c:	609a      	str	r2, [r3, #8]
 8002b1e:	60da      	str	r2, [r3, #12]
 8002b20:	611a      	str	r2, [r3, #16]
 8002b22:	615a      	str	r2, [r3, #20]
 8002b24:	619a      	str	r2, [r3, #24]
    oc.OCMode = TIM_OCMODE_PWM1;
 8002b26:	2360      	movs	r3, #96	@ 0x60
 8002b28:	603b      	str	r3, [r7, #0]
#if LED_ACTIVE_HIGH
    oc.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	60bb      	str	r3, [r7, #8]
    oc.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	60fb      	str	r3, [r7, #12]
#else
    oc.OCPolarity = TIM_OCPOLARITY_LOW;
    oc.OCNPolarity = TIM_OCNPOLARITY_LOW;
#endif
    oc.OCFastMode = TIM_OCFAST_DISABLE;
 8002b32:	2300      	movs	r3, #0
 8002b34:	613b      	str	r3, [r7, #16]
    oc.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002b36:	2300      	movs	r3, #0
 8002b38:	617b      	str	r3, [r7, #20]
    oc.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	61bb      	str	r3, [r7, #24]
    oc.Pulse = 0u;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	607b      	str	r3, [r7, #4]

    if (HAL_TIM_PWM_ConfigChannel(&htim15, &oc, TIM_CHANNEL_1) != HAL_OK) {
 8002b42:	463b      	mov	r3, r7
 8002b44:	2200      	movs	r2, #0
 8002b46:	4619      	mov	r1, r3
 8002b48:	480e      	ldr	r0, [pc, #56]	@ (8002b84 <led_service_init+0x118>)
 8002b4a:	f00b f941 	bl	800ddd0 <HAL_TIM_PWM_ConfigChannel>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d00c      	beq.n	8002b6e <led_service_init+0x102>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao configurar canal PWM do TIM15");
 8002b54:	4a0d      	ldr	r2, [pc, #52]	@ (8002b8c <led_service_init+0x120>)
 8002b56:	4b10      	ldr	r3, [pc, #64]	@ (8002b98 <led_service_init+0x12c>)
 8002b58:	9301      	str	r3, [sp, #4]
 8002b5a:	4b0e      	ldr	r3, [pc, #56]	@ (8002b94 <led_service_init+0x128>)
 8002b5c:	9300      	str	r3, [sp, #0]
 8002b5e:	4613      	mov	r3, r2
 8002b60:	f06f 0203 	mvn.w	r2, #3
 8002b64:	2164      	movs	r1, #100	@ 0x64
 8002b66:	2001      	movs	r0, #1
 8002b68:	f000 f9e0 	bl	8002f2c <log_event_auto>
        return;
 8002b6c:	e002      	b.n	8002b74 <led_service_init+0x108>
    }

    led_force_off(&g_leds[0]);
 8002b6e:	4804      	ldr	r0, [pc, #16]	@ (8002b80 <led_service_init+0x114>)
 8002b70:	f7ff fe2a 	bl	80027c8 <led_force_off>
}
 8002b74:	3720      	adds	r7, #32
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}
 8002b7a:	bf00      	nop
 8002b7c:	200000ee 	.word	0x200000ee
 8002b80:	20000000 	.word	0x20000000
 8002b84:	20001130 	.word	0x20001130
 8002b88:	40014000 	.word	0x40014000
 8002b8c:	08011dbc 	.word	0x08011dbc
 8002b90:	08011e48 	.word	0x08011e48
 8002b94:	08011e20 	.word	0x08011e20
 8002b98:	08011e6c 	.word	0x08011e6c

08002b9c <led_on_led_ctrl>:

void led_on_led_ctrl(const uint8_t *frame, uint32_t len) {
 8002b9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b9e:	b097      	sub	sp, #92	@ 0x5c
 8002ba0:	af0a      	add	r7, sp, #40	@ 0x28
 8002ba2:	6178      	str	r0, [r7, #20]
 8002ba4:	6139      	str	r1, [r7, #16]
    led_ctrl_req_t req;
    if (!frame)
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	f000 80d2 	beq.w	8002d52 <led_on_led_ctrl+0x1b6>
        return;
    if (len < LED_CTRL_REQ_TOTAL_LEN || len > LED_CTRL_REQ_PADDED_TOTAL_LEN) {
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	2b08      	cmp	r3, #8
 8002bb2:	d902      	bls.n	8002bba <led_on_led_ctrl+0x1e>
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	2b2a      	cmp	r3, #42	@ 0x2a
 8002bb8:	d90e      	bls.n	8002bd8 <led_on_led_ctrl+0x3c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "len", "invalid led frame len=%lu", (unsigned long)len);
 8002bba:	4a68      	ldr	r2, [pc, #416]	@ (8002d5c <led_on_led_ctrl+0x1c0>)
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	9302      	str	r3, [sp, #8]
 8002bc0:	4b67      	ldr	r3, [pc, #412]	@ (8002d60 <led_on_led_ctrl+0x1c4>)
 8002bc2:	9301      	str	r3, [sp, #4]
 8002bc4:	4b67      	ldr	r3, [pc, #412]	@ (8002d64 <led_on_led_ctrl+0x1c8>)
 8002bc6:	9300      	str	r3, [sp, #0]
 8002bc8:	4613      	mov	r3, r2
 8002bca:	f06f 0203 	mvn.w	r2, #3
 8002bce:	2164      	movs	r1, #100	@ 0x64
 8002bd0:	2001      	movs	r0, #1
 8002bd2:	f000 f9ab 	bl	8002f2c <log_event_auto>
        return;
 8002bd6:	e0bd      	b.n	8002d54 <led_on_led_ctrl+0x1b8>
    }
    proto_result_t decode_status = led_ctrl_req_decoder(frame, len, &req);
 8002bd8:	f107 031c 	add.w	r3, r7, #28
 8002bdc:	461a      	mov	r2, r3
 8002bde:	6939      	ldr	r1, [r7, #16]
 8002be0:	6978      	ldr	r0, [r7, #20]
 8002be2:	f7fd fe80 	bl	80008e6 <led_ctrl_req_decoder>
 8002be6:	4603      	mov	r3, r0
 8002be8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (decode_status != PROTO_OK) {
 8002bec:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d00f      	beq.n	8002c14 <led_on_led_ctrl+0x78>
        LOGA_THIS(LOG_STATE_ERROR, decode_status, "decode", "failed to decode led request (%d)", (int)decode_status);
 8002bf4:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 8002bf8:	4958      	ldr	r1, [pc, #352]	@ (8002d5c <led_on_led_ctrl+0x1c0>)
 8002bfa:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002bfe:	9302      	str	r3, [sp, #8]
 8002c00:	4b59      	ldr	r3, [pc, #356]	@ (8002d68 <led_on_led_ctrl+0x1cc>)
 8002c02:	9301      	str	r3, [sp, #4]
 8002c04:	4b59      	ldr	r3, [pc, #356]	@ (8002d6c <led_on_led_ctrl+0x1d0>)
 8002c06:	9300      	str	r3, [sp, #0]
 8002c08:	460b      	mov	r3, r1
 8002c0a:	2164      	movs	r1, #100	@ 0x64
 8002c0c:	2001      	movs	r0, #1
 8002c0e:	f000 f98d 	bl	8002f2c <log_event_auto>
        return;
 8002c12:	e09f      	b.n	8002d54 <led_on_led_ctrl+0x1b8>
    }

    const uint8_t requested_mask = req.ledMask;
 8002c14:	7f7b      	ldrb	r3, [r7, #29]
 8002c16:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    const uint8_t valid_mask = LED_MASK_LED1;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    uint8_t ack_mask = 0u;
 8002c20:	2300      	movs	r3, #0
 8002c22:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint8_t status = PROTO_OK;
 8002c26:	2300      	movs	r3, #0
 8002c28:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c30:	e02d      	b.n	8002c8e <led_on_led_ctrl+0xf2>
        uint8_t mask_bit = LED_MASK_LED1;
 8002c32:	2301      	movs	r3, #1
 8002c34:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        if ((requested_mask & mask_bit) == 0u) {
 8002c38:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002c3c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002c40:	4013      	ands	r3, r2
 8002c42:	b2db      	uxtb	r3, r3
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d01e      	beq.n	8002c86 <led_on_led_ctrl+0xea>
            continue;
        }
        ack_mask |= mask_bit;
 8002c48:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8002c4c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002c50:	4313      	orrs	r3, r2
 8002c52:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        led_apply_config(&g_leds[i], req.channel[i].mode, req.channel[i].frequency);
 8002c56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c58:	011b      	lsls	r3, r3, #4
 8002c5a:	4a45      	ldr	r2, [pc, #276]	@ (8002d70 <led_on_led_ctrl+0x1d4>)
 8002c5c:	1898      	adds	r0, r3, r2
 8002c5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c60:	009b      	lsls	r3, r3, #2
 8002c62:	3320      	adds	r3, #32
 8002c64:	f107 0210 	add.w	r2, r7, #16
 8002c68:	4413      	add	r3, r2
 8002c6a:	f813 1c12 	ldrb.w	r1, [r3, #-18]
 8002c6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c70:	009b      	lsls	r3, r3, #2
 8002c72:	3320      	adds	r3, #32
 8002c74:	f107 0210 	add.w	r2, r7, #16
 8002c78:	4413      	add	r3, r2
 8002c7a:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8002c7e:	461a      	mov	r2, r3
 8002c80:	f7ff fe6a 	bl	8002958 <led_apply_config>
 8002c84:	e000      	b.n	8002c88 <led_on_led_ctrl+0xec>
            continue;
 8002c86:	bf00      	nop
    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 8002c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c8a:	3301      	adds	r3, #1
 8002c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d0ce      	beq.n	8002c32 <led_on_led_ctrl+0x96>
    }

    if ((requested_mask & (uint8_t)~valid_mask) != 0u) {
 8002c94:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002c98:	43db      	mvns	r3, r3
 8002c9a:	b2da      	uxtb	r2, r3
 8002c9c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	b2db      	uxtb	r3, r3
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d003      	beq.n	8002cb0 <led_on_led_ctrl+0x114>
        status = PROTO_WARN;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8002cae:	e00a      	b.n	8002cc6 <led_on_led_ctrl+0x12a>
    } else if (ack_mask == 0u && requested_mask != 0u) {
 8002cb0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d106      	bne.n	8002cc6 <led_on_led_ctrl+0x12a>
 8002cb8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d002      	beq.n	8002cc6 <led_on_led_ctrl+0x12a>
        status = PROTO_WARN;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    }

    led_push_response(req.frameId, ack_mask, status);
 8002cc6:	7f3b      	ldrb	r3, [r7, #28]
 8002cc8:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8002ccc:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f7ff fc6b 	bl	80025ac <led_push_response>

    LOGA_THIS(LOG_STATE_APPLIED, status, "applied",
 8002cd6:	f897 402e 	ldrb.w	r4, [r7, #46]	@ 0x2e
 8002cda:	4e20      	ldr	r6, [pc, #128]	@ (8002d5c <led_on_led_ctrl+0x1c0>)
 8002cdc:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002ce0:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 8002ce4:	4b22      	ldr	r3, [pc, #136]	@ (8002d70 <led_on_led_ctrl+0x1d4>)
 8002ce6:	7b1b      	ldrb	r3, [r3, #12]
 8002ce8:	60fb      	str	r3, [r7, #12]
 8002cea:	4b21      	ldr	r3, [pc, #132]	@ (8002d70 <led_on_led_ctrl+0x1d4>)
 8002cec:	89db      	ldrh	r3, [r3, #14]
 8002cee:	4821      	ldr	r0, [pc, #132]	@ (8002d74 <led_on_led_ctrl+0x1d8>)
 8002cf0:	fba0 0303 	umull	r0, r3, r0, r3
 8002cf4:	095b      	lsrs	r3, r3, #5
 8002cf6:	b29b      	uxth	r3, r3
 8002cf8:	60bb      	str	r3, [r7, #8]
 8002cfa:	4b1d      	ldr	r3, [pc, #116]	@ (8002d70 <led_on_led_ctrl+0x1d4>)
 8002cfc:	89db      	ldrh	r3, [r3, #14]
 8002cfe:	481d      	ldr	r0, [pc, #116]	@ (8002d74 <led_on_led_ctrl+0x1d8>)
 8002d00:	fba0 5003 	umull	r5, r0, r0, r3
 8002d04:	0940      	lsrs	r0, r0, #5
 8002d06:	2564      	movs	r5, #100	@ 0x64
 8002d08:	fb05 f000 	mul.w	r0, r5, r0
 8002d0c:	1a1b      	subs	r3, r3, r0
 8002d0e:	b29b      	uxth	r3, r3
 8002d10:	461d      	mov	r5, r3
 8002d12:	4b17      	ldr	r3, [pc, #92]	@ (8002d70 <led_on_led_ctrl+0x1d4>)
 8002d14:	7b5b      	ldrb	r3, [r3, #13]
 8002d16:	607b      	str	r3, [r7, #4]
 8002d18:	4b17      	ldr	r3, [pc, #92]	@ (8002d78 <led_on_led_ctrl+0x1dc>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d1e:	3301      	adds	r3, #1
 8002d20:	4815      	ldr	r0, [pc, #84]	@ (8002d78 <led_on_led_ctrl+0x1dc>)
 8002d22:	6800      	ldr	r0, [r0, #0]
 8002d24:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8002d26:	9009      	str	r0, [sp, #36]	@ 0x24
 8002d28:	9308      	str	r3, [sp, #32]
 8002d2a:	6878      	ldr	r0, [r7, #4]
 8002d2c:	9007      	str	r0, [sp, #28]
 8002d2e:	9506      	str	r5, [sp, #24]
 8002d30:	68b8      	ldr	r0, [r7, #8]
 8002d32:	9005      	str	r0, [sp, #20]
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	9304      	str	r3, [sp, #16]
 8002d38:	9103      	str	r1, [sp, #12]
 8002d3a:	9202      	str	r2, [sp, #8]
 8002d3c:	4b0f      	ldr	r3, [pc, #60]	@ (8002d7c <led_on_led_ctrl+0x1e0>)
 8002d3e:	9301      	str	r3, [sp, #4]
 8002d40:	4b0f      	ldr	r3, [pc, #60]	@ (8002d80 <led_on_led_ctrl+0x1e4>)
 8002d42:	9300      	str	r3, [sp, #0]
 8002d44:	4633      	mov	r3, r6
 8002d46:	4622      	mov	r2, r4
 8002d48:	2102      	movs	r1, #2
 8002d4a:	2001      	movs	r0, #1
 8002d4c:	f000 f8ee 	bl	8002f2c <log_event_auto>
 8002d50:	e000      	b.n	8002d54 <led_on_led_ctrl+0x1b8>
        return;
 8002d52:	bf00      	nop
              (unsigned long)(g_leds[0].frequency_centi_hz / 100u),
              (unsigned long)(g_leds[0].frequency_centi_hz % 100u),
              g_leds[0].is_on,
              (unsigned long)(__HAL_TIM_GET_AUTORELOAD(&htim15) + 1u),
              (unsigned long)__HAL_TIM_GET_COMPARE(&htim15, TIM_CHANNEL_1));
 8002d54:	3734      	adds	r7, #52	@ 0x34
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	08011dbc 	.word	0x08011dbc
 8002d60:	08011e94 	.word	0x08011e94
 8002d64:	08011eb0 	.word	0x08011eb0
 8002d68:	08011eb4 	.word	0x08011eb4
 8002d6c:	08011ed8 	.word	0x08011ed8
 8002d70:	20000000 	.word	0x20000000
 8002d74:	51eb851f 	.word	0x51eb851f
 8002d78:	20001130 	.word	0x20001130
 8002d7c:	08011ee0 	.word	0x08011ee0
 8002d80:	08011f30 	.word	0x08011f30

08002d84 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b083      	sub	sp, #12
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002d8c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002d90:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8002d94:	f003 0301 	and.w	r3, r3, #1
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d013      	beq.n	8002dc4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8002d9c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002da0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8002da4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d00b      	beq.n	8002dc4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8002dac:	e000      	b.n	8002db0 <ITM_SendChar+0x2c>
    {
      __NOP();
 8002dae:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8002db0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d0f9      	beq.n	8002dae <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8002dba:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002dbe:	687a      	ldr	r2, [r7, #4]
 8002dc0:	b2d2      	uxtb	r2, r2
 8002dc2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8002dc4:	687b      	ldr	r3, [r7, #4]
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	370c      	adds	r7, #12
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr
	...

08002dd4 <log_service_init>:
#include <stdarg.h>
#include <string.h>
#include "usart.h"
#include "stm32l4xx.h"  // ITM_SendChar/CoreDebug/DBGMCU/TPI

void log_service_init(void){
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	af00      	add	r7, sp, #0
    // Garante stdout sem buffer para que o printf descarregue imediatamente na UART.
    setvbuf(stdout, NULL, _IONBF, 0);
 8002dd8:	4b04      	ldr	r3, [pc, #16]	@ (8002dec <log_service_init+0x18>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	6898      	ldr	r0, [r3, #8]
 8002dde:	2300      	movs	r3, #0
 8002de0:	2202      	movs	r2, #2
 8002de2:	2100      	movs	r1, #0
 8002de4:	f00d ff72 	bl	8010ccc <setvbuf>
}
 8002de8:	bf00      	nop
 8002dea:	bd80      	pop	{r7, pc}
 8002dec:	2000003c 	.word	0x2000003c

08002df0 <log_event_ids>:

void log_poll(void){
    // No-op: a transmissão é síncrona via _write/HAL_UART_Transmit.
}

void log_event_ids(uint8_t service_id, uint8_t state_id, int32_t status){
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b082      	sub	sp, #8
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	4603      	mov	r3, r0
 8002df8:	603a      	str	r2, [r7, #0]
 8002dfa:	71fb      	strb	r3, [r7, #7]
 8002dfc:	460b      	mov	r3, r1
 8002dfe:	71bb      	strb	r3, [r7, #6]
    printf("L:svc=%u,state=%u,status=%ld\r\n", (unsigned)service_id, (unsigned)state_id, (long)status);
 8002e00:	79f9      	ldrb	r1, [r7, #7]
 8002e02:	79ba      	ldrb	r2, [r7, #6]
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	4803      	ldr	r0, [pc, #12]	@ (8002e14 <log_event_ids+0x24>)
 8002e08:	f00d fef0 	bl	8010bec <iprintf>
}
 8002e0c:	bf00      	nop
 8002e0e:	3708      	adds	r7, #8
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}
 8002e14:	08011f38 	.word	0x08011f38

08002e18 <log_event_names>:

void log_event_names(const char* service_name, const char* state_name, const char* status_text){
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b084      	sub	sp, #16
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	60f8      	str	r0, [r7, #12]
 8002e20:	60b9      	str	r1, [r7, #8]
 8002e22:	607a      	str	r2, [r7, #4]
    if(!service_name) service_name = "?";
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d101      	bne.n	8002e2e <log_event_names+0x16>
 8002e2a:	4b0b      	ldr	r3, [pc, #44]	@ (8002e58 <log_event_names+0x40>)
 8002e2c:	60fb      	str	r3, [r7, #12]
    if(!state_name) state_name = "?";
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d101      	bne.n	8002e38 <log_event_names+0x20>
 8002e34:	4b08      	ldr	r3, [pc, #32]	@ (8002e58 <log_event_names+0x40>)
 8002e36:	60bb      	str	r3, [r7, #8]
    if(!status_text) status_text = "?";
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d101      	bne.n	8002e42 <log_event_names+0x2a>
 8002e3e:	4b06      	ldr	r3, [pc, #24]	@ (8002e58 <log_event_names+0x40>)
 8002e40:	607b      	str	r3, [r7, #4]
    printf("LOG:service=%s,state=%s,status=%s\r\n", service_name, state_name, status_text);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	68ba      	ldr	r2, [r7, #8]
 8002e46:	68f9      	ldr	r1, [r7, #12]
 8002e48:	4804      	ldr	r0, [pc, #16]	@ (8002e5c <log_event_names+0x44>)
 8002e4a:	f00d fecf 	bl	8010bec <iprintf>
}
 8002e4e:	bf00      	nop
 8002e50:	3710      	adds	r7, #16
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	bf00      	nop
 8002e58:	08011f58 	.word	0x08011f58
 8002e5c:	08011f5c 	.word	0x08011f5c

08002e60 <log_swo_enabled>:

// Verifica em tempo de execução se o SWO/ITM está habilitado (porta 0).
static inline int log_swo_enabled(void)
{
 8002e60:	b480      	push	{r7}
 8002e62:	af00      	add	r7, sp, #0
    return ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk) &&
 8002e64:	4b11      	ldr	r3, [pc, #68]	@ (8002eac <log_swo_enabled+0x4c>)
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
            (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d017      	beq.n	8002ea0 <log_swo_enabled+0x40>
            (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
 8002e70:	4b0f      	ldr	r3, [pc, #60]	@ (8002eb0 <log_swo_enabled+0x50>)
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	f003 0320 	and.w	r3, r3, #32
    return ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk) &&
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d011      	beq.n	8002ea0 <log_swo_enabled+0x40>
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 8002e7c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002e80:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8002e84:	f003 0301 	and.w	r3, r3, #1
            (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d009      	beq.n	8002ea0 <log_swo_enabled+0x40>
            (ITM->TER & (1UL << 0)));
 8002e8c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002e90:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8002e94:	f003 0301 	and.w	r3, r3, #1
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d001      	beq.n	8002ea0 <log_swo_enabled+0x40>
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e000      	b.n	8002ea2 <log_swo_enabled+0x42>
 8002ea0:	2300      	movs	r3, #0
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eaa:	4770      	bx	lr
 8002eac:	e000edf0 	.word	0xe000edf0
 8002eb0:	e0042000 	.word	0xe0042000

08002eb4 <_write>:

// Retarget de printf: usa SWO quando disponível; senão, USART1.
int _write(int fd, char *ptr, int len)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b086      	sub	sp, #24
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	60f8      	str	r0, [r7, #12]
 8002ebc:	60b9      	str	r1, [r7, #8]
 8002ebe:	607a      	str	r2, [r7, #4]
    if (fd != 1 && fd != 2)
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	2b01      	cmp	r3, #1
 8002ec4:	d005      	beq.n	8002ed2 <_write+0x1e>
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	2b02      	cmp	r3, #2
 8002eca:	d002      	beq.n	8002ed2 <_write+0x1e>
        return -1;
 8002ecc:	f04f 33ff 	mov.w	r3, #4294967295
 8002ed0:	e026      	b.n	8002f20 <_write+0x6c>

    if (log_swo_enabled()) {
 8002ed2:	f7ff ffc5 	bl	8002e60 <log_swo_enabled>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d012      	beq.n	8002f02 <_write+0x4e>
        for (int i = 0; i < len; ++i) {
 8002edc:	2300      	movs	r3, #0
 8002ede:	617b      	str	r3, [r7, #20]
 8002ee0:	e009      	b.n	8002ef6 <_write+0x42>
            ITM_SendChar((uint32_t)ptr[i]);
 8002ee2:	697b      	ldr	r3, [r7, #20]
 8002ee4:	68ba      	ldr	r2, [r7, #8]
 8002ee6:	4413      	add	r3, r2
 8002ee8:	781b      	ldrb	r3, [r3, #0]
 8002eea:	4618      	mov	r0, r3
 8002eec:	f7ff ff4a 	bl	8002d84 <ITM_SendChar>
        for (int i = 0; i < len; ++i) {
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	3301      	adds	r3, #1
 8002ef4:	617b      	str	r3, [r7, #20]
 8002ef6:	697a      	ldr	r2, [r7, #20]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	429a      	cmp	r2, r3
 8002efc:	dbf1      	blt.n	8002ee2 <_write+0x2e>
        }
        return len;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	e00e      	b.n	8002f20 <_write+0x6c>
    }

    // Fallback: UART1 síncrona
    if (HAL_UART_Transmit(&huart1, (uint8_t *)ptr, (uint16_t)len, HAL_MAX_DELAY) == HAL_OK)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	b29a      	uxth	r2, r3
 8002f06:	f04f 33ff 	mov.w	r3, #4294967295
 8002f0a:	68b9      	ldr	r1, [r7, #8]
 8002f0c:	4806      	ldr	r0, [pc, #24]	@ (8002f28 <_write+0x74>)
 8002f0e:	f00c fe0f 	bl	800fb30 <HAL_UART_Transmit>
 8002f12:	4603      	mov	r3, r0
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d101      	bne.n	8002f1c <_write+0x68>
        return len;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	e001      	b.n	8002f20 <_write+0x6c>
    return -1;
 8002f1c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	3718      	adds	r7, #24
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}
 8002f28:	2000117c 	.word	0x2000117c

08002f2c <log_event_auto>:

void log_event_auto(log_service_id_t service_id, log_state_id_t state_id, int32_t status,
                    const char* service_name, const char* state_name,
                    const char* fmt, ...){
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b0a8      	sub	sp, #160	@ 0xa0
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	60ba      	str	r2, [r7, #8]
 8002f34:	607b      	str	r3, [r7, #4]
 8002f36:	4603      	mov	r3, r0
 8002f38:	73fb      	strb	r3, [r7, #15]
 8002f3a:	460b      	mov	r3, r1
 8002f3c:	73bb      	strb	r3, [r7, #14]
    (void)service_id;
    (void)state_id;
    (void)status;

    char text[128];
    if(fmt && fmt[0]){
 8002f3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d010      	beq.n	8002f68 <log_event_auto+0x3c>
 8002f46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002f4a:	781b      	ldrb	r3, [r3, #0]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d00b      	beq.n	8002f68 <log_event_auto+0x3c>
        va_list ap;
        va_start(ap, fmt);
 8002f50:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 8002f54:	617b      	str	r3, [r7, #20]
        (void)vsnprintf(text, sizeof text, fmt, ap);
 8002f56:	f107 0018 	add.w	r0, r7, #24
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002f60:	2180      	movs	r1, #128	@ 0x80
 8002f62:	f00d ffd9 	bl	8010f18 <vsniprintf>
    if(fmt && fmt[0]){
 8002f66:	e003      	b.n	8002f70 <log_event_auto+0x44>
        va_end(ap);
    }else{
        text[0] = '?';
 8002f68:	233f      	movs	r3, #63	@ 0x3f
 8002f6a:	763b      	strb	r3, [r7, #24]
        text[1] = '\0';
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	767b      	strb	r3, [r7, #25]
    }
    const char* svc = service_name ? service_name : "?";
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d001      	beq.n	8002f7a <log_event_auto+0x4e>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	e000      	b.n	8002f7c <log_event_auto+0x50>
 8002f7a:	4b0d      	ldr	r3, [pc, #52]	@ (8002fb0 <log_event_auto+0x84>)
 8002f7c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    const char* stn = state_name ? state_name : "?";
 8002f80:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d002      	beq.n	8002f8e <log_event_auto+0x62>
 8002f88:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002f8c:	e000      	b.n	8002f90 <log_event_auto+0x64>
 8002f8e:	4b08      	ldr	r3, [pc, #32]	@ (8002fb0 <log_event_auto+0x84>)
 8002f90:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    printf("LOG:service=%s,state=%s,status=%s\r\n", svc, stn, text);
 8002f94:	f107 0318 	add.w	r3, r7, #24
 8002f98:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8002f9c:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8002fa0:	4804      	ldr	r0, [pc, #16]	@ (8002fb4 <log_event_auto+0x88>)
 8002fa2:	f00d fe23 	bl	8010bec <iprintf>
}
 8002fa6:	bf00      	nop
 8002fa8:	37a0      	adds	r7, #160	@ 0xa0
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	08011f58 	.word	0x08011f58
 8002fb4:	08011f5c 	.word	0x08011f5c

08002fb8 <gpio_bsrr_set>:
    { GPIOB, GPIO_PIN_1, GPIOA, GPIO_PIN_2, GPIOD, GPIO_PIN_14,
      MOTION_ENCODER_TYPE_TIM, &htim5, NULL, 32u },
};

static inline void gpio_bsrr_set(GPIO_TypeDef *port, uint16_t pin)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b083      	sub	sp, #12
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
 8002fc0:	460b      	mov	r3, r1
 8002fc2:	807b      	strh	r3, [r7, #2]
    if (!port) return;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d003      	beq.n	8002fd2 <gpio_bsrr_set+0x1a>
    port->BSRR = pin;
 8002fca:	887a      	ldrh	r2, [r7, #2]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	619a      	str	r2, [r3, #24]
 8002fd0:	e000      	b.n	8002fd4 <gpio_bsrr_set+0x1c>
    if (!port) return;
 8002fd2:	bf00      	nop
}
 8002fd4:	370c      	adds	r7, #12
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fdc:	4770      	bx	lr

08002fde <gpio_bsrr_reset>:
static inline void gpio_bsrr_reset(GPIO_TypeDef *port, uint16_t pin)
{
 8002fde:	b480      	push	{r7}
 8002fe0:	b083      	sub	sp, #12
 8002fe2:	af00      	add	r7, sp, #0
 8002fe4:	6078      	str	r0, [r7, #4]
 8002fe6:	460b      	mov	r3, r1
 8002fe8:	807b      	strh	r3, [r7, #2]
    if (!port) return;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d004      	beq.n	8002ffa <gpio_bsrr_reset+0x1c>
    port->BSRR = ((uint32_t)pin) << 16u;
 8002ff0:	887b      	ldrh	r3, [r7, #2]
 8002ff2:	041a      	lsls	r2, r3, #16
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	619a      	str	r2, [r3, #24]
 8002ff8:	e000      	b.n	8002ffc <gpio_bsrr_reset+0x1e>
    if (!port) return;
 8002ffa:	bf00      	nop
}
 8002ffc:	370c      	adds	r7, #12
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr
	...

08003008 <motion_hw_init>:

void motion_hw_init(void)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b082      	sub	sp, #8
 800300c:	af00      	add	r7, sp, #0
    // Garante STEP baixo e drivers desabilitados
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 800300e:	2300      	movs	r3, #0
 8003010:	71fb      	strb	r3, [r7, #7]
 8003012:	e02b      	b.n	800306c <motion_hw_init+0x64>
        gpio_bsrr_reset(g_axis[i].step_port, g_axis[i].step_pin);
 8003014:	79fa      	ldrb	r2, [r7, #7]
 8003016:	493d      	ldr	r1, [pc, #244]	@ (800310c <motion_hw_init+0x104>)
 8003018:	4613      	mov	r3, r2
 800301a:	00db      	lsls	r3, r3, #3
 800301c:	4413      	add	r3, r2
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	440b      	add	r3, r1
 8003022:	6818      	ldr	r0, [r3, #0]
 8003024:	79fa      	ldrb	r2, [r7, #7]
 8003026:	4939      	ldr	r1, [pc, #228]	@ (800310c <motion_hw_init+0x104>)
 8003028:	4613      	mov	r3, r2
 800302a:	00db      	lsls	r3, r3, #3
 800302c:	4413      	add	r3, r2
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	440b      	add	r3, r1
 8003032:	3304      	adds	r3, #4
 8003034:	881b      	ldrh	r3, [r3, #0]
 8003036:	4619      	mov	r1, r3
 8003038:	f7ff ffd1 	bl	8002fde <gpio_bsrr_reset>
        // Enable ativo em baixo: mantém alto (desabilitado)
        gpio_bsrr_set(g_axis[i].ena_port, g_axis[i].ena_pin);
 800303c:	79fa      	ldrb	r2, [r7, #7]
 800303e:	4933      	ldr	r1, [pc, #204]	@ (800310c <motion_hw_init+0x104>)
 8003040:	4613      	mov	r3, r2
 8003042:	00db      	lsls	r3, r3, #3
 8003044:	4413      	add	r3, r2
 8003046:	009b      	lsls	r3, r3, #2
 8003048:	440b      	add	r3, r1
 800304a:	3310      	adds	r3, #16
 800304c:	6818      	ldr	r0, [r3, #0]
 800304e:	79fa      	ldrb	r2, [r7, #7]
 8003050:	492e      	ldr	r1, [pc, #184]	@ (800310c <motion_hw_init+0x104>)
 8003052:	4613      	mov	r3, r2
 8003054:	00db      	lsls	r3, r3, #3
 8003056:	4413      	add	r3, r2
 8003058:	009b      	lsls	r3, r3, #2
 800305a:	440b      	add	r3, r1
 800305c:	3314      	adds	r3, #20
 800305e:	881b      	ldrh	r3, [r3, #0]
 8003060:	4619      	mov	r1, r3
 8003062:	f7ff ffa9 	bl	8002fb8 <gpio_bsrr_set>
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 8003066:	79fb      	ldrb	r3, [r7, #7]
 8003068:	3301      	adds	r3, #1
 800306a:	71fb      	strb	r3, [r7, #7]
 800306c:	79fb      	ldrb	r3, [r7, #7]
 800306e:	2b02      	cmp	r3, #2
 8003070:	d9d0      	bls.n	8003014 <motion_hw_init+0xc>
    }

    // Zera contadores e inicia encoders conforme o tipo de periférico
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 8003072:	2300      	movs	r3, #0
 8003074:	71bb      	strb	r3, [r7, #6]
 8003076:	e034      	b.n	80030e2 <motion_hw_init+0xda>
        const motion_axis_hw_t *axis = &g_axis[i];
 8003078:	79ba      	ldrb	r2, [r7, #6]
 800307a:	4613      	mov	r3, r2
 800307c:	00db      	lsls	r3, r3, #3
 800307e:	4413      	add	r3, r2
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	4a22      	ldr	r2, [pc, #136]	@ (800310c <motion_hw_init+0x104>)
 8003084:	4413      	add	r3, r2
 8003086:	603b      	str	r3, [r7, #0]
        if (axis->encoder_type == MOTION_ENCODER_TYPE_TIM) {
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	7d9b      	ldrb	r3, [r3, #22]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d110      	bne.n	80030b2 <motion_hw_init+0xaa>
            __HAL_TIM_SET_COUNTER(axis->tim, 0u);
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	699b      	ldr	r3, [r3, #24]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	2200      	movs	r2, #0
 8003098:	625a      	str	r2, [r3, #36]	@ 0x24
            if (HAL_TIM_Encoder_Start(axis->tim, TIM_CHANNEL_ALL) != HAL_OK) {
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	699b      	ldr	r3, [r3, #24]
 800309e:	213c      	movs	r1, #60	@ 0x3c
 80030a0:	4618      	mov	r0, r3
 80030a2:	f00a fccf 	bl	800da44 <HAL_TIM_Encoder_Start>
 80030a6:	4603      	mov	r3, r0
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d017      	beq.n	80030dc <motion_hw_init+0xd4>
                Error_Handler();
 80030ac:	f004 fae0 	bl	8007670 <Error_Handler>
 80030b0:	e014      	b.n	80030dc <motion_hw_init+0xd4>
            }
        } else if (axis->encoder_type == MOTION_ENCODER_TYPE_LPTIM) {
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	7d9b      	ldrb	r3, [r3, #22]
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d110      	bne.n	80030dc <motion_hw_init+0xd4>
            (void)HAL_LPTIM_Encoder_Stop(axis->lptim);
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	69db      	ldr	r3, [r3, #28]
 80030be:	4618      	mov	r0, r3
 80030c0:	f006 fb50 	bl	8009764 <HAL_LPTIM_Encoder_Stop>
            if (HAL_LPTIM_Encoder_Start(axis->lptim, LPTIM_ENCODER_PERIOD) != HAL_OK) {
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	69db      	ldr	r3, [r3, #28]
 80030c8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80030cc:	4618      	mov	r0, r3
 80030ce:	f006 fabf 	bl	8009650 <HAL_LPTIM_Encoder_Start>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d001      	beq.n	80030dc <motion_hw_init+0xd4>
                Error_Handler();
 80030d8:	f004 faca 	bl	8007670 <Error_Handler>
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 80030dc:	79bb      	ldrb	r3, [r7, #6]
 80030de:	3301      	adds	r3, #1
 80030e0:	71bb      	strb	r3, [r7, #6]
 80030e2:	79bb      	ldrb	r3, [r7, #6]
 80030e4:	2b02      	cmp	r3, #2
 80030e6:	d9c7      	bls.n	8003078 <motion_hw_init+0x70>
#endif
        }
    }

    // Mantém os EN dos eixos Y (1) e Z (2) ativados (nível baixo) conforme solicitado
    gpio_bsrr_reset(g_axis[1].ena_port, g_axis[1].ena_pin);
 80030e8:	4b09      	ldr	r3, [pc, #36]	@ (8003110 <motion_hw_init+0x108>)
 80030ea:	2220      	movs	r2, #32
 80030ec:	4611      	mov	r1, r2
 80030ee:	4618      	mov	r0, r3
 80030f0:	f7ff ff75 	bl	8002fde <gpio_bsrr_reset>
    gpio_bsrr_reset(g_axis[2].ena_port, g_axis[2].ena_pin);
 80030f4:	4b07      	ldr	r3, [pc, #28]	@ (8003114 <motion_hw_init+0x10c>)
 80030f6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80030fa:	4611      	mov	r1, r2
 80030fc:	4618      	mov	r0, r3
 80030fe:	f7ff ff6e 	bl	8002fde <gpio_bsrr_reset>
}
 8003102:	bf00      	nop
 8003104:	3708      	adds	r7, #8
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	08012510 	.word	0x08012510
 8003110:	48000800 	.word	0x48000800
 8003114:	48000c00 	.word	0x48000c00

08003118 <motion_hw_set_dir>:

void motion_hw_set_dir(uint8_t axis, uint8_t dir)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b082      	sub	sp, #8
 800311c:	af00      	add	r7, sp, #0
 800311e:	4603      	mov	r3, r0
 8003120:	460a      	mov	r2, r1
 8003122:	71fb      	strb	r3, [r7, #7]
 8003124:	4613      	mov	r3, r2
 8003126:	71bb      	strb	r3, [r7, #6]
    if (axis >= MOTION_AXIS_COUNT) return;
 8003128:	79fb      	ldrb	r3, [r7, #7]
 800312a:	2b02      	cmp	r3, #2
 800312c:	d82e      	bhi.n	800318c <motion_hw_set_dir+0x74>
    if (dir) gpio_bsrr_set(g_axis[axis].dir_port, g_axis[axis].dir_pin);
 800312e:	79bb      	ldrb	r3, [r7, #6]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d015      	beq.n	8003160 <motion_hw_set_dir+0x48>
 8003134:	79fa      	ldrb	r2, [r7, #7]
 8003136:	4917      	ldr	r1, [pc, #92]	@ (8003194 <motion_hw_set_dir+0x7c>)
 8003138:	4613      	mov	r3, r2
 800313a:	00db      	lsls	r3, r3, #3
 800313c:	4413      	add	r3, r2
 800313e:	009b      	lsls	r3, r3, #2
 8003140:	440b      	add	r3, r1
 8003142:	3308      	adds	r3, #8
 8003144:	6818      	ldr	r0, [r3, #0]
 8003146:	79fa      	ldrb	r2, [r7, #7]
 8003148:	4912      	ldr	r1, [pc, #72]	@ (8003194 <motion_hw_set_dir+0x7c>)
 800314a:	4613      	mov	r3, r2
 800314c:	00db      	lsls	r3, r3, #3
 800314e:	4413      	add	r3, r2
 8003150:	009b      	lsls	r3, r3, #2
 8003152:	440b      	add	r3, r1
 8003154:	330c      	adds	r3, #12
 8003156:	881b      	ldrh	r3, [r3, #0]
 8003158:	4619      	mov	r1, r3
 800315a:	f7ff ff2d 	bl	8002fb8 <gpio_bsrr_set>
 800315e:	e016      	b.n	800318e <motion_hw_set_dir+0x76>
    else     gpio_bsrr_reset(g_axis[axis].dir_port, g_axis[axis].dir_pin);
 8003160:	79fa      	ldrb	r2, [r7, #7]
 8003162:	490c      	ldr	r1, [pc, #48]	@ (8003194 <motion_hw_set_dir+0x7c>)
 8003164:	4613      	mov	r3, r2
 8003166:	00db      	lsls	r3, r3, #3
 8003168:	4413      	add	r3, r2
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	440b      	add	r3, r1
 800316e:	3308      	adds	r3, #8
 8003170:	6818      	ldr	r0, [r3, #0]
 8003172:	79fa      	ldrb	r2, [r7, #7]
 8003174:	4907      	ldr	r1, [pc, #28]	@ (8003194 <motion_hw_set_dir+0x7c>)
 8003176:	4613      	mov	r3, r2
 8003178:	00db      	lsls	r3, r3, #3
 800317a:	4413      	add	r3, r2
 800317c:	009b      	lsls	r3, r3, #2
 800317e:	440b      	add	r3, r1
 8003180:	330c      	adds	r3, #12
 8003182:	881b      	ldrh	r3, [r3, #0]
 8003184:	4619      	mov	r1, r3
 8003186:	f7ff ff2a 	bl	8002fde <gpio_bsrr_reset>
 800318a:	e000      	b.n	800318e <motion_hw_set_dir+0x76>
    if (axis >= MOTION_AXIS_COUNT) return;
 800318c:	bf00      	nop
}
 800318e:	3708      	adds	r7, #8
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}
 8003194:	08012510 	.word	0x08012510

08003198 <motion_hw_enable>:

void motion_hw_enable(uint8_t axis, uint8_t enable)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
 800319e:	4603      	mov	r3, r0
 80031a0:	460a      	mov	r2, r1
 80031a2:	71fb      	strb	r3, [r7, #7]
 80031a4:	4613      	mov	r3, r2
 80031a6:	71bb      	strb	r3, [r7, #6]
    if (axis >= MOTION_AXIS_COUNT) return;
 80031a8:	79fb      	ldrb	r3, [r7, #7]
 80031aa:	2b02      	cmp	r3, #2
 80031ac:	d82e      	bhi.n	800320c <motion_hw_enable+0x74>
    // Enable ativo em baixo: enable=1 -> força baixo
    if (enable) gpio_bsrr_reset(g_axis[axis].ena_port, g_axis[axis].ena_pin);
 80031ae:	79bb      	ldrb	r3, [r7, #6]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d015      	beq.n	80031e0 <motion_hw_enable+0x48>
 80031b4:	79fa      	ldrb	r2, [r7, #7]
 80031b6:	4917      	ldr	r1, [pc, #92]	@ (8003214 <motion_hw_enable+0x7c>)
 80031b8:	4613      	mov	r3, r2
 80031ba:	00db      	lsls	r3, r3, #3
 80031bc:	4413      	add	r3, r2
 80031be:	009b      	lsls	r3, r3, #2
 80031c0:	440b      	add	r3, r1
 80031c2:	3310      	adds	r3, #16
 80031c4:	6818      	ldr	r0, [r3, #0]
 80031c6:	79fa      	ldrb	r2, [r7, #7]
 80031c8:	4912      	ldr	r1, [pc, #72]	@ (8003214 <motion_hw_enable+0x7c>)
 80031ca:	4613      	mov	r3, r2
 80031cc:	00db      	lsls	r3, r3, #3
 80031ce:	4413      	add	r3, r2
 80031d0:	009b      	lsls	r3, r3, #2
 80031d2:	440b      	add	r3, r1
 80031d4:	3314      	adds	r3, #20
 80031d6:	881b      	ldrh	r3, [r3, #0]
 80031d8:	4619      	mov	r1, r3
 80031da:	f7ff ff00 	bl	8002fde <gpio_bsrr_reset>
 80031de:	e016      	b.n	800320e <motion_hw_enable+0x76>
    else        gpio_bsrr_set(g_axis[axis].ena_port, g_axis[axis].ena_pin);
 80031e0:	79fa      	ldrb	r2, [r7, #7]
 80031e2:	490c      	ldr	r1, [pc, #48]	@ (8003214 <motion_hw_enable+0x7c>)
 80031e4:	4613      	mov	r3, r2
 80031e6:	00db      	lsls	r3, r3, #3
 80031e8:	4413      	add	r3, r2
 80031ea:	009b      	lsls	r3, r3, #2
 80031ec:	440b      	add	r3, r1
 80031ee:	3310      	adds	r3, #16
 80031f0:	6818      	ldr	r0, [r3, #0]
 80031f2:	79fa      	ldrb	r2, [r7, #7]
 80031f4:	4907      	ldr	r1, [pc, #28]	@ (8003214 <motion_hw_enable+0x7c>)
 80031f6:	4613      	mov	r3, r2
 80031f8:	00db      	lsls	r3, r3, #3
 80031fa:	4413      	add	r3, r2
 80031fc:	009b      	lsls	r3, r3, #2
 80031fe:	440b      	add	r3, r1
 8003200:	3314      	adds	r3, #20
 8003202:	881b      	ldrh	r3, [r3, #0]
 8003204:	4619      	mov	r1, r3
 8003206:	f7ff fed7 	bl	8002fb8 <gpio_bsrr_set>
 800320a:	e000      	b.n	800320e <motion_hw_enable+0x76>
    if (axis >= MOTION_AXIS_COUNT) return;
 800320c:	bf00      	nop
}
 800320e:	3708      	adds	r7, #8
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}
 8003214:	08012510 	.word	0x08012510

08003218 <motion_hw_step_high>:

void motion_hw_step_high(uint8_t axis)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
 800321e:	4603      	mov	r3, r0
 8003220:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return;
 8003222:	79fb      	ldrb	r3, [r7, #7]
 8003224:	2b02      	cmp	r3, #2
 8003226:	d814      	bhi.n	8003252 <motion_hw_step_high+0x3a>
    gpio_bsrr_set(g_axis[axis].step_port, g_axis[axis].step_pin);
 8003228:	79fa      	ldrb	r2, [r7, #7]
 800322a:	490c      	ldr	r1, [pc, #48]	@ (800325c <motion_hw_step_high+0x44>)
 800322c:	4613      	mov	r3, r2
 800322e:	00db      	lsls	r3, r3, #3
 8003230:	4413      	add	r3, r2
 8003232:	009b      	lsls	r3, r3, #2
 8003234:	440b      	add	r3, r1
 8003236:	6818      	ldr	r0, [r3, #0]
 8003238:	79fa      	ldrb	r2, [r7, #7]
 800323a:	4908      	ldr	r1, [pc, #32]	@ (800325c <motion_hw_step_high+0x44>)
 800323c:	4613      	mov	r3, r2
 800323e:	00db      	lsls	r3, r3, #3
 8003240:	4413      	add	r3, r2
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	440b      	add	r3, r1
 8003246:	3304      	adds	r3, #4
 8003248:	881b      	ldrh	r3, [r3, #0]
 800324a:	4619      	mov	r1, r3
 800324c:	f7ff feb4 	bl	8002fb8 <gpio_bsrr_set>
 8003250:	e000      	b.n	8003254 <motion_hw_step_high+0x3c>
    if (axis >= MOTION_AXIS_COUNT) return;
 8003252:	bf00      	nop
}
 8003254:	3708      	adds	r7, #8
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}
 800325a:	bf00      	nop
 800325c:	08012510 	.word	0x08012510

08003260 <motion_hw_step_low>:
void motion_hw_step_low(uint8_t axis)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b082      	sub	sp, #8
 8003264:	af00      	add	r7, sp, #0
 8003266:	4603      	mov	r3, r0
 8003268:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return;
 800326a:	79fb      	ldrb	r3, [r7, #7]
 800326c:	2b02      	cmp	r3, #2
 800326e:	d814      	bhi.n	800329a <motion_hw_step_low+0x3a>
    gpio_bsrr_reset(g_axis[axis].step_port, g_axis[axis].step_pin);
 8003270:	79fa      	ldrb	r2, [r7, #7]
 8003272:	490c      	ldr	r1, [pc, #48]	@ (80032a4 <motion_hw_step_low+0x44>)
 8003274:	4613      	mov	r3, r2
 8003276:	00db      	lsls	r3, r3, #3
 8003278:	4413      	add	r3, r2
 800327a:	009b      	lsls	r3, r3, #2
 800327c:	440b      	add	r3, r1
 800327e:	6818      	ldr	r0, [r3, #0]
 8003280:	79fa      	ldrb	r2, [r7, #7]
 8003282:	4908      	ldr	r1, [pc, #32]	@ (80032a4 <motion_hw_step_low+0x44>)
 8003284:	4613      	mov	r3, r2
 8003286:	00db      	lsls	r3, r3, #3
 8003288:	4413      	add	r3, r2
 800328a:	009b      	lsls	r3, r3, #2
 800328c:	440b      	add	r3, r1
 800328e:	3304      	adds	r3, #4
 8003290:	881b      	ldrh	r3, [r3, #0]
 8003292:	4619      	mov	r1, r3
 8003294:	f7ff fea3 	bl	8002fde <gpio_bsrr_reset>
 8003298:	e000      	b.n	800329c <motion_hw_step_low+0x3c>
    if (axis >= MOTION_AXIS_COUNT) return;
 800329a:	bf00      	nop
}
 800329c:	3708      	adds	r7, #8
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	bf00      	nop
 80032a4:	08012510 	.word	0x08012510

080032a8 <motion_hw_encoder_read_raw>:

uint32_t motion_hw_encoder_read_raw(uint8_t axis)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b085      	sub	sp, #20
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	4603      	mov	r3, r0
 80032b0:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return 0;
 80032b2:	79fb      	ldrb	r3, [r7, #7]
 80032b4:	2b02      	cmp	r3, #2
 80032b6:	d901      	bls.n	80032bc <motion_hw_encoder_read_raw+0x14>
 80032b8:	2300      	movs	r3, #0
 80032ba:	e015      	b.n	80032e8 <motion_hw_encoder_read_raw+0x40>
    const motion_axis_hw_t *hw = &g_axis[axis];
 80032bc:	79fa      	ldrb	r2, [r7, #7]
 80032be:	4613      	mov	r3, r2
 80032c0:	00db      	lsls	r3, r3, #3
 80032c2:	4413      	add	r3, r2
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	4a0b      	ldr	r2, [pc, #44]	@ (80032f4 <motion_hw_encoder_read_raw+0x4c>)
 80032c8:	4413      	add	r3, r2
 80032ca:	60fb      	str	r3, [r7, #12]
    if (hw->encoder_type == MOTION_ENCODER_TYPE_TIM) {
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	7d9b      	ldrb	r3, [r3, #22]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d104      	bne.n	80032de <motion_hw_encoder_read_raw+0x36>
        return (uint32_t)__HAL_TIM_GET_COUNTER(hw->tim);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	699b      	ldr	r3, [r3, #24]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032dc:	e004      	b.n	80032e8 <motion_hw_encoder_read_raw+0x40>
    } else {
        return (uint32_t)(hw->lptim->Instance->CNT & 0xFFFFu);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	69db      	ldr	r3, [r3, #28]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	69db      	ldr	r3, [r3, #28]
 80032e6:	b29b      	uxth	r3, r3
    }
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	3714      	adds	r7, #20
 80032ec:	46bd      	mov	sp, r7
 80032ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f2:	4770      	bx	lr
 80032f4:	08012510 	.word	0x08012510

080032f8 <motion_hw_encoder_bits>:

uint8_t motion_hw_encoder_bits(uint8_t axis)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b083      	sub	sp, #12
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	4603      	mov	r3, r0
 8003300:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return 0u;
 8003302:	79fb      	ldrb	r3, [r7, #7]
 8003304:	2b02      	cmp	r3, #2
 8003306:	d901      	bls.n	800330c <motion_hw_encoder_bits+0x14>
 8003308:	2300      	movs	r3, #0
 800330a:	e008      	b.n	800331e <motion_hw_encoder_bits+0x26>
    return g_axis[axis].counter_bits;
 800330c:	79fa      	ldrb	r2, [r7, #7]
 800330e:	4907      	ldr	r1, [pc, #28]	@ (800332c <motion_hw_encoder_bits+0x34>)
 8003310:	4613      	mov	r3, r2
 8003312:	00db      	lsls	r3, r3, #3
 8003314:	4413      	add	r3, r2
 8003316:	009b      	lsls	r3, r3, #2
 8003318:	440b      	add	r3, r1
 800331a:	3320      	adds	r3, #32
 800331c:	781b      	ldrb	r3, [r3, #0]
}
 800331e:	4618      	mov	r0, r3
 8003320:	370c      	adds	r7, #12
 8003322:	46bd      	mov	sp, r7
 8003324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003328:	4770      	bx	lr
 800332a:	bf00      	nop
 800332c:	08012510 	.word	0x08012510

08003330 <dda_steps_per_rev>:
 * ======================= */
#define MICROSTEP_FACTOR 256
#define STEPS_PER_REV_BASE  400u
static uint32_t g_enc_counts_per_rev[3] = { 40000u, 2500u, 40000u}; // X,Y,Z (ajustável via protocolo)
static volatile uint16_t g_microstep_factor = MICROSTEP_FACTOR;
static inline uint32_t dda_steps_per_rev(void) { return STEPS_PER_REV_BASE * (uint32_t)g_microstep_factor; }
 8003330:	b480      	push	{r7}
 8003332:	af00      	add	r7, sp, #0
 8003334:	4b06      	ldr	r3, [pc, #24]	@ (8003350 <dda_steps_per_rev+0x20>)
 8003336:	881b      	ldrh	r3, [r3, #0]
 8003338:	b29b      	uxth	r3, r3
 800333a:	461a      	mov	r2, r3
 800333c:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8003340:	fb02 f303 	mul.w	r3, r2, r3
 8003344:	4618      	mov	r0, r3
 8003346:	46bd      	mov	sp, r7
 8003348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334c:	4770      	bx	lr
 800334e:	bf00      	nop
 8003350:	20000020 	.word	0x20000020

08003354 <est_reset>:
} motion_estimator_t;

static volatile uint8_t g_diag_swo_spd_enable = 0u; // bit0 habilita "SPD:" via SWO
static motion_estimator_t g_est;

static inline void est_reset(motion_estimator_t *e) {
 8003354:	b580      	push	{r7, lr}
 8003356:	b082      	sub	sp, #8
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
    memset((void*)e, 0, sizeof(*e));
 800335c:	2250      	movs	r2, #80	@ 0x50
 800335e:	2100      	movs	r1, #0
 8003360:	6878      	ldr	r0, [r7, #4]
 8003362:	f00d fe7b 	bl	801105c <memset>
    e->axis = -1;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	22ff      	movs	r2, #255	@ 0xff
 800336a:	70da      	strb	r2, [r3, #3]
    e->win_ms = 0;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2200      	movs	r2, #0
 8003370:	809a      	strh	r2, [r3, #4]
    e->v_prev_sps = 0;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2200      	movs	r2, #0
 8003376:	611a      	str	r2, [r3, #16]
}
 8003378:	bf00      	nop
 800337a:	3708      	adds	r7, #8
 800337c:	46bd      	mov	sp, r7
 800337e:	bd80      	pop	{r7, pc}

08003380 <raw_reset>:
    uint32_t inc_q16;         // (freq_sps / TIM6_HZ) em Q16
} raw_gen_t;

static raw_gen_t g_raw;

static inline void raw_reset(void) { memset(&g_raw, 0, sizeof g_raw); }
 8003380:	b580      	push	{r7, lr}
 8003382:	af00      	add	r7, sp, #0
 8003384:	221c      	movs	r2, #28
 8003386:	2100      	movs	r1, #0
 8003388:	4802      	ldr	r0, [pc, #8]	@ (8003394 <raw_reset+0x14>)
 800338a:	f00d fe67 	bl	801105c <memset>
 800338e:	bf00      	nop
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	20000da0 	.word	0x20000da0

08003398 <est_arm_for_axis>:

static inline void est_arm_for_axis(int8_t axis, int32_t start_pos) {
 8003398:	b580      	push	{r7, lr}
 800339a:	b082      	sub	sp, #8
 800339c:	af00      	add	r7, sp, #0
 800339e:	4603      	mov	r3, r0
 80033a0:	6039      	str	r1, [r7, #0]
 80033a2:	71fb      	strb	r3, [r7, #7]
    est_reset(&g_est);
 80033a4:	4807      	ldr	r0, [pc, #28]	@ (80033c4 <est_arm_for_axis+0x2c>)
 80033a6:	f7ff ffd5 	bl	8003354 <est_reset>
    g_est.axis = axis;
 80033aa:	4a06      	ldr	r2, [pc, #24]	@ (80033c4 <est_arm_for_axis+0x2c>)
 80033ac:	79fb      	ldrb	r3, [r7, #7]
 80033ae:	70d3      	strb	r3, [r2, #3]
    g_est.armed = 1u;
 80033b0:	4b04      	ldr	r3, [pc, #16]	@ (80033c4 <est_arm_for_axis+0x2c>)
 80033b2:	2201      	movs	r2, #1
 80033b4:	701a      	strb	r2, [r3, #0]
    g_est.last_pos = start_pos;
 80033b6:	4a03      	ldr	r2, [pc, #12]	@ (80033c4 <est_arm_for_axis+0x2c>)
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	6093      	str	r3, [r2, #8]
}
 80033bc:	bf00      	nop
 80033be:	3708      	adds	r7, #8
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}
 80033c4:	20000d50 	.word	0x20000d50

080033c8 <est_finalize_if_possible>:

static inline void est_finalize_if_possible(void) {
 80033c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80033cc:	af00      	add	r7, sp, #0
    if (!g_est.active && !g_est.armed) return;
 80033ce:	492d      	ldr	r1, [pc, #180]	@ (8003484 <est_finalize_if_possible+0xbc>)
 80033d0:	7849      	ldrb	r1, [r1, #1]
 80033d2:	b2c9      	uxtb	r1, r1
 80033d4:	2900      	cmp	r1, #0
 80033d6:	d104      	bne.n	80033e2 <est_finalize_if_possible+0x1a>
 80033d8:	492a      	ldr	r1, [pc, #168]	@ (8003484 <est_finalize_if_possible+0xbc>)
 80033da:	7809      	ldrb	r1, [r1, #0]
 80033dc:	b2c9      	uxtb	r1, r1
 80033de:	2900      	cmp	r1, #0
 80033e0:	d04d      	beq.n	800347e <est_finalize_if_possible+0xb6>
    // Calcula médias (ou zera)
    g_est.avg_accel_sps2  = (g_est.cnt_accel  ? (int32_t)(g_est.sum_accel  / (int64_t)g_est.cnt_accel)  : 0);
 80033e2:	4928      	ldr	r1, [pc, #160]	@ (8003484 <est_finalize_if_possible+0xbc>)
 80033e4:	6a09      	ldr	r1, [r1, #32]
 80033e6:	2900      	cmp	r1, #0
 80033e8:	d00e      	beq.n	8003408 <est_finalize_if_possible+0x40>
 80033ea:	4926      	ldr	r1, [pc, #152]	@ (8003484 <est_finalize_if_possible+0xbc>)
 80033ec:	e9d1 0106 	ldrd	r0, r1, [r1, #24]
 80033f0:	4e24      	ldr	r6, [pc, #144]	@ (8003484 <est_finalize_if_possible+0xbc>)
 80033f2:	6a36      	ldr	r6, [r6, #32]
 80033f4:	f04f 0c00 	mov.w	ip, #0
 80033f8:	4632      	mov	r2, r6
 80033fa:	4663      	mov	r3, ip
 80033fc:	f7fc ff38 	bl	8000270 <__aeabi_ldivmod>
 8003400:	4602      	mov	r2, r0
 8003402:	460b      	mov	r3, r1
 8003404:	4613      	mov	r3, r2
 8003406:	e000      	b.n	800340a <est_finalize_if_possible+0x42>
 8003408:	2300      	movs	r3, #0
 800340a:	4a1e      	ldr	r2, [pc, #120]	@ (8003484 <est_finalize_if_possible+0xbc>)
 800340c:	6453      	str	r3, [r2, #68]	@ 0x44
    g_est.avg_cruise_sps  = (g_est.cnt_cruise ? (int32_t)(g_est.sum_cruise / (int64_t)g_est.cnt_cruise) : 0);
 800340e:	4b1d      	ldr	r3, [pc, #116]	@ (8003484 <est_finalize_if_possible+0xbc>)
 8003410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003412:	2b00      	cmp	r3, #0
 8003414:	d00f      	beq.n	8003436 <est_finalize_if_possible+0x6e>
 8003416:	4b1b      	ldr	r3, [pc, #108]	@ (8003484 <est_finalize_if_possible+0xbc>)
 8003418:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800341c:	4b19      	ldr	r3, [pc, #100]	@ (8003484 <est_finalize_if_possible+0xbc>)
 800341e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003420:	2200      	movs	r2, #0
 8003422:	4698      	mov	r8, r3
 8003424:	4691      	mov	r9, r2
 8003426:	4642      	mov	r2, r8
 8003428:	464b      	mov	r3, r9
 800342a:	f7fc ff21 	bl	8000270 <__aeabi_ldivmod>
 800342e:	4602      	mov	r2, r0
 8003430:	460b      	mov	r3, r1
 8003432:	4613      	mov	r3, r2
 8003434:	e000      	b.n	8003438 <est_finalize_if_possible+0x70>
 8003436:	2300      	movs	r3, #0
 8003438:	4a12      	ldr	r2, [pc, #72]	@ (8003484 <est_finalize_if_possible+0xbc>)
 800343a:	6493      	str	r3, [r2, #72]	@ 0x48
    g_est.avg_decel_sps2  = (g_est.cnt_decel  ? (int32_t)(g_est.sum_decel  / (int64_t)g_est.cnt_decel)  : 0);
 800343c:	4b11      	ldr	r3, [pc, #68]	@ (8003484 <est_finalize_if_possible+0xbc>)
 800343e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003440:	2b00      	cmp	r3, #0
 8003442:	d00f      	beq.n	8003464 <est_finalize_if_possible+0x9c>
 8003444:	4b0f      	ldr	r3, [pc, #60]	@ (8003484 <est_finalize_if_possible+0xbc>)
 8003446:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800344a:	4b0e      	ldr	r3, [pc, #56]	@ (8003484 <est_finalize_if_possible+0xbc>)
 800344c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800344e:	2200      	movs	r2, #0
 8003450:	461c      	mov	r4, r3
 8003452:	4615      	mov	r5, r2
 8003454:	4622      	mov	r2, r4
 8003456:	462b      	mov	r3, r5
 8003458:	f7fc ff0a 	bl	8000270 <__aeabi_ldivmod>
 800345c:	4602      	mov	r2, r0
 800345e:	460b      	mov	r3, r1
 8003460:	4613      	mov	r3, r2
 8003462:	e000      	b.n	8003466 <est_finalize_if_possible+0x9e>
 8003464:	2300      	movs	r3, #0
 8003466:	4a07      	ldr	r2, [pc, #28]	@ (8003484 <est_finalize_if_possible+0xbc>)
 8003468:	64d3      	str	r3, [r2, #76]	@ 0x4c
    g_est.valid = 1u;
 800346a:	4b06      	ldr	r3, [pc, #24]	@ (8003484 <est_finalize_if_possible+0xbc>)
 800346c:	2201      	movs	r2, #1
 800346e:	709a      	strb	r2, [r3, #2]
    g_est.active = 0u;
 8003470:	4b04      	ldr	r3, [pc, #16]	@ (8003484 <est_finalize_if_possible+0xbc>)
 8003472:	2200      	movs	r2, #0
 8003474:	705a      	strb	r2, [r3, #1]
    g_est.armed = 0u;
 8003476:	4b03      	ldr	r3, [pc, #12]	@ (8003484 <est_finalize_if_possible+0xbc>)
 8003478:	2200      	movs	r2, #0
 800347a:	701a      	strb	r2, [r3, #0]
 800347c:	e000      	b.n	8003480 <est_finalize_if_possible+0xb8>
    if (!g_est.active && !g_est.armed) return;
 800347e:	bf00      	nop
}
 8003480:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003484:	20000d50 	.word	0x20000d50

08003488 <motion_lock>:

/* =======================
 * Helpers de lock (Sem mudança)
 * ======================= */
static inline uint32_t motion_lock(void) {
 8003488:	b480      	push	{r7}
 800348a:	b083      	sub	sp, #12
 800348c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800348e:	f3ef 8310 	mrs	r3, PRIMASK
 8003492:	603b      	str	r3, [r7, #0]
  return(result);
 8003494:	683b      	ldr	r3, [r7, #0]
    uint32_t primask = __get_PRIMASK();
 8003496:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8003498:	b672      	cpsid	i
}
 800349a:	bf00      	nop
    __disable_irq();
    return primask;
 800349c:	687b      	ldr	r3, [r7, #4]
}
 800349e:	4618      	mov	r0, r3
 80034a0:	370c      	adds	r7, #12
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr

080034aa <motion_unlock>:
static inline void motion_unlock(uint32_t primask) {
 80034aa:	b480      	push	{r7}
 80034ac:	b085      	sub	sp, #20
 80034ae:	af00      	add	r7, sp, #0
 80034b0:	6078      	str	r0, [r7, #4]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	f383 8810 	msr	PRIMASK, r3
}
 80034bc:	bf00      	nop
    __set_PRIMASK(primask);
}
 80034be:	bf00      	nop
 80034c0:	3714      	adds	r7, #20
 80034c2:	46bd      	mov	sp, r7
 80034c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c8:	4770      	bx	lr

080034ca <motion_total_for_axis>:

/* =======================
 * Helpers de acesso por eixo (Sem mudança)
 * ======================= */
static inline uint32_t motion_total_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 80034ca:	b480      	push	{r7}
 80034cc:	b083      	sub	sp, #12
 80034ce:	af00      	add	r7, sp, #0
 80034d0:	6078      	str	r0, [r7, #4]
 80034d2:	460b      	mov	r3, r1
 80034d4:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 80034d6:	78fb      	ldrb	r3, [r7, #3]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d002      	beq.n	80034e2 <motion_total_for_axis+0x18>
 80034dc:	2b01      	cmp	r3, #1
 80034de:	d003      	beq.n	80034e8 <motion_total_for_axis+0x1e>
 80034e0:	e005      	b.n	80034ee <motion_total_for_axis+0x24>
        case AXIS_X: return req->sx;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	e004      	b.n	80034f2 <motion_total_for_axis+0x28>
        case AXIS_Y: return req->sy;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	68db      	ldr	r3, [r3, #12]
 80034ec:	e001      	b.n	80034f2 <motion_total_for_axis+0x28>
        case AXIS_Z:
        default:     return req->sz;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	695b      	ldr	r3, [r3, #20]
    }
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	370c      	adds	r7, #12
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr

080034fe <motion_velocity_for_axis>:
static inline uint16_t motion_velocity_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 80034fe:	b480      	push	{r7}
 8003500:	b083      	sub	sp, #12
 8003502:	af00      	add	r7, sp, #0
 8003504:	6078      	str	r0, [r7, #4]
 8003506:	460b      	mov	r3, r1
 8003508:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 800350a:	78fb      	ldrb	r3, [r7, #3]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d002      	beq.n	8003516 <motion_velocity_for_axis+0x18>
 8003510:	2b01      	cmp	r3, #1
 8003512:	d003      	beq.n	800351c <motion_velocity_for_axis+0x1e>
 8003514:	e005      	b.n	8003522 <motion_velocity_for_axis+0x24>
        case AXIS_X: return req->vx;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	885b      	ldrh	r3, [r3, #2]
 800351a:	e004      	b.n	8003526 <motion_velocity_for_axis+0x28>
        case AXIS_Y: return req->vy;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	891b      	ldrh	r3, [r3, #8]
 8003520:	e001      	b.n	8003526 <motion_velocity_for_axis+0x28>
        case AXIS_Z:
        default:     return req->vz;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	8a1b      	ldrh	r3, [r3, #16]
    }
}
 8003526:	4618      	mov	r0, r3
 8003528:	370c      	adds	r7, #12
 800352a:	46bd      	mov	sp, r7
 800352c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003530:	4770      	bx	lr

08003532 <motion_kp_for_axis>:
static inline uint16_t motion_kp_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8003532:	b480      	push	{r7}
 8003534:	b083      	sub	sp, #12
 8003536:	af00      	add	r7, sp, #0
 8003538:	6078      	str	r0, [r7, #4]
 800353a:	460b      	mov	r3, r1
 800353c:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 800353e:	78fb      	ldrb	r3, [r7, #3]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d002      	beq.n	800354a <motion_kp_for_axis+0x18>
 8003544:	2b01      	cmp	r3, #1
 8003546:	d003      	beq.n	8003550 <motion_kp_for_axis+0x1e>
 8003548:	e005      	b.n	8003556 <motion_kp_for_axis+0x24>
        case AXIS_X: return req->kp_x;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	8b1b      	ldrh	r3, [r3, #24]
 800354e:	e004      	b.n	800355a <motion_kp_for_axis+0x28>
        case AXIS_Y: return req->kp_y;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	8bdb      	ldrh	r3, [r3, #30]
 8003554:	e001      	b.n	800355a <motion_kp_for_axis+0x28>
        case AXIS_Z:
        default:     return req->kp_z;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
    }
}
 800355a:	4618      	mov	r0, r3
 800355c:	370c      	adds	r7, #12
 800355e:	46bd      	mov	sp, r7
 8003560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003564:	4770      	bx	lr

08003566 <motion_ki_for_axis>:
static inline uint16_t motion_ki_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8003566:	b480      	push	{r7}
 8003568:	b083      	sub	sp, #12
 800356a:	af00      	add	r7, sp, #0
 800356c:	6078      	str	r0, [r7, #4]
 800356e:	460b      	mov	r3, r1
 8003570:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8003572:	78fb      	ldrb	r3, [r7, #3]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d002      	beq.n	800357e <motion_ki_for_axis+0x18>
 8003578:	2b01      	cmp	r3, #1
 800357a:	d003      	beq.n	8003584 <motion_ki_for_axis+0x1e>
 800357c:	e005      	b.n	800358a <motion_ki_for_axis+0x24>
        case AXIS_X: return req->ki_x;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	8b5b      	ldrh	r3, [r3, #26]
 8003582:	e004      	b.n	800358e <motion_ki_for_axis+0x28>
        case AXIS_Y: return req->ki_y;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	8c1b      	ldrh	r3, [r3, #32]
 8003588:	e001      	b.n	800358e <motion_ki_for_axis+0x28>
        case AXIS_Z:
        default:     return req->ki_z;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
    }
}
 800358e:	4618      	mov	r0, r3
 8003590:	370c      	adds	r7, #12
 8003592:	46bd      	mov	sp, r7
 8003594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003598:	4770      	bx	lr

0800359a <motion_kd_for_axis>:
static inline uint16_t motion_kd_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 800359a:	b480      	push	{r7}
 800359c:	b083      	sub	sp, #12
 800359e:	af00      	add	r7, sp, #0
 80035a0:	6078      	str	r0, [r7, #4]
 80035a2:	460b      	mov	r3, r1
 80035a4:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 80035a6:	78fb      	ldrb	r3, [r7, #3]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d002      	beq.n	80035b2 <motion_kd_for_axis+0x18>
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	d003      	beq.n	80035b8 <motion_kd_for_axis+0x1e>
 80035b0:	e005      	b.n	80035be <motion_kd_for_axis+0x24>
        case AXIS_X: return req->kd_x;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	8b9b      	ldrh	r3, [r3, #28]
 80035b6:	e004      	b.n	80035c2 <motion_kd_for_axis+0x28>
        case AXIS_Y: return req->kd_y;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 80035bc:	e001      	b.n	80035c2 <motion_kd_for_axis+0x28>
        case AXIS_Z:
        default:     return req->kd_z;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    }
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	370c      	adds	r7, #12
 80035c6:	46bd      	mov	sp, r7
 80035c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035cc:	4770      	bx	lr

080035ce <motion_clamp_error>:
static inline int8_t motion_clamp_error(int32_t value) {
 80035ce:	b480      	push	{r7}
 80035d0:	b083      	sub	sp, #12
 80035d2:	af00      	add	r7, sp, #0
 80035d4:	6078      	str	r0, [r7, #4]
    if (value > 127)  return 127;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2b7f      	cmp	r3, #127	@ 0x7f
 80035da:	dd01      	ble.n	80035e0 <motion_clamp_error+0x12>
 80035dc:	237f      	movs	r3, #127	@ 0x7f
 80035de:	e008      	b.n	80035f2 <motion_clamp_error+0x24>
    if (value < -128) return -128;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 80035e6:	da02      	bge.n	80035ee <motion_clamp_error+0x20>
 80035e8:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
 80035ec:	e001      	b.n	80035f2 <motion_clamp_error+0x24>
    return (int8_t)value;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	b25b      	sxtb	r3, r3
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	370c      	adds	r7, #12
 80035f6:	46bd      	mov	sp, r7
 80035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fc:	4770      	bx	lr
	...

08003600 <motion_conv_enc_to_dda>:

/**
 * @brief Converte a posição absoluta do encoder (contagens) para a posição DDA (passos)
 * @note  Usa matemática 64-bit para evitar overflow.
 */
static int64_t motion_conv_enc_to_dda(int64_t enc_counts, uint8_t axis) {
 8003600:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003604:	b08a      	sub	sp, #40	@ 0x28
 8003606:	af00      	add	r7, sp, #0
 8003608:	e9c7 0106 	strd	r0, r1, [r7, #24]
 800360c:	4613      	mov	r3, r2
 800360e:	75fb      	strb	r3, [r7, #23]
    if (g_enc_counts_per_rev[axis] == 0) return 0;
 8003610:	7dfb      	ldrb	r3, [r7, #23]
 8003612:	4a24      	ldr	r2, [pc, #144]	@ (80036a4 <motion_conv_enc_to_dda+0xa4>)
 8003614:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d104      	bne.n	8003626 <motion_conv_enc_to_dda+0x26>
 800361c:	f04f 0200 	mov.w	r2, #0
 8003620:	f04f 0300 	mov.w	r3, #0
 8003624:	e038      	b.n	8003698 <motion_conv_enc_to_dda+0x98>
    // (enc * dda_steps) / enc_per_rev
    int64_t num = enc_counts * (int64_t)dda_steps_per_rev();
 8003626:	f7ff fe83 	bl	8003330 <dda_steps_per_rev>
 800362a:	4603      	mov	r3, r0
 800362c:	2200      	movs	r2, #0
 800362e:	4698      	mov	r8, r3
 8003630:	4691      	mov	r9, r2
 8003632:	69fb      	ldr	r3, [r7, #28]
 8003634:	fb08 f203 	mul.w	r2, r8, r3
 8003638:	69bb      	ldr	r3, [r7, #24]
 800363a:	fb09 f303 	mul.w	r3, r9, r3
 800363e:	4413      	add	r3, r2
 8003640:	69ba      	ldr	r2, [r7, #24]
 8003642:	fba2 4508 	umull	r4, r5, r2, r8
 8003646:	442b      	add	r3, r5
 8003648:	461d      	mov	r5, r3
 800364a:	e9c7 4508 	strd	r4, r5, [r7, #32]
 800364e:	e9c7 4508 	strd	r4, r5, [r7, #32]
    // Adiciona metade do denominador para arredondamento correto (round-to-nearest)
    num += (int64_t)g_enc_counts_per_rev[axis] / 2;
 8003652:	7dfb      	ldrb	r3, [r7, #23]
 8003654:	4a13      	ldr	r2, [pc, #76]	@ (80036a4 <motion_conv_enc_to_dda+0xa4>)
 8003656:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800365a:	085b      	lsrs	r3, r3, #1
 800365c:	2200      	movs	r2, #0
 800365e:	469a      	mov	sl, r3
 8003660:	4693      	mov	fp, r2
 8003662:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003666:	eb12 010a 	adds.w	r1, r2, sl
 800366a:	6039      	str	r1, [r7, #0]
 800366c:	eb43 030b 	adc.w	r3, r3, fp
 8003670:	607b      	str	r3, [r7, #4]
 8003672:	e9d7 3400 	ldrd	r3, r4, [r7]
 8003676:	e9c7 3408 	strd	r3, r4, [r7, #32]
    return num / (int64_t)g_enc_counts_per_rev[axis];
 800367a:	7dfb      	ldrb	r3, [r7, #23]
 800367c:	4a09      	ldr	r2, [pc, #36]	@ (80036a4 <motion_conv_enc_to_dda+0xa4>)
 800367e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003682:	2200      	movs	r2, #0
 8003684:	60bb      	str	r3, [r7, #8]
 8003686:	60fa      	str	r2, [r7, #12]
 8003688:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800368c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003690:	f7fc fdee 	bl	8000270 <__aeabi_ldivmod>
 8003694:	4602      	mov	r2, r0
 8003696:	460b      	mov	r3, r1
}
 8003698:	4610      	mov	r0, r2
 800369a:	4619      	mov	r1, r3
 800369c:	3728      	adds	r7, #40	@ 0x28
 800369e:	46bd      	mov	sp, r7
 80036a0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036a4:	20000014 	.word	0x20000014

080036a8 <motion_update_rampa>:
/**
 * @brief Atualiza a rampa de velocidade para um eixo, baseado na velocidade CASC
 * e na distância restante do *eixo mestre*.
 */
static uint32_t motion_update_rampa(uint8_t axis, uint32_t v_cmd_casc, uint32_t rem_steps_mestre)
{
 80036a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80036ac:	b090      	sub	sp, #64	@ 0x40
 80036ae:	af00      	add	r7, sp, #0
 80036b0:	4603      	mov	r3, r0
 80036b2:	6139      	str	r1, [r7, #16]
 80036b4:	60fa      	str	r2, [r7, #12]
 80036b6:	75fb      	strb	r3, [r7, #23]
    motion_axis_state_t *ax = &g_axis_state[axis];
 80036b8:	7dfa      	ldrb	r2, [r7, #23]
 80036ba:	4613      	mov	r3, r2
 80036bc:	005b      	lsls	r3, r3, #1
 80036be:	4413      	add	r3, r2
 80036c0:	011b      	lsls	r3, r3, #4
 80036c2:	4a5c      	ldr	r2, [pc, #368]	@ (8003834 <motion_update_rampa+0x18c>)
 80036c4:	4413      	add	r3, r2
 80036c6:	637b      	str	r3, [r7, #52]	@ 0x34
    uint32_t a_sps2  = (ax->accel_sps2 > 0u) ? ax->accel_sps2 : DEMO_ACCEL_SPS2;
 80036c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d002      	beq.n	80036d6 <motion_update_rampa+0x2e>
 80036d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036d4:	e000      	b.n	80036d8 <motion_update_rampa+0x30>
 80036d6:	4b58      	ldr	r3, [pc, #352]	@ (8003838 <motion_update_rampa+0x190>)
 80036d8:	633b      	str	r3, [r7, #48]	@ 0x30
    uint32_t v_now = ax->v_actual_sps;
 80036da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036dc:	6a1b      	ldr	r3, [r3, #32]
 80036de:	62fb      	str	r3, [r7, #44]	@ 0x2c

    // Distância necessária para frear de v_now para 0: s = v^2 / (2a)
    uint32_t s_brake = 0u;
 80036e0:	2300      	movs	r3, #0
 80036e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (a_sps2 > 0u && v_now > 0u) {
 80036e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d02e      	beq.n	8003748 <motion_update_rampa+0xa0>
 80036ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d02b      	beq.n	8003748 <motion_update_rampa+0xa0>
        uint64_t vv = (uint64_t)v_now * (uint64_t)v_now;
 80036f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036f2:	2200      	movs	r2, #0
 80036f4:	469a      	mov	sl, r3
 80036f6:	4693      	mov	fp, r2
 80036f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036fa:	2200      	movs	r2, #0
 80036fc:	4698      	mov	r8, r3
 80036fe:	4691      	mov	r9, r2
 8003700:	fb08 f20b 	mul.w	r2, r8, fp
 8003704:	fb0a f309 	mul.w	r3, sl, r9
 8003708:	4413      	add	r3, r2
 800370a:	fbaa 4508 	umull	r4, r5, sl, r8
 800370e:	442b      	add	r3, r5
 8003710:	461d      	mov	r5, r3
 8003712:	e9c7 4508 	strd	r4, r5, [r7, #32]
 8003716:	e9c7 4508 	strd	r4, r5, [r7, #32]
        uint64_t denom = (uint64_t)(2u * a_sps2);
 800371a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800371c:	005b      	lsls	r3, r3, #1
 800371e:	2200      	movs	r2, #0
 8003720:	603b      	str	r3, [r7, #0]
 8003722:	607a      	str	r2, [r7, #4]
 8003724:	e9d7 3400 	ldrd	r3, r4, [r7]
 8003728:	e9c7 3406 	strd	r3, r4, [r7, #24]
        if (denom > 0) {
 800372c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003730:	4313      	orrs	r3, r2
 8003732:	d009      	beq.n	8003748 <motion_update_rampa+0xa0>
            s_brake = (uint32_t)(vv / denom);
 8003734:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003738:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800373c:	f7fc fde8 	bl	8000310 <__aeabi_uldivmod>
 8003740:	4602      	mov	r2, r0
 8003742:	460b      	mov	r3, r1
 8003744:	4613      	mov	r3, r2
 8003746:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
    }

    // Aceleração integrada: acumula a/1000 e aplica passos discretos em v
    g_v_accum[axis] += a_sps2;
 8003748:	7dfb      	ldrb	r3, [r7, #23]
 800374a:	4a3c      	ldr	r2, [pc, #240]	@ (800383c <motion_update_rampa+0x194>)
 800374c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003750:	7dfb      	ldrb	r3, [r7, #23]
 8003752:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003754:	440a      	add	r2, r1
 8003756:	4939      	ldr	r1, [pc, #228]	@ (800383c <motion_update_rampa+0x194>)
 8003758:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    uint32_t steps_avail = 0u;
 800375c:	2300      	movs	r3, #0
 800375e:	63bb      	str	r3, [r7, #56]	@ 0x38
    while (g_v_accum[axis] >= MOTION_TIM7_HZ) {
 8003760:	e00c      	b.n	800377c <motion_update_rampa+0xd4>
        g_v_accum[axis] -= MOTION_TIM7_HZ;
 8003762:	7dfb      	ldrb	r3, [r7, #23]
 8003764:	4a35      	ldr	r2, [pc, #212]	@ (800383c <motion_update_rampa+0x194>)
 8003766:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800376a:	7dfb      	ldrb	r3, [r7, #23]
 800376c:	f5a2 727a 	sub.w	r2, r2, #1000	@ 0x3e8
 8003770:	4932      	ldr	r1, [pc, #200]	@ (800383c <motion_update_rampa+0x194>)
 8003772:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        steps_avail++;
 8003776:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003778:	3301      	adds	r3, #1
 800377a:	63bb      	str	r3, [r7, #56]	@ 0x38
    while (g_v_accum[axis] >= MOTION_TIM7_HZ) {
 800377c:	7dfb      	ldrb	r3, [r7, #23]
 800377e:	4a2f      	ldr	r2, [pc, #188]	@ (800383c <motion_update_rampa+0x194>)
 8003780:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003784:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003788:	d2eb      	bcs.n	8003762 <motion_update_rampa+0xba>
    }

    while (steps_avail--) {
 800378a:	e036      	b.n	80037fa <motion_update_rampa+0x152>
        // [MODIFICADO] A decisão de desacelerar usa a distância do MESTRE
        if (rem_steps_mestre <= s_brake) {
 800378c:	68fa      	ldr	r2, [r7, #12]
 800378e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003790:	429a      	cmp	r2, r3
 8003792:	d809      	bhi.n	80037a8 <motion_update_rampa+0x100>
            // Desacelera (estamos na rampa de parada)
            if (ax->v_actual_sps > 0u) ax->v_actual_sps--;
 8003794:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003796:	6a1b      	ldr	r3, [r3, #32]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d02e      	beq.n	80037fa <motion_update_rampa+0x152>
 800379c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800379e:	6a1b      	ldr	r3, [r3, #32]
 80037a0:	1e5a      	subs	r2, r3, #1
 80037a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037a4:	621a      	str	r2, [r3, #32]
 80037a6:	e028      	b.n	80037fa <motion_update_rampa+0x152>
        } else if (ax->v_actual_sps < v_cmd_casc) {
 80037a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037aa:	6a1b      	ldr	r3, [r3, #32]
 80037ac:	693a      	ldr	r2, [r7, #16]
 80037ae:	429a      	cmp	r2, r3
 80037b0:	d90d      	bls.n	80037ce <motion_update_rampa+0x126>
            // Acelera
            ax->v_actual_sps++;
 80037b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037b4:	6a1b      	ldr	r3, [r3, #32]
 80037b6:	1c5a      	adds	r2, r3, #1
 80037b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037ba:	621a      	str	r2, [r3, #32]
            if (ax->v_actual_sps > v_cmd_casc) ax->v_actual_sps = v_cmd_casc;
 80037bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037be:	6a1b      	ldr	r3, [r3, #32]
 80037c0:	693a      	ldr	r2, [r7, #16]
 80037c2:	429a      	cmp	r2, r3
 80037c4:	d219      	bcs.n	80037fa <motion_update_rampa+0x152>
 80037c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037c8:	693a      	ldr	r2, [r7, #16]
 80037ca:	621a      	str	r2, [r3, #32]
 80037cc:	e015      	b.n	80037fa <motion_update_rampa+0x152>
        } else if (ax->v_actual_sps > v_cmd_casc) {
 80037ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037d0:	6a1b      	ldr	r3, [r3, #32]
 80037d2:	693a      	ldr	r2, [r7, #16]
 80037d4:	429a      	cmp	r2, r3
 80037d6:	d210      	bcs.n	80037fa <motion_update_rampa+0x152>
            // Desacelera (para atingir a velocidade de cruzeiro)
            if (ax->v_actual_sps > 0u) ax->v_actual_sps--;
 80037d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037da:	6a1b      	ldr	r3, [r3, #32]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d004      	beq.n	80037ea <motion_update_rampa+0x142>
 80037e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037e2:	6a1b      	ldr	r3, [r3, #32]
 80037e4:	1e5a      	subs	r2, r3, #1
 80037e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037e8:	621a      	str	r2, [r3, #32]
            if (ax->v_actual_sps < v_cmd_casc) ax->v_actual_sps = v_cmd_casc;
 80037ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037ec:	6a1b      	ldr	r3, [r3, #32]
 80037ee:	693a      	ldr	r2, [r7, #16]
 80037f0:	429a      	cmp	r2, r3
 80037f2:	d902      	bls.n	80037fa <motion_update_rampa+0x152>
 80037f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037f6:	693a      	ldr	r2, [r7, #16]
 80037f8:	621a      	str	r2, [r3, #32]
    while (steps_avail--) {
 80037fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037fc:	1e5a      	subs	r2, r3, #1
 80037fe:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003800:	2b00      	cmp	r3, #0
 8003802:	d1c3      	bne.n	800378c <motion_update_rampa+0xe4>
        }
    }

    // Se não há mais nada a emitir (mestre chegou), força zero
    if (rem_steps_mestre == 0u) ax->v_actual_sps = 0u;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d102      	bne.n	8003810 <motion_update_rampa+0x168>
 800380a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800380c:	2200      	movs	r2, #0
 800380e:	621a      	str	r2, [r3, #32]
    if (ax->v_actual_sps > MOTION_MAX_SPS) ax->v_actual_sps = MOTION_MAX_SPS;
 8003810:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003812:	6a1b      	ldr	r3, [r3, #32]
 8003814:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8003818:	4293      	cmp	r3, r2
 800381a:	d903      	bls.n	8003824 <motion_update_rampa+0x17c>
 800381c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800381e:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8003822:	621a      	str	r2, [r3, #32]

    return ax->v_actual_sps;
 8003824:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003826:	6a1b      	ldr	r3, [r3, #32]
}
 8003828:	4618      	mov	r0, r3
 800382a:	3740      	adds	r7, #64	@ 0x40
 800382c:	46bd      	mov	sp, r7
 800382e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003832:	bf00      	nop
 8003834:	200000f8 	.word	0x200000f8
 8003838:	00030d40 	.word	0x00030d40
 800383c:	20000d00 	.word	0x20000d00

08003840 <motion_refresh_status_locked>:


/* =======================
 * Status e fila (MODIFICADO)
 * ======================= */
static void motion_refresh_status_locked(void) {
 8003840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003844:	b0a9      	sub	sp, #164	@ 0xa4
 8003846:	af00      	add	r7, sp, #0
    g_status.queue_depth = (uint8_t)(g_queue_count + (g_has_active_segment ? 1u : 0u));
 8003848:	4bc7      	ldr	r3, [pc, #796]	@ (8003b68 <motion_refresh_status_locked+0x328>)
 800384a:	781b      	ldrb	r3, [r3, #0]
 800384c:	b2db      	uxtb	r3, r3
 800384e:	2b00      	cmp	r3, #0
 8003850:	d001      	beq.n	8003856 <motion_refresh_status_locked+0x16>
 8003852:	2201      	movs	r2, #1
 8003854:	e000      	b.n	8003858 <motion_refresh_status_locked+0x18>
 8003856:	2200      	movs	r2, #0
 8003858:	4bc4      	ldr	r3, [pc, #784]	@ (8003b6c <motion_refresh_status_locked+0x32c>)
 800385a:	781b      	ldrb	r3, [r3, #0]
 800385c:	4413      	add	r3, r2
 800385e:	b2db      	uxtb	r3, r3
 8003860:	4ac3      	ldr	r2, [pc, #780]	@ (8003b70 <motion_refresh_status_locked+0x330>)
 8003862:	7053      	strb	r3, [r2, #1]

    // --- [LÓGICA CASC "PERCENTUAL" PARA STATUS] ---

    int8_t master_axis = -1;
 8003864:	23ff      	movs	r3, #255	@ 0xff
 8003866:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
    int64_t mestre_prog_num = 0; // Progresso (em passos DDA) do mestre
 800386a:	f04f 0200 	mov.w	r2, #0
 800386e:	f04f 0300 	mov.w	r3, #0
 8003872:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
    int64_t mestre_prog_den = 1; // Alvo (em passos DDA) do mestre
 8003876:	f04f 0201 	mov.w	r2, #1
 800387a:	f04f 0300 	mov.w	r3, #0
 800387e:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88

    // 1. Acha o mestre (eixo percentualmente mais ATRASADO)
    if (g_has_active_segment) {
 8003882:	4bb9      	ldr	r3, [pc, #740]	@ (8003b68 <motion_refresh_status_locked+0x328>)
 8003884:	781b      	ldrb	r3, [r3, #0]
 8003886:	b2db      	uxtb	r3, r3
 8003888:	2b00      	cmp	r3, #0
 800388a:	f000 80dd 	beq.w	8003a48 <motion_refresh_status_locked+0x208>
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800388e:	2300      	movs	r3, #0
 8003890:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8003894:	e0d3      	b.n	8003a3e <motion_refresh_status_locked+0x1fe>
            int32_t total_s32 = g_casc_total_steps_s32[axis];
 8003896:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 800389a:	4bb6      	ldr	r3, [pc, #728]	@ (8003b74 <motion_refresh_status_locked+0x334>)
 800389c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038a0:	667b      	str	r3, [r7, #100]	@ 0x64
            if (total_s32 == 0) continue; // Eixo não está em movimento
 80038a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	f000 80c4 	beq.w	8003a32 <motion_refresh_status_locked+0x1f2>

            // Posição DDA atual relativa ao início do CASC
            int64_t pos_enc_rel = g_encoder_position[axis] - g_encoder_origin[axis];
 80038aa:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80038ae:	4ab2      	ldr	r2, [pc, #712]	@ (8003b78 <motion_refresh_status_locked+0x338>)
 80038b0:	00db      	lsls	r3, r3, #3
 80038b2:	4413      	add	r3, r2
 80038b4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80038b8:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80038bc:	4aaf      	ldr	r2, [pc, #700]	@ (8003b7c <motion_refresh_status_locked+0x33c>)
 80038be:	00db      	lsls	r3, r3, #3
 80038c0:	4413      	add	r3, r2
 80038c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038c6:	1a86      	subs	r6, r0, r2
 80038c8:	62be      	str	r6, [r7, #40]	@ 0x28
 80038ca:	eb61 0303 	sbc.w	r3, r1, r3
 80038ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80038d0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80038d4:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
            int64_t pos_rel_dda = motion_conv_enc_to_dda(pos_enc_rel, axis);
 80038d8:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80038dc:	461a      	mov	r2, r3
 80038de:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 80038e2:	f7ff fe8d 	bl	8003600 <motion_conv_enc_to_dda>
 80038e6:	e9c7 0114 	strd	r0, r1, [r7, #80]	@ 0x50

            int64_t prog_num = pos_rel_dda;
 80038ea:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80038ee:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
            int64_t prog_den = (int64_t)total_s32;
 80038f2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80038f4:	17da      	asrs	r2, r3, #31
 80038f6:	623b      	str	r3, [r7, #32]
 80038f8:	627a      	str	r2, [r7, #36]	@ 0x24
 80038fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80038fe:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70

            // Lida com direção negativa (compara valores absolutos)
            if (prog_den < 0) {
 8003902:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003906:	2b00      	cmp	r3, #0
 8003908:	da17      	bge.n	800393a <motion_refresh_status_locked+0xfa>
                prog_num = -prog_num;
 800390a:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 800390e:	2100      	movs	r1, #0
 8003910:	4250      	negs	r0, r2
 8003912:	61b8      	str	r0, [r7, #24]
 8003914:	eb61 0303 	sbc.w	r3, r1, r3
 8003918:	61fb      	str	r3, [r7, #28]
 800391a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800391e:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
                prog_den = -prog_den;
 8003922:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003926:	2100      	movs	r1, #0
 8003928:	4250      	negs	r0, r2
 800392a:	6138      	str	r0, [r7, #16]
 800392c:	eb61 0303 	sbc.w	r3, r1, r3
 8003930:	617b      	str	r3, [r7, #20]
 8003932:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003936:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
            }
            if (prog_num < 0) prog_num = 0; // Garante progresso positivo
 800393a:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 800393e:	2b00      	cmp	r3, #0
 8003940:	da05      	bge.n	800394e <motion_refresh_status_locked+0x10e>
 8003942:	f04f 0200 	mov.w	r2, #0
 8003946:	f04f 0300 	mov.w	r3, #0
 800394a:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
            if (prog_num > prog_den) prog_num = prog_den; // Clamp (chegou)
 800394e:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8003952:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003956:	4282      	cmp	r2, r0
 8003958:	418b      	sbcs	r3, r1
 800395a:	da03      	bge.n	8003964 <motion_refresh_status_locked+0x124>
 800395c:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003960:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78

            if (master_axis == -1) {
 8003964:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8003968:	f1b3 3fff 	cmp.w	r3, #4294967295
 800396c:	d115      	bne.n	800399a <motion_refresh_status_locked+0x15a>
                master_axis = axis;
 800396e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8003972:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
                mestre_prog_num = prog_num;
 8003976:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 800397a:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
                mestre_prog_den = (prog_den == 0) ? 1 : prog_den;
 800397e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003982:	4313      	orrs	r3, r2
 8003984:	d002      	beq.n	800398c <motion_refresh_status_locked+0x14c>
 8003986:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800398a:	e003      	b.n	8003994 <motion_refresh_status_locked+0x154>
 800398c:	f04f 0201 	mov.w	r2, #1
 8003990:	f04f 0300 	mov.w	r3, #0
 8003994:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
 8003998:	e04c      	b.n	8003a34 <motion_refresh_status_locked+0x1f4>
            } else {
                // É (prog_i / prog_den_i) < (mestre_prog_num / mestre_prog_den) ?
                int64_t prog_i_64 = prog_num * mestre_prog_den;
 800399a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800399c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80039a0:	fb03 f102 	mul.w	r1, r3, r2
 80039a4:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 80039a8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80039aa:	fb02 f303 	mul.w	r3, r2, r3
 80039ae:	4419      	add	r1, r3
 80039b0:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80039b2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80039b6:	fba2 ab03 	umull	sl, fp, r2, r3
 80039ba:	eb01 030b 	add.w	r3, r1, fp
 80039be:	469b      	mov	fp, r3
 80039c0:	e9c7 ab12 	strd	sl, fp, [r7, #72]	@ 0x48
 80039c4:	e9c7 ab12 	strd	sl, fp, [r7, #72]	@ 0x48
                int64_t prog_mestre_64 = mestre_prog_num * prog_den;
 80039c8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80039cc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80039ce:	fb03 f102 	mul.w	r1, r3, r2
 80039d2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80039d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80039d8:	fb02 f303 	mul.w	r3, r2, r3
 80039dc:	4419      	add	r1, r3
 80039de:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80039e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80039e4:	fba2 8903 	umull	r8, r9, r2, r3
 80039e8:	eb01 0309 	add.w	r3, r1, r9
 80039ec:	4699      	mov	r9, r3
 80039ee:	e9c7 8910 	strd	r8, r9, [r7, #64]	@ 0x40
 80039f2:	e9c7 8910 	strd	r8, r9, [r7, #64]	@ 0x40

                if (prog_i_64 < prog_mestre_64) {
 80039f6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 80039fa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80039fe:	4290      	cmp	r0, r2
 8003a00:	eb71 0303 	sbcs.w	r3, r1, r3
 8003a04:	da16      	bge.n	8003a34 <motion_refresh_status_locked+0x1f4>
                    master_axis = axis;
 8003a06:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8003a0a:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
                    mestre_prog_num = prog_num;
 8003a0e:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8003a12:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
                    mestre_prog_den = (prog_den == 0) ? 1 : prog_den;
 8003a16:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	d002      	beq.n	8003a24 <motion_refresh_status_locked+0x1e4>
 8003a1e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003a22:	e003      	b.n	8003a2c <motion_refresh_status_locked+0x1ec>
 8003a24:	f04f 0201 	mov.w	r2, #1
 8003a28:	f04f 0300 	mov.w	r3, #0
 8003a2c:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
 8003a30:	e000      	b.n	8003a34 <motion_refresh_status_locked+0x1f4>
            if (total_s32 == 0) continue; // Eixo não está em movimento
 8003a32:	bf00      	nop
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003a34:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8003a38:	3301      	adds	r3, #1
 8003a3a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8003a3e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8003a42:	2b02      	cmp	r3, #2
 8003a44:	f67f af27 	bls.w	8003896 <motion_refresh_status_locked+0x56>
            }
        }
    }

    // 2. Calcula Pct e Erro de cada eixo baseado no mestre
    uint8_t pct_mestre = 0;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    if (mestre_prog_den > 0) {
 8003a4e:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003a52:	2a01      	cmp	r2, #1
 8003a54:	f173 0300 	sbcs.w	r3, r3, #0
 8003a58:	db2d      	blt.n	8003ab6 <motion_refresh_status_locked+0x276>
        pct_mestre = (uint8_t)((mestre_prog_num * 100L) / mestre_prog_den);
 8003a5a:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 8003a5e:	4602      	mov	r2, r0
 8003a60:	460b      	mov	r3, r1
 8003a62:	1896      	adds	r6, r2, r2
 8003a64:	60be      	str	r6, [r7, #8]
 8003a66:	415b      	adcs	r3, r3
 8003a68:	60fb      	str	r3, [r7, #12]
 8003a6a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003a6e:	1814      	adds	r4, r2, r0
 8003a70:	eb43 0501 	adc.w	r5, r3, r1
 8003a74:	f04f 0200 	mov.w	r2, #0
 8003a78:	f04f 0300 	mov.w	r3, #0
 8003a7c:	016b      	lsls	r3, r5, #5
 8003a7e:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8003a82:	0162      	lsls	r2, r4, #5
 8003a84:	18a6      	adds	r6, r4, r2
 8003a86:	603e      	str	r6, [r7, #0]
 8003a88:	eb45 0303 	adc.w	r3, r5, r3
 8003a8c:	607b      	str	r3, [r7, #4]
 8003a8e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003a92:	4623      	mov	r3, r4
 8003a94:	181b      	adds	r3, r3, r0
 8003a96:	633b      	str	r3, [r7, #48]	@ 0x30
 8003a98:	462b      	mov	r3, r5
 8003a9a:	eb41 0303 	adc.w	r3, r1, r3
 8003a9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003aa0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003aa4:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8003aa8:	f7fc fbe2 	bl	8000270 <__aeabi_ldivmod>
 8003aac:	4602      	mov	r2, r0
 8003aae:	460b      	mov	r3, r1
 8003ab0:	4613      	mov	r3, r2
 8003ab2:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    }

    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
 8003abc:	e070      	b.n	8003ba0 <motion_refresh_status_locked+0x360>
        int32_t total_s32 = g_casc_total_steps_s32[axis];
 8003abe:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8003ac2:	4a2c      	ldr	r2, [pc, #176]	@ (8003b74 <motion_refresh_status_locked+0x334>)
 8003ac4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ac8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        uint8_t pct = 0u;
 8003aca:	2300      	movs	r3, #0
 8003acc:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d
        int32_t err = 0;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	66bb      	str	r3, [r7, #104]	@ 0x68

        if (g_has_active_segment && total_s32 != 0) {
 8003ad4:	4b24      	ldr	r3, [pc, #144]	@ (8003b68 <motion_refresh_status_locked+0x328>)
 8003ad6:	781b      	ldrb	r3, [r3, #0]
 8003ad8:	b2db      	uxtb	r3, r3
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d00d      	beq.n	8003afa <motion_refresh_status_locked+0x2ba>
 8003ade:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d00a      	beq.n	8003afa <motion_refresh_status_locked+0x2ba>
            // Pct = O percentual do mestre é o percentual de todos
            pct = pct_mestre;
 8003ae4:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8003ae8:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d

            // Erro = O erro CASC calculado no último tick do TIM7
            err = g_casc_err_s32[axis];
 8003aec:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8003af0:	4a23      	ldr	r2, [pc, #140]	@ (8003b80 <motion_refresh_status_locked+0x340>)
 8003af2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003af6:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003af8:	e017      	b.n	8003b2a <motion_refresh_status_locked+0x2ea>

        } else if ((!g_has_active_segment && g_status.state == MOTION_DONE) || total_s32 == 0) {
 8003afa:	4b1b      	ldr	r3, [pc, #108]	@ (8003b68 <motion_refresh_status_locked+0x328>)
 8003afc:	781b      	ldrb	r3, [r3, #0]
 8003afe:	b2db      	uxtb	r3, r3
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d104      	bne.n	8003b0e <motion_refresh_status_locked+0x2ce>
 8003b04:	4b1a      	ldr	r3, [pc, #104]	@ (8003b70 <motion_refresh_status_locked+0x330>)
 8003b06:	781b      	ldrb	r3, [r3, #0]
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	2b05      	cmp	r3, #5
 8003b0c:	d002      	beq.n	8003b14 <motion_refresh_status_locked+0x2d4>
 8003b0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d105      	bne.n	8003b20 <motion_refresh_status_locked+0x2e0>
            // Movimento terminou, ou eixo está parado
            pct = 100u;
 8003b14:	2364      	movs	r3, #100	@ 0x64
 8003b16:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d
            err = 0;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003b1e:	e004      	b.n	8003b2a <motion_refresh_status_locked+0x2ea>
        } else {
            // Estado ocioso, antes de começar
            pct = 0u;
 8003b20:	2300      	movs	r3, #0
 8003b22:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d
            err = 0;
 8003b26:	2300      	movs	r3, #0
 8003b28:	66bb      	str	r3, [r7, #104]	@ 0x68
        }

        int8_t err8 = motion_clamp_error(err);
 8003b2a:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8003b2c:	f7ff fd4f 	bl	80035ce <motion_clamp_error>
 8003b30:	4603      	mov	r3, r0
 8003b32:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
        switch (axis) {
 8003b36:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d002      	beq.n	8003b44 <motion_refresh_status_locked+0x304>
 8003b3e:	2b01      	cmp	r3, #1
 8003b40:	d009      	beq.n	8003b56 <motion_refresh_status_locked+0x316>
 8003b42:	e01f      	b.n	8003b84 <motion_refresh_status_locked+0x344>
            case AXIS_X: g_status.pctX = pct; g_status.pidErrX = err8; break;
 8003b44:	4a0a      	ldr	r2, [pc, #40]	@ (8003b70 <motion_refresh_status_locked+0x330>)
 8003b46:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8003b4a:	7093      	strb	r3, [r2, #2]
 8003b4c:	4a08      	ldr	r2, [pc, #32]	@ (8003b70 <motion_refresh_status_locked+0x330>)
 8003b4e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8003b52:	7153      	strb	r3, [r2, #5]
 8003b54:	e01f      	b.n	8003b96 <motion_refresh_status_locked+0x356>
            case AXIS_Y: g_status.pctY = pct; g_status.pidErrY = err8; break;
 8003b56:	4a06      	ldr	r2, [pc, #24]	@ (8003b70 <motion_refresh_status_locked+0x330>)
 8003b58:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8003b5c:	70d3      	strb	r3, [r2, #3]
 8003b5e:	4a04      	ldr	r2, [pc, #16]	@ (8003b70 <motion_refresh_status_locked+0x330>)
 8003b60:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8003b64:	7193      	strb	r3, [r2, #6]
 8003b66:	e016      	b.n	8003b96 <motion_refresh_status_locked+0x356>
 8003b68:	20000188 	.word	0x20000188
 8003b6c:	20000c8e 	.word	0x20000c8e
 8003b70:	200000f0 	.word	0x200000f0
 8003b74:	20000ce8 	.word	0x20000ce8
 8003b78:	20000c90 	.word	0x20000c90
 8003b7c:	20000cb8 	.word	0x20000cb8
 8003b80:	20000d3c 	.word	0x20000d3c
            case AXIS_Z:
            default:     g_status.pctZ = pct; g_status.pidErrZ = err8; break;
 8003b84:	4a0b      	ldr	r2, [pc, #44]	@ (8003bb4 <motion_refresh_status_locked+0x374>)
 8003b86:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8003b8a:	7113      	strb	r3, [r2, #4]
 8003b8c:	4a09      	ldr	r2, [pc, #36]	@ (8003bb4 <motion_refresh_status_locked+0x374>)
 8003b8e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8003b92:	71d3      	strb	r3, [r2, #7]
 8003b94:	bf00      	nop
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003b96:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8003b9a:	3301      	adds	r3, #1
 8003b9c:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
 8003ba0:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8003ba4:	2b02      	cmp	r3, #2
 8003ba6:	d98a      	bls.n	8003abe <motion_refresh_status_locked+0x27e>
        }
    }
}
 8003ba8:	bf00      	nop
 8003baa:	bf00      	nop
 8003bac:	37a4      	adds	r7, #164	@ 0xa4
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bb4:	200000f0 	.word	0x200000f0

08003bb8 <motion_stop_all_axes_locked>:


static void motion_stop_all_axes_locked(void) {
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b082      	sub	sp, #8
 8003bbc:	af00      	add	r7, sp, #0
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	71fb      	strb	r3, [r7, #7]
 8003bc2:	e060      	b.n	8003c86 <motion_stop_all_axes_locked+0xce>
        motion_hw_step_low(axis);
 8003bc4:	79fb      	ldrb	r3, [r7, #7]
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	f7ff fb4a 	bl	8003260 <motion_hw_step_low>
        motion_hw_enable(axis, 0u);
 8003bcc:	79fb      	ldrb	r3, [r7, #7]
 8003bce:	2100      	movs	r1, #0
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	f7ff fae1 	bl	8003198 <motion_hw_enable>

        motion_axis_state_t *ax = &g_axis_state[axis];
 8003bd6:	79fa      	ldrb	r2, [r7, #7]
 8003bd8:	4613      	mov	r3, r2
 8003bda:	005b      	lsls	r3, r3, #1
 8003bdc:	4413      	add	r3, r2
 8003bde:	011b      	lsls	r3, r3, #4
 8003be0:	4a2d      	ldr	r2, [pc, #180]	@ (8003c98 <motion_stop_all_axes_locked+0xe0>)
 8003be2:	4413      	add	r3, r2
 8003be4:	603b      	str	r3, [r7, #0]
        ax->total_steps     = 0u;
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	2200      	movs	r2, #0
 8003bea:	601a      	str	r2, [r3, #0]
        ax->emitted_steps   = 0u;
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	605a      	str	r2, [r3, #4]

        ax->velocity_per_tick = 0u;
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	811a      	strh	r2, [r3, #8]
        ax->kp = 0u; ax->ki = 0u; ax->kd = 0u;
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	815a      	strh	r2, [r3, #10]
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	2200      	movs	r2, #0
 8003c02:	819a      	strh	r2, [r3, #12]
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	2200      	movs	r2, #0
 8003c08:	81da      	strh	r2, [r3, #14]

        ax->step_high         = 0u;
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	741a      	strb	r2, [r3, #16]
        ax->step_low          = 0u;
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	2200      	movs	r2, #0
 8003c14:	745a      	strb	r2, [r3, #17]
        ax->en_settle_ticks   = 0u;
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
        ax->dir_settle_ticks  = 0u;
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	2200      	movs	r2, #0
 8003c22:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

        ax->dda_accum_q16     = 0u;
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	2200      	movs	r2, #0
 8003c2a:	615a      	str	r2, [r3, #20]
        ax->dda_inc_q16       = 0u;
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	619a      	str	r2, [r3, #24]
        ax->v_target_sps      = 0u;
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	2200      	movs	r2, #0
 8003c36:	61da      	str	r2, [r3, #28]
        ax->v_actual_sps      = 0u;
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	621a      	str	r2, [r3, #32]
        ax->accel_sps2        = 0u;
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	2200      	movs	r2, #0
 8003c42:	625a      	str	r2, [r3, #36]	@ 0x24

        // Zera estado CASC e PID
        g_casc_total_steps_s32[axis] = 0;
 8003c44:	79fb      	ldrb	r3, [r7, #7]
 8003c46:	4a15      	ldr	r2, [pc, #84]	@ (8003c9c <motion_stop_all_axes_locked+0xe4>)
 8003c48:	2100      	movs	r1, #0
 8003c4a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        g_pi_i_accum[axis] = 0;
 8003c4e:	79fb      	ldrb	r3, [r7, #7]
 8003c50:	4a13      	ldr	r2, [pc, #76]	@ (8003ca0 <motion_stop_all_axes_locked+0xe8>)
 8003c52:	2100      	movs	r1, #0
 8003c54:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        g_pi_prev_err[axis] = 0;
 8003c58:	79fb      	ldrb	r3, [r7, #7]
 8003c5a:	4a12      	ldr	r2, [pc, #72]	@ (8003ca4 <motion_stop_all_axes_locked+0xec>)
 8003c5c:	2100      	movs	r1, #0
 8003c5e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        g_pi_d_filt[axis] = 0;
 8003c62:	79fb      	ldrb	r3, [r7, #7]
 8003c64:	4a10      	ldr	r2, [pc, #64]	@ (8003ca8 <motion_stop_all_axes_locked+0xf0>)
 8003c66:	2100      	movs	r1, #0
 8003c68:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        g_v_accum[axis] = 0;
 8003c6c:	79fb      	ldrb	r3, [r7, #7]
 8003c6e:	4a0f      	ldr	r2, [pc, #60]	@ (8003cac <motion_stop_all_axes_locked+0xf4>)
 8003c70:	2100      	movs	r1, #0
 8003c72:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        g_casc_err_s32[axis] = 0;
 8003c76:	79fb      	ldrb	r3, [r7, #7]
 8003c78:	4a0d      	ldr	r2, [pc, #52]	@ (8003cb0 <motion_stop_all_axes_locked+0xf8>)
 8003c7a:	2100      	movs	r1, #0
 8003c7c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003c80:	79fb      	ldrb	r3, [r7, #7]
 8003c82:	3301      	adds	r3, #1
 8003c84:	71fb      	strb	r3, [r7, #7]
 8003c86:	79fb      	ldrb	r3, [r7, #7]
 8003c88:	2b02      	cmp	r3, #2
 8003c8a:	d99b      	bls.n	8003bc4 <motion_stop_all_axes_locked+0xc>
    }
}
 8003c8c:	bf00      	nop
 8003c8e:	bf00      	nop
 8003c90:	3708      	adds	r7, #8
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}
 8003c96:	bf00      	nop
 8003c98:	200000f8 	.word	0x200000f8
 8003c9c:	20000ce8 	.word	0x20000ce8
 8003ca0:	20000d0c 	.word	0x20000d0c
 8003ca4:	20000d18 	.word	0x20000d18
 8003ca8:	20000cf4 	.word	0x20000cf4
 8003cac:	20000d00 	.word	0x20000d00
 8003cb0:	20000d3c 	.word	0x20000d3c

08003cb4 <motion_queue_clear_locked>:

static void motion_queue_clear_locked(void) {
 8003cb4:	b480      	push	{r7}
 8003cb6:	af00      	add	r7, sp, #0
    g_queue_head = 0u;
 8003cb8:	4b06      	ldr	r3, [pc, #24]	@ (8003cd4 <motion_queue_clear_locked+0x20>)
 8003cba:	2200      	movs	r2, #0
 8003cbc:	701a      	strb	r2, [r3, #0]
    g_queue_tail = 0u;
 8003cbe:	4b06      	ldr	r3, [pc, #24]	@ (8003cd8 <motion_queue_clear_locked+0x24>)
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	701a      	strb	r2, [r3, #0]
    g_queue_count = 0u;
 8003cc4:	4b05      	ldr	r3, [pc, #20]	@ (8003cdc <motion_queue_clear_locked+0x28>)
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	701a      	strb	r2, [r3, #0]
}
 8003cca:	bf00      	nop
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd2:	4770      	bx	lr
 8003cd4:	20000c8c 	.word	0x20000c8c
 8003cd8:	20000c8d 	.word	0x20000c8d
 8003cdc:	20000c8e 	.word	0x20000c8e

08003ce0 <motion_queue_push_locked>:

static proto_result_t motion_queue_push_locked(const move_queue_add_req_t *req) {
 8003ce0:	b5b0      	push	{r4, r5, r7, lr}
 8003ce2:	b082      	sub	sp, #8
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
    if (g_queue_count >= MOTION_QUEUE_CAPACITY)
 8003ce8:	4b17      	ldr	r3, [pc, #92]	@ (8003d48 <motion_queue_push_locked+0x68>)
 8003cea:	781b      	ldrb	r3, [r3, #0]
 8003cec:	2b3f      	cmp	r3, #63	@ 0x3f
 8003cee:	d902      	bls.n	8003cf6 <motion_queue_push_locked+0x16>
        return PROTO_ERR_RANGE;
 8003cf0:	f06f 0303 	mvn.w	r3, #3
 8003cf4:	e024      	b.n	8003d40 <motion_queue_push_locked+0x60>
    g_queue[g_queue_tail].req = *req;
 8003cf6:	4b15      	ldr	r3, [pc, #84]	@ (8003d4c <motion_queue_push_locked+0x6c>)
 8003cf8:	781b      	ldrb	r3, [r3, #0]
 8003cfa:	4619      	mov	r1, r3
 8003cfc:	4a14      	ldr	r2, [pc, #80]	@ (8003d50 <motion_queue_push_locked+0x70>)
 8003cfe:	232c      	movs	r3, #44	@ 0x2c
 8003d00:	fb01 f303 	mul.w	r3, r1, r3
 8003d04:	441a      	add	r2, r3
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	4614      	mov	r4, r2
 8003d0a:	461d      	mov	r5, r3
 8003d0c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003d0e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003d10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003d12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003d14:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003d18:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    g_queue_tail = (uint8_t)((g_queue_tail + 1u) % MOTION_QUEUE_CAPACITY);
 8003d1c:	4b0b      	ldr	r3, [pc, #44]	@ (8003d4c <motion_queue_push_locked+0x6c>)
 8003d1e:	781b      	ldrb	r3, [r3, #0]
 8003d20:	3301      	adds	r3, #1
 8003d22:	b2db      	uxtb	r3, r3
 8003d24:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d28:	b2da      	uxtb	r2, r3
 8003d2a:	4b08      	ldr	r3, [pc, #32]	@ (8003d4c <motion_queue_push_locked+0x6c>)
 8003d2c:	701a      	strb	r2, [r3, #0]
    ++g_queue_count;
 8003d2e:	4b06      	ldr	r3, [pc, #24]	@ (8003d48 <motion_queue_push_locked+0x68>)
 8003d30:	781b      	ldrb	r3, [r3, #0]
 8003d32:	3301      	adds	r3, #1
 8003d34:	b2da      	uxtb	r2, r3
 8003d36:	4b04      	ldr	r3, [pc, #16]	@ (8003d48 <motion_queue_push_locked+0x68>)
 8003d38:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 8003d3a:	f7ff fd81 	bl	8003840 <motion_refresh_status_locked>
    return PROTO_OK;
 8003d3e:	2300      	movs	r3, #0
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3708      	adds	r7, #8
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bdb0      	pop	{r4, r5, r7, pc}
 8003d48:	20000c8e 	.word	0x20000c8e
 8003d4c:	20000c8d 	.word	0x20000c8d
 8003d50:	2000018c 	.word	0x2000018c

08003d54 <motion_queue_pop_locked>:

static int motion_queue_pop_locked(move_queue_add_req_t *out) {
 8003d54:	b4b0      	push	{r4, r5, r7}
 8003d56:	b083      	sub	sp, #12
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
    if (g_queue_count == 0u) return 0;
 8003d5c:	4b18      	ldr	r3, [pc, #96]	@ (8003dc0 <motion_queue_pop_locked+0x6c>)
 8003d5e:	781b      	ldrb	r3, [r3, #0]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d101      	bne.n	8003d68 <motion_queue_pop_locked+0x14>
 8003d64:	2300      	movs	r3, #0
 8003d66:	e025      	b.n	8003db4 <motion_queue_pop_locked+0x60>
    if (out) *out = g_queue[g_queue_head].req;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d012      	beq.n	8003d94 <motion_queue_pop_locked+0x40>
 8003d6e:	4b15      	ldr	r3, [pc, #84]	@ (8003dc4 <motion_queue_pop_locked+0x70>)
 8003d70:	781b      	ldrb	r3, [r3, #0]
 8003d72:	4618      	mov	r0, r3
 8003d74:	6879      	ldr	r1, [r7, #4]
 8003d76:	4a14      	ldr	r2, [pc, #80]	@ (8003dc8 <motion_queue_pop_locked+0x74>)
 8003d78:	232c      	movs	r3, #44	@ 0x2c
 8003d7a:	fb00 f303 	mul.w	r3, r0, r3
 8003d7e:	4413      	add	r3, r2
 8003d80:	460c      	mov	r4, r1
 8003d82:	461d      	mov	r5, r3
 8003d84:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003d86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003d88:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003d8a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003d8c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003d90:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    g_queue_head = (uint8_t)((g_queue_head + 1u) % MOTION_QUEUE_CAPACITY);
 8003d94:	4b0b      	ldr	r3, [pc, #44]	@ (8003dc4 <motion_queue_pop_locked+0x70>)
 8003d96:	781b      	ldrb	r3, [r3, #0]
 8003d98:	3301      	adds	r3, #1
 8003d9a:	b2db      	uxtb	r3, r3
 8003d9c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003da0:	b2da      	uxtb	r2, r3
 8003da2:	4b08      	ldr	r3, [pc, #32]	@ (8003dc4 <motion_queue_pop_locked+0x70>)
 8003da4:	701a      	strb	r2, [r3, #0]
    --g_queue_count;
 8003da6:	4b06      	ldr	r3, [pc, #24]	@ (8003dc0 <motion_queue_pop_locked+0x6c>)
 8003da8:	781b      	ldrb	r3, [r3, #0]
 8003daa:	3b01      	subs	r3, #1
 8003dac:	b2da      	uxtb	r2, r3
 8003dae:	4b04      	ldr	r3, [pc, #16]	@ (8003dc0 <motion_queue_pop_locked+0x6c>)
 8003db0:	701a      	strb	r2, [r3, #0]
    return 1;
 8003db2:	2301      	movs	r3, #1
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	370c      	adds	r7, #12
 8003db8:	46bd      	mov	sp, r7
 8003dba:	bcb0      	pop	{r4, r5, r7}
 8003dbc:	4770      	bx	lr
 8003dbe:	bf00      	nop
 8003dc0:	20000c8e 	.word	0x20000c8e
 8003dc4:	20000c8c 	.word	0x20000c8c
 8003dc8:	2000018c 	.word	0x2000018c

08003dcc <motion_begin_segment_locked>:

static void motion_begin_segment_locked(const move_queue_add_req_t *seg) {
 8003dcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003dd0:	b08c      	sub	sp, #48	@ 0x30
 8003dd2:	af06      	add	r7, sp, #24
 8003dd4:	6078      	str	r0, [r7, #4]
    if (!seg) return;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	f000 810e 	beq.w	8003ffa <motion_begin_segment_locked+0x22e>

    g_has_active_segment = 1u;
 8003dde:	4b89      	ldr	r3, [pc, #548]	@ (8004004 <motion_begin_segment_locked+0x238>)
 8003de0:	2201      	movs	r2, #1
 8003de2:	701a      	strb	r2, [r3, #0]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003de4:	2300      	movs	r3, #0
 8003de6:	75fb      	strb	r3, [r7, #23]
 8003de8:	e0d8      	b.n	8003f9c <motion_begin_segment_locked+0x1d0>
        motion_axis_state_t *ax = &g_axis_state[axis];
 8003dea:	7dfa      	ldrb	r2, [r7, #23]
 8003dec:	4613      	mov	r3, r2
 8003dee:	005b      	lsls	r3, r3, #1
 8003df0:	4413      	add	r3, r2
 8003df2:	011b      	lsls	r3, r3, #4
 8003df4:	4a84      	ldr	r2, [pc, #528]	@ (8004008 <motion_begin_segment_locked+0x23c>)
 8003df6:	4413      	add	r3, r2
 8003df8:	613b      	str	r3, [r7, #16]
        uint32_t total  = motion_total_for_axis(seg, axis);
 8003dfa:	7dfb      	ldrb	r3, [r7, #23]
 8003dfc:	4619      	mov	r1, r3
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f7ff fb63 	bl	80034ca <motion_total_for_axis>
 8003e04:	60f8      	str	r0, [r7, #12]
        uint16_t velTick = motion_velocity_for_axis(seg, axis);
 8003e06:	7dfb      	ldrb	r3, [r7, #23]
 8003e08:	4619      	mov	r1, r3
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f7ff fb77 	bl	80034fe <motion_velocity_for_axis>
 8003e10:	4603      	mov	r3, r0
 8003e12:	817b      	strh	r3, [r7, #10]
        uint8_t dir     = (uint8_t)((seg->dirMask >> axis) & 0x1u);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	785b      	ldrb	r3, [r3, #1]
 8003e18:	461a      	mov	r2, r3
 8003e1a:	7dfb      	ldrb	r3, [r7, #23]
 8003e1c:	fa42 f303 	asr.w	r3, r2, r3
 8003e20:	b2db      	uxtb	r3, r3
 8003e22:	f003 0301 	and.w	r3, r3, #1
 8003e26:	727b      	strb	r3, [r7, #9]

        // --- [MODIFICADO] ---
        // Salva os alvos e posições de início para o CASC

        ax->total_steps     = total; // Alvo final (magnitude, ex: 300)
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	68fa      	ldr	r2, [r7, #12]
 8003e2c:	601a      	str	r2, [r3, #0]
        ax->emitted_steps   = 0u;    // Zera o contador de pulsos
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	2200      	movs	r2, #0
 8003e32:	605a      	str	r2, [r3, #4]

        // Salva a posição absoluta atual do encoder como o "zero" deste segmento
        g_encoder_origin[axis] = g_encoder_position[axis];
 8003e34:	7dfb      	ldrb	r3, [r7, #23]
 8003e36:	7df9      	ldrb	r1, [r7, #23]
 8003e38:	4a74      	ldr	r2, [pc, #464]	@ (800400c <motion_begin_segment_locked+0x240>)
 8003e3a:	00db      	lsls	r3, r3, #3
 8003e3c:	4413      	add	r3, r2
 8003e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e42:	4873      	ldr	r0, [pc, #460]	@ (8004010 <motion_begin_segment_locked+0x244>)
 8003e44:	00c9      	lsls	r1, r1, #3
 8003e46:	4401      	add	r1, r0
 8003e48:	e9c1 2300 	strd	r2, r3, [r1]

        // Salva o alvo final com sinal (direção)
        g_casc_total_steps_s32[axis] = dir ? (int32_t)total : -((int32_t)total);
 8003e4c:	7a7b      	ldrb	r3, [r7, #9]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d102      	bne.n	8003e58 <motion_begin_segment_locked+0x8c>
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	425b      	negs	r3, r3
 8003e56:	e000      	b.n	8003e5a <motion_begin_segment_locked+0x8e>
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	7dfa      	ldrb	r2, [r7, #23]
 8003e5c:	496d      	ldr	r1, [pc, #436]	@ (8004014 <motion_begin_segment_locked+0x248>)
 8003e5e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

        ax->start_time_ms = HAL_GetTick();
 8003e62:	f004 fa47 	bl	80082f4 <HAL_GetTick>
 8003e66:	4602      	mov	r2, r0
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	629a      	str	r2, [r3, #40]	@ 0x28

        ax->velocity_per_tick = velTick;
 8003e6c:	693b      	ldr	r3, [r7, #16]
 8003e6e:	897a      	ldrh	r2, [r7, #10]
 8003e70:	811a      	strh	r2, [r3, #8]
        ax->kp = motion_kp_for_axis(seg, axis);
 8003e72:	7dfb      	ldrb	r3, [r7, #23]
 8003e74:	4619      	mov	r1, r3
 8003e76:	6878      	ldr	r0, [r7, #4]
 8003e78:	f7ff fb5b 	bl	8003532 <motion_kp_for_axis>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	461a      	mov	r2, r3
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	815a      	strh	r2, [r3, #10]
        ax->ki = motion_ki_for_axis(seg, axis);
 8003e84:	7dfb      	ldrb	r3, [r7, #23]
 8003e86:	4619      	mov	r1, r3
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	f7ff fb6c 	bl	8003566 <motion_ki_for_axis>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	461a      	mov	r2, r3
 8003e92:	693b      	ldr	r3, [r7, #16]
 8003e94:	819a      	strh	r2, [r3, #12]
        ax->kd = motion_kd_for_axis(seg, axis);
 8003e96:	7dfb      	ldrb	r3, [r7, #23]
 8003e98:	4619      	mov	r1, r3
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f7ff fb7d 	bl	800359a <motion_kd_for_axis>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	461a      	mov	r2, r3
 8003ea4:	693b      	ldr	r3, [r7, #16]
 8003ea6:	81da      	strh	r2, [r3, #14]

        if (ax->kp == 0 && ax->ki == 0 && ax->kd == 0) {
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	895b      	ldrh	r3, [r3, #10]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d110      	bne.n	8003ed2 <motion_begin_segment_locked+0x106>
 8003eb0:	693b      	ldr	r3, [r7, #16]
 8003eb2:	899b      	ldrh	r3, [r3, #12]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d10c      	bne.n	8003ed2 <motion_begin_segment_locked+0x106>
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	89db      	ldrh	r3, [r3, #14]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d108      	bne.n	8003ed2 <motion_begin_segment_locked+0x106>
             ax->kp = 10; ax->ki = 2; ax->kd = 5; // Ganhos Padrão
 8003ec0:	693b      	ldr	r3, [r7, #16]
 8003ec2:	220a      	movs	r2, #10
 8003ec4:	815a      	strh	r2, [r3, #10]
 8003ec6:	693b      	ldr	r3, [r7, #16]
 8003ec8:	2202      	movs	r2, #2
 8003eca:	819a      	strh	r2, [r3, #12]
 8003ecc:	693b      	ldr	r3, [r7, #16]
 8003ece:	2205      	movs	r2, #5
 8003ed0:	81da      	strh	r2, [r3, #14]
        }

        ax->step_high         = 0u;
 8003ed2:	693b      	ldr	r3, [r7, #16]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	741a      	strb	r2, [r3, #16]
        ax->step_low          = 0u; 
 8003ed8:	693b      	ldr	r3, [r7, #16]
 8003eda:	2200      	movs	r2, #0
 8003edc:	745a      	strb	r2, [r3, #17]
        ax->en_settle_ticks   = (total > 0u) ? MOTION_ENABLE_SETTLE_TICKS : 0u;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d001      	beq.n	8003ee8 <motion_begin_segment_locked+0x11c>
 8003ee4:	2202      	movs	r2, #2
 8003ee6:	e000      	b.n	8003eea <motion_begin_segment_locked+0x11e>
 8003ee8:	2200      	movs	r2, #0
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
        ax->dir_settle_ticks  = MOTION_DIR_SETUP_TICKS;
 8003ef0:	693b      	ldr	r3, [r7, #16]
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

        ax->dda_accum_q16     = 0u;
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	2200      	movs	r2, #0
 8003efc:	615a      	str	r2, [r3, #20]
        ax->dda_inc_q16       = 0u;
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	2200      	movs	r2, #0
 8003f02:	619a      	str	r2, [r3, #24]

        // v_target_sps é a velocidade "ideal" (interpolada) vinda do PC
        // O campo 'velocity_per_tick' (vx, vy, vz) agora é steps/s
        ax->v_target_sps      = (uint32_t)velTick;
 8003f04:	897a      	ldrh	r2, [r7, #10]
 8003f06:	693b      	ldr	r3, [r7, #16]
 8003f08:	61da      	str	r2, [r3, #28]
        if (ax->v_target_sps > MOTION_MAX_SPS) ax->v_target_sps = MOTION_MAX_SPS;
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	69db      	ldr	r3, [r3, #28]
 8003f0e:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d903      	bls.n	8003f1e <motion_begin_segment_locked+0x152>
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8003f1c:	61da      	str	r2, [r3, #28]

        // Zera a velocidade atual da rampa se o movimento estava parado
        if (g_status.state != MOTION_RUNNING) {
 8003f1e:	4b3e      	ldr	r3, [pc, #248]	@ (8004018 <motion_begin_segment_locked+0x24c>)
 8003f20:	781b      	ldrb	r3, [r3, #0]
 8003f22:	b2db      	uxtb	r3, r3
 8003f24:	2b02      	cmp	r3, #2
 8003f26:	d002      	beq.n	8003f2e <motion_begin_segment_locked+0x162>
            ax->v_actual_sps  = 0u;
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	621a      	str	r2, [r3, #32]
        }
        ax->accel_sps2        = DEMO_ACCEL_SPS2;
 8003f2e:	693b      	ldr	r3, [r7, #16]
 8003f30:	4a3a      	ldr	r2, [pc, #232]	@ (800401c <motion_begin_segment_locked+0x250>)
 8003f32:	625a      	str	r2, [r3, #36]	@ 0x24

        motion_hw_step_low(axis);
 8003f34:	7dfb      	ldrb	r3, [r7, #23]
 8003f36:	4618      	mov	r0, r3
 8003f38:	f7ff f992 	bl	8003260 <motion_hw_step_low>
        motion_hw_set_dir(axis, dir);
 8003f3c:	7a7a      	ldrb	r2, [r7, #9]
 8003f3e:	7dfb      	ldrb	r3, [r7, #23]
 8003f40:	4611      	mov	r1, r2
 8003f42:	4618      	mov	r0, r3
 8003f44:	f7ff f8e8 	bl	8003118 <motion_hw_set_dir>
        if (total > 0u) motion_hw_enable(axis, 1u);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d005      	beq.n	8003f5a <motion_begin_segment_locked+0x18e>
 8003f4e:	7dfb      	ldrb	r3, [r7, #23]
 8003f50:	2101      	movs	r1, #1
 8003f52:	4618      	mov	r0, r3
 8003f54:	f7ff f920 	bl	8003198 <motion_hw_enable>
 8003f58:	e004      	b.n	8003f64 <motion_begin_segment_locked+0x198>
        else            motion_hw_enable(axis, 0u);
 8003f5a:	7dfb      	ldrb	r3, [r7, #23]
 8003f5c:	2100      	movs	r1, #0
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f7ff f91a 	bl	8003198 <motion_hw_enable>

        // Zera o estado do PID/CASC
        g_pi_i_accum[axis] = 0;
 8003f64:	7dfb      	ldrb	r3, [r7, #23]
 8003f66:	4a2e      	ldr	r2, [pc, #184]	@ (8004020 <motion_begin_segment_locked+0x254>)
 8003f68:	2100      	movs	r1, #0
 8003f6a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        g_pi_prev_err[axis] = 0;
 8003f6e:	7dfb      	ldrb	r3, [r7, #23]
 8003f70:	4a2c      	ldr	r2, [pc, #176]	@ (8004024 <motion_begin_segment_locked+0x258>)
 8003f72:	2100      	movs	r1, #0
 8003f74:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        g_pi_d_filt[axis] = 0;
 8003f78:	7dfb      	ldrb	r3, [r7, #23]
 8003f7a:	4a2b      	ldr	r2, [pc, #172]	@ (8004028 <motion_begin_segment_locked+0x25c>)
 8003f7c:	2100      	movs	r1, #0
 8003f7e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        g_v_accum[axis] = 0;
 8003f82:	7dfb      	ldrb	r3, [r7, #23]
 8003f84:	4a29      	ldr	r2, [pc, #164]	@ (800402c <motion_begin_segment_locked+0x260>)
 8003f86:	2100      	movs	r1, #0
 8003f88:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        g_casc_err_s32[axis] = 0;
 8003f8c:	7dfb      	ldrb	r3, [r7, #23]
 8003f8e:	4a28      	ldr	r2, [pc, #160]	@ (8004030 <motion_begin_segment_locked+0x264>)
 8003f90:	2100      	movs	r1, #0
 8003f92:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003f96:	7dfb      	ldrb	r3, [r7, #23]
 8003f98:	3301      	adds	r3, #1
 8003f9a:	75fb      	strb	r3, [r7, #23]
 8003f9c:	7dfb      	ldrb	r3, [r7, #23]
 8003f9e:	2b02      	cmp	r3, #2
 8003fa0:	f67f af23 	bls.w	8003dea <motion_begin_segment_locked+0x1e>
    }

#if MOTION_DEBUG_FLOW
    printf("[FLOW begin_segment id=%u dirMask=0x%02X V(x,y,z)=(%u,%u,%u) S(x,y,z)=(%lu,%lu,%lu) ]\r\n",
           (unsigned)seg->frameId,
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	781b      	ldrb	r3, [r3, #0]
    printf("[FLOW begin_segment id=%u dirMask=0x%02X V(x,y,z)=(%u,%u,%u) S(x,y,z)=(%lu,%lu,%lu) ]\r\n",
 8003fa8:	4698      	mov	r8, r3
           (unsigned)seg->dirMask,
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	785b      	ldrb	r3, [r3, #1]
    printf("[FLOW begin_segment id=%u dirMask=0x%02X V(x,y,z)=(%u,%u,%u) S(x,y,z)=(%lu,%lu,%lu) ]\r\n",
 8003fae:	4699      	mov	r9, r3
           (unsigned)seg->vx, (unsigned)seg->vy, (unsigned)seg->vz,
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	885b      	ldrh	r3, [r3, #2]
    printf("[FLOW begin_segment id=%u dirMask=0x%02X V(x,y,z)=(%u,%u,%u) S(x,y,z)=(%lu,%lu,%lu) ]\r\n",
 8003fb4:	469a      	mov	sl, r3
           (unsigned)seg->vx, (unsigned)seg->vy, (unsigned)seg->vz,
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	891b      	ldrh	r3, [r3, #8]
    printf("[FLOW begin_segment id=%u dirMask=0x%02X V(x,y,z)=(%u,%u,%u) S(x,y,z)=(%lu,%lu,%lu) ]\r\n",
 8003fba:	461e      	mov	r6, r3
           (unsigned)seg->vx, (unsigned)seg->vy, (unsigned)seg->vz,
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	8a1b      	ldrh	r3, [r3, #16]
    printf("[FLOW begin_segment id=%u dirMask=0x%02X V(x,y,z)=(%u,%u,%u) S(x,y,z)=(%lu,%lu,%lu) ]\r\n",
 8003fc0:	603b      	str	r3, [r7, #0]
           (unsigned long)motion_total_for_axis(seg, AXIS_X),
 8003fc2:	2100      	movs	r1, #0
 8003fc4:	6878      	ldr	r0, [r7, #4]
 8003fc6:	f7ff fa80 	bl	80034ca <motion_total_for_axis>
 8003fca:	4604      	mov	r4, r0
           (unsigned long)motion_total_for_axis(seg, AXIS_Y),
 8003fcc:	2101      	movs	r1, #1
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f7ff fa7b 	bl	80034ca <motion_total_for_axis>
 8003fd4:	4605      	mov	r5, r0
           (unsigned long)motion_total_for_axis(seg, AXIS_Z));
 8003fd6:	2102      	movs	r1, #2
 8003fd8:	6878      	ldr	r0, [r7, #4]
 8003fda:	f7ff fa76 	bl	80034ca <motion_total_for_axis>
 8003fde:	4603      	mov	r3, r0
    printf("[FLOW begin_segment id=%u dirMask=0x%02X V(x,y,z)=(%u,%u,%u) S(x,y,z)=(%lu,%lu,%lu) ]\r\n",
 8003fe0:	9304      	str	r3, [sp, #16]
 8003fe2:	9503      	str	r5, [sp, #12]
 8003fe4:	9402      	str	r4, [sp, #8]
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	9301      	str	r3, [sp, #4]
 8003fea:	9600      	str	r6, [sp, #0]
 8003fec:	4653      	mov	r3, sl
 8003fee:	464a      	mov	r2, r9
 8003ff0:	4641      	mov	r1, r8
 8003ff2:	4810      	ldr	r0, [pc, #64]	@ (8004034 <motion_begin_segment_locked+0x268>)
 8003ff4:	f00c fdfa 	bl	8010bec <iprintf>
 8003ff8:	e000      	b.n	8003ffc <motion_begin_segment_locked+0x230>
    if (!seg) return;
 8003ffa:	bf00      	nop
#endif
}
 8003ffc:	3718      	adds	r7, #24
 8003ffe:	46bd      	mov	sp, r7
 8004000:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004004:	20000188 	.word	0x20000188
 8004008:	200000f8 	.word	0x200000f8
 800400c:	20000c90 	.word	0x20000c90
 8004010:	20000cb8 	.word	0x20000cb8
 8004014:	20000ce8 	.word	0x20000ce8
 8004018:	200000f0 	.word	0x200000f0
 800401c:	00030d40 	.word	0x00030d40
 8004020:	20000d0c 	.word	0x20000d0c
 8004024:	20000d18 	.word	0x20000d18
 8004028:	20000cf4 	.word	0x20000cf4
 800402c:	20000d00 	.word	0x20000d00
 8004030:	20000d3c 	.word	0x20000d3c
 8004034:	08011f88 	.word	0x08011f88

08004038 <motion_try_start_next_locked>:

static uint8_t motion_try_start_next_locked(void) {
 8004038:	b580      	push	{r7, lr}
 800403a:	b08c      	sub	sp, #48	@ 0x30
 800403c:	af00      	add	r7, sp, #0
    move_queue_add_req_t next;
    if (!motion_queue_pop_locked(&next))
 800403e:	1d3b      	adds	r3, r7, #4
 8004040:	4618      	mov	r0, r3
 8004042:	f7ff fe87 	bl	8003d54 <motion_queue_pop_locked>
 8004046:	4603      	mov	r3, r0
 8004048:	2b00      	cmp	r3, #0
 800404a:	d101      	bne.n	8004050 <motion_try_start_next_locked+0x18>
        return 0u;
 800404c:	2300      	movs	r3, #0
 800404e:	e007      	b.n	8004060 <motion_try_start_next_locked+0x28>
    motion_begin_segment_locked(&next);
 8004050:	1d3b      	adds	r3, r7, #4
 8004052:	4618      	mov	r0, r3
 8004054:	f7ff feba 	bl	8003dcc <motion_begin_segment_locked>
    g_active_frame_id = next.frameId;
 8004058:	793a      	ldrb	r2, [r7, #4]
 800405a:	4b03      	ldr	r3, [pc, #12]	@ (8004068 <motion_try_start_next_locked+0x30>)
 800405c:	701a      	strb	r2, [r3, #0]
    return 1u;
 800405e:	2301      	movs	r3, #1
}
 8004060:	4618      	mov	r0, r3
 8004062:	3730      	adds	r7, #48	@ 0x30
 8004064:	46bd      	mov	sp, r7
 8004066:	bd80      	pop	{r7, pc}
 8004068:	20000c8f 	.word	0x20000c8f

0800406c <motion_update_encoders>:

static void motion_update_encoders(void) {
 800406c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004070:	b088      	sub	sp, #32
 8004072:	af00      	add	r7, sp, #0
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004074:	2300      	movs	r3, #0
 8004076:	77fb      	strb	r3, [r7, #31]
 8004078:	e05c      	b.n	8004134 <motion_update_encoders+0xc8>
        uint32_t now = motion_hw_encoder_read_raw(axis);
 800407a:	7ffb      	ldrb	r3, [r7, #31]
 800407c:	4618      	mov	r0, r3
 800407e:	f7ff f913 	bl	80032a8 <motion_hw_encoder_read_raw>
 8004082:	61b8      	str	r0, [r7, #24]
        uint8_t bits = motion_hw_encoder_bits(axis);
 8004084:	7ffb      	ldrb	r3, [r7, #31]
 8004086:	4618      	mov	r0, r3
 8004088:	f7ff f936 	bl	80032f8 <motion_hw_encoder_bits>
 800408c:	4603      	mov	r3, r0
 800408e:	75fb      	strb	r3, [r7, #23]
        if (bits == 16u) {
 8004090:	7dfb      	ldrb	r3, [r7, #23]
 8004092:	2b10      	cmp	r3, #16
 8004094:	d127      	bne.n	80040e6 <motion_update_encoders+0x7a>
            uint16_t prev = (uint16_t)g_encoder_last_raw[axis];
 8004096:	7ffb      	ldrb	r3, [r7, #31]
 8004098:	4a2b      	ldr	r2, [pc, #172]	@ (8004148 <motion_update_encoders+0xdc>)
 800409a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800409e:	81fb      	strh	r3, [r7, #14]
            int16_t delta = (int16_t)((uint16_t)now - prev);
 80040a0:	69bb      	ldr	r3, [r7, #24]
 80040a2:	b29a      	uxth	r2, r3
 80040a4:	89fb      	ldrh	r3, [r7, #14]
 80040a6:	1ad3      	subs	r3, r2, r3
 80040a8:	b29b      	uxth	r3, r3
 80040aa:	81bb      	strh	r3, [r7, #12]
            g_encoder_last_raw[axis] = (uint16_t)now;
 80040ac:	69bb      	ldr	r3, [r7, #24]
 80040ae:	b29a      	uxth	r2, r3
 80040b0:	7ffb      	ldrb	r3, [r7, #31]
 80040b2:	4611      	mov	r1, r2
 80040b4:	4a24      	ldr	r2, [pc, #144]	@ (8004148 <motion_update_encoders+0xdc>)
 80040b6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_encoder_position[axis] += delta;
 80040ba:	7ffb      	ldrb	r3, [r7, #31]
 80040bc:	4a23      	ldr	r2, [pc, #140]	@ (800414c <motion_update_encoders+0xe0>)
 80040be:	00db      	lsls	r3, r3, #3
 80040c0:	4413      	add	r3, r2
 80040c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040c6:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 80040ca:	17c8      	asrs	r0, r1, #31
 80040cc:	460c      	mov	r4, r1
 80040ce:	4605      	mov	r5, r0
 80040d0:	7ff9      	ldrb	r1, [r7, #31]
 80040d2:	eb12 0a04 	adds.w	sl, r2, r4
 80040d6:	eb43 0b05 	adc.w	fp, r3, r5
 80040da:	4a1c      	ldr	r2, [pc, #112]	@ (800414c <motion_update_encoders+0xe0>)
 80040dc:	00cb      	lsls	r3, r1, #3
 80040de:	4413      	add	r3, r2
 80040e0:	e9c3 ab00 	strd	sl, fp, [r3]
 80040e4:	e023      	b.n	800412e <motion_update_encoders+0xc2>
        } else {
            int32_t delta = (int32_t)(now - g_encoder_last_raw[axis]);
 80040e6:	7ffb      	ldrb	r3, [r7, #31]
 80040e8:	4a17      	ldr	r2, [pc, #92]	@ (8004148 <motion_update_encoders+0xdc>)
 80040ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040ee:	69ba      	ldr	r2, [r7, #24]
 80040f0:	1ad3      	subs	r3, r2, r3
 80040f2:	613b      	str	r3, [r7, #16]
            g_encoder_last_raw[axis] = now;
 80040f4:	7ffb      	ldrb	r3, [r7, #31]
 80040f6:	4914      	ldr	r1, [pc, #80]	@ (8004148 <motion_update_encoders+0xdc>)
 80040f8:	69ba      	ldr	r2, [r7, #24]
 80040fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            g_encoder_position[axis] += delta;
 80040fe:	7ffb      	ldrb	r3, [r7, #31]
 8004100:	4a12      	ldr	r2, [pc, #72]	@ (800414c <motion_update_encoders+0xe0>)
 8004102:	00db      	lsls	r3, r3, #3
 8004104:	4413      	add	r3, r2
 8004106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800410a:	6939      	ldr	r1, [r7, #16]
 800410c:	17c8      	asrs	r0, r1, #31
 800410e:	4688      	mov	r8, r1
 8004110:	4681      	mov	r9, r0
 8004112:	7ff9      	ldrb	r1, [r7, #31]
 8004114:	eb12 0008 	adds.w	r0, r2, r8
 8004118:	6038      	str	r0, [r7, #0]
 800411a:	eb43 0309 	adc.w	r3, r3, r9
 800411e:	607b      	str	r3, [r7, #4]
 8004120:	4a0a      	ldr	r2, [pc, #40]	@ (800414c <motion_update_encoders+0xe0>)
 8004122:	00cb      	lsls	r3, r1, #3
 8004124:	4413      	add	r3, r2
 8004126:	e9d7 1200 	ldrd	r1, r2, [r7]
 800412a:	e9c3 1200 	strd	r1, r2, [r3]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800412e:	7ffb      	ldrb	r3, [r7, #31]
 8004130:	3301      	adds	r3, #1
 8004132:	77fb      	strb	r3, [r7, #31]
 8004134:	7ffb      	ldrb	r3, [r7, #31]
 8004136:	2b02      	cmp	r3, #2
 8004138:	d99f      	bls.n	800407a <motion_update_encoders+0xe>
        }
    }
}
 800413a:	bf00      	nop
 800413c:	bf00      	nop
 800413e:	3720      	adds	r7, #32
 8004140:	46bd      	mov	sp, r7
 8004142:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004146:	bf00      	nop
 8004148:	20000ca8 	.word	0x20000ca8
 800414c:	20000c90 	.word	0x20000c90

08004150 <motion_send_queue_add_ack>:

/* =======================
 * Envio de respostas (Sem mudanças)
 * ======================= */
static void motion_send_queue_add_ack(uint8_t frame_id, uint8_t status) {
 8004150:	b580      	push	{r7, lr}
 8004152:	b086      	sub	sp, #24
 8004154:	af00      	add	r7, sp, #0
 8004156:	4603      	mov	r3, r0
 8004158:	460a      	mov	r2, r1
 800415a:	71fb      	strb	r3, [r7, #7]
 800415c:	4613      	mov	r3, r2
 800415e:	71bb      	strb	r3, [r7, #6]
    uint8_t raw[6];
    move_queue_add_ack_resp_t resp = { frame_id, status };
 8004160:	79fb      	ldrb	r3, [r7, #7]
 8004162:	733b      	strb	r3, [r7, #12]
 8004164:	79bb      	ldrb	r3, [r7, #6]
 8004166:	737b      	strb	r3, [r7, #13]
    if (move_queue_add_ack_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 8004168:	f107 0110 	add.w	r1, r7, #16
 800416c:	f107 030c 	add.w	r3, r7, #12
 8004170:	2206      	movs	r2, #6
 8004172:	4618      	mov	r0, r3
 8004174:	f7fd fc7b 	bl	8001a6e <move_queue_add_ack_resp_encoder>
 8004178:	4603      	mov	r3, r0
 800417a:	2b00      	cmp	r3, #0
 800417c:	d106      	bne.n	800418c <motion_send_queue_add_ack+0x3c>
    app_resp_push(raw, (uint32_t)sizeof raw);
 800417e:	f107 0310 	add.w	r3, r7, #16
 8004182:	2106      	movs	r1, #6
 8004184:	4618      	mov	r0, r3
 8004186:	f002 fea7 	bl	8006ed8 <app_resp_push>
 800418a:	e000      	b.n	800418e <motion_send_queue_add_ack+0x3e>
    if (move_queue_add_ack_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 800418c:	bf00      	nop
}
 800418e:	3718      	adds	r7, #24
 8004190:	46bd      	mov	sp, r7
 8004192:	bd80      	pop	{r7, pc}

08004194 <motion_send_queue_status_response>:
static void motion_send_queue_status_response(uint8_t frame_id) {
 8004194:	b580      	push	{r7, lr}
 8004196:	b088      	sub	sp, #32
 8004198:	af00      	add	r7, sp, #0
 800419a:	4603      	mov	r3, r0
 800419c:	71fb      	strb	r3, [r7, #7]
    uint8_t raw[12];
    move_queue_status_resp_t resp = {
 800419e:	79fb      	ldrb	r3, [r7, #7]
 80041a0:	733b      	strb	r3, [r7, #12]
        .frameId = frame_id,
        .status  = (uint8_t)g_status.state,
 80041a2:	4b1a      	ldr	r3, [pc, #104]	@ (800420c <motion_send_queue_status_response+0x78>)
 80041a4:	781b      	ldrb	r3, [r3, #0]
 80041a6:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 80041a8:	737b      	strb	r3, [r7, #13]
        .pidErrX = (uint8_t)g_status.pidErrX,
 80041aa:	4b18      	ldr	r3, [pc, #96]	@ (800420c <motion_send_queue_status_response+0x78>)
 80041ac:	795b      	ldrb	r3, [r3, #5]
 80041ae:	b25b      	sxtb	r3, r3
 80041b0:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 80041b2:	73bb      	strb	r3, [r7, #14]
        .pidErrY = (uint8_t)g_status.pidErrY,
 80041b4:	4b15      	ldr	r3, [pc, #84]	@ (800420c <motion_send_queue_status_response+0x78>)
 80041b6:	799b      	ldrb	r3, [r3, #6]
 80041b8:	b25b      	sxtb	r3, r3
 80041ba:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 80041bc:	73fb      	strb	r3, [r7, #15]
        .pidErrZ = (uint8_t)g_status.pidErrZ,
 80041be:	4b13      	ldr	r3, [pc, #76]	@ (800420c <motion_send_queue_status_response+0x78>)
 80041c0:	79db      	ldrb	r3, [r3, #7]
 80041c2:	b25b      	sxtb	r3, r3
 80041c4:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 80041c6:	743b      	strb	r3, [r7, #16]
        .pctX    = g_status.pctX,
 80041c8:	4b10      	ldr	r3, [pc, #64]	@ (800420c <motion_send_queue_status_response+0x78>)
 80041ca:	789b      	ldrb	r3, [r3, #2]
 80041cc:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 80041ce:	747b      	strb	r3, [r7, #17]
        .pctY    = g_status.pctY,
 80041d0:	4b0e      	ldr	r3, [pc, #56]	@ (800420c <motion_send_queue_status_response+0x78>)
 80041d2:	78db      	ldrb	r3, [r3, #3]
 80041d4:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 80041d6:	74bb      	strb	r3, [r7, #18]
        .pctZ    = g_status.pctZ,
 80041d8:	4b0c      	ldr	r3, [pc, #48]	@ (800420c <motion_send_queue_status_response+0x78>)
 80041da:	791b      	ldrb	r3, [r3, #4]
 80041dc:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 80041de:	74fb      	strb	r3, [r7, #19]
    };
    if (move_queue_status_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 80041e0:	f107 0114 	add.w	r1, r7, #20
 80041e4:	f107 030c 	add.w	r3, r7, #12
 80041e8:	220c      	movs	r2, #12
 80041ea:	4618      	mov	r0, r3
 80041ec:	f7fd fcf7 	bl	8001bde <move_queue_status_resp_encoder>
 80041f0:	4603      	mov	r3, r0
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d106      	bne.n	8004204 <motion_send_queue_status_response+0x70>
    app_resp_push(raw, (uint32_t)sizeof raw);
 80041f6:	f107 0314 	add.w	r3, r7, #20
 80041fa:	210c      	movs	r1, #12
 80041fc:	4618      	mov	r0, r3
 80041fe:	f002 fe6b 	bl	8006ed8 <app_resp_push>
 8004202:	e000      	b.n	8004206 <motion_send_queue_status_response+0x72>
    if (move_queue_status_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 8004204:	bf00      	nop
}
 8004206:	3720      	adds	r7, #32
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}
 800420c:	200000f0 	.word	0x200000f0

08004210 <motion_send_start_response>:
static void motion_send_start_response(uint8_t frame_id, uint8_t status, uint8_t depth) {
 8004210:	b580      	push	{r7, lr}
 8004212:	b086      	sub	sp, #24
 8004214:	af00      	add	r7, sp, #0
 8004216:	4603      	mov	r3, r0
 8004218:	71fb      	strb	r3, [r7, #7]
 800421a:	460b      	mov	r3, r1
 800421c:	71bb      	strb	r3, [r7, #6]
 800421e:	4613      	mov	r3, r2
 8004220:	717b      	strb	r3, [r7, #5]
    uint8_t raw[6];
    start_move_resp_t resp; resp.frameId = frame_id; resp.status = status; resp.depth = depth;
 8004222:	79fb      	ldrb	r3, [r7, #7]
 8004224:	733b      	strb	r3, [r7, #12]
 8004226:	79bb      	ldrb	r3, [r7, #6]
 8004228:	737b      	strb	r3, [r7, #13]
 800422a:	797b      	ldrb	r3, [r7, #5]
 800422c:	73bb      	strb	r3, [r7, #14]
    if (start_move_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 800422e:	f107 0110 	add.w	r1, r7, #16
 8004232:	f107 030c 	add.w	r3, r7, #12
 8004236:	2206      	movs	r2, #6
 8004238:	4618      	mov	r0, r3
 800423a:	f7fd fe35 	bl	8001ea8 <start_move_resp_encoder>
 800423e:	4603      	mov	r3, r0
 8004240:	2b00      	cmp	r3, #0
 8004242:	d106      	bne.n	8004252 <motion_send_start_response+0x42>
    app_resp_push(raw, (uint32_t)sizeof raw);
 8004244:	f107 0310 	add.w	r3, r7, #16
 8004248:	2106      	movs	r1, #6
 800424a:	4618      	mov	r0, r3
 800424c:	f002 fe44 	bl	8006ed8 <app_resp_push>
 8004250:	e000      	b.n	8004254 <motion_send_start_response+0x44>
    if (start_move_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 8004252:	bf00      	nop
}
 8004254:	3718      	adds	r7, #24
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}

0800425a <motion_send_move_end_response>:
static void motion_send_move_end_response(uint8_t frame_id, uint8_t status) {
 800425a:	b580      	push	{r7, lr}
 800425c:	b086      	sub	sp, #24
 800425e:	af00      	add	r7, sp, #0
 8004260:	4603      	mov	r3, r0
 8004262:	460a      	mov	r2, r1
 8004264:	71fb      	strb	r3, [r7, #7]
 8004266:	4613      	mov	r3, r2
 8004268:	71bb      	strb	r3, [r7, #6]
    uint8_t raw[5];
    move_end_resp_t resp; resp.frameId = frame_id; resp.status = status;
 800426a:	79fb      	ldrb	r3, [r7, #7]
 800426c:	733b      	strb	r3, [r7, #12]
 800426e:	79bb      	ldrb	r3, [r7, #6]
 8004270:	737b      	strb	r3, [r7, #13]
    if (move_end_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 8004272:	f107 0110 	add.w	r1, r7, #16
 8004276:	f107 030c 	add.w	r3, r7, #12
 800427a:	2205      	movs	r2, #5
 800427c:	4618      	mov	r0, r3
 800427e:	f7fd fb43 	bl	8001908 <move_end_resp_encoder>
 8004282:	4603      	mov	r3, r0
 8004284:	2b00      	cmp	r3, #0
 8004286:	d106      	bne.n	8004296 <motion_send_move_end_response+0x3c>
    app_resp_push(raw, (uint32_t)sizeof raw);
 8004288:	f107 0310 	add.w	r3, r7, #16
 800428c:	2105      	movs	r1, #5
 800428e:	4618      	mov	r0, r3
 8004290:	f002 fe22 	bl	8006ed8 <app_resp_push>
 8004294:	e000      	b.n	8004298 <motion_send_move_end_response+0x3e>
    if (move_end_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 8004296:	bf00      	nop
}
 8004298:	3718      	adds	r7, #24
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}
	...

080042a0 <motion_service_init>:


/* =======================
 * Init (Modificado)
 * ======================= */
void motion_service_init(void) {
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b088      	sub	sp, #32
 80042a4:	af04      	add	r7, sp, #16
    uint32_t primask = motion_lock();
 80042a6:	f7ff f8ef 	bl	8003488 <motion_lock>
 80042aa:	60b8      	str	r0, [r7, #8]

    memset(&g_status, 0, sizeof g_status);
 80042ac:	2208      	movs	r2, #8
 80042ae:	2100      	movs	r1, #0
 80042b0:	485c      	ldr	r0, [pc, #368]	@ (8004424 <motion_service_init+0x184>)
 80042b2:	f00c fed3 	bl	801105c <memset>
    memset(g_axis_state, 0, sizeof g_axis_state);
 80042b6:	2290      	movs	r2, #144	@ 0x90
 80042b8:	2100      	movs	r1, #0
 80042ba:	485b      	ldr	r0, [pc, #364]	@ (8004428 <motion_service_init+0x188>)
 80042bc:	f00c fece 	bl	801105c <memset>
    memset(g_queue, 0, sizeof g_queue);
 80042c0:	f44f 6230 	mov.w	r2, #2816	@ 0xb00
 80042c4:	2100      	movs	r1, #0
 80042c6:	4859      	ldr	r0, [pc, #356]	@ (800442c <motion_service_init+0x18c>)
 80042c8:	f00c fec8 	bl	801105c <memset>
    memset(g_encoder_position, 0, sizeof g_encoder_position);
 80042cc:	2218      	movs	r2, #24
 80042ce:	2100      	movs	r1, #0
 80042d0:	4857      	ldr	r0, [pc, #348]	@ (8004430 <motion_service_init+0x190>)
 80042d2:	f00c fec3 	bl	801105c <memset>
    memset(g_encoder_last_raw, 0, sizeof g_encoder_last_raw);
 80042d6:	220c      	movs	r2, #12
 80042d8:	2100      	movs	r1, #0
 80042da:	4856      	ldr	r0, [pc, #344]	@ (8004434 <motion_service_init+0x194>)
 80042dc:	f00c febe 	bl	801105c <memset>
    memset(g_encoder_origin, 0, sizeof g_encoder_origin);
 80042e0:	2218      	movs	r2, #24
 80042e2:	2100      	movs	r1, #0
 80042e4:	4854      	ldr	r0, [pc, #336]	@ (8004438 <motion_service_init+0x198>)
 80042e6:	f00c feb9 	bl	801105c <memset>
    memset(g_user_origin_enc, 0, sizeof g_user_origin_enc); // [NOVO]
 80042ea:	2218      	movs	r2, #24
 80042ec:	2100      	movs	r1, #0
 80042ee:	4853      	ldr	r0, [pc, #332]	@ (800443c <motion_service_init+0x19c>)
 80042f0:	f00c feb4 	bl	801105c <memset>
    memset(g_pi_i_accum, 0, sizeof g_pi_i_accum);
 80042f4:	220c      	movs	r2, #12
 80042f6:	2100      	movs	r1, #0
 80042f8:	4851      	ldr	r0, [pc, #324]	@ (8004440 <motion_service_init+0x1a0>)
 80042fa:	f00c feaf 	bl	801105c <memset>
    memset(g_pi_prev_err, 0, sizeof g_pi_prev_err);
 80042fe:	220c      	movs	r2, #12
 8004300:	2100      	movs	r1, #0
 8004302:	4850      	ldr	r0, [pc, #320]	@ (8004444 <motion_service_init+0x1a4>)
 8004304:	f00c feaa 	bl	801105c <memset>
    memset(g_pi_d_filt, 0, sizeof g_pi_d_filt);
 8004308:	220c      	movs	r2, #12
 800430a:	2100      	movs	r1, #0
 800430c:	484e      	ldr	r0, [pc, #312]	@ (8004448 <motion_service_init+0x1a8>)
 800430e:	f00c fea5 	bl	801105c <memset>
    memset(g_v_accum, 0, sizeof g_v_accum);
 8004312:	220c      	movs	r2, #12
 8004314:	2100      	movs	r1, #0
 8004316:	484d      	ldr	r0, [pc, #308]	@ (800444c <motion_service_init+0x1ac>)
 8004318:	f00c fea0 	bl	801105c <memset>
    memset(g_casc_total_steps_s32, 0, sizeof g_casc_total_steps_s32); // [NOVO]
 800431c:	220c      	movs	r2, #12
 800431e:	2100      	movs	r1, #0
 8004320:	484b      	ldr	r0, [pc, #300]	@ (8004450 <motion_service_init+0x1b0>)
 8004322:	f00c fe9b 	bl	801105c <memset>
    memset(g_casc_err_s32, 0, sizeof g_casc_err_s32); // [NOVO]
 8004326:	220c      	movs	r2, #12
 8004328:	2100      	movs	r1, #0
 800432a:	484a      	ldr	r0, [pc, #296]	@ (8004454 <motion_service_init+0x1b4>)
 800432c:	f00c fe96 	bl	801105c <memset>

    g_status.state = MOTION_IDLE;
 8004330:	4b3c      	ldr	r3, [pc, #240]	@ (8004424 <motion_service_init+0x184>)
 8004332:	2200      	movs	r2, #0
 8004334:	701a      	strb	r2, [r3, #0]
    g_queue_head = g_queue_tail = g_queue_count = 0u;
 8004336:	4b48      	ldr	r3, [pc, #288]	@ (8004458 <motion_service_init+0x1b8>)
 8004338:	2200      	movs	r2, #0
 800433a:	701a      	strb	r2, [r3, #0]
 800433c:	4b46      	ldr	r3, [pc, #280]	@ (8004458 <motion_service_init+0x1b8>)
 800433e:	781a      	ldrb	r2, [r3, #0]
 8004340:	4b46      	ldr	r3, [pc, #280]	@ (800445c <motion_service_init+0x1bc>)
 8004342:	701a      	strb	r2, [r3, #0]
 8004344:	4b45      	ldr	r3, [pc, #276]	@ (800445c <motion_service_init+0x1bc>)
 8004346:	781a      	ldrb	r2, [r3, #0]
 8004348:	4b45      	ldr	r3, [pc, #276]	@ (8004460 <motion_service_init+0x1c0>)
 800434a:	701a      	strb	r2, [r3, #0]
    g_has_active_segment = 0u;
 800434c:	4b45      	ldr	r3, [pc, #276]	@ (8004464 <motion_service_init+0x1c4>)
 800434e:	2200      	movs	r2, #0
 8004350:	701a      	strb	r2, [r3, #0]

    motion_stop_all_axes_locked();
 8004352:	f7ff fc31 	bl	8003bb8 <motion_stop_all_axes_locked>
    motion_refresh_status_locked();
 8004356:	f7ff fa73 	bl	8003840 <motion_refresh_status_locked>
    motion_unlock(primask);
 800435a:	68b8      	ldr	r0, [r7, #8]
 800435c:	f7ff f8a5 	bl	80034aa <motion_unlock>

    motion_hw_init();
 8004360:	f7fe fe52 	bl	8003008 <motion_hw_init>

    // Lê a posição inicial do encoder
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004364:	2300      	movs	r3, #0
 8004366:	73fb      	strb	r3, [r7, #15]
 8004368:	e038      	b.n	80043dc <motion_service_init+0x13c>
        uint32_t raw = motion_hw_encoder_read_raw(axis);
 800436a:	7bfb      	ldrb	r3, [r7, #15]
 800436c:	4618      	mov	r0, r3
 800436e:	f7fe ff9b 	bl	80032a8 <motion_hw_encoder_read_raw>
 8004372:	6078      	str	r0, [r7, #4]
        if (motion_hw_encoder_bits(axis) == 16u) {
 8004374:	7bfb      	ldrb	r3, [r7, #15]
 8004376:	4618      	mov	r0, r3
 8004378:	f7fe ffbe 	bl	80032f8 <motion_hw_encoder_bits>
 800437c:	4603      	mov	r3, r0
 800437e:	2b10      	cmp	r3, #16
 8004380:	d106      	bne.n	8004390 <motion_service_init+0xf0>
            g_encoder_last_raw[axis] = raw & 0xFFFFu;
 8004382:	7bfb      	ldrb	r3, [r7, #15]
 8004384:	687a      	ldr	r2, [r7, #4]
 8004386:	b292      	uxth	r2, r2
 8004388:	492a      	ldr	r1, [pc, #168]	@ (8004434 <motion_service_init+0x194>)
 800438a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800438e:	e004      	b.n	800439a <motion_service_init+0xfa>
        } else {
            g_encoder_last_raw[axis] = raw;
 8004390:	7bfb      	ldrb	r3, [r7, #15]
 8004392:	4928      	ldr	r1, [pc, #160]	@ (8004434 <motion_service_init+0x194>)
 8004394:	687a      	ldr	r2, [r7, #4]
 8004396:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        }
        // Define a origem inicial (absoluta e do usuário) como a posição de boot
        g_encoder_position[axis] = 0; // Ou leia o valor salvo da EEPROM
 800439a:	7bfb      	ldrb	r3, [r7, #15]
 800439c:	4a24      	ldr	r2, [pc, #144]	@ (8004430 <motion_service_init+0x190>)
 800439e:	00db      	lsls	r3, r3, #3
 80043a0:	18d1      	adds	r1, r2, r3
 80043a2:	f04f 0200 	mov.w	r2, #0
 80043a6:	f04f 0300 	mov.w	r3, #0
 80043aa:	e9c1 2300 	strd	r2, r3, [r1]
        g_encoder_origin[axis] = 0;
 80043ae:	7bfb      	ldrb	r3, [r7, #15]
 80043b0:	4a21      	ldr	r2, [pc, #132]	@ (8004438 <motion_service_init+0x198>)
 80043b2:	00db      	lsls	r3, r3, #3
 80043b4:	18d1      	adds	r1, r2, r3
 80043b6:	f04f 0200 	mov.w	r2, #0
 80043ba:	f04f 0300 	mov.w	r3, #0
 80043be:	e9c1 2300 	strd	r2, r3, [r1]
        g_user_origin_enc[axis] = 0;
 80043c2:	7bfb      	ldrb	r3, [r7, #15]
 80043c4:	4a1d      	ldr	r2, [pc, #116]	@ (800443c <motion_service_init+0x19c>)
 80043c6:	00db      	lsls	r3, r3, #3
 80043c8:	18d1      	adds	r1, r2, r3
 80043ca:	f04f 0200 	mov.w	r2, #0
 80043ce:	f04f 0300 	mov.w	r3, #0
 80043d2:	e9c1 2300 	strd	r2, r3, [r1]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80043d6:	7bfb      	ldrb	r3, [r7, #15]
 80043d8:	3301      	adds	r3, #1
 80043da:	73fb      	strb	r3, [r7, #15]
 80043dc:	7bfb      	ldrb	r3, [r7, #15]
 80043de:	2b02      	cmp	r3, #2
 80043e0:	d9c3      	bls.n	800436a <motion_service_init+0xca>
    }

    if (HAL_TIM_Base_Start_IT(&htim6) != HAL_OK) Error_Handler();
 80043e2:	4821      	ldr	r0, [pc, #132]	@ (8004468 <motion_service_init+0x1c8>)
 80043e4:	f008 fc40 	bl	800cc68 <HAL_TIM_Base_Start_IT>
 80043e8:	4603      	mov	r3, r0
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d001      	beq.n	80043f2 <motion_service_init+0x152>
 80043ee:	f003 f93f 	bl	8007670 <Error_Handler>
    if (HAL_TIM_Base_Start_IT(&htim7) != HAL_OK) Error_Handler();
 80043f2:	481e      	ldr	r0, [pc, #120]	@ (800446c <motion_service_init+0x1cc>)
 80043f4:	f008 fc38 	bl	800cc68 <HAL_TIM_Base_Start_IT>
 80043f8:	4603      	mov	r3, r0
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d001      	beq.n	8004402 <motion_service_init+0x162>
 80043fe:	f003 f937 	bl	8007670 <Error_Handler>

    LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "timers_ready");
 8004402:	4a1b      	ldr	r2, [pc, #108]	@ (8004470 <motion_service_init+0x1d0>)
 8004404:	4b1b      	ldr	r3, [pc, #108]	@ (8004474 <motion_service_init+0x1d4>)
 8004406:	9302      	str	r3, [sp, #8]
 8004408:	4b1b      	ldr	r3, [pc, #108]	@ (8004478 <motion_service_init+0x1d8>)
 800440a:	9301      	str	r3, [sp, #4]
 800440c:	4b1b      	ldr	r3, [pc, #108]	@ (800447c <motion_service_init+0x1dc>)
 800440e:	9300      	str	r3, [sp, #0]
 8004410:	4613      	mov	r3, r2
 8004412:	2200      	movs	r2, #0
 8004414:	2100      	movs	r1, #0
 8004416:	2002      	movs	r0, #2
 8004418:	f7fe fd88 	bl	8002f2c <log_event_auto>
}
 800441c:	bf00      	nop
 800441e:	3710      	adds	r7, #16
 8004420:	46bd      	mov	sp, r7
 8004422:	bd80      	pop	{r7, pc}
 8004424:	200000f0 	.word	0x200000f0
 8004428:	200000f8 	.word	0x200000f8
 800442c:	2000018c 	.word	0x2000018c
 8004430:	20000c90 	.word	0x20000c90
 8004434:	20000ca8 	.word	0x20000ca8
 8004438:	20000cb8 	.word	0x20000cb8
 800443c:	20000cd0 	.word	0x20000cd0
 8004440:	20000d0c 	.word	0x20000d0c
 8004444:	20000d18 	.word	0x20000d18
 8004448:	20000cf4 	.word	0x20000cf4
 800444c:	20000d00 	.word	0x20000d00
 8004450:	20000ce8 	.word	0x20000ce8
 8004454:	20000d3c 	.word	0x20000d3c
 8004458:	20000c8e 	.word	0x20000c8e
 800445c:	20000c8d 	.word	0x20000c8d
 8004460:	20000c8c 	.word	0x20000c8c
 8004464:	20000188 	.word	0x20000188
 8004468:	20001098 	.word	0x20001098
 800446c:	200010e4 	.word	0x200010e4
 8004470:	08011f80 	.word	0x08011f80
 8004474:	08011fe0 	.word	0x08011fe0
 8004478:	08011ff0 	.word	0x08011ff0
 800447c:	08011ff4 	.word	0x08011ff4

08004480 <motion_on_tim6_tick>:
/* =======================
 * Tick do TIM6 (50 kHz) - "OPERÁRIO"
 * (Simplificado para ser "burro")
 * ======================= */
void motion_on_tim6_tick(void)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b086      	sub	sp, #24
 8004484:	af00      	add	r7, sp, #0
    // RAW generator takes precedence
    if (g_raw.active) {
 8004486:	4b76      	ldr	r3, [pc, #472]	@ (8004660 <motion_on_tim6_tick+0x1e0>)
 8004488:	781b      	ldrb	r3, [r3, #0]
 800448a:	b2db      	uxtb	r3, r3
 800448c:	2b00      	cmp	r3, #0
 800448e:	d047      	beq.n	8004520 <motion_on_tim6_tick+0xa0>
        uint8_t axis = g_raw.axis;
 8004490:	4b73      	ldr	r3, [pc, #460]	@ (8004660 <motion_on_tim6_tick+0x1e0>)
 8004492:	785b      	ldrb	r3, [r3, #1]
 8004494:	72fb      	strb	r3, [r7, #11]
        motion_axis_state_t *ax = &g_axis_state[axis];
 8004496:	7afa      	ldrb	r2, [r7, #11]
 8004498:	4613      	mov	r3, r2
 800449a:	005b      	lsls	r3, r3, #1
 800449c:	4413      	add	r3, r2
 800449e:	011b      	lsls	r3, r3, #4
 80044a0:	4a70      	ldr	r2, [pc, #448]	@ (8004664 <motion_on_tim6_tick+0x1e4>)
 80044a2:	4413      	add	r3, r2
 80044a4:	607b      	str	r3, [r7, #4]
        // close high pulses
        if (ax->step_high) {
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	7c1b      	ldrb	r3, [r3, #16]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d012      	beq.n	80044d4 <motion_on_tim6_tick+0x54>
            if (--ax->step_high == 0u) {
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	7c1b      	ldrb	r3, [r3, #16]
 80044b2:	3b01      	subs	r3, #1
 80044b4:	b2da      	uxtb	r2, r3
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	741a      	strb	r2, [r3, #16]
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	7c1b      	ldrb	r3, [r3, #16]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	f040 80c5 	bne.w	800464e <motion_on_tim6_tick+0x1ce>
                motion_hw_step_low(axis);
 80044c4:	7afb      	ldrb	r3, [r7, #11]
 80044c6:	4618      	mov	r0, r3
 80044c8:	f7fe feca 	bl	8003260 <motion_hw_step_low>
                ax->step_low = MOTION_MIN_LOW_TICKS;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2201      	movs	r2, #1
 80044d0:	745a      	strb	r2, [r3, #17]
            }
            return;
 80044d2:	e0bc      	b.n	800464e <motion_on_tim6_tick+0x1ce>
        }
        if (ax->step_low) { ax->step_low--; return; }
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	7c5b      	ldrb	r3, [r3, #17]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d006      	beq.n	80044ea <motion_on_tim6_tick+0x6a>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	7c5b      	ldrb	r3, [r3, #17]
 80044e0:	3b01      	subs	r3, #1
 80044e2:	b2da      	uxtb	r2, r3
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	745a      	strb	r2, [r3, #17]
 80044e8:	e0b6      	b.n	8004658 <motion_on_tim6_tick+0x1d8>

        // phase accumulation independent from CASC DDA
        g_raw.accum_q16 += g_raw.inc_q16;
 80044ea:	4b5d      	ldr	r3, [pc, #372]	@ (8004660 <motion_on_tim6_tick+0x1e0>)
 80044ec:	695a      	ldr	r2, [r3, #20]
 80044ee:	4b5c      	ldr	r3, [pc, #368]	@ (8004660 <motion_on_tim6_tick+0x1e0>)
 80044f0:	699b      	ldr	r3, [r3, #24]
 80044f2:	4413      	add	r3, r2
 80044f4:	4a5a      	ldr	r2, [pc, #360]	@ (8004660 <motion_on_tim6_tick+0x1e0>)
 80044f6:	6153      	str	r3, [r2, #20]
        if (g_raw.accum_q16 >= Q16_1) {
 80044f8:	4b59      	ldr	r3, [pc, #356]	@ (8004660 <motion_on_tim6_tick+0x1e0>)
 80044fa:	695b      	ldr	r3, [r3, #20]
 80044fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004500:	f0c0 80a7 	bcc.w	8004652 <motion_on_tim6_tick+0x1d2>
            g_raw.accum_q16 -= Q16_1;
 8004504:	4b56      	ldr	r3, [pc, #344]	@ (8004660 <motion_on_tim6_tick+0x1e0>)
 8004506:	695b      	ldr	r3, [r3, #20]
 8004508:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
 800450c:	4a54      	ldr	r2, [pc, #336]	@ (8004660 <motion_on_tim6_tick+0x1e0>)
 800450e:	6153      	str	r3, [r2, #20]
            motion_hw_step_high(axis);
 8004510:	7afb      	ldrb	r3, [r7, #11]
 8004512:	4618      	mov	r0, r3
 8004514:	f7fe fe80 	bl	8003218 <motion_hw_step_high>
            ax->step_high = MOTION_STEP_HIGH_TICKS;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2201      	movs	r2, #1
 800451c:	741a      	strb	r2, [r3, #16]
        }
        return;
 800451e:	e098      	b.n	8004652 <motion_on_tim6_tick+0x1d2>
    }

    if (g_status.state != MOTION_RUNNING)
 8004520:	4b51      	ldr	r3, [pc, #324]	@ (8004668 <motion_on_tim6_tick+0x1e8>)
 8004522:	781b      	ldrb	r3, [r3, #0]
 8004524:	b2db      	uxtb	r3, r3
 8004526:	2b02      	cmp	r3, #2
 8004528:	f040 8095 	bne.w	8004656 <motion_on_tim6_tick+0x1d6>
        return;

    /* 1) Fecha pulsos altos pendentes (garante largura do STEP) */
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800452c:	2300      	movs	r3, #0
 800452e:	75fb      	strb	r3, [r7, #23]
 8004530:	e02a      	b.n	8004588 <motion_on_tim6_tick+0x108>
        motion_axis_state_t *ax = &g_axis_state[axis];
 8004532:	7dfa      	ldrb	r2, [r7, #23]
 8004534:	4613      	mov	r3, r2
 8004536:	005b      	lsls	r3, r3, #1
 8004538:	4413      	add	r3, r2
 800453a:	011b      	lsls	r3, r3, #4
 800453c:	4a49      	ldr	r2, [pc, #292]	@ (8004664 <motion_on_tim6_tick+0x1e4>)
 800453e:	4413      	add	r3, r2
 8004540:	60fb      	str	r3, [r7, #12]
        if (ax->step_high) {
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	7c1b      	ldrb	r3, [r3, #16]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d011      	beq.n	800456e <motion_on_tim6_tick+0xee>
            if (--ax->step_high == 0u) {
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	7c1b      	ldrb	r3, [r3, #16]
 800454e:	3b01      	subs	r3, #1
 8004550:	b2da      	uxtb	r2, r3
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	741a      	strb	r2, [r3, #16]
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	7c1b      	ldrb	r3, [r3, #16]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d111      	bne.n	8004582 <motion_on_tim6_tick+0x102>
                motion_hw_step_low(axis);
 800455e:	7dfb      	ldrb	r3, [r7, #23]
 8004560:	4618      	mov	r0, r3
 8004562:	f7fe fe7d 	bl	8003260 <motion_hw_step_low>
                // [FIX 1] Garante que t_low seja *pelo menos* 1,
                // para consistência com o cálculo de MOTION_MAX_SPS.
                ax->step_low = MOTION_MIN_LOW_TICKS;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	2201      	movs	r2, #1
 800456a:	745a      	strb	r2, [r3, #17]
 800456c:	e009      	b.n	8004582 <motion_on_tim6_tick+0x102>
            }
        } else if (ax->step_low) {
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	7c5b      	ldrb	r3, [r3, #17]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d005      	beq.n	8004582 <motion_on_tim6_tick+0x102>
            --ax->step_low;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	7c5b      	ldrb	r3, [r3, #17]
 800457a:	3b01      	subs	r3, #1
 800457c:	b2da      	uxtb	r2, r3
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	745a      	strb	r2, [r3, #17]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004582:	7dfb      	ldrb	r3, [r7, #23]
 8004584:	3301      	adds	r3, #1
 8004586:	75fb      	strb	r3, [r7, #23]
 8004588:	7dfb      	ldrb	r3, [r7, #23]
 800458a:	2b02      	cmp	r3, #2
 800458c:	d9d1      	bls.n	8004532 <motion_on_tim6_tick+0xb2>
        }
    }

    /* 2) Lógica DDA "Burra" */
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800458e:	2300      	movs	r3, #0
 8004590:	75bb      	strb	r3, [r7, #22]
 8004592:	e058      	b.n	8004646 <motion_on_tim6_tick+0x1c6>
        motion_axis_state_t *ax = &g_axis_state[axis];
 8004594:	7dba      	ldrb	r2, [r7, #22]
 8004596:	4613      	mov	r3, r2
 8004598:	005b      	lsls	r3, r3, #1
 800459a:	4413      	add	r3, r2
 800459c:	011b      	lsls	r3, r3, #4
 800459e:	4a31      	ldr	r2, [pc, #196]	@ (8004664 <motion_on_tim6_tick+0x1e4>)
 80045a0:	4413      	add	r3, r2
 80045a2:	613b      	str	r3, [r7, #16]

        // Se o "Chefe" (TIM7) zerou o incremento, o DDA para.
        if (ax->dda_inc_q16 == 0) {
 80045a4:	693b      	ldr	r3, [r7, #16]
 80045a6:	699b      	ldr	r3, [r3, #24]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d103      	bne.n	80045b4 <motion_on_tim6_tick+0x134>
            ax->dda_accum_q16 = 0; // Zera o acumulador
 80045ac:	693b      	ldr	r3, [r7, #16]
 80045ae:	2200      	movs	r2, #0
 80045b0:	615a      	str	r2, [r3, #20]
            continue;
 80045b2:	e045      	b.n	8004640 <motion_on_tim6_tick+0x1c0>
        }

        if (ax->step_high) continue; // Ainda gerando pulso
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	7c1b      	ldrb	r3, [r3, #16]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d13e      	bne.n	800463a <motion_on_tim6_tick+0x1ba>
        if (ax->step_low)  continue; // Em tempo de baixa (t_low)
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	7c5b      	ldrb	r3, [r3, #17]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d13c      	bne.n	800463e <motion_on_tim6_tick+0x1be>

        // Se houver guardas de tempo, espera
        if (ax->en_settle_ticks)  { ax->en_settle_ticks--;  continue; }
 80045c4:	693b      	ldr	r3, [r7, #16]
 80045c6:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d008      	beq.n	80045e0 <motion_on_tim6_tick+0x160>
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80045d4:	3b01      	subs	r3, #1
 80045d6:	b2da      	uxtb	r2, r3
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 80045de:	e02f      	b.n	8004640 <motion_on_tim6_tick+0x1c0>
        if (ax->dir_settle_ticks) { ax->dir_settle_ticks--; continue; }
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d008      	beq.n	80045fc <motion_on_tim6_tick+0x17c>
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80045f0:	3b01      	subs	r3, #1
 80045f2:	b2da      	uxtb	r2, r3
 80045f4:	693b      	ldr	r3, [r7, #16]
 80045f6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
 80045fa:	e021      	b.n	8004640 <motion_on_tim6_tick+0x1c0>

        /* DDA: acumula fase e emite STEP no cruzamento de 1.0 */
        ax->dda_accum_q16 += ax->dda_inc_q16;
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	695a      	ldr	r2, [r3, #20]
 8004600:	693b      	ldr	r3, [r7, #16]
 8004602:	699b      	ldr	r3, [r3, #24]
 8004604:	441a      	add	r2, r3
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	615a      	str	r2, [r3, #20]
        if (ax->dda_accum_q16 >= Q16_1) {
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	695b      	ldr	r3, [r3, #20]
 800460e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004612:	d315      	bcc.n	8004640 <motion_on_tim6_tick+0x1c0>
            ax->dda_accum_q16 -= Q16_1;
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	695b      	ldr	r3, [r3, #20]
 8004618:	f5a3 3280 	sub.w	r2, r3, #65536	@ 0x10000
 800461c:	693b      	ldr	r3, [r7, #16]
 800461e:	615a      	str	r2, [r3, #20]

            motion_hw_step_high(axis);
 8004620:	7dbb      	ldrb	r3, [r7, #22]
 8004622:	4618      	mov	r0, r3
 8004624:	f7fe fdf8 	bl	8003218 <motion_hw_step_high>
            ax->step_high = MOTION_STEP_HIGH_TICKS;
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	2201      	movs	r2, #1
 800462c:	741a      	strb	r2, [r3, #16]
            ++ax->emitted_steps; // Apenas para estatísticas
 800462e:	693b      	ldr	r3, [r7, #16]
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	1c5a      	adds	r2, r3, #1
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	605a      	str	r2, [r3, #4]
 8004638:	e002      	b.n	8004640 <motion_on_tim6_tick+0x1c0>
        if (ax->step_high) continue; // Ainda gerando pulso
 800463a:	bf00      	nop
 800463c:	e000      	b.n	8004640 <motion_on_tim6_tick+0x1c0>
        if (ax->step_low)  continue; // Em tempo de baixa (t_low)
 800463e:	bf00      	nop
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004640:	7dbb      	ldrb	r3, [r7, #22]
 8004642:	3301      	adds	r3, #1
 8004644:	75bb      	strb	r3, [r7, #22]
 8004646:	7dbb      	ldrb	r3, [r7, #22]
 8004648:	2b02      	cmp	r3, #2
 800464a:	d9a3      	bls.n	8004594 <motion_on_tim6_tick+0x114>
 800464c:	e004      	b.n	8004658 <motion_on_tim6_tick+0x1d8>
            return;
 800464e:	bf00      	nop
 8004650:	e002      	b.n	8004658 <motion_on_tim6_tick+0x1d8>
        return;
 8004652:	bf00      	nop
 8004654:	e000      	b.n	8004658 <motion_on_tim6_tick+0x1d8>
        return;
 8004656:	bf00      	nop
        }
    }

    // [REMOVIDO] A lógica de 'if (confirm)' e 'motion_try_start_next_locked'
    // foi MOVIDA para o TIM7, que é quem sabe quando o movimento CASC termina.
}
 8004658:	3718      	adds	r7, #24
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}
 800465e:	bf00      	nop
 8004660:	20000da0 	.word	0x20000da0
 8004664:	200000f8 	.word	0x200000f8
 8004668:	200000f0 	.word	0x200000f0

0800466c <motion_on_tim7_tick>:
/* =======================
 * Tick do TIM7 (1 kHz) - "CHEFE CASC/PID"
 * (LÓGICA TOTALMENTE NOVA)
 * ======================= */
void motion_on_tim7_tick(void)
{
 800466c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004670:	f5ad 7d1a 	sub.w	sp, sp, #616	@ 0x268
 8004674:	af02      	add	r7, sp, #8
    motion_update_encoders();
 8004676:	f7ff fcf9 	bl	800406c <motion_update_encoders>

    // Atualiza sombras 32-bit para SWV/Data Trace (para debug)
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800467a:	2300      	movs	r3, #0
 800467c:	f887 325f 	strb.w	r3, [r7, #607]	@ 0x25f
 8004680:	e027      	b.n	80046d2 <motion_on_tim7_tick+0x66>
        g_enc_abs32[axis] = (int32_t)g_encoder_position[axis];
 8004682:	f897 325f 	ldrb.w	r3, [r7, #607]	@ 0x25f
 8004686:	4a7c      	ldr	r2, [pc, #496]	@ (8004878 <motion_on_tim7_tick+0x20c>)
 8004688:	00db      	lsls	r3, r3, #3
 800468a:	4413      	add	r3, r2
 800468c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004690:	f897 125f 	ldrb.w	r1, [r7, #607]	@ 0x25f
 8004694:	4b79      	ldr	r3, [pc, #484]	@ (800487c <motion_on_tim7_tick+0x210>)
 8004696:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
        g_enc_rel_user_s32[axis] = (int32_t)(g_encoder_position[axis] - g_user_origin_enc[axis]);
 800469a:	f897 325f 	ldrb.w	r3, [r7, #607]	@ 0x25f
 800469e:	4a76      	ldr	r2, [pc, #472]	@ (8004878 <motion_on_tim7_tick+0x20c>)
 80046a0:	00db      	lsls	r3, r3, #3
 80046a2:	4413      	add	r3, r2
 80046a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046a8:	4611      	mov	r1, r2
 80046aa:	f897 325f 	ldrb.w	r3, [r7, #607]	@ 0x25f
 80046ae:	4a74      	ldr	r2, [pc, #464]	@ (8004880 <motion_on_tim7_tick+0x214>)
 80046b0:	00db      	lsls	r3, r3, #3
 80046b2:	4413      	add	r3, r2
 80046b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046b8:	4613      	mov	r3, r2
 80046ba:	1acb      	subs	r3, r1, r3
 80046bc:	f897 225f 	ldrb.w	r2, [r7, #607]	@ 0x25f
 80046c0:	4619      	mov	r1, r3
 80046c2:	4b70      	ldr	r3, [pc, #448]	@ (8004884 <motion_on_tim7_tick+0x218>)
 80046c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80046c8:	f897 325f 	ldrb.w	r3, [r7, #607]	@ 0x25f
 80046cc:	3301      	adds	r3, #1
 80046ce:	f887 325f 	strb.w	r3, [r7, #607]	@ 0x25f
 80046d2:	f897 325f 	ldrb.w	r3, [r7, #607]	@ 0x25f
 80046d6:	2b02      	cmp	r3, #2
 80046d8:	d9d3      	bls.n	8004682 <motion_on_tim7_tick+0x16>
    }

    /* Telemetria leve + Estimador (janela de 10 ms) */
    {
        // Checa SWO ativo (porta 0)
        int swo_enabled = ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk) &&
 80046da:	4b6b      	ldr	r3, [pc, #428]	@ (8004888 <motion_on_tim7_tick+0x21c>)
 80046dc:	68db      	ldr	r3, [r3, #12]
 80046de:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
                           (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
                           (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d017      	beq.n	8004716 <motion_on_tim7_tick+0xaa>
                           (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
 80046e6:	4b69      	ldr	r3, [pc, #420]	@ (800488c <motion_on_tim7_tick+0x220>)
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	f003 0320 	and.w	r3, r3, #32
        int swo_enabled = ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk) &&
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d011      	beq.n	8004716 <motion_on_tim7_tick+0xaa>
                           (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 80046f2:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80046f6:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80046fa:	f003 0301 	and.w	r3, r3, #1
                           (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d009      	beq.n	8004716 <motion_on_tim7_tick+0xaa>
                           (ITM->TER & (1UL << 0)));
 8004702:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8004706:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 800470a:	f003 0301 	and.w	r3, r3, #1
                           (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 800470e:	2b00      	cmp	r3, #0
 8004710:	d001      	beq.n	8004716 <motion_on_tim7_tick+0xaa>
 8004712:	2301      	movs	r3, #1
 8004714:	e000      	b.n	8004718 <motion_on_tim7_tick+0xac>
 8004716:	2300      	movs	r3, #0
        int swo_enabled = ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk) &&
 8004718:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc

        // Reporter SWO (opcional)
        static uint16_t telem_elapsed_ms = 0u;
        static int32_t last_enc_sample[3] = {0,0,0};
        const uint16_t period_ms = 100u; // 10 Hz
 800471c:	2364      	movs	r3, #100	@ 0x64
 800471e:	f8a7 31fa 	strh.w	r3, [r7, #506]	@ 0x1fa

        telem_elapsed_ms += MOTION_TIM7_PERIOD_MS; // 1ms por tick
 8004722:	4b5b      	ldr	r3, [pc, #364]	@ (8004890 <motion_on_tim7_tick+0x224>)
 8004724:	881b      	ldrh	r3, [r3, #0]
 8004726:	3301      	adds	r3, #1
 8004728:	b29b      	uxth	r3, r3
 800472a:	4a59      	ldr	r2, [pc, #356]	@ (8004890 <motion_on_tim7_tick+0x224>)
 800472c:	8013      	strh	r3, [r2, #0]
        if (swo_enabled && g_diag_swo_spd_enable && g_status.state == MOTION_RUNNING && telem_elapsed_ms >= period_ms) {
 800472e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004732:	2b00      	cmp	r3, #0
 8004734:	f000 80ed 	beq.w	8004912 <motion_on_tim7_tick+0x2a6>
 8004738:	4b56      	ldr	r3, [pc, #344]	@ (8004894 <motion_on_tim7_tick+0x228>)
 800473a:	781b      	ldrb	r3, [r3, #0]
 800473c:	b2db      	uxtb	r3, r3
 800473e:	2b00      	cmp	r3, #0
 8004740:	f000 80e7 	beq.w	8004912 <motion_on_tim7_tick+0x2a6>
 8004744:	4b54      	ldr	r3, [pc, #336]	@ (8004898 <motion_on_tim7_tick+0x22c>)
 8004746:	781b      	ldrb	r3, [r3, #0]
 8004748:	b2db      	uxtb	r3, r3
 800474a:	2b02      	cmp	r3, #2
 800474c:	f040 80e1 	bne.w	8004912 <motion_on_tim7_tick+0x2a6>
 8004750:	4b4f      	ldr	r3, [pc, #316]	@ (8004890 <motion_on_tim7_tick+0x224>)
 8004752:	881a      	ldrh	r2, [r3, #0]
 8004754:	f8b7 31fa 	ldrh.w	r3, [r7, #506]	@ 0x1fa
 8004758:	4293      	cmp	r3, r2
 800475a:	f200 80da 	bhi.w	8004912 <motion_on_tim7_tick+0x2a6>
            telem_elapsed_ms = 0u;
 800475e:	4a4c      	ldr	r2, [pc, #304]	@ (8004890 <motion_on_tim7_tick+0x224>)
 8004760:	2300      	movs	r3, #0
 8004762:	8013      	strh	r3, [r2, #0]
            for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004764:	2300      	movs	r3, #0
 8004766:	f887 325e 	strb.w	r3, [r7, #606]	@ 0x25e
 800476a:	e0cd      	b.n	8004908 <motion_on_tim7_tick+0x29c>
                int32_t now = (int32_t)g_encoder_position[axis];
 800476c:	f897 325e 	ldrb.w	r3, [r7, #606]	@ 0x25e
 8004770:	4a41      	ldr	r2, [pc, #260]	@ (8004878 <motion_on_tim7_tick+0x20c>)
 8004772:	00db      	lsls	r3, r3, #3
 8004774:	4413      	add	r3, r2
 8004776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800477a:	4613      	mov	r3, r2
 800477c:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
                int32_t delta = now - last_enc_sample[axis];
 8004780:	f897 225e 	ldrb.w	r2, [r7, #606]	@ 0x25e
 8004784:	4b45      	ldr	r3, [pc, #276]	@ (800489c <motion_on_tim7_tick+0x230>)
 8004786:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800478a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 800478e:	1a9b      	subs	r3, r3, r2
 8004790:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
                last_enc_sample[axis] = now;
 8004794:	f897 125e 	ldrb.w	r1, [r7, #606]	@ 0x25e
 8004798:	4a40      	ldr	r2, [pc, #256]	@ (800489c <motion_on_tim7_tick+0x230>)
 800479a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 800479e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
                int32_t meas_sps = 0;
 80047a2:	2300      	movs	r3, #0
 80047a4:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
                if (period_ms > 0u) {
 80047a8:	f8b7 31fa 	ldrh.w	r3, [r7, #506]	@ 0x1fa
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d04b      	beq.n	8004848 <motion_on_tim7_tick+0x1dc>
                    int64_t tmp = (int64_t)delta * 1000LL;
 80047b0:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80047b4:	17da      	asrs	r2, r3, #31
 80047b6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80047ba:	f8c7 2124 	str.w	r2, [r7, #292]	@ 0x124
 80047be:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80047c2:	f04f 0000 	mov.w	r0, #0
 80047c6:	f04f 0100 	mov.w	r1, #0
 80047ca:	0159      	lsls	r1, r3, #5
 80047cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80047d0:	0150      	lsls	r0, r2, #5
 80047d2:	4602      	mov	r2, r0
 80047d4:	460b      	mov	r3, r1
 80047d6:	f8d7 1120 	ldr.w	r1, [r7, #288]	@ 0x120
 80047da:	1a54      	subs	r4, r2, r1
 80047dc:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 80047e0:	eb63 0501 	sbc.w	r5, r3, r1
 80047e4:	f04f 0200 	mov.w	r2, #0
 80047e8:	f04f 0300 	mov.w	r3, #0
 80047ec:	00ab      	lsls	r3, r5, #2
 80047ee:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 80047f2:	00a2      	lsls	r2, r4, #2
 80047f4:	4614      	mov	r4, r2
 80047f6:	461d      	mov	r5, r3
 80047f8:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 80047fc:	460b      	mov	r3, r1
 80047fe:	eb14 0a03 	adds.w	sl, r4, r3
 8004802:	4613      	mov	r3, r2
 8004804:	eb45 0b03 	adc.w	fp, r5, r3
 8004808:	f04f 0200 	mov.w	r2, #0
 800480c:	f04f 0300 	mov.w	r3, #0
 8004810:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004814:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004818:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800481c:	4692      	mov	sl, r2
 800481e:	469b      	mov	fp, r3
 8004820:	e9c7 ab7a 	strd	sl, fp, [r7, #488]	@ 0x1e8
                    meas_sps = (int32_t)(tmp / (int64_t)period_ms);
 8004824:	f8b7 31fa 	ldrh.w	r3, [r7, #506]	@ 0x1fa
 8004828:	2200      	movs	r2, #0
 800482a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800482e:	f8c7 20fc 	str.w	r2, [r7, #252]	@ 0xfc
 8004832:	e9d7 233e 	ldrd	r2, r3, [r7, #248]	@ 0xf8
 8004836:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	@ 0x1e8
 800483a:	f7fb fd19 	bl	8000270 <__aeabi_ldivmod>
 800483e:	4602      	mov	r2, r0
 8004840:	460b      	mov	r3, r1
 8004842:	4613      	mov	r3, r2
 8004844:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
                }
                uint32_t cmd_sps = g_axis_state[axis].v_target_sps;
 8004848:	f897 225e 	ldrb.w	r2, [r7, #606]	@ 0x25e
 800484c:	4914      	ldr	r1, [pc, #80]	@ (80048a0 <motion_on_tim7_tick+0x234>)
 800484e:	4613      	mov	r3, r2
 8004850:	005b      	lsls	r3, r3, #1
 8004852:	4413      	add	r3, r2
 8004854:	011b      	lsls	r3, r3, #4
 8004856:	440b      	add	r3, r1
 8004858:	331c      	adds	r3, #28
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
                char label = (axis == AXIS_X) ? 'X' : (axis == AXIS_Y) ? 'Y' : 'Z';
 8004860:	f897 325e 	ldrb.w	r3, [r7, #606]	@ 0x25e
 8004864:	2b00      	cmp	r3, #0
 8004866:	d01d      	beq.n	80048a4 <motion_on_tim7_tick+0x238>
 8004868:	f897 325e 	ldrb.w	r3, [r7, #606]	@ 0x25e
 800486c:	2b01      	cmp	r3, #1
 800486e:	d101      	bne.n	8004874 <motion_on_tim7_tick+0x208>
 8004870:	2359      	movs	r3, #89	@ 0x59
 8004872:	e018      	b.n	80048a6 <motion_on_tim7_tick+0x23a>
 8004874:	235a      	movs	r3, #90	@ 0x5a
 8004876:	e016      	b.n	80048a6 <motion_on_tim7_tick+0x23a>
 8004878:	20000c90 	.word	0x20000c90
 800487c:	20000d24 	.word	0x20000d24
 8004880:	20000cd0 	.word	0x20000cd0
 8004884:	20000d30 	.word	0x20000d30
 8004888:	e000edf0 	.word	0xe000edf0
 800488c:	e0042000 	.word	0xe0042000
 8004890:	20000dbc 	.word	0x20000dbc
 8004894:	20000d49 	.word	0x20000d49
 8004898:	200000f0 	.word	0x200000f0
 800489c:	20000dc0 	.word	0x20000dc0
 80048a0:	200000f8 	.word	0x200000f8
 80048a4:	2358      	movs	r3, #88	@ 0x58
 80048a6:	f887 31e3 	strb.w	r3, [r7, #483]	@ 0x1e3
                uint32_t elapsed_ms = HAL_GetTick() - g_axis_state[axis].start_time_ms;
 80048aa:	f003 fd23 	bl	80082f4 <HAL_GetTick>
 80048ae:	f897 225e 	ldrb.w	r2, [r7, #606]	@ 0x25e
 80048b2:	49c5      	ldr	r1, [pc, #788]	@ (8004bc8 <motion_on_tim7_tick+0x55c>)
 80048b4:	4613      	mov	r3, r2
 80048b6:	005b      	lsls	r3, r3, #1
 80048b8:	4413      	add	r3, r2
 80048ba:	011b      	lsls	r3, r3, #4
 80048bc:	440b      	add	r3, r1
 80048be:	3328      	adds	r3, #40	@ 0x28
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	1ac3      	subs	r3, r0, r3
 80048c4:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
                uint32_t steps = g_axis_state[axis].emitted_steps;
 80048c8:	f897 225e 	ldrb.w	r2, [r7, #606]	@ 0x25e
 80048cc:	49be      	ldr	r1, [pc, #760]	@ (8004bc8 <motion_on_tim7_tick+0x55c>)
 80048ce:	4613      	mov	r3, r2
 80048d0:	005b      	lsls	r3, r3, #1
 80048d2:	4413      	add	r3, r2
 80048d4:	011b      	lsls	r3, r3, #4
 80048d6:	440b      	add	r3, r1
 80048d8:	3304      	adds	r3, #4
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8
                printf("SPD:%c ts=%lu cmd=%lu meas=%ld steps=%lu sps\r\n",
 80048e0:	f897 11e3 	ldrb.w	r1, [r7, #483]	@ 0x1e3
 80048e4:	f8d7 31d8 	ldr.w	r3, [r7, #472]	@ 0x1d8
 80048e8:	9301      	str	r3, [sp, #4]
 80048ea:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 80048ee:	9300      	str	r3, [sp, #0]
 80048f0:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 80048f4:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 80048f8:	48b4      	ldr	r0, [pc, #720]	@ (8004bcc <motion_on_tim7_tick+0x560>)
 80048fa:	f00c f977 	bl	8010bec <iprintf>
            for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80048fe:	f897 325e 	ldrb.w	r3, [r7, #606]	@ 0x25e
 8004902:	3301      	adds	r3, #1
 8004904:	f887 325e 	strb.w	r3, [r7, #606]	@ 0x25e
 8004908:	f897 325e 	ldrb.w	r3, [r7, #606]	@ 0x25e
 800490c:	2b02      	cmp	r3, #2
 800490e:	f67f af2d 	bls.w	800476c <motion_on_tim7_tick+0x100>
                       label, elapsed_ms, (unsigned long)cmd_sps, (long)meas_sps, (unsigned long)steps);
            }
        }

        // Estimador leve (eixo alvo)
        const uint16_t W_MS = 10u; // janela de 10 ms
 8004912:	230a      	movs	r3, #10
 8004914:	f8a7 31d6 	strh.w	r3, [r7, #470]	@ 0x1d6
        const int32_t A_EPS = 1000; // limiar simples p/ classificar aceleração (steps/s^2)
 8004918:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800491c:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
        int8_t ax = g_est.axis;
 8004920:	4bab      	ldr	r3, [pc, #684]	@ (8004bd0 <motion_on_tim7_tick+0x564>)
 8004922:	78db      	ldrb	r3, [r3, #3]
 8004924:	f887 31cf 	strb.w	r3, [r7, #463]	@ 0x1cf
        if (g_est.armed && ax >= 0 && ax < (int8_t)MOTION_AXIS_COUNT) {
 8004928:	4ba9      	ldr	r3, [pc, #676]	@ (8004bd0 <motion_on_tim7_tick+0x564>)
 800492a:	781b      	ldrb	r3, [r3, #0]
 800492c:	b2db      	uxtb	r3, r3
 800492e:	2b00      	cmp	r3, #0
 8004930:	f000 817b 	beq.w	8004c2a <motion_on_tim7_tick+0x5be>
 8004934:	f997 31cf 	ldrsb.w	r3, [r7, #463]	@ 0x1cf
 8004938:	2b00      	cmp	r3, #0
 800493a:	f2c0 8176 	blt.w	8004c2a <motion_on_tim7_tick+0x5be>
 800493e:	f997 31cf 	ldrsb.w	r3, [r7, #463]	@ 0x1cf
 8004942:	2b02      	cmp	r3, #2
 8004944:	f300 8171 	bgt.w	8004c2a <motion_on_tim7_tick+0x5be>
            int32_t pos_now = (int32_t)g_encoder_position[(uint8_t)ax];
 8004948:	f897 31cf 	ldrb.w	r3, [r7, #463]	@ 0x1cf
 800494c:	4aa1      	ldr	r2, [pc, #644]	@ (8004bd4 <motion_on_tim7_tick+0x568>)
 800494e:	00db      	lsls	r3, r3, #3
 8004950:	4413      	add	r3, r2
 8004952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004956:	4613      	mov	r3, r2
 8004958:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
            int32_t dpos = pos_now - g_est.last_pos;
 800495c:	4b9c      	ldr	r3, [pc, #624]	@ (8004bd0 <motion_on_tim7_tick+0x564>)
 800495e:	689a      	ldr	r2, [r3, #8]
 8004960:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8004964:	1a9b      	subs	r3, r3, r2
 8004966:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
            if (!g_est.active) {
 800496a:	4b99      	ldr	r3, [pc, #612]	@ (8004bd0 <motion_on_tim7_tick+0x564>)
 800496c:	785b      	ldrb	r3, [r3, #1]
 800496e:	b2db      	uxtb	r3, r3
 8004970:	2b00      	cmp	r3, #0
 8004972:	d10f      	bne.n	8004994 <motion_on_tim7_tick+0x328>
                if (dpos != 0) {
 8004974:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8004978:	2b00      	cmp	r3, #0
 800497a:	d00b      	beq.n	8004994 <motion_on_tim7_tick+0x328>
                    g_est.active = 1u; // começou a mover (encoder)
 800497c:	4a94      	ldr	r2, [pc, #592]	@ (8004bd0 <motion_on_tim7_tick+0x564>)
 800497e:	2301      	movs	r3, #1
 8004980:	7053      	strb	r3, [r2, #1]
                    g_est.acc_pos = 0;
 8004982:	4a93      	ldr	r2, [pc, #588]	@ (8004bd0 <motion_on_tim7_tick+0x564>)
 8004984:	2300      	movs	r3, #0
 8004986:	60d3      	str	r3, [r2, #12]
                    g_est.win_ms = 0;
 8004988:	4a91      	ldr	r2, [pc, #580]	@ (8004bd0 <motion_on_tim7_tick+0x564>)
 800498a:	2300      	movs	r3, #0
 800498c:	8093      	strh	r3, [r2, #4]
                    g_est.v_prev_sps = 0;
 800498e:	4a90      	ldr	r2, [pc, #576]	@ (8004bd0 <motion_on_tim7_tick+0x564>)
 8004990:	2300      	movs	r3, #0
 8004992:	6113      	str	r3, [r2, #16]
                }
            }
            if (g_est.active) {
 8004994:	4b8e      	ldr	r3, [pc, #568]	@ (8004bd0 <motion_on_tim7_tick+0x564>)
 8004996:	785b      	ldrb	r3, [r3, #1]
 8004998:	b2db      	uxtb	r3, r3
 800499a:	2b00      	cmp	r3, #0
 800499c:	f000 8145 	beq.w	8004c2a <motion_on_tim7_tick+0x5be>
                g_est.acc_pos += dpos;
 80049a0:	4b8b      	ldr	r3, [pc, #556]	@ (8004bd0 <motion_on_tim7_tick+0x564>)
 80049a2:	68da      	ldr	r2, [r3, #12]
 80049a4:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 80049a8:	441a      	add	r2, r3
 80049aa:	4b89      	ldr	r3, [pc, #548]	@ (8004bd0 <motion_on_tim7_tick+0x564>)
 80049ac:	60da      	str	r2, [r3, #12]
                g_est.last_pos = pos_now;
 80049ae:	4a88      	ldr	r2, [pc, #544]	@ (8004bd0 <motion_on_tim7_tick+0x564>)
 80049b0:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 80049b4:	6093      	str	r3, [r2, #8]
                g_est.win_ms += MOTION_TIM7_PERIOD_MS; // 1 ms
 80049b6:	4b86      	ldr	r3, [pc, #536]	@ (8004bd0 <motion_on_tim7_tick+0x564>)
 80049b8:	889b      	ldrh	r3, [r3, #4]
 80049ba:	3301      	adds	r3, #1
 80049bc:	b29b      	uxth	r3, r3
 80049be:	4a84      	ldr	r2, [pc, #528]	@ (8004bd0 <motion_on_tim7_tick+0x564>)
 80049c0:	8093      	strh	r3, [r2, #4]
                if (g_est.win_ms >= W_MS) {
 80049c2:	4b83      	ldr	r3, [pc, #524]	@ (8004bd0 <motion_on_tim7_tick+0x564>)
 80049c4:	889a      	ldrh	r2, [r3, #4]
 80049c6:	f8b7 31d6 	ldrh.w	r3, [r7, #470]	@ 0x1d6
 80049ca:	4293      	cmp	r3, r2
 80049cc:	f200 812d 	bhi.w	8004c2a <motion_on_tim7_tick+0x5be>
                    // v (steps/s)
                    int32_t v_curr = 0;
 80049d0:	2300      	movs	r3, #0
 80049d2:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
                    int64_t tmp = (int64_t)g_est.acc_pos * 1000LL;
 80049d6:	4b7e      	ldr	r3, [pc, #504]	@ (8004bd0 <motion_on_tim7_tick+0x564>)
 80049d8:	68db      	ldr	r3, [r3, #12]
 80049da:	17da      	asrs	r2, r3, #31
 80049dc:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80049e0:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 80049e4:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 80049e8:	4622      	mov	r2, r4
 80049ea:	462b      	mov	r3, r5
 80049ec:	f04f 0000 	mov.w	r0, #0
 80049f0:	f04f 0100 	mov.w	r1, #0
 80049f4:	0159      	lsls	r1, r3, #5
 80049f6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80049fa:	0150      	lsls	r0, r2, #5
 80049fc:	4602      	mov	r2, r0
 80049fe:	460b      	mov	r3, r1
 8004a00:	4621      	mov	r1, r4
 8004a02:	ebb2 0801 	subs.w	r8, r2, r1
 8004a06:	4629      	mov	r1, r5
 8004a08:	eb63 0901 	sbc.w	r9, r3, r1
 8004a0c:	f04f 0200 	mov.w	r2, #0
 8004a10:	f04f 0300 	mov.w	r3, #0
 8004a14:	ea4f 0389 	mov.w	r3, r9, lsl #2
 8004a18:	ea43 7398 	orr.w	r3, r3, r8, lsr #30
 8004a1c:	ea4f 0288 	mov.w	r2, r8, lsl #2
 8004a20:	4690      	mov	r8, r2
 8004a22:	4699      	mov	r9, r3
 8004a24:	4623      	mov	r3, r4
 8004a26:	eb18 0303 	adds.w	r3, r8, r3
 8004a2a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004a2c:	462b      	mov	r3, r5
 8004a2e:	eb49 0303 	adc.w	r3, r9, r3
 8004a32:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004a34:	f04f 0200 	mov.w	r2, #0
 8004a38:	f04f 0300 	mov.w	r3, #0
 8004a3c:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8004a40:	4629      	mov	r1, r5
 8004a42:	00cb      	lsls	r3, r1, #3
 8004a44:	4621      	mov	r1, r4
 8004a46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a4a:	4621      	mov	r1, r4
 8004a4c:	00ca      	lsls	r2, r1, #3
 8004a4e:	461c      	mov	r4, r3
 8004a50:	4613      	mov	r3, r2
 8004a52:	e9c7 346e 	strd	r3, r4, [r7, #440]	@ 0x1b8
                    v_curr = (int32_t)(tmp / (int64_t)g_est.win_ms);
 8004a56:	4b5e      	ldr	r3, [pc, #376]	@ (8004bd0 <motion_on_tim7_tick+0x564>)
 8004a58:	889b      	ldrh	r3, [r3, #4]
 8004a5a:	b29b      	uxth	r3, r3
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004a62:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004a66:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	@ 0xe8
 8004a6a:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	@ 0x1b8
 8004a6e:	f7fb fbff 	bl	8000270 <__aeabi_ldivmod>
 8004a72:	4602      	mov	r2, r0
 8004a74:	460b      	mov	r3, r1
 8004a76:	4613      	mov	r3, r2
 8004a78:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
                    // a (steps/s^2)
                    int32_t a_curr = (int32_t)(((int64_t)(v_curr - g_est.v_prev_sps) * 1000LL) / (int64_t)g_est.win_ms);
 8004a7c:	4b54      	ldr	r3, [pc, #336]	@ (8004bd0 <motion_on_tim7_tick+0x564>)
 8004a7e:	691a      	ldr	r2, [r3, #16]
 8004a80:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8004a84:	1a9b      	subs	r3, r3, r2
 8004a86:	17da      	asrs	r2, r3, #31
 8004a88:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004a8c:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 8004a90:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8004a94:	4622      	mov	r2, r4
 8004a96:	462b      	mov	r3, r5
 8004a98:	f04f 0000 	mov.w	r0, #0
 8004a9c:	f04f 0100 	mov.w	r1, #0
 8004aa0:	0159      	lsls	r1, r3, #5
 8004aa2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004aa6:	0150      	lsls	r0, r2, #5
 8004aa8:	4602      	mov	r2, r0
 8004aaa:	460b      	mov	r3, r1
 8004aac:	4621      	mov	r1, r4
 8004aae:	1a51      	subs	r1, r2, r1
 8004ab0:	6539      	str	r1, [r7, #80]	@ 0x50
 8004ab2:	4629      	mov	r1, r5
 8004ab4:	eb63 0301 	sbc.w	r3, r3, r1
 8004ab8:	657b      	str	r3, [r7, #84]	@ 0x54
 8004aba:	f04f 0200 	mov.w	r2, #0
 8004abe:	f04f 0300 	mov.w	r3, #0
 8004ac2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8004ac6:	4649      	mov	r1, r9
 8004ac8:	008b      	lsls	r3, r1, #2
 8004aca:	4641      	mov	r1, r8
 8004acc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004ad0:	4641      	mov	r1, r8
 8004ad2:	008a      	lsls	r2, r1, #2
 8004ad4:	4610      	mov	r0, r2
 8004ad6:	4619      	mov	r1, r3
 8004ad8:	4603      	mov	r3, r0
 8004ada:	4622      	mov	r2, r4
 8004adc:	189b      	adds	r3, r3, r2
 8004ade:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004ae0:	462b      	mov	r3, r5
 8004ae2:	460a      	mov	r2, r1
 8004ae4:	eb42 0303 	adc.w	r3, r2, r3
 8004ae8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004aea:	f04f 0200 	mov.w	r2, #0
 8004aee:	f04f 0300 	mov.w	r3, #0
 8004af2:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8004af6:	4629      	mov	r1, r5
 8004af8:	00cb      	lsls	r3, r1, #3
 8004afa:	4621      	mov	r1, r4
 8004afc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b00:	4621      	mov	r1, r4
 8004b02:	00ca      	lsls	r2, r1, #3
 8004b04:	4610      	mov	r0, r2
 8004b06:	4619      	mov	r1, r3
 8004b08:	4b31      	ldr	r3, [pc, #196]	@ (8004bd0 <motion_on_tim7_tick+0x564>)
 8004b0a:	889b      	ldrh	r3, [r3, #4]
 8004b0c:	b29b      	uxth	r3, r3
 8004b0e:	2200      	movs	r2, #0
 8004b10:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004b14:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004b18:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	@ 0xd8
 8004b1c:	f7fb fba8 	bl	8000270 <__aeabi_ldivmod>
 8004b20:	4602      	mov	r2, r0
 8004b22:	460b      	mov	r3, r1
 8004b24:	4613      	mov	r3, r2
 8004b26:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
                    // Classificação
                    if (a_curr > A_EPS) {
 8004b2a:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8004b2e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8004b32:	429a      	cmp	r2, r3
 8004b34:	dd1f      	ble.n	8004b76 <motion_on_tim7_tick+0x50a>
                        g_est.sum_accel += (int64_t)a_curr;
 8004b36:	4b26      	ldr	r3, [pc, #152]	@ (8004bd0 <motion_on_tim7_tick+0x564>)
 8004b38:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8004b3c:	f8d7 11b4 	ldr.w	r1, [r7, #436]	@ 0x1b4
 8004b40:	17c8      	asrs	r0, r1, #31
 8004b42:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 8004b46:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
 8004b4a:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8004b4e:	4621      	mov	r1, r4
 8004b50:	1851      	adds	r1, r2, r1
 8004b52:	f8c7 10c8 	str.w	r1, [r7, #200]	@ 0xc8
 8004b56:	4629      	mov	r1, r5
 8004b58:	eb43 0101 	adc.w	r1, r3, r1
 8004b5c:	f8c7 10cc 	str.w	r1, [r7, #204]	@ 0xcc
 8004b60:	4b1b      	ldr	r3, [pc, #108]	@ (8004bd0 <motion_on_tim7_tick+0x564>)
 8004b62:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004b66:	e9c3 1206 	strd	r1, r2, [r3, #24]
                        g_est.cnt_accel++;
 8004b6a:	4b19      	ldr	r3, [pc, #100]	@ (8004bd0 <motion_on_tim7_tick+0x564>)
 8004b6c:	6a1b      	ldr	r3, [r3, #32]
 8004b6e:	1c5a      	adds	r2, r3, #1
 8004b70:	4b17      	ldr	r3, [pc, #92]	@ (8004bd0 <motion_on_tim7_tick+0x564>)
 8004b72:	621a      	str	r2, [r3, #32]
 8004b74:	e04f      	b.n	8004c16 <motion_on_tim7_tick+0x5aa>
                    } else if (a_curr < -A_EPS) {
 8004b76:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8004b7a:	425a      	negs	r2, r3
 8004b7c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8004b80:	4293      	cmp	r3, r2
 8004b82:	da29      	bge.n	8004bd8 <motion_on_tim7_tick+0x56c>
                        g_est.sum_decel += (int64_t)(-a_curr); // magnitude positiva
 8004b84:	4b12      	ldr	r3, [pc, #72]	@ (8004bd0 <motion_on_tim7_tick+0x564>)
 8004b86:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8004b8a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8004b8e:	425b      	negs	r3, r3
 8004b90:	17da      	asrs	r2, r3, #31
 8004b92:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004b96:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004b9a:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	@ 0xc0
 8004b9e:	4623      	mov	r3, r4
 8004ba0:	18c3      	adds	r3, r0, r3
 8004ba2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004ba6:	462b      	mov	r3, r5
 8004ba8:	eb41 0303 	adc.w	r3, r1, r3
 8004bac:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004bb0:	4b07      	ldr	r3, [pc, #28]	@ (8004bd0 <motion_on_tim7_tick+0x564>)
 8004bb2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004bb6:	e9c3 120e 	strd	r1, r2, [r3, #56]	@ 0x38
                        g_est.cnt_decel++;
 8004bba:	4b05      	ldr	r3, [pc, #20]	@ (8004bd0 <motion_on_tim7_tick+0x564>)
 8004bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bbe:	1c5a      	adds	r2, r3, #1
 8004bc0:	4b03      	ldr	r3, [pc, #12]	@ (8004bd0 <motion_on_tim7_tick+0x564>)
 8004bc2:	641a      	str	r2, [r3, #64]	@ 0x40
 8004bc4:	e027      	b.n	8004c16 <motion_on_tim7_tick+0x5aa>
 8004bc6:	bf00      	nop
 8004bc8:	200000f8 	.word	0x200000f8
 8004bcc:	08011ffc 	.word	0x08011ffc
 8004bd0:	20000d50 	.word	0x20000d50
 8004bd4:	20000c90 	.word	0x20000c90
                    } else {
                        g_est.sum_cruise += (int64_t)v_curr;
 8004bd8:	4b78      	ldr	r3, [pc, #480]	@ (8004dbc <motion_on_tim7_tick+0x750>)
 8004bda:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8004bde:	f8d7 11c0 	ldr.w	r1, [r7, #448]	@ 0x1c0
 8004be2:	17c8      	asrs	r0, r1, #31
 8004be4:	f8c7 10b0 	str.w	r1, [r7, #176]	@ 0xb0
 8004be8:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
 8004bec:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 8004bf0:	4621      	mov	r1, r4
 8004bf2:	1851      	adds	r1, r2, r1
 8004bf4:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
 8004bf8:	4629      	mov	r1, r5
 8004bfa:	eb43 0101 	adc.w	r1, r3, r1
 8004bfe:	f8c7 10ac 	str.w	r1, [r7, #172]	@ 0xac
 8004c02:	4b6e      	ldr	r3, [pc, #440]	@ (8004dbc <motion_on_tim7_tick+0x750>)
 8004c04:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004c08:	e9c3 120a 	strd	r1, r2, [r3, #40]	@ 0x28
                        g_est.cnt_cruise++;
 8004c0c:	4b6b      	ldr	r3, [pc, #428]	@ (8004dbc <motion_on_tim7_tick+0x750>)
 8004c0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c10:	1c5a      	adds	r2, r3, #1
 8004c12:	4b6a      	ldr	r3, [pc, #424]	@ (8004dbc <motion_on_tim7_tick+0x750>)
 8004c14:	631a      	str	r2, [r3, #48]	@ 0x30
                    }
                    g_est.v_prev_sps = v_curr;
 8004c16:	4a69      	ldr	r2, [pc, #420]	@ (8004dbc <motion_on_tim7_tick+0x750>)
 8004c18:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8004c1c:	6113      	str	r3, [r2, #16]
                    g_est.acc_pos = 0;
 8004c1e:	4a67      	ldr	r2, [pc, #412]	@ (8004dbc <motion_on_tim7_tick+0x750>)
 8004c20:	2300      	movs	r3, #0
 8004c22:	60d3      	str	r3, [r2, #12]
                    g_est.win_ms = 0;
 8004c24:	4a65      	ldr	r2, [pc, #404]	@ (8004dbc <motion_on_tim7_tick+0x750>)
 8004c26:	2300      	movs	r3, #0
 8004c28:	8093      	strh	r3, [r2, #4]
            }
        }
    }

    /* DEMO: usa a lógica de rampa antiga */
    if (g_status.state == MOTION_RUNNING && g_has_active_segment && g_demo_continuous) {
 8004c2a:	4b65      	ldr	r3, [pc, #404]	@ (8004dc0 <motion_on_tim7_tick+0x754>)
 8004c2c:	781b      	ldrb	r3, [r3, #0]
 8004c2e:	b2db      	uxtb	r3, r3
 8004c30:	2b02      	cmp	r3, #2
 8004c32:	f040 80cf 	bne.w	8004dd4 <motion_on_tim7_tick+0x768>
 8004c36:	4b63      	ldr	r3, [pc, #396]	@ (8004dc4 <motion_on_tim7_tick+0x758>)
 8004c38:	781b      	ldrb	r3, [r3, #0]
 8004c3a:	b2db      	uxtb	r3, r3
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	f000 80c9 	beq.w	8004dd4 <motion_on_tim7_tick+0x768>
 8004c42:	4b61      	ldr	r3, [pc, #388]	@ (8004dc8 <motion_on_tim7_tick+0x75c>)
 8004c44:	781b      	ldrb	r3, [r3, #0]
 8004c46:	b2db      	uxtb	r3, r3
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	f000 80c3 	beq.w	8004dd4 <motion_on_tim7_tick+0x768>
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004c4e:	2300      	movs	r3, #0
 8004c50:	f887 3257 	strb.w	r3, [r7, #599]	@ 0x257
 8004c54:	e0ab      	b.n	8004dae <motion_on_tim7_tick+0x742>
             motion_axis_state_t *ax = &g_axis_state[axis];
 8004c56:	f897 2257 	ldrb.w	r2, [r7, #599]	@ 0x257
 8004c5a:	4613      	mov	r3, r2
 8004c5c:	005b      	lsls	r3, r3, #1
 8004c5e:	4413      	add	r3, r2
 8004c60:	011b      	lsls	r3, r3, #4
 8004c62:	4a5a      	ldr	r2, [pc, #360]	@ (8004dcc <motion_on_tim7_tick+0x760>)
 8004c64:	4413      	add	r3, r2
 8004c66:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
             if (ax->emitted_steps >= ax->total_steps) continue;
 8004c6a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8004c6e:	685a      	ldr	r2, [r3, #4]
 8004c70:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	429a      	cmp	r2, r3
 8004c78:	f080 8093 	bcs.w	8004da2 <motion_on_tim7_tick+0x736>

             g_v_accum[axis] += ax->accel_sps2;
 8004c7c:	f897 3257 	ldrb.w	r3, [r7, #599]	@ 0x257
 8004c80:	4a53      	ldr	r2, [pc, #332]	@ (8004dd0 <motion_on_tim7_tick+0x764>)
 8004c82:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004c86:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8004c8a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004c8c:	f897 3257 	ldrb.w	r3, [r7, #599]	@ 0x257
 8004c90:	440a      	add	r2, r1
 8004c92:	494f      	ldr	r1, [pc, #316]	@ (8004dd0 <motion_on_tim7_tick+0x764>)
 8004c94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
             uint32_t steps_avail = 0u;
 8004c98:	2300      	movs	r3, #0
 8004c9a:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
             while (g_v_accum[axis] >= MOTION_TIM7_HZ) { g_v_accum[axis] -= MOTION_TIM7_HZ; steps_avail++; }
 8004c9e:	e010      	b.n	8004cc2 <motion_on_tim7_tick+0x656>
 8004ca0:	f897 3257 	ldrb.w	r3, [r7, #599]	@ 0x257
 8004ca4:	4a4a      	ldr	r2, [pc, #296]	@ (8004dd0 <motion_on_tim7_tick+0x764>)
 8004ca6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004caa:	f897 3257 	ldrb.w	r3, [r7, #599]	@ 0x257
 8004cae:	f5a2 727a 	sub.w	r2, r2, #1000	@ 0x3e8
 8004cb2:	4947      	ldr	r1, [pc, #284]	@ (8004dd0 <motion_on_tim7_tick+0x764>)
 8004cb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8004cb8:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8004cbc:	3301      	adds	r3, #1
 8004cbe:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
 8004cc2:	f897 3257 	ldrb.w	r3, [r7, #599]	@ 0x257
 8004cc6:	4a42      	ldr	r2, [pc, #264]	@ (8004dd0 <motion_on_tim7_tick+0x764>)
 8004cc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ccc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004cd0:	d2e6      	bcs.n	8004ca0 <motion_on_tim7_tick+0x634>
             while (steps_avail--) {
 8004cd2:	e03f      	b.n	8004d54 <motion_on_tim7_tick+0x6e8>
                 if (ax->v_actual_sps < ax->v_target_sps) {
 8004cd4:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8004cd8:	6a1a      	ldr	r2, [r3, #32]
 8004cda:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8004cde:	69db      	ldr	r3, [r3, #28]
 8004ce0:	429a      	cmp	r2, r3
 8004ce2:	d215      	bcs.n	8004d10 <motion_on_tim7_tick+0x6a4>
                     ax->v_actual_sps++;
 8004ce4:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8004ce8:	6a1b      	ldr	r3, [r3, #32]
 8004cea:	1c5a      	adds	r2, r3, #1
 8004cec:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8004cf0:	621a      	str	r2, [r3, #32]
                     if (ax->v_actual_sps > ax->v_target_sps) ax->v_actual_sps = ax->v_target_sps;
 8004cf2:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8004cf6:	6a1a      	ldr	r2, [r3, #32]
 8004cf8:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8004cfc:	69db      	ldr	r3, [r3, #28]
 8004cfe:	429a      	cmp	r2, r3
 8004d00:	d928      	bls.n	8004d54 <motion_on_tim7_tick+0x6e8>
 8004d02:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8004d06:	69da      	ldr	r2, [r3, #28]
 8004d08:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8004d0c:	621a      	str	r2, [r3, #32]
 8004d0e:	e021      	b.n	8004d54 <motion_on_tim7_tick+0x6e8>
                 } else if (ax->v_actual_sps > ax->v_target_sps) {
 8004d10:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8004d14:	6a1a      	ldr	r2, [r3, #32]
 8004d16:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8004d1a:	69db      	ldr	r3, [r3, #28]
 8004d1c:	429a      	cmp	r2, r3
 8004d1e:	d919      	bls.n	8004d54 <motion_on_tim7_tick+0x6e8>
                     if (ax->v_actual_sps > 0u) ax->v_actual_sps--;
 8004d20:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8004d24:	6a1b      	ldr	r3, [r3, #32]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d006      	beq.n	8004d38 <motion_on_tim7_tick+0x6cc>
 8004d2a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8004d2e:	6a1b      	ldr	r3, [r3, #32]
 8004d30:	1e5a      	subs	r2, r3, #1
 8004d32:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8004d36:	621a      	str	r2, [r3, #32]
                     if (ax->v_actual_sps < ax->v_target_sps) ax->v_actual_sps = ax->v_target_sps;
 8004d38:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8004d3c:	6a1a      	ldr	r2, [r3, #32]
 8004d3e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8004d42:	69db      	ldr	r3, [r3, #28]
 8004d44:	429a      	cmp	r2, r3
 8004d46:	d205      	bcs.n	8004d54 <motion_on_tim7_tick+0x6e8>
 8004d48:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8004d4c:	69da      	ldr	r2, [r3, #28]
 8004d4e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8004d52:	621a      	str	r2, [r3, #32]
             while (steps_avail--) {
 8004d54:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8004d58:	1e5a      	subs	r2, r3, #1
 8004d5a:	f8c7 2250 	str.w	r2, [r7, #592]	@ 0x250
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d1b8      	bne.n	8004cd4 <motion_on_tim7_tick+0x668>
                 }
             }

             ax->dda_inc_q16 = Q16_DIV_UINT(ax->v_actual_sps, MOTION_TIM6_HZ);
 8004d62:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8004d66:	6a1b      	ldr	r3, [r3, #32]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004d6e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004d72:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004d76:	460b      	mov	r3, r1
 8004d78:	0c1b      	lsrs	r3, r3, #16
 8004d7a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004d7e:	460b      	mov	r3, r1
 8004d80:	041b      	lsls	r3, r3, #16
 8004d82:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004d86:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8004d8a:	f04f 0300 	mov.w	r3, #0
 8004d8e:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004d92:	f7fb fabd 	bl	8000310 <__aeabi_uldivmod>
 8004d96:	4602      	mov	r2, r0
 8004d98:	460b      	mov	r3, r1
 8004d9a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8004d9e:	619a      	str	r2, [r3, #24]
 8004da0:	e000      	b.n	8004da4 <motion_on_tim7_tick+0x738>
             if (ax->emitted_steps >= ax->total_steps) continue;
 8004da2:	bf00      	nop
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004da4:	f897 3257 	ldrb.w	r3, [r7, #599]	@ 0x257
 8004da8:	3301      	adds	r3, #1
 8004daa:	f887 3257 	strb.w	r3, [r7, #599]	@ 0x257
 8004dae:	f897 3257 	ldrb.w	r3, [r7, #599]	@ 0x257
 8004db2:	2b02      	cmp	r3, #2
 8004db4:	f67f af4f 	bls.w	8004c56 <motion_on_tim7_tick+0x5ea>
        }
        return; // Sai da ISR
 8004db8:	f000 bc0e 	b.w	80055d8 <motion_on_tim7_tick+0xf6c>
 8004dbc:	20000d50 	.word	0x20000d50
 8004dc0:	200000f0 	.word	0x200000f0
 8004dc4:	20000188 	.word	0x20000188
 8004dc8:	20000d48 	.word	0x20000d48
 8004dcc:	200000f8 	.word	0x200000f8
 8004dd0:	20000d00 	.word	0x20000d00
    }

    // Finalização do modo RAW (modelo): checa encoder e encerra
    if (g_raw.active) {
 8004dd4:	4bae      	ldr	r3, [pc, #696]	@ (8005090 <motion_on_tim7_tick+0xa24>)
 8004dd6:	781b      	ldrb	r3, [r3, #0]
 8004dd8:	b2db      	uxtb	r3, r3
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	f000 80a7 	beq.w	8004f2e <motion_on_tim7_tick+0x8c2>
        int32_t now = (int32_t)g_encoder_position[g_raw.axis];
 8004de0:	4bab      	ldr	r3, [pc, #684]	@ (8005090 <motion_on_tim7_tick+0xa24>)
 8004de2:	785b      	ldrb	r3, [r3, #1]
 8004de4:	4aab      	ldr	r2, [pc, #684]	@ (8005094 <motion_on_tim7_tick+0xa28>)
 8004de6:	00db      	lsls	r3, r3, #3
 8004de8:	4413      	add	r3, r2
 8004dea:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004dee:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8004df2:	f5a3 7292 	sub.w	r2, r3, #292	@ 0x124
 8004df6:	4603      	mov	r3, r0
 8004df8:	6013      	str	r3, [r2, #0]
        int64_t rel = (int64_t)now - (int64_t)g_raw.enc_start;
 8004dfa:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8004dfe:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	17da      	asrs	r2, r3, #31
 8004e06:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004e0a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004e0e:	4ba0      	ldr	r3, [pc, #640]	@ (8005090 <motion_on_tim7_tick+0xa24>)
 8004e10:	691b      	ldr	r3, [r3, #16]
 8004e12:	17da      	asrs	r2, r3, #31
 8004e14:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004e18:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004e1c:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004e20:	4623      	mov	r3, r4
 8004e22:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8004e26:	4602      	mov	r2, r0
 8004e28:	1a9b      	subs	r3, r3, r2
 8004e2a:	643b      	str	r3, [r7, #64]	@ 0x40
 8004e2c:	462b      	mov	r3, r5
 8004e2e:	460a      	mov	r2, r1
 8004e30:	eb63 0302 	sbc.w	r3, r3, r2
 8004e34:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e36:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8004e3a:	e9c7 3492 	strd	r3, r4, [r7, #584]	@ 0x248
        if (rel < 0) rel = -rel;
 8004e3e:	e9d7 2392 	ldrd	r2, r3, [r7, #584]	@ 0x248
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	da0b      	bge.n	8004e5e <motion_on_tim7_tick+0x7f2>
 8004e46:	e9d7 2392 	ldrd	r2, r3, [r7, #584]	@ 0x248
 8004e4a:	2100      	movs	r1, #0
 8004e4c:	4250      	negs	r0, r2
 8004e4e:	63b8      	str	r0, [r7, #56]	@ 0x38
 8004e50:	eb61 0303 	sbc.w	r3, r1, r3
 8004e54:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004e56:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 8004e5a:	e9c7 3492 	strd	r3, r4, [r7, #584]	@ 0x248
        uint64_t target = (uint64_t)g_raw.turns * (uint64_t)g_raw.ppr;
 8004e5e:	4b8c      	ldr	r3, [pc, #560]	@ (8005090 <motion_on_tim7_tick+0xa24>)
 8004e60:	68db      	ldr	r3, [r3, #12]
 8004e62:	2200      	movs	r2, #0
 8004e64:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004e68:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8004e6c:	4b88      	ldr	r3, [pc, #544]	@ (8005090 <motion_on_tim7_tick+0xa24>)
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	2200      	movs	r2, #0
 8004e72:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004e74:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004e76:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8004e7a:	462b      	mov	r3, r5
 8004e7c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004e80:	4642      	mov	r2, r8
 8004e82:	fb02 f203 	mul.w	r2, r2, r3
 8004e86:	464b      	mov	r3, r9
 8004e88:	4621      	mov	r1, r4
 8004e8a:	fb01 f303 	mul.w	r3, r1, r3
 8004e8e:	4413      	add	r3, r2
 8004e90:	4622      	mov	r2, r4
 8004e92:	4641      	mov	r1, r8
 8004e94:	fba2 1201 	umull	r1, r2, r2, r1
 8004e98:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8004e9c:	460a      	mov	r2, r1
 8004e9e:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8004ea2:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8004ea6:	4413      	add	r3, r2
 8004ea8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8004eac:	e9d7 3446 	ldrd	r3, r4, [r7, #280]	@ 0x118
 8004eb0:	e9c7 344c 	strd	r3, r4, [r7, #304]	@ 0x130
 8004eb4:	e9c7 344c 	strd	r3, r4, [r7, #304]	@ 0x130
        if ((uint64_t)rel >= target) {
 8004eb8:	e9d7 0192 	ldrd	r0, r1, [r7, #584]	@ 0x248
 8004ebc:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 8004ec0:	4290      	cmp	r0, r2
 8004ec2:	eb71 0303 	sbcs.w	r3, r1, r3
 8004ec6:	f0c0 8386 	bcc.w	80055d6 <motion_on_tim7_tick+0xf6a>
            // Parar gerador
            uint32_t primask = motion_lock();
 8004eca:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8004ece:	f5a3 749a 	sub.w	r4, r3, #308	@ 0x134
 8004ed2:	f7fe fad9 	bl	8003488 <motion_lock>
 8004ed6:	6020      	str	r0, [r4, #0]
            motion_hw_step_low(g_raw.axis);
 8004ed8:	4b6d      	ldr	r3, [pc, #436]	@ (8005090 <motion_on_tim7_tick+0xa24>)
 8004eda:	785b      	ldrb	r3, [r3, #1]
 8004edc:	4618      	mov	r0, r3
 8004ede:	f7fe f9bf 	bl	8003260 <motion_hw_step_low>
            motion_hw_enable(g_raw.axis, 0u);
 8004ee2:	4b6b      	ldr	r3, [pc, #428]	@ (8005090 <motion_on_tim7_tick+0xa24>)
 8004ee4:	785b      	ldrb	r3, [r3, #1]
 8004ee6:	2100      	movs	r1, #0
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f7fe f955 	bl	8003198 <motion_hw_enable>
            g_raw.active = 0u;
 8004eee:	4b68      	ldr	r3, [pc, #416]	@ (8005090 <motion_on_tim7_tick+0xa24>)
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	701a      	strb	r2, [r3, #0]
            motion_unlock(primask);
 8004ef4:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8004ef8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004efc:	6818      	ldr	r0, [r3, #0]
 8004efe:	f7fe fad4 	bl	80034aa <motion_unlock>
            // Finaliza estimador
            est_finalize_if_possible();
 8004f02:	f7fe fa61 	bl	80033c8 <est_finalize_if_possible>
            // Estado geral idle
            primask = motion_lock();
 8004f06:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8004f0a:	f5a3 749a 	sub.w	r4, r3, #308	@ 0x134
 8004f0e:	f7fe fabb 	bl	8003488 <motion_lock>
 8004f12:	6020      	str	r0, [r4, #0]
            g_status.state = MOTION_IDLE;
 8004f14:	4b60      	ldr	r3, [pc, #384]	@ (8005098 <motion_on_tim7_tick+0xa2c>)
 8004f16:	2200      	movs	r2, #0
 8004f18:	701a      	strb	r2, [r3, #0]
            motion_refresh_status_locked();
 8004f1a:	f7fe fc91 	bl	8003840 <motion_refresh_status_locked>
            motion_unlock(primask);
 8004f1e:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8004f22:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004f26:	6818      	ldr	r0, [r3, #0]
 8004f28:	f7fe fabf 	bl	80034aa <motion_unlock>
        }
        // Não executar CASC quando RAW ativo
        return;
 8004f2c:	e353      	b.n	80055d6 <motion_on_tim7_tick+0xf6a>
    }

    /* Caminho da fila: LÓGICA CASC "PERCENTUAL" */
    if (g_status.state == MOTION_RUNNING && g_has_active_segment && !g_demo_continuous) {
 8004f2e:	4b5a      	ldr	r3, [pc, #360]	@ (8005098 <motion_on_tim7_tick+0xa2c>)
 8004f30:	781b      	ldrb	r3, [r3, #0]
 8004f32:	b2db      	uxtb	r3, r3
 8004f34:	2b02      	cmp	r3, #2
 8004f36:	f040 834f 	bne.w	80055d8 <motion_on_tim7_tick+0xf6c>
 8004f3a:	4b58      	ldr	r3, [pc, #352]	@ (800509c <motion_on_tim7_tick+0xa30>)
 8004f3c:	781b      	ldrb	r3, [r3, #0]
 8004f3e:	b2db      	uxtb	r3, r3
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	f000 8349 	beq.w	80055d8 <motion_on_tim7_tick+0xf6c>
 8004f46:	4b56      	ldr	r3, [pc, #344]	@ (80050a0 <motion_on_tim7_tick+0xa34>)
 8004f48:	781b      	ldrb	r3, [r3, #0]
 8004f4a:	b2db      	uxtb	r3, r3
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	f040 8343 	bne.w	80055d8 <motion_on_tim7_tick+0xf6c>

        // --- ETAPA 1: ACHAR O "MESTRE" (Eixo percentualmente mais ATRASADO) ---
        int8_t master_axis = -1;
 8004f52:	23ff      	movs	r3, #255	@ 0xff
 8004f54:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247
        // uint32_t max_total_steps = 0; // [AFINAMENTO 1] Removido, não era usado

        int64_t mestre_prog_num = 0; // Numerador (progresso DDA) do mestre
 8004f58:	f04f 0200 	mov.w	r2, #0
 8004f5c:	f04f 0300 	mov.w	r3, #0
 8004f60:	e9c7 238e 	strd	r2, r3, [r7, #568]	@ 0x238
        int64_t mestre_prog_den = 1; // Denominador (alvo DDA) do mestre (nunca 0)
 8004f64:	f04f 0201 	mov.w	r2, #1
 8004f68:	f04f 0300 	mov.w	r3, #0
 8004f6c:	e9c7 238c 	strd	r2, r3, [r7, #560]	@ 0x230

        uint8_t all_axes_finished = 1u; // Começa assumindo que todos terminaram
 8004f70:	2301      	movs	r3, #1
 8004f72:	f887 322f 	strb.w	r3, [r7, #559]	@ 0x22f

        for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 8004f76:	2300      	movs	r3, #0
 8004f78:	f887 322e 	strb.w	r3, [r7, #558]	@ 0x22e
 8004f7c:	e100      	b.n	8005180 <motion_on_tim7_tick+0xb14>
            int32_t total_s32 = g_casc_total_steps_s32[i];
 8004f7e:	f897 222e 	ldrb.w	r2, [r7, #558]	@ 0x22e
 8004f82:	4b48      	ldr	r3, [pc, #288]	@ (80050a4 <motion_on_tim7_tick+0xa38>)
 8004f84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f88:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
            if (total_s32 == 0) continue; // Este eixo não está se movendo
 8004f8c:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	f000 80ef 	beq.w	8005174 <motion_on_tim7_tick+0xb08>

            all_axes_finished = 0u; // Pelo menos um eixo deve se mover
 8004f96:	2300      	movs	r3, #0
 8004f98:	f887 322f 	strb.w	r3, [r7, #559]	@ 0x22f

            // Posição DDA atual relativa ao início do segmento
            int64_t pos_enc_rel = g_encoder_position[i] - g_encoder_origin[i];
 8004f9c:	f897 322e 	ldrb.w	r3, [r7, #558]	@ 0x22e
 8004fa0:	4a3c      	ldr	r2, [pc, #240]	@ (8005094 <motion_on_tim7_tick+0xa28>)
 8004fa2:	00db      	lsls	r3, r3, #3
 8004fa4:	4413      	add	r3, r2
 8004fa6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004faa:	f897 322e 	ldrb.w	r3, [r7, #558]	@ 0x22e
 8004fae:	4a3e      	ldr	r2, [pc, #248]	@ (80050a8 <motion_on_tim7_tick+0xa3c>)
 8004fb0:	00db      	lsls	r3, r3, #3
 8004fb2:	4413      	add	r3, r2
 8004fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fb8:	1a84      	subs	r4, r0, r2
 8004fba:	633c      	str	r4, [r7, #48]	@ 0x30
 8004fbc:	eb61 0303 	sbc.w	r3, r1, r3
 8004fc0:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fc2:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8004fc6:	e9c7 3456 	strd	r3, r4, [r7, #344]	@ 0x158
            int64_t pos_rel_dda = motion_conv_enc_to_dda(pos_enc_rel, i);
 8004fca:	f897 322e 	ldrb.w	r3, [r7, #558]	@ 0x22e
 8004fce:	461a      	mov	r2, r3
 8004fd0:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	@ 0x158
 8004fd4:	f7fe fb14 	bl	8003600 <motion_conv_enc_to_dda>
 8004fd8:	e9c7 0154 	strd	r0, r1, [r7, #336]	@ 0x150

            int64_t prog_num = pos_rel_dda;
 8004fdc:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	@ 0x150
 8004fe0:	e9c7 2388 	strd	r2, r3, [r7, #544]	@ 0x220
            int64_t prog_den = (int64_t)total_s32;
 8004fe4:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8004fe8:	17da      	asrs	r2, r3, #31
 8004fea:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004fec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004fee:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8004ff2:	e9c7 3486 	strd	r3, r4, [r7, #536]	@ 0x218

            // Lida com direção negativa (compara valores absolutos)
            if (prog_den < 0) {
 8004ff6:	e9d7 2386 	ldrd	r2, r3, [r7, #536]	@ 0x218
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	da17      	bge.n	800502e <motion_on_tim7_tick+0x9c2>
                prog_num = -prog_num;
 8004ffe:	e9d7 2388 	ldrd	r2, r3, [r7, #544]	@ 0x220
 8005002:	2100      	movs	r1, #0
 8005004:	4250      	negs	r0, r2
 8005006:	6238      	str	r0, [r7, #32]
 8005008:	eb61 0303 	sbc.w	r3, r1, r3
 800500c:	627b      	str	r3, [r7, #36]	@ 0x24
 800500e:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8005012:	e9c7 3488 	strd	r3, r4, [r7, #544]	@ 0x220
                prog_den = -prog_den;
 8005016:	e9d7 2386 	ldrd	r2, r3, [r7, #536]	@ 0x218
 800501a:	2100      	movs	r1, #0
 800501c:	4250      	negs	r0, r2
 800501e:	61b8      	str	r0, [r7, #24]
 8005020:	eb61 0303 	sbc.w	r3, r1, r3
 8005024:	61fb      	str	r3, [r7, #28]
 8005026:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800502a:	e9c7 3486 	strd	r3, r4, [r7, #536]	@ 0x218
            }
            if (prog_num < 0) prog_num = 0; // Garante progresso positivo
 800502e:	e9d7 2388 	ldrd	r2, r3, [r7, #544]	@ 0x220
 8005032:	2b00      	cmp	r3, #0
 8005034:	da05      	bge.n	8005042 <motion_on_tim7_tick+0x9d6>
 8005036:	f04f 0200 	mov.w	r2, #0
 800503a:	f04f 0300 	mov.w	r3, #0
 800503e:	e9c7 2388 	strd	r2, r3, [r7, #544]	@ 0x220
            if (prog_num > prog_den) prog_num = prog_den; // Clamp (chegou)
 8005042:	e9d7 0188 	ldrd	r0, r1, [r7, #544]	@ 0x220
 8005046:	e9d7 2386 	ldrd	r2, r3, [r7, #536]	@ 0x218
 800504a:	4282      	cmp	r2, r0
 800504c:	418b      	sbcs	r3, r1
 800504e:	da03      	bge.n	8005058 <motion_on_tim7_tick+0x9ec>
 8005050:	e9d7 2386 	ldrd	r2, r3, [r7, #536]	@ 0x218
 8005054:	e9c7 2388 	strd	r2, r3, [r7, #544]	@ 0x220

            if (master_axis == -1) {
 8005058:	f997 3247 	ldrsb.w	r3, [r7, #583]	@ 0x247
 800505c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005060:	d124      	bne.n	80050ac <motion_on_tim7_tick+0xa40>
                // Este é o primeiro eixo móvel, ele é o mestre por padrão
                master_axis = i;
 8005062:	f897 322e 	ldrb.w	r3, [r7, #558]	@ 0x22e
 8005066:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247
                mestre_prog_num = prog_num;
 800506a:	e9d7 2388 	ldrd	r2, r3, [r7, #544]	@ 0x220
 800506e:	e9c7 238e 	strd	r2, r3, [r7, #568]	@ 0x238
                mestre_prog_den = (prog_den == 0) ? 1 : prog_den;
 8005072:	e9d7 2386 	ldrd	r2, r3, [r7, #536]	@ 0x218
 8005076:	4313      	orrs	r3, r2
 8005078:	d002      	beq.n	8005080 <motion_on_tim7_tick+0xa14>
 800507a:	e9d7 2386 	ldrd	r2, r3, [r7, #536]	@ 0x218
 800507e:	e003      	b.n	8005088 <motion_on_tim7_tick+0xa1c>
 8005080:	f04f 0201 	mov.w	r2, #1
 8005084:	f04f 0300 	mov.w	r3, #0
 8005088:	e9c7 238c 	strd	r2, r3, [r7, #560]	@ 0x230
 800508c:	e073      	b.n	8005176 <motion_on_tim7_tick+0xb0a>
 800508e:	bf00      	nop
 8005090:	20000da0 	.word	0x20000da0
 8005094:	20000c90 	.word	0x20000c90
 8005098:	200000f0 	.word	0x200000f0
 800509c:	20000188 	.word	0x20000188
 80050a0:	20000d48 	.word	0x20000d48
 80050a4:	20000ce8 	.word	0x20000ce8
 80050a8:	20000cb8 	.word	0x20000cb8
            } else {
                // Compara o mestre atual com este eixo 'i'
                // É (prog_i / prog_den_i) < (mestre_prog_num / mestre_prog_den) ?
                int64_t prog_i_64 = prog_num * mestre_prog_den;
 80050ac:	f8d7 2224 	ldr.w	r2, [r7, #548]	@ 0x224
 80050b0:	f8d7 3230 	ldr.w	r3, [r7, #560]	@ 0x230
 80050b4:	fb03 f102 	mul.w	r1, r3, r2
 80050b8:	f8d7 2234 	ldr.w	r2, [r7, #564]	@ 0x234
 80050bc:	f8d7 3220 	ldr.w	r3, [r7, #544]	@ 0x220
 80050c0:	fb02 f303 	mul.w	r3, r2, r3
 80050c4:	4419      	add	r1, r3
 80050c6:	f8d7 2220 	ldr.w	r2, [r7, #544]	@ 0x220
 80050ca:	f8d7 3230 	ldr.w	r3, [r7, #560]	@ 0x230
 80050ce:	fba2 2303 	umull	r2, r3, r2, r3
 80050d2:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80050d6:	4613      	mov	r3, r2
 80050d8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 80050dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050e0:	18cb      	adds	r3, r1, r3
 80050e2:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80050e6:	e9d7 3444 	ldrd	r3, r4, [r7, #272]	@ 0x110
 80050ea:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
 80050ee:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
                int64_t prog_mestre_64 = mestre_prog_num * prog_den;
 80050f2:	f8d7 223c 	ldr.w	r2, [r7, #572]	@ 0x23c
 80050f6:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 80050fa:	fb03 f102 	mul.w	r1, r3, r2
 80050fe:	f8d7 221c 	ldr.w	r2, [r7, #540]	@ 0x21c
 8005102:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 8005106:	fb02 f303 	mul.w	r3, r2, r3
 800510a:	4419      	add	r1, r3
 800510c:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 8005110:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 8005114:	fba2 2303 	umull	r2, r3, r2, r3
 8005118:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800511c:	4613      	mov	r3, r2
 800511e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8005122:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005126:	18cb      	adds	r3, r1, r3
 8005128:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800512c:	e9d7 3442 	ldrd	r3, r4, [r7, #264]	@ 0x108
 8005130:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
 8005134:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140

                if (prog_i_64 < prog_mestre_64) {
 8005138:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 800513c:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 8005140:	4290      	cmp	r0, r2
 8005142:	eb71 0303 	sbcs.w	r3, r1, r3
 8005146:	da16      	bge.n	8005176 <motion_on_tim7_tick+0xb0a>
                    // Este eixo 'i' está mais atrasado. Ele é o novo mestre.
                    master_axis = i;
 8005148:	f897 322e 	ldrb.w	r3, [r7, #558]	@ 0x22e
 800514c:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247
                    mestre_prog_num = prog_num;
 8005150:	e9d7 2388 	ldrd	r2, r3, [r7, #544]	@ 0x220
 8005154:	e9c7 238e 	strd	r2, r3, [r7, #568]	@ 0x238
                    mestre_prog_den = (prog_den == 0) ? 1 : prog_den;
 8005158:	e9d7 2386 	ldrd	r2, r3, [r7, #536]	@ 0x218
 800515c:	4313      	orrs	r3, r2
 800515e:	d002      	beq.n	8005166 <motion_on_tim7_tick+0xafa>
 8005160:	e9d7 2386 	ldrd	r2, r3, [r7, #536]	@ 0x218
 8005164:	e003      	b.n	800516e <motion_on_tim7_tick+0xb02>
 8005166:	f04f 0201 	mov.w	r2, #1
 800516a:	f04f 0300 	mov.w	r3, #0
 800516e:	e9c7 238c 	strd	r2, r3, [r7, #560]	@ 0x230
 8005172:	e000      	b.n	8005176 <motion_on_tim7_tick+0xb0a>
            if (total_s32 == 0) continue; // Este eixo não está se movendo
 8005174:	bf00      	nop
        for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 8005176:	f897 322e 	ldrb.w	r3, [r7, #558]	@ 0x22e
 800517a:	3301      	adds	r3, #1
 800517c:	f887 322e 	strb.w	r3, [r7, #558]	@ 0x22e
 8005180:	f897 322e 	ldrb.w	r3, [r7, #558]	@ 0x22e
 8005184:	2b02      	cmp	r3, #2
 8005186:	f67f aefa 	bls.w	8004f7e <motion_on_tim7_tick+0x912>
            }

            // [AFINAMENTO 1] Rastreio do max_total_steps removido
        }

        if (master_axis == -1 || all_axes_finished) {
 800518a:	f997 3247 	ldrsb.w	r3, [r7, #583]	@ 0x247
 800518e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005192:	f000 81f5 	beq.w	8005580 <motion_on_tim7_tick+0xf14>
 8005196:	f897 322f 	ldrb.w	r3, [r7, #559]	@ 0x22f
 800519a:	2b00      	cmp	r3, #0
 800519c:	f040 81f0 	bne.w	8005580 <motion_on_tim7_tick+0xf14>
        }

        // --- ETAPA 2: LOOP DE CONTROLE (PID + CASC + RAMPA) ---

        // Distância restante do MESTRE (para a rampa de desaceleração)
        uint32_t rem_steps_mestre = 0;
 80051a0:	2300      	movs	r3, #0
 80051a2:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
        if(mestre_prog_den > mestre_prog_num) {
 80051a6:	e9d7 018c 	ldrd	r0, r1, [r7, #560]	@ 0x230
 80051aa:	e9d7 238e 	ldrd	r2, r3, [r7, #568]	@ 0x238
 80051ae:	4282      	cmp	r2, r0
 80051b0:	418b      	sbcs	r3, r1
 80051b2:	da06      	bge.n	80051c2 <motion_on_tim7_tick+0xb56>
            rem_steps_mestre = (uint32_t)(mestre_prog_den - mestre_prog_num);
 80051b4:	f8d7 2230 	ldr.w	r2, [r7, #560]	@ 0x230
 80051b8:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 80051bc:	1ad3      	subs	r3, r2, r3
 80051be:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
        }

        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80051c2:	2300      	movs	r3, #0
 80051c4:	f887 3213 	strb.w	r3, [r7, #531]	@ 0x213
 80051c8:	e1cc      	b.n	8005564 <motion_on_tim7_tick+0xef8>
            motion_axis_state_t *ax = &g_axis_state[axis];
 80051ca:	f897 2213 	ldrb.w	r2, [r7, #531]	@ 0x213
 80051ce:	4613      	mov	r3, r2
 80051d0:	005b      	lsls	r3, r3, #1
 80051d2:	4413      	add	r3, r2
 80051d4:	011b      	lsls	r3, r3, #4
 80051d6:	4ac1      	ldr	r2, [pc, #772]	@ (80054dc <motion_on_tim7_tick+0xe70>)
 80051d8:	4413      	add	r3, r2
 80051da:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
            int32_t total_s32 = g_casc_total_steps_s32[axis];
 80051de:	f897 2213 	ldrb.w	r2, [r7, #531]	@ 0x213
 80051e2:	4bbf      	ldr	r3, [pc, #764]	@ (80054e0 <motion_on_tim7_tick+0xe74>)
 80051e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80051e8:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8

            // Pega a velocidade "ideal" (interpolada) vinda do PC
            uint32_t v_cmd_sps_ideal = ax->v_target_sps;
 80051ec:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 80051f0:	69db      	ldr	r3, [r3, #28]
 80051f2:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4

            if (total_s32 == 0) {
 80051f6:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d10e      	bne.n	800521c <motion_on_tim7_tick+0xbb0>
                 // Este eixo não deve se mover.
                 ax->v_actual_sps = 0;
 80051fe:	f8d7 21ac 	ldr.w	r2, [r7, #428]	@ 0x1ac
 8005202:	2300      	movs	r3, #0
 8005204:	6213      	str	r3, [r2, #32]
                 ax->dda_inc_q16 = 0;
 8005206:	f8d7 21ac 	ldr.w	r2, [r7, #428]	@ 0x1ac
 800520a:	2300      	movs	r3, #0
 800520c:	6193      	str	r3, [r2, #24]
                 g_casc_err_s32[axis] = 0;
 800520e:	f897 1213 	ldrb.w	r1, [r7, #531]	@ 0x213
 8005212:	4ab4      	ldr	r2, [pc, #720]	@ (80054e4 <motion_on_tim7_tick+0xe78>)
 8005214:	2300      	movs	r3, #0
 8005216:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
                 continue; // Vai para o próximo eixo
 800521a:	e19e      	b.n	800555a <motion_on_tim7_tick+0xeee>
            }

            // --- ETAPA 2a: CÁLCULO DO "ALVO SINCRONIZADO" (CASC) ---
            // Qual deveria ser a posição *deste* eixo, com base no progresso do mestre?
            // desired_sync_dda = (mestre_prog_num / mestre_prog_den) * total_steps_s32
            int64_t num_sync_64 = mestre_prog_num * (int64_t)total_s32;
 800521c:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8005220:	17da      	asrs	r2, r3, #31
 8005222:	673b      	str	r3, [r7, #112]	@ 0x70
 8005224:	677a      	str	r2, [r7, #116]	@ 0x74
 8005226:	f8d7 323c 	ldr.w	r3, [r7, #572]	@ 0x23c
 800522a:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 800522e:	4622      	mov	r2, r4
 8005230:	fb02 f203 	mul.w	r2, r2, r3
 8005234:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 8005238:	4629      	mov	r1, r5
 800523a:	fb01 f303 	mul.w	r3, r1, r3
 800523e:	441a      	add	r2, r3
 8005240:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 8005244:	4621      	mov	r1, r4
 8005246:	fba3 1301 	umull	r1, r3, r3, r1
 800524a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800524e:	460b      	mov	r3, r1
 8005250:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005254:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005258:	18d3      	adds	r3, r2, r3
 800525a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800525e:	e9d7 3440 	ldrd	r3, r4, [r7, #256]	@ 0x100
 8005262:	e9c7 3466 	strd	r3, r4, [r7, #408]	@ 0x198
 8005266:	e9c7 3466 	strd	r3, r4, [r7, #408]	@ 0x198
            num_sync_64 += (mestre_prog_den / 2); // Arredondamento
 800526a:	e9d7 238c 	ldrd	r2, r3, [r7, #560]	@ 0x230
 800526e:	f04f 0000 	mov.w	r0, #0
 8005272:	f04f 0100 	mov.w	r1, #0
 8005276:	0fd8      	lsrs	r0, r3, #31
 8005278:	2100      	movs	r1, #0
 800527a:	1884      	adds	r4, r0, r2
 800527c:	613c      	str	r4, [r7, #16]
 800527e:	eb41 0303 	adc.w	r3, r1, r3
 8005282:	617b      	str	r3, [r7, #20]
 8005284:	f04f 0200 	mov.w	r2, #0
 8005288:	f04f 0300 	mov.w	r3, #0
 800528c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8005290:	4621      	mov	r1, r4
 8005292:	084a      	lsrs	r2, r1, #1
 8005294:	4629      	mov	r1, r5
 8005296:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 800529a:	4629      	mov	r1, r5
 800529c:	104b      	asrs	r3, r1, #1
 800529e:	4610      	mov	r0, r2
 80052a0:	4619      	mov	r1, r3
 80052a2:	e9d7 2366 	ldrd	r2, r3, [r7, #408]	@ 0x198
 80052a6:	1814      	adds	r4, r2, r0
 80052a8:	60bc      	str	r4, [r7, #8]
 80052aa:	414b      	adcs	r3, r1
 80052ac:	60fb      	str	r3, [r7, #12]
 80052ae:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80052b2:	e9c7 3466 	strd	r3, r4, [r7, #408]	@ 0x198
            int32_t desired_dda_steps = (int32_t)(num_sync_64 / mestre_prog_den);
 80052b6:	e9d7 238c 	ldrd	r2, r3, [r7, #560]	@ 0x230
 80052ba:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	@ 0x198
 80052be:	f7fa ffd7 	bl	8000270 <__aeabi_ldivmod>
 80052c2:	4602      	mov	r2, r0
 80052c4:	460b      	mov	r3, r1
 80052c6:	4613      	mov	r3, r2
 80052c8:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194

            // --- ETAPA 2b: CÁLCULO DO PID (CASC + PID) ---
            // O PID agora tenta fazer o encoder seguir o "alvo sincronizado".

            int32_t v_final_sps = 0; // A velocidade final ajustada
 80052cc:	2300      	movs	r3, #0
 80052ce:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c

#if MOTION_PI_ENABLE
            if ((ax->kp | ax->ki | ax->kd) != 0u) {
 80052d2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 80052d6:	895a      	ldrh	r2, [r3, #10]
 80052d8:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 80052dc:	899b      	ldrh	r3, [r3, #12]
 80052de:	4313      	orrs	r3, r2
 80052e0:	b29a      	uxth	r2, r3
 80052e2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 80052e6:	89db      	ldrh	r3, [r3, #14]
 80052e8:	4313      	orrs	r3, r2
 80052ea:	b29b      	uxth	r3, r3
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	f000 810b 	beq.w	8005508 <motion_on_tim7_tick+0xe9c>
                // Posição ATUAL do encoder (relativa ao início, em passos DDA)
                int64_t pos_enc_rel = g_encoder_position[axis] - g_encoder_origin[axis];
 80052f2:	f897 3213 	ldrb.w	r3, [r7, #531]	@ 0x213
 80052f6:	4a7c      	ldr	r2, [pc, #496]	@ (80054e8 <motion_on_tim7_tick+0xe7c>)
 80052f8:	00db      	lsls	r3, r3, #3
 80052fa:	4413      	add	r3, r2
 80052fc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005300:	f897 3213 	ldrb.w	r3, [r7, #531]	@ 0x213
 8005304:	4a79      	ldr	r2, [pc, #484]	@ (80054ec <motion_on_tim7_tick+0xe80>)
 8005306:	00db      	lsls	r3, r3, #3
 8005308:	4413      	add	r3, r2
 800530a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800530e:	1a84      	subs	r4, r0, r2
 8005310:	603c      	str	r4, [r7, #0]
 8005312:	eb61 0303 	sbc.w	r3, r1, r3
 8005316:	607b      	str	r3, [r7, #4]
 8005318:	e9d7 3400 	ldrd	r3, r4, [r7]
 800531c:	e9c7 3462 	strd	r3, r4, [r7, #392]	@ 0x188
                int32_t actual_dda_steps = (int32_t)motion_conv_enc_to_dda(pos_enc_rel, axis);
 8005320:	f897 3213 	ldrb.w	r3, [r7, #531]	@ 0x213
 8005324:	461a      	mov	r2, r3
 8005326:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	@ 0x188
 800532a:	f7fe f969 	bl	8003600 <motion_conv_enc_to_dda>
 800532e:	4602      	mov	r2, r0
 8005330:	460b      	mov	r3, r1
 8005332:	4613      	mov	r3, r2
 8005334:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184

                // O ERRO é a diferença entre o Alvo Sincronizado e a Posição Atual
                int32_t err = desired_dda_steps - actual_dda_steps;
 8005338:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 800533c:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8005340:	1ad3      	subs	r3, r2, r3
 8005342:	f8c7 3208 	str.w	r3, [r7, #520]	@ 0x208
                g_casc_err_s32[axis] = err; // Para debug
 8005346:	f897 1213 	ldrb.w	r1, [r7, #531]	@ 0x213
 800534a:	4a66      	ldr	r2, [pc, #408]	@ (80054e4 <motion_on_tim7_tick+0xe78>)
 800534c:	f8d7 3208 	ldr.w	r3, [r7, #520]	@ 0x208
 8005350:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

                if (err > -((int32_t)MOTION_PI_DEADBAND_STEPS) && err < (int32_t)MOTION_PI_DEADBAND_STEPS) {
 8005354:	f8d7 3208 	ldr.w	r3, [r7, #520]	@ 0x208
 8005358:	f113 0f09 	cmn.w	r3, #9
 800535c:	db06      	blt.n	800536c <motion_on_tim7_tick+0xd00>
 800535e:	f8d7 3208 	ldr.w	r3, [r7, #520]	@ 0x208
 8005362:	2b09      	cmp	r3, #9
 8005364:	dc02      	bgt.n	800536c <motion_on_tim7_tick+0xd00>
                    err = 0;
 8005366:	2300      	movs	r3, #0
 8005368:	f8c7 3208 	str.w	r3, [r7, #520]	@ 0x208
                }

                int32_t iacc = g_pi_i_accum[axis] + err;
 800536c:	f897 2213 	ldrb.w	r2, [r7, #531]	@ 0x213
 8005370:	4b5f      	ldr	r3, [pc, #380]	@ (80054f0 <motion_on_tim7_tick+0xe84>)
 8005372:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005376:	f8d7 3208 	ldr.w	r3, [r7, #520]	@ 0x208
 800537a:	4413      	add	r3, r2
 800537c:	f8c7 3204 	str.w	r3, [r7, #516]	@ 0x204
                if (iacc > MOTION_PI_I_CLAMP) iacc = MOTION_PI_I_CLAMP;
 8005380:	f8d7 2204 	ldr.w	r2, [r7, #516]	@ 0x204
 8005384:	4b5b      	ldr	r3, [pc, #364]	@ (80054f4 <motion_on_tim7_tick+0xe88>)
 8005386:	429a      	cmp	r2, r3
 8005388:	dd03      	ble.n	8005392 <motion_on_tim7_tick+0xd26>
 800538a:	4b5a      	ldr	r3, [pc, #360]	@ (80054f4 <motion_on_tim7_tick+0xe88>)
 800538c:	f8c7 3204 	str.w	r3, [r7, #516]	@ 0x204
 8005390:	e007      	b.n	80053a2 <motion_on_tim7_tick+0xd36>
                else if (iacc < -MOTION_PI_I_CLAMP) iacc = -MOTION_PI_I_CLAMP;
 8005392:	f8d7 2204 	ldr.w	r2, [r7, #516]	@ 0x204
 8005396:	4b58      	ldr	r3, [pc, #352]	@ (80054f8 <motion_on_tim7_tick+0xe8c>)
 8005398:	429a      	cmp	r2, r3
 800539a:	da02      	bge.n	80053a2 <motion_on_tim7_tick+0xd36>
 800539c:	4b56      	ldr	r3, [pc, #344]	@ (80054f8 <motion_on_tim7_tick+0xe8c>)
 800539e:	f8c7 3204 	str.w	r3, [r7, #516]	@ 0x204

                int32_t draw = err - g_pi_prev_err[axis];
 80053a2:	f897 2213 	ldrb.w	r2, [r7, #531]	@ 0x213
 80053a6:	4b55      	ldr	r3, [pc, #340]	@ (80054fc <motion_on_tim7_tick+0xe90>)
 80053a8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80053ac:	f8d7 3208 	ldr.w	r3, [r7, #520]	@ 0x208
 80053b0:	1a9b      	subs	r3, r3, r2
 80053b2:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
                g_pi_prev_err[axis] = err;
 80053b6:	f897 1213 	ldrb.w	r1, [r7, #531]	@ 0x213
 80053ba:	4a50      	ldr	r2, [pc, #320]	@ (80054fc <motion_on_tim7_tick+0xe90>)
 80053bc:	f8d7 3208 	ldr.w	r3, [r7, #520]	@ 0x208
 80053c0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

                const int32_t alpha = 8; // filtro D
 80053c4:	2308      	movs	r3, #8
 80053c6:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
                g_pi_d_filt[axis] = g_pi_d_filt[axis] + ((draw - g_pi_d_filt[axis]) >> alpha);
 80053ca:	f897 2213 	ldrb.w	r2, [r7, #531]	@ 0x213
 80053ce:	4b4c      	ldr	r3, [pc, #304]	@ (8005500 <motion_on_tim7_tick+0xe94>)
 80053d0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80053d4:	f897 2213 	ldrb.w	r2, [r7, #531]	@ 0x213
 80053d8:	4b49      	ldr	r3, [pc, #292]	@ (8005500 <motion_on_tim7_tick+0xe94>)
 80053da:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80053de:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 80053e2:	1a9a      	subs	r2, r3, r2
 80053e4:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 80053e8:	fa42 f303 	asr.w	r3, r2, r3
 80053ec:	f897 1213 	ldrb.w	r1, [r7, #531]	@ 0x213
 80053f0:	18c2      	adds	r2, r0, r3
 80053f2:	4b43      	ldr	r3, [pc, #268]	@ (8005500 <motion_on_tim7_tick+0xe94>)
 80053f4:	f843 2021 	str.w	r2, [r3, r1, lsl #2]

                int32_t pterm = ((int32_t)ax->kp * err) >> MOTION_PI_SHIFT;
 80053f8:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 80053fc:	895b      	ldrh	r3, [r3, #10]
 80053fe:	461a      	mov	r2, r3
 8005400:	f8d7 3208 	ldr.w	r3, [r7, #520]	@ 0x208
 8005404:	fb02 f303 	mul.w	r3, r2, r3
 8005408:	121b      	asrs	r3, r3, #8
 800540a:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
                int32_t iterm = ((int32_t)ax->ki * iacc) >> MOTION_PI_SHIFT;
 800540e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8005412:	899b      	ldrh	r3, [r3, #12]
 8005414:	461a      	mov	r2, r3
 8005416:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 800541a:	fb02 f303 	mul.w	r3, r2, r3
 800541e:	121b      	asrs	r3, r3, #8
 8005420:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
                int32_t dterm = (ax->kd != 0u) ? (((int32_t)ax->kd * g_pi_d_filt[axis]) >> MOTION_PI_SHIFT) : 0;
 8005424:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8005428:	89db      	ldrh	r3, [r3, #14]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d00c      	beq.n	8005448 <motion_on_tim7_tick+0xddc>
 800542e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8005432:	89db      	ldrh	r3, [r3, #14]
 8005434:	4619      	mov	r1, r3
 8005436:	f897 2213 	ldrb.w	r2, [r7, #531]	@ 0x213
 800543a:	4b31      	ldr	r3, [pc, #196]	@ (8005500 <motion_on_tim7_tick+0xe94>)
 800543c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005440:	fb01 f303 	mul.w	r3, r1, r3
 8005444:	121b      	asrs	r3, r3, #8
 8005446:	e000      	b.n	800544a <motion_on_tim7_tick+0xdde>
 8005448:	2300      	movs	r3, #0
 800544a:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170

                int32_t corr = pterm + iterm + dterm; // Correção em steps/s
 800544e:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8005452:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8005456:	441a      	add	r2, r3
 8005458:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 800545c:	4413      	add	r3, r2
 800545e:	f8c7 3200 	str.w	r3, [r7, #512]	@ 0x200
                if (corr > (int32_t)MOTION_PI_CORR_MAX_SPS) corr = (int32_t)MOTION_PI_CORR_MAX_SPS;
 8005462:	f8d7 2200 	ldr.w	r2, [r7, #512]	@ 0x200
 8005466:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 800546a:	429a      	cmp	r2, r3
 800546c:	dd04      	ble.n	8005478 <motion_on_tim7_tick+0xe0c>
 800546e:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005472:	f8c7 3200 	str.w	r3, [r7, #512]	@ 0x200
 8005476:	e007      	b.n	8005488 <motion_on_tim7_tick+0xe1c>
                else if (corr < -(int32_t)MOTION_PI_CORR_MAX_SPS) corr = -(int32_t)MOTION_PI_CORR_MAX_SPS;
 8005478:	f8d7 2200 	ldr.w	r2, [r7, #512]	@ 0x200
 800547c:	4b21      	ldr	r3, [pc, #132]	@ (8005504 <motion_on_tim7_tick+0xe98>)
 800547e:	429a      	cmp	r2, r3
 8005480:	da02      	bge.n	8005488 <motion_on_tim7_tick+0xe1c>
 8005482:	4b20      	ldr	r3, [pc, #128]	@ (8005504 <motion_on_tim7_tick+0xe98>)
 8005484:	f8c7 3200 	str.w	r3, [r7, #512]	@ 0x200

                // A velocidade final é a "ideal" do PC + a "correção" do CASC/PID
                v_final_sps = (int32_t)v_cmd_sps_ideal + corr;
 8005488:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 800548c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005490:	4413      	add	r3, r2
 8005492:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c

                if (v_final_sps < 0) v_final_sps = 0;
 8005496:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 800549a:	2b00      	cmp	r3, #0
 800549c:	da02      	bge.n	80054a4 <motion_on_tim7_tick+0xe38>
 800549e:	2300      	movs	r3, #0
 80054a0:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
                if (v_final_sps > (int32_t)MOTION_MAX_SPS) v_final_sps = (int32_t)MOTION_MAX_SPS;
 80054a4:	f8d7 220c 	ldr.w	r2, [r7, #524]	@ 0x20c
 80054a8:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 80054ac:	429a      	cmp	r2, r3
 80054ae:	dd03      	ble.n	80054b8 <motion_on_tim7_tick+0xe4c>
 80054b0:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 80054b4:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c

                // Anti-windup
                if (!(v_final_sps == 0 || v_final_sps == (int32_t)MOTION_MAX_SPS)) {
 80054b8:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d027      	beq.n	8005510 <motion_on_tim7_tick+0xea4>
 80054c0:	f8d7 220c 	ldr.w	r2, [r7, #524]	@ 0x20c
 80054c4:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 80054c8:	429a      	cmp	r2, r3
 80054ca:	d021      	beq.n	8005510 <motion_on_tim7_tick+0xea4>
                    g_pi_i_accum[axis] = iacc;
 80054cc:	f897 1213 	ldrb.w	r1, [r7, #531]	@ 0x213
 80054d0:	4a07      	ldr	r2, [pc, #28]	@ (80054f0 <motion_on_tim7_tick+0xe84>)
 80054d2:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 80054d6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80054da:	e019      	b.n	8005510 <motion_on_tim7_tick+0xea4>
 80054dc:	200000f8 	.word	0x200000f8
 80054e0:	20000ce8 	.word	0x20000ce8
 80054e4:	20000d3c 	.word	0x20000d3c
 80054e8:	20000c90 	.word	0x20000c90
 80054ec:	20000cb8 	.word	0x20000cb8
 80054f0:	20000d0c 	.word	0x20000d0c
 80054f4:	00030d40 	.word	0x00030d40
 80054f8:	fffcf2c0 	.word	0xfffcf2c0
 80054fc:	20000d18 	.word	0x20000d18
 8005500:	20000cf4 	.word	0x20000cf4
 8005504:	ffff9e58 	.word	0xffff9e58
                }
            } else {
                v_final_sps = (int32_t)v_cmd_sps_ideal; // Sem PID, usa a velocidade do PC
 8005508:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 800550c:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
#endif

            // --- ETAPA 2c: CÁLCULO DE RAMPA ---
            // A rampa agora é aplicada à velocidade CASC+PID (`v_final_sps`),
            // mas usa a distância restante do *mestre* (`rem_steps_mestre`) para desacelerar.
            uint32_t v_ramped = motion_update_rampa(axis, (uint32_t)v_final_sps, rem_steps_mestre);
 8005510:	f8d7 120c 	ldr.w	r1, [r7, #524]	@ 0x20c
 8005514:	f897 3213 	ldrb.w	r3, [r7, #531]	@ 0x213
 8005518:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 800551c:	4618      	mov	r0, r3
 800551e:	f7fe f8c3 	bl	80036a8 <motion_update_rampa>
 8005522:	f8c7 016c 	str.w	r0, [r7, #364]	@ 0x16c

            // --- ETAPA 2d: DAR ORDEM AO "OPERÁRIO" (TIM6) ---
            ax->dda_inc_q16 = Q16_DIV_UINT(v_ramped, MOTION_TIM6_HZ);
 8005526:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800552a:	2200      	movs	r2, #0
 800552c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800552e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005530:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005534:	460b      	mov	r3, r1
 8005536:	0c1b      	lsrs	r3, r3, #16
 8005538:	667b      	str	r3, [r7, #100]	@ 0x64
 800553a:	460b      	mov	r3, r1
 800553c:	041b      	lsls	r3, r3, #16
 800553e:	663b      	str	r3, [r7, #96]	@ 0x60
 8005540:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8005544:	f04f 0300 	mov.w	r3, #0
 8005548:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 800554c:	f7fa fee0 	bl	8000310 <__aeabi_uldivmod>
 8005550:	4602      	mov	r2, r0
 8005552:	460b      	mov	r3, r1
 8005554:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8005558:	619a      	str	r2, [r3, #24]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800555a:	f897 3213 	ldrb.w	r3, [r7, #531]	@ 0x213
 800555e:	3301      	adds	r3, #1
 8005560:	f887 3213 	strb.w	r3, [r7, #531]	@ 0x213
 8005564:	f897 3213 	ldrb.w	r3, [r7, #531]	@ 0x213
 8005568:	2b02      	cmp	r3, #2
 800556a:	f67f ae2e 	bls.w	80051ca <motion_on_tim7_tick+0xb5e>
        }

        // --- ETAPA 3: VERIFICAR FIM DO MOVIMENTO (Lógica movida do TIM6) ---
        // O movimento termina quando o mestre (o mais lento) chega a 100%.
        if (mestre_prog_num >= mestre_prog_den) {
 800556e:	e9d7 018e 	ldrd	r0, r1, [r7, #568]	@ 0x238
 8005572:	e9d7 238c 	ldrd	r2, r3, [r7, #560]	@ 0x230
 8005576:	4290      	cmp	r0, r2
 8005578:	eb71 0303 	sbcs.w	r3, r1, r3
 800557c:	db2c      	blt.n	80055d8 <motion_on_tim7_tick+0xf6c>
_TIM7_FINISH_MOVE:
 800557e:	e000      	b.n	8005582 <motion_on_tim7_tick+0xf16>
            goto _TIM7_FINISH_MOVE;
 8005580:	bf00      	nop
            // O mestre terminou. Marca este segmento como concluído.
            uint32_t primask = motion_lock();
 8005582:	f7fd ff81 	bl	8003488 <motion_lock>
 8005586:	f8c7 0168 	str.w	r0, [r7, #360]	@ 0x168
            if (motion_try_start_next_locked()) {
 800558a:	f7fe fd55 	bl	8004038 <motion_try_start_next_locked>
 800558e:	4603      	mov	r3, r0
 8005590:	2b00      	cmp	r3, #0
 8005592:	d006      	beq.n	80055a2 <motion_on_tim7_tick+0xf36>
                // Próximo segmento na fila, continua rodando
                g_status.state = MOTION_RUNNING;
 8005594:	4b13      	ldr	r3, [pc, #76]	@ (80055e4 <motion_on_tim7_tick+0xf78>)
 8005596:	2202      	movs	r2, #2
 8005598:	701a      	strb	r2, [r3, #0]
#if MOTION_DEBUG_FLOW
                printf("[FLOW next_segment started]\r\n");
 800559a:	4813      	ldr	r0, [pc, #76]	@ (80055e8 <motion_on_tim7_tick+0xf7c>)
 800559c:	f00b fb8e 	bl	8010cbc <puts>
 80055a0:	e010      	b.n	80055c4 <motion_on_tim7_tick+0xf58>
#endif
            } else {
                // Fila vazia, para tudo
                g_has_active_segment = 0u;
 80055a2:	4b12      	ldr	r3, [pc, #72]	@ (80055ec <motion_on_tim7_tick+0xf80>)
 80055a4:	2200      	movs	r2, #0
 80055a6:	701a      	strb	r2, [r3, #0]
                motion_stop_all_axes_locked(); // Zera dda_inc_q16
 80055a8:	f7fe fb06 	bl	8003bb8 <motion_stop_all_axes_locked>
                g_status.state = MOTION_DONE;
 80055ac:	4b0d      	ldr	r3, [pc, #52]	@ (80055e4 <motion_on_tim7_tick+0xf78>)
 80055ae:	2205      	movs	r2, #5
 80055b0:	701a      	strb	r2, [r3, #0]
                motion_send_move_end_response(g_active_frame_id, 0u /* natural_done */);
 80055b2:	4b0f      	ldr	r3, [pc, #60]	@ (80055f0 <motion_on_tim7_tick+0xf84>)
 80055b4:	781b      	ldrb	r3, [r3, #0]
 80055b6:	2100      	movs	r1, #0
 80055b8:	4618      	mov	r0, r3
 80055ba:	f7fe fe4e 	bl	800425a <motion_send_move_end_response>
#if MOTION_DEBUG_FLOW
                printf("[FLOW queue_empty, move_done]\r\n");
 80055be:	480d      	ldr	r0, [pc, #52]	@ (80055f4 <motion_on_tim7_tick+0xf88>)
 80055c0:	f00b fb7c 	bl	8010cbc <puts>
#endif
            }
            motion_refresh_status_locked();
 80055c4:	f7fe f93c 	bl	8003840 <motion_refresh_status_locked>
            motion_unlock(primask);
 80055c8:	f8d7 0168 	ldr.w	r0, [r7, #360]	@ 0x168
 80055cc:	f7fd ff6d 	bl	80034aa <motion_unlock>
            // Finaliza estimador
            est_finalize_if_possible();
 80055d0:	f7fd fefa 	bl	80033c8 <est_finalize_if_possible>
 80055d4:	e000      	b.n	80055d8 <motion_on_tim7_tick+0xf6c>
        return;
 80055d6:	bf00      	nop
        }
    }
}
 80055d8:	f507 7718 	add.w	r7, r7, #608	@ 0x260
 80055dc:	46bd      	mov	sp, r7
 80055de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80055e2:	bf00      	nop
 80055e4:	200000f0 	.word	0x200000f0
 80055e8:	0801202c 	.word	0x0801202c
 80055ec:	20000188 	.word	0x20000188
 80055f0:	20000c8f 	.word	0x20000c8f
 80055f4:	0801204c 	.word	0x0801204c

080055f8 <motion_on_move_queue_add>:

/* =======================
 * Handlers de protocolo
 * ======================= */
void motion_on_move_queue_add(const uint8_t *frame, uint32_t len) {
 80055f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80055fc:	b0ba      	sub	sp, #232	@ 0xe8
 80055fe:	af06      	add	r7, sp, #24
 8005600:	6278      	str	r0, [r7, #36]	@ 0x24
 8005602:	6239      	str	r1, [r7, #32]
    move_queue_add_req_t req;
    uint8_t ack_status = MOTION_ACK_INVALID;
 8005604:	2301      	movs	r3, #1
 8005606:	f887 30cf 	strb.w	r3, [r7, #207]	@ 0xcf
    uint8_t frame_id = 0u;
 800560a:	2300      	movs	r3, #0
 800560c:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf

    if (!frame) return;
 8005610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005612:	2b00      	cmp	r3, #0
 8005614:	f000 81c9 	beq.w	80059aa <motion_on_move_queue_add+0x3b2>
    proto_result_t decode_status = move_queue_add_req_decoder(frame, len, &req);
 8005618:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800561c:	461a      	mov	r2, r3
 800561e:	6a39      	ldr	r1, [r7, #32]
 8005620:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005622:	f7fb fbca 	bl	8000dba <move_queue_add_req_decoder>
 8005626:	4603      	mov	r3, r0
 8005628:	f887 30ae 	strb.w	r3, [r7, #174]	@ 0xae
    if (decode_status != PROTO_OK) {
 800562c:	f997 30ae 	ldrsb.w	r3, [r7, #174]	@ 0xae
 8005630:	2b00      	cmp	r3, #0
 8005632:	d014      	beq.n	800565e <motion_on_move_queue_add+0x66>
        motion_send_queue_add_ack(frame_id, ack_status);
 8005634:	f897 20cf 	ldrb.w	r2, [r7, #207]	@ 0xcf
 8005638:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 800563c:	4611      	mov	r1, r2
 800563e:	4618      	mov	r0, r3
 8005640:	f7fe fd86 	bl	8004150 <motion_send_queue_add_ack>
        LOGA_THIS(LOG_STATE_ERROR, decode_status, "queue_add", "decode_fail");
 8005644:	f997 20ae 	ldrsb.w	r2, [r7, #174]	@ 0xae
 8005648:	49bc      	ldr	r1, [pc, #752]	@ (800593c <motion_on_move_queue_add+0x344>)
 800564a:	4bbd      	ldr	r3, [pc, #756]	@ (8005940 <motion_on_move_queue_add+0x348>)
 800564c:	9301      	str	r3, [sp, #4]
 800564e:	4bbd      	ldr	r3, [pc, #756]	@ (8005944 <motion_on_move_queue_add+0x34c>)
 8005650:	9300      	str	r3, [sp, #0]
 8005652:	460b      	mov	r3, r1
 8005654:	2164      	movs	r1, #100	@ 0x64
 8005656:	2002      	movs	r0, #2
 8005658:	f7fd fc68 	bl	8002f2c <log_event_auto>
        return;
 800565c:	e1a6      	b.n	80059ac <motion_on_move_queue_add+0x3b4>
    }
    frame_id = req.frameId;
 800565e:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8005662:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf

    if (!safety_is_safe()) {
 8005666:	f001 f973 	bl	8006950 <safety_is_safe>
 800566a:	4603      	mov	r3, r0
 800566c:	2b00      	cmp	r3, #0
 800566e:	d114      	bne.n	800569a <motion_on_move_queue_add+0xa2>
        motion_send_queue_add_ack(frame_id, ack_status);
 8005670:	f897 20cf 	ldrb.w	r2, [r7, #207]	@ 0xcf
 8005674:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8005678:	4611      	mov	r1, r2
 800567a:	4618      	mov	r0, r3
 800567c:	f7fe fd68 	bl	8004150 <motion_send_queue_add_ack>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "queue_add", "blocked_safety");
 8005680:	4aae      	ldr	r2, [pc, #696]	@ (800593c <motion_on_move_queue_add+0x344>)
 8005682:	4bb1      	ldr	r3, [pc, #708]	@ (8005948 <motion_on_move_queue_add+0x350>)
 8005684:	9301      	str	r3, [sp, #4]
 8005686:	4baf      	ldr	r3, [pc, #700]	@ (8005944 <motion_on_move_queue_add+0x34c>)
 8005688:	9300      	str	r3, [sp, #0]
 800568a:	4613      	mov	r3, r2
 800568c:	f06f 0203 	mvn.w	r2, #3
 8005690:	2164      	movs	r1, #100	@ 0x64
 8005692:	2002      	movs	r0, #2
 8005694:	f7fd fc4a 	bl	8002f2c <log_event_auto>
        return;
 8005698:	e188      	b.n	80059ac <motion_on_move_queue_add+0x3b4>
    }

    // Validação: O PC deve enviar velocidades interpoladas
    // (Esta é uma verificação de sanidade, opcional)
    uint32_t s_max = 0;
 800569a:	2300      	movs	r3, #0
 800569c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    uint32_t v_max = 0;
 80056a0:	2300      	movs	r3, #0
 80056a2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    uint32_t s_all[3] = {req.sx, req.sy, req.sz};
 80056a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80056a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80056aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80056ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80056ae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80056b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
    uint32_t v_all[3] = {req.vx, req.vy, req.vz};
 80056b2:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80056b6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80056b8:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 80056bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80056be:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80056c2:	643b      	str	r3, [r7, #64]	@ 0x40

    for(int i=0; i<3; i++) {
 80056c4:	2300      	movs	r3, #0
 80056c6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80056ca:	e027      	b.n	800571c <motion_on_move_queue_add+0x124>
        if (s_all[i] > s_max) {
 80056cc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80056d0:	009b      	lsls	r3, r3, #2
 80056d2:	33b0      	adds	r3, #176	@ 0xb0
 80056d4:	f107 0220 	add.w	r2, r7, #32
 80056d8:	4413      	add	r3, r2
 80056da:	f853 2c8c 	ldr.w	r2, [r3, #-140]
 80056de:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d215      	bcs.n	8005712 <motion_on_move_queue_add+0x11a>
            s_max = s_all[i];
 80056e6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80056ea:	009b      	lsls	r3, r3, #2
 80056ec:	33b0      	adds	r3, #176	@ 0xb0
 80056ee:	f107 0220 	add.w	r2, r7, #32
 80056f2:	4413      	add	r3, r2
 80056f4:	f853 3c8c 	ldr.w	r3, [r3, #-140]
 80056f8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
            v_max = v_all[i];
 80056fc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005700:	009b      	lsls	r3, r3, #2
 8005702:	33b0      	adds	r3, #176	@ 0xb0
 8005704:	f107 0220 	add.w	r2, r7, #32
 8005708:	4413      	add	r3, r2
 800570a:	f853 3c98 	ldr.w	r3, [r3, #-152]
 800570e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    for(int i=0; i<3; i++) {
 8005712:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005716:	3301      	adds	r3, #1
 8005718:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800571c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005720:	2b02      	cmp	r3, #2
 8005722:	ddd3      	ble.n	80056cc <motion_on_move_queue_add+0xd4>
        }
    }

    if (s_max > 0 && v_max > 0) {
 8005724:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005728:	2b00      	cmp	r3, #0
 800572a:	f000 809c 	beq.w	8005866 <motion_on_move_queue_add+0x26e>
 800572e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005732:	2b00      	cmp	r3, #0
 8005734:	f000 8097 	beq.w	8005866 <motion_on_move_queue_add+0x26e>
        for(int i=0; i<3; i++) {
 8005738:	2300      	movs	r3, #0
 800573a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800573e:	e08d      	b.n	800585c <motion_on_move_queue_add+0x264>
            // Verifica se a proporção V/S é a mesma do eixo mestre
            // (v_i * s_max) == (v_max * s_i) ?
            uint64_t v_check = (uint64_t)v_all[i] * (uint64_t)s_max;
 8005740:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005744:	009b      	lsls	r3, r3, #2
 8005746:	33b0      	adds	r3, #176	@ 0xb0
 8005748:	f107 0220 	add.w	r2, r7, #32
 800574c:	4413      	add	r3, r2
 800574e:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8005752:	2200      	movs	r2, #0
 8005754:	61bb      	str	r3, [r7, #24]
 8005756:	61fa      	str	r2, [r7, #28]
 8005758:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800575c:	2200      	movs	r2, #0
 800575e:	613b      	str	r3, [r7, #16]
 8005760:	617a      	str	r2, [r7, #20]
 8005762:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005766:	460b      	mov	r3, r1
 8005768:	693a      	ldr	r2, [r7, #16]
 800576a:	fb02 f203 	mul.w	r2, r2, r3
 800576e:	697b      	ldr	r3, [r7, #20]
 8005770:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8005774:	4601      	mov	r1, r0
 8005776:	fb01 f303 	mul.w	r3, r1, r3
 800577a:	4413      	add	r3, r2
 800577c:	69ba      	ldr	r2, [r7, #24]
 800577e:	6939      	ldr	r1, [r7, #16]
 8005780:	fba2 4501 	umull	r4, r5, r2, r1
 8005784:	442b      	add	r3, r5
 8005786:	461d      	mov	r5, r3
 8005788:	e9c7 4528 	strd	r4, r5, [r7, #160]	@ 0xa0
 800578c:	e9c7 4528 	strd	r4, r5, [r7, #160]	@ 0xa0
            uint64_t s_check = (uint64_t)v_max * (uint64_t)s_all[i];
 8005790:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005794:	2200      	movs	r2, #0
 8005796:	60bb      	str	r3, [r7, #8]
 8005798:	60fa      	str	r2, [r7, #12]
 800579a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800579e:	009b      	lsls	r3, r3, #2
 80057a0:	33b0      	adds	r3, #176	@ 0xb0
 80057a2:	f107 0220 	add.w	r2, r7, #32
 80057a6:	4413      	add	r3, r2
 80057a8:	f853 3c8c 	ldr.w	r3, [r3, #-140]
 80057ac:	2200      	movs	r2, #0
 80057ae:	603b      	str	r3, [r7, #0]
 80057b0:	607a      	str	r2, [r7, #4]
 80057b2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80057b6:	460b      	mov	r3, r1
 80057b8:	683a      	ldr	r2, [r7, #0]
 80057ba:	fb02 f203 	mul.w	r2, r2, r3
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80057c4:	4601      	mov	r1, r0
 80057c6:	fb01 f303 	mul.w	r3, r1, r3
 80057ca:	4413      	add	r3, r2
 80057cc:	68ba      	ldr	r2, [r7, #8]
 80057ce:	6839      	ldr	r1, [r7, #0]
 80057d0:	fba2 8901 	umull	r8, r9, r2, r1
 80057d4:	444b      	add	r3, r9
 80057d6:	4699      	mov	r9, r3
 80057d8:	e9c7 8926 	strd	r8, r9, [r7, #152]	@ 0x98
 80057dc:	e9c7 8926 	strd	r8, r9, [r7, #152]	@ 0x98

            // Permite uma pequena tolerância
            uint64_t diff = (v_check > s_check) ? (v_check - s_check) : (s_check - v_check);
 80057e0:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 80057e4:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 80057e8:	4282      	cmp	r2, r0
 80057ea:	418b      	sbcs	r3, r1
 80057ec:	d208      	bcs.n	8005800 <motion_on_move_queue_add+0x208>
 80057ee:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 80057f2:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 80057f6:	ebb0 0a02 	subs.w	sl, r0, r2
 80057fa:	eb61 0b03 	sbc.w	fp, r1, r3
 80057fe:	e007      	b.n	8005810 <motion_on_move_queue_add+0x218>
 8005800:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005804:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8005808:	ebb0 0a02 	subs.w	sl, r0, r2
 800580c:	eb61 0b03 	sbc.w	fp, r1, r3
 8005810:	e9c7 ab24 	strd	sl, fp, [r7, #144]	@ 0x90
            uint64_t tolerance = v_check / 100; // Tolerância de 1%
 8005814:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8005818:	f04f 0264 	mov.w	r2, #100	@ 0x64
 800581c:	f04f 0300 	mov.w	r3, #0
 8005820:	f7fa fd76 	bl	8000310 <__aeabi_uldivmod>
 8005824:	4602      	mov	r2, r0
 8005826:	460b      	mov	r3, r1
 8005828:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88

            if (diff > tolerance) {
 800582c:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 8005830:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8005834:	4282      	cmp	r2, r0
 8005836:	418b      	sbcs	r3, r1
 8005838:	d20b      	bcs.n	8005852 <motion_on_move_queue_add+0x25a>
                 LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "queue_add", "non-interpolated velocities");
 800583a:	4a40      	ldr	r2, [pc, #256]	@ (800593c <motion_on_move_queue_add+0x344>)
 800583c:	4b43      	ldr	r3, [pc, #268]	@ (800594c <motion_on_move_queue_add+0x354>)
 800583e:	9301      	str	r3, [sp, #4]
 8005840:	4b40      	ldr	r3, [pc, #256]	@ (8005944 <motion_on_move_queue_add+0x34c>)
 8005842:	9300      	str	r3, [sp, #0]
 8005844:	4613      	mov	r3, r2
 8005846:	f06f 0203 	mvn.w	r2, #3
 800584a:	2164      	movs	r1, #100	@ 0x64
 800584c:	2002      	movs	r0, #2
 800584e:	f7fd fb6d 	bl	8002f2c <log_event_auto>
        for(int i=0; i<3; i++) {
 8005852:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005856:	3301      	adds	r3, #1
 8005858:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800585c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005860:	2b02      	cmp	r3, #2
 8005862:	f77f af6d 	ble.w	8005740 <motion_on_move_queue_add+0x148>
                 // Não rejeita, mas avisa. O CASC/PID vai corrigir.
            }
        }
    }

    uint32_t primask = motion_lock();
 8005866:	f7fd fe0f 	bl	8003488 <motion_lock>
 800586a:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    proto_result_t push_status = motion_queue_push_locked(&req);
 800586e:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8005872:	4618      	mov	r0, r3
 8005874:	f7fe fa34 	bl	8003ce0 <motion_queue_push_locked>
 8005878:	4603      	mov	r3, r0
 800587a:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
    if (push_status == PROTO_OK) {
 800587e:	f997 3083 	ldrsb.w	r3, [r7, #131]	@ 0x83
 8005882:	2b00      	cmp	r3, #0
 8005884:	d16a      	bne.n	800595c <motion_on_move_queue_add+0x364>
        ack_status = MOTION_ACK_OK;
 8005886:	2300      	movs	r3, #0
 8005888:	f887 30cf 	strb.w	r3, [r7, #207]	@ 0xcf
        if (g_status.state == MOTION_IDLE || g_status.state == MOTION_DONE)
 800588c:	4b30      	ldr	r3, [pc, #192]	@ (8005950 <motion_on_move_queue_add+0x358>)
 800588e:	781b      	ldrb	r3, [r3, #0]
 8005890:	b2db      	uxtb	r3, r3
 8005892:	2b00      	cmp	r3, #0
 8005894:	d004      	beq.n	80058a0 <motion_on_move_queue_add+0x2a8>
 8005896:	4b2e      	ldr	r3, [pc, #184]	@ (8005950 <motion_on_move_queue_add+0x358>)
 8005898:	781b      	ldrb	r3, [r3, #0]
 800589a:	b2db      	uxtb	r3, r3
 800589c:	2b05      	cmp	r3, #5
 800589e:	d102      	bne.n	80058a6 <motion_on_move_queue_add+0x2ae>
            g_status.state = MOTION_QUEUED;
 80058a0:	4b2b      	ldr	r3, [pc, #172]	@ (8005950 <motion_on_move_queue_add+0x358>)
 80058a2:	2201      	movs	r2, #1
 80058a4:	701a      	strb	r2, [r3, #0]
        // Arma o estimador se exatamente um eixo tem passos > 0
        int axes_nonzero = 0;
 80058a6:	2300      	movs	r3, #0
 80058a8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
        int8_t axis_idx = -1;
 80058ac:	23ff      	movs	r3, #255	@ 0xff
 80058ae:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
        uint32_t steps[3] = {req.sx, req.sy, req.sz};
 80058b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80058b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80058b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80058b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80058ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80058bc:	637b      	str	r3, [r7, #52]	@ 0x34
        for (int i = 0; i < 3; ++i) {
 80058be:	2300      	movs	r3, #0
 80058c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80058c4:	e018      	b.n	80058f8 <motion_on_move_queue_add+0x300>
            if (steps[i] > 0) { axes_nonzero++; axis_idx = (int8_t)i; }
 80058c6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80058ca:	009b      	lsls	r3, r3, #2
 80058cc:	33b0      	adds	r3, #176	@ 0xb0
 80058ce:	f107 0220 	add.w	r2, r7, #32
 80058d2:	4413      	add	r3, r2
 80058d4:	f853 3ca4 	ldr.w	r3, [r3, #-164]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d008      	beq.n	80058ee <motion_on_move_queue_add+0x2f6>
 80058dc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80058e0:	3301      	adds	r3, #1
 80058e2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80058e6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80058ea:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
        for (int i = 0; i < 3; ++i) {
 80058ee:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80058f2:	3301      	adds	r3, #1
 80058f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80058f8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80058fc:	2b02      	cmp	r3, #2
 80058fe:	dde2      	ble.n	80058c6 <motion_on_move_queue_add+0x2ce>
        }
        if (axes_nonzero == 1 && axis_idx >= 0) {
 8005900:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005904:	2b01      	cmp	r3, #1
 8005906:	d113      	bne.n	8005930 <motion_on_move_queue_add+0x338>
 8005908:	f997 30b7 	ldrsb.w	r3, [r7, #183]	@ 0xb7
 800590c:	2b00      	cmp	r3, #0
 800590e:	db0f      	blt.n	8005930 <motion_on_move_queue_add+0x338>
            int32_t pos0 = (int32_t)g_encoder_position[(uint8_t)axis_idx];
 8005910:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 8005914:	4a0f      	ldr	r2, [pc, #60]	@ (8005954 <motion_on_move_queue_add+0x35c>)
 8005916:	00db      	lsls	r3, r3, #3
 8005918:	4413      	add	r3, r2
 800591a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800591e:	4613      	mov	r3, r2
 8005920:	67fb      	str	r3, [r7, #124]	@ 0x7c
            est_arm_for_axis(axis_idx, pos0);
 8005922:	f997 30b7 	ldrsb.w	r3, [r7, #183]	@ 0xb7
 8005926:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005928:	4618      	mov	r0, r3
 800592a:	f7fd fd35 	bl	8003398 <est_arm_for_axis>
        if (axes_nonzero == 1 && axis_idx >= 0) {
 800592e:	e002      	b.n	8005936 <motion_on_move_queue_add+0x33e>
        } else {
            est_reset(&g_est); // não definido para movimento multi-eixos
 8005930:	4809      	ldr	r0, [pc, #36]	@ (8005958 <motion_on_move_queue_add+0x360>)
 8005932:	f7fd fd0f 	bl	8003354 <est_reset>
        }
        motion_refresh_status_locked();
 8005936:	f7fd ff83 	bl	8003840 <motion_refresh_status_locked>
 800593a:	e012      	b.n	8005962 <motion_on_move_queue_add+0x36a>
 800593c:	08011f80 	.word	0x08011f80
 8005940:	0801206c 	.word	0x0801206c
 8005944:	08012078 	.word	0x08012078
 8005948:	08012084 	.word	0x08012084
 800594c:	08012094 	.word	0x08012094
 8005950:	200000f0 	.word	0x200000f0
 8005954:	20000c90 	.word	0x20000c90
 8005958:	20000d50 	.word	0x20000d50
    } else {
        ack_status = MOTION_ACK_QUEUE_FULL;
 800595c:	2302      	movs	r3, #2
 800595e:	f887 30cf 	strb.w	r3, [r7, #207]	@ 0xcf
    }
    motion_unlock(primask);
 8005962:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 8005966:	f7fd fda0 	bl	80034aa <motion_unlock>

    motion_send_queue_add_ack(frame_id, ack_status);
 800596a:	f897 20cf 	ldrb.w	r2, [r7, #207]	@ 0xcf
 800596e:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8005972:	4611      	mov	r1, r2
 8005974:	4618      	mov	r0, r3
 8005976:	f7fe fbeb 	bl	8004150 <motion_send_queue_add_ack>
    LOGA_THIS(LOG_STATE_RECEIVED, ack_status, "queue_add",
 800597a:	f897 20cf 	ldrb.w	r2, [r7, #207]	@ 0xcf
 800597e:	480d      	ldr	r0, [pc, #52]	@ (80059b4 <motion_on_move_queue_add+0x3bc>)
 8005980:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8005984:	f897 1051 	ldrb.w	r1, [r7, #81]	@ 0x51
 8005988:	460c      	mov	r4, r1
 800598a:	490b      	ldr	r1, [pc, #44]	@ (80059b8 <motion_on_move_queue_add+0x3c0>)
 800598c:	7849      	ldrb	r1, [r1, #1]
 800598e:	b2c9      	uxtb	r1, r1
 8005990:	9104      	str	r1, [sp, #16]
 8005992:	9403      	str	r4, [sp, #12]
 8005994:	9302      	str	r3, [sp, #8]
 8005996:	4b09      	ldr	r3, [pc, #36]	@ (80059bc <motion_on_move_queue_add+0x3c4>)
 8005998:	9301      	str	r3, [sp, #4]
 800599a:	4b09      	ldr	r3, [pc, #36]	@ (80059c0 <motion_on_move_queue_add+0x3c8>)
 800599c:	9300      	str	r3, [sp, #0]
 800599e:	4603      	mov	r3, r0
 80059a0:	2101      	movs	r1, #1
 80059a2:	2002      	movs	r0, #2
 80059a4:	f7fd fac2 	bl	8002f2c <log_event_auto>
 80059a8:	e000      	b.n	80059ac <motion_on_move_queue_add+0x3b4>
    if (!frame) return;
 80059aa:	bf00      	nop
              "frame=%u dirMask=0x%02X queue=%u",
              (unsigned)frame_id, (unsigned)req.dirMask, (unsigned)g_status.queue_depth);
}
 80059ac:	37d0      	adds	r7, #208	@ 0xd0
 80059ae:	46bd      	mov	sp, r7
 80059b0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80059b4:	08011f80 	.word	0x08011f80
 80059b8:	200000f0 	.word	0x200000f0
 80059bc:	080120b0 	.word	0x080120b0
 80059c0:	08012078 	.word	0x08012078

080059c4 <motion_on_move_queue_status>:

void motion_on_move_queue_status(const uint8_t *frame, uint32_t len) {
 80059c4:	b5b0      	push	{r4, r5, r7, lr}
 80059c6:	b08c      	sub	sp, #48	@ 0x30
 80059c8:	af08      	add	r7, sp, #32
 80059ca:	6078      	str	r0, [r7, #4]
 80059cc:	6039      	str	r1, [r7, #0]
    move_queue_status_req_t req;
    if (move_queue_status_req_decoder(frame, len, &req) != PROTO_OK) {
 80059ce:	f107 0308 	add.w	r3, r7, #8
 80059d2:	461a      	mov	r2, r3
 80059d4:	6839      	ldr	r1, [r7, #0]
 80059d6:	6878      	ldr	r0, [r7, #4]
 80059d8:	f7fb faed 	bl	8000fb6 <move_queue_status_req_decoder>
 80059dc:	4603      	mov	r3, r0
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d00c      	beq.n	80059fc <motion_on_move_queue_status+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "queue_status", "decode_fail");
 80059e2:	4a1f      	ldr	r2, [pc, #124]	@ (8005a60 <motion_on_move_queue_status+0x9c>)
 80059e4:	4b1f      	ldr	r3, [pc, #124]	@ (8005a64 <motion_on_move_queue_status+0xa0>)
 80059e6:	9301      	str	r3, [sp, #4]
 80059e8:	4b1f      	ldr	r3, [pc, #124]	@ (8005a68 <motion_on_move_queue_status+0xa4>)
 80059ea:	9300      	str	r3, [sp, #0]
 80059ec:	4613      	mov	r3, r2
 80059ee:	f06f 0201 	mvn.w	r2, #1
 80059f2:	2164      	movs	r1, #100	@ 0x64
 80059f4:	2002      	movs	r0, #2
 80059f6:	f7fd fa99 	bl	8002f2c <log_event_auto>
 80059fa:	e02e      	b.n	8005a5a <motion_on_move_queue_status+0x96>
        return;
    }
    uint32_t primask = motion_lock();
 80059fc:	f7fd fd44 	bl	8003488 <motion_lock>
 8005a00:	60f8      	str	r0, [r7, #12]
    motion_refresh_status_locked();
 8005a02:	f7fd ff1d 	bl	8003840 <motion_refresh_status_locked>
    motion_unlock(primask);
 8005a06:	68f8      	ldr	r0, [r7, #12]
 8005a08:	f7fd fd4f 	bl	80034aa <motion_unlock>

    motion_send_queue_status_response(req.frameId);
 8005a0c:	7a3b      	ldrb	r3, [r7, #8]
 8005a0e:	4618      	mov	r0, r3
 8005a10:	f7fe fbc0 	bl	8004194 <motion_send_queue_status_response>
    LOGA_THIS(LOG_STATE_RECEIVED, PROTO_OK, "queue_status",
 8005a14:	4a12      	ldr	r2, [pc, #72]	@ (8005a60 <motion_on_move_queue_status+0x9c>)
 8005a16:	4b15      	ldr	r3, [pc, #84]	@ (8005a6c <motion_on_move_queue_status+0xa8>)
 8005a18:	781b      	ldrb	r3, [r3, #0]
 8005a1a:	b2db      	uxtb	r3, r3
 8005a1c:	4619      	mov	r1, r3
 8005a1e:	4b13      	ldr	r3, [pc, #76]	@ (8005a6c <motion_on_move_queue_status+0xa8>)
 8005a20:	785b      	ldrb	r3, [r3, #1]
 8005a22:	b2db      	uxtb	r3, r3
 8005a24:	4618      	mov	r0, r3
 8005a26:	4b11      	ldr	r3, [pc, #68]	@ (8005a6c <motion_on_move_queue_status+0xa8>)
 8005a28:	789b      	ldrb	r3, [r3, #2]
 8005a2a:	b2db      	uxtb	r3, r3
 8005a2c:	461c      	mov	r4, r3
 8005a2e:	4b0f      	ldr	r3, [pc, #60]	@ (8005a6c <motion_on_move_queue_status+0xa8>)
 8005a30:	78db      	ldrb	r3, [r3, #3]
 8005a32:	b2db      	uxtb	r3, r3
 8005a34:	461d      	mov	r5, r3
 8005a36:	4b0d      	ldr	r3, [pc, #52]	@ (8005a6c <motion_on_move_queue_status+0xa8>)
 8005a38:	791b      	ldrb	r3, [r3, #4]
 8005a3a:	b2db      	uxtb	r3, r3
 8005a3c:	9306      	str	r3, [sp, #24]
 8005a3e:	9505      	str	r5, [sp, #20]
 8005a40:	9404      	str	r4, [sp, #16]
 8005a42:	9003      	str	r0, [sp, #12]
 8005a44:	9102      	str	r1, [sp, #8]
 8005a46:	4b0a      	ldr	r3, [pc, #40]	@ (8005a70 <motion_on_move_queue_status+0xac>)
 8005a48:	9301      	str	r3, [sp, #4]
 8005a4a:	4b07      	ldr	r3, [pc, #28]	@ (8005a68 <motion_on_move_queue_status+0xa4>)
 8005a4c:	9300      	str	r3, [sp, #0]
 8005a4e:	4613      	mov	r3, r2
 8005a50:	2200      	movs	r2, #0
 8005a52:	2101      	movs	r1, #1
 8005a54:	2002      	movs	r0, #2
 8005a56:	f7fd fa69 	bl	8002f2c <log_event_auto>
              "state=%u depth=%u pct=(%u,%u,%u)",
              (unsigned)g_status.state, (unsigned)g_status.queue_depth,
              (unsigned)g_status.pctX, (unsigned)g_status.pctY, (unsigned)g_status.pctZ);
}
 8005a5a:	3710      	adds	r7, #16
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bdb0      	pop	{r4, r5, r7, pc}
 8005a60:	08011f80 	.word	0x08011f80
 8005a64:	0801206c 	.word	0x0801206c
 8005a68:	080120d4 	.word	0x080120d4
 8005a6c:	200000f0 	.word	0x200000f0
 8005a70:	080120e4 	.word	0x080120e4

08005a74 <motion_on_start_move>:

void motion_on_start_move(const uint8_t *frame, uint32_t len) {
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b088      	sub	sp, #32
 8005a78:	af02      	add	r7, sp, #8
 8005a7a:	6078      	str	r0, [r7, #4]
 8005a7c:	6039      	str	r1, [r7, #0]
    start_move_req_t req;
    if (start_move_req_decoder(frame, len, &req) != PROTO_OK) {
 8005a7e:	f107 030c 	add.w	r3, r7, #12
 8005a82:	461a      	mov	r2, r3
 8005a84:	6839      	ldr	r1, [r7, #0]
 8005a86:	6878      	ldr	r0, [r7, #4]
 8005a88:	f7fb fca4 	bl	80013d4 <start_move_req_decoder>
 8005a8c:	4603      	mov	r3, r0
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d00c      	beq.n	8005aac <motion_on_start_move+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "start_move", "decode_fail");
 8005a92:	4a2d      	ldr	r2, [pc, #180]	@ (8005b48 <motion_on_start_move+0xd4>)
 8005a94:	4b2d      	ldr	r3, [pc, #180]	@ (8005b4c <motion_on_start_move+0xd8>)
 8005a96:	9301      	str	r3, [sp, #4]
 8005a98:	4b2d      	ldr	r3, [pc, #180]	@ (8005b50 <motion_on_start_move+0xdc>)
 8005a9a:	9300      	str	r3, [sp, #0]
 8005a9c:	4613      	mov	r3, r2
 8005a9e:	f06f 0201 	mvn.w	r2, #1
 8005aa2:	2164      	movs	r1, #100	@ 0x64
 8005aa4:	2002      	movs	r0, #2
 8005aa6:	f7fd fa41 	bl	8002f2c <log_event_auto>
 8005aaa:	e04a      	b.n	8005b42 <motion_on_start_move+0xce>
        return;
    }
    uint8_t started = 0u;
 8005aac:	2300      	movs	r3, #0
 8005aae:	75fb      	strb	r3, [r7, #23]
    uint32_t primask = motion_lock();
 8005ab0:	f7fd fcea 	bl	8003488 <motion_lock>
 8005ab4:	6138      	str	r0, [r7, #16]

    if (!safety_is_safe()) {
 8005ab6:	f000 ff4b 	bl	8006950 <safety_is_safe>
 8005aba:	4603      	mov	r3, r0
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d102      	bne.n	8005ac6 <motion_on_start_move+0x52>
        started = 0u;
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	75fb      	strb	r3, [r7, #23]
 8005ac4:	e014      	b.n	8005af0 <motion_on_start_move+0x7c>
    } else if (!g_has_active_segment) {
 8005ac6:	4b23      	ldr	r3, [pc, #140]	@ (8005b54 <motion_on_start_move+0xe0>)
 8005ac8:	781b      	ldrb	r3, [r3, #0]
 8005aca:	b2db      	uxtb	r3, r3
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d10a      	bne.n	8005ae6 <motion_on_start_move+0x72>
        if (motion_try_start_next_locked()) {
 8005ad0:	f7fe fab2 	bl	8004038 <motion_try_start_next_locked>
 8005ad4:	4603      	mov	r3, r0
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d00a      	beq.n	8005af0 <motion_on_start_move+0x7c>
            g_status.state = MOTION_RUNNING;
 8005ada:	4b1f      	ldr	r3, [pc, #124]	@ (8005b58 <motion_on_start_move+0xe4>)
 8005adc:	2202      	movs	r2, #2
 8005ade:	701a      	strb	r2, [r3, #0]
            started = 1u;
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	75fb      	strb	r3, [r7, #23]
 8005ae4:	e004      	b.n	8005af0 <motion_on_start_move+0x7c>
        }
    } else {
        g_status.state = MOTION_RUNNING; // Permite 'start' para resumir
 8005ae6:	4b1c      	ldr	r3, [pc, #112]	@ (8005b58 <motion_on_start_move+0xe4>)
 8005ae8:	2202      	movs	r2, #2
 8005aea:	701a      	strb	r2, [r3, #0]
        started = 1u;
 8005aec:	2301      	movs	r3, #1
 8005aee:	75fb      	strb	r3, [r7, #23]
    }

    motion_refresh_status_locked();
 8005af0:	f7fd fea6 	bl	8003840 <motion_refresh_status_locked>
    motion_unlock(primask);
 8005af4:	6938      	ldr	r0, [r7, #16]
 8005af6:	f7fd fcd8 	bl	80034aa <motion_unlock>

    (void)HAL_TIM_Base_Start_IT(&htim6);
 8005afa:	4818      	ldr	r0, [pc, #96]	@ (8005b5c <motion_on_start_move+0xe8>)
 8005afc:	f007 f8b4 	bl	800cc68 <HAL_TIM_Base_Start_IT>
    (void)HAL_TIM_Base_Start_IT(&htim7);
 8005b00:	4817      	ldr	r0, [pc, #92]	@ (8005b60 <motion_on_start_move+0xec>)
 8005b02:	f007 f8b1 	bl	800cc68 <HAL_TIM_Base_Start_IT>

    motion_send_start_response(req.frameId, started ? 0u : 1u, g_status.queue_depth);
 8005b06:	7b38      	ldrb	r0, [r7, #12]
 8005b08:	7dfb      	ldrb	r3, [r7, #23]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	bf0c      	ite	eq
 8005b0e:	2301      	moveq	r3, #1
 8005b10:	2300      	movne	r3, #0
 8005b12:	b2db      	uxtb	r3, r3
 8005b14:	4619      	mov	r1, r3
 8005b16:	4b10      	ldr	r3, [pc, #64]	@ (8005b58 <motion_on_start_move+0xe4>)
 8005b18:	785b      	ldrb	r3, [r3, #1]
 8005b1a:	b2db      	uxtb	r3, r3
 8005b1c:	461a      	mov	r2, r3
 8005b1e:	f7fe fb77 	bl	8004210 <motion_send_start_response>
    LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "start_move", started ? "running" : "ignored");
 8005b22:	4a09      	ldr	r2, [pc, #36]	@ (8005b48 <motion_on_start_move+0xd4>)
 8005b24:	7dfb      	ldrb	r3, [r7, #23]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d001      	beq.n	8005b2e <motion_on_start_move+0xba>
 8005b2a:	4b0e      	ldr	r3, [pc, #56]	@ (8005b64 <motion_on_start_move+0xf0>)
 8005b2c:	e000      	b.n	8005b30 <motion_on_start_move+0xbc>
 8005b2e:	4b0e      	ldr	r3, [pc, #56]	@ (8005b68 <motion_on_start_move+0xf4>)
 8005b30:	9301      	str	r3, [sp, #4]
 8005b32:	4b07      	ldr	r3, [pc, #28]	@ (8005b50 <motion_on_start_move+0xdc>)
 8005b34:	9300      	str	r3, [sp, #0]
 8005b36:	4613      	mov	r3, r2
 8005b38:	2200      	movs	r2, #0
 8005b3a:	2102      	movs	r1, #2
 8005b3c:	2002      	movs	r0, #2
 8005b3e:	f7fd f9f5 	bl	8002f2c <log_event_auto>
}
 8005b42:	3718      	adds	r7, #24
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}
 8005b48:	08011f80 	.word	0x08011f80
 8005b4c:	0801206c 	.word	0x0801206c
 8005b50:	08012108 	.word	0x08012108
 8005b54:	20000188 	.word	0x20000188
 8005b58:	200000f0 	.word	0x200000f0
 8005b5c:	20001098 	.word	0x20001098
 8005b60:	200010e4 	.word	0x200010e4
 8005b64:	08012114 	.word	0x08012114
 8005b68:	0801211c 	.word	0x0801211c

08005b6c <motion_on_move_end>:

void motion_on_move_end(const uint8_t *frame, uint32_t len) {
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b08a      	sub	sp, #40	@ 0x28
 8005b70:	af04      	add	r7, sp, #16
 8005b72:	6078      	str	r0, [r7, #4]
 8005b74:	6039      	str	r1, [r7, #0]
    move_end_req_t req;
    if (move_end_req_decoder(frame, len, &req) != PROTO_OK) {
 8005b76:	f107 030c 	add.w	r3, r7, #12
 8005b7a:	461a      	mov	r2, r3
 8005b7c:	6839      	ldr	r1, [r7, #0]
 8005b7e:	6878      	ldr	r0, [r7, #4]
 8005b80:	f7fb f875 	bl	8000c6e <move_end_req_decoder>
 8005b84:	4603      	mov	r3, r0
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d00c      	beq.n	8005ba4 <motion_on_move_end+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "move_end", "decode_fail");
 8005b8a:	4a22      	ldr	r2, [pc, #136]	@ (8005c14 <motion_on_move_end+0xa8>)
 8005b8c:	4b22      	ldr	r3, [pc, #136]	@ (8005c18 <motion_on_move_end+0xac>)
 8005b8e:	9301      	str	r3, [sp, #4]
 8005b90:	4b22      	ldr	r3, [pc, #136]	@ (8005c1c <motion_on_move_end+0xb0>)
 8005b92:	9300      	str	r3, [sp, #0]
 8005b94:	4613      	mov	r3, r2
 8005b96:	f06f 0201 	mvn.w	r2, #1
 8005b9a:	2164      	movs	r1, #100	@ 0x64
 8005b9c:	2002      	movs	r0, #2
 8005b9e:	f7fd f9c5 	bl	8002f2c <log_event_auto>
 8005ba2:	e034      	b.n	8005c0e <motion_on_move_end+0xa2>
        return;
    }

    // [FIX 2] Captura o frame ID *antes* de parar tudo
    uint8_t frame_id_to_notify = g_active_frame_id;
 8005ba4:	4b1e      	ldr	r3, [pc, #120]	@ (8005c20 <motion_on_move_end+0xb4>)
 8005ba6:	781b      	ldrb	r3, [r3, #0]
 8005ba8:	75fb      	strb	r3, [r7, #23]

    uint32_t primask = motion_lock();
 8005baa:	f7fd fc6d 	bl	8003488 <motion_lock>
 8005bae:	6138      	str	r0, [r7, #16]
    motion_stop_all_axes_locked();
 8005bb0:	f7fe f802 	bl	8003bb8 <motion_stop_all_axes_locked>
    motion_queue_clear_locked();
 8005bb4:	f7fe f87e 	bl	8003cb4 <motion_queue_clear_locked>
    g_has_active_segment = 0u;
 8005bb8:	4b1a      	ldr	r3, [pc, #104]	@ (8005c24 <motion_on_move_end+0xb8>)
 8005bba:	2200      	movs	r2, #0
 8005bbc:	701a      	strb	r2, [r3, #0]
    g_active_frame_id = 0u;
 8005bbe:	4b18      	ldr	r3, [pc, #96]	@ (8005c20 <motion_on_move_end+0xb4>)
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	701a      	strb	r2, [r3, #0]
    g_status.state = MOTION_STOPPING;
 8005bc4:	4b18      	ldr	r3, [pc, #96]	@ (8005c28 <motion_on_move_end+0xbc>)
 8005bc6:	2204      	movs	r2, #4
 8005bc8:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 8005bca:	f7fd fe39 	bl	8003840 <motion_refresh_status_locked>
    motion_unlock(primask);
 8005bce:	6938      	ldr	r0, [r7, #16]
 8005bd0:	f7fd fc6b 	bl	80034aa <motion_unlock>

    // Usa o frame ID da *requisição*, não o 'g_active_frame_id'
    motion_send_move_end_response(req.frameId, 1u /* stopped by host */);
 8005bd4:	7b3b      	ldrb	r3, [r7, #12]
 8005bd6:	2101      	movs	r1, #1
 8005bd8:	4618      	mov	r0, r3
 8005bda:	f7fe fb3e 	bl	800425a <motion_send_move_end_response>

    primask = motion_lock();
 8005bde:	f7fd fc53 	bl	8003488 <motion_lock>
 8005be2:	6138      	str	r0, [r7, #16]
    g_status.state = MOTION_IDLE;
 8005be4:	4b10      	ldr	r3, [pc, #64]	@ (8005c28 <motion_on_move_end+0xbc>)
 8005be6:	2200      	movs	r2, #0
 8005be8:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 8005bea:	f7fd fe29 	bl	8003840 <motion_refresh_status_locked>
    motion_unlock(primask);
 8005bee:	6938      	ldr	r0, [r7, #16]
 8005bf0:	f7fd fc5b 	bl	80034aa <motion_unlock>

    LOGT_THIS(LOG_STATE_APPLIED, PROTO_OK, "move_end", "stopped");
 8005bf4:	4a07      	ldr	r2, [pc, #28]	@ (8005c14 <motion_on_move_end+0xa8>)
 8005bf6:	4b0d      	ldr	r3, [pc, #52]	@ (8005c2c <motion_on_move_end+0xc0>)
 8005bf8:	9302      	str	r3, [sp, #8]
 8005bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8005c30 <motion_on_move_end+0xc4>)
 8005bfc:	9301      	str	r3, [sp, #4]
 8005bfe:	4b07      	ldr	r3, [pc, #28]	@ (8005c1c <motion_on_move_end+0xb0>)
 8005c00:	9300      	str	r3, [sp, #0]
 8005c02:	4613      	mov	r3, r2
 8005c04:	2200      	movs	r2, #0
 8005c06:	2102      	movs	r1, #2
 8005c08:	2002      	movs	r0, #2
 8005c0a:	f7fd f98f 	bl	8002f2c <log_event_auto>
}
 8005c0e:	3718      	adds	r7, #24
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}
 8005c14:	08011f80 	.word	0x08011f80
 8005c18:	0801206c 	.word	0x0801206c
 8005c1c:	08012124 	.word	0x08012124
 8005c20:	20000c8f 	.word	0x20000c8f
 8005c24:	20000188 	.word	0x20000188
 8005c28:	200000f0 	.word	0x200000f0
 8005c2c:	08012130 	.word	0x08012130
 8005c30:	08011ff0 	.word	0x08011ff0

08005c34 <motion_on_set_origin>:

/* =======================
 * set_origin e encoder_status (Modificado)
 * ======================= */
void motion_on_set_origin(const uint8_t *frame, uint32_t len) {
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b092      	sub	sp, #72	@ 0x48
 8005c38:	af04      	add	r7, sp, #16
 8005c3a:	6078      	str	r0, [r7, #4]
 8005c3c:	6039      	str	r1, [r7, #0]
    set_origin_req_t req;
    if (set_origin_req_decoder(frame, len, &req) != PROTO_OK) {
 8005c3e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005c42:	461a      	mov	r2, r3
 8005c44:	6839      	ldr	r1, [r7, #0]
 8005c46:	6878      	ldr	r0, [r7, #4]
 8005c48:	f7fb fb42 	bl	80012d0 <set_origin_req_decoder>
 8005c4c:	4603      	mov	r3, r0
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d00c      	beq.n	8005c6c <motion_on_set_origin+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "set_origin", "decode_fail");
 8005c52:	4a49      	ldr	r2, [pc, #292]	@ (8005d78 <motion_on_set_origin+0x144>)
 8005c54:	4b49      	ldr	r3, [pc, #292]	@ (8005d7c <motion_on_set_origin+0x148>)
 8005c56:	9301      	str	r3, [sp, #4]
 8005c58:	4b49      	ldr	r3, [pc, #292]	@ (8005d80 <motion_on_set_origin+0x14c>)
 8005c5a:	9300      	str	r3, [sp, #0]
 8005c5c:	4613      	mov	r3, r2
 8005c5e:	f06f 0201 	mvn.w	r2, #1
 8005c62:	2164      	movs	r1, #100	@ 0x64
 8005c64:	2002      	movs	r0, #2
 8005c66:	f7fd f961 	bl	8002f2c <log_event_auto>
        return;
 8005c6a:	e081      	b.n	8005d70 <motion_on_set_origin+0x13c>
    }

    if (g_status.state == MOTION_RUNNING) {
 8005c6c:	4b45      	ldr	r3, [pc, #276]	@ (8005d84 <motion_on_set_origin+0x150>)
 8005c6e:	781b      	ldrb	r3, [r3, #0]
 8005c70:	b2db      	uxtb	r3, r3
 8005c72:	2b02      	cmp	r3, #2
 8005c74:	d10c      	bne.n	8005c90 <motion_on_set_origin+0x5c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "set_origin", "busy_running");
 8005c76:	4a40      	ldr	r2, [pc, #256]	@ (8005d78 <motion_on_set_origin+0x144>)
 8005c78:	4b43      	ldr	r3, [pc, #268]	@ (8005d88 <motion_on_set_origin+0x154>)
 8005c7a:	9301      	str	r3, [sp, #4]
 8005c7c:	4b40      	ldr	r3, [pc, #256]	@ (8005d80 <motion_on_set_origin+0x14c>)
 8005c7e:	9300      	str	r3, [sp, #0]
 8005c80:	4613      	mov	r3, r2
 8005c82:	f06f 0203 	mvn.w	r2, #3
 8005c86:	2164      	movs	r1, #100	@ 0x64
 8005c88:	2002      	movs	r0, #2
 8005c8a:	f7fd f94f 	bl	8002f2c <log_event_auto>
        return;
 8005c8e:	e06f      	b.n	8005d70 <motion_on_set_origin+0x13c>
    }

    uint8_t m = req.mask & 0x07u;
 8005c90:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8005c94:	f003 0307 	and.w	r3, r3, #7
 8005c98:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    uint32_t primask = motion_lock();
 8005c9c:	f7fd fbf4 	bl	8003488 <motion_lock>
 8005ca0:	6338      	str	r0, [r7, #48]	@ 0x30
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8005ca8:	e02a      	b.n	8005d00 <motion_on_set_origin+0xcc>
        if (m & (1u << axis)) {
 8005caa:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 8005cae:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005cb2:	fa22 f303 	lsr.w	r3, r2, r3
 8005cb6:	f003 0301 	and.w	r3, r3, #1
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d01b      	beq.n	8005cf6 <motion_on_set_origin+0xc2>
            // [MODIFICADO] "Zera" a origem do *usuário*
            g_user_origin_enc[axis] = g_encoder_position[axis];
 8005cbe:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005cc2:	f897 1037 	ldrb.w	r1, [r7, #55]	@ 0x37
 8005cc6:	4a31      	ldr	r2, [pc, #196]	@ (8005d8c <motion_on_set_origin+0x158>)
 8005cc8:	00db      	lsls	r3, r3, #3
 8005cca:	4413      	add	r3, r2
 8005ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cd0:	482f      	ldr	r0, [pc, #188]	@ (8005d90 <motion_on_set_origin+0x15c>)
 8005cd2:	00c9      	lsls	r1, r1, #3
 8005cd4:	4401      	add	r1, r0
 8005cd6:	e9c1 2300 	strd	r2, r3, [r1]

            // Também zera a origem do *segmento CASC* (para status)
            g_encoder_origin[axis] = g_encoder_position[axis];
 8005cda:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005cde:	f897 1037 	ldrb.w	r1, [r7, #55]	@ 0x37
 8005ce2:	4a2a      	ldr	r2, [pc, #168]	@ (8005d8c <motion_on_set_origin+0x158>)
 8005ce4:	00db      	lsls	r3, r3, #3
 8005ce6:	4413      	add	r3, r2
 8005ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cec:	4829      	ldr	r0, [pc, #164]	@ (8005d94 <motion_on_set_origin+0x160>)
 8005cee:	00c9      	lsls	r1, r1, #3
 8005cf0:	4401      	add	r1, r0
 8005cf2:	e9c1 2300 	strd	r2, r3, [r1]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8005cf6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005cfa:	3301      	adds	r3, #1
 8005cfc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8005d00:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005d04:	2b02      	cmp	r3, #2
 8005d06:	d9d0      	bls.n	8005caa <motion_on_set_origin+0x76>
        }
    }
    motion_unlock(primask);
 8005d08:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005d0a:	f7fd fbce 	bl	80034aa <motion_unlock>

    set_origin_resp_t resp;
    resp.frameId = req.frameId;
 8005d0e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005d12:	773b      	strb	r3, [r7, #28]
    // Reporta a nova origem (posição absoluta do encoder)
    resp.x0 = (int32_t)(g_user_origin_enc[AXIS_X] & 0xFFFFFFFF);
 8005d14:	4b1e      	ldr	r3, [pc, #120]	@ (8005d90 <motion_on_set_origin+0x15c>)
 8005d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d1a:	4613      	mov	r3, r2
 8005d1c:	623b      	str	r3, [r7, #32]
    resp.y0 = (int32_t)(g_user_origin_enc[AXIS_Y] & 0xFFFFFFFF);
 8005d1e:	4b1c      	ldr	r3, [pc, #112]	@ (8005d90 <motion_on_set_origin+0x15c>)
 8005d20:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8005d24:	4613      	mov	r3, r2
 8005d26:	627b      	str	r3, [r7, #36]	@ 0x24
    resp.z0 = (int32_t)(g_user_origin_enc[AXIS_Z] & 0xFFFFFFFF);
 8005d28:	4b19      	ldr	r3, [pc, #100]	@ (8005d90 <motion_on_set_origin+0x15c>)
 8005d2a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8005d2e:	4613      	mov	r3, r2
 8005d30:	62bb      	str	r3, [r7, #40]	@ 0x28

    uint8_t raw[16];
    if (set_origin_resp_encoder(&resp, raw, sizeof raw) == PROTO_OK) {
 8005d32:	f107 010c 	add.w	r1, r7, #12
 8005d36:	f107 031c 	add.w	r3, r7, #28
 8005d3a:	2210      	movs	r2, #16
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	f7fc f853 	bl	8001de8 <set_origin_resp_encoder>
 8005d42:	4603      	mov	r3, r0
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d105      	bne.n	8005d54 <motion_on_set_origin+0x120>
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 8005d48:	f107 030c 	add.w	r3, r7, #12
 8005d4c:	2110      	movs	r1, #16
 8005d4e:	4618      	mov	r0, r3
 8005d50:	f001 f8c2 	bl	8006ed8 <app_resp_push>
    }
    LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "set_origin", "mask=0x%02X", (unsigned)req.mask);
 8005d54:	4a08      	ldr	r2, [pc, #32]	@ (8005d78 <motion_on_set_origin+0x144>)
 8005d56:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8005d5a:	9302      	str	r3, [sp, #8]
 8005d5c:	4b0e      	ldr	r3, [pc, #56]	@ (8005d98 <motion_on_set_origin+0x164>)
 8005d5e:	9301      	str	r3, [sp, #4]
 8005d60:	4b07      	ldr	r3, [pc, #28]	@ (8005d80 <motion_on_set_origin+0x14c>)
 8005d62:	9300      	str	r3, [sp, #0]
 8005d64:	4613      	mov	r3, r2
 8005d66:	2200      	movs	r2, #0
 8005d68:	2102      	movs	r1, #2
 8005d6a:	2002      	movs	r0, #2
 8005d6c:	f7fd f8de 	bl	8002f2c <log_event_auto>
}
 8005d70:	3738      	adds	r7, #56	@ 0x38
 8005d72:	46bd      	mov	sp, r7
 8005d74:	bd80      	pop	{r7, pc}
 8005d76:	bf00      	nop
 8005d78:	08011f80 	.word	0x08011f80
 8005d7c:	0801206c 	.word	0x0801206c
 8005d80:	08012138 	.word	0x08012138
 8005d84:	200000f0 	.word	0x200000f0
 8005d88:	08012144 	.word	0x08012144
 8005d8c:	20000c90 	.word	0x20000c90
 8005d90:	20000cd0 	.word	0x20000cd0
 8005d94:	20000cb8 	.word	0x20000cb8
 8005d98:	08012154 	.word	0x08012154

08005d9c <motion_on_encoder_status>:

void motion_on_encoder_status(const uint8_t *frame, uint32_t len) {
 8005d9c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005da0:	b09c      	sub	sp, #112	@ 0x70
 8005da2:	af02      	add	r7, sp, #8
 8005da4:	6078      	str	r0, [r7, #4]
 8005da6:	6039      	str	r1, [r7, #0]
    encoder_status_req_t req;
    if (encoder_status_req_decoder(frame, len, &req) != PROTO_OK) {
 8005da8:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8005dac:	461a      	mov	r2, r3
 8005dae:	6839      	ldr	r1, [r7, #0]
 8005db0:	6878      	ldr	r0, [r7, #4]
 8005db2:	f7fa fd0d 	bl	80007d0 <encoder_status_req_decoder>
 8005db6:	4603      	mov	r3, r0
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d00c      	beq.n	8005dd6 <motion_on_encoder_status+0x3a>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "enc_status", "decode_fail");
 8005dbc:	4a5b      	ldr	r2, [pc, #364]	@ (8005f2c <motion_on_encoder_status+0x190>)
 8005dbe:	4b5c      	ldr	r3, [pc, #368]	@ (8005f30 <motion_on_encoder_status+0x194>)
 8005dc0:	9301      	str	r3, [sp, #4]
 8005dc2:	4b5c      	ldr	r3, [pc, #368]	@ (8005f34 <motion_on_encoder_status+0x198>)
 8005dc4:	9300      	str	r3, [sp, #0]
 8005dc6:	4613      	mov	r3, r2
 8005dc8:	f06f 0201 	mvn.w	r2, #1
 8005dcc:	2164      	movs	r1, #100	@ 0x64
 8005dce:	2002      	movs	r0, #2
 8005dd0:	f7fd f8ac 	bl	8002f2c <log_event_auto>
 8005dd4:	e0a6      	b.n	8005f24 <motion_on_encoder_status+0x188>

    // [MODIFICADO] Reporta a posição 'abs' como a relativa ao 'set_origin'
    int32_t rel_user[3];
    int32_t abs_enc[3];

    uint32_t primask = motion_lock();
 8005dd6:	f7fd fb57 	bl	8003488 <motion_lock>
 8005dda:	64f8      	str	r0, [r7, #76]	@ 0x4c
    motion_refresh_status_locked(); // Atualiza g_status.pidErrX/Y/Z
 8005ddc:	f7fd fd30 	bl	8003840 <motion_refresh_status_locked>
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8005de0:	2300      	movs	r3, #0
 8005de2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8005de6:	e06a      	b.n	8005ebe <motion_on_encoder_status+0x122>
        int64_t a = g_encoder_position[axis];
 8005de8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8005dec:	4a52      	ldr	r2, [pc, #328]	@ (8005f38 <motion_on_encoder_status+0x19c>)
 8005dee:	00db      	lsls	r3, r3, #3
 8005df0:	4413      	add	r3, r2
 8005df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005df6:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
        if (a > INT32_MAX) a = INT32_MAX; else if (a < INT32_MIN) a = INT32_MIN;
 8005dfa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005dfe:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8005e02:	f173 0300 	sbcs.w	r3, r3, #0
 8005e06:	db06      	blt.n	8005e16 <motion_on_encoder_status+0x7a>
 8005e08:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8005e0c:	f04f 0300 	mov.w	r3, #0
 8005e10:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
 8005e14:	e00c      	b.n	8005e30 <motion_on_encoder_status+0x94>
 8005e16:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005e1a:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8005e1e:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8005e22:	da05      	bge.n	8005e30 <motion_on_encoder_status+0x94>
 8005e24:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005e28:	f04f 33ff 	mov.w	r3, #4294967295
 8005e2c:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
        abs_enc[axis] = (int32_t)a;
 8005e30:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8005e34:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005e36:	009b      	lsls	r3, r3, #2
 8005e38:	3368      	adds	r3, #104	@ 0x68
 8005e3a:	443b      	add	r3, r7
 8005e3c:	f843 2c38 	str.w	r2, [r3, #-56]

        // Posição relativa à "origem" do usuário
        int64_t r = (int64_t)abs_enc[axis] - (int64_t)g_user_origin_enc[axis];
 8005e40:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8005e44:	009b      	lsls	r3, r3, #2
 8005e46:	3368      	adds	r3, #104	@ 0x68
 8005e48:	443b      	add	r3, r7
 8005e4a:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8005e4e:	17da      	asrs	r2, r3, #31
 8005e50:	461c      	mov	r4, r3
 8005e52:	4615      	mov	r5, r2
 8005e54:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8005e58:	4a38      	ldr	r2, [pc, #224]	@ (8005f3c <motion_on_encoder_status+0x1a0>)
 8005e5a:	00db      	lsls	r3, r3, #3
 8005e5c:	4413      	add	r3, r2
 8005e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e62:	ebb4 0802 	subs.w	r8, r4, r2
 8005e66:	eb65 0903 	sbc.w	r9, r5, r3
 8005e6a:	e9c7 8914 	strd	r8, r9, [r7, #80]	@ 0x50
        if (r > INT32_MAX) r = INT32_MAX; else if (r < INT32_MIN) r = INT32_MIN;
 8005e6e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005e72:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8005e76:	f173 0300 	sbcs.w	r3, r3, #0
 8005e7a:	db06      	blt.n	8005e8a <motion_on_encoder_status+0xee>
 8005e7c:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8005e80:	f04f 0300 	mov.w	r3, #0
 8005e84:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
 8005e88:	e00c      	b.n	8005ea4 <motion_on_encoder_status+0x108>
 8005e8a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005e8e:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8005e92:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8005e96:	da05      	bge.n	8005ea4 <motion_on_encoder_status+0x108>
 8005e98:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005e9c:	f04f 33ff 	mov.w	r3, #4294967295
 8005ea0:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
        rel_user[axis] = (int32_t)r;
 8005ea4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8005ea8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005eaa:	009b      	lsls	r3, r3, #2
 8005eac:	3368      	adds	r3, #104	@ 0x68
 8005eae:	443b      	add	r3, r7
 8005eb0:	f843 2c2c 	str.w	r2, [r3, #-44]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8005eb4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8005eb8:	3301      	adds	r3, #1
 8005eba:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8005ebe:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8005ec2:	2b02      	cmp	r3, #2
 8005ec4:	d990      	bls.n	8005de8 <motion_on_encoder_status+0x4c>
    }
    motion_unlock(primask);
 8005ec6:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8005ec8:	f7fd faef 	bl	80034aa <motion_unlock>

    encoder_status_resp_t resp;
    resp.frameId = req.frameId;
 8005ecc:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8005ed0:	773b      	strb	r3, [r7, #28]
    resp.pidErrX = (uint8_t)g_status.pidErrX;
 8005ed2:	4b1b      	ldr	r3, [pc, #108]	@ (8005f40 <motion_on_encoder_status+0x1a4>)
 8005ed4:	795b      	ldrb	r3, [r3, #5]
 8005ed6:	b25b      	sxtb	r3, r3
 8005ed8:	b2db      	uxtb	r3, r3
 8005eda:	777b      	strb	r3, [r7, #29]
    resp.pidErrY = (uint8_t)g_status.pidErrY;
 8005edc:	4b18      	ldr	r3, [pc, #96]	@ (8005f40 <motion_on_encoder_status+0x1a4>)
 8005ede:	799b      	ldrb	r3, [r3, #6]
 8005ee0:	b25b      	sxtb	r3, r3
 8005ee2:	b2db      	uxtb	r3, r3
 8005ee4:	77bb      	strb	r3, [r7, #30]
    resp.pidErrZ = (uint8_t)g_status.pidErrZ;
 8005ee6:	4b16      	ldr	r3, [pc, #88]	@ (8005f40 <motion_on_encoder_status+0x1a4>)
 8005ee8:	79db      	ldrb	r3, [r3, #7]
 8005eea:	b25b      	sxtb	r3, r3
 8005eec:	b2db      	uxtb	r3, r3
 8005eee:	77fb      	strb	r3, [r7, #31]
    resp.delta = 0;
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	f887 3020 	strb.w	r3, [r7, #32]
    resp.absX = rel_user[AXIS_X]; // Reporta a Posição Relativa do Usuário
 8005ef6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ef8:	627b      	str	r3, [r7, #36]	@ 0x24
    resp.absY = rel_user[AXIS_Y];
 8005efa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005efc:	62bb      	str	r3, [r7, #40]	@ 0x28
    resp.absZ = rel_user[AXIS_Z];
 8005efe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f00:	62fb      	str	r3, [r7, #44]	@ 0x2c

    uint8_t raw[20];
    if (encoder_status_resp_encoder(&resp, raw, sizeof raw) == PROTO_OK) {
 8005f02:	f107 0108 	add.w	r1, r7, #8
 8005f06:	f107 031c 	add.w	r3, r7, #28
 8005f0a:	2214      	movs	r2, #20
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	f7fb fb16 	bl	800153e <encoder_status_resp_encoder>
 8005f12:	4603      	mov	r3, r0
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d105      	bne.n	8005f24 <motion_on_encoder_status+0x188>
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 8005f18:	f107 0308 	add.w	r3, r7, #8
 8005f1c:	2114      	movs	r1, #20
 8005f1e:	4618      	mov	r0, r3
 8005f20:	f000 ffda 	bl	8006ed8 <app_resp_push>
    }
}
 8005f24:	3768      	adds	r7, #104	@ 0x68
 8005f26:	46bd      	mov	sp, r7
 8005f28:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005f2c:	08011f80 	.word	0x08011f80
 8005f30:	0801206c 	.word	0x0801206c
 8005f34:	08012160 	.word	0x08012160
 8005f38:	20000c90 	.word	0x20000c90
 8005f3c:	20000cd0 	.word	0x20000cd0
 8005f40:	200000f0 	.word	0x200000f0

08005f44 <motion_on_motion_estimate>:

void motion_on_motion_estimate(const uint8_t *frame, uint32_t len) {
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b08e      	sub	sp, #56	@ 0x38
 8005f48:	af02      	add	r7, sp, #8
 8005f4a:	6078      	str	r0, [r7, #4]
 8005f4c:	6039      	str	r1, [r7, #0]
    motion_estimate_req_t req;
    if (motion_estimate_req_decoder(frame, len, &req) != PROTO_OK) {
 8005f4e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005f52:	461a      	mov	r2, r3
 8005f54:	6839      	ldr	r1, [r7, #0]
 8005f56:	6878      	ldr	r0, [r7, #4]
 8005f58:	f7fa fe14 	bl	8000b84 <motion_estimate_req_decoder>
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d00c      	beq.n	8005f7c <motion_on_motion_estimate+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "motion_est", "decode_fail");
 8005f62:	4a21      	ldr	r2, [pc, #132]	@ (8005fe8 <motion_on_motion_estimate+0xa4>)
 8005f64:	4b21      	ldr	r3, [pc, #132]	@ (8005fec <motion_on_motion_estimate+0xa8>)
 8005f66:	9301      	str	r3, [sp, #4]
 8005f68:	4b21      	ldr	r3, [pc, #132]	@ (8005ff0 <motion_on_motion_estimate+0xac>)
 8005f6a:	9300      	str	r3, [sp, #0]
 8005f6c:	4613      	mov	r3, r2
 8005f6e:	f06f 0201 	mvn.w	r2, #1
 8005f72:	2164      	movs	r1, #100	@ 0x64
 8005f74:	2002      	movs	r0, #2
 8005f76:	f7fc ffd9 	bl	8002f2c <log_event_auto>
 8005f7a:	e031      	b.n	8005fe0 <motion_on_motion_estimate+0x9c>
        return;
    }
    motion_estimate_resp_t resp;
    resp.frameId = req.frameId;
 8005f7c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005f80:	773b      	strb	r3, [r7, #28]
    // Se não validado, responde zeros (requisito do usuário)
    resp.avgAccel  = g_est.valid ? g_est.avg_accel_sps2 : 0;
 8005f82:	4b1c      	ldr	r3, [pc, #112]	@ (8005ff4 <motion_on_motion_estimate+0xb0>)
 8005f84:	789b      	ldrb	r3, [r3, #2]
 8005f86:	b2db      	uxtb	r3, r3
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d002      	beq.n	8005f92 <motion_on_motion_estimate+0x4e>
 8005f8c:	4b19      	ldr	r3, [pc, #100]	@ (8005ff4 <motion_on_motion_estimate+0xb0>)
 8005f8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f90:	e000      	b.n	8005f94 <motion_on_motion_estimate+0x50>
 8005f92:	2300      	movs	r3, #0
 8005f94:	623b      	str	r3, [r7, #32]
    resp.avgCruise = g_est.valid ? g_est.avg_cruise_sps : 0;
 8005f96:	4b17      	ldr	r3, [pc, #92]	@ (8005ff4 <motion_on_motion_estimate+0xb0>)
 8005f98:	789b      	ldrb	r3, [r3, #2]
 8005f9a:	b2db      	uxtb	r3, r3
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d002      	beq.n	8005fa6 <motion_on_motion_estimate+0x62>
 8005fa0:	4b14      	ldr	r3, [pc, #80]	@ (8005ff4 <motion_on_motion_estimate+0xb0>)
 8005fa2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005fa4:	e000      	b.n	8005fa8 <motion_on_motion_estimate+0x64>
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	627b      	str	r3, [r7, #36]	@ 0x24
    resp.avgDecel  = g_est.valid ? g_est.avg_decel_sps2 : 0;
 8005faa:	4b12      	ldr	r3, [pc, #72]	@ (8005ff4 <motion_on_motion_estimate+0xb0>)
 8005fac:	789b      	ldrb	r3, [r3, #2]
 8005fae:	b2db      	uxtb	r3, r3
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d002      	beq.n	8005fba <motion_on_motion_estimate+0x76>
 8005fb4:	4b0f      	ldr	r3, [pc, #60]	@ (8005ff4 <motion_on_motion_estimate+0xb0>)
 8005fb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fb8:	e000      	b.n	8005fbc <motion_on_motion_estimate+0x78>
 8005fba:	2300      	movs	r3, #0
 8005fbc:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t raw[16];
    if (motion_estimate_resp_encoder(&resp, raw, sizeof raw) == PROTO_OK) {
 8005fbe:	f107 010c 	add.w	r1, r7, #12
 8005fc2:	f107 031c 	add.w	r3, r7, #28
 8005fc6:	2210      	movs	r2, #16
 8005fc8:	4618      	mov	r0, r3
 8005fca:	f7fb fc3d 	bl	8001848 <motion_estimate_resp_encoder>
 8005fce:	4603      	mov	r3, r0
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d105      	bne.n	8005fe0 <motion_on_motion_estimate+0x9c>
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 8005fd4:	f107 030c 	add.w	r3, r7, #12
 8005fd8:	2110      	movs	r1, #16
 8005fda:	4618      	mov	r0, r3
 8005fdc:	f000 ff7c 	bl	8006ed8 <app_resp_push>
    }
}
 8005fe0:	3730      	adds	r7, #48	@ 0x30
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bd80      	pop	{r7, pc}
 8005fe6:	bf00      	nop
 8005fe8:	08011f80 	.word	0x08011f80
 8005fec:	0801206c 	.word	0x0801206c
 8005ff0:	0801216c 	.word	0x0801216c
 8005ff4:	20000d50 	.word	0x20000d50

08005ff8 <motion_on_diag_ctrl>:

void motion_on_diag_ctrl(const uint8_t *frame, uint32_t len) {
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b088      	sub	sp, #32
 8005ffc:	af02      	add	r7, sp, #8
 8005ffe:	6078      	str	r0, [r7, #4]
 8006000:	6039      	str	r1, [r7, #0]
    diag_ctrl_req_t req;
    if (diag_ctrl_req_decoder(frame, len, &req) != PROTO_OK) {
 8006002:	f107 0314 	add.w	r3, r7, #20
 8006006:	461a      	mov	r2, r3
 8006008:	6839      	ldr	r1, [r7, #0]
 800600a:	6878      	ldr	r0, [r7, #4]
 800600c:	f7fa fb66 	bl	80006dc <diag_ctrl_req_decoder>
 8006010:	4603      	mov	r3, r0
 8006012:	2b00      	cmp	r3, #0
 8006014:	d00c      	beq.n	8006030 <motion_on_diag_ctrl+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "diag_ctrl", "decode_fail");
 8006016:	4a18      	ldr	r2, [pc, #96]	@ (8006078 <motion_on_diag_ctrl+0x80>)
 8006018:	4b18      	ldr	r3, [pc, #96]	@ (800607c <motion_on_diag_ctrl+0x84>)
 800601a:	9301      	str	r3, [sp, #4]
 800601c:	4b18      	ldr	r3, [pc, #96]	@ (8006080 <motion_on_diag_ctrl+0x88>)
 800601e:	9300      	str	r3, [sp, #0]
 8006020:	4613      	mov	r3, r2
 8006022:	f06f 0201 	mvn.w	r2, #1
 8006026:	2164      	movs	r1, #100	@ 0x64
 8006028:	2002      	movs	r0, #2
 800602a:	f7fc ff7f 	bl	8002f2c <log_event_auto>
 800602e:	e01f      	b.n	8006070 <motion_on_diag_ctrl+0x78>
        return;
    }
    // bit0 controla o SPD via SWO
    g_diag_swo_spd_enable = (req.flags & 0x01) ? 1u : 0u;
 8006030:	7d7b      	ldrb	r3, [r7, #21]
 8006032:	f003 0301 	and.w	r3, r3, #1
 8006036:	b2da      	uxtb	r2, r3
 8006038:	4b12      	ldr	r3, [pc, #72]	@ (8006084 <motion_on_diag_ctrl+0x8c>)
 800603a:	701a      	strb	r2, [r3, #0]
    diag_ctrl_resp_t resp;
    resp.frameId = req.frameId;
 800603c:	7d3b      	ldrb	r3, [r7, #20]
 800603e:	743b      	strb	r3, [r7, #16]
    resp.flags = (uint8_t)(g_diag_swo_spd_enable & 0x01);
 8006040:	4b10      	ldr	r3, [pc, #64]	@ (8006084 <motion_on_diag_ctrl+0x8c>)
 8006042:	781b      	ldrb	r3, [r3, #0]
 8006044:	b2db      	uxtb	r3, r3
 8006046:	f003 0301 	and.w	r3, r3, #1
 800604a:	b2db      	uxtb	r3, r3
 800604c:	747b      	strb	r3, [r7, #17]
    uint8_t raw[5];
    if (diag_ctrl_resp_encoder(&resp, raw, sizeof raw) == PROTO_OK) {
 800604e:	f107 0108 	add.w	r1, r7, #8
 8006052:	f107 0310 	add.w	r3, r7, #16
 8006056:	2205      	movs	r2, #5
 8006058:	4618      	mov	r0, r3
 800605a:	f7fb fa03 	bl	8001464 <diag_ctrl_resp_encoder>
 800605e:	4603      	mov	r3, r0
 8006060:	2b00      	cmp	r3, #0
 8006062:	d105      	bne.n	8006070 <motion_on_diag_ctrl+0x78>
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 8006064:	f107 0308 	add.w	r3, r7, #8
 8006068:	2105      	movs	r1, #5
 800606a:	4618      	mov	r0, r3
 800606c:	f000 ff34 	bl	8006ed8 <app_resp_push>
    }
}
 8006070:	3718      	adds	r7, #24
 8006072:	46bd      	mov	sp, r7
 8006074:	bd80      	pop	{r7, pc}
 8006076:	bf00      	nop
 8006078:	08011f80 	.word	0x08011f80
 800607c:	0801206c 	.word	0x0801206c
 8006080:	08012178 	.word	0x08012178
 8006084:	20000d49 	.word	0x20000d49

08006088 <motion_on_set_enc_ppr>:

void motion_on_set_enc_ppr(const uint8_t *frame, uint32_t len) {
 8006088:	b580      	push	{r7, lr}
 800608a:	b090      	sub	sp, #64	@ 0x40
 800608c:	af04      	add	r7, sp, #16
 800608e:	6078      	str	r0, [r7, #4]
 8006090:	6039      	str	r1, [r7, #0]
    set_enc_ppr_req_t req;
    if (set_enc_ppr_req_decoder(frame, len, &req) != PROTO_OK) {
 8006092:	f107 031c 	add.w	r3, r7, #28
 8006096:	461a      	mov	r2, r3
 8006098:	6839      	ldr	r1, [r7, #0]
 800609a:	6878      	ldr	r0, [r7, #4]
 800609c:	f7fb f81b 	bl	80010d6 <set_enc_ppr_req_decoder>
 80060a0:	4603      	mov	r3, r0
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d00c      	beq.n	80060c0 <motion_on_set_enc_ppr+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "set_enc_ppr", "decode_fail");
 80060a6:	4a38      	ldr	r2, [pc, #224]	@ (8006188 <motion_on_set_enc_ppr+0x100>)
 80060a8:	4b38      	ldr	r3, [pc, #224]	@ (800618c <motion_on_set_enc_ppr+0x104>)
 80060aa:	9301      	str	r3, [sp, #4]
 80060ac:	4b38      	ldr	r3, [pc, #224]	@ (8006190 <motion_on_set_enc_ppr+0x108>)
 80060ae:	9300      	str	r3, [sp, #0]
 80060b0:	4613      	mov	r3, r2
 80060b2:	f06f 0201 	mvn.w	r2, #1
 80060b6:	2164      	movs	r1, #100	@ 0x64
 80060b8:	2002      	movs	r0, #2
 80060ba:	f7fc ff37 	bl	8002f2c <log_event_auto>
        return;
 80060be:	e060      	b.n	8006182 <motion_on_set_enc_ppr+0xfa>
    }
    // Não permitir alterar durante movimento
    if (g_status.state == MOTION_RUNNING) {
 80060c0:	4b34      	ldr	r3, [pc, #208]	@ (8006194 <motion_on_set_enc_ppr+0x10c>)
 80060c2:	781b      	ldrb	r3, [r3, #0]
 80060c4:	b2db      	uxtb	r3, r3
 80060c6:	2b02      	cmp	r3, #2
 80060c8:	d10c      	bne.n	80060e4 <motion_on_set_enc_ppr+0x5c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "set_enc_ppr", "busy_running");
 80060ca:	4a2f      	ldr	r2, [pc, #188]	@ (8006188 <motion_on_set_enc_ppr+0x100>)
 80060cc:	4b32      	ldr	r3, [pc, #200]	@ (8006198 <motion_on_set_enc_ppr+0x110>)
 80060ce:	9301      	str	r3, [sp, #4]
 80060d0:	4b2f      	ldr	r3, [pc, #188]	@ (8006190 <motion_on_set_enc_ppr+0x108>)
 80060d2:	9300      	str	r3, [sp, #0]
 80060d4:	4613      	mov	r3, r2
 80060d6:	f06f 0203 	mvn.w	r2, #3
 80060da:	2164      	movs	r1, #100	@ 0x64
 80060dc:	2002      	movs	r0, #2
 80060de:	f7fc ff25 	bl	8002f2c <log_event_auto>
        return;
 80060e2:	e04e      	b.n	8006182 <motion_on_set_enc_ppr+0xfa>
    }
    uint8_t a = req.axis;
 80060e4:	7f7b      	ldrb	r3, [r7, #29]
 80060e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (a > 2) {
 80060ea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80060ee:	2b02      	cmp	r3, #2
 80060f0:	d90c      	bls.n	800610c <motion_on_set_enc_ppr+0x84>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "set_enc_ppr", "bad_axis");
 80060f2:	4a25      	ldr	r2, [pc, #148]	@ (8006188 <motion_on_set_enc_ppr+0x100>)
 80060f4:	4b29      	ldr	r3, [pc, #164]	@ (800619c <motion_on_set_enc_ppr+0x114>)
 80060f6:	9301      	str	r3, [sp, #4]
 80060f8:	4b25      	ldr	r3, [pc, #148]	@ (8006190 <motion_on_set_enc_ppr+0x108>)
 80060fa:	9300      	str	r3, [sp, #0]
 80060fc:	4613      	mov	r3, r2
 80060fe:	f06f 0203 	mvn.w	r2, #3
 8006102:	2164      	movs	r1, #100	@ 0x64
 8006104:	2002      	movs	r0, #2
 8006106:	f7fc ff11 	bl	8002f2c <log_event_auto>
        return;
 800610a:	e03a      	b.n	8006182 <motion_on_set_enc_ppr+0xfa>
    }
    uint32_t ppr = (req.ppr == 0u) ? 1u : req.ppr; // evita zero
 800610c:	6a3b      	ldr	r3, [r7, #32]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d001      	beq.n	8006116 <motion_on_set_enc_ppr+0x8e>
 8006112:	6a3b      	ldr	r3, [r7, #32]
 8006114:	e000      	b.n	8006118 <motion_on_set_enc_ppr+0x90>
 8006116:	2301      	movs	r3, #1
 8006118:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint32_t primask = motion_lock();
 800611a:	f7fd f9b5 	bl	8003488 <motion_lock>
 800611e:	6278      	str	r0, [r7, #36]	@ 0x24
    g_enc_counts_per_rev[a] = ppr;
 8006120:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006124:	491e      	ldr	r1, [pc, #120]	@ (80061a0 <motion_on_set_enc_ppr+0x118>)
 8006126:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006128:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    motion_unlock(primask);
 800612c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800612e:	f7fd f9bc 	bl	80034aa <motion_unlock>

    set_enc_ppr_resp_t resp;
    resp.frameId = req.frameId;
 8006132:	7f3b      	ldrb	r3, [r7, #28]
 8006134:	753b      	strb	r3, [r7, #20]
    resp.axis = a;
 8006136:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800613a:	757b      	strb	r3, [r7, #21]
    resp.ppr = ppr;
 800613c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800613e:	61bb      	str	r3, [r7, #24]
    uint8_t raw[9];
    if (set_enc_ppr_resp_encoder(&resp, raw, sizeof raw) == PROTO_OK) {
 8006140:	f107 0108 	add.w	r1, r7, #8
 8006144:	f107 0314 	add.w	r3, r7, #20
 8006148:	2209      	movs	r2, #9
 800614a:	4618      	mov	r0, r3
 800614c:	f7fb fdd7 	bl	8001cfe <set_enc_ppr_resp_encoder>
 8006150:	4603      	mov	r3, r0
 8006152:	2b00      	cmp	r3, #0
 8006154:	d105      	bne.n	8006162 <motion_on_set_enc_ppr+0xda>
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 8006156:	f107 0308 	add.w	r3, r7, #8
 800615a:	2109      	movs	r1, #9
 800615c:	4618      	mov	r0, r3
 800615e:	f000 febb 	bl	8006ed8 <app_resp_push>
    }
    LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "set_enc_ppr", "axis=%u ppr=%lu", (unsigned)a, (unsigned long)ppr);
 8006162:	4909      	ldr	r1, [pc, #36]	@ (8006188 <motion_on_set_enc_ppr+0x100>)
 8006164:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006168:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800616a:	9203      	str	r2, [sp, #12]
 800616c:	9302      	str	r3, [sp, #8]
 800616e:	4b0d      	ldr	r3, [pc, #52]	@ (80061a4 <motion_on_set_enc_ppr+0x11c>)
 8006170:	9301      	str	r3, [sp, #4]
 8006172:	4b07      	ldr	r3, [pc, #28]	@ (8006190 <motion_on_set_enc_ppr+0x108>)
 8006174:	9300      	str	r3, [sp, #0]
 8006176:	460b      	mov	r3, r1
 8006178:	2200      	movs	r2, #0
 800617a:	2102      	movs	r1, #2
 800617c:	2002      	movs	r0, #2
 800617e:	f7fc fed5 	bl	8002f2c <log_event_auto>
}
 8006182:	3730      	adds	r7, #48	@ 0x30
 8006184:	46bd      	mov	sp, r7
 8006186:	bd80      	pop	{r7, pc}
 8006188:	08011f80 	.word	0x08011f80
 800618c:	0801206c 	.word	0x0801206c
 8006190:	08012184 	.word	0x08012184
 8006194:	200000f0 	.word	0x200000f0
 8006198:	08012144 	.word	0x08012144
 800619c:	08012190 	.word	0x08012190
 80061a0:	20000014 	.word	0x20000014
 80061a4:	0801219c 	.word	0x0801219c

080061a8 <motion_on_set_microsteps>:

void motion_on_set_microsteps(const uint8_t *frame, uint32_t len) {
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b088      	sub	sp, #32
 80061ac:	af04      	add	r7, sp, #16
 80061ae:	6078      	str	r0, [r7, #4]
 80061b0:	6039      	str	r1, [r7, #0]
    set_microsteps_req_t req;
    if (set_microsteps_req_decoder(frame, len, &req) != PROTO_OK) {
 80061b2:	f107 0308 	add.w	r3, r7, #8
 80061b6:	461a      	mov	r2, r3
 80061b8:	6839      	ldr	r1, [r7, #0]
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	f7fb f80d 	bl	80011da <set_microsteps_req_decoder>
 80061c0:	4603      	mov	r3, r0
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d00c      	beq.n	80061e0 <motion_on_set_microsteps+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "set_microsteps", "decode_fail");
 80061c6:	4a20      	ldr	r2, [pc, #128]	@ (8006248 <motion_on_set_microsteps+0xa0>)
 80061c8:	4b20      	ldr	r3, [pc, #128]	@ (800624c <motion_on_set_microsteps+0xa4>)
 80061ca:	9301      	str	r3, [sp, #4]
 80061cc:	4b20      	ldr	r3, [pc, #128]	@ (8006250 <motion_on_set_microsteps+0xa8>)
 80061ce:	9300      	str	r3, [sp, #0]
 80061d0:	4613      	mov	r3, r2
 80061d2:	f06f 0201 	mvn.w	r2, #1
 80061d6:	2164      	movs	r1, #100	@ 0x64
 80061d8:	2002      	movs	r0, #2
 80061da:	f7fc fea7 	bl	8002f2c <log_event_auto>
        return;
 80061de:	e02f      	b.n	8006240 <motion_on_set_microsteps+0x98>
    }
    if (g_status.state == MOTION_RUNNING) {
 80061e0:	4b1c      	ldr	r3, [pc, #112]	@ (8006254 <motion_on_set_microsteps+0xac>)
 80061e2:	781b      	ldrb	r3, [r3, #0]
 80061e4:	b2db      	uxtb	r3, r3
 80061e6:	2b02      	cmp	r3, #2
 80061e8:	d10c      	bne.n	8006204 <motion_on_set_microsteps+0x5c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "set_microsteps", "busy_running");
 80061ea:	4a17      	ldr	r2, [pc, #92]	@ (8006248 <motion_on_set_microsteps+0xa0>)
 80061ec:	4b1a      	ldr	r3, [pc, #104]	@ (8006258 <motion_on_set_microsteps+0xb0>)
 80061ee:	9301      	str	r3, [sp, #4]
 80061f0:	4b17      	ldr	r3, [pc, #92]	@ (8006250 <motion_on_set_microsteps+0xa8>)
 80061f2:	9300      	str	r3, [sp, #0]
 80061f4:	4613      	mov	r3, r2
 80061f6:	f06f 0203 	mvn.w	r2, #3
 80061fa:	2164      	movs	r1, #100	@ 0x64
 80061fc:	2002      	movs	r0, #2
 80061fe:	f7fc fe95 	bl	8002f2c <log_event_auto>
        return;
 8006202:	e01d      	b.n	8006240 <motion_on_set_microsteps+0x98>
    }
    uint16_t ms = (req.microsteps == 0u) ? 1u : req.microsteps;
 8006204:	897b      	ldrh	r3, [r7, #10]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d001      	beq.n	800620e <motion_on_set_microsteps+0x66>
 800620a:	897b      	ldrh	r3, [r7, #10]
 800620c:	e000      	b.n	8006210 <motion_on_set_microsteps+0x68>
 800620e:	2301      	movs	r3, #1
 8006210:	81fb      	strh	r3, [r7, #14]
    if (ms > 256u) ms = 256u;
 8006212:	89fb      	ldrh	r3, [r7, #14]
 8006214:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006218:	d902      	bls.n	8006220 <motion_on_set_microsteps+0x78>
 800621a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800621e:	81fb      	strh	r3, [r7, #14]
    g_microstep_factor = ms;
 8006220:	4a0e      	ldr	r2, [pc, #56]	@ (800625c <motion_on_set_microsteps+0xb4>)
 8006222:	89fb      	ldrh	r3, [r7, #14]
 8006224:	8013      	strh	r3, [r2, #0]
    LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "set_microsteps", "ms=%u", (unsigned)ms);
 8006226:	4a08      	ldr	r2, [pc, #32]	@ (8006248 <motion_on_set_microsteps+0xa0>)
 8006228:	89fb      	ldrh	r3, [r7, #14]
 800622a:	9302      	str	r3, [sp, #8]
 800622c:	4b0c      	ldr	r3, [pc, #48]	@ (8006260 <motion_on_set_microsteps+0xb8>)
 800622e:	9301      	str	r3, [sp, #4]
 8006230:	4b07      	ldr	r3, [pc, #28]	@ (8006250 <motion_on_set_microsteps+0xa8>)
 8006232:	9300      	str	r3, [sp, #0]
 8006234:	4613      	mov	r3, r2
 8006236:	2200      	movs	r2, #0
 8006238:	2102      	movs	r1, #2
 800623a:	2002      	movs	r0, #2
 800623c:	f7fc fe76 	bl	8002f2c <log_event_auto>
}
 8006240:	3710      	adds	r7, #16
 8006242:	46bd      	mov	sp, r7
 8006244:	bd80      	pop	{r7, pc}
 8006246:	bf00      	nop
 8006248:	08011f80 	.word	0x08011f80
 800624c:	0801206c 	.word	0x0801206c
 8006250:	080121ac 	.word	0x080121ac
 8006254:	200000f0 	.word	0x200000f0
 8006258:	08012144 	.word	0x08012144
 800625c:	20000020 	.word	0x20000020
 8006260:	080121bc 	.word	0x080121bc

08006264 <motion_on_model_run>:

void motion_on_model_run(const uint8_t *frame, uint32_t len) {
 8006264:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006268:	b096      	sub	sp, #88	@ 0x58
 800626a:	af06      	add	r7, sp, #24
 800626c:	6078      	str	r0, [r7, #4]
 800626e:	6039      	str	r1, [r7, #0]
    model_run_req_t req;
    if (model_run_req_decoder(frame, len, &req) != PROTO_OK) {
 8006270:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006274:	461a      	mov	r2, r3
 8006276:	6839      	ldr	r1, [r7, #0]
 8006278:	6878      	ldr	r0, [r7, #4]
 800627a:	f7fa fbf3 	bl	8000a64 <model_run_req_decoder>
 800627e:	4603      	mov	r3, r0
 8006280:	2b00      	cmp	r3, #0
 8006282:	d00c      	beq.n	800629e <motion_on_model_run+0x3a>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "model_run", "decode_fail");
 8006284:	4a85      	ldr	r2, [pc, #532]	@ (800649c <motion_on_model_run+0x238>)
 8006286:	4b86      	ldr	r3, [pc, #536]	@ (80064a0 <motion_on_model_run+0x23c>)
 8006288:	9301      	str	r3, [sp, #4]
 800628a:	4b86      	ldr	r3, [pc, #536]	@ (80064a4 <motion_on_model_run+0x240>)
 800628c:	9300      	str	r3, [sp, #0]
 800628e:	4613      	mov	r3, r2
 8006290:	f06f 0201 	mvn.w	r2, #1
 8006294:	2164      	movs	r1, #100	@ 0x64
 8006296:	2002      	movs	r0, #2
 8006298:	f7fc fe48 	bl	8002f2c <log_event_auto>
        return;
 800629c:	e0f9      	b.n	8006492 <motion_on_model_run+0x22e>
    }
    if (g_status.state == MOTION_RUNNING || g_has_active_segment || g_raw.active) {
 800629e:	4b82      	ldr	r3, [pc, #520]	@ (80064a8 <motion_on_model_run+0x244>)
 80062a0:	781b      	ldrb	r3, [r3, #0]
 80062a2:	b2db      	uxtb	r3, r3
 80062a4:	2b02      	cmp	r3, #2
 80062a6:	d009      	beq.n	80062bc <motion_on_model_run+0x58>
 80062a8:	4b80      	ldr	r3, [pc, #512]	@ (80064ac <motion_on_model_run+0x248>)
 80062aa:	781b      	ldrb	r3, [r3, #0]
 80062ac:	b2db      	uxtb	r3, r3
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d104      	bne.n	80062bc <motion_on_model_run+0x58>
 80062b2:	4b7f      	ldr	r3, [pc, #508]	@ (80064b0 <motion_on_model_run+0x24c>)
 80062b4:	781b      	ldrb	r3, [r3, #0]
 80062b6:	b2db      	uxtb	r3, r3
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d022      	beq.n	8006302 <motion_on_model_run+0x9e>
        model_run_resp_t r = { req.frameId, 1 };
 80062bc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80062c0:	773b      	strb	r3, [r7, #28]
 80062c2:	2301      	movs	r3, #1
 80062c4:	777b      	strb	r3, [r7, #29]
        uint8_t raw[5]; if (model_run_resp_encoder(&r, raw, sizeof raw) == PROTO_OK) (void)app_resp_push(raw, (uint32_t)sizeof raw);
 80062c6:	f107 0114 	add.w	r1, r7, #20
 80062ca:	f107 031c 	add.w	r3, r7, #28
 80062ce:	2205      	movs	r2, #5
 80062d0:	4618      	mov	r0, r3
 80062d2:	f7fb fa4c 	bl	800176e <model_run_resp_encoder>
 80062d6:	4603      	mov	r3, r0
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d105      	bne.n	80062e8 <motion_on_model_run+0x84>
 80062dc:	f107 0314 	add.w	r3, r7, #20
 80062e0:	2105      	movs	r1, #5
 80062e2:	4618      	mov	r0, r3
 80062e4:	f000 fdf8 	bl	8006ed8 <app_resp_push>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "model_run", "busy");
 80062e8:	4a6c      	ldr	r2, [pc, #432]	@ (800649c <motion_on_model_run+0x238>)
 80062ea:	4b72      	ldr	r3, [pc, #456]	@ (80064b4 <motion_on_model_run+0x250>)
 80062ec:	9301      	str	r3, [sp, #4]
 80062ee:	4b6d      	ldr	r3, [pc, #436]	@ (80064a4 <motion_on_model_run+0x240>)
 80062f0:	9300      	str	r3, [sp, #0]
 80062f2:	4613      	mov	r3, r2
 80062f4:	f06f 0203 	mvn.w	r2, #3
 80062f8:	2164      	movs	r1, #100	@ 0x64
 80062fa:	2002      	movs	r0, #2
 80062fc:	f7fc fe16 	bl	8002f2c <log_event_auto>
 8006300:	e0c7      	b.n	8006492 <motion_on_model_run+0x22e>
        return;
    }
    uint8_t a = req.axis;
 8006302:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8006306:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    if (a > 2 || req.turns == 0 || req.turns > 20 || req.freq_sps == 0) {
 800630a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800630e:	2b02      	cmp	r3, #2
 8006310:	d808      	bhi.n	8006324 <motion_on_model_run+0xc0>
 8006312:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8006314:	2b00      	cmp	r3, #0
 8006316:	d005      	beq.n	8006324 <motion_on_model_run+0xc0>
 8006318:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800631a:	2b14      	cmp	r3, #20
 800631c:	d802      	bhi.n	8006324 <motion_on_model_run+0xc0>
 800631e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006320:	2b00      	cmp	r3, #0
 8006322:	d122      	bne.n	800636a <motion_on_model_run+0x106>
        model_run_resp_t r = { req.frameId, 2 };
 8006324:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006328:	743b      	strb	r3, [r7, #16]
 800632a:	2302      	movs	r3, #2
 800632c:	747b      	strb	r3, [r7, #17]
        uint8_t raw[5]; if (model_run_resp_encoder(&r, raw, sizeof raw) == PROTO_OK) (void)app_resp_push(raw, (uint32_t)sizeof raw);
 800632e:	f107 0108 	add.w	r1, r7, #8
 8006332:	f107 0310 	add.w	r3, r7, #16
 8006336:	2205      	movs	r2, #5
 8006338:	4618      	mov	r0, r3
 800633a:	f7fb fa18 	bl	800176e <model_run_resp_encoder>
 800633e:	4603      	mov	r3, r0
 8006340:	2b00      	cmp	r3, #0
 8006342:	d105      	bne.n	8006350 <motion_on_model_run+0xec>
 8006344:	f107 0308 	add.w	r3, r7, #8
 8006348:	2105      	movs	r1, #5
 800634a:	4618      	mov	r0, r3
 800634c:	f000 fdc4 	bl	8006ed8 <app_resp_push>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "model_run", "bad_args");
 8006350:	4a52      	ldr	r2, [pc, #328]	@ (800649c <motion_on_model_run+0x238>)
 8006352:	4b59      	ldr	r3, [pc, #356]	@ (80064b8 <motion_on_model_run+0x254>)
 8006354:	9301      	str	r3, [sp, #4]
 8006356:	4b53      	ldr	r3, [pc, #332]	@ (80064a4 <motion_on_model_run+0x240>)
 8006358:	9300      	str	r3, [sp, #0]
 800635a:	4613      	mov	r3, r2
 800635c:	f06f 0203 	mvn.w	r2, #3
 8006360:	2164      	movs	r1, #100	@ 0x64
 8006362:	2002      	movs	r0, #2
 8006364:	f7fc fde2 	bl	8002f2c <log_event_auto>
 8006368:	e093      	b.n	8006492 <motion_on_model_run+0x22e>
        return;
    }
    uint32_t primask = motion_lock();
 800636a:	f7fd f88d 	bl	8003488 <motion_lock>
 800636e:	63b8      	str	r0, [r7, #56]	@ 0x38
    raw_reset();
 8006370:	f7fd f806 	bl	8003380 <raw_reset>
    g_raw.axis = a;
 8006374:	4a4e      	ldr	r2, [pc, #312]	@ (80064b0 <motion_on_model_run+0x24c>)
 8006376:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800637a:	7053      	strb	r3, [r2, #1]
    g_raw.dir = req.dir ? 1u : 0u;
 800637c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006380:	2b00      	cmp	r3, #0
 8006382:	d001      	beq.n	8006388 <motion_on_model_run+0x124>
 8006384:	2201      	movs	r2, #1
 8006386:	e000      	b.n	800638a <motion_on_model_run+0x126>
 8006388:	2200      	movs	r2, #0
 800638a:	4b49      	ldr	r3, [pc, #292]	@ (80064b0 <motion_on_model_run+0x24c>)
 800638c:	709a      	strb	r2, [r3, #2]
    g_raw.freq_sps = req.freq_sps;
 800638e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006390:	4a47      	ldr	r2, [pc, #284]	@ (80064b0 <motion_on_model_run+0x24c>)
 8006392:	6053      	str	r3, [r2, #4]
    g_raw.turns = req.turns;
 8006394:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8006396:	461a      	mov	r2, r3
 8006398:	4b45      	ldr	r3, [pc, #276]	@ (80064b0 <motion_on_model_run+0x24c>)
 800639a:	60da      	str	r2, [r3, #12]
    g_raw.ppr = g_enc_counts_per_rev[a];
 800639c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80063a0:	4a46      	ldr	r2, [pc, #280]	@ (80064bc <motion_on_model_run+0x258>)
 80063a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80063a6:	4a42      	ldr	r2, [pc, #264]	@ (80064b0 <motion_on_model_run+0x24c>)
 80063a8:	6093      	str	r3, [r2, #8]
    g_raw.accum_q16 = 0u;
 80063aa:	4b41      	ldr	r3, [pc, #260]	@ (80064b0 <motion_on_model_run+0x24c>)
 80063ac:	2200      	movs	r2, #0
 80063ae:	615a      	str	r2, [r3, #20]
    g_raw.inc_q16 = Q16_DIV_UINT(g_raw.freq_sps, MOTION_TIM6_HZ);
 80063b0:	4b3f      	ldr	r3, [pc, #252]	@ (80064b0 <motion_on_model_run+0x24c>)
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	2200      	movs	r2, #0
 80063b6:	461c      	mov	r4, r3
 80063b8:	4615      	mov	r5, r2
 80063ba:	ea4f 4914 	mov.w	r9, r4, lsr #16
 80063be:	ea4f 4804 	mov.w	r8, r4, lsl #16
 80063c2:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80063c6:	f04f 0300 	mov.w	r3, #0
 80063ca:	4640      	mov	r0, r8
 80063cc:	4649      	mov	r1, r9
 80063ce:	f7f9 ff9f 	bl	8000310 <__aeabi_uldivmod>
 80063d2:	4602      	mov	r2, r0
 80063d4:	460b      	mov	r3, r1
 80063d6:	4b36      	ldr	r3, [pc, #216]	@ (80064b0 <motion_on_model_run+0x24c>)
 80063d8:	619a      	str	r2, [r3, #24]
    motion_hw_step_low(a);
 80063da:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80063de:	4618      	mov	r0, r3
 80063e0:	f7fc ff3e 	bl	8003260 <motion_hw_step_low>
    motion_hw_set_dir(a, g_raw.dir);
 80063e4:	4b32      	ldr	r3, [pc, #200]	@ (80064b0 <motion_on_model_run+0x24c>)
 80063e6:	789a      	ldrb	r2, [r3, #2]
 80063e8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80063ec:	4611      	mov	r1, r2
 80063ee:	4618      	mov	r0, r3
 80063f0:	f7fc fe92 	bl	8003118 <motion_hw_set_dir>
    motion_hw_enable(a, 1u);
 80063f4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80063f8:	2101      	movs	r1, #1
 80063fa:	4618      	mov	r0, r3
 80063fc:	f7fc fecc 	bl	8003198 <motion_hw_enable>
    g_raw.enc_start = (int32_t)g_encoder_position[a];
 8006400:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006404:	4a2e      	ldr	r2, [pc, #184]	@ (80064c0 <motion_on_model_run+0x25c>)
 8006406:	00db      	lsls	r3, r3, #3
 8006408:	4413      	add	r3, r2
 800640a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800640e:	4b28      	ldr	r3, [pc, #160]	@ (80064b0 <motion_on_model_run+0x24c>)
 8006410:	611a      	str	r2, [r3, #16]
    g_raw.active = 1u;
 8006412:	4b27      	ldr	r3, [pc, #156]	@ (80064b0 <motion_on_model_run+0x24c>)
 8006414:	2201      	movs	r2, #1
 8006416:	701a      	strb	r2, [r3, #0]
    g_status.state = MOTION_RUNNING;
 8006418:	4b23      	ldr	r3, [pc, #140]	@ (80064a8 <motion_on_model_run+0x244>)
 800641a:	2202      	movs	r2, #2
 800641c:	701a      	strb	r2, [r3, #0]
    motion_unlock(primask);
 800641e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006420:	f7fd f843 	bl	80034aa <motion_unlock>

    // Estimador só para este eixo
    est_arm_for_axis((int8_t)a, (int32_t)g_encoder_position[a]);
 8006424:	f997 003f 	ldrsb.w	r0, [r7, #63]	@ 0x3f
 8006428:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800642c:	4a24      	ldr	r2, [pc, #144]	@ (80064c0 <motion_on_model_run+0x25c>)
 800642e:	00db      	lsls	r3, r3, #3
 8006430:	4413      	add	r3, r2
 8006432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006436:	4613      	mov	r3, r2
 8006438:	4619      	mov	r1, r3
 800643a:	f7fc ffad 	bl	8003398 <est_arm_for_axis>

    model_run_resp_t r = { req.frameId, 0 };
 800643e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006442:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8006446:	2300      	movs	r3, #0
 8006448:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    uint8_t raw[5]; if (model_run_resp_encoder(&r, raw, sizeof raw) == PROTO_OK) (void)app_resp_push(raw, (uint32_t)sizeof raw);
 800644c:	f107 0120 	add.w	r1, r7, #32
 8006450:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006454:	2205      	movs	r2, #5
 8006456:	4618      	mov	r0, r3
 8006458:	f7fb f989 	bl	800176e <model_run_resp_encoder>
 800645c:	4603      	mov	r3, r0
 800645e:	2b00      	cmp	r3, #0
 8006460:	d105      	bne.n	800646e <motion_on_model_run+0x20a>
 8006462:	f107 0320 	add.w	r3, r7, #32
 8006466:	2105      	movs	r1, #5
 8006468:	4618      	mov	r0, r3
 800646a:	f000 fd35 	bl	8006ed8 <app_resp_push>
    LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "model_run", "axis=%u freq=%lu turns=%u", (unsigned)a, (unsigned long)req.freq_sps, (unsigned)req.turns);
 800646e:	490b      	ldr	r1, [pc, #44]	@ (800649c <motion_on_model_run+0x238>)
 8006470:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006474:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006476:	8eb8      	ldrh	r0, [r7, #52]	@ 0x34
 8006478:	9004      	str	r0, [sp, #16]
 800647a:	9203      	str	r2, [sp, #12]
 800647c:	9302      	str	r3, [sp, #8]
 800647e:	4b11      	ldr	r3, [pc, #68]	@ (80064c4 <motion_on_model_run+0x260>)
 8006480:	9301      	str	r3, [sp, #4]
 8006482:	4b08      	ldr	r3, [pc, #32]	@ (80064a4 <motion_on_model_run+0x240>)
 8006484:	9300      	str	r3, [sp, #0]
 8006486:	460b      	mov	r3, r1
 8006488:	2200      	movs	r2, #0
 800648a:	2102      	movs	r1, #2
 800648c:	2002      	movs	r0, #2
 800648e:	f7fc fd4d 	bl	8002f2c <log_event_auto>
}
 8006492:	3740      	adds	r7, #64	@ 0x40
 8006494:	46bd      	mov	sp, r7
 8006496:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800649a:	bf00      	nop
 800649c:	08011f80 	.word	0x08011f80
 80064a0:	0801206c 	.word	0x0801206c
 80064a4:	080121c4 	.word	0x080121c4
 80064a8:	200000f0 	.word	0x200000f0
 80064ac:	20000188 	.word	0x20000188
 80064b0:	20000da0 	.word	0x20000da0
 80064b4:	080121d0 	.word	0x080121d0
 80064b8:	080121d8 	.word	0x080121d8
 80064bc:	20000014 	.word	0x20000014
 80064c0:	20000c90 	.word	0x20000c90
 80064c4:	080121e4 	.word	0x080121e4

080064c8 <motion_demo_set_continuous>:
    }
    motion_unlock(primask);
}

void motion_demo_set_continuous(uint8_t enable)
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b086      	sub	sp, #24
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	4603      	mov	r3, r0
 80064d0:	71fb      	strb	r3, [r7, #7]
    uint32_t primask = motion_lock();
 80064d2:	f7fc ffd9 	bl	8003488 <motion_lock>
 80064d6:	6138      	str	r0, [r7, #16]
    g_demo_continuous = (enable ? 1u : 0u);
 80064d8:	79fb      	ldrb	r3, [r7, #7]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d001      	beq.n	80064e2 <motion_demo_set_continuous+0x1a>
 80064de:	2201      	movs	r2, #1
 80064e0:	e000      	b.n	80064e4 <motion_demo_set_continuous+0x1c>
 80064e2:	2200      	movs	r2, #0
 80064e4:	4b51      	ldr	r3, [pc, #324]	@ (800662c <motion_demo_set_continuous+0x164>)
 80064e6:	701a      	strb	r2, [r3, #0]

    if (g_demo_continuous) {
 80064e8:	4b50      	ldr	r3, [pc, #320]	@ (800662c <motion_demo_set_continuous+0x164>)
 80064ea:	781b      	ldrb	r3, [r3, #0]
 80064ec:	b2db      	uxtb	r3, r3
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	f000 8088 	beq.w	8006604 <motion_demo_set_continuous+0x13c>
        g_has_active_segment = 1u;
 80064f4:	4b4e      	ldr	r3, [pc, #312]	@ (8006630 <motion_demo_set_continuous+0x168>)
 80064f6:	2201      	movs	r2, #1
 80064f8:	701a      	strb	r2, [r3, #0]

        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80064fa:	2300      	movs	r3, #0
 80064fc:	75fb      	strb	r3, [r7, #23]
 80064fe:	e078      	b.n	80065f2 <motion_demo_set_continuous+0x12a>
            motion_axis_state_t *ax = &g_axis_state[axis];
 8006500:	7dfa      	ldrb	r2, [r7, #23]
 8006502:	4613      	mov	r3, r2
 8006504:	005b      	lsls	r3, r3, #1
 8006506:	4413      	add	r3, r2
 8006508:	011b      	lsls	r3, r3, #4
 800650a:	4a4a      	ldr	r2, [pc, #296]	@ (8006634 <motion_demo_set_continuous+0x16c>)
 800650c:	4413      	add	r3, r2
 800650e:	60fb      	str	r3, [r7, #12]

            ax->total_steps     = 0xFFFFFFFFu;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	f04f 32ff 	mov.w	r2, #4294967295
 8006516:	601a      	str	r2, [r3, #0]
            ax->emitted_steps   = 0u;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	2200      	movs	r2, #0
 800651c:	605a      	str	r2, [r3, #4]

            uint16_t vtab         = g_demo_speed_table[g_demo_speed_idx & 0x3u];
 800651e:	4b46      	ldr	r3, [pc, #280]	@ (8006638 <motion_demo_set_continuous+0x170>)
 8006520:	781b      	ldrb	r3, [r3, #0]
 8006522:	b2db      	uxtb	r3, r3
 8006524:	f003 0303 	and.w	r3, r3, #3
 8006528:	4a44      	ldr	r2, [pc, #272]	@ (800663c <motion_demo_set_continuous+0x174>)
 800652a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800652e:	817b      	strh	r3, [r7, #10]
            ax->velocity_per_tick = vtab * 1000u; // Converte k_sps para sps
 8006530:	897b      	ldrh	r3, [r7, #10]
 8006532:	461a      	mov	r2, r3
 8006534:	0152      	lsls	r2, r2, #5
 8006536:	1ad2      	subs	r2, r2, r3
 8006538:	0092      	lsls	r2, r2, #2
 800653a:	4413      	add	r3, r2
 800653c:	00db      	lsls	r3, r3, #3
 800653e:	b29a      	uxth	r2, r3
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	811a      	strh	r2, [r3, #8]
            ax->v_target_sps      = ((uint32_t)vtab) * 1000u;
 8006544:	897b      	ldrh	r3, [r7, #10]
 8006546:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800654a:	fb03 f202 	mul.w	r2, r3, r2
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	61da      	str	r2, [r3, #28]
            if (ax->v_target_sps > MOTION_MAX_SPS) ax->v_target_sps = MOTION_MAX_SPS;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	69db      	ldr	r3, [r3, #28]
 8006556:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 800655a:	4293      	cmp	r3, r2
 800655c:	d903      	bls.n	8006566 <motion_demo_set_continuous+0x9e>
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8006564:	61da      	str	r2, [r3, #28]
            ax->v_actual_sps      = 0u;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	2200      	movs	r2, #0
 800656a:	621a      	str	r2, [r3, #32]
            ax->accel_sps2        = DEMO_ACCEL_SPS2;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	4a34      	ldr	r2, [pc, #208]	@ (8006640 <motion_demo_set_continuous+0x178>)
 8006570:	625a      	str	r2, [r3, #36]	@ 0x24

            ax->dda_accum_q16     = 0u;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	2200      	movs	r2, #0
 8006576:	615a      	str	r2, [r3, #20]
            ax->dda_inc_q16       = 0u;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	2200      	movs	r2, #0
 800657c:	619a      	str	r2, [r3, #24]

            ax->step_high         = 0u;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	2200      	movs	r2, #0
 8006582:	741a      	strb	r2, [r3, #16]
            ax->step_low          = 0u;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	2200      	movs	r2, #0
 8006588:	745a      	strb	r2, [r3, #17]
            ax->en_settle_ticks   = MOTION_ENABLE_SETTLE_TICKS;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	2202      	movs	r2, #2
 800658e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
            ax->dir_settle_ticks  = MOTION_DIR_SETUP_TICKS;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	2201      	movs	r2, #1
 8006596:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

            motion_hw_step_low(axis);
 800659a:	7dfb      	ldrb	r3, [r7, #23]
 800659c:	4618      	mov	r0, r3
 800659e:	f7fc fe5f 	bl	8003260 <motion_hw_step_low>
            motion_hw_set_dir(axis, 1u);   /* forward */
 80065a2:	7dfb      	ldrb	r3, [r7, #23]
 80065a4:	2101      	movs	r1, #1
 80065a6:	4618      	mov	r0, r3
 80065a8:	f7fc fdb6 	bl	8003118 <motion_hw_set_dir>
            motion_hw_enable(axis, 1u);
 80065ac:	7dfb      	ldrb	r3, [r7, #23]
 80065ae:	2101      	movs	r1, #1
 80065b0:	4618      	mov	r0, r3
 80065b2:	f7fc fdf1 	bl	8003198 <motion_hw_enable>

            // Zera origens e estado PID
            g_encoder_origin[axis] = g_encoder_position[axis];
 80065b6:	7dfb      	ldrb	r3, [r7, #23]
 80065b8:	7df9      	ldrb	r1, [r7, #23]
 80065ba:	4a22      	ldr	r2, [pc, #136]	@ (8006644 <motion_demo_set_continuous+0x17c>)
 80065bc:	00db      	lsls	r3, r3, #3
 80065be:	4413      	add	r3, r2
 80065c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065c4:	4820      	ldr	r0, [pc, #128]	@ (8006648 <motion_demo_set_continuous+0x180>)
 80065c6:	00c9      	lsls	r1, r1, #3
 80065c8:	4401      	add	r1, r0
 80065ca:	e9c1 2300 	strd	r2, r3, [r1]
            g_casc_total_steps_s32[axis] = 0;
 80065ce:	7dfb      	ldrb	r3, [r7, #23]
 80065d0:	4a1e      	ldr	r2, [pc, #120]	@ (800664c <motion_demo_set_continuous+0x184>)
 80065d2:	2100      	movs	r1, #0
 80065d4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_pi_i_accum[axis] = 0;
 80065d8:	7dfb      	ldrb	r3, [r7, #23]
 80065da:	4a1d      	ldr	r2, [pc, #116]	@ (8006650 <motion_demo_set_continuous+0x188>)
 80065dc:	2100      	movs	r1, #0
 80065de:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_pi_prev_err[axis] = 0;
 80065e2:	7dfb      	ldrb	r3, [r7, #23]
 80065e4:	4a1b      	ldr	r2, [pc, #108]	@ (8006654 <motion_demo_set_continuous+0x18c>)
 80065e6:	2100      	movs	r1, #0
 80065e8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80065ec:	7dfb      	ldrb	r3, [r7, #23]
 80065ee:	3301      	adds	r3, #1
 80065f0:	75fb      	strb	r3, [r7, #23]
 80065f2:	7dfb      	ldrb	r3, [r7, #23]
 80065f4:	2b02      	cmp	r3, #2
 80065f6:	d983      	bls.n	8006500 <motion_demo_set_continuous+0x38>
        }
        g_status.state = MOTION_RUNNING;
 80065f8:	4b17      	ldr	r3, [pc, #92]	@ (8006658 <motion_demo_set_continuous+0x190>)
 80065fa:	2202      	movs	r2, #2
 80065fc:	701a      	strb	r2, [r3, #0]
        motion_refresh_status_locked();
 80065fe:	f7fd f91f 	bl	8003840 <motion_refresh_status_locked>
 8006602:	e00b      	b.n	800661c <motion_demo_set_continuous+0x154>
    } else {
        motion_stop_all_axes_locked();
 8006604:	f7fd fad8 	bl	8003bb8 <motion_stop_all_axes_locked>
        motion_queue_clear_locked();
 8006608:	f7fd fb54 	bl	8003cb4 <motion_queue_clear_locked>
        g_has_active_segment = 0u;
 800660c:	4b08      	ldr	r3, [pc, #32]	@ (8006630 <motion_demo_set_continuous+0x168>)
 800660e:	2200      	movs	r2, #0
 8006610:	701a      	strb	r2, [r3, #0]
        g_status.state = MOTION_IDLE;
 8006612:	4b11      	ldr	r3, [pc, #68]	@ (8006658 <motion_demo_set_continuous+0x190>)
 8006614:	2200      	movs	r2, #0
 8006616:	701a      	strb	r2, [r3, #0]
        motion_refresh_status_locked();
 8006618:	f7fd f912 	bl	8003840 <motion_refresh_status_locked>
    }
    motion_unlock(primask);
 800661c:	6938      	ldr	r0, [r7, #16]
 800661e:	f7fc ff44 	bl	80034aa <motion_unlock>
}
 8006622:	bf00      	nop
 8006624:	3718      	adds	r7, #24
 8006626:	46bd      	mov	sp, r7
 8006628:	bd80      	pop	{r7, pc}
 800662a:	bf00      	nop
 800662c:	20000d48 	.word	0x20000d48
 8006630:	20000188 	.word	0x20000188
 8006634:	200000f8 	.word	0x200000f8
 8006638:	20000010 	.word	0x20000010
 800663c:	0801257c 	.word	0x0801257c
 8006640:	00030d40 	.word	0x00030d40
 8006644:	20000c90 	.word	0x20000c90
 8006648:	20000cb8 	.word	0x20000cb8
 800664c:	20000ce8 	.word	0x20000ce8
 8006650:	20000d0c 	.word	0x20000d0c
 8006654:	20000d18 	.word	0x20000d18
 8006658:	200000f0 	.word	0x200000f0

0800665c <HAL_TIM_PeriodElapsedCallback>:

/* =======================
 * Handlers de Interrupção
 * ======================= */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800665c:	b580      	push	{r7, lr}
 800665e:	b082      	sub	sp, #8
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
    if (!htim) return;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2b00      	cmp	r3, #0
 8006668:	d00f      	beq.n	800668a <HAL_TIM_PeriodElapsedCallback+0x2e>

    if (htim->Instance == TIM6) {
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4a09      	ldr	r2, [pc, #36]	@ (8006694 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d102      	bne.n	800667a <HAL_TIM_PeriodElapsedCallback+0x1e>
        // --- "OPERÁRIO" RÁPIDO @ 50kHz ---
        motion_on_tim6_tick();
 8006674:	f7fd ff04 	bl	8004480 <motion_on_tim6_tick>
 8006678:	e008      	b.n	800668c <HAL_TIM_PeriodElapsedCallback+0x30>

    } else if (htim->Instance == TIM7) {
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	4a06      	ldr	r2, [pc, #24]	@ (8006698 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8006680:	4293      	cmp	r3, r2
 8006682:	d103      	bne.n	800668c <HAL_TIM_PeriodElapsedCallback+0x30>
        // --- "CHEFE" ESTRATEGISTA @ 1kHz ---
        motion_on_tim7_tick();
 8006684:	f7fd fff2 	bl	800466c <motion_on_tim7_tick>
 8006688:	e000      	b.n	800668c <HAL_TIM_PeriodElapsedCallback+0x30>
    if (!htim) return;
 800668a:	bf00      	nop
    }
}
 800668c:	3708      	adds	r7, #8
 800668e:	46bd      	mov	sp, r7
 8006690:	bd80      	pop	{r7, pc}
 8006692:	bf00      	nop
 8006694:	40001000 	.word	0x40001000
 8006698:	40001400 	.word	0x40001400

0800669c <motion_emergency_stop>:

/* =======================
 * Parada de Emergência (FIX 2 Aplicado)
 * ======================= */
void motion_emergency_stop(void)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b082      	sub	sp, #8
 80066a0:	af00      	add	r7, sp, #0
    uint32_t primask = motion_lock();
 80066a2:	f7fc fef1 	bl	8003488 <motion_lock>
 80066a6:	6078      	str	r0, [r7, #4]

    // [FIX 2] Captura o estado ANTES de zerar
    uint8_t was_active = g_has_active_segment;
 80066a8:	4b18      	ldr	r3, [pc, #96]	@ (800670c <motion_emergency_stop+0x70>)
 80066aa:	781b      	ldrb	r3, [r3, #0]
 80066ac:	70fb      	strb	r3, [r7, #3]
    uint8_t frame_id_to_notify = g_active_frame_id;
 80066ae:	4b18      	ldr	r3, [pc, #96]	@ (8006710 <motion_emergency_stop+0x74>)
 80066b0:	781b      	ldrb	r3, [r3, #0]
 80066b2:	70bb      	strb	r3, [r7, #2]

    g_demo_continuous = 0u;
 80066b4:	4b17      	ldr	r3, [pc, #92]	@ (8006714 <motion_emergency_stop+0x78>)
 80066b6:	2200      	movs	r2, #0
 80066b8:	701a      	strb	r2, [r3, #0]
    motion_stop_all_axes_locked();
 80066ba:	f7fd fa7d 	bl	8003bb8 <motion_stop_all_axes_locked>
    motion_queue_clear_locked();
 80066be:	f7fd faf9 	bl	8003cb4 <motion_queue_clear_locked>
    g_has_active_segment = 0u;
 80066c2:	4b12      	ldr	r3, [pc, #72]	@ (800670c <motion_emergency_stop+0x70>)
 80066c4:	2200      	movs	r2, #0
 80066c6:	701a      	strb	r2, [r3, #0]
    g_active_frame_id = 0u; // Zera aqui
 80066c8:	4b11      	ldr	r3, [pc, #68]	@ (8006710 <motion_emergency_stop+0x74>)
 80066ca:	2200      	movs	r2, #0
 80066cc:	701a      	strb	r2, [r3, #0]

    g_status.state = MOTION_STOPPING;
 80066ce:	4b12      	ldr	r3, [pc, #72]	@ (8006718 <motion_emergency_stop+0x7c>)
 80066d0:	2204      	movs	r2, #4
 80066d2:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 80066d4:	f7fd f8b4 	bl	8003840 <motion_refresh_status_locked>
    motion_unlock(primask);
 80066d8:	6878      	ldr	r0, [r7, #4]
 80066da:	f7fc fee6 	bl	80034aa <motion_unlock>

    primask = motion_lock();
 80066de:	f7fc fed3 	bl	8003488 <motion_lock>
 80066e2:	6078      	str	r0, [r7, #4]
    g_status.state = MOTION_IDLE;
 80066e4:	4b0c      	ldr	r3, [pc, #48]	@ (8006718 <motion_emergency_stop+0x7c>)
 80066e6:	2200      	movs	r2, #0
 80066e8:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 80066ea:	f7fd f8a9 	bl	8003840 <motion_refresh_status_locked>
    motion_unlock(primask);
 80066ee:	6878      	ldr	r0, [r7, #4]
 80066f0:	f7fc fedb 	bl	80034aa <motion_unlock>

    // [FIX 2] Envia resposta se estava ativo,
    // independentemente do valor do frame_id (0 é válido)
    if (was_active) {
 80066f4:	78fb      	ldrb	r3, [r7, #3]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d004      	beq.n	8006704 <motion_emergency_stop+0x68>
        motion_send_move_end_response(frame_id_to_notify, 2u /* emergency */);
 80066fa:	78bb      	ldrb	r3, [r7, #2]
 80066fc:	2102      	movs	r1, #2
 80066fe:	4618      	mov	r0, r3
 8006700:	f7fd fdab 	bl	800425a <motion_send_move_end_response>
    }
}
 8006704:	bf00      	nop
 8006706:	3708      	adds	r7, #8
 8006708:	46bd      	mov	sp, r7
 800670a:	bd80      	pop	{r7, pc}
 800670c:	20000188 	.word	0x20000188
 8006710:	20000c8f 	.word	0x20000c8f
 8006714:	20000d48 	.word	0x20000d48
 8006718:	200000f0 	.word	0x200000f0

0800671c <motion_demo_is_active>:

uint8_t motion_demo_is_active(void)
{
 800671c:	b480      	push	{r7}
 800671e:	af00      	add	r7, sp, #0
    return g_demo_continuous ? 1u : 0u;
 8006720:	4b06      	ldr	r3, [pc, #24]	@ (800673c <motion_demo_is_active+0x20>)
 8006722:	781b      	ldrb	r3, [r3, #0]
 8006724:	b2db      	uxtb	r3, r3
 8006726:	2b00      	cmp	r3, #0
 8006728:	d001      	beq.n	800672e <motion_demo_is_active+0x12>
 800672a:	2301      	movs	r3, #1
 800672c:	e000      	b.n	8006730 <motion_demo_is_active+0x14>
 800672e:	2300      	movs	r3, #0
}
 8006730:	4618      	mov	r0, r3
 8006732:	46bd      	mov	sp, r7
 8006734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006738:	4770      	bx	lr
 800673a:	bf00      	nop
 800673c:	20000d48 	.word	0x20000d48

08006740 <motion_demo_cycle_speed>:

void motion_demo_cycle_speed(void)
{
 8006740:	b580      	push	{r7, lr}
 8006742:	b084      	sub	sp, #16
 8006744:	af00      	add	r7, sp, #0
    g_demo_speed_idx = (uint8_t)((g_demo_speed_idx + 1u) & 0x3u);
 8006746:	4b27      	ldr	r3, [pc, #156]	@ (80067e4 <motion_demo_cycle_speed+0xa4>)
 8006748:	781b      	ldrb	r3, [r3, #0]
 800674a:	b2db      	uxtb	r3, r3
 800674c:	3301      	adds	r3, #1
 800674e:	b2db      	uxtb	r3, r3
 8006750:	f003 0303 	and.w	r3, r3, #3
 8006754:	b2da      	uxtb	r2, r3
 8006756:	4b23      	ldr	r3, [pc, #140]	@ (80067e4 <motion_demo_cycle_speed+0xa4>)
 8006758:	701a      	strb	r2, [r3, #0]

    if (g_demo_continuous) {
 800675a:	4b23      	ldr	r3, [pc, #140]	@ (80067e8 <motion_demo_cycle_speed+0xa8>)
 800675c:	781b      	ldrb	r3, [r3, #0]
 800675e:	b2db      	uxtb	r3, r3
 8006760:	2b00      	cmp	r3, #0
 8006762:	d03b      	beq.n	80067dc <motion_demo_cycle_speed+0x9c>
        uint16_t vtab = g_demo_speed_table[g_demo_speed_idx & 0x3u];
 8006764:	4b1f      	ldr	r3, [pc, #124]	@ (80067e4 <motion_demo_cycle_speed+0xa4>)
 8006766:	781b      	ldrb	r3, [r3, #0]
 8006768:	b2db      	uxtb	r3, r3
 800676a:	f003 0303 	and.w	r3, r3, #3
 800676e:	4a1f      	ldr	r2, [pc, #124]	@ (80067ec <motion_demo_cycle_speed+0xac>)
 8006770:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006774:	813b      	strh	r3, [r7, #8]
        uint32_t v_sps = ((uint32_t)vtab) * 1000u;
 8006776:	893b      	ldrh	r3, [r7, #8]
 8006778:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800677c:	fb02 f303 	mul.w	r3, r2, r3
 8006780:	60fb      	str	r3, [r7, #12]
        if (v_sps > MOTION_MAX_SPS) v_sps = MOTION_MAX_SPS;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8006788:	4293      	cmp	r3, r2
 800678a:	d902      	bls.n	8006792 <motion_demo_cycle_speed+0x52>
 800678c:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8006790:	60fb      	str	r3, [r7, #12]

        uint32_t primask = motion_lock();
 8006792:	f7fc fe79 	bl	8003488 <motion_lock>
 8006796:	6078      	str	r0, [r7, #4]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8006798:	2300      	movs	r3, #0
 800679a:	72fb      	strb	r3, [r7, #11]
 800679c:	e018      	b.n	80067d0 <motion_demo_cycle_speed+0x90>
            g_axis_state[axis].velocity_per_tick = v_sps;
 800679e:	7afa      	ldrb	r2, [r7, #11]
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	b298      	uxth	r0, r3
 80067a4:	4912      	ldr	r1, [pc, #72]	@ (80067f0 <motion_demo_cycle_speed+0xb0>)
 80067a6:	4613      	mov	r3, r2
 80067a8:	005b      	lsls	r3, r3, #1
 80067aa:	4413      	add	r3, r2
 80067ac:	011b      	lsls	r3, r3, #4
 80067ae:	440b      	add	r3, r1
 80067b0:	3308      	adds	r3, #8
 80067b2:	4602      	mov	r2, r0
 80067b4:	801a      	strh	r2, [r3, #0]
            g_axis_state[axis].v_target_sps      = v_sps;
 80067b6:	7afa      	ldrb	r2, [r7, #11]
 80067b8:	490d      	ldr	r1, [pc, #52]	@ (80067f0 <motion_demo_cycle_speed+0xb0>)
 80067ba:	4613      	mov	r3, r2
 80067bc:	005b      	lsls	r3, r3, #1
 80067be:	4413      	add	r3, r2
 80067c0:	011b      	lsls	r3, r3, #4
 80067c2:	440b      	add	r3, r1
 80067c4:	331c      	adds	r3, #28
 80067c6:	68fa      	ldr	r2, [r7, #12]
 80067c8:	601a      	str	r2, [r3, #0]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80067ca:	7afb      	ldrb	r3, [r7, #11]
 80067cc:	3301      	adds	r3, #1
 80067ce:	72fb      	strb	r3, [r7, #11]
 80067d0:	7afb      	ldrb	r3, [r7, #11]
 80067d2:	2b02      	cmp	r3, #2
 80067d4:	d9e3      	bls.n	800679e <motion_demo_cycle_speed+0x5e>
        }
        motion_unlock(primask);
 80067d6:	6878      	ldr	r0, [r7, #4]
 80067d8:	f7fc fe67 	bl	80034aa <motion_unlock>
    }
}
 80067dc:	bf00      	nop
 80067de:	3710      	adds	r7, #16
 80067e0:	46bd      	mov	sp, r7
 80067e2:	bd80      	pop	{r7, pc}
 80067e4:	20000010 	.word	0x20000010
 80067e8:	20000d48 	.word	0x20000d48
 80067ec:	0801257c 	.word	0x0801257c
 80067f0:	200000f8 	.word	0x200000f8

080067f4 <probe_service_init>:

LOG_SVC_DEFINE(LOG_SVC_PROBE, "probe");

static probe_status_t g_probe;

void probe_service_init(void) {
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b084      	sub	sp, #16
 80067f8:	af04      	add	r7, sp, #16
	g_probe.axis_done_mask = 0;
 80067fa:	4b0e      	ldr	r3, [pc, #56]	@ (8006834 <probe_service_init+0x40>)
 80067fc:	2200      	movs	r2, #0
 80067fe:	701a      	strb	r2, [r3, #0]
	g_probe.error_flags = 0;
 8006800:	4b0c      	ldr	r3, [pc, #48]	@ (8006834 <probe_service_init+0x40>)
 8006802:	2200      	movs	r2, #0
 8006804:	705a      	strb	r2, [r3, #1]
	g_probe.latched_pos_x = g_probe.latched_pos_y = g_probe.latched_pos_z = 0;
 8006806:	2300      	movs	r3, #0
 8006808:	4a0a      	ldr	r2, [pc, #40]	@ (8006834 <probe_service_init+0x40>)
 800680a:	60d3      	str	r3, [r2, #12]
 800680c:	4a09      	ldr	r2, [pc, #36]	@ (8006834 <probe_service_init+0x40>)
 800680e:	6093      	str	r3, [r2, #8]
 8006810:	4a08      	ldr	r2, [pc, #32]	@ (8006834 <probe_service_init+0x40>)
 8006812:	6053      	str	r3, [r2, #4]

	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "ok");
 8006814:	4a08      	ldr	r2, [pc, #32]	@ (8006838 <probe_service_init+0x44>)
 8006816:	4b09      	ldr	r3, [pc, #36]	@ (800683c <probe_service_init+0x48>)
 8006818:	9302      	str	r3, [sp, #8]
 800681a:	4b09      	ldr	r3, [pc, #36]	@ (8006840 <probe_service_init+0x4c>)
 800681c:	9301      	str	r3, [sp, #4]
 800681e:	4b09      	ldr	r3, [pc, #36]	@ (8006844 <probe_service_init+0x50>)
 8006820:	9300      	str	r3, [sp, #0]
 8006822:	4613      	mov	r3, r2
 8006824:	2200      	movs	r2, #0
 8006826:	2100      	movs	r1, #0
 8006828:	2004      	movs	r0, #4
 800682a:	f7fc fb7f 	bl	8002f2c <log_event_auto>
}
 800682e:	bf00      	nop
 8006830:	46bd      	mov	sp, r7
 8006832:	bd80      	pop	{r7, pc}
 8006834:	20000dcc 	.word	0x20000dcc
 8006838:	08012200 	.word	0x08012200
 800683c:	08012208 	.word	0x08012208
 8006840:	0801220c 	.word	0x0801220c
 8006844:	08012210 	.word	0x08012210

08006848 <probe_on_move_probe_level>:
const probe_status_t* probe_status_get(void) {
	return &g_probe;
}

void probe_on_move_probe_level(const uint8_t *frame, uint32_t len) {
 8006848:	b580      	push	{r7, lr}
 800684a:	b086      	sub	sp, #24
 800684c:	af04      	add	r7, sp, #16
 800684e:	6078      	str	r0, [r7, #4]
 8006850:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len; /* implementar FSM de probe */

	LOGT_THIS(LOG_STATE_RECEIVED, PROTO_OK, "move_probe_level", "not_implemented");
 8006852:	4a08      	ldr	r2, [pc, #32]	@ (8006874 <probe_on_move_probe_level+0x2c>)
 8006854:	4b08      	ldr	r3, [pc, #32]	@ (8006878 <probe_on_move_probe_level+0x30>)
 8006856:	9302      	str	r3, [sp, #8]
 8006858:	4b08      	ldr	r3, [pc, #32]	@ (800687c <probe_on_move_probe_level+0x34>)
 800685a:	9301      	str	r3, [sp, #4]
 800685c:	4b08      	ldr	r3, [pc, #32]	@ (8006880 <probe_on_move_probe_level+0x38>)
 800685e:	9300      	str	r3, [sp, #0]
 8006860:	4613      	mov	r3, r2
 8006862:	2200      	movs	r2, #0
 8006864:	2101      	movs	r1, #1
 8006866:	2004      	movs	r0, #4
 8006868:	f7fc fb60 	bl	8002f2c <log_event_auto>
}
 800686c:	bf00      	nop
 800686e:	3708      	adds	r7, #8
 8006870:	46bd      	mov	sp, r7
 8006872:	bd80      	pop	{r7, pc}
 8006874:	08012200 	.word	0x08012200
 8006878:	08012218 	.word	0x08012218
 800687c:	0801220c 	.word	0x0801220c
 8006880:	08012228 	.word	0x08012228

08006884 <safety_service_init>:

LOG_SVC_DEFINE(LOG_SVC_SAFETY, "safety");

static volatile safety_state_t g_state = SAFETY_NORMAL;

void safety_service_init(void) {
 8006884:	b580      	push	{r7, lr}
 8006886:	b084      	sub	sp, #16
 8006888:	af04      	add	r7, sp, #16
	g_state = SAFETY_NORMAL;
 800688a:	4b09      	ldr	r3, [pc, #36]	@ (80068b0 <safety_service_init+0x2c>)
 800688c:	2200      	movs	r2, #0
 800688e:	701a      	strb	r2, [r3, #0]

	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "normal");
 8006890:	4a08      	ldr	r2, [pc, #32]	@ (80068b4 <safety_service_init+0x30>)
 8006892:	4b09      	ldr	r3, [pc, #36]	@ (80068b8 <safety_service_init+0x34>)
 8006894:	9302      	str	r3, [sp, #8]
 8006896:	4b09      	ldr	r3, [pc, #36]	@ (80068bc <safety_service_init+0x38>)
 8006898:	9301      	str	r3, [sp, #4]
 800689a:	4b09      	ldr	r3, [pc, #36]	@ (80068c0 <safety_service_init+0x3c>)
 800689c:	9300      	str	r3, [sp, #0]
 800689e:	4613      	mov	r3, r2
 80068a0:	2200      	movs	r2, #0
 80068a2:	2100      	movs	r1, #0
 80068a4:	2005      	movs	r0, #5
 80068a6:	f7fc fb41 	bl	8002f2c <log_event_auto>
}
 80068aa:	bf00      	nop
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bd80      	pop	{r7, pc}
 80068b0:	20000ddc 	.word	0x20000ddc
 80068b4:	0801223c 	.word	0x0801223c
 80068b8:	08012244 	.word	0x08012244
 80068bc:	0801224c 	.word	0x0801224c
 80068c0:	08012250 	.word	0x08012250

080068c4 <safety_estop_assert>:
void safety_estop_assert(void) {
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b084      	sub	sp, #16
 80068c8:	af04      	add	r7, sp, #16
	g_state = SAFETY_ESTOP;
 80068ca:	4b09      	ldr	r3, [pc, #36]	@ (80068f0 <safety_estop_assert+0x2c>)
 80068cc:	2201      	movs	r2, #1
 80068ce:	701a      	strb	r2, [r3, #0]

	LOGT_THIS(LOG_STATE_ESTOP_ASSERT, PROTO_OK, "estop", "assert");
 80068d0:	4a08      	ldr	r2, [pc, #32]	@ (80068f4 <safety_estop_assert+0x30>)
 80068d2:	4b09      	ldr	r3, [pc, #36]	@ (80068f8 <safety_estop_assert+0x34>)
 80068d4:	9302      	str	r3, [sp, #8]
 80068d6:	4b09      	ldr	r3, [pc, #36]	@ (80068fc <safety_estop_assert+0x38>)
 80068d8:	9301      	str	r3, [sp, #4]
 80068da:	4b09      	ldr	r3, [pc, #36]	@ (8006900 <safety_estop_assert+0x3c>)
 80068dc:	9300      	str	r3, [sp, #0]
 80068de:	4613      	mov	r3, r2
 80068e0:	2200      	movs	r2, #0
 80068e2:	210a      	movs	r1, #10
 80068e4:	2005      	movs	r0, #5
 80068e6:	f7fc fb21 	bl	8002f2c <log_event_auto>
}
 80068ea:	bf00      	nop
 80068ec:	46bd      	mov	sp, r7
 80068ee:	bd80      	pop	{r7, pc}
 80068f0:	20000ddc 	.word	0x20000ddc
 80068f4:	0801223c 	.word	0x0801223c
 80068f8:	08012258 	.word	0x08012258
 80068fc:	0801224c 	.word	0x0801224c
 8006900:	08012260 	.word	0x08012260

08006904 <safety_estop_release>:
void safety_estop_release(void) {
 8006904:	b580      	push	{r7, lr}
 8006906:	b084      	sub	sp, #16
 8006908:	af04      	add	r7, sp, #16
	if (g_state == SAFETY_ESTOP)
 800690a:	4b0c      	ldr	r3, [pc, #48]	@ (800693c <safety_estop_release+0x38>)
 800690c:	781b      	ldrb	r3, [r3, #0]
 800690e:	b2db      	uxtb	r3, r3
 8006910:	2b01      	cmp	r3, #1
 8006912:	d102      	bne.n	800691a <safety_estop_release+0x16>
		g_state = SAFETY_RECOVERY_WAIT;
 8006914:	4b09      	ldr	r3, [pc, #36]	@ (800693c <safety_estop_release+0x38>)
 8006916:	2202      	movs	r2, #2
 8006918:	701a      	strb	r2, [r3, #0]

	LOGT_THIS(LOG_STATE_ESTOP_RELEASE, PROTO_OK, "estop", "release");
 800691a:	4a09      	ldr	r2, [pc, #36]	@ (8006940 <safety_estop_release+0x3c>)
 800691c:	4b09      	ldr	r3, [pc, #36]	@ (8006944 <safety_estop_release+0x40>)
 800691e:	9302      	str	r3, [sp, #8]
 8006920:	4b09      	ldr	r3, [pc, #36]	@ (8006948 <safety_estop_release+0x44>)
 8006922:	9301      	str	r3, [sp, #4]
 8006924:	4b09      	ldr	r3, [pc, #36]	@ (800694c <safety_estop_release+0x48>)
 8006926:	9300      	str	r3, [sp, #0]
 8006928:	4613      	mov	r3, r2
 800692a:	2200      	movs	r2, #0
 800692c:	210b      	movs	r1, #11
 800692e:	2005      	movs	r0, #5
 8006930:	f7fc fafc 	bl	8002f2c <log_event_auto>
}
 8006934:	bf00      	nop
 8006936:	46bd      	mov	sp, r7
 8006938:	bd80      	pop	{r7, pc}
 800693a:	bf00      	nop
 800693c:	20000ddc 	.word	0x20000ddc
 8006940:	0801223c 	.word	0x0801223c
 8006944:	08012268 	.word	0x08012268
 8006948:	0801224c 	.word	0x0801224c
 800694c:	08012260 	.word	0x08012260

08006950 <safety_is_safe>:
int safety_is_safe(void) {
 8006950:	b480      	push	{r7}
 8006952:	af00      	add	r7, sp, #0
	return g_state == SAFETY_NORMAL;
 8006954:	4b06      	ldr	r3, [pc, #24]	@ (8006970 <safety_is_safe+0x20>)
 8006956:	781b      	ldrb	r3, [r3, #0]
 8006958:	b2db      	uxtb	r3, r3
 800695a:	2b00      	cmp	r3, #0
 800695c:	bf0c      	ite	eq
 800695e:	2301      	moveq	r3, #1
 8006960:	2300      	movne	r3, #0
 8006962:	b2db      	uxtb	r3, r3
}
 8006964:	4618      	mov	r0, r3
 8006966:	46bd      	mov	sp, r7
 8006968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696c:	4770      	bx	lr
 800696e:	bf00      	nop
 8006970:	20000ddc 	.word	0x20000ddc

08006974 <h_move_queue_add>:
#include "Services/Probe/probe_service.h"
#include "Services/Led/led_service.h"
#include "Services/Test/test_spi_service.h"

// Funções estáticas de adaptação compatíveis com os callbacks do roteador
static void h_move_queue_add(router_t *r, const uint8_t *f, uint32_t l) {
 8006974:	b580      	push	{r7, lr}
 8006976:	b084      	sub	sp, #16
 8006978:	af00      	add	r7, sp, #0
 800697a:	60f8      	str	r0, [r7, #12]
 800697c:	60b9      	str	r1, [r7, #8]
 800697e:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_queue_add(f, l);
 8006980:	6879      	ldr	r1, [r7, #4]
 8006982:	68b8      	ldr	r0, [r7, #8]
 8006984:	f7fe fe38 	bl	80055f8 <motion_on_move_queue_add>
}
 8006988:	bf00      	nop
 800698a:	3710      	adds	r7, #16
 800698c:	46bd      	mov	sp, r7
 800698e:	bd80      	pop	{r7, pc}

08006990 <h_move_queue_status>:
static void h_move_queue_status(router_t *r, const uint8_t *f, uint32_t l) {
 8006990:	b580      	push	{r7, lr}
 8006992:	b084      	sub	sp, #16
 8006994:	af00      	add	r7, sp, #0
 8006996:	60f8      	str	r0, [r7, #12]
 8006998:	60b9      	str	r1, [r7, #8]
 800699a:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_queue_status(f, l);
 800699c:	6879      	ldr	r1, [r7, #4]
 800699e:	68b8      	ldr	r0, [r7, #8]
 80069a0:	f7ff f810 	bl	80059c4 <motion_on_move_queue_status>
}
 80069a4:	bf00      	nop
 80069a6:	3710      	adds	r7, #16
 80069a8:	46bd      	mov	sp, r7
 80069aa:	bd80      	pop	{r7, pc}

080069ac <h_start_move>:
static void h_start_move(router_t *r, const uint8_t *f, uint32_t l) {
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b084      	sub	sp, #16
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	60f8      	str	r0, [r7, #12]
 80069b4:	60b9      	str	r1, [r7, #8]
 80069b6:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_start_move(f, l);
 80069b8:	6879      	ldr	r1, [r7, #4]
 80069ba:	68b8      	ldr	r0, [r7, #8]
 80069bc:	f7ff f85a 	bl	8005a74 <motion_on_start_move>
}
 80069c0:	bf00      	nop
 80069c2:	3710      	adds	r7, #16
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bd80      	pop	{r7, pc}

080069c8 <h_move_home>:
static void h_move_home(router_t *r, const uint8_t *f, uint32_t l) {
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b084      	sub	sp, #16
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	60f8      	str	r0, [r7, #12]
 80069d0:	60b9      	str	r1, [r7, #8]
 80069d2:	607a      	str	r2, [r7, #4]
	(void) r;
	home_on_move_home(f, l);
 80069d4:	6879      	ldr	r1, [r7, #4]
 80069d6:	68b8      	ldr	r0, [r7, #8]
 80069d8:	f7fb fd7c 	bl	80024d4 <home_on_move_home>
}
 80069dc:	bf00      	nop
 80069de:	3710      	adds	r7, #16
 80069e0:	46bd      	mov	sp, r7
 80069e2:	bd80      	pop	{r7, pc}

080069e4 <h_move_probe_level>:
static void h_move_probe_level(router_t *r, const uint8_t *f, uint32_t l) {
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b084      	sub	sp, #16
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	60f8      	str	r0, [r7, #12]
 80069ec:	60b9      	str	r1, [r7, #8]
 80069ee:	607a      	str	r2, [r7, #4]
	(void) r;
	probe_on_move_probe_level(f, l);
 80069f0:	6879      	ldr	r1, [r7, #4]
 80069f2:	68b8      	ldr	r0, [r7, #8]
 80069f4:	f7ff ff28 	bl	8006848 <probe_on_move_probe_level>
}
 80069f8:	bf00      	nop
 80069fa:	3710      	adds	r7, #16
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bd80      	pop	{r7, pc}

08006a00 <h_move_end>:
static void h_move_end(router_t *r, const uint8_t *f, uint32_t l) {
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b084      	sub	sp, #16
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	60f8      	str	r0, [r7, #12]
 8006a08:	60b9      	str	r1, [r7, #8]
 8006a0a:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_end(f, l);
 8006a0c:	6879      	ldr	r1, [r7, #4]
 8006a0e:	68b8      	ldr	r0, [r7, #8]
 8006a10:	f7ff f8ac 	bl	8005b6c <motion_on_move_end>
}
 8006a14:	bf00      	nop
 8006a16:	3710      	adds	r7, #16
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	bd80      	pop	{r7, pc}

08006a1c <h_led_ctrl>:
static void h_led_ctrl(router_t *r, const uint8_t *f, uint32_t l) {
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b084      	sub	sp, #16
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	60f8      	str	r0, [r7, #12]
 8006a24:	60b9      	str	r1, [r7, #8]
 8006a26:	607a      	str	r2, [r7, #4]
	(void) r;
	led_on_led_ctrl(f, l);
 8006a28:	6879      	ldr	r1, [r7, #4]
 8006a2a:	68b8      	ldr	r0, [r7, #8]
 8006a2c:	f7fc f8b6 	bl	8002b9c <led_on_led_ctrl>
}
 8006a30:	bf00      	nop
 8006a32:	3710      	adds	r7, #16
 8006a34:	46bd      	mov	sp, r7
 8006a36:	bd80      	pop	{r7, pc}

08006a38 <h_fpga_status>:
static void h_fpga_status(router_t *r, const uint8_t *f, uint32_t l) {
 8006a38:	b480      	push	{r7}
 8006a3a:	b085      	sub	sp, #20
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	60f8      	str	r0, [r7, #12]
 8006a40:	60b9      	str	r1, [r7, #8]
 8006a42:	607a      	str	r2, [r7, #4]
    (void) r;
    (void) f;
    (void) l; /* opcional */
}
 8006a44:	bf00      	nop
 8006a46:	3714      	adds	r7, #20
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4e:	4770      	bx	lr

08006a50 <h_set_origin>:

// Novos serviços: set_origin e encoder_status (telemetria)
static void h_set_origin(router_t *r, const uint8_t *f, uint32_t l) {
 8006a50:	b580      	push	{r7, lr}
 8006a52:	b084      	sub	sp, #16
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	60f8      	str	r0, [r7, #12]
 8006a58:	60b9      	str	r1, [r7, #8]
 8006a5a:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_set_origin(f, l);
 8006a5c:	6879      	ldr	r1, [r7, #4]
 8006a5e:	68b8      	ldr	r0, [r7, #8]
 8006a60:	f7ff f8e8 	bl	8005c34 <motion_on_set_origin>
}
 8006a64:	bf00      	nop
 8006a66:	3710      	adds	r7, #16
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	bd80      	pop	{r7, pc}

08006a6c <h_encoder_status>:
static void h_encoder_status(router_t *r, const uint8_t *f, uint32_t l) {
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b084      	sub	sp, #16
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	60f8      	str	r0, [r7, #12]
 8006a74:	60b9      	str	r1, [r7, #8]
 8006a76:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_encoder_status(f, l);
 8006a78:	6879      	ldr	r1, [r7, #4]
 8006a7a:	68b8      	ldr	r0, [r7, #8]
 8006a7c:	f7ff f98e 	bl	8005d9c <motion_on_encoder_status>
}
 8006a80:	bf00      	nop
 8006a82:	3710      	adds	r7, #16
 8006a84:	46bd      	mov	sp, r7
 8006a86:	bd80      	pop	{r7, pc}

08006a88 <h_set_microsteps>:
static void h_set_microsteps(router_t *r, const uint8_t *f, uint32_t l) {
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b084      	sub	sp, #16
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	60f8      	str	r0, [r7, #12]
 8006a90:	60b9      	str	r1, [r7, #8]
 8006a92:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_set_microsteps(f, l);
 8006a94:	6879      	ldr	r1, [r7, #4]
 8006a96:	68b8      	ldr	r0, [r7, #8]
 8006a98:	f7ff fb86 	bl	80061a8 <motion_on_set_microsteps>
}
 8006a9c:	bf00      	nop
 8006a9e:	3710      	adds	r7, #16
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	bd80      	pop	{r7, pc}

08006aa4 <h_motion_estimate>:
static void h_motion_estimate(router_t *r, const uint8_t *f, uint32_t l) {
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b084      	sub	sp, #16
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	60f8      	str	r0, [r7, #12]
 8006aac:	60b9      	str	r1, [r7, #8]
 8006aae:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_motion_estimate(f, l);
 8006ab0:	6879      	ldr	r1, [r7, #4]
 8006ab2:	68b8      	ldr	r0, [r7, #8]
 8006ab4:	f7ff fa46 	bl	8005f44 <motion_on_motion_estimate>
}
 8006ab8:	bf00      	nop
 8006aba:	3710      	adds	r7, #16
 8006abc:	46bd      	mov	sp, r7
 8006abe:	bd80      	pop	{r7, pc}

08006ac0 <h_diag_ctrl>:
static void h_diag_ctrl(router_t *r, const uint8_t *f, uint32_t l) {
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b084      	sub	sp, #16
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	60f8      	str	r0, [r7, #12]
 8006ac8:	60b9      	str	r1, [r7, #8]
 8006aca:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_diag_ctrl(f, l);
 8006acc:	6879      	ldr	r1, [r7, #4]
 8006ace:	68b8      	ldr	r0, [r7, #8]
 8006ad0:	f7ff fa92 	bl	8005ff8 <motion_on_diag_ctrl>
}
 8006ad4:	bf00      	nop
 8006ad6:	3710      	adds	r7, #16
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	bd80      	pop	{r7, pc}

08006adc <h_test_hello>:

static void h_test_hello(router_t *r, const uint8_t *f, uint32_t l) {
 8006adc:	b480      	push	{r7}
 8006ade:	b085      	sub	sp, #20
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	60f8      	str	r0, [r7, #12]
 8006ae4:	60b9      	str	r1, [r7, #8]
 8006ae6:	607a      	str	r2, [r7, #4]
    (void) r;
    //test_spi_on_hello(f, l);
}
 8006ae8:	bf00      	nop
 8006aea:	3714      	adds	r7, #20
 8006aec:	46bd      	mov	sp, r7
 8006aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af2:	4770      	bx	lr

08006af4 <h_set_enc_ppr>:
static void h_set_enc_ppr(router_t *r, const uint8_t *f, uint32_t l) {
 8006af4:	b580      	push	{r7, lr}
 8006af6:	b084      	sub	sp, #16
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	60f8      	str	r0, [r7, #12]
 8006afc:	60b9      	str	r1, [r7, #8]
 8006afe:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_set_enc_ppr(f, l);
 8006b00:	6879      	ldr	r1, [r7, #4]
 8006b02:	68b8      	ldr	r0, [r7, #8]
 8006b04:	f7ff fac0 	bl	8006088 <motion_on_set_enc_ppr>
}
 8006b08:	bf00      	nop
 8006b0a:	3710      	adds	r7, #16
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	bd80      	pop	{r7, pc}

08006b10 <h_model_run>:
static void h_model_run(router_t *r, const uint8_t *f, uint32_t l) {
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b084      	sub	sp, #16
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	60f8      	str	r0, [r7, #12]
 8006b18:	60b9      	str	r1, [r7, #8]
 8006b1a:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_model_run(f, l);
 8006b1c:	6879      	ldr	r1, [r7, #4]
 8006b1e:	68b8      	ldr	r0, [r7, #8]
 8006b20:	f7ff fba0 	bl	8006264 <motion_on_model_run>
}
 8006b24:	bf00      	nop
 8006b26:	3710      	adds	r7, #16
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	bd80      	pop	{r7, pc}

08006b2c <services_register_handlers>:

void services_register_handlers(router_handlers_t *h) {
 8006b2c:	b480      	push	{r7}
 8006b2e:	b083      	sub	sp, #12
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
	if (!h)
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d030      	beq.n	8006b9c <services_register_handlers+0x70>
		return;
	h->on_move_queue_add = h_move_queue_add;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	4a1a      	ldr	r2, [pc, #104]	@ (8006ba8 <services_register_handlers+0x7c>)
 8006b3e:	601a      	str	r2, [r3, #0]
	h->on_move_queue_status = h_move_queue_status;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	4a1a      	ldr	r2, [pc, #104]	@ (8006bac <services_register_handlers+0x80>)
 8006b44:	605a      	str	r2, [r3, #4]
	h->on_start_move = h_start_move;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	4a19      	ldr	r2, [pc, #100]	@ (8006bb0 <services_register_handlers+0x84>)
 8006b4a:	609a      	str	r2, [r3, #8]
	h->on_move_home = h_move_home;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	4a19      	ldr	r2, [pc, #100]	@ (8006bb4 <services_register_handlers+0x88>)
 8006b50:	60da      	str	r2, [r3, #12]
	h->on_move_probe_level = h_move_probe_level;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	4a18      	ldr	r2, [pc, #96]	@ (8006bb8 <services_register_handlers+0x8c>)
 8006b56:	611a      	str	r2, [r3, #16]
	h->on_move_end = h_move_end;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	4a18      	ldr	r2, [pc, #96]	@ (8006bbc <services_register_handlers+0x90>)
 8006b5c:	615a      	str	r2, [r3, #20]
    h->on_led_ctrl = h_led_ctrl;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	4a17      	ldr	r2, [pc, #92]	@ (8006bc0 <services_register_handlers+0x94>)
 8006b62:	619a      	str	r2, [r3, #24]
    h->on_fpga_status = h_fpga_status;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	4a17      	ldr	r2, [pc, #92]	@ (8006bc4 <services_register_handlers+0x98>)
 8006b68:	61da      	str	r2, [r3, #28]
    h->on_set_origin = h_set_origin;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	4a16      	ldr	r2, [pc, #88]	@ (8006bc8 <services_register_handlers+0x9c>)
 8006b6e:	621a      	str	r2, [r3, #32]
    h->on_encoder_status = h_encoder_status;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	4a16      	ldr	r2, [pc, #88]	@ (8006bcc <services_register_handlers+0xa0>)
 8006b74:	625a      	str	r2, [r3, #36]	@ 0x24
    h->on_set_microsteps = h_set_microsteps;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	4a15      	ldr	r2, [pc, #84]	@ (8006bd0 <services_register_handlers+0xa4>)
 8006b7a:	629a      	str	r2, [r3, #40]	@ 0x28
    h->on_motion_estimate = h_motion_estimate;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	4a15      	ldr	r2, [pc, #84]	@ (8006bd4 <services_register_handlers+0xa8>)
 8006b80:	62da      	str	r2, [r3, #44]	@ 0x2c
    h->on_diag_ctrl = h_diag_ctrl;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	4a14      	ldr	r2, [pc, #80]	@ (8006bd8 <services_register_handlers+0xac>)
 8006b86:	631a      	str	r2, [r3, #48]	@ 0x30
    h->on_test_hello = h_test_hello;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	4a14      	ldr	r2, [pc, #80]	@ (8006bdc <services_register_handlers+0xb0>)
 8006b8c:	635a      	str	r2, [r3, #52]	@ 0x34
    h->on_set_enc_ppr = h_set_enc_ppr;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	4a13      	ldr	r2, [pc, #76]	@ (8006be0 <services_register_handlers+0xb4>)
 8006b92:	639a      	str	r2, [r3, #56]	@ 0x38
    h->on_model_run = h_model_run;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	4a13      	ldr	r2, [pc, #76]	@ (8006be4 <services_register_handlers+0xb8>)
 8006b98:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006b9a:	e000      	b.n	8006b9e <services_register_handlers+0x72>
		return;
 8006b9c:	bf00      	nop
}
 8006b9e:	370c      	adds	r7, #12
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba6:	4770      	bx	lr
 8006ba8:	08006975 	.word	0x08006975
 8006bac:	08006991 	.word	0x08006991
 8006bb0:	080069ad 	.word	0x080069ad
 8006bb4:	080069c9 	.word	0x080069c9
 8006bb8:	080069e5 	.word	0x080069e5
 8006bbc:	08006a01 	.word	0x08006a01
 8006bc0:	08006a1d 	.word	0x08006a1d
 8006bc4:	08006a39 	.word	0x08006a39
 8006bc8:	08006a51 	.word	0x08006a51
 8006bcc:	08006a6d 	.word	0x08006a6d
 8006bd0:	08006a89 	.word	0x08006a89
 8006bd4:	08006aa5 	.word	0x08006aa5
 8006bd8:	08006ac1 	.word	0x08006ac1
 8006bdc:	08006add 	.word	0x08006add
 8006be0:	08006af5 	.word	0x08006af5
 8006be4:	08006b11 	.word	0x08006b11

08006be8 <tx_fill_left_zero_right_filler>:
/**
 * @brief Preenche o buffer de TX com 22×0x00 à esquerda e 20×SPI_FILL_BYTE à direita.
 * @param dst Ponteiro para o buffer de TX (tamanho = 42).
 */
static inline void tx_fill_left_zero_right_filler(uint8_t *dst)
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b082      	sub	sp, #8
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
    memset(&dst[0],                 0x00,           RESP_LEFT_PAD_LEN); /* 22×0x00  */
 8006bf0:	2216      	movs	r2, #22
 8006bf2:	2100      	movs	r1, #0
 8006bf4:	6878      	ldr	r0, [r7, #4]
 8006bf6:	f00a fa31 	bl	801105c <memset>
    memset(&dst[RESP_LEFT_PAD_LEN], SPI_FILL_BYTE,  RESP_RIGHT_LEN);    /* 20×filler */
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	3316      	adds	r3, #22
 8006bfe:	2214      	movs	r2, #20
 8006c00:	21a5      	movs	r1, #165	@ 0xa5
 8006c02:	4618      	mov	r0, r3
 8006c04:	f00a fa2a 	bl	801105c <memset>
}
 8006c08:	bf00      	nop
 8006c0a:	3708      	adds	r7, #8
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	bd80      	pop	{r7, pc}

08006c10 <is_fill42>:
 * @param buf Buffer de entrada (tamanho = 42).
 * @param val Valor esperado em todos os bytes.
 * @return 1 se todos os bytes são 'val', 0 caso contrário.
 */
static int is_fill42(const uint8_t *buf, uint8_t val)
{
 8006c10:	b480      	push	{r7}
 8006c12:	b085      	sub	sp, #20
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
 8006c18:	460b      	mov	r3, r1
 8006c1a:	70fb      	strb	r3, [r7, #3]
    for (uint32_t i = 0; i < APP_SPI_DMA_BUF_LEN; ++i)
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	60fb      	str	r3, [r7, #12]
 8006c20:	e00b      	b.n	8006c3a <is_fill42+0x2a>
        if (buf[i] != val) return 0;
 8006c22:	687a      	ldr	r2, [r7, #4]
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	4413      	add	r3, r2
 8006c28:	781b      	ldrb	r3, [r3, #0]
 8006c2a:	78fa      	ldrb	r2, [r7, #3]
 8006c2c:	429a      	cmp	r2, r3
 8006c2e:	d001      	beq.n	8006c34 <is_fill42+0x24>
 8006c30:	2300      	movs	r3, #0
 8006c32:	e006      	b.n	8006c42 <is_fill42+0x32>
    for (uint32_t i = 0; i < APP_SPI_DMA_BUF_LEN; ++i)
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	3301      	adds	r3, #1
 8006c38:	60fb      	str	r3, [r7, #12]
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	2b29      	cmp	r3, #41	@ 0x29
 8006c3e:	d9f0      	bls.n	8006c22 <is_fill42+0x12>
    return 1;
 8006c40:	2301      	movs	r3, #1
}
 8006c42:	4618      	mov	r0, r3
 8006c44:	3714      	adds	r7, #20
 8006c46:	46bd      	mov	sp, r7
 8006c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4c:	4770      	bx	lr

08006c4e <find_frame>:
 * @param off  (out) Offset de início do quadro (REQ_HEADER).
 * @param len  (out) Comprimento do quadro (inclui REQ_TAIL).
 * @return 1 se encontrou, 0 caso contrário.
 */
static int find_frame(const uint8_t *buf, uint16_t *off, uint16_t *len)
{
 8006c4e:	b480      	push	{r7}
 8006c50:	b087      	sub	sp, #28
 8006c52:	af00      	add	r7, sp, #0
 8006c54:	60f8      	str	r0, [r7, #12]
 8006c56:	60b9      	str	r1, [r7, #8]
 8006c58:	607a      	str	r2, [r7, #4]
    uint16_t i = 0;
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	82fb      	strh	r3, [r7, #22]
    while (i < APP_SPI_DMA_BUF_LEN && buf[i] != REQ_HEADER) i++;
 8006c5e:	e002      	b.n	8006c66 <find_frame+0x18>
 8006c60:	8afb      	ldrh	r3, [r7, #22]
 8006c62:	3301      	adds	r3, #1
 8006c64:	82fb      	strh	r3, [r7, #22]
 8006c66:	8afb      	ldrh	r3, [r7, #22]
 8006c68:	2b29      	cmp	r3, #41	@ 0x29
 8006c6a:	d805      	bhi.n	8006c78 <find_frame+0x2a>
 8006c6c:	8afb      	ldrh	r3, [r7, #22]
 8006c6e:	68fa      	ldr	r2, [r7, #12]
 8006c70:	4413      	add	r3, r2
 8006c72:	781b      	ldrb	r3, [r3, #0]
 8006c74:	2baa      	cmp	r3, #170	@ 0xaa
 8006c76:	d1f3      	bne.n	8006c60 <find_frame+0x12>
    if (i >= APP_SPI_DMA_BUF_LEN) return 0;
 8006c78:	8afb      	ldrh	r3, [r7, #22]
 8006c7a:	2b29      	cmp	r3, #41	@ 0x29
 8006c7c:	d901      	bls.n	8006c82 <find_frame+0x34>
 8006c7e:	2300      	movs	r3, #0
 8006c80:	e01d      	b.n	8006cbe <find_frame+0x70>

    for (uint16_t j = (uint16_t)(i + 1); j < APP_SPI_DMA_BUF_LEN; ++j) {
 8006c82:	8afb      	ldrh	r3, [r7, #22]
 8006c84:	3301      	adds	r3, #1
 8006c86:	82bb      	strh	r3, [r7, #20]
 8006c88:	e015      	b.n	8006cb6 <find_frame+0x68>
        if (buf[j] == REQ_TAIL) {
 8006c8a:	8abb      	ldrh	r3, [r7, #20]
 8006c8c:	68fa      	ldr	r2, [r7, #12]
 8006c8e:	4413      	add	r3, r2
 8006c90:	781b      	ldrb	r3, [r3, #0]
 8006c92:	2b55      	cmp	r3, #85	@ 0x55
 8006c94:	d10c      	bne.n	8006cb0 <find_frame+0x62>
            *off = i;
 8006c96:	68bb      	ldr	r3, [r7, #8]
 8006c98:	8afa      	ldrh	r2, [r7, #22]
 8006c9a:	801a      	strh	r2, [r3, #0]
            *len = (uint16_t)(j - i + 1u);
 8006c9c:	8aba      	ldrh	r2, [r7, #20]
 8006c9e:	8afb      	ldrh	r3, [r7, #22]
 8006ca0:	1ad3      	subs	r3, r2, r3
 8006ca2:	b29b      	uxth	r3, r3
 8006ca4:	3301      	adds	r3, #1
 8006ca6:	b29a      	uxth	r2, r3
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	801a      	strh	r2, [r3, #0]
            return 1;
 8006cac:	2301      	movs	r3, #1
 8006cae:	e006      	b.n	8006cbe <find_frame+0x70>
    for (uint16_t j = (uint16_t)(i + 1); j < APP_SPI_DMA_BUF_LEN; ++j) {
 8006cb0:	8abb      	ldrh	r3, [r7, #20]
 8006cb2:	3301      	adds	r3, #1
 8006cb4:	82bb      	strh	r3, [r7, #20]
 8006cb6:	8abb      	ldrh	r3, [r7, #20]
 8006cb8:	2b29      	cmp	r3, #41	@ 0x29
 8006cba:	d9e6      	bls.n	8006c8a <find_frame+0x3c>
        }
    }
    return 0;
 8006cbc:	2300      	movs	r3, #0
}
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	371c      	adds	r7, #28
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc8:	4770      	bx	lr
	...

08006ccc <prepare_next_tx>:
 *      * Se n > 20, trunca para os 20 últimos bytes.
 *  - SEM resposta:
 *      * 22×0x00 + 20×SPI_FILL_BYTE (poll).
 */
static void prepare_next_tx(void)
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b08e      	sub	sp, #56	@ 0x38
 8006cd0:	af00      	add	r7, sp, #0
    uint8_t tmp[APP_SPI_DMA_BUF_LEN];
    int n = 0;
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	637b      	str	r3, [r7, #52]	@ 0x34

    if (!g_resp_fifo) {
 8006cd6:	4b21      	ldr	r3, [pc, #132]	@ (8006d5c <prepare_next_tx+0x90>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d106      	bne.n	8006cec <prepare_next_tx+0x20>
        /* Sem fila -> 22×0x00 + 20×filler */
        tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 8006cde:	4820      	ldr	r0, [pc, #128]	@ (8006d60 <prepare_next_tx+0x94>)
 8006ce0:	f7ff ff82 	bl	8006be8 <tx_fill_left_zero_right_filler>
        g_state = APP_SPI_READY;
 8006ce4:	4b1f      	ldr	r3, [pc, #124]	@ (8006d64 <prepare_next_tx+0x98>)
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	701a      	strb	r2, [r3, #0]
 8006cea:	e034      	b.n	8006d56 <prepare_next_tx+0x8a>
        return;
    }

    n = resp_fifo_pop(g_resp_fifo, tmp, (int)APP_SPI_DMA_BUF_LEN);
 8006cec:	4b1b      	ldr	r3, [pc, #108]	@ (8006d5c <prepare_next_tx+0x90>)
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	1d39      	adds	r1, r7, #4
 8006cf2:	222a      	movs	r2, #42	@ 0x2a
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	f7fb f962 	bl	8001fbe <resp_fifo_pop>
 8006cfa:	6378      	str	r0, [r7, #52]	@ 0x34
    if (n > 0) {
 8006cfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	dd23      	ble.n	8006d4a <prepare_next_tx+0x7e>
        /* Zera TODO o frame para evitar A5 antes do payload */
        memset(g_spi_tx_dma_buf, 0x00, APP_SPI_DMA_BUF_LEN);
 8006d02:	222a      	movs	r2, #42	@ 0x2a
 8006d04:	2100      	movs	r1, #0
 8006d06:	4816      	ldr	r0, [pc, #88]	@ (8006d60 <prepare_next_tx+0x94>)
 8006d08:	f00a f9a8 	bl	801105c <memset>

        /* Copia o payload alinhado à direita (trunca se necessário) */
        uint16_t to_copy = (uint16_t)((n > (int)RESP_RIGHT_LEN) ? RESP_RIGHT_LEN : n);
 8006d0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d0e:	2b14      	cmp	r3, #20
 8006d10:	dc02      	bgt.n	8006d18 <prepare_next_tx+0x4c>
 8006d12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d14:	b29b      	uxth	r3, r3
 8006d16:	e000      	b.n	8006d1a <prepare_next_tx+0x4e>
 8006d18:	2314      	movs	r3, #20
 8006d1a:	867b      	strh	r3, [r7, #50]	@ 0x32
        uint16_t dst_off = (uint16_t)(APP_SPI_DMA_BUF_LEN - to_copy); /* 42 - to_copy */
 8006d1c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006d1e:	f1c3 032a 	rsb	r3, r3, #42	@ 0x2a
 8006d22:	863b      	strh	r3, [r7, #48]	@ 0x30
        uint16_t src_off = (uint16_t)(n - to_copy);                   /* últimos 'to_copy' bytes */
 8006d24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d26:	b29a      	uxth	r2, r3
 8006d28:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006d2a:	1ad3      	subs	r3, r2, r3
 8006d2c:	85fb      	strh	r3, [r7, #46]	@ 0x2e

        memcpy(&g_spi_tx_dma_buf[dst_off], &tmp[src_off], to_copy);
 8006d2e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8006d30:	4a0b      	ldr	r2, [pc, #44]	@ (8006d60 <prepare_next_tx+0x94>)
 8006d32:	1898      	adds	r0, r3, r2
 8006d34:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006d36:	1d3a      	adds	r2, r7, #4
 8006d38:	4413      	add	r3, r2
 8006d3a:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8006d3c:	4619      	mov	r1, r3
 8006d3e:	f00a fa18 	bl	8011172 <memcpy>
        g_state = APP_SPI_PENDING;
 8006d42:	4b08      	ldr	r3, [pc, #32]	@ (8006d64 <prepare_next_tx+0x98>)
 8006d44:	2202      	movs	r2, #2
 8006d46:	701a      	strb	r2, [r3, #0]
 8006d48:	e005      	b.n	8006d56 <prepare_next_tx+0x8a>
    } else {
        /* Sem resposta -> mantém contrato visual: 22×0x00 + 20×filler */
        tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 8006d4a:	4805      	ldr	r0, [pc, #20]	@ (8006d60 <prepare_next_tx+0x94>)
 8006d4c:	f7ff ff4c 	bl	8006be8 <tx_fill_left_zero_right_filler>
        g_state = APP_SPI_READY;
 8006d50:	4b04      	ldr	r3, [pc, #16]	@ (8006d64 <prepare_next_tx+0x98>)
 8006d52:	2200      	movs	r2, #0
 8006d54:	701a      	strb	r2, [r3, #0]
    }
}
 8006d56:	3738      	adds	r7, #56	@ 0x38
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	bd80      	pop	{r7, pc}
 8006d5c:	20000e68 	.word	0x20000e68
 8006d60:	20000e98 	.word	0x20000e98
 8006d64:	20000ec4 	.word	0x20000ec4

08006d68 <restart_spi_dma>:
/**
 * @brief Reinicia uma transação SPI por DMA (não bloqueante).
 * Seta g_state=BUSY em caso de sucesso; seta g_spi_error_flag em erro.
 */
static void restart_spi_dma(void)
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	af00      	add	r7, sp, #0
    if (HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY) {
 8006d6c:	480d      	ldr	r0, [pc, #52]	@ (8006da4 <restart_spi_dma+0x3c>)
 8006d6e:	f005 fbb9 	bl	800c4e4 <HAL_SPI_GetState>
 8006d72:	4603      	mov	r3, r0
 8006d74:	2b01      	cmp	r3, #1
 8006d76:	d003      	beq.n	8006d80 <restart_spi_dma+0x18>
        g_spi_error_flag = 1u;
 8006d78:	4b0b      	ldr	r3, [pc, #44]	@ (8006da8 <restart_spi_dma+0x40>)
 8006d7a:	2201      	movs	r2, #1
 8006d7c:	701a      	strb	r2, [r3, #0]
        return;
 8006d7e:	e00f      	b.n	8006da0 <restart_spi_dma+0x38>
    }

    if (HAL_SPI_TransmitReceive_DMA(&hspi2,
 8006d80:	232a      	movs	r3, #42	@ 0x2a
 8006d82:	4a0a      	ldr	r2, [pc, #40]	@ (8006dac <restart_spi_dma+0x44>)
 8006d84:	490a      	ldr	r1, [pc, #40]	@ (8006db0 <restart_spi_dma+0x48>)
 8006d86:	4807      	ldr	r0, [pc, #28]	@ (8006da4 <restart_spi_dma+0x3c>)
 8006d88:	f005 f8ea 	bl	800bf60 <HAL_SPI_TransmitReceive_DMA>
 8006d8c:	4603      	mov	r3, r0
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d003      	beq.n	8006d9a <restart_spi_dma+0x32>
            g_spi_tx_dma_buf, g_spi_rx_dma_buf,
            (uint16_t)APP_SPI_DMA_BUF_LEN) != HAL_OK) {
        g_spi_error_flag = 1u;
 8006d92:	4b05      	ldr	r3, [pc, #20]	@ (8006da8 <restart_spi_dma+0x40>)
 8006d94:	2201      	movs	r2, #1
 8006d96:	701a      	strb	r2, [r3, #0]
        return;
 8006d98:	e002      	b.n	8006da0 <restart_spi_dma+0x38>
    }

    g_state = APP_SPI_BUSY;
 8006d9a:	4b06      	ldr	r3, [pc, #24]	@ (8006db4 <restart_spi_dma+0x4c>)
 8006d9c:	2201      	movs	r2, #1
 8006d9e:	701a      	strb	r2, [r3, #0]
}
 8006da0:	bd80      	pop	{r7, pc}
 8006da2:	bf00      	nop
 8006da4:	20000f08 	.word	0x20000f08
 8006da8:	20000ec3 	.word	0x20000ec3
 8006dac:	20000e6c 	.word	0x20000e6c
 8006db0:	20000e98 	.word	0x20000e98
 8006db4:	20000ec4 	.word	0x20000ec4

08006db8 <app_init>:
/**
 * @brief Inicializa roteador, fila de respostas e a primeira rodada DMA.
 * Preenche o primeiro TX como 22×0x00 + 20×filler.
 */
void app_init(void)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	af00      	add	r7, sp, #0
    /* Registra serviços no router (o projeto deve prover os handlers) */
    memset(&g_handlers, 0, sizeof g_handlers);
 8006dbc:	2240      	movs	r2, #64	@ 0x40
 8006dbe:	2100      	movs	r1, #0
 8006dc0:	4813      	ldr	r0, [pc, #76]	@ (8006e10 <app_init+0x58>)
 8006dc2:	f00a f94b 	bl	801105c <memset>
    services_register_handlers(&g_handlers);
 8006dc6:	4812      	ldr	r0, [pc, #72]	@ (8006e10 <app_init+0x58>)
 8006dc8:	f7ff feb0 	bl	8006b2c <services_register_handlers>

    /* Inicializa serviços (ordem: log/diag, safety, periféricos simples, motion) */
#if LOG_ENABLE
    log_service_init();
 8006dcc:	f7fc f802 	bl	8002dd4 <log_service_init>
#endif
    safety_service_init();
 8006dd0:	f7ff fd58 	bl	8006884 <safety_service_init>
    led_service_init();
 8006dd4:	f7fb fe4a 	bl	8002a6c <led_service_init>
    home_service_init();
 8006dd8:	f7fb fb58 	bl	800248c <home_service_init>
    probe_service_init();
 8006ddc:	f7ff fd0a 	bl	80067f4 <probe_service_init>
    motion_service_init();
 8006de0:	f7fd fa5e 	bl	80042a0 <motion_service_init>

    g_resp_fifo = resp_fifo_create();
 8006de4:	f7fb f88e 	bl	8001f04 <resp_fifo_create>
 8006de8:	4603      	mov	r3, r0
 8006dea:	4a0a      	ldr	r2, [pc, #40]	@ (8006e14 <app_init+0x5c>)
 8006dec:	6013      	str	r3, [r2, #0]
    router_init(&g_router, g_resp_fifo, &g_handlers);
 8006dee:	4b09      	ldr	r3, [pc, #36]	@ (8006e14 <app_init+0x5c>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	4a07      	ldr	r2, [pc, #28]	@ (8006e10 <app_init+0x58>)
 8006df4:	4619      	mov	r1, r3
 8006df6:	4808      	ldr	r0, [pc, #32]	@ (8006e18 <app_init+0x60>)
 8006df8:	f7fb f926 	bl	8002048 <router_init>

    /* Primeiro frame: 22×0x00 + 20×filler (evita A5 no início quando não há resposta) */
    tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 8006dfc:	4807      	ldr	r0, [pc, #28]	@ (8006e1c <app_init+0x64>)
 8006dfe:	f7ff fef3 	bl	8006be8 <tx_fill_left_zero_right_filler>

    restart_spi_dma();
 8006e02:	f7ff ffb1 	bl	8006d68 <restart_spi_dma>
    g_state = APP_SPI_READY;
 8006e06:	4b06      	ldr	r3, [pc, #24]	@ (8006e20 <app_init+0x68>)
 8006e08:	2200      	movs	r2, #0
 8006e0a:	701a      	strb	r2, [r3, #0]
}
 8006e0c:	bf00      	nop
 8006e0e:	bd80      	pop	{r7, pc}
 8006e10:	20000e28 	.word	0x20000e28
 8006e14:	20000e68 	.word	0x20000e68
 8006e18:	20000de0 	.word	0x20000de0
 8006e1c:	20000e98 	.word	0x20000e98
 8006e20:	20000ec4 	.word	0x20000ec4

08006e24 <app_poll>:
/**
 * @brief Loop de serviço: processa RX (quando há rodada concluída),
 *        prepara o próximo TX e rearma o DMA.
 */
void app_poll(void)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b082      	sub	sp, #8
 8006e28:	af00      	add	r7, sp, #0
    /* Só processa quando um round DMA foi concluído pelo HAL */
    if (!g_spi_round_done) return;
 8006e2a:	4b19      	ldr	r3, [pc, #100]	@ (8006e90 <app_poll+0x6c>)
 8006e2c:	781b      	ldrb	r3, [r3, #0]
 8006e2e:	b2db      	uxtb	r3, r3
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d028      	beq.n	8006e86 <app_poll+0x62>
    g_spi_round_done = 0u;
 8006e34:	4b16      	ldr	r3, [pc, #88]	@ (8006e90 <app_poll+0x6c>)
 8006e36:	2200      	movs	r2, #0
 8006e38:	701a      	strb	r2, [r3, #0]

    /* 1) Interpretar o RX atual */
    if (is_fill42(g_spi_rx_dma_buf, SPI_POLL_BYTE)) {
 8006e3a:	213c      	movs	r1, #60	@ 0x3c
 8006e3c:	4815      	ldr	r0, [pc, #84]	@ (8006e94 <app_poll+0x70>)
 8006e3e:	f7ff fee7 	bl	8006c10 <is_fill42>
 8006e42:	4603      	mov	r3, r0
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d119      	bne.n	8006e7c <app_poll+0x58>
        /* 42×0x3C => cliente apenas leu respostas; não alimenta router */
    } else {
        /* Tenta extrair [REQ_HEADER ... REQ_TAIL] e empurra para o router */
        uint16_t off = 0, len = 0;
 8006e48:	2300      	movs	r3, #0
 8006e4a:	80fb      	strh	r3, [r7, #6]
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	80bb      	strh	r3, [r7, #4]
        if (find_frame(g_spi_rx_dma_buf, &off, &len)) {
 8006e50:	1d3a      	adds	r2, r7, #4
 8006e52:	1dbb      	adds	r3, r7, #6
 8006e54:	4619      	mov	r1, r3
 8006e56:	480f      	ldr	r0, [pc, #60]	@ (8006e94 <app_poll+0x70>)
 8006e58:	f7ff fef9 	bl	8006c4e <find_frame>
 8006e5c:	4603      	mov	r3, r0
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d009      	beq.n	8006e76 <app_poll+0x52>
            router_feed_bytes(&g_router, &g_spi_rx_dma_buf[off], len);
 8006e62:	88fb      	ldrh	r3, [r7, #6]
 8006e64:	461a      	mov	r2, r3
 8006e66:	4b0b      	ldr	r3, [pc, #44]	@ (8006e94 <app_poll+0x70>)
 8006e68:	4413      	add	r3, r2
 8006e6a:	88ba      	ldrh	r2, [r7, #4]
 8006e6c:	4619      	mov	r1, r3
 8006e6e:	480a      	ldr	r0, [pc, #40]	@ (8006e98 <app_poll+0x74>)
 8006e70:	f7fb fae4 	bl	800243c <router_feed_bytes>
 8006e74:	e002      	b.n	8006e7c <app_poll+0x58>
        } else {
            /* Quadro inválido/parcial ou outro padrão -> marca erro leve */
            g_spi_error_flag = 1u;
 8006e76:	4b09      	ldr	r3, [pc, #36]	@ (8006e9c <app_poll+0x78>)
 8006e78:	2201      	movs	r2, #1
 8006e7a:	701a      	strb	r2, [r3, #0]
        }
    }

    /* 2) Preparar TX (resposta à direita ou 22×0x00 + 20×filler) */
    prepare_next_tx();
 8006e7c:	f7ff ff26 	bl	8006ccc <prepare_next_tx>

    /* 3) Reiniciar DMA para o próximo round */
    restart_spi_dma();
 8006e80:	f7ff ff72 	bl	8006d68 <restart_spi_dma>
 8006e84:	e000      	b.n	8006e88 <app_poll+0x64>
    if (!g_spi_round_done) return;
 8006e86:	bf00      	nop
}
 8006e88:	3708      	adds	r7, #8
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	bd80      	pop	{r7, pc}
 8006e8e:	bf00      	nop
 8006e90:	20000ec2 	.word	0x20000ec2
 8006e94:	20000e6c 	.word	0x20000e6c
 8006e98:	20000de0 	.word	0x20000de0
 8006e9c:	20000ec3 	.word	0x20000ec3

08006ea0 <app_spi_isr_txrx_done>:
/**
 * @brief Callback para “transfer complete” do SPI+DMA.
 * Apenas sinaliza o loop principal (app_poll) via g_spi_round_done.
 */
void app_spi_isr_txrx_done(SPI_HandleTypeDef *hspi)
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	b083      	sub	sp, #12
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
    if (!hspi) return;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d008      	beq.n	8006ec0 <app_spi_isr_txrx_done+0x20>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	4a07      	ldr	r2, [pc, #28]	@ (8006ed0 <app_spi_isr_txrx_done+0x30>)
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d105      	bne.n	8006ec4 <app_spi_isr_txrx_done+0x24>
    g_spi_round_done = 1u;
 8006eb8:	4b06      	ldr	r3, [pc, #24]	@ (8006ed4 <app_spi_isr_txrx_done+0x34>)
 8006eba:	2201      	movs	r2, #1
 8006ebc:	701a      	strb	r2, [r3, #0]
 8006ebe:	e002      	b.n	8006ec6 <app_spi_isr_txrx_done+0x26>
    if (!hspi) return;
 8006ec0:	bf00      	nop
 8006ec2:	e000      	b.n	8006ec6 <app_spi_isr_txrx_done+0x26>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 8006ec4:	bf00      	nop
}
 8006ec6:	370c      	adds	r7, #12
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ece:	4770      	bx	lr
 8006ed0:	40003800 	.word	0x40003800
 8006ed4:	20000ec2 	.word	0x20000ec2

08006ed8 <app_resp_push>:
 * @param frame Buffer com a resposta (número de bytes = len).
 * @param len   Tamanho da resposta (até 20 bytes). >20 retorna erro.
 * @return 0 em sucesso; PROTO_ERR_ARG ou PROTO_ERR_RANGE em erro.
 */
int app_resp_push(const uint8_t *frame, uint32_t len)
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b082      	sub	sp, #8
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
 8006ee0:	6039      	str	r1, [r7, #0]
    if (!g_resp_fifo || !frame || len == 0u) {
 8006ee2:	4b0f      	ldr	r3, [pc, #60]	@ (8006f20 <app_resp_push+0x48>)
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d005      	beq.n	8006ef6 <app_resp_push+0x1e>
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d002      	beq.n	8006ef6 <app_resp_push+0x1e>
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d102      	bne.n	8006efc <app_resp_push+0x24>
        return PROTO_ERR_ARG;
 8006ef6:	f04f 33ff 	mov.w	r3, #4294967295
 8006efa:	e00d      	b.n	8006f18 <app_resp_push+0x40>
    }
    if (len > RESP_RIGHT_LEN) {
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	2b14      	cmp	r3, #20
 8006f00:	d902      	bls.n	8006f08 <app_resp_push+0x30>
        return PROTO_ERR_RANGE; /* impede >20 bytes */
 8006f02:	f06f 0303 	mvn.w	r3, #3
 8006f06:	e007      	b.n	8006f18 <app_resp_push+0x40>
    }
    return resp_fifo_push(g_resp_fifo, frame, len);
 8006f08:	4b05      	ldr	r3, [pc, #20]	@ (8006f20 <app_resp_push+0x48>)
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	683a      	ldr	r2, [r7, #0]
 8006f0e:	6879      	ldr	r1, [r7, #4]
 8006f10:	4618      	mov	r0, r3
 8006f12:	f7fb f800 	bl	8001f16 <resp_fifo_push>
 8006f16:	4603      	mov	r3, r0
}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	3708      	adds	r7, #8
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bd80      	pop	{r7, pc}
 8006f20:	20000e68 	.word	0x20000e68

08006f24 <configure_encoder_timer>:
 * A estrutura gerada pelo CubeMX usa TI1 por padrão. Esta função sobrescreve a
 * configuração para capturar os dois canais do encoder, mantendo todos os
 * filtros e *prescalers* em 0/1 para preservar a resolução máxima.
 */
static void configure_encoder_timer(TIM_HandleTypeDef *htim)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b08e      	sub	sp, #56	@ 0x38
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
    TIM_Encoder_InitTypeDef config = {0};
 8006f2c:	f107 0314 	add.w	r3, r7, #20
 8006f30:	2224      	movs	r2, #36	@ 0x24
 8006f32:	2100      	movs	r1, #0
 8006f34:	4618      	mov	r0, r3
 8006f36:	f00a f891 	bl	801105c <memset>
    TIM_MasterConfigTypeDef master = {0};
 8006f3a:	f107 0308 	add.w	r3, r7, #8
 8006f3e:	2200      	movs	r2, #0
 8006f40:	601a      	str	r2, [r3, #0]
 8006f42:	605a      	str	r2, [r3, #4]
 8006f44:	609a      	str	r2, [r3, #8]

    config.EncoderMode = TIM_ENCODERMODE_TI12;
 8006f46:	2303      	movs	r3, #3
 8006f48:	617b      	str	r3, [r7, #20]
    config.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	61bb      	str	r3, [r7, #24]
    config.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006f4e:	2301      	movs	r3, #1
 8006f50:	61fb      	str	r3, [r7, #28]
    config.IC1Prescaler = TIM_ICPSC_DIV1;
 8006f52:	2300      	movs	r3, #0
 8006f54:	623b      	str	r3, [r7, #32]
    config.IC1Filter = 0;
 8006f56:	2300      	movs	r3, #0
 8006f58:	627b      	str	r3, [r7, #36]	@ 0x24
    config.IC2Polarity = TIM_ICPOLARITY_RISING;
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006f5e:	2301      	movs	r3, #1
 8006f60:	62fb      	str	r3, [r7, #44]	@ 0x2c
    config.IC2Prescaler = TIM_ICPSC_DIV1;
 8006f62:	2300      	movs	r3, #0
 8006f64:	633b      	str	r3, [r7, #48]	@ 0x30
    config.IC2Filter = 0;
 8006f66:	2300      	movs	r3, #0
 8006f68:	637b      	str	r3, [r7, #52]	@ 0x34

    if (HAL_TIM_Encoder_Init(htim, &config) != HAL_OK)
 8006f6a:	f107 0314 	add.w	r3, r7, #20
 8006f6e:	4619      	mov	r1, r3
 8006f70:	6878      	ldr	r0, [r7, #4]
 8006f72:	f006 fba5 	bl	800d6c0 <HAL_TIM_Encoder_Init>
 8006f76:	4603      	mov	r3, r0
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d001      	beq.n	8006f80 <configure_encoder_timer+0x5c>
    {
        Error_Handler();
 8006f7c:	f000 fb78 	bl	8007670 <Error_Handler>
    }

    master.MasterOutputTrigger = TIM_TRGO_RESET;
 8006f80:	2300      	movs	r3, #0
 8006f82:	60bb      	str	r3, [r7, #8]
    master.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006f84:	2300      	movs	r3, #0
 8006f86:	613b      	str	r3, [r7, #16]
    if (HAL_TIMEx_MasterConfigSynchronization(htim, &master) != HAL_OK)
 8006f88:	f107 0308 	add.w	r3, r7, #8
 8006f8c:	4619      	mov	r1, r3
 8006f8e:	6878      	ldr	r0, [r7, #4]
 8006f90:	f008 fa7a 	bl	800f488 <HAL_TIMEx_MasterConfigSynchronization>
 8006f94:	4603      	mov	r3, r0
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d001      	beq.n	8006f9e <configure_encoder_timer+0x7a>
    {
        Error_Handler();
 8006f9a:	f000 fb69 	bl	8007670 <Error_Handler>
    }
}
 8006f9e:	bf00      	nop
 8006fa0:	3738      	adds	r7, #56	@ 0x38
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	bd80      	pop	{r7, pc}

08006fa6 <configure_output>:

/**
 * @brief Ajusta um conjunto de saídas STEP/DIR/ENABLE para modo *push-pull*.
 */
static void configure_output(GPIO_TypeDef *port, uint32_t pins, uint32_t speed)
{
 8006fa6:	b580      	push	{r7, lr}
 8006fa8:	b08a      	sub	sp, #40	@ 0x28
 8006faa:	af00      	add	r7, sp, #0
 8006fac:	60f8      	str	r0, [r7, #12]
 8006fae:	60b9      	str	r1, [r7, #8]
 8006fb0:	607a      	str	r2, [r7, #4]
    GPIO_InitTypeDef init = {0};
 8006fb2:	f107 0314 	add.w	r3, r7, #20
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	601a      	str	r2, [r3, #0]
 8006fba:	605a      	str	r2, [r3, #4]
 8006fbc:	609a      	str	r2, [r3, #8]
 8006fbe:	60da      	str	r2, [r3, #12]
 8006fc0:	611a      	str	r2, [r3, #16]
    init.Pin = pins;
 8006fc2:	68bb      	ldr	r3, [r7, #8]
 8006fc4:	617b      	str	r3, [r7, #20]
    init.Mode = GPIO_MODE_OUTPUT_PP;
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	61bb      	str	r3, [r7, #24]
    init.Pull = GPIO_NOPULL;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	61fb      	str	r3, [r7, #28]
    init.Speed = speed;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(port, &init);
 8006fd2:	f107 0314 	add.w	r3, r7, #20
 8006fd6:	4619      	mov	r1, r3
 8006fd8:	68f8      	ldr	r0, [r7, #12]
 8006fda:	f001 fe1d 	bl	8008c18 <HAL_GPIO_Init>
}
 8006fde:	bf00      	nop
 8006fe0:	3728      	adds	r7, #40	@ 0x28
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	bd80      	pop	{r7, pc}
	...

08006fe8 <board_config_apply_motion_gpio>:
//        Error_Handler();
//    }
//}

void board_config_apply_motion_gpio(void)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b086      	sub	sp, #24
 8006fec:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef init = {0};
 8006fee:	1d3b      	adds	r3, r7, #4
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	601a      	str	r2, [r3, #0]
 8006ff4:	605a      	str	r2, [r3, #4]
 8006ff6:	609a      	str	r2, [r3, #8]
 8006ff8:	60da      	str	r2, [r3, #12]
 8006ffa:	611a      	str	r2, [r3, #16]

    /* Saídas de movimento com tempos de borda compatíveis com STEP/DIR */
    configure_output(GPIOB, GPIO_PIN_4 | GPIO_PIN_0 | GPIO_PIN_1, GPIO_SPEED_FREQ_VERY_HIGH);
 8006ffc:	2203      	movs	r2, #3
 8006ffe:	2113      	movs	r1, #19
 8007000:	4825      	ldr	r0, [pc, #148]	@ (8007098 <board_config_apply_motion_gpio+0xb0>)
 8007002:	f7ff ffd0 	bl	8006fa6 <configure_output>
    configure_output(GPIOB, GPIO_PIN_2, GPIO_SPEED_FREQ_VERY_HIGH);
 8007006:	2203      	movs	r2, #3
 8007008:	2104      	movs	r1, #4
 800700a:	4823      	ldr	r0, [pc, #140]	@ (8007098 <board_config_apply_motion_gpio+0xb0>)
 800700c:	f7ff ffcb 	bl	8006fa6 <configure_output>
    configure_output(GPIOA, GPIO_PIN_3 | GPIO_PIN_2, GPIO_SPEED_FREQ_VERY_HIGH);
 8007010:	2203      	movs	r2, #3
 8007012:	210c      	movs	r1, #12
 8007014:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007018:	f7ff ffc5 	bl	8006fa6 <configure_output>
    configure_output(GPIOC, GPIO_PIN_4 | GPIO_PIN_5, GPIO_SPEED_FREQ_LOW);
 800701c:	2200      	movs	r2, #0
 800701e:	2130      	movs	r1, #48	@ 0x30
 8007020:	481e      	ldr	r0, [pc, #120]	@ (800709c <board_config_apply_motion_gpio+0xb4>)
 8007022:	f7ff ffc0 	bl	8006fa6 <configure_output>
    configure_output(GPIOD, GPIO_PIN_14, GPIO_SPEED_FREQ_LOW);
 8007026:	2200      	movs	r2, #0
 8007028:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800702c:	481c      	ldr	r0, [pc, #112]	@ (80070a0 <board_config_apply_motion_gpio+0xb8>)
 800702e:	f7ff ffba 	bl	8006fa6 <configure_output>

    /* Estados seguros antes de habilitar drivers: ENA alto, STEP/DIR baixos */
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4 | GPIO_PIN_2 | GPIO_PIN_0 | GPIO_PIN_1, GPIO_PIN_RESET);
 8007032:	2200      	movs	r2, #0
 8007034:	2117      	movs	r1, #23
 8007036:	4818      	ldr	r0, [pc, #96]	@ (8007098 <board_config_apply_motion_gpio+0xb0>)
 8007038:	f002 f89a 	bl	8009170 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3 | GPIO_PIN_2, GPIO_PIN_RESET);
 800703c:	2200      	movs	r2, #0
 800703e:	210c      	movs	r1, #12
 8007040:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007044:	f002 f894 	bl	8009170 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);     /* EN_X desabilitado (alto) */
 8007048:	2201      	movs	r2, #1
 800704a:	2110      	movs	r1, #16
 800704c:	4813      	ldr	r0, [pc, #76]	@ (800709c <board_config_apply_motion_gpio+0xb4>)
 800704e:	f002 f88f 	bl	8009170 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);   /* EN_Y habilitado (baixo) */
 8007052:	2200      	movs	r2, #0
 8007054:	2120      	movs	r1, #32
 8007056:	4811      	ldr	r0, [pc, #68]	@ (800709c <board_config_apply_motion_gpio+0xb4>)
 8007058:	f002 f88a 	bl	8009170 <HAL_GPIO_WritePin>
    // EN_Z (PD14) ativo em nível baixo por solicitação: inicia habilitado
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 800705c:	2200      	movs	r2, #0
 800705e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8007062:	480f      	ldr	r0, [pc, #60]	@ (80070a0 <board_config_apply_motion_gpio+0xb8>)
 8007064:	f002 f884 	bl	8009170 <HAL_GPIO_WritePin>

    /* Entradas de segurança em *pull-up* com detecção de bordas de ambos os sentidos */
    init.Mode = GPIO_MODE_IT_RISING_FALLING;
 8007068:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800706c:	60bb      	str	r3, [r7, #8]
    init.Pull = GPIO_PULLUP;
 800706e:	2301      	movs	r3, #1
 8007070:	60fb      	str	r3, [r7, #12]
     */
#if 0
    init.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2;  /* PC0/PC1/PC2 como EXTI */
    HAL_GPIO_Init(GPIOC, &init);
#else
    init.Pin = GPIO_PIN_1;                             /* Somente PC1 como EXTI */
 8007072:	2302      	movs	r3, #2
 8007074:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOC, &init);
 8007076:	1d3b      	adds	r3, r7, #4
 8007078:	4619      	mov	r1, r3
 800707a:	4808      	ldr	r0, [pc, #32]	@ (800709c <board_config_apply_motion_gpio+0xb4>)
 800707c:	f001 fdcc 	bl	8008c18 <HAL_GPIO_Init>
#endif

    init.Pin = GPIO_PIN_13;                            /* EXTI do PC13 permanece */
 8007080:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007084:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOC, &init);
 8007086:	1d3b      	adds	r3, r7, #4
 8007088:	4619      	mov	r1, r3
 800708a:	4804      	ldr	r0, [pc, #16]	@ (800709c <board_config_apply_motion_gpio+0xb4>)
 800708c:	f001 fdc4 	bl	8008c18 <HAL_GPIO_Init>
}
 8007090:	bf00      	nop
 8007092:	3718      	adds	r7, #24
 8007094:	46bd      	mov	sp, r7
 8007096:	bd80      	pop	{r7, pc}
 8007098:	48000400 	.word	0x48000400
 800709c:	48000800 	.word	0x48000800
 80070a0:	48000c00 	.word	0x48000c00

080070a4 <board_config_force_encoder_quadrature>:

void board_config_force_encoder_quadrature(void)
{
 80070a4:	b580      	push	{r7, lr}
 80070a6:	af00      	add	r7, sp, #0
    configure_encoder_timer(&htim3);
 80070a8:	4803      	ldr	r0, [pc, #12]	@ (80070b8 <board_config_force_encoder_quadrature+0x14>)
 80070aa:	f7ff ff3b 	bl	8006f24 <configure_encoder_timer>
    configure_encoder_timer(&htim5);
 80070ae:	4803      	ldr	r0, [pc, #12]	@ (80070bc <board_config_force_encoder_quadrature+0x18>)
 80070b0:	f7ff ff38 	bl	8006f24 <configure_encoder_timer>
}
 80070b4:	bf00      	nop
 80070b6:	bd80      	pop	{r7, pc}
 80070b8:	20001000 	.word	0x20001000
 80070bc:	2000104c 	.word	0x2000104c

080070c0 <board_config_apply_interrupt_priorities>:

void board_config_apply_interrupt_priorities(void)
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	af00      	add	r7, sp, #0
    /* EXTI de segurança: interrupções mais altas para abortar movimento */
    HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80070c4:	2200      	movs	r2, #0
 80070c6:	2100      	movs	r1, #0
 80070c8:	2006      	movs	r0, #6
 80070ca:	f001 fa0f 	bl	80084ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80070ce:	2006      	movs	r0, #6
 80070d0:	f001 fa38 	bl	8008544 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80070d4:	2200      	movs	r2, #0
 80070d6:	2100      	movs	r1, #0
 80070d8:	2007      	movs	r0, #7
 80070da:	f001 fa07 	bl	80084ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80070de:	2007      	movs	r0, #7
 80070e0:	f001 fa30 	bl	8008544 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80070e4:	2200      	movs	r2, #0
 80070e6:	2100      	movs	r1, #0
 80070e8:	2008      	movs	r0, #8
 80070ea:	f001 f9ff 	bl	80084ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80070ee:	2008      	movs	r0, #8
 80070f0:	f001 fa28 	bl	8008544 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80070f4:	2200      	movs	r2, #0
 80070f6:	2100      	movs	r1, #0
 80070f8:	2028      	movs	r0, #40	@ 0x28
 80070fa:	f001 f9f7 	bl	80084ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80070fe:	2028      	movs	r0, #40	@ 0x28
 8007100:	f001 fa20 	bl	8008544 <HAL_NVIC_EnableIRQ>

    /* Temporização do núcleo de movimento (TIM6/TIM7) e transporte SPI */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8007104:	2200      	movs	r2, #0
 8007106:	2101      	movs	r1, #1
 8007108:	2036      	movs	r0, #54	@ 0x36
 800710a:	f001 f9ef 	bl	80084ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800710e:	2036      	movs	r0, #54	@ 0x36
 8007110:	f001 fa18 	bl	8008544 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 2, 0);
 8007114:	2200      	movs	r2, #0
 8007116:	2102      	movs	r1, #2
 8007118:	200e      	movs	r0, #14
 800711a:	f001 f9e7 	bl	80084ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800711e:	200e      	movs	r0, #14
 8007120:	f001 fa10 	bl	8008544 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 8007124:	2200      	movs	r2, #0
 8007126:	2102      	movs	r1, #2
 8007128:	200f      	movs	r0, #15
 800712a:	f001 f9df 	bl	80084ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800712e:	200f      	movs	r0, #15
 8007130:	f001 fa08 	bl	8008544 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(TIM7_IRQn, 3, 0);
 8007134:	2200      	movs	r2, #0
 8007136:	2103      	movs	r1, #3
 8007138:	2037      	movs	r0, #55	@ 0x37
 800713a:	f001 f9d7 	bl	80084ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800713e:	2037      	movs	r0, #55	@ 0x37
 8007140:	f001 fa00 	bl	8008544 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(USART1_IRQn, 4, 0);
 8007144:	2200      	movs	r2, #0
 8007146:	2104      	movs	r1, #4
 8007148:	2025      	movs	r0, #37	@ 0x25
 800714a:	f001 f9cf 	bl	80084ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800714e:	2025      	movs	r0, #37	@ 0x25
 8007150:	f001 f9f8 	bl	8008544 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8007154:	2200      	movs	r2, #0
 8007156:	2105      	movs	r1, #5
 8007158:	2024      	movs	r0, #36	@ 0x24
 800715a:	f001 f9c7 	bl	80084ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800715e:	2024      	movs	r0, #36	@ 0x24
 8007160:	f001 f9f0 	bl	8008544 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 6, 0);
 8007164:	2200      	movs	r2, #0
 8007166:	2106      	movs	r1, #6
 8007168:	2018      	movs	r0, #24
 800716a:	f001 f9bf 	bl	80084ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 800716e:	2018      	movs	r0, #24
 8007170:	f001 f9e8 	bl	8008544 <HAL_NVIC_EnableIRQ>
}
 8007174:	bf00      	nop
 8007176:	bd80      	pop	{r7, pc}

08007178 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b082      	sub	sp, #8
 800717c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800717e:	4b10      	ldr	r3, [pc, #64]	@ (80071c0 <MX_DMA_Init+0x48>)
 8007180:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007182:	4a0f      	ldr	r2, [pc, #60]	@ (80071c0 <MX_DMA_Init+0x48>)
 8007184:	f043 0301 	orr.w	r3, r3, #1
 8007188:	6493      	str	r3, [r2, #72]	@ 0x48
 800718a:	4b0d      	ldr	r3, [pc, #52]	@ (80071c0 <MX_DMA_Init+0x48>)
 800718c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800718e:	f003 0301 	and.w	r3, r3, #1
 8007192:	607b      	str	r3, [r7, #4]
 8007194:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8007196:	2200      	movs	r2, #0
 8007198:	2100      	movs	r1, #0
 800719a:	200e      	movs	r0, #14
 800719c:	f001 f9a6 	bl	80084ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80071a0:	200e      	movs	r0, #14
 80071a2:	f001 f9cf 	bl	8008544 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80071a6:	2200      	movs	r2, #0
 80071a8:	2100      	movs	r1, #0
 80071aa:	200f      	movs	r0, #15
 80071ac:	f001 f99e 	bl	80084ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80071b0:	200f      	movs	r0, #15
 80071b2:	f001 f9c7 	bl	8008544 <HAL_NVIC_EnableIRQ>

}
 80071b6:	bf00      	nop
 80071b8:	3708      	adds	r7, #8
 80071ba:	46bd      	mov	sp, r7
 80071bc:	bd80      	pop	{r7, pc}
 80071be:	bf00      	nop
 80071c0:	40021000 	.word	0x40021000

080071c4 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b08c      	sub	sp, #48	@ 0x30
 80071c8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80071ca:	f107 031c 	add.w	r3, r7, #28
 80071ce:	2200      	movs	r2, #0
 80071d0:	601a      	str	r2, [r3, #0]
 80071d2:	605a      	str	r2, [r3, #4]
 80071d4:	609a      	str	r2, [r3, #8]
 80071d6:	60da      	str	r2, [r3, #12]
 80071d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80071da:	4b4d      	ldr	r3, [pc, #308]	@ (8007310 <MX_GPIO_Init+0x14c>)
 80071dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80071de:	4a4c      	ldr	r2, [pc, #304]	@ (8007310 <MX_GPIO_Init+0x14c>)
 80071e0:	f043 0310 	orr.w	r3, r3, #16
 80071e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80071e6:	4b4a      	ldr	r3, [pc, #296]	@ (8007310 <MX_GPIO_Init+0x14c>)
 80071e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80071ea:	f003 0310 	and.w	r3, r3, #16
 80071ee:	61bb      	str	r3, [r7, #24]
 80071f0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80071f2:	4b47      	ldr	r3, [pc, #284]	@ (8007310 <MX_GPIO_Init+0x14c>)
 80071f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80071f6:	4a46      	ldr	r2, [pc, #280]	@ (8007310 <MX_GPIO_Init+0x14c>)
 80071f8:	f043 0304 	orr.w	r3, r3, #4
 80071fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80071fe:	4b44      	ldr	r3, [pc, #272]	@ (8007310 <MX_GPIO_Init+0x14c>)
 8007200:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007202:	f003 0304 	and.w	r3, r3, #4
 8007206:	617b      	str	r3, [r7, #20]
 8007208:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800720a:	4b41      	ldr	r3, [pc, #260]	@ (8007310 <MX_GPIO_Init+0x14c>)
 800720c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800720e:	4a40      	ldr	r2, [pc, #256]	@ (8007310 <MX_GPIO_Init+0x14c>)
 8007210:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007214:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007216:	4b3e      	ldr	r3, [pc, #248]	@ (8007310 <MX_GPIO_Init+0x14c>)
 8007218:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800721a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800721e:	613b      	str	r3, [r7, #16]
 8007220:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007222:	4b3b      	ldr	r3, [pc, #236]	@ (8007310 <MX_GPIO_Init+0x14c>)
 8007224:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007226:	4a3a      	ldr	r2, [pc, #232]	@ (8007310 <MX_GPIO_Init+0x14c>)
 8007228:	f043 0301 	orr.w	r3, r3, #1
 800722c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800722e:	4b38      	ldr	r3, [pc, #224]	@ (8007310 <MX_GPIO_Init+0x14c>)
 8007230:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007232:	f003 0301 	and.w	r3, r3, #1
 8007236:	60fb      	str	r3, [r7, #12]
 8007238:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800723a:	4b35      	ldr	r3, [pc, #212]	@ (8007310 <MX_GPIO_Init+0x14c>)
 800723c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800723e:	4a34      	ldr	r2, [pc, #208]	@ (8007310 <MX_GPIO_Init+0x14c>)
 8007240:	f043 0302 	orr.w	r3, r3, #2
 8007244:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007246:	4b32      	ldr	r3, [pc, #200]	@ (8007310 <MX_GPIO_Init+0x14c>)
 8007248:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800724a:	f003 0302 	and.w	r3, r3, #2
 800724e:	60bb      	str	r3, [r7, #8]
 8007250:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8007252:	4b2f      	ldr	r3, [pc, #188]	@ (8007310 <MX_GPIO_Init+0x14c>)
 8007254:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007256:	4a2e      	ldr	r2, [pc, #184]	@ (8007310 <MX_GPIO_Init+0x14c>)
 8007258:	f043 0308 	orr.w	r3, r3, #8
 800725c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800725e:	4b2c      	ldr	r3, [pc, #176]	@ (8007310 <MX_GPIO_Init+0x14c>)
 8007260:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007262:	f003 0308 	and.w	r3, r3, #8
 8007266:	607b      	str	r3, [r7, #4]
 8007268:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE7 PE8 PE9
                           PE10 PE11 PE12 PE13
                           PE14 PE15 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 800726a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800726e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007270:	2303      	movs	r3, #3
 8007272:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007274:	2300      	movs	r3, #0
 8007276:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007278:	f107 031c 	add.w	r3, r7, #28
 800727c:	4619      	mov	r1, r3
 800727e:	4825      	ldr	r0, [pc, #148]	@ (8007314 <MX_GPIO_Init+0x150>)
 8007280:	f001 fcca 	bl	8008c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC14 PC15 PC1
                           PC3 PC4 PC5 PC6
                           PC7 PC8 PC9 PC10
                           PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1
 8007284:	f64f 73fa 	movw	r3, #65530	@ 0xfffa
 8007288:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800728a:	2303      	movs	r3, #3
 800728c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800728e:	2300      	movs	r3, #0
 8007290:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007292:	f107 031c 	add.w	r3, r7, #28
 8007296:	4619      	mov	r1, r3
 8007298:	481f      	ldr	r0, [pc, #124]	@ (8007318 <MX_GPIO_Init+0x154>)
 800729a:	f001 fcbd 	bl	8008c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800729e:	2303      	movs	r3, #3
 80072a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80072a2:	2303      	movs	r3, #3
 80072a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072a6:	2300      	movs	r3, #0
 80072a8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80072aa:	f107 031c 	add.w	r3, r7, #28
 80072ae:	4619      	mov	r1, r3
 80072b0:	481a      	ldr	r0, [pc, #104]	@ (800731c <MX_GPIO_Init+0x158>)
 80072b2:	f001 fcb1 	bl	8008c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 PA5 PA8
                           PA9 PA10 PA11 PA12
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8
 80072b6:	f649 7338 	movw	r3, #40760	@ 0x9f38
 80072ba:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80072bc:	2303      	movs	r3, #3
 80072be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072c0:	2300      	movs	r3, #0
 80072c2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80072c4:	f107 031c 	add.w	r3, r7, #28
 80072c8:	4619      	mov	r1, r3
 80072ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80072ce:	f001 fca3 	bl	8008c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB14 PB15
                           PB4 PB5 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 80072d2:	f64d 7337 	movw	r3, #57143	@ 0xdf37
 80072d6:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80072d8:	2303      	movs	r3, #3
 80072da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072dc:	2300      	movs	r3, #0
 80072de:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80072e0:	f107 031c 	add.w	r3, r7, #28
 80072e4:	4619      	mov	r1, r3
 80072e6:	480e      	ldr	r0, [pc, #56]	@ (8007320 <MX_GPIO_Init+0x15c>)
 80072e8:	f001 fc96 	bl	8008c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15
                           PD2 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80072ec:	f64f 73e4 	movw	r3, #65508	@ 0xffe4
 80072f0:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80072f2:	2303      	movs	r3, #3
 80072f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072f6:	2300      	movs	r3, #0
 80072f8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80072fa:	f107 031c 	add.w	r3, r7, #28
 80072fe:	4619      	mov	r1, r3
 8007300:	4808      	ldr	r0, [pc, #32]	@ (8007324 <MX_GPIO_Init+0x160>)
 8007302:	f001 fc89 	bl	8008c18 <HAL_GPIO_Init>

}
 8007306:	bf00      	nop
 8007308:	3730      	adds	r7, #48	@ 0x30
 800730a:	46bd      	mov	sp, r7
 800730c:	bd80      	pop	{r7, pc}
 800730e:	bf00      	nop
 8007310:	40021000 	.word	0x40021000
 8007314:	48001000 	.word	0x48001000
 8007318:	48000800 	.word	0x48000800
 800731c:	48001c00 	.word	0x48001c00
 8007320:	48000400 	.word	0x48000400
 8007324:	48000c00 	.word	0x48000c00

08007328 <MX_LPTIM1_Init>:

LPTIM_HandleTypeDef hlptim1;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 8007328:	b580      	push	{r7, lr}
 800732a:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 800732c:	4b16      	ldr	r3, [pc, #88]	@ (8007388 <MX_LPTIM1_Init+0x60>)
 800732e:	4a17      	ldr	r2, [pc, #92]	@ (800738c <MX_LPTIM1_Init+0x64>)
 8007330:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8007332:	4b15      	ldr	r3, [pc, #84]	@ (8007388 <MX_LPTIM1_Init+0x60>)
 8007334:	2200      	movs	r2, #0
 8007336:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8007338:	4b13      	ldr	r3, [pc, #76]	@ (8007388 <MX_LPTIM1_Init+0x60>)
 800733a:	2200      	movs	r2, #0
 800733c:	609a      	str	r2, [r3, #8]
  hlptim1.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
 800733e:	4b12      	ldr	r3, [pc, #72]	@ (8007388 <MX_LPTIM1_Init+0x60>)
 8007340:	2200      	movs	r2, #0
 8007342:	60da      	str	r2, [r3, #12]
  hlptim1.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 8007344:	4b10      	ldr	r3, [pc, #64]	@ (8007388 <MX_LPTIM1_Init+0x60>)
 8007346:	2200      	movs	r2, #0
 8007348:	611a      	str	r2, [r3, #16]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800734a:	4b0f      	ldr	r3, [pc, #60]	@ (8007388 <MX_LPTIM1_Init+0x60>)
 800734c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007350:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8007352:	4b0d      	ldr	r3, [pc, #52]	@ (8007388 <MX_LPTIM1_Init+0x60>)
 8007354:	2200      	movs	r2, #0
 8007356:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8007358:	4b0b      	ldr	r3, [pc, #44]	@ (8007388 <MX_LPTIM1_Init+0x60>)
 800735a:	2200      	movs	r2, #0
 800735c:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 800735e:	4b0a      	ldr	r3, [pc, #40]	@ (8007388 <MX_LPTIM1_Init+0x60>)
 8007360:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8007364:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8007366:	4b08      	ldr	r3, [pc, #32]	@ (8007388 <MX_LPTIM1_Init+0x60>)
 8007368:	2200      	movs	r2, #0
 800736a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 800736c:	4b06      	ldr	r3, [pc, #24]	@ (8007388 <MX_LPTIM1_Init+0x60>)
 800736e:	2200      	movs	r2, #0
 8007370:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8007372:	4805      	ldr	r0, [pc, #20]	@ (8007388 <MX_LPTIM1_Init+0x60>)
 8007374:	f001 ff62 	bl	800923c <HAL_LPTIM_Init>
 8007378:	4603      	mov	r3, r0
 800737a:	2b00      	cmp	r3, #0
 800737c:	d001      	beq.n	8007382 <MX_LPTIM1_Init+0x5a>
  {
    Error_Handler();
 800737e:	f000 f977 	bl	8007670 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 8007382:	bf00      	nop
 8007384:	bd80      	pop	{r7, pc}
 8007386:	bf00      	nop
 8007388:	20000ec8 	.word	0x20000ec8
 800738c:	40007c00 	.word	0x40007c00

08007390 <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b0ac      	sub	sp, #176	@ 0xb0
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007398:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800739c:	2200      	movs	r2, #0
 800739e:	601a      	str	r2, [r3, #0]
 80073a0:	605a      	str	r2, [r3, #4]
 80073a2:	609a      	str	r2, [r3, #8]
 80073a4:	60da      	str	r2, [r3, #12]
 80073a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80073a8:	f107 0314 	add.w	r3, r7, #20
 80073ac:	2288      	movs	r2, #136	@ 0x88
 80073ae:	2100      	movs	r1, #0
 80073b0:	4618      	mov	r0, r3
 80073b2:	f009 fe53 	bl	801105c <memset>
  if(lptimHandle->Instance==LPTIM1)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	4a25      	ldr	r2, [pc, #148]	@ (8007450 <HAL_LPTIM_MspInit+0xc0>)
 80073bc:	4293      	cmp	r3, r2
 80073be:	d143      	bne.n	8007448 <HAL_LPTIM_MspInit+0xb8>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 80073c0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80073c4:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK;
 80073c6:	2300      	movs	r3, #0
 80073c8:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80073ca:	f107 0314 	add.w	r3, r7, #20
 80073ce:	4618      	mov	r0, r3
 80073d0:	f003 fc50 	bl	800ac74 <HAL_RCCEx_PeriphCLKConfig>
 80073d4:	4603      	mov	r3, r0
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d001      	beq.n	80073de <HAL_LPTIM_MspInit+0x4e>
    {
      Error_Handler();
 80073da:	f000 f949 	bl	8007670 <Error_Handler>
    }

    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 80073de:	4b1d      	ldr	r3, [pc, #116]	@ (8007454 <HAL_LPTIM_MspInit+0xc4>)
 80073e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073e2:	4a1c      	ldr	r2, [pc, #112]	@ (8007454 <HAL_LPTIM_MspInit+0xc4>)
 80073e4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80073e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80073ea:	4b1a      	ldr	r3, [pc, #104]	@ (8007454 <HAL_LPTIM_MspInit+0xc4>)
 80073ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073ee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80073f2:	613b      	str	r3, [r7, #16]
 80073f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80073f6:	4b17      	ldr	r3, [pc, #92]	@ (8007454 <HAL_LPTIM_MspInit+0xc4>)
 80073f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80073fa:	4a16      	ldr	r2, [pc, #88]	@ (8007454 <HAL_LPTIM_MspInit+0xc4>)
 80073fc:	f043 0304 	orr.w	r3, r3, #4
 8007400:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007402:	4b14      	ldr	r3, [pc, #80]	@ (8007454 <HAL_LPTIM_MspInit+0xc4>)
 8007404:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007406:	f003 0304 	and.w	r3, r3, #4
 800740a:	60fb      	str	r3, [r7, #12]
 800740c:	68fb      	ldr	r3, [r7, #12]
    /**LPTIM1 GPIO Configuration
    PC0     ------> LPTIM1_IN1
    PC2     ------> LPTIM1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 800740e:	2305      	movs	r3, #5
 8007410:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007414:	2302      	movs	r3, #2
 8007416:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800741a:	2300      	movs	r3, #0
 800741c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007420:	2300      	movs	r3, #0
 8007422:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 8007426:	2301      	movs	r3, #1
 8007428:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800742c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8007430:	4619      	mov	r1, r3
 8007432:	4809      	ldr	r0, [pc, #36]	@ (8007458 <HAL_LPTIM_MspInit+0xc8>)
 8007434:	f001 fbf0 	bl	8008c18 <HAL_GPIO_Init>

    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 8007438:	2200      	movs	r2, #0
 800743a:	2100      	movs	r1, #0
 800743c:	2041      	movs	r0, #65	@ 0x41
 800743e:	f001 f855 	bl	80084ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 8007442:	2041      	movs	r0, #65	@ 0x41
 8007444:	f001 f87e 	bl	8008544 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }
}
 8007448:	bf00      	nop
 800744a:	37b0      	adds	r7, #176	@ 0xb0
 800744c:	46bd      	mov	sp, r7
 800744e:	bd80      	pop	{r7, pc}
 8007450:	40007c00 	.word	0x40007c00
 8007454:	40021000 	.word	0x40021000
 8007458:	48000800 	.word	0x48000800

0800745c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800745c:	b580      	push	{r7, lr}
 800745e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8007460:	f000 fedf 	bl	8008222 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007464:	f000 f82a 	bl	80074bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007468:	f7ff feac 	bl	80071c4 <MX_GPIO_Init>
  MX_DMA_Init();
 800746c:	f7ff fe84 	bl	8007178 <MX_DMA_Init>
  MX_SPI2_Init();
 8007470:	f000 f922 	bl	80076b8 <MX_SPI2_Init>
  MX_TIM6_Init();
 8007474:	f000 fbf0 	bl	8007c58 <MX_TIM6_Init>
  MX_TIM5_Init();
 8007478:	f000 fb98 	bl	8007bac <MX_TIM5_Init>
  MX_TIM7_Init();
 800747c:	f000 fc22 	bl	8007cc4 <MX_TIM7_Init>
  MX_TIM3_Init();
 8007480:	f000 fb3e 	bl	8007b00 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8007484:	f000 fe16 	bl	80080b4 <MX_USART1_UART_Init>
  MX_TIM15_Init();
 8007488:	f000 fc52 	bl	8007d30 <MX_TIM15_Init>
  MX_LPTIM1_Init();
 800748c:	f7ff ff4c 	bl	8007328 <MX_LPTIM1_Init>
  /* USER CODE BEGIN 2 */
    board_config_apply_motion_gpio();
 8007490:	f7ff fdaa 	bl	8006fe8 <board_config_apply_motion_gpio>
    board_config_force_encoder_quadrature();
 8007494:	f7ff fe06 	bl	80070a4 <board_config_force_encoder_quadrature>
    board_config_apply_interrupt_priorities();
 8007498:	f7ff fe12 	bl	80070c0 <board_config_apply_interrupt_priorities>
    app_init();
 800749c:	f7ff fc8c 	bl	8006db8 <app_init>
    // Inicia timers do laço de passos (TIM6) e controle/status (TIM7)
    HAL_TIM_Base_Start_IT(&htim6);
 80074a0:	4804      	ldr	r0, [pc, #16]	@ (80074b4 <main+0x58>)
 80074a2:	f005 fbe1 	bl	800cc68 <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim7);
 80074a6:	4804      	ldr	r0, [pc, #16]	@ (80074b8 <main+0x5c>)
 80074a8:	f005 fbde 	bl	800cc68 <HAL_TIM_Base_Start_IT>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    //printf("oioioioioioi2\r\n");
    //HAL_Delay(1000);
    app_poll();
 80074ac:	f7ff fcba 	bl	8006e24 <app_poll>
 80074b0:	e7fc      	b.n	80074ac <main+0x50>
 80074b2:	bf00      	nop
 80074b4:	20001098 	.word	0x20001098
 80074b8:	200010e4 	.word	0x200010e4

080074bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b096      	sub	sp, #88	@ 0x58
 80074c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80074c2:	f107 0314 	add.w	r3, r7, #20
 80074c6:	2244      	movs	r2, #68	@ 0x44
 80074c8:	2100      	movs	r1, #0
 80074ca:	4618      	mov	r0, r3
 80074cc:	f009 fdc6 	bl	801105c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80074d0:	463b      	mov	r3, r7
 80074d2:	2200      	movs	r2, #0
 80074d4:	601a      	str	r2, [r3, #0]
 80074d6:	605a      	str	r2, [r3, #4]
 80074d8:	609a      	str	r2, [r3, #8]
 80074da:	60da      	str	r2, [r3, #12]
 80074dc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80074de:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80074e2:	f002 fb9f 	bl	8009c24 <HAL_PWREx_ControlVoltageScaling>
 80074e6:	4603      	mov	r3, r0
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d001      	beq.n	80074f0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80074ec:	f000 f8c0 	bl	8007670 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80074f0:	2310      	movs	r3, #16
 80074f2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80074f4:	2301      	movs	r3, #1
 80074f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80074f8:	2300      	movs	r3, #0
 80074fa:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80074fc:	2360      	movs	r3, #96	@ 0x60
 80074fe:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007500:	2302      	movs	r3, #2
 8007502:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8007504:	2301      	movs	r3, #1
 8007506:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8007508:	2301      	movs	r3, #1
 800750a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 800750c:	2328      	movs	r3, #40	@ 0x28
 800750e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8007510:	2307      	movs	r3, #7
 8007512:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8007514:	2302      	movs	r3, #2
 8007516:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8007518:	2302      	movs	r3, #2
 800751a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800751c:	f107 0314 	add.w	r3, r7, #20
 8007520:	4618      	mov	r0, r3
 8007522:	f002 fbe1 	bl	8009ce8 <HAL_RCC_OscConfig>
 8007526:	4603      	mov	r3, r0
 8007528:	2b00      	cmp	r3, #0
 800752a:	d001      	beq.n	8007530 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800752c:	f000 f8a0 	bl	8007670 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007530:	230f      	movs	r3, #15
 8007532:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007534:	2303      	movs	r3, #3
 8007536:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007538:	2300      	movs	r3, #0
 800753a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800753c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007540:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8007542:	2300      	movs	r3, #0
 8007544:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8007546:	463b      	mov	r3, r7
 8007548:	2104      	movs	r1, #4
 800754a:	4618      	mov	r0, r3
 800754c:	f003 f8ce 	bl	800a6ec <HAL_RCC_ClockConfig>
 8007550:	4603      	mov	r3, r0
 8007552:	2b00      	cmp	r3, #0
 8007554:	d001      	beq.n	800755a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8007556:	f000 f88b 	bl	8007670 <Error_Handler>
  }
}
 800755a:	bf00      	nop
 800755c:	3758      	adds	r7, #88	@ 0x58
 800755e:	46bd      	mov	sp, r7
 8007560:	bd80      	pop	{r7, pc}

08007562 <HAL_SPI_TxRxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007562:	b580      	push	{r7, lr}
 8007564:	b082      	sub	sp, #8
 8007566:	af00      	add	r7, sp, #0
 8007568:	6078      	str	r0, [r7, #4]
    app_spi_isr_txrx_done(hspi);
 800756a:	6878      	ldr	r0, [r7, #4]
 800756c:	f7ff fc98 	bl	8006ea0 <app_spi_isr_txrx_done>
}
 8007570:	bf00      	nop
 8007572:	3708      	adds	r7, #8
 8007574:	46bd      	mov	sp, r7
 8007576:	bd80      	pop	{r7, pc}

08007578 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b082      	sub	sp, #8
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
    if (hspi == NULL) return;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d013      	beq.n	80075ae <HAL_SPI_ErrorCallback+0x36>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	4a0c      	ldr	r2, [pc, #48]	@ (80075bc <HAL_SPI_ErrorCallback+0x44>)
 800758c:	4293      	cmp	r3, r2
 800758e:	d110      	bne.n	80075b2 <HAL_SPI_ErrorCallback+0x3a>

    g_spi_last_error = hspi->ErrorCode;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007594:	4a0a      	ldr	r2, [pc, #40]	@ (80075c0 <HAL_SPI_ErrorCallback+0x48>)
 8007596:	6013      	str	r3, [r2, #0]
    g_spi_error_count++;
 8007598:	4b0a      	ldr	r3, [pc, #40]	@ (80075c4 <HAL_SPI_ErrorCallback+0x4c>)
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	3301      	adds	r3, #1
 800759e:	4a09      	ldr	r2, [pc, #36]	@ (80075c4 <HAL_SPI_ErrorCallback+0x4c>)
 80075a0:	6013      	str	r3, [r2, #0]

    /* Indicação visual simples para diagnóstico */
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 80075a2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80075a6:	4808      	ldr	r0, [pc, #32]	@ (80075c8 <HAL_SPI_ErrorCallback+0x50>)
 80075a8:	f001 fe0e 	bl	80091c8 <HAL_GPIO_TogglePin>
 80075ac:	e002      	b.n	80075b4 <HAL_SPI_ErrorCallback+0x3c>
    if (hspi == NULL) return;
 80075ae:	bf00      	nop
 80075b0:	e000      	b.n	80075b4 <HAL_SPI_ErrorCallback+0x3c>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 80075b2:	bf00      	nop
}
 80075b4:	3708      	adds	r7, #8
 80075b6:	46bd      	mov	sp, r7
 80075b8:	bd80      	pop	{r7, pc}
 80075ba:	bf00      	nop
 80075bc:	40003800 	.word	0x40003800
 80075c0:	20000f04 	.word	0x20000f04
 80075c4:	20000f00 	.word	0x20000f00
 80075c8:	48000400 	.word	0x48000400

080075cc <HAL_GPIO_EXTI_Callback>:
/* Botões de segurança (EXTI):
 * - B1 (PC13): E-STOP imediato (pressionado = nível baixo)
 * - B2 (PC0): Release/recover + funções extras do demo (pressionado = baixo)
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b082      	sub	sp, #8
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	4603      	mov	r3, r0
 80075d4:	80fb      	strh	r3, [r7, #6]
    switch (GPIO_Pin) {
 80075d6:	88fb      	ldrh	r3, [r7, #6]
 80075d8:	2b01      	cmp	r3, #1
 80075da:	d019      	beq.n	8007610 <HAL_GPIO_EXTI_Callback+0x44>
 80075dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80075e0:	d135      	bne.n	800764e <HAL_GPIO_EXTI_Callback+0x82>
    case GPIO_PIN_13: /* B1 - E-STOP */
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_RESET) {
 80075e2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80075e6:	481e      	ldr	r0, [pc, #120]	@ (8007660 <HAL_GPIO_EXTI_Callback+0x94>)
 80075e8:	f001 fda2 	bl	8009130 <HAL_GPIO_ReadPin>
 80075ec:	4603      	mov	r3, r0
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d12f      	bne.n	8007652 <HAL_GPIO_EXTI_Callback+0x86>
            /* Pressionado: aciona E-STOP e para tudo agora */
            safety_estop_assert();
 80075f2:	f7ff f967 	bl	80068c4 <safety_estop_assert>
            motion_emergency_stop();
 80075f6:	f7ff f851 	bl	800669c <motion_emergency_stop>
            /* Opcionalmente interrompe os timers para cessar qualquer atividade em ISR */
            HAL_TIM_Base_Stop_IT(&htim6);
 80075fa:	481a      	ldr	r0, [pc, #104]	@ (8007664 <HAL_GPIO_EXTI_Callback+0x98>)
 80075fc:	f005 fbe8 	bl	800cdd0 <HAL_TIM_Base_Stop_IT>
            HAL_TIM_Base_Stop_IT(&htim7);
 8007600:	4819      	ldr	r0, [pc, #100]	@ (8007668 <HAL_GPIO_EXTI_Callback+0x9c>)
 8007602:	f005 fbe5 	bl	800cdd0 <HAL_TIM_Base_Stop_IT>
            /* Se houver PWM em TIM15 (LED/auxiliar), pare também */
            HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_1);
 8007606:	2100      	movs	r1, #0
 8007608:	4818      	ldr	r0, [pc, #96]	@ (800766c <HAL_GPIO_EXTI_Callback+0xa0>)
 800760a:	f005 ff25 	bl	800d458 <HAL_TIM_PWM_Stop>
        }
        break;
 800760e:	e020      	b.n	8007652 <HAL_GPIO_EXTI_Callback+0x86>
    case GPIO_PIN_0:  /* B2 - Release/Resume + demo speed step */
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_RESET) {
 8007610:	2101      	movs	r1, #1
 8007612:	4813      	ldr	r0, [pc, #76]	@ (8007660 <HAL_GPIO_EXTI_Callback+0x94>)
 8007614:	f001 fd8c 	bl	8009130 <HAL_GPIO_ReadPin>
 8007618:	4603      	mov	r3, r0
 800761a:	2b00      	cmp	r3, #0
 800761c:	d11b      	bne.n	8007656 <HAL_GPIO_EXTI_Callback+0x8a>
            /* Libera segurança */
            safety_estop_release();
 800761e:	f7ff f971 	bl	8006904 <safety_estop_release>
            /* Garante que os timers base voltem a rodar */
            HAL_TIM_Base_Start_IT(&htim6);
 8007622:	4810      	ldr	r0, [pc, #64]	@ (8007664 <HAL_GPIO_EXTI_Callback+0x98>)
 8007624:	f005 fb20 	bl	800cc68 <HAL_TIM_Base_Start_IT>
            HAL_TIM_Base_Start_IT(&htim7);
 8007628:	480f      	ldr	r0, [pc, #60]	@ (8007668 <HAL_GPIO_EXTI_Callback+0x9c>)
 800762a:	f005 fb1d 	bl	800cc68 <HAL_TIM_Base_Start_IT>
            /* Reativa movimentos conforme contexto */
            if (motion_demo_is_active()) {
 800762e:	f7ff f875 	bl	800671c <motion_demo_is_active>
 8007632:	4603      	mov	r3, r0
 8007634:	2b00      	cmp	r3, #0
 8007636:	d002      	beq.n	800763e <HAL_GPIO_EXTI_Callback+0x72>
                /* Cicla velocidade no modo demo contínuo */
                motion_demo_cycle_speed();
 8007638:	f7ff f882 	bl	8006740 <motion_demo_cycle_speed>
                motion_demo_set_continuous(1);
                /* Se usa PWM em TIM15 para indicação, retome */
                HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
            }
        }
        break;
 800763c:	e00b      	b.n	8007656 <HAL_GPIO_EXTI_Callback+0x8a>
                motion_demo_set_continuous(1);
 800763e:	2001      	movs	r0, #1
 8007640:	f7fe ff42 	bl	80064c8 <motion_demo_set_continuous>
                HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 8007644:	2100      	movs	r1, #0
 8007646:	4809      	ldr	r0, [pc, #36]	@ (800766c <HAL_GPIO_EXTI_Callback+0xa0>)
 8007648:	f005 fd56 	bl	800d0f8 <HAL_TIM_PWM_Start>
        break;
 800764c:	e003      	b.n	8007656 <HAL_GPIO_EXTI_Callback+0x8a>
    case GPIO_PIN_1:
    case GPIO_PIN_2:
    default:
        /* Reservado para sensores PROX/limites; sem ação específica aqui */
        break;
 800764e:	bf00      	nop
 8007650:	e002      	b.n	8007658 <HAL_GPIO_EXTI_Callback+0x8c>
        break;
 8007652:	bf00      	nop
 8007654:	e000      	b.n	8007658 <HAL_GPIO_EXTI_Callback+0x8c>
        break;
 8007656:	bf00      	nop
    }
}
 8007658:	bf00      	nop
 800765a:	3708      	adds	r7, #8
 800765c:	46bd      	mov	sp, r7
 800765e:	bd80      	pop	{r7, pc}
 8007660:	48000800 	.word	0x48000800
 8007664:	20001098 	.word	0x20001098
 8007668:	200010e4 	.word	0x200010e4
 800766c:	20001130 	.word	0x20001130

08007670 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007670:	b580      	push	{r7, lr}
 8007672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
#if LOG_ENABLE
	log_event_ids(LOG_SVC_APP, LOG_STATE_ERROR, -1);
 8007674:	f04f 32ff 	mov.w	r2, #4294967295
 8007678:	2164      	movs	r1, #100	@ 0x64
 800767a:	2000      	movs	r0, #0
 800767c:	f7fb fbb8 	bl	8002df0 <log_event_ids>
	log_event_names("app", "error", "Error_Handler");
 8007680:	4a04      	ldr	r2, [pc, #16]	@ (8007694 <Error_Handler+0x24>)
 8007682:	4905      	ldr	r1, [pc, #20]	@ (8007698 <Error_Handler+0x28>)
 8007684:	4805      	ldr	r0, [pc, #20]	@ (800769c <Error_Handler+0x2c>)
 8007686:	f7fb fbc7 	bl	8002e18 <log_event_names>
  __ASM volatile ("cpsid i" : : : "memory");
 800768a:	b672      	cpsid	i
}
 800768c:	bf00      	nop
#endif
	__disable_irq();
	while (1) {
 800768e:	bf00      	nop
 8007690:	e7fd      	b.n	800768e <Error_Handler+0x1e>
 8007692:	bf00      	nop
 8007694:	08012270 	.word	0x08012270
 8007698:	08012280 	.word	0x08012280
 800769c:	08012288 	.word	0x08012288

080076a0 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 80076a0:	b480      	push	{r7}
 80076a2:	b083      	sub	sp, #12
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
 80076a8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 80076aa:	bf00      	nop
 80076ac:	370c      	adds	r7, #12
 80076ae:	46bd      	mov	sp, r7
 80076b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b4:	4770      	bx	lr
	...

080076b8 <MX_SPI2_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80076b8:	b580      	push	{r7, lr}
 80076ba:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80076bc:	4b18      	ldr	r3, [pc, #96]	@ (8007720 <MX_SPI2_Init+0x68>)
 80076be:	4a19      	ldr	r2, [pc, #100]	@ (8007724 <MX_SPI2_Init+0x6c>)
 80076c0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 80076c2:	4b17      	ldr	r3, [pc, #92]	@ (8007720 <MX_SPI2_Init+0x68>)
 80076c4:	2200      	movs	r2, #0
 80076c6:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80076c8:	4b15      	ldr	r3, [pc, #84]	@ (8007720 <MX_SPI2_Init+0x68>)
 80076ca:	2200      	movs	r2, #0
 80076cc:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80076ce:	4b14      	ldr	r3, [pc, #80]	@ (8007720 <MX_SPI2_Init+0x68>)
 80076d0:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80076d4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80076d6:	4b12      	ldr	r3, [pc, #72]	@ (8007720 <MX_SPI2_Init+0x68>)
 80076d8:	2202      	movs	r2, #2
 80076da:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80076dc:	4b10      	ldr	r3, [pc, #64]	@ (8007720 <MX_SPI2_Init+0x68>)
 80076de:	2201      	movs	r2, #1
 80076e0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 80076e2:	4b0f      	ldr	r3, [pc, #60]	@ (8007720 <MX_SPI2_Init+0x68>)
 80076e4:	2200      	movs	r2, #0
 80076e6:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80076e8:	4b0d      	ldr	r3, [pc, #52]	@ (8007720 <MX_SPI2_Init+0x68>)
 80076ea:	2200      	movs	r2, #0
 80076ec:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80076ee:	4b0c      	ldr	r3, [pc, #48]	@ (8007720 <MX_SPI2_Init+0x68>)
 80076f0:	2200      	movs	r2, #0
 80076f2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80076f4:	4b0a      	ldr	r3, [pc, #40]	@ (8007720 <MX_SPI2_Init+0x68>)
 80076f6:	2200      	movs	r2, #0
 80076f8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80076fa:	4b09      	ldr	r3, [pc, #36]	@ (8007720 <MX_SPI2_Init+0x68>)
 80076fc:	2207      	movs	r2, #7
 80076fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8007700:	4b07      	ldr	r3, [pc, #28]	@ (8007720 <MX_SPI2_Init+0x68>)
 8007702:	2200      	movs	r2, #0
 8007704:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8007706:	4b06      	ldr	r3, [pc, #24]	@ (8007720 <MX_SPI2_Init+0x68>)
 8007708:	2200      	movs	r2, #0
 800770a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800770c:	4804      	ldr	r0, [pc, #16]	@ (8007720 <MX_SPI2_Init+0x68>)
 800770e:	f004 fa39 	bl	800bb84 <HAL_SPI_Init>
 8007712:	4603      	mov	r3, r0
 8007714:	2b00      	cmp	r3, #0
 8007716:	d001      	beq.n	800771c <MX_SPI2_Init+0x64>
  {
    Error_Handler();
 8007718:	f7ff ffaa 	bl	8007670 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800771c:	bf00      	nop
 800771e:	bd80      	pop	{r7, pc}
 8007720:	20000f08 	.word	0x20000f08
 8007724:	40003800 	.word	0x40003800

08007728 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b08a      	sub	sp, #40	@ 0x28
 800772c:	af00      	add	r7, sp, #0
 800772e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007730:	f107 0314 	add.w	r3, r7, #20
 8007734:	2200      	movs	r2, #0
 8007736:	601a      	str	r2, [r3, #0]
 8007738:	605a      	str	r2, [r3, #4]
 800773a:	609a      	str	r2, [r3, #8]
 800773c:	60da      	str	r2, [r3, #12]
 800773e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	4a44      	ldr	r2, [pc, #272]	@ (8007858 <HAL_SPI_MspInit+0x130>)
 8007746:	4293      	cmp	r3, r2
 8007748:	f040 8082 	bne.w	8007850 <HAL_SPI_MspInit+0x128>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800774c:	4b43      	ldr	r3, [pc, #268]	@ (800785c <HAL_SPI_MspInit+0x134>)
 800774e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007750:	4a42      	ldr	r2, [pc, #264]	@ (800785c <HAL_SPI_MspInit+0x134>)
 8007752:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007756:	6593      	str	r3, [r2, #88]	@ 0x58
 8007758:	4b40      	ldr	r3, [pc, #256]	@ (800785c <HAL_SPI_MspInit+0x134>)
 800775a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800775c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007760:	613b      	str	r3, [r7, #16]
 8007762:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007764:	4b3d      	ldr	r3, [pc, #244]	@ (800785c <HAL_SPI_MspInit+0x134>)
 8007766:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007768:	4a3c      	ldr	r2, [pc, #240]	@ (800785c <HAL_SPI_MspInit+0x134>)
 800776a:	f043 0308 	orr.w	r3, r3, #8
 800776e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007770:	4b3a      	ldr	r3, [pc, #232]	@ (800785c <HAL_SPI_MspInit+0x134>)
 8007772:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007774:	f003 0308 	and.w	r3, r3, #8
 8007778:	60fb      	str	r3, [r7, #12]
 800777a:	68fb      	ldr	r3, [r7, #12]
    PD0     ------> SPI2_NSS
    PD1     ------> SPI2_SCK
    PD3     ------> SPI2_MISO
    PD4     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4;
 800777c:	231b      	movs	r3, #27
 800777e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007780:	2302      	movs	r3, #2
 8007782:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007784:	2300      	movs	r3, #0
 8007786:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007788:	2303      	movs	r3, #3
 800778a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800778c:	2305      	movs	r3, #5
 800778e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007790:	f107 0314 	add.w	r3, r7, #20
 8007794:	4619      	mov	r1, r3
 8007796:	4832      	ldr	r0, [pc, #200]	@ (8007860 <HAL_SPI_MspInit+0x138>)
 8007798:	f001 fa3e 	bl	8008c18 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel4;
 800779c:	4b31      	ldr	r3, [pc, #196]	@ (8007864 <HAL_SPI_MspInit+0x13c>)
 800779e:	4a32      	ldr	r2, [pc, #200]	@ (8007868 <HAL_SPI_MspInit+0x140>)
 80077a0:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_1;
 80077a2:	4b30      	ldr	r3, [pc, #192]	@ (8007864 <HAL_SPI_MspInit+0x13c>)
 80077a4:	2201      	movs	r2, #1
 80077a6:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80077a8:	4b2e      	ldr	r3, [pc, #184]	@ (8007864 <HAL_SPI_MspInit+0x13c>)
 80077aa:	2200      	movs	r2, #0
 80077ac:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80077ae:	4b2d      	ldr	r3, [pc, #180]	@ (8007864 <HAL_SPI_MspInit+0x13c>)
 80077b0:	2200      	movs	r2, #0
 80077b2:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80077b4:	4b2b      	ldr	r3, [pc, #172]	@ (8007864 <HAL_SPI_MspInit+0x13c>)
 80077b6:	2280      	movs	r2, #128	@ 0x80
 80077b8:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80077ba:	4b2a      	ldr	r3, [pc, #168]	@ (8007864 <HAL_SPI_MspInit+0x13c>)
 80077bc:	2200      	movs	r2, #0
 80077be:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80077c0:	4b28      	ldr	r3, [pc, #160]	@ (8007864 <HAL_SPI_MspInit+0x13c>)
 80077c2:	2200      	movs	r2, #0
 80077c4:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 80077c6:	4b27      	ldr	r3, [pc, #156]	@ (8007864 <HAL_SPI_MspInit+0x13c>)
 80077c8:	2220      	movs	r2, #32
 80077ca:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80077cc:	4b25      	ldr	r3, [pc, #148]	@ (8007864 <HAL_SPI_MspInit+0x13c>)
 80077ce:	2200      	movs	r2, #0
 80077d0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80077d2:	4824      	ldr	r0, [pc, #144]	@ (8007864 <HAL_SPI_MspInit+0x13c>)
 80077d4:	f000 feda 	bl	800858c <HAL_DMA_Init>
 80077d8:	4603      	mov	r3, r0
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d001      	beq.n	80077e2 <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 80077de:	f7ff ff47 	bl	8007670 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	4a1f      	ldr	r2, [pc, #124]	@ (8007864 <HAL_SPI_MspInit+0x13c>)
 80077e6:	659a      	str	r2, [r3, #88]	@ 0x58
 80077e8:	4a1e      	ldr	r2, [pc, #120]	@ (8007864 <HAL_SPI_MspInit+0x13c>)
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 80077ee:	4b1f      	ldr	r3, [pc, #124]	@ (800786c <HAL_SPI_MspInit+0x144>)
 80077f0:	4a1f      	ldr	r2, [pc, #124]	@ (8007870 <HAL_SPI_MspInit+0x148>)
 80077f2:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_1;
 80077f4:	4b1d      	ldr	r3, [pc, #116]	@ (800786c <HAL_SPI_MspInit+0x144>)
 80077f6:	2201      	movs	r2, #1
 80077f8:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80077fa:	4b1c      	ldr	r3, [pc, #112]	@ (800786c <HAL_SPI_MspInit+0x144>)
 80077fc:	2210      	movs	r2, #16
 80077fe:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007800:	4b1a      	ldr	r3, [pc, #104]	@ (800786c <HAL_SPI_MspInit+0x144>)
 8007802:	2200      	movs	r2, #0
 8007804:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007806:	4b19      	ldr	r3, [pc, #100]	@ (800786c <HAL_SPI_MspInit+0x144>)
 8007808:	2280      	movs	r2, #128	@ 0x80
 800780a:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800780c:	4b17      	ldr	r3, [pc, #92]	@ (800786c <HAL_SPI_MspInit+0x144>)
 800780e:	2200      	movs	r2, #0
 8007810:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007812:	4b16      	ldr	r3, [pc, #88]	@ (800786c <HAL_SPI_MspInit+0x144>)
 8007814:	2200      	movs	r2, #0
 8007816:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 8007818:	4b14      	ldr	r3, [pc, #80]	@ (800786c <HAL_SPI_MspInit+0x144>)
 800781a:	2220      	movs	r2, #32
 800781c:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800781e:	4b13      	ldr	r3, [pc, #76]	@ (800786c <HAL_SPI_MspInit+0x144>)
 8007820:	2200      	movs	r2, #0
 8007822:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8007824:	4811      	ldr	r0, [pc, #68]	@ (800786c <HAL_SPI_MspInit+0x144>)
 8007826:	f000 feb1 	bl	800858c <HAL_DMA_Init>
 800782a:	4603      	mov	r3, r0
 800782c:	2b00      	cmp	r3, #0
 800782e:	d001      	beq.n	8007834 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8007830:	f7ff ff1e 	bl	8007670 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	4a0d      	ldr	r2, [pc, #52]	@ (800786c <HAL_SPI_MspInit+0x144>)
 8007838:	655a      	str	r2, [r3, #84]	@ 0x54
 800783a:	4a0c      	ldr	r2, [pc, #48]	@ (800786c <HAL_SPI_MspInit+0x144>)
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8007840:	2200      	movs	r2, #0
 8007842:	2100      	movs	r1, #0
 8007844:	2024      	movs	r0, #36	@ 0x24
 8007846:	f000 fe51 	bl	80084ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800784a:	2024      	movs	r0, #36	@ 0x24
 800784c:	f000 fe7a 	bl	8008544 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8007850:	bf00      	nop
 8007852:	3728      	adds	r7, #40	@ 0x28
 8007854:	46bd      	mov	sp, r7
 8007856:	bd80      	pop	{r7, pc}
 8007858:	40003800 	.word	0x40003800
 800785c:	40021000 	.word	0x40021000
 8007860:	48000c00 	.word	0x48000c00
 8007864:	20000f6c 	.word	0x20000f6c
 8007868:	40020044 	.word	0x40020044
 800786c:	20000fb4 	.word	0x20000fb4
 8007870:	40020058 	.word	0x40020058

08007874 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007874:	b480      	push	{r7}
 8007876:	b083      	sub	sp, #12
 8007878:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800787a:	4b0f      	ldr	r3, [pc, #60]	@ (80078b8 <HAL_MspInit+0x44>)
 800787c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800787e:	4a0e      	ldr	r2, [pc, #56]	@ (80078b8 <HAL_MspInit+0x44>)
 8007880:	f043 0301 	orr.w	r3, r3, #1
 8007884:	6613      	str	r3, [r2, #96]	@ 0x60
 8007886:	4b0c      	ldr	r3, [pc, #48]	@ (80078b8 <HAL_MspInit+0x44>)
 8007888:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800788a:	f003 0301 	and.w	r3, r3, #1
 800788e:	607b      	str	r3, [r7, #4]
 8007890:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007892:	4b09      	ldr	r3, [pc, #36]	@ (80078b8 <HAL_MspInit+0x44>)
 8007894:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007896:	4a08      	ldr	r2, [pc, #32]	@ (80078b8 <HAL_MspInit+0x44>)
 8007898:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800789c:	6593      	str	r3, [r2, #88]	@ 0x58
 800789e:	4b06      	ldr	r3, [pc, #24]	@ (80078b8 <HAL_MspInit+0x44>)
 80078a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80078a6:	603b      	str	r3, [r7, #0]
 80078a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80078aa:	bf00      	nop
 80078ac:	370c      	adds	r7, #12
 80078ae:	46bd      	mov	sp, r7
 80078b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b4:	4770      	bx	lr
 80078b6:	bf00      	nop
 80078b8:	40021000 	.word	0x40021000

080078bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80078bc:	b480      	push	{r7}
 80078be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 80078c0:	bf00      	nop
 80078c2:	e7fd      	b.n	80078c0 <NMI_Handler+0x4>

080078c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80078c4:	b480      	push	{r7}
 80078c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80078c8:	bf00      	nop
 80078ca:	e7fd      	b.n	80078c8 <HardFault_Handler+0x4>

080078cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80078cc:	b480      	push	{r7}
 80078ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80078d0:	bf00      	nop
 80078d2:	e7fd      	b.n	80078d0 <MemManage_Handler+0x4>

080078d4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80078d4:	b480      	push	{r7}
 80078d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80078d8:	bf00      	nop
 80078da:	e7fd      	b.n	80078d8 <BusFault_Handler+0x4>

080078dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80078dc:	b480      	push	{r7}
 80078de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80078e0:	bf00      	nop
 80078e2:	e7fd      	b.n	80078e0 <UsageFault_Handler+0x4>

080078e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80078e4:	b480      	push	{r7}
 80078e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80078e8:	bf00      	nop
 80078ea:	46bd      	mov	sp, r7
 80078ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f0:	4770      	bx	lr

080078f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80078f2:	b480      	push	{r7}
 80078f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80078f6:	bf00      	nop
 80078f8:	46bd      	mov	sp, r7
 80078fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fe:	4770      	bx	lr

08007900 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007900:	b480      	push	{r7}
 8007902:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007904:	bf00      	nop
 8007906:	46bd      	mov	sp, r7
 8007908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790c:	4770      	bx	lr

0800790e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800790e:	b580      	push	{r7, lr}
 8007910:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007912:	f000 fcdb 	bl	80082cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007916:	bf00      	nop
 8007918:	bd80      	pop	{r7, pc}
	...

0800791c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 800791c:	b580      	push	{r7, lr}
 800791e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8007920:	4802      	ldr	r0, [pc, #8]	@ (800792c <DMA1_Channel4_IRQHandler+0x10>)
 8007922:	f001 f89a 	bl	8008a5a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8007926:	bf00      	nop
 8007928:	bd80      	pop	{r7, pc}
 800792a:	bf00      	nop
 800792c:	20000f6c 	.word	0x20000f6c

08007930 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8007930:	b580      	push	{r7, lr}
 8007932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8007934:	4802      	ldr	r0, [pc, #8]	@ (8007940 <DMA1_Channel5_IRQHandler+0x10>)
 8007936:	f001 f890 	bl	8008a5a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800793a:	bf00      	nop
 800793c:	bd80      	pop	{r7, pc}
 800793e:	bf00      	nop
 8007940:	20000fb4 	.word	0x20000fb4

08007944 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8007944:	b580      	push	{r7, lr}
 8007946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8007948:	4802      	ldr	r0, [pc, #8]	@ (8007954 <SPI2_IRQHandler+0x10>)
 800794a:	f004 fcad 	bl	800c2a8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800794e:	bf00      	nop
 8007950:	bd80      	pop	{r7, pc}
 8007952:	bf00      	nop
 8007954:	20000f08 	.word	0x20000f08

08007958 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8007958:	b580      	push	{r7, lr}
 800795a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800795c:	4802      	ldr	r0, [pc, #8]	@ (8007968 <TIM6_DAC_IRQHandler+0x10>)
 800795e:	f006 f92f 	bl	800dbc0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8007962:	bf00      	nop
 8007964:	bd80      	pop	{r7, pc}
 8007966:	bf00      	nop
 8007968:	20001098 	.word	0x20001098

0800796c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800796c:	b580      	push	{r7, lr}
 800796e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8007970:	4802      	ldr	r0, [pc, #8]	@ (800797c <TIM7_IRQHandler+0x10>)
 8007972:	f006 f925 	bl	800dbc0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8007976:	bf00      	nop
 8007978:	bd80      	pop	{r7, pc}
 800797a:	bf00      	nop
 800797c:	200010e4 	.word	0x200010e4

08007980 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt.
  */
void LPTIM1_IRQHandler(void)
{
 8007980:	b580      	push	{r7, lr}
 8007982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 8007984:	4802      	ldr	r0, [pc, #8]	@ (8007990 <LPTIM1_IRQHandler+0x10>)
 8007986:	f001 ff1f 	bl	80097c8 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 800798a:	bf00      	nop
 800798c:	bd80      	pop	{r7, pc}
 800798e:	bf00      	nop
 8007990:	20000ec8 	.word	0x20000ec8

08007994 <EXTI0_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI0_IRQHandler(void)
{
 8007994:	b580      	push	{r7, lr}
 8007996:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8007998:	2001      	movs	r0, #1
 800799a:	f001 fc37 	bl	800920c <HAL_GPIO_EXTI_IRQHandler>
}
 800799e:	bf00      	nop
 80079a0:	bd80      	pop	{r7, pc}

080079a2 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 80079a2:	b580      	push	{r7, lr}
 80079a4:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80079a6:	2002      	movs	r0, #2
 80079a8:	f001 fc30 	bl	800920c <HAL_GPIO_EXTI_IRQHandler>
}
 80079ac:	bf00      	nop
 80079ae:	bd80      	pop	{r7, pc}

080079b0 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 80079b0:	b580      	push	{r7, lr}
 80079b2:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80079b4:	2004      	movs	r0, #4
 80079b6:	f001 fc29 	bl	800920c <HAL_GPIO_EXTI_IRQHandler>
}
 80079ba:	bf00      	nop
 80079bc:	bd80      	pop	{r7, pc}

080079be <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 80079be:	b580      	push	{r7, lr}
 80079c0:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80079c2:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80079c6:	f001 fc21 	bl	800920c <HAL_GPIO_EXTI_IRQHandler>
}
 80079ca:	bf00      	nop
 80079cc:	bd80      	pop	{r7, pc}

080079ce <_read>:
	_kill(status, -1);
	while (1) {
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 80079ce:	b580      	push	{r7, lr}
 80079d0:	b086      	sub	sp, #24
 80079d2:	af00      	add	r7, sp, #0
 80079d4:	60f8      	str	r0, [r7, #12]
 80079d6:	60b9      	str	r1, [r7, #8]
 80079d8:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80079da:	2300      	movs	r3, #0
 80079dc:	617b      	str	r3, [r7, #20]
 80079de:	e00a      	b.n	80079f6 <_read+0x28>
		*ptr++ = __io_getchar();
 80079e0:	f3af 8000 	nop.w
 80079e4:	4601      	mov	r1, r0
 80079e6:	68bb      	ldr	r3, [r7, #8]
 80079e8:	1c5a      	adds	r2, r3, #1
 80079ea:	60ba      	str	r2, [r7, #8]
 80079ec:	b2ca      	uxtb	r2, r1
 80079ee:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80079f0:	697b      	ldr	r3, [r7, #20]
 80079f2:	3301      	adds	r3, #1
 80079f4:	617b      	str	r3, [r7, #20]
 80079f6:	697a      	ldr	r2, [r7, #20]
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	429a      	cmp	r2, r3
 80079fc:	dbf0      	blt.n	80079e0 <_read+0x12>
	}

	return len;
 80079fe:	687b      	ldr	r3, [r7, #4]
}
 8007a00:	4618      	mov	r0, r3
 8007a02:	3718      	adds	r7, #24
 8007a04:	46bd      	mov	sp, r7
 8007a06:	bd80      	pop	{r7, pc}

08007a08 <_close>:
		__io_putchar(*ptr++);
	}
	return len;
}

int _close(int file) {
 8007a08:	b480      	push	{r7}
 8007a0a:	b083      	sub	sp, #12
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
	(void) file;
	return -1;
 8007a10:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007a14:	4618      	mov	r0, r3
 8007a16:	370c      	adds	r7, #12
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1e:	4770      	bx	lr

08007a20 <_fstat>:

int _fstat(int file, struct stat *st) {
 8007a20:	b480      	push	{r7}
 8007a22:	b083      	sub	sp, #12
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
 8007a28:	6039      	str	r1, [r7, #0]
	(void) file;
	st->st_mode = S_IFCHR;
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007a30:	605a      	str	r2, [r3, #4]
	return 0;
 8007a32:	2300      	movs	r3, #0
}
 8007a34:	4618      	mov	r0, r3
 8007a36:	370c      	adds	r7, #12
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3e:	4770      	bx	lr

08007a40 <_isatty>:

int _isatty(int file) {
 8007a40:	b480      	push	{r7}
 8007a42:	b083      	sub	sp, #12
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
	(void) file;
	return 1;
 8007a48:	2301      	movs	r3, #1
}
 8007a4a:	4618      	mov	r0, r3
 8007a4c:	370c      	adds	r7, #12
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a54:	4770      	bx	lr

08007a56 <_lseek>:

int _lseek(int file, int ptr, int dir) {
 8007a56:	b480      	push	{r7}
 8007a58:	b085      	sub	sp, #20
 8007a5a:	af00      	add	r7, sp, #0
 8007a5c:	60f8      	str	r0, [r7, #12]
 8007a5e:	60b9      	str	r1, [r7, #8]
 8007a60:	607a      	str	r2, [r7, #4]
	(void) file;
	(void) ptr;
	(void) dir;
	return 0;
 8007a62:	2300      	movs	r3, #0
}
 8007a64:	4618      	mov	r0, r3
 8007a66:	3714      	adds	r7, #20
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6e:	4770      	bx	lr

08007a70 <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b086      	sub	sp, #24
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 8007a78:	4a14      	ldr	r2, [pc, #80]	@ (8007acc <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 8007a7a:	4b15      	ldr	r3, [pc, #84]	@ (8007ad0 <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 8007a7c:	1ad3      	subs	r3, r2, r3
 8007a7e:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 8007a80:	697b      	ldr	r3, [r7, #20]
 8007a82:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 8007a84:	4b13      	ldr	r3, [pc, #76]	@ (8007ad4 <_sbrk+0x64>)
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d102      	bne.n	8007a92 <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 8007a8c:	4b11      	ldr	r3, [pc, #68]	@ (8007ad4 <_sbrk+0x64>)
 8007a8e:	4a12      	ldr	r2, [pc, #72]	@ (8007ad8 <_sbrk+0x68>)
 8007a90:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 8007a92:	4b10      	ldr	r3, [pc, #64]	@ (8007ad4 <_sbrk+0x64>)
 8007a94:	681a      	ldr	r2, [r3, #0]
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	4413      	add	r3, r2
 8007a9a:	693a      	ldr	r2, [r7, #16]
 8007a9c:	429a      	cmp	r2, r3
 8007a9e:	d207      	bcs.n	8007ab0 <_sbrk+0x40>
		errno = ENOMEM;
 8007aa0:	f009 fb3a 	bl	8011118 <__errno>
 8007aa4:	4603      	mov	r3, r0
 8007aa6:	220c      	movs	r2, #12
 8007aa8:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 8007aaa:	f04f 33ff 	mov.w	r3, #4294967295
 8007aae:	e009      	b.n	8007ac4 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 8007ab0:	4b08      	ldr	r3, [pc, #32]	@ (8007ad4 <_sbrk+0x64>)
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 8007ab6:	4b07      	ldr	r3, [pc, #28]	@ (8007ad4 <_sbrk+0x64>)
 8007ab8:	681a      	ldr	r2, [r3, #0]
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	4413      	add	r3, r2
 8007abe:	4a05      	ldr	r2, [pc, #20]	@ (8007ad4 <_sbrk+0x64>)
 8007ac0:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
}
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	3718      	adds	r7, #24
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	bd80      	pop	{r7, pc}
 8007acc:	20018000 	.word	0x20018000
 8007ad0:	00000400 	.word	0x00000400
 8007ad4:	20000ffc 	.word	0x20000ffc
 8007ad8:	20001358 	.word	0x20001358

08007adc <SystemInit>:
/**
 * @brief  Setup the microcontroller system.
 * @retval None
 */

void SystemInit(void) {
 8007adc:	b480      	push	{r7}
 8007ade:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 20U) | (3UL << 22U)); /* set CP10 and CP11 Full Access */
 8007ae0:	4b06      	ldr	r3, [pc, #24]	@ (8007afc <SystemInit+0x20>)
 8007ae2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ae6:	4a05      	ldr	r2, [pc, #20]	@ (8007afc <SystemInit+0x20>)
 8007ae8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007aec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8007af0:	bf00      	nop
 8007af2:	46bd      	mov	sp, r7
 8007af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af8:	4770      	bx	lr
 8007afa:	bf00      	nop
 8007afc:	e000ed00 	.word	0xe000ed00

08007b00 <MX_TIM3_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim15;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b08c      	sub	sp, #48	@ 0x30
 8007b04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8007b06:	f107 030c 	add.w	r3, r7, #12
 8007b0a:	2224      	movs	r2, #36	@ 0x24
 8007b0c:	2100      	movs	r1, #0
 8007b0e:	4618      	mov	r0, r3
 8007b10:	f009 faa4 	bl	801105c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007b14:	463b      	mov	r3, r7
 8007b16:	2200      	movs	r2, #0
 8007b18:	601a      	str	r2, [r3, #0]
 8007b1a:	605a      	str	r2, [r3, #4]
 8007b1c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8007b1e:	4b21      	ldr	r3, [pc, #132]	@ (8007ba4 <MX_TIM3_Init+0xa4>)
 8007b20:	4a21      	ldr	r2, [pc, #132]	@ (8007ba8 <MX_TIM3_Init+0xa8>)
 8007b22:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8007b24:	4b1f      	ldr	r3, [pc, #124]	@ (8007ba4 <MX_TIM3_Init+0xa4>)
 8007b26:	2200      	movs	r2, #0
 8007b28:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007b2a:	4b1e      	ldr	r3, [pc, #120]	@ (8007ba4 <MX_TIM3_Init+0xa4>)
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8007b30:	4b1c      	ldr	r3, [pc, #112]	@ (8007ba4 <MX_TIM3_Init+0xa4>)
 8007b32:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007b36:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007b38:	4b1a      	ldr	r3, [pc, #104]	@ (8007ba4 <MX_TIM3_Init+0xa4>)
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007b3e:	4b19      	ldr	r3, [pc, #100]	@ (8007ba4 <MX_TIM3_Init+0xa4>)
 8007b40:	2200      	movs	r2, #0
 8007b42:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8007b44:	2301      	movs	r3, #1
 8007b46:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8007b48:	2300      	movs	r3, #0
 8007b4a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8007b4c:	2301      	movs	r3, #1
 8007b4e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8007b50:	2300      	movs	r3, #0
 8007b52:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8007b54:	2300      	movs	r3, #0
 8007b56:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8007b58:	2300      	movs	r3, #0
 8007b5a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8007b5c:	2301      	movs	r3, #1
 8007b5e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8007b60:	2300      	movs	r3, #0
 8007b62:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8007b64:	2300      	movs	r3, #0
 8007b66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8007b68:	f107 030c 	add.w	r3, r7, #12
 8007b6c:	4619      	mov	r1, r3
 8007b6e:	480d      	ldr	r0, [pc, #52]	@ (8007ba4 <MX_TIM3_Init+0xa4>)
 8007b70:	f005 fda6 	bl	800d6c0 <HAL_TIM_Encoder_Init>
 8007b74:	4603      	mov	r3, r0
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d001      	beq.n	8007b7e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8007b7a:	f7ff fd79 	bl	8007670 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007b7e:	2300      	movs	r3, #0
 8007b80:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007b82:	2300      	movs	r3, #0
 8007b84:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8007b86:	463b      	mov	r3, r7
 8007b88:	4619      	mov	r1, r3
 8007b8a:	4806      	ldr	r0, [pc, #24]	@ (8007ba4 <MX_TIM3_Init+0xa4>)
 8007b8c:	f007 fc7c 	bl	800f488 <HAL_TIMEx_MasterConfigSynchronization>
 8007b90:	4603      	mov	r3, r0
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d001      	beq.n	8007b9a <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8007b96:	f7ff fd6b 	bl	8007670 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8007b9a:	bf00      	nop
 8007b9c:	3730      	adds	r7, #48	@ 0x30
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	bd80      	pop	{r7, pc}
 8007ba2:	bf00      	nop
 8007ba4:	20001000 	.word	0x20001000
 8007ba8:	40000400 	.word	0x40000400

08007bac <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8007bac:	b580      	push	{r7, lr}
 8007bae:	b08c      	sub	sp, #48	@ 0x30
 8007bb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8007bb2:	f107 030c 	add.w	r3, r7, #12
 8007bb6:	2224      	movs	r2, #36	@ 0x24
 8007bb8:	2100      	movs	r1, #0
 8007bba:	4618      	mov	r0, r3
 8007bbc:	f009 fa4e 	bl	801105c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007bc0:	463b      	mov	r3, r7
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	601a      	str	r2, [r3, #0]
 8007bc6:	605a      	str	r2, [r3, #4]
 8007bc8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8007bca:	4b21      	ldr	r3, [pc, #132]	@ (8007c50 <MX_TIM5_Init+0xa4>)
 8007bcc:	4a21      	ldr	r2, [pc, #132]	@ (8007c54 <MX_TIM5_Init+0xa8>)
 8007bce:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8007bd0:	4b1f      	ldr	r3, [pc, #124]	@ (8007c50 <MX_TIM5_Init+0xa4>)
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007bd6:	4b1e      	ldr	r3, [pc, #120]	@ (8007c50 <MX_TIM5_Init+0xa4>)
 8007bd8:	2200      	movs	r2, #0
 8007bda:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8007bdc:	4b1c      	ldr	r3, [pc, #112]	@ (8007c50 <MX_TIM5_Init+0xa4>)
 8007bde:	f04f 32ff 	mov.w	r2, #4294967295
 8007be2:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007be4:	4b1a      	ldr	r3, [pc, #104]	@ (8007c50 <MX_TIM5_Init+0xa4>)
 8007be6:	2200      	movs	r2, #0
 8007be8:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007bea:	4b19      	ldr	r3, [pc, #100]	@ (8007c50 <MX_TIM5_Init+0xa4>)
 8007bec:	2200      	movs	r2, #0
 8007bee:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8007bf0:	2301      	movs	r3, #1
 8007bf2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8007bf8:	2301      	movs	r3, #1
 8007bfa:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8007c00:	2300      	movs	r3, #0
 8007c02:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8007c04:	2300      	movs	r3, #0
 8007c06:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8007c08:	2301      	movs	r3, #1
 8007c0a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8007c10:	2300      	movs	r3, #0
 8007c12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8007c14:	f107 030c 	add.w	r3, r7, #12
 8007c18:	4619      	mov	r1, r3
 8007c1a:	480d      	ldr	r0, [pc, #52]	@ (8007c50 <MX_TIM5_Init+0xa4>)
 8007c1c:	f005 fd50 	bl	800d6c0 <HAL_TIM_Encoder_Init>
 8007c20:	4603      	mov	r3, r0
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d001      	beq.n	8007c2a <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8007c26:	f7ff fd23 	bl	8007670 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007c2e:	2300      	movs	r3, #0
 8007c30:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8007c32:	463b      	mov	r3, r7
 8007c34:	4619      	mov	r1, r3
 8007c36:	4806      	ldr	r0, [pc, #24]	@ (8007c50 <MX_TIM5_Init+0xa4>)
 8007c38:	f007 fc26 	bl	800f488 <HAL_TIMEx_MasterConfigSynchronization>
 8007c3c:	4603      	mov	r3, r0
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d001      	beq.n	8007c46 <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8007c42:	f7ff fd15 	bl	8007670 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8007c46:	bf00      	nop
 8007c48:	3730      	adds	r7, #48	@ 0x30
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	bd80      	pop	{r7, pc}
 8007c4e:	bf00      	nop
 8007c50:	2000104c 	.word	0x2000104c
 8007c54:	40000c00 	.word	0x40000c00

08007c58 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b084      	sub	sp, #16
 8007c5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007c5e:	1d3b      	adds	r3, r7, #4
 8007c60:	2200      	movs	r2, #0
 8007c62:	601a      	str	r2, [r3, #0]
 8007c64:	605a      	str	r2, [r3, #4]
 8007c66:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8007c68:	4b14      	ldr	r3, [pc, #80]	@ (8007cbc <MX_TIM6_Init+0x64>)
 8007c6a:	4a15      	ldr	r2, [pc, #84]	@ (8007cc0 <MX_TIM6_Init+0x68>)
 8007c6c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 79;
 8007c6e:	4b13      	ldr	r3, [pc, #76]	@ (8007cbc <MX_TIM6_Init+0x64>)
 8007c70:	224f      	movs	r2, #79	@ 0x4f
 8007c72:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007c74:	4b11      	ldr	r3, [pc, #68]	@ (8007cbc <MX_TIM6_Init+0x64>)
 8007c76:	2200      	movs	r2, #0
 8007c78:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 19;
 8007c7a:	4b10      	ldr	r3, [pc, #64]	@ (8007cbc <MX_TIM6_Init+0x64>)
 8007c7c:	2213      	movs	r2, #19
 8007c7e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8007c80:	4b0e      	ldr	r3, [pc, #56]	@ (8007cbc <MX_TIM6_Init+0x64>)
 8007c82:	2280      	movs	r2, #128	@ 0x80
 8007c84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8007c86:	480d      	ldr	r0, [pc, #52]	@ (8007cbc <MX_TIM6_Init+0x64>)
 8007c88:	f004 fee4 	bl	800ca54 <HAL_TIM_Base_Init>
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d001      	beq.n	8007c96 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8007c92:	f7ff fced 	bl	8007670 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8007c96:	2320      	movs	r3, #32
 8007c98:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8007c9e:	1d3b      	adds	r3, r7, #4
 8007ca0:	4619      	mov	r1, r3
 8007ca2:	4806      	ldr	r0, [pc, #24]	@ (8007cbc <MX_TIM6_Init+0x64>)
 8007ca4:	f007 fbf0 	bl	800f488 <HAL_TIMEx_MasterConfigSynchronization>
 8007ca8:	4603      	mov	r3, r0
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d001      	beq.n	8007cb2 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8007cae:	f7ff fcdf 	bl	8007670 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8007cb2:	bf00      	nop
 8007cb4:	3710      	adds	r7, #16
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bd80      	pop	{r7, pc}
 8007cba:	bf00      	nop
 8007cbc:	20001098 	.word	0x20001098
 8007cc0:	40001000 	.word	0x40001000

08007cc4 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b084      	sub	sp, #16
 8007cc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007cca:	1d3b      	adds	r3, r7, #4
 8007ccc:	2200      	movs	r2, #0
 8007cce:	601a      	str	r2, [r3, #0]
 8007cd0:	605a      	str	r2, [r3, #4]
 8007cd2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8007cd4:	4b14      	ldr	r3, [pc, #80]	@ (8007d28 <MX_TIM7_Init+0x64>)
 8007cd6:	4a15      	ldr	r2, [pc, #84]	@ (8007d2c <MX_TIM7_Init+0x68>)
 8007cd8:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 7999;
 8007cda:	4b13      	ldr	r3, [pc, #76]	@ (8007d28 <MX_TIM7_Init+0x64>)
 8007cdc:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8007ce0:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007ce2:	4b11      	ldr	r3, [pc, #68]	@ (8007d28 <MX_TIM7_Init+0x64>)
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9;
 8007ce8:	4b0f      	ldr	r3, [pc, #60]	@ (8007d28 <MX_TIM7_Init+0x64>)
 8007cea:	2209      	movs	r2, #9
 8007cec:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8007cee:	4b0e      	ldr	r3, [pc, #56]	@ (8007d28 <MX_TIM7_Init+0x64>)
 8007cf0:	2280      	movs	r2, #128	@ 0x80
 8007cf2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8007cf4:	480c      	ldr	r0, [pc, #48]	@ (8007d28 <MX_TIM7_Init+0x64>)
 8007cf6:	f004 fead 	bl	800ca54 <HAL_TIM_Base_Init>
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d001      	beq.n	8007d04 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8007d00:	f7ff fcb6 	bl	8007670 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007d04:	2300      	movs	r3, #0
 8007d06:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007d08:	2300      	movs	r3, #0
 8007d0a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8007d0c:	1d3b      	adds	r3, r7, #4
 8007d0e:	4619      	mov	r1, r3
 8007d10:	4805      	ldr	r0, [pc, #20]	@ (8007d28 <MX_TIM7_Init+0x64>)
 8007d12:	f007 fbb9 	bl	800f488 <HAL_TIMEx_MasterConfigSynchronization>
 8007d16:	4603      	mov	r3, r0
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d001      	beq.n	8007d20 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8007d1c:	f7ff fca8 	bl	8007670 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8007d20:	bf00      	nop
 8007d22:	3710      	adds	r7, #16
 8007d24:	46bd      	mov	sp, r7
 8007d26:	bd80      	pop	{r7, pc}
 8007d28:	200010e4 	.word	0x200010e4
 8007d2c:	40001400 	.word	0x40001400

08007d30 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8007d30:	b580      	push	{r7, lr}
 8007d32:	b09a      	sub	sp, #104	@ 0x68
 8007d34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007d36:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	601a      	str	r2, [r3, #0]
 8007d3e:	605a      	str	r2, [r3, #4]
 8007d40:	609a      	str	r2, [r3, #8]
 8007d42:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007d44:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8007d48:	2200      	movs	r2, #0
 8007d4a:	601a      	str	r2, [r3, #0]
 8007d4c:	605a      	str	r2, [r3, #4]
 8007d4e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007d50:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007d54:	2200      	movs	r2, #0
 8007d56:	601a      	str	r2, [r3, #0]
 8007d58:	605a      	str	r2, [r3, #4]
 8007d5a:	609a      	str	r2, [r3, #8]
 8007d5c:	60da      	str	r2, [r3, #12]
 8007d5e:	611a      	str	r2, [r3, #16]
 8007d60:	615a      	str	r2, [r3, #20]
 8007d62:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8007d64:	1d3b      	adds	r3, r7, #4
 8007d66:	222c      	movs	r2, #44	@ 0x2c
 8007d68:	2100      	movs	r1, #0
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	f009 f976 	bl	801105c <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8007d70:	4b3e      	ldr	r3, [pc, #248]	@ (8007e6c <MX_TIM15_Init+0x13c>)
 8007d72:	4a3f      	ldr	r2, [pc, #252]	@ (8007e70 <MX_TIM15_Init+0x140>)
 8007d74:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 8191;
 8007d76:	4b3d      	ldr	r3, [pc, #244]	@ (8007e6c <MX_TIM15_Init+0x13c>)
 8007d78:	f641 72ff 	movw	r2, #8191	@ 0x1fff
 8007d7c:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007d7e:	4b3b      	ldr	r3, [pc, #236]	@ (8007e6c <MX_TIM15_Init+0x13c>)
 8007d80:	2200      	movs	r2, #0
 8007d82:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8007d84:	4b39      	ldr	r3, [pc, #228]	@ (8007e6c <MX_TIM15_Init+0x13c>)
 8007d86:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007d8a:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007d8c:	4b37      	ldr	r3, [pc, #220]	@ (8007e6c <MX_TIM15_Init+0x13c>)
 8007d8e:	2200      	movs	r2, #0
 8007d90:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8007d92:	4b36      	ldr	r3, [pc, #216]	@ (8007e6c <MX_TIM15_Init+0x13c>)
 8007d94:	2200      	movs	r2, #0
 8007d96:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007d98:	4b34      	ldr	r3, [pc, #208]	@ (8007e6c <MX_TIM15_Init+0x13c>)
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8007d9e:	4833      	ldr	r0, [pc, #204]	@ (8007e6c <MX_TIM15_Init+0x13c>)
 8007da0:	f004 fe58 	bl	800ca54 <HAL_TIM_Base_Init>
 8007da4:	4603      	mov	r3, r0
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d001      	beq.n	8007dae <MX_TIM15_Init+0x7e>
  {
    Error_Handler();
 8007daa:	f7ff fc61 	bl	8007670 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007dae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007db2:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8007db4:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8007db8:	4619      	mov	r1, r3
 8007dba:	482c      	ldr	r0, [pc, #176]	@ (8007e6c <MX_TIM15_Init+0x13c>)
 8007dbc:	f006 fada 	bl	800e374 <HAL_TIM_ConfigClockSource>
 8007dc0:	4603      	mov	r3, r0
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d001      	beq.n	8007dca <MX_TIM15_Init+0x9a>
  {
    Error_Handler();
 8007dc6:	f7ff fc53 	bl	8007670 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8007dca:	4828      	ldr	r0, [pc, #160]	@ (8007e6c <MX_TIM15_Init+0x13c>)
 8007dcc:	f005 f880 	bl	800ced0 <HAL_TIM_PWM_Init>
 8007dd0:	4603      	mov	r3, r0
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d001      	beq.n	8007dda <MX_TIM15_Init+0xaa>
  {
    Error_Handler();
 8007dd6:	f7ff fc4b 	bl	8007670 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007dda:	2300      	movs	r3, #0
 8007ddc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007dde:	2300      	movs	r3, #0
 8007de0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8007de2:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8007de6:	4619      	mov	r1, r3
 8007de8:	4820      	ldr	r0, [pc, #128]	@ (8007e6c <MX_TIM15_Init+0x13c>)
 8007dea:	f007 fb4d 	bl	800f488 <HAL_TIMEx_MasterConfigSynchronization>
 8007dee:	4603      	mov	r3, r0
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d001      	beq.n	8007df8 <MX_TIM15_Init+0xc8>
  {
    Error_Handler();
 8007df4:	f7ff fc3c 	bl	8007670 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007df8:	2360      	movs	r3, #96	@ 0x60
 8007dfa:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007e00:	2300      	movs	r3, #0
 8007e02:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8007e04:	2300      	movs	r3, #0
 8007e06:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007e08:	2300      	movs	r3, #0
 8007e0a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8007e10:	2300      	movs	r3, #0
 8007e12:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007e14:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007e18:	2200      	movs	r2, #0
 8007e1a:	4619      	mov	r1, r3
 8007e1c:	4813      	ldr	r0, [pc, #76]	@ (8007e6c <MX_TIM15_Init+0x13c>)
 8007e1e:	f005 ffd7 	bl	800ddd0 <HAL_TIM_PWM_ConfigChannel>
 8007e22:	4603      	mov	r3, r0
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d001      	beq.n	8007e2c <MX_TIM15_Init+0xfc>
  {
    Error_Handler();
 8007e28:	f7ff fc22 	bl	8007670 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8007e30:	2300      	movs	r3, #0
 8007e32:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8007e34:	2300      	movs	r3, #0
 8007e36:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8007e38:	2300      	movs	r3, #0
 8007e3a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8007e40:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007e44:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8007e46:	2300      	movs	r3, #0
 8007e48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8007e4a:	1d3b      	adds	r3, r7, #4
 8007e4c:	4619      	mov	r1, r3
 8007e4e:	4807      	ldr	r0, [pc, #28]	@ (8007e6c <MX_TIM15_Init+0x13c>)
 8007e50:	f007 fc70 	bl	800f734 <HAL_TIMEx_ConfigBreakDeadTime>
 8007e54:	4603      	mov	r3, r0
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d001      	beq.n	8007e5e <MX_TIM15_Init+0x12e>
  {
    Error_Handler();
 8007e5a:	f7ff fc09 	bl	8007670 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8007e5e:	4803      	ldr	r0, [pc, #12]	@ (8007e6c <MX_TIM15_Init+0x13c>)
 8007e60:	f000 f8d2 	bl	8008008 <HAL_TIM_MspPostInit>

}
 8007e64:	bf00      	nop
 8007e66:	3768      	adds	r7, #104	@ 0x68
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	bd80      	pop	{r7, pc}
 8007e6c:	20001130 	.word	0x20001130
 8007e70:	40014000 	.word	0x40014000

08007e74 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b08c      	sub	sp, #48	@ 0x30
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007e7c:	f107 031c 	add.w	r3, r7, #28
 8007e80:	2200      	movs	r2, #0
 8007e82:	601a      	str	r2, [r3, #0]
 8007e84:	605a      	str	r2, [r3, #4]
 8007e86:	609a      	str	r2, [r3, #8]
 8007e88:	60da      	str	r2, [r3, #12]
 8007e8a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	4a2f      	ldr	r2, [pc, #188]	@ (8007f50 <HAL_TIM_Encoder_MspInit+0xdc>)
 8007e92:	4293      	cmp	r3, r2
 8007e94:	d129      	bne.n	8007eea <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8007e96:	4b2f      	ldr	r3, [pc, #188]	@ (8007f54 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007e98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e9a:	4a2e      	ldr	r2, [pc, #184]	@ (8007f54 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007e9c:	f043 0302 	orr.w	r3, r3, #2
 8007ea0:	6593      	str	r3, [r2, #88]	@ 0x58
 8007ea2:	4b2c      	ldr	r3, [pc, #176]	@ (8007f54 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007ea4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ea6:	f003 0302 	and.w	r3, r3, #2
 8007eaa:	61bb      	str	r3, [r7, #24]
 8007eac:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007eae:	4b29      	ldr	r3, [pc, #164]	@ (8007f54 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007eb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007eb2:	4a28      	ldr	r2, [pc, #160]	@ (8007f54 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007eb4:	f043 0301 	orr.w	r3, r3, #1
 8007eb8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007eba:	4b26      	ldr	r3, [pc, #152]	@ (8007f54 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007ebc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ebe:	f003 0301 	and.w	r3, r3, #1
 8007ec2:	617b      	str	r3, [r7, #20]
 8007ec4:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8007ec6:	23c0      	movs	r3, #192	@ 0xc0
 8007ec8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007eca:	2302      	movs	r3, #2
 8007ecc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007ece:	2300      	movs	r3, #0
 8007ed0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8007ed6:	2302      	movs	r3, #2
 8007ed8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007eda:	f107 031c 	add.w	r3, r7, #28
 8007ede:	4619      	mov	r1, r3
 8007ee0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007ee4:	f000 fe98 	bl	8008c18 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8007ee8:	e02d      	b.n	8007f46 <HAL_TIM_Encoder_MspInit+0xd2>
  else if(tim_encoderHandle->Instance==TIM5)
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	4a1a      	ldr	r2, [pc, #104]	@ (8007f58 <HAL_TIM_Encoder_MspInit+0xe4>)
 8007ef0:	4293      	cmp	r3, r2
 8007ef2:	d128      	bne.n	8007f46 <HAL_TIM_Encoder_MspInit+0xd2>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8007ef4:	4b17      	ldr	r3, [pc, #92]	@ (8007f54 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007ef6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ef8:	4a16      	ldr	r2, [pc, #88]	@ (8007f54 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007efa:	f043 0308 	orr.w	r3, r3, #8
 8007efe:	6593      	str	r3, [r2, #88]	@ 0x58
 8007f00:	4b14      	ldr	r3, [pc, #80]	@ (8007f54 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007f02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f04:	f003 0308 	and.w	r3, r3, #8
 8007f08:	613b      	str	r3, [r7, #16]
 8007f0a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007f0c:	4b11      	ldr	r3, [pc, #68]	@ (8007f54 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007f0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f10:	4a10      	ldr	r2, [pc, #64]	@ (8007f54 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007f12:	f043 0301 	orr.w	r3, r3, #1
 8007f16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007f18:	4b0e      	ldr	r3, [pc, #56]	@ (8007f54 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007f1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f1c:	f003 0301 	and.w	r3, r3, #1
 8007f20:	60fb      	str	r3, [r7, #12]
 8007f22:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8007f24:	2303      	movs	r3, #3
 8007f26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f28:	2302      	movs	r3, #2
 8007f2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007f30:	2300      	movs	r3, #0
 8007f32:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8007f34:	2302      	movs	r3, #2
 8007f36:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007f38:	f107 031c 	add.w	r3, r7, #28
 8007f3c:	4619      	mov	r1, r3
 8007f3e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007f42:	f000 fe69 	bl	8008c18 <HAL_GPIO_Init>
}
 8007f46:	bf00      	nop
 8007f48:	3730      	adds	r7, #48	@ 0x30
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	bd80      	pop	{r7, pc}
 8007f4e:	bf00      	nop
 8007f50:	40000400 	.word	0x40000400
 8007f54:	40021000 	.word	0x40021000
 8007f58:	40000c00 	.word	0x40000c00

08007f5c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	b086      	sub	sp, #24
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	4a23      	ldr	r2, [pc, #140]	@ (8007ff8 <HAL_TIM_Base_MspInit+0x9c>)
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d114      	bne.n	8007f98 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8007f6e:	4b23      	ldr	r3, [pc, #140]	@ (8007ffc <HAL_TIM_Base_MspInit+0xa0>)
 8007f70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f72:	4a22      	ldr	r2, [pc, #136]	@ (8007ffc <HAL_TIM_Base_MspInit+0xa0>)
 8007f74:	f043 0310 	orr.w	r3, r3, #16
 8007f78:	6593      	str	r3, [r2, #88]	@ 0x58
 8007f7a:	4b20      	ldr	r3, [pc, #128]	@ (8007ffc <HAL_TIM_Base_MspInit+0xa0>)
 8007f7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f7e:	f003 0310 	and.w	r3, r3, #16
 8007f82:	617b      	str	r3, [r7, #20]
 8007f84:	697b      	ldr	r3, [r7, #20]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8007f86:	2200      	movs	r2, #0
 8007f88:	2100      	movs	r1, #0
 8007f8a:	2036      	movs	r0, #54	@ 0x36
 8007f8c:	f000 faae 	bl	80084ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8007f90:	2036      	movs	r0, #54	@ 0x36
 8007f92:	f000 fad7 	bl	8008544 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8007f96:	e02a      	b.n	8007fee <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM7)
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	4a18      	ldr	r2, [pc, #96]	@ (8008000 <HAL_TIM_Base_MspInit+0xa4>)
 8007f9e:	4293      	cmp	r3, r2
 8007fa0:	d114      	bne.n	8007fcc <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8007fa2:	4b16      	ldr	r3, [pc, #88]	@ (8007ffc <HAL_TIM_Base_MspInit+0xa0>)
 8007fa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fa6:	4a15      	ldr	r2, [pc, #84]	@ (8007ffc <HAL_TIM_Base_MspInit+0xa0>)
 8007fa8:	f043 0320 	orr.w	r3, r3, #32
 8007fac:	6593      	str	r3, [r2, #88]	@ 0x58
 8007fae:	4b13      	ldr	r3, [pc, #76]	@ (8007ffc <HAL_TIM_Base_MspInit+0xa0>)
 8007fb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fb2:	f003 0320 	and.w	r3, r3, #32
 8007fb6:	613b      	str	r3, [r7, #16]
 8007fb8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8007fba:	2200      	movs	r2, #0
 8007fbc:	2100      	movs	r1, #0
 8007fbe:	2037      	movs	r0, #55	@ 0x37
 8007fc0:	f000 fa94 	bl	80084ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8007fc4:	2037      	movs	r0, #55	@ 0x37
 8007fc6:	f000 fabd 	bl	8008544 <HAL_NVIC_EnableIRQ>
}
 8007fca:	e010      	b.n	8007fee <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM15)
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	4a0c      	ldr	r2, [pc, #48]	@ (8008004 <HAL_TIM_Base_MspInit+0xa8>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	d10b      	bne.n	8007fee <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8007fd6:	4b09      	ldr	r3, [pc, #36]	@ (8007ffc <HAL_TIM_Base_MspInit+0xa0>)
 8007fd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007fda:	4a08      	ldr	r2, [pc, #32]	@ (8007ffc <HAL_TIM_Base_MspInit+0xa0>)
 8007fdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007fe0:	6613      	str	r3, [r2, #96]	@ 0x60
 8007fe2:	4b06      	ldr	r3, [pc, #24]	@ (8007ffc <HAL_TIM_Base_MspInit+0xa0>)
 8007fe4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007fe6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007fea:	60fb      	str	r3, [r7, #12]
 8007fec:	68fb      	ldr	r3, [r7, #12]
}
 8007fee:	bf00      	nop
 8007ff0:	3718      	adds	r7, #24
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	bd80      	pop	{r7, pc}
 8007ff6:	bf00      	nop
 8007ff8:	40001000 	.word	0x40001000
 8007ffc:	40021000 	.word	0x40021000
 8008000:	40001400 	.word	0x40001400
 8008004:	40014000 	.word	0x40014000

08008008 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8008008:	b580      	push	{r7, lr}
 800800a:	b08a      	sub	sp, #40	@ 0x28
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008010:	f107 0314 	add.w	r3, r7, #20
 8008014:	2200      	movs	r2, #0
 8008016:	601a      	str	r2, [r3, #0]
 8008018:	605a      	str	r2, [r3, #4]
 800801a:	609a      	str	r2, [r3, #8]
 800801c:	60da      	str	r2, [r3, #12]
 800801e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM15)
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	4a20      	ldr	r2, [pc, #128]	@ (80080a8 <HAL_TIM_MspPostInit+0xa0>)
 8008026:	4293      	cmp	r3, r2
 8008028:	d139      	bne.n	800809e <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM15_MspPostInit 0 */

  /* USER CODE END TIM15_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800802a:	4b20      	ldr	r3, [pc, #128]	@ (80080ac <HAL_TIM_MspPostInit+0xa4>)
 800802c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800802e:	4a1f      	ldr	r2, [pc, #124]	@ (80080ac <HAL_TIM_MspPostInit+0xa4>)
 8008030:	f043 0301 	orr.w	r3, r3, #1
 8008034:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008036:	4b1d      	ldr	r3, [pc, #116]	@ (80080ac <HAL_TIM_MspPostInit+0xa4>)
 8008038:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800803a:	f003 0301 	and.w	r3, r3, #1
 800803e:	613b      	str	r3, [r7, #16]
 8008040:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008042:	4b1a      	ldr	r3, [pc, #104]	@ (80080ac <HAL_TIM_MspPostInit+0xa4>)
 8008044:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008046:	4a19      	ldr	r2, [pc, #100]	@ (80080ac <HAL_TIM_MspPostInit+0xa4>)
 8008048:	f043 0302 	orr.w	r3, r3, #2
 800804c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800804e:	4b17      	ldr	r3, [pc, #92]	@ (80080ac <HAL_TIM_MspPostInit+0xa4>)
 8008050:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008052:	f003 0302 	and.w	r3, r3, #2
 8008056:	60fb      	str	r3, [r7, #12]
 8008058:	68fb      	ldr	r3, [r7, #12]
    /**TIM15 GPIO Configuration
    PA2     ------> TIM15_CH1
    PB13     ------> TIM15_CH1N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800805a:	2304      	movs	r3, #4
 800805c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800805e:	2302      	movs	r3, #2
 8008060:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008062:	2300      	movs	r3, #0
 8008064:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008066:	2300      	movs	r3, #0
 8008068:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 800806a:	230e      	movs	r3, #14
 800806c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800806e:	f107 0314 	add.w	r3, r7, #20
 8008072:	4619      	mov	r1, r3
 8008074:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008078:	f000 fdce 	bl	8008c18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800807c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008080:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008082:	2302      	movs	r3, #2
 8008084:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008086:	2300      	movs	r3, #0
 8008088:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800808a:	2300      	movs	r3, #0
 800808c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 800808e:	230e      	movs	r3, #14
 8008090:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008092:	f107 0314 	add.w	r3, r7, #20
 8008096:	4619      	mov	r1, r3
 8008098:	4805      	ldr	r0, [pc, #20]	@ (80080b0 <HAL_TIM_MspPostInit+0xa8>)
 800809a:	f000 fdbd 	bl	8008c18 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 800809e:	bf00      	nop
 80080a0:	3728      	adds	r7, #40	@ 0x28
 80080a2:	46bd      	mov	sp, r7
 80080a4:	bd80      	pop	{r7, pc}
 80080a6:	bf00      	nop
 80080a8:	40014000 	.word	0x40014000
 80080ac:	40021000 	.word	0x40021000
 80080b0:	48000400 	.word	0x48000400

080080b4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80080b4:	b580      	push	{r7, lr}
 80080b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80080b8:	4b14      	ldr	r3, [pc, #80]	@ (800810c <MX_USART1_UART_Init+0x58>)
 80080ba:	4a15      	ldr	r2, [pc, #84]	@ (8008110 <MX_USART1_UART_Init+0x5c>)
 80080bc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80080be:	4b13      	ldr	r3, [pc, #76]	@ (800810c <MX_USART1_UART_Init+0x58>)
 80080c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80080c4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80080c6:	4b11      	ldr	r3, [pc, #68]	@ (800810c <MX_USART1_UART_Init+0x58>)
 80080c8:	2200      	movs	r2, #0
 80080ca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80080cc:	4b0f      	ldr	r3, [pc, #60]	@ (800810c <MX_USART1_UART_Init+0x58>)
 80080ce:	2200      	movs	r2, #0
 80080d0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80080d2:	4b0e      	ldr	r3, [pc, #56]	@ (800810c <MX_USART1_UART_Init+0x58>)
 80080d4:	2200      	movs	r2, #0
 80080d6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80080d8:	4b0c      	ldr	r3, [pc, #48]	@ (800810c <MX_USART1_UART_Init+0x58>)
 80080da:	220c      	movs	r2, #12
 80080dc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80080de:	4b0b      	ldr	r3, [pc, #44]	@ (800810c <MX_USART1_UART_Init+0x58>)
 80080e0:	2200      	movs	r2, #0
 80080e2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80080e4:	4b09      	ldr	r3, [pc, #36]	@ (800810c <MX_USART1_UART_Init+0x58>)
 80080e6:	2200      	movs	r2, #0
 80080e8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80080ea:	4b08      	ldr	r3, [pc, #32]	@ (800810c <MX_USART1_UART_Init+0x58>)
 80080ec:	2200      	movs	r2, #0
 80080ee:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80080f0:	4b06      	ldr	r3, [pc, #24]	@ (800810c <MX_USART1_UART_Init+0x58>)
 80080f2:	2200      	movs	r2, #0
 80080f4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80080f6:	4805      	ldr	r0, [pc, #20]	@ (800810c <MX_USART1_UART_Init+0x58>)
 80080f8:	f007 fc72 	bl	800f9e0 <HAL_UART_Init>
 80080fc:	4603      	mov	r3, r0
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d001      	beq.n	8008106 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8008102:	f7ff fab5 	bl	8007670 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8008106:	bf00      	nop
 8008108:	bd80      	pop	{r7, pc}
 800810a:	bf00      	nop
 800810c:	2000117c 	.word	0x2000117c
 8008110:	40013800 	.word	0x40013800

08008114 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8008114:	b580      	push	{r7, lr}
 8008116:	b0ac      	sub	sp, #176	@ 0xb0
 8008118:	af00      	add	r7, sp, #0
 800811a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800811c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8008120:	2200      	movs	r2, #0
 8008122:	601a      	str	r2, [r3, #0]
 8008124:	605a      	str	r2, [r3, #4]
 8008126:	609a      	str	r2, [r3, #8]
 8008128:	60da      	str	r2, [r3, #12]
 800812a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800812c:	f107 0314 	add.w	r3, r7, #20
 8008130:	2288      	movs	r2, #136	@ 0x88
 8008132:	2100      	movs	r1, #0
 8008134:	4618      	mov	r0, r3
 8008136:	f008 ff91 	bl	801105c <memset>
  if(uartHandle->Instance==USART1)
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	4a21      	ldr	r2, [pc, #132]	@ (80081c4 <HAL_UART_MspInit+0xb0>)
 8008140:	4293      	cmp	r3, r2
 8008142:	d13a      	bne.n	80081ba <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8008144:	2301      	movs	r3, #1
 8008146:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8008148:	2300      	movs	r3, #0
 800814a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800814c:	f107 0314 	add.w	r3, r7, #20
 8008150:	4618      	mov	r0, r3
 8008152:	f002 fd8f 	bl	800ac74 <HAL_RCCEx_PeriphCLKConfig>
 8008156:	4603      	mov	r3, r0
 8008158:	2b00      	cmp	r3, #0
 800815a:	d001      	beq.n	8008160 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800815c:	f7ff fa88 	bl	8007670 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8008160:	4b19      	ldr	r3, [pc, #100]	@ (80081c8 <HAL_UART_MspInit+0xb4>)
 8008162:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008164:	4a18      	ldr	r2, [pc, #96]	@ (80081c8 <HAL_UART_MspInit+0xb4>)
 8008166:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800816a:	6613      	str	r3, [r2, #96]	@ 0x60
 800816c:	4b16      	ldr	r3, [pc, #88]	@ (80081c8 <HAL_UART_MspInit+0xb4>)
 800816e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008170:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008174:	613b      	str	r3, [r7, #16]
 8008176:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008178:	4b13      	ldr	r3, [pc, #76]	@ (80081c8 <HAL_UART_MspInit+0xb4>)
 800817a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800817c:	4a12      	ldr	r2, [pc, #72]	@ (80081c8 <HAL_UART_MspInit+0xb4>)
 800817e:	f043 0302 	orr.w	r3, r3, #2
 8008182:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008184:	4b10      	ldr	r3, [pc, #64]	@ (80081c8 <HAL_UART_MspInit+0xb4>)
 8008186:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008188:	f003 0302 	and.w	r3, r3, #2
 800818c:	60fb      	str	r3, [r7, #12]
 800818e:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8008190:	23c0      	movs	r3, #192	@ 0xc0
 8008192:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008196:	2302      	movs	r3, #2
 8008198:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800819c:	2300      	movs	r3, #0
 800819e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80081a2:	2303      	movs	r3, #3
 80081a4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80081a8:	2307      	movs	r3, #7
 80081aa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80081ae:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80081b2:	4619      	mov	r1, r3
 80081b4:	4805      	ldr	r0, [pc, #20]	@ (80081cc <HAL_UART_MspInit+0xb8>)
 80081b6:	f000 fd2f 	bl	8008c18 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80081ba:	bf00      	nop
 80081bc:	37b0      	adds	r7, #176	@ 0xb0
 80081be:	46bd      	mov	sp, r7
 80081c0:	bd80      	pop	{r7, pc}
 80081c2:	bf00      	nop
 80081c4:	40013800 	.word	0x40013800
 80081c8:	40021000 	.word	0x40021000
 80081cc:	48000400 	.word	0x48000400

080081d0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80081d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8008208 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80081d4:	f7ff fc82 	bl	8007adc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80081d8:	480c      	ldr	r0, [pc, #48]	@ (800820c <LoopForever+0x6>)
  ldr r1, =_edata
 80081da:	490d      	ldr	r1, [pc, #52]	@ (8008210 <LoopForever+0xa>)
  ldr r2, =_sidata
 80081dc:	4a0d      	ldr	r2, [pc, #52]	@ (8008214 <LoopForever+0xe>)
  movs r3, #0
 80081de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80081e0:	e002      	b.n	80081e8 <LoopCopyDataInit>

080081e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80081e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80081e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80081e6:	3304      	adds	r3, #4

080081e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80081e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80081ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80081ec:	d3f9      	bcc.n	80081e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80081ee:	4a0a      	ldr	r2, [pc, #40]	@ (8008218 <LoopForever+0x12>)
  ldr r4, =_ebss
 80081f0:	4c0a      	ldr	r4, [pc, #40]	@ (800821c <LoopForever+0x16>)
  movs r3, #0
 80081f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80081f4:	e001      	b.n	80081fa <LoopFillZerobss>

080081f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80081f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80081f8:	3204      	adds	r2, #4

080081fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80081fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80081fc:	d3fb      	bcc.n	80081f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80081fe:	f008 ff91 	bl	8011124 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8008202:	f7ff f92b 	bl	800745c <main>

08008206 <LoopForever>:

LoopForever:
    b LoopForever
 8008206:	e7fe      	b.n	8008206 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8008208:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800820c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008210:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8008214:	08012610 	.word	0x08012610
  ldr r2, =_sbss
 8008218:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 800821c:	20001354 	.word	0x20001354

08008220 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8008220:	e7fe      	b.n	8008220 <ADC1_2_IRQHandler>

08008222 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008222:	b580      	push	{r7, lr}
 8008224:	b082      	sub	sp, #8
 8008226:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008228:	2300      	movs	r3, #0
 800822a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800822c:	2003      	movs	r0, #3
 800822e:	f000 f93d 	bl	80084ac <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008232:	200f      	movs	r0, #15
 8008234:	f000 f80e 	bl	8008254 <HAL_InitTick>
 8008238:	4603      	mov	r3, r0
 800823a:	2b00      	cmp	r3, #0
 800823c:	d002      	beq.n	8008244 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800823e:	2301      	movs	r3, #1
 8008240:	71fb      	strb	r3, [r7, #7]
 8008242:	e001      	b.n	8008248 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8008244:	f7ff fb16 	bl	8007874 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8008248:	79fb      	ldrb	r3, [r7, #7]
}
 800824a:	4618      	mov	r0, r3
 800824c:	3708      	adds	r7, #8
 800824e:	46bd      	mov	sp, r7
 8008250:	bd80      	pop	{r7, pc}
	...

08008254 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008254:	b580      	push	{r7, lr}
 8008256:	b084      	sub	sp, #16
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800825c:	2300      	movs	r3, #0
 800825e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8008260:	4b17      	ldr	r3, [pc, #92]	@ (80082c0 <HAL_InitTick+0x6c>)
 8008262:	781b      	ldrb	r3, [r3, #0]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d023      	beq.n	80082b0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8008268:	4b16      	ldr	r3, [pc, #88]	@ (80082c4 <HAL_InitTick+0x70>)
 800826a:	681a      	ldr	r2, [r3, #0]
 800826c:	4b14      	ldr	r3, [pc, #80]	@ (80082c0 <HAL_InitTick+0x6c>)
 800826e:	781b      	ldrb	r3, [r3, #0]
 8008270:	4619      	mov	r1, r3
 8008272:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8008276:	fbb3 f3f1 	udiv	r3, r3, r1
 800827a:	fbb2 f3f3 	udiv	r3, r2, r3
 800827e:	4618      	mov	r0, r3
 8008280:	f000 f978 	bl	8008574 <HAL_SYSTICK_Config>
 8008284:	4603      	mov	r3, r0
 8008286:	2b00      	cmp	r3, #0
 8008288:	d10f      	bne.n	80082aa <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2b0f      	cmp	r3, #15
 800828e:	d809      	bhi.n	80082a4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008290:	2200      	movs	r2, #0
 8008292:	6879      	ldr	r1, [r7, #4]
 8008294:	f04f 30ff 	mov.w	r0, #4294967295
 8008298:	f000 f928 	bl	80084ec <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800829c:	4a0a      	ldr	r2, [pc, #40]	@ (80082c8 <HAL_InitTick+0x74>)
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	6013      	str	r3, [r2, #0]
 80082a2:	e007      	b.n	80082b4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80082a4:	2301      	movs	r3, #1
 80082a6:	73fb      	strb	r3, [r7, #15]
 80082a8:	e004      	b.n	80082b4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80082aa:	2301      	movs	r3, #1
 80082ac:	73fb      	strb	r3, [r7, #15]
 80082ae:	e001      	b.n	80082b4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80082b0:	2301      	movs	r3, #1
 80082b2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80082b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80082b6:	4618      	mov	r0, r3
 80082b8:	3710      	adds	r7, #16
 80082ba:	46bd      	mov	sp, r7
 80082bc:	bd80      	pop	{r7, pc}
 80082be:	bf00      	nop
 80082c0:	2000002c 	.word	0x2000002c
 80082c4:	20000024 	.word	0x20000024
 80082c8:	20000028 	.word	0x20000028

080082cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80082cc:	b480      	push	{r7}
 80082ce:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80082d0:	4b06      	ldr	r3, [pc, #24]	@ (80082ec <HAL_IncTick+0x20>)
 80082d2:	781b      	ldrb	r3, [r3, #0]
 80082d4:	461a      	mov	r2, r3
 80082d6:	4b06      	ldr	r3, [pc, #24]	@ (80082f0 <HAL_IncTick+0x24>)
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	4413      	add	r3, r2
 80082dc:	4a04      	ldr	r2, [pc, #16]	@ (80082f0 <HAL_IncTick+0x24>)
 80082de:	6013      	str	r3, [r2, #0]
}
 80082e0:	bf00      	nop
 80082e2:	46bd      	mov	sp, r7
 80082e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e8:	4770      	bx	lr
 80082ea:	bf00      	nop
 80082ec:	2000002c 	.word	0x2000002c
 80082f0:	20001204 	.word	0x20001204

080082f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80082f4:	b480      	push	{r7}
 80082f6:	af00      	add	r7, sp, #0
  return uwTick;
 80082f8:	4b03      	ldr	r3, [pc, #12]	@ (8008308 <HAL_GetTick+0x14>)
 80082fa:	681b      	ldr	r3, [r3, #0]
}
 80082fc:	4618      	mov	r0, r3
 80082fe:	46bd      	mov	sp, r7
 8008300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008304:	4770      	bx	lr
 8008306:	bf00      	nop
 8008308:	20001204 	.word	0x20001204

0800830c <__NVIC_SetPriorityGrouping>:
{
 800830c:	b480      	push	{r7}
 800830e:	b085      	sub	sp, #20
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	f003 0307 	and.w	r3, r3, #7
 800831a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800831c:	4b0c      	ldr	r3, [pc, #48]	@ (8008350 <__NVIC_SetPriorityGrouping+0x44>)
 800831e:	68db      	ldr	r3, [r3, #12]
 8008320:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008322:	68ba      	ldr	r2, [r7, #8]
 8008324:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8008328:	4013      	ands	r3, r2
 800832a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008330:	68bb      	ldr	r3, [r7, #8]
 8008332:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008334:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8008338:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800833c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800833e:	4a04      	ldr	r2, [pc, #16]	@ (8008350 <__NVIC_SetPriorityGrouping+0x44>)
 8008340:	68bb      	ldr	r3, [r7, #8]
 8008342:	60d3      	str	r3, [r2, #12]
}
 8008344:	bf00      	nop
 8008346:	3714      	adds	r7, #20
 8008348:	46bd      	mov	sp, r7
 800834a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834e:	4770      	bx	lr
 8008350:	e000ed00 	.word	0xe000ed00

08008354 <__NVIC_GetPriorityGrouping>:
{
 8008354:	b480      	push	{r7}
 8008356:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008358:	4b04      	ldr	r3, [pc, #16]	@ (800836c <__NVIC_GetPriorityGrouping+0x18>)
 800835a:	68db      	ldr	r3, [r3, #12]
 800835c:	0a1b      	lsrs	r3, r3, #8
 800835e:	f003 0307 	and.w	r3, r3, #7
}
 8008362:	4618      	mov	r0, r3
 8008364:	46bd      	mov	sp, r7
 8008366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836a:	4770      	bx	lr
 800836c:	e000ed00 	.word	0xe000ed00

08008370 <__NVIC_EnableIRQ>:
{
 8008370:	b480      	push	{r7}
 8008372:	b083      	sub	sp, #12
 8008374:	af00      	add	r7, sp, #0
 8008376:	4603      	mov	r3, r0
 8008378:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800837a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800837e:	2b00      	cmp	r3, #0
 8008380:	db0b      	blt.n	800839a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008382:	79fb      	ldrb	r3, [r7, #7]
 8008384:	f003 021f 	and.w	r2, r3, #31
 8008388:	4907      	ldr	r1, [pc, #28]	@ (80083a8 <__NVIC_EnableIRQ+0x38>)
 800838a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800838e:	095b      	lsrs	r3, r3, #5
 8008390:	2001      	movs	r0, #1
 8008392:	fa00 f202 	lsl.w	r2, r0, r2
 8008396:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800839a:	bf00      	nop
 800839c:	370c      	adds	r7, #12
 800839e:	46bd      	mov	sp, r7
 80083a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a4:	4770      	bx	lr
 80083a6:	bf00      	nop
 80083a8:	e000e100 	.word	0xe000e100

080083ac <__NVIC_SetPriority>:
{
 80083ac:	b480      	push	{r7}
 80083ae:	b083      	sub	sp, #12
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	4603      	mov	r3, r0
 80083b4:	6039      	str	r1, [r7, #0]
 80083b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80083b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	db0a      	blt.n	80083d6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80083c0:	683b      	ldr	r3, [r7, #0]
 80083c2:	b2da      	uxtb	r2, r3
 80083c4:	490c      	ldr	r1, [pc, #48]	@ (80083f8 <__NVIC_SetPriority+0x4c>)
 80083c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80083ca:	0112      	lsls	r2, r2, #4
 80083cc:	b2d2      	uxtb	r2, r2
 80083ce:	440b      	add	r3, r1
 80083d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80083d4:	e00a      	b.n	80083ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80083d6:	683b      	ldr	r3, [r7, #0]
 80083d8:	b2da      	uxtb	r2, r3
 80083da:	4908      	ldr	r1, [pc, #32]	@ (80083fc <__NVIC_SetPriority+0x50>)
 80083dc:	79fb      	ldrb	r3, [r7, #7]
 80083de:	f003 030f 	and.w	r3, r3, #15
 80083e2:	3b04      	subs	r3, #4
 80083e4:	0112      	lsls	r2, r2, #4
 80083e6:	b2d2      	uxtb	r2, r2
 80083e8:	440b      	add	r3, r1
 80083ea:	761a      	strb	r2, [r3, #24]
}
 80083ec:	bf00      	nop
 80083ee:	370c      	adds	r7, #12
 80083f0:	46bd      	mov	sp, r7
 80083f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f6:	4770      	bx	lr
 80083f8:	e000e100 	.word	0xe000e100
 80083fc:	e000ed00 	.word	0xe000ed00

08008400 <NVIC_EncodePriority>:
{
 8008400:	b480      	push	{r7}
 8008402:	b089      	sub	sp, #36	@ 0x24
 8008404:	af00      	add	r7, sp, #0
 8008406:	60f8      	str	r0, [r7, #12]
 8008408:	60b9      	str	r1, [r7, #8]
 800840a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	f003 0307 	and.w	r3, r3, #7
 8008412:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008414:	69fb      	ldr	r3, [r7, #28]
 8008416:	f1c3 0307 	rsb	r3, r3, #7
 800841a:	2b04      	cmp	r3, #4
 800841c:	bf28      	it	cs
 800841e:	2304      	movcs	r3, #4
 8008420:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008422:	69fb      	ldr	r3, [r7, #28]
 8008424:	3304      	adds	r3, #4
 8008426:	2b06      	cmp	r3, #6
 8008428:	d902      	bls.n	8008430 <NVIC_EncodePriority+0x30>
 800842a:	69fb      	ldr	r3, [r7, #28]
 800842c:	3b03      	subs	r3, #3
 800842e:	e000      	b.n	8008432 <NVIC_EncodePriority+0x32>
 8008430:	2300      	movs	r3, #0
 8008432:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008434:	f04f 32ff 	mov.w	r2, #4294967295
 8008438:	69bb      	ldr	r3, [r7, #24]
 800843a:	fa02 f303 	lsl.w	r3, r2, r3
 800843e:	43da      	mvns	r2, r3
 8008440:	68bb      	ldr	r3, [r7, #8]
 8008442:	401a      	ands	r2, r3
 8008444:	697b      	ldr	r3, [r7, #20]
 8008446:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008448:	f04f 31ff 	mov.w	r1, #4294967295
 800844c:	697b      	ldr	r3, [r7, #20]
 800844e:	fa01 f303 	lsl.w	r3, r1, r3
 8008452:	43d9      	mvns	r1, r3
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008458:	4313      	orrs	r3, r2
}
 800845a:	4618      	mov	r0, r3
 800845c:	3724      	adds	r7, #36	@ 0x24
 800845e:	46bd      	mov	sp, r7
 8008460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008464:	4770      	bx	lr
	...

08008468 <SysTick_Config>:
{
 8008468:	b580      	push	{r7, lr}
 800846a:	b082      	sub	sp, #8
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	3b01      	subs	r3, #1
 8008474:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008478:	d301      	bcc.n	800847e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800847a:	2301      	movs	r3, #1
 800847c:	e00f      	b.n	800849e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800847e:	4a0a      	ldr	r2, [pc, #40]	@ (80084a8 <SysTick_Config+0x40>)
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	3b01      	subs	r3, #1
 8008484:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008486:	210f      	movs	r1, #15
 8008488:	f04f 30ff 	mov.w	r0, #4294967295
 800848c:	f7ff ff8e 	bl	80083ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008490:	4b05      	ldr	r3, [pc, #20]	@ (80084a8 <SysTick_Config+0x40>)
 8008492:	2200      	movs	r2, #0
 8008494:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008496:	4b04      	ldr	r3, [pc, #16]	@ (80084a8 <SysTick_Config+0x40>)
 8008498:	2207      	movs	r2, #7
 800849a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800849c:	2300      	movs	r3, #0
}
 800849e:	4618      	mov	r0, r3
 80084a0:	3708      	adds	r7, #8
 80084a2:	46bd      	mov	sp, r7
 80084a4:	bd80      	pop	{r7, pc}
 80084a6:	bf00      	nop
 80084a8:	e000e010 	.word	0xe000e010

080084ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80084ac:	b580      	push	{r7, lr}
 80084ae:	b082      	sub	sp, #8
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	2b07      	cmp	r3, #7
 80084b8:	d00f      	beq.n	80084da <HAL_NVIC_SetPriorityGrouping+0x2e>
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2b06      	cmp	r3, #6
 80084be:	d00c      	beq.n	80084da <HAL_NVIC_SetPriorityGrouping+0x2e>
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2b05      	cmp	r3, #5
 80084c4:	d009      	beq.n	80084da <HAL_NVIC_SetPriorityGrouping+0x2e>
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	2b04      	cmp	r3, #4
 80084ca:	d006      	beq.n	80084da <HAL_NVIC_SetPriorityGrouping+0x2e>
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2b03      	cmp	r3, #3
 80084d0:	d003      	beq.n	80084da <HAL_NVIC_SetPriorityGrouping+0x2e>
 80084d2:	21a6      	movs	r1, #166	@ 0xa6
 80084d4:	4804      	ldr	r0, [pc, #16]	@ (80084e8 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 80084d6:	f7ff f8e3 	bl	80076a0 <assert_failed>

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80084da:	6878      	ldr	r0, [r7, #4]
 80084dc:	f7ff ff16 	bl	800830c <__NVIC_SetPriorityGrouping>
}
 80084e0:	bf00      	nop
 80084e2:	3708      	adds	r7, #8
 80084e4:	46bd      	mov	sp, r7
 80084e6:	bd80      	pop	{r7, pc}
 80084e8:	0801228c 	.word	0x0801228c

080084ec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80084ec:	b580      	push	{r7, lr}
 80084ee:	b086      	sub	sp, #24
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	4603      	mov	r3, r0
 80084f4:	60b9      	str	r1, [r7, #8]
 80084f6:	607a      	str	r2, [r7, #4]
 80084f8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80084fa:	2300      	movs	r3, #0
 80084fc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	2b0f      	cmp	r3, #15
 8008502:	d903      	bls.n	800850c <HAL_NVIC_SetPriority+0x20>
 8008504:	21be      	movs	r1, #190	@ 0xbe
 8008506:	480e      	ldr	r0, [pc, #56]	@ (8008540 <HAL_NVIC_SetPriority+0x54>)
 8008508:	f7ff f8ca 	bl	80076a0 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	2b0f      	cmp	r3, #15
 8008510:	d903      	bls.n	800851a <HAL_NVIC_SetPriority+0x2e>
 8008512:	21bf      	movs	r1, #191	@ 0xbf
 8008514:	480a      	ldr	r0, [pc, #40]	@ (8008540 <HAL_NVIC_SetPriority+0x54>)
 8008516:	f7ff f8c3 	bl	80076a0 <assert_failed>

  prioritygroup = NVIC_GetPriorityGrouping();
 800851a:	f7ff ff1b 	bl	8008354 <__NVIC_GetPriorityGrouping>
 800851e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008520:	687a      	ldr	r2, [r7, #4]
 8008522:	68b9      	ldr	r1, [r7, #8]
 8008524:	6978      	ldr	r0, [r7, #20]
 8008526:	f7ff ff6b 	bl	8008400 <NVIC_EncodePriority>
 800852a:	4602      	mov	r2, r0
 800852c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008530:	4611      	mov	r1, r2
 8008532:	4618      	mov	r0, r3
 8008534:	f7ff ff3a 	bl	80083ac <__NVIC_SetPriority>
}
 8008538:	bf00      	nop
 800853a:	3718      	adds	r7, #24
 800853c:	46bd      	mov	sp, r7
 800853e:	bd80      	pop	{r7, pc}
 8008540:	0801228c 	.word	0x0801228c

08008544 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b082      	sub	sp, #8
 8008548:	af00      	add	r7, sp, #0
 800854a:	4603      	mov	r3, r0
 800854c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800854e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008552:	2b00      	cmp	r3, #0
 8008554:	da03      	bge.n	800855e <HAL_NVIC_EnableIRQ+0x1a>
 8008556:	21d2      	movs	r1, #210	@ 0xd2
 8008558:	4805      	ldr	r0, [pc, #20]	@ (8008570 <HAL_NVIC_EnableIRQ+0x2c>)
 800855a:	f7ff f8a1 	bl	80076a0 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800855e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008562:	4618      	mov	r0, r3
 8008564:	f7ff ff04 	bl	8008370 <__NVIC_EnableIRQ>
}
 8008568:	bf00      	nop
 800856a:	3708      	adds	r7, #8
 800856c:	46bd      	mov	sp, r7
 800856e:	bd80      	pop	{r7, pc}
 8008570:	0801228c 	.word	0x0801228c

08008574 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008574:	b580      	push	{r7, lr}
 8008576:	b082      	sub	sp, #8
 8008578:	af00      	add	r7, sp, #0
 800857a:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800857c:	6878      	ldr	r0, [r7, #4]
 800857e:	f7ff ff73 	bl	8008468 <SysTick_Config>
 8008582:	4603      	mov	r3, r0
}
 8008584:	4618      	mov	r0, r3
 8008586:	3708      	adds	r7, #8
 8008588:	46bd      	mov	sp, r7
 800858a:	bd80      	pop	{r7, pc}

0800858c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800858c:	b580      	push	{r7, lr}
 800858e:	b084      	sub	sp, #16
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2b00      	cmp	r3, #0
 8008598:	d101      	bne.n	800859e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800859a:	2301      	movs	r3, #1
 800859c:	e19d      	b.n	80088da <HAL_DMA_Init+0x34e>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	4a79      	ldr	r2, [pc, #484]	@ (8008788 <HAL_DMA_Init+0x1fc>)
 80085a4:	4293      	cmp	r3, r2
 80085a6:	d044      	beq.n	8008632 <HAL_DMA_Init+0xa6>
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	4a77      	ldr	r2, [pc, #476]	@ (800878c <HAL_DMA_Init+0x200>)
 80085ae:	4293      	cmp	r3, r2
 80085b0:	d03f      	beq.n	8008632 <HAL_DMA_Init+0xa6>
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	4a76      	ldr	r2, [pc, #472]	@ (8008790 <HAL_DMA_Init+0x204>)
 80085b8:	4293      	cmp	r3, r2
 80085ba:	d03a      	beq.n	8008632 <HAL_DMA_Init+0xa6>
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	4a74      	ldr	r2, [pc, #464]	@ (8008794 <HAL_DMA_Init+0x208>)
 80085c2:	4293      	cmp	r3, r2
 80085c4:	d035      	beq.n	8008632 <HAL_DMA_Init+0xa6>
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	4a73      	ldr	r2, [pc, #460]	@ (8008798 <HAL_DMA_Init+0x20c>)
 80085cc:	4293      	cmp	r3, r2
 80085ce:	d030      	beq.n	8008632 <HAL_DMA_Init+0xa6>
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	4a71      	ldr	r2, [pc, #452]	@ (800879c <HAL_DMA_Init+0x210>)
 80085d6:	4293      	cmp	r3, r2
 80085d8:	d02b      	beq.n	8008632 <HAL_DMA_Init+0xa6>
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	4a70      	ldr	r2, [pc, #448]	@ (80087a0 <HAL_DMA_Init+0x214>)
 80085e0:	4293      	cmp	r3, r2
 80085e2:	d026      	beq.n	8008632 <HAL_DMA_Init+0xa6>
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	4a6e      	ldr	r2, [pc, #440]	@ (80087a4 <HAL_DMA_Init+0x218>)
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d021      	beq.n	8008632 <HAL_DMA_Init+0xa6>
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	4a6d      	ldr	r2, [pc, #436]	@ (80087a8 <HAL_DMA_Init+0x21c>)
 80085f4:	4293      	cmp	r3, r2
 80085f6:	d01c      	beq.n	8008632 <HAL_DMA_Init+0xa6>
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	4a6b      	ldr	r2, [pc, #428]	@ (80087ac <HAL_DMA_Init+0x220>)
 80085fe:	4293      	cmp	r3, r2
 8008600:	d017      	beq.n	8008632 <HAL_DMA_Init+0xa6>
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	4a6a      	ldr	r2, [pc, #424]	@ (80087b0 <HAL_DMA_Init+0x224>)
 8008608:	4293      	cmp	r3, r2
 800860a:	d012      	beq.n	8008632 <HAL_DMA_Init+0xa6>
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	4a68      	ldr	r2, [pc, #416]	@ (80087b4 <HAL_DMA_Init+0x228>)
 8008612:	4293      	cmp	r3, r2
 8008614:	d00d      	beq.n	8008632 <HAL_DMA_Init+0xa6>
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	4a67      	ldr	r2, [pc, #412]	@ (80087b8 <HAL_DMA_Init+0x22c>)
 800861c:	4293      	cmp	r3, r2
 800861e:	d008      	beq.n	8008632 <HAL_DMA_Init+0xa6>
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	4a65      	ldr	r2, [pc, #404]	@ (80087bc <HAL_DMA_Init+0x230>)
 8008626:	4293      	cmp	r3, r2
 8008628:	d003      	beq.n	8008632 <HAL_DMA_Init+0xa6>
 800862a:	21a5      	movs	r1, #165	@ 0xa5
 800862c:	4864      	ldr	r0, [pc, #400]	@ (80087c0 <HAL_DMA_Init+0x234>)
 800862e:	f7ff f837 	bl	80076a0 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	689b      	ldr	r3, [r3, #8]
 8008636:	2b00      	cmp	r3, #0
 8008638:	d00c      	beq.n	8008654 <HAL_DMA_Init+0xc8>
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	689b      	ldr	r3, [r3, #8]
 800863e:	2b10      	cmp	r3, #16
 8008640:	d008      	beq.n	8008654 <HAL_DMA_Init+0xc8>
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	689b      	ldr	r3, [r3, #8]
 8008646:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800864a:	d003      	beq.n	8008654 <HAL_DMA_Init+0xc8>
 800864c:	21a6      	movs	r1, #166	@ 0xa6
 800864e:	485c      	ldr	r0, [pc, #368]	@ (80087c0 <HAL_DMA_Init+0x234>)
 8008650:	f7ff f826 	bl	80076a0 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	68db      	ldr	r3, [r3, #12]
 8008658:	2b40      	cmp	r3, #64	@ 0x40
 800865a:	d007      	beq.n	800866c <HAL_DMA_Init+0xe0>
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	68db      	ldr	r3, [r3, #12]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d003      	beq.n	800866c <HAL_DMA_Init+0xe0>
 8008664:	21a7      	movs	r1, #167	@ 0xa7
 8008666:	4856      	ldr	r0, [pc, #344]	@ (80087c0 <HAL_DMA_Init+0x234>)
 8008668:	f7ff f81a 	bl	80076a0 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	691b      	ldr	r3, [r3, #16]
 8008670:	2b80      	cmp	r3, #128	@ 0x80
 8008672:	d007      	beq.n	8008684 <HAL_DMA_Init+0xf8>
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	691b      	ldr	r3, [r3, #16]
 8008678:	2b00      	cmp	r3, #0
 800867a:	d003      	beq.n	8008684 <HAL_DMA_Init+0xf8>
 800867c:	21a8      	movs	r1, #168	@ 0xa8
 800867e:	4850      	ldr	r0, [pc, #320]	@ (80087c0 <HAL_DMA_Init+0x234>)
 8008680:	f7ff f80e 	bl	80076a0 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	695b      	ldr	r3, [r3, #20]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d00d      	beq.n	80086a8 <HAL_DMA_Init+0x11c>
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	695b      	ldr	r3, [r3, #20]
 8008690:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008694:	d008      	beq.n	80086a8 <HAL_DMA_Init+0x11c>
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	695b      	ldr	r3, [r3, #20]
 800869a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800869e:	d003      	beq.n	80086a8 <HAL_DMA_Init+0x11c>
 80086a0:	21a9      	movs	r1, #169	@ 0xa9
 80086a2:	4847      	ldr	r0, [pc, #284]	@ (80087c0 <HAL_DMA_Init+0x234>)
 80086a4:	f7fe fffc 	bl	80076a0 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	699b      	ldr	r3, [r3, #24]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d00d      	beq.n	80086cc <HAL_DMA_Init+0x140>
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	699b      	ldr	r3, [r3, #24]
 80086b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80086b8:	d008      	beq.n	80086cc <HAL_DMA_Init+0x140>
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	699b      	ldr	r3, [r3, #24]
 80086be:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80086c2:	d003      	beq.n	80086cc <HAL_DMA_Init+0x140>
 80086c4:	21aa      	movs	r1, #170	@ 0xaa
 80086c6:	483e      	ldr	r0, [pc, #248]	@ (80087c0 <HAL_DMA_Init+0x234>)
 80086c8:	f7fe ffea 	bl	80076a0 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	69db      	ldr	r3, [r3, #28]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d007      	beq.n	80086e4 <HAL_DMA_Init+0x158>
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	69db      	ldr	r3, [r3, #28]
 80086d8:	2b20      	cmp	r3, #32
 80086da:	d003      	beq.n	80086e4 <HAL_DMA_Init+0x158>
 80086dc:	21ab      	movs	r1, #171	@ 0xab
 80086de:	4838      	ldr	r0, [pc, #224]	@ (80087c0 <HAL_DMA_Init+0x234>)
 80086e0:	f7fe ffde 	bl	80076a0 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	6a1b      	ldr	r3, [r3, #32]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d012      	beq.n	8008712 <HAL_DMA_Init+0x186>
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	6a1b      	ldr	r3, [r3, #32]
 80086f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80086f4:	d00d      	beq.n	8008712 <HAL_DMA_Init+0x186>
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	6a1b      	ldr	r3, [r3, #32]
 80086fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80086fe:	d008      	beq.n	8008712 <HAL_DMA_Init+0x186>
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	6a1b      	ldr	r3, [r3, #32]
 8008704:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008708:	d003      	beq.n	8008712 <HAL_DMA_Init+0x186>
 800870a:	21ac      	movs	r1, #172	@ 0xac
 800870c:	482c      	ldr	r0, [pc, #176]	@ (80087c0 <HAL_DMA_Init+0x234>)
 800870e:	f7fe ffc7 	bl	80076a0 <assert_failed>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	685b      	ldr	r3, [r3, #4]
 8008716:	2b00      	cmp	r3, #0
 8008718:	d01f      	beq.n	800875a <HAL_DMA_Init+0x1ce>
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	685b      	ldr	r3, [r3, #4]
 800871e:	2b01      	cmp	r3, #1
 8008720:	d01b      	beq.n	800875a <HAL_DMA_Init+0x1ce>
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	685b      	ldr	r3, [r3, #4]
 8008726:	2b02      	cmp	r3, #2
 8008728:	d017      	beq.n	800875a <HAL_DMA_Init+0x1ce>
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	685b      	ldr	r3, [r3, #4]
 800872e:	2b03      	cmp	r3, #3
 8008730:	d013      	beq.n	800875a <HAL_DMA_Init+0x1ce>
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	685b      	ldr	r3, [r3, #4]
 8008736:	2b04      	cmp	r3, #4
 8008738:	d00f      	beq.n	800875a <HAL_DMA_Init+0x1ce>
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	685b      	ldr	r3, [r3, #4]
 800873e:	2b05      	cmp	r3, #5
 8008740:	d00b      	beq.n	800875a <HAL_DMA_Init+0x1ce>
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	685b      	ldr	r3, [r3, #4]
 8008746:	2b06      	cmp	r3, #6
 8008748:	d007      	beq.n	800875a <HAL_DMA_Init+0x1ce>
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	685b      	ldr	r3, [r3, #4]
 800874e:	2b07      	cmp	r3, #7
 8008750:	d003      	beq.n	800875a <HAL_DMA_Init+0x1ce>
 8008752:	21ae      	movs	r1, #174	@ 0xae
 8008754:	481a      	ldr	r0, [pc, #104]	@ (80087c0 <HAL_DMA_Init+0x234>)
 8008756:	f7fe ffa3 	bl	80076a0 <assert_failed>

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	461a      	mov	r2, r3
 8008760:	4b18      	ldr	r3, [pc, #96]	@ (80087c4 <HAL_DMA_Init+0x238>)
 8008762:	429a      	cmp	r2, r3
 8008764:	d836      	bhi.n	80087d4 <HAL_DMA_Init+0x248>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	461a      	mov	r2, r3
 800876c:	4b16      	ldr	r3, [pc, #88]	@ (80087c8 <HAL_DMA_Init+0x23c>)
 800876e:	4413      	add	r3, r2
 8008770:	4a16      	ldr	r2, [pc, #88]	@ (80087cc <HAL_DMA_Init+0x240>)
 8008772:	fba2 2303 	umull	r2, r3, r2, r3
 8008776:	091b      	lsrs	r3, r3, #4
 8008778:	009a      	lsls	r2, r3, #2
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	4a13      	ldr	r2, [pc, #76]	@ (80087d0 <HAL_DMA_Init+0x244>)
 8008782:	641a      	str	r2, [r3, #64]	@ 0x40
 8008784:	e035      	b.n	80087f2 <HAL_DMA_Init+0x266>
 8008786:	bf00      	nop
 8008788:	40020008 	.word	0x40020008
 800878c:	4002001c 	.word	0x4002001c
 8008790:	40020030 	.word	0x40020030
 8008794:	40020044 	.word	0x40020044
 8008798:	40020058 	.word	0x40020058
 800879c:	4002006c 	.word	0x4002006c
 80087a0:	40020080 	.word	0x40020080
 80087a4:	40020408 	.word	0x40020408
 80087a8:	4002041c 	.word	0x4002041c
 80087ac:	40020430 	.word	0x40020430
 80087b0:	40020444 	.word	0x40020444
 80087b4:	40020458 	.word	0x40020458
 80087b8:	4002046c 	.word	0x4002046c
 80087bc:	40020480 	.word	0x40020480
 80087c0:	080122c8 	.word	0x080122c8
 80087c4:	40020407 	.word	0x40020407
 80087c8:	bffdfff8 	.word	0xbffdfff8
 80087cc:	cccccccd 	.word	0xcccccccd
 80087d0:	40020000 	.word	0x40020000
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	461a      	mov	r2, r3
 80087da:	4b42      	ldr	r3, [pc, #264]	@ (80088e4 <HAL_DMA_Init+0x358>)
 80087dc:	4413      	add	r3, r2
 80087de:	4a42      	ldr	r2, [pc, #264]	@ (80088e8 <HAL_DMA_Init+0x35c>)
 80087e0:	fba2 2303 	umull	r2, r3, r2, r3
 80087e4:	091b      	lsrs	r3, r3, #4
 80087e6:	009a      	lsls	r2, r3, #2
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	4a3f      	ldr	r2, [pc, #252]	@ (80088ec <HAL_DMA_Init+0x360>)
 80087f0:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	2202      	movs	r2, #2
 80087f6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8008808:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800880c:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8008816:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	691b      	ldr	r3, [r3, #16]
 800881c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008822:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	699b      	ldr	r3, [r3, #24]
 8008828:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800882e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	6a1b      	ldr	r3, [r3, #32]
 8008834:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8008836:	68fa      	ldr	r2, [r7, #12]
 8008838:	4313      	orrs	r3, r2
 800883a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	68fa      	ldr	r2, [r7, #12]
 8008842:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	689b      	ldr	r3, [r3, #8]
 8008848:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800884c:	d039      	beq.n	80088c2 <HAL_DMA_Init+0x336>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008852:	4a27      	ldr	r2, [pc, #156]	@ (80088f0 <HAL_DMA_Init+0x364>)
 8008854:	4293      	cmp	r3, r2
 8008856:	d11a      	bne.n	800888e <HAL_DMA_Init+0x302>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8008858:	4b26      	ldr	r3, [pc, #152]	@ (80088f4 <HAL_DMA_Init+0x368>)
 800885a:	681a      	ldr	r2, [r3, #0]
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008860:	f003 031c 	and.w	r3, r3, #28
 8008864:	210f      	movs	r1, #15
 8008866:	fa01 f303 	lsl.w	r3, r1, r3
 800886a:	43db      	mvns	r3, r3
 800886c:	4921      	ldr	r1, [pc, #132]	@ (80088f4 <HAL_DMA_Init+0x368>)
 800886e:	4013      	ands	r3, r2
 8008870:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8008872:	4b20      	ldr	r3, [pc, #128]	@ (80088f4 <HAL_DMA_Init+0x368>)
 8008874:	681a      	ldr	r2, [r3, #0]
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	6859      	ldr	r1, [r3, #4]
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800887e:	f003 031c 	and.w	r3, r3, #28
 8008882:	fa01 f303 	lsl.w	r3, r1, r3
 8008886:	491b      	ldr	r1, [pc, #108]	@ (80088f4 <HAL_DMA_Init+0x368>)
 8008888:	4313      	orrs	r3, r2
 800888a:	600b      	str	r3, [r1, #0]
 800888c:	e019      	b.n	80088c2 <HAL_DMA_Init+0x336>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800888e:	4b1a      	ldr	r3, [pc, #104]	@ (80088f8 <HAL_DMA_Init+0x36c>)
 8008890:	681a      	ldr	r2, [r3, #0]
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008896:	f003 031c 	and.w	r3, r3, #28
 800889a:	210f      	movs	r1, #15
 800889c:	fa01 f303 	lsl.w	r3, r1, r3
 80088a0:	43db      	mvns	r3, r3
 80088a2:	4915      	ldr	r1, [pc, #84]	@ (80088f8 <HAL_DMA_Init+0x36c>)
 80088a4:	4013      	ands	r3, r2
 80088a6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80088a8:	4b13      	ldr	r3, [pc, #76]	@ (80088f8 <HAL_DMA_Init+0x36c>)
 80088aa:	681a      	ldr	r2, [r3, #0]
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	6859      	ldr	r1, [r3, #4]
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088b4:	f003 031c 	and.w	r3, r3, #28
 80088b8:	fa01 f303 	lsl.w	r3, r1, r3
 80088bc:	490e      	ldr	r1, [pc, #56]	@ (80088f8 <HAL_DMA_Init+0x36c>)
 80088be:	4313      	orrs	r3, r2
 80088c0:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	2200      	movs	r2, #0
 80088c6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2201      	movs	r2, #1
 80088cc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	2200      	movs	r2, #0
 80088d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80088d8:	2300      	movs	r3, #0
}
 80088da:	4618      	mov	r0, r3
 80088dc:	3710      	adds	r7, #16
 80088de:	46bd      	mov	sp, r7
 80088e0:	bd80      	pop	{r7, pc}
 80088e2:	bf00      	nop
 80088e4:	bffdfbf8 	.word	0xbffdfbf8
 80088e8:	cccccccd 	.word	0xcccccccd
 80088ec:	40020400 	.word	0x40020400
 80088f0:	40020000 	.word	0x40020000
 80088f4:	400200a8 	.word	0x400200a8
 80088f8:	400204a8 	.word	0x400204a8

080088fc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80088fc:	b580      	push	{r7, lr}
 80088fe:	b086      	sub	sp, #24
 8008900:	af00      	add	r7, sp, #0
 8008902:	60f8      	str	r0, [r7, #12]
 8008904:	60b9      	str	r1, [r7, #8]
 8008906:	607a      	str	r2, [r7, #4]
 8008908:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800890a:	2300      	movs	r3, #0
 800890c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800890e:	683b      	ldr	r3, [r7, #0]
 8008910:	2b00      	cmp	r3, #0
 8008912:	d003      	beq.n	800891c <HAL_DMA_Start_IT+0x20>
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800891a:	d304      	bcc.n	8008926 <HAL_DMA_Start_IT+0x2a>
 800891c:	f240 11df 	movw	r1, #479	@ 0x1df
 8008920:	482c      	ldr	r0, [pc, #176]	@ (80089d4 <HAL_DMA_Start_IT+0xd8>)
 8008922:	f7fe febd 	bl	80076a0 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800892c:	2b01      	cmp	r3, #1
 800892e:	d101      	bne.n	8008934 <HAL_DMA_Start_IT+0x38>
 8008930:	2302      	movs	r3, #2
 8008932:	e04b      	b.n	80089cc <HAL_DMA_Start_IT+0xd0>
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	2201      	movs	r2, #1
 8008938:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008942:	b2db      	uxtb	r3, r3
 8008944:	2b01      	cmp	r3, #1
 8008946:	d13a      	bne.n	80089be <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	2202      	movs	r2, #2
 800894c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	2200      	movs	r2, #0
 8008954:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	681a      	ldr	r2, [r3, #0]
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	f022 0201 	bic.w	r2, r2, #1
 8008964:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	687a      	ldr	r2, [r7, #4]
 800896a:	68b9      	ldr	r1, [r7, #8]
 800896c:	68f8      	ldr	r0, [r7, #12]
 800896e:	f000 f923 	bl	8008bb8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008976:	2b00      	cmp	r3, #0
 8008978:	d008      	beq.n	800898c <HAL_DMA_Start_IT+0x90>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	681a      	ldr	r2, [r3, #0]
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	f042 020e 	orr.w	r2, r2, #14
 8008988:	601a      	str	r2, [r3, #0]
 800898a:	e00f      	b.n	80089ac <HAL_DMA_Start_IT+0xb0>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	681a      	ldr	r2, [r3, #0]
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	f022 0204 	bic.w	r2, r2, #4
 800899a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	681a      	ldr	r2, [r3, #0]
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f042 020a 	orr.w	r2, r2, #10
 80089aa:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	681a      	ldr	r2, [r3, #0]
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	f042 0201 	orr.w	r2, r2, #1
 80089ba:	601a      	str	r2, [r3, #0]
 80089bc:	e005      	b.n	80089ca <HAL_DMA_Start_IT+0xce>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	2200      	movs	r2, #0
 80089c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80089c6:	2302      	movs	r3, #2
 80089c8:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80089ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80089cc:	4618      	mov	r0, r3
 80089ce:	3718      	adds	r7, #24
 80089d0:	46bd      	mov	sp, r7
 80089d2:	bd80      	pop	{r7, pc}
 80089d4:	080122c8 	.word	0x080122c8

080089d8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80089d8:	b580      	push	{r7, lr}
 80089da:	b084      	sub	sp, #16
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80089e0:	2300      	movs	r3, #0
 80089e2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80089ea:	b2db      	uxtb	r3, r3
 80089ec:	2b02      	cmp	r3, #2
 80089ee:	d005      	beq.n	80089fc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	2204      	movs	r2, #4
 80089f4:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80089f6:	2301      	movs	r3, #1
 80089f8:	73fb      	strb	r3, [r7, #15]
 80089fa:	e029      	b.n	8008a50 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	681a      	ldr	r2, [r3, #0]
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	f022 020e 	bic.w	r2, r2, #14
 8008a0a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	681a      	ldr	r2, [r3, #0]
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f022 0201 	bic.w	r2, r2, #1
 8008a1a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a20:	f003 021c 	and.w	r2, r3, #28
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a28:	2101      	movs	r1, #1
 8008a2a:	fa01 f202 	lsl.w	r2, r1, r2
 8008a2e:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	2201      	movs	r2, #1
 8008a34:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d003      	beq.n	8008a50 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a4c:	6878      	ldr	r0, [r7, #4]
 8008a4e:	4798      	blx	r3
    }
  }
  return status;
 8008a50:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a52:	4618      	mov	r0, r3
 8008a54:	3710      	adds	r7, #16
 8008a56:	46bd      	mov	sp, r7
 8008a58:	bd80      	pop	{r7, pc}

08008a5a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008a5a:	b580      	push	{r7, lr}
 8008a5c:	b084      	sub	sp, #16
 8008a5e:	af00      	add	r7, sp, #0
 8008a60:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a76:	f003 031c 	and.w	r3, r3, #28
 8008a7a:	2204      	movs	r2, #4
 8008a7c:	409a      	lsls	r2, r3
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	4013      	ands	r3, r2
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d026      	beq.n	8008ad4 <HAL_DMA_IRQHandler+0x7a>
 8008a86:	68bb      	ldr	r3, [r7, #8]
 8008a88:	f003 0304 	and.w	r3, r3, #4
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d021      	beq.n	8008ad4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	f003 0320 	and.w	r3, r3, #32
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d107      	bne.n	8008aae <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	681a      	ldr	r2, [r3, #0]
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f022 0204 	bic.w	r2, r2, #4
 8008aac:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ab2:	f003 021c 	and.w	r2, r3, #28
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008aba:	2104      	movs	r1, #4
 8008abc:	fa01 f202 	lsl.w	r2, r1, r2
 8008ac0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d071      	beq.n	8008bae <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ace:	6878      	ldr	r0, [r7, #4]
 8008ad0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8008ad2:	e06c      	b.n	8008bae <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ad8:	f003 031c 	and.w	r3, r3, #28
 8008adc:	2202      	movs	r2, #2
 8008ade:	409a      	lsls	r2, r3
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	4013      	ands	r3, r2
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d02e      	beq.n	8008b46 <HAL_DMA_IRQHandler+0xec>
 8008ae8:	68bb      	ldr	r3, [r7, #8]
 8008aea:	f003 0302 	and.w	r3, r3, #2
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d029      	beq.n	8008b46 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	f003 0320 	and.w	r3, r3, #32
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d10b      	bne.n	8008b18 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	681a      	ldr	r2, [r3, #0]
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	f022 020a 	bic.w	r2, r2, #10
 8008b0e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	2201      	movs	r2, #1
 8008b14:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b1c:	f003 021c 	and.w	r2, r3, #28
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b24:	2102      	movs	r1, #2
 8008b26:	fa01 f202 	lsl.w	r2, r1, r2
 8008b2a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	2200      	movs	r2, #0
 8008b30:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d038      	beq.n	8008bae <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b40:	6878      	ldr	r0, [r7, #4]
 8008b42:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8008b44:	e033      	b.n	8008bae <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b4a:	f003 031c 	and.w	r3, r3, #28
 8008b4e:	2208      	movs	r2, #8
 8008b50:	409a      	lsls	r2, r3
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	4013      	ands	r3, r2
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d02a      	beq.n	8008bb0 <HAL_DMA_IRQHandler+0x156>
 8008b5a:	68bb      	ldr	r3, [r7, #8]
 8008b5c:	f003 0308 	and.w	r3, r3, #8
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d025      	beq.n	8008bb0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	681a      	ldr	r2, [r3, #0]
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	f022 020e 	bic.w	r2, r2, #14
 8008b72:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b78:	f003 021c 	and.w	r2, r3, #28
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b80:	2101      	movs	r1, #1
 8008b82:	fa01 f202 	lsl.w	r2, r1, r2
 8008b86:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	2201      	movs	r2, #1
 8008b8c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	2201      	movs	r2, #1
 8008b92:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	2200      	movs	r2, #0
 8008b9a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d004      	beq.n	8008bb0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008baa:	6878      	ldr	r0, [r7, #4]
 8008bac:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8008bae:	bf00      	nop
 8008bb0:	bf00      	nop
}
 8008bb2:	3710      	adds	r7, #16
 8008bb4:	46bd      	mov	sp, r7
 8008bb6:	bd80      	pop	{r7, pc}

08008bb8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008bb8:	b480      	push	{r7}
 8008bba:	b085      	sub	sp, #20
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	60f8      	str	r0, [r7, #12]
 8008bc0:	60b9      	str	r1, [r7, #8]
 8008bc2:	607a      	str	r2, [r7, #4]
 8008bc4:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bca:	f003 021c 	and.w	r2, r3, #28
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bd2:	2101      	movs	r1, #1
 8008bd4:	fa01 f202 	lsl.w	r2, r1, r2
 8008bd8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	683a      	ldr	r2, [r7, #0]
 8008be0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	689b      	ldr	r3, [r3, #8]
 8008be6:	2b10      	cmp	r3, #16
 8008be8:	d108      	bne.n	8008bfc <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	687a      	ldr	r2, [r7, #4]
 8008bf0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	68ba      	ldr	r2, [r7, #8]
 8008bf8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8008bfa:	e007      	b.n	8008c0c <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	68ba      	ldr	r2, [r7, #8]
 8008c02:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	687a      	ldr	r2, [r7, #4]
 8008c0a:	60da      	str	r2, [r3, #12]
}
 8008c0c:	bf00      	nop
 8008c0e:	3714      	adds	r7, #20
 8008c10:	46bd      	mov	sp, r7
 8008c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c16:	4770      	bx	lr

08008c18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b086      	sub	sp, #24
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
 8008c20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8008c22:	2300      	movs	r3, #0
 8008c24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent;
  uint32_t temp;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8008c2c:	d01f      	beq.n	8008c6e <HAL_GPIO_Init+0x56>
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	4a3c      	ldr	r2, [pc, #240]	@ (8008d24 <HAL_GPIO_Init+0x10c>)
 8008c32:	4293      	cmp	r3, r2
 8008c34:	d01b      	beq.n	8008c6e <HAL_GPIO_Init+0x56>
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	4a3b      	ldr	r2, [pc, #236]	@ (8008d28 <HAL_GPIO_Init+0x110>)
 8008c3a:	4293      	cmp	r3, r2
 8008c3c:	d017      	beq.n	8008c6e <HAL_GPIO_Init+0x56>
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	4a3a      	ldr	r2, [pc, #232]	@ (8008d2c <HAL_GPIO_Init+0x114>)
 8008c42:	4293      	cmp	r3, r2
 8008c44:	d013      	beq.n	8008c6e <HAL_GPIO_Init+0x56>
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	4a39      	ldr	r2, [pc, #228]	@ (8008d30 <HAL_GPIO_Init+0x118>)
 8008c4a:	4293      	cmp	r3, r2
 8008c4c:	d00f      	beq.n	8008c6e <HAL_GPIO_Init+0x56>
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	4a38      	ldr	r2, [pc, #224]	@ (8008d34 <HAL_GPIO_Init+0x11c>)
 8008c52:	4293      	cmp	r3, r2
 8008c54:	d00b      	beq.n	8008c6e <HAL_GPIO_Init+0x56>
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	4a37      	ldr	r2, [pc, #220]	@ (8008d38 <HAL_GPIO_Init+0x120>)
 8008c5a:	4293      	cmp	r3, r2
 8008c5c:	d007      	beq.n	8008c6e <HAL_GPIO_Init+0x56>
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	4a36      	ldr	r2, [pc, #216]	@ (8008d3c <HAL_GPIO_Init+0x124>)
 8008c62:	4293      	cmp	r3, r2
 8008c64:	d003      	beq.n	8008c6e <HAL_GPIO_Init+0x56>
 8008c66:	21aa      	movs	r1, #170	@ 0xaa
 8008c68:	4835      	ldr	r0, [pc, #212]	@ (8008d40 <HAL_GPIO_Init+0x128>)
 8008c6a:	f7fe fd19 	bl	80076a0 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	b29b      	uxth	r3, r3
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d004      	beq.n	8008c82 <HAL_GPIO_Init+0x6a>
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008c80:	d303      	bcc.n	8008c8a <HAL_GPIO_Init+0x72>
 8008c82:	21ab      	movs	r1, #171	@ 0xab
 8008c84:	482e      	ldr	r0, [pc, #184]	@ (8008d40 <HAL_GPIO_Init+0x128>)
 8008c86:	f7fe fd0b 	bl	80076a0 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8008c8a:	683b      	ldr	r3, [r7, #0]
 8008c8c:	685b      	ldr	r3, [r3, #4]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	f000 823d 	beq.w	800910e <HAL_GPIO_Init+0x4f6>
 8008c94:	683b      	ldr	r3, [r7, #0]
 8008c96:	685b      	ldr	r3, [r3, #4]
 8008c98:	2b01      	cmp	r3, #1
 8008c9a:	f000 8238 	beq.w	800910e <HAL_GPIO_Init+0x4f6>
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	685b      	ldr	r3, [r3, #4]
 8008ca2:	2b11      	cmp	r3, #17
 8008ca4:	f000 8233 	beq.w	800910e <HAL_GPIO_Init+0x4f6>
 8008ca8:	683b      	ldr	r3, [r7, #0]
 8008caa:	685b      	ldr	r3, [r3, #4]
 8008cac:	2b02      	cmp	r3, #2
 8008cae:	f000 822e 	beq.w	800910e <HAL_GPIO_Init+0x4f6>
 8008cb2:	683b      	ldr	r3, [r7, #0]
 8008cb4:	685b      	ldr	r3, [r3, #4]
 8008cb6:	2b12      	cmp	r3, #18
 8008cb8:	f000 8229 	beq.w	800910e <HAL_GPIO_Init+0x4f6>
 8008cbc:	683b      	ldr	r3, [r7, #0]
 8008cbe:	685b      	ldr	r3, [r3, #4]
 8008cc0:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 8008cc4:	f000 8223 	beq.w	800910e <HAL_GPIO_Init+0x4f6>
 8008cc8:	683b      	ldr	r3, [r7, #0]
 8008cca:	685b      	ldr	r3, [r3, #4]
 8008ccc:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8008cd0:	f000 821d 	beq.w	800910e <HAL_GPIO_Init+0x4f6>
 8008cd4:	683b      	ldr	r3, [r7, #0]
 8008cd6:	685b      	ldr	r3, [r3, #4]
 8008cd8:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 8008cdc:	f000 8217 	beq.w	800910e <HAL_GPIO_Init+0x4f6>
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	685b      	ldr	r3, [r3, #4]
 8008ce4:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 8008ce8:	f000 8211 	beq.w	800910e <HAL_GPIO_Init+0x4f6>
 8008cec:	683b      	ldr	r3, [r7, #0]
 8008cee:	685b      	ldr	r3, [r3, #4]
 8008cf0:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 8008cf4:	f000 820b 	beq.w	800910e <HAL_GPIO_Init+0x4f6>
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	685b      	ldr	r3, [r3, #4]
 8008cfc:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 8008d00:	f000 8205 	beq.w	800910e <HAL_GPIO_Init+0x4f6>
 8008d04:	683b      	ldr	r3, [r7, #0]
 8008d06:	685b      	ldr	r3, [r3, #4]
 8008d08:	2b03      	cmp	r3, #3
 8008d0a:	f000 8200 	beq.w	800910e <HAL_GPIO_Init+0x4f6>
 8008d0e:	683b      	ldr	r3, [r7, #0]
 8008d10:	685b      	ldr	r3, [r3, #4]
 8008d12:	2b0b      	cmp	r3, #11
 8008d14:	f000 81fb 	beq.w	800910e <HAL_GPIO_Init+0x4f6>
 8008d18:	21ac      	movs	r1, #172	@ 0xac
 8008d1a:	4809      	ldr	r0, [pc, #36]	@ (8008d40 <HAL_GPIO_Init+0x128>)
 8008d1c:	f7fe fcc0 	bl	80076a0 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008d20:	e1f5      	b.n	800910e <HAL_GPIO_Init+0x4f6>
 8008d22:	bf00      	nop
 8008d24:	48000400 	.word	0x48000400
 8008d28:	48000800 	.word	0x48000800
 8008d2c:	48000c00 	.word	0x48000c00
 8008d30:	48001000 	.word	0x48001000
 8008d34:	48001400 	.word	0x48001400
 8008d38:	48001800 	.word	0x48001800
 8008d3c:	48001c00 	.word	0x48001c00
 8008d40:	08012300 	.word	0x08012300
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8008d44:	683b      	ldr	r3, [r7, #0]
 8008d46:	681a      	ldr	r2, [r3, #0]
 8008d48:	2101      	movs	r1, #1
 8008d4a:	697b      	ldr	r3, [r7, #20]
 8008d4c:	fa01 f303 	lsl.w	r3, r1, r3
 8008d50:	4013      	ands	r3, r2
 8008d52:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	f000 81d6 	beq.w	8009108 <HAL_GPIO_Init+0x4f0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008d5c:	683b      	ldr	r3, [r7, #0]
 8008d5e:	685b      	ldr	r3, [r3, #4]
 8008d60:	f003 0303 	and.w	r3, r3, #3
 8008d64:	2b01      	cmp	r3, #1
 8008d66:	d005      	beq.n	8008d74 <HAL_GPIO_Init+0x15c>
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	685b      	ldr	r3, [r3, #4]
 8008d6c:	f003 0303 	and.w	r3, r3, #3
 8008d70:	2b02      	cmp	r3, #2
 8008d72:	d144      	bne.n	8008dfe <HAL_GPIO_Init+0x1e6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8008d74:	683b      	ldr	r3, [r7, #0]
 8008d76:	68db      	ldr	r3, [r3, #12]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d00f      	beq.n	8008d9c <HAL_GPIO_Init+0x184>
 8008d7c:	683b      	ldr	r3, [r7, #0]
 8008d7e:	68db      	ldr	r3, [r3, #12]
 8008d80:	2b01      	cmp	r3, #1
 8008d82:	d00b      	beq.n	8008d9c <HAL_GPIO_Init+0x184>
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	68db      	ldr	r3, [r3, #12]
 8008d88:	2b02      	cmp	r3, #2
 8008d8a:	d007      	beq.n	8008d9c <HAL_GPIO_Init+0x184>
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	68db      	ldr	r3, [r3, #12]
 8008d90:	2b03      	cmp	r3, #3
 8008d92:	d003      	beq.n	8008d9c <HAL_GPIO_Init+0x184>
 8008d94:	21bb      	movs	r1, #187	@ 0xbb
 8008d96:	489c      	ldr	r0, [pc, #624]	@ (8009008 <HAL_GPIO_Init+0x3f0>)
 8008d98:	f7fe fc82 	bl	80076a0 <assert_failed>

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	689b      	ldr	r3, [r3, #8]
 8008da0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8008da2:	697b      	ldr	r3, [r7, #20]
 8008da4:	005b      	lsls	r3, r3, #1
 8008da6:	2203      	movs	r2, #3
 8008da8:	fa02 f303 	lsl.w	r3, r2, r3
 8008dac:	43db      	mvns	r3, r3
 8008dae:	693a      	ldr	r2, [r7, #16]
 8008db0:	4013      	ands	r3, r2
 8008db2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8008db4:	683b      	ldr	r3, [r7, #0]
 8008db6:	68da      	ldr	r2, [r3, #12]
 8008db8:	697b      	ldr	r3, [r7, #20]
 8008dba:	005b      	lsls	r3, r3, #1
 8008dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8008dc0:	693a      	ldr	r2, [r7, #16]
 8008dc2:	4313      	orrs	r3, r2
 8008dc4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	693a      	ldr	r2, [r7, #16]
 8008dca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	685b      	ldr	r3, [r3, #4]
 8008dd0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008dd2:	2201      	movs	r2, #1
 8008dd4:	697b      	ldr	r3, [r7, #20]
 8008dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8008dda:	43db      	mvns	r3, r3
 8008ddc:	693a      	ldr	r2, [r7, #16]
 8008dde:	4013      	ands	r3, r2
 8008de0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008de2:	683b      	ldr	r3, [r7, #0]
 8008de4:	685b      	ldr	r3, [r3, #4]
 8008de6:	091b      	lsrs	r3, r3, #4
 8008de8:	f003 0201 	and.w	r2, r3, #1
 8008dec:	697b      	ldr	r3, [r7, #20]
 8008dee:	fa02 f303 	lsl.w	r3, r2, r3
 8008df2:	693a      	ldr	r2, [r7, #16]
 8008df4:	4313      	orrs	r3, r2
 8008df6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	693a      	ldr	r2, [r7, #16]
 8008dfc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	685b      	ldr	r3, [r3, #4]
 8008e02:	f003 0303 	and.w	r3, r3, #3
 8008e06:	2b03      	cmp	r3, #3
 8008e08:	d118      	bne.n	8008e3c <HAL_GPIO_Init+0x224>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e0e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8008e10:	2201      	movs	r2, #1
 8008e12:	697b      	ldr	r3, [r7, #20]
 8008e14:	fa02 f303 	lsl.w	r3, r2, r3
 8008e18:	43db      	mvns	r3, r3
 8008e1a:	693a      	ldr	r2, [r7, #16]
 8008e1c:	4013      	ands	r3, r2
 8008e1e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8008e20:	683b      	ldr	r3, [r7, #0]
 8008e22:	685b      	ldr	r3, [r3, #4]
 8008e24:	08db      	lsrs	r3, r3, #3
 8008e26:	f003 0201 	and.w	r2, r3, #1
 8008e2a:	697b      	ldr	r3, [r7, #20]
 8008e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8008e30:	693a      	ldr	r2, [r7, #16]
 8008e32:	4313      	orrs	r3, r2
 8008e34:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	693a      	ldr	r2, [r7, #16]
 8008e3a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008e3c:	683b      	ldr	r3, [r7, #0]
 8008e3e:	685b      	ldr	r3, [r3, #4]
 8008e40:	f003 0303 	and.w	r3, r3, #3
 8008e44:	2b03      	cmp	r3, #3
 8008e46:	d027      	beq.n	8008e98 <HAL_GPIO_Init+0x280>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8008e48:	683b      	ldr	r3, [r7, #0]
 8008e4a:	689b      	ldr	r3, [r3, #8]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d00b      	beq.n	8008e68 <HAL_GPIO_Init+0x250>
 8008e50:	683b      	ldr	r3, [r7, #0]
 8008e52:	689b      	ldr	r3, [r3, #8]
 8008e54:	2b01      	cmp	r3, #1
 8008e56:	d007      	beq.n	8008e68 <HAL_GPIO_Init+0x250>
 8008e58:	683b      	ldr	r3, [r7, #0]
 8008e5a:	689b      	ldr	r3, [r3, #8]
 8008e5c:	2b02      	cmp	r3, #2
 8008e5e:	d003      	beq.n	8008e68 <HAL_GPIO_Init+0x250>
 8008e60:	21dc      	movs	r1, #220	@ 0xdc
 8008e62:	4869      	ldr	r0, [pc, #420]	@ (8009008 <HAL_GPIO_Init+0x3f0>)
 8008e64:	f7fe fc1c 	bl	80076a0 <assert_failed>

        temp = GPIOx->PUPDR;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	68db      	ldr	r3, [r3, #12]
 8008e6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008e6e:	697b      	ldr	r3, [r7, #20]
 8008e70:	005b      	lsls	r3, r3, #1
 8008e72:	2203      	movs	r2, #3
 8008e74:	fa02 f303 	lsl.w	r3, r2, r3
 8008e78:	43db      	mvns	r3, r3
 8008e7a:	693a      	ldr	r2, [r7, #16]
 8008e7c:	4013      	ands	r3, r2
 8008e7e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008e80:	683b      	ldr	r3, [r7, #0]
 8008e82:	689a      	ldr	r2, [r3, #8]
 8008e84:	697b      	ldr	r3, [r7, #20]
 8008e86:	005b      	lsls	r3, r3, #1
 8008e88:	fa02 f303 	lsl.w	r3, r2, r3
 8008e8c:	693a      	ldr	r2, [r7, #16]
 8008e8e:	4313      	orrs	r3, r2
 8008e90:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	693a      	ldr	r2, [r7, #16]
 8008e96:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008e98:	683b      	ldr	r3, [r7, #0]
 8008e9a:	685b      	ldr	r3, [r3, #4]
 8008e9c:	f003 0303 	and.w	r3, r3, #3
 8008ea0:	2b02      	cmp	r3, #2
 8008ea2:	d14f      	bne.n	8008f44 <HAL_GPIO_Init+0x32c>
      {
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8008eaa:	d01f      	beq.n	8008eec <HAL_GPIO_Init+0x2d4>
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	4a57      	ldr	r2, [pc, #348]	@ (800900c <HAL_GPIO_Init+0x3f4>)
 8008eb0:	4293      	cmp	r3, r2
 8008eb2:	d01b      	beq.n	8008eec <HAL_GPIO_Init+0x2d4>
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	4a56      	ldr	r2, [pc, #344]	@ (8009010 <HAL_GPIO_Init+0x3f8>)
 8008eb8:	4293      	cmp	r3, r2
 8008eba:	d017      	beq.n	8008eec <HAL_GPIO_Init+0x2d4>
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	4a55      	ldr	r2, [pc, #340]	@ (8009014 <HAL_GPIO_Init+0x3fc>)
 8008ec0:	4293      	cmp	r3, r2
 8008ec2:	d013      	beq.n	8008eec <HAL_GPIO_Init+0x2d4>
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	4a54      	ldr	r2, [pc, #336]	@ (8009018 <HAL_GPIO_Init+0x400>)
 8008ec8:	4293      	cmp	r3, r2
 8008eca:	d00f      	beq.n	8008eec <HAL_GPIO_Init+0x2d4>
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	4a53      	ldr	r2, [pc, #332]	@ (800901c <HAL_GPIO_Init+0x404>)
 8008ed0:	4293      	cmp	r3, r2
 8008ed2:	d00b      	beq.n	8008eec <HAL_GPIO_Init+0x2d4>
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	4a52      	ldr	r2, [pc, #328]	@ (8009020 <HAL_GPIO_Init+0x408>)
 8008ed8:	4293      	cmp	r3, r2
 8008eda:	d007      	beq.n	8008eec <HAL_GPIO_Init+0x2d4>
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	4a51      	ldr	r2, [pc, #324]	@ (8009024 <HAL_GPIO_Init+0x40c>)
 8008ee0:	4293      	cmp	r3, r2
 8008ee2:	d003      	beq.n	8008eec <HAL_GPIO_Init+0x2d4>
 8008ee4:	21e8      	movs	r1, #232	@ 0xe8
 8008ee6:	4848      	ldr	r0, [pc, #288]	@ (8009008 <HAL_GPIO_Init+0x3f0>)
 8008ee8:	f7fe fbda 	bl	80076a0 <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8008eec:	683b      	ldr	r3, [r7, #0]
 8008eee:	691b      	ldr	r3, [r3, #16]
 8008ef0:	2b0f      	cmp	r3, #15
 8008ef2:	d903      	bls.n	8008efc <HAL_GPIO_Init+0x2e4>
 8008ef4:	21e9      	movs	r1, #233	@ 0xe9
 8008ef6:	4844      	ldr	r0, [pc, #272]	@ (8009008 <HAL_GPIO_Init+0x3f0>)
 8008ef8:	f7fe fbd2 	bl	80076a0 <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8008efc:	697b      	ldr	r3, [r7, #20]
 8008efe:	08da      	lsrs	r2, r3, #3
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	3208      	adds	r2, #8
 8008f04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f08:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8008f0a:	697b      	ldr	r3, [r7, #20]
 8008f0c:	f003 0307 	and.w	r3, r3, #7
 8008f10:	009b      	lsls	r3, r3, #2
 8008f12:	220f      	movs	r2, #15
 8008f14:	fa02 f303 	lsl.w	r3, r2, r3
 8008f18:	43db      	mvns	r3, r3
 8008f1a:	693a      	ldr	r2, [r7, #16]
 8008f1c:	4013      	ands	r3, r2
 8008f1e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8008f20:	683b      	ldr	r3, [r7, #0]
 8008f22:	691a      	ldr	r2, [r3, #16]
 8008f24:	697b      	ldr	r3, [r7, #20]
 8008f26:	f003 0307 	and.w	r3, r3, #7
 8008f2a:	009b      	lsls	r3, r3, #2
 8008f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8008f30:	693a      	ldr	r2, [r7, #16]
 8008f32:	4313      	orrs	r3, r2
 8008f34:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8008f36:	697b      	ldr	r3, [r7, #20]
 8008f38:	08da      	lsrs	r2, r3, #3
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	3208      	adds	r2, #8
 8008f3e:	6939      	ldr	r1, [r7, #16]
 8008f40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8008f4a:	697b      	ldr	r3, [r7, #20]
 8008f4c:	005b      	lsls	r3, r3, #1
 8008f4e:	2203      	movs	r2, #3
 8008f50:	fa02 f303 	lsl.w	r3, r2, r3
 8008f54:	43db      	mvns	r3, r3
 8008f56:	693a      	ldr	r2, [r7, #16]
 8008f58:	4013      	ands	r3, r2
 8008f5a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8008f5c:	683b      	ldr	r3, [r7, #0]
 8008f5e:	685b      	ldr	r3, [r3, #4]
 8008f60:	f003 0203 	and.w	r2, r3, #3
 8008f64:	697b      	ldr	r3, [r7, #20]
 8008f66:	005b      	lsls	r3, r3, #1
 8008f68:	fa02 f303 	lsl.w	r3, r2, r3
 8008f6c:	693a      	ldr	r2, [r7, #16]
 8008f6e:	4313      	orrs	r3, r2
 8008f70:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	693a      	ldr	r2, [r7, #16]
 8008f76:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	685b      	ldr	r3, [r3, #4]
 8008f7c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	f000 80c1 	beq.w	8009108 <HAL_GPIO_Init+0x4f0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008f86:	4b28      	ldr	r3, [pc, #160]	@ (8009028 <HAL_GPIO_Init+0x410>)
 8008f88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008f8a:	4a27      	ldr	r2, [pc, #156]	@ (8009028 <HAL_GPIO_Init+0x410>)
 8008f8c:	f043 0301 	orr.w	r3, r3, #1
 8008f90:	6613      	str	r3, [r2, #96]	@ 0x60
 8008f92:	4b25      	ldr	r3, [pc, #148]	@ (8009028 <HAL_GPIO_Init+0x410>)
 8008f94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008f96:	f003 0301 	and.w	r3, r3, #1
 8008f9a:	60bb      	str	r3, [r7, #8]
 8008f9c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8008f9e:	4a23      	ldr	r2, [pc, #140]	@ (800902c <HAL_GPIO_Init+0x414>)
 8008fa0:	697b      	ldr	r3, [r7, #20]
 8008fa2:	089b      	lsrs	r3, r3, #2
 8008fa4:	3302      	adds	r3, #2
 8008fa6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008faa:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8008fac:	697b      	ldr	r3, [r7, #20]
 8008fae:	f003 0303 	and.w	r3, r3, #3
 8008fb2:	009b      	lsls	r3, r3, #2
 8008fb4:	220f      	movs	r2, #15
 8008fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8008fba:	43db      	mvns	r3, r3
 8008fbc:	693a      	ldr	r2, [r7, #16]
 8008fbe:	4013      	ands	r3, r2
 8008fc0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8008fc8:	d03a      	beq.n	8009040 <HAL_GPIO_Init+0x428>
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	4a0f      	ldr	r2, [pc, #60]	@ (800900c <HAL_GPIO_Init+0x3f4>)
 8008fce:	4293      	cmp	r3, r2
 8008fd0:	d034      	beq.n	800903c <HAL_GPIO_Init+0x424>
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	4a0e      	ldr	r2, [pc, #56]	@ (8009010 <HAL_GPIO_Init+0x3f8>)
 8008fd6:	4293      	cmp	r3, r2
 8008fd8:	d02e      	beq.n	8009038 <HAL_GPIO_Init+0x420>
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	4a0d      	ldr	r2, [pc, #52]	@ (8009014 <HAL_GPIO_Init+0x3fc>)
 8008fde:	4293      	cmp	r3, r2
 8008fe0:	d028      	beq.n	8009034 <HAL_GPIO_Init+0x41c>
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	4a0c      	ldr	r2, [pc, #48]	@ (8009018 <HAL_GPIO_Init+0x400>)
 8008fe6:	4293      	cmp	r3, r2
 8008fe8:	d022      	beq.n	8009030 <HAL_GPIO_Init+0x418>
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	4a0b      	ldr	r2, [pc, #44]	@ (800901c <HAL_GPIO_Init+0x404>)
 8008fee:	4293      	cmp	r3, r2
 8008ff0:	d007      	beq.n	8009002 <HAL_GPIO_Init+0x3ea>
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	4a0a      	ldr	r2, [pc, #40]	@ (8009020 <HAL_GPIO_Init+0x408>)
 8008ff6:	4293      	cmp	r3, r2
 8008ff8:	d101      	bne.n	8008ffe <HAL_GPIO_Init+0x3e6>
 8008ffa:	2306      	movs	r3, #6
 8008ffc:	e021      	b.n	8009042 <HAL_GPIO_Init+0x42a>
 8008ffe:	2307      	movs	r3, #7
 8009000:	e01f      	b.n	8009042 <HAL_GPIO_Init+0x42a>
 8009002:	2305      	movs	r3, #5
 8009004:	e01d      	b.n	8009042 <HAL_GPIO_Init+0x42a>
 8009006:	bf00      	nop
 8009008:	08012300 	.word	0x08012300
 800900c:	48000400 	.word	0x48000400
 8009010:	48000800 	.word	0x48000800
 8009014:	48000c00 	.word	0x48000c00
 8009018:	48001000 	.word	0x48001000
 800901c:	48001400 	.word	0x48001400
 8009020:	48001800 	.word	0x48001800
 8009024:	48001c00 	.word	0x48001c00
 8009028:	40021000 	.word	0x40021000
 800902c:	40010000 	.word	0x40010000
 8009030:	2304      	movs	r3, #4
 8009032:	e006      	b.n	8009042 <HAL_GPIO_Init+0x42a>
 8009034:	2303      	movs	r3, #3
 8009036:	e004      	b.n	8009042 <HAL_GPIO_Init+0x42a>
 8009038:	2302      	movs	r3, #2
 800903a:	e002      	b.n	8009042 <HAL_GPIO_Init+0x42a>
 800903c:	2301      	movs	r3, #1
 800903e:	e000      	b.n	8009042 <HAL_GPIO_Init+0x42a>
 8009040:	2300      	movs	r3, #0
 8009042:	697a      	ldr	r2, [r7, #20]
 8009044:	f002 0203 	and.w	r2, r2, #3
 8009048:	0092      	lsls	r2, r2, #2
 800904a:	4093      	lsls	r3, r2
 800904c:	693a      	ldr	r2, [r7, #16]
 800904e:	4313      	orrs	r3, r2
 8009050:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8009052:	4935      	ldr	r1, [pc, #212]	@ (8009128 <HAL_GPIO_Init+0x510>)
 8009054:	697b      	ldr	r3, [r7, #20]
 8009056:	089b      	lsrs	r3, r3, #2
 8009058:	3302      	adds	r3, #2
 800905a:	693a      	ldr	r2, [r7, #16]
 800905c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8009060:	4b32      	ldr	r3, [pc, #200]	@ (800912c <HAL_GPIO_Init+0x514>)
 8009062:	689b      	ldr	r3, [r3, #8]
 8009064:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	43db      	mvns	r3, r3
 800906a:	693a      	ldr	r2, [r7, #16]
 800906c:	4013      	ands	r3, r2
 800906e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8009070:	683b      	ldr	r3, [r7, #0]
 8009072:	685b      	ldr	r3, [r3, #4]
 8009074:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009078:	2b00      	cmp	r3, #0
 800907a:	d003      	beq.n	8009084 <HAL_GPIO_Init+0x46c>
        {
          temp |= iocurrent;
 800907c:	693a      	ldr	r2, [r7, #16]
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	4313      	orrs	r3, r2
 8009082:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8009084:	4a29      	ldr	r2, [pc, #164]	@ (800912c <HAL_GPIO_Init+0x514>)
 8009086:	693b      	ldr	r3, [r7, #16]
 8009088:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800908a:	4b28      	ldr	r3, [pc, #160]	@ (800912c <HAL_GPIO_Init+0x514>)
 800908c:	68db      	ldr	r3, [r3, #12]
 800908e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	43db      	mvns	r3, r3
 8009094:	693a      	ldr	r2, [r7, #16]
 8009096:	4013      	ands	r3, r2
 8009098:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800909a:	683b      	ldr	r3, [r7, #0]
 800909c:	685b      	ldr	r3, [r3, #4]
 800909e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d003      	beq.n	80090ae <HAL_GPIO_Init+0x496>
        {
          temp |= iocurrent;
 80090a6:	693a      	ldr	r2, [r7, #16]
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	4313      	orrs	r3, r2
 80090ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80090ae:	4a1f      	ldr	r2, [pc, #124]	@ (800912c <HAL_GPIO_Init+0x514>)
 80090b0:	693b      	ldr	r3, [r7, #16]
 80090b2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80090b4:	4b1d      	ldr	r3, [pc, #116]	@ (800912c <HAL_GPIO_Init+0x514>)
 80090b6:	685b      	ldr	r3, [r3, #4]
 80090b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	43db      	mvns	r3, r3
 80090be:	693a      	ldr	r2, [r7, #16]
 80090c0:	4013      	ands	r3, r2
 80090c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80090c4:	683b      	ldr	r3, [r7, #0]
 80090c6:	685b      	ldr	r3, [r3, #4]
 80090c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d003      	beq.n	80090d8 <HAL_GPIO_Init+0x4c0>
        {
          temp |= iocurrent;
 80090d0:	693a      	ldr	r2, [r7, #16]
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	4313      	orrs	r3, r2
 80090d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80090d8:	4a14      	ldr	r2, [pc, #80]	@ (800912c <HAL_GPIO_Init+0x514>)
 80090da:	693b      	ldr	r3, [r7, #16]
 80090dc:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80090de:	4b13      	ldr	r3, [pc, #76]	@ (800912c <HAL_GPIO_Init+0x514>)
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	43db      	mvns	r3, r3
 80090e8:	693a      	ldr	r2, [r7, #16]
 80090ea:	4013      	ands	r3, r2
 80090ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80090ee:	683b      	ldr	r3, [r7, #0]
 80090f0:	685b      	ldr	r3, [r3, #4]
 80090f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d003      	beq.n	8009102 <HAL_GPIO_Init+0x4ea>
        {
          temp |= iocurrent;
 80090fa:	693a      	ldr	r2, [r7, #16]
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	4313      	orrs	r3, r2
 8009100:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8009102:	4a0a      	ldr	r2, [pc, #40]	@ (800912c <HAL_GPIO_Init+0x514>)
 8009104:	693b      	ldr	r3, [r7, #16]
 8009106:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8009108:	697b      	ldr	r3, [r7, #20]
 800910a:	3301      	adds	r3, #1
 800910c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800910e:	683b      	ldr	r3, [r7, #0]
 8009110:	681a      	ldr	r2, [r3, #0]
 8009112:	697b      	ldr	r3, [r7, #20]
 8009114:	fa22 f303 	lsr.w	r3, r2, r3
 8009118:	2b00      	cmp	r3, #0
 800911a:	f47f ae13 	bne.w	8008d44 <HAL_GPIO_Init+0x12c>
  }
}
 800911e:	bf00      	nop
 8009120:	bf00      	nop
 8009122:	3718      	adds	r7, #24
 8009124:	46bd      	mov	sp, r7
 8009126:	bd80      	pop	{r7, pc}
 8009128:	40010000 	.word	0x40010000
 800912c:	40010400 	.word	0x40010400

08009130 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009130:	b580      	push	{r7, lr}
 8009132:	b084      	sub	sp, #16
 8009134:	af00      	add	r7, sp, #0
 8009136:	6078      	str	r0, [r7, #4]
 8009138:	460b      	mov	r3, r1
 800913a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800913c:	887b      	ldrh	r3, [r7, #2]
 800913e:	2b00      	cmp	r3, #0
 8009140:	d104      	bne.n	800914c <HAL_GPIO_ReadPin+0x1c>
 8009142:	f44f 71c7 	mov.w	r1, #398	@ 0x18e
 8009146:	4809      	ldr	r0, [pc, #36]	@ (800916c <HAL_GPIO_ReadPin+0x3c>)
 8009148:	f7fe faaa 	bl	80076a0 <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	691a      	ldr	r2, [r3, #16]
 8009150:	887b      	ldrh	r3, [r7, #2]
 8009152:	4013      	ands	r3, r2
 8009154:	2b00      	cmp	r3, #0
 8009156:	d002      	beq.n	800915e <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 8009158:	2301      	movs	r3, #1
 800915a:	73fb      	strb	r3, [r7, #15]
 800915c:	e001      	b.n	8009162 <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800915e:	2300      	movs	r3, #0
 8009160:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009162:	7bfb      	ldrb	r3, [r7, #15]
}
 8009164:	4618      	mov	r0, r3
 8009166:	3710      	adds	r7, #16
 8009168:	46bd      	mov	sp, r7
 800916a:	bd80      	pop	{r7, pc}
 800916c:	08012300 	.word	0x08012300

08009170 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009170:	b580      	push	{r7, lr}
 8009172:	b082      	sub	sp, #8
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
 8009178:	460b      	mov	r3, r1
 800917a:	807b      	strh	r3, [r7, #2]
 800917c:	4613      	mov	r3, r2
 800917e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8009180:	887b      	ldrh	r3, [r7, #2]
 8009182:	2b00      	cmp	r3, #0
 8009184:	d104      	bne.n	8009190 <HAL_GPIO_WritePin+0x20>
 8009186:	f44f 71d7 	mov.w	r1, #430	@ 0x1ae
 800918a:	480e      	ldr	r0, [pc, #56]	@ (80091c4 <HAL_GPIO_WritePin+0x54>)
 800918c:	f7fe fa88 	bl	80076a0 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8009190:	787b      	ldrb	r3, [r7, #1]
 8009192:	2b00      	cmp	r3, #0
 8009194:	d007      	beq.n	80091a6 <HAL_GPIO_WritePin+0x36>
 8009196:	787b      	ldrb	r3, [r7, #1]
 8009198:	2b01      	cmp	r3, #1
 800919a:	d004      	beq.n	80091a6 <HAL_GPIO_WritePin+0x36>
 800919c:	f240 11af 	movw	r1, #431	@ 0x1af
 80091a0:	4808      	ldr	r0, [pc, #32]	@ (80091c4 <HAL_GPIO_WritePin+0x54>)
 80091a2:	f7fe fa7d 	bl	80076a0 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 80091a6:	787b      	ldrb	r3, [r7, #1]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d003      	beq.n	80091b4 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80091ac:	887a      	ldrh	r2, [r7, #2]
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80091b2:	e002      	b.n	80091ba <HAL_GPIO_WritePin+0x4a>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80091b4:	887a      	ldrh	r2, [r7, #2]
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80091ba:	bf00      	nop
 80091bc:	3708      	adds	r7, #8
 80091be:	46bd      	mov	sp, r7
 80091c0:	bd80      	pop	{r7, pc}
 80091c2:	bf00      	nop
 80091c4:	08012300 	.word	0x08012300

080091c8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80091c8:	b580      	push	{r7, lr}
 80091ca:	b084      	sub	sp, #16
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	6078      	str	r0, [r7, #4]
 80091d0:	460b      	mov	r3, r1
 80091d2:	807b      	strh	r3, [r7, #2]
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80091d4:	887b      	ldrh	r3, [r7, #2]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d104      	bne.n	80091e4 <HAL_GPIO_TogglePin+0x1c>
 80091da:	f44f 71e3 	mov.w	r1, #454	@ 0x1c6
 80091de:	480a      	ldr	r0, [pc, #40]	@ (8009208 <HAL_GPIO_TogglePin+0x40>)
 80091e0:	f7fe fa5e 	bl	80076a0 <assert_failed>

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	695b      	ldr	r3, [r3, #20]
 80091e8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80091ea:	887a      	ldrh	r2, [r7, #2]
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	4013      	ands	r3, r2
 80091f0:	041a      	lsls	r2, r3, #16
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	43d9      	mvns	r1, r3
 80091f6:	887b      	ldrh	r3, [r7, #2]
 80091f8:	400b      	ands	r3, r1
 80091fa:	431a      	orrs	r2, r3
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	619a      	str	r2, [r3, #24]
}
 8009200:	bf00      	nop
 8009202:	3710      	adds	r7, #16
 8009204:	46bd      	mov	sp, r7
 8009206:	bd80      	pop	{r7, pc}
 8009208:	08012300 	.word	0x08012300

0800920c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800920c:	b580      	push	{r7, lr}
 800920e:	b082      	sub	sp, #8
 8009210:	af00      	add	r7, sp, #0
 8009212:	4603      	mov	r3, r0
 8009214:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8009216:	4b08      	ldr	r3, [pc, #32]	@ (8009238 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009218:	695a      	ldr	r2, [r3, #20]
 800921a:	88fb      	ldrh	r3, [r7, #6]
 800921c:	4013      	ands	r3, r2
 800921e:	2b00      	cmp	r3, #0
 8009220:	d006      	beq.n	8009230 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8009222:	4a05      	ldr	r2, [pc, #20]	@ (8009238 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009224:	88fb      	ldrh	r3, [r7, #6]
 8009226:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8009228:	88fb      	ldrh	r3, [r7, #6]
 800922a:	4618      	mov	r0, r3
 800922c:	f7fe f9ce 	bl	80075cc <HAL_GPIO_EXTI_Callback>
  }
}
 8009230:	bf00      	nop
 8009232:	3708      	adds	r7, #8
 8009234:	46bd      	mov	sp, r7
 8009236:	bd80      	pop	{r7, pc}
 8009238:	40010400 	.word	0x40010400

0800923c <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 800923c:	b580      	push	{r7, lr}
 800923e:	b084      	sub	sp, #16
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	2b00      	cmp	r3, #0
 8009248:	d101      	bne.n	800924e <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 800924a:	2301      	movs	r3, #1
 800924c:	e1f3      	b.n	8009636 <HAL_LPTIM_Init+0x3fa>
  }

  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	4a8e      	ldr	r2, [pc, #568]	@ (800948c <HAL_LPTIM_Init+0x250>)
 8009254:	4293      	cmp	r3, r2
 8009256:	d008      	beq.n	800926a <HAL_LPTIM_Init+0x2e>
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	4a8c      	ldr	r2, [pc, #560]	@ (8009490 <HAL_LPTIM_Init+0x254>)
 800925e:	4293      	cmp	r3, r2
 8009260:	d003      	beq.n	800926a <HAL_LPTIM_Init+0x2e>
 8009262:	21fc      	movs	r1, #252	@ 0xfc
 8009264:	488b      	ldr	r0, [pc, #556]	@ (8009494 <HAL_LPTIM_Init+0x258>)
 8009266:	f7fe fa1b 	bl	80076a0 <assert_failed>

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	685b      	ldr	r3, [r3, #4]
 800926e:	2b01      	cmp	r3, #1
 8009270:	d007      	beq.n	8009282 <HAL_LPTIM_Init+0x46>
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	685b      	ldr	r3, [r3, #4]
 8009276:	2b00      	cmp	r3, #0
 8009278:	d003      	beq.n	8009282 <HAL_LPTIM_Init+0x46>
 800927a:	21fe      	movs	r1, #254	@ 0xfe
 800927c:	4885      	ldr	r0, [pc, #532]	@ (8009494 <HAL_LPTIM_Init+0x258>)
 800927e:	f7fe fa0f 	bl	80076a0 <assert_failed>
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	689b      	ldr	r3, [r3, #8]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d026      	beq.n	80092d8 <HAL_LPTIM_Init+0x9c>
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	689b      	ldr	r3, [r3, #8]
 800928e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009292:	d021      	beq.n	80092d8 <HAL_LPTIM_Init+0x9c>
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	689b      	ldr	r3, [r3, #8]
 8009298:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800929c:	d01c      	beq.n	80092d8 <HAL_LPTIM_Init+0x9c>
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	689b      	ldr	r3, [r3, #8]
 80092a2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80092a6:	d017      	beq.n	80092d8 <HAL_LPTIM_Init+0x9c>
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	689b      	ldr	r3, [r3, #8]
 80092ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80092b0:	d012      	beq.n	80092d8 <HAL_LPTIM_Init+0x9c>
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	689b      	ldr	r3, [r3, #8]
 80092b6:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80092ba:	d00d      	beq.n	80092d8 <HAL_LPTIM_Init+0x9c>
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	689b      	ldr	r3, [r3, #8]
 80092c0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80092c4:	d008      	beq.n	80092d8 <HAL_LPTIM_Init+0x9c>
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	689b      	ldr	r3, [r3, #8]
 80092ca:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 80092ce:	d003      	beq.n	80092d8 <HAL_LPTIM_Init+0x9c>
 80092d0:	21ff      	movs	r1, #255	@ 0xff
 80092d2:	4870      	ldr	r0, [pc, #448]	@ (8009494 <HAL_LPTIM_Init+0x258>)
 80092d4:	f7fe f9e4 	bl	80076a0 <assert_failed>
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	685b      	ldr	r3, [r3, #4]
 80092dc:	2b01      	cmp	r3, #1
 80092de:	d004      	beq.n	80092ea <HAL_LPTIM_Init+0xae>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092e4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80092e8:	d125      	bne.n	8009336 <HAL_LPTIM_Init+0xfa>
  {
    assert_param(IS_LPTIM_CLOCK_POLARITY(hlptim->Init.UltraLowPowerClock.Polarity));
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	68db      	ldr	r3, [r3, #12]
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d00c      	beq.n	800930c <HAL_LPTIM_Init+0xd0>
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	68db      	ldr	r3, [r3, #12]
 80092f6:	2b02      	cmp	r3, #2
 80092f8:	d008      	beq.n	800930c <HAL_LPTIM_Init+0xd0>
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	68db      	ldr	r3, [r3, #12]
 80092fe:	2b04      	cmp	r3, #4
 8009300:	d004      	beq.n	800930c <HAL_LPTIM_Init+0xd0>
 8009302:	f240 1103 	movw	r1, #259	@ 0x103
 8009306:	4863      	ldr	r0, [pc, #396]	@ (8009494 <HAL_LPTIM_Init+0x258>)
 8009308:	f7fe f9ca 	bl	80076a0 <assert_failed>
    assert_param(IS_LPTIM_CLOCK_SAMPLE_TIME(hlptim->Init.UltraLowPowerClock.SampleTime));
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	691b      	ldr	r3, [r3, #16]
 8009310:	2b00      	cmp	r3, #0
 8009312:	d010      	beq.n	8009336 <HAL_LPTIM_Init+0xfa>
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	691b      	ldr	r3, [r3, #16]
 8009318:	2b08      	cmp	r3, #8
 800931a:	d00c      	beq.n	8009336 <HAL_LPTIM_Init+0xfa>
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	691b      	ldr	r3, [r3, #16]
 8009320:	2b10      	cmp	r3, #16
 8009322:	d008      	beq.n	8009336 <HAL_LPTIM_Init+0xfa>
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	691b      	ldr	r3, [r3, #16]
 8009328:	2b18      	cmp	r3, #24
 800932a:	d004      	beq.n	8009336 <HAL_LPTIM_Init+0xfa>
 800932c:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8009330:	4858      	ldr	r0, [pc, #352]	@ (8009494 <HAL_LPTIM_Init+0x258>)
 8009332:	f7fe f9b5 	bl	80076a0 <assert_failed>
  }
  assert_param(IS_LPTIM_TRG_SOURCE(hlptim->Init.Trigger.Source));
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	695b      	ldr	r3, [r3, #20]
 800933a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800933e:	4293      	cmp	r3, r2
 8009340:	d02b      	beq.n	800939a <HAL_LPTIM_Init+0x15e>
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	695b      	ldr	r3, [r3, #20]
 8009346:	2b00      	cmp	r3, #0
 8009348:	d027      	beq.n	800939a <HAL_LPTIM_Init+0x15e>
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	695b      	ldr	r3, [r3, #20]
 800934e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009352:	d022      	beq.n	800939a <HAL_LPTIM_Init+0x15e>
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	695b      	ldr	r3, [r3, #20]
 8009358:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800935c:	d01d      	beq.n	800939a <HAL_LPTIM_Init+0x15e>
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	695b      	ldr	r3, [r3, #20]
 8009362:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8009366:	d018      	beq.n	800939a <HAL_LPTIM_Init+0x15e>
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	695b      	ldr	r3, [r3, #20]
 800936c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009370:	d013      	beq.n	800939a <HAL_LPTIM_Init+0x15e>
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	695b      	ldr	r3, [r3, #20]
 8009376:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800937a:	d00e      	beq.n	800939a <HAL_LPTIM_Init+0x15e>
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	695b      	ldr	r3, [r3, #20]
 8009380:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009384:	d009      	beq.n	800939a <HAL_LPTIM_Init+0x15e>
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	695b      	ldr	r3, [r3, #20]
 800938a:	f5b3 4f60 	cmp.w	r3, #57344	@ 0xe000
 800938e:	d004      	beq.n	800939a <HAL_LPTIM_Init+0x15e>
 8009390:	f44f 7183 	mov.w	r1, #262	@ 0x106
 8009394:	483f      	ldr	r0, [pc, #252]	@ (8009494 <HAL_LPTIM_Init+0x258>)
 8009396:	f7fe f983 	bl	80076a0 <assert_failed>
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	695b      	ldr	r3, [r3, #20]
 800939e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80093a2:	4293      	cmp	r3, r2
 80093a4:	d028      	beq.n	80093f8 <HAL_LPTIM_Init+0x1bc>
  {
    assert_param(IS_LPTIM_EXT_TRG_POLARITY(hlptim->Init.Trigger.ActiveEdge));
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	699b      	ldr	r3, [r3, #24]
 80093aa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80093ae:	d00e      	beq.n	80093ce <HAL_LPTIM_Init+0x192>
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	699b      	ldr	r3, [r3, #24]
 80093b4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80093b8:	d009      	beq.n	80093ce <HAL_LPTIM_Init+0x192>
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	699b      	ldr	r3, [r3, #24]
 80093be:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80093c2:	d004      	beq.n	80093ce <HAL_LPTIM_Init+0x192>
 80093c4:	f240 1109 	movw	r1, #265	@ 0x109
 80093c8:	4832      	ldr	r0, [pc, #200]	@ (8009494 <HAL_LPTIM_Init+0x258>)
 80093ca:	f7fe f969 	bl	80076a0 <assert_failed>
    assert_param(IS_LPTIM_TRIG_SAMPLE_TIME(hlptim->Init.Trigger.SampleTime));
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	69db      	ldr	r3, [r3, #28]
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d010      	beq.n	80093f8 <HAL_LPTIM_Init+0x1bc>
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	69db      	ldr	r3, [r3, #28]
 80093da:	2b40      	cmp	r3, #64	@ 0x40
 80093dc:	d00c      	beq.n	80093f8 <HAL_LPTIM_Init+0x1bc>
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	69db      	ldr	r3, [r3, #28]
 80093e2:	2b80      	cmp	r3, #128	@ 0x80
 80093e4:	d008      	beq.n	80093f8 <HAL_LPTIM_Init+0x1bc>
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	69db      	ldr	r3, [r3, #28]
 80093ea:	2bc0      	cmp	r3, #192	@ 0xc0
 80093ec:	d004      	beq.n	80093f8 <HAL_LPTIM_Init+0x1bc>
 80093ee:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 80093f2:	4828      	ldr	r0, [pc, #160]	@ (8009494 <HAL_LPTIM_Init+0x258>)
 80093f4:	f7fe f954 	bl	80076a0 <assert_failed>
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	6a1b      	ldr	r3, [r3, #32]
 80093fc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009400:	d008      	beq.n	8009414 <HAL_LPTIM_Init+0x1d8>
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	6a1b      	ldr	r3, [r3, #32]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d004      	beq.n	8009414 <HAL_LPTIM_Init+0x1d8>
 800940a:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 800940e:	4821      	ldr	r0, [pc, #132]	@ (8009494 <HAL_LPTIM_Init+0x258>)
 8009410:	f7fe f946 	bl	80076a0 <assert_failed>
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009418:	2b00      	cmp	r3, #0
 800941a:	d009      	beq.n	8009430 <HAL_LPTIM_Init+0x1f4>
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009420:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009424:	d004      	beq.n	8009430 <HAL_LPTIM_Init+0x1f4>
 8009426:	f240 110d 	movw	r1, #269	@ 0x10d
 800942a:	481a      	ldr	r0, [pc, #104]	@ (8009494 <HAL_LPTIM_Init+0x258>)
 800942c:	f7fe f938 	bl	80076a0 <assert_failed>
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009434:	2b00      	cmp	r3, #0
 8009436:	d009      	beq.n	800944c <HAL_LPTIM_Init+0x210>
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800943c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009440:	d004      	beq.n	800944c <HAL_LPTIM_Init+0x210>
 8009442:	f44f 7187 	mov.w	r1, #270	@ 0x10e
 8009446:	4813      	ldr	r0, [pc, #76]	@ (8009494 <HAL_LPTIM_Init+0x258>)
 8009448:	f7fe f92a 	bl	80076a0 <assert_failed>
#if defined(LPTIM_RCR_REP)
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));
#endif

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8009452:	b2db      	uxtb	r3, r3
 8009454:	2b00      	cmp	r3, #0
 8009456:	d106      	bne.n	8009466 <HAL_LPTIM_Init+0x22a>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2200      	movs	r2, #0
 800945c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8009460:	6878      	ldr	r0, [r7, #4]
 8009462:	f7fd ff95 	bl	8007390 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	2202      	movs	r2, #2
 800946a:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  }

#endif

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	68db      	ldr	r3, [r3, #12]
 8009474:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	685b      	ldr	r3, [r3, #4]
 800947a:	2b01      	cmp	r3, #1
 800947c:	d00c      	beq.n	8009498 <HAL_LPTIM_Init+0x25c>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009482:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009486:	d10b      	bne.n	80094a0 <HAL_LPTIM_Init+0x264>
 8009488:	e006      	b.n	8009498 <HAL_LPTIM_Init+0x25c>
 800948a:	bf00      	nop
 800948c:	40007c00 	.word	0x40007c00
 8009490:	40009400 	.word	0x40009400
 8009494:	0801233c 	.word	0x0801233c
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	f023 031e 	bic.w	r3, r3, #30
 800949e:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	695b      	ldr	r3, [r3, #20]
 80094a4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80094a8:	4293      	cmp	r3, r2
 80094aa:	d005      	beq.n	80094b8 <HAL_LPTIM_Init+0x27c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80094b2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80094b6:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 80094b8:	68fa      	ldr	r2, [r7, #12]
 80094ba:	4b61      	ldr	r3, [pc, #388]	@ (8009640 <HAL_LPTIM_Init+0x404>)
 80094bc:	4013      	ands	r3, r2
 80094be:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80094c8:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 80094ce:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 80094d4:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 80094da:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80094dc:	68fa      	ldr	r2, [r7, #12]
 80094de:	4313      	orrs	r3, r2
 80094e0:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	685b      	ldr	r3, [r3, #4]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d107      	bne.n	80094fa <HAL_LPTIM_Init+0x2be>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 80094f2:	4313      	orrs	r3, r2
 80094f4:	68fa      	ldr	r2, [r7, #12]
 80094f6:	4313      	orrs	r3, r2
 80094f8:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	685b      	ldr	r3, [r3, #4]
 80094fe:	2b01      	cmp	r3, #1
 8009500:	d004      	beq.n	800950c <HAL_LPTIM_Init+0x2d0>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009506:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800950a:	d107      	bne.n	800951c <HAL_LPTIM_Init+0x2e0>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8009514:	4313      	orrs	r3, r2
 8009516:	68fa      	ldr	r2, [r7, #12]
 8009518:	4313      	orrs	r3, r2
 800951a:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	695b      	ldr	r3, [r3, #20]
 8009520:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009524:	4293      	cmp	r3, r2
 8009526:	d00a      	beq.n	800953e <HAL_LPTIM_Init+0x302>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8009530:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8009536:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8009538:	68fa      	ldr	r2, [r7, #12]
 800953a:	4313      	orrs	r3, r2
 800953c:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	68fa      	ldr	r2, [r7, #12]
 8009544:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	4a3e      	ldr	r2, [pc, #248]	@ (8009644 <HAL_LPTIM_Init+0x408>)
 800954c:	4293      	cmp	r3, r2
 800954e:	d141      	bne.n	80095d4 <HAL_LPTIM_Init+0x398>
  {
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	4a3b      	ldr	r2, [pc, #236]	@ (8009644 <HAL_LPTIM_Init+0x408>)
 8009556:	4293      	cmp	r3, r2
 8009558:	d107      	bne.n	800956a <HAL_LPTIM_Init+0x32e>
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800955e:	2b00      	cmp	r3, #0
 8009560:	d01d      	beq.n	800959e <HAL_LPTIM_Init+0x362>
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009566:	2b01      	cmp	r3, #1
 8009568:	d019      	beq.n	800959e <HAL_LPTIM_Init+0x362>
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	4a36      	ldr	r2, [pc, #216]	@ (8009648 <HAL_LPTIM_Init+0x40c>)
 8009570:	4293      	cmp	r3, r2
 8009572:	d10f      	bne.n	8009594 <HAL_LPTIM_Init+0x358>
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009578:	2b00      	cmp	r3, #0
 800957a:	d010      	beq.n	800959e <HAL_LPTIM_Init+0x362>
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009580:	2b01      	cmp	r3, #1
 8009582:	d00c      	beq.n	800959e <HAL_LPTIM_Init+0x362>
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009588:	2b02      	cmp	r3, #2
 800958a:	d008      	beq.n	800959e <HAL_LPTIM_Init+0x362>
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009590:	2b03      	cmp	r3, #3
 8009592:	d004      	beq.n	800959e <HAL_LPTIM_Init+0x362>
 8009594:	f240 117f 	movw	r1, #383	@ 0x17f
 8009598:	482c      	ldr	r0, [pc, #176]	@ (800964c <HAL_LPTIM_Init+0x410>)
 800959a:	f7fe f881 	bl	80076a0 <assert_failed>
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	4a28      	ldr	r2, [pc, #160]	@ (8009644 <HAL_LPTIM_Init+0x408>)
 80095a4:	4293      	cmp	r3, r2
 80095a6:	d107      	bne.n	80095b8 <HAL_LPTIM_Init+0x37c>
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d008      	beq.n	80095c2 <HAL_LPTIM_Init+0x386>
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095b4:	2b02      	cmp	r3, #2
 80095b6:	d004      	beq.n	80095c2 <HAL_LPTIM_Init+0x386>
 80095b8:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 80095bc:	4823      	ldr	r0, [pc, #140]	@ (800964c <HAL_LPTIM_Init+0x410>)
 80095be:	f7fe f86f 	bl	80076a0 <assert_failed>

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	430a      	orrs	r2, r1
 80095d0:	621a      	str	r2, [r3, #32]
 80095d2:	e02b      	b.n	800962c <HAL_LPTIM_Init+0x3f0>
  }
  else
  {
    /* Check LPTIM Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	4a1a      	ldr	r2, [pc, #104]	@ (8009644 <HAL_LPTIM_Init+0x408>)
 80095da:	4293      	cmp	r3, r2
 80095dc:	d107      	bne.n	80095ee <HAL_LPTIM_Init+0x3b2>
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d01d      	beq.n	8009622 <HAL_LPTIM_Init+0x3e6>
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095ea:	2b01      	cmp	r3, #1
 80095ec:	d019      	beq.n	8009622 <HAL_LPTIM_Init+0x3e6>
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	4a15      	ldr	r2, [pc, #84]	@ (8009648 <HAL_LPTIM_Init+0x40c>)
 80095f4:	4293      	cmp	r3, r2
 80095f6:	d10f      	bne.n	8009618 <HAL_LPTIM_Init+0x3dc>
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d010      	beq.n	8009622 <HAL_LPTIM_Init+0x3e6>
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009604:	2b01      	cmp	r3, #1
 8009606:	d00c      	beq.n	8009622 <HAL_LPTIM_Init+0x3e6>
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800960c:	2b02      	cmp	r3, #2
 800960e:	d008      	beq.n	8009622 <HAL_LPTIM_Init+0x3e6>
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009614:	2b03      	cmp	r3, #3
 8009616:	d004      	beq.n	8009622 <HAL_LPTIM_Init+0x3e6>
 8009618:	f44f 71c4 	mov.w	r1, #392	@ 0x188
 800961c:	480b      	ldr	r0, [pc, #44]	@ (800964c <HAL_LPTIM_Init+0x410>)
 800961e:	f7fe f83f 	bl	80076a0 <assert_failed>

    /* Configure LPTIM Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	687a      	ldr	r2, [r7, #4]
 8009628:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800962a:	621a      	str	r2, [r3, #32]
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	2201      	movs	r2, #1
 8009630:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8009634:	2300      	movs	r3, #0
}
 8009636:	4618      	mov	r0, r3
 8009638:	3710      	adds	r7, #16
 800963a:	46bd      	mov	sp, r7
 800963c:	bd80      	pop	{r7, pc}
 800963e:	bf00      	nop
 8009640:	ff19f1fe 	.word	0xff19f1fe
 8009644:	40007c00 	.word	0x40007c00
 8009648:	40009400 	.word	0x40009400
 800964c:	0801233c 	.word	0x0801233c

08009650 <HAL_LPTIM_Encoder_Start>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0001 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Encoder_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 8009650:	b580      	push	{r7, lr}
 8009652:	b084      	sub	sp, #16
 8009654:	af00      	add	r7, sp, #0
 8009656:	6078      	str	r0, [r7, #4]
 8009658:	6039      	str	r1, [r7, #0]
  uint32_t          tmpcfgr;

  /* Check the parameters */
  assert_param(IS_LPTIM_ENCODER_INTERFACE_INSTANCE(hlptim->Instance));
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	4a3f      	ldr	r2, [pc, #252]	@ (800975c <HAL_LPTIM_Encoder_Start+0x10c>)
 8009660:	4293      	cmp	r3, r2
 8009662:	d004      	beq.n	800966e <HAL_LPTIM_Encoder_Start+0x1e>
 8009664:	f240 41ca 	movw	r1, #1226	@ 0x4ca
 8009668:	483d      	ldr	r0, [pc, #244]	@ (8009760 <HAL_LPTIM_Encoder_Start+0x110>)
 800966a:	f7fe f819 	bl	80076a0 <assert_failed>
  assert_param(IS_LPTIM_PERIOD(Period));
 800966e:	683b      	ldr	r3, [r7, #0]
 8009670:	2b00      	cmp	r3, #0
 8009672:	d003      	beq.n	800967c <HAL_LPTIM_Encoder_Start+0x2c>
 8009674:	683b      	ldr	r3, [r7, #0]
 8009676:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800967a:	d304      	bcc.n	8009686 <HAL_LPTIM_Encoder_Start+0x36>
 800967c:	f240 41cb 	movw	r1, #1227	@ 0x4cb
 8009680:	4837      	ldr	r0, [pc, #220]	@ (8009760 <HAL_LPTIM_Encoder_Start+0x110>)
 8009682:	f7fe f80d 	bl	80076a0 <assert_failed>
  assert_param(hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	685b      	ldr	r3, [r3, #4]
 800968a:	2b00      	cmp	r3, #0
 800968c:	d004      	beq.n	8009698 <HAL_LPTIM_Encoder_Start+0x48>
 800968e:	f240 41cc 	movw	r1, #1228	@ 0x4cc
 8009692:	4833      	ldr	r0, [pc, #204]	@ (8009760 <HAL_LPTIM_Encoder_Start+0x110>)
 8009694:	f7fe f804 	bl	80076a0 <assert_failed>
  assert_param(hlptim->Init.Clock.Prescaler == LPTIM_PRESCALER_DIV1);
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	689b      	ldr	r3, [r3, #8]
 800969c:	2b00      	cmp	r3, #0
 800969e:	d004      	beq.n	80096aa <HAL_LPTIM_Encoder_Start+0x5a>
 80096a0:	f240 41cd 	movw	r1, #1229	@ 0x4cd
 80096a4:	482e      	ldr	r0, [pc, #184]	@ (8009760 <HAL_LPTIM_Encoder_Start+0x110>)
 80096a6:	f7fd fffb 	bl	80076a0 <assert_failed>
  assert_param(IS_LPTIM_CLOCK_POLARITY(hlptim->Init.UltraLowPowerClock.Polarity));
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	68db      	ldr	r3, [r3, #12]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d00c      	beq.n	80096cc <HAL_LPTIM_Encoder_Start+0x7c>
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	68db      	ldr	r3, [r3, #12]
 80096b6:	2b02      	cmp	r3, #2
 80096b8:	d008      	beq.n	80096cc <HAL_LPTIM_Encoder_Start+0x7c>
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	68db      	ldr	r3, [r3, #12]
 80096be:	2b04      	cmp	r3, #4
 80096c0:	d004      	beq.n	80096cc <HAL_LPTIM_Encoder_Start+0x7c>
 80096c2:	f240 41ce 	movw	r1, #1230	@ 0x4ce
 80096c6:	4826      	ldr	r0, [pc, #152]	@ (8009760 <HAL_LPTIM_Encoder_Start+0x110>)
 80096c8:	f7fd ffea 	bl	80076a0 <assert_failed>

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	2202      	movs	r2, #2
 80096d0:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	68db      	ldr	r3, [r3, #12]
 80096da:	60fb      	str	r3, [r7, #12]

  /* Clear CKPOL bits */
  tmpcfgr &= (uint32_t)(~LPTIM_CFGR_CKPOL);
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	f023 0306 	bic.w	r3, r3, #6
 80096e2:	60fb      	str	r3, [r7, #12]

  /* Set Input polarity */
  tmpcfgr |=  hlptim->Init.UltraLowPowerClock.Polarity;
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	68db      	ldr	r3, [r3, #12]
 80096e8:	68fa      	ldr	r2, [r7, #12]
 80096ea:	4313      	orrs	r3, r2
 80096ec:	60fb      	str	r3, [r7, #12]

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	68fa      	ldr	r2, [r7, #12]
 80096f4:	60da      	str	r2, [r3, #12]

  /* Set ENC bit to enable the encoder interface */
  hlptim->Instance->CFGR |= LPTIM_CFGR_ENC;
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	68da      	ldr	r2, [r3, #12]
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8009704:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	691a      	ldr	r2, [r3, #16]
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	f042 0201 	orr.w	r2, r2, #1
 8009714:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	2210      	movs	r2, #16
 800971c:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	683a      	ldr	r2, [r7, #0]
 8009724:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8009726:	2110      	movs	r1, #16
 8009728:	6878      	ldr	r0, [r7, #4]
 800972a:	f000 f93d 	bl	80099a8 <LPTIM_WaitForFlag>
 800972e:	4603      	mov	r3, r0
 8009730:	2b03      	cmp	r3, #3
 8009732:	d101      	bne.n	8009738 <HAL_LPTIM_Encoder_Start+0xe8>
  {
    return HAL_TIMEOUT;
 8009734:	2303      	movs	r3, #3
 8009736:	e00c      	b.n	8009752 <HAL_LPTIM_Encoder_Start+0x102>
  }

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	691a      	ldr	r2, [r3, #16]
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	f042 0204 	orr.w	r2, r2, #4
 8009746:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	2201      	movs	r2, #1
 800974c:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8009750:	2300      	movs	r3, #0
}
 8009752:	4618      	mov	r0, r3
 8009754:	3710      	adds	r7, #16
 8009756:	46bd      	mov	sp, r7
 8009758:	bd80      	pop	{r7, pc}
 800975a:	bf00      	nop
 800975c:	40007c00 	.word	0x40007c00
 8009760:	0801233c 	.word	0x0801233c

08009764 <HAL_LPTIM_Encoder_Stop>:
  * @brief  Stop the Encoder interface.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Encoder_Stop(LPTIM_HandleTypeDef *hlptim)
{
 8009764:	b580      	push	{r7, lr}
 8009766:	b082      	sub	sp, #8
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_ENCODER_INTERFACE_INSTANCE(hlptim->Instance));
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	4a13      	ldr	r2, [pc, #76]	@ (80097c0 <HAL_LPTIM_Encoder_Stop+0x5c>)
 8009772:	4293      	cmp	r3, r2
 8009774:	d004      	beq.n	8009780 <HAL_LPTIM_Encoder_Stop+0x1c>
 8009776:	f240 5103 	movw	r1, #1283	@ 0x503
 800977a:	4812      	ldr	r0, [pc, #72]	@ (80097c4 <HAL_LPTIM_Encoder_Stop+0x60>)
 800977c:	f7fd ff90 	bl	80076a0 <assert_failed>

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	2202      	movs	r2, #2
 8009784:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8009788:	6878      	ldr	r0, [r7, #4]
 800978a:	f000 f93d 	bl	8009a08 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 800978e:	6878      	ldr	r0, [r7, #4]
 8009790:	f000 f8fb 	bl	800998a <HAL_LPTIM_GetState>
 8009794:	4603      	mov	r3, r0
 8009796:	2b03      	cmp	r3, #3
 8009798:	d101      	bne.n	800979e <HAL_LPTIM_Encoder_Stop+0x3a>
  {
    return HAL_TIMEOUT;
 800979a:	2303      	movs	r3, #3
 800979c:	e00c      	b.n	80097b8 <HAL_LPTIM_Encoder_Stop+0x54>
  }

  /* Reset ENC bit to disable the encoder interface */
  hlptim->Instance->CFGR &= ~LPTIM_CFGR_ENC;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	68da      	ldr	r2, [r3, #12]
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 80097ac:	60da      	str	r2, [r3, #12]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	2201      	movs	r2, #1
 80097b2:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 80097b6:	2300      	movs	r3, #0
}
 80097b8:	4618      	mov	r0, r3
 80097ba:	3708      	adds	r7, #8
 80097bc:	46bd      	mov	sp, r7
 80097be:	bd80      	pop	{r7, pc}
 80097c0:	40007c00 	.word	0x40007c00
 80097c4:	0801233c 	.word	0x0801233c

080097c8 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 80097c8:	b580      	push	{r7, lr}
 80097ca:	b082      	sub	sp, #8
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	f003 0301 	and.w	r3, r3, #1
 80097da:	2b01      	cmp	r3, #1
 80097dc:	d10d      	bne.n	80097fa <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	689b      	ldr	r3, [r3, #8]
 80097e4:	f003 0301 	and.w	r3, r3, #1
 80097e8:	2b01      	cmp	r3, #1
 80097ea:	d106      	bne.n	80097fa <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	2201      	movs	r2, #1
 80097f2:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 80097f4:	6878      	ldr	r0, [r7, #4]
 80097f6:	f000 f882 	bl	80098fe <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	f003 0302 	and.w	r3, r3, #2
 8009804:	2b02      	cmp	r3, #2
 8009806:	d10d      	bne.n	8009824 <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	689b      	ldr	r3, [r3, #8]
 800980e:	f003 0302 	and.w	r3, r3, #2
 8009812:	2b02      	cmp	r3, #2
 8009814:	d106      	bne.n	8009824 <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	2202      	movs	r2, #2
 800981c:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 800981e:	6878      	ldr	r0, [r7, #4]
 8009820:	f000 f877 	bl	8009912 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	f003 0304 	and.w	r3, r3, #4
 800982e:	2b04      	cmp	r3, #4
 8009830:	d10d      	bne.n	800984e <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	689b      	ldr	r3, [r3, #8]
 8009838:	f003 0304 	and.w	r3, r3, #4
 800983c:	2b04      	cmp	r3, #4
 800983e:	d106      	bne.n	800984e <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	2204      	movs	r2, #4
 8009846:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8009848:	6878      	ldr	r0, [r7, #4]
 800984a:	f000 f86c 	bl	8009926 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	f003 0308 	and.w	r3, r3, #8
 8009858:	2b08      	cmp	r3, #8
 800985a:	d10d      	bne.n	8009878 <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	689b      	ldr	r3, [r3, #8]
 8009862:	f003 0308 	and.w	r3, r3, #8
 8009866:	2b08      	cmp	r3, #8
 8009868:	d106      	bne.n	8009878 <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	2208      	movs	r2, #8
 8009870:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8009872:	6878      	ldr	r0, [r7, #4]
 8009874:	f000 f861 	bl	800993a <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	f003 0310 	and.w	r3, r3, #16
 8009882:	2b10      	cmp	r3, #16
 8009884:	d10d      	bne.n	80098a2 <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	689b      	ldr	r3, [r3, #8]
 800988c:	f003 0310 	and.w	r3, r3, #16
 8009890:	2b10      	cmp	r3, #16
 8009892:	d106      	bne.n	80098a2 <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	2210      	movs	r2, #16
 800989a:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 800989c:	6878      	ldr	r0, [r7, #4]
 800989e:	f000 f856 	bl	800994e <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	f003 0320 	and.w	r3, r3, #32
 80098ac:	2b20      	cmp	r3, #32
 80098ae:	d10d      	bne.n	80098cc <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	689b      	ldr	r3, [r3, #8]
 80098b6:	f003 0320 	and.w	r3, r3, #32
 80098ba:	2b20      	cmp	r3, #32
 80098bc:	d106      	bne.n	80098cc <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	2220      	movs	r2, #32
 80098c4:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 80098c6:	6878      	ldr	r0, [r7, #4]
 80098c8:	f000 f84b 	bl	8009962 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80098d6:	2b40      	cmp	r3, #64	@ 0x40
 80098d8:	d10d      	bne.n	80098f6 <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	689b      	ldr	r3, [r3, #8]
 80098e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80098e4:	2b40      	cmp	r3, #64	@ 0x40
 80098e6:	d106      	bne.n	80098f6 <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	2240      	movs	r2, #64	@ 0x40
 80098ee:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 80098f0:	6878      	ldr	r0, [r7, #4]
 80098f2:	f000 f840 	bl	8009976 <HAL_LPTIM_DirectionDownCallback>
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
#endif
}
 80098f6:	bf00      	nop
 80098f8:	3708      	adds	r7, #8
 80098fa:	46bd      	mov	sp, r7
 80098fc:	bd80      	pop	{r7, pc}

080098fe <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 80098fe:	b480      	push	{r7}
 8009900:	b083      	sub	sp, #12
 8009902:	af00      	add	r7, sp, #0
 8009904:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 8009906:	bf00      	nop
 8009908:	370c      	adds	r7, #12
 800990a:	46bd      	mov	sp, r7
 800990c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009910:	4770      	bx	lr

08009912 <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8009912:	b480      	push	{r7}
 8009914:	b083      	sub	sp, #12
 8009916:	af00      	add	r7, sp, #0
 8009918:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 800991a:	bf00      	nop
 800991c:	370c      	adds	r7, #12
 800991e:	46bd      	mov	sp, r7
 8009920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009924:	4770      	bx	lr

08009926 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8009926:	b480      	push	{r7}
 8009928:	b083      	sub	sp, #12
 800992a:	af00      	add	r7, sp, #0
 800992c:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 800992e:	bf00      	nop
 8009930:	370c      	adds	r7, #12
 8009932:	46bd      	mov	sp, r7
 8009934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009938:	4770      	bx	lr

0800993a <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 800993a:	b480      	push	{r7}
 800993c:	b083      	sub	sp, #12
 800993e:	af00      	add	r7, sp, #0
 8009940:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8009942:	bf00      	nop
 8009944:	370c      	adds	r7, #12
 8009946:	46bd      	mov	sp, r7
 8009948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994c:	4770      	bx	lr

0800994e <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 800994e:	b480      	push	{r7}
 8009950:	b083      	sub	sp, #12
 8009952:	af00      	add	r7, sp, #0
 8009954:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8009956:	bf00      	nop
 8009958:	370c      	adds	r7, #12
 800995a:	46bd      	mov	sp, r7
 800995c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009960:	4770      	bx	lr

08009962 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8009962:	b480      	push	{r7}
 8009964:	b083      	sub	sp, #12
 8009966:	af00      	add	r7, sp, #0
 8009968:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 800996a:	bf00      	nop
 800996c:	370c      	adds	r7, #12
 800996e:	46bd      	mov	sp, r7
 8009970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009974:	4770      	bx	lr

08009976 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8009976:	b480      	push	{r7}
 8009978:	b083      	sub	sp, #12
 800997a:	af00      	add	r7, sp, #0
 800997c:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 800997e:	bf00      	nop
 8009980:	370c      	adds	r7, #12
 8009982:	46bd      	mov	sp, r7
 8009984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009988:	4770      	bx	lr

0800998a <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(const LPTIM_HandleTypeDef *hlptim)
{
 800998a:	b480      	push	{r7}
 800998c:	b083      	sub	sp, #12
 800998e:	af00      	add	r7, sp, #0
 8009990:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8009998:	b2db      	uxtb	r3, r3
}
 800999a:	4618      	mov	r0, r3
 800999c:	370c      	adds	r7, #12
 800999e:	46bd      	mov	sp, r7
 80099a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a4:	4770      	bx	lr
	...

080099a8 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 80099a8:	b480      	push	{r7}
 80099aa:	b085      	sub	sp, #20
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
 80099b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 80099b2:	2300      	movs	r3, #0
 80099b4:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 80099b6:	4b12      	ldr	r3, [pc, #72]	@ (8009a00 <LPTIM_WaitForFlag+0x58>)
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	4a12      	ldr	r2, [pc, #72]	@ (8009a04 <LPTIM_WaitForFlag+0x5c>)
 80099bc:	fba2 2303 	umull	r2, r3, r2, r3
 80099c0:	0b9b      	lsrs	r3, r3, #14
 80099c2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80099c6:	fb02 f303 	mul.w	r3, r2, r3
 80099ca:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 80099cc:	68bb      	ldr	r3, [r7, #8]
 80099ce:	3b01      	subs	r3, #1
 80099d0:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 80099d2:	68bb      	ldr	r3, [r7, #8]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d101      	bne.n	80099dc <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 80099d8:	2303      	movs	r3, #3
 80099da:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	681a      	ldr	r2, [r3, #0]
 80099e2:	683b      	ldr	r3, [r7, #0]
 80099e4:	4013      	ands	r3, r2
 80099e6:	683a      	ldr	r2, [r7, #0]
 80099e8:	429a      	cmp	r2, r3
 80099ea:	d002      	beq.n	80099f2 <LPTIM_WaitForFlag+0x4a>
 80099ec:	68bb      	ldr	r3, [r7, #8]
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d1ec      	bne.n	80099cc <LPTIM_WaitForFlag+0x24>

  return result;
 80099f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80099f4:	4618      	mov	r0, r3
 80099f6:	3714      	adds	r7, #20
 80099f8:	46bd      	mov	sp, r7
 80099fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fe:	4770      	bx	lr
 8009a00:	20000024 	.word	0x20000024
 8009a04:	d1b71759 	.word	0xd1b71759

08009a08 <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 8009a08:	b580      	push	{r7, lr}
 8009a0a:	b08c      	sub	sp, #48	@ 0x30
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 8009a10:	2300      	movs	r3, #0
 8009a12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009a14:	f3ef 8310 	mrs	r3, PRIMASK
 8009a18:	60fb      	str	r3, [r7, #12]
  return(result);
 8009a1a:	68fb      	ldr	r3, [r7, #12]
#if defined(LPTIM_RCR_REP)
  uint32_t tmpRCR;
#endif

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8009a1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009a1e:	2301      	movs	r3, #1
 8009a20:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009a22:	693b      	ldr	r3, [r7, #16]
 8009a24:	f383 8810 	msr	PRIMASK, r3
}
 8009a28:	bf00      	nop
  __set_PRIMASK(1) ;

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	4a73      	ldr	r2, [pc, #460]	@ (8009bfc <LPTIM_Disable+0x1f4>)
 8009a30:	4293      	cmp	r3, r2
 8009a32:	d003      	beq.n	8009a3c <LPTIM_Disable+0x34>
 8009a34:	4a72      	ldr	r2, [pc, #456]	@ (8009c00 <LPTIM_Disable+0x1f8>)
 8009a36:	4293      	cmp	r3, r2
 8009a38:	d007      	beq.n	8009a4a <LPTIM_Disable+0x42>
    case LPTIM2_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
      break;
#endif /* LPTIM2 */
    default:
      break;
 8009a3a:	e00d      	b.n	8009a58 <LPTIM_Disable+0x50>
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 8009a3c:	4b71      	ldr	r3, [pc, #452]	@ (8009c04 <LPTIM_Disable+0x1fc>)
 8009a3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a42:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8009a46:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 8009a48:	e006      	b.n	8009a58 <LPTIM_Disable+0x50>
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
 8009a4a:	4b6e      	ldr	r3, [pc, #440]	@ (8009c04 <LPTIM_Disable+0x1fc>)
 8009a4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a50:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8009a54:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 8009a56:	bf00      	nop
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	689b      	ldr	r3, [r3, #8]
 8009a5e:	627b      	str	r3, [r7, #36]	@ 0x24
  tmpCFGR = hlptim->Instance->CFGR;
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	68db      	ldr	r3, [r3, #12]
 8009a66:	623b      	str	r3, [r7, #32]
  tmpCMP = hlptim->Instance->CMP;
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	695b      	ldr	r3, [r3, #20]
 8009a6e:	61fb      	str	r3, [r7, #28]
  tmpARR = hlptim->Instance->ARR;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	699b      	ldr	r3, [r3, #24]
 8009a76:	61bb      	str	r3, [r7, #24]
  tmpOR = hlptim->Instance->OR;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	6a1b      	ldr	r3, [r3, #32]
 8009a7e:	617b      	str	r3, [r7, #20]
#if defined(LPTIM_RCR_REP)
  tmpRCR = hlptim->Instance->RCR;
#endif

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	4a5d      	ldr	r2, [pc, #372]	@ (8009bfc <LPTIM_Disable+0x1f4>)
 8009a86:	4293      	cmp	r3, r2
 8009a88:	d003      	beq.n	8009a92 <LPTIM_Disable+0x8a>
 8009a8a:	4a5d      	ldr	r2, [pc, #372]	@ (8009c00 <LPTIM_Disable+0x1f8>)
 8009a8c:	4293      	cmp	r3, r2
 8009a8e:	d00d      	beq.n	8009aac <LPTIM_Disable+0xa4>
      __HAL_RCC_LPTIM2_FORCE_RESET();
      __HAL_RCC_LPTIM2_RELEASE_RESET();
      break;
#endif /* LPTIM2 */
    default:
      break;
 8009a90:	e019      	b.n	8009ac6 <LPTIM_Disable+0xbe>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 8009a92:	4b5c      	ldr	r3, [pc, #368]	@ (8009c04 <LPTIM_Disable+0x1fc>)
 8009a94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a96:	4a5b      	ldr	r2, [pc, #364]	@ (8009c04 <LPTIM_Disable+0x1fc>)
 8009a98:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009a9c:	6393      	str	r3, [r2, #56]	@ 0x38
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 8009a9e:	4b59      	ldr	r3, [pc, #356]	@ (8009c04 <LPTIM_Disable+0x1fc>)
 8009aa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009aa2:	4a58      	ldr	r2, [pc, #352]	@ (8009c04 <LPTIM_Disable+0x1fc>)
 8009aa4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009aa8:	6393      	str	r3, [r2, #56]	@ 0x38
      break;
 8009aaa:	e00c      	b.n	8009ac6 <LPTIM_Disable+0xbe>
      __HAL_RCC_LPTIM2_FORCE_RESET();
 8009aac:	4b55      	ldr	r3, [pc, #340]	@ (8009c04 <LPTIM_Disable+0x1fc>)
 8009aae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ab0:	4a54      	ldr	r2, [pc, #336]	@ (8009c04 <LPTIM_Disable+0x1fc>)
 8009ab2:	f043 0320 	orr.w	r3, r3, #32
 8009ab6:	63d3      	str	r3, [r2, #60]	@ 0x3c
      __HAL_RCC_LPTIM2_RELEASE_RESET();
 8009ab8:	4b52      	ldr	r3, [pc, #328]	@ (8009c04 <LPTIM_Disable+0x1fc>)
 8009aba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009abc:	4a51      	ldr	r2, [pc, #324]	@ (8009c04 <LPTIM_Disable+0x1fc>)
 8009abe:	f023 0320 	bic.w	r3, r3, #32
 8009ac2:	63d3      	str	r3, [r2, #60]	@ 0x3c
      break;
 8009ac4:	bf00      	nop

  /*********** Restore LPTIM Config ***********/
#if defined(LPTIM_RCR_REP)
  if ((tmpCMP != 0UL) || (tmpARR != 0UL) || (tmpRCR != 0UL))
#else
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 8009ac6:	69fb      	ldr	r3, [r7, #28]
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d102      	bne.n	8009ad2 <LPTIM_Disable+0xca>
 8009acc:	69bb      	ldr	r3, [r7, #24]
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d075      	beq.n	8009bbe <LPTIM_Disable+0x1b6>
#endif
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	4a49      	ldr	r2, [pc, #292]	@ (8009bfc <LPTIM_Disable+0x1f4>)
 8009ad8:	4293      	cmp	r3, r2
 8009ada:	d003      	beq.n	8009ae4 <LPTIM_Disable+0xdc>
 8009adc:	4a48      	ldr	r2, [pc, #288]	@ (8009c00 <LPTIM_Disable+0x1f8>)
 8009ade:	4293      	cmp	r3, r2
 8009ae0:	d009      	beq.n	8009af6 <LPTIM_Disable+0xee>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
        break;
#endif /* LPTIM2 */
      default:
        break;
 8009ae2:	e011      	b.n	8009b08 <LPTIM_Disable+0x100>
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
 8009ae4:	4b47      	ldr	r3, [pc, #284]	@ (8009c04 <LPTIM_Disable+0x1fc>)
 8009ae6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009aea:	4a46      	ldr	r2, [pc, #280]	@ (8009c04 <LPTIM_Disable+0x1fc>)
 8009aec:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 8009af0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
        break;
 8009af4:	e008      	b.n	8009b08 <LPTIM_Disable+0x100>
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
 8009af6:	4b43      	ldr	r3, [pc, #268]	@ (8009c04 <LPTIM_Disable+0x1fc>)
 8009af8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009afc:	4a41      	ldr	r2, [pc, #260]	@ (8009c04 <LPTIM_Disable+0x1fc>)
 8009afe:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8009b02:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
        break;
 8009b06:	bf00      	nop
    }

    if (tmpCMP != 0UL)
 8009b08:	69fb      	ldr	r3, [r7, #28]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d01a      	beq.n	8009b44 <LPTIM_Disable+0x13c>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	691a      	ldr	r2, [r3, #16]
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	f042 0201 	orr.w	r2, r2, #1
 8009b1c:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	69fa      	ldr	r2, [r7, #28]
 8009b24:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8009b26:	2108      	movs	r1, #8
 8009b28:	6878      	ldr	r0, [r7, #4]
 8009b2a:	f7ff ff3d 	bl	80099a8 <LPTIM_WaitForFlag>
 8009b2e:	4603      	mov	r3, r0
 8009b30:	2b03      	cmp	r3, #3
 8009b32:	d103      	bne.n	8009b3c <LPTIM_Disable+0x134>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	2203      	movs	r2, #3
 8009b38:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	2208      	movs	r2, #8
 8009b42:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 8009b44:	69bb      	ldr	r3, [r7, #24]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d01a      	beq.n	8009b80 <LPTIM_Disable+0x178>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	691a      	ldr	r2, [r3, #16]
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	f042 0201 	orr.w	r2, r2, #1
 8009b58:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	69ba      	ldr	r2, [r7, #24]
 8009b60:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8009b62:	2110      	movs	r1, #16
 8009b64:	6878      	ldr	r0, [r7, #4]
 8009b66:	f7ff ff1f 	bl	80099a8 <LPTIM_WaitForFlag>
 8009b6a:	4603      	mov	r3, r0
 8009b6c:	2b03      	cmp	r3, #3
 8009b6e:	d103      	bne.n	8009b78 <LPTIM_Disable+0x170>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	2203      	movs	r2, #3
 8009b74:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	2210      	movs	r2, #16
 8009b7e:	605a      	str	r2, [r3, #4]
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
    }
#endif

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	4a1d      	ldr	r2, [pc, #116]	@ (8009bfc <LPTIM_Disable+0x1f4>)
 8009b86:	4293      	cmp	r3, r2
 8009b88:	d003      	beq.n	8009b92 <LPTIM_Disable+0x18a>
 8009b8a:	4a1d      	ldr	r2, [pc, #116]	@ (8009c00 <LPTIM_Disable+0x1f8>)
 8009b8c:	4293      	cmp	r3, r2
 8009b8e:	d00b      	beq.n	8009ba8 <LPTIM_Disable+0x1a0>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
        break;
#endif /* LPTIM2 */
      default:
        break;
 8009b90:	e015      	b.n	8009bbe <LPTIM_Disable+0x1b6>
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 8009b92:	4b1c      	ldr	r3, [pc, #112]	@ (8009c04 <LPTIM_Disable+0x1fc>)
 8009b94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b98:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009b9c:	4919      	ldr	r1, [pc, #100]	@ (8009c04 <LPTIM_Disable+0x1fc>)
 8009b9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ba0:	4313      	orrs	r3, r2
 8009ba2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
        break;
 8009ba6:	e00a      	b.n	8009bbe <LPTIM_Disable+0x1b6>
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
 8009ba8:	4b16      	ldr	r3, [pc, #88]	@ (8009c04 <LPTIM_Disable+0x1fc>)
 8009baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009bae:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009bb2:	4914      	ldr	r1, [pc, #80]	@ (8009c04 <LPTIM_Disable+0x1fc>)
 8009bb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bb6:	4313      	orrs	r3, r2
 8009bb8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
        break;
 8009bbc:	bf00      	nop
    }
  }

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	691a      	ldr	r2, [r3, #16]
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	f022 0201 	bic.w	r2, r2, #1
 8009bcc:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009bd4:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	6a3a      	ldr	r2, [r7, #32]
 8009bdc:	60da      	str	r2, [r3, #12]
  hlptim->Instance->OR = tmpOR;
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	697a      	ldr	r2, [r7, #20]
 8009be4:	621a      	str	r2, [r3, #32]
 8009be6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009be8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009bea:	68bb      	ldr	r3, [r7, #8]
 8009bec:	f383 8810 	msr	PRIMASK, r3
}
 8009bf0:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8009bf2:	bf00      	nop
 8009bf4:	3730      	adds	r7, #48	@ 0x30
 8009bf6:	46bd      	mov	sp, r7
 8009bf8:	bd80      	pop	{r7, pc}
 8009bfa:	bf00      	nop
 8009bfc:	40007c00 	.word	0x40007c00
 8009c00:	40009400 	.word	0x40009400
 8009c04:	40021000 	.word	0x40021000

08009c08 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8009c08:	b480      	push	{r7}
 8009c0a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8009c0c:	4b04      	ldr	r3, [pc, #16]	@ (8009c20 <HAL_PWREx_GetVoltageRange+0x18>)
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8009c14:	4618      	mov	r0, r3
 8009c16:	46bd      	mov	sp, r7
 8009c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c1c:	4770      	bx	lr
 8009c1e:	bf00      	nop
 8009c20:	40007000 	.word	0x40007000

08009c24 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009c24:	b580      	push	{r7, lr}
 8009c26:	b084      	sub	sp, #16
 8009c28:	af00      	add	r7, sp, #0
 8009c2a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c32:	d007      	beq.n	8009c44 <HAL_PWREx_ControlVoltageScaling+0x20>
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009c3a:	d003      	beq.n	8009c44 <HAL_PWREx_ControlVoltageScaling+0x20>
 8009c3c:	21a7      	movs	r1, #167	@ 0xa7
 8009c3e:	4826      	ldr	r0, [pc, #152]	@ (8009cd8 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8009c40:	f7fd fd2e 	bl	80076a0 <assert_failed>
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c4a:	d130      	bne.n	8009cae <HAL_PWREx_ControlVoltageScaling+0x8a>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8009c4c:	4b23      	ldr	r3, [pc, #140]	@ (8009cdc <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009c54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c58:	d038      	beq.n	8009ccc <HAL_PWREx_ControlVoltageScaling+0xa8>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009c5a:	4b20      	ldr	r3, [pc, #128]	@ (8009cdc <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009c62:	4a1e      	ldr	r2, [pc, #120]	@ (8009cdc <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8009c64:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009c68:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009c6a:	4b1d      	ldr	r3, [pc, #116]	@ (8009ce0 <HAL_PWREx_ControlVoltageScaling+0xbc>)
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	2232      	movs	r2, #50	@ 0x32
 8009c70:	fb02 f303 	mul.w	r3, r2, r3
 8009c74:	4a1b      	ldr	r2, [pc, #108]	@ (8009ce4 <HAL_PWREx_ControlVoltageScaling+0xc0>)
 8009c76:	fba2 2303 	umull	r2, r3, r2, r3
 8009c7a:	0c9b      	lsrs	r3, r3, #18
 8009c7c:	3301      	adds	r3, #1
 8009c7e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009c80:	e002      	b.n	8009c88 <HAL_PWREx_ControlVoltageScaling+0x64>
      {
        wait_loop_index--;
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	3b01      	subs	r3, #1
 8009c86:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009c88:	4b14      	ldr	r3, [pc, #80]	@ (8009cdc <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8009c8a:	695b      	ldr	r3, [r3, #20]
 8009c8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009c90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009c94:	d102      	bne.n	8009c9c <HAL_PWREx_ControlVoltageScaling+0x78>
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d1f2      	bne.n	8009c82 <HAL_PWREx_ControlVoltageScaling+0x5e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009c9c:	4b0f      	ldr	r3, [pc, #60]	@ (8009cdc <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8009c9e:	695b      	ldr	r3, [r3, #20]
 8009ca0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009ca4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009ca8:	d110      	bne.n	8009ccc <HAL_PWREx_ControlVoltageScaling+0xa8>
      {
        return HAL_TIMEOUT;
 8009caa:	2303      	movs	r3, #3
 8009cac:	e00f      	b.n	8009cce <HAL_PWREx_ControlVoltageScaling+0xaa>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8009cae:	4b0b      	ldr	r3, [pc, #44]	@ (8009cdc <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009cb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009cba:	d007      	beq.n	8009ccc <HAL_PWREx_ControlVoltageScaling+0xa8>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009cbc:	4b07      	ldr	r3, [pc, #28]	@ (8009cdc <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009cc4:	4a05      	ldr	r2, [pc, #20]	@ (8009cdc <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8009cc6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009cca:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8009ccc:	2300      	movs	r3, #0
}
 8009cce:	4618      	mov	r0, r3
 8009cd0:	3710      	adds	r7, #16
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	bd80      	pop	{r7, pc}
 8009cd6:	bf00      	nop
 8009cd8:	08012378 	.word	0x08012378
 8009cdc:	40007000 	.word	0x40007000
 8009ce0:	20000024 	.word	0x20000024
 8009ce4:	431bde83 	.word	0x431bde83

08009ce8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009ce8:	b580      	push	{r7, lr}
 8009cea:	b088      	sub	sp, #32
 8009cec:	af00      	add	r7, sp, #0
 8009cee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d102      	bne.n	8009cfc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8009cf6:	2301      	movs	r3, #1
 8009cf8:	f000 bcef 	b.w	800a6da <HAL_RCC_OscConfig+0x9f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d008      	beq.n	8009d16 <HAL_RCC_OscConfig+0x2e>
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	2b1f      	cmp	r3, #31
 8009d0a:	d904      	bls.n	8009d16 <HAL_RCC_OscConfig+0x2e>
 8009d0c:	f44f 71d1 	mov.w	r1, #418	@ 0x1a2
 8009d10:	489a      	ldr	r0, [pc, #616]	@ (8009f7c <HAL_RCC_OscConfig+0x294>)
 8009d12:	f7fd fcc5 	bl	80076a0 <assert_failed>

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009d16:	4b9a      	ldr	r3, [pc, #616]	@ (8009f80 <HAL_RCC_OscConfig+0x298>)
 8009d18:	689b      	ldr	r3, [r3, #8]
 8009d1a:	f003 030c 	and.w	r3, r3, #12
 8009d1e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009d20:	4b97      	ldr	r3, [pc, #604]	@ (8009f80 <HAL_RCC_OscConfig+0x298>)
 8009d22:	68db      	ldr	r3, [r3, #12]
 8009d24:	f003 0303 	and.w	r3, r3, #3
 8009d28:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	f003 0310 	and.w	r3, r3, #16
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	f000 813d 	beq.w	8009fb2 <HAL_RCC_OscConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	699b      	ldr	r3, [r3, #24]
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d008      	beq.n	8009d52 <HAL_RCC_OscConfig+0x6a>
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	699b      	ldr	r3, [r3, #24]
 8009d44:	2b01      	cmp	r3, #1
 8009d46:	d004      	beq.n	8009d52 <HAL_RCC_OscConfig+0x6a>
 8009d48:	f240 11ab 	movw	r1, #427	@ 0x1ab
 8009d4c:	488b      	ldr	r0, [pc, #556]	@ (8009f7c <HAL_RCC_OscConfig+0x294>)
 8009d4e:	f7fd fca7 	bl	80076a0 <assert_failed>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	69db      	ldr	r3, [r3, #28]
 8009d56:	2bff      	cmp	r3, #255	@ 0xff
 8009d58:	d904      	bls.n	8009d64 <HAL_RCC_OscConfig+0x7c>
 8009d5a:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
 8009d5e:	4887      	ldr	r0, [pc, #540]	@ (8009f7c <HAL_RCC_OscConfig+0x294>)
 8009d60:	f7fd fc9e 	bl	80076a0 <assert_failed>
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	6a1b      	ldr	r3, [r3, #32]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d030      	beq.n	8009dce <HAL_RCC_OscConfig+0xe6>
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	6a1b      	ldr	r3, [r3, #32]
 8009d70:	2b10      	cmp	r3, #16
 8009d72:	d02c      	beq.n	8009dce <HAL_RCC_OscConfig+0xe6>
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	6a1b      	ldr	r3, [r3, #32]
 8009d78:	2b20      	cmp	r3, #32
 8009d7a:	d028      	beq.n	8009dce <HAL_RCC_OscConfig+0xe6>
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	6a1b      	ldr	r3, [r3, #32]
 8009d80:	2b30      	cmp	r3, #48	@ 0x30
 8009d82:	d024      	beq.n	8009dce <HAL_RCC_OscConfig+0xe6>
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	6a1b      	ldr	r3, [r3, #32]
 8009d88:	2b40      	cmp	r3, #64	@ 0x40
 8009d8a:	d020      	beq.n	8009dce <HAL_RCC_OscConfig+0xe6>
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	6a1b      	ldr	r3, [r3, #32]
 8009d90:	2b50      	cmp	r3, #80	@ 0x50
 8009d92:	d01c      	beq.n	8009dce <HAL_RCC_OscConfig+0xe6>
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	6a1b      	ldr	r3, [r3, #32]
 8009d98:	2b60      	cmp	r3, #96	@ 0x60
 8009d9a:	d018      	beq.n	8009dce <HAL_RCC_OscConfig+0xe6>
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	6a1b      	ldr	r3, [r3, #32]
 8009da0:	2b70      	cmp	r3, #112	@ 0x70
 8009da2:	d014      	beq.n	8009dce <HAL_RCC_OscConfig+0xe6>
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	6a1b      	ldr	r3, [r3, #32]
 8009da8:	2b80      	cmp	r3, #128	@ 0x80
 8009daa:	d010      	beq.n	8009dce <HAL_RCC_OscConfig+0xe6>
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	6a1b      	ldr	r3, [r3, #32]
 8009db0:	2b90      	cmp	r3, #144	@ 0x90
 8009db2:	d00c      	beq.n	8009dce <HAL_RCC_OscConfig+0xe6>
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	6a1b      	ldr	r3, [r3, #32]
 8009db8:	2ba0      	cmp	r3, #160	@ 0xa0
 8009dba:	d008      	beq.n	8009dce <HAL_RCC_OscConfig+0xe6>
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	6a1b      	ldr	r3, [r3, #32]
 8009dc0:	2bb0      	cmp	r3, #176	@ 0xb0
 8009dc2:	d004      	beq.n	8009dce <HAL_RCC_OscConfig+0xe6>
 8009dc4:	f240 11ad 	movw	r1, #429	@ 0x1ad
 8009dc8:	486c      	ldr	r0, [pc, #432]	@ (8009f7c <HAL_RCC_OscConfig+0x294>)
 8009dca:	f7fd fc69 	bl	80076a0 <assert_failed>

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8009dce:	69bb      	ldr	r3, [r7, #24]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d007      	beq.n	8009de4 <HAL_RCC_OscConfig+0xfc>
 8009dd4:	69bb      	ldr	r3, [r7, #24]
 8009dd6:	2b0c      	cmp	r3, #12
 8009dd8:	f040 808e 	bne.w	8009ef8 <HAL_RCC_OscConfig+0x210>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8009ddc:	697b      	ldr	r3, [r7, #20]
 8009dde:	2b01      	cmp	r3, #1
 8009de0:	f040 808a 	bne.w	8009ef8 <HAL_RCC_OscConfig+0x210>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8009de4:	4b66      	ldr	r3, [pc, #408]	@ (8009f80 <HAL_RCC_OscConfig+0x298>)
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	f003 0302 	and.w	r3, r3, #2
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d006      	beq.n	8009dfe <HAL_RCC_OscConfig+0x116>
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	699b      	ldr	r3, [r3, #24]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d102      	bne.n	8009dfe <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8009df8:	2301      	movs	r3, #1
 8009dfa:	f000 bc6e 	b.w	800a6da <HAL_RCC_OscConfig+0x9f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	6a1a      	ldr	r2, [r3, #32]
 8009e02:	4b5f      	ldr	r3, [pc, #380]	@ (8009f80 <HAL_RCC_OscConfig+0x298>)
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	f003 0308 	and.w	r3, r3, #8
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d004      	beq.n	8009e18 <HAL_RCC_OscConfig+0x130>
 8009e0e:	4b5c      	ldr	r3, [pc, #368]	@ (8009f80 <HAL_RCC_OscConfig+0x298>)
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009e16:	e005      	b.n	8009e24 <HAL_RCC_OscConfig+0x13c>
 8009e18:	4b59      	ldr	r3, [pc, #356]	@ (8009f80 <HAL_RCC_OscConfig+0x298>)
 8009e1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009e1e:	091b      	lsrs	r3, r3, #4
 8009e20:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009e24:	4293      	cmp	r3, r2
 8009e26:	d224      	bcs.n	8009e72 <HAL_RCC_OscConfig+0x18a>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	6a1b      	ldr	r3, [r3, #32]
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	f000 fec1 	bl	800abb4 <RCC_SetFlashLatencyFromMSIRange>
 8009e32:	4603      	mov	r3, r0
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d002      	beq.n	8009e3e <HAL_RCC_OscConfig+0x156>
          {
            return HAL_ERROR;
 8009e38:	2301      	movs	r3, #1
 8009e3a:	f000 bc4e 	b.w	800a6da <HAL_RCC_OscConfig+0x9f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009e3e:	4b50      	ldr	r3, [pc, #320]	@ (8009f80 <HAL_RCC_OscConfig+0x298>)
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	4a4f      	ldr	r2, [pc, #316]	@ (8009f80 <HAL_RCC_OscConfig+0x298>)
 8009e44:	f043 0308 	orr.w	r3, r3, #8
 8009e48:	6013      	str	r3, [r2, #0]
 8009e4a:	4b4d      	ldr	r3, [pc, #308]	@ (8009f80 <HAL_RCC_OscConfig+0x298>)
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	6a1b      	ldr	r3, [r3, #32]
 8009e56:	494a      	ldr	r1, [pc, #296]	@ (8009f80 <HAL_RCC_OscConfig+0x298>)
 8009e58:	4313      	orrs	r3, r2
 8009e5a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009e5c:	4b48      	ldr	r3, [pc, #288]	@ (8009f80 <HAL_RCC_OscConfig+0x298>)
 8009e5e:	685b      	ldr	r3, [r3, #4]
 8009e60:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	69db      	ldr	r3, [r3, #28]
 8009e68:	021b      	lsls	r3, r3, #8
 8009e6a:	4945      	ldr	r1, [pc, #276]	@ (8009f80 <HAL_RCC_OscConfig+0x298>)
 8009e6c:	4313      	orrs	r3, r2
 8009e6e:	604b      	str	r3, [r1, #4]
 8009e70:	e026      	b.n	8009ec0 <HAL_RCC_OscConfig+0x1d8>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009e72:	4b43      	ldr	r3, [pc, #268]	@ (8009f80 <HAL_RCC_OscConfig+0x298>)
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	4a42      	ldr	r2, [pc, #264]	@ (8009f80 <HAL_RCC_OscConfig+0x298>)
 8009e78:	f043 0308 	orr.w	r3, r3, #8
 8009e7c:	6013      	str	r3, [r2, #0]
 8009e7e:	4b40      	ldr	r3, [pc, #256]	@ (8009f80 <HAL_RCC_OscConfig+0x298>)
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	6a1b      	ldr	r3, [r3, #32]
 8009e8a:	493d      	ldr	r1, [pc, #244]	@ (8009f80 <HAL_RCC_OscConfig+0x298>)
 8009e8c:	4313      	orrs	r3, r2
 8009e8e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009e90:	4b3b      	ldr	r3, [pc, #236]	@ (8009f80 <HAL_RCC_OscConfig+0x298>)
 8009e92:	685b      	ldr	r3, [r3, #4]
 8009e94:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	69db      	ldr	r3, [r3, #28]
 8009e9c:	021b      	lsls	r3, r3, #8
 8009e9e:	4938      	ldr	r1, [pc, #224]	@ (8009f80 <HAL_RCC_OscConfig+0x298>)
 8009ea0:	4313      	orrs	r3, r2
 8009ea2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009ea4:	69bb      	ldr	r3, [r7, #24]
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d10a      	bne.n	8009ec0 <HAL_RCC_OscConfig+0x1d8>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	6a1b      	ldr	r3, [r3, #32]
 8009eae:	4618      	mov	r0, r3
 8009eb0:	f000 fe80 	bl	800abb4 <RCC_SetFlashLatencyFromMSIRange>
 8009eb4:	4603      	mov	r3, r0
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d002      	beq.n	8009ec0 <HAL_RCC_OscConfig+0x1d8>
            {
              return HAL_ERROR;
 8009eba:	2301      	movs	r3, #1
 8009ebc:	f000 bc0d 	b.w	800a6da <HAL_RCC_OscConfig+0x9f2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009ec0:	f000 fdb4 	bl	800aa2c <HAL_RCC_GetSysClockFreq>
 8009ec4:	4602      	mov	r2, r0
 8009ec6:	4b2e      	ldr	r3, [pc, #184]	@ (8009f80 <HAL_RCC_OscConfig+0x298>)
 8009ec8:	689b      	ldr	r3, [r3, #8]
 8009eca:	091b      	lsrs	r3, r3, #4
 8009ecc:	f003 030f 	and.w	r3, r3, #15
 8009ed0:	492c      	ldr	r1, [pc, #176]	@ (8009f84 <HAL_RCC_OscConfig+0x29c>)
 8009ed2:	5ccb      	ldrb	r3, [r1, r3]
 8009ed4:	f003 031f 	and.w	r3, r3, #31
 8009ed8:	fa22 f303 	lsr.w	r3, r2, r3
 8009edc:	4a2a      	ldr	r2, [pc, #168]	@ (8009f88 <HAL_RCC_OscConfig+0x2a0>)
 8009ede:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8009ee0:	4b2a      	ldr	r3, [pc, #168]	@ (8009f8c <HAL_RCC_OscConfig+0x2a4>)
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	4618      	mov	r0, r3
 8009ee6:	f7fe f9b5 	bl	8008254 <HAL_InitTick>
 8009eea:	4603      	mov	r3, r0
 8009eec:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8009eee:	7bfb      	ldrb	r3, [r7, #15]
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d05d      	beq.n	8009fb0 <HAL_RCC_OscConfig+0x2c8>
        {
          return status;
 8009ef4:	7bfb      	ldrb	r3, [r7, #15]
 8009ef6:	e3f0      	b.n	800a6da <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	699b      	ldr	r3, [r3, #24]
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d032      	beq.n	8009f66 <HAL_RCC_OscConfig+0x27e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8009f00:	4b1f      	ldr	r3, [pc, #124]	@ (8009f80 <HAL_RCC_OscConfig+0x298>)
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	4a1e      	ldr	r2, [pc, #120]	@ (8009f80 <HAL_RCC_OscConfig+0x298>)
 8009f06:	f043 0301 	orr.w	r3, r3, #1
 8009f0a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009f0c:	f7fe f9f2 	bl	80082f4 <HAL_GetTick>
 8009f10:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009f12:	e008      	b.n	8009f26 <HAL_RCC_OscConfig+0x23e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009f14:	f7fe f9ee 	bl	80082f4 <HAL_GetTick>
 8009f18:	4602      	mov	r2, r0
 8009f1a:	693b      	ldr	r3, [r7, #16]
 8009f1c:	1ad3      	subs	r3, r2, r3
 8009f1e:	2b02      	cmp	r3, #2
 8009f20:	d901      	bls.n	8009f26 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8009f22:	2303      	movs	r3, #3
 8009f24:	e3d9      	b.n	800a6da <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009f26:	4b16      	ldr	r3, [pc, #88]	@ (8009f80 <HAL_RCC_OscConfig+0x298>)
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	f003 0302 	and.w	r3, r3, #2
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d0f0      	beq.n	8009f14 <HAL_RCC_OscConfig+0x22c>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009f32:	4b13      	ldr	r3, [pc, #76]	@ (8009f80 <HAL_RCC_OscConfig+0x298>)
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	4a12      	ldr	r2, [pc, #72]	@ (8009f80 <HAL_RCC_OscConfig+0x298>)
 8009f38:	f043 0308 	orr.w	r3, r3, #8
 8009f3c:	6013      	str	r3, [r2, #0]
 8009f3e:	4b10      	ldr	r3, [pc, #64]	@ (8009f80 <HAL_RCC_OscConfig+0x298>)
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	6a1b      	ldr	r3, [r3, #32]
 8009f4a:	490d      	ldr	r1, [pc, #52]	@ (8009f80 <HAL_RCC_OscConfig+0x298>)
 8009f4c:	4313      	orrs	r3, r2
 8009f4e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009f50:	4b0b      	ldr	r3, [pc, #44]	@ (8009f80 <HAL_RCC_OscConfig+0x298>)
 8009f52:	685b      	ldr	r3, [r3, #4]
 8009f54:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	69db      	ldr	r3, [r3, #28]
 8009f5c:	021b      	lsls	r3, r3, #8
 8009f5e:	4908      	ldr	r1, [pc, #32]	@ (8009f80 <HAL_RCC_OscConfig+0x298>)
 8009f60:	4313      	orrs	r3, r2
 8009f62:	604b      	str	r3, [r1, #4]
 8009f64:	e025      	b.n	8009fb2 <HAL_RCC_OscConfig+0x2ca>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8009f66:	4b06      	ldr	r3, [pc, #24]	@ (8009f80 <HAL_RCC_OscConfig+0x298>)
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	4a05      	ldr	r2, [pc, #20]	@ (8009f80 <HAL_RCC_OscConfig+0x298>)
 8009f6c:	f023 0301 	bic.w	r3, r3, #1
 8009f70:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009f72:	f7fe f9bf 	bl	80082f4 <HAL_GetTick>
 8009f76:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8009f78:	e013      	b.n	8009fa2 <HAL_RCC_OscConfig+0x2ba>
 8009f7a:	bf00      	nop
 8009f7c:	080123b4 	.word	0x080123b4
 8009f80:	40021000 	.word	0x40021000
 8009f84:	08012584 	.word	0x08012584
 8009f88:	20000024 	.word	0x20000024
 8009f8c:	20000028 	.word	0x20000028
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009f90:	f7fe f9b0 	bl	80082f4 <HAL_GetTick>
 8009f94:	4602      	mov	r2, r0
 8009f96:	693b      	ldr	r3, [r7, #16]
 8009f98:	1ad3      	subs	r3, r2, r3
 8009f9a:	2b02      	cmp	r3, #2
 8009f9c:	d901      	bls.n	8009fa2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8009f9e:	2303      	movs	r3, #3
 8009fa0:	e39b      	b.n	800a6da <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8009fa2:	4b97      	ldr	r3, [pc, #604]	@ (800a200 <HAL_RCC_OscConfig+0x518>)
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	f003 0302 	and.w	r3, r3, #2
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d1f0      	bne.n	8009f90 <HAL_RCC_OscConfig+0x2a8>
 8009fae:	e000      	b.n	8009fb2 <HAL_RCC_OscConfig+0x2ca>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8009fb0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	f003 0301 	and.w	r3, r3, #1
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d07e      	beq.n	800a0bc <HAL_RCC_OscConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	685b      	ldr	r3, [r3, #4]
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d00e      	beq.n	8009fe4 <HAL_RCC_OscConfig+0x2fc>
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	685b      	ldr	r3, [r3, #4]
 8009fca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009fce:	d009      	beq.n	8009fe4 <HAL_RCC_OscConfig+0x2fc>
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	685b      	ldr	r3, [r3, #4]
 8009fd4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009fd8:	d004      	beq.n	8009fe4 <HAL_RCC_OscConfig+0x2fc>
 8009fda:	f240 2119 	movw	r1, #537	@ 0x219
 8009fde:	4889      	ldr	r0, [pc, #548]	@ (800a204 <HAL_RCC_OscConfig+0x51c>)
 8009fe0:	f7fd fb5e 	bl	80076a0 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8009fe4:	69bb      	ldr	r3, [r7, #24]
 8009fe6:	2b08      	cmp	r3, #8
 8009fe8:	d005      	beq.n	8009ff6 <HAL_RCC_OscConfig+0x30e>
 8009fea:	69bb      	ldr	r3, [r7, #24]
 8009fec:	2b0c      	cmp	r3, #12
 8009fee:	d10e      	bne.n	800a00e <HAL_RCC_OscConfig+0x326>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8009ff0:	697b      	ldr	r3, [r7, #20]
 8009ff2:	2b03      	cmp	r3, #3
 8009ff4:	d10b      	bne.n	800a00e <HAL_RCC_OscConfig+0x326>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009ff6:	4b82      	ldr	r3, [pc, #520]	@ (800a200 <HAL_RCC_OscConfig+0x518>)
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d05b      	beq.n	800a0ba <HAL_RCC_OscConfig+0x3d2>
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	685b      	ldr	r3, [r3, #4]
 800a006:	2b00      	cmp	r3, #0
 800a008:	d157      	bne.n	800a0ba <HAL_RCC_OscConfig+0x3d2>
      {
        return HAL_ERROR;
 800a00a:	2301      	movs	r3, #1
 800a00c:	e365      	b.n	800a6da <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	685b      	ldr	r3, [r3, #4]
 800a012:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a016:	d106      	bne.n	800a026 <HAL_RCC_OscConfig+0x33e>
 800a018:	4b79      	ldr	r3, [pc, #484]	@ (800a200 <HAL_RCC_OscConfig+0x518>)
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	4a78      	ldr	r2, [pc, #480]	@ (800a200 <HAL_RCC_OscConfig+0x518>)
 800a01e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a022:	6013      	str	r3, [r2, #0]
 800a024:	e01d      	b.n	800a062 <HAL_RCC_OscConfig+0x37a>
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	685b      	ldr	r3, [r3, #4]
 800a02a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a02e:	d10c      	bne.n	800a04a <HAL_RCC_OscConfig+0x362>
 800a030:	4b73      	ldr	r3, [pc, #460]	@ (800a200 <HAL_RCC_OscConfig+0x518>)
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	4a72      	ldr	r2, [pc, #456]	@ (800a200 <HAL_RCC_OscConfig+0x518>)
 800a036:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a03a:	6013      	str	r3, [r2, #0]
 800a03c:	4b70      	ldr	r3, [pc, #448]	@ (800a200 <HAL_RCC_OscConfig+0x518>)
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	4a6f      	ldr	r2, [pc, #444]	@ (800a200 <HAL_RCC_OscConfig+0x518>)
 800a042:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a046:	6013      	str	r3, [r2, #0]
 800a048:	e00b      	b.n	800a062 <HAL_RCC_OscConfig+0x37a>
 800a04a:	4b6d      	ldr	r3, [pc, #436]	@ (800a200 <HAL_RCC_OscConfig+0x518>)
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	4a6c      	ldr	r2, [pc, #432]	@ (800a200 <HAL_RCC_OscConfig+0x518>)
 800a050:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a054:	6013      	str	r3, [r2, #0]
 800a056:	4b6a      	ldr	r3, [pc, #424]	@ (800a200 <HAL_RCC_OscConfig+0x518>)
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	4a69      	ldr	r2, [pc, #420]	@ (800a200 <HAL_RCC_OscConfig+0x518>)
 800a05c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a060:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	685b      	ldr	r3, [r3, #4]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d013      	beq.n	800a092 <HAL_RCC_OscConfig+0x3aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a06a:	f7fe f943 	bl	80082f4 <HAL_GetTick>
 800a06e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a070:	e008      	b.n	800a084 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a072:	f7fe f93f 	bl	80082f4 <HAL_GetTick>
 800a076:	4602      	mov	r2, r0
 800a078:	693b      	ldr	r3, [r7, #16]
 800a07a:	1ad3      	subs	r3, r2, r3
 800a07c:	2b64      	cmp	r3, #100	@ 0x64
 800a07e:	d901      	bls.n	800a084 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 800a080:	2303      	movs	r3, #3
 800a082:	e32a      	b.n	800a6da <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a084:	4b5e      	ldr	r3, [pc, #376]	@ (800a200 <HAL_RCC_OscConfig+0x518>)
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d0f0      	beq.n	800a072 <HAL_RCC_OscConfig+0x38a>
 800a090:	e014      	b.n	800a0bc <HAL_RCC_OscConfig+0x3d4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a092:	f7fe f92f 	bl	80082f4 <HAL_GetTick>
 800a096:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a098:	e008      	b.n	800a0ac <HAL_RCC_OscConfig+0x3c4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a09a:	f7fe f92b 	bl	80082f4 <HAL_GetTick>
 800a09e:	4602      	mov	r2, r0
 800a0a0:	693b      	ldr	r3, [r7, #16]
 800a0a2:	1ad3      	subs	r3, r2, r3
 800a0a4:	2b64      	cmp	r3, #100	@ 0x64
 800a0a6:	d901      	bls.n	800a0ac <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 800a0a8:	2303      	movs	r3, #3
 800a0aa:	e316      	b.n	800a6da <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a0ac:	4b54      	ldr	r3, [pc, #336]	@ (800a200 <HAL_RCC_OscConfig+0x518>)
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d1f0      	bne.n	800a09a <HAL_RCC_OscConfig+0x3b2>
 800a0b8:	e000      	b.n	800a0bc <HAL_RCC_OscConfig+0x3d4>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a0ba:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	f003 0302 	and.w	r3, r3, #2
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d077      	beq.n	800a1b8 <HAL_RCC_OscConfig+0x4d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	68db      	ldr	r3, [r3, #12]
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d009      	beq.n	800a0e4 <HAL_RCC_OscConfig+0x3fc>
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	68db      	ldr	r3, [r3, #12]
 800a0d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a0d8:	d004      	beq.n	800a0e4 <HAL_RCC_OscConfig+0x3fc>
 800a0da:	f44f 7113 	mov.w	r1, #588	@ 0x24c
 800a0de:	4849      	ldr	r0, [pc, #292]	@ (800a204 <HAL_RCC_OscConfig+0x51c>)
 800a0e0:	f7fd fade 	bl	80076a0 <assert_failed>
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	691b      	ldr	r3, [r3, #16]
 800a0e8:	2b1f      	cmp	r3, #31
 800a0ea:	d904      	bls.n	800a0f6 <HAL_RCC_OscConfig+0x40e>
 800a0ec:	f240 214d 	movw	r1, #589	@ 0x24d
 800a0f0:	4844      	ldr	r0, [pc, #272]	@ (800a204 <HAL_RCC_OscConfig+0x51c>)
 800a0f2:	f7fd fad5 	bl	80076a0 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800a0f6:	69bb      	ldr	r3, [r7, #24]
 800a0f8:	2b04      	cmp	r3, #4
 800a0fa:	d005      	beq.n	800a108 <HAL_RCC_OscConfig+0x420>
 800a0fc:	69bb      	ldr	r3, [r7, #24]
 800a0fe:	2b0c      	cmp	r3, #12
 800a100:	d119      	bne.n	800a136 <HAL_RCC_OscConfig+0x44e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800a102:	697b      	ldr	r3, [r7, #20]
 800a104:	2b02      	cmp	r3, #2
 800a106:	d116      	bne.n	800a136 <HAL_RCC_OscConfig+0x44e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a108:	4b3d      	ldr	r3, [pc, #244]	@ (800a200 <HAL_RCC_OscConfig+0x518>)
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a110:	2b00      	cmp	r3, #0
 800a112:	d005      	beq.n	800a120 <HAL_RCC_OscConfig+0x438>
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	68db      	ldr	r3, [r3, #12]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d101      	bne.n	800a120 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 800a11c:	2301      	movs	r3, #1
 800a11e:	e2dc      	b.n	800a6da <HAL_RCC_OscConfig+0x9f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a120:	4b37      	ldr	r3, [pc, #220]	@ (800a200 <HAL_RCC_OscConfig+0x518>)
 800a122:	685b      	ldr	r3, [r3, #4]
 800a124:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	691b      	ldr	r3, [r3, #16]
 800a12c:	061b      	lsls	r3, r3, #24
 800a12e:	4934      	ldr	r1, [pc, #208]	@ (800a200 <HAL_RCC_OscConfig+0x518>)
 800a130:	4313      	orrs	r3, r2
 800a132:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a134:	e040      	b.n	800a1b8 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	68db      	ldr	r3, [r3, #12]
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d023      	beq.n	800a186 <HAL_RCC_OscConfig+0x49e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a13e:	4b30      	ldr	r3, [pc, #192]	@ (800a200 <HAL_RCC_OscConfig+0x518>)
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	4a2f      	ldr	r2, [pc, #188]	@ (800a200 <HAL_RCC_OscConfig+0x518>)
 800a144:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a148:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a14a:	f7fe f8d3 	bl	80082f4 <HAL_GetTick>
 800a14e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a150:	e008      	b.n	800a164 <HAL_RCC_OscConfig+0x47c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a152:	f7fe f8cf 	bl	80082f4 <HAL_GetTick>
 800a156:	4602      	mov	r2, r0
 800a158:	693b      	ldr	r3, [r7, #16]
 800a15a:	1ad3      	subs	r3, r2, r3
 800a15c:	2b02      	cmp	r3, #2
 800a15e:	d901      	bls.n	800a164 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800a160:	2303      	movs	r3, #3
 800a162:	e2ba      	b.n	800a6da <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a164:	4b26      	ldr	r3, [pc, #152]	@ (800a200 <HAL_RCC_OscConfig+0x518>)
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d0f0      	beq.n	800a152 <HAL_RCC_OscConfig+0x46a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a170:	4b23      	ldr	r3, [pc, #140]	@ (800a200 <HAL_RCC_OscConfig+0x518>)
 800a172:	685b      	ldr	r3, [r3, #4]
 800a174:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	691b      	ldr	r3, [r3, #16]
 800a17c:	061b      	lsls	r3, r3, #24
 800a17e:	4920      	ldr	r1, [pc, #128]	@ (800a200 <HAL_RCC_OscConfig+0x518>)
 800a180:	4313      	orrs	r3, r2
 800a182:	604b      	str	r3, [r1, #4]
 800a184:	e018      	b.n	800a1b8 <HAL_RCC_OscConfig+0x4d0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a186:	4b1e      	ldr	r3, [pc, #120]	@ (800a200 <HAL_RCC_OscConfig+0x518>)
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	4a1d      	ldr	r2, [pc, #116]	@ (800a200 <HAL_RCC_OscConfig+0x518>)
 800a18c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a190:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a192:	f7fe f8af 	bl	80082f4 <HAL_GetTick>
 800a196:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a198:	e008      	b.n	800a1ac <HAL_RCC_OscConfig+0x4c4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a19a:	f7fe f8ab 	bl	80082f4 <HAL_GetTick>
 800a19e:	4602      	mov	r2, r0
 800a1a0:	693b      	ldr	r3, [r7, #16]
 800a1a2:	1ad3      	subs	r3, r2, r3
 800a1a4:	2b02      	cmp	r3, #2
 800a1a6:	d901      	bls.n	800a1ac <HAL_RCC_OscConfig+0x4c4>
          {
            return HAL_TIMEOUT;
 800a1a8:	2303      	movs	r3, #3
 800a1aa:	e296      	b.n	800a6da <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a1ac:	4b14      	ldr	r3, [pc, #80]	@ (800a200 <HAL_RCC_OscConfig+0x518>)
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d1f0      	bne.n	800a19a <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	f003 0308 	and.w	r3, r3, #8
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d04e      	beq.n	800a262 <HAL_RCC_OscConfig+0x57a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	695b      	ldr	r3, [r3, #20]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d008      	beq.n	800a1de <HAL_RCC_OscConfig+0x4f6>
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	695b      	ldr	r3, [r3, #20]
 800a1d0:	2b01      	cmp	r3, #1
 800a1d2:	d004      	beq.n	800a1de <HAL_RCC_OscConfig+0x4f6>
 800a1d4:	f240 218d 	movw	r1, #653	@ 0x28d
 800a1d8:	480a      	ldr	r0, [pc, #40]	@ (800a204 <HAL_RCC_OscConfig+0x51c>)
 800a1da:	f7fd fa61 	bl	80076a0 <assert_failed>

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	695b      	ldr	r3, [r3, #20]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d021      	beq.n	800a22a <HAL_RCC_OscConfig+0x542>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a1e6:	4b06      	ldr	r3, [pc, #24]	@ (800a200 <HAL_RCC_OscConfig+0x518>)
 800a1e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a1ec:	4a04      	ldr	r2, [pc, #16]	@ (800a200 <HAL_RCC_OscConfig+0x518>)
 800a1ee:	f043 0301 	orr.w	r3, r3, #1
 800a1f2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a1f6:	f7fe f87d 	bl	80082f4 <HAL_GetTick>
 800a1fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a1fc:	e00d      	b.n	800a21a <HAL_RCC_OscConfig+0x532>
 800a1fe:	bf00      	nop
 800a200:	40021000 	.word	0x40021000
 800a204:	080123b4 	.word	0x080123b4
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a208:	f7fe f874 	bl	80082f4 <HAL_GetTick>
 800a20c:	4602      	mov	r2, r0
 800a20e:	693b      	ldr	r3, [r7, #16]
 800a210:	1ad3      	subs	r3, r2, r3
 800a212:	2b02      	cmp	r3, #2
 800a214:	d901      	bls.n	800a21a <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 800a216:	2303      	movs	r3, #3
 800a218:	e25f      	b.n	800a6da <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a21a:	4b66      	ldr	r3, [pc, #408]	@ (800a3b4 <HAL_RCC_OscConfig+0x6cc>)
 800a21c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a220:	f003 0302 	and.w	r3, r3, #2
 800a224:	2b00      	cmp	r3, #0
 800a226:	d0ef      	beq.n	800a208 <HAL_RCC_OscConfig+0x520>
 800a228:	e01b      	b.n	800a262 <HAL_RCC_OscConfig+0x57a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a22a:	4b62      	ldr	r3, [pc, #392]	@ (800a3b4 <HAL_RCC_OscConfig+0x6cc>)
 800a22c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a230:	4a60      	ldr	r2, [pc, #384]	@ (800a3b4 <HAL_RCC_OscConfig+0x6cc>)
 800a232:	f023 0301 	bic.w	r3, r3, #1
 800a236:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a23a:	f7fe f85b 	bl	80082f4 <HAL_GetTick>
 800a23e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a240:	e008      	b.n	800a254 <HAL_RCC_OscConfig+0x56c>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a242:	f7fe f857 	bl	80082f4 <HAL_GetTick>
 800a246:	4602      	mov	r2, r0
 800a248:	693b      	ldr	r3, [r7, #16]
 800a24a:	1ad3      	subs	r3, r2, r3
 800a24c:	2b02      	cmp	r3, #2
 800a24e:	d901      	bls.n	800a254 <HAL_RCC_OscConfig+0x56c>
        {
          return HAL_TIMEOUT;
 800a250:	2303      	movs	r3, #3
 800a252:	e242      	b.n	800a6da <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a254:	4b57      	ldr	r3, [pc, #348]	@ (800a3b4 <HAL_RCC_OscConfig+0x6cc>)
 800a256:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a25a:	f003 0302 	and.w	r3, r3, #2
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d1ef      	bne.n	800a242 <HAL_RCC_OscConfig+0x55a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	f003 0304 	and.w	r3, r3, #4
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	f000 80b8 	beq.w	800a3e0 <HAL_RCC_OscConfig+0x6f8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a270:	2300      	movs	r3, #0
 800a272:	77fb      	strb	r3, [r7, #31]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	689b      	ldr	r3, [r3, #8]
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d00c      	beq.n	800a296 <HAL_RCC_OscConfig+0x5ae>
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	689b      	ldr	r3, [r3, #8]
 800a280:	2b01      	cmp	r3, #1
 800a282:	d008      	beq.n	800a296 <HAL_RCC_OscConfig+0x5ae>
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	689b      	ldr	r3, [r3, #8]
 800a288:	2b05      	cmp	r3, #5
 800a28a:	d004      	beq.n	800a296 <HAL_RCC_OscConfig+0x5ae>
 800a28c:	f44f 7138 	mov.w	r1, #736	@ 0x2e0
 800a290:	4849      	ldr	r0, [pc, #292]	@ (800a3b8 <HAL_RCC_OscConfig+0x6d0>)
 800a292:	f7fd fa05 	bl	80076a0 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800a296:	4b47      	ldr	r3, [pc, #284]	@ (800a3b4 <HAL_RCC_OscConfig+0x6cc>)
 800a298:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a29a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d10d      	bne.n	800a2be <HAL_RCC_OscConfig+0x5d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a2a2:	4b44      	ldr	r3, [pc, #272]	@ (800a3b4 <HAL_RCC_OscConfig+0x6cc>)
 800a2a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a2a6:	4a43      	ldr	r2, [pc, #268]	@ (800a3b4 <HAL_RCC_OscConfig+0x6cc>)
 800a2a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a2ac:	6593      	str	r3, [r2, #88]	@ 0x58
 800a2ae:	4b41      	ldr	r3, [pc, #260]	@ (800a3b4 <HAL_RCC_OscConfig+0x6cc>)
 800a2b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a2b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a2b6:	60bb      	str	r3, [r7, #8]
 800a2b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a2ba:	2301      	movs	r3, #1
 800a2bc:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a2be:	4b3f      	ldr	r3, [pc, #252]	@ (800a3bc <HAL_RCC_OscConfig+0x6d4>)
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d118      	bne.n	800a2fc <HAL_RCC_OscConfig+0x614>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a2ca:	4b3c      	ldr	r3, [pc, #240]	@ (800a3bc <HAL_RCC_OscConfig+0x6d4>)
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	4a3b      	ldr	r2, [pc, #236]	@ (800a3bc <HAL_RCC_OscConfig+0x6d4>)
 800a2d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a2d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a2d6:	f7fe f80d 	bl	80082f4 <HAL_GetTick>
 800a2da:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a2dc:	e008      	b.n	800a2f0 <HAL_RCC_OscConfig+0x608>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a2de:	f7fe f809 	bl	80082f4 <HAL_GetTick>
 800a2e2:	4602      	mov	r2, r0
 800a2e4:	693b      	ldr	r3, [r7, #16]
 800a2e6:	1ad3      	subs	r3, r2, r3
 800a2e8:	2b02      	cmp	r3, #2
 800a2ea:	d901      	bls.n	800a2f0 <HAL_RCC_OscConfig+0x608>
        {
          return HAL_TIMEOUT;
 800a2ec:	2303      	movs	r3, #3
 800a2ee:	e1f4      	b.n	800a6da <HAL_RCC_OscConfig+0x9f2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a2f0:	4b32      	ldr	r3, [pc, #200]	@ (800a3bc <HAL_RCC_OscConfig+0x6d4>)
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d0f0      	beq.n	800a2de <HAL_RCC_OscConfig+0x5f6>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	689b      	ldr	r3, [r3, #8]
 800a300:	2b01      	cmp	r3, #1
 800a302:	d108      	bne.n	800a316 <HAL_RCC_OscConfig+0x62e>
 800a304:	4b2b      	ldr	r3, [pc, #172]	@ (800a3b4 <HAL_RCC_OscConfig+0x6cc>)
 800a306:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a30a:	4a2a      	ldr	r2, [pc, #168]	@ (800a3b4 <HAL_RCC_OscConfig+0x6cc>)
 800a30c:	f043 0301 	orr.w	r3, r3, #1
 800a310:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a314:	e024      	b.n	800a360 <HAL_RCC_OscConfig+0x678>
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	689b      	ldr	r3, [r3, #8]
 800a31a:	2b05      	cmp	r3, #5
 800a31c:	d110      	bne.n	800a340 <HAL_RCC_OscConfig+0x658>
 800a31e:	4b25      	ldr	r3, [pc, #148]	@ (800a3b4 <HAL_RCC_OscConfig+0x6cc>)
 800a320:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a324:	4a23      	ldr	r2, [pc, #140]	@ (800a3b4 <HAL_RCC_OscConfig+0x6cc>)
 800a326:	f043 0304 	orr.w	r3, r3, #4
 800a32a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a32e:	4b21      	ldr	r3, [pc, #132]	@ (800a3b4 <HAL_RCC_OscConfig+0x6cc>)
 800a330:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a334:	4a1f      	ldr	r2, [pc, #124]	@ (800a3b4 <HAL_RCC_OscConfig+0x6cc>)
 800a336:	f043 0301 	orr.w	r3, r3, #1
 800a33a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a33e:	e00f      	b.n	800a360 <HAL_RCC_OscConfig+0x678>
 800a340:	4b1c      	ldr	r3, [pc, #112]	@ (800a3b4 <HAL_RCC_OscConfig+0x6cc>)
 800a342:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a346:	4a1b      	ldr	r2, [pc, #108]	@ (800a3b4 <HAL_RCC_OscConfig+0x6cc>)
 800a348:	f023 0301 	bic.w	r3, r3, #1
 800a34c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a350:	4b18      	ldr	r3, [pc, #96]	@ (800a3b4 <HAL_RCC_OscConfig+0x6cc>)
 800a352:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a356:	4a17      	ldr	r2, [pc, #92]	@ (800a3b4 <HAL_RCC_OscConfig+0x6cc>)
 800a358:	f023 0304 	bic.w	r3, r3, #4
 800a35c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	689b      	ldr	r3, [r3, #8]
 800a364:	2b00      	cmp	r3, #0
 800a366:	d016      	beq.n	800a396 <HAL_RCC_OscConfig+0x6ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a368:	f7fd ffc4 	bl	80082f4 <HAL_GetTick>
 800a36c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a36e:	e00a      	b.n	800a386 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a370:	f7fd ffc0 	bl	80082f4 <HAL_GetTick>
 800a374:	4602      	mov	r2, r0
 800a376:	693b      	ldr	r3, [r7, #16]
 800a378:	1ad3      	subs	r3, r2, r3
 800a37a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a37e:	4293      	cmp	r3, r2
 800a380:	d901      	bls.n	800a386 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 800a382:	2303      	movs	r3, #3
 800a384:	e1a9      	b.n	800a6da <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a386:	4b0b      	ldr	r3, [pc, #44]	@ (800a3b4 <HAL_RCC_OscConfig+0x6cc>)
 800a388:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a38c:	f003 0302 	and.w	r3, r3, #2
 800a390:	2b00      	cmp	r3, #0
 800a392:	d0ed      	beq.n	800a370 <HAL_RCC_OscConfig+0x688>
 800a394:	e01b      	b.n	800a3ce <HAL_RCC_OscConfig+0x6e6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a396:	f7fd ffad 	bl	80082f4 <HAL_GetTick>
 800a39a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a39c:	e010      	b.n	800a3c0 <HAL_RCC_OscConfig+0x6d8>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a39e:	f7fd ffa9 	bl	80082f4 <HAL_GetTick>
 800a3a2:	4602      	mov	r2, r0
 800a3a4:	693b      	ldr	r3, [r7, #16]
 800a3a6:	1ad3      	subs	r3, r2, r3
 800a3a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a3ac:	4293      	cmp	r3, r2
 800a3ae:	d907      	bls.n	800a3c0 <HAL_RCC_OscConfig+0x6d8>
        {
          return HAL_TIMEOUT;
 800a3b0:	2303      	movs	r3, #3
 800a3b2:	e192      	b.n	800a6da <HAL_RCC_OscConfig+0x9f2>
 800a3b4:	40021000 	.word	0x40021000
 800a3b8:	080123b4 	.word	0x080123b4
 800a3bc:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a3c0:	4b98      	ldr	r3, [pc, #608]	@ (800a624 <HAL_RCC_OscConfig+0x93c>)
 800a3c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a3c6:	f003 0302 	and.w	r3, r3, #2
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d1e7      	bne.n	800a39e <HAL_RCC_OscConfig+0x6b6>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a3ce:	7ffb      	ldrb	r3, [r7, #31]
 800a3d0:	2b01      	cmp	r3, #1
 800a3d2:	d105      	bne.n	800a3e0 <HAL_RCC_OscConfig+0x6f8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a3d4:	4b93      	ldr	r3, [pc, #588]	@ (800a624 <HAL_RCC_OscConfig+0x93c>)
 800a3d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a3d8:	4a92      	ldr	r2, [pc, #584]	@ (800a624 <HAL_RCC_OscConfig+0x93c>)
 800a3da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a3de:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d00c      	beq.n	800a402 <HAL_RCC_OscConfig+0x71a>
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3ec:	2b01      	cmp	r3, #1
 800a3ee:	d008      	beq.n	800a402 <HAL_RCC_OscConfig+0x71a>
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3f4:	2b02      	cmp	r3, #2
 800a3f6:	d004      	beq.n	800a402 <HAL_RCC_OscConfig+0x71a>
 800a3f8:	f240 316e 	movw	r1, #878	@ 0x36e
 800a3fc:	488a      	ldr	r0, [pc, #552]	@ (800a628 <HAL_RCC_OscConfig+0x940>)
 800a3fe:	f7fd f94f 	bl	80076a0 <assert_failed>

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a406:	2b00      	cmp	r3, #0
 800a408:	f000 8166 	beq.w	800a6d8 <HAL_RCC_OscConfig+0x9f0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a410:	2b02      	cmp	r3, #2
 800a412:	f040 813c 	bne.w	800a68e <HAL_RCC_OscConfig+0x9a6>
    {
      /* Check the parameters */
      assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d010      	beq.n	800a440 <HAL_RCC_OscConfig+0x758>
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a422:	2b01      	cmp	r3, #1
 800a424:	d00c      	beq.n	800a440 <HAL_RCC_OscConfig+0x758>
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a42a:	2b02      	cmp	r3, #2
 800a42c:	d008      	beq.n	800a440 <HAL_RCC_OscConfig+0x758>
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a432:	2b03      	cmp	r3, #3
 800a434:	d004      	beq.n	800a440 <HAL_RCC_OscConfig+0x758>
 800a436:	f240 3176 	movw	r1, #886	@ 0x376
 800a43a:	487b      	ldr	r0, [pc, #492]	@ (800a628 <HAL_RCC_OscConfig+0x940>)
 800a43c:	f7fd f930 	bl	80076a0 <assert_failed>
      assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a444:	2b00      	cmp	r3, #0
 800a446:	d003      	beq.n	800a450 <HAL_RCC_OscConfig+0x768>
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a44c:	2b08      	cmp	r3, #8
 800a44e:	d904      	bls.n	800a45a <HAL_RCC_OscConfig+0x772>
 800a450:	f240 3177 	movw	r1, #887	@ 0x377
 800a454:	4874      	ldr	r0, [pc, #464]	@ (800a628 <HAL_RCC_OscConfig+0x940>)
 800a456:	f7fd f923 	bl	80076a0 <assert_failed>
      assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a45e:	2b07      	cmp	r3, #7
 800a460:	d903      	bls.n	800a46a <HAL_RCC_OscConfig+0x782>
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a466:	2b56      	cmp	r3, #86	@ 0x56
 800a468:	d904      	bls.n	800a474 <HAL_RCC_OscConfig+0x78c>
 800a46a:	f44f 715e 	mov.w	r1, #888	@ 0x378
 800a46e:	486e      	ldr	r0, [pc, #440]	@ (800a628 <HAL_RCC_OscConfig+0x940>)
 800a470:	f7fd f916 	bl	80076a0 <assert_failed>
#if defined(RCC_PLLP_SUPPORT)
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a478:	2b07      	cmp	r3, #7
 800a47a:	d008      	beq.n	800a48e <HAL_RCC_OscConfig+0x7a6>
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a480:	2b11      	cmp	r3, #17
 800a482:	d004      	beq.n	800a48e <HAL_RCC_OscConfig+0x7a6>
 800a484:	f240 317a 	movw	r1, #890	@ 0x37a
 800a488:	4867      	ldr	r0, [pc, #412]	@ (800a628 <HAL_RCC_OscConfig+0x940>)
 800a48a:	f7fd f909 	bl	80076a0 <assert_failed>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a492:	2b02      	cmp	r3, #2
 800a494:	d010      	beq.n	800a4b8 <HAL_RCC_OscConfig+0x7d0>
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a49a:	2b04      	cmp	r3, #4
 800a49c:	d00c      	beq.n	800a4b8 <HAL_RCC_OscConfig+0x7d0>
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a4a2:	2b06      	cmp	r3, #6
 800a4a4:	d008      	beq.n	800a4b8 <HAL_RCC_OscConfig+0x7d0>
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a4aa:	2b08      	cmp	r3, #8
 800a4ac:	d004      	beq.n	800a4b8 <HAL_RCC_OscConfig+0x7d0>
 800a4ae:	f44f 715f 	mov.w	r1, #892	@ 0x37c
 800a4b2:	485d      	ldr	r0, [pc, #372]	@ (800a628 <HAL_RCC_OscConfig+0x940>)
 800a4b4:	f7fd f8f4 	bl	80076a0 <assert_failed>
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4bc:	2b02      	cmp	r3, #2
 800a4be:	d010      	beq.n	800a4e2 <HAL_RCC_OscConfig+0x7fa>
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4c4:	2b04      	cmp	r3, #4
 800a4c6:	d00c      	beq.n	800a4e2 <HAL_RCC_OscConfig+0x7fa>
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4cc:	2b06      	cmp	r3, #6
 800a4ce:	d008      	beq.n	800a4e2 <HAL_RCC_OscConfig+0x7fa>
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4d4:	2b08      	cmp	r3, #8
 800a4d6:	d004      	beq.n	800a4e2 <HAL_RCC_OscConfig+0x7fa>
 800a4d8:	f240 317d 	movw	r1, #893	@ 0x37d
 800a4dc:	4852      	ldr	r0, [pc, #328]	@ (800a628 <HAL_RCC_OscConfig+0x940>)
 800a4de:	f7fd f8df 	bl	80076a0 <assert_failed>

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800a4e2:	4b50      	ldr	r3, [pc, #320]	@ (800a624 <HAL_RCC_OscConfig+0x93c>)
 800a4e4:	68db      	ldr	r3, [r3, #12]
 800a4e6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a4e8:	697b      	ldr	r3, [r7, #20]
 800a4ea:	f003 0203 	and.w	r2, r3, #3
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4f2:	429a      	cmp	r2, r3
 800a4f4:	d130      	bne.n	800a558 <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a4f6:	697b      	ldr	r3, [r7, #20]
 800a4f8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a500:	3b01      	subs	r3, #1
 800a502:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a504:	429a      	cmp	r2, r3
 800a506:	d127      	bne.n	800a558 <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a508:	697b      	ldr	r3, [r7, #20]
 800a50a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a512:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a514:	429a      	cmp	r2, r3
 800a516:	d11f      	bne.n	800a558 <HAL_RCC_OscConfig+0x870>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800a518:	697b      	ldr	r3, [r7, #20]
 800a51a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a51e:	687a      	ldr	r2, [r7, #4]
 800a520:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800a522:	2a07      	cmp	r2, #7
 800a524:	bf14      	ite	ne
 800a526:	2201      	movne	r2, #1
 800a528:	2200      	moveq	r2, #0
 800a52a:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a52c:	4293      	cmp	r3, r2
 800a52e:	d113      	bne.n	800a558 <HAL_RCC_OscConfig+0x870>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a530:	697b      	ldr	r3, [r7, #20]
 800a532:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a53a:	085b      	lsrs	r3, r3, #1
 800a53c:	3b01      	subs	r3, #1
 800a53e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800a540:	429a      	cmp	r2, r3
 800a542:	d109      	bne.n	800a558 <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800a544:	697b      	ldr	r3, [r7, #20]
 800a546:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a54e:	085b      	lsrs	r3, r3, #1
 800a550:	3b01      	subs	r3, #1
 800a552:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a554:	429a      	cmp	r2, r3
 800a556:	d074      	beq.n	800a642 <HAL_RCC_OscConfig+0x95a>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a558:	69bb      	ldr	r3, [r7, #24]
 800a55a:	2b0c      	cmp	r3, #12
 800a55c:	d06f      	beq.n	800a63e <HAL_RCC_OscConfig+0x956>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800a55e:	4b31      	ldr	r3, [pc, #196]	@ (800a624 <HAL_RCC_OscConfig+0x93c>)
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a566:	2b00      	cmp	r3, #0
 800a568:	d105      	bne.n	800a576 <HAL_RCC_OscConfig+0x88e>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800a56a:	4b2e      	ldr	r3, [pc, #184]	@ (800a624 <HAL_RCC_OscConfig+0x93c>)
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a572:	2b00      	cmp	r3, #0
 800a574:	d001      	beq.n	800a57a <HAL_RCC_OscConfig+0x892>
#endif
            )
          {
            return HAL_ERROR;
 800a576:	2301      	movs	r3, #1
 800a578:	e0af      	b.n	800a6da <HAL_RCC_OscConfig+0x9f2>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800a57a:	4b2a      	ldr	r3, [pc, #168]	@ (800a624 <HAL_RCC_OscConfig+0x93c>)
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	4a29      	ldr	r2, [pc, #164]	@ (800a624 <HAL_RCC_OscConfig+0x93c>)
 800a580:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a584:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a586:	f7fd feb5 	bl	80082f4 <HAL_GetTick>
 800a58a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a58c:	e008      	b.n	800a5a0 <HAL_RCC_OscConfig+0x8b8>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a58e:	f7fd feb1 	bl	80082f4 <HAL_GetTick>
 800a592:	4602      	mov	r2, r0
 800a594:	693b      	ldr	r3, [r7, #16]
 800a596:	1ad3      	subs	r3, r2, r3
 800a598:	2b02      	cmp	r3, #2
 800a59a:	d901      	bls.n	800a5a0 <HAL_RCC_OscConfig+0x8b8>
              {
                return HAL_TIMEOUT;
 800a59c:	2303      	movs	r3, #3
 800a59e:	e09c      	b.n	800a6da <HAL_RCC_OscConfig+0x9f2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a5a0:	4b20      	ldr	r3, [pc, #128]	@ (800a624 <HAL_RCC_OscConfig+0x93c>)
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d1f0      	bne.n	800a58e <HAL_RCC_OscConfig+0x8a6>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a5ac:	4b1d      	ldr	r3, [pc, #116]	@ (800a624 <HAL_RCC_OscConfig+0x93c>)
 800a5ae:	68da      	ldr	r2, [r3, #12]
 800a5b0:	4b1e      	ldr	r3, [pc, #120]	@ (800a62c <HAL_RCC_OscConfig+0x944>)
 800a5b2:	4013      	ands	r3, r2
 800a5b4:	687a      	ldr	r2, [r7, #4]
 800a5b6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800a5b8:	687a      	ldr	r2, [r7, #4]
 800a5ba:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800a5bc:	3a01      	subs	r2, #1
 800a5be:	0112      	lsls	r2, r2, #4
 800a5c0:	4311      	orrs	r1, r2
 800a5c2:	687a      	ldr	r2, [r7, #4]
 800a5c4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800a5c6:	0212      	lsls	r2, r2, #8
 800a5c8:	4311      	orrs	r1, r2
 800a5ca:	687a      	ldr	r2, [r7, #4]
 800a5cc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800a5ce:	0852      	lsrs	r2, r2, #1
 800a5d0:	3a01      	subs	r2, #1
 800a5d2:	0552      	lsls	r2, r2, #21
 800a5d4:	4311      	orrs	r1, r2
 800a5d6:	687a      	ldr	r2, [r7, #4]
 800a5d8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800a5da:	0852      	lsrs	r2, r2, #1
 800a5dc:	3a01      	subs	r2, #1
 800a5de:	0652      	lsls	r2, r2, #25
 800a5e0:	4311      	orrs	r1, r2
 800a5e2:	687a      	ldr	r2, [r7, #4]
 800a5e4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800a5e6:	0912      	lsrs	r2, r2, #4
 800a5e8:	0452      	lsls	r2, r2, #17
 800a5ea:	430a      	orrs	r2, r1
 800a5ec:	490d      	ldr	r1, [pc, #52]	@ (800a624 <HAL_RCC_OscConfig+0x93c>)
 800a5ee:	4313      	orrs	r3, r2
 800a5f0:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800a5f2:	4b0c      	ldr	r3, [pc, #48]	@ (800a624 <HAL_RCC_OscConfig+0x93c>)
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	4a0b      	ldr	r2, [pc, #44]	@ (800a624 <HAL_RCC_OscConfig+0x93c>)
 800a5f8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a5fc:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a5fe:	4b09      	ldr	r3, [pc, #36]	@ (800a624 <HAL_RCC_OscConfig+0x93c>)
 800a600:	68db      	ldr	r3, [r3, #12]
 800a602:	4a08      	ldr	r2, [pc, #32]	@ (800a624 <HAL_RCC_OscConfig+0x93c>)
 800a604:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a608:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a60a:	f7fd fe73 	bl	80082f4 <HAL_GetTick>
 800a60e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a610:	e00e      	b.n	800a630 <HAL_RCC_OscConfig+0x948>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a612:	f7fd fe6f 	bl	80082f4 <HAL_GetTick>
 800a616:	4602      	mov	r2, r0
 800a618:	693b      	ldr	r3, [r7, #16]
 800a61a:	1ad3      	subs	r3, r2, r3
 800a61c:	2b02      	cmp	r3, #2
 800a61e:	d907      	bls.n	800a630 <HAL_RCC_OscConfig+0x948>
              {
                return HAL_TIMEOUT;
 800a620:	2303      	movs	r3, #3
 800a622:	e05a      	b.n	800a6da <HAL_RCC_OscConfig+0x9f2>
 800a624:	40021000 	.word	0x40021000
 800a628:	080123b4 	.word	0x080123b4
 800a62c:	f99d808c 	.word	0xf99d808c
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a630:	4b2c      	ldr	r3, [pc, #176]	@ (800a6e4 <HAL_RCC_OscConfig+0x9fc>)
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d0ea      	beq.n	800a612 <HAL_RCC_OscConfig+0x92a>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a63c:	e04c      	b.n	800a6d8 <HAL_RCC_OscConfig+0x9f0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800a63e:	2301      	movs	r3, #1
 800a640:	e04b      	b.n	800a6da <HAL_RCC_OscConfig+0x9f2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a642:	4b28      	ldr	r3, [pc, #160]	@ (800a6e4 <HAL_RCC_OscConfig+0x9fc>)
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d144      	bne.n	800a6d8 <HAL_RCC_OscConfig+0x9f0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800a64e:	4b25      	ldr	r3, [pc, #148]	@ (800a6e4 <HAL_RCC_OscConfig+0x9fc>)
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	4a24      	ldr	r2, [pc, #144]	@ (800a6e4 <HAL_RCC_OscConfig+0x9fc>)
 800a654:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a658:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a65a:	4b22      	ldr	r3, [pc, #136]	@ (800a6e4 <HAL_RCC_OscConfig+0x9fc>)
 800a65c:	68db      	ldr	r3, [r3, #12]
 800a65e:	4a21      	ldr	r2, [pc, #132]	@ (800a6e4 <HAL_RCC_OscConfig+0x9fc>)
 800a660:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a664:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a666:	f7fd fe45 	bl	80082f4 <HAL_GetTick>
 800a66a:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a66c:	e008      	b.n	800a680 <HAL_RCC_OscConfig+0x998>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a66e:	f7fd fe41 	bl	80082f4 <HAL_GetTick>
 800a672:	4602      	mov	r2, r0
 800a674:	693b      	ldr	r3, [r7, #16]
 800a676:	1ad3      	subs	r3, r2, r3
 800a678:	2b02      	cmp	r3, #2
 800a67a:	d901      	bls.n	800a680 <HAL_RCC_OscConfig+0x998>
            {
              return HAL_TIMEOUT;
 800a67c:	2303      	movs	r3, #3
 800a67e:	e02c      	b.n	800a6da <HAL_RCC_OscConfig+0x9f2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a680:	4b18      	ldr	r3, [pc, #96]	@ (800a6e4 <HAL_RCC_OscConfig+0x9fc>)
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d0f0      	beq.n	800a66e <HAL_RCC_OscConfig+0x986>
 800a68c:	e024      	b.n	800a6d8 <HAL_RCC_OscConfig+0x9f0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a68e:	69bb      	ldr	r3, [r7, #24]
 800a690:	2b0c      	cmp	r3, #12
 800a692:	d01f      	beq.n	800a6d4 <HAL_RCC_OscConfig+0x9ec>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a694:	4b13      	ldr	r3, [pc, #76]	@ (800a6e4 <HAL_RCC_OscConfig+0x9fc>)
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	4a12      	ldr	r2, [pc, #72]	@ (800a6e4 <HAL_RCC_OscConfig+0x9fc>)
 800a69a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a69e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a6a0:	f7fd fe28 	bl	80082f4 <HAL_GetTick>
 800a6a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a6a6:	e008      	b.n	800a6ba <HAL_RCC_OscConfig+0x9d2>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a6a8:	f7fd fe24 	bl	80082f4 <HAL_GetTick>
 800a6ac:	4602      	mov	r2, r0
 800a6ae:	693b      	ldr	r3, [r7, #16]
 800a6b0:	1ad3      	subs	r3, r2, r3
 800a6b2:	2b02      	cmp	r3, #2
 800a6b4:	d901      	bls.n	800a6ba <HAL_RCC_OscConfig+0x9d2>
          {
            return HAL_TIMEOUT;
 800a6b6:	2303      	movs	r3, #3
 800a6b8:	e00f      	b.n	800a6da <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a6ba:	4b0a      	ldr	r3, [pc, #40]	@ (800a6e4 <HAL_RCC_OscConfig+0x9fc>)
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d1f0      	bne.n	800a6a8 <HAL_RCC_OscConfig+0x9c0>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800a6c6:	4b07      	ldr	r3, [pc, #28]	@ (800a6e4 <HAL_RCC_OscConfig+0x9fc>)
 800a6c8:	68da      	ldr	r2, [r3, #12]
 800a6ca:	4906      	ldr	r1, [pc, #24]	@ (800a6e4 <HAL_RCC_OscConfig+0x9fc>)
 800a6cc:	4b06      	ldr	r3, [pc, #24]	@ (800a6e8 <HAL_RCC_OscConfig+0xa00>)
 800a6ce:	4013      	ands	r3, r2
 800a6d0:	60cb      	str	r3, [r1, #12]
 800a6d2:	e001      	b.n	800a6d8 <HAL_RCC_OscConfig+0x9f0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800a6d4:	2301      	movs	r3, #1
 800a6d6:	e000      	b.n	800a6da <HAL_RCC_OscConfig+0x9f2>
      }
    }
  }
  return HAL_OK;
 800a6d8:	2300      	movs	r3, #0
}
 800a6da:	4618      	mov	r0, r3
 800a6dc:	3720      	adds	r7, #32
 800a6de:	46bd      	mov	sp, r7
 800a6e0:	bd80      	pop	{r7, pc}
 800a6e2:	bf00      	nop
 800a6e4:	40021000 	.word	0x40021000
 800a6e8:	feeefffc 	.word	0xfeeefffc

0800a6ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a6ec:	b580      	push	{r7, lr}
 800a6ee:	b084      	sub	sp, #16
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	6078      	str	r0, [r7, #4]
 800a6f4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d101      	bne.n	800a700 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a6fc:	2301      	movs	r3, #1
 800a6fe:	e186      	b.n	800aa0e <HAL_RCC_ClockConfig+0x322>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	2b00      	cmp	r3, #0
 800a706:	d003      	beq.n	800a710 <HAL_RCC_ClockConfig+0x24>
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	2b0f      	cmp	r3, #15
 800a70e:	d904      	bls.n	800a71a <HAL_RCC_ClockConfig+0x2e>
 800a710:	f240 4159 	movw	r1, #1113	@ 0x459
 800a714:	4882      	ldr	r0, [pc, #520]	@ (800a920 <HAL_RCC_ClockConfig+0x234>)
 800a716:	f7fc ffc3 	bl	80076a0 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800a71a:	683b      	ldr	r3, [r7, #0]
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d010      	beq.n	800a742 <HAL_RCC_ClockConfig+0x56>
 800a720:	683b      	ldr	r3, [r7, #0]
 800a722:	2b01      	cmp	r3, #1
 800a724:	d00d      	beq.n	800a742 <HAL_RCC_ClockConfig+0x56>
 800a726:	683b      	ldr	r3, [r7, #0]
 800a728:	2b02      	cmp	r3, #2
 800a72a:	d00a      	beq.n	800a742 <HAL_RCC_ClockConfig+0x56>
 800a72c:	683b      	ldr	r3, [r7, #0]
 800a72e:	2b03      	cmp	r3, #3
 800a730:	d007      	beq.n	800a742 <HAL_RCC_ClockConfig+0x56>
 800a732:	683b      	ldr	r3, [r7, #0]
 800a734:	2b04      	cmp	r3, #4
 800a736:	d004      	beq.n	800a742 <HAL_RCC_ClockConfig+0x56>
 800a738:	f240 415a 	movw	r1, #1114	@ 0x45a
 800a73c:	4878      	ldr	r0, [pc, #480]	@ (800a920 <HAL_RCC_ClockConfig+0x234>)
 800a73e:	f7fc ffaf 	bl	80076a0 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a742:	4b78      	ldr	r3, [pc, #480]	@ (800a924 <HAL_RCC_ClockConfig+0x238>)
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	f003 0307 	and.w	r3, r3, #7
 800a74a:	683a      	ldr	r2, [r7, #0]
 800a74c:	429a      	cmp	r2, r3
 800a74e:	d910      	bls.n	800a772 <HAL_RCC_ClockConfig+0x86>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a750:	4b74      	ldr	r3, [pc, #464]	@ (800a924 <HAL_RCC_ClockConfig+0x238>)
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	f023 0207 	bic.w	r2, r3, #7
 800a758:	4972      	ldr	r1, [pc, #456]	@ (800a924 <HAL_RCC_ClockConfig+0x238>)
 800a75a:	683b      	ldr	r3, [r7, #0]
 800a75c:	4313      	orrs	r3, r2
 800a75e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a760:	4b70      	ldr	r3, [pc, #448]	@ (800a924 <HAL_RCC_ClockConfig+0x238>)
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	f003 0307 	and.w	r3, r3, #7
 800a768:	683a      	ldr	r2, [r7, #0]
 800a76a:	429a      	cmp	r2, r3
 800a76c:	d001      	beq.n	800a772 <HAL_RCC_ClockConfig+0x86>
    {
      return HAL_ERROR;
 800a76e:	2301      	movs	r3, #1
 800a770:	e14d      	b.n	800aa0e <HAL_RCC_ClockConfig+0x322>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	f003 0302 	and.w	r3, r3, #2
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d039      	beq.n	800a7f2 <HAL_RCC_ClockConfig+0x106>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	689b      	ldr	r3, [r3, #8]
 800a782:	2b00      	cmp	r3, #0
 800a784:	d024      	beq.n	800a7d0 <HAL_RCC_ClockConfig+0xe4>
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	689b      	ldr	r3, [r3, #8]
 800a78a:	2b80      	cmp	r3, #128	@ 0x80
 800a78c:	d020      	beq.n	800a7d0 <HAL_RCC_ClockConfig+0xe4>
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	689b      	ldr	r3, [r3, #8]
 800a792:	2b90      	cmp	r3, #144	@ 0x90
 800a794:	d01c      	beq.n	800a7d0 <HAL_RCC_ClockConfig+0xe4>
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	689b      	ldr	r3, [r3, #8]
 800a79a:	2ba0      	cmp	r3, #160	@ 0xa0
 800a79c:	d018      	beq.n	800a7d0 <HAL_RCC_ClockConfig+0xe4>
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	689b      	ldr	r3, [r3, #8]
 800a7a2:	2bb0      	cmp	r3, #176	@ 0xb0
 800a7a4:	d014      	beq.n	800a7d0 <HAL_RCC_ClockConfig+0xe4>
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	689b      	ldr	r3, [r3, #8]
 800a7aa:	2bc0      	cmp	r3, #192	@ 0xc0
 800a7ac:	d010      	beq.n	800a7d0 <HAL_RCC_ClockConfig+0xe4>
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	689b      	ldr	r3, [r3, #8]
 800a7b2:	2bd0      	cmp	r3, #208	@ 0xd0
 800a7b4:	d00c      	beq.n	800a7d0 <HAL_RCC_ClockConfig+0xe4>
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	689b      	ldr	r3, [r3, #8]
 800a7ba:	2be0      	cmp	r3, #224	@ 0xe0
 800a7bc:	d008      	beq.n	800a7d0 <HAL_RCC_ClockConfig+0xe4>
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	689b      	ldr	r3, [r3, #8]
 800a7c2:	2bf0      	cmp	r3, #240	@ 0xf0
 800a7c4:	d004      	beq.n	800a7d0 <HAL_RCC_ClockConfig+0xe4>
 800a7c6:	f240 4172 	movw	r1, #1138	@ 0x472
 800a7ca:	4855      	ldr	r0, [pc, #340]	@ (800a920 <HAL_RCC_ClockConfig+0x234>)
 800a7cc:	f7fc ff68 	bl	80076a0 <assert_failed>

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	689a      	ldr	r2, [r3, #8]
 800a7d4:	4b54      	ldr	r3, [pc, #336]	@ (800a928 <HAL_RCC_ClockConfig+0x23c>)
 800a7d6:	689b      	ldr	r3, [r3, #8]
 800a7d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a7dc:	429a      	cmp	r2, r3
 800a7de:	d908      	bls.n	800a7f2 <HAL_RCC_ClockConfig+0x106>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a7e0:	4b51      	ldr	r3, [pc, #324]	@ (800a928 <HAL_RCC_ClockConfig+0x23c>)
 800a7e2:	689b      	ldr	r3, [r3, #8]
 800a7e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	689b      	ldr	r3, [r3, #8]
 800a7ec:	494e      	ldr	r1, [pc, #312]	@ (800a928 <HAL_RCC_ClockConfig+0x23c>)
 800a7ee:	4313      	orrs	r3, r2
 800a7f0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	f003 0301 	and.w	r3, r3, #1
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d061      	beq.n	800a8c2 <HAL_RCC_ClockConfig+0x1d6>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	685b      	ldr	r3, [r3, #4]
 800a802:	2b00      	cmp	r3, #0
 800a804:	d010      	beq.n	800a828 <HAL_RCC_ClockConfig+0x13c>
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	685b      	ldr	r3, [r3, #4]
 800a80a:	2b01      	cmp	r3, #1
 800a80c:	d00c      	beq.n	800a828 <HAL_RCC_ClockConfig+0x13c>
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	685b      	ldr	r3, [r3, #4]
 800a812:	2b02      	cmp	r3, #2
 800a814:	d008      	beq.n	800a828 <HAL_RCC_ClockConfig+0x13c>
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	685b      	ldr	r3, [r3, #4]
 800a81a:	2b03      	cmp	r3, #3
 800a81c:	d004      	beq.n	800a828 <HAL_RCC_ClockConfig+0x13c>
 800a81e:	f240 417d 	movw	r1, #1149	@ 0x47d
 800a822:	483f      	ldr	r0, [pc, #252]	@ (800a920 <HAL_RCC_ClockConfig+0x234>)
 800a824:	f7fc ff3c 	bl	80076a0 <assert_failed>

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	685b      	ldr	r3, [r3, #4]
 800a82c:	2b03      	cmp	r3, #3
 800a82e:	d107      	bne.n	800a840 <HAL_RCC_ClockConfig+0x154>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a830:	4b3d      	ldr	r3, [pc, #244]	@ (800a928 <HAL_RCC_ClockConfig+0x23c>)
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d121      	bne.n	800a880 <HAL_RCC_ClockConfig+0x194>
      {
        return HAL_ERROR;
 800a83c:	2301      	movs	r3, #1
 800a83e:	e0e6      	b.n	800aa0e <HAL_RCC_ClockConfig+0x322>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	685b      	ldr	r3, [r3, #4]
 800a844:	2b02      	cmp	r3, #2
 800a846:	d107      	bne.n	800a858 <HAL_RCC_ClockConfig+0x16c>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a848:	4b37      	ldr	r3, [pc, #220]	@ (800a928 <HAL_RCC_ClockConfig+0x23c>)
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a850:	2b00      	cmp	r3, #0
 800a852:	d115      	bne.n	800a880 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 800a854:	2301      	movs	r3, #1
 800a856:	e0da      	b.n	800aa0e <HAL_RCC_ClockConfig+0x322>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	685b      	ldr	r3, [r3, #4]
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d107      	bne.n	800a870 <HAL_RCC_ClockConfig+0x184>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a860:	4b31      	ldr	r3, [pc, #196]	@ (800a928 <HAL_RCC_ClockConfig+0x23c>)
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	f003 0302 	and.w	r3, r3, #2
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d109      	bne.n	800a880 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 800a86c:	2301      	movs	r3, #1
 800a86e:	e0ce      	b.n	800aa0e <HAL_RCC_ClockConfig+0x322>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a870:	4b2d      	ldr	r3, [pc, #180]	@ (800a928 <HAL_RCC_ClockConfig+0x23c>)
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d101      	bne.n	800a880 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 800a87c:	2301      	movs	r3, #1
 800a87e:	e0c6      	b.n	800aa0e <HAL_RCC_ClockConfig+0x322>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a880:	4b29      	ldr	r3, [pc, #164]	@ (800a928 <HAL_RCC_ClockConfig+0x23c>)
 800a882:	689b      	ldr	r3, [r3, #8]
 800a884:	f023 0203 	bic.w	r2, r3, #3
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	685b      	ldr	r3, [r3, #4]
 800a88c:	4926      	ldr	r1, [pc, #152]	@ (800a928 <HAL_RCC_ClockConfig+0x23c>)
 800a88e:	4313      	orrs	r3, r2
 800a890:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a892:	f7fd fd2f 	bl	80082f4 <HAL_GetTick>
 800a896:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a898:	e00a      	b.n	800a8b0 <HAL_RCC_ClockConfig+0x1c4>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a89a:	f7fd fd2b 	bl	80082f4 <HAL_GetTick>
 800a89e:	4602      	mov	r2, r0
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	1ad3      	subs	r3, r2, r3
 800a8a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a8a8:	4293      	cmp	r3, r2
 800a8aa:	d901      	bls.n	800a8b0 <HAL_RCC_ClockConfig+0x1c4>
      {
        return HAL_TIMEOUT;
 800a8ac:	2303      	movs	r3, #3
 800a8ae:	e0ae      	b.n	800aa0e <HAL_RCC_ClockConfig+0x322>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a8b0:	4b1d      	ldr	r3, [pc, #116]	@ (800a928 <HAL_RCC_ClockConfig+0x23c>)
 800a8b2:	689b      	ldr	r3, [r3, #8]
 800a8b4:	f003 020c 	and.w	r2, r3, #12
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	685b      	ldr	r3, [r3, #4]
 800a8bc:	009b      	lsls	r3, r3, #2
 800a8be:	429a      	cmp	r2, r3
 800a8c0:	d1eb      	bne.n	800a89a <HAL_RCC_ClockConfig+0x1ae>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	f003 0302 	and.w	r3, r3, #2
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d010      	beq.n	800a8f0 <HAL_RCC_ClockConfig+0x204>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	689a      	ldr	r2, [r3, #8]
 800a8d2:	4b15      	ldr	r3, [pc, #84]	@ (800a928 <HAL_RCC_ClockConfig+0x23c>)
 800a8d4:	689b      	ldr	r3, [r3, #8]
 800a8d6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a8da:	429a      	cmp	r2, r3
 800a8dc:	d208      	bcs.n	800a8f0 <HAL_RCC_ClockConfig+0x204>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a8de:	4b12      	ldr	r3, [pc, #72]	@ (800a928 <HAL_RCC_ClockConfig+0x23c>)
 800a8e0:	689b      	ldr	r3, [r3, #8]
 800a8e2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	689b      	ldr	r3, [r3, #8]
 800a8ea:	490f      	ldr	r1, [pc, #60]	@ (800a928 <HAL_RCC_ClockConfig+0x23c>)
 800a8ec:	4313      	orrs	r3, r2
 800a8ee:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a8f0:	4b0c      	ldr	r3, [pc, #48]	@ (800a924 <HAL_RCC_ClockConfig+0x238>)
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	f003 0307 	and.w	r3, r3, #7
 800a8f8:	683a      	ldr	r2, [r7, #0]
 800a8fa:	429a      	cmp	r2, r3
 800a8fc:	d216      	bcs.n	800a92c <HAL_RCC_ClockConfig+0x240>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a8fe:	4b09      	ldr	r3, [pc, #36]	@ (800a924 <HAL_RCC_ClockConfig+0x238>)
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	f023 0207 	bic.w	r2, r3, #7
 800a906:	4907      	ldr	r1, [pc, #28]	@ (800a924 <HAL_RCC_ClockConfig+0x238>)
 800a908:	683b      	ldr	r3, [r7, #0]
 800a90a:	4313      	orrs	r3, r2
 800a90c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a90e:	4b05      	ldr	r3, [pc, #20]	@ (800a924 <HAL_RCC_ClockConfig+0x238>)
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	f003 0307 	and.w	r3, r3, #7
 800a916:	683a      	ldr	r2, [r7, #0]
 800a918:	429a      	cmp	r2, r3
 800a91a:	d007      	beq.n	800a92c <HAL_RCC_ClockConfig+0x240>
    {
      return HAL_ERROR;
 800a91c:	2301      	movs	r3, #1
 800a91e:	e076      	b.n	800aa0e <HAL_RCC_ClockConfig+0x322>
 800a920:	080123b4 	.word	0x080123b4
 800a924:	40022000 	.word	0x40022000
 800a928:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	f003 0304 	and.w	r3, r3, #4
 800a934:	2b00      	cmp	r3, #0
 800a936:	d025      	beq.n	800a984 <HAL_RCC_ClockConfig+0x298>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	68db      	ldr	r3, [r3, #12]
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d018      	beq.n	800a972 <HAL_RCC_ClockConfig+0x286>
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	68db      	ldr	r3, [r3, #12]
 800a944:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a948:	d013      	beq.n	800a972 <HAL_RCC_ClockConfig+0x286>
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	68db      	ldr	r3, [r3, #12]
 800a94e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800a952:	d00e      	beq.n	800a972 <HAL_RCC_ClockConfig+0x286>
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	68db      	ldr	r3, [r3, #12]
 800a958:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800a95c:	d009      	beq.n	800a972 <HAL_RCC_ClockConfig+0x286>
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	68db      	ldr	r3, [r3, #12]
 800a962:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a966:	d004      	beq.n	800a972 <HAL_RCC_ClockConfig+0x286>
 800a968:	f240 41f5 	movw	r1, #1269	@ 0x4f5
 800a96c:	482a      	ldr	r0, [pc, #168]	@ (800aa18 <HAL_RCC_ClockConfig+0x32c>)
 800a96e:	f7fc fe97 	bl	80076a0 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a972:	4b2a      	ldr	r3, [pc, #168]	@ (800aa1c <HAL_RCC_ClockConfig+0x330>)
 800a974:	689b      	ldr	r3, [r3, #8]
 800a976:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	68db      	ldr	r3, [r3, #12]
 800a97e:	4927      	ldr	r1, [pc, #156]	@ (800aa1c <HAL_RCC_ClockConfig+0x330>)
 800a980:	4313      	orrs	r3, r2
 800a982:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	f003 0308 	and.w	r3, r3, #8
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d026      	beq.n	800a9de <HAL_RCC_ClockConfig+0x2f2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	691b      	ldr	r3, [r3, #16]
 800a994:	2b00      	cmp	r3, #0
 800a996:	d018      	beq.n	800a9ca <HAL_RCC_ClockConfig+0x2de>
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	691b      	ldr	r3, [r3, #16]
 800a99c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a9a0:	d013      	beq.n	800a9ca <HAL_RCC_ClockConfig+0x2de>
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	691b      	ldr	r3, [r3, #16]
 800a9a6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800a9aa:	d00e      	beq.n	800a9ca <HAL_RCC_ClockConfig+0x2de>
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	691b      	ldr	r3, [r3, #16]
 800a9b0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800a9b4:	d009      	beq.n	800a9ca <HAL_RCC_ClockConfig+0x2de>
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	691b      	ldr	r3, [r3, #16]
 800a9ba:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a9be:	d004      	beq.n	800a9ca <HAL_RCC_ClockConfig+0x2de>
 800a9c0:	f240 41fc 	movw	r1, #1276	@ 0x4fc
 800a9c4:	4814      	ldr	r0, [pc, #80]	@ (800aa18 <HAL_RCC_ClockConfig+0x32c>)
 800a9c6:	f7fc fe6b 	bl	80076a0 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a9ca:	4b14      	ldr	r3, [pc, #80]	@ (800aa1c <HAL_RCC_ClockConfig+0x330>)
 800a9cc:	689b      	ldr	r3, [r3, #8]
 800a9ce:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	691b      	ldr	r3, [r3, #16]
 800a9d6:	00db      	lsls	r3, r3, #3
 800a9d8:	4910      	ldr	r1, [pc, #64]	@ (800aa1c <HAL_RCC_ClockConfig+0x330>)
 800a9da:	4313      	orrs	r3, r2
 800a9dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a9de:	f000 f825 	bl	800aa2c <HAL_RCC_GetSysClockFreq>
 800a9e2:	4602      	mov	r2, r0
 800a9e4:	4b0d      	ldr	r3, [pc, #52]	@ (800aa1c <HAL_RCC_ClockConfig+0x330>)
 800a9e6:	689b      	ldr	r3, [r3, #8]
 800a9e8:	091b      	lsrs	r3, r3, #4
 800a9ea:	f003 030f 	and.w	r3, r3, #15
 800a9ee:	490c      	ldr	r1, [pc, #48]	@ (800aa20 <HAL_RCC_ClockConfig+0x334>)
 800a9f0:	5ccb      	ldrb	r3, [r1, r3]
 800a9f2:	f003 031f 	and.w	r3, r3, #31
 800a9f6:	fa22 f303 	lsr.w	r3, r2, r3
 800a9fa:	4a0a      	ldr	r2, [pc, #40]	@ (800aa24 <HAL_RCC_ClockConfig+0x338>)
 800a9fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800a9fe:	4b0a      	ldr	r3, [pc, #40]	@ (800aa28 <HAL_RCC_ClockConfig+0x33c>)
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	4618      	mov	r0, r3
 800aa04:	f7fd fc26 	bl	8008254 <HAL_InitTick>
 800aa08:	4603      	mov	r3, r0
 800aa0a:	72fb      	strb	r3, [r7, #11]

  return status;
 800aa0c:	7afb      	ldrb	r3, [r7, #11]
}
 800aa0e:	4618      	mov	r0, r3
 800aa10:	3710      	adds	r7, #16
 800aa12:	46bd      	mov	sp, r7
 800aa14:	bd80      	pop	{r7, pc}
 800aa16:	bf00      	nop
 800aa18:	080123b4 	.word	0x080123b4
 800aa1c:	40021000 	.word	0x40021000
 800aa20:	08012584 	.word	0x08012584
 800aa24:	20000024 	.word	0x20000024
 800aa28:	20000028 	.word	0x20000028

0800aa2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800aa2c:	b480      	push	{r7}
 800aa2e:	b089      	sub	sp, #36	@ 0x24
 800aa30:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800aa32:	2300      	movs	r3, #0
 800aa34:	61fb      	str	r3, [r7, #28]
 800aa36:	2300      	movs	r3, #0
 800aa38:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800aa3a:	4b3e      	ldr	r3, [pc, #248]	@ (800ab34 <HAL_RCC_GetSysClockFreq+0x108>)
 800aa3c:	689b      	ldr	r3, [r3, #8]
 800aa3e:	f003 030c 	and.w	r3, r3, #12
 800aa42:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800aa44:	4b3b      	ldr	r3, [pc, #236]	@ (800ab34 <HAL_RCC_GetSysClockFreq+0x108>)
 800aa46:	68db      	ldr	r3, [r3, #12]
 800aa48:	f003 0303 	and.w	r3, r3, #3
 800aa4c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800aa4e:	693b      	ldr	r3, [r7, #16]
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d005      	beq.n	800aa60 <HAL_RCC_GetSysClockFreq+0x34>
 800aa54:	693b      	ldr	r3, [r7, #16]
 800aa56:	2b0c      	cmp	r3, #12
 800aa58:	d121      	bne.n	800aa9e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	2b01      	cmp	r3, #1
 800aa5e:	d11e      	bne.n	800aa9e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800aa60:	4b34      	ldr	r3, [pc, #208]	@ (800ab34 <HAL_RCC_GetSysClockFreq+0x108>)
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	f003 0308 	and.w	r3, r3, #8
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d107      	bne.n	800aa7c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800aa6c:	4b31      	ldr	r3, [pc, #196]	@ (800ab34 <HAL_RCC_GetSysClockFreq+0x108>)
 800aa6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800aa72:	0a1b      	lsrs	r3, r3, #8
 800aa74:	f003 030f 	and.w	r3, r3, #15
 800aa78:	61fb      	str	r3, [r7, #28]
 800aa7a:	e005      	b.n	800aa88 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800aa7c:	4b2d      	ldr	r3, [pc, #180]	@ (800ab34 <HAL_RCC_GetSysClockFreq+0x108>)
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	091b      	lsrs	r3, r3, #4
 800aa82:	f003 030f 	and.w	r3, r3, #15
 800aa86:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800aa88:	4a2b      	ldr	r2, [pc, #172]	@ (800ab38 <HAL_RCC_GetSysClockFreq+0x10c>)
 800aa8a:	69fb      	ldr	r3, [r7, #28]
 800aa8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aa90:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800aa92:	693b      	ldr	r3, [r7, #16]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d10d      	bne.n	800aab4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800aa98:	69fb      	ldr	r3, [r7, #28]
 800aa9a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800aa9c:	e00a      	b.n	800aab4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800aa9e:	693b      	ldr	r3, [r7, #16]
 800aaa0:	2b04      	cmp	r3, #4
 800aaa2:	d102      	bne.n	800aaaa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800aaa4:	4b25      	ldr	r3, [pc, #148]	@ (800ab3c <HAL_RCC_GetSysClockFreq+0x110>)
 800aaa6:	61bb      	str	r3, [r7, #24]
 800aaa8:	e004      	b.n	800aab4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800aaaa:	693b      	ldr	r3, [r7, #16]
 800aaac:	2b08      	cmp	r3, #8
 800aaae:	d101      	bne.n	800aab4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800aab0:	4b23      	ldr	r3, [pc, #140]	@ (800ab40 <HAL_RCC_GetSysClockFreq+0x114>)
 800aab2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800aab4:	693b      	ldr	r3, [r7, #16]
 800aab6:	2b0c      	cmp	r3, #12
 800aab8:	d134      	bne.n	800ab24 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800aaba:	4b1e      	ldr	r3, [pc, #120]	@ (800ab34 <HAL_RCC_GetSysClockFreq+0x108>)
 800aabc:	68db      	ldr	r3, [r3, #12]
 800aabe:	f003 0303 	and.w	r3, r3, #3
 800aac2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800aac4:	68bb      	ldr	r3, [r7, #8]
 800aac6:	2b02      	cmp	r3, #2
 800aac8:	d003      	beq.n	800aad2 <HAL_RCC_GetSysClockFreq+0xa6>
 800aaca:	68bb      	ldr	r3, [r7, #8]
 800aacc:	2b03      	cmp	r3, #3
 800aace:	d003      	beq.n	800aad8 <HAL_RCC_GetSysClockFreq+0xac>
 800aad0:	e005      	b.n	800aade <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800aad2:	4b1a      	ldr	r3, [pc, #104]	@ (800ab3c <HAL_RCC_GetSysClockFreq+0x110>)
 800aad4:	617b      	str	r3, [r7, #20]
      break;
 800aad6:	e005      	b.n	800aae4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800aad8:	4b19      	ldr	r3, [pc, #100]	@ (800ab40 <HAL_RCC_GetSysClockFreq+0x114>)
 800aada:	617b      	str	r3, [r7, #20]
      break;
 800aadc:	e002      	b.n	800aae4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800aade:	69fb      	ldr	r3, [r7, #28]
 800aae0:	617b      	str	r3, [r7, #20]
      break;
 800aae2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800aae4:	4b13      	ldr	r3, [pc, #76]	@ (800ab34 <HAL_RCC_GetSysClockFreq+0x108>)
 800aae6:	68db      	ldr	r3, [r3, #12]
 800aae8:	091b      	lsrs	r3, r3, #4
 800aaea:	f003 0307 	and.w	r3, r3, #7
 800aaee:	3301      	adds	r3, #1
 800aaf0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800aaf2:	4b10      	ldr	r3, [pc, #64]	@ (800ab34 <HAL_RCC_GetSysClockFreq+0x108>)
 800aaf4:	68db      	ldr	r3, [r3, #12]
 800aaf6:	0a1b      	lsrs	r3, r3, #8
 800aaf8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aafc:	697a      	ldr	r2, [r7, #20]
 800aafe:	fb03 f202 	mul.w	r2, r3, r2
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	fbb2 f3f3 	udiv	r3, r2, r3
 800ab08:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800ab0a:	4b0a      	ldr	r3, [pc, #40]	@ (800ab34 <HAL_RCC_GetSysClockFreq+0x108>)
 800ab0c:	68db      	ldr	r3, [r3, #12]
 800ab0e:	0e5b      	lsrs	r3, r3, #25
 800ab10:	f003 0303 	and.w	r3, r3, #3
 800ab14:	3301      	adds	r3, #1
 800ab16:	005b      	lsls	r3, r3, #1
 800ab18:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800ab1a:	697a      	ldr	r2, [r7, #20]
 800ab1c:	683b      	ldr	r3, [r7, #0]
 800ab1e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ab22:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800ab24:	69bb      	ldr	r3, [r7, #24]
}
 800ab26:	4618      	mov	r0, r3
 800ab28:	3724      	adds	r7, #36	@ 0x24
 800ab2a:	46bd      	mov	sp, r7
 800ab2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab30:	4770      	bx	lr
 800ab32:	bf00      	nop
 800ab34:	40021000 	.word	0x40021000
 800ab38:	0801259c 	.word	0x0801259c
 800ab3c:	00f42400 	.word	0x00f42400
 800ab40:	007a1200 	.word	0x007a1200

0800ab44 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ab44:	b480      	push	{r7}
 800ab46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800ab48:	4b03      	ldr	r3, [pc, #12]	@ (800ab58 <HAL_RCC_GetHCLKFreq+0x14>)
 800ab4a:	681b      	ldr	r3, [r3, #0]
}
 800ab4c:	4618      	mov	r0, r3
 800ab4e:	46bd      	mov	sp, r7
 800ab50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab54:	4770      	bx	lr
 800ab56:	bf00      	nop
 800ab58:	20000024 	.word	0x20000024

0800ab5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800ab5c:	b580      	push	{r7, lr}
 800ab5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800ab60:	f7ff fff0 	bl	800ab44 <HAL_RCC_GetHCLKFreq>
 800ab64:	4602      	mov	r2, r0
 800ab66:	4b06      	ldr	r3, [pc, #24]	@ (800ab80 <HAL_RCC_GetPCLK1Freq+0x24>)
 800ab68:	689b      	ldr	r3, [r3, #8]
 800ab6a:	0a1b      	lsrs	r3, r3, #8
 800ab6c:	f003 0307 	and.w	r3, r3, #7
 800ab70:	4904      	ldr	r1, [pc, #16]	@ (800ab84 <HAL_RCC_GetPCLK1Freq+0x28>)
 800ab72:	5ccb      	ldrb	r3, [r1, r3]
 800ab74:	f003 031f 	and.w	r3, r3, #31
 800ab78:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ab7c:	4618      	mov	r0, r3
 800ab7e:	bd80      	pop	{r7, pc}
 800ab80:	40021000 	.word	0x40021000
 800ab84:	08012594 	.word	0x08012594

0800ab88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800ab88:	b580      	push	{r7, lr}
 800ab8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800ab8c:	f7ff ffda 	bl	800ab44 <HAL_RCC_GetHCLKFreq>
 800ab90:	4602      	mov	r2, r0
 800ab92:	4b06      	ldr	r3, [pc, #24]	@ (800abac <HAL_RCC_GetPCLK2Freq+0x24>)
 800ab94:	689b      	ldr	r3, [r3, #8]
 800ab96:	0adb      	lsrs	r3, r3, #11
 800ab98:	f003 0307 	and.w	r3, r3, #7
 800ab9c:	4904      	ldr	r1, [pc, #16]	@ (800abb0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800ab9e:	5ccb      	ldrb	r3, [r1, r3]
 800aba0:	f003 031f 	and.w	r3, r3, #31
 800aba4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800aba8:	4618      	mov	r0, r3
 800abaa:	bd80      	pop	{r7, pc}
 800abac:	40021000 	.word	0x40021000
 800abb0:	08012594 	.word	0x08012594

0800abb4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800abb4:	b580      	push	{r7, lr}
 800abb6:	b086      	sub	sp, #24
 800abb8:	af00      	add	r7, sp, #0
 800abba:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800abbc:	2300      	movs	r3, #0
 800abbe:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800abc0:	4b2a      	ldr	r3, [pc, #168]	@ (800ac6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800abc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800abc4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d003      	beq.n	800abd4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800abcc:	f7ff f81c 	bl	8009c08 <HAL_PWREx_GetVoltageRange>
 800abd0:	6178      	str	r0, [r7, #20]
 800abd2:	e014      	b.n	800abfe <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800abd4:	4b25      	ldr	r3, [pc, #148]	@ (800ac6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800abd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800abd8:	4a24      	ldr	r2, [pc, #144]	@ (800ac6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800abda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800abde:	6593      	str	r3, [r2, #88]	@ 0x58
 800abe0:	4b22      	ldr	r3, [pc, #136]	@ (800ac6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800abe2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800abe4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800abe8:	60fb      	str	r3, [r7, #12]
 800abea:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800abec:	f7ff f80c 	bl	8009c08 <HAL_PWREx_GetVoltageRange>
 800abf0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800abf2:	4b1e      	ldr	r3, [pc, #120]	@ (800ac6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800abf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800abf6:	4a1d      	ldr	r2, [pc, #116]	@ (800ac6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800abf8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800abfc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800abfe:	697b      	ldr	r3, [r7, #20]
 800ac00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ac04:	d10b      	bne.n	800ac1e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	2b80      	cmp	r3, #128	@ 0x80
 800ac0a:	d919      	bls.n	800ac40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	2ba0      	cmp	r3, #160	@ 0xa0
 800ac10:	d902      	bls.n	800ac18 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800ac12:	2302      	movs	r3, #2
 800ac14:	613b      	str	r3, [r7, #16]
 800ac16:	e013      	b.n	800ac40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800ac18:	2301      	movs	r3, #1
 800ac1a:	613b      	str	r3, [r7, #16]
 800ac1c:	e010      	b.n	800ac40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	2b80      	cmp	r3, #128	@ 0x80
 800ac22:	d902      	bls.n	800ac2a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800ac24:	2303      	movs	r3, #3
 800ac26:	613b      	str	r3, [r7, #16]
 800ac28:	e00a      	b.n	800ac40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	2b80      	cmp	r3, #128	@ 0x80
 800ac2e:	d102      	bne.n	800ac36 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800ac30:	2302      	movs	r3, #2
 800ac32:	613b      	str	r3, [r7, #16]
 800ac34:	e004      	b.n	800ac40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	2b70      	cmp	r3, #112	@ 0x70
 800ac3a:	d101      	bne.n	800ac40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800ac3c:	2301      	movs	r3, #1
 800ac3e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800ac40:	4b0b      	ldr	r3, [pc, #44]	@ (800ac70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	f023 0207 	bic.w	r2, r3, #7
 800ac48:	4909      	ldr	r1, [pc, #36]	@ (800ac70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800ac4a:	693b      	ldr	r3, [r7, #16]
 800ac4c:	4313      	orrs	r3, r2
 800ac4e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800ac50:	4b07      	ldr	r3, [pc, #28]	@ (800ac70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	f003 0307 	and.w	r3, r3, #7
 800ac58:	693a      	ldr	r2, [r7, #16]
 800ac5a:	429a      	cmp	r2, r3
 800ac5c:	d001      	beq.n	800ac62 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800ac5e:	2301      	movs	r3, #1
 800ac60:	e000      	b.n	800ac64 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800ac62:	2300      	movs	r3, #0
}
 800ac64:	4618      	mov	r0, r3
 800ac66:	3718      	adds	r7, #24
 800ac68:	46bd      	mov	sp, r7
 800ac6a:	bd80      	pop	{r7, pc}
 800ac6c:	40021000 	.word	0x40021000
 800ac70:	40022000 	.word	0x40022000

0800ac74 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800ac74:	b580      	push	{r7, lr}
 800ac76:	b086      	sub	sp, #24
 800ac78:	af00      	add	r7, sp, #0
 800ac7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800ac7c:	2300      	movs	r3, #0
 800ac7e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800ac80:	2300      	movs	r3, #0
 800ac82:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d004      	beq.n	800ac9a <HAL_RCCEx_PeriphCLKConfig+0x26>
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ac98:	d303      	bcc.n	800aca2 <HAL_RCCEx_PeriphCLKConfig+0x2e>
 800ac9a:	21c9      	movs	r1, #201	@ 0xc9
 800ac9c:	4889      	ldr	r0, [pc, #548]	@ (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800ac9e:	f7fc fcff 	bl	80076a0 <assert_failed>

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d058      	beq.n	800ad60 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d012      	beq.n	800acdc <HAL_RCCEx_PeriphCLKConfig+0x68>
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800acba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800acbe:	d00d      	beq.n	800acdc <HAL_RCCEx_PeriphCLKConfig+0x68>
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800acc4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800acc8:	d008      	beq.n	800acdc <HAL_RCCEx_PeriphCLKConfig+0x68>
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800acce:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800acd2:	d003      	beq.n	800acdc <HAL_RCCEx_PeriphCLKConfig+0x68>
 800acd4:	21d1      	movs	r1, #209	@ 0xd1
 800acd6:	487b      	ldr	r0, [pc, #492]	@ (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800acd8:	f7fc fce2 	bl	80076a0 <assert_failed>

    switch(PeriphClkInit->Sai1ClockSelection)
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ace0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800ace4:	d02a      	beq.n	800ad3c <HAL_RCCEx_PeriphCLKConfig+0xc8>
 800ace6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800acea:	d824      	bhi.n	800ad36 <HAL_RCCEx_PeriphCLKConfig+0xc2>
 800acec:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800acf0:	d008      	beq.n	800ad04 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800acf2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800acf6:	d81e      	bhi.n	800ad36 <HAL_RCCEx_PeriphCLKConfig+0xc2>
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d00a      	beq.n	800ad12 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 800acfc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ad00:	d010      	beq.n	800ad24 <HAL_RCCEx_PeriphCLKConfig+0xb0>
 800ad02:	e018      	b.n	800ad36 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800ad04:	4b70      	ldr	r3, [pc, #448]	@ (800aec8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800ad06:	68db      	ldr	r3, [r3, #12]
 800ad08:	4a6f      	ldr	r2, [pc, #444]	@ (800aec8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800ad0a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ad0e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800ad10:	e015      	b.n	800ad3e <HAL_RCCEx_PeriphCLKConfig+0xca>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	3304      	adds	r3, #4
 800ad16:	2100      	movs	r1, #0
 800ad18:	4618      	mov	r0, r3
 800ad1a:	f000 fc69 	bl	800b5f0 <RCCEx_PLLSAI1_Config>
 800ad1e:	4603      	mov	r3, r0
 800ad20:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800ad22:	e00c      	b.n	800ad3e <HAL_RCCEx_PeriphCLKConfig+0xca>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	3320      	adds	r3, #32
 800ad28:	2100      	movs	r1, #0
 800ad2a:	4618      	mov	r0, r3
 800ad2c:	f000 fde0 	bl	800b8f0 <RCCEx_PLLSAI2_Config>
 800ad30:	4603      	mov	r3, r0
 800ad32:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800ad34:	e003      	b.n	800ad3e <HAL_RCCEx_PeriphCLKConfig+0xca>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800ad36:	2301      	movs	r3, #1
 800ad38:	74fb      	strb	r3, [r7, #19]
      break;
 800ad3a:	e000      	b.n	800ad3e <HAL_RCCEx_PeriphCLKConfig+0xca>
      break;
 800ad3c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800ad3e:	7cfb      	ldrb	r3, [r7, #19]
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d10b      	bne.n	800ad5c <HAL_RCCEx_PeriphCLKConfig+0xe8>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800ad44:	4b60      	ldr	r3, [pc, #384]	@ (800aec8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800ad46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ad4a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ad52:	495d      	ldr	r1, [pc, #372]	@ (800aec8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800ad54:	4313      	orrs	r3, r2
 800ad56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800ad5a:	e001      	b.n	800ad60 <HAL_RCCEx_PeriphCLKConfig+0xec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ad5c:	7cfb      	ldrb	r3, [r7, #19]
 800ad5e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d059      	beq.n	800ae20 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d013      	beq.n	800ad9c <HAL_RCCEx_PeriphCLKConfig+0x128>
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ad78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ad7c:	d00e      	beq.n	800ad9c <HAL_RCCEx_PeriphCLKConfig+0x128>
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ad82:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ad86:	d009      	beq.n	800ad9c <HAL_RCCEx_PeriphCLKConfig+0x128>
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ad8c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ad90:	d004      	beq.n	800ad9c <HAL_RCCEx_PeriphCLKConfig+0x128>
 800ad92:	f240 110f 	movw	r1, #271	@ 0x10f
 800ad96:	484b      	ldr	r0, [pc, #300]	@ (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800ad98:	f7fc fc82 	bl	80076a0 <assert_failed>

    switch(PeriphClkInit->Sai2ClockSelection)
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ada0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ada4:	d02a      	beq.n	800adfc <HAL_RCCEx_PeriphCLKConfig+0x188>
 800ada6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800adaa:	d824      	bhi.n	800adf6 <HAL_RCCEx_PeriphCLKConfig+0x182>
 800adac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800adb0:	d008      	beq.n	800adc4 <HAL_RCCEx_PeriphCLKConfig+0x150>
 800adb2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800adb6:	d81e      	bhi.n	800adf6 <HAL_RCCEx_PeriphCLKConfig+0x182>
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d00a      	beq.n	800add2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800adbc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800adc0:	d010      	beq.n	800ade4 <HAL_RCCEx_PeriphCLKConfig+0x170>
 800adc2:	e018      	b.n	800adf6 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800adc4:	4b40      	ldr	r3, [pc, #256]	@ (800aec8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800adc6:	68db      	ldr	r3, [r3, #12]
 800adc8:	4a3f      	ldr	r2, [pc, #252]	@ (800aec8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800adca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800adce:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800add0:	e015      	b.n	800adfe <HAL_RCCEx_PeriphCLKConfig+0x18a>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	3304      	adds	r3, #4
 800add6:	2100      	movs	r1, #0
 800add8:	4618      	mov	r0, r3
 800adda:	f000 fc09 	bl	800b5f0 <RCCEx_PLLSAI1_Config>
 800adde:	4603      	mov	r3, r0
 800ade0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800ade2:	e00c      	b.n	800adfe <HAL_RCCEx_PeriphCLKConfig+0x18a>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	3320      	adds	r3, #32
 800ade8:	2100      	movs	r1, #0
 800adea:	4618      	mov	r0, r3
 800adec:	f000 fd80 	bl	800b8f0 <RCCEx_PLLSAI2_Config>
 800adf0:	4603      	mov	r3, r0
 800adf2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800adf4:	e003      	b.n	800adfe <HAL_RCCEx_PeriphCLKConfig+0x18a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800adf6:	2301      	movs	r3, #1
 800adf8:	74fb      	strb	r3, [r7, #19]
      break;
 800adfa:	e000      	b.n	800adfe <HAL_RCCEx_PeriphCLKConfig+0x18a>
      break;
 800adfc:	bf00      	nop
    }

    if(ret == HAL_OK)
 800adfe:	7cfb      	ldrb	r3, [r7, #19]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d10b      	bne.n	800ae1c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800ae04:	4b30      	ldr	r3, [pc, #192]	@ (800aec8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800ae06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae0a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ae12:	492d      	ldr	r1, [pc, #180]	@ (800aec8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800ae14:	4313      	orrs	r3, r2
 800ae16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800ae1a:	e001      	b.n	800ae20 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae1c:	7cfb      	ldrb	r3, [r7, #19]
 800ae1e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	f000 80c2 	beq.w	800afb2 <HAL_RCCEx_PeriphCLKConfig+0x33e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800ae2e:	2300      	movs	r3, #0
 800ae30:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d016      	beq.n	800ae6a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ae42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ae46:	d010      	beq.n	800ae6a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ae4e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ae52:	d00a      	beq.n	800ae6a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ae5a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ae5e:	d004      	beq.n	800ae6a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800ae60:	f44f 71a2 	mov.w	r1, #324	@ 0x144
 800ae64:	4817      	ldr	r0, [pc, #92]	@ (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800ae66:	f7fc fc1b 	bl	80076a0 <assert_failed>

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800ae6a:	4b17      	ldr	r3, [pc, #92]	@ (800aec8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800ae6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d101      	bne.n	800ae7a <HAL_RCCEx_PeriphCLKConfig+0x206>
 800ae76:	2301      	movs	r3, #1
 800ae78:	e000      	b.n	800ae7c <HAL_RCCEx_PeriphCLKConfig+0x208>
 800ae7a:	2300      	movs	r3, #0
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d00d      	beq.n	800ae9c <HAL_RCCEx_PeriphCLKConfig+0x228>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ae80:	4b11      	ldr	r3, [pc, #68]	@ (800aec8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800ae82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae84:	4a10      	ldr	r2, [pc, #64]	@ (800aec8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800ae86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ae8a:	6593      	str	r3, [r2, #88]	@ 0x58
 800ae8c:	4b0e      	ldr	r3, [pc, #56]	@ (800aec8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800ae8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ae94:	60bb      	str	r3, [r7, #8]
 800ae96:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800ae98:	2301      	movs	r3, #1
 800ae9a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800ae9c:	4b0b      	ldr	r3, [pc, #44]	@ (800aecc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	4a0a      	ldr	r2, [pc, #40]	@ (800aecc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800aea2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800aea6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800aea8:	f7fd fa24 	bl	80082f4 <HAL_GetTick>
 800aeac:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800aeae:	e00f      	b.n	800aed0 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800aeb0:	f7fd fa20 	bl	80082f4 <HAL_GetTick>
 800aeb4:	4602      	mov	r2, r0
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	1ad3      	subs	r3, r2, r3
 800aeba:	2b02      	cmp	r3, #2
 800aebc:	d908      	bls.n	800aed0 <HAL_RCCEx_PeriphCLKConfig+0x25c>
      {
        ret = HAL_TIMEOUT;
 800aebe:	2303      	movs	r3, #3
 800aec0:	74fb      	strb	r3, [r7, #19]
        break;
 800aec2:	e00b      	b.n	800aedc <HAL_RCCEx_PeriphCLKConfig+0x268>
 800aec4:	080123ec 	.word	0x080123ec
 800aec8:	40021000 	.word	0x40021000
 800aecc:	40007000 	.word	0x40007000
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800aed0:	4b30      	ldr	r3, [pc, #192]	@ (800af94 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d0e9      	beq.n	800aeb0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
      }
    }

    if(ret == HAL_OK)
 800aedc:	7cfb      	ldrb	r3, [r7, #19]
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d15c      	bne.n	800af9c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800aee2:	4b2d      	ldr	r3, [pc, #180]	@ (800af98 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800aee4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aee8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800aeec:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800aeee:	697b      	ldr	r3, [r7, #20]
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d01f      	beq.n	800af34 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800aefa:	697a      	ldr	r2, [r7, #20]
 800aefc:	429a      	cmp	r2, r3
 800aefe:	d019      	beq.n	800af34 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800af00:	4b25      	ldr	r3, [pc, #148]	@ (800af98 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800af02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800af06:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800af0a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800af0c:	4b22      	ldr	r3, [pc, #136]	@ (800af98 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800af0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800af12:	4a21      	ldr	r2, [pc, #132]	@ (800af98 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800af14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800af18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800af1c:	4b1e      	ldr	r3, [pc, #120]	@ (800af98 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800af1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800af22:	4a1d      	ldr	r2, [pc, #116]	@ (800af98 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800af24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800af28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800af2c:	4a1a      	ldr	r2, [pc, #104]	@ (800af98 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800af2e:	697b      	ldr	r3, [r7, #20]
 800af30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800af34:	697b      	ldr	r3, [r7, #20]
 800af36:	f003 0301 	and.w	r3, r3, #1
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d016      	beq.n	800af6c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af3e:	f7fd f9d9 	bl	80082f4 <HAL_GetTick>
 800af42:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800af44:	e00b      	b.n	800af5e <HAL_RCCEx_PeriphCLKConfig+0x2ea>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800af46:	f7fd f9d5 	bl	80082f4 <HAL_GetTick>
 800af4a:	4602      	mov	r2, r0
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	1ad3      	subs	r3, r2, r3
 800af50:	f241 3288 	movw	r2, #5000	@ 0x1388
 800af54:	4293      	cmp	r3, r2
 800af56:	d902      	bls.n	800af5e <HAL_RCCEx_PeriphCLKConfig+0x2ea>
          {
            ret = HAL_TIMEOUT;
 800af58:	2303      	movs	r3, #3
 800af5a:	74fb      	strb	r3, [r7, #19]
            break;
 800af5c:	e006      	b.n	800af6c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800af5e:	4b0e      	ldr	r3, [pc, #56]	@ (800af98 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800af60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800af64:	f003 0302 	and.w	r3, r3, #2
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d0ec      	beq.n	800af46 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
          }
        }
      }

      if(ret == HAL_OK)
 800af6c:	7cfb      	ldrb	r3, [r7, #19]
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d10c      	bne.n	800af8c <HAL_RCCEx_PeriphCLKConfig+0x318>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800af72:	4b09      	ldr	r3, [pc, #36]	@ (800af98 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800af74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800af78:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800af82:	4905      	ldr	r1, [pc, #20]	@ (800af98 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800af84:	4313      	orrs	r3, r2
 800af86:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800af8a:	e009      	b.n	800afa0 <HAL_RCCEx_PeriphCLKConfig+0x32c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800af8c:	7cfb      	ldrb	r3, [r7, #19]
 800af8e:	74bb      	strb	r3, [r7, #18]
 800af90:	e006      	b.n	800afa0 <HAL_RCCEx_PeriphCLKConfig+0x32c>
 800af92:	bf00      	nop
 800af94:	40007000 	.word	0x40007000
 800af98:	40021000 	.word	0x40021000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800af9c:	7cfb      	ldrb	r3, [r7, #19]
 800af9e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800afa0:	7c7b      	ldrb	r3, [r7, #17]
 800afa2:	2b01      	cmp	r3, #1
 800afa4:	d105      	bne.n	800afb2 <HAL_RCCEx_PeriphCLKConfig+0x33e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800afa6:	4b8d      	ldr	r3, [pc, #564]	@ (800b1dc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800afa8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800afaa:	4a8c      	ldr	r2, [pc, #560]	@ (800b1dc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800afac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800afb0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	f003 0301 	and.w	r3, r3, #1
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d01f      	beq.n	800affe <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d010      	beq.n	800afe8 <HAL_RCCEx_PeriphCLKConfig+0x374>
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800afca:	2b01      	cmp	r3, #1
 800afcc:	d00c      	beq.n	800afe8 <HAL_RCCEx_PeriphCLKConfig+0x374>
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800afd2:	2b03      	cmp	r3, #3
 800afd4:	d008      	beq.n	800afe8 <HAL_RCCEx_PeriphCLKConfig+0x374>
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800afda:	2b02      	cmp	r3, #2
 800afdc:	d004      	beq.n	800afe8 <HAL_RCCEx_PeriphCLKConfig+0x374>
 800afde:	f240 1199 	movw	r1, #409	@ 0x199
 800afe2:	487f      	ldr	r0, [pc, #508]	@ (800b1e0 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800afe4:	f7fc fb5c 	bl	80076a0 <assert_failed>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800afe8:	4b7c      	ldr	r3, [pc, #496]	@ (800b1dc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800afea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800afee:	f023 0203 	bic.w	r2, r3, #3
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aff6:	4979      	ldr	r1, [pc, #484]	@ (800b1dc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800aff8:	4313      	orrs	r3, r2
 800affa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	f003 0302 	and.w	r3, r3, #2
 800b006:	2b00      	cmp	r3, #0
 800b008:	d01f      	beq.n	800b04a <HAL_RCCEx_PeriphCLKConfig+0x3d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d010      	beq.n	800b034 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b016:	2b04      	cmp	r3, #4
 800b018:	d00c      	beq.n	800b034 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b01e:	2b0c      	cmp	r3, #12
 800b020:	d008      	beq.n	800b034 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b026:	2b08      	cmp	r3, #8
 800b028:	d004      	beq.n	800b034 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800b02a:	f240 11a3 	movw	r1, #419	@ 0x1a3
 800b02e:	486c      	ldr	r0, [pc, #432]	@ (800b1e0 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800b030:	f7fc fb36 	bl	80076a0 <assert_failed>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b034:	4b69      	ldr	r3, [pc, #420]	@ (800b1dc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b036:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b03a:	f023 020c 	bic.w	r2, r3, #12
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b042:	4966      	ldr	r1, [pc, #408]	@ (800b1dc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b044:	4313      	orrs	r3, r2
 800b046:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	f003 0304 	and.w	r3, r3, #4
 800b052:	2b00      	cmp	r3, #0
 800b054:	d01f      	beq.n	800b096 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d010      	beq.n	800b080 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b062:	2b10      	cmp	r3, #16
 800b064:	d00c      	beq.n	800b080 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b06a:	2b30      	cmp	r3, #48	@ 0x30
 800b06c:	d008      	beq.n	800b080 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b072:	2b20      	cmp	r3, #32
 800b074:	d004      	beq.n	800b080 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800b076:	f240 11af 	movw	r1, #431	@ 0x1af
 800b07a:	4859      	ldr	r0, [pc, #356]	@ (800b1e0 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800b07c:	f7fc fb10 	bl	80076a0 <assert_failed>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b080:	4b56      	ldr	r3, [pc, #344]	@ (800b1dc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b082:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b086:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b08e:	4953      	ldr	r1, [pc, #332]	@ (800b1dc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b090:	4313      	orrs	r3, r2
 800b092:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	f003 0308 	and.w	r3, r3, #8
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d01f      	beq.n	800b0e2 <HAL_RCCEx_PeriphCLKConfig+0x46e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d010      	beq.n	800b0cc <HAL_RCCEx_PeriphCLKConfig+0x458>
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0ae:	2b40      	cmp	r3, #64	@ 0x40
 800b0b0:	d00c      	beq.n	800b0cc <HAL_RCCEx_PeriphCLKConfig+0x458>
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0b6:	2bc0      	cmp	r3, #192	@ 0xc0
 800b0b8:	d008      	beq.n	800b0cc <HAL_RCCEx_PeriphCLKConfig+0x458>
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0be:	2b80      	cmp	r3, #128	@ 0x80
 800b0c0:	d004      	beq.n	800b0cc <HAL_RCCEx_PeriphCLKConfig+0x458>
 800b0c2:	f240 11bd 	movw	r1, #445	@ 0x1bd
 800b0c6:	4846      	ldr	r0, [pc, #280]	@ (800b1e0 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800b0c8:	f7fc faea 	bl	80076a0 <assert_failed>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800b0cc:	4b43      	ldr	r3, [pc, #268]	@ (800b1dc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b0ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b0d2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0da:	4940      	ldr	r1, [pc, #256]	@ (800b1dc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b0dc:	4313      	orrs	r3, r2
 800b0de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	f003 0310 	and.w	r3, r3, #16
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d022      	beq.n	800b134 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d013      	beq.n	800b11e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b0fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b0fe:	d00e      	beq.n	800b11e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b104:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b108:	d009      	beq.n	800b11e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b10e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b112:	d004      	beq.n	800b11e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800b114:	f240 11cb 	movw	r1, #459	@ 0x1cb
 800b118:	4831      	ldr	r0, [pc, #196]	@ (800b1e0 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800b11a:	f7fc fac1 	bl	80076a0 <assert_failed>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800b11e:	4b2f      	ldr	r3, [pc, #188]	@ (800b1dc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b120:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b124:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b12c:	492b      	ldr	r1, [pc, #172]	@ (800b1dc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b12e:	4313      	orrs	r3, r2
 800b130:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	f003 0320 	and.w	r3, r3, #32
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d022      	beq.n	800b186 <HAL_RCCEx_PeriphCLKConfig+0x512>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b144:	2b00      	cmp	r3, #0
 800b146:	d013      	beq.n	800b170 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b14c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b150:	d00e      	beq.n	800b170 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b156:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b15a:	d009      	beq.n	800b170 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b160:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b164:	d004      	beq.n	800b170 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800b166:	f240 11d7 	movw	r1, #471	@ 0x1d7
 800b16a:	481d      	ldr	r0, [pc, #116]	@ (800b1e0 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800b16c:	f7fc fa98 	bl	80076a0 <assert_failed>

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b170:	4b1a      	ldr	r3, [pc, #104]	@ (800b1dc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b172:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b176:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b17e:	4917      	ldr	r1, [pc, #92]	@ (800b1dc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b180:	4313      	orrs	r3, r2
 800b182:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d028      	beq.n	800b1e4 <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b196:	2b00      	cmp	r3, #0
 800b198:	d013      	beq.n	800b1c2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b19e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b1a2:	d00e      	beq.n	800b1c2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b1a8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800b1ac:	d009      	beq.n	800b1c2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b1b2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800b1b6:	d004      	beq.n	800b1c2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800b1b8:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 800b1bc:	4808      	ldr	r0, [pc, #32]	@ (800b1e0 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800b1be:	f7fc fa6f 	bl	80076a0 <assert_failed>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b1c2:	4b06      	ldr	r3, [pc, #24]	@ (800b1dc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b1c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b1c8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b1d0:	4902      	ldr	r1, [pc, #8]	@ (800b1dc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b1d2:	4313      	orrs	r3, r2
 800b1d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800b1d8:	e004      	b.n	800b1e4 <HAL_RCCEx_PeriphCLKConfig+0x570>
 800b1da:	bf00      	nop
 800b1dc:	40021000 	.word	0x40021000
 800b1e0:	080123ec 	.word	0x080123ec
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d022      	beq.n	800b236 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d013      	beq.n	800b220 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b1fc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b200:	d00e      	beq.n	800b220 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b206:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b20a:	d009      	beq.n	800b220 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b210:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b214:	d004      	beq.n	800b220 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800b216:	f240 11e7 	movw	r1, #487	@ 0x1e7
 800b21a:	489e      	ldr	r0, [pc, #632]	@ (800b494 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800b21c:	f7fc fa40 	bl	80076a0 <assert_failed>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b220:	4b9d      	ldr	r3, [pc, #628]	@ (800b498 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b222:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b226:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b22e:	499a      	ldr	r1, [pc, #616]	@ (800b498 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b230:	4313      	orrs	r3, r2
 800b232:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d01d      	beq.n	800b27e <HAL_RCCEx_PeriphCLKConfig+0x60a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b246:	2b00      	cmp	r3, #0
 800b248:	d00e      	beq.n	800b268 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b24e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b252:	d009      	beq.n	800b268 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b258:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b25c:	d004      	beq.n	800b268 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 800b25e:	f240 11ef 	movw	r1, #495	@ 0x1ef
 800b262:	488c      	ldr	r0, [pc, #560]	@ (800b494 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800b264:	f7fc fa1c 	bl	80076a0 <assert_failed>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b268:	4b8b      	ldr	r3, [pc, #556]	@ (800b498 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b26a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b26e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b276:	4988      	ldr	r1, [pc, #544]	@ (800b498 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b278:	4313      	orrs	r3, r2
 800b27a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b286:	2b00      	cmp	r3, #0
 800b288:	d01d      	beq.n	800b2c6 <HAL_RCCEx_PeriphCLKConfig+0x652>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d00e      	beq.n	800b2b0 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b296:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b29a:	d009      	beq.n	800b2b0 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b2a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b2a4:	d004      	beq.n	800b2b0 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 800b2a6:	f240 11fb 	movw	r1, #507	@ 0x1fb
 800b2aa:	487a      	ldr	r0, [pc, #488]	@ (800b494 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800b2ac:	f7fc f9f8 	bl	80076a0 <assert_failed>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b2b0:	4b79      	ldr	r3, [pc, #484]	@ (800b498 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b2b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b2b6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b2be:	4976      	ldr	r1, [pc, #472]	@ (800b498 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b2c0:	4313      	orrs	r3, r2
 800b2c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d01d      	beq.n	800b30e <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d00e      	beq.n	800b2f8 <HAL_RCCEx_PeriphCLKConfig+0x684>
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b2de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b2e2:	d009      	beq.n	800b2f8 <HAL_RCCEx_PeriphCLKConfig+0x684>
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b2e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b2ec:	d004      	beq.n	800b2f8 <HAL_RCCEx_PeriphCLKConfig+0x684>
 800b2ee:	f240 2107 	movw	r1, #519	@ 0x207
 800b2f2:	4868      	ldr	r0, [pc, #416]	@ (800b494 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800b2f4:	f7fc f9d4 	bl	80076a0 <assert_failed>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b2f8:	4b67      	ldr	r3, [pc, #412]	@ (800b498 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b2fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b2fe:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b306:	4964      	ldr	r1, [pc, #400]	@ (800b498 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b308:	4313      	orrs	r3, r2
 800b30a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b316:	2b00      	cmp	r3, #0
 800b318:	d040      	beq.n	800b39c <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d013      	beq.n	800b34a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b326:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b32a:	d00e      	beq.n	800b34a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b330:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b334:	d009      	beq.n	800b34a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b33a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800b33e:	d004      	beq.n	800b34a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800b340:	f44f 7108 	mov.w	r1, #544	@ 0x220
 800b344:	4853      	ldr	r0, [pc, #332]	@ (800b494 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800b346:	f7fc f9ab 	bl	80076a0 <assert_failed>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b34a:	4b53      	ldr	r3, [pc, #332]	@ (800b498 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b34c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b350:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b358:	494f      	ldr	r1, [pc, #316]	@ (800b498 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b35a:	4313      	orrs	r3, r2
 800b35c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b364:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b368:	d106      	bne.n	800b378 <HAL_RCCEx_PeriphCLKConfig+0x704>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b36a:	4b4b      	ldr	r3, [pc, #300]	@ (800b498 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b36c:	68db      	ldr	r3, [r3, #12]
 800b36e:	4a4a      	ldr	r2, [pc, #296]	@ (800b498 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b370:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b374:	60d3      	str	r3, [r2, #12]
 800b376:	e011      	b.n	800b39c <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b37c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b380:	d10c      	bne.n	800b39c <HAL_RCCEx_PeriphCLKConfig+0x728>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	3304      	adds	r3, #4
 800b386:	2101      	movs	r1, #1
 800b388:	4618      	mov	r0, r3
 800b38a:	f000 f931 	bl	800b5f0 <RCCEx_PLLSAI1_Config>
 800b38e:	4603      	mov	r3, r0
 800b390:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800b392:	7cfb      	ldrb	r3, [r7, #19]
 800b394:	2b00      	cmp	r3, #0
 800b396:	d001      	beq.n	800b39c <HAL_RCCEx_PeriphCLKConfig+0x728>
        {
          /* set overall return value */
          status = ret;
 800b398:	7cfb      	ldrb	r3, [r7, #19]
 800b39a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d040      	beq.n	800b42a <HAL_RCCEx_PeriphCLKConfig+0x7b6>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d013      	beq.n	800b3d8 <HAL_RCCEx_PeriphCLKConfig+0x764>
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b3b4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b3b8:	d00e      	beq.n	800b3d8 <HAL_RCCEx_PeriphCLKConfig+0x764>
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b3be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b3c2:	d009      	beq.n	800b3d8 <HAL_RCCEx_PeriphCLKConfig+0x764>
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b3c8:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800b3cc:	d004      	beq.n	800b3d8 <HAL_RCCEx_PeriphCLKConfig+0x764>
 800b3ce:	f240 2141 	movw	r1, #577	@ 0x241
 800b3d2:	4830      	ldr	r0, [pc, #192]	@ (800b494 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800b3d4:	f7fc f964 	bl	80076a0 <assert_failed>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800b3d8:	4b2f      	ldr	r3, [pc, #188]	@ (800b498 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b3da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b3de:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b3e6:	492c      	ldr	r1, [pc, #176]	@ (800b498 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b3e8:	4313      	orrs	r3, r2
 800b3ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b3f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b3f6:	d106      	bne.n	800b406 <HAL_RCCEx_PeriphCLKConfig+0x792>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b3f8:	4b27      	ldr	r3, [pc, #156]	@ (800b498 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b3fa:	68db      	ldr	r3, [r3, #12]
 800b3fc:	4a26      	ldr	r2, [pc, #152]	@ (800b498 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b3fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b402:	60d3      	str	r3, [r2, #12]
 800b404:	e011      	b.n	800b42a <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b40a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b40e:	d10c      	bne.n	800b42a <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	3304      	adds	r3, #4
 800b414:	2101      	movs	r1, #1
 800b416:	4618      	mov	r0, r3
 800b418:	f000 f8ea 	bl	800b5f0 <RCCEx_PLLSAI1_Config>
 800b41c:	4603      	mov	r3, r0
 800b41e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b420:	7cfb      	ldrb	r3, [r7, #19]
 800b422:	2b00      	cmp	r3, #0
 800b424:	d001      	beq.n	800b42a <HAL_RCCEx_PeriphCLKConfig+0x7b6>
      {
        /* set overall return value */
        status = ret;
 800b426:	7cfb      	ldrb	r3, [r7, #19]
 800b428:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b432:	2b00      	cmp	r3, #0
 800b434:	d044      	beq.n	800b4c0 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d013      	beq.n	800b466 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b442:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b446:	d00e      	beq.n	800b466 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b44c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b450:	d009      	beq.n	800b466 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b456:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800b45a:	d004      	beq.n	800b466 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800b45c:	f240 2166 	movw	r1, #614	@ 0x266
 800b460:	480c      	ldr	r0, [pc, #48]	@ (800b494 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800b462:	f7fc f91d 	bl	80076a0 <assert_failed>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b466:	4b0c      	ldr	r3, [pc, #48]	@ (800b498 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b468:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b46c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b474:	4908      	ldr	r1, [pc, #32]	@ (800b498 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b476:	4313      	orrs	r3, r2
 800b478:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b480:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b484:	d10a      	bne.n	800b49c <HAL_RCCEx_PeriphCLKConfig+0x828>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b486:	4b04      	ldr	r3, [pc, #16]	@ (800b498 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b488:	68db      	ldr	r3, [r3, #12]
 800b48a:	4a03      	ldr	r2, [pc, #12]	@ (800b498 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b48c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b490:	60d3      	str	r3, [r2, #12]
 800b492:	e015      	b.n	800b4c0 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 800b494:	080123ec 	.word	0x080123ec
 800b498:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b4a0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b4a4:	d10c      	bne.n	800b4c0 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	3304      	adds	r3, #4
 800b4aa:	2101      	movs	r1, #1
 800b4ac:	4618      	mov	r0, r3
 800b4ae:	f000 f89f 	bl	800b5f0 <RCCEx_PLLSAI1_Config>
 800b4b2:	4603      	mov	r3, r0
 800b4b4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b4b6:	7cfb      	ldrb	r3, [r7, #19]
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d001      	beq.n	800b4c0 <HAL_RCCEx_PeriphCLKConfig+0x84c>
      {
        /* set overall return value */
        status = ret;
 800b4bc:	7cfb      	ldrb	r3, [r7, #19]
 800b4be:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d047      	beq.n	800b55c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d013      	beq.n	800b4fc <HAL_RCCEx_PeriphCLKConfig+0x888>
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b4d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b4dc:	d00e      	beq.n	800b4fc <HAL_RCCEx_PeriphCLKConfig+0x888>
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b4e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b4e6:	d009      	beq.n	800b4fc <HAL_RCCEx_PeriphCLKConfig+0x888>
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b4ec:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b4f0:	d004      	beq.n	800b4fc <HAL_RCCEx_PeriphCLKConfig+0x888>
 800b4f2:	f240 2186 	movw	r1, #646	@ 0x286
 800b4f6:	483c      	ldr	r0, [pc, #240]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x974>)
 800b4f8:	f7fc f8d2 	bl	80076a0 <assert_failed>

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b4fc:	4b3b      	ldr	r3, [pc, #236]	@ (800b5ec <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800b4fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b502:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b50a:	4938      	ldr	r1, [pc, #224]	@ (800b5ec <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800b50c:	4313      	orrs	r3, r2
 800b50e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b516:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b51a:	d10d      	bne.n	800b538 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	3304      	adds	r3, #4
 800b520:	2102      	movs	r1, #2
 800b522:	4618      	mov	r0, r3
 800b524:	f000 f864 	bl	800b5f0 <RCCEx_PLLSAI1_Config>
 800b528:	4603      	mov	r3, r0
 800b52a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b52c:	7cfb      	ldrb	r3, [r7, #19]
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d014      	beq.n	800b55c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      {
        /* set overall return value */
        status = ret;
 800b532:	7cfb      	ldrb	r3, [r7, #19]
 800b534:	74bb      	strb	r3, [r7, #18]
 800b536:	e011      	b.n	800b55c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b53c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b540:	d10c      	bne.n	800b55c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	3320      	adds	r3, #32
 800b546:	2102      	movs	r1, #2
 800b548:	4618      	mov	r0, r3
 800b54a:	f000 f9d1 	bl	800b8f0 <RCCEx_PLLSAI2_Config>
 800b54e:	4603      	mov	r3, r0
 800b550:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b552:	7cfb      	ldrb	r3, [r7, #19]
 800b554:	2b00      	cmp	r3, #0
 800b556:	d001      	beq.n	800b55c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      {
        /* set overall return value */
        status = ret;
 800b558:	7cfb      	ldrb	r3, [r7, #19]
 800b55a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b564:	2b00      	cmp	r3, #0
 800b566:	d018      	beq.n	800b59a <HAL_RCCEx_PeriphCLKConfig+0x926>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d009      	beq.n	800b584 <HAL_RCCEx_PeriphCLKConfig+0x910>
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b574:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b578:	d004      	beq.n	800b584 <HAL_RCCEx_PeriphCLKConfig+0x910>
 800b57a:	f240 21b6 	movw	r1, #694	@ 0x2b6
 800b57e:	481a      	ldr	r0, [pc, #104]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x974>)
 800b580:	f7fc f88e 	bl	80076a0 <assert_failed>

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800b584:	4b19      	ldr	r3, [pc, #100]	@ (800b5ec <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800b586:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b58a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b592:	4916      	ldr	r1, [pc, #88]	@ (800b5ec <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800b594:	4313      	orrs	r3, r2
 800b596:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d01b      	beq.n	800b5de <HAL_RCCEx_PeriphCLKConfig+0x96a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d00a      	beq.n	800b5c6 <HAL_RCCEx_PeriphCLKConfig+0x952>
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b5b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b5ba:	d004      	beq.n	800b5c6 <HAL_RCCEx_PeriphCLKConfig+0x952>
 800b5bc:	f44f 7131 	mov.w	r1, #708	@ 0x2c4
 800b5c0:	4809      	ldr	r0, [pc, #36]	@ (800b5e8 <HAL_RCCEx_PeriphCLKConfig+0x974>)
 800b5c2:	f7fc f86d 	bl	80076a0 <assert_failed>

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800b5c6:	4b09      	ldr	r3, [pc, #36]	@ (800b5ec <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800b5c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b5cc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b5d6:	4905      	ldr	r1, [pc, #20]	@ (800b5ec <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800b5d8:	4313      	orrs	r3, r2
 800b5da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800b5de:	7cbb      	ldrb	r3, [r7, #18]
}
 800b5e0:	4618      	mov	r0, r3
 800b5e2:	3718      	adds	r7, #24
 800b5e4:	46bd      	mov	sp, r7
 800b5e6:	bd80      	pop	{r7, pc}
 800b5e8:	080123ec 	.word	0x080123ec
 800b5ec:	40021000 	.word	0x40021000

0800b5f0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800b5f0:	b580      	push	{r7, lr}
 800b5f2:	b084      	sub	sp, #16
 800b5f4:	af00      	add	r7, sp, #0
 800b5f6:	6078      	str	r0, [r7, #4]
 800b5f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	73fb      	strb	r3, [r7, #15]

  /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
  /* P, Q and R dividers are verified in each specific divider case below */
  assert_param(IS_RCC_PLLSAI1SOURCE(PllSai1->PLLSAI1Source));
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	2b00      	cmp	r3, #0
 800b604:	d010      	beq.n	800b628 <RCCEx_PLLSAI1_Config+0x38>
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	2b01      	cmp	r3, #1
 800b60c:	d00c      	beq.n	800b628 <RCCEx_PLLSAI1_Config+0x38>
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	2b02      	cmp	r3, #2
 800b614:	d008      	beq.n	800b628 <RCCEx_PLLSAI1_Config+0x38>
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	2b03      	cmp	r3, #3
 800b61c:	d004      	beq.n	800b628 <RCCEx_PLLSAI1_Config+0x38>
 800b61e:	f640 3162 	movw	r1, #2914	@ 0xb62
 800b622:	4887      	ldr	r0, [pc, #540]	@ (800b840 <RCCEx_PLLSAI1_Config+0x250>)
 800b624:	f7fc f83c 	bl	80076a0 <assert_failed>
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	685b      	ldr	r3, [r3, #4]
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d003      	beq.n	800b638 <RCCEx_PLLSAI1_Config+0x48>
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	685b      	ldr	r3, [r3, #4]
 800b634:	2b08      	cmp	r3, #8
 800b636:	d904      	bls.n	800b642 <RCCEx_PLLSAI1_Config+0x52>
 800b638:	f640 3163 	movw	r1, #2915	@ 0xb63
 800b63c:	4880      	ldr	r0, [pc, #512]	@ (800b840 <RCCEx_PLLSAI1_Config+0x250>)
 800b63e:	f7fc f82f 	bl	80076a0 <assert_failed>
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	689b      	ldr	r3, [r3, #8]
 800b646:	2b07      	cmp	r3, #7
 800b648:	d903      	bls.n	800b652 <RCCEx_PLLSAI1_Config+0x62>
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	689b      	ldr	r3, [r3, #8]
 800b64e:	2b56      	cmp	r3, #86	@ 0x56
 800b650:	d904      	bls.n	800b65c <RCCEx_PLLSAI1_Config+0x6c>
 800b652:	f640 3164 	movw	r1, #2916	@ 0xb64
 800b656:	487a      	ldr	r0, [pc, #488]	@ (800b840 <RCCEx_PLLSAI1_Config+0x250>)
 800b658:	f7fc f822 	bl	80076a0 <assert_failed>
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	699b      	ldr	r3, [r3, #24]
 800b660:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b664:	2b00      	cmp	r3, #0
 800b666:	d10b      	bne.n	800b680 <RCCEx_PLLSAI1_Config+0x90>
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	699b      	ldr	r3, [r3, #24]
 800b66c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b670:	2b00      	cmp	r3, #0
 800b672:	d105      	bne.n	800b680 <RCCEx_PLLSAI1_Config+0x90>
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	699b      	ldr	r3, [r3, #24]
 800b678:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d007      	beq.n	800b690 <RCCEx_PLLSAI1_Config+0xa0>
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	699b      	ldr	r3, [r3, #24]
 800b684:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 800b688:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d004      	beq.n	800b69a <RCCEx_PLLSAI1_Config+0xaa>
 800b690:	f640 3165 	movw	r1, #2917	@ 0xb65
 800b694:	486a      	ldr	r0, [pc, #424]	@ (800b840 <RCCEx_PLLSAI1_Config+0x250>)
 800b696:	f7fc f803 	bl	80076a0 <assert_failed>

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800b69a:	4b6a      	ldr	r3, [pc, #424]	@ (800b844 <RCCEx_PLLSAI1_Config+0x254>)
 800b69c:	68db      	ldr	r3, [r3, #12]
 800b69e:	f003 0303 	and.w	r3, r3, #3
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d018      	beq.n	800b6d8 <RCCEx_PLLSAI1_Config+0xe8>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800b6a6:	4b67      	ldr	r3, [pc, #412]	@ (800b844 <RCCEx_PLLSAI1_Config+0x254>)
 800b6a8:	68db      	ldr	r3, [r3, #12]
 800b6aa:	f003 0203 	and.w	r2, r3, #3
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	429a      	cmp	r2, r3
 800b6b4:	d10d      	bne.n	800b6d2 <RCCEx_PLLSAI1_Config+0xe2>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	681b      	ldr	r3, [r3, #0]
       ||
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d009      	beq.n	800b6d2 <RCCEx_PLLSAI1_Config+0xe2>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800b6be:	4b61      	ldr	r3, [pc, #388]	@ (800b844 <RCCEx_PLLSAI1_Config+0x254>)
 800b6c0:	68db      	ldr	r3, [r3, #12]
 800b6c2:	091b      	lsrs	r3, r3, #4
 800b6c4:	f003 0307 	and.w	r3, r3, #7
 800b6c8:	1c5a      	adds	r2, r3, #1
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	685b      	ldr	r3, [r3, #4]
       ||
 800b6ce:	429a      	cmp	r2, r3
 800b6d0:	d047      	beq.n	800b762 <RCCEx_PLLSAI1_Config+0x172>
#endif
      )
    {
      status = HAL_ERROR;
 800b6d2:	2301      	movs	r3, #1
 800b6d4:	73fb      	strb	r3, [r7, #15]
 800b6d6:	e044      	b.n	800b762 <RCCEx_PLLSAI1_Config+0x172>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	2b03      	cmp	r3, #3
 800b6de:	d018      	beq.n	800b712 <RCCEx_PLLSAI1_Config+0x122>
 800b6e0:	2b03      	cmp	r3, #3
 800b6e2:	d825      	bhi.n	800b730 <RCCEx_PLLSAI1_Config+0x140>
 800b6e4:	2b01      	cmp	r3, #1
 800b6e6:	d002      	beq.n	800b6ee <RCCEx_PLLSAI1_Config+0xfe>
 800b6e8:	2b02      	cmp	r3, #2
 800b6ea:	d009      	beq.n	800b700 <RCCEx_PLLSAI1_Config+0x110>
 800b6ec:	e020      	b.n	800b730 <RCCEx_PLLSAI1_Config+0x140>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800b6ee:	4b55      	ldr	r3, [pc, #340]	@ (800b844 <RCCEx_PLLSAI1_Config+0x254>)
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	f003 0302 	and.w	r3, r3, #2
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d11d      	bne.n	800b736 <RCCEx_PLLSAI1_Config+0x146>
      {
        status = HAL_ERROR;
 800b6fa:	2301      	movs	r3, #1
 800b6fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b6fe:	e01a      	b.n	800b736 <RCCEx_PLLSAI1_Config+0x146>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800b700:	4b50      	ldr	r3, [pc, #320]	@ (800b844 <RCCEx_PLLSAI1_Config+0x254>)
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d116      	bne.n	800b73a <RCCEx_PLLSAI1_Config+0x14a>
      {
        status = HAL_ERROR;
 800b70c:	2301      	movs	r3, #1
 800b70e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b710:	e013      	b.n	800b73a <RCCEx_PLLSAI1_Config+0x14a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800b712:	4b4c      	ldr	r3, [pc, #304]	@ (800b844 <RCCEx_PLLSAI1_Config+0x254>)
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d10f      	bne.n	800b73e <RCCEx_PLLSAI1_Config+0x14e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800b71e:	4b49      	ldr	r3, [pc, #292]	@ (800b844 <RCCEx_PLLSAI1_Config+0x254>)
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b726:	2b00      	cmp	r3, #0
 800b728:	d109      	bne.n	800b73e <RCCEx_PLLSAI1_Config+0x14e>
        {
          status = HAL_ERROR;
 800b72a:	2301      	movs	r3, #1
 800b72c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b72e:	e006      	b.n	800b73e <RCCEx_PLLSAI1_Config+0x14e>
    default:
      status = HAL_ERROR;
 800b730:	2301      	movs	r3, #1
 800b732:	73fb      	strb	r3, [r7, #15]
      break;
 800b734:	e004      	b.n	800b740 <RCCEx_PLLSAI1_Config+0x150>
      break;
 800b736:	bf00      	nop
 800b738:	e002      	b.n	800b740 <RCCEx_PLLSAI1_Config+0x150>
      break;
 800b73a:	bf00      	nop
 800b73c:	e000      	b.n	800b740 <RCCEx_PLLSAI1_Config+0x150>
      break;
 800b73e:	bf00      	nop
    }

    if(status == HAL_OK)
 800b740:	7bfb      	ldrb	r3, [r7, #15]
 800b742:	2b00      	cmp	r3, #0
 800b744:	d10d      	bne.n	800b762 <RCCEx_PLLSAI1_Config+0x172>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800b746:	4b3f      	ldr	r3, [pc, #252]	@ (800b844 <RCCEx_PLLSAI1_Config+0x254>)
 800b748:	68db      	ldr	r3, [r3, #12]
 800b74a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	6819      	ldr	r1, [r3, #0]
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	685b      	ldr	r3, [r3, #4]
 800b756:	3b01      	subs	r3, #1
 800b758:	011b      	lsls	r3, r3, #4
 800b75a:	430b      	orrs	r3, r1
 800b75c:	4939      	ldr	r1, [pc, #228]	@ (800b844 <RCCEx_PLLSAI1_Config+0x254>)
 800b75e:	4313      	orrs	r3, r2
 800b760:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800b762:	7bfb      	ldrb	r3, [r7, #15]
 800b764:	2b00      	cmp	r3, #0
 800b766:	f040 80ba 	bne.w	800b8de <RCCEx_PLLSAI1_Config+0x2ee>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800b76a:	4b36      	ldr	r3, [pc, #216]	@ (800b844 <RCCEx_PLLSAI1_Config+0x254>)
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	4a35      	ldr	r2, [pc, #212]	@ (800b844 <RCCEx_PLLSAI1_Config+0x254>)
 800b770:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b774:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b776:	f7fc fdbd 	bl	80082f4 <HAL_GetTick>
 800b77a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800b77c:	e009      	b.n	800b792 <RCCEx_PLLSAI1_Config+0x1a2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b77e:	f7fc fdb9 	bl	80082f4 <HAL_GetTick>
 800b782:	4602      	mov	r2, r0
 800b784:	68bb      	ldr	r3, [r7, #8]
 800b786:	1ad3      	subs	r3, r2, r3
 800b788:	2b02      	cmp	r3, #2
 800b78a:	d902      	bls.n	800b792 <RCCEx_PLLSAI1_Config+0x1a2>
      {
        status = HAL_TIMEOUT;
 800b78c:	2303      	movs	r3, #3
 800b78e:	73fb      	strb	r3, [r7, #15]
        break;
 800b790:	e005      	b.n	800b79e <RCCEx_PLLSAI1_Config+0x1ae>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800b792:	4b2c      	ldr	r3, [pc, #176]	@ (800b844 <RCCEx_PLLSAI1_Config+0x254>)
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d1ef      	bne.n	800b77e <RCCEx_PLLSAI1_Config+0x18e>
      }
    }

    if(status == HAL_OK)
 800b79e:	7bfb      	ldrb	r3, [r7, #15]
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	f040 809c 	bne.w	800b8de <RCCEx_PLLSAI1_Config+0x2ee>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800b7a6:	683b      	ldr	r3, [r7, #0]
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d11e      	bne.n	800b7ea <RCCEx_PLLSAI1_Config+0x1fa>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	68db      	ldr	r3, [r3, #12]
 800b7b0:	2b07      	cmp	r3, #7
 800b7b2:	d008      	beq.n	800b7c6 <RCCEx_PLLSAI1_Config+0x1d6>
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	68db      	ldr	r3, [r3, #12]
 800b7b8:	2b11      	cmp	r3, #17
 800b7ba:	d004      	beq.n	800b7c6 <RCCEx_PLLSAI1_Config+0x1d6>
 800b7bc:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 800b7c0:	481f      	ldr	r0, [pc, #124]	@ (800b840 <RCCEx_PLLSAI1_Config+0x250>)
 800b7c2:	f7fb ff6d 	bl	80076a0 <assert_failed>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b7c6:	4b1f      	ldr	r3, [pc, #124]	@ (800b844 <RCCEx_PLLSAI1_Config+0x254>)
 800b7c8:	691b      	ldr	r3, [r3, #16]
 800b7ca:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800b7ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b7d2:	687a      	ldr	r2, [r7, #4]
 800b7d4:	6892      	ldr	r2, [r2, #8]
 800b7d6:	0211      	lsls	r1, r2, #8
 800b7d8:	687a      	ldr	r2, [r7, #4]
 800b7da:	68d2      	ldr	r2, [r2, #12]
 800b7dc:	0912      	lsrs	r2, r2, #4
 800b7de:	0452      	lsls	r2, r2, #17
 800b7e0:	430a      	orrs	r2, r1
 800b7e2:	4918      	ldr	r1, [pc, #96]	@ (800b844 <RCCEx_PLLSAI1_Config+0x254>)
 800b7e4:	4313      	orrs	r3, r2
 800b7e6:	610b      	str	r3, [r1, #16]
 800b7e8:	e055      	b.n	800b896 <RCCEx_PLLSAI1_Config+0x2a6>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800b7ea:	683b      	ldr	r3, [r7, #0]
 800b7ec:	2b01      	cmp	r3, #1
 800b7ee:	d12b      	bne.n	800b848 <RCCEx_PLLSAI1_Config+0x258>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	691b      	ldr	r3, [r3, #16]
 800b7f4:	2b02      	cmp	r3, #2
 800b7f6:	d010      	beq.n	800b81a <RCCEx_PLLSAI1_Config+0x22a>
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	691b      	ldr	r3, [r3, #16]
 800b7fc:	2b04      	cmp	r3, #4
 800b7fe:	d00c      	beq.n	800b81a <RCCEx_PLLSAI1_Config+0x22a>
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	691b      	ldr	r3, [r3, #16]
 800b804:	2b06      	cmp	r3, #6
 800b806:	d008      	beq.n	800b81a <RCCEx_PLLSAI1_Config+0x22a>
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	691b      	ldr	r3, [r3, #16]
 800b80c:	2b08      	cmp	r3, #8
 800b80e:	d004      	beq.n	800b81a <RCCEx_PLLSAI1_Config+0x22a>
 800b810:	f640 31dc 	movw	r1, #3036	@ 0xbdc
 800b814:	480a      	ldr	r0, [pc, #40]	@ (800b840 <RCCEx_PLLSAI1_Config+0x250>)
 800b816:	f7fb ff43 	bl	80076a0 <assert_failed>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b81a:	4b0a      	ldr	r3, [pc, #40]	@ (800b844 <RCCEx_PLLSAI1_Config+0x254>)
 800b81c:	691b      	ldr	r3, [r3, #16]
 800b81e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800b822:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800b826:	687a      	ldr	r2, [r7, #4]
 800b828:	6892      	ldr	r2, [r2, #8]
 800b82a:	0211      	lsls	r1, r2, #8
 800b82c:	687a      	ldr	r2, [r7, #4]
 800b82e:	6912      	ldr	r2, [r2, #16]
 800b830:	0852      	lsrs	r2, r2, #1
 800b832:	3a01      	subs	r2, #1
 800b834:	0552      	lsls	r2, r2, #21
 800b836:	430a      	orrs	r2, r1
 800b838:	4902      	ldr	r1, [pc, #8]	@ (800b844 <RCCEx_PLLSAI1_Config+0x254>)
 800b83a:	4313      	orrs	r3, r2
 800b83c:	610b      	str	r3, [r1, #16]
 800b83e:	e02a      	b.n	800b896 <RCCEx_PLLSAI1_Config+0x2a6>
 800b840:	080123ec 	.word	0x080123ec
 800b844:	40021000 	.word	0x40021000
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	695b      	ldr	r3, [r3, #20]
 800b84c:	2b02      	cmp	r3, #2
 800b84e:	d010      	beq.n	800b872 <RCCEx_PLLSAI1_Config+0x282>
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	695b      	ldr	r3, [r3, #20]
 800b854:	2b04      	cmp	r3, #4
 800b856:	d00c      	beq.n	800b872 <RCCEx_PLLSAI1_Config+0x282>
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	695b      	ldr	r3, [r3, #20]
 800b85c:	2b06      	cmp	r3, #6
 800b85e:	d008      	beq.n	800b872 <RCCEx_PLLSAI1_Config+0x282>
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	695b      	ldr	r3, [r3, #20]
 800b864:	2b08      	cmp	r3, #8
 800b866:	d004      	beq.n	800b872 <RCCEx_PLLSAI1_Config+0x282>
 800b868:	f640 31ee 	movw	r1, #3054	@ 0xbee
 800b86c:	481e      	ldr	r0, [pc, #120]	@ (800b8e8 <RCCEx_PLLSAI1_Config+0x2f8>)
 800b86e:	f7fb ff17 	bl	80076a0 <assert_failed>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b872:	4b1e      	ldr	r3, [pc, #120]	@ (800b8ec <RCCEx_PLLSAI1_Config+0x2fc>)
 800b874:	691b      	ldr	r3, [r3, #16]
 800b876:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800b87a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800b87e:	687a      	ldr	r2, [r7, #4]
 800b880:	6892      	ldr	r2, [r2, #8]
 800b882:	0211      	lsls	r1, r2, #8
 800b884:	687a      	ldr	r2, [r7, #4]
 800b886:	6952      	ldr	r2, [r2, #20]
 800b888:	0852      	lsrs	r2, r2, #1
 800b88a:	3a01      	subs	r2, #1
 800b88c:	0652      	lsls	r2, r2, #25
 800b88e:	430a      	orrs	r2, r1
 800b890:	4916      	ldr	r1, [pc, #88]	@ (800b8ec <RCCEx_PLLSAI1_Config+0x2fc>)
 800b892:	4313      	orrs	r3, r2
 800b894:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800b896:	4b15      	ldr	r3, [pc, #84]	@ (800b8ec <RCCEx_PLLSAI1_Config+0x2fc>)
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	4a14      	ldr	r2, [pc, #80]	@ (800b8ec <RCCEx_PLLSAI1_Config+0x2fc>)
 800b89c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b8a0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b8a2:	f7fc fd27 	bl	80082f4 <HAL_GetTick>
 800b8a6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800b8a8:	e009      	b.n	800b8be <RCCEx_PLLSAI1_Config+0x2ce>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b8aa:	f7fc fd23 	bl	80082f4 <HAL_GetTick>
 800b8ae:	4602      	mov	r2, r0
 800b8b0:	68bb      	ldr	r3, [r7, #8]
 800b8b2:	1ad3      	subs	r3, r2, r3
 800b8b4:	2b02      	cmp	r3, #2
 800b8b6:	d902      	bls.n	800b8be <RCCEx_PLLSAI1_Config+0x2ce>
        {
          status = HAL_TIMEOUT;
 800b8b8:	2303      	movs	r3, #3
 800b8ba:	73fb      	strb	r3, [r7, #15]
          break;
 800b8bc:	e005      	b.n	800b8ca <RCCEx_PLLSAI1_Config+0x2da>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800b8be:	4b0b      	ldr	r3, [pc, #44]	@ (800b8ec <RCCEx_PLLSAI1_Config+0x2fc>)
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d0ef      	beq.n	800b8aa <RCCEx_PLLSAI1_Config+0x2ba>
        }
      }

      if(status == HAL_OK)
 800b8ca:	7bfb      	ldrb	r3, [r7, #15]
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d106      	bne.n	800b8de <RCCEx_PLLSAI1_Config+0x2ee>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800b8d0:	4b06      	ldr	r3, [pc, #24]	@ (800b8ec <RCCEx_PLLSAI1_Config+0x2fc>)
 800b8d2:	691a      	ldr	r2, [r3, #16]
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	699b      	ldr	r3, [r3, #24]
 800b8d8:	4904      	ldr	r1, [pc, #16]	@ (800b8ec <RCCEx_PLLSAI1_Config+0x2fc>)
 800b8da:	4313      	orrs	r3, r2
 800b8dc:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800b8de:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8e0:	4618      	mov	r0, r3
 800b8e2:	3710      	adds	r7, #16
 800b8e4:	46bd      	mov	sp, r7
 800b8e6:	bd80      	pop	{r7, pc}
 800b8e8:	080123ec 	.word	0x080123ec
 800b8ec:	40021000 	.word	0x40021000

0800b8f0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800b8f0:	b580      	push	{r7, lr}
 800b8f2:	b084      	sub	sp, #16
 800b8f4:	af00      	add	r7, sp, #0
 800b8f6:	6078      	str	r0, [r7, #4]
 800b8f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b8fa:	2300      	movs	r3, #0
 800b8fc:	73fb      	strb	r3, [r7, #15]

  /* check for PLLSAI2 Parameters used to output PLLSAI2CLK */
  /* P, Q and R dividers are verified in each specific divider case below */
  assert_param(IS_RCC_PLLSAI2SOURCE(PllSai2->PLLSAI2Source));
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	2b00      	cmp	r3, #0
 800b904:	d010      	beq.n	800b928 <RCCEx_PLLSAI2_Config+0x38>
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	2b01      	cmp	r3, #1
 800b90c:	d00c      	beq.n	800b928 <RCCEx_PLLSAI2_Config+0x38>
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	2b02      	cmp	r3, #2
 800b914:	d008      	beq.n	800b928 <RCCEx_PLLSAI2_Config+0x38>
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	2b03      	cmp	r3, #3
 800b91c:	d004      	beq.n	800b928 <RCCEx_PLLSAI2_Config+0x38>
 800b91e:	f640 412f 	movw	r1, #3119	@ 0xc2f
 800b922:	4896      	ldr	r0, [pc, #600]	@ (800bb7c <RCCEx_PLLSAI2_Config+0x28c>)
 800b924:	f7fb febc 	bl	80076a0 <assert_failed>
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	685b      	ldr	r3, [r3, #4]
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d003      	beq.n	800b938 <RCCEx_PLLSAI2_Config+0x48>
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	685b      	ldr	r3, [r3, #4]
 800b934:	2b08      	cmp	r3, #8
 800b936:	d904      	bls.n	800b942 <RCCEx_PLLSAI2_Config+0x52>
 800b938:	f44f 6143 	mov.w	r1, #3120	@ 0xc30
 800b93c:	488f      	ldr	r0, [pc, #572]	@ (800bb7c <RCCEx_PLLSAI2_Config+0x28c>)
 800b93e:	f7fb feaf 	bl	80076a0 <assert_failed>
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	689b      	ldr	r3, [r3, #8]
 800b946:	2b07      	cmp	r3, #7
 800b948:	d903      	bls.n	800b952 <RCCEx_PLLSAI2_Config+0x62>
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	689b      	ldr	r3, [r3, #8]
 800b94e:	2b56      	cmp	r3, #86	@ 0x56
 800b950:	d904      	bls.n	800b95c <RCCEx_PLLSAI2_Config+0x6c>
 800b952:	f640 4131 	movw	r1, #3121	@ 0xc31
 800b956:	4889      	ldr	r0, [pc, #548]	@ (800bb7c <RCCEx_PLLSAI2_Config+0x28c>)
 800b958:	f7fb fea2 	bl	80076a0 <assert_failed>
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	695b      	ldr	r3, [r3, #20]
 800b960:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b964:	2b00      	cmp	r3, #0
 800b966:	d105      	bne.n	800b974 <RCCEx_PLLSAI2_Config+0x84>
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	695b      	ldr	r3, [r3, #20]
 800b96c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b970:	2b00      	cmp	r3, #0
 800b972:	d007      	beq.n	800b984 <RCCEx_PLLSAI2_Config+0x94>
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	695b      	ldr	r3, [r3, #20]
 800b978:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b97c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b980:	2b00      	cmp	r3, #0
 800b982:	d004      	beq.n	800b98e <RCCEx_PLLSAI2_Config+0x9e>
 800b984:	f640 4132 	movw	r1, #3122	@ 0xc32
 800b988:	487c      	ldr	r0, [pc, #496]	@ (800bb7c <RCCEx_PLLSAI2_Config+0x28c>)
 800b98a:	f7fb fe89 	bl	80076a0 <assert_failed>

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800b98e:	4b7c      	ldr	r3, [pc, #496]	@ (800bb80 <RCCEx_PLLSAI2_Config+0x290>)
 800b990:	68db      	ldr	r3, [r3, #12]
 800b992:	f003 0303 	and.w	r3, r3, #3
 800b996:	2b00      	cmp	r3, #0
 800b998:	d018      	beq.n	800b9cc <RCCEx_PLLSAI2_Config+0xdc>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800b99a:	4b79      	ldr	r3, [pc, #484]	@ (800bb80 <RCCEx_PLLSAI2_Config+0x290>)
 800b99c:	68db      	ldr	r3, [r3, #12]
 800b99e:	f003 0203 	and.w	r2, r3, #3
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	429a      	cmp	r2, r3
 800b9a8:	d10d      	bne.n	800b9c6 <RCCEx_PLLSAI2_Config+0xd6>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	681b      	ldr	r3, [r3, #0]
       ||
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d009      	beq.n	800b9c6 <RCCEx_PLLSAI2_Config+0xd6>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800b9b2:	4b73      	ldr	r3, [pc, #460]	@ (800bb80 <RCCEx_PLLSAI2_Config+0x290>)
 800b9b4:	68db      	ldr	r3, [r3, #12]
 800b9b6:	091b      	lsrs	r3, r3, #4
 800b9b8:	f003 0307 	and.w	r3, r3, #7
 800b9bc:	1c5a      	adds	r2, r3, #1
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	685b      	ldr	r3, [r3, #4]
       ||
 800b9c2:	429a      	cmp	r2, r3
 800b9c4:	d047      	beq.n	800ba56 <RCCEx_PLLSAI2_Config+0x166>
#endif
      )
    {
      status = HAL_ERROR;
 800b9c6:	2301      	movs	r3, #1
 800b9c8:	73fb      	strb	r3, [r7, #15]
 800b9ca:	e044      	b.n	800ba56 <RCCEx_PLLSAI2_Config+0x166>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	2b03      	cmp	r3, #3
 800b9d2:	d018      	beq.n	800ba06 <RCCEx_PLLSAI2_Config+0x116>
 800b9d4:	2b03      	cmp	r3, #3
 800b9d6:	d825      	bhi.n	800ba24 <RCCEx_PLLSAI2_Config+0x134>
 800b9d8:	2b01      	cmp	r3, #1
 800b9da:	d002      	beq.n	800b9e2 <RCCEx_PLLSAI2_Config+0xf2>
 800b9dc:	2b02      	cmp	r3, #2
 800b9de:	d009      	beq.n	800b9f4 <RCCEx_PLLSAI2_Config+0x104>
 800b9e0:	e020      	b.n	800ba24 <RCCEx_PLLSAI2_Config+0x134>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800b9e2:	4b67      	ldr	r3, [pc, #412]	@ (800bb80 <RCCEx_PLLSAI2_Config+0x290>)
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	f003 0302 	and.w	r3, r3, #2
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d11d      	bne.n	800ba2a <RCCEx_PLLSAI2_Config+0x13a>
      {
        status = HAL_ERROR;
 800b9ee:	2301      	movs	r3, #1
 800b9f0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b9f2:	e01a      	b.n	800ba2a <RCCEx_PLLSAI2_Config+0x13a>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800b9f4:	4b62      	ldr	r3, [pc, #392]	@ (800bb80 <RCCEx_PLLSAI2_Config+0x290>)
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d116      	bne.n	800ba2e <RCCEx_PLLSAI2_Config+0x13e>
      {
        status = HAL_ERROR;
 800ba00:	2301      	movs	r3, #1
 800ba02:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ba04:	e013      	b.n	800ba2e <RCCEx_PLLSAI2_Config+0x13e>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800ba06:	4b5e      	ldr	r3, [pc, #376]	@ (800bb80 <RCCEx_PLLSAI2_Config+0x290>)
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d10f      	bne.n	800ba32 <RCCEx_PLLSAI2_Config+0x142>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800ba12:	4b5b      	ldr	r3, [pc, #364]	@ (800bb80 <RCCEx_PLLSAI2_Config+0x290>)
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d109      	bne.n	800ba32 <RCCEx_PLLSAI2_Config+0x142>
        {
          status = HAL_ERROR;
 800ba1e:	2301      	movs	r3, #1
 800ba20:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800ba22:	e006      	b.n	800ba32 <RCCEx_PLLSAI2_Config+0x142>
    default:
      status = HAL_ERROR;
 800ba24:	2301      	movs	r3, #1
 800ba26:	73fb      	strb	r3, [r7, #15]
      break;
 800ba28:	e004      	b.n	800ba34 <RCCEx_PLLSAI2_Config+0x144>
      break;
 800ba2a:	bf00      	nop
 800ba2c:	e002      	b.n	800ba34 <RCCEx_PLLSAI2_Config+0x144>
      break;
 800ba2e:	bf00      	nop
 800ba30:	e000      	b.n	800ba34 <RCCEx_PLLSAI2_Config+0x144>
      break;
 800ba32:	bf00      	nop
    }

    if(status == HAL_OK)
 800ba34:	7bfb      	ldrb	r3, [r7, #15]
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d10d      	bne.n	800ba56 <RCCEx_PLLSAI2_Config+0x166>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800ba3a:	4b51      	ldr	r3, [pc, #324]	@ (800bb80 <RCCEx_PLLSAI2_Config+0x290>)
 800ba3c:	68db      	ldr	r3, [r3, #12]
 800ba3e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	6819      	ldr	r1, [r3, #0]
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	685b      	ldr	r3, [r3, #4]
 800ba4a:	3b01      	subs	r3, #1
 800ba4c:	011b      	lsls	r3, r3, #4
 800ba4e:	430b      	orrs	r3, r1
 800ba50:	494b      	ldr	r1, [pc, #300]	@ (800bb80 <RCCEx_PLLSAI2_Config+0x290>)
 800ba52:	4313      	orrs	r3, r2
 800ba54:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800ba56:	7bfb      	ldrb	r3, [r7, #15]
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	f040 808a 	bne.w	800bb72 <RCCEx_PLLSAI2_Config+0x282>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800ba5e:	4b48      	ldr	r3, [pc, #288]	@ (800bb80 <RCCEx_PLLSAI2_Config+0x290>)
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	4a47      	ldr	r2, [pc, #284]	@ (800bb80 <RCCEx_PLLSAI2_Config+0x290>)
 800ba64:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ba68:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ba6a:	f7fc fc43 	bl	80082f4 <HAL_GetTick>
 800ba6e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800ba70:	e009      	b.n	800ba86 <RCCEx_PLLSAI2_Config+0x196>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800ba72:	f7fc fc3f 	bl	80082f4 <HAL_GetTick>
 800ba76:	4602      	mov	r2, r0
 800ba78:	68bb      	ldr	r3, [r7, #8]
 800ba7a:	1ad3      	subs	r3, r2, r3
 800ba7c:	2b02      	cmp	r3, #2
 800ba7e:	d902      	bls.n	800ba86 <RCCEx_PLLSAI2_Config+0x196>
      {
        status = HAL_TIMEOUT;
 800ba80:	2303      	movs	r3, #3
 800ba82:	73fb      	strb	r3, [r7, #15]
        break;
 800ba84:	e005      	b.n	800ba92 <RCCEx_PLLSAI2_Config+0x1a2>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800ba86:	4b3e      	ldr	r3, [pc, #248]	@ (800bb80 <RCCEx_PLLSAI2_Config+0x290>)
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d1ef      	bne.n	800ba72 <RCCEx_PLLSAI2_Config+0x182>
      }
    }

    if(status == HAL_OK)
 800ba92:	7bfb      	ldrb	r3, [r7, #15]
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d16c      	bne.n	800bb72 <RCCEx_PLLSAI2_Config+0x282>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800ba98:	683b      	ldr	r3, [r7, #0]
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d11e      	bne.n	800badc <RCCEx_PLLSAI2_Config+0x1ec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	68db      	ldr	r3, [r3, #12]
 800baa2:	2b07      	cmp	r3, #7
 800baa4:	d008      	beq.n	800bab8 <RCCEx_PLLSAI2_Config+0x1c8>
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	68db      	ldr	r3, [r3, #12]
 800baaa:	2b11      	cmp	r3, #17
 800baac:	d004      	beq.n	800bab8 <RCCEx_PLLSAI2_Config+0x1c8>
 800baae:	f640 4185 	movw	r1, #3205	@ 0xc85
 800bab2:	4832      	ldr	r0, [pc, #200]	@ (800bb7c <RCCEx_PLLSAI2_Config+0x28c>)
 800bab4:	f7fb fdf4 	bl	80076a0 <assert_failed>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800bab8:	4b31      	ldr	r3, [pc, #196]	@ (800bb80 <RCCEx_PLLSAI2_Config+0x290>)
 800baba:	695b      	ldr	r3, [r3, #20]
 800babc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800bac0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bac4:	687a      	ldr	r2, [r7, #4]
 800bac6:	6892      	ldr	r2, [r2, #8]
 800bac8:	0211      	lsls	r1, r2, #8
 800baca:	687a      	ldr	r2, [r7, #4]
 800bacc:	68d2      	ldr	r2, [r2, #12]
 800bace:	0912      	lsrs	r2, r2, #4
 800bad0:	0452      	lsls	r2, r2, #17
 800bad2:	430a      	orrs	r2, r1
 800bad4:	492a      	ldr	r1, [pc, #168]	@ (800bb80 <RCCEx_PLLSAI2_Config+0x290>)
 800bad6:	4313      	orrs	r3, r2
 800bad8:	614b      	str	r3, [r1, #20]
 800bada:	e026      	b.n	800bb2a <RCCEx_PLLSAI2_Config+0x23a>
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	691b      	ldr	r3, [r3, #16]
 800bae0:	2b02      	cmp	r3, #2
 800bae2:	d010      	beq.n	800bb06 <RCCEx_PLLSAI2_Config+0x216>
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	691b      	ldr	r3, [r3, #16]
 800bae8:	2b04      	cmp	r3, #4
 800baea:	d00c      	beq.n	800bb06 <RCCEx_PLLSAI2_Config+0x216>
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	691b      	ldr	r3, [r3, #16]
 800baf0:	2b06      	cmp	r3, #6
 800baf2:	d008      	beq.n	800bb06 <RCCEx_PLLSAI2_Config+0x216>
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	691b      	ldr	r3, [r3, #16]
 800baf8:	2b08      	cmp	r3, #8
 800bafa:	d004      	beq.n	800bb06 <RCCEx_PLLSAI2_Config+0x216>
 800bafc:	f640 41bd 	movw	r1, #3261	@ 0xcbd
 800bb00:	481e      	ldr	r0, [pc, #120]	@ (800bb7c <RCCEx_PLLSAI2_Config+0x28c>)
 800bb02:	f7fb fdcd 	bl	80076a0 <assert_failed>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800bb06:	4b1e      	ldr	r3, [pc, #120]	@ (800bb80 <RCCEx_PLLSAI2_Config+0x290>)
 800bb08:	695b      	ldr	r3, [r3, #20]
 800bb0a:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800bb0e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800bb12:	687a      	ldr	r2, [r7, #4]
 800bb14:	6892      	ldr	r2, [r2, #8]
 800bb16:	0211      	lsls	r1, r2, #8
 800bb18:	687a      	ldr	r2, [r7, #4]
 800bb1a:	6912      	ldr	r2, [r2, #16]
 800bb1c:	0852      	lsrs	r2, r2, #1
 800bb1e:	3a01      	subs	r2, #1
 800bb20:	0652      	lsls	r2, r2, #25
 800bb22:	430a      	orrs	r2, r1
 800bb24:	4916      	ldr	r1, [pc, #88]	@ (800bb80 <RCCEx_PLLSAI2_Config+0x290>)
 800bb26:	4313      	orrs	r3, r2
 800bb28:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800bb2a:	4b15      	ldr	r3, [pc, #84]	@ (800bb80 <RCCEx_PLLSAI2_Config+0x290>)
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	4a14      	ldr	r2, [pc, #80]	@ (800bb80 <RCCEx_PLLSAI2_Config+0x290>)
 800bb30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bb34:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bb36:	f7fc fbdd 	bl	80082f4 <HAL_GetTick>
 800bb3a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800bb3c:	e009      	b.n	800bb52 <RCCEx_PLLSAI2_Config+0x262>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800bb3e:	f7fc fbd9 	bl	80082f4 <HAL_GetTick>
 800bb42:	4602      	mov	r2, r0
 800bb44:	68bb      	ldr	r3, [r7, #8]
 800bb46:	1ad3      	subs	r3, r2, r3
 800bb48:	2b02      	cmp	r3, #2
 800bb4a:	d902      	bls.n	800bb52 <RCCEx_PLLSAI2_Config+0x262>
        {
          status = HAL_TIMEOUT;
 800bb4c:	2303      	movs	r3, #3
 800bb4e:	73fb      	strb	r3, [r7, #15]
          break;
 800bb50:	e005      	b.n	800bb5e <RCCEx_PLLSAI2_Config+0x26e>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800bb52:	4b0b      	ldr	r3, [pc, #44]	@ (800bb80 <RCCEx_PLLSAI2_Config+0x290>)
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d0ef      	beq.n	800bb3e <RCCEx_PLLSAI2_Config+0x24e>
        }
      }

      if(status == HAL_OK)
 800bb5e:	7bfb      	ldrb	r3, [r7, #15]
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d106      	bne.n	800bb72 <RCCEx_PLLSAI2_Config+0x282>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800bb64:	4b06      	ldr	r3, [pc, #24]	@ (800bb80 <RCCEx_PLLSAI2_Config+0x290>)
 800bb66:	695a      	ldr	r2, [r3, #20]
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	695b      	ldr	r3, [r3, #20]
 800bb6c:	4904      	ldr	r1, [pc, #16]	@ (800bb80 <RCCEx_PLLSAI2_Config+0x290>)
 800bb6e:	4313      	orrs	r3, r2
 800bb70:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800bb72:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb74:	4618      	mov	r0, r3
 800bb76:	3710      	adds	r7, #16
 800bb78:	46bd      	mov	sp, r7
 800bb7a:	bd80      	pop	{r7, pc}
 800bb7c:	080123ec 	.word	0x080123ec
 800bb80:	40021000 	.word	0x40021000

0800bb84 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800bb84:	b580      	push	{r7, lr}
 800bb86:	b084      	sub	sp, #16
 800bb88:	af00      	add	r7, sp, #0
 800bb8a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d101      	bne.n	800bb96 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800bb92:	2301      	movs	r3, #1
 800bb94:	e1dd      	b.n	800bf52 <HAL_SPI_Init+0x3ce>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	4a7b      	ldr	r2, [pc, #492]	@ (800bd88 <HAL_SPI_Init+0x204>)
 800bb9c:	4293      	cmp	r3, r2
 800bb9e:	d00e      	beq.n	800bbbe <HAL_SPI_Init+0x3a>
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	4a79      	ldr	r2, [pc, #484]	@ (800bd8c <HAL_SPI_Init+0x208>)
 800bba6:	4293      	cmp	r3, r2
 800bba8:	d009      	beq.n	800bbbe <HAL_SPI_Init+0x3a>
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	4a78      	ldr	r2, [pc, #480]	@ (800bd90 <HAL_SPI_Init+0x20c>)
 800bbb0:	4293      	cmp	r3, r2
 800bbb2:	d004      	beq.n	800bbbe <HAL_SPI_Init+0x3a>
 800bbb4:	f240 1147 	movw	r1, #327	@ 0x147
 800bbb8:	4876      	ldr	r0, [pc, #472]	@ (800bd94 <HAL_SPI_Init+0x210>)
 800bbba:	f7fb fd71 	bl	80076a0 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	685b      	ldr	r3, [r3, #4]
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d009      	beq.n	800bbda <HAL_SPI_Init+0x56>
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	685b      	ldr	r3, [r3, #4]
 800bbca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bbce:	d004      	beq.n	800bbda <HAL_SPI_Init+0x56>
 800bbd0:	f44f 71a4 	mov.w	r1, #328	@ 0x148
 800bbd4:	486f      	ldr	r0, [pc, #444]	@ (800bd94 <HAL_SPI_Init+0x210>)
 800bbd6:	f7fb fd63 	bl	80076a0 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	689b      	ldr	r3, [r3, #8]
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d00e      	beq.n	800bc00 <HAL_SPI_Init+0x7c>
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	689b      	ldr	r3, [r3, #8]
 800bbe6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bbea:	d009      	beq.n	800bc00 <HAL_SPI_Init+0x7c>
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	689b      	ldr	r3, [r3, #8]
 800bbf0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bbf4:	d004      	beq.n	800bc00 <HAL_SPI_Init+0x7c>
 800bbf6:	f240 1149 	movw	r1, #329	@ 0x149
 800bbfa:	4866      	ldr	r0, [pc, #408]	@ (800bd94 <HAL_SPI_Init+0x210>)
 800bbfc:	f7fb fd50 	bl	80076a0 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	68db      	ldr	r3, [r3, #12]
 800bc04:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800bc08:	d040      	beq.n	800bc8c <HAL_SPI_Init+0x108>
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	68db      	ldr	r3, [r3, #12]
 800bc0e:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 800bc12:	d03b      	beq.n	800bc8c <HAL_SPI_Init+0x108>
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	68db      	ldr	r3, [r3, #12]
 800bc18:	f5b3 6f50 	cmp.w	r3, #3328	@ 0xd00
 800bc1c:	d036      	beq.n	800bc8c <HAL_SPI_Init+0x108>
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	68db      	ldr	r3, [r3, #12]
 800bc22:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bc26:	d031      	beq.n	800bc8c <HAL_SPI_Init+0x108>
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	68db      	ldr	r3, [r3, #12]
 800bc2c:	f5b3 6f30 	cmp.w	r3, #2816	@ 0xb00
 800bc30:	d02c      	beq.n	800bc8c <HAL_SPI_Init+0x108>
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	68db      	ldr	r3, [r3, #12]
 800bc36:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800bc3a:	d027      	beq.n	800bc8c <HAL_SPI_Init+0x108>
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	68db      	ldr	r3, [r3, #12]
 800bc40:	f5b3 6f10 	cmp.w	r3, #2304	@ 0x900
 800bc44:	d022      	beq.n	800bc8c <HAL_SPI_Init+0x108>
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	68db      	ldr	r3, [r3, #12]
 800bc4a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bc4e:	d01d      	beq.n	800bc8c <HAL_SPI_Init+0x108>
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	68db      	ldr	r3, [r3, #12]
 800bc54:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800bc58:	d018      	beq.n	800bc8c <HAL_SPI_Init+0x108>
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	68db      	ldr	r3, [r3, #12]
 800bc5e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800bc62:	d013      	beq.n	800bc8c <HAL_SPI_Init+0x108>
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	68db      	ldr	r3, [r3, #12]
 800bc68:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800bc6c:	d00e      	beq.n	800bc8c <HAL_SPI_Init+0x108>
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	68db      	ldr	r3, [r3, #12]
 800bc72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bc76:	d009      	beq.n	800bc8c <HAL_SPI_Init+0x108>
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	68db      	ldr	r3, [r3, #12]
 800bc7c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bc80:	d004      	beq.n	800bc8c <HAL_SPI_Init+0x108>
 800bc82:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 800bc86:	4843      	ldr	r0, [pc, #268]	@ (800bd94 <HAL_SPI_Init+0x210>)
 800bc88:	f7fb fd0a 	bl	80076a0 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	699b      	ldr	r3, [r3, #24]
 800bc90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bc94:	d00d      	beq.n	800bcb2 <HAL_SPI_Init+0x12e>
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	699b      	ldr	r3, [r3, #24]
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d009      	beq.n	800bcb2 <HAL_SPI_Init+0x12e>
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	699b      	ldr	r3, [r3, #24]
 800bca2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800bca6:	d004      	beq.n	800bcb2 <HAL_SPI_Init+0x12e>
 800bca8:	f240 114b 	movw	r1, #331	@ 0x14b
 800bcac:	4839      	ldr	r0, [pc, #228]	@ (800bd94 <HAL_SPI_Init+0x210>)
 800bcae:	f7fb fcf7 	bl	80076a0 <assert_failed>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bcb6:	2b08      	cmp	r3, #8
 800bcb8:	d008      	beq.n	800bccc <HAL_SPI_Init+0x148>
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d004      	beq.n	800bccc <HAL_SPI_Init+0x148>
 800bcc2:	f44f 71a6 	mov.w	r1, #332	@ 0x14c
 800bcc6:	4833      	ldr	r0, [pc, #204]	@ (800bd94 <HAL_SPI_Init+0x210>)
 800bcc8:	f7fb fcea 	bl	80076a0 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	69db      	ldr	r3, [r3, #28]
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d020      	beq.n	800bd16 <HAL_SPI_Init+0x192>
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	69db      	ldr	r3, [r3, #28]
 800bcd8:	2b08      	cmp	r3, #8
 800bcda:	d01c      	beq.n	800bd16 <HAL_SPI_Init+0x192>
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	69db      	ldr	r3, [r3, #28]
 800bce0:	2b10      	cmp	r3, #16
 800bce2:	d018      	beq.n	800bd16 <HAL_SPI_Init+0x192>
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	69db      	ldr	r3, [r3, #28]
 800bce8:	2b18      	cmp	r3, #24
 800bcea:	d014      	beq.n	800bd16 <HAL_SPI_Init+0x192>
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	69db      	ldr	r3, [r3, #28]
 800bcf0:	2b20      	cmp	r3, #32
 800bcf2:	d010      	beq.n	800bd16 <HAL_SPI_Init+0x192>
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	69db      	ldr	r3, [r3, #28]
 800bcf8:	2b28      	cmp	r3, #40	@ 0x28
 800bcfa:	d00c      	beq.n	800bd16 <HAL_SPI_Init+0x192>
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	69db      	ldr	r3, [r3, #28]
 800bd00:	2b30      	cmp	r3, #48	@ 0x30
 800bd02:	d008      	beq.n	800bd16 <HAL_SPI_Init+0x192>
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	69db      	ldr	r3, [r3, #28]
 800bd08:	2b38      	cmp	r3, #56	@ 0x38
 800bd0a:	d004      	beq.n	800bd16 <HAL_SPI_Init+0x192>
 800bd0c:	f240 114d 	movw	r1, #333	@ 0x14d
 800bd10:	4820      	ldr	r0, [pc, #128]	@ (800bd94 <HAL_SPI_Init+0x210>)
 800bd12:	f7fb fcc5 	bl	80076a0 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	6a1b      	ldr	r3, [r3, #32]
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d008      	beq.n	800bd30 <HAL_SPI_Init+0x1ac>
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	6a1b      	ldr	r3, [r3, #32]
 800bd22:	2b80      	cmp	r3, #128	@ 0x80
 800bd24:	d004      	beq.n	800bd30 <HAL_SPI_Init+0x1ac>
 800bd26:	f44f 71a7 	mov.w	r1, #334	@ 0x14e
 800bd2a:	481a      	ldr	r0, [pc, #104]	@ (800bd94 <HAL_SPI_Init+0x210>)
 800bd2c:	f7fb fcb8 	bl	80076a0 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d008      	beq.n	800bd4a <HAL_SPI_Init+0x1c6>
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd3c:	2b10      	cmp	r3, #16
 800bd3e:	d004      	beq.n	800bd4a <HAL_SPI_Init+0x1c6>
 800bd40:	f240 114f 	movw	r1, #335	@ 0x14f
 800bd44:	4813      	ldr	r0, [pc, #76]	@ (800bd94 <HAL_SPI_Init+0x210>)
 800bd46:	f7fb fcab 	bl	80076a0 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d151      	bne.n	800bdf6 <HAL_SPI_Init+0x272>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	691b      	ldr	r3, [r3, #16]
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d008      	beq.n	800bd6c <HAL_SPI_Init+0x1e8>
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	691b      	ldr	r3, [r3, #16]
 800bd5e:	2b02      	cmp	r3, #2
 800bd60:	d004      	beq.n	800bd6c <HAL_SPI_Init+0x1e8>
 800bd62:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 800bd66:	480b      	ldr	r0, [pc, #44]	@ (800bd94 <HAL_SPI_Init+0x210>)
 800bd68:	f7fb fc9a 	bl	80076a0 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	695b      	ldr	r3, [r3, #20]
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d011      	beq.n	800bd98 <HAL_SPI_Init+0x214>
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	695b      	ldr	r3, [r3, #20]
 800bd78:	2b01      	cmp	r3, #1
 800bd7a:	d00d      	beq.n	800bd98 <HAL_SPI_Init+0x214>
 800bd7c:	f240 1153 	movw	r1, #339	@ 0x153
 800bd80:	4804      	ldr	r0, [pc, #16]	@ (800bd94 <HAL_SPI_Init+0x210>)
 800bd82:	f7fb fc8d 	bl	80076a0 <assert_failed>
 800bd86:	e007      	b.n	800bd98 <HAL_SPI_Init+0x214>
 800bd88:	40013000 	.word	0x40013000
 800bd8c:	40003800 	.word	0x40003800
 800bd90:	40003c00 	.word	0x40003c00
 800bd94:	08012428 	.word	0x08012428

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	685b      	ldr	r3, [r3, #4]
 800bd9c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bda0:	d125      	bne.n	800bdee <HAL_SPI_Init+0x26a>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	69db      	ldr	r3, [r3, #28]
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d050      	beq.n	800be4c <HAL_SPI_Init+0x2c8>
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	69db      	ldr	r3, [r3, #28]
 800bdae:	2b08      	cmp	r3, #8
 800bdb0:	d04c      	beq.n	800be4c <HAL_SPI_Init+0x2c8>
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	69db      	ldr	r3, [r3, #28]
 800bdb6:	2b10      	cmp	r3, #16
 800bdb8:	d048      	beq.n	800be4c <HAL_SPI_Init+0x2c8>
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	69db      	ldr	r3, [r3, #28]
 800bdbe:	2b18      	cmp	r3, #24
 800bdc0:	d044      	beq.n	800be4c <HAL_SPI_Init+0x2c8>
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	69db      	ldr	r3, [r3, #28]
 800bdc6:	2b20      	cmp	r3, #32
 800bdc8:	d040      	beq.n	800be4c <HAL_SPI_Init+0x2c8>
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	69db      	ldr	r3, [r3, #28]
 800bdce:	2b28      	cmp	r3, #40	@ 0x28
 800bdd0:	d03c      	beq.n	800be4c <HAL_SPI_Init+0x2c8>
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	69db      	ldr	r3, [r3, #28]
 800bdd6:	2b30      	cmp	r3, #48	@ 0x30
 800bdd8:	d038      	beq.n	800be4c <HAL_SPI_Init+0x2c8>
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	69db      	ldr	r3, [r3, #28]
 800bdde:	2b38      	cmp	r3, #56	@ 0x38
 800bde0:	d034      	beq.n	800be4c <HAL_SPI_Init+0x2c8>
 800bde2:	f240 1157 	movw	r1, #343	@ 0x157
 800bde6:	485d      	ldr	r0, [pc, #372]	@ (800bf5c <HAL_SPI_Init+0x3d8>)
 800bde8:	f7fb fc5a 	bl	80076a0 <assert_failed>
 800bdec:	e02e      	b.n	800be4c <HAL_SPI_Init+0x2c8>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	2200      	movs	r2, #0
 800bdf2:	61da      	str	r2, [r3, #28]
 800bdf4:	e02a      	b.n	800be4c <HAL_SPI_Init+0x2c8>
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	69db      	ldr	r3, [r3, #28]
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d020      	beq.n	800be40 <HAL_SPI_Init+0x2bc>
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	69db      	ldr	r3, [r3, #28]
 800be02:	2b08      	cmp	r3, #8
 800be04:	d01c      	beq.n	800be40 <HAL_SPI_Init+0x2bc>
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	69db      	ldr	r3, [r3, #28]
 800be0a:	2b10      	cmp	r3, #16
 800be0c:	d018      	beq.n	800be40 <HAL_SPI_Init+0x2bc>
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	69db      	ldr	r3, [r3, #28]
 800be12:	2b18      	cmp	r3, #24
 800be14:	d014      	beq.n	800be40 <HAL_SPI_Init+0x2bc>
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	69db      	ldr	r3, [r3, #28]
 800be1a:	2b20      	cmp	r3, #32
 800be1c:	d010      	beq.n	800be40 <HAL_SPI_Init+0x2bc>
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	69db      	ldr	r3, [r3, #28]
 800be22:	2b28      	cmp	r3, #40	@ 0x28
 800be24:	d00c      	beq.n	800be40 <HAL_SPI_Init+0x2bc>
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	69db      	ldr	r3, [r3, #28]
 800be2a:	2b30      	cmp	r3, #48	@ 0x30
 800be2c:	d008      	beq.n	800be40 <HAL_SPI_Init+0x2bc>
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	69db      	ldr	r3, [r3, #28]
 800be32:	2b38      	cmp	r3, #56	@ 0x38
 800be34:	d004      	beq.n	800be40 <HAL_SPI_Init+0x2bc>
 800be36:	f240 1161 	movw	r1, #353	@ 0x161
 800be3a:	4848      	ldr	r0, [pc, #288]	@ (800bf5c <HAL_SPI_Init+0x3d8>)
 800be3c:	f7fb fc30 	bl	80076a0 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	2200      	movs	r2, #0
 800be44:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	2200      	movs	r2, #0
 800be4a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	2200      	movs	r2, #0
 800be50:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800be58:	b2db      	uxtb	r3, r3
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d106      	bne.n	800be6c <HAL_SPI_Init+0x2e8>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	2200      	movs	r2, #0
 800be62:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800be66:	6878      	ldr	r0, [r7, #4]
 800be68:	f7fb fc5e 	bl	8007728 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	2202      	movs	r2, #2
 800be70:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	681a      	ldr	r2, [r3, #0]
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800be82:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	68db      	ldr	r3, [r3, #12]
 800be88:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800be8c:	d902      	bls.n	800be94 <HAL_SPI_Init+0x310>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800be8e:	2300      	movs	r3, #0
 800be90:	60fb      	str	r3, [r7, #12]
 800be92:	e002      	b.n	800be9a <HAL_SPI_Init+0x316>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800be94:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800be98:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	68db      	ldr	r3, [r3, #12]
 800be9e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800bea2:	d007      	beq.n	800beb4 <HAL_SPI_Init+0x330>
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	68db      	ldr	r3, [r3, #12]
 800bea8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800beac:	d002      	beq.n	800beb4 <HAL_SPI_Init+0x330>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	2200      	movs	r2, #0
 800beb2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	685b      	ldr	r3, [r3, #4]
 800beb8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	689b      	ldr	r3, [r3, #8]
 800bec0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800bec4:	431a      	orrs	r2, r3
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	691b      	ldr	r3, [r3, #16]
 800beca:	f003 0302 	and.w	r3, r3, #2
 800bece:	431a      	orrs	r2, r3
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	695b      	ldr	r3, [r3, #20]
 800bed4:	f003 0301 	and.w	r3, r3, #1
 800bed8:	431a      	orrs	r2, r3
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	699b      	ldr	r3, [r3, #24]
 800bede:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bee2:	431a      	orrs	r2, r3
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	69db      	ldr	r3, [r3, #28]
 800bee8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800beec:	431a      	orrs	r2, r3
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	6a1b      	ldr	r3, [r3, #32]
 800bef2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bef6:	ea42 0103 	orr.w	r1, r2, r3
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800befe:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	430a      	orrs	r2, r1
 800bf08:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	699b      	ldr	r3, [r3, #24]
 800bf0e:	0c1b      	lsrs	r3, r3, #16
 800bf10:	f003 0204 	and.w	r2, r3, #4
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf18:	f003 0310 	and.w	r3, r3, #16
 800bf1c:	431a      	orrs	r2, r3
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bf22:	f003 0308 	and.w	r3, r3, #8
 800bf26:	431a      	orrs	r2, r3
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	68db      	ldr	r3, [r3, #12]
 800bf2c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800bf30:	ea42 0103 	orr.w	r1, r2, r3
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	430a      	orrs	r2, r1
 800bf40:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	2200      	movs	r2, #0
 800bf46:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	2201      	movs	r2, #1
 800bf4c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800bf50:	2300      	movs	r3, #0
}
 800bf52:	4618      	mov	r0, r3
 800bf54:	3710      	adds	r7, #16
 800bf56:	46bd      	mov	sp, r7
 800bf58:	bd80      	pop	{r7, pc}
 800bf5a:	bf00      	nop
 800bf5c:	08012428 	.word	0x08012428

0800bf60 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800bf60:	b580      	push	{r7, lr}
 800bf62:	b086      	sub	sp, #24
 800bf64:	af00      	add	r7, sp, #0
 800bf66:	60f8      	str	r0, [r7, #12]
 800bf68:	60b9      	str	r1, [r7, #8]
 800bf6a:	607a      	str	r2, [r7, #4]
 800bf6c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;

  /* Check rx & tx dma handles */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d104      	bne.n	800bf80 <HAL_SPI_TransmitReceive_DMA+0x20>
 800bf76:	f640 0172 	movw	r1, #2162	@ 0x872
 800bf7a:	487f      	ldr	r0, [pc, #508]	@ (800c178 <HAL_SPI_TransmitReceive_DMA+0x218>)
 800bf7c:	f7fb fb90 	bl	80076a0 <assert_failed>
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d104      	bne.n	800bf92 <HAL_SPI_TransmitReceive_DMA+0x32>
 800bf88:	f640 0173 	movw	r1, #2163	@ 0x873
 800bf8c:	487a      	ldr	r0, [pc, #488]	@ (800c178 <HAL_SPI_TransmitReceive_DMA+0x218>)
 800bf8e:	f7fb fb87 	bl	80076a0 <assert_failed>

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	689b      	ldr	r3, [r3, #8]
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d004      	beq.n	800bfa4 <HAL_SPI_TransmitReceive_DMA+0x44>
 800bf9a:	f640 0176 	movw	r1, #2166	@ 0x876
 800bf9e:	4876      	ldr	r0, [pc, #472]	@ (800c178 <HAL_SPI_TransmitReceive_DMA+0x218>)
 800bfa0:	f7fb fb7e 	bl	80076a0 <assert_failed>

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800bfaa:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	685b      	ldr	r3, [r3, #4]
 800bfb0:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800bfb2:	7dfb      	ldrb	r3, [r7, #23]
 800bfb4:	2b01      	cmp	r3, #1
 800bfb6:	d00c      	beq.n	800bfd2 <HAL_SPI_TransmitReceive_DMA+0x72>
 800bfb8:	693b      	ldr	r3, [r7, #16]
 800bfba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bfbe:	d106      	bne.n	800bfce <HAL_SPI_TransmitReceive_DMA+0x6e>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	689b      	ldr	r3, [r3, #8]
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d102      	bne.n	800bfce <HAL_SPI_TransmitReceive_DMA+0x6e>
 800bfc8:	7dfb      	ldrb	r3, [r7, #23]
 800bfca:	2b04      	cmp	r3, #4
 800bfcc:	d001      	beq.n	800bfd2 <HAL_SPI_TransmitReceive_DMA+0x72>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800bfce:	2302      	movs	r3, #2
 800bfd0:	e15f      	b.n	800c292 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800bfd2:	68bb      	ldr	r3, [r7, #8]
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d005      	beq.n	800bfe4 <HAL_SPI_TransmitReceive_DMA+0x84>
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d002      	beq.n	800bfe4 <HAL_SPI_TransmitReceive_DMA+0x84>
 800bfde:	887b      	ldrh	r3, [r7, #2]
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d101      	bne.n	800bfe8 <HAL_SPI_TransmitReceive_DMA+0x88>
  {
    return HAL_ERROR;
 800bfe4:	2301      	movs	r3, #1
 800bfe6:	e154      	b.n	800c292 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800bfee:	2b01      	cmp	r3, #1
 800bff0:	d101      	bne.n	800bff6 <HAL_SPI_TransmitReceive_DMA+0x96>
 800bff2:	2302      	movs	r3, #2
 800bff4:	e14d      	b.n	800c292 <HAL_SPI_TransmitReceive_DMA+0x332>
 800bff6:	68fb      	ldr	r3, [r7, #12]
 800bff8:	2201      	movs	r2, #1
 800bffa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c004:	b2db      	uxtb	r3, r3
 800c006:	2b04      	cmp	r3, #4
 800c008:	d003      	beq.n	800c012 <HAL_SPI_TransmitReceive_DMA+0xb2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	2205      	movs	r2, #5
 800c00e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	2200      	movs	r2, #0
 800c016:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	68ba      	ldr	r2, [r7, #8]
 800c01c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	887a      	ldrh	r2, [r7, #2]
 800c022:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	887a      	ldrh	r2, [r7, #2]
 800c028:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	687a      	ldr	r2, [r7, #4]
 800c02e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800c030:	68fb      	ldr	r3, [r7, #12]
 800c032:	887a      	ldrh	r2, [r7, #2]
 800c034:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	887a      	ldrh	r2, [r7, #2]
 800c03c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	2200      	movs	r2, #0
 800c044:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	2200      	movs	r2, #0
 800c04a:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	685a      	ldr	r2, [r3, #4]
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 800c05a:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	68db      	ldr	r3, [r3, #12]
 800c060:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c064:	d908      	bls.n	800c078 <HAL_SPI_TransmitReceive_DMA+0x118>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	685a      	ldr	r2, [r3, #4]
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c074:	605a      	str	r2, [r3, #4]
 800c076:	e06f      	b.n	800c158 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	685a      	ldr	r2, [r3, #4]
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800c086:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800c088:	68fb      	ldr	r3, [r7, #12]
 800c08a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c08c:	699b      	ldr	r3, [r3, #24]
 800c08e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c092:	d126      	bne.n	800c0e2 <HAL_SPI_TransmitReceive_DMA+0x182>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 800c098:	f003 0301 	and.w	r3, r3, #1
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d10f      	bne.n	800c0c0 <HAL_SPI_TransmitReceive_DMA+0x160>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	685a      	ldr	r2, [r3, #4]
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800c0ae:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c0b4:	b29b      	uxth	r3, r3
 800c0b6:	085b      	lsrs	r3, r3, #1
 800c0b8:	b29a      	uxth	r2, r3
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c0be:	e010      	b.n	800c0e2 <HAL_SPI_TransmitReceive_DMA+0x182>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	685a      	ldr	r2, [r3, #4]
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c0ce:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c0d4:	b29b      	uxth	r3, r3
 800c0d6:	085b      	lsrs	r3, r3, #1
 800c0d8:	b29b      	uxth	r3, r3
 800c0da:	3301      	adds	r3, #1
 800c0dc:	b29a      	uxth	r2, r3
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c0e6:	699b      	ldr	r3, [r3, #24]
 800c0e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c0ec:	d134      	bne.n	800c158 <HAL_SPI_TransmitReceive_DMA+0x1f8>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	685a      	ldr	r2, [r3, #4]
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c0fc:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c104:	b29b      	uxth	r3, r3
 800c106:	f003 0301 	and.w	r3, r3, #1
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d111      	bne.n	800c132 <HAL_SPI_TransmitReceive_DMA+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	685a      	ldr	r2, [r3, #4]
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c11c:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c124:	b29b      	uxth	r3, r3
 800c126:	085b      	lsrs	r3, r3, #1
 800c128:	b29a      	uxth	r2, r3
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800c130:	e012      	b.n	800c158 <HAL_SPI_TransmitReceive_DMA+0x1f8>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	685a      	ldr	r2, [r3, #4]
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c140:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c148:	b29b      	uxth	r3, r3
 800c14a:	085b      	lsrs	r3, r3, #1
 800c14c:	b29b      	uxth	r3, r3
 800c14e:	3301      	adds	r3, #1
 800c150:	b29a      	uxth	r2, r3
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c15e:	b2db      	uxtb	r3, r3
 800c160:	2b04      	cmp	r3, #4
 800c162:	d10f      	bne.n	800c184 <HAL_SPI_TransmitReceive_DMA+0x224>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c168:	4a04      	ldr	r2, [pc, #16]	@ (800c17c <HAL_SPI_TransmitReceive_DMA+0x21c>)
 800c16a:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c170:	4a03      	ldr	r2, [pc, #12]	@ (800c180 <HAL_SPI_TransmitReceive_DMA+0x220>)
 800c172:	62da      	str	r2, [r3, #44]	@ 0x2c
 800c174:	e00e      	b.n	800c194 <HAL_SPI_TransmitReceive_DMA+0x234>
 800c176:	bf00      	nop
 800c178:	08012428 	.word	0x08012428
 800c17c:	0800c639 	.word	0x0800c639
 800c180:	0800c501 	.word	0x0800c501
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c188:	4a44      	ldr	r2, [pc, #272]	@ (800c29c <HAL_SPI_TransmitReceive_DMA+0x33c>)
 800c18a:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c190:	4a43      	ldr	r2, [pc, #268]	@ (800c2a0 <HAL_SPI_TransmitReceive_DMA+0x340>)
 800c192:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c198:	4a42      	ldr	r2, [pc, #264]	@ (800c2a4 <HAL_SPI_TransmitReceive_DMA+0x344>)
 800c19a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c1a0:	2200      	movs	r2, #0
 800c1a2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	330c      	adds	r3, #12
 800c1ae:	4619      	mov	r1, r3
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c1b4:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c1bc:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800c1be:	f7fc fb9d 	bl	80088fc <HAL_DMA_Start_IT>
 800c1c2:	4603      	mov	r3, r0
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d00b      	beq.n	800c1e0 <HAL_SPI_TransmitReceive_DMA+0x280>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c1cc:	f043 0210 	orr.w	r2, r3, #16
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	2200      	movs	r2, #0
 800c1d8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800c1dc:	2301      	movs	r3, #1
 800c1de:	e058      	b.n	800c292 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	685a      	ldr	r2, [r3, #4]
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	f042 0201 	orr.w	r2, r2, #1
 800c1ee:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c1f4:	2200      	movs	r2, #0
 800c1f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c1fc:	2200      	movs	r2, #0
 800c1fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c204:	2200      	movs	r2, #0
 800c206:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c20c:	2200      	movs	r2, #0
 800c20e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c218:	4619      	mov	r1, r3
 800c21a:	68fb      	ldr	r3, [r7, #12]
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	330c      	adds	r3, #12
 800c220:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c226:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800c228:	f7fc fb68 	bl	80088fc <HAL_DMA_Start_IT>
 800c22c:	4603      	mov	r3, r0
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d00b      	beq.n	800c24a <HAL_SPI_TransmitReceive_DMA+0x2ea>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c236:	f043 0210 	orr.w	r2, r3, #16
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	2200      	movs	r2, #0
 800c242:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800c246:	2301      	movs	r3, #1
 800c248:	e023      	b.n	800c292 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c254:	2b40      	cmp	r3, #64	@ 0x40
 800c256:	d007      	beq.n	800c268 <HAL_SPI_TransmitReceive_DMA+0x308>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	681a      	ldr	r2, [r3, #0]
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c266:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	2200      	movs	r2, #0
 800c26c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	685a      	ldr	r2, [r3, #4]
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	f042 0220 	orr.w	r2, r2, #32
 800c27e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	685a      	ldr	r2, [r3, #4]
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	f042 0202 	orr.w	r2, r2, #2
 800c28e:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800c290:	2300      	movs	r3, #0
}
 800c292:	4618      	mov	r0, r3
 800c294:	3718      	adds	r7, #24
 800c296:	46bd      	mov	sp, r7
 800c298:	bd80      	pop	{r7, pc}
 800c29a:	bf00      	nop
 800c29c:	0800c655 	.word	0x0800c655
 800c2a0:	0800c5a9 	.word	0x0800c5a9
 800c2a4:	0800c671 	.word	0x0800c671

0800c2a8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800c2a8:	b580      	push	{r7, lr}
 800c2aa:	b088      	sub	sp, #32
 800c2ac:	af00      	add	r7, sp, #0
 800c2ae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	685b      	ldr	r3, [r3, #4]
 800c2b6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	689b      	ldr	r3, [r3, #8]
 800c2be:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800c2c0:	69bb      	ldr	r3, [r7, #24]
 800c2c2:	099b      	lsrs	r3, r3, #6
 800c2c4:	f003 0301 	and.w	r3, r3, #1
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d10f      	bne.n	800c2ec <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800c2cc:	69bb      	ldr	r3, [r7, #24]
 800c2ce:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d00a      	beq.n	800c2ec <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800c2d6:	69fb      	ldr	r3, [r7, #28]
 800c2d8:	099b      	lsrs	r3, r3, #6
 800c2da:	f003 0301 	and.w	r3, r3, #1
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d004      	beq.n	800c2ec <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c2e6:	6878      	ldr	r0, [r7, #4]
 800c2e8:	4798      	blx	r3
    return;
 800c2ea:	e0d7      	b.n	800c49c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800c2ec:	69bb      	ldr	r3, [r7, #24]
 800c2ee:	085b      	lsrs	r3, r3, #1
 800c2f0:	f003 0301 	and.w	r3, r3, #1
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d00a      	beq.n	800c30e <HAL_SPI_IRQHandler+0x66>
 800c2f8:	69fb      	ldr	r3, [r7, #28]
 800c2fa:	09db      	lsrs	r3, r3, #7
 800c2fc:	f003 0301 	and.w	r3, r3, #1
 800c300:	2b00      	cmp	r3, #0
 800c302:	d004      	beq.n	800c30e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c308:	6878      	ldr	r0, [r7, #4]
 800c30a:	4798      	blx	r3
    return;
 800c30c:	e0c6      	b.n	800c49c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800c30e:	69bb      	ldr	r3, [r7, #24]
 800c310:	095b      	lsrs	r3, r3, #5
 800c312:	f003 0301 	and.w	r3, r3, #1
 800c316:	2b00      	cmp	r3, #0
 800c318:	d10c      	bne.n	800c334 <HAL_SPI_IRQHandler+0x8c>
 800c31a:	69bb      	ldr	r3, [r7, #24]
 800c31c:	099b      	lsrs	r3, r3, #6
 800c31e:	f003 0301 	and.w	r3, r3, #1
 800c322:	2b00      	cmp	r3, #0
 800c324:	d106      	bne.n	800c334 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800c326:	69bb      	ldr	r3, [r7, #24]
 800c328:	0a1b      	lsrs	r3, r3, #8
 800c32a:	f003 0301 	and.w	r3, r3, #1
 800c32e:	2b00      	cmp	r3, #0
 800c330:	f000 80b4 	beq.w	800c49c <HAL_SPI_IRQHandler+0x1f4>
 800c334:	69fb      	ldr	r3, [r7, #28]
 800c336:	095b      	lsrs	r3, r3, #5
 800c338:	f003 0301 	and.w	r3, r3, #1
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	f000 80ad 	beq.w	800c49c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800c342:	69bb      	ldr	r3, [r7, #24]
 800c344:	099b      	lsrs	r3, r3, #6
 800c346:	f003 0301 	and.w	r3, r3, #1
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d023      	beq.n	800c396 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c354:	b2db      	uxtb	r3, r3
 800c356:	2b03      	cmp	r3, #3
 800c358:	d011      	beq.n	800c37e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c35e:	f043 0204 	orr.w	r2, r3, #4
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c366:	2300      	movs	r3, #0
 800c368:	617b      	str	r3, [r7, #20]
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	68db      	ldr	r3, [r3, #12]
 800c370:	617b      	str	r3, [r7, #20]
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	689b      	ldr	r3, [r3, #8]
 800c378:	617b      	str	r3, [r7, #20]
 800c37a:	697b      	ldr	r3, [r7, #20]
 800c37c:	e00b      	b.n	800c396 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c37e:	2300      	movs	r3, #0
 800c380:	613b      	str	r3, [r7, #16]
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	68db      	ldr	r3, [r3, #12]
 800c388:	613b      	str	r3, [r7, #16]
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	689b      	ldr	r3, [r3, #8]
 800c390:	613b      	str	r3, [r7, #16]
 800c392:	693b      	ldr	r3, [r7, #16]
        return;
 800c394:	e082      	b.n	800c49c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800c396:	69bb      	ldr	r3, [r7, #24]
 800c398:	095b      	lsrs	r3, r3, #5
 800c39a:	f003 0301 	and.w	r3, r3, #1
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d014      	beq.n	800c3cc <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c3a6:	f043 0201 	orr.w	r2, r3, #1
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800c3ae:	2300      	movs	r3, #0
 800c3b0:	60fb      	str	r3, [r7, #12]
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	689b      	ldr	r3, [r3, #8]
 800c3b8:	60fb      	str	r3, [r7, #12]
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	681a      	ldr	r2, [r3, #0]
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c3c8:	601a      	str	r2, [r3, #0]
 800c3ca:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800c3cc:	69bb      	ldr	r3, [r7, #24]
 800c3ce:	0a1b      	lsrs	r3, r3, #8
 800c3d0:	f003 0301 	and.w	r3, r3, #1
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	d00c      	beq.n	800c3f2 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c3dc:	f043 0208 	orr.w	r2, r3, #8
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800c3e4:	2300      	movs	r3, #0
 800c3e6:	60bb      	str	r3, [r7, #8]
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	689b      	ldr	r3, [r3, #8]
 800c3ee:	60bb      	str	r3, [r7, #8]
 800c3f0:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d04f      	beq.n	800c49a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	685a      	ldr	r2, [r3, #4]
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800c408:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	2201      	movs	r2, #1
 800c40e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800c412:	69fb      	ldr	r3, [r7, #28]
 800c414:	f003 0302 	and.w	r3, r3, #2
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d104      	bne.n	800c426 <HAL_SPI_IRQHandler+0x17e>
 800c41c:	69fb      	ldr	r3, [r7, #28]
 800c41e:	f003 0301 	and.w	r3, r3, #1
 800c422:	2b00      	cmp	r3, #0
 800c424:	d034      	beq.n	800c490 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	685a      	ldr	r2, [r3, #4]
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	f022 0203 	bic.w	r2, r2, #3
 800c434:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d011      	beq.n	800c462 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c442:	4a18      	ldr	r2, [pc, #96]	@ (800c4a4 <HAL_SPI_IRQHandler+0x1fc>)
 800c444:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c44a:	4618      	mov	r0, r3
 800c44c:	f7fc fac4 	bl	80089d8 <HAL_DMA_Abort_IT>
 800c450:	4603      	mov	r3, r0
 800c452:	2b00      	cmp	r3, #0
 800c454:	d005      	beq.n	800c462 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c45a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c466:	2b00      	cmp	r3, #0
 800c468:	d016      	beq.n	800c498 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c46e:	4a0d      	ldr	r2, [pc, #52]	@ (800c4a4 <HAL_SPI_IRQHandler+0x1fc>)
 800c470:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c476:	4618      	mov	r0, r3
 800c478:	f7fc faae 	bl	80089d8 <HAL_DMA_Abort_IT>
 800c47c:	4603      	mov	r3, r0
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d00a      	beq.n	800c498 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c486:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800c48e:	e003      	b.n	800c498 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800c490:	6878      	ldr	r0, [r7, #4]
 800c492:	f7fb f871 	bl	8007578 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800c496:	e000      	b.n	800c49a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800c498:	bf00      	nop
    return;
 800c49a:	bf00      	nop
  }
}
 800c49c:	3720      	adds	r7, #32
 800c49e:	46bd      	mov	sp, r7
 800c4a0:	bd80      	pop	{r7, pc}
 800c4a2:	bf00      	nop
 800c4a4:	0800c6b1 	.word	0x0800c6b1

0800c4a8 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c4a8:	b480      	push	{r7}
 800c4aa:	b083      	sub	sp, #12
 800c4ac:	af00      	add	r7, sp, #0
 800c4ae:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800c4b0:	bf00      	nop
 800c4b2:	370c      	adds	r7, #12
 800c4b4:	46bd      	mov	sp, r7
 800c4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ba:	4770      	bx	lr

0800c4bc <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c4bc:	b480      	push	{r7}
 800c4be:	b083      	sub	sp, #12
 800c4c0:	af00      	add	r7, sp, #0
 800c4c2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800c4c4:	bf00      	nop
 800c4c6:	370c      	adds	r7, #12
 800c4c8:	46bd      	mov	sp, r7
 800c4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ce:	4770      	bx	lr

0800c4d0 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c4d0:	b480      	push	{r7}
 800c4d2:	b083      	sub	sp, #12
 800c4d4:	af00      	add	r7, sp, #0
 800c4d6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800c4d8:	bf00      	nop
 800c4da:	370c      	adds	r7, #12
 800c4dc:	46bd      	mov	sp, r7
 800c4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4e2:	4770      	bx	lr

0800c4e4 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800c4e4:	b480      	push	{r7}
 800c4e6:	b083      	sub	sp, #12
 800c4e8:	af00      	add	r7, sp, #0
 800c4ea:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c4f2:	b2db      	uxtb	r3, r3
}
 800c4f4:	4618      	mov	r0, r3
 800c4f6:	370c      	adds	r7, #12
 800c4f8:	46bd      	mov	sp, r7
 800c4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4fe:	4770      	bx	lr

0800c500 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c500:	b580      	push	{r7, lr}
 800c502:	b084      	sub	sp, #16
 800c504:	af00      	add	r7, sp, #0
 800c506:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c50c:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c50e:	f7fb fef1 	bl	80082f4 <HAL_GetTick>
 800c512:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	f003 0320 	and.w	r3, r3, #32
 800c51e:	2b20      	cmp	r3, #32
 800c520:	d03c      	beq.n	800c59c <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	685a      	ldr	r2, [r3, #4]
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	f022 0220 	bic.w	r2, r2, #32
 800c530:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800c532:	68fb      	ldr	r3, [r7, #12]
 800c534:	689b      	ldr	r3, [r3, #8]
 800c536:	2b00      	cmp	r3, #0
 800c538:	d10d      	bne.n	800c556 <SPI_DMAReceiveCplt+0x56>
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	685b      	ldr	r3, [r3, #4]
 800c53e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c542:	d108      	bne.n	800c556 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	685a      	ldr	r2, [r3, #4]
 800c54a:	68fb      	ldr	r3, [r7, #12]
 800c54c:	681b      	ldr	r3, [r3, #0]
 800c54e:	f022 0203 	bic.w	r2, r2, #3
 800c552:	605a      	str	r2, [r3, #4]
 800c554:	e007      	b.n	800c566 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	685a      	ldr	r2, [r3, #4]
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	f022 0201 	bic.w	r2, r2, #1
 800c564:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800c566:	68ba      	ldr	r2, [r7, #8]
 800c568:	2164      	movs	r1, #100	@ 0x64
 800c56a:	68f8      	ldr	r0, [r7, #12]
 800c56c:	f000 f9d4 	bl	800c918 <SPI_EndRxTransaction>
 800c570:	4603      	mov	r3, r0
 800c572:	2b00      	cmp	r3, #0
 800c574:	d002      	beq.n	800c57c <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c576:	68fb      	ldr	r3, [r7, #12]
 800c578:	2220      	movs	r2, #32
 800c57a:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	2200      	movs	r2, #0
 800c580:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800c584:	68fb      	ldr	r3, [r7, #12]
 800c586:	2201      	movs	r2, #1
 800c588:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c590:	2b00      	cmp	r3, #0
 800c592:	d003      	beq.n	800c59c <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800c594:	68f8      	ldr	r0, [r7, #12]
 800c596:	f7fa ffef 	bl	8007578 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800c59a:	e002      	b.n	800c5a2 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800c59c:	68f8      	ldr	r0, [r7, #12]
 800c59e:	f7ff ff83 	bl	800c4a8 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c5a2:	3710      	adds	r7, #16
 800c5a4:	46bd      	mov	sp, r7
 800c5a6:	bd80      	pop	{r7, pc}

0800c5a8 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c5a8:	b580      	push	{r7, lr}
 800c5aa:	b084      	sub	sp, #16
 800c5ac:	af00      	add	r7, sp, #0
 800c5ae:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5b4:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c5b6:	f7fb fe9d 	bl	80082f4 <HAL_GetTick>
 800c5ba:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	f003 0320 	and.w	r3, r3, #32
 800c5c6:	2b20      	cmp	r3, #32
 800c5c8:	d030      	beq.n	800c62c <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	685a      	ldr	r2, [r3, #4]
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	f022 0220 	bic.w	r2, r2, #32
 800c5d8:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800c5da:	68ba      	ldr	r2, [r7, #8]
 800c5dc:	2164      	movs	r1, #100	@ 0x64
 800c5de:	68f8      	ldr	r0, [r7, #12]
 800c5e0:	f000 f9f2 	bl	800c9c8 <SPI_EndRxTxTransaction>
 800c5e4:	4603      	mov	r3, r0
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d005      	beq.n	800c5f6 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c5ee:	f043 0220 	orr.w	r2, r3, #32
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	685a      	ldr	r2, [r3, #4]
 800c5fc:	68fb      	ldr	r3, [r7, #12]
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	f022 0203 	bic.w	r2, r2, #3
 800c604:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800c606:	68fb      	ldr	r3, [r7, #12]
 800c608:	2200      	movs	r2, #0
 800c60a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	2200      	movs	r2, #0
 800c610:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	2201      	movs	r2, #1
 800c618:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c620:	2b00      	cmp	r3, #0
 800c622:	d003      	beq.n	800c62c <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800c624:	68f8      	ldr	r0, [r7, #12]
 800c626:	f7fa ffa7 	bl	8007578 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800c62a:	e002      	b.n	800c632 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800c62c:	68f8      	ldr	r0, [r7, #12]
 800c62e:	f7fa ff98 	bl	8007562 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c632:	3710      	adds	r7, #16
 800c634:	46bd      	mov	sp, r7
 800c636:	bd80      	pop	{r7, pc}

0800c638 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c638:	b580      	push	{r7, lr}
 800c63a:	b084      	sub	sp, #16
 800c63c:	af00      	add	r7, sp, #0
 800c63e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c644:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800c646:	68f8      	ldr	r0, [r7, #12]
 800c648:	f7ff ff38 	bl	800c4bc <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c64c:	bf00      	nop
 800c64e:	3710      	adds	r7, #16
 800c650:	46bd      	mov	sp, r7
 800c652:	bd80      	pop	{r7, pc}

0800c654 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c654:	b580      	push	{r7, lr}
 800c656:	b084      	sub	sp, #16
 800c658:	af00      	add	r7, sp, #0
 800c65a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c660:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800c662:	68f8      	ldr	r0, [r7, #12]
 800c664:	f7ff ff34 	bl	800c4d0 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c668:	bf00      	nop
 800c66a:	3710      	adds	r7, #16
 800c66c:	46bd      	mov	sp, r7
 800c66e:	bd80      	pop	{r7, pc}

0800c670 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800c670:	b580      	push	{r7, lr}
 800c672:	b084      	sub	sp, #16
 800c674:	af00      	add	r7, sp, #0
 800c676:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c67c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	681b      	ldr	r3, [r3, #0]
 800c682:	685a      	ldr	r2, [r3, #4]
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	f022 0203 	bic.w	r2, r2, #3
 800c68c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c68e:	68fb      	ldr	r3, [r7, #12]
 800c690:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c692:	f043 0210 	orr.w	r2, r3, #16
 800c696:	68fb      	ldr	r3, [r7, #12]
 800c698:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	2201      	movs	r2, #1
 800c69e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800c6a2:	68f8      	ldr	r0, [r7, #12]
 800c6a4:	f7fa ff68 	bl	8007578 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c6a8:	bf00      	nop
 800c6aa:	3710      	adds	r7, #16
 800c6ac:	46bd      	mov	sp, r7
 800c6ae:	bd80      	pop	{r7, pc}

0800c6b0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c6b0:	b580      	push	{r7, lr}
 800c6b2:	b084      	sub	sp, #16
 800c6b4:	af00      	add	r7, sp, #0
 800c6b6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c6bc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800c6be:	68fb      	ldr	r3, [r7, #12]
 800c6c0:	2200      	movs	r2, #0
 800c6c2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	2200      	movs	r2, #0
 800c6ca:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800c6cc:	68f8      	ldr	r0, [r7, #12]
 800c6ce:	f7fa ff53 	bl	8007578 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c6d2:	bf00      	nop
 800c6d4:	3710      	adds	r7, #16
 800c6d6:	46bd      	mov	sp, r7
 800c6d8:	bd80      	pop	{r7, pc}
	...

0800c6dc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c6dc:	b580      	push	{r7, lr}
 800c6de:	b088      	sub	sp, #32
 800c6e0:	af00      	add	r7, sp, #0
 800c6e2:	60f8      	str	r0, [r7, #12]
 800c6e4:	60b9      	str	r1, [r7, #8]
 800c6e6:	603b      	str	r3, [r7, #0]
 800c6e8:	4613      	mov	r3, r2
 800c6ea:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800c6ec:	f7fb fe02 	bl	80082f4 <HAL_GetTick>
 800c6f0:	4602      	mov	r2, r0
 800c6f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6f4:	1a9b      	subs	r3, r3, r2
 800c6f6:	683a      	ldr	r2, [r7, #0]
 800c6f8:	4413      	add	r3, r2
 800c6fa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800c6fc:	f7fb fdfa 	bl	80082f4 <HAL_GetTick>
 800c700:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800c702:	4b39      	ldr	r3, [pc, #228]	@ (800c7e8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	015b      	lsls	r3, r3, #5
 800c708:	0d1b      	lsrs	r3, r3, #20
 800c70a:	69fa      	ldr	r2, [r7, #28]
 800c70c:	fb02 f303 	mul.w	r3, r2, r3
 800c710:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c712:	e054      	b.n	800c7be <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c714:	683b      	ldr	r3, [r7, #0]
 800c716:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c71a:	d050      	beq.n	800c7be <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c71c:	f7fb fdea 	bl	80082f4 <HAL_GetTick>
 800c720:	4602      	mov	r2, r0
 800c722:	69bb      	ldr	r3, [r7, #24]
 800c724:	1ad3      	subs	r3, r2, r3
 800c726:	69fa      	ldr	r2, [r7, #28]
 800c728:	429a      	cmp	r2, r3
 800c72a:	d902      	bls.n	800c732 <SPI_WaitFlagStateUntilTimeout+0x56>
 800c72c:	69fb      	ldr	r3, [r7, #28]
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d13d      	bne.n	800c7ae <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	685a      	ldr	r2, [r3, #4]
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800c740:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c742:	68fb      	ldr	r3, [r7, #12]
 800c744:	685b      	ldr	r3, [r3, #4]
 800c746:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c74a:	d111      	bne.n	800c770 <SPI_WaitFlagStateUntilTimeout+0x94>
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	689b      	ldr	r3, [r3, #8]
 800c750:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c754:	d004      	beq.n	800c760 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	689b      	ldr	r3, [r3, #8]
 800c75a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c75e:	d107      	bne.n	800c770 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	681a      	ldr	r2, [r3, #0]
 800c766:	68fb      	ldr	r3, [r7, #12]
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c76e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c774:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c778:	d10f      	bne.n	800c79a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	681a      	ldr	r2, [r3, #0]
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c788:	601a      	str	r2, [r3, #0]
 800c78a:	68fb      	ldr	r3, [r7, #12]
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	681a      	ldr	r2, [r3, #0]
 800c790:	68fb      	ldr	r3, [r7, #12]
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c798:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	2201      	movs	r2, #1
 800c79e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	2200      	movs	r2, #0
 800c7a6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800c7aa:	2303      	movs	r3, #3
 800c7ac:	e017      	b.n	800c7de <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c7ae:	697b      	ldr	r3, [r7, #20]
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d101      	bne.n	800c7b8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800c7b4:	2300      	movs	r3, #0
 800c7b6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800c7b8:	697b      	ldr	r3, [r7, #20]
 800c7ba:	3b01      	subs	r3, #1
 800c7bc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	689a      	ldr	r2, [r3, #8]
 800c7c4:	68bb      	ldr	r3, [r7, #8]
 800c7c6:	4013      	ands	r3, r2
 800c7c8:	68ba      	ldr	r2, [r7, #8]
 800c7ca:	429a      	cmp	r2, r3
 800c7cc:	bf0c      	ite	eq
 800c7ce:	2301      	moveq	r3, #1
 800c7d0:	2300      	movne	r3, #0
 800c7d2:	b2db      	uxtb	r3, r3
 800c7d4:	461a      	mov	r2, r3
 800c7d6:	79fb      	ldrb	r3, [r7, #7]
 800c7d8:	429a      	cmp	r2, r3
 800c7da:	d19b      	bne.n	800c714 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800c7dc:	2300      	movs	r3, #0
}
 800c7de:	4618      	mov	r0, r3
 800c7e0:	3720      	adds	r7, #32
 800c7e2:	46bd      	mov	sp, r7
 800c7e4:	bd80      	pop	{r7, pc}
 800c7e6:	bf00      	nop
 800c7e8:	20000024 	.word	0x20000024

0800c7ec <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c7ec:	b580      	push	{r7, lr}
 800c7ee:	b08a      	sub	sp, #40	@ 0x28
 800c7f0:	af00      	add	r7, sp, #0
 800c7f2:	60f8      	str	r0, [r7, #12]
 800c7f4:	60b9      	str	r1, [r7, #8]
 800c7f6:	607a      	str	r2, [r7, #4]
 800c7f8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800c7fa:	2300      	movs	r3, #0
 800c7fc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800c7fe:	f7fb fd79 	bl	80082f4 <HAL_GetTick>
 800c802:	4602      	mov	r2, r0
 800c804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c806:	1a9b      	subs	r3, r3, r2
 800c808:	683a      	ldr	r2, [r7, #0]
 800c80a:	4413      	add	r3, r2
 800c80c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800c80e:	f7fb fd71 	bl	80082f4 <HAL_GetTick>
 800c812:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	330c      	adds	r3, #12
 800c81a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800c81c:	4b3d      	ldr	r3, [pc, #244]	@ (800c914 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800c81e:	681a      	ldr	r2, [r3, #0]
 800c820:	4613      	mov	r3, r2
 800c822:	009b      	lsls	r3, r3, #2
 800c824:	4413      	add	r3, r2
 800c826:	00da      	lsls	r2, r3, #3
 800c828:	1ad3      	subs	r3, r2, r3
 800c82a:	0d1b      	lsrs	r3, r3, #20
 800c82c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c82e:	fb02 f303 	mul.w	r3, r2, r3
 800c832:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800c834:	e060      	b.n	800c8f8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800c836:	68bb      	ldr	r3, [r7, #8]
 800c838:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800c83c:	d107      	bne.n	800c84e <SPI_WaitFifoStateUntilTimeout+0x62>
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	2b00      	cmp	r3, #0
 800c842:	d104      	bne.n	800c84e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800c844:	69fb      	ldr	r3, [r7, #28]
 800c846:	781b      	ldrb	r3, [r3, #0]
 800c848:	b2db      	uxtb	r3, r3
 800c84a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800c84c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800c84e:	683b      	ldr	r3, [r7, #0]
 800c850:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c854:	d050      	beq.n	800c8f8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c856:	f7fb fd4d 	bl	80082f4 <HAL_GetTick>
 800c85a:	4602      	mov	r2, r0
 800c85c:	6a3b      	ldr	r3, [r7, #32]
 800c85e:	1ad3      	subs	r3, r2, r3
 800c860:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c862:	429a      	cmp	r2, r3
 800c864:	d902      	bls.n	800c86c <SPI_WaitFifoStateUntilTimeout+0x80>
 800c866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d13d      	bne.n	800c8e8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	685a      	ldr	r2, [r3, #4]
 800c872:	68fb      	ldr	r3, [r7, #12]
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800c87a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c87c:	68fb      	ldr	r3, [r7, #12]
 800c87e:	685b      	ldr	r3, [r3, #4]
 800c880:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c884:	d111      	bne.n	800c8aa <SPI_WaitFifoStateUntilTimeout+0xbe>
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	689b      	ldr	r3, [r3, #8]
 800c88a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c88e:	d004      	beq.n	800c89a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c890:	68fb      	ldr	r3, [r7, #12]
 800c892:	689b      	ldr	r3, [r3, #8]
 800c894:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c898:	d107      	bne.n	800c8aa <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c89a:	68fb      	ldr	r3, [r7, #12]
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	681a      	ldr	r2, [r3, #0]
 800c8a0:	68fb      	ldr	r3, [r7, #12]
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c8a8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c8ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c8b2:	d10f      	bne.n	800c8d4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	681a      	ldr	r2, [r3, #0]
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c8c2:	601a      	str	r2, [r3, #0]
 800c8c4:	68fb      	ldr	r3, [r7, #12]
 800c8c6:	681b      	ldr	r3, [r3, #0]
 800c8c8:	681a      	ldr	r2, [r3, #0]
 800c8ca:	68fb      	ldr	r3, [r7, #12]
 800c8cc:	681b      	ldr	r3, [r3, #0]
 800c8ce:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c8d2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c8d4:	68fb      	ldr	r3, [r7, #12]
 800c8d6:	2201      	movs	r2, #1
 800c8d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	2200      	movs	r2, #0
 800c8e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800c8e4:	2303      	movs	r3, #3
 800c8e6:	e010      	b.n	800c90a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c8e8:	69bb      	ldr	r3, [r7, #24]
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d101      	bne.n	800c8f2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800c8ee:	2300      	movs	r3, #0
 800c8f0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800c8f2:	69bb      	ldr	r3, [r7, #24]
 800c8f4:	3b01      	subs	r3, #1
 800c8f6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	689a      	ldr	r2, [r3, #8]
 800c8fe:	68bb      	ldr	r3, [r7, #8]
 800c900:	4013      	ands	r3, r2
 800c902:	687a      	ldr	r2, [r7, #4]
 800c904:	429a      	cmp	r2, r3
 800c906:	d196      	bne.n	800c836 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800c908:	2300      	movs	r3, #0
}
 800c90a:	4618      	mov	r0, r3
 800c90c:	3728      	adds	r7, #40	@ 0x28
 800c90e:	46bd      	mov	sp, r7
 800c910:	bd80      	pop	{r7, pc}
 800c912:	bf00      	nop
 800c914:	20000024 	.word	0x20000024

0800c918 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800c918:	b580      	push	{r7, lr}
 800c91a:	b086      	sub	sp, #24
 800c91c:	af02      	add	r7, sp, #8
 800c91e:	60f8      	str	r0, [r7, #12]
 800c920:	60b9      	str	r1, [r7, #8]
 800c922:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	685b      	ldr	r3, [r3, #4]
 800c928:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c92c:	d111      	bne.n	800c952 <SPI_EndRxTransaction+0x3a>
 800c92e:	68fb      	ldr	r3, [r7, #12]
 800c930:	689b      	ldr	r3, [r3, #8]
 800c932:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c936:	d004      	beq.n	800c942 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	689b      	ldr	r3, [r3, #8]
 800c93c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c940:	d107      	bne.n	800c952 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	681a      	ldr	r2, [r3, #0]
 800c948:	68fb      	ldr	r3, [r7, #12]
 800c94a:	681b      	ldr	r3, [r3, #0]
 800c94c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c950:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	9300      	str	r3, [sp, #0]
 800c956:	68bb      	ldr	r3, [r7, #8]
 800c958:	2200      	movs	r2, #0
 800c95a:	2180      	movs	r1, #128	@ 0x80
 800c95c:	68f8      	ldr	r0, [r7, #12]
 800c95e:	f7ff febd 	bl	800c6dc <SPI_WaitFlagStateUntilTimeout>
 800c962:	4603      	mov	r3, r0
 800c964:	2b00      	cmp	r3, #0
 800c966:	d007      	beq.n	800c978 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c96c:	f043 0220 	orr.w	r2, r3, #32
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800c974:	2303      	movs	r3, #3
 800c976:	e023      	b.n	800c9c0 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c978:	68fb      	ldr	r3, [r7, #12]
 800c97a:	685b      	ldr	r3, [r3, #4]
 800c97c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c980:	d11d      	bne.n	800c9be <SPI_EndRxTransaction+0xa6>
 800c982:	68fb      	ldr	r3, [r7, #12]
 800c984:	689b      	ldr	r3, [r3, #8]
 800c986:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c98a:	d004      	beq.n	800c996 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	689b      	ldr	r3, [r3, #8]
 800c990:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c994:	d113      	bne.n	800c9be <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	9300      	str	r3, [sp, #0]
 800c99a:	68bb      	ldr	r3, [r7, #8]
 800c99c:	2200      	movs	r2, #0
 800c99e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800c9a2:	68f8      	ldr	r0, [r7, #12]
 800c9a4:	f7ff ff22 	bl	800c7ec <SPI_WaitFifoStateUntilTimeout>
 800c9a8:	4603      	mov	r3, r0
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d007      	beq.n	800c9be <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c9b2:	f043 0220 	orr.w	r2, r3, #32
 800c9b6:	68fb      	ldr	r3, [r7, #12]
 800c9b8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800c9ba:	2303      	movs	r3, #3
 800c9bc:	e000      	b.n	800c9c0 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800c9be:	2300      	movs	r3, #0
}
 800c9c0:	4618      	mov	r0, r3
 800c9c2:	3710      	adds	r7, #16
 800c9c4:	46bd      	mov	sp, r7
 800c9c6:	bd80      	pop	{r7, pc}

0800c9c8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c9c8:	b580      	push	{r7, lr}
 800c9ca:	b086      	sub	sp, #24
 800c9cc:	af02      	add	r7, sp, #8
 800c9ce:	60f8      	str	r0, [r7, #12]
 800c9d0:	60b9      	str	r1, [r7, #8]
 800c9d2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	9300      	str	r3, [sp, #0]
 800c9d8:	68bb      	ldr	r3, [r7, #8]
 800c9da:	2200      	movs	r2, #0
 800c9dc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800c9e0:	68f8      	ldr	r0, [r7, #12]
 800c9e2:	f7ff ff03 	bl	800c7ec <SPI_WaitFifoStateUntilTimeout>
 800c9e6:	4603      	mov	r3, r0
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d007      	beq.n	800c9fc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c9ec:	68fb      	ldr	r3, [r7, #12]
 800c9ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c9f0:	f043 0220 	orr.w	r2, r3, #32
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800c9f8:	2303      	movs	r3, #3
 800c9fa:	e027      	b.n	800ca4c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	9300      	str	r3, [sp, #0]
 800ca00:	68bb      	ldr	r3, [r7, #8]
 800ca02:	2200      	movs	r2, #0
 800ca04:	2180      	movs	r1, #128	@ 0x80
 800ca06:	68f8      	ldr	r0, [r7, #12]
 800ca08:	f7ff fe68 	bl	800c6dc <SPI_WaitFlagStateUntilTimeout>
 800ca0c:	4603      	mov	r3, r0
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d007      	beq.n	800ca22 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ca16:	f043 0220 	orr.w	r2, r3, #32
 800ca1a:	68fb      	ldr	r3, [r7, #12]
 800ca1c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800ca1e:	2303      	movs	r3, #3
 800ca20:	e014      	b.n	800ca4c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	9300      	str	r3, [sp, #0]
 800ca26:	68bb      	ldr	r3, [r7, #8]
 800ca28:	2200      	movs	r2, #0
 800ca2a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800ca2e:	68f8      	ldr	r0, [r7, #12]
 800ca30:	f7ff fedc 	bl	800c7ec <SPI_WaitFifoStateUntilTimeout>
 800ca34:	4603      	mov	r3, r0
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	d007      	beq.n	800ca4a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ca3a:	68fb      	ldr	r3, [r7, #12]
 800ca3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ca3e:	f043 0220 	orr.w	r2, r3, #32
 800ca42:	68fb      	ldr	r3, [r7, #12]
 800ca44:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800ca46:	2303      	movs	r3, #3
 800ca48:	e000      	b.n	800ca4c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800ca4a:	2300      	movs	r3, #0
}
 800ca4c:	4618      	mov	r0, r3
 800ca4e:	3710      	adds	r7, #16
 800ca50:	46bd      	mov	sp, r7
 800ca52:	bd80      	pop	{r7, pc}

0800ca54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ca54:	b580      	push	{r7, lr}
 800ca56:	b082      	sub	sp, #8
 800ca58:	af00      	add	r7, sp, #0
 800ca5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d101      	bne.n	800ca66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ca62:	2301      	movs	r3, #1
 800ca64:	e0e6      	b.n	800cc34 <HAL_TIM_Base_Init+0x1e0>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	4a74      	ldr	r2, [pc, #464]	@ (800cc3c <HAL_TIM_Base_Init+0x1e8>)
 800ca6c:	4293      	cmp	r3, r2
 800ca6e:	d036      	beq.n	800cade <HAL_TIM_Base_Init+0x8a>
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	681b      	ldr	r3, [r3, #0]
 800ca74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ca78:	d031      	beq.n	800cade <HAL_TIM_Base_Init+0x8a>
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	4a70      	ldr	r2, [pc, #448]	@ (800cc40 <HAL_TIM_Base_Init+0x1ec>)
 800ca80:	4293      	cmp	r3, r2
 800ca82:	d02c      	beq.n	800cade <HAL_TIM_Base_Init+0x8a>
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	681b      	ldr	r3, [r3, #0]
 800ca88:	4a6e      	ldr	r2, [pc, #440]	@ (800cc44 <HAL_TIM_Base_Init+0x1f0>)
 800ca8a:	4293      	cmp	r3, r2
 800ca8c:	d027      	beq.n	800cade <HAL_TIM_Base_Init+0x8a>
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	4a6d      	ldr	r2, [pc, #436]	@ (800cc48 <HAL_TIM_Base_Init+0x1f4>)
 800ca94:	4293      	cmp	r3, r2
 800ca96:	d022      	beq.n	800cade <HAL_TIM_Base_Init+0x8a>
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	4a6b      	ldr	r2, [pc, #428]	@ (800cc4c <HAL_TIM_Base_Init+0x1f8>)
 800ca9e:	4293      	cmp	r3, r2
 800caa0:	d01d      	beq.n	800cade <HAL_TIM_Base_Init+0x8a>
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	4a6a      	ldr	r2, [pc, #424]	@ (800cc50 <HAL_TIM_Base_Init+0x1fc>)
 800caa8:	4293      	cmp	r3, r2
 800caaa:	d018      	beq.n	800cade <HAL_TIM_Base_Init+0x8a>
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	4a68      	ldr	r2, [pc, #416]	@ (800cc54 <HAL_TIM_Base_Init+0x200>)
 800cab2:	4293      	cmp	r3, r2
 800cab4:	d013      	beq.n	800cade <HAL_TIM_Base_Init+0x8a>
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	4a67      	ldr	r2, [pc, #412]	@ (800cc58 <HAL_TIM_Base_Init+0x204>)
 800cabc:	4293      	cmp	r3, r2
 800cabe:	d00e      	beq.n	800cade <HAL_TIM_Base_Init+0x8a>
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	681b      	ldr	r3, [r3, #0]
 800cac4:	4a65      	ldr	r2, [pc, #404]	@ (800cc5c <HAL_TIM_Base_Init+0x208>)
 800cac6:	4293      	cmp	r3, r2
 800cac8:	d009      	beq.n	800cade <HAL_TIM_Base_Init+0x8a>
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	681b      	ldr	r3, [r3, #0]
 800cace:	4a64      	ldr	r2, [pc, #400]	@ (800cc60 <HAL_TIM_Base_Init+0x20c>)
 800cad0:	4293      	cmp	r3, r2
 800cad2:	d004      	beq.n	800cade <HAL_TIM_Base_Init+0x8a>
 800cad4:	f44f 718b 	mov.w	r1, #278	@ 0x116
 800cad8:	4862      	ldr	r0, [pc, #392]	@ (800cc64 <HAL_TIM_Base_Init+0x210>)
 800cada:	f7fa fde1 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	689b      	ldr	r3, [r3, #8]
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d014      	beq.n	800cb10 <HAL_TIM_Base_Init+0xbc>
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	689b      	ldr	r3, [r3, #8]
 800caea:	2b10      	cmp	r3, #16
 800caec:	d010      	beq.n	800cb10 <HAL_TIM_Base_Init+0xbc>
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	689b      	ldr	r3, [r3, #8]
 800caf2:	2b20      	cmp	r3, #32
 800caf4:	d00c      	beq.n	800cb10 <HAL_TIM_Base_Init+0xbc>
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	689b      	ldr	r3, [r3, #8]
 800cafa:	2b40      	cmp	r3, #64	@ 0x40
 800cafc:	d008      	beq.n	800cb10 <HAL_TIM_Base_Init+0xbc>
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	689b      	ldr	r3, [r3, #8]
 800cb02:	2b60      	cmp	r3, #96	@ 0x60
 800cb04:	d004      	beq.n	800cb10 <HAL_TIM_Base_Init+0xbc>
 800cb06:	f240 1117 	movw	r1, #279	@ 0x117
 800cb0a:	4856      	ldr	r0, [pc, #344]	@ (800cc64 <HAL_TIM_Base_Init+0x210>)
 800cb0c:	f7fa fdc8 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	691b      	ldr	r3, [r3, #16]
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	d00e      	beq.n	800cb36 <HAL_TIM_Base_Init+0xe2>
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	691b      	ldr	r3, [r3, #16]
 800cb1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cb20:	d009      	beq.n	800cb36 <HAL_TIM_Base_Init+0xe2>
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	691b      	ldr	r3, [r3, #16]
 800cb26:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cb2a:	d004      	beq.n	800cb36 <HAL_TIM_Base_Init+0xe2>
 800cb2c:	f44f 718c 	mov.w	r1, #280	@ 0x118
 800cb30:	484c      	ldr	r0, [pc, #304]	@ (800cc64 <HAL_TIM_Base_Init+0x210>)
 800cb32:	f7fa fdb5 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cb3e:	d004      	beq.n	800cb4a <HAL_TIM_Base_Init+0xf6>
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	4a40      	ldr	r2, [pc, #256]	@ (800cc48 <HAL_TIM_Base_Init+0x1f4>)
 800cb46:	4293      	cmp	r3, r2
 800cb48:	d107      	bne.n	800cb5a <HAL_TIM_Base_Init+0x106>
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	68db      	ldr	r3, [r3, #12]
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	bf14      	ite	ne
 800cb52:	2301      	movne	r3, #1
 800cb54:	2300      	moveq	r3, #0
 800cb56:	b2db      	uxtb	r3, r3
 800cb58:	e00e      	b.n	800cb78 <HAL_TIM_Base_Init+0x124>
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	68db      	ldr	r3, [r3, #12]
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d006      	beq.n	800cb70 <HAL_TIM_Base_Init+0x11c>
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	68db      	ldr	r3, [r3, #12]
 800cb66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cb6a:	d201      	bcs.n	800cb70 <HAL_TIM_Base_Init+0x11c>
 800cb6c:	2301      	movs	r3, #1
 800cb6e:	e000      	b.n	800cb72 <HAL_TIM_Base_Init+0x11e>
 800cb70:	2300      	movs	r3, #0
 800cb72:	f003 0301 	and.w	r3, r3, #1
 800cb76:	b2db      	uxtb	r3, r3
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d104      	bne.n	800cb86 <HAL_TIM_Base_Init+0x132>
 800cb7c:	f240 1119 	movw	r1, #281	@ 0x119
 800cb80:	4838      	ldr	r0, [pc, #224]	@ (800cc64 <HAL_TIM_Base_Init+0x210>)
 800cb82:	f7fa fd8d 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	699b      	ldr	r3, [r3, #24]
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d008      	beq.n	800cba0 <HAL_TIM_Base_Init+0x14c>
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	699b      	ldr	r3, [r3, #24]
 800cb92:	2b80      	cmp	r3, #128	@ 0x80
 800cb94:	d004      	beq.n	800cba0 <HAL_TIM_Base_Init+0x14c>
 800cb96:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 800cb9a:	4832      	ldr	r0, [pc, #200]	@ (800cc64 <HAL_TIM_Base_Init+0x210>)
 800cb9c:	f7fa fd80 	bl	80076a0 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cba6:	b2db      	uxtb	r3, r3
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d106      	bne.n	800cbba <HAL_TIM_Base_Init+0x166>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	2200      	movs	r2, #0
 800cbb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cbb4:	6878      	ldr	r0, [r7, #4]
 800cbb6:	f7fb f9d1 	bl	8007f5c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	2202      	movs	r2, #2
 800cbbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	681a      	ldr	r2, [r3, #0]
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	3304      	adds	r3, #4
 800cbca:	4619      	mov	r1, r3
 800cbcc:	4610      	mov	r0, r2
 800cbce:	f001 ff43 	bl	800ea58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	2201      	movs	r2, #1
 800cbd6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	2201      	movs	r2, #1
 800cbde:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	2201      	movs	r2, #1
 800cbe6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	2201      	movs	r2, #1
 800cbee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	2201      	movs	r2, #1
 800cbf6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	2201      	movs	r2, #1
 800cbfe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	2201      	movs	r2, #1
 800cc06:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	2201      	movs	r2, #1
 800cc0e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	2201      	movs	r2, #1
 800cc16:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	2201      	movs	r2, #1
 800cc1e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	2201      	movs	r2, #1
 800cc26:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	2201      	movs	r2, #1
 800cc2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800cc32:	2300      	movs	r3, #0
}
 800cc34:	4618      	mov	r0, r3
 800cc36:	3708      	adds	r7, #8
 800cc38:	46bd      	mov	sp, r7
 800cc3a:	bd80      	pop	{r7, pc}
 800cc3c:	40012c00 	.word	0x40012c00
 800cc40:	40000400 	.word	0x40000400
 800cc44:	40000800 	.word	0x40000800
 800cc48:	40000c00 	.word	0x40000c00
 800cc4c:	40001000 	.word	0x40001000
 800cc50:	40001400 	.word	0x40001400
 800cc54:	40013400 	.word	0x40013400
 800cc58:	40014000 	.word	0x40014000
 800cc5c:	40014400 	.word	0x40014400
 800cc60:	40014800 	.word	0x40014800
 800cc64:	08012460 	.word	0x08012460

0800cc68 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800cc68:	b580      	push	{r7, lr}
 800cc6a:	b084      	sub	sp, #16
 800cc6c:	af00      	add	r7, sp, #0
 800cc6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	681b      	ldr	r3, [r3, #0]
 800cc74:	4a4a      	ldr	r2, [pc, #296]	@ (800cda0 <HAL_TIM_Base_Start_IT+0x138>)
 800cc76:	4293      	cmp	r3, r2
 800cc78:	d036      	beq.n	800cce8 <HAL_TIM_Base_Start_IT+0x80>
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	681b      	ldr	r3, [r3, #0]
 800cc7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cc82:	d031      	beq.n	800cce8 <HAL_TIM_Base_Start_IT+0x80>
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	4a46      	ldr	r2, [pc, #280]	@ (800cda4 <HAL_TIM_Base_Start_IT+0x13c>)
 800cc8a:	4293      	cmp	r3, r2
 800cc8c:	d02c      	beq.n	800cce8 <HAL_TIM_Base_Start_IT+0x80>
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	4a45      	ldr	r2, [pc, #276]	@ (800cda8 <HAL_TIM_Base_Start_IT+0x140>)
 800cc94:	4293      	cmp	r3, r2
 800cc96:	d027      	beq.n	800cce8 <HAL_TIM_Base_Start_IT+0x80>
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	681b      	ldr	r3, [r3, #0]
 800cc9c:	4a43      	ldr	r2, [pc, #268]	@ (800cdac <HAL_TIM_Base_Start_IT+0x144>)
 800cc9e:	4293      	cmp	r3, r2
 800cca0:	d022      	beq.n	800cce8 <HAL_TIM_Base_Start_IT+0x80>
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	681b      	ldr	r3, [r3, #0]
 800cca6:	4a42      	ldr	r2, [pc, #264]	@ (800cdb0 <HAL_TIM_Base_Start_IT+0x148>)
 800cca8:	4293      	cmp	r3, r2
 800ccaa:	d01d      	beq.n	800cce8 <HAL_TIM_Base_Start_IT+0x80>
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	4a40      	ldr	r2, [pc, #256]	@ (800cdb4 <HAL_TIM_Base_Start_IT+0x14c>)
 800ccb2:	4293      	cmp	r3, r2
 800ccb4:	d018      	beq.n	800cce8 <HAL_TIM_Base_Start_IT+0x80>
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	4a3f      	ldr	r2, [pc, #252]	@ (800cdb8 <HAL_TIM_Base_Start_IT+0x150>)
 800ccbc:	4293      	cmp	r3, r2
 800ccbe:	d013      	beq.n	800cce8 <HAL_TIM_Base_Start_IT+0x80>
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	681b      	ldr	r3, [r3, #0]
 800ccc4:	4a3d      	ldr	r2, [pc, #244]	@ (800cdbc <HAL_TIM_Base_Start_IT+0x154>)
 800ccc6:	4293      	cmp	r3, r2
 800ccc8:	d00e      	beq.n	800cce8 <HAL_TIM_Base_Start_IT+0x80>
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	681b      	ldr	r3, [r3, #0]
 800ccce:	4a3c      	ldr	r2, [pc, #240]	@ (800cdc0 <HAL_TIM_Base_Start_IT+0x158>)
 800ccd0:	4293      	cmp	r3, r2
 800ccd2:	d009      	beq.n	800cce8 <HAL_TIM_Base_Start_IT+0x80>
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	4a3a      	ldr	r2, [pc, #232]	@ (800cdc4 <HAL_TIM_Base_Start_IT+0x15c>)
 800ccda:	4293      	cmp	r3, r2
 800ccdc:	d004      	beq.n	800cce8 <HAL_TIM_Base_Start_IT+0x80>
 800ccde:	f240 11d3 	movw	r1, #467	@ 0x1d3
 800cce2:	4839      	ldr	r0, [pc, #228]	@ (800cdc8 <HAL_TIM_Base_Start_IT+0x160>)
 800cce4:	f7fa fcdc 	bl	80076a0 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ccee:	b2db      	uxtb	r3, r3
 800ccf0:	2b01      	cmp	r3, #1
 800ccf2:	d001      	beq.n	800ccf8 <HAL_TIM_Base_Start_IT+0x90>
  {
    return HAL_ERROR;
 800ccf4:	2301      	movs	r3, #1
 800ccf6:	e04f      	b.n	800cd98 <HAL_TIM_Base_Start_IT+0x130>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	2202      	movs	r2, #2
 800ccfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	68da      	ldr	r2, [r3, #12]
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	681b      	ldr	r3, [r3, #0]
 800cd0a:	f042 0201 	orr.w	r2, r2, #1
 800cd0e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	681b      	ldr	r3, [r3, #0]
 800cd14:	4a22      	ldr	r2, [pc, #136]	@ (800cda0 <HAL_TIM_Base_Start_IT+0x138>)
 800cd16:	4293      	cmp	r3, r2
 800cd18:	d01d      	beq.n	800cd56 <HAL_TIM_Base_Start_IT+0xee>
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	681b      	ldr	r3, [r3, #0]
 800cd1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cd22:	d018      	beq.n	800cd56 <HAL_TIM_Base_Start_IT+0xee>
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	4a1e      	ldr	r2, [pc, #120]	@ (800cda4 <HAL_TIM_Base_Start_IT+0x13c>)
 800cd2a:	4293      	cmp	r3, r2
 800cd2c:	d013      	beq.n	800cd56 <HAL_TIM_Base_Start_IT+0xee>
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	681b      	ldr	r3, [r3, #0]
 800cd32:	4a1d      	ldr	r2, [pc, #116]	@ (800cda8 <HAL_TIM_Base_Start_IT+0x140>)
 800cd34:	4293      	cmp	r3, r2
 800cd36:	d00e      	beq.n	800cd56 <HAL_TIM_Base_Start_IT+0xee>
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	4a1b      	ldr	r2, [pc, #108]	@ (800cdac <HAL_TIM_Base_Start_IT+0x144>)
 800cd3e:	4293      	cmp	r3, r2
 800cd40:	d009      	beq.n	800cd56 <HAL_TIM_Base_Start_IT+0xee>
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	681b      	ldr	r3, [r3, #0]
 800cd46:	4a1c      	ldr	r2, [pc, #112]	@ (800cdb8 <HAL_TIM_Base_Start_IT+0x150>)
 800cd48:	4293      	cmp	r3, r2
 800cd4a:	d004      	beq.n	800cd56 <HAL_TIM_Base_Start_IT+0xee>
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	4a1a      	ldr	r2, [pc, #104]	@ (800cdbc <HAL_TIM_Base_Start_IT+0x154>)
 800cd52:	4293      	cmp	r3, r2
 800cd54:	d115      	bne.n	800cd82 <HAL_TIM_Base_Start_IT+0x11a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	689a      	ldr	r2, [r3, #8]
 800cd5c:	4b1b      	ldr	r3, [pc, #108]	@ (800cdcc <HAL_TIM_Base_Start_IT+0x164>)
 800cd5e:	4013      	ands	r3, r2
 800cd60:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cd62:	68fb      	ldr	r3, [r7, #12]
 800cd64:	2b06      	cmp	r3, #6
 800cd66:	d015      	beq.n	800cd94 <HAL_TIM_Base_Start_IT+0x12c>
 800cd68:	68fb      	ldr	r3, [r7, #12]
 800cd6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cd6e:	d011      	beq.n	800cd94 <HAL_TIM_Base_Start_IT+0x12c>
    {
      __HAL_TIM_ENABLE(htim);
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	681a      	ldr	r2, [r3, #0]
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	f042 0201 	orr.w	r2, r2, #1
 800cd7e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cd80:	e008      	b.n	800cd94 <HAL_TIM_Base_Start_IT+0x12c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	681b      	ldr	r3, [r3, #0]
 800cd86:	681a      	ldr	r2, [r3, #0]
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	f042 0201 	orr.w	r2, r2, #1
 800cd90:	601a      	str	r2, [r3, #0]
 800cd92:	e000      	b.n	800cd96 <HAL_TIM_Base_Start_IT+0x12e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cd94:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800cd96:	2300      	movs	r3, #0
}
 800cd98:	4618      	mov	r0, r3
 800cd9a:	3710      	adds	r7, #16
 800cd9c:	46bd      	mov	sp, r7
 800cd9e:	bd80      	pop	{r7, pc}
 800cda0:	40012c00 	.word	0x40012c00
 800cda4:	40000400 	.word	0x40000400
 800cda8:	40000800 	.word	0x40000800
 800cdac:	40000c00 	.word	0x40000c00
 800cdb0:	40001000 	.word	0x40001000
 800cdb4:	40001400 	.word	0x40001400
 800cdb8:	40013400 	.word	0x40013400
 800cdbc:	40014000 	.word	0x40014000
 800cdc0:	40014400 	.word	0x40014400
 800cdc4:	40014800 	.word	0x40014800
 800cdc8:	08012460 	.word	0x08012460
 800cdcc:	00010007 	.word	0x00010007

0800cdd0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800cdd0:	b580      	push	{r7, lr}
 800cdd2:	b082      	sub	sp, #8
 800cdd4:	af00      	add	r7, sp, #0
 800cdd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	4a31      	ldr	r2, [pc, #196]	@ (800cea4 <HAL_TIM_Base_Stop_IT+0xd4>)
 800cdde:	4293      	cmp	r3, r2
 800cde0:	d036      	beq.n	800ce50 <HAL_TIM_Base_Stop_IT+0x80>
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cdea:	d031      	beq.n	800ce50 <HAL_TIM_Base_Stop_IT+0x80>
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	4a2d      	ldr	r2, [pc, #180]	@ (800cea8 <HAL_TIM_Base_Stop_IT+0xd8>)
 800cdf2:	4293      	cmp	r3, r2
 800cdf4:	d02c      	beq.n	800ce50 <HAL_TIM_Base_Stop_IT+0x80>
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	681b      	ldr	r3, [r3, #0]
 800cdfa:	4a2c      	ldr	r2, [pc, #176]	@ (800ceac <HAL_TIM_Base_Stop_IT+0xdc>)
 800cdfc:	4293      	cmp	r3, r2
 800cdfe:	d027      	beq.n	800ce50 <HAL_TIM_Base_Stop_IT+0x80>
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	4a2a      	ldr	r2, [pc, #168]	@ (800ceb0 <HAL_TIM_Base_Stop_IT+0xe0>)
 800ce06:	4293      	cmp	r3, r2
 800ce08:	d022      	beq.n	800ce50 <HAL_TIM_Base_Stop_IT+0x80>
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	681b      	ldr	r3, [r3, #0]
 800ce0e:	4a29      	ldr	r2, [pc, #164]	@ (800ceb4 <HAL_TIM_Base_Stop_IT+0xe4>)
 800ce10:	4293      	cmp	r3, r2
 800ce12:	d01d      	beq.n	800ce50 <HAL_TIM_Base_Stop_IT+0x80>
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	681b      	ldr	r3, [r3, #0]
 800ce18:	4a27      	ldr	r2, [pc, #156]	@ (800ceb8 <HAL_TIM_Base_Stop_IT+0xe8>)
 800ce1a:	4293      	cmp	r3, r2
 800ce1c:	d018      	beq.n	800ce50 <HAL_TIM_Base_Stop_IT+0x80>
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	4a26      	ldr	r2, [pc, #152]	@ (800cebc <HAL_TIM_Base_Stop_IT+0xec>)
 800ce24:	4293      	cmp	r3, r2
 800ce26:	d013      	beq.n	800ce50 <HAL_TIM_Base_Stop_IT+0x80>
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	4a24      	ldr	r2, [pc, #144]	@ (800cec0 <HAL_TIM_Base_Stop_IT+0xf0>)
 800ce2e:	4293      	cmp	r3, r2
 800ce30:	d00e      	beq.n	800ce50 <HAL_TIM_Base_Stop_IT+0x80>
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	4a23      	ldr	r2, [pc, #140]	@ (800cec4 <HAL_TIM_Base_Stop_IT+0xf4>)
 800ce38:	4293      	cmp	r3, r2
 800ce3a:	d009      	beq.n	800ce50 <HAL_TIM_Base_Stop_IT+0x80>
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	4a21      	ldr	r2, [pc, #132]	@ (800cec8 <HAL_TIM_Base_Stop_IT+0xf8>)
 800ce42:	4293      	cmp	r3, r2
 800ce44:	d004      	beq.n	800ce50 <HAL_TIM_Base_Stop_IT+0x80>
 800ce46:	f240 11fb 	movw	r1, #507	@ 0x1fb
 800ce4a:	4820      	ldr	r0, [pc, #128]	@ (800cecc <HAL_TIM_Base_Stop_IT+0xfc>)
 800ce4c:	f7fa fc28 	bl	80076a0 <assert_failed>

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	681b      	ldr	r3, [r3, #0]
 800ce54:	68da      	ldr	r2, [r3, #12]
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	681b      	ldr	r3, [r3, #0]
 800ce5a:	f022 0201 	bic.w	r2, r2, #1
 800ce5e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	6a1a      	ldr	r2, [r3, #32]
 800ce66:	f241 1311 	movw	r3, #4369	@ 0x1111
 800ce6a:	4013      	ands	r3, r2
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d10f      	bne.n	800ce90 <HAL_TIM_Base_Stop_IT+0xc0>
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	681b      	ldr	r3, [r3, #0]
 800ce74:	6a1a      	ldr	r2, [r3, #32]
 800ce76:	f240 4344 	movw	r3, #1092	@ 0x444
 800ce7a:	4013      	ands	r3, r2
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	d107      	bne.n	800ce90 <HAL_TIM_Base_Stop_IT+0xc0>
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	681a      	ldr	r2, [r3, #0]
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	681b      	ldr	r3, [r3, #0]
 800ce8a:	f022 0201 	bic.w	r2, r2, #1
 800ce8e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	2201      	movs	r2, #1
 800ce94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800ce98:	2300      	movs	r3, #0
}
 800ce9a:	4618      	mov	r0, r3
 800ce9c:	3708      	adds	r7, #8
 800ce9e:	46bd      	mov	sp, r7
 800cea0:	bd80      	pop	{r7, pc}
 800cea2:	bf00      	nop
 800cea4:	40012c00 	.word	0x40012c00
 800cea8:	40000400 	.word	0x40000400
 800ceac:	40000800 	.word	0x40000800
 800ceb0:	40000c00 	.word	0x40000c00
 800ceb4:	40001000 	.word	0x40001000
 800ceb8:	40001400 	.word	0x40001400
 800cebc:	40013400 	.word	0x40013400
 800cec0:	40014000 	.word	0x40014000
 800cec4:	40014400 	.word	0x40014400
 800cec8:	40014800 	.word	0x40014800
 800cecc:	08012460 	.word	0x08012460

0800ced0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ced0:	b580      	push	{r7, lr}
 800ced2:	b082      	sub	sp, #8
 800ced4:	af00      	add	r7, sp, #0
 800ced6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d101      	bne.n	800cee2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800cede:	2301      	movs	r3, #1
 800cee0:	e0e6      	b.n	800d0b0 <HAL_TIM_PWM_Init+0x1e0>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	4a74      	ldr	r2, [pc, #464]	@ (800d0b8 <HAL_TIM_PWM_Init+0x1e8>)
 800cee8:	4293      	cmp	r3, r2
 800ceea:	d036      	beq.n	800cf5a <HAL_TIM_PWM_Init+0x8a>
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	681b      	ldr	r3, [r3, #0]
 800cef0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cef4:	d031      	beq.n	800cf5a <HAL_TIM_PWM_Init+0x8a>
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	4a70      	ldr	r2, [pc, #448]	@ (800d0bc <HAL_TIM_PWM_Init+0x1ec>)
 800cefc:	4293      	cmp	r3, r2
 800cefe:	d02c      	beq.n	800cf5a <HAL_TIM_PWM_Init+0x8a>
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	4a6e      	ldr	r2, [pc, #440]	@ (800d0c0 <HAL_TIM_PWM_Init+0x1f0>)
 800cf06:	4293      	cmp	r3, r2
 800cf08:	d027      	beq.n	800cf5a <HAL_TIM_PWM_Init+0x8a>
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	681b      	ldr	r3, [r3, #0]
 800cf0e:	4a6d      	ldr	r2, [pc, #436]	@ (800d0c4 <HAL_TIM_PWM_Init+0x1f4>)
 800cf10:	4293      	cmp	r3, r2
 800cf12:	d022      	beq.n	800cf5a <HAL_TIM_PWM_Init+0x8a>
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	4a6b      	ldr	r2, [pc, #428]	@ (800d0c8 <HAL_TIM_PWM_Init+0x1f8>)
 800cf1a:	4293      	cmp	r3, r2
 800cf1c:	d01d      	beq.n	800cf5a <HAL_TIM_PWM_Init+0x8a>
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	4a6a      	ldr	r2, [pc, #424]	@ (800d0cc <HAL_TIM_PWM_Init+0x1fc>)
 800cf24:	4293      	cmp	r3, r2
 800cf26:	d018      	beq.n	800cf5a <HAL_TIM_PWM_Init+0x8a>
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	681b      	ldr	r3, [r3, #0]
 800cf2c:	4a68      	ldr	r2, [pc, #416]	@ (800d0d0 <HAL_TIM_PWM_Init+0x200>)
 800cf2e:	4293      	cmp	r3, r2
 800cf30:	d013      	beq.n	800cf5a <HAL_TIM_PWM_Init+0x8a>
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	681b      	ldr	r3, [r3, #0]
 800cf36:	4a67      	ldr	r2, [pc, #412]	@ (800d0d4 <HAL_TIM_PWM_Init+0x204>)
 800cf38:	4293      	cmp	r3, r2
 800cf3a:	d00e      	beq.n	800cf5a <HAL_TIM_PWM_Init+0x8a>
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	4a65      	ldr	r2, [pc, #404]	@ (800d0d8 <HAL_TIM_PWM_Init+0x208>)
 800cf42:	4293      	cmp	r3, r2
 800cf44:	d009      	beq.n	800cf5a <HAL_TIM_PWM_Init+0x8a>
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	4a64      	ldr	r2, [pc, #400]	@ (800d0dc <HAL_TIM_PWM_Init+0x20c>)
 800cf4c:	4293      	cmp	r3, r2
 800cf4e:	d004      	beq.n	800cf5a <HAL_TIM_PWM_Init+0x8a>
 800cf50:	f240 5133 	movw	r1, #1331	@ 0x533
 800cf54:	4862      	ldr	r0, [pc, #392]	@ (800d0e0 <HAL_TIM_PWM_Init+0x210>)
 800cf56:	f7fa fba3 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	689b      	ldr	r3, [r3, #8]
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	d014      	beq.n	800cf8c <HAL_TIM_PWM_Init+0xbc>
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	689b      	ldr	r3, [r3, #8]
 800cf66:	2b10      	cmp	r3, #16
 800cf68:	d010      	beq.n	800cf8c <HAL_TIM_PWM_Init+0xbc>
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	689b      	ldr	r3, [r3, #8]
 800cf6e:	2b20      	cmp	r3, #32
 800cf70:	d00c      	beq.n	800cf8c <HAL_TIM_PWM_Init+0xbc>
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	689b      	ldr	r3, [r3, #8]
 800cf76:	2b40      	cmp	r3, #64	@ 0x40
 800cf78:	d008      	beq.n	800cf8c <HAL_TIM_PWM_Init+0xbc>
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	689b      	ldr	r3, [r3, #8]
 800cf7e:	2b60      	cmp	r3, #96	@ 0x60
 800cf80:	d004      	beq.n	800cf8c <HAL_TIM_PWM_Init+0xbc>
 800cf82:	f240 5134 	movw	r1, #1332	@ 0x534
 800cf86:	4856      	ldr	r0, [pc, #344]	@ (800d0e0 <HAL_TIM_PWM_Init+0x210>)
 800cf88:	f7fa fb8a 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	691b      	ldr	r3, [r3, #16]
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	d00e      	beq.n	800cfb2 <HAL_TIM_PWM_Init+0xe2>
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	691b      	ldr	r3, [r3, #16]
 800cf98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cf9c:	d009      	beq.n	800cfb2 <HAL_TIM_PWM_Init+0xe2>
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	691b      	ldr	r3, [r3, #16]
 800cfa2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cfa6:	d004      	beq.n	800cfb2 <HAL_TIM_PWM_Init+0xe2>
 800cfa8:	f240 5135 	movw	r1, #1333	@ 0x535
 800cfac:	484c      	ldr	r0, [pc, #304]	@ (800d0e0 <HAL_TIM_PWM_Init+0x210>)
 800cfae:	f7fa fb77 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	681b      	ldr	r3, [r3, #0]
 800cfb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cfba:	d004      	beq.n	800cfc6 <HAL_TIM_PWM_Init+0xf6>
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	4a40      	ldr	r2, [pc, #256]	@ (800d0c4 <HAL_TIM_PWM_Init+0x1f4>)
 800cfc2:	4293      	cmp	r3, r2
 800cfc4:	d107      	bne.n	800cfd6 <HAL_TIM_PWM_Init+0x106>
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	68db      	ldr	r3, [r3, #12]
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	bf14      	ite	ne
 800cfce:	2301      	movne	r3, #1
 800cfd0:	2300      	moveq	r3, #0
 800cfd2:	b2db      	uxtb	r3, r3
 800cfd4:	e00e      	b.n	800cff4 <HAL_TIM_PWM_Init+0x124>
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	68db      	ldr	r3, [r3, #12]
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d006      	beq.n	800cfec <HAL_TIM_PWM_Init+0x11c>
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	68db      	ldr	r3, [r3, #12]
 800cfe2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cfe6:	d201      	bcs.n	800cfec <HAL_TIM_PWM_Init+0x11c>
 800cfe8:	2301      	movs	r3, #1
 800cfea:	e000      	b.n	800cfee <HAL_TIM_PWM_Init+0x11e>
 800cfec:	2300      	movs	r3, #0
 800cfee:	f003 0301 	and.w	r3, r3, #1
 800cff2:	b2db      	uxtb	r3, r3
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	d104      	bne.n	800d002 <HAL_TIM_PWM_Init+0x132>
 800cff8:	f240 5136 	movw	r1, #1334	@ 0x536
 800cffc:	4838      	ldr	r0, [pc, #224]	@ (800d0e0 <HAL_TIM_PWM_Init+0x210>)
 800cffe:	f7fa fb4f 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	699b      	ldr	r3, [r3, #24]
 800d006:	2b00      	cmp	r3, #0
 800d008:	d008      	beq.n	800d01c <HAL_TIM_PWM_Init+0x14c>
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	699b      	ldr	r3, [r3, #24]
 800d00e:	2b80      	cmp	r3, #128	@ 0x80
 800d010:	d004      	beq.n	800d01c <HAL_TIM_PWM_Init+0x14c>
 800d012:	f240 5137 	movw	r1, #1335	@ 0x537
 800d016:	4832      	ldr	r0, [pc, #200]	@ (800d0e0 <HAL_TIM_PWM_Init+0x210>)
 800d018:	f7fa fb42 	bl	80076a0 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d022:	b2db      	uxtb	r3, r3
 800d024:	2b00      	cmp	r3, #0
 800d026:	d106      	bne.n	800d036 <HAL_TIM_PWM_Init+0x166>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	2200      	movs	r2, #0
 800d02c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800d030:	6878      	ldr	r0, [r7, #4]
 800d032:	f000 f857 	bl	800d0e4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	2202      	movs	r2, #2
 800d03a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	681a      	ldr	r2, [r3, #0]
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	3304      	adds	r3, #4
 800d046:	4619      	mov	r1, r3
 800d048:	4610      	mov	r0, r2
 800d04a:	f001 fd05 	bl	800ea58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	2201      	movs	r2, #1
 800d052:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	2201      	movs	r2, #1
 800d05a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	2201      	movs	r2, #1
 800d062:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	2201      	movs	r2, #1
 800d06a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	2201      	movs	r2, #1
 800d072:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	2201      	movs	r2, #1
 800d07a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	2201      	movs	r2, #1
 800d082:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	2201      	movs	r2, #1
 800d08a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	2201      	movs	r2, #1
 800d092:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	2201      	movs	r2, #1
 800d09a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	2201      	movs	r2, #1
 800d0a2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	2201      	movs	r2, #1
 800d0aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d0ae:	2300      	movs	r3, #0
}
 800d0b0:	4618      	mov	r0, r3
 800d0b2:	3708      	adds	r7, #8
 800d0b4:	46bd      	mov	sp, r7
 800d0b6:	bd80      	pop	{r7, pc}
 800d0b8:	40012c00 	.word	0x40012c00
 800d0bc:	40000400 	.word	0x40000400
 800d0c0:	40000800 	.word	0x40000800
 800d0c4:	40000c00 	.word	0x40000c00
 800d0c8:	40001000 	.word	0x40001000
 800d0cc:	40001400 	.word	0x40001400
 800d0d0:	40013400 	.word	0x40013400
 800d0d4:	40014000 	.word	0x40014000
 800d0d8:	40014400 	.word	0x40014400
 800d0dc:	40014800 	.word	0x40014800
 800d0e0:	08012460 	.word	0x08012460

0800d0e4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800d0e4:	b480      	push	{r7}
 800d0e6:	b083      	sub	sp, #12
 800d0e8:	af00      	add	r7, sp, #0
 800d0ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800d0ec:	bf00      	nop
 800d0ee:	370c      	adds	r7, #12
 800d0f0:	46bd      	mov	sp, r7
 800d0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0f6:	4770      	bx	lr

0800d0f8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d0f8:	b580      	push	{r7, lr}
 800d0fa:	b084      	sub	sp, #16
 800d0fc:	af00      	add	r7, sp, #0
 800d0fe:	6078      	str	r0, [r7, #4]
 800d100:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	4a85      	ldr	r2, [pc, #532]	@ (800d31c <HAL_TIM_PWM_Start+0x224>)
 800d108:	4293      	cmp	r3, r2
 800d10a:	d115      	bne.n	800d138 <HAL_TIM_PWM_Start+0x40>
 800d10c:	683b      	ldr	r3, [r7, #0]
 800d10e:	2b00      	cmp	r3, #0
 800d110:	f000 808d 	beq.w	800d22e <HAL_TIM_PWM_Start+0x136>
 800d114:	683b      	ldr	r3, [r7, #0]
 800d116:	2b04      	cmp	r3, #4
 800d118:	f000 8089 	beq.w	800d22e <HAL_TIM_PWM_Start+0x136>
 800d11c:	683b      	ldr	r3, [r7, #0]
 800d11e:	2b08      	cmp	r3, #8
 800d120:	f000 8085 	beq.w	800d22e <HAL_TIM_PWM_Start+0x136>
 800d124:	683b      	ldr	r3, [r7, #0]
 800d126:	2b0c      	cmp	r3, #12
 800d128:	f000 8081 	beq.w	800d22e <HAL_TIM_PWM_Start+0x136>
 800d12c:	683b      	ldr	r3, [r7, #0]
 800d12e:	2b10      	cmp	r3, #16
 800d130:	d07d      	beq.n	800d22e <HAL_TIM_PWM_Start+0x136>
 800d132:	683b      	ldr	r3, [r7, #0]
 800d134:	2b14      	cmp	r3, #20
 800d136:	d07a      	beq.n	800d22e <HAL_TIM_PWM_Start+0x136>
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	681b      	ldr	r3, [r3, #0]
 800d13c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d140:	d10b      	bne.n	800d15a <HAL_TIM_PWM_Start+0x62>
 800d142:	683b      	ldr	r3, [r7, #0]
 800d144:	2b00      	cmp	r3, #0
 800d146:	d072      	beq.n	800d22e <HAL_TIM_PWM_Start+0x136>
 800d148:	683b      	ldr	r3, [r7, #0]
 800d14a:	2b04      	cmp	r3, #4
 800d14c:	d06f      	beq.n	800d22e <HAL_TIM_PWM_Start+0x136>
 800d14e:	683b      	ldr	r3, [r7, #0]
 800d150:	2b08      	cmp	r3, #8
 800d152:	d06c      	beq.n	800d22e <HAL_TIM_PWM_Start+0x136>
 800d154:	683b      	ldr	r3, [r7, #0]
 800d156:	2b0c      	cmp	r3, #12
 800d158:	d069      	beq.n	800d22e <HAL_TIM_PWM_Start+0x136>
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	4a70      	ldr	r2, [pc, #448]	@ (800d320 <HAL_TIM_PWM_Start+0x228>)
 800d160:	4293      	cmp	r3, r2
 800d162:	d10b      	bne.n	800d17c <HAL_TIM_PWM_Start+0x84>
 800d164:	683b      	ldr	r3, [r7, #0]
 800d166:	2b00      	cmp	r3, #0
 800d168:	d061      	beq.n	800d22e <HAL_TIM_PWM_Start+0x136>
 800d16a:	683b      	ldr	r3, [r7, #0]
 800d16c:	2b04      	cmp	r3, #4
 800d16e:	d05e      	beq.n	800d22e <HAL_TIM_PWM_Start+0x136>
 800d170:	683b      	ldr	r3, [r7, #0]
 800d172:	2b08      	cmp	r3, #8
 800d174:	d05b      	beq.n	800d22e <HAL_TIM_PWM_Start+0x136>
 800d176:	683b      	ldr	r3, [r7, #0]
 800d178:	2b0c      	cmp	r3, #12
 800d17a:	d058      	beq.n	800d22e <HAL_TIM_PWM_Start+0x136>
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	681b      	ldr	r3, [r3, #0]
 800d180:	4a68      	ldr	r2, [pc, #416]	@ (800d324 <HAL_TIM_PWM_Start+0x22c>)
 800d182:	4293      	cmp	r3, r2
 800d184:	d10b      	bne.n	800d19e <HAL_TIM_PWM_Start+0xa6>
 800d186:	683b      	ldr	r3, [r7, #0]
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d050      	beq.n	800d22e <HAL_TIM_PWM_Start+0x136>
 800d18c:	683b      	ldr	r3, [r7, #0]
 800d18e:	2b04      	cmp	r3, #4
 800d190:	d04d      	beq.n	800d22e <HAL_TIM_PWM_Start+0x136>
 800d192:	683b      	ldr	r3, [r7, #0]
 800d194:	2b08      	cmp	r3, #8
 800d196:	d04a      	beq.n	800d22e <HAL_TIM_PWM_Start+0x136>
 800d198:	683b      	ldr	r3, [r7, #0]
 800d19a:	2b0c      	cmp	r3, #12
 800d19c:	d047      	beq.n	800d22e <HAL_TIM_PWM_Start+0x136>
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	4a61      	ldr	r2, [pc, #388]	@ (800d328 <HAL_TIM_PWM_Start+0x230>)
 800d1a4:	4293      	cmp	r3, r2
 800d1a6:	d10b      	bne.n	800d1c0 <HAL_TIM_PWM_Start+0xc8>
 800d1a8:	683b      	ldr	r3, [r7, #0]
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	d03f      	beq.n	800d22e <HAL_TIM_PWM_Start+0x136>
 800d1ae:	683b      	ldr	r3, [r7, #0]
 800d1b0:	2b04      	cmp	r3, #4
 800d1b2:	d03c      	beq.n	800d22e <HAL_TIM_PWM_Start+0x136>
 800d1b4:	683b      	ldr	r3, [r7, #0]
 800d1b6:	2b08      	cmp	r3, #8
 800d1b8:	d039      	beq.n	800d22e <HAL_TIM_PWM_Start+0x136>
 800d1ba:	683b      	ldr	r3, [r7, #0]
 800d1bc:	2b0c      	cmp	r3, #12
 800d1be:	d036      	beq.n	800d22e <HAL_TIM_PWM_Start+0x136>
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	681b      	ldr	r3, [r3, #0]
 800d1c4:	4a59      	ldr	r2, [pc, #356]	@ (800d32c <HAL_TIM_PWM_Start+0x234>)
 800d1c6:	4293      	cmp	r3, r2
 800d1c8:	d111      	bne.n	800d1ee <HAL_TIM_PWM_Start+0xf6>
 800d1ca:	683b      	ldr	r3, [r7, #0]
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d02e      	beq.n	800d22e <HAL_TIM_PWM_Start+0x136>
 800d1d0:	683b      	ldr	r3, [r7, #0]
 800d1d2:	2b04      	cmp	r3, #4
 800d1d4:	d02b      	beq.n	800d22e <HAL_TIM_PWM_Start+0x136>
 800d1d6:	683b      	ldr	r3, [r7, #0]
 800d1d8:	2b08      	cmp	r3, #8
 800d1da:	d028      	beq.n	800d22e <HAL_TIM_PWM_Start+0x136>
 800d1dc:	683b      	ldr	r3, [r7, #0]
 800d1de:	2b0c      	cmp	r3, #12
 800d1e0:	d025      	beq.n	800d22e <HAL_TIM_PWM_Start+0x136>
 800d1e2:	683b      	ldr	r3, [r7, #0]
 800d1e4:	2b10      	cmp	r3, #16
 800d1e6:	d022      	beq.n	800d22e <HAL_TIM_PWM_Start+0x136>
 800d1e8:	683b      	ldr	r3, [r7, #0]
 800d1ea:	2b14      	cmp	r3, #20
 800d1ec:	d01f      	beq.n	800d22e <HAL_TIM_PWM_Start+0x136>
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	681b      	ldr	r3, [r3, #0]
 800d1f2:	4a4f      	ldr	r2, [pc, #316]	@ (800d330 <HAL_TIM_PWM_Start+0x238>)
 800d1f4:	4293      	cmp	r3, r2
 800d1f6:	d105      	bne.n	800d204 <HAL_TIM_PWM_Start+0x10c>
 800d1f8:	683b      	ldr	r3, [r7, #0]
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d017      	beq.n	800d22e <HAL_TIM_PWM_Start+0x136>
 800d1fe:	683b      	ldr	r3, [r7, #0]
 800d200:	2b04      	cmp	r3, #4
 800d202:	d014      	beq.n	800d22e <HAL_TIM_PWM_Start+0x136>
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	681b      	ldr	r3, [r3, #0]
 800d208:	4a4a      	ldr	r2, [pc, #296]	@ (800d334 <HAL_TIM_PWM_Start+0x23c>)
 800d20a:	4293      	cmp	r3, r2
 800d20c:	d102      	bne.n	800d214 <HAL_TIM_PWM_Start+0x11c>
 800d20e:	683b      	ldr	r3, [r7, #0]
 800d210:	2b00      	cmp	r3, #0
 800d212:	d00c      	beq.n	800d22e <HAL_TIM_PWM_Start+0x136>
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	4a47      	ldr	r2, [pc, #284]	@ (800d338 <HAL_TIM_PWM_Start+0x240>)
 800d21a:	4293      	cmp	r3, r2
 800d21c:	d102      	bne.n	800d224 <HAL_TIM_PWM_Start+0x12c>
 800d21e:	683b      	ldr	r3, [r7, #0]
 800d220:	2b00      	cmp	r3, #0
 800d222:	d004      	beq.n	800d22e <HAL_TIM_PWM_Start+0x136>
 800d224:	f240 51bc 	movw	r1, #1468	@ 0x5bc
 800d228:	4844      	ldr	r0, [pc, #272]	@ (800d33c <HAL_TIM_PWM_Start+0x244>)
 800d22a:	f7fa fa39 	bl	80076a0 <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800d22e:	683b      	ldr	r3, [r7, #0]
 800d230:	2b00      	cmp	r3, #0
 800d232:	d109      	bne.n	800d248 <HAL_TIM_PWM_Start+0x150>
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d23a:	b2db      	uxtb	r3, r3
 800d23c:	2b01      	cmp	r3, #1
 800d23e:	bf14      	ite	ne
 800d240:	2301      	movne	r3, #1
 800d242:	2300      	moveq	r3, #0
 800d244:	b2db      	uxtb	r3, r3
 800d246:	e03c      	b.n	800d2c2 <HAL_TIM_PWM_Start+0x1ca>
 800d248:	683b      	ldr	r3, [r7, #0]
 800d24a:	2b04      	cmp	r3, #4
 800d24c:	d109      	bne.n	800d262 <HAL_TIM_PWM_Start+0x16a>
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d254:	b2db      	uxtb	r3, r3
 800d256:	2b01      	cmp	r3, #1
 800d258:	bf14      	ite	ne
 800d25a:	2301      	movne	r3, #1
 800d25c:	2300      	moveq	r3, #0
 800d25e:	b2db      	uxtb	r3, r3
 800d260:	e02f      	b.n	800d2c2 <HAL_TIM_PWM_Start+0x1ca>
 800d262:	683b      	ldr	r3, [r7, #0]
 800d264:	2b08      	cmp	r3, #8
 800d266:	d109      	bne.n	800d27c <HAL_TIM_PWM_Start+0x184>
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d26e:	b2db      	uxtb	r3, r3
 800d270:	2b01      	cmp	r3, #1
 800d272:	bf14      	ite	ne
 800d274:	2301      	movne	r3, #1
 800d276:	2300      	moveq	r3, #0
 800d278:	b2db      	uxtb	r3, r3
 800d27a:	e022      	b.n	800d2c2 <HAL_TIM_PWM_Start+0x1ca>
 800d27c:	683b      	ldr	r3, [r7, #0]
 800d27e:	2b0c      	cmp	r3, #12
 800d280:	d109      	bne.n	800d296 <HAL_TIM_PWM_Start+0x19e>
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d288:	b2db      	uxtb	r3, r3
 800d28a:	2b01      	cmp	r3, #1
 800d28c:	bf14      	ite	ne
 800d28e:	2301      	movne	r3, #1
 800d290:	2300      	moveq	r3, #0
 800d292:	b2db      	uxtb	r3, r3
 800d294:	e015      	b.n	800d2c2 <HAL_TIM_PWM_Start+0x1ca>
 800d296:	683b      	ldr	r3, [r7, #0]
 800d298:	2b10      	cmp	r3, #16
 800d29a:	d109      	bne.n	800d2b0 <HAL_TIM_PWM_Start+0x1b8>
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d2a2:	b2db      	uxtb	r3, r3
 800d2a4:	2b01      	cmp	r3, #1
 800d2a6:	bf14      	ite	ne
 800d2a8:	2301      	movne	r3, #1
 800d2aa:	2300      	moveq	r3, #0
 800d2ac:	b2db      	uxtb	r3, r3
 800d2ae:	e008      	b.n	800d2c2 <HAL_TIM_PWM_Start+0x1ca>
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800d2b6:	b2db      	uxtb	r3, r3
 800d2b8:	2b01      	cmp	r3, #1
 800d2ba:	bf14      	ite	ne
 800d2bc:	2301      	movne	r3, #1
 800d2be:	2300      	moveq	r3, #0
 800d2c0:	b2db      	uxtb	r3, r3
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d001      	beq.n	800d2ca <HAL_TIM_PWM_Start+0x1d2>
  {
    return HAL_ERROR;
 800d2c6:	2301      	movs	r3, #1
 800d2c8:	e0af      	b.n	800d42a <HAL_TIM_PWM_Start+0x332>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d2ca:	683b      	ldr	r3, [r7, #0]
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	d104      	bne.n	800d2da <HAL_TIM_PWM_Start+0x1e2>
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	2202      	movs	r2, #2
 800d2d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d2d8:	e036      	b.n	800d348 <HAL_TIM_PWM_Start+0x250>
 800d2da:	683b      	ldr	r3, [r7, #0]
 800d2dc:	2b04      	cmp	r3, #4
 800d2de:	d104      	bne.n	800d2ea <HAL_TIM_PWM_Start+0x1f2>
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	2202      	movs	r2, #2
 800d2e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d2e8:	e02e      	b.n	800d348 <HAL_TIM_PWM_Start+0x250>
 800d2ea:	683b      	ldr	r3, [r7, #0]
 800d2ec:	2b08      	cmp	r3, #8
 800d2ee:	d104      	bne.n	800d2fa <HAL_TIM_PWM_Start+0x202>
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	2202      	movs	r2, #2
 800d2f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d2f8:	e026      	b.n	800d348 <HAL_TIM_PWM_Start+0x250>
 800d2fa:	683b      	ldr	r3, [r7, #0]
 800d2fc:	2b0c      	cmp	r3, #12
 800d2fe:	d104      	bne.n	800d30a <HAL_TIM_PWM_Start+0x212>
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	2202      	movs	r2, #2
 800d304:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d308:	e01e      	b.n	800d348 <HAL_TIM_PWM_Start+0x250>
 800d30a:	683b      	ldr	r3, [r7, #0]
 800d30c:	2b10      	cmp	r3, #16
 800d30e:	d117      	bne.n	800d340 <HAL_TIM_PWM_Start+0x248>
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	2202      	movs	r2, #2
 800d314:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d318:	e016      	b.n	800d348 <HAL_TIM_PWM_Start+0x250>
 800d31a:	bf00      	nop
 800d31c:	40012c00 	.word	0x40012c00
 800d320:	40000400 	.word	0x40000400
 800d324:	40000800 	.word	0x40000800
 800d328:	40000c00 	.word	0x40000c00
 800d32c:	40013400 	.word	0x40013400
 800d330:	40014000 	.word	0x40014000
 800d334:	40014400 	.word	0x40014400
 800d338:	40014800 	.word	0x40014800
 800d33c:	08012460 	.word	0x08012460
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	2202      	movs	r2, #2
 800d344:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	681b      	ldr	r3, [r3, #0]
 800d34c:	2201      	movs	r2, #1
 800d34e:	6839      	ldr	r1, [r7, #0]
 800d350:	4618      	mov	r0, r3
 800d352:	f002 f821 	bl	800f398 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	681b      	ldr	r3, [r3, #0]
 800d35a:	4a36      	ldr	r2, [pc, #216]	@ (800d434 <HAL_TIM_PWM_Start+0x33c>)
 800d35c:	4293      	cmp	r3, r2
 800d35e:	d013      	beq.n	800d388 <HAL_TIM_PWM_Start+0x290>
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	681b      	ldr	r3, [r3, #0]
 800d364:	4a34      	ldr	r2, [pc, #208]	@ (800d438 <HAL_TIM_PWM_Start+0x340>)
 800d366:	4293      	cmp	r3, r2
 800d368:	d00e      	beq.n	800d388 <HAL_TIM_PWM_Start+0x290>
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	4a33      	ldr	r2, [pc, #204]	@ (800d43c <HAL_TIM_PWM_Start+0x344>)
 800d370:	4293      	cmp	r3, r2
 800d372:	d009      	beq.n	800d388 <HAL_TIM_PWM_Start+0x290>
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	681b      	ldr	r3, [r3, #0]
 800d378:	4a31      	ldr	r2, [pc, #196]	@ (800d440 <HAL_TIM_PWM_Start+0x348>)
 800d37a:	4293      	cmp	r3, r2
 800d37c:	d004      	beq.n	800d388 <HAL_TIM_PWM_Start+0x290>
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	681b      	ldr	r3, [r3, #0]
 800d382:	4a30      	ldr	r2, [pc, #192]	@ (800d444 <HAL_TIM_PWM_Start+0x34c>)
 800d384:	4293      	cmp	r3, r2
 800d386:	d101      	bne.n	800d38c <HAL_TIM_PWM_Start+0x294>
 800d388:	2301      	movs	r3, #1
 800d38a:	e000      	b.n	800d38e <HAL_TIM_PWM_Start+0x296>
 800d38c:	2300      	movs	r3, #0
 800d38e:	2b00      	cmp	r3, #0
 800d390:	d007      	beq.n	800d3a2 <HAL_TIM_PWM_Start+0x2aa>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	681b      	ldr	r3, [r3, #0]
 800d396:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d3a0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	4a23      	ldr	r2, [pc, #140]	@ (800d434 <HAL_TIM_PWM_Start+0x33c>)
 800d3a8:	4293      	cmp	r3, r2
 800d3aa:	d01d      	beq.n	800d3e8 <HAL_TIM_PWM_Start+0x2f0>
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d3b4:	d018      	beq.n	800d3e8 <HAL_TIM_PWM_Start+0x2f0>
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	4a23      	ldr	r2, [pc, #140]	@ (800d448 <HAL_TIM_PWM_Start+0x350>)
 800d3bc:	4293      	cmp	r3, r2
 800d3be:	d013      	beq.n	800d3e8 <HAL_TIM_PWM_Start+0x2f0>
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	4a21      	ldr	r2, [pc, #132]	@ (800d44c <HAL_TIM_PWM_Start+0x354>)
 800d3c6:	4293      	cmp	r3, r2
 800d3c8:	d00e      	beq.n	800d3e8 <HAL_TIM_PWM_Start+0x2f0>
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	681b      	ldr	r3, [r3, #0]
 800d3ce:	4a20      	ldr	r2, [pc, #128]	@ (800d450 <HAL_TIM_PWM_Start+0x358>)
 800d3d0:	4293      	cmp	r3, r2
 800d3d2:	d009      	beq.n	800d3e8 <HAL_TIM_PWM_Start+0x2f0>
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	681b      	ldr	r3, [r3, #0]
 800d3d8:	4a17      	ldr	r2, [pc, #92]	@ (800d438 <HAL_TIM_PWM_Start+0x340>)
 800d3da:	4293      	cmp	r3, r2
 800d3dc:	d004      	beq.n	800d3e8 <HAL_TIM_PWM_Start+0x2f0>
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	4a16      	ldr	r2, [pc, #88]	@ (800d43c <HAL_TIM_PWM_Start+0x344>)
 800d3e4:	4293      	cmp	r3, r2
 800d3e6:	d115      	bne.n	800d414 <HAL_TIM_PWM_Start+0x31c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	681b      	ldr	r3, [r3, #0]
 800d3ec:	689a      	ldr	r2, [r3, #8]
 800d3ee:	4b19      	ldr	r3, [pc, #100]	@ (800d454 <HAL_TIM_PWM_Start+0x35c>)
 800d3f0:	4013      	ands	r3, r2
 800d3f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d3f4:	68fb      	ldr	r3, [r7, #12]
 800d3f6:	2b06      	cmp	r3, #6
 800d3f8:	d015      	beq.n	800d426 <HAL_TIM_PWM_Start+0x32e>
 800d3fa:	68fb      	ldr	r3, [r7, #12]
 800d3fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d400:	d011      	beq.n	800d426 <HAL_TIM_PWM_Start+0x32e>
    {
      __HAL_TIM_ENABLE(htim);
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	681a      	ldr	r2, [r3, #0]
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	681b      	ldr	r3, [r3, #0]
 800d40c:	f042 0201 	orr.w	r2, r2, #1
 800d410:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d412:	e008      	b.n	800d426 <HAL_TIM_PWM_Start+0x32e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	681b      	ldr	r3, [r3, #0]
 800d418:	681a      	ldr	r2, [r3, #0]
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	f042 0201 	orr.w	r2, r2, #1
 800d422:	601a      	str	r2, [r3, #0]
 800d424:	e000      	b.n	800d428 <HAL_TIM_PWM_Start+0x330>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d426:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d428:	2300      	movs	r3, #0
}
 800d42a:	4618      	mov	r0, r3
 800d42c:	3710      	adds	r7, #16
 800d42e:	46bd      	mov	sp, r7
 800d430:	bd80      	pop	{r7, pc}
 800d432:	bf00      	nop
 800d434:	40012c00 	.word	0x40012c00
 800d438:	40013400 	.word	0x40013400
 800d43c:	40014000 	.word	0x40014000
 800d440:	40014400 	.word	0x40014400
 800d444:	40014800 	.word	0x40014800
 800d448:	40000400 	.word	0x40000400
 800d44c:	40000800 	.word	0x40000800
 800d450:	40000c00 	.word	0x40000c00
 800d454:	00010007 	.word	0x00010007

0800d458 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d458:	b580      	push	{r7, lr}
 800d45a:	b082      	sub	sp, #8
 800d45c:	af00      	add	r7, sp, #0
 800d45e:	6078      	str	r0, [r7, #4]
 800d460:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	681b      	ldr	r3, [r3, #0]
 800d466:	4a8d      	ldr	r2, [pc, #564]	@ (800d69c <HAL_TIM_PWM_Stop+0x244>)
 800d468:	4293      	cmp	r3, r2
 800d46a:	d115      	bne.n	800d498 <HAL_TIM_PWM_Stop+0x40>
 800d46c:	683b      	ldr	r3, [r7, #0]
 800d46e:	2b00      	cmp	r3, #0
 800d470:	f000 808d 	beq.w	800d58e <HAL_TIM_PWM_Stop+0x136>
 800d474:	683b      	ldr	r3, [r7, #0]
 800d476:	2b04      	cmp	r3, #4
 800d478:	f000 8089 	beq.w	800d58e <HAL_TIM_PWM_Stop+0x136>
 800d47c:	683b      	ldr	r3, [r7, #0]
 800d47e:	2b08      	cmp	r3, #8
 800d480:	f000 8085 	beq.w	800d58e <HAL_TIM_PWM_Stop+0x136>
 800d484:	683b      	ldr	r3, [r7, #0]
 800d486:	2b0c      	cmp	r3, #12
 800d488:	f000 8081 	beq.w	800d58e <HAL_TIM_PWM_Stop+0x136>
 800d48c:	683b      	ldr	r3, [r7, #0]
 800d48e:	2b10      	cmp	r3, #16
 800d490:	d07d      	beq.n	800d58e <HAL_TIM_PWM_Stop+0x136>
 800d492:	683b      	ldr	r3, [r7, #0]
 800d494:	2b14      	cmp	r3, #20
 800d496:	d07a      	beq.n	800d58e <HAL_TIM_PWM_Stop+0x136>
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d4a0:	d10b      	bne.n	800d4ba <HAL_TIM_PWM_Stop+0x62>
 800d4a2:	683b      	ldr	r3, [r7, #0]
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	d072      	beq.n	800d58e <HAL_TIM_PWM_Stop+0x136>
 800d4a8:	683b      	ldr	r3, [r7, #0]
 800d4aa:	2b04      	cmp	r3, #4
 800d4ac:	d06f      	beq.n	800d58e <HAL_TIM_PWM_Stop+0x136>
 800d4ae:	683b      	ldr	r3, [r7, #0]
 800d4b0:	2b08      	cmp	r3, #8
 800d4b2:	d06c      	beq.n	800d58e <HAL_TIM_PWM_Stop+0x136>
 800d4b4:	683b      	ldr	r3, [r7, #0]
 800d4b6:	2b0c      	cmp	r3, #12
 800d4b8:	d069      	beq.n	800d58e <HAL_TIM_PWM_Stop+0x136>
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	4a78      	ldr	r2, [pc, #480]	@ (800d6a0 <HAL_TIM_PWM_Stop+0x248>)
 800d4c0:	4293      	cmp	r3, r2
 800d4c2:	d10b      	bne.n	800d4dc <HAL_TIM_PWM_Stop+0x84>
 800d4c4:	683b      	ldr	r3, [r7, #0]
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	d061      	beq.n	800d58e <HAL_TIM_PWM_Stop+0x136>
 800d4ca:	683b      	ldr	r3, [r7, #0]
 800d4cc:	2b04      	cmp	r3, #4
 800d4ce:	d05e      	beq.n	800d58e <HAL_TIM_PWM_Stop+0x136>
 800d4d0:	683b      	ldr	r3, [r7, #0]
 800d4d2:	2b08      	cmp	r3, #8
 800d4d4:	d05b      	beq.n	800d58e <HAL_TIM_PWM_Stop+0x136>
 800d4d6:	683b      	ldr	r3, [r7, #0]
 800d4d8:	2b0c      	cmp	r3, #12
 800d4da:	d058      	beq.n	800d58e <HAL_TIM_PWM_Stop+0x136>
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	4a70      	ldr	r2, [pc, #448]	@ (800d6a4 <HAL_TIM_PWM_Stop+0x24c>)
 800d4e2:	4293      	cmp	r3, r2
 800d4e4:	d10b      	bne.n	800d4fe <HAL_TIM_PWM_Stop+0xa6>
 800d4e6:	683b      	ldr	r3, [r7, #0]
 800d4e8:	2b00      	cmp	r3, #0
 800d4ea:	d050      	beq.n	800d58e <HAL_TIM_PWM_Stop+0x136>
 800d4ec:	683b      	ldr	r3, [r7, #0]
 800d4ee:	2b04      	cmp	r3, #4
 800d4f0:	d04d      	beq.n	800d58e <HAL_TIM_PWM_Stop+0x136>
 800d4f2:	683b      	ldr	r3, [r7, #0]
 800d4f4:	2b08      	cmp	r3, #8
 800d4f6:	d04a      	beq.n	800d58e <HAL_TIM_PWM_Stop+0x136>
 800d4f8:	683b      	ldr	r3, [r7, #0]
 800d4fa:	2b0c      	cmp	r3, #12
 800d4fc:	d047      	beq.n	800d58e <HAL_TIM_PWM_Stop+0x136>
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	681b      	ldr	r3, [r3, #0]
 800d502:	4a69      	ldr	r2, [pc, #420]	@ (800d6a8 <HAL_TIM_PWM_Stop+0x250>)
 800d504:	4293      	cmp	r3, r2
 800d506:	d10b      	bne.n	800d520 <HAL_TIM_PWM_Stop+0xc8>
 800d508:	683b      	ldr	r3, [r7, #0]
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d03f      	beq.n	800d58e <HAL_TIM_PWM_Stop+0x136>
 800d50e:	683b      	ldr	r3, [r7, #0]
 800d510:	2b04      	cmp	r3, #4
 800d512:	d03c      	beq.n	800d58e <HAL_TIM_PWM_Stop+0x136>
 800d514:	683b      	ldr	r3, [r7, #0]
 800d516:	2b08      	cmp	r3, #8
 800d518:	d039      	beq.n	800d58e <HAL_TIM_PWM_Stop+0x136>
 800d51a:	683b      	ldr	r3, [r7, #0]
 800d51c:	2b0c      	cmp	r3, #12
 800d51e:	d036      	beq.n	800d58e <HAL_TIM_PWM_Stop+0x136>
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	4a61      	ldr	r2, [pc, #388]	@ (800d6ac <HAL_TIM_PWM_Stop+0x254>)
 800d526:	4293      	cmp	r3, r2
 800d528:	d111      	bne.n	800d54e <HAL_TIM_PWM_Stop+0xf6>
 800d52a:	683b      	ldr	r3, [r7, #0]
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d02e      	beq.n	800d58e <HAL_TIM_PWM_Stop+0x136>
 800d530:	683b      	ldr	r3, [r7, #0]
 800d532:	2b04      	cmp	r3, #4
 800d534:	d02b      	beq.n	800d58e <HAL_TIM_PWM_Stop+0x136>
 800d536:	683b      	ldr	r3, [r7, #0]
 800d538:	2b08      	cmp	r3, #8
 800d53a:	d028      	beq.n	800d58e <HAL_TIM_PWM_Stop+0x136>
 800d53c:	683b      	ldr	r3, [r7, #0]
 800d53e:	2b0c      	cmp	r3, #12
 800d540:	d025      	beq.n	800d58e <HAL_TIM_PWM_Stop+0x136>
 800d542:	683b      	ldr	r3, [r7, #0]
 800d544:	2b10      	cmp	r3, #16
 800d546:	d022      	beq.n	800d58e <HAL_TIM_PWM_Stop+0x136>
 800d548:	683b      	ldr	r3, [r7, #0]
 800d54a:	2b14      	cmp	r3, #20
 800d54c:	d01f      	beq.n	800d58e <HAL_TIM_PWM_Stop+0x136>
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	4a57      	ldr	r2, [pc, #348]	@ (800d6b0 <HAL_TIM_PWM_Stop+0x258>)
 800d554:	4293      	cmp	r3, r2
 800d556:	d105      	bne.n	800d564 <HAL_TIM_PWM_Stop+0x10c>
 800d558:	683b      	ldr	r3, [r7, #0]
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d017      	beq.n	800d58e <HAL_TIM_PWM_Stop+0x136>
 800d55e:	683b      	ldr	r3, [r7, #0]
 800d560:	2b04      	cmp	r3, #4
 800d562:	d014      	beq.n	800d58e <HAL_TIM_PWM_Stop+0x136>
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	681b      	ldr	r3, [r3, #0]
 800d568:	4a52      	ldr	r2, [pc, #328]	@ (800d6b4 <HAL_TIM_PWM_Stop+0x25c>)
 800d56a:	4293      	cmp	r3, r2
 800d56c:	d102      	bne.n	800d574 <HAL_TIM_PWM_Stop+0x11c>
 800d56e:	683b      	ldr	r3, [r7, #0]
 800d570:	2b00      	cmp	r3, #0
 800d572:	d00c      	beq.n	800d58e <HAL_TIM_PWM_Stop+0x136>
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	681b      	ldr	r3, [r3, #0]
 800d578:	4a4f      	ldr	r2, [pc, #316]	@ (800d6b8 <HAL_TIM_PWM_Stop+0x260>)
 800d57a:	4293      	cmp	r3, r2
 800d57c:	d102      	bne.n	800d584 <HAL_TIM_PWM_Stop+0x12c>
 800d57e:	683b      	ldr	r3, [r7, #0]
 800d580:	2b00      	cmp	r3, #0
 800d582:	d004      	beq.n	800d58e <HAL_TIM_PWM_Stop+0x136>
 800d584:	f240 51f2 	movw	r1, #1522	@ 0x5f2
 800d588:	484c      	ldr	r0, [pc, #304]	@ (800d6bc <HAL_TIM_PWM_Stop+0x264>)
 800d58a:	f7fa f889 	bl	80076a0 <assert_failed>

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	681b      	ldr	r3, [r3, #0]
 800d592:	2200      	movs	r2, #0
 800d594:	6839      	ldr	r1, [r7, #0]
 800d596:	4618      	mov	r0, r3
 800d598:	f001 fefe 	bl	800f398 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	681b      	ldr	r3, [r3, #0]
 800d5a0:	4a3e      	ldr	r2, [pc, #248]	@ (800d69c <HAL_TIM_PWM_Stop+0x244>)
 800d5a2:	4293      	cmp	r3, r2
 800d5a4:	d013      	beq.n	800d5ce <HAL_TIM_PWM_Stop+0x176>
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	681b      	ldr	r3, [r3, #0]
 800d5aa:	4a40      	ldr	r2, [pc, #256]	@ (800d6ac <HAL_TIM_PWM_Stop+0x254>)
 800d5ac:	4293      	cmp	r3, r2
 800d5ae:	d00e      	beq.n	800d5ce <HAL_TIM_PWM_Stop+0x176>
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	681b      	ldr	r3, [r3, #0]
 800d5b4:	4a3e      	ldr	r2, [pc, #248]	@ (800d6b0 <HAL_TIM_PWM_Stop+0x258>)
 800d5b6:	4293      	cmp	r3, r2
 800d5b8:	d009      	beq.n	800d5ce <HAL_TIM_PWM_Stop+0x176>
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	4a3d      	ldr	r2, [pc, #244]	@ (800d6b4 <HAL_TIM_PWM_Stop+0x25c>)
 800d5c0:	4293      	cmp	r3, r2
 800d5c2:	d004      	beq.n	800d5ce <HAL_TIM_PWM_Stop+0x176>
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	681b      	ldr	r3, [r3, #0]
 800d5c8:	4a3b      	ldr	r2, [pc, #236]	@ (800d6b8 <HAL_TIM_PWM_Stop+0x260>)
 800d5ca:	4293      	cmp	r3, r2
 800d5cc:	d101      	bne.n	800d5d2 <HAL_TIM_PWM_Stop+0x17a>
 800d5ce:	2301      	movs	r3, #1
 800d5d0:	e000      	b.n	800d5d4 <HAL_TIM_PWM_Stop+0x17c>
 800d5d2:	2300      	movs	r3, #0
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d017      	beq.n	800d608 <HAL_TIM_PWM_Stop+0x1b0>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	681b      	ldr	r3, [r3, #0]
 800d5dc:	6a1a      	ldr	r2, [r3, #32]
 800d5de:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d5e2:	4013      	ands	r3, r2
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d10f      	bne.n	800d608 <HAL_TIM_PWM_Stop+0x1b0>
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	681b      	ldr	r3, [r3, #0]
 800d5ec:	6a1a      	ldr	r2, [r3, #32]
 800d5ee:	f240 4344 	movw	r3, #1092	@ 0x444
 800d5f2:	4013      	ands	r3, r2
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d107      	bne.n	800d608 <HAL_TIM_PWM_Stop+0x1b0>
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	681b      	ldr	r3, [r3, #0]
 800d602:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800d606:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	6a1a      	ldr	r2, [r3, #32]
 800d60e:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d612:	4013      	ands	r3, r2
 800d614:	2b00      	cmp	r3, #0
 800d616:	d10f      	bne.n	800d638 <HAL_TIM_PWM_Stop+0x1e0>
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	681b      	ldr	r3, [r3, #0]
 800d61c:	6a1a      	ldr	r2, [r3, #32]
 800d61e:	f240 4344 	movw	r3, #1092	@ 0x444
 800d622:	4013      	ands	r3, r2
 800d624:	2b00      	cmp	r3, #0
 800d626:	d107      	bne.n	800d638 <HAL_TIM_PWM_Stop+0x1e0>
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	681a      	ldr	r2, [r3, #0]
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	681b      	ldr	r3, [r3, #0]
 800d632:	f022 0201 	bic.w	r2, r2, #1
 800d636:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800d638:	683b      	ldr	r3, [r7, #0]
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	d104      	bne.n	800d648 <HAL_TIM_PWM_Stop+0x1f0>
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	2201      	movs	r2, #1
 800d642:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d646:	e023      	b.n	800d690 <HAL_TIM_PWM_Stop+0x238>
 800d648:	683b      	ldr	r3, [r7, #0]
 800d64a:	2b04      	cmp	r3, #4
 800d64c:	d104      	bne.n	800d658 <HAL_TIM_PWM_Stop+0x200>
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	2201      	movs	r2, #1
 800d652:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d656:	e01b      	b.n	800d690 <HAL_TIM_PWM_Stop+0x238>
 800d658:	683b      	ldr	r3, [r7, #0]
 800d65a:	2b08      	cmp	r3, #8
 800d65c:	d104      	bne.n	800d668 <HAL_TIM_PWM_Stop+0x210>
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	2201      	movs	r2, #1
 800d662:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d666:	e013      	b.n	800d690 <HAL_TIM_PWM_Stop+0x238>
 800d668:	683b      	ldr	r3, [r7, #0]
 800d66a:	2b0c      	cmp	r3, #12
 800d66c:	d104      	bne.n	800d678 <HAL_TIM_PWM_Stop+0x220>
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	2201      	movs	r2, #1
 800d672:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d676:	e00b      	b.n	800d690 <HAL_TIM_PWM_Stop+0x238>
 800d678:	683b      	ldr	r3, [r7, #0]
 800d67a:	2b10      	cmp	r3, #16
 800d67c:	d104      	bne.n	800d688 <HAL_TIM_PWM_Stop+0x230>
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	2201      	movs	r2, #1
 800d682:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d686:	e003      	b.n	800d690 <HAL_TIM_PWM_Stop+0x238>
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	2201      	movs	r2, #1
 800d68c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800d690:	2300      	movs	r3, #0
}
 800d692:	4618      	mov	r0, r3
 800d694:	3708      	adds	r7, #8
 800d696:	46bd      	mov	sp, r7
 800d698:	bd80      	pop	{r7, pc}
 800d69a:	bf00      	nop
 800d69c:	40012c00 	.word	0x40012c00
 800d6a0:	40000400 	.word	0x40000400
 800d6a4:	40000800 	.word	0x40000800
 800d6a8:	40000c00 	.word	0x40000c00
 800d6ac:	40013400 	.word	0x40013400
 800d6b0:	40014000 	.word	0x40014000
 800d6b4:	40014400 	.word	0x40014400
 800d6b8:	40014800 	.word	0x40014800
 800d6bc:	08012460 	.word	0x08012460

0800d6c0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800d6c0:	b580      	push	{r7, lr}
 800d6c2:	b086      	sub	sp, #24
 800d6c4:	af00      	add	r7, sp, #0
 800d6c6:	6078      	str	r0, [r7, #4]
 800d6c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d101      	bne.n	800d6d4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800d6d0:	2301      	movs	r3, #1
 800d6d2:	e1b0      	b.n	800da36 <HAL_TIM_Encoder_Init+0x376>
  }

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	4a7f      	ldr	r2, [pc, #508]	@ (800d8d8 <HAL_TIM_Encoder_Init+0x218>)
 800d6da:	4293      	cmp	r3, r2
 800d6dc:	d01d      	beq.n	800d71a <HAL_TIM_Encoder_Init+0x5a>
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	681b      	ldr	r3, [r3, #0]
 800d6e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d6e6:	d018      	beq.n	800d71a <HAL_TIM_Encoder_Init+0x5a>
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	681b      	ldr	r3, [r3, #0]
 800d6ec:	4a7b      	ldr	r2, [pc, #492]	@ (800d8dc <HAL_TIM_Encoder_Init+0x21c>)
 800d6ee:	4293      	cmp	r3, r2
 800d6f0:	d013      	beq.n	800d71a <HAL_TIM_Encoder_Init+0x5a>
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	4a7a      	ldr	r2, [pc, #488]	@ (800d8e0 <HAL_TIM_Encoder_Init+0x220>)
 800d6f8:	4293      	cmp	r3, r2
 800d6fa:	d00e      	beq.n	800d71a <HAL_TIM_Encoder_Init+0x5a>
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	4a78      	ldr	r2, [pc, #480]	@ (800d8e4 <HAL_TIM_Encoder_Init+0x224>)
 800d702:	4293      	cmp	r3, r2
 800d704:	d009      	beq.n	800d71a <HAL_TIM_Encoder_Init+0x5a>
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	4a77      	ldr	r2, [pc, #476]	@ (800d8e8 <HAL_TIM_Encoder_Init+0x228>)
 800d70c:	4293      	cmp	r3, r2
 800d70e:	d004      	beq.n	800d71a <HAL_TIM_Encoder_Init+0x5a>
 800d710:	f640 31e3 	movw	r1, #3043	@ 0xbe3
 800d714:	4875      	ldr	r0, [pc, #468]	@ (800d8ec <HAL_TIM_Encoder_Init+0x22c>)
 800d716:	f7f9 ffc3 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	689b      	ldr	r3, [r3, #8]
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d014      	beq.n	800d74c <HAL_TIM_Encoder_Init+0x8c>
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	689b      	ldr	r3, [r3, #8]
 800d726:	2b10      	cmp	r3, #16
 800d728:	d010      	beq.n	800d74c <HAL_TIM_Encoder_Init+0x8c>
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	689b      	ldr	r3, [r3, #8]
 800d72e:	2b20      	cmp	r3, #32
 800d730:	d00c      	beq.n	800d74c <HAL_TIM_Encoder_Init+0x8c>
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	689b      	ldr	r3, [r3, #8]
 800d736:	2b40      	cmp	r3, #64	@ 0x40
 800d738:	d008      	beq.n	800d74c <HAL_TIM_Encoder_Init+0x8c>
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	689b      	ldr	r3, [r3, #8]
 800d73e:	2b60      	cmp	r3, #96	@ 0x60
 800d740:	d004      	beq.n	800d74c <HAL_TIM_Encoder_Init+0x8c>
 800d742:	f640 31e4 	movw	r1, #3044	@ 0xbe4
 800d746:	4869      	ldr	r0, [pc, #420]	@ (800d8ec <HAL_TIM_Encoder_Init+0x22c>)
 800d748:	f7f9 ffaa 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	691b      	ldr	r3, [r3, #16]
 800d750:	2b00      	cmp	r3, #0
 800d752:	d00e      	beq.n	800d772 <HAL_TIM_Encoder_Init+0xb2>
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	691b      	ldr	r3, [r3, #16]
 800d758:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d75c:	d009      	beq.n	800d772 <HAL_TIM_Encoder_Init+0xb2>
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	691b      	ldr	r3, [r3, #16]
 800d762:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d766:	d004      	beq.n	800d772 <HAL_TIM_Encoder_Init+0xb2>
 800d768:	f640 31e5 	movw	r1, #3045	@ 0xbe5
 800d76c:	485f      	ldr	r0, [pc, #380]	@ (800d8ec <HAL_TIM_Encoder_Init+0x22c>)
 800d76e:	f7f9 ff97 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	699b      	ldr	r3, [r3, #24]
 800d776:	2b00      	cmp	r3, #0
 800d778:	d008      	beq.n	800d78c <HAL_TIM_Encoder_Init+0xcc>
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	699b      	ldr	r3, [r3, #24]
 800d77e:	2b80      	cmp	r3, #128	@ 0x80
 800d780:	d004      	beq.n	800d78c <HAL_TIM_Encoder_Init+0xcc>
 800d782:	f640 31e6 	movw	r1, #3046	@ 0xbe6
 800d786:	4859      	ldr	r0, [pc, #356]	@ (800d8ec <HAL_TIM_Encoder_Init+0x22c>)
 800d788:	f7f9 ff8a 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
 800d78c:	683b      	ldr	r3, [r7, #0]
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	2b01      	cmp	r3, #1
 800d792:	d00c      	beq.n	800d7ae <HAL_TIM_Encoder_Init+0xee>
 800d794:	683b      	ldr	r3, [r7, #0]
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	2b02      	cmp	r3, #2
 800d79a:	d008      	beq.n	800d7ae <HAL_TIM_Encoder_Init+0xee>
 800d79c:	683b      	ldr	r3, [r7, #0]
 800d79e:	681b      	ldr	r3, [r3, #0]
 800d7a0:	2b03      	cmp	r3, #3
 800d7a2:	d004      	beq.n	800d7ae <HAL_TIM_Encoder_Init+0xee>
 800d7a4:	f640 31e7 	movw	r1, #3047	@ 0xbe7
 800d7a8:	4850      	ldr	r0, [pc, #320]	@ (800d8ec <HAL_TIM_Encoder_Init+0x22c>)
 800d7aa:	f7f9 ff79 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
 800d7ae:	683b      	ldr	r3, [r7, #0]
 800d7b0:	689b      	ldr	r3, [r3, #8]
 800d7b2:	2b01      	cmp	r3, #1
 800d7b4:	d00c      	beq.n	800d7d0 <HAL_TIM_Encoder_Init+0x110>
 800d7b6:	683b      	ldr	r3, [r7, #0]
 800d7b8:	689b      	ldr	r3, [r3, #8]
 800d7ba:	2b02      	cmp	r3, #2
 800d7bc:	d008      	beq.n	800d7d0 <HAL_TIM_Encoder_Init+0x110>
 800d7be:	683b      	ldr	r3, [r7, #0]
 800d7c0:	689b      	ldr	r3, [r3, #8]
 800d7c2:	2b03      	cmp	r3, #3
 800d7c4:	d004      	beq.n	800d7d0 <HAL_TIM_Encoder_Init+0x110>
 800d7c6:	f640 31e8 	movw	r1, #3048	@ 0xbe8
 800d7ca:	4848      	ldr	r0, [pc, #288]	@ (800d8ec <HAL_TIM_Encoder_Init+0x22c>)
 800d7cc:	f7f9 ff68 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
 800d7d0:	683b      	ldr	r3, [r7, #0]
 800d7d2:	699b      	ldr	r3, [r3, #24]
 800d7d4:	2b01      	cmp	r3, #1
 800d7d6:	d00c      	beq.n	800d7f2 <HAL_TIM_Encoder_Init+0x132>
 800d7d8:	683b      	ldr	r3, [r7, #0]
 800d7da:	699b      	ldr	r3, [r3, #24]
 800d7dc:	2b02      	cmp	r3, #2
 800d7de:	d008      	beq.n	800d7f2 <HAL_TIM_Encoder_Init+0x132>
 800d7e0:	683b      	ldr	r3, [r7, #0]
 800d7e2:	699b      	ldr	r3, [r3, #24]
 800d7e4:	2b03      	cmp	r3, #3
 800d7e6:	d004      	beq.n	800d7f2 <HAL_TIM_Encoder_Init+0x132>
 800d7e8:	f640 31e9 	movw	r1, #3049	@ 0xbe9
 800d7ec:	483f      	ldr	r0, [pc, #252]	@ (800d8ec <HAL_TIM_Encoder_Init+0x22c>)
 800d7ee:	f7f9 ff57 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));
 800d7f2:	683b      	ldr	r3, [r7, #0]
 800d7f4:	685b      	ldr	r3, [r3, #4]
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	d008      	beq.n	800d80c <HAL_TIM_Encoder_Init+0x14c>
 800d7fa:	683b      	ldr	r3, [r7, #0]
 800d7fc:	685b      	ldr	r3, [r3, #4]
 800d7fe:	2b02      	cmp	r3, #2
 800d800:	d004      	beq.n	800d80c <HAL_TIM_Encoder_Init+0x14c>
 800d802:	f640 31ea 	movw	r1, #3050	@ 0xbea
 800d806:	4839      	ldr	r0, [pc, #228]	@ (800d8ec <HAL_TIM_Encoder_Init+0x22c>)
 800d808:	f7f9 ff4a 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));
 800d80c:	683b      	ldr	r3, [r7, #0]
 800d80e:	695b      	ldr	r3, [r3, #20]
 800d810:	2b00      	cmp	r3, #0
 800d812:	d008      	beq.n	800d826 <HAL_TIM_Encoder_Init+0x166>
 800d814:	683b      	ldr	r3, [r7, #0]
 800d816:	695b      	ldr	r3, [r3, #20]
 800d818:	2b02      	cmp	r3, #2
 800d81a:	d004      	beq.n	800d826 <HAL_TIM_Encoder_Init+0x166>
 800d81c:	f640 31eb 	movw	r1, #3051	@ 0xbeb
 800d820:	4832      	ldr	r0, [pc, #200]	@ (800d8ec <HAL_TIM_Encoder_Init+0x22c>)
 800d822:	f7f9 ff3d 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
 800d826:	683b      	ldr	r3, [r7, #0]
 800d828:	68db      	ldr	r3, [r3, #12]
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	d010      	beq.n	800d850 <HAL_TIM_Encoder_Init+0x190>
 800d82e:	683b      	ldr	r3, [r7, #0]
 800d830:	68db      	ldr	r3, [r3, #12]
 800d832:	2b04      	cmp	r3, #4
 800d834:	d00c      	beq.n	800d850 <HAL_TIM_Encoder_Init+0x190>
 800d836:	683b      	ldr	r3, [r7, #0]
 800d838:	68db      	ldr	r3, [r3, #12]
 800d83a:	2b08      	cmp	r3, #8
 800d83c:	d008      	beq.n	800d850 <HAL_TIM_Encoder_Init+0x190>
 800d83e:	683b      	ldr	r3, [r7, #0]
 800d840:	68db      	ldr	r3, [r3, #12]
 800d842:	2b0c      	cmp	r3, #12
 800d844:	d004      	beq.n	800d850 <HAL_TIM_Encoder_Init+0x190>
 800d846:	f640 31ec 	movw	r1, #3052	@ 0xbec
 800d84a:	4828      	ldr	r0, [pc, #160]	@ (800d8ec <HAL_TIM_Encoder_Init+0x22c>)
 800d84c:	f7f9 ff28 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
 800d850:	683b      	ldr	r3, [r7, #0]
 800d852:	69db      	ldr	r3, [r3, #28]
 800d854:	2b00      	cmp	r3, #0
 800d856:	d010      	beq.n	800d87a <HAL_TIM_Encoder_Init+0x1ba>
 800d858:	683b      	ldr	r3, [r7, #0]
 800d85a:	69db      	ldr	r3, [r3, #28]
 800d85c:	2b04      	cmp	r3, #4
 800d85e:	d00c      	beq.n	800d87a <HAL_TIM_Encoder_Init+0x1ba>
 800d860:	683b      	ldr	r3, [r7, #0]
 800d862:	69db      	ldr	r3, [r3, #28]
 800d864:	2b08      	cmp	r3, #8
 800d866:	d008      	beq.n	800d87a <HAL_TIM_Encoder_Init+0x1ba>
 800d868:	683b      	ldr	r3, [r7, #0]
 800d86a:	69db      	ldr	r3, [r3, #28]
 800d86c:	2b0c      	cmp	r3, #12
 800d86e:	d004      	beq.n	800d87a <HAL_TIM_Encoder_Init+0x1ba>
 800d870:	f640 31ed 	movw	r1, #3053	@ 0xbed
 800d874:	481d      	ldr	r0, [pc, #116]	@ (800d8ec <HAL_TIM_Encoder_Init+0x22c>)
 800d876:	f7f9 ff13 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
 800d87a:	683b      	ldr	r3, [r7, #0]
 800d87c:	691b      	ldr	r3, [r3, #16]
 800d87e:	2b0f      	cmp	r3, #15
 800d880:	d904      	bls.n	800d88c <HAL_TIM_Encoder_Init+0x1cc>
 800d882:	f640 31ee 	movw	r1, #3054	@ 0xbee
 800d886:	4819      	ldr	r0, [pc, #100]	@ (800d8ec <HAL_TIM_Encoder_Init+0x22c>)
 800d888:	f7f9 ff0a 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
 800d88c:	683b      	ldr	r3, [r7, #0]
 800d88e:	6a1b      	ldr	r3, [r3, #32]
 800d890:	2b0f      	cmp	r3, #15
 800d892:	d904      	bls.n	800d89e <HAL_TIM_Encoder_Init+0x1de>
 800d894:	f640 31ef 	movw	r1, #3055	@ 0xbef
 800d898:	4814      	ldr	r0, [pc, #80]	@ (800d8ec <HAL_TIM_Encoder_Init+0x22c>)
 800d89a:	f7f9 ff01 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d8a6:	d004      	beq.n	800d8b2 <HAL_TIM_Encoder_Init+0x1f2>
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	681b      	ldr	r3, [r3, #0]
 800d8ac:	4a0d      	ldr	r2, [pc, #52]	@ (800d8e4 <HAL_TIM_Encoder_Init+0x224>)
 800d8ae:	4293      	cmp	r3, r2
 800d8b0:	d107      	bne.n	800d8c2 <HAL_TIM_Encoder_Init+0x202>
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	68db      	ldr	r3, [r3, #12]
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	bf14      	ite	ne
 800d8ba:	2301      	movne	r3, #1
 800d8bc:	2300      	moveq	r3, #0
 800d8be:	b2db      	uxtb	r3, r3
 800d8c0:	e01a      	b.n	800d8f8 <HAL_TIM_Encoder_Init+0x238>
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	68db      	ldr	r3, [r3, #12]
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d012      	beq.n	800d8f0 <HAL_TIM_Encoder_Init+0x230>
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	68db      	ldr	r3, [r3, #12]
 800d8ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d8d2:	d20d      	bcs.n	800d8f0 <HAL_TIM_Encoder_Init+0x230>
 800d8d4:	2301      	movs	r3, #1
 800d8d6:	e00c      	b.n	800d8f2 <HAL_TIM_Encoder_Init+0x232>
 800d8d8:	40012c00 	.word	0x40012c00
 800d8dc:	40000400 	.word	0x40000400
 800d8e0:	40000800 	.word	0x40000800
 800d8e4:	40000c00 	.word	0x40000c00
 800d8e8:	40013400 	.word	0x40013400
 800d8ec:	08012460 	.word	0x08012460
 800d8f0:	2300      	movs	r3, #0
 800d8f2:	f003 0301 	and.w	r3, r3, #1
 800d8f6:	b2db      	uxtb	r3, r3
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	d104      	bne.n	800d906 <HAL_TIM_Encoder_Init+0x246>
 800d8fc:	f44f 613f 	mov.w	r1, #3056	@ 0xbf0
 800d900:	484f      	ldr	r0, [pc, #316]	@ (800da40 <HAL_TIM_Encoder_Init+0x380>)
 800d902:	f7f9 fecd 	bl	80076a0 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d90c:	b2db      	uxtb	r3, r3
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d106      	bne.n	800d920 <HAL_TIM_Encoder_Init+0x260>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	2200      	movs	r2, #0
 800d916:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800d91a:	6878      	ldr	r0, [r7, #4]
 800d91c:	f7fa faaa 	bl	8007e74 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	2202      	movs	r2, #2
 800d924:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	681b      	ldr	r3, [r3, #0]
 800d92c:	689b      	ldr	r3, [r3, #8]
 800d92e:	687a      	ldr	r2, [r7, #4]
 800d930:	6812      	ldr	r2, [r2, #0]
 800d932:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800d936:	f023 0307 	bic.w	r3, r3, #7
 800d93a:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	681a      	ldr	r2, [r3, #0]
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	3304      	adds	r3, #4
 800d944:	4619      	mov	r1, r3
 800d946:	4610      	mov	r0, r2
 800d948:	f001 f886 	bl	800ea58 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	681b      	ldr	r3, [r3, #0]
 800d950:	689b      	ldr	r3, [r3, #8]
 800d952:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	681b      	ldr	r3, [r3, #0]
 800d958:	699b      	ldr	r3, [r3, #24]
 800d95a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	6a1b      	ldr	r3, [r3, #32]
 800d962:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800d964:	683b      	ldr	r3, [r7, #0]
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	697a      	ldr	r2, [r7, #20]
 800d96a:	4313      	orrs	r3, r2
 800d96c:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800d96e:	693b      	ldr	r3, [r7, #16]
 800d970:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d974:	f023 0303 	bic.w	r3, r3, #3
 800d978:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800d97a:	683b      	ldr	r3, [r7, #0]
 800d97c:	689a      	ldr	r2, [r3, #8]
 800d97e:	683b      	ldr	r3, [r7, #0]
 800d980:	699b      	ldr	r3, [r3, #24]
 800d982:	021b      	lsls	r3, r3, #8
 800d984:	4313      	orrs	r3, r2
 800d986:	693a      	ldr	r2, [r7, #16]
 800d988:	4313      	orrs	r3, r2
 800d98a:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800d98c:	693b      	ldr	r3, [r7, #16]
 800d98e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800d992:	f023 030c 	bic.w	r3, r3, #12
 800d996:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800d998:	693b      	ldr	r3, [r7, #16]
 800d99a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d99e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d9a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800d9a4:	683b      	ldr	r3, [r7, #0]
 800d9a6:	68da      	ldr	r2, [r3, #12]
 800d9a8:	683b      	ldr	r3, [r7, #0]
 800d9aa:	69db      	ldr	r3, [r3, #28]
 800d9ac:	021b      	lsls	r3, r3, #8
 800d9ae:	4313      	orrs	r3, r2
 800d9b0:	693a      	ldr	r2, [r7, #16]
 800d9b2:	4313      	orrs	r3, r2
 800d9b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800d9b6:	683b      	ldr	r3, [r7, #0]
 800d9b8:	691b      	ldr	r3, [r3, #16]
 800d9ba:	011a      	lsls	r2, r3, #4
 800d9bc:	683b      	ldr	r3, [r7, #0]
 800d9be:	6a1b      	ldr	r3, [r3, #32]
 800d9c0:	031b      	lsls	r3, r3, #12
 800d9c2:	4313      	orrs	r3, r2
 800d9c4:	693a      	ldr	r2, [r7, #16]
 800d9c6:	4313      	orrs	r3, r2
 800d9c8:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800d9d0:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800d9d2:	68fb      	ldr	r3, [r7, #12]
 800d9d4:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800d9d8:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800d9da:	683b      	ldr	r3, [r7, #0]
 800d9dc:	685a      	ldr	r2, [r3, #4]
 800d9de:	683b      	ldr	r3, [r7, #0]
 800d9e0:	695b      	ldr	r3, [r3, #20]
 800d9e2:	011b      	lsls	r3, r3, #4
 800d9e4:	4313      	orrs	r3, r2
 800d9e6:	68fa      	ldr	r2, [r7, #12]
 800d9e8:	4313      	orrs	r3, r2
 800d9ea:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	697a      	ldr	r2, [r7, #20]
 800d9f2:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	681b      	ldr	r3, [r3, #0]
 800d9f8:	693a      	ldr	r2, [r7, #16]
 800d9fa:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	681b      	ldr	r3, [r3, #0]
 800da00:	68fa      	ldr	r2, [r7, #12]
 800da02:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	2201      	movs	r2, #1
 800da08:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	2201      	movs	r2, #1
 800da10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	2201      	movs	r2, #1
 800da18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	2201      	movs	r2, #1
 800da20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	2201      	movs	r2, #1
 800da28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	2201      	movs	r2, #1
 800da30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800da34:	2300      	movs	r3, #0
}
 800da36:	4618      	mov	r0, r3
 800da38:	3718      	adds	r7, #24
 800da3a:	46bd      	mov	sp, r7
 800da3c:	bd80      	pop	{r7, pc}
 800da3e:	bf00      	nop
 800da40:	08012460 	.word	0x08012460

0800da44 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800da44:	b580      	push	{r7, lr}
 800da46:	b084      	sub	sp, #16
 800da48:	af00      	add	r7, sp, #0
 800da4a:	6078      	str	r0, [r7, #4]
 800da4c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800da54:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800da5c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800da64:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800da6c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	681b      	ldr	r3, [r3, #0]
 800da72:	4a4d      	ldr	r2, [pc, #308]	@ (800dba8 <HAL_TIM_Encoder_Start+0x164>)
 800da74:	4293      	cmp	r3, r2
 800da76:	d01d      	beq.n	800dab4 <HAL_TIM_Encoder_Start+0x70>
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	681b      	ldr	r3, [r3, #0]
 800da7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800da80:	d018      	beq.n	800dab4 <HAL_TIM_Encoder_Start+0x70>
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	681b      	ldr	r3, [r3, #0]
 800da86:	4a49      	ldr	r2, [pc, #292]	@ (800dbac <HAL_TIM_Encoder_Start+0x168>)
 800da88:	4293      	cmp	r3, r2
 800da8a:	d013      	beq.n	800dab4 <HAL_TIM_Encoder_Start+0x70>
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	4a47      	ldr	r2, [pc, #284]	@ (800dbb0 <HAL_TIM_Encoder_Start+0x16c>)
 800da92:	4293      	cmp	r3, r2
 800da94:	d00e      	beq.n	800dab4 <HAL_TIM_Encoder_Start+0x70>
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	4a46      	ldr	r2, [pc, #280]	@ (800dbb4 <HAL_TIM_Encoder_Start+0x170>)
 800da9c:	4293      	cmp	r3, r2
 800da9e:	d009      	beq.n	800dab4 <HAL_TIM_Encoder_Start+0x70>
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	681b      	ldr	r3, [r3, #0]
 800daa4:	4a44      	ldr	r2, [pc, #272]	@ (800dbb8 <HAL_TIM_Encoder_Start+0x174>)
 800daa6:	4293      	cmp	r3, r2
 800daa8:	d004      	beq.n	800dab4 <HAL_TIM_Encoder_Start+0x70>
 800daaa:	f640 41a1 	movw	r1, #3233	@ 0xca1
 800daae:	4843      	ldr	r0, [pc, #268]	@ (800dbbc <HAL_TIM_Encoder_Start+0x178>)
 800dab0:	f7f9 fdf6 	bl	80076a0 <assert_failed>

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800dab4:	683b      	ldr	r3, [r7, #0]
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	d110      	bne.n	800dadc <HAL_TIM_Encoder_Start+0x98>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800daba:	7bfb      	ldrb	r3, [r7, #15]
 800dabc:	2b01      	cmp	r3, #1
 800dabe:	d102      	bne.n	800dac6 <HAL_TIM_Encoder_Start+0x82>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800dac0:	7b7b      	ldrb	r3, [r7, #13]
 800dac2:	2b01      	cmp	r3, #1
 800dac4:	d001      	beq.n	800daca <HAL_TIM_Encoder_Start+0x86>
    {
      return HAL_ERROR;
 800dac6:	2301      	movs	r3, #1
 800dac8:	e069      	b.n	800db9e <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	2202      	movs	r2, #2
 800dace:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	2202      	movs	r2, #2
 800dad6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800dada:	e031      	b.n	800db40 <HAL_TIM_Encoder_Start+0xfc>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800dadc:	683b      	ldr	r3, [r7, #0]
 800dade:	2b04      	cmp	r3, #4
 800dae0:	d110      	bne.n	800db04 <HAL_TIM_Encoder_Start+0xc0>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800dae2:	7bbb      	ldrb	r3, [r7, #14]
 800dae4:	2b01      	cmp	r3, #1
 800dae6:	d102      	bne.n	800daee <HAL_TIM_Encoder_Start+0xaa>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800dae8:	7b3b      	ldrb	r3, [r7, #12]
 800daea:	2b01      	cmp	r3, #1
 800daec:	d001      	beq.n	800daf2 <HAL_TIM_Encoder_Start+0xae>
    {
      return HAL_ERROR;
 800daee:	2301      	movs	r3, #1
 800daf0:	e055      	b.n	800db9e <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	2202      	movs	r2, #2
 800daf6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	2202      	movs	r2, #2
 800dafe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800db02:	e01d      	b.n	800db40 <HAL_TIM_Encoder_Start+0xfc>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800db04:	7bfb      	ldrb	r3, [r7, #15]
 800db06:	2b01      	cmp	r3, #1
 800db08:	d108      	bne.n	800db1c <HAL_TIM_Encoder_Start+0xd8>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800db0a:	7bbb      	ldrb	r3, [r7, #14]
 800db0c:	2b01      	cmp	r3, #1
 800db0e:	d105      	bne.n	800db1c <HAL_TIM_Encoder_Start+0xd8>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800db10:	7b7b      	ldrb	r3, [r7, #13]
 800db12:	2b01      	cmp	r3, #1
 800db14:	d102      	bne.n	800db1c <HAL_TIM_Encoder_Start+0xd8>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800db16:	7b3b      	ldrb	r3, [r7, #12]
 800db18:	2b01      	cmp	r3, #1
 800db1a:	d001      	beq.n	800db20 <HAL_TIM_Encoder_Start+0xdc>
    {
      return HAL_ERROR;
 800db1c:	2301      	movs	r3, #1
 800db1e:	e03e      	b.n	800db9e <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	2202      	movs	r2, #2
 800db24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	2202      	movs	r2, #2
 800db2c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	2202      	movs	r2, #2
 800db34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	2202      	movs	r2, #2
 800db3c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800db40:	683b      	ldr	r3, [r7, #0]
 800db42:	2b00      	cmp	r3, #0
 800db44:	d003      	beq.n	800db4e <HAL_TIM_Encoder_Start+0x10a>
 800db46:	683b      	ldr	r3, [r7, #0]
 800db48:	2b04      	cmp	r3, #4
 800db4a:	d008      	beq.n	800db5e <HAL_TIM_Encoder_Start+0x11a>
 800db4c:	e00f      	b.n	800db6e <HAL_TIM_Encoder_Start+0x12a>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	681b      	ldr	r3, [r3, #0]
 800db52:	2201      	movs	r2, #1
 800db54:	2100      	movs	r1, #0
 800db56:	4618      	mov	r0, r3
 800db58:	f001 fc1e 	bl	800f398 <TIM_CCxChannelCmd>
      break;
 800db5c:	e016      	b.n	800db8c <HAL_TIM_Encoder_Start+0x148>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	681b      	ldr	r3, [r3, #0]
 800db62:	2201      	movs	r2, #1
 800db64:	2104      	movs	r1, #4
 800db66:	4618      	mov	r0, r3
 800db68:	f001 fc16 	bl	800f398 <TIM_CCxChannelCmd>
      break;
 800db6c:	e00e      	b.n	800db8c <HAL_TIM_Encoder_Start+0x148>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	2201      	movs	r2, #1
 800db74:	2100      	movs	r1, #0
 800db76:	4618      	mov	r0, r3
 800db78:	f001 fc0e 	bl	800f398 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	681b      	ldr	r3, [r3, #0]
 800db80:	2201      	movs	r2, #1
 800db82:	2104      	movs	r1, #4
 800db84:	4618      	mov	r0, r3
 800db86:	f001 fc07 	bl	800f398 <TIM_CCxChannelCmd>
      break;
 800db8a:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	681b      	ldr	r3, [r3, #0]
 800db90:	681a      	ldr	r2, [r3, #0]
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	f042 0201 	orr.w	r2, r2, #1
 800db9a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800db9c:	2300      	movs	r3, #0
}
 800db9e:	4618      	mov	r0, r3
 800dba0:	3710      	adds	r7, #16
 800dba2:	46bd      	mov	sp, r7
 800dba4:	bd80      	pop	{r7, pc}
 800dba6:	bf00      	nop
 800dba8:	40012c00 	.word	0x40012c00
 800dbac:	40000400 	.word	0x40000400
 800dbb0:	40000800 	.word	0x40000800
 800dbb4:	40000c00 	.word	0x40000c00
 800dbb8:	40013400 	.word	0x40013400
 800dbbc:	08012460 	.word	0x08012460

0800dbc0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800dbc0:	b580      	push	{r7, lr}
 800dbc2:	b084      	sub	sp, #16
 800dbc4:	af00      	add	r7, sp, #0
 800dbc6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	681b      	ldr	r3, [r3, #0]
 800dbcc:	68db      	ldr	r3, [r3, #12]
 800dbce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	691b      	ldr	r3, [r3, #16]
 800dbd6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800dbd8:	68bb      	ldr	r3, [r7, #8]
 800dbda:	f003 0302 	and.w	r3, r3, #2
 800dbde:	2b00      	cmp	r3, #0
 800dbe0:	d020      	beq.n	800dc24 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800dbe2:	68fb      	ldr	r3, [r7, #12]
 800dbe4:	f003 0302 	and.w	r3, r3, #2
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d01b      	beq.n	800dc24 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	681b      	ldr	r3, [r3, #0]
 800dbf0:	f06f 0202 	mvn.w	r2, #2
 800dbf4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	2201      	movs	r2, #1
 800dbfa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	681b      	ldr	r3, [r3, #0]
 800dc00:	699b      	ldr	r3, [r3, #24]
 800dc02:	f003 0303 	and.w	r3, r3, #3
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d003      	beq.n	800dc12 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800dc0a:	6878      	ldr	r0, [r7, #4]
 800dc0c:	f000 ff06 	bl	800ea1c <HAL_TIM_IC_CaptureCallback>
 800dc10:	e005      	b.n	800dc1e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800dc12:	6878      	ldr	r0, [r7, #4]
 800dc14:	f000 fef8 	bl	800ea08 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dc18:	6878      	ldr	r0, [r7, #4]
 800dc1a:	f000 ff09 	bl	800ea30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	2200      	movs	r2, #0
 800dc22:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800dc24:	68bb      	ldr	r3, [r7, #8]
 800dc26:	f003 0304 	and.w	r3, r3, #4
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d020      	beq.n	800dc70 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	f003 0304 	and.w	r3, r3, #4
 800dc34:	2b00      	cmp	r3, #0
 800dc36:	d01b      	beq.n	800dc70 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	681b      	ldr	r3, [r3, #0]
 800dc3c:	f06f 0204 	mvn.w	r2, #4
 800dc40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	2202      	movs	r2, #2
 800dc46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	681b      	ldr	r3, [r3, #0]
 800dc4c:	699b      	ldr	r3, [r3, #24]
 800dc4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	d003      	beq.n	800dc5e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dc56:	6878      	ldr	r0, [r7, #4]
 800dc58:	f000 fee0 	bl	800ea1c <HAL_TIM_IC_CaptureCallback>
 800dc5c:	e005      	b.n	800dc6a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dc5e:	6878      	ldr	r0, [r7, #4]
 800dc60:	f000 fed2 	bl	800ea08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dc64:	6878      	ldr	r0, [r7, #4]
 800dc66:	f000 fee3 	bl	800ea30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	2200      	movs	r2, #0
 800dc6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800dc70:	68bb      	ldr	r3, [r7, #8]
 800dc72:	f003 0308 	and.w	r3, r3, #8
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d020      	beq.n	800dcbc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800dc7a:	68fb      	ldr	r3, [r7, #12]
 800dc7c:	f003 0308 	and.w	r3, r3, #8
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	d01b      	beq.n	800dcbc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	681b      	ldr	r3, [r3, #0]
 800dc88:	f06f 0208 	mvn.w	r2, #8
 800dc8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	2204      	movs	r2, #4
 800dc92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	681b      	ldr	r3, [r3, #0]
 800dc98:	69db      	ldr	r3, [r3, #28]
 800dc9a:	f003 0303 	and.w	r3, r3, #3
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	d003      	beq.n	800dcaa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dca2:	6878      	ldr	r0, [r7, #4]
 800dca4:	f000 feba 	bl	800ea1c <HAL_TIM_IC_CaptureCallback>
 800dca8:	e005      	b.n	800dcb6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dcaa:	6878      	ldr	r0, [r7, #4]
 800dcac:	f000 feac 	bl	800ea08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dcb0:	6878      	ldr	r0, [r7, #4]
 800dcb2:	f000 febd 	bl	800ea30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	2200      	movs	r2, #0
 800dcba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800dcbc:	68bb      	ldr	r3, [r7, #8]
 800dcbe:	f003 0310 	and.w	r3, r3, #16
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	d020      	beq.n	800dd08 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800dcc6:	68fb      	ldr	r3, [r7, #12]
 800dcc8:	f003 0310 	and.w	r3, r3, #16
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d01b      	beq.n	800dd08 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	681b      	ldr	r3, [r3, #0]
 800dcd4:	f06f 0210 	mvn.w	r2, #16
 800dcd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	2208      	movs	r2, #8
 800dcde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	681b      	ldr	r3, [r3, #0]
 800dce4:	69db      	ldr	r3, [r3, #28]
 800dce6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	d003      	beq.n	800dcf6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dcee:	6878      	ldr	r0, [r7, #4]
 800dcf0:	f000 fe94 	bl	800ea1c <HAL_TIM_IC_CaptureCallback>
 800dcf4:	e005      	b.n	800dd02 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dcf6:	6878      	ldr	r0, [r7, #4]
 800dcf8:	f000 fe86 	bl	800ea08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dcfc:	6878      	ldr	r0, [r7, #4]
 800dcfe:	f000 fe97 	bl	800ea30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	2200      	movs	r2, #0
 800dd06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800dd08:	68bb      	ldr	r3, [r7, #8]
 800dd0a:	f003 0301 	and.w	r3, r3, #1
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d00c      	beq.n	800dd2c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800dd12:	68fb      	ldr	r3, [r7, #12]
 800dd14:	f003 0301 	and.w	r3, r3, #1
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d007      	beq.n	800dd2c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	f06f 0201 	mvn.w	r2, #1
 800dd24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800dd26:	6878      	ldr	r0, [r7, #4]
 800dd28:	f7f8 fc98 	bl	800665c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800dd2c:	68bb      	ldr	r3, [r7, #8]
 800dd2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d104      	bne.n	800dd40 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800dd36:	68bb      	ldr	r3, [r7, #8]
 800dd38:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800dd3c:	2b00      	cmp	r3, #0
 800dd3e:	d00c      	beq.n	800dd5a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	d007      	beq.n	800dd5a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	681b      	ldr	r3, [r3, #0]
 800dd4e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800dd52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800dd54:	6878      	ldr	r0, [r7, #4]
 800dd56:	f001 fe2f 	bl	800f9b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800dd5a:	68bb      	ldr	r3, [r7, #8]
 800dd5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	d00c      	beq.n	800dd7e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	d007      	beq.n	800dd7e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800dd76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800dd78:	6878      	ldr	r0, [r7, #4]
 800dd7a:	f001 fe27 	bl	800f9cc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800dd7e:	68bb      	ldr	r3, [r7, #8]
 800dd80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	d00c      	beq.n	800dda2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800dd88:	68fb      	ldr	r3, [r7, #12]
 800dd8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dd8e:	2b00      	cmp	r3, #0
 800dd90:	d007      	beq.n	800dda2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	681b      	ldr	r3, [r3, #0]
 800dd96:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800dd9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800dd9c:	6878      	ldr	r0, [r7, #4]
 800dd9e:	f000 fe51 	bl	800ea44 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800dda2:	68bb      	ldr	r3, [r7, #8]
 800dda4:	f003 0320 	and.w	r3, r3, #32
 800dda8:	2b00      	cmp	r3, #0
 800ddaa:	d00c      	beq.n	800ddc6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800ddac:	68fb      	ldr	r3, [r7, #12]
 800ddae:	f003 0320 	and.w	r3, r3, #32
 800ddb2:	2b00      	cmp	r3, #0
 800ddb4:	d007      	beq.n	800ddc6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	681b      	ldr	r3, [r3, #0]
 800ddba:	f06f 0220 	mvn.w	r2, #32
 800ddbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ddc0:	6878      	ldr	r0, [r7, #4]
 800ddc2:	f001 fdef 	bl	800f9a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ddc6:	bf00      	nop
 800ddc8:	3710      	adds	r7, #16
 800ddca:	46bd      	mov	sp, r7
 800ddcc:	bd80      	pop	{r7, pc}
	...

0800ddd0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800ddd0:	b580      	push	{r7, lr}
 800ddd2:	b086      	sub	sp, #24
 800ddd4:	af00      	add	r7, sp, #0
 800ddd6:	60f8      	str	r0, [r7, #12]
 800ddd8:	60b9      	str	r1, [r7, #8]
 800ddda:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800dddc:	2300      	movs	r3, #0
 800ddde:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d016      	beq.n	800de14 <HAL_TIM_PWM_ConfigChannel+0x44>
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	2b04      	cmp	r3, #4
 800ddea:	d013      	beq.n	800de14 <HAL_TIM_PWM_ConfigChannel+0x44>
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	2b08      	cmp	r3, #8
 800ddf0:	d010      	beq.n	800de14 <HAL_TIM_PWM_ConfigChannel+0x44>
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	2b0c      	cmp	r3, #12
 800ddf6:	d00d      	beq.n	800de14 <HAL_TIM_PWM_ConfigChannel+0x44>
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	2b10      	cmp	r3, #16
 800ddfc:	d00a      	beq.n	800de14 <HAL_TIM_PWM_ConfigChannel+0x44>
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	2b14      	cmp	r3, #20
 800de02:	d007      	beq.n	800de14 <HAL_TIM_PWM_ConfigChannel+0x44>
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	2b3c      	cmp	r3, #60	@ 0x3c
 800de08:	d004      	beq.n	800de14 <HAL_TIM_PWM_ConfigChannel+0x44>
 800de0a:	f241 01b3 	movw	r1, #4275	@ 0x10b3
 800de0e:	488b      	ldr	r0, [pc, #556]	@ (800e03c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800de10:	f7f9 fc46 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 800de14:	68bb      	ldr	r3, [r7, #8]
 800de16:	681b      	ldr	r3, [r3, #0]
 800de18:	2b60      	cmp	r3, #96	@ 0x60
 800de1a:	d01c      	beq.n	800de56 <HAL_TIM_PWM_ConfigChannel+0x86>
 800de1c:	68bb      	ldr	r3, [r7, #8]
 800de1e:	681b      	ldr	r3, [r3, #0]
 800de20:	2b70      	cmp	r3, #112	@ 0x70
 800de22:	d018      	beq.n	800de56 <HAL_TIM_PWM_ConfigChannel+0x86>
 800de24:	68bb      	ldr	r3, [r7, #8]
 800de26:	681b      	ldr	r3, [r3, #0]
 800de28:	4a85      	ldr	r2, [pc, #532]	@ (800e040 <HAL_TIM_PWM_ConfigChannel+0x270>)
 800de2a:	4293      	cmp	r3, r2
 800de2c:	d013      	beq.n	800de56 <HAL_TIM_PWM_ConfigChannel+0x86>
 800de2e:	68bb      	ldr	r3, [r7, #8]
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	4a84      	ldr	r2, [pc, #528]	@ (800e044 <HAL_TIM_PWM_ConfigChannel+0x274>)
 800de34:	4293      	cmp	r3, r2
 800de36:	d00e      	beq.n	800de56 <HAL_TIM_PWM_ConfigChannel+0x86>
 800de38:	68bb      	ldr	r3, [r7, #8]
 800de3a:	681b      	ldr	r3, [r3, #0]
 800de3c:	4a82      	ldr	r2, [pc, #520]	@ (800e048 <HAL_TIM_PWM_ConfigChannel+0x278>)
 800de3e:	4293      	cmp	r3, r2
 800de40:	d009      	beq.n	800de56 <HAL_TIM_PWM_ConfigChannel+0x86>
 800de42:	68bb      	ldr	r3, [r7, #8]
 800de44:	681b      	ldr	r3, [r3, #0]
 800de46:	4a81      	ldr	r2, [pc, #516]	@ (800e04c <HAL_TIM_PWM_ConfigChannel+0x27c>)
 800de48:	4293      	cmp	r3, r2
 800de4a:	d004      	beq.n	800de56 <HAL_TIM_PWM_ConfigChannel+0x86>
 800de4c:	f241 01b4 	movw	r1, #4276	@ 0x10b4
 800de50:	487a      	ldr	r0, [pc, #488]	@ (800e03c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800de52:	f7f9 fc25 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800de56:	68bb      	ldr	r3, [r7, #8]
 800de58:	689b      	ldr	r3, [r3, #8]
 800de5a:	2b00      	cmp	r3, #0
 800de5c:	d008      	beq.n	800de70 <HAL_TIM_PWM_ConfigChannel+0xa0>
 800de5e:	68bb      	ldr	r3, [r7, #8]
 800de60:	689b      	ldr	r3, [r3, #8]
 800de62:	2b02      	cmp	r3, #2
 800de64:	d004      	beq.n	800de70 <HAL_TIM_PWM_ConfigChannel+0xa0>
 800de66:	f241 01b5 	movw	r1, #4277	@ 0x10b5
 800de6a:	4874      	ldr	r0, [pc, #464]	@ (800e03c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800de6c:	f7f9 fc18 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800de70:	68bb      	ldr	r3, [r7, #8]
 800de72:	691b      	ldr	r3, [r3, #16]
 800de74:	2b00      	cmp	r3, #0
 800de76:	d008      	beq.n	800de8a <HAL_TIM_PWM_ConfigChannel+0xba>
 800de78:	68bb      	ldr	r3, [r7, #8]
 800de7a:	691b      	ldr	r3, [r3, #16]
 800de7c:	2b04      	cmp	r3, #4
 800de7e:	d004      	beq.n	800de8a <HAL_TIM_PWM_ConfigChannel+0xba>
 800de80:	f241 01b6 	movw	r1, #4278	@ 0x10b6
 800de84:	486d      	ldr	r0, [pc, #436]	@ (800e03c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800de86:	f7f9 fc0b 	bl	80076a0 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800de8a:	68fb      	ldr	r3, [r7, #12]
 800de8c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800de90:	2b01      	cmp	r3, #1
 800de92:	d101      	bne.n	800de98 <HAL_TIM_PWM_ConfigChannel+0xc8>
 800de94:	2302      	movs	r3, #2
 800de96:	e1d9      	b.n	800e24c <HAL_TIM_PWM_ConfigChannel+0x47c>
 800de98:	68fb      	ldr	r3, [r7, #12]
 800de9a:	2201      	movs	r2, #1
 800de9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	2b14      	cmp	r3, #20
 800dea4:	f200 81ca 	bhi.w	800e23c <HAL_TIM_PWM_ConfigChannel+0x46c>
 800dea8:	a201      	add	r2, pc, #4	@ (adr r2, 800deb0 <HAL_TIM_PWM_ConfigChannel+0xe0>)
 800deaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800deae:	bf00      	nop
 800deb0:	0800df05 	.word	0x0800df05
 800deb4:	0800e23d 	.word	0x0800e23d
 800deb8:	0800e23d 	.word	0x0800e23d
 800debc:	0800e23d 	.word	0x0800e23d
 800dec0:	0800dfa9 	.word	0x0800dfa9
 800dec4:	0800e23d 	.word	0x0800e23d
 800dec8:	0800e23d 	.word	0x0800e23d
 800decc:	0800e23d 	.word	0x0800e23d
 800ded0:	0800e071 	.word	0x0800e071
 800ded4:	0800e23d 	.word	0x0800e23d
 800ded8:	0800e23d 	.word	0x0800e23d
 800dedc:	0800e23d 	.word	0x0800e23d
 800dee0:	0800e0f7 	.word	0x0800e0f7
 800dee4:	0800e23d 	.word	0x0800e23d
 800dee8:	0800e23d 	.word	0x0800e23d
 800deec:	0800e23d 	.word	0x0800e23d
 800def0:	0800e17f 	.word	0x0800e17f
 800def4:	0800e23d 	.word	0x0800e23d
 800def8:	0800e23d 	.word	0x0800e23d
 800defc:	0800e23d 	.word	0x0800e23d
 800df00:	0800e1dd 	.word	0x0800e1dd
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800df04:	68fb      	ldr	r3, [r7, #12]
 800df06:	681b      	ldr	r3, [r3, #0]
 800df08:	4a51      	ldr	r2, [pc, #324]	@ (800e050 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800df0a:	4293      	cmp	r3, r2
 800df0c:	d02c      	beq.n	800df68 <HAL_TIM_PWM_ConfigChannel+0x198>
 800df0e:	68fb      	ldr	r3, [r7, #12]
 800df10:	681b      	ldr	r3, [r3, #0]
 800df12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800df16:	d027      	beq.n	800df68 <HAL_TIM_PWM_ConfigChannel+0x198>
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	681b      	ldr	r3, [r3, #0]
 800df1c:	4a4d      	ldr	r2, [pc, #308]	@ (800e054 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800df1e:	4293      	cmp	r3, r2
 800df20:	d022      	beq.n	800df68 <HAL_TIM_PWM_ConfigChannel+0x198>
 800df22:	68fb      	ldr	r3, [r7, #12]
 800df24:	681b      	ldr	r3, [r3, #0]
 800df26:	4a4c      	ldr	r2, [pc, #304]	@ (800e058 <HAL_TIM_PWM_ConfigChannel+0x288>)
 800df28:	4293      	cmp	r3, r2
 800df2a:	d01d      	beq.n	800df68 <HAL_TIM_PWM_ConfigChannel+0x198>
 800df2c:	68fb      	ldr	r3, [r7, #12]
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	4a4a      	ldr	r2, [pc, #296]	@ (800e05c <HAL_TIM_PWM_ConfigChannel+0x28c>)
 800df32:	4293      	cmp	r3, r2
 800df34:	d018      	beq.n	800df68 <HAL_TIM_PWM_ConfigChannel+0x198>
 800df36:	68fb      	ldr	r3, [r7, #12]
 800df38:	681b      	ldr	r3, [r3, #0]
 800df3a:	4a49      	ldr	r2, [pc, #292]	@ (800e060 <HAL_TIM_PWM_ConfigChannel+0x290>)
 800df3c:	4293      	cmp	r3, r2
 800df3e:	d013      	beq.n	800df68 <HAL_TIM_PWM_ConfigChannel+0x198>
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	681b      	ldr	r3, [r3, #0]
 800df44:	4a47      	ldr	r2, [pc, #284]	@ (800e064 <HAL_TIM_PWM_ConfigChannel+0x294>)
 800df46:	4293      	cmp	r3, r2
 800df48:	d00e      	beq.n	800df68 <HAL_TIM_PWM_ConfigChannel+0x198>
 800df4a:	68fb      	ldr	r3, [r7, #12]
 800df4c:	681b      	ldr	r3, [r3, #0]
 800df4e:	4a46      	ldr	r2, [pc, #280]	@ (800e068 <HAL_TIM_PWM_ConfigChannel+0x298>)
 800df50:	4293      	cmp	r3, r2
 800df52:	d009      	beq.n	800df68 <HAL_TIM_PWM_ConfigChannel+0x198>
 800df54:	68fb      	ldr	r3, [r7, #12]
 800df56:	681b      	ldr	r3, [r3, #0]
 800df58:	4a44      	ldr	r2, [pc, #272]	@ (800e06c <HAL_TIM_PWM_ConfigChannel+0x29c>)
 800df5a:	4293      	cmp	r3, r2
 800df5c:	d004      	beq.n	800df68 <HAL_TIM_PWM_ConfigChannel+0x198>
 800df5e:	f44f 5186 	mov.w	r1, #4288	@ 0x10c0
 800df62:	4836      	ldr	r0, [pc, #216]	@ (800e03c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800df64:	f7f9 fb9c 	bl	80076a0 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800df68:	68fb      	ldr	r3, [r7, #12]
 800df6a:	681b      	ldr	r3, [r3, #0]
 800df6c:	68b9      	ldr	r1, [r7, #8]
 800df6e:	4618      	mov	r0, r3
 800df70:	f000 fe18 	bl	800eba4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800df74:	68fb      	ldr	r3, [r7, #12]
 800df76:	681b      	ldr	r3, [r3, #0]
 800df78:	699a      	ldr	r2, [r3, #24]
 800df7a:	68fb      	ldr	r3, [r7, #12]
 800df7c:	681b      	ldr	r3, [r3, #0]
 800df7e:	f042 0208 	orr.w	r2, r2, #8
 800df82:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800df84:	68fb      	ldr	r3, [r7, #12]
 800df86:	681b      	ldr	r3, [r3, #0]
 800df88:	699a      	ldr	r2, [r3, #24]
 800df8a:	68fb      	ldr	r3, [r7, #12]
 800df8c:	681b      	ldr	r3, [r3, #0]
 800df8e:	f022 0204 	bic.w	r2, r2, #4
 800df92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800df94:	68fb      	ldr	r3, [r7, #12]
 800df96:	681b      	ldr	r3, [r3, #0]
 800df98:	6999      	ldr	r1, [r3, #24]
 800df9a:	68bb      	ldr	r3, [r7, #8]
 800df9c:	691a      	ldr	r2, [r3, #16]
 800df9e:	68fb      	ldr	r3, [r7, #12]
 800dfa0:	681b      	ldr	r3, [r3, #0]
 800dfa2:	430a      	orrs	r2, r1
 800dfa4:	619a      	str	r2, [r3, #24]
      break;
 800dfa6:	e14c      	b.n	800e242 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800dfa8:	68fb      	ldr	r3, [r7, #12]
 800dfaa:	681b      	ldr	r3, [r3, #0]
 800dfac:	4a28      	ldr	r2, [pc, #160]	@ (800e050 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800dfae:	4293      	cmp	r3, r2
 800dfb0:	d022      	beq.n	800dff8 <HAL_TIM_PWM_ConfigChannel+0x228>
 800dfb2:	68fb      	ldr	r3, [r7, #12]
 800dfb4:	681b      	ldr	r3, [r3, #0]
 800dfb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dfba:	d01d      	beq.n	800dff8 <HAL_TIM_PWM_ConfigChannel+0x228>
 800dfbc:	68fb      	ldr	r3, [r7, #12]
 800dfbe:	681b      	ldr	r3, [r3, #0]
 800dfc0:	4a24      	ldr	r2, [pc, #144]	@ (800e054 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800dfc2:	4293      	cmp	r3, r2
 800dfc4:	d018      	beq.n	800dff8 <HAL_TIM_PWM_ConfigChannel+0x228>
 800dfc6:	68fb      	ldr	r3, [r7, #12]
 800dfc8:	681b      	ldr	r3, [r3, #0]
 800dfca:	4a23      	ldr	r2, [pc, #140]	@ (800e058 <HAL_TIM_PWM_ConfigChannel+0x288>)
 800dfcc:	4293      	cmp	r3, r2
 800dfce:	d013      	beq.n	800dff8 <HAL_TIM_PWM_ConfigChannel+0x228>
 800dfd0:	68fb      	ldr	r3, [r7, #12]
 800dfd2:	681b      	ldr	r3, [r3, #0]
 800dfd4:	4a21      	ldr	r2, [pc, #132]	@ (800e05c <HAL_TIM_PWM_ConfigChannel+0x28c>)
 800dfd6:	4293      	cmp	r3, r2
 800dfd8:	d00e      	beq.n	800dff8 <HAL_TIM_PWM_ConfigChannel+0x228>
 800dfda:	68fb      	ldr	r3, [r7, #12]
 800dfdc:	681b      	ldr	r3, [r3, #0]
 800dfde:	4a20      	ldr	r2, [pc, #128]	@ (800e060 <HAL_TIM_PWM_ConfigChannel+0x290>)
 800dfe0:	4293      	cmp	r3, r2
 800dfe2:	d009      	beq.n	800dff8 <HAL_TIM_PWM_ConfigChannel+0x228>
 800dfe4:	68fb      	ldr	r3, [r7, #12]
 800dfe6:	681b      	ldr	r3, [r3, #0]
 800dfe8:	4a1e      	ldr	r2, [pc, #120]	@ (800e064 <HAL_TIM_PWM_ConfigChannel+0x294>)
 800dfea:	4293      	cmp	r3, r2
 800dfec:	d004      	beq.n	800dff8 <HAL_TIM_PWM_ConfigChannel+0x228>
 800dfee:	f241 01d1 	movw	r1, #4305	@ 0x10d1
 800dff2:	4812      	ldr	r0, [pc, #72]	@ (800e03c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800dff4:	f7f9 fb54 	bl	80076a0 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800dff8:	68fb      	ldr	r3, [r7, #12]
 800dffa:	681b      	ldr	r3, [r3, #0]
 800dffc:	68b9      	ldr	r1, [r7, #8]
 800dffe:	4618      	mov	r0, r3
 800e000:	f000 fe8a 	bl	800ed18 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800e004:	68fb      	ldr	r3, [r7, #12]
 800e006:	681b      	ldr	r3, [r3, #0]
 800e008:	699a      	ldr	r2, [r3, #24]
 800e00a:	68fb      	ldr	r3, [r7, #12]
 800e00c:	681b      	ldr	r3, [r3, #0]
 800e00e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e012:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800e014:	68fb      	ldr	r3, [r7, #12]
 800e016:	681b      	ldr	r3, [r3, #0]
 800e018:	699a      	ldr	r2, [r3, #24]
 800e01a:	68fb      	ldr	r3, [r7, #12]
 800e01c:	681b      	ldr	r3, [r3, #0]
 800e01e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e022:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800e024:	68fb      	ldr	r3, [r7, #12]
 800e026:	681b      	ldr	r3, [r3, #0]
 800e028:	6999      	ldr	r1, [r3, #24]
 800e02a:	68bb      	ldr	r3, [r7, #8]
 800e02c:	691b      	ldr	r3, [r3, #16]
 800e02e:	021a      	lsls	r2, r3, #8
 800e030:	68fb      	ldr	r3, [r7, #12]
 800e032:	681b      	ldr	r3, [r3, #0]
 800e034:	430a      	orrs	r2, r1
 800e036:	619a      	str	r2, [r3, #24]
      break;
 800e038:	e103      	b.n	800e242 <HAL_TIM_PWM_ConfigChannel+0x472>
 800e03a:	bf00      	nop
 800e03c:	08012460 	.word	0x08012460
 800e040:	00010040 	.word	0x00010040
 800e044:	00010050 	.word	0x00010050
 800e048:	00010060 	.word	0x00010060
 800e04c:	00010070 	.word	0x00010070
 800e050:	40012c00 	.word	0x40012c00
 800e054:	40000400 	.word	0x40000400
 800e058:	40000800 	.word	0x40000800
 800e05c:	40000c00 	.word	0x40000c00
 800e060:	40013400 	.word	0x40013400
 800e064:	40014000 	.word	0x40014000
 800e068:	40014400 	.word	0x40014400
 800e06c:	40014800 	.word	0x40014800
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800e070:	68fb      	ldr	r3, [r7, #12]
 800e072:	681b      	ldr	r3, [r3, #0]
 800e074:	4a77      	ldr	r2, [pc, #476]	@ (800e254 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800e076:	4293      	cmp	r3, r2
 800e078:	d01d      	beq.n	800e0b6 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800e07a:	68fb      	ldr	r3, [r7, #12]
 800e07c:	681b      	ldr	r3, [r3, #0]
 800e07e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e082:	d018      	beq.n	800e0b6 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	681b      	ldr	r3, [r3, #0]
 800e088:	4a73      	ldr	r2, [pc, #460]	@ (800e258 <HAL_TIM_PWM_ConfigChannel+0x488>)
 800e08a:	4293      	cmp	r3, r2
 800e08c:	d013      	beq.n	800e0b6 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	681b      	ldr	r3, [r3, #0]
 800e092:	4a72      	ldr	r2, [pc, #456]	@ (800e25c <HAL_TIM_PWM_ConfigChannel+0x48c>)
 800e094:	4293      	cmp	r3, r2
 800e096:	d00e      	beq.n	800e0b6 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800e098:	68fb      	ldr	r3, [r7, #12]
 800e09a:	681b      	ldr	r3, [r3, #0]
 800e09c:	4a70      	ldr	r2, [pc, #448]	@ (800e260 <HAL_TIM_PWM_ConfigChannel+0x490>)
 800e09e:	4293      	cmp	r3, r2
 800e0a0:	d009      	beq.n	800e0b6 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800e0a2:	68fb      	ldr	r3, [r7, #12]
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	4a6f      	ldr	r2, [pc, #444]	@ (800e264 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800e0a8:	4293      	cmp	r3, r2
 800e0aa:	d004      	beq.n	800e0b6 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800e0ac:	f241 01e2 	movw	r1, #4322	@ 0x10e2
 800e0b0:	486d      	ldr	r0, [pc, #436]	@ (800e268 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800e0b2:	f7f9 faf5 	bl	80076a0 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800e0b6:	68fb      	ldr	r3, [r7, #12]
 800e0b8:	681b      	ldr	r3, [r3, #0]
 800e0ba:	68b9      	ldr	r1, [r7, #8]
 800e0bc:	4618      	mov	r0, r3
 800e0be:	f000 fedd 	bl	800ee7c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800e0c2:	68fb      	ldr	r3, [r7, #12]
 800e0c4:	681b      	ldr	r3, [r3, #0]
 800e0c6:	69da      	ldr	r2, [r3, #28]
 800e0c8:	68fb      	ldr	r3, [r7, #12]
 800e0ca:	681b      	ldr	r3, [r3, #0]
 800e0cc:	f042 0208 	orr.w	r2, r2, #8
 800e0d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800e0d2:	68fb      	ldr	r3, [r7, #12]
 800e0d4:	681b      	ldr	r3, [r3, #0]
 800e0d6:	69da      	ldr	r2, [r3, #28]
 800e0d8:	68fb      	ldr	r3, [r7, #12]
 800e0da:	681b      	ldr	r3, [r3, #0]
 800e0dc:	f022 0204 	bic.w	r2, r2, #4
 800e0e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800e0e2:	68fb      	ldr	r3, [r7, #12]
 800e0e4:	681b      	ldr	r3, [r3, #0]
 800e0e6:	69d9      	ldr	r1, [r3, #28]
 800e0e8:	68bb      	ldr	r3, [r7, #8]
 800e0ea:	691a      	ldr	r2, [r3, #16]
 800e0ec:	68fb      	ldr	r3, [r7, #12]
 800e0ee:	681b      	ldr	r3, [r3, #0]
 800e0f0:	430a      	orrs	r2, r1
 800e0f2:	61da      	str	r2, [r3, #28]
      break;
 800e0f4:	e0a5      	b.n	800e242 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800e0f6:	68fb      	ldr	r3, [r7, #12]
 800e0f8:	681b      	ldr	r3, [r3, #0]
 800e0fa:	4a56      	ldr	r2, [pc, #344]	@ (800e254 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800e0fc:	4293      	cmp	r3, r2
 800e0fe:	d01d      	beq.n	800e13c <HAL_TIM_PWM_ConfigChannel+0x36c>
 800e100:	68fb      	ldr	r3, [r7, #12]
 800e102:	681b      	ldr	r3, [r3, #0]
 800e104:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e108:	d018      	beq.n	800e13c <HAL_TIM_PWM_ConfigChannel+0x36c>
 800e10a:	68fb      	ldr	r3, [r7, #12]
 800e10c:	681b      	ldr	r3, [r3, #0]
 800e10e:	4a52      	ldr	r2, [pc, #328]	@ (800e258 <HAL_TIM_PWM_ConfigChannel+0x488>)
 800e110:	4293      	cmp	r3, r2
 800e112:	d013      	beq.n	800e13c <HAL_TIM_PWM_ConfigChannel+0x36c>
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	681b      	ldr	r3, [r3, #0]
 800e118:	4a50      	ldr	r2, [pc, #320]	@ (800e25c <HAL_TIM_PWM_ConfigChannel+0x48c>)
 800e11a:	4293      	cmp	r3, r2
 800e11c:	d00e      	beq.n	800e13c <HAL_TIM_PWM_ConfigChannel+0x36c>
 800e11e:	68fb      	ldr	r3, [r7, #12]
 800e120:	681b      	ldr	r3, [r3, #0]
 800e122:	4a4f      	ldr	r2, [pc, #316]	@ (800e260 <HAL_TIM_PWM_ConfigChannel+0x490>)
 800e124:	4293      	cmp	r3, r2
 800e126:	d009      	beq.n	800e13c <HAL_TIM_PWM_ConfigChannel+0x36c>
 800e128:	68fb      	ldr	r3, [r7, #12]
 800e12a:	681b      	ldr	r3, [r3, #0]
 800e12c:	4a4d      	ldr	r2, [pc, #308]	@ (800e264 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800e12e:	4293      	cmp	r3, r2
 800e130:	d004      	beq.n	800e13c <HAL_TIM_PWM_ConfigChannel+0x36c>
 800e132:	f241 01f3 	movw	r1, #4339	@ 0x10f3
 800e136:	484c      	ldr	r0, [pc, #304]	@ (800e268 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800e138:	f7f9 fab2 	bl	80076a0 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800e13c:	68fb      	ldr	r3, [r7, #12]
 800e13e:	681b      	ldr	r3, [r3, #0]
 800e140:	68b9      	ldr	r1, [r7, #8]
 800e142:	4618      	mov	r0, r3
 800e144:	f000 ff4c 	bl	800efe0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800e148:	68fb      	ldr	r3, [r7, #12]
 800e14a:	681b      	ldr	r3, [r3, #0]
 800e14c:	69da      	ldr	r2, [r3, #28]
 800e14e:	68fb      	ldr	r3, [r7, #12]
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e156:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	681b      	ldr	r3, [r3, #0]
 800e15c:	69da      	ldr	r2, [r3, #28]
 800e15e:	68fb      	ldr	r3, [r7, #12]
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e166:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800e168:	68fb      	ldr	r3, [r7, #12]
 800e16a:	681b      	ldr	r3, [r3, #0]
 800e16c:	69d9      	ldr	r1, [r3, #28]
 800e16e:	68bb      	ldr	r3, [r7, #8]
 800e170:	691b      	ldr	r3, [r3, #16]
 800e172:	021a      	lsls	r2, r3, #8
 800e174:	68fb      	ldr	r3, [r7, #12]
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	430a      	orrs	r2, r1
 800e17a:	61da      	str	r2, [r3, #28]
      break;
 800e17c:	e061      	b.n	800e242 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_5:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800e17e:	68fb      	ldr	r3, [r7, #12]
 800e180:	681b      	ldr	r3, [r3, #0]
 800e182:	4a34      	ldr	r2, [pc, #208]	@ (800e254 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800e184:	4293      	cmp	r3, r2
 800e186:	d009      	beq.n	800e19c <HAL_TIM_PWM_ConfigChannel+0x3cc>
 800e188:	68fb      	ldr	r3, [r7, #12]
 800e18a:	681b      	ldr	r3, [r3, #0]
 800e18c:	4a35      	ldr	r2, [pc, #212]	@ (800e264 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800e18e:	4293      	cmp	r3, r2
 800e190:	d004      	beq.n	800e19c <HAL_TIM_PWM_ConfigChannel+0x3cc>
 800e192:	f241 1104 	movw	r1, #4356	@ 0x1104
 800e196:	4834      	ldr	r0, [pc, #208]	@ (800e268 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800e198:	f7f9 fa82 	bl	80076a0 <assert_failed>

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800e19c:	68fb      	ldr	r3, [r7, #12]
 800e19e:	681b      	ldr	r3, [r3, #0]
 800e1a0:	68b9      	ldr	r1, [r7, #8]
 800e1a2:	4618      	mov	r0, r3
 800e1a4:	f000 ff94 	bl	800f0d0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800e1a8:	68fb      	ldr	r3, [r7, #12]
 800e1aa:	681b      	ldr	r3, [r3, #0]
 800e1ac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e1ae:	68fb      	ldr	r3, [r7, #12]
 800e1b0:	681b      	ldr	r3, [r3, #0]
 800e1b2:	f042 0208 	orr.w	r2, r2, #8
 800e1b6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800e1b8:	68fb      	ldr	r3, [r7, #12]
 800e1ba:	681b      	ldr	r3, [r3, #0]
 800e1bc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e1be:	68fb      	ldr	r3, [r7, #12]
 800e1c0:	681b      	ldr	r3, [r3, #0]
 800e1c2:	f022 0204 	bic.w	r2, r2, #4
 800e1c6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800e1c8:	68fb      	ldr	r3, [r7, #12]
 800e1ca:	681b      	ldr	r3, [r3, #0]
 800e1cc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800e1ce:	68bb      	ldr	r3, [r7, #8]
 800e1d0:	691a      	ldr	r2, [r3, #16]
 800e1d2:	68fb      	ldr	r3, [r7, #12]
 800e1d4:	681b      	ldr	r3, [r3, #0]
 800e1d6:	430a      	orrs	r2, r1
 800e1d8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800e1da:	e032      	b.n	800e242 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_6:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800e1dc:	68fb      	ldr	r3, [r7, #12]
 800e1de:	681b      	ldr	r3, [r3, #0]
 800e1e0:	4a1c      	ldr	r2, [pc, #112]	@ (800e254 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800e1e2:	4293      	cmp	r3, r2
 800e1e4:	d009      	beq.n	800e1fa <HAL_TIM_PWM_ConfigChannel+0x42a>
 800e1e6:	68fb      	ldr	r3, [r7, #12]
 800e1e8:	681b      	ldr	r3, [r3, #0]
 800e1ea:	4a1e      	ldr	r2, [pc, #120]	@ (800e264 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800e1ec:	4293      	cmp	r3, r2
 800e1ee:	d004      	beq.n	800e1fa <HAL_TIM_PWM_ConfigChannel+0x42a>
 800e1f0:	f241 1115 	movw	r1, #4373	@ 0x1115
 800e1f4:	481c      	ldr	r0, [pc, #112]	@ (800e268 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800e1f6:	f7f9 fa53 	bl	80076a0 <assert_failed>

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	681b      	ldr	r3, [r3, #0]
 800e1fe:	68b9      	ldr	r1, [r7, #8]
 800e200:	4618      	mov	r0, r3
 800e202:	f000 ffc9 	bl	800f198 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800e206:	68fb      	ldr	r3, [r7, #12]
 800e208:	681b      	ldr	r3, [r3, #0]
 800e20a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e20c:	68fb      	ldr	r3, [r7, #12]
 800e20e:	681b      	ldr	r3, [r3, #0]
 800e210:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e214:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800e216:	68fb      	ldr	r3, [r7, #12]
 800e218:	681b      	ldr	r3, [r3, #0]
 800e21a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e21c:	68fb      	ldr	r3, [r7, #12]
 800e21e:	681b      	ldr	r3, [r3, #0]
 800e220:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e224:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800e226:	68fb      	ldr	r3, [r7, #12]
 800e228:	681b      	ldr	r3, [r3, #0]
 800e22a:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800e22c:	68bb      	ldr	r3, [r7, #8]
 800e22e:	691b      	ldr	r3, [r3, #16]
 800e230:	021a      	lsls	r2, r3, #8
 800e232:	68fb      	ldr	r3, [r7, #12]
 800e234:	681b      	ldr	r3, [r3, #0]
 800e236:	430a      	orrs	r2, r1
 800e238:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800e23a:	e002      	b.n	800e242 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    default:
      status = HAL_ERROR;
 800e23c:	2301      	movs	r3, #1
 800e23e:	75fb      	strb	r3, [r7, #23]
      break;
 800e240:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800e242:	68fb      	ldr	r3, [r7, #12]
 800e244:	2200      	movs	r2, #0
 800e246:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e24a:	7dfb      	ldrb	r3, [r7, #23]
}
 800e24c:	4618      	mov	r0, r3
 800e24e:	3718      	adds	r7, #24
 800e250:	46bd      	mov	sp, r7
 800e252:	bd80      	pop	{r7, pc}
 800e254:	40012c00 	.word	0x40012c00
 800e258:	40000400 	.word	0x40000400
 800e25c:	40000800 	.word	0x40000800
 800e260:	40000c00 	.word	0x40000c00
 800e264:	40013400 	.word	0x40013400
 800e268:	08012460 	.word	0x08012460

0800e26c <HAL_TIM_GenerateEvent>:
  *         only for timer instances supporting break input(s).
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 800e26c:	b580      	push	{r7, lr}
 800e26e:	b082      	sub	sp, #8
 800e270:	af00      	add	r7, sp, #0
 800e272:	6078      	str	r0, [r7, #4]
 800e274:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	681b      	ldr	r3, [r3, #0]
 800e27a:	4a33      	ldr	r2, [pc, #204]	@ (800e348 <HAL_TIM_GenerateEvent+0xdc>)
 800e27c:	4293      	cmp	r3, r2
 800e27e:	d036      	beq.n	800e2ee <HAL_TIM_GenerateEvent+0x82>
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	681b      	ldr	r3, [r3, #0]
 800e284:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e288:	d031      	beq.n	800e2ee <HAL_TIM_GenerateEvent+0x82>
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	681b      	ldr	r3, [r3, #0]
 800e28e:	4a2f      	ldr	r2, [pc, #188]	@ (800e34c <HAL_TIM_GenerateEvent+0xe0>)
 800e290:	4293      	cmp	r3, r2
 800e292:	d02c      	beq.n	800e2ee <HAL_TIM_GenerateEvent+0x82>
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	681b      	ldr	r3, [r3, #0]
 800e298:	4a2d      	ldr	r2, [pc, #180]	@ (800e350 <HAL_TIM_GenerateEvent+0xe4>)
 800e29a:	4293      	cmp	r3, r2
 800e29c:	d027      	beq.n	800e2ee <HAL_TIM_GenerateEvent+0x82>
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	681b      	ldr	r3, [r3, #0]
 800e2a2:	4a2c      	ldr	r2, [pc, #176]	@ (800e354 <HAL_TIM_GenerateEvent+0xe8>)
 800e2a4:	4293      	cmp	r3, r2
 800e2a6:	d022      	beq.n	800e2ee <HAL_TIM_GenerateEvent+0x82>
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	4a2a      	ldr	r2, [pc, #168]	@ (800e358 <HAL_TIM_GenerateEvent+0xec>)
 800e2ae:	4293      	cmp	r3, r2
 800e2b0:	d01d      	beq.n	800e2ee <HAL_TIM_GenerateEvent+0x82>
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	681b      	ldr	r3, [r3, #0]
 800e2b6:	4a29      	ldr	r2, [pc, #164]	@ (800e35c <HAL_TIM_GenerateEvent+0xf0>)
 800e2b8:	4293      	cmp	r3, r2
 800e2ba:	d018      	beq.n	800e2ee <HAL_TIM_GenerateEvent+0x82>
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	681b      	ldr	r3, [r3, #0]
 800e2c0:	4a27      	ldr	r2, [pc, #156]	@ (800e360 <HAL_TIM_GenerateEvent+0xf4>)
 800e2c2:	4293      	cmp	r3, r2
 800e2c4:	d013      	beq.n	800e2ee <HAL_TIM_GenerateEvent+0x82>
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	681b      	ldr	r3, [r3, #0]
 800e2ca:	4a26      	ldr	r2, [pc, #152]	@ (800e364 <HAL_TIM_GenerateEvent+0xf8>)
 800e2cc:	4293      	cmp	r3, r2
 800e2ce:	d00e      	beq.n	800e2ee <HAL_TIM_GenerateEvent+0x82>
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	681b      	ldr	r3, [r3, #0]
 800e2d4:	4a24      	ldr	r2, [pc, #144]	@ (800e368 <HAL_TIM_GenerateEvent+0xfc>)
 800e2d6:	4293      	cmp	r3, r2
 800e2d8:	d009      	beq.n	800e2ee <HAL_TIM_GenerateEvent+0x82>
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	681b      	ldr	r3, [r3, #0]
 800e2de:	4a23      	ldr	r2, [pc, #140]	@ (800e36c <HAL_TIM_GenerateEvent+0x100>)
 800e2e0:	4293      	cmp	r3, r2
 800e2e2:	d004      	beq.n	800e2ee <HAL_TIM_GenerateEvent+0x82>
 800e2e4:	f44f 51a4 	mov.w	r1, #5248	@ 0x1480
 800e2e8:	4821      	ldr	r0, [pc, #132]	@ (800e370 <HAL_TIM_GenerateEvent+0x104>)
 800e2ea:	f7f9 f9d9 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));
 800e2ee:	683b      	ldr	r3, [r7, #0]
 800e2f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e2f4:	d202      	bcs.n	800e2fc <HAL_TIM_GenerateEvent+0x90>
 800e2f6:	683b      	ldr	r3, [r7, #0]
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	d104      	bne.n	800e306 <HAL_TIM_GenerateEvent+0x9a>
 800e2fc:	f241 4181 	movw	r1, #5249	@ 0x1481
 800e300:	481b      	ldr	r0, [pc, #108]	@ (800e370 <HAL_TIM_GenerateEvent+0x104>)
 800e302:	f7f9 f9cd 	bl	80076a0 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e30c:	2b01      	cmp	r3, #1
 800e30e:	d101      	bne.n	800e314 <HAL_TIM_GenerateEvent+0xa8>
 800e310:	2302      	movs	r3, #2
 800e312:	e014      	b.n	800e33e <HAL_TIM_GenerateEvent+0xd2>
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	2201      	movs	r2, #1
 800e318:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	2202      	movs	r2, #2
 800e320:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	681b      	ldr	r3, [r3, #0]
 800e328:	683a      	ldr	r2, [r7, #0]
 800e32a:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	2201      	movs	r2, #1
 800e330:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	2200      	movs	r2, #0
 800e338:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800e33c:	2300      	movs	r3, #0
}
 800e33e:	4618      	mov	r0, r3
 800e340:	3708      	adds	r7, #8
 800e342:	46bd      	mov	sp, r7
 800e344:	bd80      	pop	{r7, pc}
 800e346:	bf00      	nop
 800e348:	40012c00 	.word	0x40012c00
 800e34c:	40000400 	.word	0x40000400
 800e350:	40000800 	.word	0x40000800
 800e354:	40000c00 	.word	0x40000c00
 800e358:	40001000 	.word	0x40001000
 800e35c:	40001400 	.word	0x40001400
 800e360:	40013400 	.word	0x40013400
 800e364:	40014000 	.word	0x40014000
 800e368:	40014400 	.word	0x40014400
 800e36c:	40014800 	.word	0x40014800
 800e370:	08012460 	.word	0x08012460

0800e374 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800e374:	b580      	push	{r7, lr}
 800e376:	b084      	sub	sp, #16
 800e378:	af00      	add	r7, sp, #0
 800e37a:	6078      	str	r0, [r7, #4]
 800e37c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e37e:	2300      	movs	r3, #0
 800e380:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e388:	2b01      	cmp	r3, #1
 800e38a:	d101      	bne.n	800e390 <HAL_TIM_ConfigClockSource+0x1c>
 800e38c:	2302      	movs	r3, #2
 800e38e:	e329      	b.n	800e9e4 <HAL_TIM_ConfigClockSource+0x670>
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	2201      	movs	r2, #1
 800e394:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	2202      	movs	r2, #2
 800e39c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800e3a0:	683b      	ldr	r3, [r7, #0]
 800e3a2:	681b      	ldr	r3, [r3, #0]
 800e3a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e3a8:	d029      	beq.n	800e3fe <HAL_TIM_ConfigClockSource+0x8a>
 800e3aa:	683b      	ldr	r3, [r7, #0]
 800e3ac:	681b      	ldr	r3, [r3, #0]
 800e3ae:	2b70      	cmp	r3, #112	@ 0x70
 800e3b0:	d025      	beq.n	800e3fe <HAL_TIM_ConfigClockSource+0x8a>
 800e3b2:	683b      	ldr	r3, [r7, #0]
 800e3b4:	681b      	ldr	r3, [r3, #0]
 800e3b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e3ba:	d020      	beq.n	800e3fe <HAL_TIM_ConfigClockSource+0x8a>
 800e3bc:	683b      	ldr	r3, [r7, #0]
 800e3be:	681b      	ldr	r3, [r3, #0]
 800e3c0:	2b40      	cmp	r3, #64	@ 0x40
 800e3c2:	d01c      	beq.n	800e3fe <HAL_TIM_ConfigClockSource+0x8a>
 800e3c4:	683b      	ldr	r3, [r7, #0]
 800e3c6:	681b      	ldr	r3, [r3, #0]
 800e3c8:	2b50      	cmp	r3, #80	@ 0x50
 800e3ca:	d018      	beq.n	800e3fe <HAL_TIM_ConfigClockSource+0x8a>
 800e3cc:	683b      	ldr	r3, [r7, #0]
 800e3ce:	681b      	ldr	r3, [r3, #0]
 800e3d0:	2b60      	cmp	r3, #96	@ 0x60
 800e3d2:	d014      	beq.n	800e3fe <HAL_TIM_ConfigClockSource+0x8a>
 800e3d4:	683b      	ldr	r3, [r7, #0]
 800e3d6:	681b      	ldr	r3, [r3, #0]
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	d010      	beq.n	800e3fe <HAL_TIM_ConfigClockSource+0x8a>
 800e3dc:	683b      	ldr	r3, [r7, #0]
 800e3de:	681b      	ldr	r3, [r3, #0]
 800e3e0:	2b10      	cmp	r3, #16
 800e3e2:	d00c      	beq.n	800e3fe <HAL_TIM_ConfigClockSource+0x8a>
 800e3e4:	683b      	ldr	r3, [r7, #0]
 800e3e6:	681b      	ldr	r3, [r3, #0]
 800e3e8:	2b20      	cmp	r3, #32
 800e3ea:	d008      	beq.n	800e3fe <HAL_TIM_ConfigClockSource+0x8a>
 800e3ec:	683b      	ldr	r3, [r7, #0]
 800e3ee:	681b      	ldr	r3, [r3, #0]
 800e3f0:	2b30      	cmp	r3, #48	@ 0x30
 800e3f2:	d004      	beq.n	800e3fe <HAL_TIM_ConfigClockSource+0x8a>
 800e3f4:	f241 5156 	movw	r1, #5462	@ 0x1556
 800e3f8:	4888      	ldr	r0, [pc, #544]	@ (800e61c <HAL_TIM_ConfigClockSource+0x2a8>)
 800e3fa:	f7f9 f951 	bl	80076a0 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	681b      	ldr	r3, [r3, #0]
 800e402:	689b      	ldr	r3, [r3, #8]
 800e404:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800e406:	68bb      	ldr	r3, [r7, #8]
 800e408:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e40c:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800e410:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e412:	68bb      	ldr	r3, [r7, #8]
 800e414:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e418:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	681b      	ldr	r3, [r3, #0]
 800e41e:	68ba      	ldr	r2, [r7, #8]
 800e420:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800e422:	683b      	ldr	r3, [r7, #0]
 800e424:	681b      	ldr	r3, [r3, #0]
 800e426:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e42a:	f000 810d 	beq.w	800e648 <HAL_TIM_ConfigClockSource+0x2d4>
 800e42e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e432:	f200 82ca 	bhi.w	800e9ca <HAL_TIM_ConfigClockSource+0x656>
 800e436:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e43a:	d02d      	beq.n	800e498 <HAL_TIM_ConfigClockSource+0x124>
 800e43c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e440:	f200 82c3 	bhi.w	800e9ca <HAL_TIM_ConfigClockSource+0x656>
 800e444:	2b70      	cmp	r3, #112	@ 0x70
 800e446:	d06f      	beq.n	800e528 <HAL_TIM_ConfigClockSource+0x1b4>
 800e448:	2b70      	cmp	r3, #112	@ 0x70
 800e44a:	f200 82be 	bhi.w	800e9ca <HAL_TIM_ConfigClockSource+0x656>
 800e44e:	2b60      	cmp	r3, #96	@ 0x60
 800e450:	f000 81d4 	beq.w	800e7fc <HAL_TIM_ConfigClockSource+0x488>
 800e454:	2b60      	cmp	r3, #96	@ 0x60
 800e456:	f200 82b8 	bhi.w	800e9ca <HAL_TIM_ConfigClockSource+0x656>
 800e45a:	2b50      	cmp	r3, #80	@ 0x50
 800e45c:	f000 8165 	beq.w	800e72a <HAL_TIM_ConfigClockSource+0x3b6>
 800e460:	2b50      	cmp	r3, #80	@ 0x50
 800e462:	f200 82b2 	bhi.w	800e9ca <HAL_TIM_ConfigClockSource+0x656>
 800e466:	2b40      	cmp	r3, #64	@ 0x40
 800e468:	f000 8223 	beq.w	800e8b2 <HAL_TIM_ConfigClockSource+0x53e>
 800e46c:	2b40      	cmp	r3, #64	@ 0x40
 800e46e:	f200 82ac 	bhi.w	800e9ca <HAL_TIM_ConfigClockSource+0x656>
 800e472:	2b30      	cmp	r3, #48	@ 0x30
 800e474:	f000 8278 	beq.w	800e968 <HAL_TIM_ConfigClockSource+0x5f4>
 800e478:	2b30      	cmp	r3, #48	@ 0x30
 800e47a:	f200 82a6 	bhi.w	800e9ca <HAL_TIM_ConfigClockSource+0x656>
 800e47e:	2b20      	cmp	r3, #32
 800e480:	f000 8272 	beq.w	800e968 <HAL_TIM_ConfigClockSource+0x5f4>
 800e484:	2b20      	cmp	r3, #32
 800e486:	f200 82a0 	bhi.w	800e9ca <HAL_TIM_ConfigClockSource+0x656>
 800e48a:	2b00      	cmp	r3, #0
 800e48c:	f000 826c 	beq.w	800e968 <HAL_TIM_ConfigClockSource+0x5f4>
 800e490:	2b10      	cmp	r3, #16
 800e492:	f000 8269 	beq.w	800e968 <HAL_TIM_ConfigClockSource+0x5f4>
 800e496:	e298      	b.n	800e9ca <HAL_TIM_ConfigClockSource+0x656>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	681b      	ldr	r3, [r3, #0]
 800e49c:	4a60      	ldr	r2, [pc, #384]	@ (800e620 <HAL_TIM_ConfigClockSource+0x2ac>)
 800e49e:	4293      	cmp	r3, r2
 800e4a0:	f000 8296 	beq.w	800e9d0 <HAL_TIM_ConfigClockSource+0x65c>
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	681b      	ldr	r3, [r3, #0]
 800e4a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e4ac:	f000 8290 	beq.w	800e9d0 <HAL_TIM_ConfigClockSource+0x65c>
 800e4b0:	687b      	ldr	r3, [r7, #4]
 800e4b2:	681b      	ldr	r3, [r3, #0]
 800e4b4:	4a5b      	ldr	r2, [pc, #364]	@ (800e624 <HAL_TIM_ConfigClockSource+0x2b0>)
 800e4b6:	4293      	cmp	r3, r2
 800e4b8:	f000 828a 	beq.w	800e9d0 <HAL_TIM_ConfigClockSource+0x65c>
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	681b      	ldr	r3, [r3, #0]
 800e4c0:	4a59      	ldr	r2, [pc, #356]	@ (800e628 <HAL_TIM_ConfigClockSource+0x2b4>)
 800e4c2:	4293      	cmp	r3, r2
 800e4c4:	f000 8284 	beq.w	800e9d0 <HAL_TIM_ConfigClockSource+0x65c>
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	681b      	ldr	r3, [r3, #0]
 800e4cc:	4a57      	ldr	r2, [pc, #348]	@ (800e62c <HAL_TIM_ConfigClockSource+0x2b8>)
 800e4ce:	4293      	cmp	r3, r2
 800e4d0:	f000 827e 	beq.w	800e9d0 <HAL_TIM_ConfigClockSource+0x65c>
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	681b      	ldr	r3, [r3, #0]
 800e4d8:	4a55      	ldr	r2, [pc, #340]	@ (800e630 <HAL_TIM_ConfigClockSource+0x2bc>)
 800e4da:	4293      	cmp	r3, r2
 800e4dc:	f000 8278 	beq.w	800e9d0 <HAL_TIM_ConfigClockSource+0x65c>
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	4a53      	ldr	r2, [pc, #332]	@ (800e634 <HAL_TIM_ConfigClockSource+0x2c0>)
 800e4e6:	4293      	cmp	r3, r2
 800e4e8:	f000 8272 	beq.w	800e9d0 <HAL_TIM_ConfigClockSource+0x65c>
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	681b      	ldr	r3, [r3, #0]
 800e4f0:	4a51      	ldr	r2, [pc, #324]	@ (800e638 <HAL_TIM_ConfigClockSource+0x2c4>)
 800e4f2:	4293      	cmp	r3, r2
 800e4f4:	f000 826c 	beq.w	800e9d0 <HAL_TIM_ConfigClockSource+0x65c>
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	681b      	ldr	r3, [r3, #0]
 800e4fc:	4a4f      	ldr	r2, [pc, #316]	@ (800e63c <HAL_TIM_ConfigClockSource+0x2c8>)
 800e4fe:	4293      	cmp	r3, r2
 800e500:	f000 8266 	beq.w	800e9d0 <HAL_TIM_ConfigClockSource+0x65c>
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	681b      	ldr	r3, [r3, #0]
 800e508:	4a4d      	ldr	r2, [pc, #308]	@ (800e640 <HAL_TIM_ConfigClockSource+0x2cc>)
 800e50a:	4293      	cmp	r3, r2
 800e50c:	f000 8260 	beq.w	800e9d0 <HAL_TIM_ConfigClockSource+0x65c>
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	681b      	ldr	r3, [r3, #0]
 800e514:	4a4b      	ldr	r2, [pc, #300]	@ (800e644 <HAL_TIM_ConfigClockSource+0x2d0>)
 800e516:	4293      	cmp	r3, r2
 800e518:	f000 825a 	beq.w	800e9d0 <HAL_TIM_ConfigClockSource+0x65c>
 800e51c:	f241 5162 	movw	r1, #5474	@ 0x1562
 800e520:	483e      	ldr	r0, [pc, #248]	@ (800e61c <HAL_TIM_ConfigClockSource+0x2a8>)
 800e522:	f7f9 f8bd 	bl	80076a0 <assert_failed>
      break;
 800e526:	e253      	b.n	800e9d0 <HAL_TIM_ConfigClockSource+0x65c>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	681b      	ldr	r3, [r3, #0]
 800e52c:	4a3c      	ldr	r2, [pc, #240]	@ (800e620 <HAL_TIM_ConfigClockSource+0x2ac>)
 800e52e:	4293      	cmp	r3, r2
 800e530:	d022      	beq.n	800e578 <HAL_TIM_ConfigClockSource+0x204>
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	681b      	ldr	r3, [r3, #0]
 800e536:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e53a:	d01d      	beq.n	800e578 <HAL_TIM_ConfigClockSource+0x204>
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	681b      	ldr	r3, [r3, #0]
 800e540:	4a38      	ldr	r2, [pc, #224]	@ (800e624 <HAL_TIM_ConfigClockSource+0x2b0>)
 800e542:	4293      	cmp	r3, r2
 800e544:	d018      	beq.n	800e578 <HAL_TIM_ConfigClockSource+0x204>
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	681b      	ldr	r3, [r3, #0]
 800e54a:	4a37      	ldr	r2, [pc, #220]	@ (800e628 <HAL_TIM_ConfigClockSource+0x2b4>)
 800e54c:	4293      	cmp	r3, r2
 800e54e:	d013      	beq.n	800e578 <HAL_TIM_ConfigClockSource+0x204>
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	4a35      	ldr	r2, [pc, #212]	@ (800e62c <HAL_TIM_ConfigClockSource+0x2b8>)
 800e556:	4293      	cmp	r3, r2
 800e558:	d00e      	beq.n	800e578 <HAL_TIM_ConfigClockSource+0x204>
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	681b      	ldr	r3, [r3, #0]
 800e55e:	4a36      	ldr	r2, [pc, #216]	@ (800e638 <HAL_TIM_ConfigClockSource+0x2c4>)
 800e560:	4293      	cmp	r3, r2
 800e562:	d009      	beq.n	800e578 <HAL_TIM_ConfigClockSource+0x204>
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	681b      	ldr	r3, [r3, #0]
 800e568:	4a34      	ldr	r2, [pc, #208]	@ (800e63c <HAL_TIM_ConfigClockSource+0x2c8>)
 800e56a:	4293      	cmp	r3, r2
 800e56c:	d004      	beq.n	800e578 <HAL_TIM_ConfigClockSource+0x204>
 800e56e:	f241 5169 	movw	r1, #5481	@ 0x1569
 800e572:	482a      	ldr	r0, [pc, #168]	@ (800e61c <HAL_TIM_ConfigClockSource+0x2a8>)
 800e574:	f7f9 f894 	bl	80076a0 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800e578:	683b      	ldr	r3, [r7, #0]
 800e57a:	689b      	ldr	r3, [r3, #8]
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	d013      	beq.n	800e5a8 <HAL_TIM_ConfigClockSource+0x234>
 800e580:	683b      	ldr	r3, [r7, #0]
 800e582:	689b      	ldr	r3, [r3, #8]
 800e584:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e588:	d00e      	beq.n	800e5a8 <HAL_TIM_ConfigClockSource+0x234>
 800e58a:	683b      	ldr	r3, [r7, #0]
 800e58c:	689b      	ldr	r3, [r3, #8]
 800e58e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e592:	d009      	beq.n	800e5a8 <HAL_TIM_ConfigClockSource+0x234>
 800e594:	683b      	ldr	r3, [r7, #0]
 800e596:	689b      	ldr	r3, [r3, #8]
 800e598:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e59c:	d004      	beq.n	800e5a8 <HAL_TIM_ConfigClockSource+0x234>
 800e59e:	f241 516c 	movw	r1, #5484	@ 0x156c
 800e5a2:	481e      	ldr	r0, [pc, #120]	@ (800e61c <HAL_TIM_ConfigClockSource+0x2a8>)
 800e5a4:	f7f9 f87c 	bl	80076a0 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800e5a8:	683b      	ldr	r3, [r7, #0]
 800e5aa:	685b      	ldr	r3, [r3, #4]
 800e5ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e5b0:	d014      	beq.n	800e5dc <HAL_TIM_ConfigClockSource+0x268>
 800e5b2:	683b      	ldr	r3, [r7, #0]
 800e5b4:	685b      	ldr	r3, [r3, #4]
 800e5b6:	2b00      	cmp	r3, #0
 800e5b8:	d010      	beq.n	800e5dc <HAL_TIM_ConfigClockSource+0x268>
 800e5ba:	683b      	ldr	r3, [r7, #0]
 800e5bc:	685b      	ldr	r3, [r3, #4]
 800e5be:	2b00      	cmp	r3, #0
 800e5c0:	d00c      	beq.n	800e5dc <HAL_TIM_ConfigClockSource+0x268>
 800e5c2:	683b      	ldr	r3, [r7, #0]
 800e5c4:	685b      	ldr	r3, [r3, #4]
 800e5c6:	2b02      	cmp	r3, #2
 800e5c8:	d008      	beq.n	800e5dc <HAL_TIM_ConfigClockSource+0x268>
 800e5ca:	683b      	ldr	r3, [r7, #0]
 800e5cc:	685b      	ldr	r3, [r3, #4]
 800e5ce:	2b0a      	cmp	r3, #10
 800e5d0:	d004      	beq.n	800e5dc <HAL_TIM_ConfigClockSource+0x268>
 800e5d2:	f241 516d 	movw	r1, #5485	@ 0x156d
 800e5d6:	4811      	ldr	r0, [pc, #68]	@ (800e61c <HAL_TIM_ConfigClockSource+0x2a8>)
 800e5d8:	f7f9 f862 	bl	80076a0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800e5dc:	683b      	ldr	r3, [r7, #0]
 800e5de:	68db      	ldr	r3, [r3, #12]
 800e5e0:	2b0f      	cmp	r3, #15
 800e5e2:	d904      	bls.n	800e5ee <HAL_TIM_ConfigClockSource+0x27a>
 800e5e4:	f241 516e 	movw	r1, #5486	@ 0x156e
 800e5e8:	480c      	ldr	r0, [pc, #48]	@ (800e61c <HAL_TIM_ConfigClockSource+0x2a8>)
 800e5ea:	f7f9 f859 	bl	80076a0 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e5f2:	683b      	ldr	r3, [r7, #0]
 800e5f4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e5f6:	683b      	ldr	r3, [r7, #0]
 800e5f8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e5fa:	683b      	ldr	r3, [r7, #0]
 800e5fc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e5fe:	f000 feab 	bl	800f358 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	681b      	ldr	r3, [r3, #0]
 800e606:	689b      	ldr	r3, [r3, #8]
 800e608:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800e60a:	68bb      	ldr	r3, [r7, #8]
 800e60c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800e610:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	681b      	ldr	r3, [r3, #0]
 800e616:	68ba      	ldr	r2, [r7, #8]
 800e618:	609a      	str	r2, [r3, #8]
      break;
 800e61a:	e1da      	b.n	800e9d2 <HAL_TIM_ConfigClockSource+0x65e>
 800e61c:	08012460 	.word	0x08012460
 800e620:	40012c00 	.word	0x40012c00
 800e624:	40000400 	.word	0x40000400
 800e628:	40000800 	.word	0x40000800
 800e62c:	40000c00 	.word	0x40000c00
 800e630:	40001000 	.word	0x40001000
 800e634:	40001400 	.word	0x40001400
 800e638:	40013400 	.word	0x40013400
 800e63c:	40014000 	.word	0x40014000
 800e640:	40014400 	.word	0x40014400
 800e644:	40014800 	.word	0x40014800
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	681b      	ldr	r3, [r3, #0]
 800e64c:	4a64      	ldr	r2, [pc, #400]	@ (800e7e0 <HAL_TIM_ConfigClockSource+0x46c>)
 800e64e:	4293      	cmp	r3, r2
 800e650:	d01d      	beq.n	800e68e <HAL_TIM_ConfigClockSource+0x31a>
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	681b      	ldr	r3, [r3, #0]
 800e656:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e65a:	d018      	beq.n	800e68e <HAL_TIM_ConfigClockSource+0x31a>
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	681b      	ldr	r3, [r3, #0]
 800e660:	4a60      	ldr	r2, [pc, #384]	@ (800e7e4 <HAL_TIM_ConfigClockSource+0x470>)
 800e662:	4293      	cmp	r3, r2
 800e664:	d013      	beq.n	800e68e <HAL_TIM_ConfigClockSource+0x31a>
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	681b      	ldr	r3, [r3, #0]
 800e66a:	4a5f      	ldr	r2, [pc, #380]	@ (800e7e8 <HAL_TIM_ConfigClockSource+0x474>)
 800e66c:	4293      	cmp	r3, r2
 800e66e:	d00e      	beq.n	800e68e <HAL_TIM_ConfigClockSource+0x31a>
 800e670:	687b      	ldr	r3, [r7, #4]
 800e672:	681b      	ldr	r3, [r3, #0]
 800e674:	4a5d      	ldr	r2, [pc, #372]	@ (800e7ec <HAL_TIM_ConfigClockSource+0x478>)
 800e676:	4293      	cmp	r3, r2
 800e678:	d009      	beq.n	800e68e <HAL_TIM_ConfigClockSource+0x31a>
 800e67a:	687b      	ldr	r3, [r7, #4]
 800e67c:	681b      	ldr	r3, [r3, #0]
 800e67e:	4a5c      	ldr	r2, [pc, #368]	@ (800e7f0 <HAL_TIM_ConfigClockSource+0x47c>)
 800e680:	4293      	cmp	r3, r2
 800e682:	d004      	beq.n	800e68e <HAL_TIM_ConfigClockSource+0x31a>
 800e684:	f241 5181 	movw	r1, #5505	@ 0x1581
 800e688:	485a      	ldr	r0, [pc, #360]	@ (800e7f4 <HAL_TIM_ConfigClockSource+0x480>)
 800e68a:	f7f9 f809 	bl	80076a0 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800e68e:	683b      	ldr	r3, [r7, #0]
 800e690:	689b      	ldr	r3, [r3, #8]
 800e692:	2b00      	cmp	r3, #0
 800e694:	d013      	beq.n	800e6be <HAL_TIM_ConfigClockSource+0x34a>
 800e696:	683b      	ldr	r3, [r7, #0]
 800e698:	689b      	ldr	r3, [r3, #8]
 800e69a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e69e:	d00e      	beq.n	800e6be <HAL_TIM_ConfigClockSource+0x34a>
 800e6a0:	683b      	ldr	r3, [r7, #0]
 800e6a2:	689b      	ldr	r3, [r3, #8]
 800e6a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e6a8:	d009      	beq.n	800e6be <HAL_TIM_ConfigClockSource+0x34a>
 800e6aa:	683b      	ldr	r3, [r7, #0]
 800e6ac:	689b      	ldr	r3, [r3, #8]
 800e6ae:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e6b2:	d004      	beq.n	800e6be <HAL_TIM_ConfigClockSource+0x34a>
 800e6b4:	f241 5184 	movw	r1, #5508	@ 0x1584
 800e6b8:	484e      	ldr	r0, [pc, #312]	@ (800e7f4 <HAL_TIM_ConfigClockSource+0x480>)
 800e6ba:	f7f8 fff1 	bl	80076a0 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800e6be:	683b      	ldr	r3, [r7, #0]
 800e6c0:	685b      	ldr	r3, [r3, #4]
 800e6c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e6c6:	d014      	beq.n	800e6f2 <HAL_TIM_ConfigClockSource+0x37e>
 800e6c8:	683b      	ldr	r3, [r7, #0]
 800e6ca:	685b      	ldr	r3, [r3, #4]
 800e6cc:	2b00      	cmp	r3, #0
 800e6ce:	d010      	beq.n	800e6f2 <HAL_TIM_ConfigClockSource+0x37e>
 800e6d0:	683b      	ldr	r3, [r7, #0]
 800e6d2:	685b      	ldr	r3, [r3, #4]
 800e6d4:	2b00      	cmp	r3, #0
 800e6d6:	d00c      	beq.n	800e6f2 <HAL_TIM_ConfigClockSource+0x37e>
 800e6d8:	683b      	ldr	r3, [r7, #0]
 800e6da:	685b      	ldr	r3, [r3, #4]
 800e6dc:	2b02      	cmp	r3, #2
 800e6de:	d008      	beq.n	800e6f2 <HAL_TIM_ConfigClockSource+0x37e>
 800e6e0:	683b      	ldr	r3, [r7, #0]
 800e6e2:	685b      	ldr	r3, [r3, #4]
 800e6e4:	2b0a      	cmp	r3, #10
 800e6e6:	d004      	beq.n	800e6f2 <HAL_TIM_ConfigClockSource+0x37e>
 800e6e8:	f241 5185 	movw	r1, #5509	@ 0x1585
 800e6ec:	4841      	ldr	r0, [pc, #260]	@ (800e7f4 <HAL_TIM_ConfigClockSource+0x480>)
 800e6ee:	f7f8 ffd7 	bl	80076a0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800e6f2:	683b      	ldr	r3, [r7, #0]
 800e6f4:	68db      	ldr	r3, [r3, #12]
 800e6f6:	2b0f      	cmp	r3, #15
 800e6f8:	d904      	bls.n	800e704 <HAL_TIM_ConfigClockSource+0x390>
 800e6fa:	f241 5186 	movw	r1, #5510	@ 0x1586
 800e6fe:	483d      	ldr	r0, [pc, #244]	@ (800e7f4 <HAL_TIM_ConfigClockSource+0x480>)
 800e700:	f7f8 ffce 	bl	80076a0 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e708:	683b      	ldr	r3, [r7, #0]
 800e70a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e70c:	683b      	ldr	r3, [r7, #0]
 800e70e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e710:	683b      	ldr	r3, [r7, #0]
 800e712:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e714:	f000 fe20 	bl	800f358 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	681b      	ldr	r3, [r3, #0]
 800e71c:	689a      	ldr	r2, [r3, #8]
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	681b      	ldr	r3, [r3, #0]
 800e722:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e726:	609a      	str	r2, [r3, #8]
      break;
 800e728:	e153      	b.n	800e9d2 <HAL_TIM_ConfigClockSource+0x65e>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	681b      	ldr	r3, [r3, #0]
 800e72e:	4a2c      	ldr	r2, [pc, #176]	@ (800e7e0 <HAL_TIM_ConfigClockSource+0x46c>)
 800e730:	4293      	cmp	r3, r2
 800e732:	d022      	beq.n	800e77a <HAL_TIM_ConfigClockSource+0x406>
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	681b      	ldr	r3, [r3, #0]
 800e738:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e73c:	d01d      	beq.n	800e77a <HAL_TIM_ConfigClockSource+0x406>
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	681b      	ldr	r3, [r3, #0]
 800e742:	4a28      	ldr	r2, [pc, #160]	@ (800e7e4 <HAL_TIM_ConfigClockSource+0x470>)
 800e744:	4293      	cmp	r3, r2
 800e746:	d018      	beq.n	800e77a <HAL_TIM_ConfigClockSource+0x406>
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	681b      	ldr	r3, [r3, #0]
 800e74c:	4a26      	ldr	r2, [pc, #152]	@ (800e7e8 <HAL_TIM_ConfigClockSource+0x474>)
 800e74e:	4293      	cmp	r3, r2
 800e750:	d013      	beq.n	800e77a <HAL_TIM_ConfigClockSource+0x406>
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	681b      	ldr	r3, [r3, #0]
 800e756:	4a25      	ldr	r2, [pc, #148]	@ (800e7ec <HAL_TIM_ConfigClockSource+0x478>)
 800e758:	4293      	cmp	r3, r2
 800e75a:	d00e      	beq.n	800e77a <HAL_TIM_ConfigClockSource+0x406>
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	4a23      	ldr	r2, [pc, #140]	@ (800e7f0 <HAL_TIM_ConfigClockSource+0x47c>)
 800e762:	4293      	cmp	r3, r2
 800e764:	d009      	beq.n	800e77a <HAL_TIM_ConfigClockSource+0x406>
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	4a23      	ldr	r2, [pc, #140]	@ (800e7f8 <HAL_TIM_ConfigClockSource+0x484>)
 800e76c:	4293      	cmp	r3, r2
 800e76e:	d004      	beq.n	800e77a <HAL_TIM_ConfigClockSource+0x406>
 800e770:	f241 5195 	movw	r1, #5525	@ 0x1595
 800e774:	481f      	ldr	r0, [pc, #124]	@ (800e7f4 <HAL_TIM_ConfigClockSource+0x480>)
 800e776:	f7f8 ff93 	bl	80076a0 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800e77a:	683b      	ldr	r3, [r7, #0]
 800e77c:	685b      	ldr	r3, [r3, #4]
 800e77e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e782:	d014      	beq.n	800e7ae <HAL_TIM_ConfigClockSource+0x43a>
 800e784:	683b      	ldr	r3, [r7, #0]
 800e786:	685b      	ldr	r3, [r3, #4]
 800e788:	2b00      	cmp	r3, #0
 800e78a:	d010      	beq.n	800e7ae <HAL_TIM_ConfigClockSource+0x43a>
 800e78c:	683b      	ldr	r3, [r7, #0]
 800e78e:	685b      	ldr	r3, [r3, #4]
 800e790:	2b00      	cmp	r3, #0
 800e792:	d00c      	beq.n	800e7ae <HAL_TIM_ConfigClockSource+0x43a>
 800e794:	683b      	ldr	r3, [r7, #0]
 800e796:	685b      	ldr	r3, [r3, #4]
 800e798:	2b02      	cmp	r3, #2
 800e79a:	d008      	beq.n	800e7ae <HAL_TIM_ConfigClockSource+0x43a>
 800e79c:	683b      	ldr	r3, [r7, #0]
 800e79e:	685b      	ldr	r3, [r3, #4]
 800e7a0:	2b0a      	cmp	r3, #10
 800e7a2:	d004      	beq.n	800e7ae <HAL_TIM_ConfigClockSource+0x43a>
 800e7a4:	f241 5198 	movw	r1, #5528	@ 0x1598
 800e7a8:	4812      	ldr	r0, [pc, #72]	@ (800e7f4 <HAL_TIM_ConfigClockSource+0x480>)
 800e7aa:	f7f8 ff79 	bl	80076a0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800e7ae:	683b      	ldr	r3, [r7, #0]
 800e7b0:	68db      	ldr	r3, [r3, #12]
 800e7b2:	2b0f      	cmp	r3, #15
 800e7b4:	d904      	bls.n	800e7c0 <HAL_TIM_ConfigClockSource+0x44c>
 800e7b6:	f241 5199 	movw	r1, #5529	@ 0x1599
 800e7ba:	480e      	ldr	r0, [pc, #56]	@ (800e7f4 <HAL_TIM_ConfigClockSource+0x480>)
 800e7bc:	f7f8 ff70 	bl	80076a0 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e7c4:	683b      	ldr	r3, [r7, #0]
 800e7c6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e7c8:	683b      	ldr	r3, [r7, #0]
 800e7ca:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e7cc:	461a      	mov	r2, r3
 800e7ce:	f000 fd49 	bl	800f264 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	681b      	ldr	r3, [r3, #0]
 800e7d6:	2150      	movs	r1, #80	@ 0x50
 800e7d8:	4618      	mov	r0, r3
 800e7da:	f000 fda2 	bl	800f322 <TIM_ITRx_SetConfig>
      break;
 800e7de:	e0f8      	b.n	800e9d2 <HAL_TIM_ConfigClockSource+0x65e>
 800e7e0:	40012c00 	.word	0x40012c00
 800e7e4:	40000400 	.word	0x40000400
 800e7e8:	40000800 	.word	0x40000800
 800e7ec:	40000c00 	.word	0x40000c00
 800e7f0:	40013400 	.word	0x40013400
 800e7f4:	08012460 	.word	0x08012460
 800e7f8:	40014000 	.word	0x40014000
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	681b      	ldr	r3, [r3, #0]
 800e800:	4a7a      	ldr	r2, [pc, #488]	@ (800e9ec <HAL_TIM_ConfigClockSource+0x678>)
 800e802:	4293      	cmp	r3, r2
 800e804:	d022      	beq.n	800e84c <HAL_TIM_ConfigClockSource+0x4d8>
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e80e:	d01d      	beq.n	800e84c <HAL_TIM_ConfigClockSource+0x4d8>
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	681b      	ldr	r3, [r3, #0]
 800e814:	4a76      	ldr	r2, [pc, #472]	@ (800e9f0 <HAL_TIM_ConfigClockSource+0x67c>)
 800e816:	4293      	cmp	r3, r2
 800e818:	d018      	beq.n	800e84c <HAL_TIM_ConfigClockSource+0x4d8>
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	681b      	ldr	r3, [r3, #0]
 800e81e:	4a75      	ldr	r2, [pc, #468]	@ (800e9f4 <HAL_TIM_ConfigClockSource+0x680>)
 800e820:	4293      	cmp	r3, r2
 800e822:	d013      	beq.n	800e84c <HAL_TIM_ConfigClockSource+0x4d8>
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	681b      	ldr	r3, [r3, #0]
 800e828:	4a73      	ldr	r2, [pc, #460]	@ (800e9f8 <HAL_TIM_ConfigClockSource+0x684>)
 800e82a:	4293      	cmp	r3, r2
 800e82c:	d00e      	beq.n	800e84c <HAL_TIM_ConfigClockSource+0x4d8>
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	681b      	ldr	r3, [r3, #0]
 800e832:	4a72      	ldr	r2, [pc, #456]	@ (800e9fc <HAL_TIM_ConfigClockSource+0x688>)
 800e834:	4293      	cmp	r3, r2
 800e836:	d009      	beq.n	800e84c <HAL_TIM_ConfigClockSource+0x4d8>
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	681b      	ldr	r3, [r3, #0]
 800e83c:	4a70      	ldr	r2, [pc, #448]	@ (800ea00 <HAL_TIM_ConfigClockSource+0x68c>)
 800e83e:	4293      	cmp	r3, r2
 800e840:	d004      	beq.n	800e84c <HAL_TIM_ConfigClockSource+0x4d8>
 800e842:	f241 51a5 	movw	r1, #5541	@ 0x15a5
 800e846:	486f      	ldr	r0, [pc, #444]	@ (800ea04 <HAL_TIM_ConfigClockSource+0x690>)
 800e848:	f7f8 ff2a 	bl	80076a0 <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800e84c:	683b      	ldr	r3, [r7, #0]
 800e84e:	685b      	ldr	r3, [r3, #4]
 800e850:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e854:	d014      	beq.n	800e880 <HAL_TIM_ConfigClockSource+0x50c>
 800e856:	683b      	ldr	r3, [r7, #0]
 800e858:	685b      	ldr	r3, [r3, #4]
 800e85a:	2b00      	cmp	r3, #0
 800e85c:	d010      	beq.n	800e880 <HAL_TIM_ConfigClockSource+0x50c>
 800e85e:	683b      	ldr	r3, [r7, #0]
 800e860:	685b      	ldr	r3, [r3, #4]
 800e862:	2b00      	cmp	r3, #0
 800e864:	d00c      	beq.n	800e880 <HAL_TIM_ConfigClockSource+0x50c>
 800e866:	683b      	ldr	r3, [r7, #0]
 800e868:	685b      	ldr	r3, [r3, #4]
 800e86a:	2b02      	cmp	r3, #2
 800e86c:	d008      	beq.n	800e880 <HAL_TIM_ConfigClockSource+0x50c>
 800e86e:	683b      	ldr	r3, [r7, #0]
 800e870:	685b      	ldr	r3, [r3, #4]
 800e872:	2b0a      	cmp	r3, #10
 800e874:	d004      	beq.n	800e880 <HAL_TIM_ConfigClockSource+0x50c>
 800e876:	f241 51a8 	movw	r1, #5544	@ 0x15a8
 800e87a:	4862      	ldr	r0, [pc, #392]	@ (800ea04 <HAL_TIM_ConfigClockSource+0x690>)
 800e87c:	f7f8 ff10 	bl	80076a0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800e880:	683b      	ldr	r3, [r7, #0]
 800e882:	68db      	ldr	r3, [r3, #12]
 800e884:	2b0f      	cmp	r3, #15
 800e886:	d904      	bls.n	800e892 <HAL_TIM_ConfigClockSource+0x51e>
 800e888:	f241 51a9 	movw	r1, #5545	@ 0x15a9
 800e88c:	485d      	ldr	r0, [pc, #372]	@ (800ea04 <HAL_TIM_ConfigClockSource+0x690>)
 800e88e:	f7f8 ff07 	bl	80076a0 <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e896:	683b      	ldr	r3, [r7, #0]
 800e898:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e89a:	683b      	ldr	r3, [r7, #0]
 800e89c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800e89e:	461a      	mov	r2, r3
 800e8a0:	f000 fd0f 	bl	800f2c2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	681b      	ldr	r3, [r3, #0]
 800e8a8:	2160      	movs	r1, #96	@ 0x60
 800e8aa:	4618      	mov	r0, r3
 800e8ac:	f000 fd39 	bl	800f322 <TIM_ITRx_SetConfig>
      break;
 800e8b0:	e08f      	b.n	800e9d2 <HAL_TIM_ConfigClockSource+0x65e>
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	681b      	ldr	r3, [r3, #0]
 800e8b6:	4a4d      	ldr	r2, [pc, #308]	@ (800e9ec <HAL_TIM_ConfigClockSource+0x678>)
 800e8b8:	4293      	cmp	r3, r2
 800e8ba:	d022      	beq.n	800e902 <HAL_TIM_ConfigClockSource+0x58e>
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	681b      	ldr	r3, [r3, #0]
 800e8c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e8c4:	d01d      	beq.n	800e902 <HAL_TIM_ConfigClockSource+0x58e>
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	681b      	ldr	r3, [r3, #0]
 800e8ca:	4a49      	ldr	r2, [pc, #292]	@ (800e9f0 <HAL_TIM_ConfigClockSource+0x67c>)
 800e8cc:	4293      	cmp	r3, r2
 800e8ce:	d018      	beq.n	800e902 <HAL_TIM_ConfigClockSource+0x58e>
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	681b      	ldr	r3, [r3, #0]
 800e8d4:	4a47      	ldr	r2, [pc, #284]	@ (800e9f4 <HAL_TIM_ConfigClockSource+0x680>)
 800e8d6:	4293      	cmp	r3, r2
 800e8d8:	d013      	beq.n	800e902 <HAL_TIM_ConfigClockSource+0x58e>
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	4a46      	ldr	r2, [pc, #280]	@ (800e9f8 <HAL_TIM_ConfigClockSource+0x684>)
 800e8e0:	4293      	cmp	r3, r2
 800e8e2:	d00e      	beq.n	800e902 <HAL_TIM_ConfigClockSource+0x58e>
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	681b      	ldr	r3, [r3, #0]
 800e8e8:	4a44      	ldr	r2, [pc, #272]	@ (800e9fc <HAL_TIM_ConfigClockSource+0x688>)
 800e8ea:	4293      	cmp	r3, r2
 800e8ec:	d009      	beq.n	800e902 <HAL_TIM_ConfigClockSource+0x58e>
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	681b      	ldr	r3, [r3, #0]
 800e8f2:	4a43      	ldr	r2, [pc, #268]	@ (800ea00 <HAL_TIM_ConfigClockSource+0x68c>)
 800e8f4:	4293      	cmp	r3, r2
 800e8f6:	d004      	beq.n	800e902 <HAL_TIM_ConfigClockSource+0x58e>
 800e8f8:	f241 51b5 	movw	r1, #5557	@ 0x15b5
 800e8fc:	4841      	ldr	r0, [pc, #260]	@ (800ea04 <HAL_TIM_ConfigClockSource+0x690>)
 800e8fe:	f7f8 fecf 	bl	80076a0 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800e902:	683b      	ldr	r3, [r7, #0]
 800e904:	685b      	ldr	r3, [r3, #4]
 800e906:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e90a:	d014      	beq.n	800e936 <HAL_TIM_ConfigClockSource+0x5c2>
 800e90c:	683b      	ldr	r3, [r7, #0]
 800e90e:	685b      	ldr	r3, [r3, #4]
 800e910:	2b00      	cmp	r3, #0
 800e912:	d010      	beq.n	800e936 <HAL_TIM_ConfigClockSource+0x5c2>
 800e914:	683b      	ldr	r3, [r7, #0]
 800e916:	685b      	ldr	r3, [r3, #4]
 800e918:	2b00      	cmp	r3, #0
 800e91a:	d00c      	beq.n	800e936 <HAL_TIM_ConfigClockSource+0x5c2>
 800e91c:	683b      	ldr	r3, [r7, #0]
 800e91e:	685b      	ldr	r3, [r3, #4]
 800e920:	2b02      	cmp	r3, #2
 800e922:	d008      	beq.n	800e936 <HAL_TIM_ConfigClockSource+0x5c2>
 800e924:	683b      	ldr	r3, [r7, #0]
 800e926:	685b      	ldr	r3, [r3, #4]
 800e928:	2b0a      	cmp	r3, #10
 800e92a:	d004      	beq.n	800e936 <HAL_TIM_ConfigClockSource+0x5c2>
 800e92c:	f241 51b8 	movw	r1, #5560	@ 0x15b8
 800e930:	4834      	ldr	r0, [pc, #208]	@ (800ea04 <HAL_TIM_ConfigClockSource+0x690>)
 800e932:	f7f8 feb5 	bl	80076a0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800e936:	683b      	ldr	r3, [r7, #0]
 800e938:	68db      	ldr	r3, [r3, #12]
 800e93a:	2b0f      	cmp	r3, #15
 800e93c:	d904      	bls.n	800e948 <HAL_TIM_ConfigClockSource+0x5d4>
 800e93e:	f241 51b9 	movw	r1, #5561	@ 0x15b9
 800e942:	4830      	ldr	r0, [pc, #192]	@ (800ea04 <HAL_TIM_ConfigClockSource+0x690>)
 800e944:	f7f8 feac 	bl	80076a0 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e94c:	683b      	ldr	r3, [r7, #0]
 800e94e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e950:	683b      	ldr	r3, [r7, #0]
 800e952:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e954:	461a      	mov	r2, r3
 800e956:	f000 fc85 	bl	800f264 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	681b      	ldr	r3, [r3, #0]
 800e95e:	2140      	movs	r1, #64	@ 0x40
 800e960:	4618      	mov	r0, r3
 800e962:	f000 fcde 	bl	800f322 <TIM_ITRx_SetConfig>
      break;
 800e966:	e034      	b.n	800e9d2 <HAL_TIM_ConfigClockSource+0x65e>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	681b      	ldr	r3, [r3, #0]
 800e96c:	4a1f      	ldr	r2, [pc, #124]	@ (800e9ec <HAL_TIM_ConfigClockSource+0x678>)
 800e96e:	4293      	cmp	r3, r2
 800e970:	d022      	beq.n	800e9b8 <HAL_TIM_ConfigClockSource+0x644>
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	681b      	ldr	r3, [r3, #0]
 800e976:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e97a:	d01d      	beq.n	800e9b8 <HAL_TIM_ConfigClockSource+0x644>
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	681b      	ldr	r3, [r3, #0]
 800e980:	4a1b      	ldr	r2, [pc, #108]	@ (800e9f0 <HAL_TIM_ConfigClockSource+0x67c>)
 800e982:	4293      	cmp	r3, r2
 800e984:	d018      	beq.n	800e9b8 <HAL_TIM_ConfigClockSource+0x644>
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	681b      	ldr	r3, [r3, #0]
 800e98a:	4a1a      	ldr	r2, [pc, #104]	@ (800e9f4 <HAL_TIM_ConfigClockSource+0x680>)
 800e98c:	4293      	cmp	r3, r2
 800e98e:	d013      	beq.n	800e9b8 <HAL_TIM_ConfigClockSource+0x644>
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	681b      	ldr	r3, [r3, #0]
 800e994:	4a18      	ldr	r2, [pc, #96]	@ (800e9f8 <HAL_TIM_ConfigClockSource+0x684>)
 800e996:	4293      	cmp	r3, r2
 800e998:	d00e      	beq.n	800e9b8 <HAL_TIM_ConfigClockSource+0x644>
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	681b      	ldr	r3, [r3, #0]
 800e99e:	4a17      	ldr	r2, [pc, #92]	@ (800e9fc <HAL_TIM_ConfigClockSource+0x688>)
 800e9a0:	4293      	cmp	r3, r2
 800e9a2:	d009      	beq.n	800e9b8 <HAL_TIM_ConfigClockSource+0x644>
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	681b      	ldr	r3, [r3, #0]
 800e9a8:	4a15      	ldr	r2, [pc, #84]	@ (800ea00 <HAL_TIM_ConfigClockSource+0x68c>)
 800e9aa:	4293      	cmp	r3, r2
 800e9ac:	d004      	beq.n	800e9b8 <HAL_TIM_ConfigClockSource+0x644>
 800e9ae:	f241 51c8 	movw	r1, #5576	@ 0x15c8
 800e9b2:	4814      	ldr	r0, [pc, #80]	@ (800ea04 <HAL_TIM_ConfigClockSource+0x690>)
 800e9b4:	f7f8 fe74 	bl	80076a0 <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	681a      	ldr	r2, [r3, #0]
 800e9bc:	683b      	ldr	r3, [r7, #0]
 800e9be:	681b      	ldr	r3, [r3, #0]
 800e9c0:	4619      	mov	r1, r3
 800e9c2:	4610      	mov	r0, r2
 800e9c4:	f000 fcad 	bl	800f322 <TIM_ITRx_SetConfig>
      break;
 800e9c8:	e003      	b.n	800e9d2 <HAL_TIM_ConfigClockSource+0x65e>
    }

    default:
      status = HAL_ERROR;
 800e9ca:	2301      	movs	r3, #1
 800e9cc:	73fb      	strb	r3, [r7, #15]
      break;
 800e9ce:	e000      	b.n	800e9d2 <HAL_TIM_ConfigClockSource+0x65e>
      break;
 800e9d0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	2201      	movs	r2, #1
 800e9d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	2200      	movs	r2, #0
 800e9de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e9e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800e9e4:	4618      	mov	r0, r3
 800e9e6:	3710      	adds	r7, #16
 800e9e8:	46bd      	mov	sp, r7
 800e9ea:	bd80      	pop	{r7, pc}
 800e9ec:	40012c00 	.word	0x40012c00
 800e9f0:	40000400 	.word	0x40000400
 800e9f4:	40000800 	.word	0x40000800
 800e9f8:	40000c00 	.word	0x40000c00
 800e9fc:	40013400 	.word	0x40013400
 800ea00:	40014000 	.word	0x40014000
 800ea04:	08012460 	.word	0x08012460

0800ea08 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ea08:	b480      	push	{r7}
 800ea0a:	b083      	sub	sp, #12
 800ea0c:	af00      	add	r7, sp, #0
 800ea0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ea10:	bf00      	nop
 800ea12:	370c      	adds	r7, #12
 800ea14:	46bd      	mov	sp, r7
 800ea16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea1a:	4770      	bx	lr

0800ea1c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ea1c:	b480      	push	{r7}
 800ea1e:	b083      	sub	sp, #12
 800ea20:	af00      	add	r7, sp, #0
 800ea22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ea24:	bf00      	nop
 800ea26:	370c      	adds	r7, #12
 800ea28:	46bd      	mov	sp, r7
 800ea2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea2e:	4770      	bx	lr

0800ea30 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ea30:	b480      	push	{r7}
 800ea32:	b083      	sub	sp, #12
 800ea34:	af00      	add	r7, sp, #0
 800ea36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ea38:	bf00      	nop
 800ea3a:	370c      	adds	r7, #12
 800ea3c:	46bd      	mov	sp, r7
 800ea3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea42:	4770      	bx	lr

0800ea44 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ea44:	b480      	push	{r7}
 800ea46:	b083      	sub	sp, #12
 800ea48:	af00      	add	r7, sp, #0
 800ea4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ea4c:	bf00      	nop
 800ea4e:	370c      	adds	r7, #12
 800ea50:	46bd      	mov	sp, r7
 800ea52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea56:	4770      	bx	lr

0800ea58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ea58:	b480      	push	{r7}
 800ea5a:	b085      	sub	sp, #20
 800ea5c:	af00      	add	r7, sp, #0
 800ea5e:	6078      	str	r0, [r7, #4]
 800ea60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	681b      	ldr	r3, [r3, #0]
 800ea66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	4a46      	ldr	r2, [pc, #280]	@ (800eb84 <TIM_Base_SetConfig+0x12c>)
 800ea6c:	4293      	cmp	r3, r2
 800ea6e:	d013      	beq.n	800ea98 <TIM_Base_SetConfig+0x40>
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ea76:	d00f      	beq.n	800ea98 <TIM_Base_SetConfig+0x40>
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	4a43      	ldr	r2, [pc, #268]	@ (800eb88 <TIM_Base_SetConfig+0x130>)
 800ea7c:	4293      	cmp	r3, r2
 800ea7e:	d00b      	beq.n	800ea98 <TIM_Base_SetConfig+0x40>
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	4a42      	ldr	r2, [pc, #264]	@ (800eb8c <TIM_Base_SetConfig+0x134>)
 800ea84:	4293      	cmp	r3, r2
 800ea86:	d007      	beq.n	800ea98 <TIM_Base_SetConfig+0x40>
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	4a41      	ldr	r2, [pc, #260]	@ (800eb90 <TIM_Base_SetConfig+0x138>)
 800ea8c:	4293      	cmp	r3, r2
 800ea8e:	d003      	beq.n	800ea98 <TIM_Base_SetConfig+0x40>
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	4a40      	ldr	r2, [pc, #256]	@ (800eb94 <TIM_Base_SetConfig+0x13c>)
 800ea94:	4293      	cmp	r3, r2
 800ea96:	d108      	bne.n	800eaaa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ea98:	68fb      	ldr	r3, [r7, #12]
 800ea9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ea9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800eaa0:	683b      	ldr	r3, [r7, #0]
 800eaa2:	685b      	ldr	r3, [r3, #4]
 800eaa4:	68fa      	ldr	r2, [r7, #12]
 800eaa6:	4313      	orrs	r3, r2
 800eaa8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	4a35      	ldr	r2, [pc, #212]	@ (800eb84 <TIM_Base_SetConfig+0x12c>)
 800eaae:	4293      	cmp	r3, r2
 800eab0:	d01f      	beq.n	800eaf2 <TIM_Base_SetConfig+0x9a>
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eab8:	d01b      	beq.n	800eaf2 <TIM_Base_SetConfig+0x9a>
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	4a32      	ldr	r2, [pc, #200]	@ (800eb88 <TIM_Base_SetConfig+0x130>)
 800eabe:	4293      	cmp	r3, r2
 800eac0:	d017      	beq.n	800eaf2 <TIM_Base_SetConfig+0x9a>
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	4a31      	ldr	r2, [pc, #196]	@ (800eb8c <TIM_Base_SetConfig+0x134>)
 800eac6:	4293      	cmp	r3, r2
 800eac8:	d013      	beq.n	800eaf2 <TIM_Base_SetConfig+0x9a>
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	4a30      	ldr	r2, [pc, #192]	@ (800eb90 <TIM_Base_SetConfig+0x138>)
 800eace:	4293      	cmp	r3, r2
 800ead0:	d00f      	beq.n	800eaf2 <TIM_Base_SetConfig+0x9a>
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	4a2f      	ldr	r2, [pc, #188]	@ (800eb94 <TIM_Base_SetConfig+0x13c>)
 800ead6:	4293      	cmp	r3, r2
 800ead8:	d00b      	beq.n	800eaf2 <TIM_Base_SetConfig+0x9a>
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	4a2e      	ldr	r2, [pc, #184]	@ (800eb98 <TIM_Base_SetConfig+0x140>)
 800eade:	4293      	cmp	r3, r2
 800eae0:	d007      	beq.n	800eaf2 <TIM_Base_SetConfig+0x9a>
 800eae2:	687b      	ldr	r3, [r7, #4]
 800eae4:	4a2d      	ldr	r2, [pc, #180]	@ (800eb9c <TIM_Base_SetConfig+0x144>)
 800eae6:	4293      	cmp	r3, r2
 800eae8:	d003      	beq.n	800eaf2 <TIM_Base_SetConfig+0x9a>
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	4a2c      	ldr	r2, [pc, #176]	@ (800eba0 <TIM_Base_SetConfig+0x148>)
 800eaee:	4293      	cmp	r3, r2
 800eaf0:	d108      	bne.n	800eb04 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800eaf2:	68fb      	ldr	r3, [r7, #12]
 800eaf4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800eaf8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800eafa:	683b      	ldr	r3, [r7, #0]
 800eafc:	68db      	ldr	r3, [r3, #12]
 800eafe:	68fa      	ldr	r2, [r7, #12]
 800eb00:	4313      	orrs	r3, r2
 800eb02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800eb04:	68fb      	ldr	r3, [r7, #12]
 800eb06:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800eb0a:	683b      	ldr	r3, [r7, #0]
 800eb0c:	695b      	ldr	r3, [r3, #20]
 800eb0e:	4313      	orrs	r3, r2
 800eb10:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	68fa      	ldr	r2, [r7, #12]
 800eb16:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800eb18:	683b      	ldr	r3, [r7, #0]
 800eb1a:	689a      	ldr	r2, [r3, #8]
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800eb20:	683b      	ldr	r3, [r7, #0]
 800eb22:	681a      	ldr	r2, [r3, #0]
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	4a16      	ldr	r2, [pc, #88]	@ (800eb84 <TIM_Base_SetConfig+0x12c>)
 800eb2c:	4293      	cmp	r3, r2
 800eb2e:	d00f      	beq.n	800eb50 <TIM_Base_SetConfig+0xf8>
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	4a18      	ldr	r2, [pc, #96]	@ (800eb94 <TIM_Base_SetConfig+0x13c>)
 800eb34:	4293      	cmp	r3, r2
 800eb36:	d00b      	beq.n	800eb50 <TIM_Base_SetConfig+0xf8>
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	4a17      	ldr	r2, [pc, #92]	@ (800eb98 <TIM_Base_SetConfig+0x140>)
 800eb3c:	4293      	cmp	r3, r2
 800eb3e:	d007      	beq.n	800eb50 <TIM_Base_SetConfig+0xf8>
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	4a16      	ldr	r2, [pc, #88]	@ (800eb9c <TIM_Base_SetConfig+0x144>)
 800eb44:	4293      	cmp	r3, r2
 800eb46:	d003      	beq.n	800eb50 <TIM_Base_SetConfig+0xf8>
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	4a15      	ldr	r2, [pc, #84]	@ (800eba0 <TIM_Base_SetConfig+0x148>)
 800eb4c:	4293      	cmp	r3, r2
 800eb4e:	d103      	bne.n	800eb58 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800eb50:	683b      	ldr	r3, [r7, #0]
 800eb52:	691a      	ldr	r2, [r3, #16]
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	2201      	movs	r2, #1
 800eb5c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	691b      	ldr	r3, [r3, #16]
 800eb62:	f003 0301 	and.w	r3, r3, #1
 800eb66:	2b01      	cmp	r3, #1
 800eb68:	d105      	bne.n	800eb76 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	691b      	ldr	r3, [r3, #16]
 800eb6e:	f023 0201 	bic.w	r2, r3, #1
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	611a      	str	r2, [r3, #16]
  }
}
 800eb76:	bf00      	nop
 800eb78:	3714      	adds	r7, #20
 800eb7a:	46bd      	mov	sp, r7
 800eb7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb80:	4770      	bx	lr
 800eb82:	bf00      	nop
 800eb84:	40012c00 	.word	0x40012c00
 800eb88:	40000400 	.word	0x40000400
 800eb8c:	40000800 	.word	0x40000800
 800eb90:	40000c00 	.word	0x40000c00
 800eb94:	40013400 	.word	0x40013400
 800eb98:	40014000 	.word	0x40014000
 800eb9c:	40014400 	.word	0x40014400
 800eba0:	40014800 	.word	0x40014800

0800eba4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800eba4:	b580      	push	{r7, lr}
 800eba6:	b086      	sub	sp, #24
 800eba8:	af00      	add	r7, sp, #0
 800ebaa:	6078      	str	r0, [r7, #4]
 800ebac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	6a1b      	ldr	r3, [r3, #32]
 800ebb2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	6a1b      	ldr	r3, [r3, #32]
 800ebb8:	f023 0201 	bic.w	r2, r3, #1
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	685b      	ldr	r3, [r3, #4]
 800ebc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	699b      	ldr	r3, [r3, #24]
 800ebca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ebcc:	68fb      	ldr	r3, [r7, #12]
 800ebce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ebd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ebd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ebd8:	68fb      	ldr	r3, [r7, #12]
 800ebda:	f023 0303 	bic.w	r3, r3, #3
 800ebde:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ebe0:	683b      	ldr	r3, [r7, #0]
 800ebe2:	681b      	ldr	r3, [r3, #0]
 800ebe4:	68fa      	ldr	r2, [r7, #12]
 800ebe6:	4313      	orrs	r3, r2
 800ebe8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ebea:	697b      	ldr	r3, [r7, #20]
 800ebec:	f023 0302 	bic.w	r3, r3, #2
 800ebf0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ebf2:	683b      	ldr	r3, [r7, #0]
 800ebf4:	689b      	ldr	r3, [r3, #8]
 800ebf6:	697a      	ldr	r2, [r7, #20]
 800ebf8:	4313      	orrs	r3, r2
 800ebfa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ebfc:	687b      	ldr	r3, [r7, #4]
 800ebfe:	4a40      	ldr	r2, [pc, #256]	@ (800ed00 <TIM_OC1_SetConfig+0x15c>)
 800ec00:	4293      	cmp	r3, r2
 800ec02:	d00f      	beq.n	800ec24 <TIM_OC1_SetConfig+0x80>
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	4a3f      	ldr	r2, [pc, #252]	@ (800ed04 <TIM_OC1_SetConfig+0x160>)
 800ec08:	4293      	cmp	r3, r2
 800ec0a:	d00b      	beq.n	800ec24 <TIM_OC1_SetConfig+0x80>
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	4a3e      	ldr	r2, [pc, #248]	@ (800ed08 <TIM_OC1_SetConfig+0x164>)
 800ec10:	4293      	cmp	r3, r2
 800ec12:	d007      	beq.n	800ec24 <TIM_OC1_SetConfig+0x80>
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	4a3d      	ldr	r2, [pc, #244]	@ (800ed0c <TIM_OC1_SetConfig+0x168>)
 800ec18:	4293      	cmp	r3, r2
 800ec1a:	d003      	beq.n	800ec24 <TIM_OC1_SetConfig+0x80>
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	4a3c      	ldr	r2, [pc, #240]	@ (800ed10 <TIM_OC1_SetConfig+0x16c>)
 800ec20:	4293      	cmp	r3, r2
 800ec22:	d119      	bne.n	800ec58 <TIM_OC1_SetConfig+0xb4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800ec24:	683b      	ldr	r3, [r7, #0]
 800ec26:	68db      	ldr	r3, [r3, #12]
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	d008      	beq.n	800ec3e <TIM_OC1_SetConfig+0x9a>
 800ec2c:	683b      	ldr	r3, [r7, #0]
 800ec2e:	68db      	ldr	r3, [r3, #12]
 800ec30:	2b08      	cmp	r3, #8
 800ec32:	d004      	beq.n	800ec3e <TIM_OC1_SetConfig+0x9a>
 800ec34:	f641 316e 	movw	r1, #7022	@ 0x1b6e
 800ec38:	4836      	ldr	r0, [pc, #216]	@ (800ed14 <TIM_OC1_SetConfig+0x170>)
 800ec3a:	f7f8 fd31 	bl	80076a0 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ec3e:	697b      	ldr	r3, [r7, #20]
 800ec40:	f023 0308 	bic.w	r3, r3, #8
 800ec44:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ec46:	683b      	ldr	r3, [r7, #0]
 800ec48:	68db      	ldr	r3, [r3, #12]
 800ec4a:	697a      	ldr	r2, [r7, #20]
 800ec4c:	4313      	orrs	r3, r2
 800ec4e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ec50:	697b      	ldr	r3, [r7, #20]
 800ec52:	f023 0304 	bic.w	r3, r3, #4
 800ec56:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	4a29      	ldr	r2, [pc, #164]	@ (800ed00 <TIM_OC1_SetConfig+0x15c>)
 800ec5c:	4293      	cmp	r3, r2
 800ec5e:	d00f      	beq.n	800ec80 <TIM_OC1_SetConfig+0xdc>
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	4a28      	ldr	r2, [pc, #160]	@ (800ed04 <TIM_OC1_SetConfig+0x160>)
 800ec64:	4293      	cmp	r3, r2
 800ec66:	d00b      	beq.n	800ec80 <TIM_OC1_SetConfig+0xdc>
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	4a27      	ldr	r2, [pc, #156]	@ (800ed08 <TIM_OC1_SetConfig+0x164>)
 800ec6c:	4293      	cmp	r3, r2
 800ec6e:	d007      	beq.n	800ec80 <TIM_OC1_SetConfig+0xdc>
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	4a26      	ldr	r2, [pc, #152]	@ (800ed0c <TIM_OC1_SetConfig+0x168>)
 800ec74:	4293      	cmp	r3, r2
 800ec76:	d003      	beq.n	800ec80 <TIM_OC1_SetConfig+0xdc>
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	4a25      	ldr	r2, [pc, #148]	@ (800ed10 <TIM_OC1_SetConfig+0x16c>)
 800ec7c:	4293      	cmp	r3, r2
 800ec7e:	d12d      	bne.n	800ecdc <TIM_OC1_SetConfig+0x138>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800ec80:	683b      	ldr	r3, [r7, #0]
 800ec82:	699b      	ldr	r3, [r3, #24]
 800ec84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ec88:	d008      	beq.n	800ec9c <TIM_OC1_SetConfig+0xf8>
 800ec8a:	683b      	ldr	r3, [r7, #0]
 800ec8c:	699b      	ldr	r3, [r3, #24]
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	d004      	beq.n	800ec9c <TIM_OC1_SetConfig+0xf8>
 800ec92:	f641 317b 	movw	r1, #7035	@ 0x1b7b
 800ec96:	481f      	ldr	r0, [pc, #124]	@ (800ed14 <TIM_OC1_SetConfig+0x170>)
 800ec98:	f7f8 fd02 	bl	80076a0 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800ec9c:	683b      	ldr	r3, [r7, #0]
 800ec9e:	695b      	ldr	r3, [r3, #20]
 800eca0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800eca4:	d008      	beq.n	800ecb8 <TIM_OC1_SetConfig+0x114>
 800eca6:	683b      	ldr	r3, [r7, #0]
 800eca8:	695b      	ldr	r3, [r3, #20]
 800ecaa:	2b00      	cmp	r3, #0
 800ecac:	d004      	beq.n	800ecb8 <TIM_OC1_SetConfig+0x114>
 800ecae:	f641 317c 	movw	r1, #7036	@ 0x1b7c
 800ecb2:	4818      	ldr	r0, [pc, #96]	@ (800ed14 <TIM_OC1_SetConfig+0x170>)
 800ecb4:	f7f8 fcf4 	bl	80076a0 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ecb8:	693b      	ldr	r3, [r7, #16]
 800ecba:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ecbe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ecc0:	693b      	ldr	r3, [r7, #16]
 800ecc2:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ecc6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ecc8:	683b      	ldr	r3, [r7, #0]
 800ecca:	695b      	ldr	r3, [r3, #20]
 800eccc:	693a      	ldr	r2, [r7, #16]
 800ecce:	4313      	orrs	r3, r2
 800ecd0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ecd2:	683b      	ldr	r3, [r7, #0]
 800ecd4:	699b      	ldr	r3, [r3, #24]
 800ecd6:	693a      	ldr	r2, [r7, #16]
 800ecd8:	4313      	orrs	r3, r2
 800ecda:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	693a      	ldr	r2, [r7, #16]
 800ece0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	68fa      	ldr	r2, [r7, #12]
 800ece6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ece8:	683b      	ldr	r3, [r7, #0]
 800ecea:	685a      	ldr	r2, [r3, #4]
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	697a      	ldr	r2, [r7, #20]
 800ecf4:	621a      	str	r2, [r3, #32]
}
 800ecf6:	bf00      	nop
 800ecf8:	3718      	adds	r7, #24
 800ecfa:	46bd      	mov	sp, r7
 800ecfc:	bd80      	pop	{r7, pc}
 800ecfe:	bf00      	nop
 800ed00:	40012c00 	.word	0x40012c00
 800ed04:	40013400 	.word	0x40013400
 800ed08:	40014000 	.word	0x40014000
 800ed0c:	40014400 	.word	0x40014400
 800ed10:	40014800 	.word	0x40014800
 800ed14:	08012460 	.word	0x08012460

0800ed18 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ed18:	b580      	push	{r7, lr}
 800ed1a:	b086      	sub	sp, #24
 800ed1c:	af00      	add	r7, sp, #0
 800ed1e:	6078      	str	r0, [r7, #4]
 800ed20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	6a1b      	ldr	r3, [r3, #32]
 800ed26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	6a1b      	ldr	r3, [r3, #32]
 800ed2c:	f023 0210 	bic.w	r2, r3, #16
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ed34:	687b      	ldr	r3, [r7, #4]
 800ed36:	685b      	ldr	r3, [r3, #4]
 800ed38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	699b      	ldr	r3, [r3, #24]
 800ed3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ed40:	68fb      	ldr	r3, [r7, #12]
 800ed42:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ed46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ed4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ed4c:	68fb      	ldr	r3, [r7, #12]
 800ed4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ed52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ed54:	683b      	ldr	r3, [r7, #0]
 800ed56:	681b      	ldr	r3, [r3, #0]
 800ed58:	021b      	lsls	r3, r3, #8
 800ed5a:	68fa      	ldr	r2, [r7, #12]
 800ed5c:	4313      	orrs	r3, r2
 800ed5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ed60:	697b      	ldr	r3, [r7, #20]
 800ed62:	f023 0320 	bic.w	r3, r3, #32
 800ed66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ed68:	683b      	ldr	r3, [r7, #0]
 800ed6a:	689b      	ldr	r3, [r3, #8]
 800ed6c:	011b      	lsls	r3, r3, #4
 800ed6e:	697a      	ldr	r2, [r7, #20]
 800ed70:	4313      	orrs	r3, r2
 800ed72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ed74:	687b      	ldr	r3, [r7, #4]
 800ed76:	4a3b      	ldr	r2, [pc, #236]	@ (800ee64 <TIM_OC2_SetConfig+0x14c>)
 800ed78:	4293      	cmp	r3, r2
 800ed7a:	d003      	beq.n	800ed84 <TIM_OC2_SetConfig+0x6c>
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	4a3a      	ldr	r2, [pc, #232]	@ (800ee68 <TIM_OC2_SetConfig+0x150>)
 800ed80:	4293      	cmp	r3, r2
 800ed82:	d11a      	bne.n	800edba <TIM_OC2_SetConfig+0xa2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800ed84:	683b      	ldr	r3, [r7, #0]
 800ed86:	68db      	ldr	r3, [r3, #12]
 800ed88:	2b00      	cmp	r3, #0
 800ed8a:	d008      	beq.n	800ed9e <TIM_OC2_SetConfig+0x86>
 800ed8c:	683b      	ldr	r3, [r7, #0]
 800ed8e:	68db      	ldr	r3, [r3, #12]
 800ed90:	2b08      	cmp	r3, #8
 800ed92:	d004      	beq.n	800ed9e <TIM_OC2_SetConfig+0x86>
 800ed94:	f641 31ba 	movw	r1, #7098	@ 0x1bba
 800ed98:	4834      	ldr	r0, [pc, #208]	@ (800ee6c <TIM_OC2_SetConfig+0x154>)
 800ed9a:	f7f8 fc81 	bl	80076a0 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ed9e:	697b      	ldr	r3, [r7, #20]
 800eda0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800eda4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800eda6:	683b      	ldr	r3, [r7, #0]
 800eda8:	68db      	ldr	r3, [r3, #12]
 800edaa:	011b      	lsls	r3, r3, #4
 800edac:	697a      	ldr	r2, [r7, #20]
 800edae:	4313      	orrs	r3, r2
 800edb0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800edb2:	697b      	ldr	r3, [r7, #20]
 800edb4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800edb8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	4a29      	ldr	r2, [pc, #164]	@ (800ee64 <TIM_OC2_SetConfig+0x14c>)
 800edbe:	4293      	cmp	r3, r2
 800edc0:	d00f      	beq.n	800ede2 <TIM_OC2_SetConfig+0xca>
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	4a28      	ldr	r2, [pc, #160]	@ (800ee68 <TIM_OC2_SetConfig+0x150>)
 800edc6:	4293      	cmp	r3, r2
 800edc8:	d00b      	beq.n	800ede2 <TIM_OC2_SetConfig+0xca>
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	4a28      	ldr	r2, [pc, #160]	@ (800ee70 <TIM_OC2_SetConfig+0x158>)
 800edce:	4293      	cmp	r3, r2
 800edd0:	d007      	beq.n	800ede2 <TIM_OC2_SetConfig+0xca>
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	4a27      	ldr	r2, [pc, #156]	@ (800ee74 <TIM_OC2_SetConfig+0x15c>)
 800edd6:	4293      	cmp	r3, r2
 800edd8:	d003      	beq.n	800ede2 <TIM_OC2_SetConfig+0xca>
 800edda:	687b      	ldr	r3, [r7, #4]
 800eddc:	4a26      	ldr	r2, [pc, #152]	@ (800ee78 <TIM_OC2_SetConfig+0x160>)
 800edde:	4293      	cmp	r3, r2
 800ede0:	d12f      	bne.n	800ee42 <TIM_OC2_SetConfig+0x12a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800ede2:	683b      	ldr	r3, [r7, #0]
 800ede4:	699b      	ldr	r3, [r3, #24]
 800ede6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800edea:	d008      	beq.n	800edfe <TIM_OC2_SetConfig+0xe6>
 800edec:	683b      	ldr	r3, [r7, #0]
 800edee:	699b      	ldr	r3, [r3, #24]
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	d004      	beq.n	800edfe <TIM_OC2_SetConfig+0xe6>
 800edf4:	f641 31c7 	movw	r1, #7111	@ 0x1bc7
 800edf8:	481c      	ldr	r0, [pc, #112]	@ (800ee6c <TIM_OC2_SetConfig+0x154>)
 800edfa:	f7f8 fc51 	bl	80076a0 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800edfe:	683b      	ldr	r3, [r7, #0]
 800ee00:	695b      	ldr	r3, [r3, #20]
 800ee02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ee06:	d008      	beq.n	800ee1a <TIM_OC2_SetConfig+0x102>
 800ee08:	683b      	ldr	r3, [r7, #0]
 800ee0a:	695b      	ldr	r3, [r3, #20]
 800ee0c:	2b00      	cmp	r3, #0
 800ee0e:	d004      	beq.n	800ee1a <TIM_OC2_SetConfig+0x102>
 800ee10:	f641 31c8 	movw	r1, #7112	@ 0x1bc8
 800ee14:	4815      	ldr	r0, [pc, #84]	@ (800ee6c <TIM_OC2_SetConfig+0x154>)
 800ee16:	f7f8 fc43 	bl	80076a0 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ee1a:	693b      	ldr	r3, [r7, #16]
 800ee1c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ee20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ee22:	693b      	ldr	r3, [r7, #16]
 800ee24:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ee28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ee2a:	683b      	ldr	r3, [r7, #0]
 800ee2c:	695b      	ldr	r3, [r3, #20]
 800ee2e:	009b      	lsls	r3, r3, #2
 800ee30:	693a      	ldr	r2, [r7, #16]
 800ee32:	4313      	orrs	r3, r2
 800ee34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ee36:	683b      	ldr	r3, [r7, #0]
 800ee38:	699b      	ldr	r3, [r3, #24]
 800ee3a:	009b      	lsls	r3, r3, #2
 800ee3c:	693a      	ldr	r2, [r7, #16]
 800ee3e:	4313      	orrs	r3, r2
 800ee40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ee42:	687b      	ldr	r3, [r7, #4]
 800ee44:	693a      	ldr	r2, [r7, #16]
 800ee46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	68fa      	ldr	r2, [r7, #12]
 800ee4c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ee4e:	683b      	ldr	r3, [r7, #0]
 800ee50:	685a      	ldr	r2, [r3, #4]
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	697a      	ldr	r2, [r7, #20]
 800ee5a:	621a      	str	r2, [r3, #32]
}
 800ee5c:	bf00      	nop
 800ee5e:	3718      	adds	r7, #24
 800ee60:	46bd      	mov	sp, r7
 800ee62:	bd80      	pop	{r7, pc}
 800ee64:	40012c00 	.word	0x40012c00
 800ee68:	40013400 	.word	0x40013400
 800ee6c:	08012460 	.word	0x08012460
 800ee70:	40014000 	.word	0x40014000
 800ee74:	40014400 	.word	0x40014400
 800ee78:	40014800 	.word	0x40014800

0800ee7c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ee7c:	b580      	push	{r7, lr}
 800ee7e:	b086      	sub	sp, #24
 800ee80:	af00      	add	r7, sp, #0
 800ee82:	6078      	str	r0, [r7, #4]
 800ee84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ee86:	687b      	ldr	r3, [r7, #4]
 800ee88:	6a1b      	ldr	r3, [r3, #32]
 800ee8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	6a1b      	ldr	r3, [r3, #32]
 800ee90:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	685b      	ldr	r3, [r3, #4]
 800ee9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ee9e:	687b      	ldr	r3, [r7, #4]
 800eea0:	69db      	ldr	r3, [r3, #28]
 800eea2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800eea4:	68fb      	ldr	r3, [r7, #12]
 800eea6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800eeaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eeae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800eeb0:	68fb      	ldr	r3, [r7, #12]
 800eeb2:	f023 0303 	bic.w	r3, r3, #3
 800eeb6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800eeb8:	683b      	ldr	r3, [r7, #0]
 800eeba:	681b      	ldr	r3, [r3, #0]
 800eebc:	68fa      	ldr	r2, [r7, #12]
 800eebe:	4313      	orrs	r3, r2
 800eec0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800eec2:	697b      	ldr	r3, [r7, #20]
 800eec4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800eec8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800eeca:	683b      	ldr	r3, [r7, #0]
 800eecc:	689b      	ldr	r3, [r3, #8]
 800eece:	021b      	lsls	r3, r3, #8
 800eed0:	697a      	ldr	r2, [r7, #20]
 800eed2:	4313      	orrs	r3, r2
 800eed4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	4a3b      	ldr	r2, [pc, #236]	@ (800efc8 <TIM_OC3_SetConfig+0x14c>)
 800eeda:	4293      	cmp	r3, r2
 800eedc:	d003      	beq.n	800eee6 <TIM_OC3_SetConfig+0x6a>
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	4a3a      	ldr	r2, [pc, #232]	@ (800efcc <TIM_OC3_SetConfig+0x150>)
 800eee2:	4293      	cmp	r3, r2
 800eee4:	d11a      	bne.n	800ef1c <TIM_OC3_SetConfig+0xa0>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800eee6:	683b      	ldr	r3, [r7, #0]
 800eee8:	68db      	ldr	r3, [r3, #12]
 800eeea:	2b00      	cmp	r3, #0
 800eeec:	d008      	beq.n	800ef00 <TIM_OC3_SetConfig+0x84>
 800eeee:	683b      	ldr	r3, [r7, #0]
 800eef0:	68db      	ldr	r3, [r3, #12]
 800eef2:	2b08      	cmp	r3, #8
 800eef4:	d004      	beq.n	800ef00 <TIM_OC3_SetConfig+0x84>
 800eef6:	f641 4105 	movw	r1, #7173	@ 0x1c05
 800eefa:	4835      	ldr	r0, [pc, #212]	@ (800efd0 <TIM_OC3_SetConfig+0x154>)
 800eefc:	f7f8 fbd0 	bl	80076a0 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ef00:	697b      	ldr	r3, [r7, #20]
 800ef02:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ef06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ef08:	683b      	ldr	r3, [r7, #0]
 800ef0a:	68db      	ldr	r3, [r3, #12]
 800ef0c:	021b      	lsls	r3, r3, #8
 800ef0e:	697a      	ldr	r2, [r7, #20]
 800ef10:	4313      	orrs	r3, r2
 800ef12:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ef14:	697b      	ldr	r3, [r7, #20]
 800ef16:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ef1a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	4a2a      	ldr	r2, [pc, #168]	@ (800efc8 <TIM_OC3_SetConfig+0x14c>)
 800ef20:	4293      	cmp	r3, r2
 800ef22:	d00f      	beq.n	800ef44 <TIM_OC3_SetConfig+0xc8>
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	4a29      	ldr	r2, [pc, #164]	@ (800efcc <TIM_OC3_SetConfig+0x150>)
 800ef28:	4293      	cmp	r3, r2
 800ef2a:	d00b      	beq.n	800ef44 <TIM_OC3_SetConfig+0xc8>
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	4a29      	ldr	r2, [pc, #164]	@ (800efd4 <TIM_OC3_SetConfig+0x158>)
 800ef30:	4293      	cmp	r3, r2
 800ef32:	d007      	beq.n	800ef44 <TIM_OC3_SetConfig+0xc8>
 800ef34:	687b      	ldr	r3, [r7, #4]
 800ef36:	4a28      	ldr	r2, [pc, #160]	@ (800efd8 <TIM_OC3_SetConfig+0x15c>)
 800ef38:	4293      	cmp	r3, r2
 800ef3a:	d003      	beq.n	800ef44 <TIM_OC3_SetConfig+0xc8>
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	4a27      	ldr	r2, [pc, #156]	@ (800efdc <TIM_OC3_SetConfig+0x160>)
 800ef40:	4293      	cmp	r3, r2
 800ef42:	d12f      	bne.n	800efa4 <TIM_OC3_SetConfig+0x128>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800ef44:	683b      	ldr	r3, [r7, #0]
 800ef46:	699b      	ldr	r3, [r3, #24]
 800ef48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ef4c:	d008      	beq.n	800ef60 <TIM_OC3_SetConfig+0xe4>
 800ef4e:	683b      	ldr	r3, [r7, #0]
 800ef50:	699b      	ldr	r3, [r3, #24]
 800ef52:	2b00      	cmp	r3, #0
 800ef54:	d004      	beq.n	800ef60 <TIM_OC3_SetConfig+0xe4>
 800ef56:	f641 4112 	movw	r1, #7186	@ 0x1c12
 800ef5a:	481d      	ldr	r0, [pc, #116]	@ (800efd0 <TIM_OC3_SetConfig+0x154>)
 800ef5c:	f7f8 fba0 	bl	80076a0 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800ef60:	683b      	ldr	r3, [r7, #0]
 800ef62:	695b      	ldr	r3, [r3, #20]
 800ef64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ef68:	d008      	beq.n	800ef7c <TIM_OC3_SetConfig+0x100>
 800ef6a:	683b      	ldr	r3, [r7, #0]
 800ef6c:	695b      	ldr	r3, [r3, #20]
 800ef6e:	2b00      	cmp	r3, #0
 800ef70:	d004      	beq.n	800ef7c <TIM_OC3_SetConfig+0x100>
 800ef72:	f641 4113 	movw	r1, #7187	@ 0x1c13
 800ef76:	4816      	ldr	r0, [pc, #88]	@ (800efd0 <TIM_OC3_SetConfig+0x154>)
 800ef78:	f7f8 fb92 	bl	80076a0 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ef7c:	693b      	ldr	r3, [r7, #16]
 800ef7e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ef82:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ef84:	693b      	ldr	r3, [r7, #16]
 800ef86:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ef8a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ef8c:	683b      	ldr	r3, [r7, #0]
 800ef8e:	695b      	ldr	r3, [r3, #20]
 800ef90:	011b      	lsls	r3, r3, #4
 800ef92:	693a      	ldr	r2, [r7, #16]
 800ef94:	4313      	orrs	r3, r2
 800ef96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ef98:	683b      	ldr	r3, [r7, #0]
 800ef9a:	699b      	ldr	r3, [r3, #24]
 800ef9c:	011b      	lsls	r3, r3, #4
 800ef9e:	693a      	ldr	r2, [r7, #16]
 800efa0:	4313      	orrs	r3, r2
 800efa2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	693a      	ldr	r2, [r7, #16]
 800efa8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	68fa      	ldr	r2, [r7, #12]
 800efae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800efb0:	683b      	ldr	r3, [r7, #0]
 800efb2:	685a      	ldr	r2, [r3, #4]
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	697a      	ldr	r2, [r7, #20]
 800efbc:	621a      	str	r2, [r3, #32]
}
 800efbe:	bf00      	nop
 800efc0:	3718      	adds	r7, #24
 800efc2:	46bd      	mov	sp, r7
 800efc4:	bd80      	pop	{r7, pc}
 800efc6:	bf00      	nop
 800efc8:	40012c00 	.word	0x40012c00
 800efcc:	40013400 	.word	0x40013400
 800efd0:	08012460 	.word	0x08012460
 800efd4:	40014000 	.word	0x40014000
 800efd8:	40014400 	.word	0x40014400
 800efdc:	40014800 	.word	0x40014800

0800efe0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800efe0:	b580      	push	{r7, lr}
 800efe2:	b086      	sub	sp, #24
 800efe4:	af00      	add	r7, sp, #0
 800efe6:	6078      	str	r0, [r7, #4]
 800efe8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800efea:	687b      	ldr	r3, [r7, #4]
 800efec:	6a1b      	ldr	r3, [r3, #32]
 800efee:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	6a1b      	ldr	r3, [r3, #32]
 800eff4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	685b      	ldr	r3, [r3, #4]
 800f000:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f002:	687b      	ldr	r3, [r7, #4]
 800f004:	69db      	ldr	r3, [r3, #28]
 800f006:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f008:	68fb      	ldr	r3, [r7, #12]
 800f00a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800f00e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f012:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f014:	68fb      	ldr	r3, [r7, #12]
 800f016:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f01a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f01c:	683b      	ldr	r3, [r7, #0]
 800f01e:	681b      	ldr	r3, [r3, #0]
 800f020:	021b      	lsls	r3, r3, #8
 800f022:	68fa      	ldr	r2, [r7, #12]
 800f024:	4313      	orrs	r3, r2
 800f026:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f028:	693b      	ldr	r3, [r7, #16]
 800f02a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f02e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f030:	683b      	ldr	r3, [r7, #0]
 800f032:	689b      	ldr	r3, [r3, #8]
 800f034:	031b      	lsls	r3, r3, #12
 800f036:	693a      	ldr	r2, [r7, #16]
 800f038:	4313      	orrs	r3, r2
 800f03a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	4a1e      	ldr	r2, [pc, #120]	@ (800f0b8 <TIM_OC4_SetConfig+0xd8>)
 800f040:	4293      	cmp	r3, r2
 800f042:	d00f      	beq.n	800f064 <TIM_OC4_SetConfig+0x84>
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	4a1d      	ldr	r2, [pc, #116]	@ (800f0bc <TIM_OC4_SetConfig+0xdc>)
 800f048:	4293      	cmp	r3, r2
 800f04a:	d00b      	beq.n	800f064 <TIM_OC4_SetConfig+0x84>
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	4a1c      	ldr	r2, [pc, #112]	@ (800f0c0 <TIM_OC4_SetConfig+0xe0>)
 800f050:	4293      	cmp	r3, r2
 800f052:	d007      	beq.n	800f064 <TIM_OC4_SetConfig+0x84>
 800f054:	687b      	ldr	r3, [r7, #4]
 800f056:	4a1b      	ldr	r2, [pc, #108]	@ (800f0c4 <TIM_OC4_SetConfig+0xe4>)
 800f058:	4293      	cmp	r3, r2
 800f05a:	d003      	beq.n	800f064 <TIM_OC4_SetConfig+0x84>
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	4a1a      	ldr	r2, [pc, #104]	@ (800f0c8 <TIM_OC4_SetConfig+0xe8>)
 800f060:	4293      	cmp	r3, r2
 800f062:	d117      	bne.n	800f094 <TIM_OC4_SetConfig+0xb4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800f064:	683b      	ldr	r3, [r7, #0]
 800f066:	695b      	ldr	r3, [r3, #20]
 800f068:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f06c:	d008      	beq.n	800f080 <TIM_OC4_SetConfig+0xa0>
 800f06e:	683b      	ldr	r3, [r7, #0]
 800f070:	695b      	ldr	r3, [r3, #20]
 800f072:	2b00      	cmp	r3, #0
 800f074:	d004      	beq.n	800f080 <TIM_OC4_SetConfig+0xa0>
 800f076:	f641 4152 	movw	r1, #7250	@ 0x1c52
 800f07a:	4814      	ldr	r0, [pc, #80]	@ (800f0cc <TIM_OC4_SetConfig+0xec>)
 800f07c:	f7f8 fb10 	bl	80076a0 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f080:	697b      	ldr	r3, [r7, #20]
 800f082:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f086:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f088:	683b      	ldr	r3, [r7, #0]
 800f08a:	695b      	ldr	r3, [r3, #20]
 800f08c:	019b      	lsls	r3, r3, #6
 800f08e:	697a      	ldr	r2, [r7, #20]
 800f090:	4313      	orrs	r3, r2
 800f092:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f094:	687b      	ldr	r3, [r7, #4]
 800f096:	697a      	ldr	r2, [r7, #20]
 800f098:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	68fa      	ldr	r2, [r7, #12]
 800f09e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f0a0:	683b      	ldr	r3, [r7, #0]
 800f0a2:	685a      	ldr	r2, [r3, #4]
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	693a      	ldr	r2, [r7, #16]
 800f0ac:	621a      	str	r2, [r3, #32]
}
 800f0ae:	bf00      	nop
 800f0b0:	3718      	adds	r7, #24
 800f0b2:	46bd      	mov	sp, r7
 800f0b4:	bd80      	pop	{r7, pc}
 800f0b6:	bf00      	nop
 800f0b8:	40012c00 	.word	0x40012c00
 800f0bc:	40013400 	.word	0x40013400
 800f0c0:	40014000 	.word	0x40014000
 800f0c4:	40014400 	.word	0x40014400
 800f0c8:	40014800 	.word	0x40014800
 800f0cc:	08012460 	.word	0x08012460

0800f0d0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f0d0:	b480      	push	{r7}
 800f0d2:	b087      	sub	sp, #28
 800f0d4:	af00      	add	r7, sp, #0
 800f0d6:	6078      	str	r0, [r7, #4]
 800f0d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f0da:	687b      	ldr	r3, [r7, #4]
 800f0dc:	6a1b      	ldr	r3, [r3, #32]
 800f0de:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	6a1b      	ldr	r3, [r3, #32]
 800f0e4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	685b      	ldr	r3, [r3, #4]
 800f0f0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f0f2:	687b      	ldr	r3, [r7, #4]
 800f0f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f0f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800f0f8:	68fb      	ldr	r3, [r7, #12]
 800f0fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f0fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f102:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f104:	683b      	ldr	r3, [r7, #0]
 800f106:	681b      	ldr	r3, [r3, #0]
 800f108:	68fa      	ldr	r2, [r7, #12]
 800f10a:	4313      	orrs	r3, r2
 800f10c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800f10e:	693b      	ldr	r3, [r7, #16]
 800f110:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800f114:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800f116:	683b      	ldr	r3, [r7, #0]
 800f118:	689b      	ldr	r3, [r3, #8]
 800f11a:	041b      	lsls	r3, r3, #16
 800f11c:	693a      	ldr	r2, [r7, #16]
 800f11e:	4313      	orrs	r3, r2
 800f120:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	4a17      	ldr	r2, [pc, #92]	@ (800f184 <TIM_OC5_SetConfig+0xb4>)
 800f126:	4293      	cmp	r3, r2
 800f128:	d00f      	beq.n	800f14a <TIM_OC5_SetConfig+0x7a>
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	4a16      	ldr	r2, [pc, #88]	@ (800f188 <TIM_OC5_SetConfig+0xb8>)
 800f12e:	4293      	cmp	r3, r2
 800f130:	d00b      	beq.n	800f14a <TIM_OC5_SetConfig+0x7a>
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	4a15      	ldr	r2, [pc, #84]	@ (800f18c <TIM_OC5_SetConfig+0xbc>)
 800f136:	4293      	cmp	r3, r2
 800f138:	d007      	beq.n	800f14a <TIM_OC5_SetConfig+0x7a>
 800f13a:	687b      	ldr	r3, [r7, #4]
 800f13c:	4a14      	ldr	r2, [pc, #80]	@ (800f190 <TIM_OC5_SetConfig+0xc0>)
 800f13e:	4293      	cmp	r3, r2
 800f140:	d003      	beq.n	800f14a <TIM_OC5_SetConfig+0x7a>
 800f142:	687b      	ldr	r3, [r7, #4]
 800f144:	4a13      	ldr	r2, [pc, #76]	@ (800f194 <TIM_OC5_SetConfig+0xc4>)
 800f146:	4293      	cmp	r3, r2
 800f148:	d109      	bne.n	800f15e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800f14a:	697b      	ldr	r3, [r7, #20]
 800f14c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f150:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800f152:	683b      	ldr	r3, [r7, #0]
 800f154:	695b      	ldr	r3, [r3, #20]
 800f156:	021b      	lsls	r3, r3, #8
 800f158:	697a      	ldr	r2, [r7, #20]
 800f15a:	4313      	orrs	r3, r2
 800f15c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f15e:	687b      	ldr	r3, [r7, #4]
 800f160:	697a      	ldr	r2, [r7, #20]
 800f162:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	68fa      	ldr	r2, [r7, #12]
 800f168:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800f16a:	683b      	ldr	r3, [r7, #0]
 800f16c:	685a      	ldr	r2, [r3, #4]
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	693a      	ldr	r2, [r7, #16]
 800f176:	621a      	str	r2, [r3, #32]
}
 800f178:	bf00      	nop
 800f17a:	371c      	adds	r7, #28
 800f17c:	46bd      	mov	sp, r7
 800f17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f182:	4770      	bx	lr
 800f184:	40012c00 	.word	0x40012c00
 800f188:	40013400 	.word	0x40013400
 800f18c:	40014000 	.word	0x40014000
 800f190:	40014400 	.word	0x40014400
 800f194:	40014800 	.word	0x40014800

0800f198 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f198:	b480      	push	{r7}
 800f19a:	b087      	sub	sp, #28
 800f19c:	af00      	add	r7, sp, #0
 800f19e:	6078      	str	r0, [r7, #4]
 800f1a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	6a1b      	ldr	r3, [r3, #32]
 800f1a6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	6a1b      	ldr	r3, [r3, #32]
 800f1ac:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	685b      	ldr	r3, [r3, #4]
 800f1b8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f1be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800f1c0:	68fb      	ldr	r3, [r7, #12]
 800f1c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800f1c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f1ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f1cc:	683b      	ldr	r3, [r7, #0]
 800f1ce:	681b      	ldr	r3, [r3, #0]
 800f1d0:	021b      	lsls	r3, r3, #8
 800f1d2:	68fa      	ldr	r2, [r7, #12]
 800f1d4:	4313      	orrs	r3, r2
 800f1d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800f1d8:	693b      	ldr	r3, [r7, #16]
 800f1da:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800f1de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800f1e0:	683b      	ldr	r3, [r7, #0]
 800f1e2:	689b      	ldr	r3, [r3, #8]
 800f1e4:	051b      	lsls	r3, r3, #20
 800f1e6:	693a      	ldr	r2, [r7, #16]
 800f1e8:	4313      	orrs	r3, r2
 800f1ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	4a18      	ldr	r2, [pc, #96]	@ (800f250 <TIM_OC6_SetConfig+0xb8>)
 800f1f0:	4293      	cmp	r3, r2
 800f1f2:	d00f      	beq.n	800f214 <TIM_OC6_SetConfig+0x7c>
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	4a17      	ldr	r2, [pc, #92]	@ (800f254 <TIM_OC6_SetConfig+0xbc>)
 800f1f8:	4293      	cmp	r3, r2
 800f1fa:	d00b      	beq.n	800f214 <TIM_OC6_SetConfig+0x7c>
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	4a16      	ldr	r2, [pc, #88]	@ (800f258 <TIM_OC6_SetConfig+0xc0>)
 800f200:	4293      	cmp	r3, r2
 800f202:	d007      	beq.n	800f214 <TIM_OC6_SetConfig+0x7c>
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	4a15      	ldr	r2, [pc, #84]	@ (800f25c <TIM_OC6_SetConfig+0xc4>)
 800f208:	4293      	cmp	r3, r2
 800f20a:	d003      	beq.n	800f214 <TIM_OC6_SetConfig+0x7c>
 800f20c:	687b      	ldr	r3, [r7, #4]
 800f20e:	4a14      	ldr	r2, [pc, #80]	@ (800f260 <TIM_OC6_SetConfig+0xc8>)
 800f210:	4293      	cmp	r3, r2
 800f212:	d109      	bne.n	800f228 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800f214:	697b      	ldr	r3, [r7, #20]
 800f216:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800f21a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800f21c:	683b      	ldr	r3, [r7, #0]
 800f21e:	695b      	ldr	r3, [r3, #20]
 800f220:	029b      	lsls	r3, r3, #10
 800f222:	697a      	ldr	r2, [r7, #20]
 800f224:	4313      	orrs	r3, r2
 800f226:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f228:	687b      	ldr	r3, [r7, #4]
 800f22a:	697a      	ldr	r2, [r7, #20]
 800f22c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	68fa      	ldr	r2, [r7, #12]
 800f232:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800f234:	683b      	ldr	r3, [r7, #0]
 800f236:	685a      	ldr	r2, [r3, #4]
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f23c:	687b      	ldr	r3, [r7, #4]
 800f23e:	693a      	ldr	r2, [r7, #16]
 800f240:	621a      	str	r2, [r3, #32]
}
 800f242:	bf00      	nop
 800f244:	371c      	adds	r7, #28
 800f246:	46bd      	mov	sp, r7
 800f248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f24c:	4770      	bx	lr
 800f24e:	bf00      	nop
 800f250:	40012c00 	.word	0x40012c00
 800f254:	40013400 	.word	0x40013400
 800f258:	40014000 	.word	0x40014000
 800f25c:	40014400 	.word	0x40014400
 800f260:	40014800 	.word	0x40014800

0800f264 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f264:	b480      	push	{r7}
 800f266:	b087      	sub	sp, #28
 800f268:	af00      	add	r7, sp, #0
 800f26a:	60f8      	str	r0, [r7, #12]
 800f26c:	60b9      	str	r1, [r7, #8]
 800f26e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800f270:	68fb      	ldr	r3, [r7, #12]
 800f272:	6a1b      	ldr	r3, [r3, #32]
 800f274:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f276:	68fb      	ldr	r3, [r7, #12]
 800f278:	6a1b      	ldr	r3, [r3, #32]
 800f27a:	f023 0201 	bic.w	r2, r3, #1
 800f27e:	68fb      	ldr	r3, [r7, #12]
 800f280:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f282:	68fb      	ldr	r3, [r7, #12]
 800f284:	699b      	ldr	r3, [r3, #24]
 800f286:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f288:	693b      	ldr	r3, [r7, #16]
 800f28a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800f28e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	011b      	lsls	r3, r3, #4
 800f294:	693a      	ldr	r2, [r7, #16]
 800f296:	4313      	orrs	r3, r2
 800f298:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f29a:	697b      	ldr	r3, [r7, #20]
 800f29c:	f023 030a 	bic.w	r3, r3, #10
 800f2a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800f2a2:	697a      	ldr	r2, [r7, #20]
 800f2a4:	68bb      	ldr	r3, [r7, #8]
 800f2a6:	4313      	orrs	r3, r2
 800f2a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f2aa:	68fb      	ldr	r3, [r7, #12]
 800f2ac:	693a      	ldr	r2, [r7, #16]
 800f2ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f2b0:	68fb      	ldr	r3, [r7, #12]
 800f2b2:	697a      	ldr	r2, [r7, #20]
 800f2b4:	621a      	str	r2, [r3, #32]
}
 800f2b6:	bf00      	nop
 800f2b8:	371c      	adds	r7, #28
 800f2ba:	46bd      	mov	sp, r7
 800f2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2c0:	4770      	bx	lr

0800f2c2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f2c2:	b480      	push	{r7}
 800f2c4:	b087      	sub	sp, #28
 800f2c6:	af00      	add	r7, sp, #0
 800f2c8:	60f8      	str	r0, [r7, #12]
 800f2ca:	60b9      	str	r1, [r7, #8]
 800f2cc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800f2ce:	68fb      	ldr	r3, [r7, #12]
 800f2d0:	6a1b      	ldr	r3, [r3, #32]
 800f2d2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f2d4:	68fb      	ldr	r3, [r7, #12]
 800f2d6:	6a1b      	ldr	r3, [r3, #32]
 800f2d8:	f023 0210 	bic.w	r2, r3, #16
 800f2dc:	68fb      	ldr	r3, [r7, #12]
 800f2de:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f2e0:	68fb      	ldr	r3, [r7, #12]
 800f2e2:	699b      	ldr	r3, [r3, #24]
 800f2e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f2e6:	693b      	ldr	r3, [r7, #16]
 800f2e8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800f2ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	031b      	lsls	r3, r3, #12
 800f2f2:	693a      	ldr	r2, [r7, #16]
 800f2f4:	4313      	orrs	r3, r2
 800f2f6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f2f8:	697b      	ldr	r3, [r7, #20]
 800f2fa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800f2fe:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800f300:	68bb      	ldr	r3, [r7, #8]
 800f302:	011b      	lsls	r3, r3, #4
 800f304:	697a      	ldr	r2, [r7, #20]
 800f306:	4313      	orrs	r3, r2
 800f308:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f30a:	68fb      	ldr	r3, [r7, #12]
 800f30c:	693a      	ldr	r2, [r7, #16]
 800f30e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f310:	68fb      	ldr	r3, [r7, #12]
 800f312:	697a      	ldr	r2, [r7, #20]
 800f314:	621a      	str	r2, [r3, #32]
}
 800f316:	bf00      	nop
 800f318:	371c      	adds	r7, #28
 800f31a:	46bd      	mov	sp, r7
 800f31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f320:	4770      	bx	lr

0800f322 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800f322:	b480      	push	{r7}
 800f324:	b085      	sub	sp, #20
 800f326:	af00      	add	r7, sp, #0
 800f328:	6078      	str	r0, [r7, #4]
 800f32a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	689b      	ldr	r3, [r3, #8]
 800f330:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800f332:	68fb      	ldr	r3, [r7, #12]
 800f334:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f338:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f33a:	683a      	ldr	r2, [r7, #0]
 800f33c:	68fb      	ldr	r3, [r7, #12]
 800f33e:	4313      	orrs	r3, r2
 800f340:	f043 0307 	orr.w	r3, r3, #7
 800f344:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f346:	687b      	ldr	r3, [r7, #4]
 800f348:	68fa      	ldr	r2, [r7, #12]
 800f34a:	609a      	str	r2, [r3, #8]
}
 800f34c:	bf00      	nop
 800f34e:	3714      	adds	r7, #20
 800f350:	46bd      	mov	sp, r7
 800f352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f356:	4770      	bx	lr

0800f358 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800f358:	b480      	push	{r7}
 800f35a:	b087      	sub	sp, #28
 800f35c:	af00      	add	r7, sp, #0
 800f35e:	60f8      	str	r0, [r7, #12]
 800f360:	60b9      	str	r1, [r7, #8]
 800f362:	607a      	str	r2, [r7, #4]
 800f364:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800f366:	68fb      	ldr	r3, [r7, #12]
 800f368:	689b      	ldr	r3, [r3, #8]
 800f36a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f36c:	697b      	ldr	r3, [r7, #20]
 800f36e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f372:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800f374:	683b      	ldr	r3, [r7, #0]
 800f376:	021a      	lsls	r2, r3, #8
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	431a      	orrs	r2, r3
 800f37c:	68bb      	ldr	r3, [r7, #8]
 800f37e:	4313      	orrs	r3, r2
 800f380:	697a      	ldr	r2, [r7, #20]
 800f382:	4313      	orrs	r3, r2
 800f384:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f386:	68fb      	ldr	r3, [r7, #12]
 800f388:	697a      	ldr	r2, [r7, #20]
 800f38a:	609a      	str	r2, [r3, #8]
}
 800f38c:	bf00      	nop
 800f38e:	371c      	adds	r7, #28
 800f390:	46bd      	mov	sp, r7
 800f392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f396:	4770      	bx	lr

0800f398 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800f398:	b580      	push	{r7, lr}
 800f39a:	b086      	sub	sp, #24
 800f39c:	af00      	add	r7, sp, #0
 800f39e:	60f8      	str	r0, [r7, #12]
 800f3a0:	60b9      	str	r1, [r7, #8]
 800f3a2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 800f3a4:	68fb      	ldr	r3, [r7, #12]
 800f3a6:	4a2f      	ldr	r2, [pc, #188]	@ (800f464 <TIM_CCxChannelCmd+0xcc>)
 800f3a8:	4293      	cmp	r3, r2
 800f3aa:	d024      	beq.n	800f3f6 <TIM_CCxChannelCmd+0x5e>
 800f3ac:	68fb      	ldr	r3, [r7, #12]
 800f3ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f3b2:	d020      	beq.n	800f3f6 <TIM_CCxChannelCmd+0x5e>
 800f3b4:	68fb      	ldr	r3, [r7, #12]
 800f3b6:	4a2c      	ldr	r2, [pc, #176]	@ (800f468 <TIM_CCxChannelCmd+0xd0>)
 800f3b8:	4293      	cmp	r3, r2
 800f3ba:	d01c      	beq.n	800f3f6 <TIM_CCxChannelCmd+0x5e>
 800f3bc:	68fb      	ldr	r3, [r7, #12]
 800f3be:	4a2b      	ldr	r2, [pc, #172]	@ (800f46c <TIM_CCxChannelCmd+0xd4>)
 800f3c0:	4293      	cmp	r3, r2
 800f3c2:	d018      	beq.n	800f3f6 <TIM_CCxChannelCmd+0x5e>
 800f3c4:	68fb      	ldr	r3, [r7, #12]
 800f3c6:	4a2a      	ldr	r2, [pc, #168]	@ (800f470 <TIM_CCxChannelCmd+0xd8>)
 800f3c8:	4293      	cmp	r3, r2
 800f3ca:	d014      	beq.n	800f3f6 <TIM_CCxChannelCmd+0x5e>
 800f3cc:	68fb      	ldr	r3, [r7, #12]
 800f3ce:	4a29      	ldr	r2, [pc, #164]	@ (800f474 <TIM_CCxChannelCmd+0xdc>)
 800f3d0:	4293      	cmp	r3, r2
 800f3d2:	d010      	beq.n	800f3f6 <TIM_CCxChannelCmd+0x5e>
 800f3d4:	68fb      	ldr	r3, [r7, #12]
 800f3d6:	4a28      	ldr	r2, [pc, #160]	@ (800f478 <TIM_CCxChannelCmd+0xe0>)
 800f3d8:	4293      	cmp	r3, r2
 800f3da:	d00c      	beq.n	800f3f6 <TIM_CCxChannelCmd+0x5e>
 800f3dc:	68fb      	ldr	r3, [r7, #12]
 800f3de:	4a27      	ldr	r2, [pc, #156]	@ (800f47c <TIM_CCxChannelCmd+0xe4>)
 800f3e0:	4293      	cmp	r3, r2
 800f3e2:	d008      	beq.n	800f3f6 <TIM_CCxChannelCmd+0x5e>
 800f3e4:	68fb      	ldr	r3, [r7, #12]
 800f3e6:	4a26      	ldr	r2, [pc, #152]	@ (800f480 <TIM_CCxChannelCmd+0xe8>)
 800f3e8:	4293      	cmp	r3, r2
 800f3ea:	d004      	beq.n	800f3f6 <TIM_CCxChannelCmd+0x5e>
 800f3ec:	f641 61ac 	movw	r1, #7852	@ 0x1eac
 800f3f0:	4824      	ldr	r0, [pc, #144]	@ (800f484 <TIM_CCxChannelCmd+0xec>)
 800f3f2:	f7f8 f955 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 800f3f6:	68bb      	ldr	r3, [r7, #8]
 800f3f8:	2b00      	cmp	r3, #0
 800f3fa:	d016      	beq.n	800f42a <TIM_CCxChannelCmd+0x92>
 800f3fc:	68bb      	ldr	r3, [r7, #8]
 800f3fe:	2b04      	cmp	r3, #4
 800f400:	d013      	beq.n	800f42a <TIM_CCxChannelCmd+0x92>
 800f402:	68bb      	ldr	r3, [r7, #8]
 800f404:	2b08      	cmp	r3, #8
 800f406:	d010      	beq.n	800f42a <TIM_CCxChannelCmd+0x92>
 800f408:	68bb      	ldr	r3, [r7, #8]
 800f40a:	2b0c      	cmp	r3, #12
 800f40c:	d00d      	beq.n	800f42a <TIM_CCxChannelCmd+0x92>
 800f40e:	68bb      	ldr	r3, [r7, #8]
 800f410:	2b10      	cmp	r3, #16
 800f412:	d00a      	beq.n	800f42a <TIM_CCxChannelCmd+0x92>
 800f414:	68bb      	ldr	r3, [r7, #8]
 800f416:	2b14      	cmp	r3, #20
 800f418:	d007      	beq.n	800f42a <TIM_CCxChannelCmd+0x92>
 800f41a:	68bb      	ldr	r3, [r7, #8]
 800f41c:	2b3c      	cmp	r3, #60	@ 0x3c
 800f41e:	d004      	beq.n	800f42a <TIM_CCxChannelCmd+0x92>
 800f420:	f641 61ad 	movw	r1, #7853	@ 0x1ead
 800f424:	4817      	ldr	r0, [pc, #92]	@ (800f484 <TIM_CCxChannelCmd+0xec>)
 800f426:	f7f8 f93b 	bl	80076a0 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800f42a:	68bb      	ldr	r3, [r7, #8]
 800f42c:	f003 031f 	and.w	r3, r3, #31
 800f430:	2201      	movs	r2, #1
 800f432:	fa02 f303 	lsl.w	r3, r2, r3
 800f436:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800f438:	68fb      	ldr	r3, [r7, #12]
 800f43a:	6a1a      	ldr	r2, [r3, #32]
 800f43c:	697b      	ldr	r3, [r7, #20]
 800f43e:	43db      	mvns	r3, r3
 800f440:	401a      	ands	r2, r3
 800f442:	68fb      	ldr	r3, [r7, #12]
 800f444:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800f446:	68fb      	ldr	r3, [r7, #12]
 800f448:	6a1a      	ldr	r2, [r3, #32]
 800f44a:	68bb      	ldr	r3, [r7, #8]
 800f44c:	f003 031f 	and.w	r3, r3, #31
 800f450:	6879      	ldr	r1, [r7, #4]
 800f452:	fa01 f303 	lsl.w	r3, r1, r3
 800f456:	431a      	orrs	r2, r3
 800f458:	68fb      	ldr	r3, [r7, #12]
 800f45a:	621a      	str	r2, [r3, #32]
}
 800f45c:	bf00      	nop
 800f45e:	3718      	adds	r7, #24
 800f460:	46bd      	mov	sp, r7
 800f462:	bd80      	pop	{r7, pc}
 800f464:	40012c00 	.word	0x40012c00
 800f468:	40000400 	.word	0x40000400
 800f46c:	40000800 	.word	0x40000800
 800f470:	40000c00 	.word	0x40000c00
 800f474:	40013400 	.word	0x40013400
 800f478:	40014000 	.word	0x40014000
 800f47c:	40014400 	.word	0x40014400
 800f480:	40014800 	.word	0x40014800
 800f484:	08012460 	.word	0x08012460

0800f488 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f488:	b580      	push	{r7, lr}
 800f48a:	b084      	sub	sp, #16
 800f48c:	af00      	add	r7, sp, #0
 800f48e:	6078      	str	r0, [r7, #4]
 800f490:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	681b      	ldr	r3, [r3, #0]
 800f496:	4a34      	ldr	r2, [pc, #208]	@ (800f568 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800f498:	4293      	cmp	r3, r2
 800f49a:	d02c      	beq.n	800f4f6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800f49c:	687b      	ldr	r3, [r7, #4]
 800f49e:	681b      	ldr	r3, [r3, #0]
 800f4a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f4a4:	d027      	beq.n	800f4f6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	681b      	ldr	r3, [r3, #0]
 800f4aa:	4a30      	ldr	r2, [pc, #192]	@ (800f56c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800f4ac:	4293      	cmp	r3, r2
 800f4ae:	d022      	beq.n	800f4f6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	681b      	ldr	r3, [r3, #0]
 800f4b4:	4a2e      	ldr	r2, [pc, #184]	@ (800f570 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800f4b6:	4293      	cmp	r3, r2
 800f4b8:	d01d      	beq.n	800f4f6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	681b      	ldr	r3, [r3, #0]
 800f4be:	4a2d      	ldr	r2, [pc, #180]	@ (800f574 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800f4c0:	4293      	cmp	r3, r2
 800f4c2:	d018      	beq.n	800f4f6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	681b      	ldr	r3, [r3, #0]
 800f4c8:	4a2b      	ldr	r2, [pc, #172]	@ (800f578 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800f4ca:	4293      	cmp	r3, r2
 800f4cc:	d013      	beq.n	800f4f6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	681b      	ldr	r3, [r3, #0]
 800f4d2:	4a2a      	ldr	r2, [pc, #168]	@ (800f57c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800f4d4:	4293      	cmp	r3, r2
 800f4d6:	d00e      	beq.n	800f4f6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	681b      	ldr	r3, [r3, #0]
 800f4dc:	4a28      	ldr	r2, [pc, #160]	@ (800f580 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800f4de:	4293      	cmp	r3, r2
 800f4e0:	d009      	beq.n	800f4f6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	681b      	ldr	r3, [r3, #0]
 800f4e6:	4a27      	ldr	r2, [pc, #156]	@ (800f584 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800f4e8:	4293      	cmp	r3, r2
 800f4ea:	d004      	beq.n	800f4f6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800f4ec:	f240 71ac 	movw	r1, #1964	@ 0x7ac
 800f4f0:	4825      	ldr	r0, [pc, #148]	@ (800f588 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800f4f2:	f7f8 f8d5 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800f4f6:	683b      	ldr	r3, [r7, #0]
 800f4f8:	681b      	ldr	r3, [r3, #0]
 800f4fa:	2b00      	cmp	r3, #0
 800f4fc:	d020      	beq.n	800f540 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800f4fe:	683b      	ldr	r3, [r7, #0]
 800f500:	681b      	ldr	r3, [r3, #0]
 800f502:	2b10      	cmp	r3, #16
 800f504:	d01c      	beq.n	800f540 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800f506:	683b      	ldr	r3, [r7, #0]
 800f508:	681b      	ldr	r3, [r3, #0]
 800f50a:	2b20      	cmp	r3, #32
 800f50c:	d018      	beq.n	800f540 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800f50e:	683b      	ldr	r3, [r7, #0]
 800f510:	681b      	ldr	r3, [r3, #0]
 800f512:	2b30      	cmp	r3, #48	@ 0x30
 800f514:	d014      	beq.n	800f540 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800f516:	683b      	ldr	r3, [r7, #0]
 800f518:	681b      	ldr	r3, [r3, #0]
 800f51a:	2b40      	cmp	r3, #64	@ 0x40
 800f51c:	d010      	beq.n	800f540 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800f51e:	683b      	ldr	r3, [r7, #0]
 800f520:	681b      	ldr	r3, [r3, #0]
 800f522:	2b50      	cmp	r3, #80	@ 0x50
 800f524:	d00c      	beq.n	800f540 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800f526:	683b      	ldr	r3, [r7, #0]
 800f528:	681b      	ldr	r3, [r3, #0]
 800f52a:	2b60      	cmp	r3, #96	@ 0x60
 800f52c:	d008      	beq.n	800f540 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800f52e:	683b      	ldr	r3, [r7, #0]
 800f530:	681b      	ldr	r3, [r3, #0]
 800f532:	2b70      	cmp	r3, #112	@ 0x70
 800f534:	d004      	beq.n	800f540 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800f536:	f240 71ad 	movw	r1, #1965	@ 0x7ad
 800f53a:	4813      	ldr	r0, [pc, #76]	@ (800f588 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800f53c:	f7f8 f8b0 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800f540:	683b      	ldr	r3, [r7, #0]
 800f542:	689b      	ldr	r3, [r3, #8]
 800f544:	2b80      	cmp	r3, #128	@ 0x80
 800f546:	d008      	beq.n	800f55a <HAL_TIMEx_MasterConfigSynchronization+0xd2>
 800f548:	683b      	ldr	r3, [r7, #0]
 800f54a:	689b      	ldr	r3, [r3, #8]
 800f54c:	2b00      	cmp	r3, #0
 800f54e:	d004      	beq.n	800f55a <HAL_TIMEx_MasterConfigSynchronization+0xd2>
 800f550:	f240 71ae 	movw	r1, #1966	@ 0x7ae
 800f554:	480c      	ldr	r0, [pc, #48]	@ (800f588 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800f556:	f7f8 f8a3 	bl	80076a0 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f560:	2b01      	cmp	r3, #1
 800f562:	d113      	bne.n	800f58c <HAL_TIMEx_MasterConfigSynchronization+0x104>
 800f564:	2302      	movs	r3, #2
 800f566:	e0d3      	b.n	800f710 <HAL_TIMEx_MasterConfigSynchronization+0x288>
 800f568:	40012c00 	.word	0x40012c00
 800f56c:	40000400 	.word	0x40000400
 800f570:	40000800 	.word	0x40000800
 800f574:	40000c00 	.word	0x40000c00
 800f578:	40001000 	.word	0x40001000
 800f57c:	40001400 	.word	0x40001400
 800f580:	40013400 	.word	0x40013400
 800f584:	40014000 	.word	0x40014000
 800f588:	08012498 	.word	0x08012498
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	2201      	movs	r2, #1
 800f590:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	2202      	movs	r2, #2
 800f598:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	681b      	ldr	r3, [r3, #0]
 800f5a0:	685b      	ldr	r3, [r3, #4]
 800f5a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	681b      	ldr	r3, [r3, #0]
 800f5a8:	689b      	ldr	r3, [r3, #8]
 800f5aa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	681b      	ldr	r3, [r3, #0]
 800f5b0:	4a59      	ldr	r2, [pc, #356]	@ (800f718 <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 800f5b2:	4293      	cmp	r3, r2
 800f5b4:	d004      	beq.n	800f5c0 <HAL_TIMEx_MasterConfigSynchronization+0x138>
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	681b      	ldr	r3, [r3, #0]
 800f5ba:	4a58      	ldr	r2, [pc, #352]	@ (800f71c <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 800f5bc:	4293      	cmp	r3, r2
 800f5be:	d161      	bne.n	800f684 <HAL_TIMEx_MasterConfigSynchronization+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 800f5c0:	683b      	ldr	r3, [r7, #0]
 800f5c2:	685b      	ldr	r3, [r3, #4]
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	d054      	beq.n	800f672 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f5c8:	683b      	ldr	r3, [r7, #0]
 800f5ca:	685b      	ldr	r3, [r3, #4]
 800f5cc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f5d0:	d04f      	beq.n	800f672 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f5d2:	683b      	ldr	r3, [r7, #0]
 800f5d4:	685b      	ldr	r3, [r3, #4]
 800f5d6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f5da:	d04a      	beq.n	800f672 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f5dc:	683b      	ldr	r3, [r7, #0]
 800f5de:	685b      	ldr	r3, [r3, #4]
 800f5e0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800f5e4:	d045      	beq.n	800f672 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f5e6:	683b      	ldr	r3, [r7, #0]
 800f5e8:	685b      	ldr	r3, [r3, #4]
 800f5ea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f5ee:	d040      	beq.n	800f672 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f5f0:	683b      	ldr	r3, [r7, #0]
 800f5f2:	685b      	ldr	r3, [r3, #4]
 800f5f4:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800f5f8:	d03b      	beq.n	800f672 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f5fa:	683b      	ldr	r3, [r7, #0]
 800f5fc:	685b      	ldr	r3, [r3, #4]
 800f5fe:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f602:	d036      	beq.n	800f672 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f604:	683b      	ldr	r3, [r7, #0]
 800f606:	685b      	ldr	r3, [r3, #4]
 800f608:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f60c:	d031      	beq.n	800f672 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f60e:	683b      	ldr	r3, [r7, #0]
 800f610:	685b      	ldr	r3, [r3, #4]
 800f612:	f5b3 0fe0 	cmp.w	r3, #7340032	@ 0x700000
 800f616:	d02c      	beq.n	800f672 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f618:	683b      	ldr	r3, [r7, #0]
 800f61a:	685b      	ldr	r3, [r3, #4]
 800f61c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f620:	d027      	beq.n	800f672 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f622:	683b      	ldr	r3, [r7, #0]
 800f624:	685b      	ldr	r3, [r3, #4]
 800f626:	f5b3 0f10 	cmp.w	r3, #9437184	@ 0x900000
 800f62a:	d022      	beq.n	800f672 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f62c:	683b      	ldr	r3, [r7, #0]
 800f62e:	685b      	ldr	r3, [r3, #4]
 800f630:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800f634:	d01d      	beq.n	800f672 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f636:	683b      	ldr	r3, [r7, #0]
 800f638:	685b      	ldr	r3, [r3, #4]
 800f63a:	f5b3 0f30 	cmp.w	r3, #11534336	@ 0xb00000
 800f63e:	d018      	beq.n	800f672 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f640:	683b      	ldr	r3, [r7, #0]
 800f642:	685b      	ldr	r3, [r3, #4]
 800f644:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800f648:	d013      	beq.n	800f672 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f64a:	683b      	ldr	r3, [r7, #0]
 800f64c:	685b      	ldr	r3, [r3, #4]
 800f64e:	f5b3 0f50 	cmp.w	r3, #13631488	@ 0xd00000
 800f652:	d00e      	beq.n	800f672 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f654:	683b      	ldr	r3, [r7, #0]
 800f656:	685b      	ldr	r3, [r3, #4]
 800f658:	f5b3 0f60 	cmp.w	r3, #14680064	@ 0xe00000
 800f65c:	d009      	beq.n	800f672 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f65e:	683b      	ldr	r3, [r7, #0]
 800f660:	685b      	ldr	r3, [r3, #4]
 800f662:	f5b3 0f70 	cmp.w	r3, #15728640	@ 0xf00000
 800f666:	d004      	beq.n	800f672 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800f668:	f44f 61f8 	mov.w	r1, #1984	@ 0x7c0
 800f66c:	482c      	ldr	r0, [pc, #176]	@ (800f720 <HAL_TIMEx_MasterConfigSynchronization+0x298>)
 800f66e:	f7f8 f817 	bl	80076a0 <assert_failed>

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800f672:	68fb      	ldr	r3, [r7, #12]
 800f674:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800f678:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800f67a:	683b      	ldr	r3, [r7, #0]
 800f67c:	685b      	ldr	r3, [r3, #4]
 800f67e:	68fa      	ldr	r2, [r7, #12]
 800f680:	4313      	orrs	r3, r2
 800f682:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f684:	68fb      	ldr	r3, [r7, #12]
 800f686:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f68a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f68c:	683b      	ldr	r3, [r7, #0]
 800f68e:	681b      	ldr	r3, [r3, #0]
 800f690:	68fa      	ldr	r2, [r7, #12]
 800f692:	4313      	orrs	r3, r2
 800f694:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	681b      	ldr	r3, [r3, #0]
 800f69a:	68fa      	ldr	r2, [r7, #12]
 800f69c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	681b      	ldr	r3, [r3, #0]
 800f6a2:	4a1d      	ldr	r2, [pc, #116]	@ (800f718 <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 800f6a4:	4293      	cmp	r3, r2
 800f6a6:	d01d      	beq.n	800f6e4 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	681b      	ldr	r3, [r3, #0]
 800f6ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f6b0:	d018      	beq.n	800f6e4 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	681b      	ldr	r3, [r3, #0]
 800f6b6:	4a1b      	ldr	r2, [pc, #108]	@ (800f724 <HAL_TIMEx_MasterConfigSynchronization+0x29c>)
 800f6b8:	4293      	cmp	r3, r2
 800f6ba:	d013      	beq.n	800f6e4 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	681b      	ldr	r3, [r3, #0]
 800f6c0:	4a19      	ldr	r2, [pc, #100]	@ (800f728 <HAL_TIMEx_MasterConfigSynchronization+0x2a0>)
 800f6c2:	4293      	cmp	r3, r2
 800f6c4:	d00e      	beq.n	800f6e4 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	681b      	ldr	r3, [r3, #0]
 800f6ca:	4a18      	ldr	r2, [pc, #96]	@ (800f72c <HAL_TIMEx_MasterConfigSynchronization+0x2a4>)
 800f6cc:	4293      	cmp	r3, r2
 800f6ce:	d009      	beq.n	800f6e4 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	681b      	ldr	r3, [r3, #0]
 800f6d4:	4a11      	ldr	r2, [pc, #68]	@ (800f71c <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 800f6d6:	4293      	cmp	r3, r2
 800f6d8:	d004      	beq.n	800f6e4 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	681b      	ldr	r3, [r3, #0]
 800f6de:	4a14      	ldr	r2, [pc, #80]	@ (800f730 <HAL_TIMEx_MasterConfigSynchronization+0x2a8>)
 800f6e0:	4293      	cmp	r3, r2
 800f6e2:	d10c      	bne.n	800f6fe <HAL_TIMEx_MasterConfigSynchronization+0x276>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f6e4:	68bb      	ldr	r3, [r7, #8]
 800f6e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f6ea:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f6ec:	683b      	ldr	r3, [r7, #0]
 800f6ee:	689b      	ldr	r3, [r3, #8]
 800f6f0:	68ba      	ldr	r2, [r7, #8]
 800f6f2:	4313      	orrs	r3, r2
 800f6f4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	681b      	ldr	r3, [r3, #0]
 800f6fa:	68ba      	ldr	r2, [r7, #8]
 800f6fc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	2201      	movs	r2, #1
 800f702:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	2200      	movs	r2, #0
 800f70a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f70e:	2300      	movs	r3, #0
}
 800f710:	4618      	mov	r0, r3
 800f712:	3710      	adds	r7, #16
 800f714:	46bd      	mov	sp, r7
 800f716:	bd80      	pop	{r7, pc}
 800f718:	40012c00 	.word	0x40012c00
 800f71c:	40013400 	.word	0x40013400
 800f720:	08012498 	.word	0x08012498
 800f724:	40000400 	.word	0x40000400
 800f728:	40000800 	.word	0x40000800
 800f72c:	40000c00 	.word	0x40000c00
 800f730:	40014000 	.word	0x40014000

0800f734 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800f734:	b580      	push	{r7, lr}
 800f736:	b084      	sub	sp, #16
 800f738:	af00      	add	r7, sp, #0
 800f73a:	6078      	str	r0, [r7, #4]
 800f73c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800f73e:	2300      	movs	r3, #0
 800f740:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	681b      	ldr	r3, [r3, #0]
 800f746:	4a91      	ldr	r2, [pc, #580]	@ (800f98c <HAL_TIMEx_ConfigBreakDeadTime+0x258>)
 800f748:	4293      	cmp	r3, r2
 800f74a:	d018      	beq.n	800f77e <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800f74c:	687b      	ldr	r3, [r7, #4]
 800f74e:	681b      	ldr	r3, [r3, #0]
 800f750:	4a8f      	ldr	r2, [pc, #572]	@ (800f990 <HAL_TIMEx_ConfigBreakDeadTime+0x25c>)
 800f752:	4293      	cmp	r3, r2
 800f754:	d013      	beq.n	800f77e <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800f756:	687b      	ldr	r3, [r7, #4]
 800f758:	681b      	ldr	r3, [r3, #0]
 800f75a:	4a8e      	ldr	r2, [pc, #568]	@ (800f994 <HAL_TIMEx_ConfigBreakDeadTime+0x260>)
 800f75c:	4293      	cmp	r3, r2
 800f75e:	d00e      	beq.n	800f77e <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	681b      	ldr	r3, [r3, #0]
 800f764:	4a8c      	ldr	r2, [pc, #560]	@ (800f998 <HAL_TIMEx_ConfigBreakDeadTime+0x264>)
 800f766:	4293      	cmp	r3, r2
 800f768:	d009      	beq.n	800f77e <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800f76a:	687b      	ldr	r3, [r7, #4]
 800f76c:	681b      	ldr	r3, [r3, #0]
 800f76e:	4a8b      	ldr	r2, [pc, #556]	@ (800f99c <HAL_TIMEx_ConfigBreakDeadTime+0x268>)
 800f770:	4293      	cmp	r3, r2
 800f772:	d004      	beq.n	800f77e <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800f774:	f240 71f5 	movw	r1, #2037	@ 0x7f5
 800f778:	4889      	ldr	r0, [pc, #548]	@ (800f9a0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f77a:	f7f7 ff91 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 800f77e:	683b      	ldr	r3, [r7, #0]
 800f780:	681b      	ldr	r3, [r3, #0]
 800f782:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f786:	d008      	beq.n	800f79a <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 800f788:	683b      	ldr	r3, [r7, #0]
 800f78a:	681b      	ldr	r3, [r3, #0]
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	d004      	beq.n	800f79a <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 800f790:	f240 71f6 	movw	r1, #2038	@ 0x7f6
 800f794:	4882      	ldr	r0, [pc, #520]	@ (800f9a0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f796:	f7f7 ff83 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 800f79a:	683b      	ldr	r3, [r7, #0]
 800f79c:	685b      	ldr	r3, [r3, #4]
 800f79e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f7a2:	d008      	beq.n	800f7b6 <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 800f7a4:	683b      	ldr	r3, [r7, #0]
 800f7a6:	685b      	ldr	r3, [r3, #4]
 800f7a8:	2b00      	cmp	r3, #0
 800f7aa:	d004      	beq.n	800f7b6 <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 800f7ac:	f240 71f7 	movw	r1, #2039	@ 0x7f7
 800f7b0:	487b      	ldr	r0, [pc, #492]	@ (800f9a0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f7b2:	f7f7 ff75 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 800f7b6:	683b      	ldr	r3, [r7, #0]
 800f7b8:	689b      	ldr	r3, [r3, #8]
 800f7ba:	2b00      	cmp	r3, #0
 800f7bc:	d013      	beq.n	800f7e6 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800f7be:	683b      	ldr	r3, [r7, #0]
 800f7c0:	689b      	ldr	r3, [r3, #8]
 800f7c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f7c6:	d00e      	beq.n	800f7e6 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800f7c8:	683b      	ldr	r3, [r7, #0]
 800f7ca:	689b      	ldr	r3, [r3, #8]
 800f7cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f7d0:	d009      	beq.n	800f7e6 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800f7d2:	683b      	ldr	r3, [r7, #0]
 800f7d4:	689b      	ldr	r3, [r3, #8]
 800f7d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f7da:	d004      	beq.n	800f7e6 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800f7dc:	f44f 61ff 	mov.w	r1, #2040	@ 0x7f8
 800f7e0:	486f      	ldr	r0, [pc, #444]	@ (800f9a0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f7e2:	f7f7 ff5d 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 800f7e6:	683b      	ldr	r3, [r7, #0]
 800f7e8:	68db      	ldr	r3, [r3, #12]
 800f7ea:	2bff      	cmp	r3, #255	@ 0xff
 800f7ec:	d904      	bls.n	800f7f8 <HAL_TIMEx_ConfigBreakDeadTime+0xc4>
 800f7ee:	f240 71f9 	movw	r1, #2041	@ 0x7f9
 800f7f2:	486b      	ldr	r0, [pc, #428]	@ (800f9a0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f7f4:	f7f7 ff54 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 800f7f8:	683b      	ldr	r3, [r7, #0]
 800f7fa:	691b      	ldr	r3, [r3, #16]
 800f7fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f800:	d008      	beq.n	800f814 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800f802:	683b      	ldr	r3, [r7, #0]
 800f804:	691b      	ldr	r3, [r3, #16]
 800f806:	2b00      	cmp	r3, #0
 800f808:	d004      	beq.n	800f814 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800f80a:	f240 71fa 	movw	r1, #2042	@ 0x7fa
 800f80e:	4864      	ldr	r0, [pc, #400]	@ (800f9a0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f810:	f7f7 ff46 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 800f814:	683b      	ldr	r3, [r7, #0]
 800f816:	695b      	ldr	r3, [r3, #20]
 800f818:	2b00      	cmp	r3, #0
 800f81a:	d009      	beq.n	800f830 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 800f81c:	683b      	ldr	r3, [r7, #0]
 800f81e:	695b      	ldr	r3, [r3, #20]
 800f820:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f824:	d004      	beq.n	800f830 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 800f826:	f240 71fb 	movw	r1, #2043	@ 0x7fb
 800f82a:	485d      	ldr	r0, [pc, #372]	@ (800f9a0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f82c:	f7f7 ff38 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
 800f830:	683b      	ldr	r3, [r7, #0]
 800f832:	699b      	ldr	r3, [r3, #24]
 800f834:	2b0f      	cmp	r3, #15
 800f836:	d904      	bls.n	800f842 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800f838:	f240 71fc 	movw	r1, #2044	@ 0x7fc
 800f83c:	4858      	ldr	r0, [pc, #352]	@ (800f9a0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f83e:	f7f7 ff2f 	bl	80076a0 <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 800f842:	683b      	ldr	r3, [r7, #0]
 800f844:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f846:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f84a:	d008      	beq.n	800f85e <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800f84c:	683b      	ldr	r3, [r7, #0]
 800f84e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f850:	2b00      	cmp	r3, #0
 800f852:	d004      	beq.n	800f85e <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800f854:	f240 71fd 	movw	r1, #2045	@ 0x7fd
 800f858:	4851      	ldr	r0, [pc, #324]	@ (800f9a0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f85a:	f7f7 ff21 	bl	80076a0 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800f85e:	687b      	ldr	r3, [r7, #4]
 800f860:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f864:	2b01      	cmp	r3, #1
 800f866:	d101      	bne.n	800f86c <HAL_TIMEx_ConfigBreakDeadTime+0x138>
 800f868:	2302      	movs	r3, #2
 800f86a:	e08a      	b.n	800f982 <HAL_TIMEx_ConfigBreakDeadTime+0x24e>
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	2201      	movs	r2, #1
 800f870:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800f874:	68fb      	ldr	r3, [r7, #12]
 800f876:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800f87a:	683b      	ldr	r3, [r7, #0]
 800f87c:	68db      	ldr	r3, [r3, #12]
 800f87e:	4313      	orrs	r3, r2
 800f880:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800f882:	68fb      	ldr	r3, [r7, #12]
 800f884:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800f888:	683b      	ldr	r3, [r7, #0]
 800f88a:	689b      	ldr	r3, [r3, #8]
 800f88c:	4313      	orrs	r3, r2
 800f88e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800f890:	68fb      	ldr	r3, [r7, #12]
 800f892:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800f896:	683b      	ldr	r3, [r7, #0]
 800f898:	685b      	ldr	r3, [r3, #4]
 800f89a:	4313      	orrs	r3, r2
 800f89c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800f89e:	68fb      	ldr	r3, [r7, #12]
 800f8a0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800f8a4:	683b      	ldr	r3, [r7, #0]
 800f8a6:	681b      	ldr	r3, [r3, #0]
 800f8a8:	4313      	orrs	r3, r2
 800f8aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800f8ac:	68fb      	ldr	r3, [r7, #12]
 800f8ae:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f8b2:	683b      	ldr	r3, [r7, #0]
 800f8b4:	691b      	ldr	r3, [r3, #16]
 800f8b6:	4313      	orrs	r3, r2
 800f8b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800f8ba:	68fb      	ldr	r3, [r7, #12]
 800f8bc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800f8c0:	683b      	ldr	r3, [r7, #0]
 800f8c2:	695b      	ldr	r3, [r3, #20]
 800f8c4:	4313      	orrs	r3, r2
 800f8c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800f8c8:	68fb      	ldr	r3, [r7, #12]
 800f8ca:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800f8ce:	683b      	ldr	r3, [r7, #0]
 800f8d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f8d2:	4313      	orrs	r3, r2
 800f8d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800f8d6:	68fb      	ldr	r3, [r7, #12]
 800f8d8:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800f8dc:	683b      	ldr	r3, [r7, #0]
 800f8de:	699b      	ldr	r3, [r3, #24]
 800f8e0:	041b      	lsls	r3, r3, #16
 800f8e2:	4313      	orrs	r3, r2
 800f8e4:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800f8e6:	687b      	ldr	r3, [r7, #4]
 800f8e8:	681b      	ldr	r3, [r3, #0]
 800f8ea:	4a28      	ldr	r2, [pc, #160]	@ (800f98c <HAL_TIMEx_ConfigBreakDeadTime+0x258>)
 800f8ec:	4293      	cmp	r3, r2
 800f8ee:	d004      	beq.n	800f8fa <HAL_TIMEx_ConfigBreakDeadTime+0x1c6>
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	681b      	ldr	r3, [r3, #0]
 800f8f4:	4a26      	ldr	r2, [pc, #152]	@ (800f990 <HAL_TIMEx_ConfigBreakDeadTime+0x25c>)
 800f8f6:	4293      	cmp	r3, r2
 800f8f8:	d13a      	bne.n	800f970 <HAL_TIMEx_ConfigBreakDeadTime+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
 800f8fa:	683b      	ldr	r3, [r7, #0]
 800f8fc:	69db      	ldr	r3, [r3, #28]
 800f8fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f902:	d008      	beq.n	800f916 <HAL_TIMEx_ConfigBreakDeadTime+0x1e2>
 800f904:	683b      	ldr	r3, [r7, #0]
 800f906:	69db      	ldr	r3, [r3, #28]
 800f908:	2b00      	cmp	r3, #0
 800f90a:	d004      	beq.n	800f916 <HAL_TIMEx_ConfigBreakDeadTime+0x1e2>
 800f90c:	f640 0112 	movw	r1, #2066	@ 0x812
 800f910:	4823      	ldr	r0, [pc, #140]	@ (800f9a0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f912:	f7f7 fec5 	bl	80076a0 <assert_failed>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
 800f916:	683b      	ldr	r3, [r7, #0]
 800f918:	6a1b      	ldr	r3, [r3, #32]
 800f91a:	2b00      	cmp	r3, #0
 800f91c:	d009      	beq.n	800f932 <HAL_TIMEx_ConfigBreakDeadTime+0x1fe>
 800f91e:	683b      	ldr	r3, [r7, #0]
 800f920:	6a1b      	ldr	r3, [r3, #32]
 800f922:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f926:	d004      	beq.n	800f932 <HAL_TIMEx_ConfigBreakDeadTime+0x1fe>
 800f928:	f640 0113 	movw	r1, #2067	@ 0x813
 800f92c:	481c      	ldr	r0, [pc, #112]	@ (800f9a0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f92e:	f7f7 feb7 	bl	80076a0 <assert_failed>
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
 800f932:	683b      	ldr	r3, [r7, #0]
 800f934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f936:	2b0f      	cmp	r3, #15
 800f938:	d904      	bls.n	800f944 <HAL_TIMEx_ConfigBreakDeadTime+0x210>
 800f93a:	f640 0114 	movw	r1, #2068	@ 0x814
 800f93e:	4818      	ldr	r0, [pc, #96]	@ (800f9a0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800f940:	f7f7 feae 	bl	80076a0 <assert_failed>

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800f944:	68fb      	ldr	r3, [r7, #12]
 800f946:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800f94a:	683b      	ldr	r3, [r7, #0]
 800f94c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f94e:	051b      	lsls	r3, r3, #20
 800f950:	4313      	orrs	r3, r2
 800f952:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800f954:	68fb      	ldr	r3, [r7, #12]
 800f956:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800f95a:	683b      	ldr	r3, [r7, #0]
 800f95c:	69db      	ldr	r3, [r3, #28]
 800f95e:	4313      	orrs	r3, r2
 800f960:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800f962:	68fb      	ldr	r3, [r7, #12]
 800f964:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800f968:	683b      	ldr	r3, [r7, #0]
 800f96a:	6a1b      	ldr	r3, [r3, #32]
 800f96c:	4313      	orrs	r3, r2
 800f96e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800f970:	687b      	ldr	r3, [r7, #4]
 800f972:	681b      	ldr	r3, [r3, #0]
 800f974:	68fa      	ldr	r2, [r7, #12]
 800f976:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	2200      	movs	r2, #0
 800f97c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f980:	2300      	movs	r3, #0
}
 800f982:	4618      	mov	r0, r3
 800f984:	3710      	adds	r7, #16
 800f986:	46bd      	mov	sp, r7
 800f988:	bd80      	pop	{r7, pc}
 800f98a:	bf00      	nop
 800f98c:	40012c00 	.word	0x40012c00
 800f990:	40013400 	.word	0x40013400
 800f994:	40014000 	.word	0x40014000
 800f998:	40014400 	.word	0x40014400
 800f99c:	40014800 	.word	0x40014800
 800f9a0:	08012498 	.word	0x08012498

0800f9a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800f9a4:	b480      	push	{r7}
 800f9a6:	b083      	sub	sp, #12
 800f9a8:	af00      	add	r7, sp, #0
 800f9aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800f9ac:	bf00      	nop
 800f9ae:	370c      	adds	r7, #12
 800f9b0:	46bd      	mov	sp, r7
 800f9b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9b6:	4770      	bx	lr

0800f9b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800f9b8:	b480      	push	{r7}
 800f9ba:	b083      	sub	sp, #12
 800f9bc:	af00      	add	r7, sp, #0
 800f9be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800f9c0:	bf00      	nop
 800f9c2:	370c      	adds	r7, #12
 800f9c4:	46bd      	mov	sp, r7
 800f9c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9ca:	4770      	bx	lr

0800f9cc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800f9cc:	b480      	push	{r7}
 800f9ce:	b083      	sub	sp, #12
 800f9d0:	af00      	add	r7, sp, #0
 800f9d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800f9d4:	bf00      	nop
 800f9d6:	370c      	adds	r7, #12
 800f9d8:	46bd      	mov	sp, r7
 800f9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9de:	4770      	bx	lr

0800f9e0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f9e0:	b580      	push	{r7, lr}
 800f9e2:	b082      	sub	sp, #8
 800f9e4:	af00      	add	r7, sp, #0
 800f9e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f9e8:	687b      	ldr	r3, [r7, #4]
 800f9ea:	2b00      	cmp	r3, #0
 800f9ec:	d101      	bne.n	800f9f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f9ee:	2301      	movs	r3, #1
 800f9f0:	e08b      	b.n	800fb0a <HAL_UART_Init+0x12a>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	699b      	ldr	r3, [r3, #24]
 800f9f6:	2b00      	cmp	r3, #0
 800f9f8:	d023      	beq.n	800fa42 <HAL_UART_Init+0x62>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	681b      	ldr	r3, [r3, #0]
 800f9fe:	4a45      	ldr	r2, [pc, #276]	@ (800fb14 <HAL_UART_Init+0x134>)
 800fa00:	4293      	cmp	r3, r2
 800fa02:	d041      	beq.n	800fa88 <HAL_UART_Init+0xa8>
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	681b      	ldr	r3, [r3, #0]
 800fa08:	4a43      	ldr	r2, [pc, #268]	@ (800fb18 <HAL_UART_Init+0x138>)
 800fa0a:	4293      	cmp	r3, r2
 800fa0c:	d03c      	beq.n	800fa88 <HAL_UART_Init+0xa8>
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	681b      	ldr	r3, [r3, #0]
 800fa12:	4a42      	ldr	r2, [pc, #264]	@ (800fb1c <HAL_UART_Init+0x13c>)
 800fa14:	4293      	cmp	r3, r2
 800fa16:	d037      	beq.n	800fa88 <HAL_UART_Init+0xa8>
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	681b      	ldr	r3, [r3, #0]
 800fa1c:	4a40      	ldr	r2, [pc, #256]	@ (800fb20 <HAL_UART_Init+0x140>)
 800fa1e:	4293      	cmp	r3, r2
 800fa20:	d032      	beq.n	800fa88 <HAL_UART_Init+0xa8>
 800fa22:	687b      	ldr	r3, [r7, #4]
 800fa24:	681b      	ldr	r3, [r3, #0]
 800fa26:	4a3f      	ldr	r2, [pc, #252]	@ (800fb24 <HAL_UART_Init+0x144>)
 800fa28:	4293      	cmp	r3, r2
 800fa2a:	d02d      	beq.n	800fa88 <HAL_UART_Init+0xa8>
 800fa2c:	687b      	ldr	r3, [r7, #4]
 800fa2e:	681b      	ldr	r3, [r3, #0]
 800fa30:	4a3d      	ldr	r2, [pc, #244]	@ (800fb28 <HAL_UART_Init+0x148>)
 800fa32:	4293      	cmp	r3, r2
 800fa34:	d028      	beq.n	800fa88 <HAL_UART_Init+0xa8>
 800fa36:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 800fa3a:	483c      	ldr	r0, [pc, #240]	@ (800fb2c <HAL_UART_Init+0x14c>)
 800fa3c:	f7f7 fe30 	bl	80076a0 <assert_failed>
 800fa40:	e022      	b.n	800fa88 <HAL_UART_Init+0xa8>
  }
  else
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	681b      	ldr	r3, [r3, #0]
 800fa46:	4a33      	ldr	r2, [pc, #204]	@ (800fb14 <HAL_UART_Init+0x134>)
 800fa48:	4293      	cmp	r3, r2
 800fa4a:	d01d      	beq.n	800fa88 <HAL_UART_Init+0xa8>
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	681b      	ldr	r3, [r3, #0]
 800fa50:	4a31      	ldr	r2, [pc, #196]	@ (800fb18 <HAL_UART_Init+0x138>)
 800fa52:	4293      	cmp	r3, r2
 800fa54:	d018      	beq.n	800fa88 <HAL_UART_Init+0xa8>
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	681b      	ldr	r3, [r3, #0]
 800fa5a:	4a30      	ldr	r2, [pc, #192]	@ (800fb1c <HAL_UART_Init+0x13c>)
 800fa5c:	4293      	cmp	r3, r2
 800fa5e:	d013      	beq.n	800fa88 <HAL_UART_Init+0xa8>
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	681b      	ldr	r3, [r3, #0]
 800fa64:	4a2e      	ldr	r2, [pc, #184]	@ (800fb20 <HAL_UART_Init+0x140>)
 800fa66:	4293      	cmp	r3, r2
 800fa68:	d00e      	beq.n	800fa88 <HAL_UART_Init+0xa8>
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	681b      	ldr	r3, [r3, #0]
 800fa6e:	4a2d      	ldr	r2, [pc, #180]	@ (800fb24 <HAL_UART_Init+0x144>)
 800fa70:	4293      	cmp	r3, r2
 800fa72:	d009      	beq.n	800fa88 <HAL_UART_Init+0xa8>
 800fa74:	687b      	ldr	r3, [r7, #4]
 800fa76:	681b      	ldr	r3, [r3, #0]
 800fa78:	4a2b      	ldr	r2, [pc, #172]	@ (800fb28 <HAL_UART_Init+0x148>)
 800fa7a:	4293      	cmp	r3, r2
 800fa7c:	d004      	beq.n	800fa88 <HAL_UART_Init+0xa8>
 800fa7e:	f240 1157 	movw	r1, #343	@ 0x157
 800fa82:	482a      	ldr	r0, [pc, #168]	@ (800fb2c <HAL_UART_Init+0x14c>)
 800fa84:	f7f7 fe0c 	bl	80076a0 <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fa8c:	2b00      	cmp	r3, #0
 800fa8e:	d106      	bne.n	800fa9e <HAL_UART_Init+0xbe>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800fa90:	687b      	ldr	r3, [r7, #4]
 800fa92:	2200      	movs	r2, #0
 800fa94:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800fa98:	6878      	ldr	r0, [r7, #4]
 800fa9a:	f7f8 fb3b 	bl	8008114 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800fa9e:	687b      	ldr	r3, [r7, #4]
 800faa0:	2224      	movs	r2, #36	@ 0x24
 800faa2:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	681b      	ldr	r3, [r3, #0]
 800faa8:	681a      	ldr	r2, [r3, #0]
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	681b      	ldr	r3, [r3, #0]
 800faae:	f022 0201 	bic.w	r2, r2, #1
 800fab2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fab8:	2b00      	cmp	r3, #0
 800faba:	d002      	beq.n	800fac2 <HAL_UART_Init+0xe2>
  {
    UART_AdvFeatureConfig(huart);
 800fabc:	6878      	ldr	r0, [r7, #4]
 800fabe:	f000 fc1f 	bl	8010300 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800fac2:	6878      	ldr	r0, [r7, #4]
 800fac4:	f000 f8be 	bl	800fc44 <UART_SetConfig>
 800fac8:	4603      	mov	r3, r0
 800faca:	2b01      	cmp	r3, #1
 800facc:	d101      	bne.n	800fad2 <HAL_UART_Init+0xf2>
  {
    return HAL_ERROR;
 800face:	2301      	movs	r3, #1
 800fad0:	e01b      	b.n	800fb0a <HAL_UART_Init+0x12a>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	681b      	ldr	r3, [r3, #0]
 800fad6:	685a      	ldr	r2, [r3, #4]
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	681b      	ldr	r3, [r3, #0]
 800fadc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800fae0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800fae2:	687b      	ldr	r3, [r7, #4]
 800fae4:	681b      	ldr	r3, [r3, #0]
 800fae6:	689a      	ldr	r2, [r3, #8]
 800fae8:	687b      	ldr	r3, [r7, #4]
 800faea:	681b      	ldr	r3, [r3, #0]
 800faec:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800faf0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	681b      	ldr	r3, [r3, #0]
 800faf6:	681a      	ldr	r2, [r3, #0]
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	681b      	ldr	r3, [r3, #0]
 800fafc:	f042 0201 	orr.w	r2, r2, #1
 800fb00:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800fb02:	6878      	ldr	r0, [r7, #4]
 800fb04:	f000 fd5c 	bl	80105c0 <UART_CheckIdleState>
 800fb08:	4603      	mov	r3, r0
}
 800fb0a:	4618      	mov	r0, r3
 800fb0c:	3708      	adds	r7, #8
 800fb0e:	46bd      	mov	sp, r7
 800fb10:	bd80      	pop	{r7, pc}
 800fb12:	bf00      	nop
 800fb14:	40013800 	.word	0x40013800
 800fb18:	40004400 	.word	0x40004400
 800fb1c:	40004800 	.word	0x40004800
 800fb20:	40004c00 	.word	0x40004c00
 800fb24:	40005000 	.word	0x40005000
 800fb28:	40008000 	.word	0x40008000
 800fb2c:	080124d4 	.word	0x080124d4

0800fb30 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fb30:	b580      	push	{r7, lr}
 800fb32:	b08a      	sub	sp, #40	@ 0x28
 800fb34:	af02      	add	r7, sp, #8
 800fb36:	60f8      	str	r0, [r7, #12]
 800fb38:	60b9      	str	r1, [r7, #8]
 800fb3a:	603b      	str	r3, [r7, #0]
 800fb3c:	4613      	mov	r3, r2
 800fb3e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800fb40:	68fb      	ldr	r3, [r7, #12]
 800fb42:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fb44:	2b20      	cmp	r3, #32
 800fb46:	d177      	bne.n	800fc38 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800fb48:	68bb      	ldr	r3, [r7, #8]
 800fb4a:	2b00      	cmp	r3, #0
 800fb4c:	d002      	beq.n	800fb54 <HAL_UART_Transmit+0x24>
 800fb4e:	88fb      	ldrh	r3, [r7, #6]
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d101      	bne.n	800fb58 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800fb54:	2301      	movs	r3, #1
 800fb56:	e070      	b.n	800fc3a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fb58:	68fb      	ldr	r3, [r7, #12]
 800fb5a:	2200      	movs	r2, #0
 800fb5c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800fb60:	68fb      	ldr	r3, [r7, #12]
 800fb62:	2221      	movs	r2, #33	@ 0x21
 800fb64:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800fb66:	f7f8 fbc5 	bl	80082f4 <HAL_GetTick>
 800fb6a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800fb6c:	68fb      	ldr	r3, [r7, #12]
 800fb6e:	88fa      	ldrh	r2, [r7, #6]
 800fb70:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800fb74:	68fb      	ldr	r3, [r7, #12]
 800fb76:	88fa      	ldrh	r2, [r7, #6]
 800fb78:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800fb7c:	68fb      	ldr	r3, [r7, #12]
 800fb7e:	689b      	ldr	r3, [r3, #8]
 800fb80:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fb84:	d108      	bne.n	800fb98 <HAL_UART_Transmit+0x68>
 800fb86:	68fb      	ldr	r3, [r7, #12]
 800fb88:	691b      	ldr	r3, [r3, #16]
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	d104      	bne.n	800fb98 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800fb8e:	2300      	movs	r3, #0
 800fb90:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800fb92:	68bb      	ldr	r3, [r7, #8]
 800fb94:	61bb      	str	r3, [r7, #24]
 800fb96:	e003      	b.n	800fba0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800fb98:	68bb      	ldr	r3, [r7, #8]
 800fb9a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800fb9c:	2300      	movs	r3, #0
 800fb9e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800fba0:	e02f      	b.n	800fc02 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800fba2:	683b      	ldr	r3, [r7, #0]
 800fba4:	9300      	str	r3, [sp, #0]
 800fba6:	697b      	ldr	r3, [r7, #20]
 800fba8:	2200      	movs	r2, #0
 800fbaa:	2180      	movs	r1, #128	@ 0x80
 800fbac:	68f8      	ldr	r0, [r7, #12]
 800fbae:	f000 fdaf 	bl	8010710 <UART_WaitOnFlagUntilTimeout>
 800fbb2:	4603      	mov	r3, r0
 800fbb4:	2b00      	cmp	r3, #0
 800fbb6:	d004      	beq.n	800fbc2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800fbb8:	68fb      	ldr	r3, [r7, #12]
 800fbba:	2220      	movs	r2, #32
 800fbbc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800fbbe:	2303      	movs	r3, #3
 800fbc0:	e03b      	b.n	800fc3a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800fbc2:	69fb      	ldr	r3, [r7, #28]
 800fbc4:	2b00      	cmp	r3, #0
 800fbc6:	d10b      	bne.n	800fbe0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800fbc8:	69bb      	ldr	r3, [r7, #24]
 800fbca:	881a      	ldrh	r2, [r3, #0]
 800fbcc:	68fb      	ldr	r3, [r7, #12]
 800fbce:	681b      	ldr	r3, [r3, #0]
 800fbd0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800fbd4:	b292      	uxth	r2, r2
 800fbd6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800fbd8:	69bb      	ldr	r3, [r7, #24]
 800fbda:	3302      	adds	r3, #2
 800fbdc:	61bb      	str	r3, [r7, #24]
 800fbde:	e007      	b.n	800fbf0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800fbe0:	69fb      	ldr	r3, [r7, #28]
 800fbe2:	781a      	ldrb	r2, [r3, #0]
 800fbe4:	68fb      	ldr	r3, [r7, #12]
 800fbe6:	681b      	ldr	r3, [r3, #0]
 800fbe8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800fbea:	69fb      	ldr	r3, [r7, #28]
 800fbec:	3301      	adds	r3, #1
 800fbee:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800fbf0:	68fb      	ldr	r3, [r7, #12]
 800fbf2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800fbf6:	b29b      	uxth	r3, r3
 800fbf8:	3b01      	subs	r3, #1
 800fbfa:	b29a      	uxth	r2, r3
 800fbfc:	68fb      	ldr	r3, [r7, #12]
 800fbfe:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800fc02:	68fb      	ldr	r3, [r7, #12]
 800fc04:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800fc08:	b29b      	uxth	r3, r3
 800fc0a:	2b00      	cmp	r3, #0
 800fc0c:	d1c9      	bne.n	800fba2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800fc0e:	683b      	ldr	r3, [r7, #0]
 800fc10:	9300      	str	r3, [sp, #0]
 800fc12:	697b      	ldr	r3, [r7, #20]
 800fc14:	2200      	movs	r2, #0
 800fc16:	2140      	movs	r1, #64	@ 0x40
 800fc18:	68f8      	ldr	r0, [r7, #12]
 800fc1a:	f000 fd79 	bl	8010710 <UART_WaitOnFlagUntilTimeout>
 800fc1e:	4603      	mov	r3, r0
 800fc20:	2b00      	cmp	r3, #0
 800fc22:	d004      	beq.n	800fc2e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800fc24:	68fb      	ldr	r3, [r7, #12]
 800fc26:	2220      	movs	r2, #32
 800fc28:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800fc2a:	2303      	movs	r3, #3
 800fc2c:	e005      	b.n	800fc3a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800fc2e:	68fb      	ldr	r3, [r7, #12]
 800fc30:	2220      	movs	r2, #32
 800fc32:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800fc34:	2300      	movs	r3, #0
 800fc36:	e000      	b.n	800fc3a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800fc38:	2302      	movs	r3, #2
  }
}
 800fc3a:	4618      	mov	r0, r3
 800fc3c:	3720      	adds	r7, #32
 800fc3e:	46bd      	mov	sp, r7
 800fc40:	bd80      	pop	{r7, pc}
	...

0800fc44 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800fc44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800fc48:	b08a      	sub	sp, #40	@ 0x28
 800fc4a:	af00      	add	r7, sp, #0
 800fc4c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800fc4e:	2300      	movs	r3, #0
 800fc50:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  uint32_t lpuart_ker_ck_pres;
#endif /* USART_PRESC_PRESCALER */
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800fc54:	68fb      	ldr	r3, [r7, #12]
 800fc56:	685b      	ldr	r3, [r3, #4]
 800fc58:	4a9e      	ldr	r2, [pc, #632]	@ (800fed4 <UART_SetConfig+0x290>)
 800fc5a:	4293      	cmp	r3, r2
 800fc5c:	d904      	bls.n	800fc68 <UART_SetConfig+0x24>
 800fc5e:	f640 4158 	movw	r1, #3160	@ 0xc58
 800fc62:	489d      	ldr	r0, [pc, #628]	@ (800fed8 <UART_SetConfig+0x294>)
 800fc64:	f7f7 fd1c 	bl	80076a0 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800fc68:	68fb      	ldr	r3, [r7, #12]
 800fc6a:	689b      	ldr	r3, [r3, #8]
 800fc6c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fc70:	d00d      	beq.n	800fc8e <UART_SetConfig+0x4a>
 800fc72:	68fb      	ldr	r3, [r7, #12]
 800fc74:	689b      	ldr	r3, [r3, #8]
 800fc76:	2b00      	cmp	r3, #0
 800fc78:	d009      	beq.n	800fc8e <UART_SetConfig+0x4a>
 800fc7a:	68fb      	ldr	r3, [r7, #12]
 800fc7c:	689b      	ldr	r3, [r3, #8]
 800fc7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fc82:	d004      	beq.n	800fc8e <UART_SetConfig+0x4a>
 800fc84:	f640 4159 	movw	r1, #3161	@ 0xc59
 800fc88:	4893      	ldr	r0, [pc, #588]	@ (800fed8 <UART_SetConfig+0x294>)
 800fc8a:	f7f7 fd09 	bl	80076a0 <assert_failed>
  if (UART_INSTANCE_LOWPOWER(huart))
 800fc8e:	68fb      	ldr	r3, [r7, #12]
 800fc90:	681b      	ldr	r3, [r3, #0]
 800fc92:	4a92      	ldr	r2, [pc, #584]	@ (800fedc <UART_SetConfig+0x298>)
 800fc94:	4293      	cmp	r3, r2
 800fc96:	d10e      	bne.n	800fcb6 <UART_SetConfig+0x72>
  {
    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
 800fc98:	68fb      	ldr	r3, [r7, #12]
 800fc9a:	68db      	ldr	r3, [r3, #12]
 800fc9c:	2b00      	cmp	r3, #0
 800fc9e:	d030      	beq.n	800fd02 <UART_SetConfig+0xbe>
 800fca0:	68fb      	ldr	r3, [r7, #12]
 800fca2:	68db      	ldr	r3, [r3, #12]
 800fca4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fca8:	d02b      	beq.n	800fd02 <UART_SetConfig+0xbe>
 800fcaa:	f640 415c 	movw	r1, #3164	@ 0xc5c
 800fcae:	488a      	ldr	r0, [pc, #552]	@ (800fed8 <UART_SetConfig+0x294>)
 800fcb0:	f7f7 fcf6 	bl	80076a0 <assert_failed>
 800fcb4:	e025      	b.n	800fd02 <UART_SetConfig+0xbe>
  }
  else
  {
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800fcb6:	68fb      	ldr	r3, [r7, #12]
 800fcb8:	68db      	ldr	r3, [r3, #12]
 800fcba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fcbe:	d012      	beq.n	800fce6 <UART_SetConfig+0xa2>
 800fcc0:	68fb      	ldr	r3, [r7, #12]
 800fcc2:	68db      	ldr	r3, [r3, #12]
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	d00e      	beq.n	800fce6 <UART_SetConfig+0xa2>
 800fcc8:	68fb      	ldr	r3, [r7, #12]
 800fcca:	68db      	ldr	r3, [r3, #12]
 800fccc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800fcd0:	d009      	beq.n	800fce6 <UART_SetConfig+0xa2>
 800fcd2:	68fb      	ldr	r3, [r7, #12]
 800fcd4:	68db      	ldr	r3, [r3, #12]
 800fcd6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fcda:	d004      	beq.n	800fce6 <UART_SetConfig+0xa2>
 800fcdc:	f44f 6146 	mov.w	r1, #3168	@ 0xc60
 800fce0:	487d      	ldr	r0, [pc, #500]	@ (800fed8 <UART_SetConfig+0x294>)
 800fce2:	f7f7 fcdd 	bl	80076a0 <assert_failed>
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 800fce6:	68fb      	ldr	r3, [r7, #12]
 800fce8:	6a1b      	ldr	r3, [r3, #32]
 800fcea:	2b00      	cmp	r3, #0
 800fcec:	d009      	beq.n	800fd02 <UART_SetConfig+0xbe>
 800fcee:	68fb      	ldr	r3, [r7, #12]
 800fcf0:	6a1b      	ldr	r3, [r3, #32]
 800fcf2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fcf6:	d004      	beq.n	800fd02 <UART_SetConfig+0xbe>
 800fcf8:	f640 4161 	movw	r1, #3169	@ 0xc61
 800fcfc:	4876      	ldr	r0, [pc, #472]	@ (800fed8 <UART_SetConfig+0x294>)
 800fcfe:	f7f7 fccf 	bl	80076a0 <assert_failed>
  }

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800fd02:	68fb      	ldr	r3, [r7, #12]
 800fd04:	691b      	ldr	r3, [r3, #16]
 800fd06:	2b00      	cmp	r3, #0
 800fd08:	d00e      	beq.n	800fd28 <UART_SetConfig+0xe4>
 800fd0a:	68fb      	ldr	r3, [r7, #12]
 800fd0c:	691b      	ldr	r3, [r3, #16]
 800fd0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800fd12:	d009      	beq.n	800fd28 <UART_SetConfig+0xe4>
 800fd14:	68fb      	ldr	r3, [r7, #12]
 800fd16:	691b      	ldr	r3, [r3, #16]
 800fd18:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800fd1c:	d004      	beq.n	800fd28 <UART_SetConfig+0xe4>
 800fd1e:	f640 4164 	movw	r1, #3172	@ 0xc64
 800fd22:	486d      	ldr	r0, [pc, #436]	@ (800fed8 <UART_SetConfig+0x294>)
 800fd24:	f7f7 fcbc 	bl	80076a0 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800fd28:	68fb      	ldr	r3, [r7, #12]
 800fd2a:	695b      	ldr	r3, [r3, #20]
 800fd2c:	f023 030c 	bic.w	r3, r3, #12
 800fd30:	2b00      	cmp	r3, #0
 800fd32:	d103      	bne.n	800fd3c <UART_SetConfig+0xf8>
 800fd34:	68fb      	ldr	r3, [r7, #12]
 800fd36:	695b      	ldr	r3, [r3, #20]
 800fd38:	2b00      	cmp	r3, #0
 800fd3a:	d104      	bne.n	800fd46 <UART_SetConfig+0x102>
 800fd3c:	f640 4165 	movw	r1, #3173	@ 0xc65
 800fd40:	4865      	ldr	r0, [pc, #404]	@ (800fed8 <UART_SetConfig+0x294>)
 800fd42:	f7f7 fcad 	bl	80076a0 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800fd46:	68fb      	ldr	r3, [r7, #12]
 800fd48:	699b      	ldr	r3, [r3, #24]
 800fd4a:	2b00      	cmp	r3, #0
 800fd4c:	d013      	beq.n	800fd76 <UART_SetConfig+0x132>
 800fd4e:	68fb      	ldr	r3, [r7, #12]
 800fd50:	699b      	ldr	r3, [r3, #24]
 800fd52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fd56:	d00e      	beq.n	800fd76 <UART_SetConfig+0x132>
 800fd58:	68fb      	ldr	r3, [r7, #12]
 800fd5a:	699b      	ldr	r3, [r3, #24]
 800fd5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fd60:	d009      	beq.n	800fd76 <UART_SetConfig+0x132>
 800fd62:	68fb      	ldr	r3, [r7, #12]
 800fd64:	699b      	ldr	r3, [r3, #24]
 800fd66:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fd6a:	d004      	beq.n	800fd76 <UART_SetConfig+0x132>
 800fd6c:	f640 4166 	movw	r1, #3174	@ 0xc66
 800fd70:	4859      	ldr	r0, [pc, #356]	@ (800fed8 <UART_SetConfig+0x294>)
 800fd72:	f7f7 fc95 	bl	80076a0 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800fd76:	68fb      	ldr	r3, [r7, #12]
 800fd78:	69db      	ldr	r3, [r3, #28]
 800fd7a:	2b00      	cmp	r3, #0
 800fd7c:	d009      	beq.n	800fd92 <UART_SetConfig+0x14e>
 800fd7e:	68fb      	ldr	r3, [r7, #12]
 800fd80:	69db      	ldr	r3, [r3, #28]
 800fd82:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800fd86:	d004      	beq.n	800fd92 <UART_SetConfig+0x14e>
 800fd88:	f640 4167 	movw	r1, #3175	@ 0xc67
 800fd8c:	4852      	ldr	r0, [pc, #328]	@ (800fed8 <UART_SetConfig+0x294>)
 800fd8e:	f7f7 fc87 	bl	80076a0 <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800fd92:	68fb      	ldr	r3, [r7, #12]
 800fd94:	689a      	ldr	r2, [r3, #8]
 800fd96:	68fb      	ldr	r3, [r7, #12]
 800fd98:	691b      	ldr	r3, [r3, #16]
 800fd9a:	431a      	orrs	r2, r3
 800fd9c:	68fb      	ldr	r3, [r7, #12]
 800fd9e:	695b      	ldr	r3, [r3, #20]
 800fda0:	431a      	orrs	r2, r3
 800fda2:	68fb      	ldr	r3, [r7, #12]
 800fda4:	69db      	ldr	r3, [r3, #28]
 800fda6:	4313      	orrs	r3, r2
 800fda8:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800fdaa:	68fb      	ldr	r3, [r7, #12]
 800fdac:	681b      	ldr	r3, [r3, #0]
 800fdae:	681a      	ldr	r2, [r3, #0]
 800fdb0:	4b4b      	ldr	r3, [pc, #300]	@ (800fee0 <UART_SetConfig+0x29c>)
 800fdb2:	4013      	ands	r3, r2
 800fdb4:	68fa      	ldr	r2, [r7, #12]
 800fdb6:	6812      	ldr	r2, [r2, #0]
 800fdb8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800fdba:	430b      	orrs	r3, r1
 800fdbc:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800fdbe:	68fb      	ldr	r3, [r7, #12]
 800fdc0:	681b      	ldr	r3, [r3, #0]
 800fdc2:	685b      	ldr	r3, [r3, #4]
 800fdc4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800fdc8:	68fb      	ldr	r3, [r7, #12]
 800fdca:	68da      	ldr	r2, [r3, #12]
 800fdcc:	68fb      	ldr	r3, [r7, #12]
 800fdce:	681b      	ldr	r3, [r3, #0]
 800fdd0:	430a      	orrs	r2, r1
 800fdd2:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800fdd4:	68fb      	ldr	r3, [r7, #12]
 800fdd6:	699b      	ldr	r3, [r3, #24]
 800fdd8:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800fdda:	68fb      	ldr	r3, [r7, #12]
 800fddc:	681b      	ldr	r3, [r3, #0]
 800fdde:	4a3f      	ldr	r2, [pc, #252]	@ (800fedc <UART_SetConfig+0x298>)
 800fde0:	4293      	cmp	r3, r2
 800fde2:	d004      	beq.n	800fdee <UART_SetConfig+0x1aa>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800fde4:	68fb      	ldr	r3, [r7, #12]
 800fde6:	6a1b      	ldr	r3, [r3, #32]
 800fde8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fdea:	4313      	orrs	r3, r2
 800fdec:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800fdee:	68fb      	ldr	r3, [r7, #12]
 800fdf0:	681b      	ldr	r3, [r3, #0]
 800fdf2:	689b      	ldr	r3, [r3, #8]
 800fdf4:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800fdf8:	68fb      	ldr	r3, [r7, #12]
 800fdfa:	681b      	ldr	r3, [r3, #0]
 800fdfc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fdfe:	430a      	orrs	r2, r1
 800fe00:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800fe02:	68fb      	ldr	r3, [r7, #12]
 800fe04:	681b      	ldr	r3, [r3, #0]
 800fe06:	4a37      	ldr	r2, [pc, #220]	@ (800fee4 <UART_SetConfig+0x2a0>)
 800fe08:	4293      	cmp	r3, r2
 800fe0a:	d125      	bne.n	800fe58 <UART_SetConfig+0x214>
 800fe0c:	4b36      	ldr	r3, [pc, #216]	@ (800fee8 <UART_SetConfig+0x2a4>)
 800fe0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fe12:	f003 0303 	and.w	r3, r3, #3
 800fe16:	2b03      	cmp	r3, #3
 800fe18:	d81a      	bhi.n	800fe50 <UART_SetConfig+0x20c>
 800fe1a:	a201      	add	r2, pc, #4	@ (adr r2, 800fe20 <UART_SetConfig+0x1dc>)
 800fe1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe20:	0800fe31 	.word	0x0800fe31
 800fe24:	0800fe41 	.word	0x0800fe41
 800fe28:	0800fe39 	.word	0x0800fe39
 800fe2c:	0800fe49 	.word	0x0800fe49
 800fe30:	2301      	movs	r3, #1
 800fe32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800fe36:	e114      	b.n	8010062 <UART_SetConfig+0x41e>
 800fe38:	2302      	movs	r3, #2
 800fe3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800fe3e:	e110      	b.n	8010062 <UART_SetConfig+0x41e>
 800fe40:	2304      	movs	r3, #4
 800fe42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800fe46:	e10c      	b.n	8010062 <UART_SetConfig+0x41e>
 800fe48:	2308      	movs	r3, #8
 800fe4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800fe4e:	e108      	b.n	8010062 <UART_SetConfig+0x41e>
 800fe50:	2310      	movs	r3, #16
 800fe52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800fe56:	e104      	b.n	8010062 <UART_SetConfig+0x41e>
 800fe58:	68fb      	ldr	r3, [r7, #12]
 800fe5a:	681b      	ldr	r3, [r3, #0]
 800fe5c:	4a23      	ldr	r2, [pc, #140]	@ (800feec <UART_SetConfig+0x2a8>)
 800fe5e:	4293      	cmp	r3, r2
 800fe60:	d146      	bne.n	800fef0 <UART_SetConfig+0x2ac>
 800fe62:	4b21      	ldr	r3, [pc, #132]	@ (800fee8 <UART_SetConfig+0x2a4>)
 800fe64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fe68:	f003 030c 	and.w	r3, r3, #12
 800fe6c:	2b0c      	cmp	r3, #12
 800fe6e:	d82d      	bhi.n	800fecc <UART_SetConfig+0x288>
 800fe70:	a201      	add	r2, pc, #4	@ (adr r2, 800fe78 <UART_SetConfig+0x234>)
 800fe72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe76:	bf00      	nop
 800fe78:	0800fead 	.word	0x0800fead
 800fe7c:	0800fecd 	.word	0x0800fecd
 800fe80:	0800fecd 	.word	0x0800fecd
 800fe84:	0800fecd 	.word	0x0800fecd
 800fe88:	0800febd 	.word	0x0800febd
 800fe8c:	0800fecd 	.word	0x0800fecd
 800fe90:	0800fecd 	.word	0x0800fecd
 800fe94:	0800fecd 	.word	0x0800fecd
 800fe98:	0800feb5 	.word	0x0800feb5
 800fe9c:	0800fecd 	.word	0x0800fecd
 800fea0:	0800fecd 	.word	0x0800fecd
 800fea4:	0800fecd 	.word	0x0800fecd
 800fea8:	0800fec5 	.word	0x0800fec5
 800feac:	2300      	movs	r3, #0
 800feae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800feb2:	e0d6      	b.n	8010062 <UART_SetConfig+0x41e>
 800feb4:	2302      	movs	r3, #2
 800feb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800feba:	e0d2      	b.n	8010062 <UART_SetConfig+0x41e>
 800febc:	2304      	movs	r3, #4
 800febe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800fec2:	e0ce      	b.n	8010062 <UART_SetConfig+0x41e>
 800fec4:	2308      	movs	r3, #8
 800fec6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800feca:	e0ca      	b.n	8010062 <UART_SetConfig+0x41e>
 800fecc:	2310      	movs	r3, #16
 800fece:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800fed2:	e0c6      	b.n	8010062 <UART_SetConfig+0x41e>
 800fed4:	00989680 	.word	0x00989680
 800fed8:	080124d4 	.word	0x080124d4
 800fedc:	40008000 	.word	0x40008000
 800fee0:	efff69f3 	.word	0xefff69f3
 800fee4:	40013800 	.word	0x40013800
 800fee8:	40021000 	.word	0x40021000
 800feec:	40004400 	.word	0x40004400
 800fef0:	68fb      	ldr	r3, [r7, #12]
 800fef2:	681b      	ldr	r3, [r3, #0]
 800fef4:	4aae      	ldr	r2, [pc, #696]	@ (80101b0 <UART_SetConfig+0x56c>)
 800fef6:	4293      	cmp	r3, r2
 800fef8:	d125      	bne.n	800ff46 <UART_SetConfig+0x302>
 800fefa:	4bae      	ldr	r3, [pc, #696]	@ (80101b4 <UART_SetConfig+0x570>)
 800fefc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ff00:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800ff04:	2b30      	cmp	r3, #48	@ 0x30
 800ff06:	d016      	beq.n	800ff36 <UART_SetConfig+0x2f2>
 800ff08:	2b30      	cmp	r3, #48	@ 0x30
 800ff0a:	d818      	bhi.n	800ff3e <UART_SetConfig+0x2fa>
 800ff0c:	2b20      	cmp	r3, #32
 800ff0e:	d00a      	beq.n	800ff26 <UART_SetConfig+0x2e2>
 800ff10:	2b20      	cmp	r3, #32
 800ff12:	d814      	bhi.n	800ff3e <UART_SetConfig+0x2fa>
 800ff14:	2b00      	cmp	r3, #0
 800ff16:	d002      	beq.n	800ff1e <UART_SetConfig+0x2da>
 800ff18:	2b10      	cmp	r3, #16
 800ff1a:	d008      	beq.n	800ff2e <UART_SetConfig+0x2ea>
 800ff1c:	e00f      	b.n	800ff3e <UART_SetConfig+0x2fa>
 800ff1e:	2300      	movs	r3, #0
 800ff20:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ff24:	e09d      	b.n	8010062 <UART_SetConfig+0x41e>
 800ff26:	2302      	movs	r3, #2
 800ff28:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ff2c:	e099      	b.n	8010062 <UART_SetConfig+0x41e>
 800ff2e:	2304      	movs	r3, #4
 800ff30:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ff34:	e095      	b.n	8010062 <UART_SetConfig+0x41e>
 800ff36:	2308      	movs	r3, #8
 800ff38:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ff3c:	e091      	b.n	8010062 <UART_SetConfig+0x41e>
 800ff3e:	2310      	movs	r3, #16
 800ff40:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ff44:	e08d      	b.n	8010062 <UART_SetConfig+0x41e>
 800ff46:	68fb      	ldr	r3, [r7, #12]
 800ff48:	681b      	ldr	r3, [r3, #0]
 800ff4a:	4a9b      	ldr	r2, [pc, #620]	@ (80101b8 <UART_SetConfig+0x574>)
 800ff4c:	4293      	cmp	r3, r2
 800ff4e:	d125      	bne.n	800ff9c <UART_SetConfig+0x358>
 800ff50:	4b98      	ldr	r3, [pc, #608]	@ (80101b4 <UART_SetConfig+0x570>)
 800ff52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ff56:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800ff5a:	2bc0      	cmp	r3, #192	@ 0xc0
 800ff5c:	d016      	beq.n	800ff8c <UART_SetConfig+0x348>
 800ff5e:	2bc0      	cmp	r3, #192	@ 0xc0
 800ff60:	d818      	bhi.n	800ff94 <UART_SetConfig+0x350>
 800ff62:	2b80      	cmp	r3, #128	@ 0x80
 800ff64:	d00a      	beq.n	800ff7c <UART_SetConfig+0x338>
 800ff66:	2b80      	cmp	r3, #128	@ 0x80
 800ff68:	d814      	bhi.n	800ff94 <UART_SetConfig+0x350>
 800ff6a:	2b00      	cmp	r3, #0
 800ff6c:	d002      	beq.n	800ff74 <UART_SetConfig+0x330>
 800ff6e:	2b40      	cmp	r3, #64	@ 0x40
 800ff70:	d008      	beq.n	800ff84 <UART_SetConfig+0x340>
 800ff72:	e00f      	b.n	800ff94 <UART_SetConfig+0x350>
 800ff74:	2300      	movs	r3, #0
 800ff76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ff7a:	e072      	b.n	8010062 <UART_SetConfig+0x41e>
 800ff7c:	2302      	movs	r3, #2
 800ff7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ff82:	e06e      	b.n	8010062 <UART_SetConfig+0x41e>
 800ff84:	2304      	movs	r3, #4
 800ff86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ff8a:	e06a      	b.n	8010062 <UART_SetConfig+0x41e>
 800ff8c:	2308      	movs	r3, #8
 800ff8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ff92:	e066      	b.n	8010062 <UART_SetConfig+0x41e>
 800ff94:	2310      	movs	r3, #16
 800ff96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ff9a:	e062      	b.n	8010062 <UART_SetConfig+0x41e>
 800ff9c:	68fb      	ldr	r3, [r7, #12]
 800ff9e:	681b      	ldr	r3, [r3, #0]
 800ffa0:	4a86      	ldr	r2, [pc, #536]	@ (80101bc <UART_SetConfig+0x578>)
 800ffa2:	4293      	cmp	r3, r2
 800ffa4:	d12a      	bne.n	800fffc <UART_SetConfig+0x3b8>
 800ffa6:	4b83      	ldr	r3, [pc, #524]	@ (80101b4 <UART_SetConfig+0x570>)
 800ffa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ffac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ffb0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ffb4:	d01a      	beq.n	800ffec <UART_SetConfig+0x3a8>
 800ffb6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ffba:	d81b      	bhi.n	800fff4 <UART_SetConfig+0x3b0>
 800ffbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ffc0:	d00c      	beq.n	800ffdc <UART_SetConfig+0x398>
 800ffc2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ffc6:	d815      	bhi.n	800fff4 <UART_SetConfig+0x3b0>
 800ffc8:	2b00      	cmp	r3, #0
 800ffca:	d003      	beq.n	800ffd4 <UART_SetConfig+0x390>
 800ffcc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ffd0:	d008      	beq.n	800ffe4 <UART_SetConfig+0x3a0>
 800ffd2:	e00f      	b.n	800fff4 <UART_SetConfig+0x3b0>
 800ffd4:	2300      	movs	r3, #0
 800ffd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ffda:	e042      	b.n	8010062 <UART_SetConfig+0x41e>
 800ffdc:	2302      	movs	r3, #2
 800ffde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ffe2:	e03e      	b.n	8010062 <UART_SetConfig+0x41e>
 800ffe4:	2304      	movs	r3, #4
 800ffe6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ffea:	e03a      	b.n	8010062 <UART_SetConfig+0x41e>
 800ffec:	2308      	movs	r3, #8
 800ffee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800fff2:	e036      	b.n	8010062 <UART_SetConfig+0x41e>
 800fff4:	2310      	movs	r3, #16
 800fff6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800fffa:	e032      	b.n	8010062 <UART_SetConfig+0x41e>
 800fffc:	68fb      	ldr	r3, [r7, #12]
 800fffe:	681b      	ldr	r3, [r3, #0]
 8010000:	4a6f      	ldr	r2, [pc, #444]	@ (80101c0 <UART_SetConfig+0x57c>)
 8010002:	4293      	cmp	r3, r2
 8010004:	d12a      	bne.n	801005c <UART_SetConfig+0x418>
 8010006:	4b6b      	ldr	r3, [pc, #428]	@ (80101b4 <UART_SetConfig+0x570>)
 8010008:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801000c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8010010:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010014:	d01a      	beq.n	801004c <UART_SetConfig+0x408>
 8010016:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801001a:	d81b      	bhi.n	8010054 <UART_SetConfig+0x410>
 801001c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010020:	d00c      	beq.n	801003c <UART_SetConfig+0x3f8>
 8010022:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010026:	d815      	bhi.n	8010054 <UART_SetConfig+0x410>
 8010028:	2b00      	cmp	r3, #0
 801002a:	d003      	beq.n	8010034 <UART_SetConfig+0x3f0>
 801002c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010030:	d008      	beq.n	8010044 <UART_SetConfig+0x400>
 8010032:	e00f      	b.n	8010054 <UART_SetConfig+0x410>
 8010034:	2300      	movs	r3, #0
 8010036:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801003a:	e012      	b.n	8010062 <UART_SetConfig+0x41e>
 801003c:	2302      	movs	r3, #2
 801003e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010042:	e00e      	b.n	8010062 <UART_SetConfig+0x41e>
 8010044:	2304      	movs	r3, #4
 8010046:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801004a:	e00a      	b.n	8010062 <UART_SetConfig+0x41e>
 801004c:	2308      	movs	r3, #8
 801004e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010052:	e006      	b.n	8010062 <UART_SetConfig+0x41e>
 8010054:	2310      	movs	r3, #16
 8010056:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801005a:	e002      	b.n	8010062 <UART_SetConfig+0x41e>
 801005c:	2310      	movs	r3, #16
 801005e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010062:	68fb      	ldr	r3, [r7, #12]
 8010064:	681b      	ldr	r3, [r3, #0]
 8010066:	4a56      	ldr	r2, [pc, #344]	@ (80101c0 <UART_SetConfig+0x57c>)
 8010068:	4293      	cmp	r3, r2
 801006a:	d17a      	bne.n	8010162 <UART_SetConfig+0x51e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801006c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8010070:	2b08      	cmp	r3, #8
 8010072:	d824      	bhi.n	80100be <UART_SetConfig+0x47a>
 8010074:	a201      	add	r2, pc, #4	@ (adr r2, 801007c <UART_SetConfig+0x438>)
 8010076:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801007a:	bf00      	nop
 801007c:	080100a1 	.word	0x080100a1
 8010080:	080100bf 	.word	0x080100bf
 8010084:	080100a9 	.word	0x080100a9
 8010088:	080100bf 	.word	0x080100bf
 801008c:	080100af 	.word	0x080100af
 8010090:	080100bf 	.word	0x080100bf
 8010094:	080100bf 	.word	0x080100bf
 8010098:	080100bf 	.word	0x080100bf
 801009c:	080100b7 	.word	0x080100b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80100a0:	f7fa fd5c 	bl	800ab5c <HAL_RCC_GetPCLK1Freq>
 80100a4:	61f8      	str	r0, [r7, #28]
        break;
 80100a6:	e010      	b.n	80100ca <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80100a8:	4b46      	ldr	r3, [pc, #280]	@ (80101c4 <UART_SetConfig+0x580>)
 80100aa:	61fb      	str	r3, [r7, #28]
        break;
 80100ac:	e00d      	b.n	80100ca <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80100ae:	f7fa fcbd 	bl	800aa2c <HAL_RCC_GetSysClockFreq>
 80100b2:	61f8      	str	r0, [r7, #28]
        break;
 80100b4:	e009      	b.n	80100ca <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80100b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80100ba:	61fb      	str	r3, [r7, #28]
        break;
 80100bc:	e005      	b.n	80100ca <UART_SetConfig+0x486>
      default:
        pclk = 0U;
 80100be:	2300      	movs	r3, #0
 80100c0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80100c2:	2301      	movs	r3, #1
 80100c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80100c8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80100ca:	69fb      	ldr	r3, [r7, #28]
 80100cc:	2b00      	cmp	r3, #0
 80100ce:	f000 8107 	beq.w	80102e0 <UART_SetConfig+0x69c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80100d2:	68fb      	ldr	r3, [r7, #12]
 80100d4:	685a      	ldr	r2, [r3, #4]
 80100d6:	4613      	mov	r3, r2
 80100d8:	005b      	lsls	r3, r3, #1
 80100da:	4413      	add	r3, r2
 80100dc:	69fa      	ldr	r2, [r7, #28]
 80100de:	429a      	cmp	r2, r3
 80100e0:	d305      	bcc.n	80100ee <UART_SetConfig+0x4aa>
          (pclk > (4096U * huart->Init.BaudRate)))
 80100e2:	68fb      	ldr	r3, [r7, #12]
 80100e4:	685b      	ldr	r3, [r3, #4]
 80100e6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80100e8:	69fa      	ldr	r2, [r7, #28]
 80100ea:	429a      	cmp	r2, r3
 80100ec:	d903      	bls.n	80100f6 <UART_SetConfig+0x4b2>
      {
        ret = HAL_ERROR;
 80100ee:	2301      	movs	r3, #1
 80100f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80100f4:	e0f4      	b.n	80102e0 <UART_SetConfig+0x69c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80100f6:	69fb      	ldr	r3, [r7, #28]
 80100f8:	2200      	movs	r2, #0
 80100fa:	461c      	mov	r4, r3
 80100fc:	4615      	mov	r5, r2
 80100fe:	f04f 0200 	mov.w	r2, #0
 8010102:	f04f 0300 	mov.w	r3, #0
 8010106:	022b      	lsls	r3, r5, #8
 8010108:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 801010c:	0222      	lsls	r2, r4, #8
 801010e:	68f9      	ldr	r1, [r7, #12]
 8010110:	6849      	ldr	r1, [r1, #4]
 8010112:	0849      	lsrs	r1, r1, #1
 8010114:	2000      	movs	r0, #0
 8010116:	4688      	mov	r8, r1
 8010118:	4681      	mov	r9, r0
 801011a:	eb12 0a08 	adds.w	sl, r2, r8
 801011e:	eb43 0b09 	adc.w	fp, r3, r9
 8010122:	68fb      	ldr	r3, [r7, #12]
 8010124:	685b      	ldr	r3, [r3, #4]
 8010126:	2200      	movs	r2, #0
 8010128:	603b      	str	r3, [r7, #0]
 801012a:	607a      	str	r2, [r7, #4]
 801012c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010130:	4650      	mov	r0, sl
 8010132:	4659      	mov	r1, fp
 8010134:	f7f0 f8ec 	bl	8000310 <__aeabi_uldivmod>
 8010138:	4602      	mov	r2, r0
 801013a:	460b      	mov	r3, r1
 801013c:	4613      	mov	r3, r2
 801013e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010140:	69bb      	ldr	r3, [r7, #24]
 8010142:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010146:	d308      	bcc.n	801015a <UART_SetConfig+0x516>
 8010148:	69bb      	ldr	r3, [r7, #24]
 801014a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801014e:	d204      	bcs.n	801015a <UART_SetConfig+0x516>
        {
          huart->Instance->BRR = usartdiv;
 8010150:	68fb      	ldr	r3, [r7, #12]
 8010152:	681b      	ldr	r3, [r3, #0]
 8010154:	69ba      	ldr	r2, [r7, #24]
 8010156:	60da      	str	r2, [r3, #12]
 8010158:	e0c2      	b.n	80102e0 <UART_SetConfig+0x69c>
        }
        else
        {
          ret = HAL_ERROR;
 801015a:	2301      	movs	r3, #1
 801015c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8010160:	e0be      	b.n	80102e0 <UART_SetConfig+0x69c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010162:	68fb      	ldr	r3, [r7, #12]
 8010164:	69db      	ldr	r3, [r3, #28]
 8010166:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801016a:	d16a      	bne.n	8010242 <UART_SetConfig+0x5fe>
  {
    switch (clocksource)
 801016c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8010170:	2b08      	cmp	r3, #8
 8010172:	d834      	bhi.n	80101de <UART_SetConfig+0x59a>
 8010174:	a201      	add	r2, pc, #4	@ (adr r2, 801017c <UART_SetConfig+0x538>)
 8010176:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801017a:	bf00      	nop
 801017c:	080101a1 	.word	0x080101a1
 8010180:	080101a9 	.word	0x080101a9
 8010184:	080101c9 	.word	0x080101c9
 8010188:	080101df 	.word	0x080101df
 801018c:	080101cf 	.word	0x080101cf
 8010190:	080101df 	.word	0x080101df
 8010194:	080101df 	.word	0x080101df
 8010198:	080101df 	.word	0x080101df
 801019c:	080101d7 	.word	0x080101d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80101a0:	f7fa fcdc 	bl	800ab5c <HAL_RCC_GetPCLK1Freq>
 80101a4:	61f8      	str	r0, [r7, #28]
        break;
 80101a6:	e020      	b.n	80101ea <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80101a8:	f7fa fcee 	bl	800ab88 <HAL_RCC_GetPCLK2Freq>
 80101ac:	61f8      	str	r0, [r7, #28]
        break;
 80101ae:	e01c      	b.n	80101ea <UART_SetConfig+0x5a6>
 80101b0:	40004800 	.word	0x40004800
 80101b4:	40021000 	.word	0x40021000
 80101b8:	40004c00 	.word	0x40004c00
 80101bc:	40005000 	.word	0x40005000
 80101c0:	40008000 	.word	0x40008000
 80101c4:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80101c8:	4b4c      	ldr	r3, [pc, #304]	@ (80102fc <UART_SetConfig+0x6b8>)
 80101ca:	61fb      	str	r3, [r7, #28]
        break;
 80101cc:	e00d      	b.n	80101ea <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80101ce:	f7fa fc2d 	bl	800aa2c <HAL_RCC_GetSysClockFreq>
 80101d2:	61f8      	str	r0, [r7, #28]
        break;
 80101d4:	e009      	b.n	80101ea <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80101d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80101da:	61fb      	str	r3, [r7, #28]
        break;
 80101dc:	e005      	b.n	80101ea <UART_SetConfig+0x5a6>
      default:
        pclk = 0U;
 80101de:	2300      	movs	r3, #0
 80101e0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80101e2:	2301      	movs	r3, #1
 80101e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80101e8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80101ea:	69fb      	ldr	r3, [r7, #28]
 80101ec:	2b00      	cmp	r3, #0
 80101ee:	d077      	beq.n	80102e0 <UART_SetConfig+0x69c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80101f0:	69fb      	ldr	r3, [r7, #28]
 80101f2:	005a      	lsls	r2, r3, #1
 80101f4:	68fb      	ldr	r3, [r7, #12]
 80101f6:	685b      	ldr	r3, [r3, #4]
 80101f8:	085b      	lsrs	r3, r3, #1
 80101fa:	441a      	add	r2, r3
 80101fc:	68fb      	ldr	r3, [r7, #12]
 80101fe:	685b      	ldr	r3, [r3, #4]
 8010200:	fbb2 f3f3 	udiv	r3, r2, r3
 8010204:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010206:	69bb      	ldr	r3, [r7, #24]
 8010208:	2b0f      	cmp	r3, #15
 801020a:	d916      	bls.n	801023a <UART_SetConfig+0x5f6>
 801020c:	69bb      	ldr	r3, [r7, #24]
 801020e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010212:	d212      	bcs.n	801023a <UART_SetConfig+0x5f6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010214:	69bb      	ldr	r3, [r7, #24]
 8010216:	b29b      	uxth	r3, r3
 8010218:	f023 030f 	bic.w	r3, r3, #15
 801021c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801021e:	69bb      	ldr	r3, [r7, #24]
 8010220:	085b      	lsrs	r3, r3, #1
 8010222:	b29b      	uxth	r3, r3
 8010224:	f003 0307 	and.w	r3, r3, #7
 8010228:	b29a      	uxth	r2, r3
 801022a:	8afb      	ldrh	r3, [r7, #22]
 801022c:	4313      	orrs	r3, r2
 801022e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8010230:	68fb      	ldr	r3, [r7, #12]
 8010232:	681b      	ldr	r3, [r3, #0]
 8010234:	8afa      	ldrh	r2, [r7, #22]
 8010236:	60da      	str	r2, [r3, #12]
 8010238:	e052      	b.n	80102e0 <UART_SetConfig+0x69c>
      }
      else
      {
        ret = HAL_ERROR;
 801023a:	2301      	movs	r3, #1
 801023c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8010240:	e04e      	b.n	80102e0 <UART_SetConfig+0x69c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8010242:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8010246:	2b08      	cmp	r3, #8
 8010248:	d827      	bhi.n	801029a <UART_SetConfig+0x656>
 801024a:	a201      	add	r2, pc, #4	@ (adr r2, 8010250 <UART_SetConfig+0x60c>)
 801024c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010250:	08010275 	.word	0x08010275
 8010254:	0801027d 	.word	0x0801027d
 8010258:	08010285 	.word	0x08010285
 801025c:	0801029b 	.word	0x0801029b
 8010260:	0801028b 	.word	0x0801028b
 8010264:	0801029b 	.word	0x0801029b
 8010268:	0801029b 	.word	0x0801029b
 801026c:	0801029b 	.word	0x0801029b
 8010270:	08010293 	.word	0x08010293
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010274:	f7fa fc72 	bl	800ab5c <HAL_RCC_GetPCLK1Freq>
 8010278:	61f8      	str	r0, [r7, #28]
        break;
 801027a:	e014      	b.n	80102a6 <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801027c:	f7fa fc84 	bl	800ab88 <HAL_RCC_GetPCLK2Freq>
 8010280:	61f8      	str	r0, [r7, #28]
        break;
 8010282:	e010      	b.n	80102a6 <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010284:	4b1d      	ldr	r3, [pc, #116]	@ (80102fc <UART_SetConfig+0x6b8>)
 8010286:	61fb      	str	r3, [r7, #28]
        break;
 8010288:	e00d      	b.n	80102a6 <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801028a:	f7fa fbcf 	bl	800aa2c <HAL_RCC_GetSysClockFreq>
 801028e:	61f8      	str	r0, [r7, #28]
        break;
 8010290:	e009      	b.n	80102a6 <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010292:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010296:	61fb      	str	r3, [r7, #28]
        break;
 8010298:	e005      	b.n	80102a6 <UART_SetConfig+0x662>
      default:
        pclk = 0U;
 801029a:	2300      	movs	r3, #0
 801029c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 801029e:	2301      	movs	r3, #1
 80102a0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80102a4:	bf00      	nop
    }

    if (pclk != 0U)
 80102a6:	69fb      	ldr	r3, [r7, #28]
 80102a8:	2b00      	cmp	r3, #0
 80102aa:	d019      	beq.n	80102e0 <UART_SetConfig+0x69c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80102ac:	68fb      	ldr	r3, [r7, #12]
 80102ae:	685b      	ldr	r3, [r3, #4]
 80102b0:	085a      	lsrs	r2, r3, #1
 80102b2:	69fb      	ldr	r3, [r7, #28]
 80102b4:	441a      	add	r2, r3
 80102b6:	68fb      	ldr	r3, [r7, #12]
 80102b8:	685b      	ldr	r3, [r3, #4]
 80102ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80102be:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80102c0:	69bb      	ldr	r3, [r7, #24]
 80102c2:	2b0f      	cmp	r3, #15
 80102c4:	d909      	bls.n	80102da <UART_SetConfig+0x696>
 80102c6:	69bb      	ldr	r3, [r7, #24]
 80102c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80102cc:	d205      	bcs.n	80102da <UART_SetConfig+0x696>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80102ce:	69bb      	ldr	r3, [r7, #24]
 80102d0:	b29a      	uxth	r2, r3
 80102d2:	68fb      	ldr	r3, [r7, #12]
 80102d4:	681b      	ldr	r3, [r3, #0]
 80102d6:	60da      	str	r2, [r3, #12]
 80102d8:	e002      	b.n	80102e0 <UART_SetConfig+0x69c>
      }
      else
      {
        ret = HAL_ERROR;
 80102da:	2301      	movs	r3, #1
 80102dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80102e0:	68fb      	ldr	r3, [r7, #12]
 80102e2:	2200      	movs	r2, #0
 80102e4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80102e6:	68fb      	ldr	r3, [r7, #12]
 80102e8:	2200      	movs	r2, #0
 80102ea:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80102ec:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80102f0:	4618      	mov	r0, r3
 80102f2:	3728      	adds	r7, #40	@ 0x28
 80102f4:	46bd      	mov	sp, r7
 80102f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80102fa:	bf00      	nop
 80102fc:	00f42400 	.word	0x00f42400

08010300 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8010300:	b580      	push	{r7, lr}
 8010302:	b082      	sub	sp, #8
 8010304:	af00      	add	r7, sp, #0
 8010306:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 8010308:	687b      	ldr	r3, [r7, #4]
 801030a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801030c:	2bff      	cmp	r3, #255	@ 0xff
 801030e:	d904      	bls.n	801031a <UART_AdvFeatureConfig+0x1a>
 8010310:	f640 514d 	movw	r1, #3405	@ 0xd4d
 8010314:	4891      	ldr	r0, [pc, #580]	@ (801055c <UART_AdvFeatureConfig+0x25c>)
 8010316:	f7f7 f9c3 	bl	80076a0 <assert_failed>

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 801031a:	687b      	ldr	r3, [r7, #4]
 801031c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801031e:	f003 0308 	and.w	r3, r3, #8
 8010322:	2b00      	cmp	r3, #0
 8010324:	d018      	beq.n	8010358 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 8010326:	687b      	ldr	r3, [r7, #4]
 8010328:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801032a:	2b00      	cmp	r3, #0
 801032c:	d009      	beq.n	8010342 <UART_AdvFeatureConfig+0x42>
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010332:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010336:	d004      	beq.n	8010342 <UART_AdvFeatureConfig+0x42>
 8010338:	f640 5152 	movw	r1, #3410	@ 0xd52
 801033c:	4887      	ldr	r0, [pc, #540]	@ (801055c <UART_AdvFeatureConfig+0x25c>)
 801033e:	f7f7 f9af 	bl	80076a0 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8010342:	687b      	ldr	r3, [r7, #4]
 8010344:	681b      	ldr	r3, [r3, #0]
 8010346:	685b      	ldr	r3, [r3, #4]
 8010348:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	681b      	ldr	r3, [r3, #0]
 8010354:	430a      	orrs	r2, r1
 8010356:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801035c:	f003 0301 	and.w	r3, r3, #1
 8010360:	2b00      	cmp	r3, #0
 8010362:	d018      	beq.n	8010396 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010368:	2b00      	cmp	r3, #0
 801036a:	d009      	beq.n	8010380 <UART_AdvFeatureConfig+0x80>
 801036c:	687b      	ldr	r3, [r7, #4]
 801036e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010370:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010374:	d004      	beq.n	8010380 <UART_AdvFeatureConfig+0x80>
 8010376:	f640 5159 	movw	r1, #3417	@ 0xd59
 801037a:	4878      	ldr	r0, [pc, #480]	@ (801055c <UART_AdvFeatureConfig+0x25c>)
 801037c:	f7f7 f990 	bl	80076a0 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8010380:	687b      	ldr	r3, [r7, #4]
 8010382:	681b      	ldr	r3, [r3, #0]
 8010384:	685b      	ldr	r3, [r3, #4]
 8010386:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 801038a:	687b      	ldr	r3, [r7, #4]
 801038c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801038e:	687b      	ldr	r3, [r7, #4]
 8010390:	681b      	ldr	r3, [r3, #0]
 8010392:	430a      	orrs	r2, r1
 8010394:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801039a:	f003 0302 	and.w	r3, r3, #2
 801039e:	2b00      	cmp	r3, #0
 80103a0:	d018      	beq.n	80103d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 80103a2:	687b      	ldr	r3, [r7, #4]
 80103a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80103a6:	2b00      	cmp	r3, #0
 80103a8:	d009      	beq.n	80103be <UART_AdvFeatureConfig+0xbe>
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80103ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80103b2:	d004      	beq.n	80103be <UART_AdvFeatureConfig+0xbe>
 80103b4:	f44f 6156 	mov.w	r1, #3424	@ 0xd60
 80103b8:	4868      	ldr	r0, [pc, #416]	@ (801055c <UART_AdvFeatureConfig+0x25c>)
 80103ba:	f7f7 f971 	bl	80076a0 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80103be:	687b      	ldr	r3, [r7, #4]
 80103c0:	681b      	ldr	r3, [r3, #0]
 80103c2:	685b      	ldr	r3, [r3, #4]
 80103c4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80103c8:	687b      	ldr	r3, [r7, #4]
 80103ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	681b      	ldr	r3, [r3, #0]
 80103d0:	430a      	orrs	r2, r1
 80103d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80103d8:	f003 0304 	and.w	r3, r3, #4
 80103dc:	2b00      	cmp	r3, #0
 80103de:	d018      	beq.n	8010412 <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 80103e0:	687b      	ldr	r3, [r7, #4]
 80103e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80103e4:	2b00      	cmp	r3, #0
 80103e6:	d009      	beq.n	80103fc <UART_AdvFeatureConfig+0xfc>
 80103e8:	687b      	ldr	r3, [r7, #4]
 80103ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80103ec:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80103f0:	d004      	beq.n	80103fc <UART_AdvFeatureConfig+0xfc>
 80103f2:	f640 5167 	movw	r1, #3431	@ 0xd67
 80103f6:	4859      	ldr	r0, [pc, #356]	@ (801055c <UART_AdvFeatureConfig+0x25c>)
 80103f8:	f7f7 f952 	bl	80076a0 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	681b      	ldr	r3, [r3, #0]
 8010400:	685b      	ldr	r3, [r3, #4]
 8010402:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8010406:	687b      	ldr	r3, [r7, #4]
 8010408:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801040a:	687b      	ldr	r3, [r7, #4]
 801040c:	681b      	ldr	r3, [r3, #0]
 801040e:	430a      	orrs	r2, r1
 8010410:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010416:	f003 0310 	and.w	r3, r3, #16
 801041a:	2b00      	cmp	r3, #0
 801041c:	d018      	beq.n	8010450 <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 801041e:	687b      	ldr	r3, [r7, #4]
 8010420:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010422:	2b00      	cmp	r3, #0
 8010424:	d009      	beq.n	801043a <UART_AdvFeatureConfig+0x13a>
 8010426:	687b      	ldr	r3, [r7, #4]
 8010428:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801042a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801042e:	d004      	beq.n	801043a <UART_AdvFeatureConfig+0x13a>
 8010430:	f640 516e 	movw	r1, #3438	@ 0xd6e
 8010434:	4849      	ldr	r0, [pc, #292]	@ (801055c <UART_AdvFeatureConfig+0x25c>)
 8010436:	f7f7 f933 	bl	80076a0 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 801043a:	687b      	ldr	r3, [r7, #4]
 801043c:	681b      	ldr	r3, [r3, #0]
 801043e:	689b      	ldr	r3, [r3, #8]
 8010440:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8010444:	687b      	ldr	r3, [r7, #4]
 8010446:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	681b      	ldr	r3, [r3, #0]
 801044c:	430a      	orrs	r2, r1
 801044e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8010450:	687b      	ldr	r3, [r7, #4]
 8010452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010454:	f003 0320 	and.w	r3, r3, #32
 8010458:	2b00      	cmp	r3, #0
 801045a:	d018      	beq.n	801048e <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 801045c:	687b      	ldr	r3, [r7, #4]
 801045e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010460:	2b00      	cmp	r3, #0
 8010462:	d009      	beq.n	8010478 <UART_AdvFeatureConfig+0x178>
 8010464:	687b      	ldr	r3, [r7, #4]
 8010466:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010468:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801046c:	d004      	beq.n	8010478 <UART_AdvFeatureConfig+0x178>
 801046e:	f640 5175 	movw	r1, #3445	@ 0xd75
 8010472:	483a      	ldr	r0, [pc, #232]	@ (801055c <UART_AdvFeatureConfig+0x25c>)
 8010474:	f7f7 f914 	bl	80076a0 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	681b      	ldr	r3, [r3, #0]
 801047c:	689b      	ldr	r3, [r3, #8]
 801047e:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8010482:	687b      	ldr	r3, [r7, #4]
 8010484:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010486:	687b      	ldr	r3, [r7, #4]
 8010488:	681b      	ldr	r3, [r3, #0]
 801048a:	430a      	orrs	r2, r1
 801048c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010492:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010496:	2b00      	cmp	r3, #0
 8010498:	d06c      	beq.n	8010574 <UART_AdvFeatureConfig+0x274>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 801049a:	687b      	ldr	r3, [r7, #4]
 801049c:	681b      	ldr	r3, [r3, #0]
 801049e:	4a30      	ldr	r2, [pc, #192]	@ (8010560 <UART_AdvFeatureConfig+0x260>)
 80104a0:	4293      	cmp	r3, r2
 80104a2:	d018      	beq.n	80104d6 <UART_AdvFeatureConfig+0x1d6>
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	681b      	ldr	r3, [r3, #0]
 80104a8:	4a2e      	ldr	r2, [pc, #184]	@ (8010564 <UART_AdvFeatureConfig+0x264>)
 80104aa:	4293      	cmp	r3, r2
 80104ac:	d013      	beq.n	80104d6 <UART_AdvFeatureConfig+0x1d6>
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	681b      	ldr	r3, [r3, #0]
 80104b2:	4a2d      	ldr	r2, [pc, #180]	@ (8010568 <UART_AdvFeatureConfig+0x268>)
 80104b4:	4293      	cmp	r3, r2
 80104b6:	d00e      	beq.n	80104d6 <UART_AdvFeatureConfig+0x1d6>
 80104b8:	687b      	ldr	r3, [r7, #4]
 80104ba:	681b      	ldr	r3, [r3, #0]
 80104bc:	4a2b      	ldr	r2, [pc, #172]	@ (801056c <UART_AdvFeatureConfig+0x26c>)
 80104be:	4293      	cmp	r3, r2
 80104c0:	d009      	beq.n	80104d6 <UART_AdvFeatureConfig+0x1d6>
 80104c2:	687b      	ldr	r3, [r7, #4]
 80104c4:	681b      	ldr	r3, [r3, #0]
 80104c6:	4a2a      	ldr	r2, [pc, #168]	@ (8010570 <UART_AdvFeatureConfig+0x270>)
 80104c8:	4293      	cmp	r3, r2
 80104ca:	d004      	beq.n	80104d6 <UART_AdvFeatureConfig+0x1d6>
 80104cc:	f640 517c 	movw	r1, #3452	@ 0xd7c
 80104d0:	4822      	ldr	r0, [pc, #136]	@ (801055c <UART_AdvFeatureConfig+0x25c>)
 80104d2:	f7f7 f8e5 	bl	80076a0 <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 80104d6:	687b      	ldr	r3, [r7, #4]
 80104d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80104da:	2b00      	cmp	r3, #0
 80104dc:	d009      	beq.n	80104f2 <UART_AdvFeatureConfig+0x1f2>
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80104e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80104e6:	d004      	beq.n	80104f2 <UART_AdvFeatureConfig+0x1f2>
 80104e8:	f640 517d 	movw	r1, #3453	@ 0xd7d
 80104ec:	481b      	ldr	r0, [pc, #108]	@ (801055c <UART_AdvFeatureConfig+0x25c>)
 80104ee:	f7f7 f8d7 	bl	80076a0 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80104f2:	687b      	ldr	r3, [r7, #4]
 80104f4:	681b      	ldr	r3, [r3, #0]
 80104f6:	685b      	ldr	r3, [r3, #4]
 80104f8:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80104fc:	687b      	ldr	r3, [r7, #4]
 80104fe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	681b      	ldr	r3, [r3, #0]
 8010504:	430a      	orrs	r2, r1
 8010506:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801050c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010510:	d130      	bne.n	8010574 <UART_AdvFeatureConfig+0x274>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010516:	2b00      	cmp	r3, #0
 8010518:	d013      	beq.n	8010542 <UART_AdvFeatureConfig+0x242>
 801051a:	687b      	ldr	r3, [r7, #4]
 801051c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801051e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8010522:	d00e      	beq.n	8010542 <UART_AdvFeatureConfig+0x242>
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010528:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 801052c:	d009      	beq.n	8010542 <UART_AdvFeatureConfig+0x242>
 801052e:	687b      	ldr	r3, [r7, #4]
 8010530:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010532:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8010536:	d004      	beq.n	8010542 <UART_AdvFeatureConfig+0x242>
 8010538:	f640 5182 	movw	r1, #3458	@ 0xd82
 801053c:	4807      	ldr	r0, [pc, #28]	@ (801055c <UART_AdvFeatureConfig+0x25c>)
 801053e:	f7f7 f8af 	bl	80076a0 <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8010542:	687b      	ldr	r3, [r7, #4]
 8010544:	681b      	ldr	r3, [r3, #0]
 8010546:	685b      	ldr	r3, [r3, #4]
 8010548:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	681b      	ldr	r3, [r3, #0]
 8010554:	430a      	orrs	r2, r1
 8010556:	605a      	str	r2, [r3, #4]
 8010558:	e00c      	b.n	8010574 <UART_AdvFeatureConfig+0x274>
 801055a:	bf00      	nop
 801055c:	080124d4 	.word	0x080124d4
 8010560:	40013800 	.word	0x40013800
 8010564:	40004400 	.word	0x40004400
 8010568:	40004800 	.word	0x40004800
 801056c:	40004c00 	.word	0x40004c00
 8010570:	40005000 	.word	0x40005000
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010578:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801057c:	2b00      	cmp	r3, #0
 801057e:	d018      	beq.n	80105b2 <UART_AdvFeatureConfig+0x2b2>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 8010580:	687b      	ldr	r3, [r7, #4]
 8010582:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010584:	2b00      	cmp	r3, #0
 8010586:	d009      	beq.n	801059c <UART_AdvFeatureConfig+0x29c>
 8010588:	687b      	ldr	r3, [r7, #4]
 801058a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801058c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8010590:	d004      	beq.n	801059c <UART_AdvFeatureConfig+0x29c>
 8010592:	f640 518a 	movw	r1, #3466	@ 0xd8a
 8010596:	4809      	ldr	r0, [pc, #36]	@ (80105bc <UART_AdvFeatureConfig+0x2bc>)
 8010598:	f7f7 f882 	bl	80076a0 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	681b      	ldr	r3, [r3, #0]
 80105a0:	685b      	ldr	r3, [r3, #4]
 80105a2:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80105a6:	687b      	ldr	r3, [r7, #4]
 80105a8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80105aa:	687b      	ldr	r3, [r7, #4]
 80105ac:	681b      	ldr	r3, [r3, #0]
 80105ae:	430a      	orrs	r2, r1
 80105b0:	605a      	str	r2, [r3, #4]
  }
}
 80105b2:	bf00      	nop
 80105b4:	3708      	adds	r7, #8
 80105b6:	46bd      	mov	sp, r7
 80105b8:	bd80      	pop	{r7, pc}
 80105ba:	bf00      	nop
 80105bc:	080124d4 	.word	0x080124d4

080105c0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80105c0:	b580      	push	{r7, lr}
 80105c2:	b098      	sub	sp, #96	@ 0x60
 80105c4:	af02      	add	r7, sp, #8
 80105c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	2200      	movs	r2, #0
 80105cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80105d0:	f7f7 fe90 	bl	80082f4 <HAL_GetTick>
 80105d4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80105d6:	687b      	ldr	r3, [r7, #4]
 80105d8:	681b      	ldr	r3, [r3, #0]
 80105da:	681b      	ldr	r3, [r3, #0]
 80105dc:	f003 0308 	and.w	r3, r3, #8
 80105e0:	2b08      	cmp	r3, #8
 80105e2:	d12e      	bne.n	8010642 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80105e4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80105e8:	9300      	str	r3, [sp, #0]
 80105ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80105ec:	2200      	movs	r2, #0
 80105ee:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80105f2:	6878      	ldr	r0, [r7, #4]
 80105f4:	f000 f88c 	bl	8010710 <UART_WaitOnFlagUntilTimeout>
 80105f8:	4603      	mov	r3, r0
 80105fa:	2b00      	cmp	r3, #0
 80105fc:	d021      	beq.n	8010642 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80105fe:	687b      	ldr	r3, [r7, #4]
 8010600:	681b      	ldr	r3, [r3, #0]
 8010602:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010604:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010606:	e853 3f00 	ldrex	r3, [r3]
 801060a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801060c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801060e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010612:	653b      	str	r3, [r7, #80]	@ 0x50
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	681b      	ldr	r3, [r3, #0]
 8010618:	461a      	mov	r2, r3
 801061a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801061c:	647b      	str	r3, [r7, #68]	@ 0x44
 801061e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010620:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010622:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010624:	e841 2300 	strex	r3, r2, [r1]
 8010628:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801062a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801062c:	2b00      	cmp	r3, #0
 801062e:	d1e6      	bne.n	80105fe <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8010630:	687b      	ldr	r3, [r7, #4]
 8010632:	2220      	movs	r2, #32
 8010634:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	2200      	movs	r2, #0
 801063a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801063e:	2303      	movs	r3, #3
 8010640:	e062      	b.n	8010708 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	681b      	ldr	r3, [r3, #0]
 8010646:	681b      	ldr	r3, [r3, #0]
 8010648:	f003 0304 	and.w	r3, r3, #4
 801064c:	2b04      	cmp	r3, #4
 801064e:	d149      	bne.n	80106e4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010650:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010654:	9300      	str	r3, [sp, #0]
 8010656:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010658:	2200      	movs	r2, #0
 801065a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 801065e:	6878      	ldr	r0, [r7, #4]
 8010660:	f000 f856 	bl	8010710 <UART_WaitOnFlagUntilTimeout>
 8010664:	4603      	mov	r3, r0
 8010666:	2b00      	cmp	r3, #0
 8010668:	d03c      	beq.n	80106e4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 801066a:	687b      	ldr	r3, [r7, #4]
 801066c:	681b      	ldr	r3, [r3, #0]
 801066e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010672:	e853 3f00 	ldrex	r3, [r3]
 8010676:	623b      	str	r3, [r7, #32]
   return(result);
 8010678:	6a3b      	ldr	r3, [r7, #32]
 801067a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801067e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010680:	687b      	ldr	r3, [r7, #4]
 8010682:	681b      	ldr	r3, [r3, #0]
 8010684:	461a      	mov	r2, r3
 8010686:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010688:	633b      	str	r3, [r7, #48]	@ 0x30
 801068a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801068c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801068e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010690:	e841 2300 	strex	r3, r2, [r1]
 8010694:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010698:	2b00      	cmp	r3, #0
 801069a:	d1e6      	bne.n	801066a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801069c:	687b      	ldr	r3, [r7, #4]
 801069e:	681b      	ldr	r3, [r3, #0]
 80106a0:	3308      	adds	r3, #8
 80106a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80106a4:	693b      	ldr	r3, [r7, #16]
 80106a6:	e853 3f00 	ldrex	r3, [r3]
 80106aa:	60fb      	str	r3, [r7, #12]
   return(result);
 80106ac:	68fb      	ldr	r3, [r7, #12]
 80106ae:	f023 0301 	bic.w	r3, r3, #1
 80106b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	681b      	ldr	r3, [r3, #0]
 80106b8:	3308      	adds	r3, #8
 80106ba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80106bc:	61fa      	str	r2, [r7, #28]
 80106be:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106c0:	69b9      	ldr	r1, [r7, #24]
 80106c2:	69fa      	ldr	r2, [r7, #28]
 80106c4:	e841 2300 	strex	r3, r2, [r1]
 80106c8:	617b      	str	r3, [r7, #20]
   return(result);
 80106ca:	697b      	ldr	r3, [r7, #20]
 80106cc:	2b00      	cmp	r3, #0
 80106ce:	d1e5      	bne.n	801069c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80106d0:	687b      	ldr	r3, [r7, #4]
 80106d2:	2220      	movs	r2, #32
 80106d4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80106d8:	687b      	ldr	r3, [r7, #4]
 80106da:	2200      	movs	r2, #0
 80106dc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80106e0:	2303      	movs	r3, #3
 80106e2:	e011      	b.n	8010708 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	2220      	movs	r2, #32
 80106e8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	2220      	movs	r2, #32
 80106ee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80106f2:	687b      	ldr	r3, [r7, #4]
 80106f4:	2200      	movs	r2, #0
 80106f6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80106f8:	687b      	ldr	r3, [r7, #4]
 80106fa:	2200      	movs	r2, #0
 80106fc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	2200      	movs	r2, #0
 8010702:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8010706:	2300      	movs	r3, #0
}
 8010708:	4618      	mov	r0, r3
 801070a:	3758      	adds	r7, #88	@ 0x58
 801070c:	46bd      	mov	sp, r7
 801070e:	bd80      	pop	{r7, pc}

08010710 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010710:	b580      	push	{r7, lr}
 8010712:	b084      	sub	sp, #16
 8010714:	af00      	add	r7, sp, #0
 8010716:	60f8      	str	r0, [r7, #12]
 8010718:	60b9      	str	r1, [r7, #8]
 801071a:	603b      	str	r3, [r7, #0]
 801071c:	4613      	mov	r3, r2
 801071e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010720:	e04f      	b.n	80107c2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010722:	69bb      	ldr	r3, [r7, #24]
 8010724:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010728:	d04b      	beq.n	80107c2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801072a:	f7f7 fde3 	bl	80082f4 <HAL_GetTick>
 801072e:	4602      	mov	r2, r0
 8010730:	683b      	ldr	r3, [r7, #0]
 8010732:	1ad3      	subs	r3, r2, r3
 8010734:	69ba      	ldr	r2, [r7, #24]
 8010736:	429a      	cmp	r2, r3
 8010738:	d302      	bcc.n	8010740 <UART_WaitOnFlagUntilTimeout+0x30>
 801073a:	69bb      	ldr	r3, [r7, #24]
 801073c:	2b00      	cmp	r3, #0
 801073e:	d101      	bne.n	8010744 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010740:	2303      	movs	r3, #3
 8010742:	e04e      	b.n	80107e2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010744:	68fb      	ldr	r3, [r7, #12]
 8010746:	681b      	ldr	r3, [r3, #0]
 8010748:	681b      	ldr	r3, [r3, #0]
 801074a:	f003 0304 	and.w	r3, r3, #4
 801074e:	2b00      	cmp	r3, #0
 8010750:	d037      	beq.n	80107c2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010752:	68bb      	ldr	r3, [r7, #8]
 8010754:	2b80      	cmp	r3, #128	@ 0x80
 8010756:	d034      	beq.n	80107c2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010758:	68bb      	ldr	r3, [r7, #8]
 801075a:	2b40      	cmp	r3, #64	@ 0x40
 801075c:	d031      	beq.n	80107c2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801075e:	68fb      	ldr	r3, [r7, #12]
 8010760:	681b      	ldr	r3, [r3, #0]
 8010762:	69db      	ldr	r3, [r3, #28]
 8010764:	f003 0308 	and.w	r3, r3, #8
 8010768:	2b08      	cmp	r3, #8
 801076a:	d110      	bne.n	801078e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801076c:	68fb      	ldr	r3, [r7, #12]
 801076e:	681b      	ldr	r3, [r3, #0]
 8010770:	2208      	movs	r2, #8
 8010772:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010774:	68f8      	ldr	r0, [r7, #12]
 8010776:	f000 f838 	bl	80107ea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801077a:	68fb      	ldr	r3, [r7, #12]
 801077c:	2208      	movs	r2, #8
 801077e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010782:	68fb      	ldr	r3, [r7, #12]
 8010784:	2200      	movs	r2, #0
 8010786:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 801078a:	2301      	movs	r3, #1
 801078c:	e029      	b.n	80107e2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801078e:	68fb      	ldr	r3, [r7, #12]
 8010790:	681b      	ldr	r3, [r3, #0]
 8010792:	69db      	ldr	r3, [r3, #28]
 8010794:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010798:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801079c:	d111      	bne.n	80107c2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801079e:	68fb      	ldr	r3, [r7, #12]
 80107a0:	681b      	ldr	r3, [r3, #0]
 80107a2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80107a6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80107a8:	68f8      	ldr	r0, [r7, #12]
 80107aa:	f000 f81e 	bl	80107ea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80107ae:	68fb      	ldr	r3, [r7, #12]
 80107b0:	2220      	movs	r2, #32
 80107b2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80107b6:	68fb      	ldr	r3, [r7, #12]
 80107b8:	2200      	movs	r2, #0
 80107ba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80107be:	2303      	movs	r3, #3
 80107c0:	e00f      	b.n	80107e2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80107c2:	68fb      	ldr	r3, [r7, #12]
 80107c4:	681b      	ldr	r3, [r3, #0]
 80107c6:	69da      	ldr	r2, [r3, #28]
 80107c8:	68bb      	ldr	r3, [r7, #8]
 80107ca:	4013      	ands	r3, r2
 80107cc:	68ba      	ldr	r2, [r7, #8]
 80107ce:	429a      	cmp	r2, r3
 80107d0:	bf0c      	ite	eq
 80107d2:	2301      	moveq	r3, #1
 80107d4:	2300      	movne	r3, #0
 80107d6:	b2db      	uxtb	r3, r3
 80107d8:	461a      	mov	r2, r3
 80107da:	79fb      	ldrb	r3, [r7, #7]
 80107dc:	429a      	cmp	r2, r3
 80107de:	d0a0      	beq.n	8010722 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80107e0:	2300      	movs	r3, #0
}
 80107e2:	4618      	mov	r0, r3
 80107e4:	3710      	adds	r7, #16
 80107e6:	46bd      	mov	sp, r7
 80107e8:	bd80      	pop	{r7, pc}

080107ea <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80107ea:	b480      	push	{r7}
 80107ec:	b095      	sub	sp, #84	@ 0x54
 80107ee:	af00      	add	r7, sp, #0
 80107f0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	681b      	ldr	r3, [r3, #0]
 80107f6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80107fa:	e853 3f00 	ldrex	r3, [r3]
 80107fe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010802:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010806:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010808:	687b      	ldr	r3, [r7, #4]
 801080a:	681b      	ldr	r3, [r3, #0]
 801080c:	461a      	mov	r2, r3
 801080e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010810:	643b      	str	r3, [r7, #64]	@ 0x40
 8010812:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010814:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010816:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010818:	e841 2300 	strex	r3, r2, [r1]
 801081c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801081e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010820:	2b00      	cmp	r3, #0
 8010822:	d1e6      	bne.n	80107f2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	681b      	ldr	r3, [r3, #0]
 8010828:	3308      	adds	r3, #8
 801082a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801082c:	6a3b      	ldr	r3, [r7, #32]
 801082e:	e853 3f00 	ldrex	r3, [r3]
 8010832:	61fb      	str	r3, [r7, #28]
   return(result);
 8010834:	69fb      	ldr	r3, [r7, #28]
 8010836:	f023 0301 	bic.w	r3, r3, #1
 801083a:	64bb      	str	r3, [r7, #72]	@ 0x48
 801083c:	687b      	ldr	r3, [r7, #4]
 801083e:	681b      	ldr	r3, [r3, #0]
 8010840:	3308      	adds	r3, #8
 8010842:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010844:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010846:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010848:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801084a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801084c:	e841 2300 	strex	r3, r2, [r1]
 8010850:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010854:	2b00      	cmp	r3, #0
 8010856:	d1e5      	bne.n	8010824 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801085c:	2b01      	cmp	r3, #1
 801085e:	d118      	bne.n	8010892 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010860:	687b      	ldr	r3, [r7, #4]
 8010862:	681b      	ldr	r3, [r3, #0]
 8010864:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010866:	68fb      	ldr	r3, [r7, #12]
 8010868:	e853 3f00 	ldrex	r3, [r3]
 801086c:	60bb      	str	r3, [r7, #8]
   return(result);
 801086e:	68bb      	ldr	r3, [r7, #8]
 8010870:	f023 0310 	bic.w	r3, r3, #16
 8010874:	647b      	str	r3, [r7, #68]	@ 0x44
 8010876:	687b      	ldr	r3, [r7, #4]
 8010878:	681b      	ldr	r3, [r3, #0]
 801087a:	461a      	mov	r2, r3
 801087c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801087e:	61bb      	str	r3, [r7, #24]
 8010880:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010882:	6979      	ldr	r1, [r7, #20]
 8010884:	69ba      	ldr	r2, [r7, #24]
 8010886:	e841 2300 	strex	r3, r2, [r1]
 801088a:	613b      	str	r3, [r7, #16]
   return(result);
 801088c:	693b      	ldr	r3, [r7, #16]
 801088e:	2b00      	cmp	r3, #0
 8010890:	d1e6      	bne.n	8010860 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010892:	687b      	ldr	r3, [r7, #4]
 8010894:	2220      	movs	r2, #32
 8010896:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801089a:	687b      	ldr	r3, [r7, #4]
 801089c:	2200      	movs	r2, #0
 801089e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	2200      	movs	r2, #0
 80108a4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80108a6:	bf00      	nop
 80108a8:	3754      	adds	r7, #84	@ 0x54
 80108aa:	46bd      	mov	sp, r7
 80108ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108b0:	4770      	bx	lr
	...

080108b4 <calloc>:
 80108b4:	4b02      	ldr	r3, [pc, #8]	@ (80108c0 <calloc+0xc>)
 80108b6:	460a      	mov	r2, r1
 80108b8:	4601      	mov	r1, r0
 80108ba:	6818      	ldr	r0, [r3, #0]
 80108bc:	f000 b802 	b.w	80108c4 <_calloc_r>
 80108c0:	2000003c 	.word	0x2000003c

080108c4 <_calloc_r>:
 80108c4:	b570      	push	{r4, r5, r6, lr}
 80108c6:	fba1 5402 	umull	r5, r4, r1, r2
 80108ca:	b934      	cbnz	r4, 80108da <_calloc_r+0x16>
 80108cc:	4629      	mov	r1, r5
 80108ce:	f000 f83f 	bl	8010950 <_malloc_r>
 80108d2:	4606      	mov	r6, r0
 80108d4:	b928      	cbnz	r0, 80108e2 <_calloc_r+0x1e>
 80108d6:	4630      	mov	r0, r6
 80108d8:	bd70      	pop	{r4, r5, r6, pc}
 80108da:	220c      	movs	r2, #12
 80108dc:	6002      	str	r2, [r0, #0]
 80108de:	2600      	movs	r6, #0
 80108e0:	e7f9      	b.n	80108d6 <_calloc_r+0x12>
 80108e2:	462a      	mov	r2, r5
 80108e4:	4621      	mov	r1, r4
 80108e6:	f000 fbb9 	bl	801105c <memset>
 80108ea:	e7f4      	b.n	80108d6 <_calloc_r+0x12>

080108ec <malloc>:
 80108ec:	4b02      	ldr	r3, [pc, #8]	@ (80108f8 <malloc+0xc>)
 80108ee:	4601      	mov	r1, r0
 80108f0:	6818      	ldr	r0, [r3, #0]
 80108f2:	f000 b82d 	b.w	8010950 <_malloc_r>
 80108f6:	bf00      	nop
 80108f8:	2000003c 	.word	0x2000003c

080108fc <free>:
 80108fc:	4b02      	ldr	r3, [pc, #8]	@ (8010908 <free+0xc>)
 80108fe:	4601      	mov	r1, r0
 8010900:	6818      	ldr	r0, [r3, #0]
 8010902:	f000 bc45 	b.w	8011190 <_free_r>
 8010906:	bf00      	nop
 8010908:	2000003c 	.word	0x2000003c

0801090c <sbrk_aligned>:
 801090c:	b570      	push	{r4, r5, r6, lr}
 801090e:	4e0f      	ldr	r6, [pc, #60]	@ (801094c <sbrk_aligned+0x40>)
 8010910:	460c      	mov	r4, r1
 8010912:	6831      	ldr	r1, [r6, #0]
 8010914:	4605      	mov	r5, r0
 8010916:	b911      	cbnz	r1, 801091e <sbrk_aligned+0x12>
 8010918:	f000 fbdc 	bl	80110d4 <_sbrk_r>
 801091c:	6030      	str	r0, [r6, #0]
 801091e:	4621      	mov	r1, r4
 8010920:	4628      	mov	r0, r5
 8010922:	f000 fbd7 	bl	80110d4 <_sbrk_r>
 8010926:	1c43      	adds	r3, r0, #1
 8010928:	d103      	bne.n	8010932 <sbrk_aligned+0x26>
 801092a:	f04f 34ff 	mov.w	r4, #4294967295
 801092e:	4620      	mov	r0, r4
 8010930:	bd70      	pop	{r4, r5, r6, pc}
 8010932:	1cc4      	adds	r4, r0, #3
 8010934:	f024 0403 	bic.w	r4, r4, #3
 8010938:	42a0      	cmp	r0, r4
 801093a:	d0f8      	beq.n	801092e <sbrk_aligned+0x22>
 801093c:	1a21      	subs	r1, r4, r0
 801093e:	4628      	mov	r0, r5
 8010940:	f000 fbc8 	bl	80110d4 <_sbrk_r>
 8010944:	3001      	adds	r0, #1
 8010946:	d1f2      	bne.n	801092e <sbrk_aligned+0x22>
 8010948:	e7ef      	b.n	801092a <sbrk_aligned+0x1e>
 801094a:	bf00      	nop
 801094c:	20001208 	.word	0x20001208

08010950 <_malloc_r>:
 8010950:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010954:	1ccd      	adds	r5, r1, #3
 8010956:	f025 0503 	bic.w	r5, r5, #3
 801095a:	3508      	adds	r5, #8
 801095c:	2d0c      	cmp	r5, #12
 801095e:	bf38      	it	cc
 8010960:	250c      	movcc	r5, #12
 8010962:	2d00      	cmp	r5, #0
 8010964:	4606      	mov	r6, r0
 8010966:	db01      	blt.n	801096c <_malloc_r+0x1c>
 8010968:	42a9      	cmp	r1, r5
 801096a:	d904      	bls.n	8010976 <_malloc_r+0x26>
 801096c:	230c      	movs	r3, #12
 801096e:	6033      	str	r3, [r6, #0]
 8010970:	2000      	movs	r0, #0
 8010972:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010976:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010a4c <_malloc_r+0xfc>
 801097a:	f000 f869 	bl	8010a50 <__malloc_lock>
 801097e:	f8d8 3000 	ldr.w	r3, [r8]
 8010982:	461c      	mov	r4, r3
 8010984:	bb44      	cbnz	r4, 80109d8 <_malloc_r+0x88>
 8010986:	4629      	mov	r1, r5
 8010988:	4630      	mov	r0, r6
 801098a:	f7ff ffbf 	bl	801090c <sbrk_aligned>
 801098e:	1c43      	adds	r3, r0, #1
 8010990:	4604      	mov	r4, r0
 8010992:	d158      	bne.n	8010a46 <_malloc_r+0xf6>
 8010994:	f8d8 4000 	ldr.w	r4, [r8]
 8010998:	4627      	mov	r7, r4
 801099a:	2f00      	cmp	r7, #0
 801099c:	d143      	bne.n	8010a26 <_malloc_r+0xd6>
 801099e:	2c00      	cmp	r4, #0
 80109a0:	d04b      	beq.n	8010a3a <_malloc_r+0xea>
 80109a2:	6823      	ldr	r3, [r4, #0]
 80109a4:	4639      	mov	r1, r7
 80109a6:	4630      	mov	r0, r6
 80109a8:	eb04 0903 	add.w	r9, r4, r3
 80109ac:	f000 fb92 	bl	80110d4 <_sbrk_r>
 80109b0:	4581      	cmp	r9, r0
 80109b2:	d142      	bne.n	8010a3a <_malloc_r+0xea>
 80109b4:	6821      	ldr	r1, [r4, #0]
 80109b6:	1a6d      	subs	r5, r5, r1
 80109b8:	4629      	mov	r1, r5
 80109ba:	4630      	mov	r0, r6
 80109bc:	f7ff ffa6 	bl	801090c <sbrk_aligned>
 80109c0:	3001      	adds	r0, #1
 80109c2:	d03a      	beq.n	8010a3a <_malloc_r+0xea>
 80109c4:	6823      	ldr	r3, [r4, #0]
 80109c6:	442b      	add	r3, r5
 80109c8:	6023      	str	r3, [r4, #0]
 80109ca:	f8d8 3000 	ldr.w	r3, [r8]
 80109ce:	685a      	ldr	r2, [r3, #4]
 80109d0:	bb62      	cbnz	r2, 8010a2c <_malloc_r+0xdc>
 80109d2:	f8c8 7000 	str.w	r7, [r8]
 80109d6:	e00f      	b.n	80109f8 <_malloc_r+0xa8>
 80109d8:	6822      	ldr	r2, [r4, #0]
 80109da:	1b52      	subs	r2, r2, r5
 80109dc:	d420      	bmi.n	8010a20 <_malloc_r+0xd0>
 80109de:	2a0b      	cmp	r2, #11
 80109e0:	d917      	bls.n	8010a12 <_malloc_r+0xc2>
 80109e2:	1961      	adds	r1, r4, r5
 80109e4:	42a3      	cmp	r3, r4
 80109e6:	6025      	str	r5, [r4, #0]
 80109e8:	bf18      	it	ne
 80109ea:	6059      	strne	r1, [r3, #4]
 80109ec:	6863      	ldr	r3, [r4, #4]
 80109ee:	bf08      	it	eq
 80109f0:	f8c8 1000 	streq.w	r1, [r8]
 80109f4:	5162      	str	r2, [r4, r5]
 80109f6:	604b      	str	r3, [r1, #4]
 80109f8:	4630      	mov	r0, r6
 80109fa:	f000 f82f 	bl	8010a5c <__malloc_unlock>
 80109fe:	f104 000b 	add.w	r0, r4, #11
 8010a02:	1d23      	adds	r3, r4, #4
 8010a04:	f020 0007 	bic.w	r0, r0, #7
 8010a08:	1ac2      	subs	r2, r0, r3
 8010a0a:	bf1c      	itt	ne
 8010a0c:	1a1b      	subne	r3, r3, r0
 8010a0e:	50a3      	strne	r3, [r4, r2]
 8010a10:	e7af      	b.n	8010972 <_malloc_r+0x22>
 8010a12:	6862      	ldr	r2, [r4, #4]
 8010a14:	42a3      	cmp	r3, r4
 8010a16:	bf0c      	ite	eq
 8010a18:	f8c8 2000 	streq.w	r2, [r8]
 8010a1c:	605a      	strne	r2, [r3, #4]
 8010a1e:	e7eb      	b.n	80109f8 <_malloc_r+0xa8>
 8010a20:	4623      	mov	r3, r4
 8010a22:	6864      	ldr	r4, [r4, #4]
 8010a24:	e7ae      	b.n	8010984 <_malloc_r+0x34>
 8010a26:	463c      	mov	r4, r7
 8010a28:	687f      	ldr	r7, [r7, #4]
 8010a2a:	e7b6      	b.n	801099a <_malloc_r+0x4a>
 8010a2c:	461a      	mov	r2, r3
 8010a2e:	685b      	ldr	r3, [r3, #4]
 8010a30:	42a3      	cmp	r3, r4
 8010a32:	d1fb      	bne.n	8010a2c <_malloc_r+0xdc>
 8010a34:	2300      	movs	r3, #0
 8010a36:	6053      	str	r3, [r2, #4]
 8010a38:	e7de      	b.n	80109f8 <_malloc_r+0xa8>
 8010a3a:	230c      	movs	r3, #12
 8010a3c:	6033      	str	r3, [r6, #0]
 8010a3e:	4630      	mov	r0, r6
 8010a40:	f000 f80c 	bl	8010a5c <__malloc_unlock>
 8010a44:	e794      	b.n	8010970 <_malloc_r+0x20>
 8010a46:	6005      	str	r5, [r0, #0]
 8010a48:	e7d6      	b.n	80109f8 <_malloc_r+0xa8>
 8010a4a:	bf00      	nop
 8010a4c:	2000120c 	.word	0x2000120c

08010a50 <__malloc_lock>:
 8010a50:	4801      	ldr	r0, [pc, #4]	@ (8010a58 <__malloc_lock+0x8>)
 8010a52:	f000 bb8c 	b.w	801116e <__retarget_lock_acquire_recursive>
 8010a56:	bf00      	nop
 8010a58:	20001350 	.word	0x20001350

08010a5c <__malloc_unlock>:
 8010a5c:	4801      	ldr	r0, [pc, #4]	@ (8010a64 <__malloc_unlock+0x8>)
 8010a5e:	f000 bb87 	b.w	8011170 <__retarget_lock_release_recursive>
 8010a62:	bf00      	nop
 8010a64:	20001350 	.word	0x20001350

08010a68 <std>:
 8010a68:	2300      	movs	r3, #0
 8010a6a:	b510      	push	{r4, lr}
 8010a6c:	4604      	mov	r4, r0
 8010a6e:	e9c0 3300 	strd	r3, r3, [r0]
 8010a72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010a76:	6083      	str	r3, [r0, #8]
 8010a78:	8181      	strh	r1, [r0, #12]
 8010a7a:	6643      	str	r3, [r0, #100]	@ 0x64
 8010a7c:	81c2      	strh	r2, [r0, #14]
 8010a7e:	6183      	str	r3, [r0, #24]
 8010a80:	4619      	mov	r1, r3
 8010a82:	2208      	movs	r2, #8
 8010a84:	305c      	adds	r0, #92	@ 0x5c
 8010a86:	f000 fae9 	bl	801105c <memset>
 8010a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8010ac0 <std+0x58>)
 8010a8c:	6263      	str	r3, [r4, #36]	@ 0x24
 8010a8e:	4b0d      	ldr	r3, [pc, #52]	@ (8010ac4 <std+0x5c>)
 8010a90:	62a3      	str	r3, [r4, #40]	@ 0x28
 8010a92:	4b0d      	ldr	r3, [pc, #52]	@ (8010ac8 <std+0x60>)
 8010a94:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8010a96:	4b0d      	ldr	r3, [pc, #52]	@ (8010acc <std+0x64>)
 8010a98:	6323      	str	r3, [r4, #48]	@ 0x30
 8010a9a:	4b0d      	ldr	r3, [pc, #52]	@ (8010ad0 <std+0x68>)
 8010a9c:	6224      	str	r4, [r4, #32]
 8010a9e:	429c      	cmp	r4, r3
 8010aa0:	d006      	beq.n	8010ab0 <std+0x48>
 8010aa2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8010aa6:	4294      	cmp	r4, r2
 8010aa8:	d002      	beq.n	8010ab0 <std+0x48>
 8010aaa:	33d0      	adds	r3, #208	@ 0xd0
 8010aac:	429c      	cmp	r4, r3
 8010aae:	d105      	bne.n	8010abc <std+0x54>
 8010ab0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8010ab4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010ab8:	f000 bb58 	b.w	801116c <__retarget_lock_init_recursive>
 8010abc:	bd10      	pop	{r4, pc}
 8010abe:	bf00      	nop
 8010ac0:	08010e35 	.word	0x08010e35
 8010ac4:	08010e57 	.word	0x08010e57
 8010ac8:	08010e8f 	.word	0x08010e8f
 8010acc:	08010eb3 	.word	0x08010eb3
 8010ad0:	20001210 	.word	0x20001210

08010ad4 <stdio_exit_handler>:
 8010ad4:	4a02      	ldr	r2, [pc, #8]	@ (8010ae0 <stdio_exit_handler+0xc>)
 8010ad6:	4903      	ldr	r1, [pc, #12]	@ (8010ae4 <stdio_exit_handler+0x10>)
 8010ad8:	4803      	ldr	r0, [pc, #12]	@ (8010ae8 <stdio_exit_handler+0x14>)
 8010ada:	f000 b869 	b.w	8010bb0 <_fwalk_sglue>
 8010ade:	bf00      	nop
 8010ae0:	20000030 	.word	0x20000030
 8010ae4:	08011b79 	.word	0x08011b79
 8010ae8:	20000040 	.word	0x20000040

08010aec <cleanup_stdio>:
 8010aec:	6841      	ldr	r1, [r0, #4]
 8010aee:	4b0c      	ldr	r3, [pc, #48]	@ (8010b20 <cleanup_stdio+0x34>)
 8010af0:	4299      	cmp	r1, r3
 8010af2:	b510      	push	{r4, lr}
 8010af4:	4604      	mov	r4, r0
 8010af6:	d001      	beq.n	8010afc <cleanup_stdio+0x10>
 8010af8:	f001 f83e 	bl	8011b78 <_fflush_r>
 8010afc:	68a1      	ldr	r1, [r4, #8]
 8010afe:	4b09      	ldr	r3, [pc, #36]	@ (8010b24 <cleanup_stdio+0x38>)
 8010b00:	4299      	cmp	r1, r3
 8010b02:	d002      	beq.n	8010b0a <cleanup_stdio+0x1e>
 8010b04:	4620      	mov	r0, r4
 8010b06:	f001 f837 	bl	8011b78 <_fflush_r>
 8010b0a:	68e1      	ldr	r1, [r4, #12]
 8010b0c:	4b06      	ldr	r3, [pc, #24]	@ (8010b28 <cleanup_stdio+0x3c>)
 8010b0e:	4299      	cmp	r1, r3
 8010b10:	d004      	beq.n	8010b1c <cleanup_stdio+0x30>
 8010b12:	4620      	mov	r0, r4
 8010b14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010b18:	f001 b82e 	b.w	8011b78 <_fflush_r>
 8010b1c:	bd10      	pop	{r4, pc}
 8010b1e:	bf00      	nop
 8010b20:	20001210 	.word	0x20001210
 8010b24:	20001278 	.word	0x20001278
 8010b28:	200012e0 	.word	0x200012e0

08010b2c <global_stdio_init.part.0>:
 8010b2c:	b510      	push	{r4, lr}
 8010b2e:	4b0b      	ldr	r3, [pc, #44]	@ (8010b5c <global_stdio_init.part.0+0x30>)
 8010b30:	4c0b      	ldr	r4, [pc, #44]	@ (8010b60 <global_stdio_init.part.0+0x34>)
 8010b32:	4a0c      	ldr	r2, [pc, #48]	@ (8010b64 <global_stdio_init.part.0+0x38>)
 8010b34:	601a      	str	r2, [r3, #0]
 8010b36:	4620      	mov	r0, r4
 8010b38:	2200      	movs	r2, #0
 8010b3a:	2104      	movs	r1, #4
 8010b3c:	f7ff ff94 	bl	8010a68 <std>
 8010b40:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8010b44:	2201      	movs	r2, #1
 8010b46:	2109      	movs	r1, #9
 8010b48:	f7ff ff8e 	bl	8010a68 <std>
 8010b4c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8010b50:	2202      	movs	r2, #2
 8010b52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010b56:	2112      	movs	r1, #18
 8010b58:	f7ff bf86 	b.w	8010a68 <std>
 8010b5c:	20001348 	.word	0x20001348
 8010b60:	20001210 	.word	0x20001210
 8010b64:	08010ad5 	.word	0x08010ad5

08010b68 <__sfp_lock_acquire>:
 8010b68:	4801      	ldr	r0, [pc, #4]	@ (8010b70 <__sfp_lock_acquire+0x8>)
 8010b6a:	f000 bb00 	b.w	801116e <__retarget_lock_acquire_recursive>
 8010b6e:	bf00      	nop
 8010b70:	20001351 	.word	0x20001351

08010b74 <__sfp_lock_release>:
 8010b74:	4801      	ldr	r0, [pc, #4]	@ (8010b7c <__sfp_lock_release+0x8>)
 8010b76:	f000 bafb 	b.w	8011170 <__retarget_lock_release_recursive>
 8010b7a:	bf00      	nop
 8010b7c:	20001351 	.word	0x20001351

08010b80 <__sinit>:
 8010b80:	b510      	push	{r4, lr}
 8010b82:	4604      	mov	r4, r0
 8010b84:	f7ff fff0 	bl	8010b68 <__sfp_lock_acquire>
 8010b88:	6a23      	ldr	r3, [r4, #32]
 8010b8a:	b11b      	cbz	r3, 8010b94 <__sinit+0x14>
 8010b8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010b90:	f7ff bff0 	b.w	8010b74 <__sfp_lock_release>
 8010b94:	4b04      	ldr	r3, [pc, #16]	@ (8010ba8 <__sinit+0x28>)
 8010b96:	6223      	str	r3, [r4, #32]
 8010b98:	4b04      	ldr	r3, [pc, #16]	@ (8010bac <__sinit+0x2c>)
 8010b9a:	681b      	ldr	r3, [r3, #0]
 8010b9c:	2b00      	cmp	r3, #0
 8010b9e:	d1f5      	bne.n	8010b8c <__sinit+0xc>
 8010ba0:	f7ff ffc4 	bl	8010b2c <global_stdio_init.part.0>
 8010ba4:	e7f2      	b.n	8010b8c <__sinit+0xc>
 8010ba6:	bf00      	nop
 8010ba8:	08010aed 	.word	0x08010aed
 8010bac:	20001348 	.word	0x20001348

08010bb0 <_fwalk_sglue>:
 8010bb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010bb4:	4607      	mov	r7, r0
 8010bb6:	4688      	mov	r8, r1
 8010bb8:	4614      	mov	r4, r2
 8010bba:	2600      	movs	r6, #0
 8010bbc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010bc0:	f1b9 0901 	subs.w	r9, r9, #1
 8010bc4:	d505      	bpl.n	8010bd2 <_fwalk_sglue+0x22>
 8010bc6:	6824      	ldr	r4, [r4, #0]
 8010bc8:	2c00      	cmp	r4, #0
 8010bca:	d1f7      	bne.n	8010bbc <_fwalk_sglue+0xc>
 8010bcc:	4630      	mov	r0, r6
 8010bce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010bd2:	89ab      	ldrh	r3, [r5, #12]
 8010bd4:	2b01      	cmp	r3, #1
 8010bd6:	d907      	bls.n	8010be8 <_fwalk_sglue+0x38>
 8010bd8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010bdc:	3301      	adds	r3, #1
 8010bde:	d003      	beq.n	8010be8 <_fwalk_sglue+0x38>
 8010be0:	4629      	mov	r1, r5
 8010be2:	4638      	mov	r0, r7
 8010be4:	47c0      	blx	r8
 8010be6:	4306      	orrs	r6, r0
 8010be8:	3568      	adds	r5, #104	@ 0x68
 8010bea:	e7e9      	b.n	8010bc0 <_fwalk_sglue+0x10>

08010bec <iprintf>:
 8010bec:	b40f      	push	{r0, r1, r2, r3}
 8010bee:	b507      	push	{r0, r1, r2, lr}
 8010bf0:	4906      	ldr	r1, [pc, #24]	@ (8010c0c <iprintf+0x20>)
 8010bf2:	ab04      	add	r3, sp, #16
 8010bf4:	6808      	ldr	r0, [r1, #0]
 8010bf6:	f853 2b04 	ldr.w	r2, [r3], #4
 8010bfa:	6881      	ldr	r1, [r0, #8]
 8010bfc:	9301      	str	r3, [sp, #4]
 8010bfe:	f000 fc93 	bl	8011528 <_vfiprintf_r>
 8010c02:	b003      	add	sp, #12
 8010c04:	f85d eb04 	ldr.w	lr, [sp], #4
 8010c08:	b004      	add	sp, #16
 8010c0a:	4770      	bx	lr
 8010c0c:	2000003c 	.word	0x2000003c

08010c10 <_puts_r>:
 8010c10:	6a03      	ldr	r3, [r0, #32]
 8010c12:	b570      	push	{r4, r5, r6, lr}
 8010c14:	6884      	ldr	r4, [r0, #8]
 8010c16:	4605      	mov	r5, r0
 8010c18:	460e      	mov	r6, r1
 8010c1a:	b90b      	cbnz	r3, 8010c20 <_puts_r+0x10>
 8010c1c:	f7ff ffb0 	bl	8010b80 <__sinit>
 8010c20:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010c22:	07db      	lsls	r3, r3, #31
 8010c24:	d405      	bmi.n	8010c32 <_puts_r+0x22>
 8010c26:	89a3      	ldrh	r3, [r4, #12]
 8010c28:	0598      	lsls	r0, r3, #22
 8010c2a:	d402      	bmi.n	8010c32 <_puts_r+0x22>
 8010c2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010c2e:	f000 fa9e 	bl	801116e <__retarget_lock_acquire_recursive>
 8010c32:	89a3      	ldrh	r3, [r4, #12]
 8010c34:	0719      	lsls	r1, r3, #28
 8010c36:	d502      	bpl.n	8010c3e <_puts_r+0x2e>
 8010c38:	6923      	ldr	r3, [r4, #16]
 8010c3a:	2b00      	cmp	r3, #0
 8010c3c:	d135      	bne.n	8010caa <_puts_r+0x9a>
 8010c3e:	4621      	mov	r1, r4
 8010c40:	4628      	mov	r0, r5
 8010c42:	f000 f9b5 	bl	8010fb0 <__swsetup_r>
 8010c46:	b380      	cbz	r0, 8010caa <_puts_r+0x9a>
 8010c48:	f04f 35ff 	mov.w	r5, #4294967295
 8010c4c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010c4e:	07da      	lsls	r2, r3, #31
 8010c50:	d405      	bmi.n	8010c5e <_puts_r+0x4e>
 8010c52:	89a3      	ldrh	r3, [r4, #12]
 8010c54:	059b      	lsls	r3, r3, #22
 8010c56:	d402      	bmi.n	8010c5e <_puts_r+0x4e>
 8010c58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010c5a:	f000 fa89 	bl	8011170 <__retarget_lock_release_recursive>
 8010c5e:	4628      	mov	r0, r5
 8010c60:	bd70      	pop	{r4, r5, r6, pc}
 8010c62:	2b00      	cmp	r3, #0
 8010c64:	da04      	bge.n	8010c70 <_puts_r+0x60>
 8010c66:	69a2      	ldr	r2, [r4, #24]
 8010c68:	429a      	cmp	r2, r3
 8010c6a:	dc17      	bgt.n	8010c9c <_puts_r+0x8c>
 8010c6c:	290a      	cmp	r1, #10
 8010c6e:	d015      	beq.n	8010c9c <_puts_r+0x8c>
 8010c70:	6823      	ldr	r3, [r4, #0]
 8010c72:	1c5a      	adds	r2, r3, #1
 8010c74:	6022      	str	r2, [r4, #0]
 8010c76:	7019      	strb	r1, [r3, #0]
 8010c78:	68a3      	ldr	r3, [r4, #8]
 8010c7a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8010c7e:	3b01      	subs	r3, #1
 8010c80:	60a3      	str	r3, [r4, #8]
 8010c82:	2900      	cmp	r1, #0
 8010c84:	d1ed      	bne.n	8010c62 <_puts_r+0x52>
 8010c86:	2b00      	cmp	r3, #0
 8010c88:	da11      	bge.n	8010cae <_puts_r+0x9e>
 8010c8a:	4622      	mov	r2, r4
 8010c8c:	210a      	movs	r1, #10
 8010c8e:	4628      	mov	r0, r5
 8010c90:	f000 f950 	bl	8010f34 <__swbuf_r>
 8010c94:	3001      	adds	r0, #1
 8010c96:	d0d7      	beq.n	8010c48 <_puts_r+0x38>
 8010c98:	250a      	movs	r5, #10
 8010c9a:	e7d7      	b.n	8010c4c <_puts_r+0x3c>
 8010c9c:	4622      	mov	r2, r4
 8010c9e:	4628      	mov	r0, r5
 8010ca0:	f000 f948 	bl	8010f34 <__swbuf_r>
 8010ca4:	3001      	adds	r0, #1
 8010ca6:	d1e7      	bne.n	8010c78 <_puts_r+0x68>
 8010ca8:	e7ce      	b.n	8010c48 <_puts_r+0x38>
 8010caa:	3e01      	subs	r6, #1
 8010cac:	e7e4      	b.n	8010c78 <_puts_r+0x68>
 8010cae:	6823      	ldr	r3, [r4, #0]
 8010cb0:	1c5a      	adds	r2, r3, #1
 8010cb2:	6022      	str	r2, [r4, #0]
 8010cb4:	220a      	movs	r2, #10
 8010cb6:	701a      	strb	r2, [r3, #0]
 8010cb8:	e7ee      	b.n	8010c98 <_puts_r+0x88>
	...

08010cbc <puts>:
 8010cbc:	4b02      	ldr	r3, [pc, #8]	@ (8010cc8 <puts+0xc>)
 8010cbe:	4601      	mov	r1, r0
 8010cc0:	6818      	ldr	r0, [r3, #0]
 8010cc2:	f7ff bfa5 	b.w	8010c10 <_puts_r>
 8010cc6:	bf00      	nop
 8010cc8:	2000003c 	.word	0x2000003c

08010ccc <setvbuf>:
 8010ccc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010cd0:	461d      	mov	r5, r3
 8010cd2:	4b57      	ldr	r3, [pc, #348]	@ (8010e30 <setvbuf+0x164>)
 8010cd4:	681f      	ldr	r7, [r3, #0]
 8010cd6:	4604      	mov	r4, r0
 8010cd8:	460e      	mov	r6, r1
 8010cda:	4690      	mov	r8, r2
 8010cdc:	b127      	cbz	r7, 8010ce8 <setvbuf+0x1c>
 8010cde:	6a3b      	ldr	r3, [r7, #32]
 8010ce0:	b913      	cbnz	r3, 8010ce8 <setvbuf+0x1c>
 8010ce2:	4638      	mov	r0, r7
 8010ce4:	f7ff ff4c 	bl	8010b80 <__sinit>
 8010ce8:	f1b8 0f02 	cmp.w	r8, #2
 8010cec:	d006      	beq.n	8010cfc <setvbuf+0x30>
 8010cee:	f1b8 0f01 	cmp.w	r8, #1
 8010cf2:	f200 809a 	bhi.w	8010e2a <setvbuf+0x15e>
 8010cf6:	2d00      	cmp	r5, #0
 8010cf8:	f2c0 8097 	blt.w	8010e2a <setvbuf+0x15e>
 8010cfc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010cfe:	07d9      	lsls	r1, r3, #31
 8010d00:	d405      	bmi.n	8010d0e <setvbuf+0x42>
 8010d02:	89a3      	ldrh	r3, [r4, #12]
 8010d04:	059a      	lsls	r2, r3, #22
 8010d06:	d402      	bmi.n	8010d0e <setvbuf+0x42>
 8010d08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010d0a:	f000 fa30 	bl	801116e <__retarget_lock_acquire_recursive>
 8010d0e:	4621      	mov	r1, r4
 8010d10:	4638      	mov	r0, r7
 8010d12:	f000 ff31 	bl	8011b78 <_fflush_r>
 8010d16:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010d18:	b141      	cbz	r1, 8010d2c <setvbuf+0x60>
 8010d1a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010d1e:	4299      	cmp	r1, r3
 8010d20:	d002      	beq.n	8010d28 <setvbuf+0x5c>
 8010d22:	4638      	mov	r0, r7
 8010d24:	f000 fa34 	bl	8011190 <_free_r>
 8010d28:	2300      	movs	r3, #0
 8010d2a:	6363      	str	r3, [r4, #52]	@ 0x34
 8010d2c:	2300      	movs	r3, #0
 8010d2e:	61a3      	str	r3, [r4, #24]
 8010d30:	6063      	str	r3, [r4, #4]
 8010d32:	89a3      	ldrh	r3, [r4, #12]
 8010d34:	061b      	lsls	r3, r3, #24
 8010d36:	d503      	bpl.n	8010d40 <setvbuf+0x74>
 8010d38:	6921      	ldr	r1, [r4, #16]
 8010d3a:	4638      	mov	r0, r7
 8010d3c:	f000 fa28 	bl	8011190 <_free_r>
 8010d40:	89a3      	ldrh	r3, [r4, #12]
 8010d42:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8010d46:	f023 0303 	bic.w	r3, r3, #3
 8010d4a:	f1b8 0f02 	cmp.w	r8, #2
 8010d4e:	81a3      	strh	r3, [r4, #12]
 8010d50:	d061      	beq.n	8010e16 <setvbuf+0x14a>
 8010d52:	ab01      	add	r3, sp, #4
 8010d54:	466a      	mov	r2, sp
 8010d56:	4621      	mov	r1, r4
 8010d58:	4638      	mov	r0, r7
 8010d5a:	f000 ff35 	bl	8011bc8 <__swhatbuf_r>
 8010d5e:	89a3      	ldrh	r3, [r4, #12]
 8010d60:	4318      	orrs	r0, r3
 8010d62:	81a0      	strh	r0, [r4, #12]
 8010d64:	bb2d      	cbnz	r5, 8010db2 <setvbuf+0xe6>
 8010d66:	9d00      	ldr	r5, [sp, #0]
 8010d68:	4628      	mov	r0, r5
 8010d6a:	f7ff fdbf 	bl	80108ec <malloc>
 8010d6e:	4606      	mov	r6, r0
 8010d70:	2800      	cmp	r0, #0
 8010d72:	d152      	bne.n	8010e1a <setvbuf+0x14e>
 8010d74:	f8dd 9000 	ldr.w	r9, [sp]
 8010d78:	45a9      	cmp	r9, r5
 8010d7a:	d140      	bne.n	8010dfe <setvbuf+0x132>
 8010d7c:	f04f 35ff 	mov.w	r5, #4294967295
 8010d80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010d84:	f043 0202 	orr.w	r2, r3, #2
 8010d88:	81a2      	strh	r2, [r4, #12]
 8010d8a:	2200      	movs	r2, #0
 8010d8c:	60a2      	str	r2, [r4, #8]
 8010d8e:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8010d92:	6022      	str	r2, [r4, #0]
 8010d94:	6122      	str	r2, [r4, #16]
 8010d96:	2201      	movs	r2, #1
 8010d98:	6162      	str	r2, [r4, #20]
 8010d9a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010d9c:	07d6      	lsls	r6, r2, #31
 8010d9e:	d404      	bmi.n	8010daa <setvbuf+0xde>
 8010da0:	0598      	lsls	r0, r3, #22
 8010da2:	d402      	bmi.n	8010daa <setvbuf+0xde>
 8010da4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010da6:	f000 f9e3 	bl	8011170 <__retarget_lock_release_recursive>
 8010daa:	4628      	mov	r0, r5
 8010dac:	b003      	add	sp, #12
 8010dae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010db2:	2e00      	cmp	r6, #0
 8010db4:	d0d8      	beq.n	8010d68 <setvbuf+0x9c>
 8010db6:	6a3b      	ldr	r3, [r7, #32]
 8010db8:	b913      	cbnz	r3, 8010dc0 <setvbuf+0xf4>
 8010dba:	4638      	mov	r0, r7
 8010dbc:	f7ff fee0 	bl	8010b80 <__sinit>
 8010dc0:	f1b8 0f01 	cmp.w	r8, #1
 8010dc4:	bf08      	it	eq
 8010dc6:	89a3      	ldrheq	r3, [r4, #12]
 8010dc8:	6026      	str	r6, [r4, #0]
 8010dca:	bf04      	itt	eq
 8010dcc:	f043 0301 	orreq.w	r3, r3, #1
 8010dd0:	81a3      	strheq	r3, [r4, #12]
 8010dd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010dd6:	f013 0208 	ands.w	r2, r3, #8
 8010dda:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8010dde:	d01e      	beq.n	8010e1e <setvbuf+0x152>
 8010de0:	07d9      	lsls	r1, r3, #31
 8010de2:	bf41      	itttt	mi
 8010de4:	2200      	movmi	r2, #0
 8010de6:	426d      	negmi	r5, r5
 8010de8:	60a2      	strmi	r2, [r4, #8]
 8010dea:	61a5      	strmi	r5, [r4, #24]
 8010dec:	bf58      	it	pl
 8010dee:	60a5      	strpl	r5, [r4, #8]
 8010df0:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010df2:	07d2      	lsls	r2, r2, #31
 8010df4:	d401      	bmi.n	8010dfa <setvbuf+0x12e>
 8010df6:	059b      	lsls	r3, r3, #22
 8010df8:	d513      	bpl.n	8010e22 <setvbuf+0x156>
 8010dfa:	2500      	movs	r5, #0
 8010dfc:	e7d5      	b.n	8010daa <setvbuf+0xde>
 8010dfe:	4648      	mov	r0, r9
 8010e00:	f7ff fd74 	bl	80108ec <malloc>
 8010e04:	4606      	mov	r6, r0
 8010e06:	2800      	cmp	r0, #0
 8010e08:	d0b8      	beq.n	8010d7c <setvbuf+0xb0>
 8010e0a:	89a3      	ldrh	r3, [r4, #12]
 8010e0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010e10:	81a3      	strh	r3, [r4, #12]
 8010e12:	464d      	mov	r5, r9
 8010e14:	e7cf      	b.n	8010db6 <setvbuf+0xea>
 8010e16:	2500      	movs	r5, #0
 8010e18:	e7b2      	b.n	8010d80 <setvbuf+0xb4>
 8010e1a:	46a9      	mov	r9, r5
 8010e1c:	e7f5      	b.n	8010e0a <setvbuf+0x13e>
 8010e1e:	60a2      	str	r2, [r4, #8]
 8010e20:	e7e6      	b.n	8010df0 <setvbuf+0x124>
 8010e22:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010e24:	f000 f9a4 	bl	8011170 <__retarget_lock_release_recursive>
 8010e28:	e7e7      	b.n	8010dfa <setvbuf+0x12e>
 8010e2a:	f04f 35ff 	mov.w	r5, #4294967295
 8010e2e:	e7bc      	b.n	8010daa <setvbuf+0xde>
 8010e30:	2000003c 	.word	0x2000003c

08010e34 <__sread>:
 8010e34:	b510      	push	{r4, lr}
 8010e36:	460c      	mov	r4, r1
 8010e38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010e3c:	f000 f938 	bl	80110b0 <_read_r>
 8010e40:	2800      	cmp	r0, #0
 8010e42:	bfab      	itete	ge
 8010e44:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8010e46:	89a3      	ldrhlt	r3, [r4, #12]
 8010e48:	181b      	addge	r3, r3, r0
 8010e4a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8010e4e:	bfac      	ite	ge
 8010e50:	6563      	strge	r3, [r4, #84]	@ 0x54
 8010e52:	81a3      	strhlt	r3, [r4, #12]
 8010e54:	bd10      	pop	{r4, pc}

08010e56 <__swrite>:
 8010e56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e5a:	461f      	mov	r7, r3
 8010e5c:	898b      	ldrh	r3, [r1, #12]
 8010e5e:	05db      	lsls	r3, r3, #23
 8010e60:	4605      	mov	r5, r0
 8010e62:	460c      	mov	r4, r1
 8010e64:	4616      	mov	r6, r2
 8010e66:	d505      	bpl.n	8010e74 <__swrite+0x1e>
 8010e68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010e6c:	2302      	movs	r3, #2
 8010e6e:	2200      	movs	r2, #0
 8010e70:	f000 f90c 	bl	801108c <_lseek_r>
 8010e74:	89a3      	ldrh	r3, [r4, #12]
 8010e76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010e7a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010e7e:	81a3      	strh	r3, [r4, #12]
 8010e80:	4632      	mov	r2, r6
 8010e82:	463b      	mov	r3, r7
 8010e84:	4628      	mov	r0, r5
 8010e86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010e8a:	f000 b933 	b.w	80110f4 <_write_r>

08010e8e <__sseek>:
 8010e8e:	b510      	push	{r4, lr}
 8010e90:	460c      	mov	r4, r1
 8010e92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010e96:	f000 f8f9 	bl	801108c <_lseek_r>
 8010e9a:	1c43      	adds	r3, r0, #1
 8010e9c:	89a3      	ldrh	r3, [r4, #12]
 8010e9e:	bf15      	itete	ne
 8010ea0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8010ea2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8010ea6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8010eaa:	81a3      	strheq	r3, [r4, #12]
 8010eac:	bf18      	it	ne
 8010eae:	81a3      	strhne	r3, [r4, #12]
 8010eb0:	bd10      	pop	{r4, pc}

08010eb2 <__sclose>:
 8010eb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010eb6:	f000 b8d9 	b.w	801106c <_close_r>

08010eba <_vsniprintf_r>:
 8010eba:	b530      	push	{r4, r5, lr}
 8010ebc:	4614      	mov	r4, r2
 8010ebe:	2c00      	cmp	r4, #0
 8010ec0:	b09b      	sub	sp, #108	@ 0x6c
 8010ec2:	4605      	mov	r5, r0
 8010ec4:	461a      	mov	r2, r3
 8010ec6:	da05      	bge.n	8010ed4 <_vsniprintf_r+0x1a>
 8010ec8:	238b      	movs	r3, #139	@ 0x8b
 8010eca:	6003      	str	r3, [r0, #0]
 8010ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8010ed0:	b01b      	add	sp, #108	@ 0x6c
 8010ed2:	bd30      	pop	{r4, r5, pc}
 8010ed4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8010ed8:	f8ad 300c 	strh.w	r3, [sp, #12]
 8010edc:	f04f 0300 	mov.w	r3, #0
 8010ee0:	9319      	str	r3, [sp, #100]	@ 0x64
 8010ee2:	bf14      	ite	ne
 8010ee4:	f104 33ff 	addne.w	r3, r4, #4294967295
 8010ee8:	4623      	moveq	r3, r4
 8010eea:	9302      	str	r3, [sp, #8]
 8010eec:	9305      	str	r3, [sp, #20]
 8010eee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010ef2:	9100      	str	r1, [sp, #0]
 8010ef4:	9104      	str	r1, [sp, #16]
 8010ef6:	f8ad 300e 	strh.w	r3, [sp, #14]
 8010efa:	4669      	mov	r1, sp
 8010efc:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8010efe:	f000 f9ed 	bl	80112dc <_svfiprintf_r>
 8010f02:	1c43      	adds	r3, r0, #1
 8010f04:	bfbc      	itt	lt
 8010f06:	238b      	movlt	r3, #139	@ 0x8b
 8010f08:	602b      	strlt	r3, [r5, #0]
 8010f0a:	2c00      	cmp	r4, #0
 8010f0c:	d0e0      	beq.n	8010ed0 <_vsniprintf_r+0x16>
 8010f0e:	9b00      	ldr	r3, [sp, #0]
 8010f10:	2200      	movs	r2, #0
 8010f12:	701a      	strb	r2, [r3, #0]
 8010f14:	e7dc      	b.n	8010ed0 <_vsniprintf_r+0x16>
	...

08010f18 <vsniprintf>:
 8010f18:	b507      	push	{r0, r1, r2, lr}
 8010f1a:	9300      	str	r3, [sp, #0]
 8010f1c:	4613      	mov	r3, r2
 8010f1e:	460a      	mov	r2, r1
 8010f20:	4601      	mov	r1, r0
 8010f22:	4803      	ldr	r0, [pc, #12]	@ (8010f30 <vsniprintf+0x18>)
 8010f24:	6800      	ldr	r0, [r0, #0]
 8010f26:	f7ff ffc8 	bl	8010eba <_vsniprintf_r>
 8010f2a:	b003      	add	sp, #12
 8010f2c:	f85d fb04 	ldr.w	pc, [sp], #4
 8010f30:	2000003c 	.word	0x2000003c

08010f34 <__swbuf_r>:
 8010f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010f36:	460e      	mov	r6, r1
 8010f38:	4614      	mov	r4, r2
 8010f3a:	4605      	mov	r5, r0
 8010f3c:	b118      	cbz	r0, 8010f46 <__swbuf_r+0x12>
 8010f3e:	6a03      	ldr	r3, [r0, #32]
 8010f40:	b90b      	cbnz	r3, 8010f46 <__swbuf_r+0x12>
 8010f42:	f7ff fe1d 	bl	8010b80 <__sinit>
 8010f46:	69a3      	ldr	r3, [r4, #24]
 8010f48:	60a3      	str	r3, [r4, #8]
 8010f4a:	89a3      	ldrh	r3, [r4, #12]
 8010f4c:	071a      	lsls	r2, r3, #28
 8010f4e:	d501      	bpl.n	8010f54 <__swbuf_r+0x20>
 8010f50:	6923      	ldr	r3, [r4, #16]
 8010f52:	b943      	cbnz	r3, 8010f66 <__swbuf_r+0x32>
 8010f54:	4621      	mov	r1, r4
 8010f56:	4628      	mov	r0, r5
 8010f58:	f000 f82a 	bl	8010fb0 <__swsetup_r>
 8010f5c:	b118      	cbz	r0, 8010f66 <__swbuf_r+0x32>
 8010f5e:	f04f 37ff 	mov.w	r7, #4294967295
 8010f62:	4638      	mov	r0, r7
 8010f64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010f66:	6823      	ldr	r3, [r4, #0]
 8010f68:	6922      	ldr	r2, [r4, #16]
 8010f6a:	1a98      	subs	r0, r3, r2
 8010f6c:	6963      	ldr	r3, [r4, #20]
 8010f6e:	b2f6      	uxtb	r6, r6
 8010f70:	4283      	cmp	r3, r0
 8010f72:	4637      	mov	r7, r6
 8010f74:	dc05      	bgt.n	8010f82 <__swbuf_r+0x4e>
 8010f76:	4621      	mov	r1, r4
 8010f78:	4628      	mov	r0, r5
 8010f7a:	f000 fdfd 	bl	8011b78 <_fflush_r>
 8010f7e:	2800      	cmp	r0, #0
 8010f80:	d1ed      	bne.n	8010f5e <__swbuf_r+0x2a>
 8010f82:	68a3      	ldr	r3, [r4, #8]
 8010f84:	3b01      	subs	r3, #1
 8010f86:	60a3      	str	r3, [r4, #8]
 8010f88:	6823      	ldr	r3, [r4, #0]
 8010f8a:	1c5a      	adds	r2, r3, #1
 8010f8c:	6022      	str	r2, [r4, #0]
 8010f8e:	701e      	strb	r6, [r3, #0]
 8010f90:	6962      	ldr	r2, [r4, #20]
 8010f92:	1c43      	adds	r3, r0, #1
 8010f94:	429a      	cmp	r2, r3
 8010f96:	d004      	beq.n	8010fa2 <__swbuf_r+0x6e>
 8010f98:	89a3      	ldrh	r3, [r4, #12]
 8010f9a:	07db      	lsls	r3, r3, #31
 8010f9c:	d5e1      	bpl.n	8010f62 <__swbuf_r+0x2e>
 8010f9e:	2e0a      	cmp	r6, #10
 8010fa0:	d1df      	bne.n	8010f62 <__swbuf_r+0x2e>
 8010fa2:	4621      	mov	r1, r4
 8010fa4:	4628      	mov	r0, r5
 8010fa6:	f000 fde7 	bl	8011b78 <_fflush_r>
 8010faa:	2800      	cmp	r0, #0
 8010fac:	d0d9      	beq.n	8010f62 <__swbuf_r+0x2e>
 8010fae:	e7d6      	b.n	8010f5e <__swbuf_r+0x2a>

08010fb0 <__swsetup_r>:
 8010fb0:	b538      	push	{r3, r4, r5, lr}
 8010fb2:	4b29      	ldr	r3, [pc, #164]	@ (8011058 <__swsetup_r+0xa8>)
 8010fb4:	4605      	mov	r5, r0
 8010fb6:	6818      	ldr	r0, [r3, #0]
 8010fb8:	460c      	mov	r4, r1
 8010fba:	b118      	cbz	r0, 8010fc4 <__swsetup_r+0x14>
 8010fbc:	6a03      	ldr	r3, [r0, #32]
 8010fbe:	b90b      	cbnz	r3, 8010fc4 <__swsetup_r+0x14>
 8010fc0:	f7ff fdde 	bl	8010b80 <__sinit>
 8010fc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010fc8:	0719      	lsls	r1, r3, #28
 8010fca:	d422      	bmi.n	8011012 <__swsetup_r+0x62>
 8010fcc:	06da      	lsls	r2, r3, #27
 8010fce:	d407      	bmi.n	8010fe0 <__swsetup_r+0x30>
 8010fd0:	2209      	movs	r2, #9
 8010fd2:	602a      	str	r2, [r5, #0]
 8010fd4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010fd8:	81a3      	strh	r3, [r4, #12]
 8010fda:	f04f 30ff 	mov.w	r0, #4294967295
 8010fde:	e033      	b.n	8011048 <__swsetup_r+0x98>
 8010fe0:	0758      	lsls	r0, r3, #29
 8010fe2:	d512      	bpl.n	801100a <__swsetup_r+0x5a>
 8010fe4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010fe6:	b141      	cbz	r1, 8010ffa <__swsetup_r+0x4a>
 8010fe8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010fec:	4299      	cmp	r1, r3
 8010fee:	d002      	beq.n	8010ff6 <__swsetup_r+0x46>
 8010ff0:	4628      	mov	r0, r5
 8010ff2:	f000 f8cd 	bl	8011190 <_free_r>
 8010ff6:	2300      	movs	r3, #0
 8010ff8:	6363      	str	r3, [r4, #52]	@ 0x34
 8010ffa:	89a3      	ldrh	r3, [r4, #12]
 8010ffc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011000:	81a3      	strh	r3, [r4, #12]
 8011002:	2300      	movs	r3, #0
 8011004:	6063      	str	r3, [r4, #4]
 8011006:	6923      	ldr	r3, [r4, #16]
 8011008:	6023      	str	r3, [r4, #0]
 801100a:	89a3      	ldrh	r3, [r4, #12]
 801100c:	f043 0308 	orr.w	r3, r3, #8
 8011010:	81a3      	strh	r3, [r4, #12]
 8011012:	6923      	ldr	r3, [r4, #16]
 8011014:	b94b      	cbnz	r3, 801102a <__swsetup_r+0x7a>
 8011016:	89a3      	ldrh	r3, [r4, #12]
 8011018:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801101c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011020:	d003      	beq.n	801102a <__swsetup_r+0x7a>
 8011022:	4621      	mov	r1, r4
 8011024:	4628      	mov	r0, r5
 8011026:	f000 fdf5 	bl	8011c14 <__smakebuf_r>
 801102a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801102e:	f013 0201 	ands.w	r2, r3, #1
 8011032:	d00a      	beq.n	801104a <__swsetup_r+0x9a>
 8011034:	2200      	movs	r2, #0
 8011036:	60a2      	str	r2, [r4, #8]
 8011038:	6962      	ldr	r2, [r4, #20]
 801103a:	4252      	negs	r2, r2
 801103c:	61a2      	str	r2, [r4, #24]
 801103e:	6922      	ldr	r2, [r4, #16]
 8011040:	b942      	cbnz	r2, 8011054 <__swsetup_r+0xa4>
 8011042:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011046:	d1c5      	bne.n	8010fd4 <__swsetup_r+0x24>
 8011048:	bd38      	pop	{r3, r4, r5, pc}
 801104a:	0799      	lsls	r1, r3, #30
 801104c:	bf58      	it	pl
 801104e:	6962      	ldrpl	r2, [r4, #20]
 8011050:	60a2      	str	r2, [r4, #8]
 8011052:	e7f4      	b.n	801103e <__swsetup_r+0x8e>
 8011054:	2000      	movs	r0, #0
 8011056:	e7f7      	b.n	8011048 <__swsetup_r+0x98>
 8011058:	2000003c 	.word	0x2000003c

0801105c <memset>:
 801105c:	4402      	add	r2, r0
 801105e:	4603      	mov	r3, r0
 8011060:	4293      	cmp	r3, r2
 8011062:	d100      	bne.n	8011066 <memset+0xa>
 8011064:	4770      	bx	lr
 8011066:	f803 1b01 	strb.w	r1, [r3], #1
 801106a:	e7f9      	b.n	8011060 <memset+0x4>

0801106c <_close_r>:
 801106c:	b538      	push	{r3, r4, r5, lr}
 801106e:	4d06      	ldr	r5, [pc, #24]	@ (8011088 <_close_r+0x1c>)
 8011070:	2300      	movs	r3, #0
 8011072:	4604      	mov	r4, r0
 8011074:	4608      	mov	r0, r1
 8011076:	602b      	str	r3, [r5, #0]
 8011078:	f7f6 fcc6 	bl	8007a08 <_close>
 801107c:	1c43      	adds	r3, r0, #1
 801107e:	d102      	bne.n	8011086 <_close_r+0x1a>
 8011080:	682b      	ldr	r3, [r5, #0]
 8011082:	b103      	cbz	r3, 8011086 <_close_r+0x1a>
 8011084:	6023      	str	r3, [r4, #0]
 8011086:	bd38      	pop	{r3, r4, r5, pc}
 8011088:	2000134c 	.word	0x2000134c

0801108c <_lseek_r>:
 801108c:	b538      	push	{r3, r4, r5, lr}
 801108e:	4d07      	ldr	r5, [pc, #28]	@ (80110ac <_lseek_r+0x20>)
 8011090:	4604      	mov	r4, r0
 8011092:	4608      	mov	r0, r1
 8011094:	4611      	mov	r1, r2
 8011096:	2200      	movs	r2, #0
 8011098:	602a      	str	r2, [r5, #0]
 801109a:	461a      	mov	r2, r3
 801109c:	f7f6 fcdb 	bl	8007a56 <_lseek>
 80110a0:	1c43      	adds	r3, r0, #1
 80110a2:	d102      	bne.n	80110aa <_lseek_r+0x1e>
 80110a4:	682b      	ldr	r3, [r5, #0]
 80110a6:	b103      	cbz	r3, 80110aa <_lseek_r+0x1e>
 80110a8:	6023      	str	r3, [r4, #0]
 80110aa:	bd38      	pop	{r3, r4, r5, pc}
 80110ac:	2000134c 	.word	0x2000134c

080110b0 <_read_r>:
 80110b0:	b538      	push	{r3, r4, r5, lr}
 80110b2:	4d07      	ldr	r5, [pc, #28]	@ (80110d0 <_read_r+0x20>)
 80110b4:	4604      	mov	r4, r0
 80110b6:	4608      	mov	r0, r1
 80110b8:	4611      	mov	r1, r2
 80110ba:	2200      	movs	r2, #0
 80110bc:	602a      	str	r2, [r5, #0]
 80110be:	461a      	mov	r2, r3
 80110c0:	f7f6 fc85 	bl	80079ce <_read>
 80110c4:	1c43      	adds	r3, r0, #1
 80110c6:	d102      	bne.n	80110ce <_read_r+0x1e>
 80110c8:	682b      	ldr	r3, [r5, #0]
 80110ca:	b103      	cbz	r3, 80110ce <_read_r+0x1e>
 80110cc:	6023      	str	r3, [r4, #0]
 80110ce:	bd38      	pop	{r3, r4, r5, pc}
 80110d0:	2000134c 	.word	0x2000134c

080110d4 <_sbrk_r>:
 80110d4:	b538      	push	{r3, r4, r5, lr}
 80110d6:	4d06      	ldr	r5, [pc, #24]	@ (80110f0 <_sbrk_r+0x1c>)
 80110d8:	2300      	movs	r3, #0
 80110da:	4604      	mov	r4, r0
 80110dc:	4608      	mov	r0, r1
 80110de:	602b      	str	r3, [r5, #0]
 80110e0:	f7f6 fcc6 	bl	8007a70 <_sbrk>
 80110e4:	1c43      	adds	r3, r0, #1
 80110e6:	d102      	bne.n	80110ee <_sbrk_r+0x1a>
 80110e8:	682b      	ldr	r3, [r5, #0]
 80110ea:	b103      	cbz	r3, 80110ee <_sbrk_r+0x1a>
 80110ec:	6023      	str	r3, [r4, #0]
 80110ee:	bd38      	pop	{r3, r4, r5, pc}
 80110f0:	2000134c 	.word	0x2000134c

080110f4 <_write_r>:
 80110f4:	b538      	push	{r3, r4, r5, lr}
 80110f6:	4d07      	ldr	r5, [pc, #28]	@ (8011114 <_write_r+0x20>)
 80110f8:	4604      	mov	r4, r0
 80110fa:	4608      	mov	r0, r1
 80110fc:	4611      	mov	r1, r2
 80110fe:	2200      	movs	r2, #0
 8011100:	602a      	str	r2, [r5, #0]
 8011102:	461a      	mov	r2, r3
 8011104:	f7f1 fed6 	bl	8002eb4 <_write>
 8011108:	1c43      	adds	r3, r0, #1
 801110a:	d102      	bne.n	8011112 <_write_r+0x1e>
 801110c:	682b      	ldr	r3, [r5, #0]
 801110e:	b103      	cbz	r3, 8011112 <_write_r+0x1e>
 8011110:	6023      	str	r3, [r4, #0]
 8011112:	bd38      	pop	{r3, r4, r5, pc}
 8011114:	2000134c 	.word	0x2000134c

08011118 <__errno>:
 8011118:	4b01      	ldr	r3, [pc, #4]	@ (8011120 <__errno+0x8>)
 801111a:	6818      	ldr	r0, [r3, #0]
 801111c:	4770      	bx	lr
 801111e:	bf00      	nop
 8011120:	2000003c 	.word	0x2000003c

08011124 <__libc_init_array>:
 8011124:	b570      	push	{r4, r5, r6, lr}
 8011126:	4d0d      	ldr	r5, [pc, #52]	@ (801115c <__libc_init_array+0x38>)
 8011128:	4c0d      	ldr	r4, [pc, #52]	@ (8011160 <__libc_init_array+0x3c>)
 801112a:	1b64      	subs	r4, r4, r5
 801112c:	10a4      	asrs	r4, r4, #2
 801112e:	2600      	movs	r6, #0
 8011130:	42a6      	cmp	r6, r4
 8011132:	d109      	bne.n	8011148 <__libc_init_array+0x24>
 8011134:	4d0b      	ldr	r5, [pc, #44]	@ (8011164 <__libc_init_array+0x40>)
 8011136:	4c0c      	ldr	r4, [pc, #48]	@ (8011168 <__libc_init_array+0x44>)
 8011138:	f000 fe1a 	bl	8011d70 <_init>
 801113c:	1b64      	subs	r4, r4, r5
 801113e:	10a4      	asrs	r4, r4, #2
 8011140:	2600      	movs	r6, #0
 8011142:	42a6      	cmp	r6, r4
 8011144:	d105      	bne.n	8011152 <__libc_init_array+0x2e>
 8011146:	bd70      	pop	{r4, r5, r6, pc}
 8011148:	f855 3b04 	ldr.w	r3, [r5], #4
 801114c:	4798      	blx	r3
 801114e:	3601      	adds	r6, #1
 8011150:	e7ee      	b.n	8011130 <__libc_init_array+0xc>
 8011152:	f855 3b04 	ldr.w	r3, [r5], #4
 8011156:	4798      	blx	r3
 8011158:	3601      	adds	r6, #1
 801115a:	e7f2      	b.n	8011142 <__libc_init_array+0x1e>
 801115c:	08012608 	.word	0x08012608
 8011160:	08012608 	.word	0x08012608
 8011164:	08012608 	.word	0x08012608
 8011168:	0801260c 	.word	0x0801260c

0801116c <__retarget_lock_init_recursive>:
 801116c:	4770      	bx	lr

0801116e <__retarget_lock_acquire_recursive>:
 801116e:	4770      	bx	lr

08011170 <__retarget_lock_release_recursive>:
 8011170:	4770      	bx	lr

08011172 <memcpy>:
 8011172:	440a      	add	r2, r1
 8011174:	4291      	cmp	r1, r2
 8011176:	f100 33ff 	add.w	r3, r0, #4294967295
 801117a:	d100      	bne.n	801117e <memcpy+0xc>
 801117c:	4770      	bx	lr
 801117e:	b510      	push	{r4, lr}
 8011180:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011184:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011188:	4291      	cmp	r1, r2
 801118a:	d1f9      	bne.n	8011180 <memcpy+0xe>
 801118c:	bd10      	pop	{r4, pc}
	...

08011190 <_free_r>:
 8011190:	b538      	push	{r3, r4, r5, lr}
 8011192:	4605      	mov	r5, r0
 8011194:	2900      	cmp	r1, #0
 8011196:	d041      	beq.n	801121c <_free_r+0x8c>
 8011198:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801119c:	1f0c      	subs	r4, r1, #4
 801119e:	2b00      	cmp	r3, #0
 80111a0:	bfb8      	it	lt
 80111a2:	18e4      	addlt	r4, r4, r3
 80111a4:	f7ff fc54 	bl	8010a50 <__malloc_lock>
 80111a8:	4a1d      	ldr	r2, [pc, #116]	@ (8011220 <_free_r+0x90>)
 80111aa:	6813      	ldr	r3, [r2, #0]
 80111ac:	b933      	cbnz	r3, 80111bc <_free_r+0x2c>
 80111ae:	6063      	str	r3, [r4, #4]
 80111b0:	6014      	str	r4, [r2, #0]
 80111b2:	4628      	mov	r0, r5
 80111b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80111b8:	f7ff bc50 	b.w	8010a5c <__malloc_unlock>
 80111bc:	42a3      	cmp	r3, r4
 80111be:	d908      	bls.n	80111d2 <_free_r+0x42>
 80111c0:	6820      	ldr	r0, [r4, #0]
 80111c2:	1821      	adds	r1, r4, r0
 80111c4:	428b      	cmp	r3, r1
 80111c6:	bf01      	itttt	eq
 80111c8:	6819      	ldreq	r1, [r3, #0]
 80111ca:	685b      	ldreq	r3, [r3, #4]
 80111cc:	1809      	addeq	r1, r1, r0
 80111ce:	6021      	streq	r1, [r4, #0]
 80111d0:	e7ed      	b.n	80111ae <_free_r+0x1e>
 80111d2:	461a      	mov	r2, r3
 80111d4:	685b      	ldr	r3, [r3, #4]
 80111d6:	b10b      	cbz	r3, 80111dc <_free_r+0x4c>
 80111d8:	42a3      	cmp	r3, r4
 80111da:	d9fa      	bls.n	80111d2 <_free_r+0x42>
 80111dc:	6811      	ldr	r1, [r2, #0]
 80111de:	1850      	adds	r0, r2, r1
 80111e0:	42a0      	cmp	r0, r4
 80111e2:	d10b      	bne.n	80111fc <_free_r+0x6c>
 80111e4:	6820      	ldr	r0, [r4, #0]
 80111e6:	4401      	add	r1, r0
 80111e8:	1850      	adds	r0, r2, r1
 80111ea:	4283      	cmp	r3, r0
 80111ec:	6011      	str	r1, [r2, #0]
 80111ee:	d1e0      	bne.n	80111b2 <_free_r+0x22>
 80111f0:	6818      	ldr	r0, [r3, #0]
 80111f2:	685b      	ldr	r3, [r3, #4]
 80111f4:	6053      	str	r3, [r2, #4]
 80111f6:	4408      	add	r0, r1
 80111f8:	6010      	str	r0, [r2, #0]
 80111fa:	e7da      	b.n	80111b2 <_free_r+0x22>
 80111fc:	d902      	bls.n	8011204 <_free_r+0x74>
 80111fe:	230c      	movs	r3, #12
 8011200:	602b      	str	r3, [r5, #0]
 8011202:	e7d6      	b.n	80111b2 <_free_r+0x22>
 8011204:	6820      	ldr	r0, [r4, #0]
 8011206:	1821      	adds	r1, r4, r0
 8011208:	428b      	cmp	r3, r1
 801120a:	bf04      	itt	eq
 801120c:	6819      	ldreq	r1, [r3, #0]
 801120e:	685b      	ldreq	r3, [r3, #4]
 8011210:	6063      	str	r3, [r4, #4]
 8011212:	bf04      	itt	eq
 8011214:	1809      	addeq	r1, r1, r0
 8011216:	6021      	streq	r1, [r4, #0]
 8011218:	6054      	str	r4, [r2, #4]
 801121a:	e7ca      	b.n	80111b2 <_free_r+0x22>
 801121c:	bd38      	pop	{r3, r4, r5, pc}
 801121e:	bf00      	nop
 8011220:	2000120c 	.word	0x2000120c

08011224 <__ssputs_r>:
 8011224:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011228:	688e      	ldr	r6, [r1, #8]
 801122a:	461f      	mov	r7, r3
 801122c:	42be      	cmp	r6, r7
 801122e:	680b      	ldr	r3, [r1, #0]
 8011230:	4682      	mov	sl, r0
 8011232:	460c      	mov	r4, r1
 8011234:	4690      	mov	r8, r2
 8011236:	d82d      	bhi.n	8011294 <__ssputs_r+0x70>
 8011238:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801123c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8011240:	d026      	beq.n	8011290 <__ssputs_r+0x6c>
 8011242:	6965      	ldr	r5, [r4, #20]
 8011244:	6909      	ldr	r1, [r1, #16]
 8011246:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801124a:	eba3 0901 	sub.w	r9, r3, r1
 801124e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011252:	1c7b      	adds	r3, r7, #1
 8011254:	444b      	add	r3, r9
 8011256:	106d      	asrs	r5, r5, #1
 8011258:	429d      	cmp	r5, r3
 801125a:	bf38      	it	cc
 801125c:	461d      	movcc	r5, r3
 801125e:	0553      	lsls	r3, r2, #21
 8011260:	d527      	bpl.n	80112b2 <__ssputs_r+0x8e>
 8011262:	4629      	mov	r1, r5
 8011264:	f7ff fb74 	bl	8010950 <_malloc_r>
 8011268:	4606      	mov	r6, r0
 801126a:	b360      	cbz	r0, 80112c6 <__ssputs_r+0xa2>
 801126c:	6921      	ldr	r1, [r4, #16]
 801126e:	464a      	mov	r2, r9
 8011270:	f7ff ff7f 	bl	8011172 <memcpy>
 8011274:	89a3      	ldrh	r3, [r4, #12]
 8011276:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801127a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801127e:	81a3      	strh	r3, [r4, #12]
 8011280:	6126      	str	r6, [r4, #16]
 8011282:	6165      	str	r5, [r4, #20]
 8011284:	444e      	add	r6, r9
 8011286:	eba5 0509 	sub.w	r5, r5, r9
 801128a:	6026      	str	r6, [r4, #0]
 801128c:	60a5      	str	r5, [r4, #8]
 801128e:	463e      	mov	r6, r7
 8011290:	42be      	cmp	r6, r7
 8011292:	d900      	bls.n	8011296 <__ssputs_r+0x72>
 8011294:	463e      	mov	r6, r7
 8011296:	6820      	ldr	r0, [r4, #0]
 8011298:	4632      	mov	r2, r6
 801129a:	4641      	mov	r1, r8
 801129c:	f000 fcf6 	bl	8011c8c <memmove>
 80112a0:	68a3      	ldr	r3, [r4, #8]
 80112a2:	1b9b      	subs	r3, r3, r6
 80112a4:	60a3      	str	r3, [r4, #8]
 80112a6:	6823      	ldr	r3, [r4, #0]
 80112a8:	4433      	add	r3, r6
 80112aa:	6023      	str	r3, [r4, #0]
 80112ac:	2000      	movs	r0, #0
 80112ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80112b2:	462a      	mov	r2, r5
 80112b4:	f000 fd26 	bl	8011d04 <_realloc_r>
 80112b8:	4606      	mov	r6, r0
 80112ba:	2800      	cmp	r0, #0
 80112bc:	d1e0      	bne.n	8011280 <__ssputs_r+0x5c>
 80112be:	6921      	ldr	r1, [r4, #16]
 80112c0:	4650      	mov	r0, sl
 80112c2:	f7ff ff65 	bl	8011190 <_free_r>
 80112c6:	230c      	movs	r3, #12
 80112c8:	f8ca 3000 	str.w	r3, [sl]
 80112cc:	89a3      	ldrh	r3, [r4, #12]
 80112ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80112d2:	81a3      	strh	r3, [r4, #12]
 80112d4:	f04f 30ff 	mov.w	r0, #4294967295
 80112d8:	e7e9      	b.n	80112ae <__ssputs_r+0x8a>
	...

080112dc <_svfiprintf_r>:
 80112dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80112e0:	4698      	mov	r8, r3
 80112e2:	898b      	ldrh	r3, [r1, #12]
 80112e4:	061b      	lsls	r3, r3, #24
 80112e6:	b09d      	sub	sp, #116	@ 0x74
 80112e8:	4607      	mov	r7, r0
 80112ea:	460d      	mov	r5, r1
 80112ec:	4614      	mov	r4, r2
 80112ee:	d510      	bpl.n	8011312 <_svfiprintf_r+0x36>
 80112f0:	690b      	ldr	r3, [r1, #16]
 80112f2:	b973      	cbnz	r3, 8011312 <_svfiprintf_r+0x36>
 80112f4:	2140      	movs	r1, #64	@ 0x40
 80112f6:	f7ff fb2b 	bl	8010950 <_malloc_r>
 80112fa:	6028      	str	r0, [r5, #0]
 80112fc:	6128      	str	r0, [r5, #16]
 80112fe:	b930      	cbnz	r0, 801130e <_svfiprintf_r+0x32>
 8011300:	230c      	movs	r3, #12
 8011302:	603b      	str	r3, [r7, #0]
 8011304:	f04f 30ff 	mov.w	r0, #4294967295
 8011308:	b01d      	add	sp, #116	@ 0x74
 801130a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801130e:	2340      	movs	r3, #64	@ 0x40
 8011310:	616b      	str	r3, [r5, #20]
 8011312:	2300      	movs	r3, #0
 8011314:	9309      	str	r3, [sp, #36]	@ 0x24
 8011316:	2320      	movs	r3, #32
 8011318:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801131c:	f8cd 800c 	str.w	r8, [sp, #12]
 8011320:	2330      	movs	r3, #48	@ 0x30
 8011322:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80114c0 <_svfiprintf_r+0x1e4>
 8011326:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801132a:	f04f 0901 	mov.w	r9, #1
 801132e:	4623      	mov	r3, r4
 8011330:	469a      	mov	sl, r3
 8011332:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011336:	b10a      	cbz	r2, 801133c <_svfiprintf_r+0x60>
 8011338:	2a25      	cmp	r2, #37	@ 0x25
 801133a:	d1f9      	bne.n	8011330 <_svfiprintf_r+0x54>
 801133c:	ebba 0b04 	subs.w	fp, sl, r4
 8011340:	d00b      	beq.n	801135a <_svfiprintf_r+0x7e>
 8011342:	465b      	mov	r3, fp
 8011344:	4622      	mov	r2, r4
 8011346:	4629      	mov	r1, r5
 8011348:	4638      	mov	r0, r7
 801134a:	f7ff ff6b 	bl	8011224 <__ssputs_r>
 801134e:	3001      	adds	r0, #1
 8011350:	f000 80a7 	beq.w	80114a2 <_svfiprintf_r+0x1c6>
 8011354:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011356:	445a      	add	r2, fp
 8011358:	9209      	str	r2, [sp, #36]	@ 0x24
 801135a:	f89a 3000 	ldrb.w	r3, [sl]
 801135e:	2b00      	cmp	r3, #0
 8011360:	f000 809f 	beq.w	80114a2 <_svfiprintf_r+0x1c6>
 8011364:	2300      	movs	r3, #0
 8011366:	f04f 32ff 	mov.w	r2, #4294967295
 801136a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801136e:	f10a 0a01 	add.w	sl, sl, #1
 8011372:	9304      	str	r3, [sp, #16]
 8011374:	9307      	str	r3, [sp, #28]
 8011376:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801137a:	931a      	str	r3, [sp, #104]	@ 0x68
 801137c:	4654      	mov	r4, sl
 801137e:	2205      	movs	r2, #5
 8011380:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011384:	484e      	ldr	r0, [pc, #312]	@ (80114c0 <_svfiprintf_r+0x1e4>)
 8011386:	f7ee ff23 	bl	80001d0 <memchr>
 801138a:	9a04      	ldr	r2, [sp, #16]
 801138c:	b9d8      	cbnz	r0, 80113c6 <_svfiprintf_r+0xea>
 801138e:	06d0      	lsls	r0, r2, #27
 8011390:	bf44      	itt	mi
 8011392:	2320      	movmi	r3, #32
 8011394:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011398:	0711      	lsls	r1, r2, #28
 801139a:	bf44      	itt	mi
 801139c:	232b      	movmi	r3, #43	@ 0x2b
 801139e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80113a2:	f89a 3000 	ldrb.w	r3, [sl]
 80113a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80113a8:	d015      	beq.n	80113d6 <_svfiprintf_r+0xfa>
 80113aa:	9a07      	ldr	r2, [sp, #28]
 80113ac:	4654      	mov	r4, sl
 80113ae:	2000      	movs	r0, #0
 80113b0:	f04f 0c0a 	mov.w	ip, #10
 80113b4:	4621      	mov	r1, r4
 80113b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80113ba:	3b30      	subs	r3, #48	@ 0x30
 80113bc:	2b09      	cmp	r3, #9
 80113be:	d94b      	bls.n	8011458 <_svfiprintf_r+0x17c>
 80113c0:	b1b0      	cbz	r0, 80113f0 <_svfiprintf_r+0x114>
 80113c2:	9207      	str	r2, [sp, #28]
 80113c4:	e014      	b.n	80113f0 <_svfiprintf_r+0x114>
 80113c6:	eba0 0308 	sub.w	r3, r0, r8
 80113ca:	fa09 f303 	lsl.w	r3, r9, r3
 80113ce:	4313      	orrs	r3, r2
 80113d0:	9304      	str	r3, [sp, #16]
 80113d2:	46a2      	mov	sl, r4
 80113d4:	e7d2      	b.n	801137c <_svfiprintf_r+0xa0>
 80113d6:	9b03      	ldr	r3, [sp, #12]
 80113d8:	1d19      	adds	r1, r3, #4
 80113da:	681b      	ldr	r3, [r3, #0]
 80113dc:	9103      	str	r1, [sp, #12]
 80113de:	2b00      	cmp	r3, #0
 80113e0:	bfbb      	ittet	lt
 80113e2:	425b      	neglt	r3, r3
 80113e4:	f042 0202 	orrlt.w	r2, r2, #2
 80113e8:	9307      	strge	r3, [sp, #28]
 80113ea:	9307      	strlt	r3, [sp, #28]
 80113ec:	bfb8      	it	lt
 80113ee:	9204      	strlt	r2, [sp, #16]
 80113f0:	7823      	ldrb	r3, [r4, #0]
 80113f2:	2b2e      	cmp	r3, #46	@ 0x2e
 80113f4:	d10a      	bne.n	801140c <_svfiprintf_r+0x130>
 80113f6:	7863      	ldrb	r3, [r4, #1]
 80113f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80113fa:	d132      	bne.n	8011462 <_svfiprintf_r+0x186>
 80113fc:	9b03      	ldr	r3, [sp, #12]
 80113fe:	1d1a      	adds	r2, r3, #4
 8011400:	681b      	ldr	r3, [r3, #0]
 8011402:	9203      	str	r2, [sp, #12]
 8011404:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011408:	3402      	adds	r4, #2
 801140a:	9305      	str	r3, [sp, #20]
 801140c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80114d0 <_svfiprintf_r+0x1f4>
 8011410:	7821      	ldrb	r1, [r4, #0]
 8011412:	2203      	movs	r2, #3
 8011414:	4650      	mov	r0, sl
 8011416:	f7ee fedb 	bl	80001d0 <memchr>
 801141a:	b138      	cbz	r0, 801142c <_svfiprintf_r+0x150>
 801141c:	9b04      	ldr	r3, [sp, #16]
 801141e:	eba0 000a 	sub.w	r0, r0, sl
 8011422:	2240      	movs	r2, #64	@ 0x40
 8011424:	4082      	lsls	r2, r0
 8011426:	4313      	orrs	r3, r2
 8011428:	3401      	adds	r4, #1
 801142a:	9304      	str	r3, [sp, #16]
 801142c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011430:	4824      	ldr	r0, [pc, #144]	@ (80114c4 <_svfiprintf_r+0x1e8>)
 8011432:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011436:	2206      	movs	r2, #6
 8011438:	f7ee feca 	bl	80001d0 <memchr>
 801143c:	2800      	cmp	r0, #0
 801143e:	d036      	beq.n	80114ae <_svfiprintf_r+0x1d2>
 8011440:	4b21      	ldr	r3, [pc, #132]	@ (80114c8 <_svfiprintf_r+0x1ec>)
 8011442:	bb1b      	cbnz	r3, 801148c <_svfiprintf_r+0x1b0>
 8011444:	9b03      	ldr	r3, [sp, #12]
 8011446:	3307      	adds	r3, #7
 8011448:	f023 0307 	bic.w	r3, r3, #7
 801144c:	3308      	adds	r3, #8
 801144e:	9303      	str	r3, [sp, #12]
 8011450:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011452:	4433      	add	r3, r6
 8011454:	9309      	str	r3, [sp, #36]	@ 0x24
 8011456:	e76a      	b.n	801132e <_svfiprintf_r+0x52>
 8011458:	fb0c 3202 	mla	r2, ip, r2, r3
 801145c:	460c      	mov	r4, r1
 801145e:	2001      	movs	r0, #1
 8011460:	e7a8      	b.n	80113b4 <_svfiprintf_r+0xd8>
 8011462:	2300      	movs	r3, #0
 8011464:	3401      	adds	r4, #1
 8011466:	9305      	str	r3, [sp, #20]
 8011468:	4619      	mov	r1, r3
 801146a:	f04f 0c0a 	mov.w	ip, #10
 801146e:	4620      	mov	r0, r4
 8011470:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011474:	3a30      	subs	r2, #48	@ 0x30
 8011476:	2a09      	cmp	r2, #9
 8011478:	d903      	bls.n	8011482 <_svfiprintf_r+0x1a6>
 801147a:	2b00      	cmp	r3, #0
 801147c:	d0c6      	beq.n	801140c <_svfiprintf_r+0x130>
 801147e:	9105      	str	r1, [sp, #20]
 8011480:	e7c4      	b.n	801140c <_svfiprintf_r+0x130>
 8011482:	fb0c 2101 	mla	r1, ip, r1, r2
 8011486:	4604      	mov	r4, r0
 8011488:	2301      	movs	r3, #1
 801148a:	e7f0      	b.n	801146e <_svfiprintf_r+0x192>
 801148c:	ab03      	add	r3, sp, #12
 801148e:	9300      	str	r3, [sp, #0]
 8011490:	462a      	mov	r2, r5
 8011492:	4b0e      	ldr	r3, [pc, #56]	@ (80114cc <_svfiprintf_r+0x1f0>)
 8011494:	a904      	add	r1, sp, #16
 8011496:	4638      	mov	r0, r7
 8011498:	f3af 8000 	nop.w
 801149c:	1c42      	adds	r2, r0, #1
 801149e:	4606      	mov	r6, r0
 80114a0:	d1d6      	bne.n	8011450 <_svfiprintf_r+0x174>
 80114a2:	89ab      	ldrh	r3, [r5, #12]
 80114a4:	065b      	lsls	r3, r3, #25
 80114a6:	f53f af2d 	bmi.w	8011304 <_svfiprintf_r+0x28>
 80114aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80114ac:	e72c      	b.n	8011308 <_svfiprintf_r+0x2c>
 80114ae:	ab03      	add	r3, sp, #12
 80114b0:	9300      	str	r3, [sp, #0]
 80114b2:	462a      	mov	r2, r5
 80114b4:	4b05      	ldr	r3, [pc, #20]	@ (80114cc <_svfiprintf_r+0x1f0>)
 80114b6:	a904      	add	r1, sp, #16
 80114b8:	4638      	mov	r0, r7
 80114ba:	f000 f9bb 	bl	8011834 <_printf_i>
 80114be:	e7ed      	b.n	801149c <_svfiprintf_r+0x1c0>
 80114c0:	080125cc 	.word	0x080125cc
 80114c4:	080125d6 	.word	0x080125d6
 80114c8:	00000000 	.word	0x00000000
 80114cc:	08011225 	.word	0x08011225
 80114d0:	080125d2 	.word	0x080125d2

080114d4 <__sfputc_r>:
 80114d4:	6893      	ldr	r3, [r2, #8]
 80114d6:	3b01      	subs	r3, #1
 80114d8:	2b00      	cmp	r3, #0
 80114da:	b410      	push	{r4}
 80114dc:	6093      	str	r3, [r2, #8]
 80114de:	da08      	bge.n	80114f2 <__sfputc_r+0x1e>
 80114e0:	6994      	ldr	r4, [r2, #24]
 80114e2:	42a3      	cmp	r3, r4
 80114e4:	db01      	blt.n	80114ea <__sfputc_r+0x16>
 80114e6:	290a      	cmp	r1, #10
 80114e8:	d103      	bne.n	80114f2 <__sfputc_r+0x1e>
 80114ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80114ee:	f7ff bd21 	b.w	8010f34 <__swbuf_r>
 80114f2:	6813      	ldr	r3, [r2, #0]
 80114f4:	1c58      	adds	r0, r3, #1
 80114f6:	6010      	str	r0, [r2, #0]
 80114f8:	7019      	strb	r1, [r3, #0]
 80114fa:	4608      	mov	r0, r1
 80114fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011500:	4770      	bx	lr

08011502 <__sfputs_r>:
 8011502:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011504:	4606      	mov	r6, r0
 8011506:	460f      	mov	r7, r1
 8011508:	4614      	mov	r4, r2
 801150a:	18d5      	adds	r5, r2, r3
 801150c:	42ac      	cmp	r4, r5
 801150e:	d101      	bne.n	8011514 <__sfputs_r+0x12>
 8011510:	2000      	movs	r0, #0
 8011512:	e007      	b.n	8011524 <__sfputs_r+0x22>
 8011514:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011518:	463a      	mov	r2, r7
 801151a:	4630      	mov	r0, r6
 801151c:	f7ff ffda 	bl	80114d4 <__sfputc_r>
 8011520:	1c43      	adds	r3, r0, #1
 8011522:	d1f3      	bne.n	801150c <__sfputs_r+0xa>
 8011524:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011528 <_vfiprintf_r>:
 8011528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801152c:	460d      	mov	r5, r1
 801152e:	b09d      	sub	sp, #116	@ 0x74
 8011530:	4614      	mov	r4, r2
 8011532:	4698      	mov	r8, r3
 8011534:	4606      	mov	r6, r0
 8011536:	b118      	cbz	r0, 8011540 <_vfiprintf_r+0x18>
 8011538:	6a03      	ldr	r3, [r0, #32]
 801153a:	b90b      	cbnz	r3, 8011540 <_vfiprintf_r+0x18>
 801153c:	f7ff fb20 	bl	8010b80 <__sinit>
 8011540:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011542:	07d9      	lsls	r1, r3, #31
 8011544:	d405      	bmi.n	8011552 <_vfiprintf_r+0x2a>
 8011546:	89ab      	ldrh	r3, [r5, #12]
 8011548:	059a      	lsls	r2, r3, #22
 801154a:	d402      	bmi.n	8011552 <_vfiprintf_r+0x2a>
 801154c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801154e:	f7ff fe0e 	bl	801116e <__retarget_lock_acquire_recursive>
 8011552:	89ab      	ldrh	r3, [r5, #12]
 8011554:	071b      	lsls	r3, r3, #28
 8011556:	d501      	bpl.n	801155c <_vfiprintf_r+0x34>
 8011558:	692b      	ldr	r3, [r5, #16]
 801155a:	b99b      	cbnz	r3, 8011584 <_vfiprintf_r+0x5c>
 801155c:	4629      	mov	r1, r5
 801155e:	4630      	mov	r0, r6
 8011560:	f7ff fd26 	bl	8010fb0 <__swsetup_r>
 8011564:	b170      	cbz	r0, 8011584 <_vfiprintf_r+0x5c>
 8011566:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011568:	07dc      	lsls	r4, r3, #31
 801156a:	d504      	bpl.n	8011576 <_vfiprintf_r+0x4e>
 801156c:	f04f 30ff 	mov.w	r0, #4294967295
 8011570:	b01d      	add	sp, #116	@ 0x74
 8011572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011576:	89ab      	ldrh	r3, [r5, #12]
 8011578:	0598      	lsls	r0, r3, #22
 801157a:	d4f7      	bmi.n	801156c <_vfiprintf_r+0x44>
 801157c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801157e:	f7ff fdf7 	bl	8011170 <__retarget_lock_release_recursive>
 8011582:	e7f3      	b.n	801156c <_vfiprintf_r+0x44>
 8011584:	2300      	movs	r3, #0
 8011586:	9309      	str	r3, [sp, #36]	@ 0x24
 8011588:	2320      	movs	r3, #32
 801158a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801158e:	f8cd 800c 	str.w	r8, [sp, #12]
 8011592:	2330      	movs	r3, #48	@ 0x30
 8011594:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8011744 <_vfiprintf_r+0x21c>
 8011598:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801159c:	f04f 0901 	mov.w	r9, #1
 80115a0:	4623      	mov	r3, r4
 80115a2:	469a      	mov	sl, r3
 80115a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80115a8:	b10a      	cbz	r2, 80115ae <_vfiprintf_r+0x86>
 80115aa:	2a25      	cmp	r2, #37	@ 0x25
 80115ac:	d1f9      	bne.n	80115a2 <_vfiprintf_r+0x7a>
 80115ae:	ebba 0b04 	subs.w	fp, sl, r4
 80115b2:	d00b      	beq.n	80115cc <_vfiprintf_r+0xa4>
 80115b4:	465b      	mov	r3, fp
 80115b6:	4622      	mov	r2, r4
 80115b8:	4629      	mov	r1, r5
 80115ba:	4630      	mov	r0, r6
 80115bc:	f7ff ffa1 	bl	8011502 <__sfputs_r>
 80115c0:	3001      	adds	r0, #1
 80115c2:	f000 80a7 	beq.w	8011714 <_vfiprintf_r+0x1ec>
 80115c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80115c8:	445a      	add	r2, fp
 80115ca:	9209      	str	r2, [sp, #36]	@ 0x24
 80115cc:	f89a 3000 	ldrb.w	r3, [sl]
 80115d0:	2b00      	cmp	r3, #0
 80115d2:	f000 809f 	beq.w	8011714 <_vfiprintf_r+0x1ec>
 80115d6:	2300      	movs	r3, #0
 80115d8:	f04f 32ff 	mov.w	r2, #4294967295
 80115dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80115e0:	f10a 0a01 	add.w	sl, sl, #1
 80115e4:	9304      	str	r3, [sp, #16]
 80115e6:	9307      	str	r3, [sp, #28]
 80115e8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80115ec:	931a      	str	r3, [sp, #104]	@ 0x68
 80115ee:	4654      	mov	r4, sl
 80115f0:	2205      	movs	r2, #5
 80115f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80115f6:	4853      	ldr	r0, [pc, #332]	@ (8011744 <_vfiprintf_r+0x21c>)
 80115f8:	f7ee fdea 	bl	80001d0 <memchr>
 80115fc:	9a04      	ldr	r2, [sp, #16]
 80115fe:	b9d8      	cbnz	r0, 8011638 <_vfiprintf_r+0x110>
 8011600:	06d1      	lsls	r1, r2, #27
 8011602:	bf44      	itt	mi
 8011604:	2320      	movmi	r3, #32
 8011606:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801160a:	0713      	lsls	r3, r2, #28
 801160c:	bf44      	itt	mi
 801160e:	232b      	movmi	r3, #43	@ 0x2b
 8011610:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011614:	f89a 3000 	ldrb.w	r3, [sl]
 8011618:	2b2a      	cmp	r3, #42	@ 0x2a
 801161a:	d015      	beq.n	8011648 <_vfiprintf_r+0x120>
 801161c:	9a07      	ldr	r2, [sp, #28]
 801161e:	4654      	mov	r4, sl
 8011620:	2000      	movs	r0, #0
 8011622:	f04f 0c0a 	mov.w	ip, #10
 8011626:	4621      	mov	r1, r4
 8011628:	f811 3b01 	ldrb.w	r3, [r1], #1
 801162c:	3b30      	subs	r3, #48	@ 0x30
 801162e:	2b09      	cmp	r3, #9
 8011630:	d94b      	bls.n	80116ca <_vfiprintf_r+0x1a2>
 8011632:	b1b0      	cbz	r0, 8011662 <_vfiprintf_r+0x13a>
 8011634:	9207      	str	r2, [sp, #28]
 8011636:	e014      	b.n	8011662 <_vfiprintf_r+0x13a>
 8011638:	eba0 0308 	sub.w	r3, r0, r8
 801163c:	fa09 f303 	lsl.w	r3, r9, r3
 8011640:	4313      	orrs	r3, r2
 8011642:	9304      	str	r3, [sp, #16]
 8011644:	46a2      	mov	sl, r4
 8011646:	e7d2      	b.n	80115ee <_vfiprintf_r+0xc6>
 8011648:	9b03      	ldr	r3, [sp, #12]
 801164a:	1d19      	adds	r1, r3, #4
 801164c:	681b      	ldr	r3, [r3, #0]
 801164e:	9103      	str	r1, [sp, #12]
 8011650:	2b00      	cmp	r3, #0
 8011652:	bfbb      	ittet	lt
 8011654:	425b      	neglt	r3, r3
 8011656:	f042 0202 	orrlt.w	r2, r2, #2
 801165a:	9307      	strge	r3, [sp, #28]
 801165c:	9307      	strlt	r3, [sp, #28]
 801165e:	bfb8      	it	lt
 8011660:	9204      	strlt	r2, [sp, #16]
 8011662:	7823      	ldrb	r3, [r4, #0]
 8011664:	2b2e      	cmp	r3, #46	@ 0x2e
 8011666:	d10a      	bne.n	801167e <_vfiprintf_r+0x156>
 8011668:	7863      	ldrb	r3, [r4, #1]
 801166a:	2b2a      	cmp	r3, #42	@ 0x2a
 801166c:	d132      	bne.n	80116d4 <_vfiprintf_r+0x1ac>
 801166e:	9b03      	ldr	r3, [sp, #12]
 8011670:	1d1a      	adds	r2, r3, #4
 8011672:	681b      	ldr	r3, [r3, #0]
 8011674:	9203      	str	r2, [sp, #12]
 8011676:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801167a:	3402      	adds	r4, #2
 801167c:	9305      	str	r3, [sp, #20]
 801167e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011754 <_vfiprintf_r+0x22c>
 8011682:	7821      	ldrb	r1, [r4, #0]
 8011684:	2203      	movs	r2, #3
 8011686:	4650      	mov	r0, sl
 8011688:	f7ee fda2 	bl	80001d0 <memchr>
 801168c:	b138      	cbz	r0, 801169e <_vfiprintf_r+0x176>
 801168e:	9b04      	ldr	r3, [sp, #16]
 8011690:	eba0 000a 	sub.w	r0, r0, sl
 8011694:	2240      	movs	r2, #64	@ 0x40
 8011696:	4082      	lsls	r2, r0
 8011698:	4313      	orrs	r3, r2
 801169a:	3401      	adds	r4, #1
 801169c:	9304      	str	r3, [sp, #16]
 801169e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80116a2:	4829      	ldr	r0, [pc, #164]	@ (8011748 <_vfiprintf_r+0x220>)
 80116a4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80116a8:	2206      	movs	r2, #6
 80116aa:	f7ee fd91 	bl	80001d0 <memchr>
 80116ae:	2800      	cmp	r0, #0
 80116b0:	d03f      	beq.n	8011732 <_vfiprintf_r+0x20a>
 80116b2:	4b26      	ldr	r3, [pc, #152]	@ (801174c <_vfiprintf_r+0x224>)
 80116b4:	bb1b      	cbnz	r3, 80116fe <_vfiprintf_r+0x1d6>
 80116b6:	9b03      	ldr	r3, [sp, #12]
 80116b8:	3307      	adds	r3, #7
 80116ba:	f023 0307 	bic.w	r3, r3, #7
 80116be:	3308      	adds	r3, #8
 80116c0:	9303      	str	r3, [sp, #12]
 80116c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80116c4:	443b      	add	r3, r7
 80116c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80116c8:	e76a      	b.n	80115a0 <_vfiprintf_r+0x78>
 80116ca:	fb0c 3202 	mla	r2, ip, r2, r3
 80116ce:	460c      	mov	r4, r1
 80116d0:	2001      	movs	r0, #1
 80116d2:	e7a8      	b.n	8011626 <_vfiprintf_r+0xfe>
 80116d4:	2300      	movs	r3, #0
 80116d6:	3401      	adds	r4, #1
 80116d8:	9305      	str	r3, [sp, #20]
 80116da:	4619      	mov	r1, r3
 80116dc:	f04f 0c0a 	mov.w	ip, #10
 80116e0:	4620      	mov	r0, r4
 80116e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80116e6:	3a30      	subs	r2, #48	@ 0x30
 80116e8:	2a09      	cmp	r2, #9
 80116ea:	d903      	bls.n	80116f4 <_vfiprintf_r+0x1cc>
 80116ec:	2b00      	cmp	r3, #0
 80116ee:	d0c6      	beq.n	801167e <_vfiprintf_r+0x156>
 80116f0:	9105      	str	r1, [sp, #20]
 80116f2:	e7c4      	b.n	801167e <_vfiprintf_r+0x156>
 80116f4:	fb0c 2101 	mla	r1, ip, r1, r2
 80116f8:	4604      	mov	r4, r0
 80116fa:	2301      	movs	r3, #1
 80116fc:	e7f0      	b.n	80116e0 <_vfiprintf_r+0x1b8>
 80116fe:	ab03      	add	r3, sp, #12
 8011700:	9300      	str	r3, [sp, #0]
 8011702:	462a      	mov	r2, r5
 8011704:	4b12      	ldr	r3, [pc, #72]	@ (8011750 <_vfiprintf_r+0x228>)
 8011706:	a904      	add	r1, sp, #16
 8011708:	4630      	mov	r0, r6
 801170a:	f3af 8000 	nop.w
 801170e:	4607      	mov	r7, r0
 8011710:	1c78      	adds	r0, r7, #1
 8011712:	d1d6      	bne.n	80116c2 <_vfiprintf_r+0x19a>
 8011714:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011716:	07d9      	lsls	r1, r3, #31
 8011718:	d405      	bmi.n	8011726 <_vfiprintf_r+0x1fe>
 801171a:	89ab      	ldrh	r3, [r5, #12]
 801171c:	059a      	lsls	r2, r3, #22
 801171e:	d402      	bmi.n	8011726 <_vfiprintf_r+0x1fe>
 8011720:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011722:	f7ff fd25 	bl	8011170 <__retarget_lock_release_recursive>
 8011726:	89ab      	ldrh	r3, [r5, #12]
 8011728:	065b      	lsls	r3, r3, #25
 801172a:	f53f af1f 	bmi.w	801156c <_vfiprintf_r+0x44>
 801172e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011730:	e71e      	b.n	8011570 <_vfiprintf_r+0x48>
 8011732:	ab03      	add	r3, sp, #12
 8011734:	9300      	str	r3, [sp, #0]
 8011736:	462a      	mov	r2, r5
 8011738:	4b05      	ldr	r3, [pc, #20]	@ (8011750 <_vfiprintf_r+0x228>)
 801173a:	a904      	add	r1, sp, #16
 801173c:	4630      	mov	r0, r6
 801173e:	f000 f879 	bl	8011834 <_printf_i>
 8011742:	e7e4      	b.n	801170e <_vfiprintf_r+0x1e6>
 8011744:	080125cc 	.word	0x080125cc
 8011748:	080125d6 	.word	0x080125d6
 801174c:	00000000 	.word	0x00000000
 8011750:	08011503 	.word	0x08011503
 8011754:	080125d2 	.word	0x080125d2

08011758 <_printf_common>:
 8011758:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801175c:	4616      	mov	r6, r2
 801175e:	4698      	mov	r8, r3
 8011760:	688a      	ldr	r2, [r1, #8]
 8011762:	690b      	ldr	r3, [r1, #16]
 8011764:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011768:	4293      	cmp	r3, r2
 801176a:	bfb8      	it	lt
 801176c:	4613      	movlt	r3, r2
 801176e:	6033      	str	r3, [r6, #0]
 8011770:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011774:	4607      	mov	r7, r0
 8011776:	460c      	mov	r4, r1
 8011778:	b10a      	cbz	r2, 801177e <_printf_common+0x26>
 801177a:	3301      	adds	r3, #1
 801177c:	6033      	str	r3, [r6, #0]
 801177e:	6823      	ldr	r3, [r4, #0]
 8011780:	0699      	lsls	r1, r3, #26
 8011782:	bf42      	ittt	mi
 8011784:	6833      	ldrmi	r3, [r6, #0]
 8011786:	3302      	addmi	r3, #2
 8011788:	6033      	strmi	r3, [r6, #0]
 801178a:	6825      	ldr	r5, [r4, #0]
 801178c:	f015 0506 	ands.w	r5, r5, #6
 8011790:	d106      	bne.n	80117a0 <_printf_common+0x48>
 8011792:	f104 0a19 	add.w	sl, r4, #25
 8011796:	68e3      	ldr	r3, [r4, #12]
 8011798:	6832      	ldr	r2, [r6, #0]
 801179a:	1a9b      	subs	r3, r3, r2
 801179c:	42ab      	cmp	r3, r5
 801179e:	dc26      	bgt.n	80117ee <_printf_common+0x96>
 80117a0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80117a4:	6822      	ldr	r2, [r4, #0]
 80117a6:	3b00      	subs	r3, #0
 80117a8:	bf18      	it	ne
 80117aa:	2301      	movne	r3, #1
 80117ac:	0692      	lsls	r2, r2, #26
 80117ae:	d42b      	bmi.n	8011808 <_printf_common+0xb0>
 80117b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80117b4:	4641      	mov	r1, r8
 80117b6:	4638      	mov	r0, r7
 80117b8:	47c8      	blx	r9
 80117ba:	3001      	adds	r0, #1
 80117bc:	d01e      	beq.n	80117fc <_printf_common+0xa4>
 80117be:	6823      	ldr	r3, [r4, #0]
 80117c0:	6922      	ldr	r2, [r4, #16]
 80117c2:	f003 0306 	and.w	r3, r3, #6
 80117c6:	2b04      	cmp	r3, #4
 80117c8:	bf02      	ittt	eq
 80117ca:	68e5      	ldreq	r5, [r4, #12]
 80117cc:	6833      	ldreq	r3, [r6, #0]
 80117ce:	1aed      	subeq	r5, r5, r3
 80117d0:	68a3      	ldr	r3, [r4, #8]
 80117d2:	bf0c      	ite	eq
 80117d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80117d8:	2500      	movne	r5, #0
 80117da:	4293      	cmp	r3, r2
 80117dc:	bfc4      	itt	gt
 80117de:	1a9b      	subgt	r3, r3, r2
 80117e0:	18ed      	addgt	r5, r5, r3
 80117e2:	2600      	movs	r6, #0
 80117e4:	341a      	adds	r4, #26
 80117e6:	42b5      	cmp	r5, r6
 80117e8:	d11a      	bne.n	8011820 <_printf_common+0xc8>
 80117ea:	2000      	movs	r0, #0
 80117ec:	e008      	b.n	8011800 <_printf_common+0xa8>
 80117ee:	2301      	movs	r3, #1
 80117f0:	4652      	mov	r2, sl
 80117f2:	4641      	mov	r1, r8
 80117f4:	4638      	mov	r0, r7
 80117f6:	47c8      	blx	r9
 80117f8:	3001      	adds	r0, #1
 80117fa:	d103      	bne.n	8011804 <_printf_common+0xac>
 80117fc:	f04f 30ff 	mov.w	r0, #4294967295
 8011800:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011804:	3501      	adds	r5, #1
 8011806:	e7c6      	b.n	8011796 <_printf_common+0x3e>
 8011808:	18e1      	adds	r1, r4, r3
 801180a:	1c5a      	adds	r2, r3, #1
 801180c:	2030      	movs	r0, #48	@ 0x30
 801180e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8011812:	4422      	add	r2, r4
 8011814:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8011818:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801181c:	3302      	adds	r3, #2
 801181e:	e7c7      	b.n	80117b0 <_printf_common+0x58>
 8011820:	2301      	movs	r3, #1
 8011822:	4622      	mov	r2, r4
 8011824:	4641      	mov	r1, r8
 8011826:	4638      	mov	r0, r7
 8011828:	47c8      	blx	r9
 801182a:	3001      	adds	r0, #1
 801182c:	d0e6      	beq.n	80117fc <_printf_common+0xa4>
 801182e:	3601      	adds	r6, #1
 8011830:	e7d9      	b.n	80117e6 <_printf_common+0x8e>
	...

08011834 <_printf_i>:
 8011834:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011838:	7e0f      	ldrb	r7, [r1, #24]
 801183a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801183c:	2f78      	cmp	r7, #120	@ 0x78
 801183e:	4691      	mov	r9, r2
 8011840:	4680      	mov	r8, r0
 8011842:	460c      	mov	r4, r1
 8011844:	469a      	mov	sl, r3
 8011846:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801184a:	d807      	bhi.n	801185c <_printf_i+0x28>
 801184c:	2f62      	cmp	r7, #98	@ 0x62
 801184e:	d80a      	bhi.n	8011866 <_printf_i+0x32>
 8011850:	2f00      	cmp	r7, #0
 8011852:	f000 80d1 	beq.w	80119f8 <_printf_i+0x1c4>
 8011856:	2f58      	cmp	r7, #88	@ 0x58
 8011858:	f000 80b8 	beq.w	80119cc <_printf_i+0x198>
 801185c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011860:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011864:	e03a      	b.n	80118dc <_printf_i+0xa8>
 8011866:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801186a:	2b15      	cmp	r3, #21
 801186c:	d8f6      	bhi.n	801185c <_printf_i+0x28>
 801186e:	a101      	add	r1, pc, #4	@ (adr r1, 8011874 <_printf_i+0x40>)
 8011870:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011874:	080118cd 	.word	0x080118cd
 8011878:	080118e1 	.word	0x080118e1
 801187c:	0801185d 	.word	0x0801185d
 8011880:	0801185d 	.word	0x0801185d
 8011884:	0801185d 	.word	0x0801185d
 8011888:	0801185d 	.word	0x0801185d
 801188c:	080118e1 	.word	0x080118e1
 8011890:	0801185d 	.word	0x0801185d
 8011894:	0801185d 	.word	0x0801185d
 8011898:	0801185d 	.word	0x0801185d
 801189c:	0801185d 	.word	0x0801185d
 80118a0:	080119df 	.word	0x080119df
 80118a4:	0801190b 	.word	0x0801190b
 80118a8:	08011999 	.word	0x08011999
 80118ac:	0801185d 	.word	0x0801185d
 80118b0:	0801185d 	.word	0x0801185d
 80118b4:	08011a01 	.word	0x08011a01
 80118b8:	0801185d 	.word	0x0801185d
 80118bc:	0801190b 	.word	0x0801190b
 80118c0:	0801185d 	.word	0x0801185d
 80118c4:	0801185d 	.word	0x0801185d
 80118c8:	080119a1 	.word	0x080119a1
 80118cc:	6833      	ldr	r3, [r6, #0]
 80118ce:	1d1a      	adds	r2, r3, #4
 80118d0:	681b      	ldr	r3, [r3, #0]
 80118d2:	6032      	str	r2, [r6, #0]
 80118d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80118d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80118dc:	2301      	movs	r3, #1
 80118de:	e09c      	b.n	8011a1a <_printf_i+0x1e6>
 80118e0:	6833      	ldr	r3, [r6, #0]
 80118e2:	6820      	ldr	r0, [r4, #0]
 80118e4:	1d19      	adds	r1, r3, #4
 80118e6:	6031      	str	r1, [r6, #0]
 80118e8:	0606      	lsls	r6, r0, #24
 80118ea:	d501      	bpl.n	80118f0 <_printf_i+0xbc>
 80118ec:	681d      	ldr	r5, [r3, #0]
 80118ee:	e003      	b.n	80118f8 <_printf_i+0xc4>
 80118f0:	0645      	lsls	r5, r0, #25
 80118f2:	d5fb      	bpl.n	80118ec <_printf_i+0xb8>
 80118f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80118f8:	2d00      	cmp	r5, #0
 80118fa:	da03      	bge.n	8011904 <_printf_i+0xd0>
 80118fc:	232d      	movs	r3, #45	@ 0x2d
 80118fe:	426d      	negs	r5, r5
 8011900:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011904:	4858      	ldr	r0, [pc, #352]	@ (8011a68 <_printf_i+0x234>)
 8011906:	230a      	movs	r3, #10
 8011908:	e011      	b.n	801192e <_printf_i+0xfa>
 801190a:	6821      	ldr	r1, [r4, #0]
 801190c:	6833      	ldr	r3, [r6, #0]
 801190e:	0608      	lsls	r0, r1, #24
 8011910:	f853 5b04 	ldr.w	r5, [r3], #4
 8011914:	d402      	bmi.n	801191c <_printf_i+0xe8>
 8011916:	0649      	lsls	r1, r1, #25
 8011918:	bf48      	it	mi
 801191a:	b2ad      	uxthmi	r5, r5
 801191c:	2f6f      	cmp	r7, #111	@ 0x6f
 801191e:	4852      	ldr	r0, [pc, #328]	@ (8011a68 <_printf_i+0x234>)
 8011920:	6033      	str	r3, [r6, #0]
 8011922:	bf14      	ite	ne
 8011924:	230a      	movne	r3, #10
 8011926:	2308      	moveq	r3, #8
 8011928:	2100      	movs	r1, #0
 801192a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801192e:	6866      	ldr	r6, [r4, #4]
 8011930:	60a6      	str	r6, [r4, #8]
 8011932:	2e00      	cmp	r6, #0
 8011934:	db05      	blt.n	8011942 <_printf_i+0x10e>
 8011936:	6821      	ldr	r1, [r4, #0]
 8011938:	432e      	orrs	r6, r5
 801193a:	f021 0104 	bic.w	r1, r1, #4
 801193e:	6021      	str	r1, [r4, #0]
 8011940:	d04b      	beq.n	80119da <_printf_i+0x1a6>
 8011942:	4616      	mov	r6, r2
 8011944:	fbb5 f1f3 	udiv	r1, r5, r3
 8011948:	fb03 5711 	mls	r7, r3, r1, r5
 801194c:	5dc7      	ldrb	r7, [r0, r7]
 801194e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8011952:	462f      	mov	r7, r5
 8011954:	42bb      	cmp	r3, r7
 8011956:	460d      	mov	r5, r1
 8011958:	d9f4      	bls.n	8011944 <_printf_i+0x110>
 801195a:	2b08      	cmp	r3, #8
 801195c:	d10b      	bne.n	8011976 <_printf_i+0x142>
 801195e:	6823      	ldr	r3, [r4, #0]
 8011960:	07df      	lsls	r7, r3, #31
 8011962:	d508      	bpl.n	8011976 <_printf_i+0x142>
 8011964:	6923      	ldr	r3, [r4, #16]
 8011966:	6861      	ldr	r1, [r4, #4]
 8011968:	4299      	cmp	r1, r3
 801196a:	bfde      	ittt	le
 801196c:	2330      	movle	r3, #48	@ 0x30
 801196e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011972:	f106 36ff 	addle.w	r6, r6, #4294967295
 8011976:	1b92      	subs	r2, r2, r6
 8011978:	6122      	str	r2, [r4, #16]
 801197a:	f8cd a000 	str.w	sl, [sp]
 801197e:	464b      	mov	r3, r9
 8011980:	aa03      	add	r2, sp, #12
 8011982:	4621      	mov	r1, r4
 8011984:	4640      	mov	r0, r8
 8011986:	f7ff fee7 	bl	8011758 <_printf_common>
 801198a:	3001      	adds	r0, #1
 801198c:	d14a      	bne.n	8011a24 <_printf_i+0x1f0>
 801198e:	f04f 30ff 	mov.w	r0, #4294967295
 8011992:	b004      	add	sp, #16
 8011994:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011998:	6823      	ldr	r3, [r4, #0]
 801199a:	f043 0320 	orr.w	r3, r3, #32
 801199e:	6023      	str	r3, [r4, #0]
 80119a0:	4832      	ldr	r0, [pc, #200]	@ (8011a6c <_printf_i+0x238>)
 80119a2:	2778      	movs	r7, #120	@ 0x78
 80119a4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80119a8:	6823      	ldr	r3, [r4, #0]
 80119aa:	6831      	ldr	r1, [r6, #0]
 80119ac:	061f      	lsls	r7, r3, #24
 80119ae:	f851 5b04 	ldr.w	r5, [r1], #4
 80119b2:	d402      	bmi.n	80119ba <_printf_i+0x186>
 80119b4:	065f      	lsls	r7, r3, #25
 80119b6:	bf48      	it	mi
 80119b8:	b2ad      	uxthmi	r5, r5
 80119ba:	6031      	str	r1, [r6, #0]
 80119bc:	07d9      	lsls	r1, r3, #31
 80119be:	bf44      	itt	mi
 80119c0:	f043 0320 	orrmi.w	r3, r3, #32
 80119c4:	6023      	strmi	r3, [r4, #0]
 80119c6:	b11d      	cbz	r5, 80119d0 <_printf_i+0x19c>
 80119c8:	2310      	movs	r3, #16
 80119ca:	e7ad      	b.n	8011928 <_printf_i+0xf4>
 80119cc:	4826      	ldr	r0, [pc, #152]	@ (8011a68 <_printf_i+0x234>)
 80119ce:	e7e9      	b.n	80119a4 <_printf_i+0x170>
 80119d0:	6823      	ldr	r3, [r4, #0]
 80119d2:	f023 0320 	bic.w	r3, r3, #32
 80119d6:	6023      	str	r3, [r4, #0]
 80119d8:	e7f6      	b.n	80119c8 <_printf_i+0x194>
 80119da:	4616      	mov	r6, r2
 80119dc:	e7bd      	b.n	801195a <_printf_i+0x126>
 80119de:	6833      	ldr	r3, [r6, #0]
 80119e0:	6825      	ldr	r5, [r4, #0]
 80119e2:	6961      	ldr	r1, [r4, #20]
 80119e4:	1d18      	adds	r0, r3, #4
 80119e6:	6030      	str	r0, [r6, #0]
 80119e8:	062e      	lsls	r6, r5, #24
 80119ea:	681b      	ldr	r3, [r3, #0]
 80119ec:	d501      	bpl.n	80119f2 <_printf_i+0x1be>
 80119ee:	6019      	str	r1, [r3, #0]
 80119f0:	e002      	b.n	80119f8 <_printf_i+0x1c4>
 80119f2:	0668      	lsls	r0, r5, #25
 80119f4:	d5fb      	bpl.n	80119ee <_printf_i+0x1ba>
 80119f6:	8019      	strh	r1, [r3, #0]
 80119f8:	2300      	movs	r3, #0
 80119fa:	6123      	str	r3, [r4, #16]
 80119fc:	4616      	mov	r6, r2
 80119fe:	e7bc      	b.n	801197a <_printf_i+0x146>
 8011a00:	6833      	ldr	r3, [r6, #0]
 8011a02:	1d1a      	adds	r2, r3, #4
 8011a04:	6032      	str	r2, [r6, #0]
 8011a06:	681e      	ldr	r6, [r3, #0]
 8011a08:	6862      	ldr	r2, [r4, #4]
 8011a0a:	2100      	movs	r1, #0
 8011a0c:	4630      	mov	r0, r6
 8011a0e:	f7ee fbdf 	bl	80001d0 <memchr>
 8011a12:	b108      	cbz	r0, 8011a18 <_printf_i+0x1e4>
 8011a14:	1b80      	subs	r0, r0, r6
 8011a16:	6060      	str	r0, [r4, #4]
 8011a18:	6863      	ldr	r3, [r4, #4]
 8011a1a:	6123      	str	r3, [r4, #16]
 8011a1c:	2300      	movs	r3, #0
 8011a1e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011a22:	e7aa      	b.n	801197a <_printf_i+0x146>
 8011a24:	6923      	ldr	r3, [r4, #16]
 8011a26:	4632      	mov	r2, r6
 8011a28:	4649      	mov	r1, r9
 8011a2a:	4640      	mov	r0, r8
 8011a2c:	47d0      	blx	sl
 8011a2e:	3001      	adds	r0, #1
 8011a30:	d0ad      	beq.n	801198e <_printf_i+0x15a>
 8011a32:	6823      	ldr	r3, [r4, #0]
 8011a34:	079b      	lsls	r3, r3, #30
 8011a36:	d413      	bmi.n	8011a60 <_printf_i+0x22c>
 8011a38:	68e0      	ldr	r0, [r4, #12]
 8011a3a:	9b03      	ldr	r3, [sp, #12]
 8011a3c:	4298      	cmp	r0, r3
 8011a3e:	bfb8      	it	lt
 8011a40:	4618      	movlt	r0, r3
 8011a42:	e7a6      	b.n	8011992 <_printf_i+0x15e>
 8011a44:	2301      	movs	r3, #1
 8011a46:	4632      	mov	r2, r6
 8011a48:	4649      	mov	r1, r9
 8011a4a:	4640      	mov	r0, r8
 8011a4c:	47d0      	blx	sl
 8011a4e:	3001      	adds	r0, #1
 8011a50:	d09d      	beq.n	801198e <_printf_i+0x15a>
 8011a52:	3501      	adds	r5, #1
 8011a54:	68e3      	ldr	r3, [r4, #12]
 8011a56:	9903      	ldr	r1, [sp, #12]
 8011a58:	1a5b      	subs	r3, r3, r1
 8011a5a:	42ab      	cmp	r3, r5
 8011a5c:	dcf2      	bgt.n	8011a44 <_printf_i+0x210>
 8011a5e:	e7eb      	b.n	8011a38 <_printf_i+0x204>
 8011a60:	2500      	movs	r5, #0
 8011a62:	f104 0619 	add.w	r6, r4, #25
 8011a66:	e7f5      	b.n	8011a54 <_printf_i+0x220>
 8011a68:	080125dd 	.word	0x080125dd
 8011a6c:	080125ee 	.word	0x080125ee

08011a70 <__sflush_r>:
 8011a70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011a74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011a78:	0716      	lsls	r6, r2, #28
 8011a7a:	4605      	mov	r5, r0
 8011a7c:	460c      	mov	r4, r1
 8011a7e:	d454      	bmi.n	8011b2a <__sflush_r+0xba>
 8011a80:	684b      	ldr	r3, [r1, #4]
 8011a82:	2b00      	cmp	r3, #0
 8011a84:	dc02      	bgt.n	8011a8c <__sflush_r+0x1c>
 8011a86:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011a88:	2b00      	cmp	r3, #0
 8011a8a:	dd48      	ble.n	8011b1e <__sflush_r+0xae>
 8011a8c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011a8e:	2e00      	cmp	r6, #0
 8011a90:	d045      	beq.n	8011b1e <__sflush_r+0xae>
 8011a92:	2300      	movs	r3, #0
 8011a94:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011a98:	682f      	ldr	r7, [r5, #0]
 8011a9a:	6a21      	ldr	r1, [r4, #32]
 8011a9c:	602b      	str	r3, [r5, #0]
 8011a9e:	d030      	beq.n	8011b02 <__sflush_r+0x92>
 8011aa0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8011aa2:	89a3      	ldrh	r3, [r4, #12]
 8011aa4:	0759      	lsls	r1, r3, #29
 8011aa6:	d505      	bpl.n	8011ab4 <__sflush_r+0x44>
 8011aa8:	6863      	ldr	r3, [r4, #4]
 8011aaa:	1ad2      	subs	r2, r2, r3
 8011aac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011aae:	b10b      	cbz	r3, 8011ab4 <__sflush_r+0x44>
 8011ab0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011ab2:	1ad2      	subs	r2, r2, r3
 8011ab4:	2300      	movs	r3, #0
 8011ab6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011ab8:	6a21      	ldr	r1, [r4, #32]
 8011aba:	4628      	mov	r0, r5
 8011abc:	47b0      	blx	r6
 8011abe:	1c43      	adds	r3, r0, #1
 8011ac0:	89a3      	ldrh	r3, [r4, #12]
 8011ac2:	d106      	bne.n	8011ad2 <__sflush_r+0x62>
 8011ac4:	6829      	ldr	r1, [r5, #0]
 8011ac6:	291d      	cmp	r1, #29
 8011ac8:	d82b      	bhi.n	8011b22 <__sflush_r+0xb2>
 8011aca:	4a2a      	ldr	r2, [pc, #168]	@ (8011b74 <__sflush_r+0x104>)
 8011acc:	40ca      	lsrs	r2, r1
 8011ace:	07d6      	lsls	r6, r2, #31
 8011ad0:	d527      	bpl.n	8011b22 <__sflush_r+0xb2>
 8011ad2:	2200      	movs	r2, #0
 8011ad4:	6062      	str	r2, [r4, #4]
 8011ad6:	04d9      	lsls	r1, r3, #19
 8011ad8:	6922      	ldr	r2, [r4, #16]
 8011ada:	6022      	str	r2, [r4, #0]
 8011adc:	d504      	bpl.n	8011ae8 <__sflush_r+0x78>
 8011ade:	1c42      	adds	r2, r0, #1
 8011ae0:	d101      	bne.n	8011ae6 <__sflush_r+0x76>
 8011ae2:	682b      	ldr	r3, [r5, #0]
 8011ae4:	b903      	cbnz	r3, 8011ae8 <__sflush_r+0x78>
 8011ae6:	6560      	str	r0, [r4, #84]	@ 0x54
 8011ae8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011aea:	602f      	str	r7, [r5, #0]
 8011aec:	b1b9      	cbz	r1, 8011b1e <__sflush_r+0xae>
 8011aee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011af2:	4299      	cmp	r1, r3
 8011af4:	d002      	beq.n	8011afc <__sflush_r+0x8c>
 8011af6:	4628      	mov	r0, r5
 8011af8:	f7ff fb4a 	bl	8011190 <_free_r>
 8011afc:	2300      	movs	r3, #0
 8011afe:	6363      	str	r3, [r4, #52]	@ 0x34
 8011b00:	e00d      	b.n	8011b1e <__sflush_r+0xae>
 8011b02:	2301      	movs	r3, #1
 8011b04:	4628      	mov	r0, r5
 8011b06:	47b0      	blx	r6
 8011b08:	4602      	mov	r2, r0
 8011b0a:	1c50      	adds	r0, r2, #1
 8011b0c:	d1c9      	bne.n	8011aa2 <__sflush_r+0x32>
 8011b0e:	682b      	ldr	r3, [r5, #0]
 8011b10:	2b00      	cmp	r3, #0
 8011b12:	d0c6      	beq.n	8011aa2 <__sflush_r+0x32>
 8011b14:	2b1d      	cmp	r3, #29
 8011b16:	d001      	beq.n	8011b1c <__sflush_r+0xac>
 8011b18:	2b16      	cmp	r3, #22
 8011b1a:	d11e      	bne.n	8011b5a <__sflush_r+0xea>
 8011b1c:	602f      	str	r7, [r5, #0]
 8011b1e:	2000      	movs	r0, #0
 8011b20:	e022      	b.n	8011b68 <__sflush_r+0xf8>
 8011b22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011b26:	b21b      	sxth	r3, r3
 8011b28:	e01b      	b.n	8011b62 <__sflush_r+0xf2>
 8011b2a:	690f      	ldr	r7, [r1, #16]
 8011b2c:	2f00      	cmp	r7, #0
 8011b2e:	d0f6      	beq.n	8011b1e <__sflush_r+0xae>
 8011b30:	0793      	lsls	r3, r2, #30
 8011b32:	680e      	ldr	r6, [r1, #0]
 8011b34:	bf08      	it	eq
 8011b36:	694b      	ldreq	r3, [r1, #20]
 8011b38:	600f      	str	r7, [r1, #0]
 8011b3a:	bf18      	it	ne
 8011b3c:	2300      	movne	r3, #0
 8011b3e:	eba6 0807 	sub.w	r8, r6, r7
 8011b42:	608b      	str	r3, [r1, #8]
 8011b44:	f1b8 0f00 	cmp.w	r8, #0
 8011b48:	dde9      	ble.n	8011b1e <__sflush_r+0xae>
 8011b4a:	6a21      	ldr	r1, [r4, #32]
 8011b4c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8011b4e:	4643      	mov	r3, r8
 8011b50:	463a      	mov	r2, r7
 8011b52:	4628      	mov	r0, r5
 8011b54:	47b0      	blx	r6
 8011b56:	2800      	cmp	r0, #0
 8011b58:	dc08      	bgt.n	8011b6c <__sflush_r+0xfc>
 8011b5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011b5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011b62:	81a3      	strh	r3, [r4, #12]
 8011b64:	f04f 30ff 	mov.w	r0, #4294967295
 8011b68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011b6c:	4407      	add	r7, r0
 8011b6e:	eba8 0800 	sub.w	r8, r8, r0
 8011b72:	e7e7      	b.n	8011b44 <__sflush_r+0xd4>
 8011b74:	20400001 	.word	0x20400001

08011b78 <_fflush_r>:
 8011b78:	b538      	push	{r3, r4, r5, lr}
 8011b7a:	690b      	ldr	r3, [r1, #16]
 8011b7c:	4605      	mov	r5, r0
 8011b7e:	460c      	mov	r4, r1
 8011b80:	b913      	cbnz	r3, 8011b88 <_fflush_r+0x10>
 8011b82:	2500      	movs	r5, #0
 8011b84:	4628      	mov	r0, r5
 8011b86:	bd38      	pop	{r3, r4, r5, pc}
 8011b88:	b118      	cbz	r0, 8011b92 <_fflush_r+0x1a>
 8011b8a:	6a03      	ldr	r3, [r0, #32]
 8011b8c:	b90b      	cbnz	r3, 8011b92 <_fflush_r+0x1a>
 8011b8e:	f7fe fff7 	bl	8010b80 <__sinit>
 8011b92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011b96:	2b00      	cmp	r3, #0
 8011b98:	d0f3      	beq.n	8011b82 <_fflush_r+0xa>
 8011b9a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011b9c:	07d0      	lsls	r0, r2, #31
 8011b9e:	d404      	bmi.n	8011baa <_fflush_r+0x32>
 8011ba0:	0599      	lsls	r1, r3, #22
 8011ba2:	d402      	bmi.n	8011baa <_fflush_r+0x32>
 8011ba4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011ba6:	f7ff fae2 	bl	801116e <__retarget_lock_acquire_recursive>
 8011baa:	4628      	mov	r0, r5
 8011bac:	4621      	mov	r1, r4
 8011bae:	f7ff ff5f 	bl	8011a70 <__sflush_r>
 8011bb2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011bb4:	07da      	lsls	r2, r3, #31
 8011bb6:	4605      	mov	r5, r0
 8011bb8:	d4e4      	bmi.n	8011b84 <_fflush_r+0xc>
 8011bba:	89a3      	ldrh	r3, [r4, #12]
 8011bbc:	059b      	lsls	r3, r3, #22
 8011bbe:	d4e1      	bmi.n	8011b84 <_fflush_r+0xc>
 8011bc0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011bc2:	f7ff fad5 	bl	8011170 <__retarget_lock_release_recursive>
 8011bc6:	e7dd      	b.n	8011b84 <_fflush_r+0xc>

08011bc8 <__swhatbuf_r>:
 8011bc8:	b570      	push	{r4, r5, r6, lr}
 8011bca:	460c      	mov	r4, r1
 8011bcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011bd0:	2900      	cmp	r1, #0
 8011bd2:	b096      	sub	sp, #88	@ 0x58
 8011bd4:	4615      	mov	r5, r2
 8011bd6:	461e      	mov	r6, r3
 8011bd8:	da0d      	bge.n	8011bf6 <__swhatbuf_r+0x2e>
 8011bda:	89a3      	ldrh	r3, [r4, #12]
 8011bdc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011be0:	f04f 0100 	mov.w	r1, #0
 8011be4:	bf14      	ite	ne
 8011be6:	2340      	movne	r3, #64	@ 0x40
 8011be8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011bec:	2000      	movs	r0, #0
 8011bee:	6031      	str	r1, [r6, #0]
 8011bf0:	602b      	str	r3, [r5, #0]
 8011bf2:	b016      	add	sp, #88	@ 0x58
 8011bf4:	bd70      	pop	{r4, r5, r6, pc}
 8011bf6:	466a      	mov	r2, sp
 8011bf8:	f000 f862 	bl	8011cc0 <_fstat_r>
 8011bfc:	2800      	cmp	r0, #0
 8011bfe:	dbec      	blt.n	8011bda <__swhatbuf_r+0x12>
 8011c00:	9901      	ldr	r1, [sp, #4]
 8011c02:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011c06:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011c0a:	4259      	negs	r1, r3
 8011c0c:	4159      	adcs	r1, r3
 8011c0e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011c12:	e7eb      	b.n	8011bec <__swhatbuf_r+0x24>

08011c14 <__smakebuf_r>:
 8011c14:	898b      	ldrh	r3, [r1, #12]
 8011c16:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011c18:	079d      	lsls	r5, r3, #30
 8011c1a:	4606      	mov	r6, r0
 8011c1c:	460c      	mov	r4, r1
 8011c1e:	d507      	bpl.n	8011c30 <__smakebuf_r+0x1c>
 8011c20:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011c24:	6023      	str	r3, [r4, #0]
 8011c26:	6123      	str	r3, [r4, #16]
 8011c28:	2301      	movs	r3, #1
 8011c2a:	6163      	str	r3, [r4, #20]
 8011c2c:	b003      	add	sp, #12
 8011c2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011c30:	ab01      	add	r3, sp, #4
 8011c32:	466a      	mov	r2, sp
 8011c34:	f7ff ffc8 	bl	8011bc8 <__swhatbuf_r>
 8011c38:	9f00      	ldr	r7, [sp, #0]
 8011c3a:	4605      	mov	r5, r0
 8011c3c:	4639      	mov	r1, r7
 8011c3e:	4630      	mov	r0, r6
 8011c40:	f7fe fe86 	bl	8010950 <_malloc_r>
 8011c44:	b948      	cbnz	r0, 8011c5a <__smakebuf_r+0x46>
 8011c46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011c4a:	059a      	lsls	r2, r3, #22
 8011c4c:	d4ee      	bmi.n	8011c2c <__smakebuf_r+0x18>
 8011c4e:	f023 0303 	bic.w	r3, r3, #3
 8011c52:	f043 0302 	orr.w	r3, r3, #2
 8011c56:	81a3      	strh	r3, [r4, #12]
 8011c58:	e7e2      	b.n	8011c20 <__smakebuf_r+0xc>
 8011c5a:	89a3      	ldrh	r3, [r4, #12]
 8011c5c:	6020      	str	r0, [r4, #0]
 8011c5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011c62:	81a3      	strh	r3, [r4, #12]
 8011c64:	9b01      	ldr	r3, [sp, #4]
 8011c66:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011c6a:	b15b      	cbz	r3, 8011c84 <__smakebuf_r+0x70>
 8011c6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011c70:	4630      	mov	r0, r6
 8011c72:	f000 f837 	bl	8011ce4 <_isatty_r>
 8011c76:	b128      	cbz	r0, 8011c84 <__smakebuf_r+0x70>
 8011c78:	89a3      	ldrh	r3, [r4, #12]
 8011c7a:	f023 0303 	bic.w	r3, r3, #3
 8011c7e:	f043 0301 	orr.w	r3, r3, #1
 8011c82:	81a3      	strh	r3, [r4, #12]
 8011c84:	89a3      	ldrh	r3, [r4, #12]
 8011c86:	431d      	orrs	r5, r3
 8011c88:	81a5      	strh	r5, [r4, #12]
 8011c8a:	e7cf      	b.n	8011c2c <__smakebuf_r+0x18>

08011c8c <memmove>:
 8011c8c:	4288      	cmp	r0, r1
 8011c8e:	b510      	push	{r4, lr}
 8011c90:	eb01 0402 	add.w	r4, r1, r2
 8011c94:	d902      	bls.n	8011c9c <memmove+0x10>
 8011c96:	4284      	cmp	r4, r0
 8011c98:	4623      	mov	r3, r4
 8011c9a:	d807      	bhi.n	8011cac <memmove+0x20>
 8011c9c:	1e43      	subs	r3, r0, #1
 8011c9e:	42a1      	cmp	r1, r4
 8011ca0:	d008      	beq.n	8011cb4 <memmove+0x28>
 8011ca2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011ca6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011caa:	e7f8      	b.n	8011c9e <memmove+0x12>
 8011cac:	4402      	add	r2, r0
 8011cae:	4601      	mov	r1, r0
 8011cb0:	428a      	cmp	r2, r1
 8011cb2:	d100      	bne.n	8011cb6 <memmove+0x2a>
 8011cb4:	bd10      	pop	{r4, pc}
 8011cb6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011cba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011cbe:	e7f7      	b.n	8011cb0 <memmove+0x24>

08011cc0 <_fstat_r>:
 8011cc0:	b538      	push	{r3, r4, r5, lr}
 8011cc2:	4d07      	ldr	r5, [pc, #28]	@ (8011ce0 <_fstat_r+0x20>)
 8011cc4:	2300      	movs	r3, #0
 8011cc6:	4604      	mov	r4, r0
 8011cc8:	4608      	mov	r0, r1
 8011cca:	4611      	mov	r1, r2
 8011ccc:	602b      	str	r3, [r5, #0]
 8011cce:	f7f5 fea7 	bl	8007a20 <_fstat>
 8011cd2:	1c43      	adds	r3, r0, #1
 8011cd4:	d102      	bne.n	8011cdc <_fstat_r+0x1c>
 8011cd6:	682b      	ldr	r3, [r5, #0]
 8011cd8:	b103      	cbz	r3, 8011cdc <_fstat_r+0x1c>
 8011cda:	6023      	str	r3, [r4, #0]
 8011cdc:	bd38      	pop	{r3, r4, r5, pc}
 8011cde:	bf00      	nop
 8011ce0:	2000134c 	.word	0x2000134c

08011ce4 <_isatty_r>:
 8011ce4:	b538      	push	{r3, r4, r5, lr}
 8011ce6:	4d06      	ldr	r5, [pc, #24]	@ (8011d00 <_isatty_r+0x1c>)
 8011ce8:	2300      	movs	r3, #0
 8011cea:	4604      	mov	r4, r0
 8011cec:	4608      	mov	r0, r1
 8011cee:	602b      	str	r3, [r5, #0]
 8011cf0:	f7f5 fea6 	bl	8007a40 <_isatty>
 8011cf4:	1c43      	adds	r3, r0, #1
 8011cf6:	d102      	bne.n	8011cfe <_isatty_r+0x1a>
 8011cf8:	682b      	ldr	r3, [r5, #0]
 8011cfa:	b103      	cbz	r3, 8011cfe <_isatty_r+0x1a>
 8011cfc:	6023      	str	r3, [r4, #0]
 8011cfe:	bd38      	pop	{r3, r4, r5, pc}
 8011d00:	2000134c 	.word	0x2000134c

08011d04 <_realloc_r>:
 8011d04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011d08:	4607      	mov	r7, r0
 8011d0a:	4614      	mov	r4, r2
 8011d0c:	460d      	mov	r5, r1
 8011d0e:	b921      	cbnz	r1, 8011d1a <_realloc_r+0x16>
 8011d10:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011d14:	4611      	mov	r1, r2
 8011d16:	f7fe be1b 	b.w	8010950 <_malloc_r>
 8011d1a:	b92a      	cbnz	r2, 8011d28 <_realloc_r+0x24>
 8011d1c:	f7ff fa38 	bl	8011190 <_free_r>
 8011d20:	4625      	mov	r5, r4
 8011d22:	4628      	mov	r0, r5
 8011d24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011d28:	f000 f81a 	bl	8011d60 <_malloc_usable_size_r>
 8011d2c:	4284      	cmp	r4, r0
 8011d2e:	4606      	mov	r6, r0
 8011d30:	d802      	bhi.n	8011d38 <_realloc_r+0x34>
 8011d32:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011d36:	d8f4      	bhi.n	8011d22 <_realloc_r+0x1e>
 8011d38:	4621      	mov	r1, r4
 8011d3a:	4638      	mov	r0, r7
 8011d3c:	f7fe fe08 	bl	8010950 <_malloc_r>
 8011d40:	4680      	mov	r8, r0
 8011d42:	b908      	cbnz	r0, 8011d48 <_realloc_r+0x44>
 8011d44:	4645      	mov	r5, r8
 8011d46:	e7ec      	b.n	8011d22 <_realloc_r+0x1e>
 8011d48:	42b4      	cmp	r4, r6
 8011d4a:	4622      	mov	r2, r4
 8011d4c:	4629      	mov	r1, r5
 8011d4e:	bf28      	it	cs
 8011d50:	4632      	movcs	r2, r6
 8011d52:	f7ff fa0e 	bl	8011172 <memcpy>
 8011d56:	4629      	mov	r1, r5
 8011d58:	4638      	mov	r0, r7
 8011d5a:	f7ff fa19 	bl	8011190 <_free_r>
 8011d5e:	e7f1      	b.n	8011d44 <_realloc_r+0x40>

08011d60 <_malloc_usable_size_r>:
 8011d60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011d64:	1f18      	subs	r0, r3, #4
 8011d66:	2b00      	cmp	r3, #0
 8011d68:	bfbc      	itt	lt
 8011d6a:	580b      	ldrlt	r3, [r1, r0]
 8011d6c:	18c0      	addlt	r0, r0, r3
 8011d6e:	4770      	bx	lr

08011d70 <_init>:
 8011d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011d72:	bf00      	nop
 8011d74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011d76:	bc08      	pop	{r3}
 8011d78:	469e      	mov	lr, r3
 8011d7a:	4770      	bx	lr

08011d7c <_fini>:
 8011d7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011d7e:	bf00      	nop
 8011d80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011d82:	bc08      	pop	{r3}
 8011d84:	469e      	mov	lr, r3
 8011d86:	4770      	bx	lr
