$date
	Fri Jun 27 12:11:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module serial_register_SISO_tb $end
$var wire 1 ! Q $end
$var reg 1 " clk $end
$var reg 1 # data $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # data $end
$var wire 1 $ rst $end
$var wire 1 ! Q $end
$scope module abc $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ rst $end
$var wire 1 ! q $end
$var wire 4 % Q [3:0] $end
$scope module m1 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ rst $end
$var reg 1 & q $end
$upscope $end
$scope module m2 $end
$var wire 1 " clk $end
$var wire 1 ' d $end
$var wire 1 $ rst $end
$var reg 1 ( q $end
$upscope $end
$scope module m3 $end
$var wire 1 " clk $end
$var wire 1 ) d $end
$var wire 1 $ rst $end
$var reg 1 * q $end
$upscope $end
$scope module m4 $end
$var wire 1 " clk $end
$var wire 1 + d $end
$var wire 1 $ rst $end
$var reg 1 , q $end
$upscope $end
$upscope $end
$upscope $end
$scope task send_bit $end
$var reg 1 - bit_val $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x-
0,
0+
0*
0)
0(
0'
0&
b0 %
1$
0#
0"
0!
$end
#200
1-
0$
1"
#400
0"
#600
1'
b1 %
1&
0-
1#
1"
#800
0"
#1000
1)
0'
1(
b10 %
0&
1-
0#
1"
#1200
0"
#1400
1'
0)
1+
1&
0(
b101 %
1*
0-
1#
1"
#1600
0"
#1800
1!
0+
1)
0'
1,
0*
1(
b1010 %
0&
0#
1"
#2000
0"
#2200
0)
1+
0!
0(
1*
b100 %
0,
1"
#2400
0"
#2600
1!
0+
1,
b1000 %
0*
1-
1"
#2800
0"
#3000
1'
0!
1&
b1 %
0,
1#
1"
#3200
0"
#3400
1)
b11 %
1(
1"
#3600
0"
#3800
1+
b111 %
1*
0-
1"
#4000
0"
#4200
1!
0'
1,
b1110 %
0&
1-
0#
1"
#4400
0"
#4600
1'
0)
1&
b1101 %
0(
1#
1"
#4800
0"
#5000
0+
1)
0*
b1011 %
1(
0-
1"
#5200
0"
#5400
0'
1+
0!
0&
1*
b110 %
0,
1-
0#
1"
#5600
0"
#5800
1!
0)
1'
1,
0(
b1101 %
1&
1#
1"
#6000
0"
#6200
1)
0+
1(
b1011 %
0*
0-
1"
#6400
0"
#6600
0!
1+
0'
0,
1*
b110 %
0&
1-
0#
1"
#6800
0"
#7000
1'
0)
1!
1&
0(
b1101 %
1,
1#
1"
#7200
0"
#7400
0+
1)
0*
b1011 %
1(
1"
