0.7
2020.2
Nov 18 2020
09:47:47
D:/FPGA/FPGA/digital_logic/led_multi_clock/led_multi_clock.v,1765286561,verilog,,,,led_multi_clock,,,,,,,,
D:/FPGA/FPGA/digital_logic/led_multi_clock/led_multi_clock/led_multi_clock.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
