
Circuit 1 cell cap_mim_2f0_m4m5_noshield and Circuit 2 cell cap_mim_2f0fF are black boxes.
Warning: Equate pins:  cell cap_mim_2f0_m4m5_noshield is a placeholder, treated as a black box.
Warning: Equate pins:  cell cap_mim_2f0fF is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: cap_mim_2f0_m4m5_noshield       |Circuit 2: cap_mim_2f0fF                   
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes cap_mim_2f0_m4m5_noshield and cap_mim_2f0fF are equivalent.

Circuit 1 cell nfet_03v3 and Circuit 2 cell nfet_03v3 are black boxes.
Warning: Equate pins:  cell nfet_03v3 is a placeholder, treated as a black box.
Warning: Equate pins:  cell nfet_03v3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: nfet_03v3                       |Circuit 2: nfet_03v3                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nfet_03v3 and nfet_03v3 are equivalent.

Circuit 1 cell pfet_03v3 and Circuit 2 cell pfet_03v3 are black boxes.
Warning: Equate pins:  cell pfet_03v3 is a placeholder, treated as a black box.
Warning: Equate pins:  cell pfet_03v3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: pfet_03v3                       |Circuit 2: pfet_03v3                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pfet_03v3 and pfet_03v3 are equivalent.
Flattening unmatched subcell nmos2_Cmirror_with_decap in circuit Biasing_network_layout (1)(1 instance)
Flattening unmatched subcell Unnamed_ba8f6150 in circuit Biasing_network_layout (1)(1 instance)
Flattening unmatched subcell cmirror_interdigitized$2 in circuit Biasing_network_layout (1)(1 instance)
Flattening unmatched subcell pmos_Cmirror_with_decap in circuit Biasing_network_layout (1)(1 instance)
Flattening unmatched subcell Unnamed_e3a0da27 in circuit Biasing_network_layout (1)(1 instance)
Flattening unmatched subcell cmirror_interdigitized in circuit Biasing_network_layout (1)(1 instance)
Flattening unmatched subcell nmos1_Cmirror_with_decap in circuit Biasing_network_layout (1)(1 instance)
Flattening unmatched subcell Unnamed_40a499cb in circuit Biasing_network_layout (1)(1 instance)
Flattening unmatched subcell cmirror_interdigitized$1 in circuit Biasing_network_layout (1)(1 instance)
Flattening unmatched subcell nmos3_Cmirror_with_decap in circuit Biasing_network_layout (1)(1 instance)
Flattening unmatched subcell Unnamed_2e9f948d in circuit Biasing_network_layout (1)(1 instance)
Flattening unmatched subcell cmirror_interdigitized$3 in circuit Biasing_network_layout (1)(1 instance)
Flattening unmatched subcell Local_mirror_pmos in circuit Biasing_network_schematic (2)(1 instance)
Flattening unmatched subcell Local_mirror_nmos in circuit Biasing_network_schematic (2)(3 instances)

Class Biasing_network_layout (1):  Merged 40 parallel devices.
Class Biasing_network_schematic (2):  Merged 4 parallel devices.
Subcircuit summary:
Circuit 1: Biasing_network_layout          |Circuit 2: Biasing_network_schematic       
-------------------------------------------|-------------------------------------------
cap_mim_2f0_m4m5_noshield (4->2)           |cap_mim_2f0fF (4->2)                       
nfet_03v3 (28->4)                          |nfet_03v3 (6->4)                           
pfet_03v3 (16->2)                          |pfet_03v3 (2)                              
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 2 symmetries with property errors.
pmos_Cmirror_with_decap_0//cmirror_interdigitized_0/pfet_03v3:1 vs. Local_mirror_pmos:_PMOS_mirror/pfet_03v3:M_ref:
 l circuit1: 4e-07   circuit2: 2.8e-07   (delta=35.3%, cutoff=1%)
 w circuit1: 2e-06   circuit2: 2.2e-07   (delta=160%, cutoff=1%)
pmos_Cmirror_with_decap_0//cmirror_interdigitized_0/pfet_03v3:0 vs. Local_mirror_pmos:_PMOS_mirror/pfet_03v3:M_mir:
 l circuit1: 4e-07   circuit2: 2.8e-07   (delta=35.3%, cutoff=1%)
 w circuit1: 6e-06   circuit2: 2.2e-07   (delta=186%, cutoff=1%)
nmos2_Cmirror_with_decap_0//cmirror_interdigitized$2_0/nfet_03v3:8 vs. Local_mirror_nmos:_NMOS_mirror_1/nfet_03v3:M6:
 w circuit1: 4.5e-06   circuit2: 3e-06   (delta=40%, cutoff=1%)
nmos3_Cmirror_with_decap_0//cmirror_interdigitized$3_0/nfet_03v3:0 vs. Local_mirror_nmos:_NMOS_mirror_3/nfet_03v3:M2:
 w circuit1: 1.5e-06   circuit2: 1e-06   (delta=40%, cutoff=1%)
nmos2_Cmirror_with_decap_0//cmirror_interdigitized$2_0/nfet_03v3:0 vs. Local_mirror_nmos:_NMOS_mirror_1/nfet_03v3:M2:
 w circuit1: 7.5e-06   circuit2: 1e-06   (delta=153%, cutoff=1%)
nmos1_Cmirror_with_decap_0//cmirror_interdigitized$1_0/nfet_03v3:0 vs. Local_mirror_nmos:_NMOS_mirror_2/nfet_03v3:M2:
 w circuit1: 7.5e-06   circuit2: 1e-06   (delta=153%, cutoff=1%)

Subcircuit pins:
Circuit 1: Biasing_network_layout          |Circuit 2: Biasing_network_schematic       
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
(no matching pin)                          |I_out_1                                    
(no matching pin)                          |I_out_2                                    
(no matching pin)                          |I_out_3                                    
(no matching pin)                          |I_BIAS                                     
(no matching pin)                          |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists for Biasing_network_layout and Biasing_network_schematic altered to match.
Device classes Biasing_network_layout and Biasing_network_schematic are equivalent.

Final result: Top level cell failed pin matching.
