{"vcs1":{"timestamp_begin":1738055115.001797265, "rt":0.25, "ut":0.12, "st":0.08}}
{"vcselab":{"timestamp_begin":1738055115.332172319, "rt":0.26, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1738055115.652779736, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738055114.769069336}
{"VCS_COMP_START_TIME": 1738055114.769069336}
{"VCS_COMP_END_TIME": 1738055115.872832514}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265408}}
{"vcselab": {"peak_mem": 150344}}
