/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  reg [22:0] _04_;
  wire [2:0] _05_;
  wire [4:0] _06_;
  wire [30:0] _07_;
  reg [6:0] _08_;
  wire [3:0] _09_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_47z;
  wire celloutsig_0_50z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_68z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [3:0] _10_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _10_ <= 4'h0;
    else _10_ <= { celloutsig_0_11z, celloutsig_0_47z, celloutsig_0_27z, celloutsig_0_18z };
  assign { _06_[4], _06_[2:0] } = _10_;
  assign celloutsig_0_3z = ~celloutsig_0_1z;
  assign celloutsig_0_5z = ~celloutsig_0_10z;
  assign celloutsig_0_50z = ~celloutsig_0_23z;
  assign celloutsig_1_11z = ~celloutsig_1_7z;
  assign celloutsig_1_15z = ~celloutsig_1_4z;
  assign celloutsig_1_17z = ~celloutsig_1_0z;
  assign celloutsig_0_31z = ~celloutsig_0_12z;
  assign celloutsig_0_34z = ~celloutsig_0_13z;
  assign celloutsig_0_0z = in_data[54] | in_data[43];
  assign celloutsig_0_18z = celloutsig_0_7z | celloutsig_0_9z;
  assign celloutsig_0_41z = celloutsig_0_10z | celloutsig_0_2z;
  assign celloutsig_0_42z = celloutsig_0_28z | celloutsig_0_23z;
  assign celloutsig_0_43z = celloutsig_0_42z | celloutsig_0_10z;
  assign celloutsig_0_56z = _02_ | celloutsig_0_31z;
  assign celloutsig_0_63z = celloutsig_0_41z | celloutsig_0_10z;
  assign celloutsig_0_68z = celloutsig_0_57z | _03_;
  assign celloutsig_1_4z = celloutsig_1_0z | celloutsig_1_3z;
  assign celloutsig_1_5z = celloutsig_1_1z | in_data[145];
  assign celloutsig_0_8z = celloutsig_0_3z | celloutsig_0_0z;
  assign celloutsig_1_8z = celloutsig_1_5z | celloutsig_1_4z;
  assign celloutsig_1_13z = celloutsig_1_5z | celloutsig_1_6z;
  assign celloutsig_1_14z = celloutsig_1_6z | celloutsig_1_3z;
  assign celloutsig_1_18z = celloutsig_1_5z | celloutsig_1_11z;
  assign celloutsig_0_1z = in_data[35] | celloutsig_0_0z;
  assign celloutsig_0_19z = celloutsig_0_9z | celloutsig_0_0z;
  assign celloutsig_0_20z = celloutsig_0_10z | celloutsig_0_7z;
  assign celloutsig_0_27z = celloutsig_0_20z | celloutsig_0_19z;
  assign celloutsig_0_10z = celloutsig_0_3z ^ celloutsig_0_1z;
  assign celloutsig_1_1z = in_data[186] ^ celloutsig_1_0z;
  assign celloutsig_1_2z = in_data[122] ^ celloutsig_1_1z;
  assign celloutsig_1_3z = celloutsig_1_2z ^ celloutsig_1_0z;
  assign celloutsig_1_6z = celloutsig_1_1z ^ celloutsig_1_4z;
  assign celloutsig_1_7z = celloutsig_1_3z ^ celloutsig_1_5z;
  assign celloutsig_1_9z = celloutsig_1_0z ^ celloutsig_1_1z;
  assign celloutsig_1_10z = celloutsig_1_6z ^ celloutsig_1_0z;
  assign celloutsig_1_12z = celloutsig_1_8z ^ celloutsig_1_0z;
  assign celloutsig_0_12z = celloutsig_0_8z ^ celloutsig_0_5z;
  assign celloutsig_0_13z = celloutsig_0_2z ^ celloutsig_0_5z;
  assign celloutsig_0_15z = celloutsig_0_3z ^ celloutsig_0_5z;
  assign celloutsig_0_17z = celloutsig_0_16z ^ celloutsig_0_0z;
  assign celloutsig_0_21z = celloutsig_0_12z ^ celloutsig_0_1z;
  assign celloutsig_0_23z = celloutsig_0_10z ^ celloutsig_0_9z;
  assign celloutsig_0_28z = celloutsig_0_24z ^ celloutsig_0_9z;
  assign celloutsig_0_30z = celloutsig_0_26z ^ celloutsig_0_27z;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _04_ <= 23'h000000;
    else _04_ <= { in_data[61:41], celloutsig_0_24z, celloutsig_0_18z };
  reg [2:0] _56_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _56_ <= 3'h0;
    else _56_ <= { _04_[3:2], celloutsig_0_18z };
  assign { _01_, _05_[1], _02_ } = _56_;
  reg [30:0] _57_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _57_ <= 31'h00000000;
    else _57_ <= { in_data[32:6], celloutsig_0_26z, celloutsig_0_21z, celloutsig_0_43z, celloutsig_0_63z };
  assign { _07_[30:27], _03_, _07_[25:0] } = _57_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _08_ <= 7'h00;
    else _08_ <= { celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_14z };
  reg [3:0] _59_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _59_ <= 4'h0;
    else _59_ <= { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_10z };
  assign { _09_[3], _00_, _09_[1:0] } = _59_;
  assign celloutsig_0_40z = { _09_[3], celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_41z } < { 1'h1, celloutsig_0_29z, celloutsig_0_27z, celloutsig_0_13z };
  assign celloutsig_0_47z = { in_data[23:22], celloutsig_0_30z } < { celloutsig_0_28z, celloutsig_0_41z, 1'h1 };
  assign celloutsig_0_57z = { celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_40z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_34z } < { celloutsig_0_56z, _06_[4], 1'h0, _06_[2:0], celloutsig_0_20z };
  assign celloutsig_0_7z = { in_data[44:21], celloutsig_0_41z, celloutsig_0_3z, celloutsig_0_41z, celloutsig_0_1z } < { in_data[48:27], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[170:162] < in_data[178:170];
  assign celloutsig_0_9z = { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_41z, celloutsig_0_8z, celloutsig_0_10z } < { in_data[95:89], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_41z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_1_19z = { _08_[5:0], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_5z, _08_, celloutsig_1_7z } < { _08_[5:0], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_17z, _08_ };
  assign celloutsig_0_11z = { in_data[42:40], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_41z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_10z } < { in_data[60:53], celloutsig_0_41z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_16z = { in_data[60:59], celloutsig_0_41z, celloutsig_0_8z, celloutsig_0_3z } < { celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_41z };
  assign celloutsig_0_2z = in_data[15:5] < { in_data[28:21], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_24z = { celloutsig_0_41z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_23z, celloutsig_0_2z, celloutsig_0_18z, 1'h0, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_17z } < { _09_[3], _00_, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_13z, _09_[3], _00_, _09_[1:0], celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_41z, celloutsig_0_9z };
  assign celloutsig_0_26z = { _09_[3], _00_, _09_[1:0], celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_9z, 1'h0 } < { celloutsig_0_19z, 1'h0, celloutsig_0_19z, celloutsig_0_17z, _09_[3], _00_, _09_[1:0] };
  assign celloutsig_0_29z = { celloutsig_0_28z, celloutsig_0_20z, celloutsig_0_28z, celloutsig_0_18z, celloutsig_0_20z, _09_[3], _00_, _09_[1:0], celloutsig_0_26z } < { celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_41z, celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_21z };
  assign { _05_[2], _05_[0] } = { _01_, _02_ };
  assign _06_[3] = 1'h0;
  assign _07_[26] = _03_;
  assign _09_[2] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_50z };
endmodule
