#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xf23730 .scope module, "compare" "compare" 2 8;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 3 "op"
    .port_info 3 /OUTPUT 1 "out"
o0x7f1527615018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xf2d360_0 .net "in1", 31 0, o0x7f1527615018;  0 drivers
o0x7f1527615048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xf4a050_0 .net "in2", 31 0, o0x7f1527615048;  0 drivers
o0x7f1527615078 .functor BUFZ 3, C4<zzz>; HiZ drive
v0xf4a130_0 .net "op", 2 0, o0x7f1527615078;  0 drivers
v0xf4a220_0 .var "out", 0 0;
E_0xf24960 .event edge, v0xf4a130_0, v0xf2d360_0, v0xf4a050_0;
S_0xf25d70 .scope module, "rv32_soc" "rv32_soc" 3 12;
 .timescale 0 0;
v0xf4f1a0_0 .net "PC", 31 0, v0xf4e0c0_0;  1 drivers
o0x7f1527615198 .functor BUFZ 1, C4<z>; HiZ drive
v0xf4f2d0_0 .net "clk", 0 0, o0x7f1527615198;  0 drivers
v0xf4f420_0 .net "i_data", 31 0, v0xf4ee70_0;  1 drivers
v0xf4f4c0_0 .net "mem_rd", 0 0, v0xf4ddb0_0;  1 drivers
v0xf4f5b0_0 .net "mem_wr", 0 0, v0xf4de50_0;  1 drivers
v0xf4f6f0_0 .net "o_data", 31 0, v0xf4df10_0;  1 drivers
o0x7f1527615c48 .functor BUFZ 1, C4<z>; HiZ drive
v0xf4f7e0_0 .net "reset", 0 0, o0x7f1527615c48;  0 drivers
S_0xf4a390 .scope module, "core" "rv32" 3 30, 4 15 0, S_0xf25d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "in_data"
    .port_info 3 /OUTPUT 32 "out_data"
    .port_info 4 /OUTPUT 32 "out_mem_addr"
    .port_info 5 /OUTPUT 1 "mem_wr"
    .port_info 6 /OUTPUT 1 "mem_rd"
P_0xf4a580 .param/l "ADDR_WIDTH" 0 4 27, +C4<00000000000000000000000000100000>;
v0xf4d170_0 .var "PC", 31 0;
v0xf4d270_0 .net "PCplus4", 31 0, L_0xf5f890;  1 drivers
v0xf4d350_0 .net "RegId1", 4 0, L_0xf5fae0;  1 drivers
v0xf4d420_0 .net "RegId2", 4 0, L_0xf5fb80;  1 drivers
L_0x7f15275cc018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xf4d530_0 .net/2u *"_s0", 31 0, L_0x7f15275cc018;  1 drivers
o0x7f15276151f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xf4d660_0 .net "aluIn1", 31 0, o0x7f15276151f8;  0 drivers
o0x7f1527615228 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xf4d720_0 .net "aluIn2", 31 0, o0x7f1527615228;  0 drivers
v0xf4d7c0_0 .net "aluout", 31 0, v0xf4af00_0;  1 drivers
v0xf4d860_0 .net "clk", 0 0, o0x7f1527615198;  alias, 0 drivers
v0xf4d990_0 .net "func3", 2 0, L_0xf5fcb0;  1 drivers
v0xf4da80_0 .net "funcQual", 0 0, v0xf4b860_0;  1 drivers
v0xf4db70_0 .net "imm", 31 0, v0xf4b9d0_0;  1 drivers
v0xf4dc30_0 .net "in_data", 31 0, v0xf4ee70_0;  alias, 1 drivers
v0xf4dcf0_0 .var "instr", 31 0;
v0xf4ddb0_0 .var "mem_rd", 0 0;
v0xf4de50_0 .var "mem_wr", 0 0;
v0xf4df10_0 .var "out_data", 31 0;
v0xf4e0c0_0 .var "out_mem_addr", 31 0;
v0xf4e160_0 .net "regOut1", 31 0, L_0xf60280;  1 drivers
v0xf4e230_0 .net "regOut2", 31 0, L_0xf60600;  1 drivers
v0xf4e300_0 .net "reset", 0 0, o0x7f1527615c48;  alias, 0 drivers
v0xf4e3a0_0 .var "state", 4 0;
o0x7f15276158e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xf4e480_0 .net "writeBack", 0 0, o0x7f15276158e8;  0 drivers
v0xf4e550_0 .var "writeBackData", 31 0;
v0xf4e620_0 .net "writeBackEn", 0 0, v0xf4bea0_0;  1 drivers
v0xf4e6f0_0 .net "writeBackRegId", 4 0, L_0xf5f9f0;  1 drivers
L_0xf5f890 .arith/sum 32, v0xf4d170_0, L_0x7f15275cc018;
S_0xf4a710 .scope module, "ALU" "alu" 4 96, 5 7 0, S_0xf4a390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 3 "func3"
    .port_info 4 /INPUT 1 "opequal"
    .port_info 5 /OUTPUT 32 "out"
v0xf4aa60_0 .net "clk", 0 0, o0x7f1527615198;  alias, 0 drivers
v0xf4ab40_0 .net "func3", 2 0, L_0xf5fcb0;  alias, 1 drivers
v0xf4ac20_0 .net "in1", 31 0, o0x7f15276151f8;  alias, 0 drivers
v0xf4ad10_0 .net "in2", 31 0, o0x7f1527615228;  alias, 0 drivers
v0xf4adf0_0 .net "opequal", 0 0, v0xf4b860_0;  alias, 1 drivers
v0xf4af00_0 .var "out", 31 0;
E_0xf4a9e0 .event posedge, v0xf4aa60_0;
S_0xf4b0e0 .scope module, "decoder" "mini_decoder" 4 52, 6 9 0, S_0xf4a390;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 1 "writeBackEn"
    .port_info 2 /OUTPUT 5 "rd"
    .port_info 3 /OUTPUT 5 "rs1"
    .port_info 4 /OUTPUT 5 "rs2"
    .port_info 5 /OUTPUT 3 "func3"
    .port_info 6 /OUTPUT 1 "funcQual"
    .port_info 7 /OUTPUT 32 "imm"
L_0xf5f930 .functor OR 1, L_0xf5fd50, L_0xf5feb0, C4<0>, C4<0>;
v0xf4b410_0 .net *"_s10", 0 0, L_0xf5fd50;  1 drivers
L_0x7f15275cc0a8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0xf4b4f0_0 .net/2u *"_s12", 2 0, L_0x7f15275cc0a8;  1 drivers
v0xf4b5d0_0 .net *"_s14", 0 0, L_0xf5feb0;  1 drivers
L_0x7f15275cc060 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0xf4b670_0 .net/2u *"_s8", 2 0, L_0x7f15275cc060;  1 drivers
v0xf4b750_0 .net "func3", 2 0, L_0xf5fcb0;  alias, 1 drivers
v0xf4b860_0 .var "funcQual", 0 0;
v0xf4b930_0 .net "funcisshift", 0 0, L_0xf5f930;  1 drivers
v0xf4b9d0_0 .var "imm", 31 0;
v0xf4ba90_0 .net "instr", 31 0, v0xf4dcf0_0;  1 drivers
v0xf4bc00_0 .net "rd", 4 0, L_0xf5f9f0;  alias, 1 drivers
v0xf4bce0_0 .net "rs1", 4 0, L_0xf5fae0;  alias, 1 drivers
v0xf4bdc0_0 .net "rs2", 4 0, L_0xf5fb80;  alias, 1 drivers
v0xf4bea0_0 .var "writeBackEn", 0 0;
E_0xf4a900 .event edge, v0xf4ba90_0;
L_0xf5f9f0 .part v0xf4dcf0_0, 7, 5;
L_0xf5fae0 .part v0xf4dcf0_0, 15, 5;
L_0xf5fb80 .part v0xf4dcf0_0, 20, 5;
L_0xf5fcb0 .part v0xf4dcf0_0, 12, 3;
L_0xf5fd50 .cmp/eq 3, L_0xf5fcb0, L_0x7f15275cc060;
L_0xf5feb0 .cmp/eq 3, L_0xf5fcb0, L_0x7f15275cc0a8;
S_0xf4c060 .scope module, "regs" "register_file" 4 76, 7 8 0, S_0xf4a390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 5 "read1"
    .port_info 2 /INPUT 5 "read2"
    .port_info 3 /INPUT 5 "writereg"
    .port_info 4 /INPUT 32 "writedata"
    .port_info 5 /INPUT 1 "inEn"
    .port_info 6 /OUTPUT 32 "data1"
    .port_info 7 /OUTPUT 32 "data2"
L_0xf60280 .functor BUFZ 32, L_0xf60060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xf60600 .functor BUFZ 32, L_0xf60390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xf4c330 .array "RF", 0 31, 31 0;
v0xf4c3f0_0 .net *"_s0", 31 0, L_0xf60060;  1 drivers
v0xf4c4d0_0 .net *"_s10", 6 0, L_0xf60430;  1 drivers
L_0x7f15275cc138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xf4c5c0_0 .net *"_s13", 1 0, L_0x7f15275cc138;  1 drivers
v0xf4c6a0_0 .net *"_s2", 6 0, L_0xf60100;  1 drivers
L_0x7f15275cc0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xf4c7d0_0 .net *"_s5", 1 0, L_0x7f15275cc0f0;  1 drivers
v0xf4c8b0_0 .net *"_s8", 31 0, L_0xf60390;  1 drivers
v0xf4c990_0 .net "clock", 0 0, o0x7f1527615198;  alias, 0 drivers
v0xf4ca30_0 .net "data1", 31 0, L_0xf60280;  alias, 1 drivers
v0xf4cb80_0 .net "data2", 31 0, L_0xf60600;  alias, 1 drivers
v0xf4cc60_0 .net "inEn", 0 0, o0x7f15276158e8;  alias, 0 drivers
v0xf4cd20_0 .net "read1", 4 0, L_0xf5fae0;  alias, 1 drivers
v0xf4ce10_0 .net "read2", 4 0, L_0xf5fb80;  alias, 1 drivers
v0xf4cee0_0 .net "writedata", 31 0, v0xf4e550_0;  1 drivers
v0xf4cfa0_0 .net "writereg", 4 0, L_0xf5f9f0;  alias, 1 drivers
L_0xf60060 .array/port v0xf4c330, L_0xf60100;
L_0xf60100 .concat [ 5 2 0 0], L_0xf5fae0, L_0x7f15275cc0f0;
L_0xf60390 .array/port v0xf4c330, L_0xf60430;
L_0xf60430 .concat [ 5 2 0 0], L_0xf5fb80, L_0x7f15275cc138;
S_0xf4e8e0 .scope module, "ram" "memory" 3 20, 8 7 0, S_0xf25d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "PC"
    .port_info 2 /INPUT 1 "rd"
    .port_info 3 /INPUT 1 "wr"
    .port_info 4 /INPUT 32 "i_data"
    .port_info 5 /OUTPUT 32 "o_data"
v0xf4eb70_0 .net "PC", 31 0, v0xf4e0c0_0;  alias, 1 drivers
v0xf4ec30_0 .net "clk", 0 0, o0x7f1527615198;  alias, 0 drivers
v0xf4ecd0_0 .net "i_data", 31 0, v0xf4df10_0;  alias, 1 drivers
v0xf4edd0 .array "memory", 0 15, 31 0;
v0xf4ee70_0 .var "o_data", 31 0;
v0xf4ef60_0 .net "rd", 0 0, v0xf4ddb0_0;  alias, 1 drivers
v0xf4f030_0 .net "wr", 0 0, v0xf4de50_0;  alias, 1 drivers
    .scope S_0xf23730;
T_0 ;
    %wait E_0xf24960;
    %load/vec4 v0xf4a130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xf4a220_0, 0, 1;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v0xf2d360_0;
    %load/vec4 v0xf4a050_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0xf4a220_0, 0, 1;
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v0xf2d360_0;
    %load/vec4 v0xf4a050_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v0xf4a220_0, 0, 1;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0xf2d360_0;
    %load/vec4 v0xf4a050_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0xf4a220_0, 0, 1;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0xf4a050_0;
    %load/vec4 v0xf2d360_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0xf4a220_0, 0, 1;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0xf2d360_0;
    %load/vec4 v0xf4a050_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0xf4a220_0, 0, 1;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0xf4a050_0;
    %load/vec4 v0xf2d360_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0xf4a220_0, 0, 1;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0xf4e8e0;
T_1 ;
    %wait E_0xf4a9e0;
    %load/vec4 v0xf4f030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0xf4ecd0_0;
    %ix/getv 3, v0xf4eb70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xf4edd0, 0, 4;
T_1.0 ;
    %load/vec4 v0xf4ef60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %ix/getv 4, v0xf4eb70_0;
    %load/vec4a v0xf4edd0, 4;
    %assign/vec4 v0xf4ee70_0, 0;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xf4b0e0;
T_2 ;
    %wait E_0xf4a900;
    %load/vec4 v0xf4ba90_0;
    %parti/s 5, 2, 3;
    %cmpi/e 12, 0, 5;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf4bea0_0, 0, 1;
    %load/vec4 v0xf4ba90_0;
    %parti/s 1, 30, 6;
    %store/vec4 v0xf4b860_0, 0, 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0xf4c060;
T_3 ;
    %wait E_0xf4a9e0;
    %load/vec4 v0xf4cc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0xf4cfa0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0xf4cee0_0;
    %load/vec4 v0xf4cfa0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xf4c330, 0, 4;
T_3.2 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xf4a710;
T_4 ;
    %wait E_0xf4a9e0;
    %load/vec4 v0xf4ab40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0xf4adf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.9, 8;
    %load/vec4 v0xf4ac20_0;
    %load/vec4 v0xf4ad10_0;
    %sub;
    %jmp/1 T_4.10, 8;
T_4.9 ; End of true expr.
    %load/vec4 v0xf4ac20_0;
    %load/vec4 v0xf4ad10_0;
    %add;
    %jmp/0 T_4.10, 8;
 ; End of false expr.
    %blend;
T_4.10;
    %store/vec4 v0xf4af00_0, 0, 32;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0xf4ac20_0;
    %load/vec4 v0xf4ad10_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.12, 8;
T_4.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.12, 8;
 ; End of false expr.
    %blend;
T_4.12;
    %store/vec4 v0xf4af00_0, 0, 32;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0xf4ac20_0;
    %load/vec4 v0xf4ad10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.14, 8;
T_4.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.14, 8;
 ; End of false expr.
    %blend;
T_4.14;
    %store/vec4 v0xf4af00_0, 0, 32;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0xf4ac20_0;
    %load/vec4 v0xf4ad10_0;
    %xor;
    %store/vec4 v0xf4af00_0, 0, 32;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0xf4ac20_0;
    %load/vec4 v0xf4ad10_0;
    %or;
    %store/vec4 v0xf4af00_0, 0, 32;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0xf4ac20_0;
    %load/vec4 v0xf4ad10_0;
    %and;
    %store/vec4 v0xf4af00_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0xf4ac20_0;
    %load/vec4 v0xf4ad10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0xf4af00_0, 0, 32;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0xf4adf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.15, 8;
    %load/vec4 v0xf4ac20_0;
    %parti/s 1, 31, 6;
    %jmp/1 T_4.16, 8;
T_4.15 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.16, 8;
 ; End of false expr.
    %blend;
T_4.16;
    %load/vec4 v0xf4ac20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xf4ad10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %pad/s 32;
    %store/vec4 v0xf4af00_0, 0, 32;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0xf4a390;
T_5 ;
    %wait E_0xf4a9e0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xf4e3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf4de50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf4ddb0_0, 0;
    %load/vec4 v0xf4e300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xf4e3a0_0, 4, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xf4d170_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0xf4e3a0_0;
    %parti/s 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %load/vec4 v0xf4e3a0_0;
    %parti/s 1, 1, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %load/vec4 v0xf4e3a0_0;
    %parti/s 1, 2, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %load/vec4 v0xf4e3a0_0;
    %parti/s 1, 3, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xf4e3a0_0, 4, 5;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0xf4d170_0;
    %assign/vec4 v0xf4e0c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf4ddb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xf4e3a0_0, 4, 5;
    %jmp T_5.7;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xf4e3a0_0, 4, 5;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0xf4dc30_0;
    %assign/vec4 v0xf4dcf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xf4e3a0_0, 4, 5;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0xf4d270_0;
    %assign/vec4 v0xf4d170_0, 0;
    %load/vec4 v0xf4d7c0_0;
    %assign/vec4 v0xf4e550_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xf4e3a0_0, 4, 5;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "./compare.v";
    "rv32_soc.v";
    "./rv32.v";
    "./alu.v";
    "./mini_decoder.v";
    "./register_file.v";
    "./memory.v";
