// Seed: 4066417517
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_5;
  wire [-1 : -1] id_6;
  wire [1 : 1 'h0] id_7;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout logic [7:0] id_2;
  input wire id_1;
  supply1 id_3 = 1;
  assign id_2[1'h0] = id_2;
  localparam id_4 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
module module_2 (
    input wire id_0,
    input tri0 id_1,
    output wand id_2,
    input wire id_3,
    input supply0 id_4
);
endmodule
module module_3 (
    output wor id_0,
    input uwire id_1,
    input wire id_2,
    output uwire id_3,
    input wor id_4,
    input supply0 id_5
);
  assign id_0 = id_5 == 1 ^ id_2 !== 1'b0;
  module_2 modCall_1 (
      id_2,
      id_5,
      id_0,
      id_1,
      id_2
  );
  assign modCall_1.id_2 = 0;
endmodule
