# Benchmark "one_slot_break_dvr" written by ABC on Sun Jul 13 20:25:39 2025
.model one_slot_break_dvr
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs[10] outs[11] outs_valid

.latch        n62 dataReg[0]  0
.latch        n67 dataReg[1]  0
.latch        n72 dataReg[2]  0
.latch        n77 dataReg[3]  0
.latch        n82 dataReg[4]  0
.latch        n87 dataReg[5]  0
.latch        n92 dataReg[6]  0
.latch        n97 dataReg[7]  0
.latch       n102 dataReg[8]  0
.latch       n107 dataReg[9]  0
.latch       n112 dataReg[10]  0
.latch       n117 dataReg[11]  0
.latch       n122 control.outputValid  0
.latch       n127 control.inputReady  1

.names ins_valid control.inputReady new_n73
11 1
.names dataReg[0] new_n73 new_n74
10 1
.names ins[0] new_n73 new_n75
11 1
.names new_n74 new_n75 new_n76
00 1
.names rst new_n76 n62
00 1
.names dataReg[1] new_n73 new_n78
10 1
.names ins[1] new_n73 new_n79
11 1
.names new_n78 new_n79 new_n80
00 1
.names rst new_n80 n67
00 1
.names dataReg[2] new_n73 new_n82_1
10 1
.names ins[2] new_n73 new_n83
11 1
.names new_n82_1 new_n83 new_n84
00 1
.names rst new_n84 n72
00 1
.names dataReg[3] new_n73 new_n86
10 1
.names ins[3] new_n73 new_n87_1
11 1
.names new_n86 new_n87_1 new_n88
00 1
.names rst new_n88 n77
00 1
.names dataReg[4] new_n73 new_n90
10 1
.names ins[4] new_n73 new_n91
11 1
.names new_n90 new_n91 new_n92_1
00 1
.names rst new_n92_1 n82
00 1
.names dataReg[5] new_n73 new_n94
10 1
.names ins[5] new_n73 new_n95
11 1
.names new_n94 new_n95 new_n96
00 1
.names rst new_n96 n87
00 1
.names dataReg[6] new_n73 new_n98
10 1
.names ins[6] new_n73 new_n99
11 1
.names new_n98 new_n99 new_n100
00 1
.names rst new_n100 n92
00 1
.names dataReg[7] new_n73 new_n102_1
10 1
.names ins[7] new_n73 new_n103
11 1
.names new_n102_1 new_n103 new_n104
00 1
.names rst new_n104 n97
00 1
.names dataReg[8] new_n73 new_n106
10 1
.names ins[8] new_n73 new_n107_1
11 1
.names new_n106 new_n107_1 new_n108
00 1
.names rst new_n108 n102
00 1
.names dataReg[9] new_n73 new_n110
10 1
.names ins[9] new_n73 new_n111
11 1
.names new_n110 new_n111 new_n112_1
00 1
.names rst new_n112_1 n107
00 1
.names dataReg[10] new_n73 new_n114
10 1
.names ins[10] new_n73 new_n115
11 1
.names new_n114 new_n115 new_n116
00 1
.names rst new_n116 n112
00 1
.names dataReg[11] new_n73 new_n118
10 1
.names ins[11] new_n73 new_n119
11 1
.names new_n118 new_n119 new_n120
00 1
.names rst new_n120 n117
00 1
.names outs_ready control.outputValid new_n122_1
01 1
.names new_n73 new_n122_1 new_n123
00 1
.names rst new_n123 n122
00 1
.names n122 n127
0 1
.names control.inputReady ins_ready
1 1
.names dataReg[0] outs[0]
1 1
.names dataReg[1] outs[1]
1 1
.names dataReg[2] outs[2]
1 1
.names dataReg[3] outs[3]
1 1
.names dataReg[4] outs[4]
1 1
.names dataReg[5] outs[5]
1 1
.names dataReg[6] outs[6]
1 1
.names dataReg[7] outs[7]
1 1
.names dataReg[8] outs[8]
1 1
.names dataReg[9] outs[9]
1 1
.names dataReg[10] outs[10]
1 1
.names dataReg[11] outs[11]
1 1
.names control.outputValid outs_valid
1 1
.end
