

================================================================
== Vitis HLS Report for 'keccak_absorb_1'
================================================================
* Date:           Fri Mar 10 17:23:18 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  10.999 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                       |                                            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                       |                   Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262   |keccak_absorb_1_Pipeline_VITIS_LOOP_391_1   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272    |keccak_absorb_1_Pipeline_VITIS_LOOP_30_1    |       10|       10|  0.500 us|  0.500 us|   10|   10|       no|
        |grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278   |keccak_absorb_1_Pipeline_VITIS_LOOP_400_2   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_KeccakF1600_StatePermute_fu_291                    |KeccakF1600_StatePermute                    |       50|       50|  2.500 us|  2.500 us|   50|   50|       no|
        |grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299   |keccak_absorb_1_Pipeline_VITIS_LOOP_409_4   |       70|       70|  3.500 us|  3.500 us|   70|   70|       no|
        |grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309   |keccak_absorb_1_Pipeline_VITIS_LOOP_416_5   |        2|       66|  0.100 us|  3.300 us|    2|   66|       no|
        |grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320   |keccak_absorb_1_Pipeline_VITIS_LOOP_423_6   |       10|       10|  0.500 us|  0.500 us|   10|   10|       no|
        |grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325   |keccak_absorb_1_Pipeline_VITIS_LOOP_425_7   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335  |keccak_absorb_1_Pipeline_VITIS_LOOP_30_124  |       10|       10|  0.500 us|  0.500 us|   10|   10|       no|
        +-------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1            |        8|        8|         1|          -|          -|     8|        no|
        |- VITIS_LOOP_408_3  |        ?|        ?|       124|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|    1115|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        2|    -|    2691|   19289|    -|
|Memory           |        0|    -|       8|       1|    0|
|Multiplexer      |        -|    -|       -|     602|    -|
|Register         |        -|    -|     745|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        2|    0|    3444|   21007|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |       ~0|    0|       1|      15|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+--------------------------------------------+---------+----+------+-------+-----+
    |                        Instance                       |                   Module                   | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-------------------------------------------------------+--------------------------------------------+---------+----+------+-------+-----+
    |grp_KeccakF1600_StatePermute_fu_291                    |KeccakF1600_StatePermute                    |        2|   0|  1633|  16902|    0|
    |grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272    |keccak_absorb_1_Pipeline_VITIS_LOOP_30_1    |        0|   0|    75|    315|    0|
    |grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335  |keccak_absorb_1_Pipeline_VITIS_LOOP_30_124  |        0|   0|    75|    315|    0|
    |grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262   |keccak_absorb_1_Pipeline_VITIS_LOOP_391_1   |        0|   0|   112|    206|    0|
    |grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278   |keccak_absorb_1_Pipeline_VITIS_LOOP_400_2   |        0|   0|   308|    517|    0|
    |grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299   |keccak_absorb_1_Pipeline_VITIS_LOOP_409_4   |        0|   0|   143|    384|    0|
    |grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309   |keccak_absorb_1_Pipeline_VITIS_LOOP_416_5   |        0|   0|   272|    480|    0|
    |grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320   |keccak_absorb_1_Pipeline_VITIS_LOOP_423_6   |        0|   0|     6|     49|    0|
    |grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325   |keccak_absorb_1_Pipeline_VITIS_LOOP_425_7   |        0|   0|    67|    121|    0|
    +-------------------------------------------------------+--------------------------------------------+---------+----+------+-------+-----+
    |Total                                                  |                                            |        2|   0|  2691|  19289|    0|
    +-------------------------------------------------------+--------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|              Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |t_U    |keccak_absorb_1_t_RAM_AUTO_1R1W  |        0|  8|   1|    0|     8|    8|     1|           64|
    +-------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                                 |        0|  8|   1|    0|     8|    8|     1|           64|
    +-------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln31_3_fu_667_p2              |         +|   0|  0|  20|          13|          13|
    |add_ln382_1_fu_476_p2             |         +|   0|  0|  15|           8|           8|
    |add_ln382_2_fu_710_p2             |         +|   0|  0|  15|           8|           8|
    |add_ln382_fu_471_p2               |         +|   0|  0|  39|          32|          32|
    |add_ln384_1_fu_514_p2             |         +|   0|  0|  64|          64|           1|
    |add_ln384_2_fu_519_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln384_fu_617_p2               |         +|   0|  0|  20|          13|          13|
    |add_ln386_fu_482_p2               |         +|   0|  0|   8|           8|           8|
    |add_ln406_fu_591_p2               |         +|   0|  0|  20|          13|          13|
    |add_ln408_fu_636_p2               |         +|   0|  0|  71|          64|           9|
    |add_ln411_fu_630_p2               |         +|   0|  0|  71|          64|           8|
    |add_ln428_fu_742_p2               |         +|   0|  0|  15|           8|           8|
    |empty_113_fu_376_p2               |         +|   0|  0|  13|           4|           1|
    |sub_ln384_fu_705_p2               |         -|   0|  0|  16|           9|           9|
    |sub_ln391_fu_403_p2               |         -|   0|  0|  13|           5|           4|
    |sub_ln396_fu_488_p2               |         -|   0|  0|   8|           8|           8|
    |sub_ln399_fu_545_p2               |         -|   0|  0|  39|           8|          32|
    |sub_ln403_fu_585_p2               |         -|   0|  0|  71|          64|          64|
    |ap_block_state10_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op101_call_state10   |       and|   0|  0|   2|           1|           1|
    |empty_114_fu_423_p2               |      icmp|   0|  0|  29|          64|          64|
    |exitcond10014_fu_370_p2           |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln389_fu_387_p2              |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln399_1_fu_559_p2            |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln399_fu_539_p2              |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln408_fu_624_p2              |      icmp|   0|  0|  29|          64|           8|
    |icmp_ln422_fu_696_p2              |      icmp|   0|  0|  29|          64|          64|
    |umax_fu_429_p3                    |    select|   0|  0|  64|           1|          64|
    |empty_116_fu_456_p2               |       xor|   0|  0|  32|          32|           2|
    |xor_ln384_fu_462_p2               |       xor|   0|  0|   8|           8|           2|
    |xor_ln391_1_fu_413_p2             |       xor|   0|  0|   5|           5|           2|
    |xor_ln391_2_cast_fu_508_p2        |       xor|   0|  0|  13|          13|           2|
    |xor_ln391_2_fu_445_p2             |       xor|   0|  0|  64|          64|           2|
    |xor_ln391_fu_392_p2               |       xor|   0|  0|  64|          64|           2|
    |xor_ln396_fu_528_p2               |       xor|   0|  0|  64|          64|          64|
    |xor_ln427_fu_735_p2               |       xor|   0|  0|  64|          64|          64|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1115|        1069|         716|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                               |  107|         22|    1|         22|
    |ap_phi_mux_m_addr_1_idx_phi_fu_184_p4   |    9|          2|   13|         26|
    |ap_phi_mux_mlen_assign_1_phi_fu_204_p4  |    9|          2|   64|        128|
    |ap_phi_mux_mlen_assign_3_phi_fu_243_p6  |    9|          2|   64|        128|
    |ap_phi_mux_phi_ln382_phi_fu_256_p4      |    9|          2|    8|         16|
    |ap_phi_mux_pos_assign_2_phi_fu_195_p4   |    9|          2|   32|         64|
    |ap_return                               |    9|          2|    8|         16|
    |empty_fu_104                            |    9|          2|    4|          8|
    |idx104_fu_120                           |    9|          2|   64|        128|
    |m_addr_1_idx_reg_180                    |    9|          2|   13|         26|
    |m_addr_2_idx_reg_211                    |    9|          2|   13|         26|
    |mlen_assign_1_reg_201                   |    9|          2|   64|        128|
    |mlen_assign_3_reg_240                   |    9|          2|   64|        128|
    |mlen_assign_4_fu_124                    |    9|          2|   64|        128|
    |phi_ln382_reg_253                       |    9|          2|    8|         16|
    |phi_ln384_reg_225                       |    9|          2|    8|         16|
    |pos_assign_2_reg_192                    |    9|          2|   32|         64|
    |s_address0                              |   37|          9|    5|         45|
    |s_address1                              |   21|          5|    5|         25|
    |s_ce0                                   |   25|          6|    1|          6|
    |s_ce1                                   |   21|          5|    1|          5|
    |s_d0                                    |   29|          7|   64|        448|
    |s_we0                                   |   25|          6|    1|          6|
    |s_we1                                   |    9|          2|    1|          2|
    |sm_address0                             |   25|          6|   13|         78|
    |sm_address1                             |   17|          4|   13|         52|
    |sm_ce0                                  |   25|          6|    1|          6|
    |sm_ce1                                  |   17|          4|    1|          4|
    |t_address0                              |   29|          7|    3|         21|
    |t_ce0                                   |   29|          7|    1|          7|
    |t_d0                                    |   21|          5|    8|         40|
    |t_we0                                   |   21|          5|    1|          5|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   |  602|        138|  643|       1818|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                                | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln31_3_reg_906                                                  |  13|   0|   13|          0|
    |add_ln382_2_reg_934                                                 |   8|   0|    8|          0|
    |add_ln382_reg_826                                                   |  32|   0|   32|          0|
    |add_ln384_reg_888                                                   |  13|   0|   13|          0|
    |and_ln_reg_917                                                      |   5|   0|    8|          3|
    |ap_CS_fsm                                                           |  21|   0|   21|          0|
    |ap_return_preg                                                      |   8|   0|    8|          0|
    |empty_fu_104                                                        |   4|   0|    4|          0|
    |grp_KeccakF1600_StatePermute_fu_291_ap_start_reg                    |   1|   0|    1|          0|
    |grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_ap_start_reg  |   1|   0|    1|          0|
    |grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_ap_start_reg    |   1|   0|    1|          0|
    |grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_ap_start_reg   |   1|   0|    1|          0|
    |grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_ap_start_reg   |   1|   0|    1|          0|
    |grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_ap_start_reg   |   1|   0|    1|          0|
    |grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_ap_start_reg   |   1|   0|    1|          0|
    |grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_ap_start_reg   |   1|   0|    1|          0|
    |grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_ap_start_reg   |   1|   0|    1|          0|
    |i_reg_796                                                           |   3|   0|    3|          0|
    |icmp_ln389_reg_807                                                  |   1|   0|    1|          0|
    |icmp_ln399_1_reg_860                                                |   1|   0|    1|          0|
    |icmp_ln399_reg_846                                                  |   1|   0|    1|          0|
    |icmp_ln422_reg_924                                                  |   1|   0|    1|          0|
    |idx104_fu_120                                                       |  64|   0|   64|          0|
    |lshr_ln_reg_831                                                     |   5|   0|    5|          0|
    |m_addr_1_idx_reg_180                                                |  13|   0|   13|          0|
    |m_addr_2_idx_reg_211                                                |  13|   0|   13|          0|
    |m_offset_cast_reg_791                                               |  12|   0|   13|          1|
    |mlen_assign_1_reg_201                                               |  64|   0|   64|          0|
    |mlen_assign_3_reg_240                                               |  64|   0|   64|          0|
    |mlen_assign_4_fu_124                                                |  64|   0|   64|          0|
    |phi_ln382_reg_253                                                   |   8|   0|    8|          0|
    |phi_ln384_reg_225                                                   |   8|   0|    8|          0|
    |pos_assign_2_reg_192                                                |  32|   0|   32|          0|
    |pos_offset_cast6_cast_cast_cast_reg_785                             |   6|   0|   32|         26|
    |pos_offset_cast6_cast_cast_reg_780                                  |   6|   0|    6|          0|
    |s_addr_1_reg_946                                                    |   5|   0|    5|          0|
    |s_addr_reg_836                                                      |   5|   0|    5|          0|
    |sub_ln384_reg_928                                                   |   9|   0|    9|          0|
    |tmp_s_reg_912                                                       |   5|   0|    5|          0|
    |trunc_ln384_2_reg_896                                               |   9|   0|    9|          0|
    |trunc_ln391_1_reg_816                                               |  13|   0|   13|          0|
    |trunc_ln399_reg_855                                                 |  13|   0|   13|          0|
    |trunc_ln400_1_reg_869                                               |  29|   0|   29|          0|
    |trunc_ln418_1_reg_901                                               |   5|   0|    5|          0|
    |trunc_ln428_reg_941                                                 |   8|   0|    8|          0|
    |trunc_ln_reg_864                                                    |   5|   0|    5|          0|
    |umax_reg_811                                                        |  64|   0|   64|          0|
    |xor_ln391_2_reg_821                                                 |  64|   0|   64|          0|
    |zext_ln399_reg_850                                                  |  32|   0|   64|         32|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                               | 745|   0|  807|         62|
    +--------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------+-----+-----+------------+-----------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  keccak_absorb.1|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  keccak_absorb.1|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  keccak_absorb.1|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  keccak_absorb.1|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  keccak_absorb.1|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  keccak_absorb.1|  return value|
|ap_return    |  out|    8|  ap_ctrl_hs|  keccak_absorb.1|  return value|
|s_address0   |  out|    5|   ap_memory|                s|         array|
|s_ce0        |  out|    1|   ap_memory|                s|         array|
|s_we0        |  out|    1|   ap_memory|                s|         array|
|s_d0         |  out|   64|   ap_memory|                s|         array|
|s_q0         |   in|   64|   ap_memory|                s|         array|
|s_address1   |  out|    5|   ap_memory|                s|         array|
|s_ce1        |  out|    1|   ap_memory|                s|         array|
|s_we1        |  out|    1|   ap_memory|                s|         array|
|s_d1         |  out|   64|   ap_memory|                s|         array|
|s_q1         |   in|   64|   ap_memory|                s|         array|
|pos_offset   |   in|    5|     ap_none|       pos_offset|        scalar|
|sm_address0  |  out|   13|   ap_memory|               sm|         array|
|sm_ce0       |  out|    1|   ap_memory|               sm|         array|
|sm_q0        |   in|    8|   ap_memory|               sm|         array|
|sm_address1  |  out|   13|   ap_memory|               sm|         array|
|sm_ce1       |  out|    1|   ap_memory|               sm|         array|
|sm_q1        |   in|    8|   ap_memory|               sm|         array|
|m_offset     |   in|   12|     ap_none|         m_offset|        scalar|
|mlen_offset  |   in|   64|     ap_none|      mlen_offset|        scalar|
+-------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 6 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 10 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 15 
12 --> 13 
13 --> 14 
14 --> 11 
15 --> 16 21 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 22 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mlen_offset_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mlen_offset"   --->   Operation 23 'read' 'mlen_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%m_offset_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %m_offset"   --->   Operation 24 'read' 'm_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%pos_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %pos_offset"   --->   Operation 25 'read' 'pos_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%r_2_loc = alloca i64 1"   --->   Operation 26 'alloca' 'r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%r_loc = alloca i64 1"   --->   Operation 27 'alloca' 'r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%pos_offset_cast6_cast_cast = sext i5 %pos_offset_read"   --->   Operation 28 'sext' 'pos_offset_cast6_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%pos_offset_cast6_cast_cast_cast = zext i6 %pos_offset_cast6_cast_cast"   --->   Operation 29 'zext' 'pos_offset_cast6_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%m_offset_cast = zext i12 %m_offset_read"   --->   Operation 30 'zext' 'm_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i = trunc i5 %pos_offset_read"   --->   Operation 31 'trunc' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sm, void @empty_11, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.75ns)   --->   "%t = alloca i64 1" [dilithium2/fips202.c:387]   --->   Operation 33 'alloca' 't' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 34 [1/1] (1.32ns)   --->   "%store_ln387 = store i4 0, i4 %empty" [dilithium2/fips202.c:387]   --->   Operation 34 'store' 'store_ln387' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln387 = br void %memset.loop" [dilithium2/fips202.c:387]   --->   Operation 35 'br' 'br_ln387' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 10.9>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_load = load i4 %empty"   --->   Operation 36 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_cast7 = zext i4 %p_load"   --->   Operation 37 'zext' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.21ns)   --->   "%exitcond10014 = icmp_eq  i4 %p_load, i4 8"   --->   Operation 38 'icmp' 'exitcond10014' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty_112 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 39 'speclooptripcount' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.49ns)   --->   "%empty_113 = add i4 %p_load, i4 1"   --->   Operation 40 'add' 'empty_113' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond10014, void %memset.loop.split, void %split"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%t_addr = getelementptr i8 %t, i64 0, i64 %p_cast7"   --->   Operation 42 'getelementptr' 't_addr' <Predicate = (!exitcond10014)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.75ns)   --->   "%store_ln0 = store i8 0, i3 %t_addr"   --->   Operation 43 'store' 'store_ln0' <Predicate = (!exitcond10014)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 44 [1/1] (1.32ns)   --->   "%store_ln0 = store i4 %empty_113, i4 %empty"   --->   Operation 44 'store' 'store_ln0' <Predicate = (!exitcond10014)> <Delay = 1.32>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 45 'br' 'br_ln0' <Predicate = (!exitcond10014)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.00ns)   --->   "%icmp_ln389 = icmp_eq  i3 %i, i3 0" [dilithium2/fips202.c:389]   --->   Operation 46 'icmp' 'icmp_ln389' <Predicate = (exitcond10014)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.32ns)   --->   "%br_ln389 = br i1 %icmp_ln389, void %if.then, void %if.end" [dilithium2/fips202.c:389]   --->   Operation 47 'br' 'br_ln389' <Predicate = (exitcond10014)> <Delay = 1.32>
ST_2 : Operation 48 [1/1] (0.80ns)   --->   "%xor_ln391 = xor i64 %mlen_offset_read, i64 18446744073709551615" [dilithium2/fips202.c:391]   --->   Operation 48 'xor' 'xor_ln391' <Predicate = (exitcond10014 & !icmp_ln389)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln391 = zext i3 %i" [dilithium2/fips202.c:391]   --->   Operation 49 'zext' 'zext_ln391' <Predicate = (exitcond10014 & !icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln391_1 = zext i3 %i" [dilithium2/fips202.c:391]   --->   Operation 50 'zext' 'zext_ln391_1' <Predicate = (exitcond10014 & !icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.49ns)   --->   "%sub_ln391 = sub i4 8, i4 %zext_ln391_1" [dilithium2/fips202.c:391]   --->   Operation 51 'sub' 'sub_ln391' <Predicate = (exitcond10014 & !icmp_ln389)> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln391_2 = zext i4 %sub_ln391" [dilithium2/fips202.c:391]   --->   Operation 52 'zext' 'zext_ln391_2' <Predicate = (exitcond10014 & !icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.79ns)   --->   "%xor_ln391_1 = xor i5 %zext_ln391_2, i5 31" [dilithium2/fips202.c:391]   --->   Operation 53 'xor' 'xor_ln391_1' <Predicate = (exitcond10014 & !icmp_ln389)> <Delay = 0.79> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%xor_ln391_1_cast = sext i5 %xor_ln391_1" [dilithium2/fips202.c:391]   --->   Operation 54 'sext' 'xor_ln391_1_cast' <Predicate = (exitcond10014 & !icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.34ns)   --->   "%empty_114 = icmp_ult  i64 %xor_ln391_1_cast, i64 %xor_ln391" [dilithium2/fips202.c:391]   --->   Operation 55 'icmp' 'empty_114' <Predicate = (exitcond10014 & !icmp_ln389)> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.83ns)   --->   "%umax = select i1 %empty_114, i64 %xor_ln391, i64 %xor_ln391_1_cast" [dilithium2/fips202.c:391]   --->   Operation 56 'select' 'umax' <Predicate = (exitcond10014 & !icmp_ln389)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln382)   --->   "%trunc_ln391 = trunc i64 %umax" [dilithium2/fips202.c:391]   --->   Operation 57 'trunc' 'trunc_ln391' <Predicate = (exitcond10014 & !icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln391_1 = trunc i64 %umax" [dilithium2/fips202.c:391]   --->   Operation 58 'trunc' 'trunc_ln391_1' <Predicate = (exitcond10014 & !icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.80ns)   --->   "%xor_ln391_2 = xor i64 %umax, i64 18446744073709551615" [dilithium2/fips202.c:391]   --->   Operation 59 'xor' 'xor_ln391_2' <Predicate = (exitcond10014 & !icmp_ln389)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%empty_115 = trunc i64 %umax" [dilithium2/fips202.c:391]   --->   Operation 60 'trunc' 'empty_115' <Predicate = (exitcond10014 & !icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln382)   --->   "%empty_116 = xor i32 %trunc_ln391, i32 4294967295" [dilithium2/fips202.c:391]   --->   Operation 61 'xor' 'empty_116' <Predicate = (exitcond10014 & !icmp_ln389)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.80ns)   --->   "%xor_ln384 = xor i8 %empty_115, i8 255" [dilithium2/fips202.c:384]   --->   Operation 62 'xor' 'xor_ln384' <Predicate = (exitcond10014 & !icmp_ln389)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln382 = zext i6 %pos_offset_cast6_cast_cast" [dilithium2/fips202.c:382]   --->   Operation 63 'zext' 'zext_ln382' <Predicate = (exitcond10014 & !icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (2.18ns) (out node of the LUT)   --->   "%add_ln382 = add i32 %pos_offset_cast6_cast_cast_cast, i32 %empty_116" [dilithium2/fips202.c:382]   --->   Operation 64 'add' 'add_ln382' <Predicate = (exitcond10014 & !icmp_ln389)> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.71ns)   --->   "%add_ln382_1 = add i8 %zext_ln382, i8 %xor_ln384" [dilithium2/fips202.c:382]   --->   Operation 65 'add' 'add_ln382_1' <Predicate = (exitcond10014 & !icmp_ln389)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [2/2] (1.32ns)   --->   "%call_ln391 = call void @keccak_absorb.1_Pipeline_VITIS_LOOP_391_1, i3 %i, i64 %xor_ln391_2, i12 %m_offset_read, i8 %sm, i8 %t" [dilithium2/fips202.c:391]   --->   Operation 66 'call' 'call_ln391' <Predicate = (exitcond10014 & !icmp_ln389)> <Delay = 1.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln386 = add i8 %zext_ln391, i8 %xor_ln384" [dilithium2/fips202.c:386]   --->   Operation 67 'add' 'add_ln386' <Predicate = (exitcond10014 & !icmp_ln389)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%sub_ln396 = sub i8 %add_ln382_1, i8 %add_ln386" [dilithium2/fips202.c:396]   --->   Operation 68 'sub' 'sub_ln396' <Predicate = (exitcond10014 & !icmp_ln389)> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sub_ln396, i32 3, i32 7" [dilithium2/fips202.c:396]   --->   Operation 69 'partselect' 'lshr_ln' <Predicate = (exitcond10014 & !icmp_ln389)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln391 = call void @keccak_absorb.1_Pipeline_VITIS_LOOP_391_1, i3 %i, i64 %xor_ln391_2, i12 %m_offset_read, i8 %sm, i8 %t" [dilithium2/fips202.c:391]   --->   Operation 70 'call' 'call_ln391' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (0.00ns)   --->   "%call_ln0 = call void @keccak_absorb.1_Pipeline_VITIS_LOOP_30_1, i8 %t, i64 %r_loc"   --->   Operation 71 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 72 [1/2] (2.53ns)   --->   "%call_ln0 = call void @keccak_absorb.1_Pipeline_VITIS_LOOP_30_1, i8 %t, i64 %r_loc"   --->   Operation 72 'call' 'call_ln0' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln396 = zext i5 %lshr_ln" [dilithium2/fips202.c:396]   --->   Operation 73 'zext' 'zext_ln396' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%s_addr = getelementptr i64 %s, i64 0, i64 %zext_ln396" [dilithium2/fips202.c:396]   --->   Operation 74 'getelementptr' 's_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (2.77ns)   --->   "%s_load = load i5 %s_addr" [dilithium2/fips202.c:396]   --->   Operation 75 'load' 's_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 6 <SV = 5> <Delay = 9.50>
ST_6 : Operation 76 [1/1] (0.80ns)   --->   "%xor_ln391_2_cast = xor i13 %trunc_ln391_1, i13 8191" [dilithium2/fips202.c:391]   --->   Operation 76 'xor' 'xor_ln391_2_cast' <Predicate = (!icmp_ln389)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln384_1 = add i64 %umax, i64 1" [dilithium2/fips202.c:384]   --->   Operation 77 'add' 'add_ln384_1' <Predicate = (!icmp_ln389)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 78 [1/1] (4.51ns) (root node of TernaryAdder)   --->   "%add_ln384_2 = add i64 %add_ln384_1, i64 %mlen_offset_read" [dilithium2/fips202.c:384]   --->   Operation 78 'add' 'add_ln384_2' <Predicate = (!icmp_ln389)> <Delay = 4.51> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%r_loc_load = load i64 %r_loc"   --->   Operation 79 'load' 'r_loc_load' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_6 : Operation 80 [1/2] (2.77ns)   --->   "%s_load = load i5 %s_addr" [dilithium2/fips202.c:396]   --->   Operation 80 'load' 's_load' <Predicate = (!icmp_ln389)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 81 [1/1] (0.80ns)   --->   "%xor_ln396 = xor i64 %s_load, i64 %r_loc_load" [dilithium2/fips202.c:396]   --->   Operation 81 'xor' 'xor_ln396' <Predicate = (!icmp_ln389)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (2.77ns)   --->   "%store_ln396 = store i64 %xor_ln396, i5 %s_addr" [dilithium2/fips202.c:396]   --->   Operation 82 'store' 'store_ln396' <Predicate = (!icmp_ln389)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 83 [1/1] (1.32ns)   --->   "%br_ln397 = br void %if.end" [dilithium2/fips202.c:397]   --->   Operation 83 'br' 'br_ln397' <Predicate = (!icmp_ln389)> <Delay = 1.32>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%m_addr_1_idx = phi i13 %xor_ln391_2_cast, void %if.then, i13 0, void %split" [dilithium2/fips202.c:391]   --->   Operation 84 'phi' 'm_addr_1_idx' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%pos_assign_2 = phi i32 %add_ln382, void %if.then, i32 %pos_offset_cast6_cast_cast_cast, void %split" [dilithium2/fips202.c:382]   --->   Operation 85 'phi' 'pos_assign_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%mlen_assign_1 = phi i64 %add_ln384_2, void %if.then, i64 %mlen_offset_read, void %split" [dilithium2/fips202.c:384]   --->   Operation 86 'phi' 'mlen_assign_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln384 = trunc i32 %pos_assign_2" [dilithium2/fips202.c:384]   --->   Operation 87 'trunc' 'trunc_ln384' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (2.11ns)   --->   "%icmp_ln399 = icmp_eq  i32 %pos_assign_2, i32 0" [dilithium2/fips202.c:399]   --->   Operation 88 'icmp' 'icmp_ln399' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (1.32ns)   --->   "%br_ln399 = br i1 %icmp_ln399, void %land.lhs.true, void %VITIS_LOOP_408_3" [dilithium2/fips202.c:399]   --->   Operation 89 'br' 'br_ln399' <Predicate = true> <Delay = 1.32>
ST_6 : Operation 90 [1/1] (2.18ns)   --->   "%sub_ln399 = sub i32 136, i32 %pos_assign_2" [dilithium2/fips202.c:399]   --->   Operation 90 'sub' 'sub_ln399' <Predicate = (!icmp_ln399)> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln399 = zext i32 %sub_ln399" [dilithium2/fips202.c:399]   --->   Operation 91 'zext' 'zext_ln399' <Predicate = (!icmp_ln399)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln399 = trunc i32 %sub_ln399" [dilithium2/fips202.c:399]   --->   Operation 92 'trunc' 'trunc_ln399' <Predicate = (!icmp_ln399)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (2.34ns)   --->   "%icmp_ln399_1 = icmp_ult  i64 %mlen_assign_1, i64 %zext_ln399" [dilithium2/fips202.c:399]   --->   Operation 93 'icmp' 'icmp_ln399_1' <Predicate = (!icmp_ln399)> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (1.32ns)   --->   "%br_ln399 = br i1 %icmp_ln399_1, void %VITIS_LOOP_400_2, void %VITIS_LOOP_408_3" [dilithium2/fips202.c:399]   --->   Operation 94 'br' 'br_ln399' <Predicate = (!icmp_ln399)> <Delay = 1.32>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %pos_assign_2, i32 3, i32 7" [dilithium2/fips202.c:400]   --->   Operation 95 'partselect' 'trunc_ln' <Predicate = (!icmp_ln399 & !icmp_ln399_1)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln400_1 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %sub_ln399, i32 3, i32 31" [dilithium2/fips202.c:400]   --->   Operation 96 'partselect' 'trunc_ln400_1' <Predicate = (!icmp_ln399 & !icmp_ln399_1)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 97 [2/2] (0.00ns)   --->   "%call_ln400 = call void @keccak_absorb.1_Pipeline_VITIS_LOOP_400_2, i29 %trunc_ln400_1, i12 %m_offset_read, i13 %m_addr_1_idx, i8 %sm, i5 %trunc_ln, i64 %s" [dilithium2/fips202.c:400]   --->   Operation 97 'call' 'call_ln400' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 98 [1/2] (0.00ns)   --->   "%call_ln400 = call void @keccak_absorb.1_Pipeline_VITIS_LOOP_400_2, i29 %trunc_ln400_1, i12 %m_offset_read, i13 %m_addr_1_idx, i8 %sm, i5 %trunc_ln, i64 %s" [dilithium2/fips202.c:400]   --->   Operation 98 'call' 'call_ln400' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 99 [2/2] (0.00ns)   --->   "%call_ln405 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [dilithium2/fips202.c:405]   --->   Operation 99 'call' 'call_ln405' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 5.64>
ST_10 : Operation 100 [1/1] (2.99ns)   --->   "%sub_ln403 = sub i64 %mlen_assign_1, i64 %zext_ln399" [dilithium2/fips202.c:403]   --->   Operation 100 'sub' 'sub_ln403' <Predicate = (!icmp_ln399 & !icmp_ln399_1)> <Delay = 2.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/2] (0.00ns)   --->   "%call_ln405 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [dilithium2/fips202.c:405]   --->   Operation 101 'call' 'call_ln405' <Predicate = (!icmp_ln399 & !icmp_ln399_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 102 [1/1] (1.79ns)   --->   "%add_ln406 = add i13 %m_addr_1_idx, i13 %trunc_ln399" [dilithium2/fips202.c:406]   --->   Operation 102 'add' 'add_ln406' <Predicate = (!icmp_ln399 & !icmp_ln399_1)> <Delay = 1.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 103 [1/1] (1.32ns)   --->   "%br_ln406 = br void %VITIS_LOOP_408_3" [dilithium2/fips202.c:406]   --->   Operation 103 'br' 'br_ln406' <Predicate = (!icmp_ln399 & !icmp_ln399_1)> <Delay = 1.32>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%m_addr_2_idx = phi i13 %add_ln406, void %VITIS_LOOP_400_2, i13 %m_addr_1_idx, void %if.end, i13 %m_addr_1_idx, void %land.lhs.true" [dilithium2/fips202.c:406]   --->   Operation 104 'phi' 'm_addr_2_idx' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%phi_ln384 = phi i8 0, void %VITIS_LOOP_400_2, i8 0, void %if.end, i8 %trunc_ln384, void %land.lhs.true" [dilithium2/fips202.c:384]   --->   Operation 105 'phi' 'phi_ln384' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%mlen_assign_3 = phi i64 %sub_ln403, void %VITIS_LOOP_400_2, i64 %mlen_assign_1, void %if.end, i64 %mlen_assign_1, void %land.lhs.true" [dilithium2/fips202.c:403]   --->   Operation 106 'phi' 'mlen_assign_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%idx104 = alloca i32 1"   --->   Operation 107 'alloca' 'idx104' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%mlen_assign_4 = alloca i32 1"   --->   Operation 108 'alloca' 'mlen_assign_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (1.32ns)   --->   "%store_ln408 = store i64 %mlen_assign_3, i64 %mlen_assign_4" [dilithium2/fips202.c:408]   --->   Operation 109 'store' 'store_ln408' <Predicate = true> <Delay = 1.32>
ST_10 : Operation 110 [1/1] (1.32ns)   --->   "%store_ln408 = store i64 0, i64 %idx104" [dilithium2/fips202.c:408]   --->   Operation 110 'store' 'store_ln408' <Predicate = true> <Delay = 1.32>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln408 = br void %while.cond27" [dilithium2/fips202.c:408]   --->   Operation 111 'br' 'br_ln408' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 10.4>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%idx104_load = load i64 %idx104" [dilithium2/fips202.c:384]   --->   Operation 112 'load' 'idx104_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%mlen_assign_4_load = load i64 %mlen_assign_4" [dilithium2/fips202.c:384]   --->   Operation 113 'load' 'mlen_assign_4_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln384_1 = trunc i64 %idx104_load" [dilithium2/fips202.c:384]   --->   Operation 114 'trunc' 'trunc_ln384_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (1.79ns)   --->   "%add_ln384 = add i13 %trunc_ln384_1, i13 %m_addr_2_idx" [dilithium2/fips202.c:384]   --->   Operation 115 'add' 'add_ln384' <Predicate = true> <Delay = 1.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (2.34ns)   --->   "%icmp_ln408 = icmp_ugt  i64 %mlen_assign_4_load, i64 135" [dilithium2/fips202.c:408]   --->   Operation 116 'icmp' 'icmp_ln408' <Predicate = true> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln408 = br i1 %icmp_ln408, void %VITIS_LOOP_416_5, void %for.body34.lr.ph" [dilithium2/fips202.c:408]   --->   Operation 117 'br' 'br_ln408' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [2/2] (8.14ns)   --->   "%call_ln384 = call void @keccak_absorb.1_Pipeline_VITIS_LOOP_409_4, i12 %m_offset_read, i13 %add_ln384, i8 %sm, i64 %s" [dilithium2/fips202.c:384]   --->   Operation 118 'call' 'call_ln384' <Predicate = (icmp_ln408)> <Delay = 8.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 119 [1/1] (2.99ns)   --->   "%add_ln411 = add i64 %idx104_load, i64 136" [dilithium2/fips202.c:411]   --->   Operation 119 'add' 'add_ln411' <Predicate = (icmp_ln408)> <Delay = 2.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [1/1] (2.99ns)   --->   "%add_ln408 = add i64 %mlen_assign_4_load, i64 18446744073709551480" [dilithium2/fips202.c:408]   --->   Operation 120 'add' 'add_ln408' <Predicate = (icmp_ln408)> <Delay = 2.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [1/1] (1.32ns)   --->   "%store_ln408 = store i64 %add_ln408, i64 %mlen_assign_4" [dilithium2/fips202.c:408]   --->   Operation 121 'store' 'store_ln408' <Predicate = (icmp_ln408)> <Delay = 1.32>
ST_11 : Operation 122 [1/1] (1.32ns)   --->   "%store_ln408 = store i64 %add_ln411, i64 %idx104" [dilithium2/fips202.c:408]   --->   Operation 122 'store' 'store_ln408' <Predicate = (icmp_ln408)> <Delay = 1.32>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln384_2 = trunc i64 %mlen_assign_4_load" [dilithium2/fips202.c:384]   --->   Operation 123 'trunc' 'trunc_ln384_2' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln418_1 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %phi_ln384, i32 3, i32 7" [dilithium2/fips202.c:418]   --->   Operation 124 'partselect' 'trunc_ln418_1' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (1.79ns)   --->   "%add_ln31_3 = add i13 %add_ln384, i13 %m_offset_cast" [dilithium2/fips202.c:31]   --->   Operation 125 'add' 'add_ln31_3' <Predicate = (!icmp_ln408)> <Delay = 1.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_s = partselect i5 @_ssdm_op_PartSelect.i5.i64.i32.i32, i64 %mlen_assign_4_load, i32 3, i32 7" [dilithium2/fips202.c:384]   --->   Operation 126 'partselect' 'tmp_s' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_11 : Operation 127 [2/2] (0.00ns)   --->   "%call_ln384 = call void @keccak_absorb.1_Pipeline_VITIS_LOOP_416_5, i5 %tmp_s, i13 %add_ln31_3, i8 %sm, i5 %trunc_ln418_1, i64 %s" [dilithium2/fips202.c:384]   --->   Operation 127 'call' 'call_ln384' <Predicate = (!icmp_ln408)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %tmp_s, i3 0" [dilithium2/fips202.c:418]   --->   Operation 128 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln418 = zext i8 %and_ln" [dilithium2/fips202.c:418]   --->   Operation 129 'zext' 'zext_ln418' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (2.34ns)   --->   "%icmp_ln422 = icmp_eq  i64 %mlen_assign_4_load, i64 %zext_ln418" [dilithium2/fips202.c:422]   --->   Operation 130 'icmp' 'icmp_ln422' <Predicate = (!icmp_ln408)> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 131 [1/2] (0.00ns)   --->   "%call_ln384 = call void @keccak_absorb.1_Pipeline_VITIS_LOOP_409_4, i12 %m_offset_read, i13 %add_ln384, i8 %sm, i64 %s" [dilithium2/fips202.c:384]   --->   Operation 131 'call' 'call_ln384' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 132 [2/2] (0.00ns)   --->   "%call_ln413 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [dilithium2/fips202.c:413]   --->   Operation 132 'call' 'call_ln413' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln386 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [dilithium2/fips202.c:386]   --->   Operation 133 'specloopname' 'specloopname_ln386' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/2] (0.00ns)   --->   "%call_ln413 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [dilithium2/fips202.c:413]   --->   Operation 134 'call' 'call_ln413' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln408 = br void %while.cond27" [dilithium2/fips202.c:408]   --->   Operation 135 'br' 'br_ln408' <Predicate = true> <Delay = 0.00>

State 15 <SV = 11> <Delay = 1.73>
ST_15 : Operation 136 [1/2] (0.00ns)   --->   "%call_ln384 = call void @keccak_absorb.1_Pipeline_VITIS_LOOP_416_5, i5 %tmp_s, i13 %add_ln31_3, i8 %sm, i5 %trunc_ln418_1, i64 %s" [dilithium2/fips202.c:384]   --->   Operation 136 'call' 'call_ln384' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln419 = zext i8 %and_ln" [dilithium2/fips202.c:419]   --->   Operation 137 'zext' 'zext_ln419' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (1.73ns)   --->   "%sub_ln384 = sub i9 %trunc_ln384_2, i9 %zext_ln419" [dilithium2/fips202.c:384]   --->   Operation 138 'sub' 'sub_ln384' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 139 [1/1] (1.71ns)   --->   "%add_ln382_2 = add i8 %and_ln, i8 %phi_ln384" [dilithium2/fips202.c:382]   --->   Operation 139 'add' 'add_ln382_2' <Predicate = true> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 140 [1/1] (1.32ns)   --->   "%br_ln422 = br i1 %icmp_ln422, void %for.inc82.preheader, void %if.end105" [dilithium2/fips202.c:422]   --->   Operation 140 'br' 'br_ln422' <Predicate = true> <Delay = 1.32>
ST_15 : Operation 141 [2/2] (0.00ns)   --->   "%call_ln0 = call void @keccak_absorb.1_Pipeline_VITIS_LOOP_423_6, i8 %t"   --->   Operation 141 'call' 'call_ln0' <Predicate = (!icmp_ln422)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 12> <Delay = 0.00>
ST_16 : Operation 142 [1/2] (0.00ns)   --->   "%call_ln0 = call void @keccak_absorb.1_Pipeline_VITIS_LOOP_423_6, i8 %t"   --->   Operation 142 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 13> <Delay = 5.97>
ST_17 : Operation 143 [2/2] (5.97ns)   --->   "%call_ln384 = call void @keccak_absorb.1_Pipeline_VITIS_LOOP_425_7, i9 %sub_ln384, i8 %and_ln, i13 %add_ln31_3, i8 %sm, i8 %t" [dilithium2/fips202.c:384]   --->   Operation 143 'call' 'call_ln384' <Predicate = true> <Delay = 5.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln428 = trunc i9 %sub_ln384" [dilithium2/fips202.c:428]   --->   Operation 144 'trunc' 'trunc_ln428' <Predicate = true> <Delay = 0.00>

State 18 <SV = 14> <Delay = 0.00>
ST_18 : Operation 145 [1/2] (0.00ns)   --->   "%call_ln384 = call void @keccak_absorb.1_Pipeline_VITIS_LOOP_425_7, i9 %sub_ln384, i8 %and_ln, i13 %add_ln31_3, i8 %sm, i8 %t" [dilithium2/fips202.c:384]   --->   Operation 145 'call' 'call_ln384' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 15> <Delay = 0.00>
ST_19 : Operation 146 [2/2] (0.00ns)   --->   "%call_ln0 = call void @keccak_absorb.1_Pipeline_VITIS_LOOP_30_124, i8 %t, i64 %r_2_loc"   --->   Operation 146 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 16> <Delay = 2.77>
ST_20 : Operation 147 [1/2] (2.53ns)   --->   "%call_ln0 = call void @keccak_absorb.1_Pipeline_VITIS_LOOP_30_124, i8 %t, i64 %r_2_loc"   --->   Operation 147 'call' 'call_ln0' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "%lshr_ln9 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %add_ln382_2, i32 3, i32 7" [dilithium2/fips202.c:427]   --->   Operation 148 'partselect' 'lshr_ln9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln427 = zext i5 %lshr_ln9" [dilithium2/fips202.c:427]   --->   Operation 149 'zext' 'zext_ln427' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 150 [1/1] (0.00ns)   --->   "%s_addr_1 = getelementptr i64 %s, i64 0, i64 %zext_ln427" [dilithium2/fips202.c:427]   --->   Operation 150 'getelementptr' 's_addr_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 151 [2/2] (2.77ns)   --->   "%s_load_1 = load i5 %s_addr_1" [dilithium2/fips202.c:427]   --->   Operation 151 'load' 's_load_1' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 21 <SV = 17> <Delay = 6.35>
ST_21 : Operation 152 [1/1] (0.00ns)   --->   "%r_2_loc_load = load i64 %r_2_loc"   --->   Operation 152 'load' 'r_2_loc_load' <Predicate = (!icmp_ln422)> <Delay = 0.00>
ST_21 : Operation 153 [1/2] (2.77ns)   --->   "%s_load_1 = load i5 %s_addr_1" [dilithium2/fips202.c:427]   --->   Operation 153 'load' 's_load_1' <Predicate = (!icmp_ln422)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_21 : Operation 154 [1/1] (0.80ns)   --->   "%xor_ln427 = xor i64 %s_load_1, i64 %r_2_loc_load" [dilithium2/fips202.c:427]   --->   Operation 154 'xor' 'xor_ln427' <Predicate = (!icmp_ln422)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 155 [1/1] (2.77ns)   --->   "%store_ln427 = store i64 %xor_ln427, i5 %s_addr_1" [dilithium2/fips202.c:427]   --->   Operation 155 'store' 'store_ln427' <Predicate = (!icmp_ln422)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_21 : Operation 156 [1/1] (1.71ns)   --->   "%add_ln428 = add i8 %trunc_ln428, i8 %add_ln382_2" [dilithium2/fips202.c:428]   --->   Operation 156 'add' 'add_ln428' <Predicate = (!icmp_ln422)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 157 [1/1] (1.32ns)   --->   "%br_ln429 = br void %if.end105" [dilithium2/fips202.c:429]   --->   Operation 157 'br' 'br_ln429' <Predicate = (!icmp_ln422)> <Delay = 1.32>
ST_21 : Operation 158 [1/1] (0.00ns)   --->   "%phi_ln382 = phi i8 %add_ln428, void %for.inc82.preheader, i8 %add_ln382_2, void %VITIS_LOOP_416_5" [dilithium2/fips202.c:382]   --->   Operation 158 'phi' 'phi_ln382' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%ret_ln431 = ret i8 %phi_ln382" [dilithium2/fips202.c:431]   --->   Operation 159 'ret' 'ret_ln431' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ pos_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ m_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mlen_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ KeccakF_RoundConstants]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                           (alloca           ) [ 0110000000000000000000]
mlen_offset_read                (read             ) [ 0011111000000000000000]
m_offset_read                   (read             ) [ 0011111111111110000000]
pos_offset_read                 (read             ) [ 0000000000000000000000]
r_2_loc                         (alloca           ) [ 0011111111111111111111]
r_loc                           (alloca           ) [ 0011111000000000000000]
pos_offset_cast6_cast_cast      (sext             ) [ 0010000000000000000000]
pos_offset_cast6_cast_cast_cast (zext             ) [ 0011111000000000000000]
m_offset_cast                   (zext             ) [ 0011111111111110000000]
i                               (trunc            ) [ 0011000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000]
t                               (alloca           ) [ 0011111111111111111110]
store_ln387                     (store            ) [ 0000000000000000000000]
br_ln387                        (br               ) [ 0000000000000000000000]
p_load                          (load             ) [ 0000000000000000000000]
p_cast7                         (zext             ) [ 0000000000000000000000]
exitcond10014                   (icmp             ) [ 0010000000000000000000]
empty_112                       (speclooptripcount) [ 0000000000000000000000]
empty_113                       (add              ) [ 0000000000000000000000]
br_ln0                          (br               ) [ 0000000000000000000000]
t_addr                          (getelementptr    ) [ 0000000000000000000000]
store_ln0                       (store            ) [ 0000000000000000000000]
store_ln0                       (store            ) [ 0000000000000000000000]
br_ln0                          (br               ) [ 0000000000000000000000]
icmp_ln389                      (icmp             ) [ 0011111000000000000000]
br_ln389                        (br               ) [ 0011111000000000000000]
xor_ln391                       (xor              ) [ 0000000000000000000000]
zext_ln391                      (zext             ) [ 0000000000000000000000]
zext_ln391_1                    (zext             ) [ 0000000000000000000000]
sub_ln391                       (sub              ) [ 0000000000000000000000]
zext_ln391_2                    (zext             ) [ 0000000000000000000000]
xor_ln391_1                     (xor              ) [ 0000000000000000000000]
xor_ln391_1_cast                (sext             ) [ 0000000000000000000000]
empty_114                       (icmp             ) [ 0000000000000000000000]
umax                            (select           ) [ 0001111000000000000000]
trunc_ln391                     (trunc            ) [ 0000000000000000000000]
trunc_ln391_1                   (trunc            ) [ 0001111000000000000000]
xor_ln391_2                     (xor              ) [ 0001000000000000000000]
empty_115                       (trunc            ) [ 0000000000000000000000]
empty_116                       (xor              ) [ 0000000000000000000000]
xor_ln384                       (xor              ) [ 0000000000000000000000]
zext_ln382                      (zext             ) [ 0000000000000000000000]
add_ln382                       (add              ) [ 0011111000000000000000]
add_ln382_1                     (add              ) [ 0000000000000000000000]
add_ln386                       (add              ) [ 0000000000000000000000]
sub_ln396                       (sub              ) [ 0000000000000000000000]
lshr_ln                         (partselect       ) [ 0001110000000000000000]
call_ln391                      (call             ) [ 0000000000000000000000]
call_ln0                        (call             ) [ 0000000000000000000000]
zext_ln396                      (zext             ) [ 0000000000000000000000]
s_addr                          (getelementptr    ) [ 0000001000000000000000]
xor_ln391_2_cast                (xor              ) [ 0000000000000000000000]
add_ln384_1                     (add              ) [ 0000000000000000000000]
add_ln384_2                     (add              ) [ 0000000000000000000000]
r_loc_load                      (load             ) [ 0000000000000000000000]
s_load                          (load             ) [ 0000000000000000000000]
xor_ln396                       (xor              ) [ 0000000000000000000000]
store_ln396                     (store            ) [ 0000000000000000000000]
br_ln397                        (br               ) [ 0000000000000000000000]
m_addr_1_idx                    (phi              ) [ 0001111111100000000000]
pos_assign_2                    (phi              ) [ 0000001000000000000000]
mlen_assign_1                   (phi              ) [ 0001111111100000000000]
trunc_ln384                     (trunc            ) [ 0000001111100000000000]
icmp_ln399                      (icmp             ) [ 0000001111100000000000]
br_ln399                        (br               ) [ 0000001111100000000000]
sub_ln399                       (sub              ) [ 0000000000000000000000]
zext_ln399                      (zext             ) [ 0000000111100000000000]
trunc_ln399                     (trunc            ) [ 0000000111100000000000]
icmp_ln399_1                    (icmp             ) [ 0000001111100000000000]
br_ln399                        (br               ) [ 0000001111100000000000]
trunc_ln                        (partselect       ) [ 0000000110000000000000]
trunc_ln400_1                   (partselect       ) [ 0000000110000000000000]
call_ln400                      (call             ) [ 0000000000000000000000]
sub_ln403                       (sub              ) [ 0000000000000000000000]
call_ln405                      (call             ) [ 0000000000000000000000]
add_ln406                       (add              ) [ 0000000000000000000000]
br_ln406                        (br               ) [ 0000000000000000000000]
m_addr_2_idx                    (phi              ) [ 0000000111111110000000]
phi_ln384                       (phi              ) [ 0000000111111111000000]
mlen_assign_3                   (phi              ) [ 0000000000100000000000]
idx104                          (alloca           ) [ 0000000000111110000000]
mlen_assign_4                   (alloca           ) [ 0000000000111110000000]
store_ln408                     (store            ) [ 0000000000000000000000]
store_ln408                     (store            ) [ 0000000000000000000000]
br_ln408                        (br               ) [ 0000000000000000000000]
idx104_load                     (load             ) [ 0000000000000000000000]
mlen_assign_4_load              (load             ) [ 0000000000000000000000]
trunc_ln384_1                   (trunc            ) [ 0000000000000000000000]
add_ln384                       (add              ) [ 0000000000001000000000]
icmp_ln408                      (icmp             ) [ 0000000000011110000000]
br_ln408                        (br               ) [ 0000000000000000000000]
add_ln411                       (add              ) [ 0000000000000000000000]
add_ln408                       (add              ) [ 0000000000000000000000]
store_ln408                     (store            ) [ 0000000000000000000000]
store_ln408                     (store            ) [ 0000000000000000000000]
trunc_ln384_2                   (trunc            ) [ 0000000000000001000000]
trunc_ln418_1                   (partselect       ) [ 0000000000000001000000]
add_ln31_3                      (add              ) [ 0000000000000001111000]
tmp_s                           (partselect       ) [ 0000000000000001000000]
and_ln                          (bitconcatenate   ) [ 0000000000000001111000]
zext_ln418                      (zext             ) [ 0000000000000000000000]
icmp_ln422                      (icmp             ) [ 0000000000000001111111]
call_ln384                      (call             ) [ 0000000000000000000000]
specloopname_ln386              (specloopname     ) [ 0000000000000000000000]
call_ln413                      (call             ) [ 0000000000000000000000]
br_ln408                        (br               ) [ 0000000000000000000000]
call_ln384                      (call             ) [ 0000000000000000000000]
zext_ln419                      (zext             ) [ 0000000000000000000000]
sub_ln384                       (sub              ) [ 0000000000000000111000]
add_ln382_2                     (add              ) [ 0000000000000001111111]
br_ln422                        (br               ) [ 0000000000000001111111]
call_ln0                        (call             ) [ 0000000000000000000000]
trunc_ln428                     (trunc            ) [ 0000000000000000001111]
call_ln384                      (call             ) [ 0000000000000000000000]
call_ln0                        (call             ) [ 0000000000000000000000]
lshr_ln9                        (partselect       ) [ 0000000000000000000000]
zext_ln427                      (zext             ) [ 0000000000000000000000]
s_addr_1                        (getelementptr    ) [ 0000000000000000000001]
r_2_loc_load                    (load             ) [ 0000000000000000000000]
s_load_1                        (load             ) [ 0000000000000000000000]
xor_ln427                       (xor              ) [ 0000000000000000000000]
store_ln427                     (store            ) [ 0000000000000000000000]
add_ln428                       (add              ) [ 0000000000000000000000]
br_ln429                        (br               ) [ 0000000000000000000000]
phi_ln382                       (phi              ) [ 0000000000000000000001]
ret_ln431                       (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pos_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pos_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sm"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mlen_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlen_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="KeccakF_RoundConstants">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstants"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keccak_absorb.1_Pipeline_VITIS_LOOP_391_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keccak_absorb.1_Pipeline_VITIS_LOOP_30_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keccak_absorb.1_Pipeline_VITIS_LOOP_400_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF1600_StatePermute"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keccak_absorb.1_Pipeline_VITIS_LOOP_409_4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keccak_absorb.1_Pipeline_VITIS_LOOP_416_5"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keccak_absorb.1_Pipeline_VITIS_LOOP_423_6"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keccak_absorb.1_Pipeline_VITIS_LOOP_425_7"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keccak_absorb.1_Pipeline_VITIS_LOOP_30_124"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="empty_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="r_2_loc_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_2_loc/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="r_loc_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_loc/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="t_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="idx104_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx104/10 "/>
</bind>
</comp>

<comp id="124" class="1004" name="mlen_assign_4_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mlen_assign_4/10 "/>
</bind>
</comp>

<comp id="128" class="1004" name="mlen_offset_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mlen_offset_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="m_offset_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="12" slack="0"/>
<pin id="136" dir="0" index="1" bw="12" slack="0"/>
<pin id="137" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_offset_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="pos_offset_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="0"/>
<pin id="142" dir="0" index="1" bw="5" slack="0"/>
<pin id="143" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pos_offset_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="t_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln0_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="s_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="5" slack="0"/>
<pin id="163" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="s_load/5 store_ln396/6 s_load_1/20 store_ln427/21 "/>
</bind>
</comp>

<comp id="172" class="1004" name="s_addr_1_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr_1/20 "/>
</bind>
</comp>

<comp id="180" class="1005" name="m_addr_1_idx_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="13" slack="1"/>
<pin id="182" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_1_idx (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="m_addr_1_idx_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="13" slack="0"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="1" slack="4"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_addr_1_idx/6 "/>
</bind>
</comp>

<comp id="192" class="1005" name="pos_assign_2_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="194" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="pos_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="pos_assign_2_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="4"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="6" slack="5"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pos_assign_2/6 "/>
</bind>
</comp>

<comp id="201" class="1005" name="mlen_assign_1_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="4"/>
<pin id="203" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="mlen_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="mlen_assign_1_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="64" slack="5"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mlen_assign_1/6 "/>
</bind>
</comp>

<comp id="211" class="1005" name="m_addr_2_idx_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="13" slack="1"/>
<pin id="213" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_2_idx (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="m_addr_2_idx_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="13" slack="0"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="13" slack="4"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="4" bw="13" slack="4"/>
<pin id="220" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="6" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_addr_2_idx/10 "/>
</bind>
</comp>

<comp id="225" class="1005" name="phi_ln384_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="1"/>
<pin id="227" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln384 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="phi_ln384_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="1" slack="4"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="4" bw="8" slack="4"/>
<pin id="235" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="6" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln384/10 "/>
</bind>
</comp>

<comp id="240" class="1005" name="mlen_assign_3_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="242" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="mlen_assign_3 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="mlen_assign_3_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="0"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="64" slack="4"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="4" bw="64" slack="4"/>
<pin id="249" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mlen_assign_3/10 "/>
</bind>
</comp>

<comp id="253" class="1005" name="phi_ln382_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="255" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln382 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="phi_ln382_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="8" slack="6"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln382/21 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="3" slack="1"/>
<pin id="265" dir="0" index="2" bw="64" slack="0"/>
<pin id="266" dir="0" index="3" bw="12" slack="1"/>
<pin id="267" dir="0" index="4" bw="8" slack="0"/>
<pin id="268" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="269" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln391/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="64" slack="3"/>
<pin id="276" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="0" slack="0"/>
<pin id="280" dir="0" index="1" bw="29" slack="1"/>
<pin id="281" dir="0" index="2" bw="12" slack="6"/>
<pin id="282" dir="0" index="3" bw="13" slack="1"/>
<pin id="283" dir="0" index="4" bw="8" slack="0"/>
<pin id="284" dir="0" index="5" bw="5" slack="1"/>
<pin id="285" dir="0" index="6" bw="64" slack="0"/>
<pin id="286" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln400/7 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_KeccakF1600_StatePermute_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="0" slack="0"/>
<pin id="293" dir="0" index="1" bw="64" slack="0"/>
<pin id="294" dir="0" index="2" bw="64" slack="0"/>
<pin id="295" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln405/9 call_ln413/13 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="0" slack="0"/>
<pin id="301" dir="0" index="1" bw="12" slack="10"/>
<pin id="302" dir="0" index="2" bw="13" slack="0"/>
<pin id="303" dir="0" index="3" bw="8" slack="0"/>
<pin id="304" dir="0" index="4" bw="64" slack="0"/>
<pin id="305" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln384/11 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="0" slack="0"/>
<pin id="311" dir="0" index="1" bw="5" slack="0"/>
<pin id="312" dir="0" index="2" bw="13" slack="0"/>
<pin id="313" dir="0" index="3" bw="8" slack="0"/>
<pin id="314" dir="0" index="4" bw="5" slack="0"/>
<pin id="315" dir="0" index="5" bw="64" slack="0"/>
<pin id="316" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln384/11 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="0" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/15 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="0" slack="0"/>
<pin id="327" dir="0" index="1" bw="9" slack="2"/>
<pin id="328" dir="0" index="2" bw="8" slack="3"/>
<pin id="329" dir="0" index="3" bw="13" slack="3"/>
<pin id="330" dir="0" index="4" bw="8" slack="0"/>
<pin id="331" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="332" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln384/17 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="0" slack="0"/>
<pin id="337" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="64" slack="15"/>
<pin id="339" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/19 "/>
</bind>
</comp>

<comp id="341" class="1004" name="pos_offset_cast6_cast_cast_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="0"/>
<pin id="343" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="pos_offset_cast6_cast_cast/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="pos_offset_cast6_cast_cast_cast_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="0"/>
<pin id="347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pos_offset_cast6_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="m_offset_cast_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="12" slack="0"/>
<pin id="351" dir="1" index="1" bw="13" slack="10"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_offset_cast/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="i_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="5" slack="0"/>
<pin id="355" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln387_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="4" slack="0"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln387/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_load_load_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="1"/>
<pin id="364" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="p_cast7_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast7/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="exitcond10014_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="0"/>
<pin id="372" dir="0" index="1" bw="4" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond10014/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="empty_113_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_113/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln0_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="0"/>
<pin id="384" dir="0" index="1" bw="4" slack="1"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="icmp_ln389_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="3" slack="1"/>
<pin id="389" dir="0" index="1" bw="3" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln389/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="xor_ln391_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="1"/>
<pin id="394" dir="0" index="1" bw="64" slack="0"/>
<pin id="395" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln391/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln391_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="3" slack="1"/>
<pin id="399" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln391/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln391_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="3" slack="1"/>
<pin id="402" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln391_1/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sub_ln391_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="0"/>
<pin id="405" dir="0" index="1" bw="3" slack="0"/>
<pin id="406" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln391/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln391_2_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="4" slack="0"/>
<pin id="411" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln391_2/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="xor_ln391_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="0"/>
<pin id="415" dir="0" index="1" bw="5" slack="0"/>
<pin id="416" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln391_1/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="xor_ln391_1_cast_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="0"/>
<pin id="421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="xor_ln391_1_cast/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="empty_114_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="64" slack="0"/>
<pin id="425" dir="0" index="1" bw="64" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_114/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="umax_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="64" slack="0"/>
<pin id="432" dir="0" index="2" bw="64" slack="0"/>
<pin id="433" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="umax/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="trunc_ln391_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="64" slack="0"/>
<pin id="439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln391/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="trunc_ln391_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="64" slack="0"/>
<pin id="443" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln391_1/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="xor_ln391_2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="64" slack="0"/>
<pin id="447" dir="0" index="1" bw="64" slack="0"/>
<pin id="448" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln391_2/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="empty_115_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="64" slack="0"/>
<pin id="454" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_115/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="empty_116_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="empty_116/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="xor_ln384_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="0"/>
<pin id="464" dir="0" index="1" bw="8" slack="0"/>
<pin id="465" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln384/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln382_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="5" slack="1"/>
<pin id="470" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln382/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="add_ln382_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="6" slack="1"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln382/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="add_ln382_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="6" slack="0"/>
<pin id="478" dir="0" index="1" bw="8" slack="0"/>
<pin id="479" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln382_1/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln386_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="3" slack="0"/>
<pin id="484" dir="0" index="1" bw="8" slack="0"/>
<pin id="485" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln386/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="sub_ln396_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="0" index="1" bw="8" slack="0"/>
<pin id="491" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln396/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="lshr_ln_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="5" slack="0"/>
<pin id="496" dir="0" index="1" bw="8" slack="0"/>
<pin id="497" dir="0" index="2" bw="3" slack="0"/>
<pin id="498" dir="0" index="3" bw="4" slack="0"/>
<pin id="499" dir="1" index="4" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln396_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="5" slack="3"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln396/5 "/>
</bind>
</comp>

<comp id="508" class="1004" name="xor_ln391_2_cast_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="13" slack="4"/>
<pin id="510" dir="0" index="1" bw="13" slack="0"/>
<pin id="511" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln391_2_cast/6 "/>
</bind>
</comp>

<comp id="514" class="1004" name="add_ln384_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="64" slack="4"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln384_1/6 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln384_2_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="64" slack="0"/>
<pin id="521" dir="0" index="1" bw="64" slack="5"/>
<pin id="522" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln384_2/6 "/>
</bind>
</comp>

<comp id="525" class="1004" name="r_loc_load_load_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="64" slack="5"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_loc_load/6 "/>
</bind>
</comp>

<comp id="528" class="1004" name="xor_ln396_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="0"/>
<pin id="530" dir="0" index="1" bw="64" slack="0"/>
<pin id="531" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln396/6 "/>
</bind>
</comp>

<comp id="535" class="1004" name="trunc_ln384_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln384/6 "/>
</bind>
</comp>

<comp id="539" class="1004" name="icmp_ln399_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln399/6 "/>
</bind>
</comp>

<comp id="545" class="1004" name="sub_ln399_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="9" slack="0"/>
<pin id="547" dir="0" index="1" bw="32" slack="0"/>
<pin id="548" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln399/6 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln399_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="0"/>
<pin id="553" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln399/6 "/>
</bind>
</comp>

<comp id="555" class="1004" name="trunc_ln399_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln399/6 "/>
</bind>
</comp>

<comp id="559" class="1004" name="icmp_ln399_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="0"/>
<pin id="561" dir="0" index="1" bw="64" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln399_1/6 "/>
</bind>
</comp>

<comp id="565" class="1004" name="trunc_ln_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="5" slack="0"/>
<pin id="567" dir="0" index="1" bw="32" slack="0"/>
<pin id="568" dir="0" index="2" bw="3" slack="0"/>
<pin id="569" dir="0" index="3" bw="4" slack="0"/>
<pin id="570" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/6 "/>
</bind>
</comp>

<comp id="575" class="1004" name="trunc_ln400_1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="29" slack="0"/>
<pin id="577" dir="0" index="1" bw="32" slack="0"/>
<pin id="578" dir="0" index="2" bw="3" slack="0"/>
<pin id="579" dir="0" index="3" bw="6" slack="0"/>
<pin id="580" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln400_1/6 "/>
</bind>
</comp>

<comp id="585" class="1004" name="sub_ln403_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="64" slack="4"/>
<pin id="587" dir="0" index="1" bw="32" slack="4"/>
<pin id="588" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln403/10 "/>
</bind>
</comp>

<comp id="591" class="1004" name="add_ln406_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="13" slack="4"/>
<pin id="593" dir="0" index="1" bw="13" slack="4"/>
<pin id="594" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln406/10 "/>
</bind>
</comp>

<comp id="597" class="1004" name="store_ln408_store_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="64" slack="0"/>
<pin id="599" dir="0" index="1" bw="64" slack="0"/>
<pin id="600" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln408/10 "/>
</bind>
</comp>

<comp id="602" class="1004" name="store_ln408_store_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="64" slack="0"/>
<pin id="605" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln408/10 "/>
</bind>
</comp>

<comp id="607" class="1004" name="idx104_load_load_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="64" slack="1"/>
<pin id="609" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx104_load/11 "/>
</bind>
</comp>

<comp id="610" class="1004" name="mlen_assign_4_load_load_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="64" slack="1"/>
<pin id="612" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mlen_assign_4_load/11 "/>
</bind>
</comp>

<comp id="613" class="1004" name="trunc_ln384_1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="64" slack="0"/>
<pin id="615" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln384_1/11 "/>
</bind>
</comp>

<comp id="617" class="1004" name="add_ln384_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="13" slack="0"/>
<pin id="619" dir="0" index="1" bw="13" slack="1"/>
<pin id="620" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln384/11 "/>
</bind>
</comp>

<comp id="624" class="1004" name="icmp_ln408_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="64" slack="0"/>
<pin id="626" dir="0" index="1" bw="64" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln408/11 "/>
</bind>
</comp>

<comp id="630" class="1004" name="add_ln411_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="64" slack="0"/>
<pin id="632" dir="0" index="1" bw="9" slack="0"/>
<pin id="633" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln411/11 "/>
</bind>
</comp>

<comp id="636" class="1004" name="add_ln408_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="64" slack="0"/>
<pin id="638" dir="0" index="1" bw="9" slack="0"/>
<pin id="639" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln408/11 "/>
</bind>
</comp>

<comp id="642" class="1004" name="store_ln408_store_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="64" slack="0"/>
<pin id="644" dir="0" index="1" bw="64" slack="1"/>
<pin id="645" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln408/11 "/>
</bind>
</comp>

<comp id="647" class="1004" name="store_ln408_store_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="64" slack="0"/>
<pin id="649" dir="0" index="1" bw="64" slack="1"/>
<pin id="650" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln408/11 "/>
</bind>
</comp>

<comp id="652" class="1004" name="trunc_ln384_2_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="64" slack="0"/>
<pin id="654" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln384_2/11 "/>
</bind>
</comp>

<comp id="656" class="1004" name="trunc_ln418_1_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="5" slack="0"/>
<pin id="658" dir="0" index="1" bw="8" slack="1"/>
<pin id="659" dir="0" index="2" bw="3" slack="0"/>
<pin id="660" dir="0" index="3" bw="4" slack="0"/>
<pin id="661" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln418_1/11 "/>
</bind>
</comp>

<comp id="667" class="1004" name="add_ln31_3_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="13" slack="0"/>
<pin id="669" dir="0" index="1" bw="12" slack="10"/>
<pin id="670" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_3/11 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_s_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="5" slack="0"/>
<pin id="675" dir="0" index="1" bw="64" slack="0"/>
<pin id="676" dir="0" index="2" bw="3" slack="0"/>
<pin id="677" dir="0" index="3" bw="4" slack="0"/>
<pin id="678" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="684" class="1004" name="and_ln_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="0"/>
<pin id="686" dir="0" index="1" bw="5" slack="0"/>
<pin id="687" dir="0" index="2" bw="1" slack="0"/>
<pin id="688" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/11 "/>
</bind>
</comp>

<comp id="692" class="1004" name="zext_ln418_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="8" slack="0"/>
<pin id="694" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln418/11 "/>
</bind>
</comp>

<comp id="696" class="1004" name="icmp_ln422_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="64" slack="0"/>
<pin id="698" dir="0" index="1" bw="64" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln422/11 "/>
</bind>
</comp>

<comp id="702" class="1004" name="zext_ln419_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="1"/>
<pin id="704" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln419/15 "/>
</bind>
</comp>

<comp id="705" class="1004" name="sub_ln384_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="9" slack="1"/>
<pin id="707" dir="0" index="1" bw="8" slack="0"/>
<pin id="708" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln384/15 "/>
</bind>
</comp>

<comp id="710" class="1004" name="add_ln382_2_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="8" slack="1"/>
<pin id="712" dir="0" index="1" bw="8" slack="2"/>
<pin id="713" dir="1" index="2" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln382_2/15 "/>
</bind>
</comp>

<comp id="715" class="1004" name="trunc_ln428_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="9" slack="2"/>
<pin id="717" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln428/17 "/>
</bind>
</comp>

<comp id="718" class="1004" name="lshr_ln9_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="5" slack="0"/>
<pin id="720" dir="0" index="1" bw="8" slack="5"/>
<pin id="721" dir="0" index="2" bw="3" slack="0"/>
<pin id="722" dir="0" index="3" bw="4" slack="0"/>
<pin id="723" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln9/20 "/>
</bind>
</comp>

<comp id="727" class="1004" name="zext_ln427_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="5" slack="0"/>
<pin id="729" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln427/20 "/>
</bind>
</comp>

<comp id="732" class="1004" name="r_2_loc_load_load_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="64" slack="17"/>
<pin id="734" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_2_loc_load/21 "/>
</bind>
</comp>

<comp id="735" class="1004" name="xor_ln427_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="64" slack="0"/>
<pin id="737" dir="0" index="1" bw="64" slack="0"/>
<pin id="738" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln427/21 "/>
</bind>
</comp>

<comp id="742" class="1004" name="add_ln428_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="4"/>
<pin id="744" dir="0" index="1" bw="8" slack="6"/>
<pin id="745" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln428/21 "/>
</bind>
</comp>

<comp id="747" class="1005" name="empty_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="4" slack="0"/>
<pin id="749" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="754" class="1005" name="mlen_offset_read_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="64" slack="1"/>
<pin id="756" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mlen_offset_read "/>
</bind>
</comp>

<comp id="761" class="1005" name="m_offset_read_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="12" slack="1"/>
<pin id="763" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m_offset_read "/>
</bind>
</comp>

<comp id="768" class="1005" name="r_2_loc_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="64" slack="15"/>
<pin id="770" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="r_2_loc "/>
</bind>
</comp>

<comp id="774" class="1005" name="r_loc_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="64" slack="3"/>
<pin id="776" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="r_loc "/>
</bind>
</comp>

<comp id="780" class="1005" name="pos_offset_cast6_cast_cast_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="6" slack="1"/>
<pin id="782" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pos_offset_cast6_cast_cast "/>
</bind>
</comp>

<comp id="785" class="1005" name="pos_offset_cast6_cast_cast_cast_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="1"/>
<pin id="787" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pos_offset_cast6_cast_cast_cast "/>
</bind>
</comp>

<comp id="791" class="1005" name="m_offset_cast_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="13" slack="10"/>
<pin id="793" dir="1" index="1" bw="13" slack="10"/>
</pin_list>
<bind>
<opset="m_offset_cast "/>
</bind>
</comp>

<comp id="796" class="1005" name="i_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="3" slack="1"/>
<pin id="798" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="807" class="1005" name="icmp_ln389_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="4"/>
<pin id="809" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln389 "/>
</bind>
</comp>

<comp id="811" class="1005" name="umax_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="64" slack="4"/>
<pin id="813" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="umax "/>
</bind>
</comp>

<comp id="816" class="1005" name="trunc_ln391_1_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="13" slack="4"/>
<pin id="818" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln391_1 "/>
</bind>
</comp>

<comp id="821" class="1005" name="xor_ln391_2_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="64" slack="1"/>
<pin id="823" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln391_2 "/>
</bind>
</comp>

<comp id="826" class="1005" name="add_ln382_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="4"/>
<pin id="828" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln382 "/>
</bind>
</comp>

<comp id="831" class="1005" name="lshr_ln_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="5" slack="3"/>
<pin id="833" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="836" class="1005" name="s_addr_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="5" slack="1"/>
<pin id="838" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr "/>
</bind>
</comp>

<comp id="841" class="1005" name="trunc_ln384_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="8" slack="4"/>
<pin id="843" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln384 "/>
</bind>
</comp>

<comp id="846" class="1005" name="icmp_ln399_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="4"/>
<pin id="848" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln399 "/>
</bind>
</comp>

<comp id="850" class="1005" name="zext_ln399_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="64" slack="4"/>
<pin id="852" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln399 "/>
</bind>
</comp>

<comp id="855" class="1005" name="trunc_ln399_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="13" slack="4"/>
<pin id="857" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln399 "/>
</bind>
</comp>

<comp id="860" class="1005" name="icmp_ln399_1_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="4"/>
<pin id="862" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln399_1 "/>
</bind>
</comp>

<comp id="864" class="1005" name="trunc_ln_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="5" slack="1"/>
<pin id="866" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="869" class="1005" name="trunc_ln400_1_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="29" slack="1"/>
<pin id="871" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln400_1 "/>
</bind>
</comp>

<comp id="874" class="1005" name="idx104_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="64" slack="0"/>
<pin id="876" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="idx104 "/>
</bind>
</comp>

<comp id="881" class="1005" name="mlen_assign_4_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="64" slack="0"/>
<pin id="883" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="mlen_assign_4 "/>
</bind>
</comp>

<comp id="888" class="1005" name="add_ln384_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="13" slack="1"/>
<pin id="890" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln384 "/>
</bind>
</comp>

<comp id="896" class="1005" name="trunc_ln384_2_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="9" slack="1"/>
<pin id="898" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln384_2 "/>
</bind>
</comp>

<comp id="901" class="1005" name="trunc_ln418_1_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="5" slack="1"/>
<pin id="903" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln418_1 "/>
</bind>
</comp>

<comp id="906" class="1005" name="add_ln31_3_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="13" slack="1"/>
<pin id="908" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln31_3 "/>
</bind>
</comp>

<comp id="912" class="1005" name="tmp_s_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="5" slack="1"/>
<pin id="914" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="917" class="1005" name="and_ln_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="8" slack="1"/>
<pin id="919" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="and_ln "/>
</bind>
</comp>

<comp id="924" class="1005" name="icmp_ln422_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="1"/>
<pin id="926" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln422 "/>
</bind>
</comp>

<comp id="928" class="1005" name="sub_ln384_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="9" slack="2"/>
<pin id="930" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln384 "/>
</bind>
</comp>

<comp id="934" class="1005" name="add_ln382_2_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="8" slack="5"/>
<pin id="936" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="add_ln382_2 "/>
</bind>
</comp>

<comp id="941" class="1005" name="trunc_ln428_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="8" slack="4"/>
<pin id="943" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln428 "/>
</bind>
</comp>

<comp id="946" class="1005" name="s_addr_1_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="5" slack="1"/>
<pin id="948" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="12" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="42" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="44" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="42" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="42" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="172" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="183"><net_src comp="66" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="191"><net_src comp="184" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="210"><net_src comp="204" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="222"><net_src comp="180" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="223"><net_src comp="180" pin="1"/><net_sink comp="214" pin=4"/></net>

<net id="224"><net_src comp="214" pin="6"/><net_sink comp="211" pin=0"/></net>

<net id="228"><net_src comp="44" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="237"><net_src comp="44" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="225" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="239"><net_src comp="229" pin="6"/><net_sink comp="225" pin=0"/></net>

<net id="251"><net_src comp="201" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="252"><net_src comp="201" pin="1"/><net_sink comp="243" pin=4"/></net>

<net id="270"><net_src comp="54" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="4" pin="0"/><net_sink comp="262" pin=4"/></net>

<net id="277"><net_src comp="62" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="287"><net_src comp="76" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="180" pin="1"/><net_sink comp="278" pin=3"/></net>

<net id="289"><net_src comp="4" pin="0"/><net_sink comp="278" pin=4"/></net>

<net id="290"><net_src comp="0" pin="0"/><net_sink comp="278" pin=6"/></net>

<net id="296"><net_src comp="78" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="0" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="10" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="306"><net_src comp="82" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="4" pin="0"/><net_sink comp="299" pin=3"/></net>

<net id="308"><net_src comp="0" pin="0"/><net_sink comp="299" pin=4"/></net>

<net id="317"><net_src comp="90" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="4" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="319"><net_src comp="0" pin="0"/><net_sink comp="309" pin=5"/></net>

<net id="324"><net_src comp="98" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="333"><net_src comp="100" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="4" pin="0"/><net_sink comp="325" pin=4"/></net>

<net id="340"><net_src comp="102" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="140" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="341" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="134" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="140" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="32" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="368"><net_src comp="362" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="374"><net_src comp="362" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="34" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="362" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="40" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="46" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="48" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="407"><net_src comp="34" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="409" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="50" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="419" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="392" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="434"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="392" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="419" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="440"><net_src comp="429" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="429" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="429" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="48" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="451"><net_src comp="445" pin="2"/><net_sink comp="262" pin=2"/></net>

<net id="455"><net_src comp="429" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="437" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="30" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="452" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="52" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="475"><net_src comp="456" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="468" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="462" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="397" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="462" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="476" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="482" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="500"><net_src comp="56" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="488" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="58" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="503"><net_src comp="60" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="507"><net_src comp="504" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="512"><net_src comp="64" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="513"><net_src comp="508" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="518"><net_src comp="20" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="514" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="519" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="532"><net_src comp="166" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="525" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="534"><net_src comp="528" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="538"><net_src comp="195" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="195" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="26" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="68" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="195" pin="4"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="545" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="545" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="204" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="551" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="571"><net_src comp="70" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="195" pin="4"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="58" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="574"><net_src comp="60" pin="0"/><net_sink comp="565" pin=3"/></net>

<net id="581"><net_src comp="72" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="545" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="583"><net_src comp="58" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="584"><net_src comp="74" pin="0"/><net_sink comp="575" pin=3"/></net>

<net id="589"><net_src comp="201" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="585" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="595"><net_src comp="180" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="591" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="601"><net_src comp="243" pin="6"/><net_sink comp="597" pin=0"/></net>

<net id="606"><net_src comp="42" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="616"><net_src comp="607" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="621"><net_src comp="613" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="211" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="623"><net_src comp="617" pin="2"/><net_sink comp="299" pin=2"/></net>

<net id="628"><net_src comp="610" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="80" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="607" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="84" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="610" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="86" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="636" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="651"><net_src comp="630" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="655"><net_src comp="610" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="662"><net_src comp="56" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="225" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="664"><net_src comp="58" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="665"><net_src comp="60" pin="0"/><net_sink comp="656" pin=3"/></net>

<net id="666"><net_src comp="656" pin="4"/><net_sink comp="309" pin=4"/></net>

<net id="671"><net_src comp="617" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="667" pin="2"/><net_sink comp="309" pin=2"/></net>

<net id="679"><net_src comp="88" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="610" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="681"><net_src comp="58" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="682"><net_src comp="60" pin="0"/><net_sink comp="673" pin=3"/></net>

<net id="683"><net_src comp="673" pin="4"/><net_sink comp="309" pin=1"/></net>

<net id="689"><net_src comp="92" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="673" pin="4"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="46" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="695"><net_src comp="684" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="700"><net_src comp="610" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="692" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="709"><net_src comp="702" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="714"><net_src comp="225" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="724"><net_src comp="56" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="725"><net_src comp="58" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="726"><net_src comp="60" pin="0"/><net_sink comp="718" pin=3"/></net>

<net id="730"><net_src comp="718" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="739"><net_src comp="166" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="732" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="741"><net_src comp="735" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="746"><net_src comp="742" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="750"><net_src comp="104" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="752"><net_src comp="747" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="753"><net_src comp="747" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="757"><net_src comp="128" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="760"><net_src comp="754" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="764"><net_src comp="134" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="262" pin=3"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="767"><net_src comp="761" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="771"><net_src comp="108" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="777"><net_src comp="112" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="783"><net_src comp="341" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="788"><net_src comp="345" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="794"><net_src comp="349" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="799"><net_src comp="353" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="802"><net_src comp="796" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="803"><net_src comp="796" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="810"><net_src comp="387" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="429" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="819"><net_src comp="441" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="824"><net_src comp="445" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="829"><net_src comp="471" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="834"><net_src comp="494" pin="4"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="839"><net_src comp="159" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="844"><net_src comp="535" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="229" pin=4"/></net>

<net id="849"><net_src comp="539" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="853"><net_src comp="551" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="858"><net_src comp="555" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="863"><net_src comp="559" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="867"><net_src comp="565" pin="4"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="278" pin=5"/></net>

<net id="872"><net_src comp="575" pin="4"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="877"><net_src comp="120" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="879"><net_src comp="874" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="880"><net_src comp="874" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="884"><net_src comp="124" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="887"><net_src comp="881" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="891"><net_src comp="617" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="899"><net_src comp="652" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="904"><net_src comp="656" pin="4"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="309" pin=4"/></net>

<net id="909"><net_src comp="667" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="911"><net_src comp="906" pin="1"/><net_sink comp="325" pin=3"/></net>

<net id="915"><net_src comp="673" pin="4"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="920"><net_src comp="684" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="922"><net_src comp="917" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="923"><net_src comp="917" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="927"><net_src comp="696" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="931"><net_src comp="705" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="933"><net_src comp="928" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="937"><net_src comp="710" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="939"><net_src comp="934" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="940"><net_src comp="934" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="944"><net_src comp="715" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="949"><net_src comp="172" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="166" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s | {6 7 8 9 10 11 12 13 14 15 21 }
	Port: sm | {}
	Port: KeccakF_RoundConstants | {}
 - Input state : 
	Port: keccak_absorb.1 : s | {5 6 7 8 9 10 11 12 13 14 15 20 21 }
	Port: keccak_absorb.1 : pos_offset | {1 }
	Port: keccak_absorb.1 : sm | {2 3 7 8 11 12 15 17 18 }
	Port: keccak_absorb.1 : m_offset | {1 }
	Port: keccak_absorb.1 : mlen_offset | {1 }
	Port: keccak_absorb.1 : KeccakF_RoundConstants | {9 10 13 14 }
  - Chain level:
	State 1
		pos_offset_cast6_cast_cast_cast : 1
		store_ln387 : 1
	State 2
		p_cast7 : 1
		exitcond10014 : 1
		empty_113 : 1
		br_ln0 : 2
		t_addr : 2
		store_ln0 : 3
		store_ln0 : 2
		br_ln389 : 1
		sub_ln391 : 1
		zext_ln391_2 : 2
		xor_ln391_1 : 3
		xor_ln391_1_cast : 3
		empty_114 : 4
		umax : 5
		trunc_ln391 : 6
		trunc_ln391_1 : 6
		xor_ln391_2 : 6
		empty_115 : 6
		empty_116 : 7
		xor_ln384 : 7
		add_ln382 : 7
		add_ln382_1 : 7
		call_ln391 : 6
		add_ln386 : 7
		sub_ln396 : 8
		lshr_ln : 9
	State 3
	State 4
	State 5
		s_addr : 1
		s_load : 2
	State 6
		add_ln384_2 : 1
		xor_ln396 : 1
		store_ln396 : 1
		m_addr_1_idx : 1
		pos_assign_2 : 1
		mlen_assign_1 : 2
		trunc_ln384 : 2
		icmp_ln399 : 2
		br_ln399 : 3
		sub_ln399 : 2
		zext_ln399 : 3
		trunc_ln399 : 3
		icmp_ln399_1 : 4
		br_ln399 : 5
		trunc_ln : 2
		trunc_ln400_1 : 3
	State 7
	State 8
	State 9
	State 10
		m_addr_2_idx : 1
		phi_ln384 : 1
		mlen_assign_3 : 1
		store_ln408 : 2
		store_ln408 : 1
	State 11
		trunc_ln384_1 : 1
		add_ln384 : 2
		icmp_ln408 : 1
		br_ln408 : 2
		call_ln384 : 3
		add_ln411 : 1
		add_ln408 : 1
		store_ln408 : 2
		store_ln408 : 2
		trunc_ln384_2 : 1
		add_ln31_3 : 3
		tmp_s : 1
		call_ln384 : 4
		and_ln : 2
		zext_ln418 : 3
		icmp_ln422 : 4
	State 12
	State 13
	State 14
	State 15
		sub_ln384 : 1
	State 16
	State 17
	State 18
	State 19
	State 20
		zext_ln427 : 1
		s_addr_1 : 2
		s_load_1 : 3
	State 21
		xor_ln427 : 1
		store_ln427 : 1
		phi_ln382 : 1
		ret_ln431 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------|---------|---------|---------|
| Operation|                    Functional Unit                    |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------|---------|---------|---------|
|          |  grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262 |  1.324  |   186   |   168   |
|          |  grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272  |  1.324  |    75   |   112   |
|          |  grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278 | 4.27457 |   453   |   464   |
|          |          grp_KeccakF1600_StatePermute_fu_291          | 10.7315 |   1740  |  16588  |
|   call   |  grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299 | 4.27457 |   240   |   340   |
|          |  grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309 | 4.27457 |   392   |   427   |
|          |  grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320 |    0    |    4    |    22   |
|          |  grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325 |  1.324  |    77   |    92   |
|          | grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335 |  1.324  |    75   |   112   |
|----------|-------------------------------------------------------|---------|---------|---------|
|          |                    empty_113_fu_376                   |    0    |    0    |    13   |
|          |                    add_ln382_fu_471                   |    0    |    0    |    39   |
|          |                   add_ln382_1_fu_476                  |    0    |    0    |    15   |
|          |                    add_ln386_fu_482                   |    0    |    0    |    8    |
|          |                   add_ln384_1_fu_514                  |    0    |    0    |    64   |
|          |                   add_ln384_2_fu_519                  |    0    |    0    |    64   |
|    add   |                    add_ln406_fu_591                   |    0    |    0    |    20   |
|          |                    add_ln384_fu_617                   |    0    |    0    |    20   |
|          |                    add_ln411_fu_630                   |    0    |    0    |    71   |
|          |                    add_ln408_fu_636                   |    0    |    0    |    71   |
|          |                   add_ln31_3_fu_667                   |    0    |    0    |    20   |
|          |                   add_ln382_2_fu_710                  |    0    |    0    |    15   |
|          |                    add_ln428_fu_742                   |    0    |    0    |    15   |
|----------|-------------------------------------------------------|---------|---------|---------|
|          |                    xor_ln391_fu_392                   |    0    |    0    |    64   |
|          |                   xor_ln391_1_fu_413                  |    0    |    0    |    5    |
|          |                   xor_ln391_2_fu_445                  |    0    |    0    |    64   |
|    xor   |                    empty_116_fu_456                   |    0    |    0    |    32   |
|          |                    xor_ln384_fu_462                   |    0    |    0    |    8    |
|          |                xor_ln391_2_cast_fu_508                |    0    |    0    |    13   |
|          |                    xor_ln396_fu_528                   |    0    |    0    |    64   |
|          |                    xor_ln427_fu_735                   |    0    |    0    |    64   |
|----------|-------------------------------------------------------|---------|---------|---------|
|          |                  exitcond10014_fu_370                 |    0    |    0    |    9    |
|          |                   icmp_ln389_fu_387                   |    0    |    0    |    8    |
|          |                    empty_114_fu_423                   |    0    |    0    |    29   |
|   icmp   |                   icmp_ln399_fu_539                   |    0    |    0    |    18   |
|          |                  icmp_ln399_1_fu_559                  |    0    |    0    |    29   |
|          |                   icmp_ln408_fu_624                   |    0    |    0    |    29   |
|          |                   icmp_ln422_fu_696                   |    0    |    0    |    29   |
|----------|-------------------------------------------------------|---------|---------|---------|
|          |                    sub_ln391_fu_403                   |    0    |    0    |    13   |
|          |                    sub_ln396_fu_488                   |    0    |    0    |    8    |
|    sub   |                    sub_ln399_fu_545                   |    0    |    0    |    39   |
|          |                    sub_ln403_fu_585                   |    0    |    0    |    71   |
|          |                    sub_ln384_fu_705                   |    0    |    0    |    16   |
|----------|-------------------------------------------------------|---------|---------|---------|
|  select  |                      umax_fu_429                      |    0    |    0    |    64   |
|----------|-------------------------------------------------------|---------|---------|---------|
|          |              mlen_offset_read_read_fu_128             |    0    |    0    |    0    |
|   read   |               m_offset_read_read_fu_134               |    0    |    0    |    0    |
|          |              pos_offset_read_read_fu_140              |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|
|   sext   |           pos_offset_cast6_cast_cast_fu_341           |    0    |    0    |    0    |
|          |                xor_ln391_1_cast_fu_419                |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|
|          |         pos_offset_cast6_cast_cast_cast_fu_345        |    0    |    0    |    0    |
|          |                  m_offset_cast_fu_349                 |    0    |    0    |    0    |
|          |                     p_cast7_fu_365                    |    0    |    0    |    0    |
|          |                   zext_ln391_fu_397                   |    0    |    0    |    0    |
|          |                  zext_ln391_1_fu_400                  |    0    |    0    |    0    |
|   zext   |                  zext_ln391_2_fu_409                  |    0    |    0    |    0    |
|          |                   zext_ln382_fu_468                   |    0    |    0    |    0    |
|          |                   zext_ln396_fu_504                   |    0    |    0    |    0    |
|          |                   zext_ln399_fu_551                   |    0    |    0    |    0    |
|          |                   zext_ln418_fu_692                   |    0    |    0    |    0    |
|          |                   zext_ln419_fu_702                   |    0    |    0    |    0    |
|          |                   zext_ln427_fu_727                   |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|
|          |                        i_fu_353                       |    0    |    0    |    0    |
|          |                   trunc_ln391_fu_437                  |    0    |    0    |    0    |
|          |                  trunc_ln391_1_fu_441                 |    0    |    0    |    0    |
|          |                    empty_115_fu_452                   |    0    |    0    |    0    |
|   trunc  |                   trunc_ln384_fu_535                  |    0    |    0    |    0    |
|          |                   trunc_ln399_fu_555                  |    0    |    0    |    0    |
|          |                  trunc_ln384_1_fu_613                 |    0    |    0    |    0    |
|          |                  trunc_ln384_2_fu_652                 |    0    |    0    |    0    |
|          |                   trunc_ln428_fu_715                  |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|
|          |                     lshr_ln_fu_494                    |    0    |    0    |    0    |
|          |                    trunc_ln_fu_565                    |    0    |    0    |    0    |
|partselect|                  trunc_ln400_1_fu_575                 |    0    |    0    |    0    |
|          |                  trunc_ln418_1_fu_656                 |    0    |    0    |    0    |
|          |                      tmp_s_fu_673                     |    0    |    0    |    0    |
|          |                    lshr_ln9_fu_718                    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                     and_ln_fu_684                     |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|
|   Total  |                                                       | 28.8512 |   3242  |  19436  |
|----------|-------------------------------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|  t |    0   |    8   |    1   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |    8   |    1   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
|           add_ln31_3_reg_906          |   13   |
|          add_ln382_2_reg_934          |    8   |
|           add_ln382_reg_826           |   32   |
|           add_ln384_reg_888           |   13   |
|             and_ln_reg_917            |    8   |
|             empty_reg_747             |    4   |
|               i_reg_796               |    3   |
|           icmp_ln389_reg_807          |    1   |
|          icmp_ln399_1_reg_860         |    1   |
|           icmp_ln399_reg_846          |    1   |
|           icmp_ln422_reg_924          |    1   |
|             idx104_reg_874            |   64   |
|            lshr_ln_reg_831            |    5   |
|          m_addr_1_idx_reg_180         |   13   |
|          m_addr_2_idx_reg_211         |   13   |
|         m_offset_cast_reg_791         |   13   |
|         m_offset_read_reg_761         |   12   |
|         mlen_assign_1_reg_201         |   64   |
|         mlen_assign_3_reg_240         |   64   |
|         mlen_assign_4_reg_881         |   64   |
|        mlen_offset_read_reg_754       |   64   |
|           phi_ln382_reg_253           |    8   |
|           phi_ln384_reg_225           |    8   |
|          pos_assign_2_reg_192         |   32   |
|pos_offset_cast6_cast_cast_cast_reg_785|   32   |
|   pos_offset_cast6_cast_cast_reg_780  |    6   |
|            r_2_loc_reg_768            |   64   |
|             r_loc_reg_774             |   64   |
|            s_addr_1_reg_946           |    5   |
|             s_addr_reg_836            |    5   |
|           sub_ln384_reg_928           |    9   |
|             tmp_s_reg_912             |    5   |
|         trunc_ln384_2_reg_896         |    9   |
|          trunc_ln384_reg_841          |    8   |
|         trunc_ln391_1_reg_816         |   13   |
|          trunc_ln399_reg_855          |   13   |
|         trunc_ln400_1_reg_869         |   29   |
|         trunc_ln418_1_reg_901         |    5   |
|          trunc_ln428_reg_941          |    8   |
|            trunc_ln_reg_864           |    5   |
|              umax_reg_811             |   64   |
|          xor_ln391_2_reg_821          |   64   |
|           zext_ln399_reg_850          |   64   |
+---------------------------------------+--------+
|                 Total                 |   981  |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Comp                         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                   grp_access_fu_166                  |  p0  |   4  |   5  |   20   ||    17   |
|                   grp_access_fu_166                  |  p1  |   2  |  64  |   128  ||    9    |
|                 m_addr_1_idx_reg_180                 |  p0  |   2  |  13  |   26   ||    9    |
|                   phi_ln384_reg_225                  |  p0  |   2  |   8  |   16   ||    9    |
| grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262 |  p2  |   2  |  64  |   128  ||    9    |
| grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299 |  p2  |   2  |  13  |   26   ||    9    |
| grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309 |  p1  |   2  |   5  |   10   ||    9    |
| grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309 |  p2  |   2  |  13  |   26   ||    9    |
| grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309 |  p4  |   2  |   5  |   10   ||    9    |
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Total                        |      |      |      |   390  || 11.9664 ||    89   |
|------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   28   |  3242  |  19436 |    -   |
|   Memory  |    0   |    -   |    8   |    1   |    0   |
|Multiplexer|    -   |   11   |    -   |   89   |    -   |
|  Register |    -   |    -   |   981  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   40   |  4231  |  19526 |    0   |
+-----------+--------+--------+--------+--------+--------+
