{
  "@type": "NewsArticle",
  "identifier": "2022--04--23--en--hackernews--HackerNews--NewsArticle--31136100",
  "url": "https://news.ycombinator.com/item?id=31136100",
  "headline": "VeriGPU: GPU in Verilog loosely based on RISC-V ISA",
  "publisher": {
    "@type": "Organization",
    "name": "HackerNews",
    "url": "https://news.ycombinator.com",
    "logo": "https://hn.buzzing.cc/avatar.png"
  },
  "description": "",
  "keywords": [],
  "author": {
    "@type": "Person",
    "name": "btdmaster",
    "url": "https://news.ycombinator.com/user?id=btdmaster"
  },
  "discussionUrl": "https://news.ycombinator.com/item?id=31136100",
  "sameAs": "https://github.com/hughperkins/VeriGPU",
  "dateCreated": "2022-04-23T17:40:16.871Z",
  "datePublished": "2022-04-23T17:10:21.000Z",
  "dateModified": "2022-04-23T17:40:16.871Z",
  "interactionStatistic": [
    {
      "@type": "InteractionCounter",
      "interactionType": {
        "@type": "LikeAction"
      },
      "userInteractionCount": 6
    },
    {
      "@type": "InteractionCounter",
      "interactionType": {
        "@type": "CommentAction"
      },
      "userInteractionCount": 0
    }
  ],
  "headline_zh-Hans": "VeriGPU。松散地基于RISC-V ISA的Verilog的GPU",
  "headline_zh-Hant": "VeriGPU。鬆散地基於RISC-V ISA的Verilog的GPU",
  "@context": [
    "https://schema.org",
    {
      "@vocab": "http://schema.org/",
      "@language": "en",
      "headline_zh-Hans": {
        "@id": "headline",
        "@language": "zh-Hans"
      },
      "headline_zh-Hant": {
        "@id": "headline",
        "@language": "zh-Hant"
      },
      "@version": 1.1
    }
  ]
}