

module data_converter
    (
        input
            logic clk,
            logic nreset,
            wire [7:0] data_chunk,
        output wire [7:0] data_processed
    );
    
endmodule