
<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <title>Calibre PERC LDL DRC Flow – Key Capabilities</title>
    <style>
        body { font-family: Arial, sans-serif; line-height: 1.6; margin: 40px; }
        h1 { color: #1f4e79; }
        h2 { color: #2e75b6; margin-top: 30px; }
        ul { margin-left: 20px; }
        .section { margin-bottom: 25px; }
        .highlight { background-color: #f2f2f2; padding: 10px; border-left: 4px solid #2e75b6; }
    </style>
</head>
<body>

<h1>Calibre PERC LDL DRC Flow – Key Capabilities & Value</h1>

<div class="section">
<h2>1. Execution & Command-Line Capability</h2>
<div class="highlight">
Enables topology-aware DRC integrated with layout verification in a hierarchical and scalable environment.
</div>
<ul>
<li>Topology-aware DRC in hierarchical mode</li>
<li>Multi-threading and hyperscaling support</li>
<li>Integrated LVS + PERC + LDL flow</li>
<li>Incremental LDL execution for faster rule development</li>
<li>Source-based flow for schematic-to-layout mapping</li>
</ul>
</div>

<div class="section">
<h2>2. Results Data Management & Revision Control</h2>
<div class="highlight">
DFM Database-based storage allows checkpointing, revision control, and structured debugging.
</div>
<ul>
<li>Export to RDB / GDS / OASIS formats</li>
<li>Revision freeze and checkpoint management</li>
<li>Incremental verification workflows</li>
<li>Interactive debugging through Calibre RVE</li>
</ul>
</div>

<div class="section">
<h2>3. DRC Result Waiver Management</h2>
<div class="highlight">
Automated waiver handling improves repetitive error management and sign-off stability.
</div>
<ul>
<li>Auto-waiver support</li>
<li>Waiver setup file integration</li>
<li>Unused waiver tracking</li>
<li>Automated waiver statistics reporting</li>
</ul>
</div>

<div class="section">
<h2>4. Edge Collection & Non-Simple Polygon Checking</h2>
<div class="highlight">
Ensures geometric integrity and detects self-intersecting polygons.
</div>
<ul>
<li>Automatic non-simple polygon detection</li>
<li>Optional coordinate-check optimization</li>
<li>DFM database-based geometry control</li>
</ul>
</div>

<div class="section">
<h2>5. Point-to-Point Resistance (P2P) Analysis</h2>
<div class="highlight">
Layout-based resistance extraction for ESD, latch-up, and bulk resistance validation.
</div>
<ul>
<li>Gate bulk pin resistance comparison</li>
<li>Cross-domain resistance validation</li>
<li>ESD discharge path resistance analysis</li>
<li>Topology-based resistance imbalance detection</li>
</ul>
</div>

<div class="section">
<h2>6. Source-Based LDL Flow</h2>
<div class="highlight">
Simulation-context-aware verification through schematic-to-layout object mapping.
</div>
<ul>
<li>Source-to-layout object correlation</li>
<li>Simulation-aware DRC checks</li>
<li>Hierarchical cell mapping control</li>
<li>LVS-based object correspondence usage</li>
</ul>
</div>

<hr>
<h2>Core Value of LDL DRC</h2>
<ul>
<li>Detects topology-based issues not visible in traditional DRC</li>
<li>Validates ESD, latch-up, and resistance mismatch risks</li>
<li>Unifies layout, circuit topology, voltage, and resistance verification</li>
<li>Scalable rule automation platform for large SoC designs</li>
</ul>

<p>
↩ <a href="../index.html">Go to Home – Tech Notes Park</a>
</p>


</body>
</html>
