Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Oct 30 11:17:52 2024
| Host         : DESKTOP-751E0DS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SevenSegmentTop_timing_summary_routed.rpt -pb SevenSegmentTop_timing_summary_routed.pb -rpx SevenSegmentTop_timing_summary_routed.rpx -warn_on_violation
| Design       : SevenSegmentTop
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   11          inf        0.000                      0                   11           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.872ns  (logic 5.332ns (49.045%)  route 5.540ns (50.955%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           3.534     4.995    sw_IBUF[1]
    SLICE_X65Y16         LUT4 (Prop_lut4_I2_O)        0.152     5.147 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.006     7.153    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719    10.872 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.872    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.584ns  (logic 5.342ns (50.472%)  route 5.242ns (49.528%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           3.377     4.830    sw_IBUF[0]
    SLICE_X65Y16         LUT4 (Prop_lut4_I1_O)        0.152     4.982 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.865     6.847    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.737    10.584 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.584    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.568ns  (logic 5.092ns (48.187%)  route 5.476ns (51.813%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           3.672     5.121    sw_IBUF[3]
    SLICE_X65Y16         LUT4 (Prop_lut4_I3_O)        0.124     5.245 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.804     7.048    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.568 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.568    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.514ns  (logic 5.078ns (48.294%)  route 5.436ns (51.706%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           2.307     3.758    sw_IBUF[4]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.124     3.882 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.129     7.011    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    10.514 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.514    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.405ns  (logic 5.097ns (48.982%)  route 5.309ns (51.018%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           2.300     3.750    sw_IBUF[6]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.124     3.874 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.009     6.882    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    10.405 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.405    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.368ns  (logic 5.121ns (49.392%)  route 5.247ns (50.608%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           3.534     4.995    sw_IBUF[1]
    SLICE_X65Y16         LUT4 (Prop_lut4_I3_O)        0.124     5.119 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.713     6.832    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.368 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.368    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.364ns  (logic 5.106ns (49.267%)  route 5.258ns (50.733%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           3.377     4.830    sw_IBUF[0]
    SLICE_X65Y16         LUT4 (Prop_lut4_I1_O)        0.124     4.954 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.881     6.835    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.364 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.364    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.364ns  (logic 5.347ns (51.591%)  route 5.017ns (48.409%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           3.315     4.776    sw_IBUF[1]
    SLICE_X63Y14         LUT4 (Prop_lut4_I0_O)        0.152     4.928 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.702     6.630    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.733    10.364 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.364    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.351ns  (logic 5.089ns (49.165%)  route 5.262ns (50.835%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           2.133     3.599    sw_IBUF[5]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.124     3.723 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.129     6.852    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    10.351 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.351    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.263ns  (logic 5.090ns (49.593%)  route 5.173ns (50.407%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           3.315     4.776    sw_IBUF[1]
    SLICE_X63Y14         LUT4 (Prop_lut4_I2_O)        0.124     4.900 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.858     6.759    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    10.263 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.263    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.196ns  (logic 1.472ns (46.036%)  route 1.725ns (53.964%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.330     1.551    sw_IBUF[0]
    SLICE_X63Y14         LUT4 (Prop_lut4_I1_O)        0.045     1.596 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.395     1.991    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.196 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.196    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.247ns  (logic 1.563ns (48.146%)  route 1.684ns (51.854%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.330     1.551    sw_IBUF[0]
    SLICE_X63Y14         LUT4 (Prop_lut4_I3_O)        0.048     1.599 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.354     1.953    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.294     3.247 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.247    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.312ns  (logic 1.513ns (45.685%)  route 1.799ns (54.315%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           1.442     1.674    sw_IBUF[2]
    SLICE_X65Y16         LUT4 (Prop_lut4_I2_O)        0.045     1.719 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.357     2.076    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.312 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.312    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.323ns  (logic 1.487ns (44.741%)  route 1.836ns (55.259%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.445     1.666    sw_IBUF[0]
    SLICE_X65Y16         LUT4 (Prop_lut4_I1_O)        0.045     1.711 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.102    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.323 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.323    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.354ns  (logic 1.492ns (44.469%)  route 1.863ns (55.531%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           1.441     1.657    sw_IBUF[3]
    SLICE_X65Y16         LUT4 (Prop_lut4_I0_O)        0.045     1.702 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.422     2.124    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.354 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.354    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.376ns  (logic 1.483ns (43.935%)  route 1.893ns (56.065%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.904     1.131    sw_IBUF[7]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.176 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.988     2.165    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.376 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.376    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.423ns  (logic 1.563ns (45.645%)  route 1.861ns (54.355%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           1.441     1.657    sw_IBUF[3]
    SLICE_X65Y16         LUT4 (Prop_lut4_I0_O)        0.048     1.705 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.420     2.125    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.298     3.423 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.423    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.476ns  (logic 1.560ns (44.874%)  route 1.916ns (55.126%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           1.442     1.674    sw_IBUF[2]
    SLICE_X65Y16         LUT4 (Prop_lut4_I1_O)        0.049     1.723 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.474     2.197    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.279     3.476 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.476    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.477ns  (logic 1.479ns (42.542%)  route 1.998ns (57.458%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.957     1.191    sw_IBUF[5]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.236 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.041     2.277    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.477 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.477    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.487ns  (logic 1.487ns (42.635%)  route 2.001ns (57.365%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 f  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           1.001     1.219    sw_IBUF[6]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.264 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.000     2.263    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.487 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.487    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





