Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: UART_echo_test_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "UART_echo_test_module.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "UART_echo_test_module"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : UART_echo_test_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\UART\tx.v" into library work
Parsing module <UART_tx>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\UART\rx.v" into library work
Parsing module <UART_rx>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\UART\fifo_interface.v" into library work
Parsing module <UART_fifo_interface>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\UART\baud_rate_generator.v" into library work
Parsing module <UART_baud_rate_generator>.
Analyzing Verilog file "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\UART\UART_echo_test_module.v" into library work
Parsing module <UART_echo_test_module>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\UART\UART_echo_test_module.v" Line 61: Port full_flag is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\UART\UART_echo_test_module.v" Line 87: Port full_flag is not connected to this instance

Elaborating module <UART_echo_test_module>.

Elaborating module <UART_baud_rate_generator(COUNT=651)>.

Elaborating module <UART_rx>.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\UART\rx.v" Line 67: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\UART\rx.v" Line 78: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\UART\rx.v" Line 82: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\UART\rx.v" Line 97: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <UART_fifo_interface>.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\UART\fifo_interface.v" Line 51: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\UART\fifo_interface.v" Line 58: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\UART\fifo_interface.v" Line 59: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\UART\fifo_interface.v" Line 64: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\UART\fifo_interface.v" Line 66: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\UART\fifo_interface.v" Line 69: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <UART_baud_rate_generator(COUNT=10416)>.

Elaborating module <UART_tx>.
WARNING:HDLCompiler:1127 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\UART\UART_echo_test_module.v" Line 84: Assignment to echo_test_tx_done ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <UART_echo_test_module>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\UART\UART_echo_test_module.v".
INFO:Xst:3210 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\UART\UART_echo_test_module.v" line 61: Output port <full_flag> of the instance <fifo_rx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\UART\UART_echo_test_module.v" line 77: Output port <tx_done> of the instance <transmisor> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\UART\UART_echo_test_module.v" line 87: Output port <full_flag> of the instance <fifo_tx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <UART_echo_test_module> synthesized.

Synthesizing Unit <UART_baud_rate_generator_1>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\UART\baud_rate_generator.v".
        COUNT = 651
    Found 1-bit register for signal <baud_rate>.
    Found 16-bit register for signal <counter>.
    Found 16-bit adder for signal <counter[15]_GND_2_o_add_2_OUT> created at line 27.
    Found 16-bit comparator greater for signal <counter[15]_GND_2_o_LessThan_2_o> created at line 27
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <UART_baud_rate_generator_1> synthesized.

Synthesizing Unit <UART_rx>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\UART\rx.v".
    Found 2-bit register for signal <current_state>.
    Found 1-bit register for signal <rx_done>.
    Found 2-bit register for signal <next_state>.
    Found 4-bit register for signal <s>.
    Found 4-bit register for signal <n>.
    Found 8-bit register for signal <d_out>.
    Found 4-bit adder for signal <n[3]_GND_3_o_add_12_OUT> created at line 78.
    Found 4-bit adder for signal <s[3]_GND_3_o_add_23_OUT> created at line 97.
    Found 2-bit 4-to-1 multiplexer for signal <current_state[1]_next_state[1]_wide_mux_30_OUT> created at line 53.
    Found 4-bit 4-to-1 multiplexer for signal <current_state[1]_s[3]_wide_mux_31_OUT> created at line 53.
    Found 4-bit comparator greater for signal <n0003> created at line 61
    Found 4-bit comparator lessequal for signal <n0008> created at line 73
    Found 4-bit comparator greater for signal <n0019> created at line 92
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <UART_rx> synthesized.

Synthesizing Unit <UART_fifo_interface>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\UART\fifo_interface.v".
        bits_depth = 4
    Found 16x8-bit dual-port RAM <Mram_FIFO> for signal <FIFO>.
    Found 4-bit register for signal <read_pointer>.
    Found 4-bit register for signal <write_pointer>.
    Found 8-bit register for signal <data_out>.
    Found 5-bit register for signal <free_space>.
    Found 4-bit adder for signal <read_pointer[3]_GND_4_o_add_3_OUT> created at line 58.
    Found 5-bit adder for signal <free_space[4]_GND_4_o_add_4_OUT> created at line 59.
    Found 4-bit adder for signal <write_pointer[3]_GND_4_o_add_10_OUT> created at line 64.
    Found 5-bit subtractor for signal <GND_4_o_GND_4_o_sub_12_OUT<4:0>> created at line 66.
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <UART_fifo_interface> synthesized.

Synthesizing Unit <UART_baud_rate_generator_2>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\UART\baud_rate_generator.v".
        COUNT = 10416
    Found 1-bit register for signal <baud_rate>.
    Found 16-bit register for signal <counter>.
    Found 16-bit adder for signal <counter[15]_GND_6_o_add_2_OUT> created at line 27.
    Found 16-bit comparator greater for signal <counter[15]_GND_6_o_LessThan_2_o> created at line 27
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <UART_baud_rate_generator_2> synthesized.

Synthesizing Unit <UART_tx>.
    Related source file is "C:\Users\Juanjo\Documents\Juanjo\Facu\Arquitectura\Trabajo Final\finalArquitectura\UART\tx.v".
    Found 2-bit register for signal <current_state>.
    Found 1-bit register for signal <tx>.
    Found 1-bit register for signal <tx_done>.
    Found 2-bit register for signal <next_state>.
    Found 3-bit register for signal <B_sent>.
    Found 8-bit register for signal <d_in>.
    Found 3-bit adder for signal <B_sent[2]_GND_7_o_add_6_OUT> created at line 88.
    Found 1-bit 8-to-1 multiplexer for signal <B_sent[2]_d_in[7]_Mux_4_o> created at line 83.
    Found 1-bit 4-to-1 multiplexer for signal <current_state[1]_tx_Mux_13_o> created at line 64.
    Found 2-bit 4-to-1 multiplexer for signal <current_state[1]_next_state[1]_wide_mux_15_OUT> created at line 64.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <UART_tx> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit dual-port RAM                                : 2
# Adders/Subtractors                                   : 13
 16-bit adder                                          : 2
 3-bit adder                                           : 1
 4-bit adder                                           : 6
 5-bit adder                                           : 2
 5-bit subtractor                                      : 2
# Registers                                            : 24
 1-bit register                                        : 5
 16-bit register                                       : 2
 2-bit register                                        : 4
 3-bit register                                        : 1
 4-bit register                                        : 6
 5-bit register                                        : 2
 8-bit register                                        : 4
# Comparators                                          : 5
 16-bit comparator greater                             : 2
 4-bit comparator greater                              : 2
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 31
 1-bit 2-to-1 multiplexer                              : 6
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 9
 2-bit 4-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 6
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <UART_baud_rate_generator_1>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <UART_baud_rate_generator_1> synthesized (advanced).

Synthesizing (advanced) Unit <UART_baud_rate_generator_2>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <UART_baud_rate_generator_2> synthesized (advanced).

Synthesizing (advanced) Unit <UART_fifo_interface>.
The following registers are absorbed into counter <write_pointer>: 1 register on signal <write_pointer>.
The following registers are absorbed into counter <read_pointer>: 1 register on signal <read_pointer>.
INFO:Xst:3217 - HDL ADVISOR - Register <data_out> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_FIFO> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_pointer> |          |
    |     diA            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <read_pointer>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <UART_fifo_interface> synthesized (advanced).

Synthesizing (advanced) Unit <UART_tx>.
The following registers are absorbed into counter <B_sent>: 1 register on signal <B_sent>.
Unit <UART_tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit dual-port distributed RAM                    : 2
# Adders/Subtractors                                   : 6
 4-bit adder                                           : 2
 5-bit adder                                           : 2
 5-bit subtractor                                      : 2
# Counters                                             : 7
 16-bit up counter                                     : 2
 3-bit up counter                                      : 1
 4-bit up counter                                      : 4
# Registers                                            : 63
 Flip-Flops                                            : 63
# Comparators                                          : 5
 16-bit comparator greater                             : 2
 4-bit comparator greater                              : 2
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 30
 1-bit 2-to-1 multiplexer                              : 6
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 9
 2-bit 4-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 6
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <UART_echo_test_module> ...

Optimizing unit <UART_rx> ...

Optimizing unit <UART_fifo_interface> ...

Optimizing unit <UART_tx> ...
WARNING:Xst:2677 - Node <transmisor/tx_done> of sequential type is unconnected in block <UART_echo_test_module>.
WARNING:Xst:1293 - FF/Latch <rx_baud_rate/counter_10> has a constant value of 0 in block <UART_echo_test_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rx_baud_rate/counter_11> has a constant value of 0 in block <UART_echo_test_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rx_baud_rate/counter_12> has a constant value of 0 in block <UART_echo_test_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rx_baud_rate/counter_13> has a constant value of 0 in block <UART_echo_test_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rx_baud_rate/counter_14> has a constant value of 0 in block <UART_echo_test_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rx_baud_rate/counter_15> has a constant value of 0 in block <UART_echo_test_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tx_baud_rate/counter_14> has a constant value of 0 in block <UART_echo_test_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tx_baud_rate/counter_15> has a constant value of 0 in block <UART_echo_test_module>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <fifo_tx/write_pointer_0> in Unit <UART_echo_test_module> is equivalent to the following FF/Latch, which will be removed : <fifo_rx/read_pointer_0> 
INFO:Xst:2261 - The FF/Latch <fifo_tx/write_pointer_1> in Unit <UART_echo_test_module> is equivalent to the following FF/Latch, which will be removed : <fifo_rx/read_pointer_1> 
INFO:Xst:2261 - The FF/Latch <fifo_tx/write_pointer_2> in Unit <UART_echo_test_module> is equivalent to the following FF/Latch, which will be removed : <fifo_rx/read_pointer_2> 
INFO:Xst:2261 - The FF/Latch <fifo_tx/write_pointer_3> in Unit <UART_echo_test_module> is equivalent to the following FF/Latch, which will be removed : <fifo_rx/read_pointer_3> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block UART_echo_test_module, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 101
 Flip-Flops                                            : 101

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : UART_echo_test_module.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 162
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 22
#      LUT2                        : 20
#      LUT3                        : 13
#      LUT4                        : 11
#      LUT5                        : 13
#      LUT6                        : 30
#      MUXCY                       : 22
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 101
#      FD                          : 20
#      FDC                         : 22
#      FDCE                        : 18
#      FDE                         : 29
#      FDPE                        : 2
#      FDR                         : 10
# RAMS                             : 6
#      RAM16X1D                    : 4
#      RAM32M                      : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 2
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             101  out of  18224     0%  
 Number of Slice LUTs:                  129  out of   9112     1%  
    Number used as Logic:               113  out of   9112     1%  
    Number used as Memory:               16  out of   2176     0%  
       Number used as RAM:               16

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    160
   Number with an unused Flip Flop:      59  out of    160    36%  
   Number with an unused LUT:            31  out of    160    19%  
   Number of fully used LUT-FF pairs:    70  out of    160    43%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    232     1%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 107   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.940ns (Maximum Frequency: 253.836MHz)
   Minimum input arrival time before clock: 4.206ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 3.940ns (frequency: 253.836MHz)
  Total number of paths / destination ports: 1103 / 221
-------------------------------------------------------------------------
Delay:               3.940ns (Levels of Logic = 2)
  Source:            fifo_rx/free_space_3 (FF)
  Destination:       fifo_tx/free_space_4 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: fifo_rx/free_space_3 to fifo_tx/free_space_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.447   1.147  fifo_rx/free_space_3 (fifo_rx/free_space_3)
     LUT5:I0->O           13   0.203   0.933  fifo_rx/_n0101_inv11 (echo_test_not_empty_flag_rx)
     LUT3:I2->O            4   0.205   0.683  fifo_tx/_n0101_inv3 (fifo_tx/_n0101_inv)
     FDCE:CE                   0.322          fifo_tx/free_space_1
    ----------------------------------------
    Total                      3.940ns (1.177ns logic, 2.763ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 63 / 60
-------------------------------------------------------------------------
Offset:              4.206ns (Levels of Logic = 2)
  Source:            echo_test_reset (PAD)
  Destination:       fifo_tx/Mram_FIFO22 (RAM)
  Destination Clock: clock rising

  Data Path: echo_test_reset to fifo_tx/Mram_FIFO22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.222   1.827  echo_test_reset_IBUF (echo_test_reset_IBUF)
     LUT6:I0->O            3   0.203   0.650  fifo_tx/Mmux_BUS_000311 (fifo_tx/BUS_0003)
     RAM32M:WE                 0.304          fifo_tx/Mram_FIFO1
    ----------------------------------------
    Total                      4.206ns (1.729ns logic, 2.477ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            transmisor/tx (FF)
  Destination:       echo_test_tx (PAD)
  Source Clock:      clock rising

  Data Path: transmisor/tx to echo_test_tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  transmisor/tx (transmisor/tx)
     OBUF:I->O                 2.571          echo_test_tx_OBUF (echo_test_tx)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    3.940|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.64 secs
 
--> 

Total memory usage is 260308 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   22 (   0 filtered)
Number of infos    :    8 (   0 filtered)

