s             clk           reset       7690 -2147483648 -2147483648       7690
s             clk   write_data[0]       4280 -2147483648 -2147483648       4280
s             clk   write_data[1]       4280 -2147483648 -2147483648       4280
s             clk   write_data[2]       4280 -2147483648 -2147483648       4280
s             clk   write_data[3]       4280 -2147483648 -2147483648       4280
s             clk   write_data[4]       4280 -2147483648 -2147483648       4280
s             clk   write_data[5]       4280 -2147483648 -2147483648       4280
s             clk   write_data[6]       4280 -2147483648 -2147483648       4280
s             clk   write_data[7]       4280 -2147483648 -2147483648       4280
s             clk   write_data[8]       4280 -2147483648 -2147483648       4280
s             clk   write_data[9]       4280 -2147483648 -2147483648       4280
s             clk  write_data[10]       4280 -2147483648 -2147483648       4280
s             clk  write_data[11]       4280 -2147483648 -2147483648       4280
s             clk  write_data[12]       4280 -2147483648 -2147483648       4280
s             clk  write_data[13]       4280 -2147483648 -2147483648       4280
s             clk  write_data[14]       4280 -2147483648 -2147483648       4280
s             clk  write_data[15]       4280 -2147483648 -2147483648       4280
s             clk    write_req[0]       9480 -2147483648 -2147483648       9480
s             clk     read_req[0]      12960 -2147483648 -2147483648      12960
t             clk    write_ack[0]       1460 -2147483648 -2147483648       1460
t             clk    read_data[0]       7810 -2147483648 -2147483648       7810
t             clk    read_data[1]       7810 -2147483648 -2147483648       7810
t             clk    read_data[2]       7810 -2147483648 -2147483648       7810
t             clk    read_data[3]       7810 -2147483648 -2147483648       7810
t             clk    read_data[4]       7810 -2147483648 -2147483648       7810
t             clk    read_data[5]       7810 -2147483648 -2147483648       7810
t             clk    read_data[6]       7810 -2147483648 -2147483648       7810
t             clk    read_data[7]       7810 -2147483648 -2147483648       7810
t             clk    read_data[8]       7810 -2147483648 -2147483648       7810
t             clk    read_data[9]       7810 -2147483648 -2147483648       7810
t             clk   read_data[10]       7810 -2147483648 -2147483648       7810
t             clk   read_data[11]       7810 -2147483648 -2147483648       7810
t             clk   read_data[12]       7810 -2147483648 -2147483648       7810
t             clk   read_data[13]       7810 -2147483648 -2147483648       7810
t             clk   read_data[14]       7810 -2147483648 -2147483648       7810
t             clk   read_data[15]       7810 -2147483648 -2147483648       7810
t             clk     read_ack[0]       6160 -2147483648 -2147483648       6160
