Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan 29 23:39:51 2026
| Host         : violet running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.213   -55956.211                   6256               115468        0.016        0.000                      0               115468        3.000        0.000                       0                 21405  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk_fpga_0                         {0.000 5.000}      10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                               0.431        0.000                      0                16436        0.016        0.000                      0                16436        3.750        0.000                       0                  7381  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        -11.213   -55956.211                   6256                98758        0.113        0.000                      0                98758        8.750        0.000                       0                 14020  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0        4.472        0.000                      0                   33        0.294        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_fpga_0                     clk_fpga_0                           6.375        0.000                      0                   96        0.583        0.000                      0                   96  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0        8.334        0.000                      0                  146        1.148        0.000                      0                  146  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.968ns  (logic 1.076ns (11.998%)  route 7.892ns (88.002%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.697     2.991    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/m_axi_s2mm_aclk
    SLICE_X65Y73         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]/Q
                         net (fo=4, routed)           1.122     4.569    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s2mm_dmacr[13]
    SLICE_X64Y72         LUT4 (Prop_lut4_I1_O)        0.124     4.693 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_7/O
                         net (fo=1, routed)           0.158     4.851    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_7_n_0
    SLICE_X64Y72         LUT5 (Prop_lut5_I4_O)        0.124     4.975 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5/O
                         net (fo=2, routed)           2.731     7.706    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5_n_0
    SLICE_X64Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.830 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3/O
                         net (fo=2, routed)           0.309     8.139    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg
    SLICE_X64Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1/O
                         net (fo=10, routed)          2.639    10.902    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out
    SLICE_X64Y62         LUT2 (Prop_lut2_I0_O)        0.124    11.026 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1/O
                         net (fo=8, routed)           0.933    11.959    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1[0]
    SLICE_X64Y70         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.530    12.709    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/m_axi_s2mm_aclk
    SLICE_X64Y70         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]/C
                         clock pessimism              0.264    12.973    
                         clock uncertainty           -0.154    12.819    
    SLICE_X64Y70         FDRE (Setup_fdre_C_R)       -0.429    12.390    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                         -11.959    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.968ns  (logic 1.076ns (11.998%)  route 7.892ns (88.002%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.697     2.991    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/m_axi_s2mm_aclk
    SLICE_X65Y73         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]/Q
                         net (fo=4, routed)           1.122     4.569    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s2mm_dmacr[13]
    SLICE_X64Y72         LUT4 (Prop_lut4_I1_O)        0.124     4.693 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_7/O
                         net (fo=1, routed)           0.158     4.851    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_7_n_0
    SLICE_X64Y72         LUT5 (Prop_lut5_I4_O)        0.124     4.975 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5/O
                         net (fo=2, routed)           2.731     7.706    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5_n_0
    SLICE_X64Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.830 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3/O
                         net (fo=2, routed)           0.309     8.139    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg
    SLICE_X64Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1/O
                         net (fo=10, routed)          2.639    10.902    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out
    SLICE_X64Y62         LUT2 (Prop_lut2_I0_O)        0.124    11.026 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1/O
                         net (fo=8, routed)           0.933    11.959    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1[0]
    SLICE_X64Y70         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.530    12.709    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/m_axi_s2mm_aclk
    SLICE_X64Y70         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[1]/C
                         clock pessimism              0.264    12.973    
                         clock uncertainty           -0.154    12.819    
    SLICE_X64Y70         FDRE (Setup_fdre_C_R)       -0.429    12.390    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                         -11.959    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 1.076ns (12.111%)  route 7.808ns (87.889%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.697     2.991    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/m_axi_s2mm_aclk
    SLICE_X65Y73         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]/Q
                         net (fo=4, routed)           1.122     4.569    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s2mm_dmacr[13]
    SLICE_X64Y72         LUT4 (Prop_lut4_I1_O)        0.124     4.693 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_7/O
                         net (fo=1, routed)           0.158     4.851    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_7_n_0
    SLICE_X64Y72         LUT5 (Prop_lut5_I4_O)        0.124     4.975 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5/O
                         net (fo=2, routed)           2.731     7.706    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5_n_0
    SLICE_X64Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.830 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3/O
                         net (fo=2, routed)           0.309     8.139    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg
    SLICE_X64Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1/O
                         net (fo=10, routed)          2.639    10.902    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out
    SLICE_X64Y62         LUT2 (Prop_lut2_I0_O)        0.124    11.026 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1/O
                         net (fo=8, routed)           0.849    11.875    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1[0]
    SLICE_X64Y69         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.530    12.709    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/m_axi_s2mm_aclk
    SLICE_X64Y69         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[2]/C
                         clock pessimism              0.264    12.973    
                         clock uncertainty           -0.154    12.819    
    SLICE_X64Y69         FDRE (Setup_fdre_C_R)       -0.429    12.390    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                         -11.875    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 1.076ns (12.111%)  route 7.808ns (87.889%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.697     2.991    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/m_axi_s2mm_aclk
    SLICE_X65Y73         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]/Q
                         net (fo=4, routed)           1.122     4.569    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s2mm_dmacr[13]
    SLICE_X64Y72         LUT4 (Prop_lut4_I1_O)        0.124     4.693 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_7/O
                         net (fo=1, routed)           0.158     4.851    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_7_n_0
    SLICE_X64Y72         LUT5 (Prop_lut5_I4_O)        0.124     4.975 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5/O
                         net (fo=2, routed)           2.731     7.706    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5_n_0
    SLICE_X64Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.830 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3/O
                         net (fo=2, routed)           0.309     8.139    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg
    SLICE_X64Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1/O
                         net (fo=10, routed)          2.639    10.902    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out
    SLICE_X64Y62         LUT2 (Prop_lut2_I0_O)        0.124    11.026 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1/O
                         net (fo=8, routed)           0.849    11.875    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1[0]
    SLICE_X64Y69         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.530    12.709    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/m_axi_s2mm_aclk
    SLICE_X64Y69         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[3]/C
                         clock pessimism              0.264    12.973    
                         clock uncertainty           -0.154    12.819    
    SLICE_X64Y69         FDRE (Setup_fdre_C_R)       -0.429    12.390    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                         -11.875    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 1.076ns (12.111%)  route 7.808ns (87.889%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.697     2.991    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/m_axi_s2mm_aclk
    SLICE_X65Y73         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]/Q
                         net (fo=4, routed)           1.122     4.569    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s2mm_dmacr[13]
    SLICE_X64Y72         LUT4 (Prop_lut4_I1_O)        0.124     4.693 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_7/O
                         net (fo=1, routed)           0.158     4.851    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_7_n_0
    SLICE_X64Y72         LUT5 (Prop_lut5_I4_O)        0.124     4.975 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5/O
                         net (fo=2, routed)           2.731     7.706    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5_n_0
    SLICE_X64Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.830 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3/O
                         net (fo=2, routed)           0.309     8.139    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg
    SLICE_X64Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1/O
                         net (fo=10, routed)          2.639    10.902    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out
    SLICE_X64Y62         LUT2 (Prop_lut2_I0_O)        0.124    11.026 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1/O
                         net (fo=8, routed)           0.849    11.875    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1[0]
    SLICE_X64Y69         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.530    12.709    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/m_axi_s2mm_aclk
    SLICE_X64Y69         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[4]/C
                         clock pessimism              0.264    12.973    
                         clock uncertainty           -0.154    12.819    
    SLICE_X64Y69         FDRE (Setup_fdre_C_R)       -0.429    12.390    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                         -11.875    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 1.076ns (12.111%)  route 7.808ns (87.889%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.697     2.991    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/m_axi_s2mm_aclk
    SLICE_X65Y73         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]/Q
                         net (fo=4, routed)           1.122     4.569    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s2mm_dmacr[13]
    SLICE_X64Y72         LUT4 (Prop_lut4_I1_O)        0.124     4.693 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_7/O
                         net (fo=1, routed)           0.158     4.851    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_7_n_0
    SLICE_X64Y72         LUT5 (Prop_lut5_I4_O)        0.124     4.975 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5/O
                         net (fo=2, routed)           2.731     7.706    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5_n_0
    SLICE_X64Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.830 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3/O
                         net (fo=2, routed)           0.309     8.139    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg
    SLICE_X64Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1/O
                         net (fo=10, routed)          2.639    10.902    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out
    SLICE_X64Y62         LUT2 (Prop_lut2_I0_O)        0.124    11.026 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1/O
                         net (fo=8, routed)           0.849    11.875    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1[0]
    SLICE_X64Y69         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.530    12.709    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/m_axi_s2mm_aclk
    SLICE_X64Y69         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[5]/C
                         clock pessimism              0.264    12.973    
                         clock uncertainty           -0.154    12.819    
    SLICE_X64Y69         FDRE (Setup_fdre_C_R)       -0.429    12.390    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                         -11.875    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 1.076ns (12.111%)  route 7.808ns (87.889%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.697     2.991    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/m_axi_s2mm_aclk
    SLICE_X65Y73         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]/Q
                         net (fo=4, routed)           1.122     4.569    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s2mm_dmacr[13]
    SLICE_X64Y72         LUT4 (Prop_lut4_I1_O)        0.124     4.693 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_7/O
                         net (fo=1, routed)           0.158     4.851    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_7_n_0
    SLICE_X64Y72         LUT5 (Prop_lut5_I4_O)        0.124     4.975 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5/O
                         net (fo=2, routed)           2.731     7.706    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5_n_0
    SLICE_X64Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.830 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3/O
                         net (fo=2, routed)           0.309     8.139    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg
    SLICE_X64Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1/O
                         net (fo=10, routed)          2.639    10.902    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out
    SLICE_X64Y62         LUT2 (Prop_lut2_I0_O)        0.124    11.026 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1/O
                         net (fo=8, routed)           0.849    11.875    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1[0]
    SLICE_X64Y69         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.530    12.709    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/m_axi_s2mm_aclk
    SLICE_X64Y69         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[6]/C
                         clock pessimism              0.264    12.973    
                         clock uncertainty           -0.154    12.819    
    SLICE_X64Y69         FDRE (Setup_fdre_C_R)       -0.429    12.390    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                         -11.875    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 1.076ns (12.111%)  route 7.808ns (87.889%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.697     2.991    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/m_axi_s2mm_aclk
    SLICE_X65Y73         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]/Q
                         net (fo=4, routed)           1.122     4.569    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s2mm_dmacr[13]
    SLICE_X64Y72         LUT4 (Prop_lut4_I1_O)        0.124     4.693 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_7/O
                         net (fo=1, routed)           0.158     4.851    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_7_n_0
    SLICE_X64Y72         LUT5 (Prop_lut5_I4_O)        0.124     4.975 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5/O
                         net (fo=2, routed)           2.731     7.706    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5_n_0
    SLICE_X64Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.830 f  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3/O
                         net (fo=2, routed)           0.309     8.139    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg
    SLICE_X64Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1/O
                         net (fo=10, routed)          2.639    10.902    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out
    SLICE_X64Y62         LUT2 (Prop_lut2_I0_O)        0.124    11.026 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1/O
                         net (fo=8, routed)           0.849    11.875    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1[0]
    SLICE_X64Y69         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.530    12.709    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/m_axi_s2mm_aclk
    SLICE_X64Y69         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]/C
                         clock pessimism              0.264    12.973    
                         clock uncertainty           -0.154    12.819    
    SLICE_X64Y69         FDRE (Setup_fdre_C_R)       -0.429    12.390    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                         -11.875    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.010ns  (logic 0.580ns (6.438%)  route 8.430ns (93.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.695     2.989    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X27Y54         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup_reg/Q
                         net (fo=158, routed)         8.430    11.875    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup
    SLICE_X23Y5          LUT3 (Prop_lut3_I1_O)        0.124    11.999 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out[65]_i_1/O
                         net (fo=1, routed)           0.000    11.999    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out[65]_i_1_n_0
    SLICE_X23Y5          FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.578    12.757    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X23Y5          FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[65]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X23Y5          FDRE (Setup_fdre_C_D)        0.029    12.747    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[65]
  -------------------------------------------------------------------
                         required time                         12.747    
                         arrival time                         -11.999    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.009ns  (logic 0.580ns (6.438%)  route 8.429ns (93.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.695     2.989    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X27Y54         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup_reg/Q
                         net (fo=158, routed)         8.429    11.874    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup
    SLICE_X23Y5          LUT3 (Prop_lut3_I1_O)        0.124    11.998 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out[67]_i_1/O
                         net (fo=1, routed)           0.000    11.998    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out[67]_i_1_n_0
    SLICE_X23Y5          FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.578    12.757    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X23Y5          FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[67]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X23Y5          FDRE (Setup_fdre_C_D)        0.031    12.749    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[67]
  -------------------------------------------------------------------
                         required time                         12.749    
                         arrival time                         -11.998    
  -------------------------------------------------------------------
                         slack                                  0.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/ip2bus_data_i_D1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.767%)  route 0.205ns (59.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.554     0.890    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/s_axi_aclk
    SLICE_X48Y91         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/ip2bus_data_i_D1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/ip2bus_data_i_D1_reg[24]/Q
                         net (fo=1, routed)           0.205     1.235    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[7]
    SLICE_X53Y90         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.819     1.185    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y90         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X53Y90         FDRE (Hold_fdre_C_D)         0.070     1.220    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.577     0.913    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y98         FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDCE (Prop_fdce_C_Q)         0.141     1.054 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.188    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X30Y98         RAMD32                                       r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.845     1.211    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y98         RAMD32                                       r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y98         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.166    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.577     0.913    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y98         FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDCE (Prop_fdce_C_Q)         0.141     1.054 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.188    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X30Y98         RAMD32                                       r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.845     1.211    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y98         RAMD32                                       r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y98         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.166    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.577     0.913    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y98         FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDCE (Prop_fdce_C_Q)         0.141     1.054 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.188    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X30Y98         RAMD32                                       r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.845     1.211    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y98         RAMD32                                       r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y98         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.166    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.577     0.913    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y98         FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDCE (Prop_fdce_C_Q)         0.141     1.054 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.188    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X30Y98         RAMD32                                       r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.845     1.211    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y98         RAMD32                                       r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y98         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.166    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.577     0.913    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y98         FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDCE (Prop_fdce_C_Q)         0.141     1.054 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.188    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X30Y98         RAMD32                                       r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.845     1.211    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y98         RAMD32                                       r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y98         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.166    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.577     0.913    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y98         FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDCE (Prop_fdce_C_Q)         0.141     1.054 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.188    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X30Y98         RAMD32                                       r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.845     1.211    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y98         RAMD32                                       r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y98         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.166    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.577     0.913    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y98         FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDCE (Prop_fdce_C_Q)         0.141     1.054 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.188    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X30Y98         RAMS32                                       r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.845     1.211    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y98         RAMS32                                       r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y98         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.166    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.577     0.913    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y98         FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDCE (Prop_fdce_C_Q)         0.141     1.054 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.188    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X30Y98         RAMS32                                       r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.845     1.211    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y98         RAMS32                                       r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y98         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.166    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.601%)  route 0.215ns (60.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.558     0.894    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X49Y12         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[14]/Q
                         net (fo=2, routed)           0.215     1.250    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[23]_0[14]
    SLICE_X52Y11         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.823     1.189    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/s_axis_s2mm_aclk
    SLICE_X52Y11         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[14]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X52Y11         FDRE (Hold_fdre_C_D)         0.070     1.224    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y38  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y38  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y0   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y0   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y99  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y99  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y98  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y98  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y98  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y98  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y98  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y98  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y98  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y98  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y99  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y99  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y6    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y6    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y6    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y6    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y6    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y6    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y6    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y6    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :         6256  Failing Endpoints,  Worst Slack      -11.213ns,  Total Violation   -55956.210ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.213ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/counter_reg[43][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        31.222ns  (logic 12.101ns (38.758%)  route 19.121ns (61.242%))
  Logic Levels:           40  (CARRY4=12 DSP48E1=2 LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=12 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.693ns = ( 21.693 - 20.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.734     1.734    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X85Y36         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y36         FDRE (Prop_fdre_C_Q)         0.456     2.190 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_reg[6]/Q
                         net (fo=2, routed)           0.816     3.006    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_i[6]
    SLICE_X84Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.130 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/led_reg[31]_i_4/O
                         net (fo=34, routed)          0.682     3.812    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/data_sram_en
    SLICE_X85Y36         LUT6 (Prop_lut6_I5_O)        0.124     3.936 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_16/O
                         net (fo=7, routed)           0.619     4.556    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_16_n_0
    SLICE_X83Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.680 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_15/O
                         net (fo=71, routed)          0.639     5.319    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_15_n_0
    SLICE_X83Y35         LUT4 (Prop_lut4_I1_O)        0.124     5.443 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_4/O
                         net (fo=17, routed)          0.937     6.379    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
    SLICE_X80Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.503 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_36/O
                         net (fo=139, routed)         1.493     7.996    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_36_n_0
    SLICE_X73Y35         LUT6 (Prop_lut6_I2_O)        0.124     8.120 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     8.120    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_24_n_0
    SLICE_X73Y35         MUXF7 (Prop_muxf7_I0_O)      0.238     8.358 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_10/O
                         net (fo=1, routed)           0.598     8.956    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_10_n_0
    SLICE_X73Y36         LUT5 (Prop_lut5_I0_O)        0.298     9.254 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     9.254    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4_n_0
    SLICE_X73Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     9.499 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.499    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1_n_0
    SLICE_X73Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     9.603 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0/O
                         net (fo=3, routed)           0.923    10.526    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/id_inst_reg[31][24]
    SLICE_X64Y34         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_15/O
                         net (fo=1, routed)           0.395    11.237    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_15_n_0
    SLICE_X67Y34         LUT6 (Prop_lut6_I3_O)        0.124    11.361 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_8/O
                         net (fo=1, routed)           0.581    11.942    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_8_n_0
    SLICE_X68Y34         LUT5 (Prop_lut5_I0_O)        0.124    12.066 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_4/O
                         net (fo=1, routed)           1.042    13.108    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_4_n_0
    SLICE_X91Y32         LUT6 (Prop_lut6_I4_O)        0.124    13.232 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_1/O
                         net (fo=7, routed)           0.450    13.682    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_dreg_o[0]
    SLICE_X91Y31         LUT4 (Prop_lut4_I1_O)        0.124    13.806 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/div_divisor[0]_i_4/O
                         net (fo=3, routed)           0.449    14.256    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_rkd_value_reg[0]
    SLICE_X93Y29         LUT4 (Prop_lut4_I3_O)        0.124    14.380 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/div_divisor[0]_i_1/O
                         net (fo=3, routed)           0.846    15.226    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/B[0]
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    19.077 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__1/PCOUT[47]
                         net (fo=1, routed)           0.002    19.079    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__1_n_106
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.597 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__2/P[0]
                         net (fo=2, routed)           0.962    21.559    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__2_n_105
    SLICE_X94Y22         LUT2 (Prop_lut2_I0_O)        0.124    21.683 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd[19]_i_28/O
                         net (fo=1, routed)           0.000    21.683    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd[19]_i_28_n_0
    SLICE_X94Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.216 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.216    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_14_n_0
    SLICE_X94Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.333 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.333    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[23]_i_14_n_0
    SLICE_X94Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.450 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.009    22.459    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[27]_i_13_n_0
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.576 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.576    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[31]_i_17_n_0
    SLICE_X94Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.693 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.693    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[2]_i_3_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.810 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.810    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[6]_i_2_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.927 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.927    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[11]_i_2_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.044 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.044    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[15]_i_2_n_0
    SLICE_X94Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.161 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.161    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_2_n_0
    SLICE_X94Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.484 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[23]_i_2/O[1]
                         net (fo=2, routed)           0.794    24.278    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd_reg[31][36]
    SLICE_X96Y26         LUT3 (Prop_lut3_I1_O)        0.306    24.584 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[0][23]_i_22/O
                         net (fo=3, routed)           0.745    25.329    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[0][23]_i_22_n_0
    SLICE_X88Y26         LUT6 (Prop_lut6_I5_O)        0.124    25.453 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_95/O
                         net (fo=1, routed)           0.612    26.065    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_95_n_0
    SLICE_X89Y26         LUT6 (Prop_lut6_I5_O)        0.124    26.189 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_52/O
                         net (fo=2, routed)           1.039    27.228    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_52_n_0
    SLICE_X92Y26         LUT2 (Prop_lut2_I0_O)        0.124    27.352 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_40/O
                         net (fo=1, routed)           0.000    27.352    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_40_n_0
    SLICE_X92Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.732 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target_reg[8][31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.732    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target_reg[8][31]_i_11_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.849 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target_reg[8][31]_i_6/CO[3]
                         net (fo=1, routed)           0.603    28.452    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/CO[0]
    SLICE_X91Y27         LUT6 (Prop_lut6_I5_O)        0.124    28.576 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[8][31]_i_2/O
                         net (fo=14, routed)          0.850    29.426    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[8][31]_i_2_n_0
    SLICE_X83Y27         LUT5 (Prop_lut5_I1_O)        0.124    29.550 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/counter[0][1]_i_3/O
                         net (fo=162, routed)         1.010    30.560    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/bp_update_taken
    SLICE_X84Y21         LUT4 (Prop_lut4_I0_O)        0.124    30.684 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/counter[11][1]_i_4/O
                         net (fo=4, routed)           1.181    31.865    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/counter[11][1]_i_4_n_0
    SLICE_X103Y17        LUT6 (Prop_lut6_I1_O)        0.124    31.989 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/counter[43][1]_i_3/O
                         net (fo=2, routed)           0.843    32.832    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/counter_reg[43][1]_1
    SLICE_X106Y16        LUT6 (Prop_lut6_I4_O)        0.124    32.956 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/counter[43][1]_i_1/O
                         net (fo=1, routed)           0.000    32.956    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/counter[43][1]_i_1_n_0
    SLICE_X106Y16        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/counter_reg[43][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.693    21.693    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/clk
    SLICE_X106Y16        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/counter_reg[43][1]/C
                         clock pessimism              0.105    21.798    
                         clock uncertainty           -0.084    21.714    
    SLICE_X106Y16        FDRE (Setup_fdre_C_D)        0.029    21.743    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/counter_reg[43][1]
  -------------------------------------------------------------------
                         required time                         21.743    
                         arrival time                         -32.956    
  -------------------------------------------------------------------
                         slack                                -11.213    

Slack (VIOLATED) :        -11.137ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/counter_reg[59][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        31.123ns  (logic 12.101ns (38.881%)  route 19.022ns (61.119%))
  Logic Levels:           40  (CARRY4=12 DSP48E1=2 LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=12 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 21.619 - 20.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.734     1.734    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X85Y36         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y36         FDRE (Prop_fdre_C_Q)         0.456     2.190 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_reg[6]/Q
                         net (fo=2, routed)           0.816     3.006    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_i[6]
    SLICE_X84Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.130 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/led_reg[31]_i_4/O
                         net (fo=34, routed)          0.682     3.812    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/data_sram_en
    SLICE_X85Y36         LUT6 (Prop_lut6_I5_O)        0.124     3.936 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_16/O
                         net (fo=7, routed)           0.619     4.556    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_16_n_0
    SLICE_X83Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.680 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_15/O
                         net (fo=71, routed)          0.639     5.319    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_15_n_0
    SLICE_X83Y35         LUT4 (Prop_lut4_I1_O)        0.124     5.443 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_4/O
                         net (fo=17, routed)          0.937     6.379    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
    SLICE_X80Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.503 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_36/O
                         net (fo=139, routed)         1.493     7.996    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_36_n_0
    SLICE_X73Y35         LUT6 (Prop_lut6_I2_O)        0.124     8.120 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     8.120    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_24_n_0
    SLICE_X73Y35         MUXF7 (Prop_muxf7_I0_O)      0.238     8.358 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_10/O
                         net (fo=1, routed)           0.598     8.956    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_10_n_0
    SLICE_X73Y36         LUT5 (Prop_lut5_I0_O)        0.298     9.254 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     9.254    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4_n_0
    SLICE_X73Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     9.499 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.499    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1_n_0
    SLICE_X73Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     9.603 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0/O
                         net (fo=3, routed)           0.923    10.526    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/id_inst_reg[31][24]
    SLICE_X64Y34         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_15/O
                         net (fo=1, routed)           0.395    11.237    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_15_n_0
    SLICE_X67Y34         LUT6 (Prop_lut6_I3_O)        0.124    11.361 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_8/O
                         net (fo=1, routed)           0.581    11.942    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_8_n_0
    SLICE_X68Y34         LUT5 (Prop_lut5_I0_O)        0.124    12.066 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_4/O
                         net (fo=1, routed)           1.042    13.108    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_4_n_0
    SLICE_X91Y32         LUT6 (Prop_lut6_I4_O)        0.124    13.232 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_1/O
                         net (fo=7, routed)           0.450    13.682    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_dreg_o[0]
    SLICE_X91Y31         LUT4 (Prop_lut4_I1_O)        0.124    13.806 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/div_divisor[0]_i_4/O
                         net (fo=3, routed)           0.449    14.256    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_rkd_value_reg[0]
    SLICE_X93Y29         LUT4 (Prop_lut4_I3_O)        0.124    14.380 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/div_divisor[0]_i_1/O
                         net (fo=3, routed)           0.846    15.226    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/B[0]
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    19.077 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__1/PCOUT[47]
                         net (fo=1, routed)           0.002    19.079    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__1_n_106
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.597 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__2/P[0]
                         net (fo=2, routed)           0.962    21.559    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__2_n_105
    SLICE_X94Y22         LUT2 (Prop_lut2_I0_O)        0.124    21.683 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd[19]_i_28/O
                         net (fo=1, routed)           0.000    21.683    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd[19]_i_28_n_0
    SLICE_X94Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.216 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.216    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_14_n_0
    SLICE_X94Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.333 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.333    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[23]_i_14_n_0
    SLICE_X94Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.450 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.009    22.459    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[27]_i_13_n_0
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.576 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.576    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[31]_i_17_n_0
    SLICE_X94Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.693 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.693    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[2]_i_3_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.810 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.810    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[6]_i_2_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.927 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.927    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[11]_i_2_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.044 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.044    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[15]_i_2_n_0
    SLICE_X94Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.161 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.161    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_2_n_0
    SLICE_X94Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.484 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[23]_i_2/O[1]
                         net (fo=2, routed)           0.794    24.278    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd_reg[31][36]
    SLICE_X96Y26         LUT3 (Prop_lut3_I1_O)        0.306    24.584 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[0][23]_i_22/O
                         net (fo=3, routed)           0.745    25.329    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[0][23]_i_22_n_0
    SLICE_X88Y26         LUT6 (Prop_lut6_I5_O)        0.124    25.453 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_95/O
                         net (fo=1, routed)           0.612    26.065    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_95_n_0
    SLICE_X89Y26         LUT6 (Prop_lut6_I5_O)        0.124    26.189 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_52/O
                         net (fo=2, routed)           1.039    27.228    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_52_n_0
    SLICE_X92Y26         LUT2 (Prop_lut2_I0_O)        0.124    27.352 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_40/O
                         net (fo=1, routed)           0.000    27.352    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_40_n_0
    SLICE_X92Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.732 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target_reg[8][31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.732    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target_reg[8][31]_i_11_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.849 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target_reg[8][31]_i_6/CO[3]
                         net (fo=1, routed)           0.603    28.452    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/CO[0]
    SLICE_X91Y27         LUT6 (Prop_lut6_I5_O)        0.124    28.576 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[8][31]_i_2/O
                         net (fo=14, routed)          0.850    29.426    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[8][31]_i_2_n_0
    SLICE_X83Y27         LUT5 (Prop_lut5_I1_O)        0.124    29.550 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/counter[0][1]_i_3/O
                         net (fo=162, routed)         1.010    30.560    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/bp_update_taken
    SLICE_X84Y21         LUT4 (Prop_lut4_I0_O)        0.124    30.684 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/counter[11][1]_i_4/O
                         net (fo=4, routed)           1.298    31.983    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/counter[11][1]_i_4_n_0
    SLICE_X104Y15        LUT6 (Prop_lut6_I1_O)        0.124    32.107 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/counter[59][1]_i_3/O
                         net (fo=2, routed)           0.626    32.733    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/counter_reg[59][1]_1
    SLICE_X102Y15        LUT6 (Prop_lut6_I4_O)        0.124    32.857 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/counter[59][1]_i_1/O
                         net (fo=1, routed)           0.000    32.857    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/counter[59][1]_i_1_n_0
    SLICE_X102Y15        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/counter_reg[59][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.619    21.619    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/clk
    SLICE_X102Y15        FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/counter_reg[59][1]/C
                         clock pessimism              0.105    21.724    
                         clock uncertainty           -0.084    21.640    
    SLICE_X102Y15        FDRE (Setup_fdre_C_D)        0.079    21.719    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/counter_reg[59][1]
  -------------------------------------------------------------------
                         required time                         21.719    
                         arrival time                         -32.857    
  -------------------------------------------------------------------
                         slack                                -11.137    

Slack (VIOLATED) :        -11.132ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/counter_reg[37][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        31.068ns  (logic 12.101ns (38.950%)  route 18.967ns (61.050%))
  Logic Levels:           40  (CARRY4=12 DSP48E1=2 LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=12 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 21.618 - 20.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.734     1.734    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X85Y36         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y36         FDRE (Prop_fdre_C_Q)         0.456     2.190 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_reg[6]/Q
                         net (fo=2, routed)           0.816     3.006    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_i[6]
    SLICE_X84Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.130 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/led_reg[31]_i_4/O
                         net (fo=34, routed)          0.682     3.812    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/data_sram_en
    SLICE_X85Y36         LUT6 (Prop_lut6_I5_O)        0.124     3.936 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_16/O
                         net (fo=7, routed)           0.619     4.556    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_16_n_0
    SLICE_X83Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.680 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_15/O
                         net (fo=71, routed)          0.639     5.319    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_15_n_0
    SLICE_X83Y35         LUT4 (Prop_lut4_I1_O)        0.124     5.443 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_4/O
                         net (fo=17, routed)          0.937     6.379    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
    SLICE_X80Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.503 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_36/O
                         net (fo=139, routed)         1.493     7.996    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_36_n_0
    SLICE_X73Y35         LUT6 (Prop_lut6_I2_O)        0.124     8.120 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     8.120    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_24_n_0
    SLICE_X73Y35         MUXF7 (Prop_muxf7_I0_O)      0.238     8.358 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_10/O
                         net (fo=1, routed)           0.598     8.956    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_10_n_0
    SLICE_X73Y36         LUT5 (Prop_lut5_I0_O)        0.298     9.254 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     9.254    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4_n_0
    SLICE_X73Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     9.499 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.499    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1_n_0
    SLICE_X73Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     9.603 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0/O
                         net (fo=3, routed)           0.923    10.526    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/id_inst_reg[31][24]
    SLICE_X64Y34         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_15/O
                         net (fo=1, routed)           0.395    11.237    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_15_n_0
    SLICE_X67Y34         LUT6 (Prop_lut6_I3_O)        0.124    11.361 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_8/O
                         net (fo=1, routed)           0.581    11.942    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_8_n_0
    SLICE_X68Y34         LUT5 (Prop_lut5_I0_O)        0.124    12.066 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_4/O
                         net (fo=1, routed)           1.042    13.108    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_4_n_0
    SLICE_X91Y32         LUT6 (Prop_lut6_I4_O)        0.124    13.232 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_1/O
                         net (fo=7, routed)           0.450    13.682    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_dreg_o[0]
    SLICE_X91Y31         LUT4 (Prop_lut4_I1_O)        0.124    13.806 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/div_divisor[0]_i_4/O
                         net (fo=3, routed)           0.449    14.256    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_rkd_value_reg[0]
    SLICE_X93Y29         LUT4 (Prop_lut4_I3_O)        0.124    14.380 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/div_divisor[0]_i_1/O
                         net (fo=3, routed)           0.846    15.226    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/B[0]
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    19.077 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__1/PCOUT[47]
                         net (fo=1, routed)           0.002    19.079    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__1_n_106
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.597 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__2/P[0]
                         net (fo=2, routed)           0.962    21.559    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__2_n_105
    SLICE_X94Y22         LUT2 (Prop_lut2_I0_O)        0.124    21.683 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd[19]_i_28/O
                         net (fo=1, routed)           0.000    21.683    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd[19]_i_28_n_0
    SLICE_X94Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.216 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.216    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_14_n_0
    SLICE_X94Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.333 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.333    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[23]_i_14_n_0
    SLICE_X94Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.450 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.009    22.459    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[27]_i_13_n_0
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.576 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.576    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[31]_i_17_n_0
    SLICE_X94Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.693 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.693    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[2]_i_3_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.810 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.810    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[6]_i_2_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.927 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.927    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[11]_i_2_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.044 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.044    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[15]_i_2_n_0
    SLICE_X94Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.161 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.161    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_2_n_0
    SLICE_X94Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.484 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[23]_i_2/O[1]
                         net (fo=2, routed)           0.794    24.278    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd_reg[31][36]
    SLICE_X96Y26         LUT3 (Prop_lut3_I1_O)        0.306    24.584 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[0][23]_i_22/O
                         net (fo=3, routed)           0.745    25.329    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[0][23]_i_22_n_0
    SLICE_X88Y26         LUT6 (Prop_lut6_I5_O)        0.124    25.453 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_95/O
                         net (fo=1, routed)           0.612    26.065    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_95_n_0
    SLICE_X89Y26         LUT6 (Prop_lut6_I5_O)        0.124    26.189 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_52/O
                         net (fo=2, routed)           1.039    27.228    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_52_n_0
    SLICE_X92Y26         LUT2 (Prop_lut2_I0_O)        0.124    27.352 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_40/O
                         net (fo=1, routed)           0.000    27.352    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_40_n_0
    SLICE_X92Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.732 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target_reg[8][31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.732    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target_reg[8][31]_i_11_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.849 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target_reg[8][31]_i_6/CO[3]
                         net (fo=1, routed)           0.603    28.452    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/CO[0]
    SLICE_X91Y27         LUT6 (Prop_lut6_I5_O)        0.124    28.576 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[8][31]_i_2/O
                         net (fo=14, routed)          0.850    29.426    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[8][31]_i_2_n_0
    SLICE_X83Y27         LUT5 (Prop_lut5_I1_O)        0.124    29.550 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/counter[0][1]_i_3/O
                         net (fo=162, routed)         1.183    30.733    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/bp_update_taken
    SLICE_X92Y19         LUT4 (Prop_lut4_I3_O)        0.124    30.857 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/counter[37][1]_i_5/O
                         net (fo=1, routed)           0.689    31.546    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/counter[37][1]_i_5_n_0
    SLICE_X92Y19         LUT6 (Prop_lut6_I1_O)        0.124    31.670 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/counter[37][1]_i_3/O
                         net (fo=2, routed)           1.008    32.678    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/counter_reg[37][1]_1
    SLICE_X93Y12         LUT6 (Prop_lut6_I4_O)        0.124    32.802 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/counter[37][1]_i_1/O
                         net (fo=1, routed)           0.000    32.802    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/counter[37][1]_i_1_n_0
    SLICE_X93Y12         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/counter_reg[37][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.618    21.618    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/clk
    SLICE_X93Y12         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/counter_reg[37][1]/C
                         clock pessimism              0.105    21.723    
                         clock uncertainty           -0.084    21.639    
    SLICE_X93Y12         FDRE (Setup_fdre_C_D)        0.031    21.670    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/counter_reg[37][1]
  -------------------------------------------------------------------
                         required time                         21.670    
                         arrival time                         -32.802    
  -------------------------------------------------------------------
                         slack                                -11.132    

Slack (VIOLATED) :        -11.071ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.705ns  (logic 11.977ns (39.007%)  route 18.728ns (60.993%))
  Logic Levels:           39  (CARRY4=12 DSP48E1=2 LUT2=3 LUT3=1 LUT4=4 LUT5=3 LUT6=11 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 21.552 - 20.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.734     1.734    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X85Y36         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y36         FDRE (Prop_fdre_C_Q)         0.456     2.190 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_reg[6]/Q
                         net (fo=2, routed)           0.816     3.006    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_i[6]
    SLICE_X84Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.130 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/led_reg[31]_i_4/O
                         net (fo=34, routed)          0.682     3.812    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/data_sram_en
    SLICE_X85Y36         LUT6 (Prop_lut6_I5_O)        0.124     3.936 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_16/O
                         net (fo=7, routed)           0.619     4.556    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_16_n_0
    SLICE_X83Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.680 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_15/O
                         net (fo=71, routed)          0.639     5.319    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_15_n_0
    SLICE_X83Y35         LUT4 (Prop_lut4_I1_O)        0.124     5.443 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_4/O
                         net (fo=17, routed)          0.937     6.379    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
    SLICE_X80Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.503 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_36/O
                         net (fo=139, routed)         1.493     7.996    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_36_n_0
    SLICE_X73Y35         LUT6 (Prop_lut6_I2_O)        0.124     8.120 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     8.120    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_24_n_0
    SLICE_X73Y35         MUXF7 (Prop_muxf7_I0_O)      0.238     8.358 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_10/O
                         net (fo=1, routed)           0.598     8.956    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_10_n_0
    SLICE_X73Y36         LUT5 (Prop_lut5_I0_O)        0.298     9.254 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     9.254    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4_n_0
    SLICE_X73Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     9.499 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.499    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1_n_0
    SLICE_X73Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     9.603 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0/O
                         net (fo=3, routed)           0.923    10.526    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/id_inst_reg[31][24]
    SLICE_X64Y34         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_15/O
                         net (fo=1, routed)           0.395    11.237    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_15_n_0
    SLICE_X67Y34         LUT6 (Prop_lut6_I3_O)        0.124    11.361 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_8/O
                         net (fo=1, routed)           0.581    11.942    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_8_n_0
    SLICE_X68Y34         LUT5 (Prop_lut5_I0_O)        0.124    12.066 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_4/O
                         net (fo=1, routed)           1.042    13.108    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_4_n_0
    SLICE_X91Y32         LUT6 (Prop_lut6_I4_O)        0.124    13.232 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_1/O
                         net (fo=7, routed)           0.450    13.682    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_dreg_o[0]
    SLICE_X91Y31         LUT4 (Prop_lut4_I1_O)        0.124    13.806 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/div_divisor[0]_i_4/O
                         net (fo=3, routed)           0.449    14.256    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_rkd_value_reg[0]
    SLICE_X93Y29         LUT4 (Prop_lut4_I3_O)        0.124    14.380 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/div_divisor[0]_i_1/O
                         net (fo=3, routed)           0.846    15.226    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/B[0]
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    19.077 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__1/PCOUT[47]
                         net (fo=1, routed)           0.002    19.079    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__1_n_106
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.597 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__2/P[0]
                         net (fo=2, routed)           0.962    21.559    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__2_n_105
    SLICE_X94Y22         LUT2 (Prop_lut2_I0_O)        0.124    21.683 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd[19]_i_28/O
                         net (fo=1, routed)           0.000    21.683    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd[19]_i_28_n_0
    SLICE_X94Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.216 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.216    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_14_n_0
    SLICE_X94Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.333 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.333    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[23]_i_14_n_0
    SLICE_X94Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.450 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.009    22.459    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[27]_i_13_n_0
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.576 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.576    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[31]_i_17_n_0
    SLICE_X94Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.693 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.693    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[2]_i_3_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.810 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.810    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[6]_i_2_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.927 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.927    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[11]_i_2_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.044 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.044    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[15]_i_2_n_0
    SLICE_X94Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.161 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.161    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_2_n_0
    SLICE_X94Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.484 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[23]_i_2/O[1]
                         net (fo=2, routed)           0.794    24.278    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd_reg[31][36]
    SLICE_X96Y26         LUT3 (Prop_lut3_I1_O)        0.306    24.584 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[0][23]_i_22/O
                         net (fo=3, routed)           0.745    25.329    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[0][23]_i_22_n_0
    SLICE_X88Y26         LUT6 (Prop_lut6_I5_O)        0.124    25.453 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_95/O
                         net (fo=1, routed)           0.612    26.065    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_95_n_0
    SLICE_X89Y26         LUT6 (Prop_lut6_I5_O)        0.124    26.189 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_52/O
                         net (fo=2, routed)           1.039    27.228    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_52_n_0
    SLICE_X92Y26         LUT2 (Prop_lut2_I0_O)        0.124    27.352 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_40/O
                         net (fo=1, routed)           0.000    27.352    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_40_n_0
    SLICE_X92Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.732 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target_reg[8][31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.732    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target_reg[8][31]_i_11_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.849 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target_reg[8][31]_i_6/CO[3]
                         net (fo=1, routed)           0.603    28.452    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/CO[0]
    SLICE_X91Y27         LUT6 (Prop_lut6_I5_O)        0.124    28.576 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[8][31]_i_2/O
                         net (fo=14, routed)          0.800    29.376    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[8][31]_i_2_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I1_O)        0.124    29.500 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/valid[0]_i_3/O
                         net (fo=129, routed)         1.103    30.603    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/valid[0]_i_3_n_0
    SLICE_X77Y22         LUT6 (Prop_lut6_I0_O)        0.124    30.727 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/valid[24]_i_2/O
                         net (fo=4, routed)           0.348    31.076    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/if_stage0/branch_predictor0/is_ret_table201_out
    SLICE_X75Y21         LUT2 (Prop_lut2_I1_O)        0.124    31.200 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[24][31]_i_1/O
                         net (fo=32, routed)          1.239    32.439    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][0]_0[0]
    SLICE_X75Y33         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.552    21.552    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/clk
    SLICE_X75Y33         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][26]/C
                         clock pessimism              0.105    21.657    
                         clock uncertainty           -0.084    21.573    
    SLICE_X75Y33         FDRE (Setup_fdre_C_CE)      -0.205    21.368    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][26]
  -------------------------------------------------------------------
                         required time                         21.368    
                         arrival time                         -32.439    
  -------------------------------------------------------------------
                         slack                                -11.071    

Slack (VIOLATED) :        -11.071ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.705ns  (logic 11.977ns (39.007%)  route 18.728ns (60.993%))
  Logic Levels:           39  (CARRY4=12 DSP48E1=2 LUT2=3 LUT3=1 LUT4=4 LUT5=3 LUT6=11 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 21.552 - 20.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.734     1.734    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X85Y36         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y36         FDRE (Prop_fdre_C_Q)         0.456     2.190 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_reg[6]/Q
                         net (fo=2, routed)           0.816     3.006    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_i[6]
    SLICE_X84Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.130 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/led_reg[31]_i_4/O
                         net (fo=34, routed)          0.682     3.812    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/data_sram_en
    SLICE_X85Y36         LUT6 (Prop_lut6_I5_O)        0.124     3.936 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_16/O
                         net (fo=7, routed)           0.619     4.556    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_16_n_0
    SLICE_X83Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.680 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_15/O
                         net (fo=71, routed)          0.639     5.319    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_15_n_0
    SLICE_X83Y35         LUT4 (Prop_lut4_I1_O)        0.124     5.443 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_4/O
                         net (fo=17, routed)          0.937     6.379    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
    SLICE_X80Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.503 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_36/O
                         net (fo=139, routed)         1.493     7.996    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_36_n_0
    SLICE_X73Y35         LUT6 (Prop_lut6_I2_O)        0.124     8.120 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     8.120    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_24_n_0
    SLICE_X73Y35         MUXF7 (Prop_muxf7_I0_O)      0.238     8.358 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_10/O
                         net (fo=1, routed)           0.598     8.956    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_10_n_0
    SLICE_X73Y36         LUT5 (Prop_lut5_I0_O)        0.298     9.254 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     9.254    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4_n_0
    SLICE_X73Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     9.499 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.499    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1_n_0
    SLICE_X73Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     9.603 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0/O
                         net (fo=3, routed)           0.923    10.526    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/id_inst_reg[31][24]
    SLICE_X64Y34         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_15/O
                         net (fo=1, routed)           0.395    11.237    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_15_n_0
    SLICE_X67Y34         LUT6 (Prop_lut6_I3_O)        0.124    11.361 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_8/O
                         net (fo=1, routed)           0.581    11.942    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_8_n_0
    SLICE_X68Y34         LUT5 (Prop_lut5_I0_O)        0.124    12.066 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_4/O
                         net (fo=1, routed)           1.042    13.108    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_4_n_0
    SLICE_X91Y32         LUT6 (Prop_lut6_I4_O)        0.124    13.232 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_1/O
                         net (fo=7, routed)           0.450    13.682    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_dreg_o[0]
    SLICE_X91Y31         LUT4 (Prop_lut4_I1_O)        0.124    13.806 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/div_divisor[0]_i_4/O
                         net (fo=3, routed)           0.449    14.256    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_rkd_value_reg[0]
    SLICE_X93Y29         LUT4 (Prop_lut4_I3_O)        0.124    14.380 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/div_divisor[0]_i_1/O
                         net (fo=3, routed)           0.846    15.226    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/B[0]
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    19.077 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__1/PCOUT[47]
                         net (fo=1, routed)           0.002    19.079    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__1_n_106
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.597 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__2/P[0]
                         net (fo=2, routed)           0.962    21.559    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__2_n_105
    SLICE_X94Y22         LUT2 (Prop_lut2_I0_O)        0.124    21.683 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd[19]_i_28/O
                         net (fo=1, routed)           0.000    21.683    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd[19]_i_28_n_0
    SLICE_X94Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.216 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.216    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_14_n_0
    SLICE_X94Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.333 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.333    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[23]_i_14_n_0
    SLICE_X94Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.450 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.009    22.459    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[27]_i_13_n_0
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.576 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.576    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[31]_i_17_n_0
    SLICE_X94Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.693 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.693    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[2]_i_3_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.810 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.810    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[6]_i_2_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.927 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.927    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[11]_i_2_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.044 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.044    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[15]_i_2_n_0
    SLICE_X94Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.161 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.161    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_2_n_0
    SLICE_X94Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.484 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[23]_i_2/O[1]
                         net (fo=2, routed)           0.794    24.278    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd_reg[31][36]
    SLICE_X96Y26         LUT3 (Prop_lut3_I1_O)        0.306    24.584 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[0][23]_i_22/O
                         net (fo=3, routed)           0.745    25.329    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[0][23]_i_22_n_0
    SLICE_X88Y26         LUT6 (Prop_lut6_I5_O)        0.124    25.453 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_95/O
                         net (fo=1, routed)           0.612    26.065    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_95_n_0
    SLICE_X89Y26         LUT6 (Prop_lut6_I5_O)        0.124    26.189 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_52/O
                         net (fo=2, routed)           1.039    27.228    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_52_n_0
    SLICE_X92Y26         LUT2 (Prop_lut2_I0_O)        0.124    27.352 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_40/O
                         net (fo=1, routed)           0.000    27.352    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_40_n_0
    SLICE_X92Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.732 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target_reg[8][31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.732    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target_reg[8][31]_i_11_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.849 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target_reg[8][31]_i_6/CO[3]
                         net (fo=1, routed)           0.603    28.452    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/CO[0]
    SLICE_X91Y27         LUT6 (Prop_lut6_I5_O)        0.124    28.576 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[8][31]_i_2/O
                         net (fo=14, routed)          0.800    29.376    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[8][31]_i_2_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I1_O)        0.124    29.500 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/valid[0]_i_3/O
                         net (fo=129, routed)         1.103    30.603    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/valid[0]_i_3_n_0
    SLICE_X77Y22         LUT6 (Prop_lut6_I0_O)        0.124    30.727 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/valid[24]_i_2/O
                         net (fo=4, routed)           0.348    31.076    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/if_stage0/branch_predictor0/is_ret_table201_out
    SLICE_X75Y21         LUT2 (Prop_lut2_I1_O)        0.124    31.200 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[24][31]_i_1/O
                         net (fo=32, routed)          1.239    32.439    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][0]_0[0]
    SLICE_X75Y33         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.552    21.552    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/clk
    SLICE_X75Y33         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][28]/C
                         clock pessimism              0.105    21.657    
                         clock uncertainty           -0.084    21.573    
    SLICE_X75Y33         FDRE (Setup_fdre_C_CE)      -0.205    21.368    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][28]
  -------------------------------------------------------------------
                         required time                         21.368    
                         arrival time                         -32.439    
  -------------------------------------------------------------------
                         slack                                -11.071    

Slack (VIOLATED) :        -11.045ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.780ns  (logic 11.977ns (38.911%)  route 18.803ns (61.089%))
  Logic Levels:           39  (CARRY4=12 DSP48E1=2 LUT2=3 LUT3=1 LUT4=4 LUT5=3 LUT6=11 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 21.617 - 20.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.734     1.734    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X85Y36         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y36         FDRE (Prop_fdre_C_Q)         0.456     2.190 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_reg[6]/Q
                         net (fo=2, routed)           0.816     3.006    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_i[6]
    SLICE_X84Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.130 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/led_reg[31]_i_4/O
                         net (fo=34, routed)          0.682     3.812    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/data_sram_en
    SLICE_X85Y36         LUT6 (Prop_lut6_I5_O)        0.124     3.936 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_16/O
                         net (fo=7, routed)           0.619     4.556    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_16_n_0
    SLICE_X83Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.680 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_15/O
                         net (fo=71, routed)          0.639     5.319    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_15_n_0
    SLICE_X83Y35         LUT4 (Prop_lut4_I1_O)        0.124     5.443 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_4/O
                         net (fo=17, routed)          0.937     6.379    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
    SLICE_X80Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.503 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_36/O
                         net (fo=139, routed)         1.493     7.996    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_36_n_0
    SLICE_X73Y35         LUT6 (Prop_lut6_I2_O)        0.124     8.120 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     8.120    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_24_n_0
    SLICE_X73Y35         MUXF7 (Prop_muxf7_I0_O)      0.238     8.358 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_10/O
                         net (fo=1, routed)           0.598     8.956    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_10_n_0
    SLICE_X73Y36         LUT5 (Prop_lut5_I0_O)        0.298     9.254 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     9.254    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4_n_0
    SLICE_X73Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     9.499 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.499    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1_n_0
    SLICE_X73Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     9.603 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0/O
                         net (fo=3, routed)           0.923    10.526    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/id_inst_reg[31][24]
    SLICE_X64Y34         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_15/O
                         net (fo=1, routed)           0.395    11.237    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_15_n_0
    SLICE_X67Y34         LUT6 (Prop_lut6_I3_O)        0.124    11.361 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_8/O
                         net (fo=1, routed)           0.581    11.942    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_8_n_0
    SLICE_X68Y34         LUT5 (Prop_lut5_I0_O)        0.124    12.066 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_4/O
                         net (fo=1, routed)           1.042    13.108    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_4_n_0
    SLICE_X91Y32         LUT6 (Prop_lut6_I4_O)        0.124    13.232 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_1/O
                         net (fo=7, routed)           0.450    13.682    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_dreg_o[0]
    SLICE_X91Y31         LUT4 (Prop_lut4_I1_O)        0.124    13.806 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/div_divisor[0]_i_4/O
                         net (fo=3, routed)           0.449    14.256    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_rkd_value_reg[0]
    SLICE_X93Y29         LUT4 (Prop_lut4_I3_O)        0.124    14.380 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/div_divisor[0]_i_1/O
                         net (fo=3, routed)           0.846    15.226    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/B[0]
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    19.077 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__1/PCOUT[47]
                         net (fo=1, routed)           0.002    19.079    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__1_n_106
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.597 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__2/P[0]
                         net (fo=2, routed)           0.962    21.559    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__2_n_105
    SLICE_X94Y22         LUT2 (Prop_lut2_I0_O)        0.124    21.683 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd[19]_i_28/O
                         net (fo=1, routed)           0.000    21.683    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd[19]_i_28_n_0
    SLICE_X94Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.216 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.216    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_14_n_0
    SLICE_X94Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.333 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.333    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[23]_i_14_n_0
    SLICE_X94Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.450 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.009    22.459    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[27]_i_13_n_0
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.576 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.576    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[31]_i_17_n_0
    SLICE_X94Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.693 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.693    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[2]_i_3_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.810 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.810    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[6]_i_2_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.927 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.927    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[11]_i_2_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.044 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.044    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[15]_i_2_n_0
    SLICE_X94Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.161 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.161    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_2_n_0
    SLICE_X94Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.484 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[23]_i_2/O[1]
                         net (fo=2, routed)           0.794    24.278    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd_reg[31][36]
    SLICE_X96Y26         LUT3 (Prop_lut3_I1_O)        0.306    24.584 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[0][23]_i_22/O
                         net (fo=3, routed)           0.745    25.329    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[0][23]_i_22_n_0
    SLICE_X88Y26         LUT6 (Prop_lut6_I5_O)        0.124    25.453 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_95/O
                         net (fo=1, routed)           0.612    26.065    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_95_n_0
    SLICE_X89Y26         LUT6 (Prop_lut6_I5_O)        0.124    26.189 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_52/O
                         net (fo=2, routed)           1.039    27.228    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_52_n_0
    SLICE_X92Y26         LUT2 (Prop_lut2_I0_O)        0.124    27.352 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_40/O
                         net (fo=1, routed)           0.000    27.352    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_40_n_0
    SLICE_X92Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.732 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target_reg[8][31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.732    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target_reg[8][31]_i_11_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.849 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target_reg[8][31]_i_6/CO[3]
                         net (fo=1, routed)           0.603    28.452    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/CO[0]
    SLICE_X91Y27         LUT6 (Prop_lut6_I5_O)        0.124    28.576 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[8][31]_i_2/O
                         net (fo=14, routed)          0.800    29.376    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[8][31]_i_2_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I1_O)        0.124    29.500 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/valid[0]_i_3/O
                         net (fo=129, routed)         1.103    30.603    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/valid[0]_i_3_n_0
    SLICE_X77Y22         LUT6 (Prop_lut6_I0_O)        0.124    30.727 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/valid[24]_i_2/O
                         net (fo=4, routed)           0.348    31.076    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/if_stage0/branch_predictor0/is_ret_table201_out
    SLICE_X75Y21         LUT2 (Prop_lut2_I1_O)        0.124    31.200 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[24][31]_i_1/O
                         net (fo=32, routed)          1.315    32.514    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][0]_0[0]
    SLICE_X90Y14         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.617    21.617    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/clk
    SLICE_X90Y14         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][0]/C
                         clock pessimism              0.105    21.722    
                         clock uncertainty           -0.084    21.638    
    SLICE_X90Y14         FDRE (Setup_fdre_C_CE)      -0.169    21.469    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][0]
  -------------------------------------------------------------------
                         required time                         21.469    
                         arrival time                         -32.514    
  -------------------------------------------------------------------
                         slack                                -11.045    

Slack (VIOLATED) :        -11.045ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.780ns  (logic 11.977ns (38.911%)  route 18.803ns (61.089%))
  Logic Levels:           39  (CARRY4=12 DSP48E1=2 LUT2=3 LUT3=1 LUT4=4 LUT5=3 LUT6=11 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 21.617 - 20.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.734     1.734    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X85Y36         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y36         FDRE (Prop_fdre_C_Q)         0.456     2.190 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_reg[6]/Q
                         net (fo=2, routed)           0.816     3.006    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_i[6]
    SLICE_X84Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.130 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/led_reg[31]_i_4/O
                         net (fo=34, routed)          0.682     3.812    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/data_sram_en
    SLICE_X85Y36         LUT6 (Prop_lut6_I5_O)        0.124     3.936 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_16/O
                         net (fo=7, routed)           0.619     4.556    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_16_n_0
    SLICE_X83Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.680 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_15/O
                         net (fo=71, routed)          0.639     5.319    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_15_n_0
    SLICE_X83Y35         LUT4 (Prop_lut4_I1_O)        0.124     5.443 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_4/O
                         net (fo=17, routed)          0.937     6.379    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
    SLICE_X80Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.503 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_36/O
                         net (fo=139, routed)         1.493     7.996    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_36_n_0
    SLICE_X73Y35         LUT6 (Prop_lut6_I2_O)        0.124     8.120 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     8.120    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_24_n_0
    SLICE_X73Y35         MUXF7 (Prop_muxf7_I0_O)      0.238     8.358 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_10/O
                         net (fo=1, routed)           0.598     8.956    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_10_n_0
    SLICE_X73Y36         LUT5 (Prop_lut5_I0_O)        0.298     9.254 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     9.254    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4_n_0
    SLICE_X73Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     9.499 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.499    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1_n_0
    SLICE_X73Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     9.603 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0/O
                         net (fo=3, routed)           0.923    10.526    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/id_inst_reg[31][24]
    SLICE_X64Y34         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_15/O
                         net (fo=1, routed)           0.395    11.237    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_15_n_0
    SLICE_X67Y34         LUT6 (Prop_lut6_I3_O)        0.124    11.361 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_8/O
                         net (fo=1, routed)           0.581    11.942    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_8_n_0
    SLICE_X68Y34         LUT5 (Prop_lut5_I0_O)        0.124    12.066 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_4/O
                         net (fo=1, routed)           1.042    13.108    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_4_n_0
    SLICE_X91Y32         LUT6 (Prop_lut6_I4_O)        0.124    13.232 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_1/O
                         net (fo=7, routed)           0.450    13.682    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_dreg_o[0]
    SLICE_X91Y31         LUT4 (Prop_lut4_I1_O)        0.124    13.806 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/div_divisor[0]_i_4/O
                         net (fo=3, routed)           0.449    14.256    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_rkd_value_reg[0]
    SLICE_X93Y29         LUT4 (Prop_lut4_I3_O)        0.124    14.380 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/div_divisor[0]_i_1/O
                         net (fo=3, routed)           0.846    15.226    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/B[0]
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    19.077 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__1/PCOUT[47]
                         net (fo=1, routed)           0.002    19.079    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__1_n_106
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.597 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__2/P[0]
                         net (fo=2, routed)           0.962    21.559    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__2_n_105
    SLICE_X94Y22         LUT2 (Prop_lut2_I0_O)        0.124    21.683 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd[19]_i_28/O
                         net (fo=1, routed)           0.000    21.683    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd[19]_i_28_n_0
    SLICE_X94Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.216 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.216    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_14_n_0
    SLICE_X94Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.333 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.333    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[23]_i_14_n_0
    SLICE_X94Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.450 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.009    22.459    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[27]_i_13_n_0
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.576 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.576    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[31]_i_17_n_0
    SLICE_X94Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.693 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.693    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[2]_i_3_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.810 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.810    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[6]_i_2_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.927 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.927    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[11]_i_2_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.044 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.044    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[15]_i_2_n_0
    SLICE_X94Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.161 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.161    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_2_n_0
    SLICE_X94Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.484 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[23]_i_2/O[1]
                         net (fo=2, routed)           0.794    24.278    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd_reg[31][36]
    SLICE_X96Y26         LUT3 (Prop_lut3_I1_O)        0.306    24.584 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[0][23]_i_22/O
                         net (fo=3, routed)           0.745    25.329    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[0][23]_i_22_n_0
    SLICE_X88Y26         LUT6 (Prop_lut6_I5_O)        0.124    25.453 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_95/O
                         net (fo=1, routed)           0.612    26.065    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_95_n_0
    SLICE_X89Y26         LUT6 (Prop_lut6_I5_O)        0.124    26.189 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_52/O
                         net (fo=2, routed)           1.039    27.228    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_52_n_0
    SLICE_X92Y26         LUT2 (Prop_lut2_I0_O)        0.124    27.352 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_40/O
                         net (fo=1, routed)           0.000    27.352    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_40_n_0
    SLICE_X92Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.732 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target_reg[8][31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.732    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target_reg[8][31]_i_11_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.849 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target_reg[8][31]_i_6/CO[3]
                         net (fo=1, routed)           0.603    28.452    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/CO[0]
    SLICE_X91Y27         LUT6 (Prop_lut6_I5_O)        0.124    28.576 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[8][31]_i_2/O
                         net (fo=14, routed)          0.800    29.376    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[8][31]_i_2_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I1_O)        0.124    29.500 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/valid[0]_i_3/O
                         net (fo=129, routed)         1.103    30.603    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/valid[0]_i_3_n_0
    SLICE_X77Y22         LUT6 (Prop_lut6_I0_O)        0.124    30.727 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/valid[24]_i_2/O
                         net (fo=4, routed)           0.348    31.076    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/if_stage0/branch_predictor0/is_ret_table201_out
    SLICE_X75Y21         LUT2 (Prop_lut2_I1_O)        0.124    31.200 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[24][31]_i_1/O
                         net (fo=32, routed)          1.315    32.514    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][0]_0[0]
    SLICE_X90Y14         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.617    21.617    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/clk
    SLICE_X90Y14         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][1]/C
                         clock pessimism              0.105    21.722    
                         clock uncertainty           -0.084    21.638    
    SLICE_X90Y14         FDRE (Setup_fdre_C_CE)      -0.169    21.469    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][1]
  -------------------------------------------------------------------
                         required time                         21.469    
                         arrival time                         -32.514    
  -------------------------------------------------------------------
                         slack                                -11.045    

Slack (VIOLATED) :        -11.045ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.780ns  (logic 11.977ns (38.911%)  route 18.803ns (61.089%))
  Logic Levels:           39  (CARRY4=12 DSP48E1=2 LUT2=3 LUT3=1 LUT4=4 LUT5=3 LUT6=11 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 21.617 - 20.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.734     1.734    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X85Y36         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y36         FDRE (Prop_fdre_C_Q)         0.456     2.190 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_reg[6]/Q
                         net (fo=2, routed)           0.816     3.006    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_i[6]
    SLICE_X84Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.130 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/led_reg[31]_i_4/O
                         net (fo=34, routed)          0.682     3.812    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/data_sram_en
    SLICE_X85Y36         LUT6 (Prop_lut6_I5_O)        0.124     3.936 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_16/O
                         net (fo=7, routed)           0.619     4.556    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_16_n_0
    SLICE_X83Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.680 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_15/O
                         net (fo=71, routed)          0.639     5.319    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_15_n_0
    SLICE_X83Y35         LUT4 (Prop_lut4_I1_O)        0.124     5.443 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_4/O
                         net (fo=17, routed)          0.937     6.379    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
    SLICE_X80Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.503 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_36/O
                         net (fo=139, routed)         1.493     7.996    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_36_n_0
    SLICE_X73Y35         LUT6 (Prop_lut6_I2_O)        0.124     8.120 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     8.120    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_24_n_0
    SLICE_X73Y35         MUXF7 (Prop_muxf7_I0_O)      0.238     8.358 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_10/O
                         net (fo=1, routed)           0.598     8.956    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_10_n_0
    SLICE_X73Y36         LUT5 (Prop_lut5_I0_O)        0.298     9.254 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     9.254    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4_n_0
    SLICE_X73Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     9.499 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.499    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1_n_0
    SLICE_X73Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     9.603 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0/O
                         net (fo=3, routed)           0.923    10.526    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/id_inst_reg[31][24]
    SLICE_X64Y34         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_15/O
                         net (fo=1, routed)           0.395    11.237    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_15_n_0
    SLICE_X67Y34         LUT6 (Prop_lut6_I3_O)        0.124    11.361 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_8/O
                         net (fo=1, routed)           0.581    11.942    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_8_n_0
    SLICE_X68Y34         LUT5 (Prop_lut5_I0_O)        0.124    12.066 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_4/O
                         net (fo=1, routed)           1.042    13.108    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_4_n_0
    SLICE_X91Y32         LUT6 (Prop_lut6_I4_O)        0.124    13.232 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_1/O
                         net (fo=7, routed)           0.450    13.682    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_dreg_o[0]
    SLICE_X91Y31         LUT4 (Prop_lut4_I1_O)        0.124    13.806 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/div_divisor[0]_i_4/O
                         net (fo=3, routed)           0.449    14.256    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_rkd_value_reg[0]
    SLICE_X93Y29         LUT4 (Prop_lut4_I3_O)        0.124    14.380 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/div_divisor[0]_i_1/O
                         net (fo=3, routed)           0.846    15.226    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/B[0]
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    19.077 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__1/PCOUT[47]
                         net (fo=1, routed)           0.002    19.079    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__1_n_106
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.597 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__2/P[0]
                         net (fo=2, routed)           0.962    21.559    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__2_n_105
    SLICE_X94Y22         LUT2 (Prop_lut2_I0_O)        0.124    21.683 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd[19]_i_28/O
                         net (fo=1, routed)           0.000    21.683    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd[19]_i_28_n_0
    SLICE_X94Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.216 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.216    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_14_n_0
    SLICE_X94Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.333 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.333    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[23]_i_14_n_0
    SLICE_X94Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.450 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.009    22.459    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[27]_i_13_n_0
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.576 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.576    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[31]_i_17_n_0
    SLICE_X94Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.693 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.693    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[2]_i_3_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.810 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.810    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[6]_i_2_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.927 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.927    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[11]_i_2_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.044 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.044    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[15]_i_2_n_0
    SLICE_X94Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.161 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.161    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_2_n_0
    SLICE_X94Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.484 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[23]_i_2/O[1]
                         net (fo=2, routed)           0.794    24.278    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd_reg[31][36]
    SLICE_X96Y26         LUT3 (Prop_lut3_I1_O)        0.306    24.584 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[0][23]_i_22/O
                         net (fo=3, routed)           0.745    25.329    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[0][23]_i_22_n_0
    SLICE_X88Y26         LUT6 (Prop_lut6_I5_O)        0.124    25.453 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_95/O
                         net (fo=1, routed)           0.612    26.065    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_95_n_0
    SLICE_X89Y26         LUT6 (Prop_lut6_I5_O)        0.124    26.189 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_52/O
                         net (fo=2, routed)           1.039    27.228    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_52_n_0
    SLICE_X92Y26         LUT2 (Prop_lut2_I0_O)        0.124    27.352 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_40/O
                         net (fo=1, routed)           0.000    27.352    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_40_n_0
    SLICE_X92Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.732 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target_reg[8][31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.732    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target_reg[8][31]_i_11_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.849 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target_reg[8][31]_i_6/CO[3]
                         net (fo=1, routed)           0.603    28.452    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/CO[0]
    SLICE_X91Y27         LUT6 (Prop_lut6_I5_O)        0.124    28.576 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[8][31]_i_2/O
                         net (fo=14, routed)          0.800    29.376    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[8][31]_i_2_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I1_O)        0.124    29.500 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/valid[0]_i_3/O
                         net (fo=129, routed)         1.103    30.603    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/valid[0]_i_3_n_0
    SLICE_X77Y22         LUT6 (Prop_lut6_I0_O)        0.124    30.727 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/valid[24]_i_2/O
                         net (fo=4, routed)           0.348    31.076    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/if_stage0/branch_predictor0/is_ret_table201_out
    SLICE_X75Y21         LUT2 (Prop_lut2_I1_O)        0.124    31.200 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[24][31]_i_1/O
                         net (fo=32, routed)          1.315    32.514    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][0]_0[0]
    SLICE_X90Y14         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.617    21.617    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/clk
    SLICE_X90Y14         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][4]/C
                         clock pessimism              0.105    21.722    
                         clock uncertainty           -0.084    21.638    
    SLICE_X90Y14         FDRE (Setup_fdre_C_CE)      -0.169    21.469    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][4]
  -------------------------------------------------------------------
                         required time                         21.469    
                         arrival time                         -32.514    
  -------------------------------------------------------------------
                         slack                                -11.045    

Slack (VIOLATED) :        -11.045ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.780ns  (logic 11.977ns (38.911%)  route 18.803ns (61.089%))
  Logic Levels:           39  (CARRY4=12 DSP48E1=2 LUT2=3 LUT3=1 LUT4=4 LUT5=3 LUT6=11 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 21.617 - 20.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.734     1.734    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X85Y36         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y36         FDRE (Prop_fdre_C_Q)         0.456     2.190 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_reg[6]/Q
                         net (fo=2, routed)           0.816     3.006    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_i[6]
    SLICE_X84Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.130 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/led_reg[31]_i_4/O
                         net (fo=34, routed)          0.682     3.812    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/data_sram_en
    SLICE_X85Y36         LUT6 (Prop_lut6_I5_O)        0.124     3.936 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_16/O
                         net (fo=7, routed)           0.619     4.556    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_16_n_0
    SLICE_X83Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.680 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_15/O
                         net (fo=71, routed)          0.639     5.319    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_15_n_0
    SLICE_X83Y35         LUT4 (Prop_lut4_I1_O)        0.124     5.443 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_4/O
                         net (fo=17, routed)          0.937     6.379    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
    SLICE_X80Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.503 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_36/O
                         net (fo=139, routed)         1.493     7.996    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_36_n_0
    SLICE_X73Y35         LUT6 (Prop_lut6_I2_O)        0.124     8.120 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     8.120    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_24_n_0
    SLICE_X73Y35         MUXF7 (Prop_muxf7_I0_O)      0.238     8.358 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_10/O
                         net (fo=1, routed)           0.598     8.956    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_10_n_0
    SLICE_X73Y36         LUT5 (Prop_lut5_I0_O)        0.298     9.254 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     9.254    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4_n_0
    SLICE_X73Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     9.499 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.499    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1_n_0
    SLICE_X73Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     9.603 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0/O
                         net (fo=3, routed)           0.923    10.526    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/id_inst_reg[31][24]
    SLICE_X64Y34         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_15/O
                         net (fo=1, routed)           0.395    11.237    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_15_n_0
    SLICE_X67Y34         LUT6 (Prop_lut6_I3_O)        0.124    11.361 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_8/O
                         net (fo=1, routed)           0.581    11.942    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_8_n_0
    SLICE_X68Y34         LUT5 (Prop_lut5_I0_O)        0.124    12.066 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_4/O
                         net (fo=1, routed)           1.042    13.108    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_4_n_0
    SLICE_X91Y32         LUT6 (Prop_lut6_I4_O)        0.124    13.232 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_1/O
                         net (fo=7, routed)           0.450    13.682    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_dreg_o[0]
    SLICE_X91Y31         LUT4 (Prop_lut4_I1_O)        0.124    13.806 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/div_divisor[0]_i_4/O
                         net (fo=3, routed)           0.449    14.256    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_rkd_value_reg[0]
    SLICE_X93Y29         LUT4 (Prop_lut4_I3_O)        0.124    14.380 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/div_divisor[0]_i_1/O
                         net (fo=3, routed)           0.846    15.226    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/B[0]
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    19.077 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__1/PCOUT[47]
                         net (fo=1, routed)           0.002    19.079    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__1_n_106
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.597 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__2/P[0]
                         net (fo=2, routed)           0.962    21.559    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__2_n_105
    SLICE_X94Y22         LUT2 (Prop_lut2_I0_O)        0.124    21.683 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd[19]_i_28/O
                         net (fo=1, routed)           0.000    21.683    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd[19]_i_28_n_0
    SLICE_X94Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.216 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.216    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_14_n_0
    SLICE_X94Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.333 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.333    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[23]_i_14_n_0
    SLICE_X94Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.450 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.009    22.459    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[27]_i_13_n_0
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.576 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.576    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[31]_i_17_n_0
    SLICE_X94Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.693 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.693    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[2]_i_3_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.810 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.810    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[6]_i_2_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.927 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.927    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[11]_i_2_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.044 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.044    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[15]_i_2_n_0
    SLICE_X94Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.161 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.161    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_2_n_0
    SLICE_X94Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.484 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[23]_i_2/O[1]
                         net (fo=2, routed)           0.794    24.278    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd_reg[31][36]
    SLICE_X96Y26         LUT3 (Prop_lut3_I1_O)        0.306    24.584 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[0][23]_i_22/O
                         net (fo=3, routed)           0.745    25.329    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[0][23]_i_22_n_0
    SLICE_X88Y26         LUT6 (Prop_lut6_I5_O)        0.124    25.453 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_95/O
                         net (fo=1, routed)           0.612    26.065    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_95_n_0
    SLICE_X89Y26         LUT6 (Prop_lut6_I5_O)        0.124    26.189 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_52/O
                         net (fo=2, routed)           1.039    27.228    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_52_n_0
    SLICE_X92Y26         LUT2 (Prop_lut2_I0_O)        0.124    27.352 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_40/O
                         net (fo=1, routed)           0.000    27.352    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_40_n_0
    SLICE_X92Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.732 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target_reg[8][31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.732    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target_reg[8][31]_i_11_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.849 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target_reg[8][31]_i_6/CO[3]
                         net (fo=1, routed)           0.603    28.452    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/CO[0]
    SLICE_X91Y27         LUT6 (Prop_lut6_I5_O)        0.124    28.576 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[8][31]_i_2/O
                         net (fo=14, routed)          0.800    29.376    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[8][31]_i_2_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I1_O)        0.124    29.500 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/valid[0]_i_3/O
                         net (fo=129, routed)         1.103    30.603    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/valid[0]_i_3_n_0
    SLICE_X77Y22         LUT6 (Prop_lut6_I0_O)        0.124    30.727 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/valid[24]_i_2/O
                         net (fo=4, routed)           0.348    31.076    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/if_stage0/branch_predictor0/is_ret_table201_out
    SLICE_X75Y21         LUT2 (Prop_lut2_I1_O)        0.124    31.200 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[24][31]_i_1/O
                         net (fo=32, routed)          1.315    32.514    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][0]_0[0]
    SLICE_X90Y14         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.617    21.617    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/clk
    SLICE_X90Y14         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][5]/C
                         clock pessimism              0.105    21.722    
                         clock uncertainty           -0.084    21.638    
    SLICE_X90Y14         FDRE (Setup_fdre_C_CE)      -0.169    21.469    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][5]
  -------------------------------------------------------------------
                         required time                         21.469    
                         arrival time                         -32.514    
  -------------------------------------------------------------------
                         slack                                -11.045    

Slack (VIOLATED) :        -11.045ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.780ns  (logic 11.977ns (38.911%)  route 18.803ns (61.089%))
  Logic Levels:           39  (CARRY4=12 DSP48E1=2 LUT2=3 LUT3=1 LUT4=4 LUT5=3 LUT6=11 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 21.617 - 20.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.734     1.734    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X85Y36         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y36         FDRE (Prop_fdre_C_Q)         0.456     2.190 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_reg[6]/Q
                         net (fo=2, routed)           0.816     3.006    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_aluop_i[6]
    SLICE_X84Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.130 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/led_reg[31]_i_4/O
                         net (fo=34, routed)          0.682     3.812    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/data_sram_en
    SLICE_X85Y36         LUT6 (Prop_lut6_I5_O)        0.124     3.936 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_16/O
                         net (fo=7, routed)           0.619     4.556    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_16_n_0
    SLICE_X83Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.680 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_15/O
                         net (fo=71, routed)          0.639     5.319    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_15_n_0
    SLICE_X83Y35         LUT4 (Prop_lut4_I1_O)        0.124     5.443 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/inst_rom0_i_4/O
                         net (fo=17, routed)          0.937     6.379    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
    SLICE_X80Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.503 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_36/O
                         net (fo=139, routed)         1.493     7.996    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_36_n_0
    SLICE_X73Y35         LUT6 (Prop_lut6_I2_O)        0.124     8.120 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     8.120    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_24_n_0
    SLICE_X73Y35         MUXF7 (Prop_muxf7_I0_O)      0.238     8.358 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_10/O
                         net (fo=1, routed)           0.598     8.956    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_10_n_0
    SLICE_X73Y36         LUT5 (Prop_lut5_I0_O)        0.298     9.254 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     9.254    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4_n_0
    SLICE_X73Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     9.499 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.499    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1_n_0
    SLICE_X73Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     9.603 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/inst_rom0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0/O
                         net (fo=3, routed)           0.923    10.526    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/id_inst_reg[31][24]
    SLICE_X64Y34         LUT6 (Prop_lut6_I3_O)        0.316    10.842 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_15/O
                         net (fo=1, routed)           0.395    11.237    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_15_n_0
    SLICE_X67Y34         LUT6 (Prop_lut6_I3_O)        0.124    11.361 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_8/O
                         net (fo=1, routed)           0.581    11.942    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_8_n_0
    SLICE_X68Y34         LUT5 (Prop_lut5_I0_O)        0.124    12.066 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_4/O
                         net (fo=1, routed)           1.042    13.108    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_4_n_0
    SLICE_X91Y32         LUT6 (Prop_lut6_I4_O)        0.124    13.232 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/wb_dreg[0]_i_1/O
                         net (fo=7, routed)           0.450    13.682    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_dreg_o[0]
    SLICE_X91Y31         LUT4 (Prop_lut4_I1_O)        0.124    13.806 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/div_divisor[0]_i_4/O
                         net (fo=3, routed)           0.449    14.256    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_rkd_value_reg[0]
    SLICE_X93Y29         LUT4 (Prop_lut4_I3_O)        0.124    14.380 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/div_divisor[0]_i_1/O
                         net (fo=3, routed)           0.846    15.226    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/B[0]
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    19.077 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__1/PCOUT[47]
                         net (fo=1, routed)           0.002    19.079    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__1_n_106
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.597 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__2/P[0]
                         net (fo=2, routed)           0.962    21.559    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mul_res__2_n_105
    SLICE_X94Y22         LUT2 (Prop_lut2_I0_O)        0.124    21.683 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd[19]_i_28/O
                         net (fo=1, routed)           0.000    21.683    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd[19]_i_28_n_0
    SLICE_X94Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.216 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.216    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_14_n_0
    SLICE_X94Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.333 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.333    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[23]_i_14_n_0
    SLICE_X94Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.450 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.009    22.459    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[27]_i_13_n_0
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.576 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.576    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[31]_i_17_n_0
    SLICE_X94Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.693 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.693    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[2]_i_3_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.810 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.810    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[6]_i_2_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.927 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.927    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[11]_i_2_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.044 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.044    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[15]_i_2_n_0
    SLICE_X94Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.161 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.161    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[19]_i_2_n_0
    SLICE_X94Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.484 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/mem_wd_reg[23]_i_2/O[1]
                         net (fo=2, routed)           0.794    24.278    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/mem_wd_reg[31][36]
    SLICE_X96Y26         LUT3 (Prop_lut3_I1_O)        0.306    24.584 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[0][23]_i_22/O
                         net (fo=3, routed)           0.745    25.329    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[0][23]_i_22_n_0
    SLICE_X88Y26         LUT6 (Prop_lut6_I5_O)        0.124    25.453 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_95/O
                         net (fo=1, routed)           0.612    26.065    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_95_n_0
    SLICE_X89Y26         LUT6 (Prop_lut6_I5_O)        0.124    26.189 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_52/O
                         net (fo=2, routed)           1.039    27.228    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_52_n_0
    SLICE_X92Y26         LUT2 (Prop_lut2_I0_O)        0.124    27.352 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_40/O
                         net (fo=1, routed)           0.000    27.352    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target[8][31]_i_40_n_0
    SLICE_X92Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.732 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target_reg[8][31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.732    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target_reg[8][31]_i_11_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.849 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/idexe_reg0/target_reg[8][31]_i_6/CO[3]
                         net (fo=1, routed)           0.603    28.452    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/CO[0]
    SLICE_X91Y27         LUT6 (Prop_lut6_I5_O)        0.124    28.576 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[8][31]_i_2/O
                         net (fo=14, routed)          0.800    29.376    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[8][31]_i_2_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I1_O)        0.124    29.500 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/valid[0]_i_3/O
                         net (fo=129, routed)         1.103    30.603    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/valid[0]_i_3_n_0
    SLICE_X77Y22         LUT6 (Prop_lut6_I0_O)        0.124    30.727 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/valid[24]_i_2/O
                         net (fo=4, routed)           0.348    31.076    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/if_stage0/branch_predictor0/is_ret_table201_out
    SLICE_X75Y21         LUT2 (Prop_lut2_I1_O)        0.124    31.200 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/target[24][31]_i_1/O
                         net (fo=32, routed)          1.315    32.514    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][0]_0[0]
    SLICE_X90Y14         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.617    21.617    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/clk
    SLICE_X90Y14         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][7]/C
                         clock pessimism              0.105    21.722    
                         clock uncertainty           -0.084    21.638    
    SLICE_X90Y14         FDRE (Setup_fdre_C_CE)      -0.169    21.469    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[24][7]
  -------------------------------------------------------------------
                         required time                         21.469    
                         arrival time                         -32.514    
  -------------------------------------------------------------------
                         slack                                -11.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_7_7/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.734%)  route 0.203ns (55.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.552     0.552    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X46Y86         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]/Q
                         net (fo=12, routed)          0.203     0.918    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_7_7/A2
    SLICE_X46Y86         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_7_7/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.819     0.819    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_7_7/WCLK
    SLICE_X46Y86         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_7_7/RAMS64E_A/CLK
                         clock pessimism             -0.267     0.552    
    SLICE_X46Y86         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     0.806    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_7_7/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_7_7/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.734%)  route 0.203ns (55.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.552     0.552    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X46Y86         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]/Q
                         net (fo=12, routed)          0.203     0.918    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_7_7/A2
    SLICE_X46Y86         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_7_7/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.819     0.819    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_7_7/WCLK
    SLICE_X46Y86         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_7_7/RAMS64E_B/CLK
                         clock pessimism             -0.267     0.552    
    SLICE_X46Y86         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     0.806    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_7_7/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_7_7/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.734%)  route 0.203ns (55.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.552     0.552    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X46Y86         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]/Q
                         net (fo=12, routed)          0.203     0.918    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_7_7/A2
    SLICE_X46Y86         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_7_7/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.819     0.819    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_7_7/WCLK
    SLICE_X46Y86         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_7_7/RAMS64E_C/CLK
                         clock pessimism             -0.267     0.552    
    SLICE_X46Y86         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     0.806    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_7_7/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_7_7/RAMS64E_D/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.734%)  route 0.203ns (55.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.552     0.552    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X46Y86         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]/Q
                         net (fo=12, routed)          0.203     0.918    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_7_7/A2
    SLICE_X46Y86         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_7_7/RAMS64E_D/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.819     0.819    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_7_7/WCLK
    SLICE_X46Y86         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_7_7/RAMS64E_D/CLK
                         clock pessimism             -0.267     0.552    
    SLICE_X46Y86         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     0.806    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_7_7/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_23_23/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.141ns (21.112%)  route 0.527ns (78.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.576     0.576    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X31Y55         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDRE (Prop_fdre_C_Q)         0.141     0.717 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_5/Q
                         net (fo=696, routed)         0.527     1.244    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_23_23/A2
    SLICE_X26Y49         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_23_23/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.860     0.860    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_23_23/WCLK
    SLICE_X26Y49         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_23_23/RAMS64E_A/CLK
                         clock pessimism              0.000     0.860    
    SLICE_X26Y49         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.114    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_23_23/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_23_23/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.141ns (21.112%)  route 0.527ns (78.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.576     0.576    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X31Y55         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDRE (Prop_fdre_C_Q)         0.141     0.717 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_5/Q
                         net (fo=696, routed)         0.527     1.244    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_23_23/A2
    SLICE_X26Y49         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_23_23/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.860     0.860    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_23_23/WCLK
    SLICE_X26Y49         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_23_23/RAMS64E_B/CLK
                         clock pessimism              0.000     0.860    
    SLICE_X26Y49         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.114    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_23_23/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_23_23/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.141ns (21.112%)  route 0.527ns (78.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.576     0.576    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X31Y55         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDRE (Prop_fdre_C_Q)         0.141     0.717 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_5/Q
                         net (fo=696, routed)         0.527     1.244    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_23_23/A2
    SLICE_X26Y49         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_23_23/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.860     0.860    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_23_23/WCLK
    SLICE_X26Y49         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_23_23/RAMS64E_C/CLK
                         clock pessimism              0.000     0.860    
    SLICE_X26Y49         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.114    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_23_23/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_23_23/RAMS64E_D/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.141ns (21.112%)  route 0.527ns (78.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.576     0.576    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X31Y55         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDRE (Prop_fdre_C_Q)         0.141     0.717 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[4]_replica_5/Q
                         net (fo=696, routed)         0.527     1.244    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_23_23/A2
    SLICE_X26Y49         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_23_23/RAMS64E_D/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.860     0.860    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_23_23/WCLK
    SLICE_X26Y49         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_23_23/RAMS64E_D/CLK
                         clock pessimism              0.000     0.860    
    SLICE_X26Y49         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.114    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_23_23/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_dreg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[13][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.648%)  route 0.335ns (70.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.589     0.589    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/clk
    SLICE_X89Y40         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_dreg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y40         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_dreg_reg[23]/Q
                         net (fo=38, routed)          0.335     1.064    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/Q[23]
    SLICE_X87Y50         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[13][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.854     0.854    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/clk
    SLICE_X87Y50         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[13][23]/C
                         clock pessimism              0.000     0.854    
    SLICE_X87Y50         FDRE (Hold_fdre_C_D)         0.075     0.929    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/regs_reg[13][23]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_23_23/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.767%)  route 0.333ns (70.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.580     0.580    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/clk
    SLICE_X63Y51         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/mem_wd_reg[2]_replica_8/Q
                         net (fo=612, routed)         0.333     1.053    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_23_23/A0
    SLICE_X62Y51         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_23_23/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.849     0.849    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_23_23/WCLK
    SLICE_X62Y51         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_23_23/RAMS64E_A/CLK
                         clock pessimism             -0.256     0.593    
    SLICE_X62Y51         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     0.903    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_23_23/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X107Y42    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/div_q_res_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X110Y43    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/div_q_res_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X107Y42    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/div_q_res_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X107Y42    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/div_q_res_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X110Y43    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/div_q_res_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X107Y47    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/div_q_res_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X107Y47    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/div_q_res_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X112Y43    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exe_stage0/div_q_res_reg[27]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X32Y60     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_3_3/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X32Y60     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_3_3/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X32Y60     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_3_3/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X32Y60     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_3_3/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y62     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_4_4/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y62     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_4_4/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y62     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_4_4/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y62     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_4_4/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y94     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_29_29/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y94     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_29_29/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y109    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y109    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y109    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y109    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y103    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y103    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y103    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y103    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y103    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y103    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_10_10/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.727ns  (logic 0.456ns (12.234%)  route 3.271ns (87.766%))
  Logic Levels:           0  
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 21.549 - 20.000 ) 
    Source Clock Delay      (SCD):    3.013ns = ( 13.013 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.719    13.013    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X81Y90         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y90         FDRE (Prop_fdre_C_Q)         0.456    13.469 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           3.271    16.740    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[2]
    SLICE_X67Y32         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.549    21.549    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X67Y32         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[2]/C
                         clock pessimism              0.000    21.549    
                         clock uncertainty           -0.270    21.279    
    SLICE_X67Y32         FDCE (Setup_fdce_C_D)       -0.067    21.212    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         21.212    
                         arrival time                         -16.740    
  -------------------------------------------------------------------
                         slack                                  4.472    

Slack (MET) :             4.659ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.381ns  (logic 0.419ns (12.394%)  route 2.962ns (87.606%))
  Logic Levels:           0  
  Clock Path Skew:        -1.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 21.558 - 20.000 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 13.006 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.712    13.006    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X80Y82         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y82         FDRE (Prop_fdre_C_Q)         0.419    13.425 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           2.962    16.387    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[29]
    SLICE_X75Y41         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.558    21.558    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X75Y41         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[29]/C
                         clock pessimism              0.000    21.558    
                         clock uncertainty           -0.270    21.288    
    SLICE_X75Y41         FDCE (Setup_fdce_C_D)       -0.242    21.046    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[29]
  -------------------------------------------------------------------
                         required time                         21.046    
                         arrival time                         -16.387    
  -------------------------------------------------------------------
                         slack                                  4.659    

Slack (MET) :             4.717ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.317ns  (logic 0.419ns (12.633%)  route 2.898ns (87.367%))
  Logic Levels:           0  
  Clock Path Skew:        -1.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 21.557 - 20.000 ) 
    Source Clock Delay      (SCD):    3.011ns = ( 13.011 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.717    13.011    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X80Y87         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y87         FDRE (Prop_fdre_C_Q)         0.419    13.430 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=2, routed)           2.898    16.328    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[26]
    SLICE_X73Y40         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.557    21.557    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X73Y40         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[26]/C
                         clock pessimism              0.000    21.557    
                         clock uncertainty           -0.270    21.287    
    SLICE_X73Y40         FDCE (Setup_fdce_C_D)       -0.242    21.045    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[26]
  -------------------------------------------------------------------
                         required time                         21.045    
                         arrival time                         -16.328    
  -------------------------------------------------------------------
                         slack                                  4.717    

Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.180ns  (logic 0.456ns (14.341%)  route 2.724ns (85.659%))
  Logic Levels:           0  
  Clock Path Skew:        -1.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 21.556 - 20.000 ) 
    Source Clock Delay      (SCD):    3.011ns = ( 13.011 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.717    13.011    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X80Y87         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y87         FDRE (Prop_fdre_C_Q)         0.456    13.467 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/Q
                         net (fo=2, routed)           2.724    16.191    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[11]
    SLICE_X73Y38         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.556    21.556    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X73Y38         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[11]/C
                         clock pessimism              0.000    21.556    
                         clock uncertainty           -0.270    21.286    
    SLICE_X73Y38         FDCE (Setup_fdce_C_D)       -0.081    21.205    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         21.205    
                         arrival time                         -16.191    
  -------------------------------------------------------------------
                         slack                                  5.014    

Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.126ns  (logic 0.456ns (14.586%)  route 2.670ns (85.414%))
  Logic Levels:           0  
  Clock Path Skew:        -1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 21.558 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns = ( 13.001 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.707    13.001    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y83         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.456    13.457 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           2.670    16.127    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[12]
    SLICE_X73Y41         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.558    21.558    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X73Y41         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[12]/C
                         clock pessimism              0.000    21.558    
                         clock uncertainty           -0.270    21.288    
    SLICE_X73Y41         FDCE (Setup_fdce_C_D)       -0.058    21.230    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[12]
  -------------------------------------------------------------------
                         required time                         21.230    
                         arrival time                         -16.127    
  -------------------------------------------------------------------
                         slack                                  5.103    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.883ns  (logic 0.419ns (14.535%)  route 2.464ns (85.465%))
  Logic Levels:           0  
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 21.561 - 20.000 ) 
    Source Clock Delay      (SCD):    3.011ns = ( 13.011 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.717    13.011    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X80Y87         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y87         FDRE (Prop_fdre_C_Q)         0.419    13.430 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=2, routed)           2.464    15.894    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[5]
    SLICE_X79Y43         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.561    21.561    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X79Y43         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[5]/C
                         clock pessimism              0.000    21.561    
                         clock uncertainty           -0.270    21.291    
    SLICE_X79Y43         FDCE (Setup_fdce_C_D)       -0.242    21.049    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         21.049    
                         arrival time                         -15.894    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.174ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.881ns  (logic 0.419ns (14.544%)  route 2.462ns (85.456%))
  Logic Levels:           0  
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 21.562 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns = ( 13.001 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.707    13.001    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y83         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.419    13.420 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/Q
                         net (fo=2, routed)           2.462    15.882    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[8]
    SLICE_X88Y41         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.562    21.562    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X88Y41         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[8]/C
                         clock pessimism              0.000    21.562    
                         clock uncertainty           -0.270    21.292    
    SLICE_X88Y41         FDCE (Setup_fdce_C_D)       -0.236    21.056    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         21.056    
                         arrival time                         -15.882    
  -------------------------------------------------------------------
                         slack                                  5.174    

Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.966ns  (logic 0.456ns (15.373%)  route 2.510ns (84.627%))
  Logic Levels:           0  
  Clock Path Skew:        -1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 21.559 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns = ( 13.001 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.707    13.001    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y83         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.456    13.457 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=2, routed)           2.510    15.967    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[21]
    SLICE_X72Y43         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.559    21.559    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X72Y43         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[21]/C
                         clock pessimism              0.000    21.559    
                         clock uncertainty           -0.270    21.289    
    SLICE_X72Y43         FDCE (Setup_fdce_C_D)       -0.067    21.222    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[21]
  -------------------------------------------------------------------
                         required time                         21.222    
                         arrival time                         -15.967    
  -------------------------------------------------------------------
                         slack                                  5.255    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.855ns  (logic 0.456ns (15.973%)  route 2.399ns (84.027%))
  Logic Levels:           0  
  Clock Path Skew:        -1.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 21.557 - 20.000 ) 
    Source Clock Delay      (SCD):    3.011ns = ( 13.011 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.717    13.011    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X80Y87         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y87         FDRE (Prop_fdre_C_Q)         0.456    13.467 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=2, routed)           2.399    15.866    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[9]
    SLICE_X73Y40         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.557    21.557    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X73Y40         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[9]/C
                         clock pessimism              0.000    21.557    
                         clock uncertainty           -0.270    21.287    
    SLICE_X73Y40         FDCE (Setup_fdce_C_D)       -0.081    21.206    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         21.206    
                         arrival time                         -15.866    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.695ns  (logic 0.419ns (15.550%)  route 2.276ns (84.450%))
  Logic Levels:           0  
  Clock Path Skew:        -1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 21.561 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns = ( 13.001 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.707    13.001    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y83         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.419    13.420 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=2, routed)           2.276    15.696    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[24]
    SLICE_X76Y43         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.561    21.561    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X76Y43         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[24]/C
                         clock pessimism              0.000    21.561    
                         clock uncertainty           -0.270    21.291    
    SLICE_X76Y43         FDCE (Setup_fdce_C_D)       -0.239    21.052    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[24]
  -------------------------------------------------------------------
                         required time                         21.052    
                         arrival time                         -15.696    
  -------------------------------------------------------------------
                         slack                                  5.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_r/RxD_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.186ns (29.640%)  route 0.442ns (70.360%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.548     0.884    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X52Y86         FDSE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDSE (Prop_fdse_C_Q)         0.141     1.025 r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           0.442     1.466    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_r/tickgen/rxd
    SLICE_X56Y83         LUT3 (Prop_lut3_I0_O)        0.045     1.511 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_r/tickgen/RxD_sync[0]_i_1/O
                         net (fo=1, routed)           0.000     1.511    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_r/tickgen_n_7
    SLICE_X56Y83         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_r/RxD_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.840     0.840    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_r/clk
    SLICE_X56Y83         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_r/RxD_sync_reg[0]/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.270     1.110    
    SLICE_X56Y83         FDRE (Hold_fdre_C_D)         0.107     1.217    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_r/RxD_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.141ns (18.217%)  route 0.633ns (81.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.577     0.913    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X80Y82         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y82         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/Q
                         net (fo=2, routed)           0.633     1.687    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[15]
    SLICE_X87Y61         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.851     0.851    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X87Y61         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[15]/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.270     1.121    
    SLICE_X87Y61         FDCE (Hold_fdce_C_D)         0.070     1.191    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.128ns (16.741%)  route 0.637ns (83.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.577     0.913    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X81Y82         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y82         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=2, routed)           0.637     1.677    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[22]
    SLICE_X83Y45         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.858     0.858    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X83Y45         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[22]/C
                         clock pessimism              0.000     0.858    
                         clock uncertainty            0.270     1.128    
    SLICE_X83Y45         FDCE (Hold_fdce_C_D)         0.017     1.145    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.141ns (16.125%)  route 0.733ns (83.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.574     0.910    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y83         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=2, routed)           0.733     1.784    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[17]
    SLICE_X69Y46         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.854     0.854    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X69Y46         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[17]/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.270     1.124    
    SLICE_X69Y46         FDCE (Hold_fdce_C_D)         0.070     1.194    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.141ns (16.106%)  route 0.734ns (83.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.579     0.915    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X81Y84         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/Q
                         net (fo=2, routed)           0.734     1.790    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[18]
    SLICE_X83Y44         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.858     0.858    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X83Y44         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[18]/C
                         clock pessimism              0.000     0.858    
                         clock uncertainty            0.270     1.128    
    SLICE_X83Y44         FDCE (Hold_fdce_C_D)         0.070     1.198    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.141ns (15.640%)  route 0.761ns (84.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.577     0.913    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X80Y82         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y82         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/Q
                         net (fo=2, routed)           0.761     1.814    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[10]
    SLICE_X80Y37         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.853     0.853    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X80Y37         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[10]/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.270     1.123    
    SLICE_X80Y37         FDCE (Hold_fdce_C_D)         0.066     1.189    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.141ns (15.541%)  route 0.766ns (84.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.580     0.916    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X80Y87         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y87         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.766     1.823    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[6]
    SLICE_X89Y42         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.857     0.857    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X89Y42         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[6]/C
                         clock pessimism              0.000     0.857    
                         clock uncertainty            0.270     1.127    
    SLICE_X89Y42         FDCE (Hold_fdce_C_D)         0.066     1.193    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.128ns (14.840%)  route 0.735ns (85.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.577     0.913    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X80Y82         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y82         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=2, routed)           0.735     1.775    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[23]
    SLICE_X83Y45         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.858     0.858    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X83Y45         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[23]/C
                         clock pessimism              0.000     0.858    
                         clock uncertainty            0.270     1.128    
    SLICE_X83Y45         FDCE (Hold_fdce_C_D)         0.013     1.141    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.141ns (14.937%)  route 0.803ns (85.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.577     0.913    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X80Y82         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y82         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=2, routed)           0.803     1.857    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[19]
    SLICE_X81Y43         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.857     0.857    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X81Y43         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[19]/C
                         clock pessimism              0.000     0.857    
                         clock uncertainty            0.270     1.127    
    SLICE_X81Y43         FDCE (Hold_fdce_C_D)         0.070     1.197    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.141ns (14.851%)  route 0.808ns (85.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.577     0.913    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X81Y82         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y82         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=2, routed)           0.808     1.862    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1[14]
    SLICE_X89Y42         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.857     0.857    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X89Y42         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[14]/C
                         clock pessimism              0.000     0.857    
                         clock uncertainty            0.270     1.127    
    SLICE_X89Y42         FDCE (Hold_fdce_C_D)         0.070     1.197    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.665    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.583ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 0.718ns (24.233%)  route 2.245ns (75.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.691     2.985    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y87         FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y87         FDPE (Prop_fdpe_C_Q)         0.419     3.404 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.872     4.276    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y85         LUT3 (Prop_lut3_I2_O)        0.299     4.575 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.373     5.948    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X35Y84         FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.474    12.653    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y84         FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X35Y84         FDCE (Recov_fdce_C_CLR)     -0.405    12.323    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -5.948    
  -------------------------------------------------------------------
                         slack                                  6.375    

Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 0.718ns (24.233%)  route 2.245ns (75.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.691     2.985    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y87         FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y87         FDPE (Prop_fdpe_C_Q)         0.419     3.404 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.872     4.276    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y85         LUT3 (Prop_lut3_I2_O)        0.299     4.575 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.373     5.948    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X35Y84         FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.474    12.653    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y84         FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X35Y84         FDCE (Recov_fdce_C_CLR)     -0.405    12.323    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -5.948    
  -------------------------------------------------------------------
                         slack                                  6.375    

Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 0.718ns (24.233%)  route 2.245ns (75.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.691     2.985    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y87         FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y87         FDPE (Prop_fdpe_C_Q)         0.419     3.404 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.872     4.276    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y85         LUT3 (Prop_lut3_I2_O)        0.299     4.575 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.373     5.948    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X35Y84         FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.474    12.653    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y84         FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X35Y84         FDCE (Recov_fdce_C_CLR)     -0.405    12.323    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -5.948    
  -------------------------------------------------------------------
                         slack                                  6.375    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 0.718ns (24.233%)  route 2.245ns (75.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.691     2.985    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y87         FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y87         FDPE (Prop_fdpe_C_Q)         0.419     3.404 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.872     4.276    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y85         LUT3 (Prop_lut3_I2_O)        0.299     4.575 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.373     5.948    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X35Y84         FDPE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.474    12.653    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y84         FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X35Y84         FDPE (Recov_fdpe_C_PRE)     -0.359    12.369    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.369    
                         arrival time                          -5.948    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.718ns (26.814%)  route 1.960ns (73.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.691     2.985    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y87         FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y87         FDPE (Prop_fdpe_C_Q)         0.419     3.404 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.872     4.276    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y85         LUT3 (Prop_lut3_I2_O)        0.299     4.575 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.088     5.663    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X35Y87         FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.476    12.655    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y87         FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X35Y87         FDCE (Recov_fdce_C_CLR)     -0.405    12.325    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.325    
                         arrival time                          -5.663    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.718ns (26.814%)  route 1.960ns (73.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.691     2.985    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y87         FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y87         FDPE (Prop_fdpe_C_Q)         0.419     3.404 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.872     4.276    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y85         LUT3 (Prop_lut3_I2_O)        0.299     4.575 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.088     5.663    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X35Y87         FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.476    12.655    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y87         FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X35Y87         FDCE (Recov_fdce_C_CLR)     -0.405    12.325    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.325    
                         arrival time                          -5.663    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.718ns (26.814%)  route 1.960ns (73.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.691     2.985    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y87         FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y87         FDPE (Prop_fdpe_C_Q)         0.419     3.404 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.872     4.276    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y85         LUT3 (Prop_lut3_I2_O)        0.299     4.575 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.088     5.663    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X35Y87         FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.476    12.655    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y87         FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X35Y87         FDCE (Recov_fdce_C_CLR)     -0.405    12.325    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.325    
                         arrival time                          -5.663    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.718ns (26.814%)  route 1.960ns (73.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.691     2.985    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y87         FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y87         FDPE (Prop_fdpe_C_Q)         0.419     3.404 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.872     4.276    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y85         LUT3 (Prop_lut3_I2_O)        0.299     4.575 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.088     5.663    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X35Y87         FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.476    12.655    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y87         FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X35Y87         FDCE (Recov_fdce_C_CLR)     -0.405    12.325    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.325    
                         arrival time                          -5.663    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.718ns (26.814%)  route 1.960ns (73.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.691     2.985    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y87         FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y87         FDPE (Prop_fdpe_C_Q)         0.419     3.404 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.872     4.276    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y85         LUT3 (Prop_lut3_I2_O)        0.299     4.575 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.088     5.663    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X35Y87         FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.476    12.655    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y87         FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X35Y87         FDCE (Recov_fdce_C_CLR)     -0.405    12.325    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.325    
                         arrival time                          -5.663    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.699ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 0.718ns (26.306%)  route 2.011ns (73.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.652     2.946    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y98         FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDPE (Prop_fdpe_C_Q)         0.419     3.365 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.972     4.337    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X44Y96         LUT3 (Prop_lut3_I2_O)        0.299     4.636 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.040     5.675    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X43Y98         FDPE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.480    12.659    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X43Y98         FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X43Y98         FDPE (Recov_fdpe_C_PRE)     -0.359    12.375    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  6.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.227ns (43.221%)  route 0.298ns (56.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.556     0.892    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y96         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.075     1.095    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X44Y96         LUT3 (Prop_lut3_I1_O)        0.099     1.194 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.223     1.417    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X41Y95         FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.824     1.190    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y95         FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X41Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.227ns (43.221%)  route 0.298ns (56.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.556     0.892    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y96         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.075     1.095    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X44Y96         LUT3 (Prop_lut3_I1_O)        0.099     1.194 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.223     1.417    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X41Y95         FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.824     1.190    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y95         FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X41Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.227ns (43.221%)  route 0.298ns (56.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.556     0.892    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y96         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.075     1.095    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X44Y96         LUT3 (Prop_lut3_I1_O)        0.099     1.194 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.223     1.417    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X41Y95         FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.824     1.190    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y95         FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.264     0.926    
    SLICE_X41Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.227ns (43.221%)  route 0.298ns (56.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.556     0.892    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y96         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.075     1.095    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X44Y96         LUT3 (Prop_lut3_I1_O)        0.099     1.194 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.223     1.417    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X41Y95         FDPE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.824     1.190    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y95         FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.264     0.926    
    SLICE_X41Y95         FDPE (Remov_fdpe_C_PRE)     -0.095     0.831    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.227ns (43.221%)  route 0.298ns (56.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.556     0.892    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y96         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.075     1.095    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X44Y96         LUT3 (Prop_lut3_I1_O)        0.099     1.194 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.223     1.417    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X41Y95         FDPE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.824     1.190    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y95         FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.264     0.926    
    SLICE_X41Y95         FDPE (Remov_fdpe_C_PRE)     -0.095     0.831    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.227ns (43.221%)  route 0.298ns (56.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.556     0.892    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y96         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.075     1.095    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X44Y96         LUT3 (Prop_lut3_I1_O)        0.099     1.194 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.223     1.417    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X41Y95         FDPE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.824     1.190    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y95         FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.264     0.926    
    SLICE_X41Y95         FDPE (Remov_fdpe_C_PRE)     -0.095     0.831    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.227ns (43.221%)  route 0.298ns (56.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.556     0.892    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y96         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.075     1.095    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X44Y96         LUT3 (Prop_lut3_I1_O)        0.099     1.194 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.223     1.417    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X41Y95         FDPE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.824     1.190    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y95         FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.264     0.926    
    SLICE_X41Y95         FDPE (Remov_fdpe_C_PRE)     -0.095     0.831    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.227ns (43.221%)  route 0.298ns (56.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.556     0.892    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y96         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.075     1.095    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X44Y96         LUT3 (Prop_lut3_I1_O)        0.099     1.194 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.223     1.417    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X41Y95         FDPE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.824     1.190    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y95         FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.264     0.926    
    SLICE_X41Y95         FDPE (Remov_fdpe_C_PRE)     -0.095     0.831    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.227ns (40.707%)  route 0.331ns (59.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.556     0.892    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y96         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.075     1.095    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X44Y96         LUT3 (Prop_lut3_I1_O)        0.099     1.194 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.256     1.449    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X41Y98         FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.825     1.191    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y98         FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X41Y98         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.227ns (40.707%)  route 0.331ns (59.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.556     0.892    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y96         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.075     1.095    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X44Y96         LUT3 (Prop_lut3_I1_O)        0.099     1.194 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.256     1.449    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X41Y98         FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.825     1.191    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y98         FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X41Y98         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.615    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.334ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.975ns  (logic 0.580ns (5.285%)  route 10.395ns (94.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 21.542 - 20.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.734     1.734    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X84Y36         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDCE (Prop_fdce_C_Q)         0.456     2.190 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=125, routed)         1.499     3.689    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[63][0]_0
    SLICE_X80Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.813 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=5271, routed)        8.896    12.709    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/if_stage0/p_0_in
    SLICE_X84Y87         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.542    21.542    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X84Y87         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[1]/C
                         clock pessimism             -0.010    21.532    
                         clock uncertainty           -0.084    21.448    
    SLICE_X84Y87         FDCE (Recov_fdce_C_CLR)     -0.405    21.043    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         21.043    
                         arrival time                         -12.709    
  -------------------------------------------------------------------
                         slack                                  8.334    

Slack (MET) :             8.334ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.975ns  (logic 0.580ns (5.285%)  route 10.395ns (94.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 21.542 - 20.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.734     1.734    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X84Y36         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDCE (Prop_fdce_C_Q)         0.456     2.190 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=125, routed)         1.499     3.689    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[63][0]_0
    SLICE_X80Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.813 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=5271, routed)        8.896    12.709    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/if_stage0/p_0_in
    SLICE_X84Y87         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.542    21.542    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X84Y87         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[4]/C
                         clock pessimism             -0.010    21.532    
                         clock uncertainty           -0.084    21.448    
    SLICE_X84Y87         FDCE (Recov_fdce_C_CLR)     -0.405    21.043    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         21.043    
                         arrival time                         -12.709    
  -------------------------------------------------------------------
                         slack                                  8.334    

Slack (MET) :             8.578ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_reg_hi_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.851ns  (logic 0.580ns (5.345%)  route 10.271ns (94.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 21.546 - 20.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.734     1.734    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X84Y36         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDCE (Prop_fdce_C_Q)         0.456     2.190 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=125, routed)         1.499     3.689    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[63][0]_0
    SLICE_X80Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.813 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=5271, routed)        8.772    12.585    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/if_stage0/p_0_in
    SLICE_X69Y28         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_reg_hi_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.546    21.546    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X69Y28         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_reg_hi_reg[12]/C
                         clock pessimism              0.105    21.651    
                         clock uncertainty           -0.084    21.567    
    SLICE_X69Y28         FDCE (Recov_fdce_C_CLR)     -0.405    21.162    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_reg_hi_reg[12]
  -------------------------------------------------------------------
                         required time                         21.162    
                         arrival time                         -12.585    
  -------------------------------------------------------------------
                         slack                                  8.578    

Slack (MET) :             8.796ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_reg_hi_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.635ns  (logic 0.580ns (5.454%)  route 10.055ns (94.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 21.549 - 20.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.734     1.734    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X84Y36         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDCE (Prop_fdce_C_Q)         0.456     2.190 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=125, routed)         1.499     3.689    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[63][0]_0
    SLICE_X80Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.813 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=5271, routed)        8.556    12.369    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/if_stage0/p_0_in
    SLICE_X65Y32         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_reg_hi_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.549    21.549    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X65Y32         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_reg_hi_reg[26]/C
                         clock pessimism              0.105    21.654    
                         clock uncertainty           -0.084    21.570    
    SLICE_X65Y32         FDCE (Recov_fdce_C_CLR)     -0.405    21.165    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_reg_hi_reg[26]
  -------------------------------------------------------------------
                         required time                         21.165    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                  8.796    

Slack (MET) :             8.878ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_start_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.426ns  (logic 0.580ns (5.563%)  route 9.846ns (94.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.537 - 20.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.734     1.734    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X84Y36         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDCE (Prop_fdce_C_Q)         0.456     2.190 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=125, routed)         1.499     3.689    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[63][0]_0
    SLICE_X80Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.813 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=5271, routed)        8.347    12.160    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/if_stage0/p_0_in
    SLICE_X67Y87         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.537    21.537    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X67Y87         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_start_reg/C
                         clock pessimism             -0.010    21.527    
                         clock uncertainty           -0.084    21.443    
    SLICE_X67Y87         FDCE (Recov_fdce_C_CLR)     -0.405    21.038    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_start_reg
  -------------------------------------------------------------------
                         required time                         21.038    
                         arrival time                         -12.160    
  -------------------------------------------------------------------
                         slack                                  8.878    

Slack (MET) :             9.025ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 0.580ns (5.643%)  route 9.698ns (94.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 21.536 - 20.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.734     1.734    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X84Y36         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDCE (Prop_fdce_C_Q)         0.456     2.190 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=125, routed)         1.499     3.689    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[63][0]_0
    SLICE_X80Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.813 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=5271, routed)        8.199    12.012    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/if_stage0/p_0_in
    SLICE_X67Y86         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.536    21.536    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X67Y86         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[0]/C
                         clock pessimism             -0.010    21.526    
                         clock uncertainty           -0.084    21.442    
    SLICE_X67Y86         FDCE (Recov_fdce_C_CLR)     -0.405    21.037    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -12.012    
  -------------------------------------------------------------------
                         slack                                  9.025    

Slack (MET) :             9.025ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 0.580ns (5.643%)  route 9.698ns (94.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 21.536 - 20.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.734     1.734    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X84Y36         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDCE (Prop_fdce_C_Q)         0.456     2.190 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=125, routed)         1.499     3.689    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[63][0]_0
    SLICE_X80Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.813 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=5271, routed)        8.199    12.012    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/if_stage0/p_0_in
    SLICE_X67Y86         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.536    21.536    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X67Y86         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[1]/C
                         clock pessimism             -0.010    21.526    
                         clock uncertainty           -0.084    21.442    
    SLICE_X67Y86         FDCE (Recov_fdce_C_CLR)     -0.405    21.037    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -12.012    
  -------------------------------------------------------------------
                         slack                                  9.025    

Slack (MET) :             9.025ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 0.580ns (5.643%)  route 9.698ns (94.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 21.536 - 20.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.734     1.734    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X84Y36         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDCE (Prop_fdce_C_Q)         0.456     2.190 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=125, routed)         1.499     3.689    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[63][0]_0
    SLICE_X80Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.813 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=5271, routed)        8.199    12.012    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/if_stage0/p_0_in
    SLICE_X67Y86         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.536    21.536    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X67Y86         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[2]/C
                         clock pessimism             -0.010    21.526    
                         clock uncertainty           -0.084    21.442    
    SLICE_X67Y86         FDCE (Recov_fdce_C_CLR)     -0.405    21.037    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -12.012    
  -------------------------------------------------------------------
                         slack                                  9.025    

Slack (MET) :             9.025ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 0.580ns (5.643%)  route 9.698ns (94.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 21.536 - 20.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.734     1.734    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X84Y36         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDCE (Prop_fdce_C_Q)         0.456     2.190 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=125, routed)         1.499     3.689    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[63][0]_0
    SLICE_X80Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.813 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=5271, routed)        8.199    12.012    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/if_stage0/p_0_in
    SLICE_X67Y86         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.536    21.536    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X67Y86         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[3]/C
                         clock pessimism             -0.010    21.526    
                         clock uncertainty           -0.084    21.442    
    SLICE_X67Y86         FDCE (Recov_fdce_C_CLR)     -0.405    21.037    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[3]
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -12.012    
  -------------------------------------------------------------------
                         slack                                  9.025    

Slack (MET) :             9.025ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 0.580ns (5.643%)  route 9.698ns (94.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 21.536 - 20.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.734     1.734    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X84Y36         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDCE (Prop_fdce_C_Q)         0.456     2.190 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=125, routed)         1.499     3.689    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[63][0]_0
    SLICE_X80Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.813 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=5271, routed)        8.199    12.012    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/if_stage0/p_0_in
    SLICE_X67Y86         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       1.536    21.536    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X67Y86         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[4]/C
                         clock pessimism             -0.010    21.526    
                         clock uncertainty           -0.084    21.442    
    SLICE_X67Y86         FDCE (Recov_fdce_C_CLR)     -0.405    21.037    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_tx_reg[4]
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -12.012    
  -------------------------------------------------------------------
                         slack                                  9.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.148ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.186ns (16.985%)  route 0.909ns (83.015%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.585     0.585    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X84Y36         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDCE (Prop_fdce_C_Q)         0.141     0.726 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=125, routed)         0.642     1.368    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[63][0]_0
    SLICE_X80Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.413 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=5271, routed)        0.267     1.680    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/if_stage0/p_0_in
    SLICE_X81Y44         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.857     0.857    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X81Y44         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[0]/C
                         clock pessimism             -0.233     0.624    
    SLICE_X81Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.532    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/sw_1_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.186ns (16.918%)  route 0.913ns (83.082%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.585     0.585    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X84Y36         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDCE (Prop_fdce_C_Q)         0.141     0.726 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=125, routed)         0.642     1.368    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[63][0]_0
    SLICE_X80Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.413 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=5271, routed)        0.271     1.684    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/if_stage0/p_0_in
    SLICE_X80Y44         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.857     0.857    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X80Y44         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[1]/C
                         clock pessimism             -0.233     0.624    
    SLICE_X80Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.532    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.186ns (16.918%)  route 0.913ns (83.082%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.585     0.585    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X84Y36         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDCE (Prop_fdce_C_Q)         0.141     0.726 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=125, routed)         0.642     1.368    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[63][0]_0
    SLICE_X80Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.413 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=5271, routed)        0.271     1.684    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/if_stage0/p_0_in
    SLICE_X80Y44         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.857     0.857    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X80Y44         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[3]/C
                         clock pessimism             -0.233     0.624    
    SLICE_X80Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.532    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.186ns (16.918%)  route 0.913ns (83.082%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.585     0.585    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X84Y36         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDCE (Prop_fdce_C_Q)         0.141     0.726 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=125, routed)         0.642     1.368    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[63][0]_0
    SLICE_X80Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.413 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=5271, routed)        0.271     1.684    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/if_stage0/p_0_in
    SLICE_X80Y44         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.857     0.857    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X80Y44         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[4]/C
                         clock pessimism             -0.233     0.624    
    SLICE_X80Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.532    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.186ns (16.918%)  route 0.913ns (83.082%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.585     0.585    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X84Y36         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDCE (Prop_fdce_C_Q)         0.141     0.726 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=125, routed)         0.642     1.368    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[63][0]_0
    SLICE_X80Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.413 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=5271, routed)        0.271     1.684    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/if_stage0/p_0_in
    SLICE_X80Y44         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.857     0.857    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X80Y44         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[6]/C
                         clock pessimism             -0.233     0.624    
    SLICE_X80Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.532    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.186ns (16.918%)  route 0.913ns (83.082%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.585     0.585    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X84Y36         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDCE (Prop_fdce_C_Q)         0.141     0.726 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=125, routed)         0.642     1.368    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[63][0]_0
    SLICE_X80Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.413 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=5271, routed)        0.271     1.684    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/if_stage0/p_0_in
    SLICE_X80Y44         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.857     0.857    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X80Y44         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[7]/C
                         clock pessimism             -0.233     0.624    
    SLICE_X80Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.532    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.159ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_reg_hi_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.186ns (16.823%)  route 0.920ns (83.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.585     0.585    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X84Y36         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDCE (Prop_fdce_C_Q)         0.141     0.726 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=125, routed)         0.642     1.368    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[63][0]_0
    SLICE_X80Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.413 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=5271, routed)        0.278     1.690    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/if_stage0/p_0_in
    SLICE_X79Y44         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_reg_hi_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.857     0.857    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X79Y44         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_reg_hi_reg[0]/C
                         clock pessimism             -0.233     0.624    
    SLICE_X79Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.532    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_reg_hi_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.159ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_reg_hi_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.186ns (16.823%)  route 0.920ns (83.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.585     0.585    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X84Y36         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDCE (Prop_fdce_C_Q)         0.141     0.726 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=125, routed)         0.642     1.368    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[63][0]_0
    SLICE_X80Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.413 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=5271, routed)        0.278     1.690    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/if_stage0/p_0_in
    SLICE_X79Y44         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_reg_hi_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.857     0.857    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X79Y44         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_reg_hi_reg[1]/C
                         clock pessimism             -0.233     0.624    
    SLICE_X79Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.532    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_reg_hi_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.163ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.186ns (16.757%)  route 0.924ns (83.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.585     0.585    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X84Y36         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDCE (Prop_fdce_C_Q)         0.141     0.726 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=125, routed)         0.642     1.368    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[63][0]_0
    SLICE_X80Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.413 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=5271, routed)        0.282     1.695    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/if_stage0/p_0_in
    SLICE_X78Y44         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.857     0.857    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X78Y44         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[2]/C
                         clock pessimism             -0.233     0.624    
    SLICE_X78Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.532    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.172ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_reg_lo_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.186ns (16.641%)  route 0.932ns (83.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.585     0.585    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X84Y36         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDCE (Prop_fdce_C_Q)         0.141     0.726 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_reg/Q
                         net (fo=125, routed)         0.642     1.368    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/target_reg[63][0]_0
    SLICE_X80Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.413 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/if_stage0/branch_predictor0/led_reg[31]_i_3/O
                         net (fo=5271, routed)        0.290     1.702    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/if_stage0/p_0_in
    SLICE_X80Y42         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_reg_lo_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7383, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14018, routed)       0.856     0.856    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X80Y42         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_reg_lo_reg[15]/C
                         clock pessimism             -0.233     0.623    
    SLICE_X80Y42         FDCE (Remov_fdce_C_CLR)     -0.092     0.531    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_reg_lo_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  1.172    





