// Seed: 999547773
module module_0 #(
    parameter id_5 = 32'd39
) (
    id_1,
    id_2,
    id_3
);
  output wand id_3;
  inout wire id_2;
  input wire id_1;
  logic ["" : 1] id_4;
  wire _id_5;
  ;
  assign id_3 = ~id_2;
  assign id_3 = -1;
  assign id_4[id_5] = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output uwire id_5;
  inout wire id_4;
  inout wire id_3;
  and primCall (id_5, id_1, id_4, id_2, id_3);
  inout wire id_2;
  input wire id_1;
  wire id_6;
  wire id_7;
  assign id_5 = -1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7
  );
  wire id_8;
  ;
endmodule
