// Seed: 817414194
module module_0;
  tri1 id_2;
  wor  id_3;
  assign id_2 = 1;
  static id_4(
      .id_0({1'b0, id_3, id_1[1&&1]}), .id_1(), .id_2(id_3), .id_3(1), .id_4(id_1), .id_5(id_2)
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1,
    input tri0 id_2,
    input wire id_3,
    input wor id_4
);
  module_0 modCall_1 ();
endmodule
