<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN" "http://www.w3.org/TR/REC-html40/loose.dtd">
<html><body>
<h1> Computer Design(INFR09010)</h1>
<table border="1" style="border:1px solid black;" width="100%">
<tr><td><h2>Course Outline</h2></td></tr>
<tr>
<td width="30%">School</td>
<td width="70%">School of Informatics</td>
</tr>
<tr>
<td width="30%">College</td>
<td width="70%">College of Science and Engineering</td>
</tr>
<tr>
<td width="30%">Course type</td>
<td width="70%">Standard</td>
</tr>
<tr>
<td width="30%">Availability</td>
<td width="70%">Available to all students</td>
</tr>
<tr>
<td width="30%">Credit level (Normal year taken)</td>
<td width="70%">SCQF Level 9 (Year 3 Undergraduate)</td>
</tr>
<tr>
<td width="30%">Credits</td>
<td width="70%">10</td>
</tr>
<tr>
<td width="30%">Home subject area</td>
<td width="70%">Informatics</td>
</tr>
<tr>
<td width="30%">Other subject area</td>
<td width="70%">None</td>
</tr>
<tr>
<td width="30%">Course website</td>
<td width="70%">http://www.inf.ed.ac.uk/teaching/courses/cd</td>
</tr>
<tr>
<td width="30%">Taught in Gaelic?</td>
<td width="70%">No</td>
</tr>
<tr>
<td width="30%">Course description</td>
<td width="70%">This course provides an introduction
to the fundamental concepts of the different ways computers can be
analysed and designed. The course does not look at the differences
between machines with different types of instruction set, nor does
it cover design techniques for extracting maximum performance from
computers - these aspects of computer hardware are covered in the
Computer Architecture course. The issues and techniques covered in
the Computer Design course are relevant to the design of all
computers, regardless of their particular architecture.

The course is partitioned into three sections. The short first
section revises the design of combinational and sequential logic.
The second section demonstrates how to analyse and design systems
of the complexity of a simple CPU or I/O controller. The third
section of the course covers the design of a complete computer
capable of executing assembly code programs and different control
strategies for performing I/O.</td>
</tr>
</table>
<table border="1" style="border:1px solid black;" width="100%">
<tr><td><h2>Entry Requirements (not applicable to Visiting Students)</h2></td></tr>
<tr>
<td width="30%">Pre-requisites</td>
<td width="70%"></td>
</tr>
<tr>
<td width="30%">Co-requisites</td>
<td width="70%"></td>
</tr>
<tr>
<td width="30%">Prohibited Combinations</td>
<td width="70%"></td>
</tr>
<tr>
<td width="30%">Other requirements</td>
<td width="70%">Successful completion of Year 2 of an Informatics
Single or Combined Degree, or equivalent by permission of the
School.</td>
</tr>
<tr>
<td width="30%">Additional Costs</td>
<td width="70%">None</td>
</tr>
</table>
<table border="1" style="border:1px solid black;" width="100%">
<tr><td><h2>Information for Visiting Students</h2></td></tr>
<tr>
<td width="30%">Pre-requisites</td>
<td width="70%">None</td>
</tr>
<tr>
<td width="30%">Displayed in Visiting Students Prospectus?</td>
<td width="70%">Yes</td>
</tr>
</table>
<table border="1" style="border:1px solid black;" width="100%">
<tr><td><h2>Delivery information</h2></td></tr>
<tr>
<td width="30%">Delivery period</td>
<td width="70%"> 2012/13 Semester1, Available to all students (SV1) </td>
</tr>
<tr>
<td width="30%">Learn enabled</td>
<td width="70%">  No</td>
</tr>
<tr>
<td width="30%">Quota</td>
<td width="70%">  None</td>
</tr>
<tr>
<td width="30%">Activity</td>
<td width="70%"><table border="1">
<tr>
<td>Location</td>
<td>Activity</td>
<td>Description</td>
<td>time</td>
</tr>
<tr>
<td>Central</td>
<td>Lecture</td>
<td></td>
<td>Thursday - 12:10 - 13:00 |
        </td>
</tr>
</table></td>
</tr>
<tr>
<td width="30%">Activity</td>
<td width="70%"><table border="1">
<tr>
<td>Location</td>
<td>Activity</td>
<td>Description</td>
<td>time</td>
</tr>
<tr>
<td>Central</td>
<td>Lecture</td>
<td></td>
<td>Monday - 12:10 - 13:00 |
        </td>
</tr>
</table></td>
</tr>
<tr>
<td width="30%">Activity</td>
<td width="70%"><table border="1">
<tr>
<td>Location</td>
<td>Activity</td>
<td>time</td>
</tr>
<tr>
<td>First Class</td>
<td>Week 1, Monday, 12:00 - 13:30,
Zone: Central. SR 2.11 Appleton Tower</td>
<td></td>
</tr>
</table></td>
</tr>
<tr>
<td width="30%">Activity</td>
<td width="70%"><table border="1">
<tr>
<td>Location</td>
<td>time</td>
</tr>
<tr>
<td>Exam Information</td>
<td></td>
</tr>
</table></td>
</tr>
<tr>
<td width="30%">Activity</td>
<td width="70%"><table border="1">
<tr>
<td>Location</td>
<td>Activity</td>
<td>Description</td>
<td>time</td>
</tr>
<tr>
<td>Exam Diet</td>
<td>Paper Name</td>
<td>Hours:Minutes</td>
<td></td>
</tr>
</table></td>
</tr>
<tr>
<td width="30%">Activity</td>
<td width="70%"><table border="1">
<tr>
<td>Location</td>
<td>Activity</td>
<td>Description</td>
<td>time</td>
</tr>
<tr>
<td>Main Exam Diet S2
(April/May)</td>
<td></td>
<td>2:00</td>
<td></td>
</tr>
</table></td>
</tr>
<tr>
<td width="30%">Activity</td>
<td width="70%"><table border="1">
<tr>
<td>Location</td>
<td>Activity</td>
<td>Description</td>
<td>time</td>
</tr>
<tr>
<td>Resit Exam Diet (August)</td>
<td></td>
<td>2:00</td>
<td></td>
</tr>
</table></td>
</tr>
<tr>
<td width="30%">Activity</td>
<td width="70%"><table border="1">
<tr>
<td>Location</td>
<td>time</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
</table></td>
</tr>
<tr>
<td width="30%">Activity</td>
<td width="70%"><table border="1">
<tr>
<td>Location</td>
<td>time</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
</table></td>
</tr>
<tr>
<td width="30%">Activity</td>
<td width="70%"><table border="1">
<tr>
<td>Location</td>
<td>Activity</td>
<td>Description</td>
<td>time</td>
</tr>
<tr>
<td>Delivery period: 2012/13 Semester
1, Part-year visiting students only (VV1) 
</td>
<td>Learn enabled:  No</td>
<td>Quota:  None</td>
<td></td>
</tr>
</table></td>
</tr>
<tr>
<td width="30%">Activity</td>
<td width="70%"><table border="1">
<tr>
<td>Location</td>
<td>Activity</td>
<td>Description</td>
<td>time</td>
</tr>
<tr>
<td>Location</td>
<td>Activity</td>
<td>Description</td>
<td>Monday - Monday |
        Tuesday - Tuesday |
        Wednesday - Wednesday |
        Thursday - Thursday |
        Friday - Friday |
        </td>
</tr>
</table></td>
</tr>
<tr>
<td width="30%">Activity</td>
<td width="70%"><table border="1">
<tr>
<td>Location</td>
<td>Activity</td>
<td>Description</td>
<td>time</td>
</tr>
<tr>
<td>Central</td>
<td>Lecture</td>
<td></td>
<td>Monday - 12:10 - 13:00 |
        </td>
</tr>
</table></td>
</tr>
<tr>
<td width="30%">Activity</td>
<td width="70%"><table border="1">
<tr>
<td>Location</td>
<td>Activity</td>
<td>Description</td>
<td>time</td>
</tr>
<tr>
<td>Central</td>
<td>Lecture</td>
<td></td>
<td>Thursday - 12:10 - 13:00 |
        </td>
</tr>
</table></td>
</tr>
<tr>
<td width="30%">First Class</td>
<td width="70%">Week 1, Monday, 12:00 - 13:30,
Zone: Central. SR 2.11 Appleton Tower</td>
</tr>
<tr>
<td width="30%">Exam information</td>
<td width="70%"><table border="1">
<tr><td>exam</td></tr>
<tr><td>exam_diet - Main Exam Diet S1
(December) |
        duration - 2:00 |
        </td></tr>
</table></td>
</tr>
</table>
<table border="1" style="border:1px solid black;" width="100%">
<tr><td><h2>Summary of Intended Learning Outcomes</h2></td></tr>
<tr><td>1 - Build state machines to implement a circuit or system to a
specification.
2 - Interconnect circuits for systems of higher complexity,
specifically up to the complexity of the components required in a
simple computer processor datapath.
3 - Analyse and synthesise circuits to control and sequence the
flow of data within a simple cpu or microcontroller.
4 - Analyse and synthesise circuits to control and sequence the
flow of data between a simple cpu, memory systems and input/output
device controllers.
5 - Design and implement a microprogrammed controller for a given
simple cpu architecture.
6 - Gain familiarity with: design and simulation software;
designing systems with Verilog HDL; programming designs into a
large field-programmable gate array device (FPGA); using an
assembly language to implement a design in a programmable
microcontroller.</td></tr>
</table>
<table border="1" style="border:1px solid black;" width="100%">
<tr><td><h2>Assessment Information</h2></td></tr>
<tr><td>Written Examination 75
Assessed Assignments 25
Oral Presentations 0

Assessment
There are four practical exercises for the course. All take place
in the hardware lab. The first exercise introduces students to the
software and hardware to be used by following a design tutorial all
the way through to implementation on a FPGA. The second exercise
gives students familiarity with a sequential logic design
implemented in a programmable microcontroller. The third exercise
requires the design and implementation of the microcode for a
specified cpu data path to build a real computer on the FPGA board
and a final exercise to program the processor to drive some I/O
devices.

If delivered in semester 1, this course will have an option for
semester 1 only visiting undergraduate students, providing
assessment prior to the end of the calendar year.</td></tr>
</table>
<table border="1" style="border:1px solid black;" width="100%">
<tr><td><h2>Special Arrangements</h2></td></tr>
<tr><td>None</td></tr>
</table>
<table border="1" style="border:1px solid black;" width="100%">
<tr><td><h2></h2></td></tr>
<tr>
<td width="30%">Academic description</td>
<td width="70%">Not entered</td>
</tr>
<tr>
<td width="30%">Syllabus</td>
<td width="70%">Logic Design Revision Simple combinational logic
design to state machines for sequential circuits.

Processor Design Data path and control. Fixed program controllers:
example and design procedure. Instruction set processors: data path
design, simple control, microprogrammed control. ALU design:
addition, ripple carry and look ahead adders, negative numbers
&amp; subtraction; multiplication sequential multiplier,
modification for 2's complement, combinational multiplier,
division. Floating point numbers: addition, multiply and divide,
implementations.

Computer Systems Memory: Byte vs. word addressing, memory system
design, error detection and correction. I/O Design: I/O controller
design. Connection of I/O controllers to CPU, synchronization of
I/O and CPU, polling, interrupts. Direct Memory Access, bus
arbitration, DMA controller implementation. I/O processors.
Synchronous and asynchronous buses. Simple performance enhancements
to the basic architecture. RISC.

Relevant QAA Computing Curriculum Sections: Computer Hardware
Engineering</td>
</tr>
<tr>
<td width="30%">Transferable skills</td>
<td width="70%">Not entered</td>
</tr>
<tr>
<td width="30%">Reading list</td>
<td width="70%">* V. C. Hamacher, Z. G. Vranesic &amp; S. G. Zaky,
'Computer Organization', 5th edition, McGraw-Hill, 2001. Covers
almost all the syllabus (and more). Similar in approach to the
lectures.
* D. A. Patterson &amp; J. L. Hennessy, 'Computer Organization
&amp; Design: The Hardware/Software Interface', 2nd edition, Morgan
Kaufmann, 1998. A different view of most of the material in the
syllabus, and a lot of interesting stuff.
* M. M. Mano, 'Digital Design', 2nd edition, Prentice-Hall, 1991. A
very good book on logic design, with much more coverage of that
part of the syllabus than the previous two books.
* A. S. Tanenbaum, 'Structured Computer Organization', 4th edition,
Prentice-Hall, 1999. More a CS2 level book, but worth referring
to.</td>
</tr>
<tr>
<td width="30%">Study abroad</td>
<td width="70%">Not entered</td>
</tr>
<tr>
<td width="30%">Study pattern</td>
<td width="70%">Lectures 20
Tutorials 0
Timetabled Laboratories 30
Non-timetabled assessed assignments 20
Private Study/Other 30
Total 100</td>
</tr>
<tr>
<td width="30%">Keywords</td>
<td width="70%">Not entered</td>
</tr>
</table>
<table border="1" style="border:1px solid black;" width="100%">
<tr><td><h2>Contacts</h2></td></tr>
<tr>
<td width="30%">Course organiser</td>
<td width="70%">Mr Vijayanand Nagarajan
Tel: (0131 6)51 3440
Email: vijay.nagarajan@ed.ac.uk</td>
</tr>
<tr>
<td width="30%">Course secretary</td>
<td width="70%">Mrs Victoria Swann
Tel: (0131 6)51 7607
Email: Vicky.Swann@ed.ac.uk</td>
</tr>
</table>
</body></html>
