Loading plugins phase: Elapsed time ==> 0s.184ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Kate\Documents\PSoC Creator\ITG-IO\IOPCB.cydsn\IOPCB.cyprj -d CY8C5868AXI-LP032 -s C:\Users\Kate\Documents\PSoC Creator\ITG-IO\IOPCB.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.017ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.031ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  IOPCB.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kate\Documents\PSoC Creator\ITG-IO\IOPCB.cydsn\IOPCB.cyprj -dcpsoc3 IOPCB.v -verilog
======================================================================

======================================================================
Compiling:  IOPCB.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kate\Documents\PSoC Creator\ITG-IO\IOPCB.cydsn\IOPCB.cyprj -dcpsoc3 IOPCB.v -verilog
======================================================================

======================================================================
Compiling:  IOPCB.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kate\Documents\PSoC Creator\ITG-IO\IOPCB.cydsn\IOPCB.cyprj -dcpsoc3 -verilog IOPCB.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun May 14 18:51:20 2017


======================================================================
Compiling:  IOPCB.v
Program  :   vpp
Options  :    -yv2 -q10 IOPCB.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun May 14 18:51:20 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'IOPCB.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  IOPCB.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kate\Documents\PSoC Creator\ITG-IO\IOPCB.cydsn\IOPCB.cyprj -dcpsoc3 -verilog IOPCB.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun May 14 18:51:20 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Kate\Documents\PSoC Creator\ITG-IO\IOPCB.cydsn\codegentemp\IOPCB.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Kate\Documents\PSoC Creator\ITG-IO\IOPCB.cydsn\codegentemp\IOPCB.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.

tovif:  No errors.


======================================================================
Compiling:  IOPCB.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kate\Documents\PSoC Creator\ITG-IO\IOPCB.cydsn\IOPCB.cyprj -dcpsoc3 -verilog IOPCB.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun May 14 18:51:20 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Kate\Documents\PSoC Creator\ITG-IO\IOPCB.cydsn\codegentemp\IOPCB.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Kate\Documents\PSoC Creator\ITG-IO\IOPCB.cydsn\codegentemp\IOPCB.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\USBFS:dma_complete_0\
	\USBFS:Net_1922\
	\USBFS:dma_complete_1\
	\USBFS:Net_1921\
	\USBFS:dma_complete_2\
	\USBFS:Net_1920\
	\USBFS:dma_complete_3\
	\USBFS:Net_1919\
	\USBFS:dma_complete_4\
	\USBFS:Net_1918\
	\USBFS:dma_complete_5\
	\USBFS:Net_1917\
	\USBFS:dma_complete_6\
	\USBFS:Net_1916\
	\USBFS:dma_complete_7\
	\USBFS:Net_1915\


Deleted 16 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to \USBFS:tmpOE__Dm_net_0\
Aliasing \USBFS:tmpOE__Dp_net_0\ to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__LIGHTS_OUT_LOW_net_7 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__LIGHTS_OUT_LOW_net_6 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__LIGHTS_OUT_LOW_net_5 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__LIGHTS_OUT_LOW_net_4 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__LIGHTS_OUT_LOW_net_3 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__LIGHTS_OUT_LOW_net_2 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__LIGHTS_OUT_LOW_net_1 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__LIGHTS_OUT_LOW_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing \LIGHTS_HIGH:clk\ to zero
Aliasing \LIGHTS_HIGH:rst\ to zero
Aliasing \LIGHTS_LOW:clk\ to zero
Aliasing \LIGHTS_LOW:rst\ to zero
Aliasing tmpOE__P1_HIGH_net_7 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__P1_HIGH_net_6 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__P1_HIGH_net_5 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__P1_HIGH_net_4 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__P1_HIGH_net_3 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__P1_HIGH_net_2 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__P1_HIGH_net_1 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__P1_HIGH_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__P2_LOW_net_7 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__P2_LOW_net_6 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__P2_LOW_net_5 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__P2_LOW_net_4 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__P2_LOW_net_3 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__P2_LOW_net_2 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__P2_LOW_net_1 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__P2_LOW_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__P2_HIGH_net_7 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__P2_HIGH_net_6 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__P2_HIGH_net_5 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__P2_HIGH_net_4 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__P2_HIGH_net_3 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__P2_HIGH_net_2 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__P2_HIGH_net_1 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__P2_HIGH_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__P1_LOW_net_7 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__P1_LOW_net_6 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__P1_LOW_net_5 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__P1_LOW_net_4 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__P1_LOW_net_3 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__P1_LOW_net_2 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__P1_LOW_net_1 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__P1_LOW_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__LIGHTS_OUT_HIGH_net_7 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__LIGHTS_OUT_HIGH_net_6 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__LIGHTS_OUT_HIGH_net_5 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__LIGHTS_OUT_HIGH_net_4 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__LIGHTS_OUT_HIGH_net_3 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__LIGHTS_OUT_HIGH_net_2 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__LIGHTS_OUT_HIGH_net_1 to \USBFS:tmpOE__Dm_net_0\
Aliasing tmpOE__LIGHTS_OUT_HIGH_net_0 to \USBFS:tmpOE__Dm_net_0\
Aliasing \DB_P1_HIGH:DEBOUNCER[0]:d_sync_1\\D\ to Net_111_0
Aliasing Net_50_0D to zero
Aliasing Net_48_0D to zero
Aliasing Net_49_0D to zero
Aliasing \DB_P1_HIGH:DEBOUNCER[1]:d_sync_1\\D\ to Net_111_1
Aliasing Net_50_1D to zero
Aliasing Net_48_1D to zero
Aliasing Net_49_1D to zero
Aliasing \DB_P1_HIGH:DEBOUNCER[2]:d_sync_1\\D\ to Net_111_2
Aliasing Net_50_2D to zero
Aliasing Net_48_2D to zero
Aliasing Net_49_2D to zero
Aliasing \DB_P1_HIGH:DEBOUNCER[3]:d_sync_1\\D\ to Net_111_3
Aliasing Net_50_3D to zero
Aliasing Net_48_3D to zero
Aliasing Net_49_3D to zero
Aliasing \DB_P1_HIGH:DEBOUNCER[4]:d_sync_1\\D\ to Net_111_4
Aliasing Net_50_4D to zero
Aliasing Net_48_4D to zero
Aliasing Net_49_4D to zero
Aliasing \DB_P1_HIGH:DEBOUNCER[5]:d_sync_1\\D\ to Net_111_5
Aliasing Net_50_5D to zero
Aliasing Net_48_5D to zero
Aliasing Net_49_5D to zero
Aliasing \DB_P1_HIGH:DEBOUNCER[6]:d_sync_1\\D\ to Net_111_6
Aliasing Net_50_6D to zero
Aliasing Net_48_6D to zero
Aliasing Net_49_6D to zero
Aliasing \DB_P1_HIGH:DEBOUNCER[7]:d_sync_1\\D\ to Net_111_7
Aliasing Net_50_7D to zero
Aliasing Net_48_7D to zero
Aliasing Net_49_7D to zero
Aliasing \DB_P2_LOW:DEBOUNCER[0]:d_sync_1\\D\ to Net_122_0
Aliasing Net_73_0D to zero
Aliasing Net_71_0D to zero
Aliasing Net_72_0D to zero
Aliasing \DB_P2_LOW:DEBOUNCER[1]:d_sync_1\\D\ to Net_122_1
Aliasing Net_73_1D to zero
Aliasing Net_71_1D to zero
Aliasing Net_72_1D to zero
Aliasing \DB_P2_LOW:DEBOUNCER[2]:d_sync_1\\D\ to Net_122_2
Aliasing Net_73_2D to zero
Aliasing Net_71_2D to zero
Aliasing Net_72_2D to zero
Aliasing \DB_P2_LOW:DEBOUNCER[3]:d_sync_1\\D\ to Net_122_3
Aliasing Net_73_3D to zero
Aliasing Net_71_3D to zero
Aliasing Net_72_3D to zero
Aliasing \DB_P2_LOW:DEBOUNCER[4]:d_sync_1\\D\ to Net_122_4
Aliasing Net_73_4D to zero
Aliasing Net_71_4D to zero
Aliasing Net_72_4D to zero
Aliasing \DB_P2_LOW:DEBOUNCER[5]:d_sync_1\\D\ to Net_122_5
Aliasing Net_73_5D to zero
Aliasing Net_71_5D to zero
Aliasing Net_72_5D to zero
Aliasing \DB_P2_LOW:DEBOUNCER[6]:d_sync_1\\D\ to Net_122_6
Aliasing Net_73_6D to zero
Aliasing Net_71_6D to zero
Aliasing Net_72_6D to zero
Aliasing \DB_P2_LOW:DEBOUNCER[7]:d_sync_1\\D\ to Net_122_7
Aliasing Net_73_7D to zero
Aliasing Net_71_7D to zero
Aliasing Net_72_7D to zero
Aliasing \DB_P2_HIGH:DEBOUNCER[0]:d_sync_1\\D\ to Net_133_0
Aliasing Net_80_0D to zero
Aliasing Net_78_0D to zero
Aliasing Net_79_0D to zero
Aliasing \DB_P2_HIGH:DEBOUNCER[1]:d_sync_1\\D\ to Net_133_1
Aliasing Net_80_1D to zero
Aliasing Net_78_1D to zero
Aliasing Net_79_1D to zero
Aliasing \DB_P2_HIGH:DEBOUNCER[2]:d_sync_1\\D\ to Net_133_2
Aliasing Net_80_2D to zero
Aliasing Net_78_2D to zero
Aliasing Net_79_2D to zero
Aliasing \DB_P2_HIGH:DEBOUNCER[3]:d_sync_1\\D\ to Net_133_3
Aliasing Net_80_3D to zero
Aliasing Net_78_3D to zero
Aliasing Net_79_3D to zero
Aliasing \DB_P2_HIGH:DEBOUNCER[4]:d_sync_1\\D\ to Net_133_4
Aliasing Net_80_4D to zero
Aliasing Net_78_4D to zero
Aliasing Net_79_4D to zero
Aliasing \DB_P2_HIGH:DEBOUNCER[5]:d_sync_1\\D\ to Net_133_5
Aliasing Net_80_5D to zero
Aliasing Net_78_5D to zero
Aliasing Net_79_5D to zero
Aliasing \DB_P2_HIGH:DEBOUNCER[6]:d_sync_1\\D\ to Net_133_6
Aliasing Net_80_6D to zero
Aliasing Net_78_6D to zero
Aliasing Net_79_6D to zero
Aliasing \DB_P2_HIGH:DEBOUNCER[7]:d_sync_1\\D\ to Net_133_7
Aliasing Net_80_7D to zero
Aliasing Net_78_7D to zero
Aliasing Net_79_7D to zero
Aliasing \DB_P1_LOW:DEBOUNCER[0]:d_sync_1\\D\ to Net_100_0
Aliasing Net_87_0D to zero
Aliasing Net_85_0D to zero
Aliasing Net_86_0D to zero
Aliasing \DB_P1_LOW:DEBOUNCER[1]:d_sync_1\\D\ to Net_100_1
Aliasing Net_87_1D to zero
Aliasing Net_85_1D to zero
Aliasing Net_86_1D to zero
Aliasing \DB_P1_LOW:DEBOUNCER[2]:d_sync_1\\D\ to Net_100_2
Aliasing Net_87_2D to zero
Aliasing Net_85_2D to zero
Aliasing Net_86_2D to zero
Aliasing \DB_P1_LOW:DEBOUNCER[3]:d_sync_1\\D\ to Net_100_3
Aliasing Net_87_3D to zero
Aliasing Net_85_3D to zero
Aliasing Net_86_3D to zero
Aliasing \DB_P1_LOW:DEBOUNCER[4]:d_sync_1\\D\ to Net_100_4
Aliasing Net_87_4D to zero
Aliasing Net_85_4D to zero
Aliasing Net_86_4D to zero
Aliasing \DB_P1_LOW:DEBOUNCER[5]:d_sync_1\\D\ to Net_100_5
Aliasing Net_87_5D to zero
Aliasing Net_85_5D to zero
Aliasing Net_86_5D to zero
Aliasing \DB_P1_LOW:DEBOUNCER[6]:d_sync_1\\D\ to Net_100_6
Aliasing Net_87_6D to zero
Aliasing Net_85_6D to zero
Aliasing Net_86_6D to zero
Aliasing \DB_P1_LOW:DEBOUNCER[7]:d_sync_1\\D\ to Net_100_7
Aliasing Net_87_7D to zero
Aliasing Net_85_7D to zero
Aliasing Net_86_7D to zero
Removing Rhs of wire one[9] = \USBFS:tmpOE__Dm_net_0\[3]
Removing Lhs of wire \USBFS:tmpOE__Dp_net_0\[12] = one[9]
Removing Rhs of wire Net_111_0[68] = \DB_P1_HIGH:DEBOUNCER[0]:d_sync_0\[65]
Removing Rhs of wire Net_111_1[75] = \DB_P1_HIGH:DEBOUNCER[1]:d_sync_0\[72]
Removing Rhs of wire Net_111_2[82] = \DB_P1_HIGH:DEBOUNCER[2]:d_sync_0\[79]
Removing Rhs of wire Net_111_3[89] = \DB_P1_HIGH:DEBOUNCER[3]:d_sync_0\[86]
Removing Rhs of wire Net_111_4[96] = \DB_P1_HIGH:DEBOUNCER[4]:d_sync_0\[93]
Removing Rhs of wire Net_111_5[103] = \DB_P1_HIGH:DEBOUNCER[5]:d_sync_0\[100]
Removing Rhs of wire Net_111_6[110] = \DB_P1_HIGH:DEBOUNCER[6]:d_sync_0\[107]
Removing Rhs of wire Net_111_7[117] = \DB_P1_HIGH:DEBOUNCER[7]:d_sync_0\[114]
Removing Lhs of wire \SR_P1_LOW:status_7\[121] = Net_100_7[122]
Removing Rhs of wire Net_100_7[122] = \DB_P1_LOW:DEBOUNCER[7]:d_sync_0\[447]
Removing Lhs of wire \SR_P1_LOW:status_6\[123] = Net_100_6[124]
Removing Rhs of wire Net_100_6[124] = \DB_P1_LOW:DEBOUNCER[6]:d_sync_0\[441]
Removing Lhs of wire \SR_P1_LOW:status_5\[125] = Net_100_5[126]
Removing Rhs of wire Net_100_5[126] = \DB_P1_LOW:DEBOUNCER[5]:d_sync_0\[435]
Removing Lhs of wire \SR_P1_LOW:status_4\[127] = Net_100_4[128]
Removing Rhs of wire Net_100_4[128] = \DB_P1_LOW:DEBOUNCER[4]:d_sync_0\[429]
Removing Lhs of wire \SR_P1_LOW:status_3\[129] = Net_100_3[130]
Removing Rhs of wire Net_100_3[130] = \DB_P1_LOW:DEBOUNCER[3]:d_sync_0\[423]
Removing Lhs of wire \SR_P1_LOW:status_2\[131] = Net_100_2[132]
Removing Rhs of wire Net_100_2[132] = \DB_P1_LOW:DEBOUNCER[2]:d_sync_0\[417]
Removing Lhs of wire \SR_P1_LOW:status_1\[133] = Net_100_1[134]
Removing Rhs of wire Net_100_1[134] = \DB_P1_LOW:DEBOUNCER[1]:d_sync_0\[411]
Removing Lhs of wire \SR_P1_LOW:status_0\[135] = Net_100_0[136]
Removing Rhs of wire Net_100_0[136] = \DB_P1_LOW:DEBOUNCER[0]:d_sync_0\[405]
Removing Lhs of wire tmpOE__LIGHTS_OUT_LOW_net_7[141] = one[9]
Removing Lhs of wire tmpOE__LIGHTS_OUT_LOW_net_6[142] = one[9]
Removing Lhs of wire tmpOE__LIGHTS_OUT_LOW_net_5[143] = one[9]
Removing Lhs of wire tmpOE__LIGHTS_OUT_LOW_net_4[144] = one[9]
Removing Lhs of wire tmpOE__LIGHTS_OUT_LOW_net_3[145] = one[9]
Removing Lhs of wire tmpOE__LIGHTS_OUT_LOW_net_2[146] = one[9]
Removing Lhs of wire tmpOE__LIGHTS_OUT_LOW_net_1[147] = one[9]
Removing Lhs of wire tmpOE__LIGHTS_OUT_LOW_net_0[148] = one[9]
Removing Rhs of wire Net_177_7[149] = \LIGHTS_LOW:control_out_7\[204]
Removing Rhs of wire Net_177_7[149] = \LIGHTS_LOW:control_7\[213]
Removing Rhs of wire Net_177_6[150] = \LIGHTS_LOW:control_out_6\[205]
Removing Rhs of wire Net_177_6[150] = \LIGHTS_LOW:control_6\[214]
Removing Rhs of wire Net_177_5[151] = \LIGHTS_LOW:control_out_5\[206]
Removing Rhs of wire Net_177_5[151] = \LIGHTS_LOW:control_5\[215]
Removing Rhs of wire Net_177_4[152] = \LIGHTS_LOW:control_out_4\[207]
Removing Rhs of wire Net_177_4[152] = \LIGHTS_LOW:control_4\[216]
Removing Rhs of wire Net_177_3[153] = \LIGHTS_LOW:control_out_3\[208]
Removing Rhs of wire Net_177_3[153] = \LIGHTS_LOW:control_3\[217]
Removing Rhs of wire Net_177_2[154] = \LIGHTS_LOW:control_out_2\[209]
Removing Rhs of wire Net_177_2[154] = \LIGHTS_LOW:control_2\[218]
Removing Rhs of wire Net_177_1[155] = \LIGHTS_LOW:control_out_1\[210]
Removing Rhs of wire Net_177_1[155] = \LIGHTS_LOW:control_1\[219]
Removing Rhs of wire Net_177_0[156] = \LIGHTS_LOW:control_out_0\[211]
Removing Rhs of wire Net_177_0[156] = \LIGHTS_LOW:control_0\[220]
Removing Lhs of wire \LIGHTS_HIGH:clk\[175] = zero[4]
Removing Lhs of wire \LIGHTS_HIGH:rst\[176] = zero[4]
Removing Rhs of wire Net_178_7[177] = \LIGHTS_HIGH:control_out_7\[178]
Removing Rhs of wire Net_178_7[177] = \LIGHTS_HIGH:control_7\[194]
Removing Rhs of wire Net_178_6[179] = \LIGHTS_HIGH:control_out_6\[180]
Removing Rhs of wire Net_178_6[179] = \LIGHTS_HIGH:control_6\[195]
Removing Rhs of wire Net_178_5[181] = \LIGHTS_HIGH:control_out_5\[182]
Removing Rhs of wire Net_178_5[181] = \LIGHTS_HIGH:control_5\[196]
Removing Rhs of wire Net_178_4[183] = \LIGHTS_HIGH:control_out_4\[184]
Removing Rhs of wire Net_178_4[183] = \LIGHTS_HIGH:control_4\[197]
Removing Rhs of wire Net_178_3[185] = \LIGHTS_HIGH:control_out_3\[186]
Removing Rhs of wire Net_178_3[185] = \LIGHTS_HIGH:control_3\[198]
Removing Rhs of wire Net_178_2[187] = \LIGHTS_HIGH:control_out_2\[188]
Removing Rhs of wire Net_178_2[187] = \LIGHTS_HIGH:control_2\[199]
Removing Rhs of wire Net_178_1[189] = \LIGHTS_HIGH:control_out_1\[190]
Removing Rhs of wire Net_178_1[189] = \LIGHTS_HIGH:control_1\[200]
Removing Rhs of wire Net_178_0[191] = \LIGHTS_HIGH:control_out_0\[192]
Removing Rhs of wire Net_178_0[191] = \LIGHTS_HIGH:control_0\[201]
Removing Lhs of wire \LIGHTS_LOW:clk\[202] = zero[4]
Removing Lhs of wire \LIGHTS_LOW:rst\[203] = zero[4]
Removing Lhs of wire tmpOE__P1_HIGH_net_7[222] = one[9]
Removing Lhs of wire tmpOE__P1_HIGH_net_6[223] = one[9]
Removing Lhs of wire tmpOE__P1_HIGH_net_5[224] = one[9]
Removing Lhs of wire tmpOE__P1_HIGH_net_4[225] = one[9]
Removing Lhs of wire tmpOE__P1_HIGH_net_3[226] = one[9]
Removing Lhs of wire tmpOE__P1_HIGH_net_2[227] = one[9]
Removing Lhs of wire tmpOE__P1_HIGH_net_1[228] = one[9]
Removing Lhs of wire tmpOE__P1_HIGH_net_0[229] = one[9]
Removing Lhs of wire \SR_P1_HIGH:status_7\[240] = Net_111_7[117]
Removing Lhs of wire \SR_P1_HIGH:status_6\[241] = Net_111_6[110]
Removing Lhs of wire \SR_P1_HIGH:status_5\[242] = Net_111_5[103]
Removing Lhs of wire \SR_P1_HIGH:status_4\[243] = Net_111_4[96]
Removing Lhs of wire \SR_P1_HIGH:status_3\[244] = Net_111_3[89]
Removing Lhs of wire \SR_P1_HIGH:status_2\[245] = Net_111_2[82]
Removing Lhs of wire \SR_P1_HIGH:status_1\[246] = Net_111_1[75]
Removing Lhs of wire \SR_P1_HIGH:status_0\[247] = Net_111_0[68]
Removing Rhs of wire Net_122_0[254] = \DB_P2_LOW:DEBOUNCER[0]:d_sync_0\[251]
Removing Rhs of wire Net_122_1[261] = \DB_P2_LOW:DEBOUNCER[1]:d_sync_0\[258]
Removing Rhs of wire Net_122_2[268] = \DB_P2_LOW:DEBOUNCER[2]:d_sync_0\[265]
Removing Rhs of wire Net_122_3[275] = \DB_P2_LOW:DEBOUNCER[3]:d_sync_0\[272]
Removing Rhs of wire Net_122_4[282] = \DB_P2_LOW:DEBOUNCER[4]:d_sync_0\[279]
Removing Rhs of wire Net_122_5[289] = \DB_P2_LOW:DEBOUNCER[5]:d_sync_0\[286]
Removing Rhs of wire Net_122_6[296] = \DB_P2_LOW:DEBOUNCER[6]:d_sync_0\[293]
Removing Rhs of wire Net_122_7[303] = \DB_P2_LOW:DEBOUNCER[7]:d_sync_0\[300]
Removing Lhs of wire tmpOE__P2_LOW_net_7[308] = one[9]
Removing Lhs of wire tmpOE__P2_LOW_net_6[309] = one[9]
Removing Lhs of wire tmpOE__P2_LOW_net_5[310] = one[9]
Removing Lhs of wire tmpOE__P2_LOW_net_4[311] = one[9]
Removing Lhs of wire tmpOE__P2_LOW_net_3[312] = one[9]
Removing Lhs of wire tmpOE__P2_LOW_net_2[313] = one[9]
Removing Lhs of wire tmpOE__P2_LOW_net_1[314] = one[9]
Removing Lhs of wire tmpOE__P2_LOW_net_0[315] = one[9]
Removing Rhs of wire Net_133_0[331] = \DB_P2_HIGH:DEBOUNCER[0]:d_sync_0\[328]
Removing Rhs of wire Net_133_1[338] = \DB_P2_HIGH:DEBOUNCER[1]:d_sync_0\[335]
Removing Rhs of wire Net_133_2[345] = \DB_P2_HIGH:DEBOUNCER[2]:d_sync_0\[342]
Removing Rhs of wire Net_133_3[352] = \DB_P2_HIGH:DEBOUNCER[3]:d_sync_0\[349]
Removing Rhs of wire Net_133_4[359] = \DB_P2_HIGH:DEBOUNCER[4]:d_sync_0\[356]
Removing Rhs of wire Net_133_5[366] = \DB_P2_HIGH:DEBOUNCER[5]:d_sync_0\[363]
Removing Rhs of wire Net_133_6[373] = \DB_P2_HIGH:DEBOUNCER[6]:d_sync_0\[370]
Removing Rhs of wire Net_133_7[380] = \DB_P2_HIGH:DEBOUNCER[7]:d_sync_0\[377]
Removing Lhs of wire tmpOE__P2_HIGH_net_7[385] = one[9]
Removing Lhs of wire tmpOE__P2_HIGH_net_6[386] = one[9]
Removing Lhs of wire tmpOE__P2_HIGH_net_5[387] = one[9]
Removing Lhs of wire tmpOE__P2_HIGH_net_4[388] = one[9]
Removing Lhs of wire tmpOE__P2_HIGH_net_3[389] = one[9]
Removing Lhs of wire tmpOE__P2_HIGH_net_2[390] = one[9]
Removing Lhs of wire tmpOE__P2_HIGH_net_1[391] = one[9]
Removing Lhs of wire tmpOE__P2_HIGH_net_0[392] = one[9]
Removing Lhs of wire tmpOE__P1_LOW_net_7[454] = one[9]
Removing Lhs of wire tmpOE__P1_LOW_net_6[455] = one[9]
Removing Lhs of wire tmpOE__P1_LOW_net_5[456] = one[9]
Removing Lhs of wire tmpOE__P1_LOW_net_4[457] = one[9]
Removing Lhs of wire tmpOE__P1_LOW_net_3[458] = one[9]
Removing Lhs of wire tmpOE__P1_LOW_net_2[459] = one[9]
Removing Lhs of wire tmpOE__P1_LOW_net_1[460] = one[9]
Removing Lhs of wire tmpOE__P1_LOW_net_0[461] = one[9]
Removing Lhs of wire \SR_P2_LOW:status_7\[472] = Net_122_7[303]
Removing Lhs of wire \SR_P2_LOW:status_6\[473] = Net_122_6[296]
Removing Lhs of wire \SR_P2_LOW:status_5\[474] = Net_122_5[289]
Removing Lhs of wire \SR_P2_LOW:status_4\[475] = Net_122_4[282]
Removing Lhs of wire \SR_P2_LOW:status_3\[476] = Net_122_3[275]
Removing Lhs of wire \SR_P2_LOW:status_2\[477] = Net_122_2[268]
Removing Lhs of wire \SR_P2_LOW:status_1\[478] = Net_122_1[261]
Removing Lhs of wire \SR_P2_LOW:status_0\[479] = Net_122_0[254]
Removing Lhs of wire \SR_P2_HIGH:status_7\[481] = Net_133_7[380]
Removing Lhs of wire \SR_P2_HIGH:status_6\[482] = Net_133_6[373]
Removing Lhs of wire \SR_P2_HIGH:status_5\[483] = Net_133_5[366]
Removing Lhs of wire \SR_P2_HIGH:status_4\[484] = Net_133_4[359]
Removing Lhs of wire \SR_P2_HIGH:status_3\[485] = Net_133_3[352]
Removing Lhs of wire \SR_P2_HIGH:status_2\[486] = Net_133_2[345]
Removing Lhs of wire \SR_P2_HIGH:status_1\[487] = Net_133_1[338]
Removing Lhs of wire \SR_P2_HIGH:status_0\[488] = Net_133_0[331]
Removing Lhs of wire tmpOE__LIGHTS_OUT_HIGH_net_7[492] = one[9]
Removing Lhs of wire tmpOE__LIGHTS_OUT_HIGH_net_6[493] = one[9]
Removing Lhs of wire tmpOE__LIGHTS_OUT_HIGH_net_5[494] = one[9]
Removing Lhs of wire tmpOE__LIGHTS_OUT_HIGH_net_4[495] = one[9]
Removing Lhs of wire tmpOE__LIGHTS_OUT_HIGH_net_3[496] = one[9]
Removing Lhs of wire tmpOE__LIGHTS_OUT_HIGH_net_2[497] = one[9]
Removing Lhs of wire tmpOE__LIGHTS_OUT_HIGH_net_1[498] = one[9]
Removing Lhs of wire tmpOE__LIGHTS_OUT_HIGH_net_0[499] = one[9]
Removing Lhs of wire \DB_P1_HIGH:DEBOUNCER[0]:d_sync_0\\D\[518] = Net_64_0[66]
Removing Lhs of wire \DB_P1_HIGH:DEBOUNCER[0]:d_sync_1\\D\[519] = Net_111_0[68]
Removing Lhs of wire Net_50_0D[520] = zero[4]
Removing Lhs of wire Net_48_0D[521] = zero[4]
Removing Lhs of wire Net_49_0D[522] = zero[4]
Removing Lhs of wire \DB_P1_HIGH:DEBOUNCER[1]:d_sync_0\\D\[523] = Net_64_1[73]
Removing Lhs of wire \DB_P1_HIGH:DEBOUNCER[1]:d_sync_1\\D\[524] = Net_111_1[75]
Removing Lhs of wire Net_50_1D[525] = zero[4]
Removing Lhs of wire Net_48_1D[526] = zero[4]
Removing Lhs of wire Net_49_1D[527] = zero[4]
Removing Lhs of wire \DB_P1_HIGH:DEBOUNCER[2]:d_sync_0\\D\[528] = Net_64_2[80]
Removing Lhs of wire \DB_P1_HIGH:DEBOUNCER[2]:d_sync_1\\D\[529] = Net_111_2[82]
Removing Lhs of wire Net_50_2D[530] = zero[4]
Removing Lhs of wire Net_48_2D[531] = zero[4]
Removing Lhs of wire Net_49_2D[532] = zero[4]
Removing Lhs of wire \DB_P1_HIGH:DEBOUNCER[3]:d_sync_0\\D\[533] = Net_64_3[87]
Removing Lhs of wire \DB_P1_HIGH:DEBOUNCER[3]:d_sync_1\\D\[534] = Net_111_3[89]
Removing Lhs of wire Net_50_3D[535] = zero[4]
Removing Lhs of wire Net_48_3D[536] = zero[4]
Removing Lhs of wire Net_49_3D[537] = zero[4]
Removing Lhs of wire \DB_P1_HIGH:DEBOUNCER[4]:d_sync_0\\D\[538] = Net_64_4[94]
Removing Lhs of wire \DB_P1_HIGH:DEBOUNCER[4]:d_sync_1\\D\[539] = Net_111_4[96]
Removing Lhs of wire Net_50_4D[540] = zero[4]
Removing Lhs of wire Net_48_4D[541] = zero[4]
Removing Lhs of wire Net_49_4D[542] = zero[4]
Removing Lhs of wire \DB_P1_HIGH:DEBOUNCER[5]:d_sync_0\\D\[543] = Net_64_5[101]
Removing Lhs of wire \DB_P1_HIGH:DEBOUNCER[5]:d_sync_1\\D\[544] = Net_111_5[103]
Removing Lhs of wire Net_50_5D[545] = zero[4]
Removing Lhs of wire Net_48_5D[546] = zero[4]
Removing Lhs of wire Net_49_5D[547] = zero[4]
Removing Lhs of wire \DB_P1_HIGH:DEBOUNCER[6]:d_sync_0\\D\[548] = Net_64_6[108]
Removing Lhs of wire \DB_P1_HIGH:DEBOUNCER[6]:d_sync_1\\D\[549] = Net_111_6[110]
Removing Lhs of wire Net_50_6D[550] = zero[4]
Removing Lhs of wire Net_48_6D[551] = zero[4]
Removing Lhs of wire Net_49_6D[552] = zero[4]
Removing Lhs of wire \DB_P1_HIGH:DEBOUNCER[7]:d_sync_0\\D\[553] = Net_64_7[115]
Removing Lhs of wire \DB_P1_HIGH:DEBOUNCER[7]:d_sync_1\\D\[554] = Net_111_7[117]
Removing Lhs of wire Net_50_7D[555] = zero[4]
Removing Lhs of wire Net_48_7D[556] = zero[4]
Removing Lhs of wire Net_49_7D[557] = zero[4]
Removing Lhs of wire \DB_P2_LOW:DEBOUNCER[0]:d_sync_0\\D\[558] = Net_68_0[252]
Removing Lhs of wire \DB_P2_LOW:DEBOUNCER[0]:d_sync_1\\D\[559] = Net_122_0[254]
Removing Lhs of wire Net_73_0D[560] = zero[4]
Removing Lhs of wire Net_71_0D[561] = zero[4]
Removing Lhs of wire Net_72_0D[562] = zero[4]
Removing Lhs of wire \DB_P2_LOW:DEBOUNCER[1]:d_sync_0\\D\[563] = Net_68_1[259]
Removing Lhs of wire \DB_P2_LOW:DEBOUNCER[1]:d_sync_1\\D\[564] = Net_122_1[261]
Removing Lhs of wire Net_73_1D[565] = zero[4]
Removing Lhs of wire Net_71_1D[566] = zero[4]
Removing Lhs of wire Net_72_1D[567] = zero[4]
Removing Lhs of wire \DB_P2_LOW:DEBOUNCER[2]:d_sync_0\\D\[568] = Net_68_2[266]
Removing Lhs of wire \DB_P2_LOW:DEBOUNCER[2]:d_sync_1\\D\[569] = Net_122_2[268]
Removing Lhs of wire Net_73_2D[570] = zero[4]
Removing Lhs of wire Net_71_2D[571] = zero[4]
Removing Lhs of wire Net_72_2D[572] = zero[4]
Removing Lhs of wire \DB_P2_LOW:DEBOUNCER[3]:d_sync_0\\D\[573] = Net_68_3[273]
Removing Lhs of wire \DB_P2_LOW:DEBOUNCER[3]:d_sync_1\\D\[574] = Net_122_3[275]
Removing Lhs of wire Net_73_3D[575] = zero[4]
Removing Lhs of wire Net_71_3D[576] = zero[4]
Removing Lhs of wire Net_72_3D[577] = zero[4]
Removing Lhs of wire \DB_P2_LOW:DEBOUNCER[4]:d_sync_0\\D\[578] = Net_68_4[280]
Removing Lhs of wire \DB_P2_LOW:DEBOUNCER[4]:d_sync_1\\D\[579] = Net_122_4[282]
Removing Lhs of wire Net_73_4D[580] = zero[4]
Removing Lhs of wire Net_71_4D[581] = zero[4]
Removing Lhs of wire Net_72_4D[582] = zero[4]
Removing Lhs of wire \DB_P2_LOW:DEBOUNCER[5]:d_sync_0\\D\[583] = Net_68_5[287]
Removing Lhs of wire \DB_P2_LOW:DEBOUNCER[5]:d_sync_1\\D\[584] = Net_122_5[289]
Removing Lhs of wire Net_73_5D[585] = zero[4]
Removing Lhs of wire Net_71_5D[586] = zero[4]
Removing Lhs of wire Net_72_5D[587] = zero[4]
Removing Lhs of wire \DB_P2_LOW:DEBOUNCER[6]:d_sync_0\\D\[588] = Net_68_6[294]
Removing Lhs of wire \DB_P2_LOW:DEBOUNCER[6]:d_sync_1\\D\[589] = Net_122_6[296]
Removing Lhs of wire Net_73_6D[590] = zero[4]
Removing Lhs of wire Net_71_6D[591] = zero[4]
Removing Lhs of wire Net_72_6D[592] = zero[4]
Removing Lhs of wire \DB_P2_LOW:DEBOUNCER[7]:d_sync_0\\D\[593] = Net_68_7[301]
Removing Lhs of wire \DB_P2_LOW:DEBOUNCER[7]:d_sync_1\\D\[594] = Net_122_7[303]
Removing Lhs of wire Net_73_7D[595] = zero[4]
Removing Lhs of wire Net_71_7D[596] = zero[4]
Removing Lhs of wire Net_72_7D[597] = zero[4]
Removing Lhs of wire \DB_P2_HIGH:DEBOUNCER[0]:d_sync_0\\D\[598] = Net_75_0[329]
Removing Lhs of wire \DB_P2_HIGH:DEBOUNCER[0]:d_sync_1\\D\[599] = Net_133_0[331]
Removing Lhs of wire Net_80_0D[600] = zero[4]
Removing Lhs of wire Net_78_0D[601] = zero[4]
Removing Lhs of wire Net_79_0D[602] = zero[4]
Removing Lhs of wire \DB_P2_HIGH:DEBOUNCER[1]:d_sync_0\\D\[603] = Net_75_1[336]
Removing Lhs of wire \DB_P2_HIGH:DEBOUNCER[1]:d_sync_1\\D\[604] = Net_133_1[338]
Removing Lhs of wire Net_80_1D[605] = zero[4]
Removing Lhs of wire Net_78_1D[606] = zero[4]
Removing Lhs of wire Net_79_1D[607] = zero[4]
Removing Lhs of wire \DB_P2_HIGH:DEBOUNCER[2]:d_sync_0\\D\[608] = Net_75_2[343]
Removing Lhs of wire \DB_P2_HIGH:DEBOUNCER[2]:d_sync_1\\D\[609] = Net_133_2[345]
Removing Lhs of wire Net_80_2D[610] = zero[4]
Removing Lhs of wire Net_78_2D[611] = zero[4]
Removing Lhs of wire Net_79_2D[612] = zero[4]
Removing Lhs of wire \DB_P2_HIGH:DEBOUNCER[3]:d_sync_0\\D\[613] = Net_75_3[350]
Removing Lhs of wire \DB_P2_HIGH:DEBOUNCER[3]:d_sync_1\\D\[614] = Net_133_3[352]
Removing Lhs of wire Net_80_3D[615] = zero[4]
Removing Lhs of wire Net_78_3D[616] = zero[4]
Removing Lhs of wire Net_79_3D[617] = zero[4]
Removing Lhs of wire \DB_P2_HIGH:DEBOUNCER[4]:d_sync_0\\D\[618] = Net_75_4[357]
Removing Lhs of wire \DB_P2_HIGH:DEBOUNCER[4]:d_sync_1\\D\[619] = Net_133_4[359]
Removing Lhs of wire Net_80_4D[620] = zero[4]
Removing Lhs of wire Net_78_4D[621] = zero[4]
Removing Lhs of wire Net_79_4D[622] = zero[4]
Removing Lhs of wire \DB_P2_HIGH:DEBOUNCER[5]:d_sync_0\\D\[623] = Net_75_5[364]
Removing Lhs of wire \DB_P2_HIGH:DEBOUNCER[5]:d_sync_1\\D\[624] = Net_133_5[366]
Removing Lhs of wire Net_80_5D[625] = zero[4]
Removing Lhs of wire Net_78_5D[626] = zero[4]
Removing Lhs of wire Net_79_5D[627] = zero[4]
Removing Lhs of wire \DB_P2_HIGH:DEBOUNCER[6]:d_sync_0\\D\[628] = Net_75_6[371]
Removing Lhs of wire \DB_P2_HIGH:DEBOUNCER[6]:d_sync_1\\D\[629] = Net_133_6[373]
Removing Lhs of wire Net_80_6D[630] = zero[4]
Removing Lhs of wire Net_78_6D[631] = zero[4]
Removing Lhs of wire Net_79_6D[632] = zero[4]
Removing Lhs of wire \DB_P2_HIGH:DEBOUNCER[7]:d_sync_0\\D\[633] = Net_75_7[378]
Removing Lhs of wire \DB_P2_HIGH:DEBOUNCER[7]:d_sync_1\\D\[634] = Net_133_7[380]
Removing Lhs of wire Net_80_7D[635] = zero[4]
Removing Lhs of wire Net_78_7D[636] = zero[4]
Removing Lhs of wire Net_79_7D[637] = zero[4]
Removing Lhs of wire \DB_P1_LOW:DEBOUNCER[0]:d_sync_0\\D\[638] = Net_82_0[406]
Removing Lhs of wire \DB_P1_LOW:DEBOUNCER[0]:d_sync_1\\D\[639] = Net_100_0[136]
Removing Lhs of wire Net_87_0D[640] = zero[4]
Removing Lhs of wire Net_85_0D[641] = zero[4]
Removing Lhs of wire Net_86_0D[642] = zero[4]
Removing Lhs of wire \DB_P1_LOW:DEBOUNCER[1]:d_sync_0\\D\[643] = Net_82_1[412]
Removing Lhs of wire \DB_P1_LOW:DEBOUNCER[1]:d_sync_1\\D\[644] = Net_100_1[134]
Removing Lhs of wire Net_87_1D[645] = zero[4]
Removing Lhs of wire Net_85_1D[646] = zero[4]
Removing Lhs of wire Net_86_1D[647] = zero[4]
Removing Lhs of wire \DB_P1_LOW:DEBOUNCER[2]:d_sync_0\\D\[648] = Net_82_2[418]
Removing Lhs of wire \DB_P1_LOW:DEBOUNCER[2]:d_sync_1\\D\[649] = Net_100_2[132]
Removing Lhs of wire Net_87_2D[650] = zero[4]
Removing Lhs of wire Net_85_2D[651] = zero[4]
Removing Lhs of wire Net_86_2D[652] = zero[4]
Removing Lhs of wire \DB_P1_LOW:DEBOUNCER[3]:d_sync_0\\D\[653] = Net_82_3[424]
Removing Lhs of wire \DB_P1_LOW:DEBOUNCER[3]:d_sync_1\\D\[654] = Net_100_3[130]
Removing Lhs of wire Net_87_3D[655] = zero[4]
Removing Lhs of wire Net_85_3D[656] = zero[4]
Removing Lhs of wire Net_86_3D[657] = zero[4]
Removing Lhs of wire \DB_P1_LOW:DEBOUNCER[4]:d_sync_0\\D\[658] = Net_82_4[430]
Removing Lhs of wire \DB_P1_LOW:DEBOUNCER[4]:d_sync_1\\D\[659] = Net_100_4[128]
Removing Lhs of wire Net_87_4D[660] = zero[4]
Removing Lhs of wire Net_85_4D[661] = zero[4]
Removing Lhs of wire Net_86_4D[662] = zero[4]
Removing Lhs of wire \DB_P1_LOW:DEBOUNCER[5]:d_sync_0\\D\[663] = Net_82_5[436]
Removing Lhs of wire \DB_P1_LOW:DEBOUNCER[5]:d_sync_1\\D\[664] = Net_100_5[126]
Removing Lhs of wire Net_87_5D[665] = zero[4]
Removing Lhs of wire Net_85_5D[666] = zero[4]
Removing Lhs of wire Net_86_5D[667] = zero[4]
Removing Lhs of wire \DB_P1_LOW:DEBOUNCER[6]:d_sync_0\\D\[668] = Net_82_6[442]
Removing Lhs of wire \DB_P1_LOW:DEBOUNCER[6]:d_sync_1\\D\[669] = Net_100_6[124]
Removing Lhs of wire Net_87_6D[670] = zero[4]
Removing Lhs of wire Net_85_6D[671] = zero[4]
Removing Lhs of wire Net_86_6D[672] = zero[4]
Removing Lhs of wire \DB_P1_LOW:DEBOUNCER[7]:d_sync_0\\D\[673] = Net_82_7[448]
Removing Lhs of wire \DB_P1_LOW:DEBOUNCER[7]:d_sync_1\\D\[674] = Net_100_7[122]
Removing Lhs of wire Net_87_7D[675] = zero[4]
Removing Lhs of wire Net_85_7D[676] = zero[4]
Removing Lhs of wire Net_86_7D[677] = zero[4]

------------------------------------------------------
Aliased 0 equations, 310 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Kate\Documents\PSoC Creator\ITG-IO\IOPCB.cydsn\IOPCB.cyprj" -dcpsoc3 IOPCB.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.421ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Sunday, 14 May 2017 18:51:21
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kate\Documents\PSoC Creator\ITG-IO\IOPCB.cydsn\IOPCB.cyprj -d CY8C5868AXI-LP032 IOPCB.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: Net_50_0 from registered to combinatorial
    Converted constant MacroCell: Net_48_0 from registered to combinatorial
    Converted constant MacroCell: Net_49_0 from registered to combinatorial
    Converted constant MacroCell: Net_50_1 from registered to combinatorial
    Converted constant MacroCell: Net_48_1 from registered to combinatorial
    Converted constant MacroCell: Net_49_1 from registered to combinatorial
    Converted constant MacroCell: Net_50_2 from registered to combinatorial
    Converted constant MacroCell: Net_48_2 from registered to combinatorial
    Converted constant MacroCell: Net_49_2 from registered to combinatorial
    Converted constant MacroCell: Net_50_3 from registered to combinatorial
    Converted constant MacroCell: Net_48_3 from registered to combinatorial
    Converted constant MacroCell: Net_49_3 from registered to combinatorial
    Converted constant MacroCell: Net_50_4 from registered to combinatorial
    Converted constant MacroCell: Net_48_4 from registered to combinatorial
    Converted constant MacroCell: Net_49_4 from registered to combinatorial
    Converted constant MacroCell: Net_50_5 from registered to combinatorial
    Converted constant MacroCell: Net_48_5 from registered to combinatorial
    Converted constant MacroCell: Net_49_5 from registered to combinatorial
    Converted constant MacroCell: Net_50_6 from registered to combinatorial
    Converted constant MacroCell: Net_48_6 from registered to combinatorial
    Converted constant MacroCell: Net_49_6 from registered to combinatorial
    Converted constant MacroCell: Net_50_7 from registered to combinatorial
    Converted constant MacroCell: Net_48_7 from registered to combinatorial
    Converted constant MacroCell: Net_49_7 from registered to combinatorial
    Converted constant MacroCell: Net_73_0 from registered to combinatorial
    Converted constant MacroCell: Net_71_0 from registered to combinatorial
    Converted constant MacroCell: Net_72_0 from registered to combinatorial
    Converted constant MacroCell: Net_73_1 from registered to combinatorial
    Converted constant MacroCell: Net_71_1 from registered to combinatorial
    Converted constant MacroCell: Net_72_1 from registered to combinatorial
    Converted constant MacroCell: Net_73_2 from registered to combinatorial
    Converted constant MacroCell: Net_71_2 from registered to combinatorial
    Converted constant MacroCell: Net_72_2 from registered to combinatorial
    Converted constant MacroCell: Net_73_3 from registered to combinatorial
    Converted constant MacroCell: Net_71_3 from registered to combinatorial
    Converted constant MacroCell: Net_72_3 from registered to combinatorial
    Converted constant MacroCell: Net_73_4 from registered to combinatorial
    Converted constant MacroCell: Net_71_4 from registered to combinatorial
    Converted constant MacroCell: Net_72_4 from registered to combinatorial
    Converted constant MacroCell: Net_73_5 from registered to combinatorial
    Converted constant MacroCell: Net_71_5 from registered to combinatorial
    Converted constant MacroCell: Net_72_5 from registered to combinatorial
    Converted constant MacroCell: Net_73_6 from registered to combinatorial
    Converted constant MacroCell: Net_71_6 from registered to combinatorial
    Converted constant MacroCell: Net_72_6 from registered to combinatorial
    Converted constant MacroCell: Net_73_7 from registered to combinatorial
    Converted constant MacroCell: Net_71_7 from registered to combinatorial
    Converted constant MacroCell: Net_72_7 from registered to combinatorial
    Converted constant MacroCell: Net_80_0 from registered to combinatorial
    Converted constant MacroCell: Net_78_0 from registered to combinatorial
    Converted constant MacroCell: Net_79_0 from registered to combinatorial
    Converted constant MacroCell: Net_80_1 from registered to combinatorial
    Converted constant MacroCell: Net_78_1 from registered to combinatorial
    Converted constant MacroCell: Net_79_1 from registered to combinatorial
    Converted constant MacroCell: Net_80_2 from registered to combinatorial
    Converted constant MacroCell: Net_78_2 from registered to combinatorial
    Converted constant MacroCell: Net_79_2 from registered to combinatorial
    Converted constant MacroCell: Net_80_3 from registered to combinatorial
    Converted constant MacroCell: Net_78_3 from registered to combinatorial
    Converted constant MacroCell: Net_79_3 from registered to combinatorial
    Converted constant MacroCell: Net_80_4 from registered to combinatorial
    Converted constant MacroCell: Net_78_4 from registered to combinatorial
    Converted constant MacroCell: Net_79_4 from registered to combinatorial
    Converted constant MacroCell: Net_80_5 from registered to combinatorial
    Converted constant MacroCell: Net_78_5 from registered to combinatorial
    Converted constant MacroCell: Net_79_5 from registered to combinatorial
    Converted constant MacroCell: Net_80_6 from registered to combinatorial
    Converted constant MacroCell: Net_78_6 from registered to combinatorial
    Converted constant MacroCell: Net_79_6 from registered to combinatorial
    Converted constant MacroCell: Net_80_7 from registered to combinatorial
    Converted constant MacroCell: Net_78_7 from registered to combinatorial
    Converted constant MacroCell: Net_79_7 from registered to combinatorial
    Converted constant MacroCell: Net_87_0 from registered to combinatorial
    Converted constant MacroCell: Net_85_0 from registered to combinatorial
    Converted constant MacroCell: Net_86_0 from registered to combinatorial
    Converted constant MacroCell: Net_87_1 from registered to combinatorial
    Converted constant MacroCell: Net_85_1 from registered to combinatorial
    Converted constant MacroCell: Net_86_1 from registered to combinatorial
    Converted constant MacroCell: Net_87_2 from registered to combinatorial
    Converted constant MacroCell: Net_85_2 from registered to combinatorial
    Converted constant MacroCell: Net_86_2 from registered to combinatorial
    Converted constant MacroCell: Net_87_3 from registered to combinatorial
    Converted constant MacroCell: Net_85_3 from registered to combinatorial
    Converted constant MacroCell: Net_86_3 from registered to combinatorial
    Converted constant MacroCell: Net_87_4 from registered to combinatorial
    Converted constant MacroCell: Net_85_4 from registered to combinatorial
    Converted constant MacroCell: Net_86_4 from registered to combinatorial
    Converted constant MacroCell: Net_87_5 from registered to combinatorial
    Converted constant MacroCell: Net_85_5 from registered to combinatorial
    Converted constant MacroCell: Net_86_5 from registered to combinatorial
    Converted constant MacroCell: Net_87_6 from registered to combinatorial
    Converted constant MacroCell: Net_85_6 from registered to combinatorial
    Converted constant MacroCell: Net_86_6 from registered to combinatorial
    Converted constant MacroCell: Net_87_7 from registered to combinatorial
    Converted constant MacroCell: Net_85_7 from registered to combinatorial
    Converted constant MacroCell: Net_86_7 from registered to combinatorial
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "\USBFS:Dm(0)\". (App=cydsfit)
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "\USBFS:Dp(0)\". (App=cydsfit)
Assigning clock BUS_CLK to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'ScBoostClk'. Fanout=0, Signal=ClockBlock_ScBoostClk
    Digital Clock 0: Automatic-assigning  clock 'CLK_Debounce'. Fanout=4, Signal=Net_41
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \DB_P1_HIGH:ClkSync\: with output requested to be synchronous
        ClockIn: CLK_Debounce was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLK_Debounce, EnableOut: Constant 1
    UDB Clk/Enable \DB_P2_LOW:ClkSync\: with output requested to be synchronous
        ClockIn: CLK_Debounce was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLK_Debounce, EnableOut: Constant 1
    UDB Clk/Enable \DB_P2_HIGH:ClkSync\: with output requested to be synchronous
        ClockIn: CLK_Debounce was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLK_Debounce, EnableOut: Constant 1
    UDB Clk/Enable \DB_P1_LOW:ClkSync\: with output requested to be synchronous
        ClockIn: CLK_Debounce was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLK_Debounce, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \USBFS:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dm(0)\__PA ,
            analog_term => \USBFS:Net_597\ ,
            pad => \USBFS:Dm(0)_PAD\ );
        Properties:
        {
            port_location = "PORT(15,7)"
        }

    Pin : Name = \USBFS:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dp(0)\__PA ,
            analog_term => \USBFS:Net_1000\ ,
            pad => \USBFS:Dp(0)_PAD\ );
        Properties:
        {
            port_location = "PORT(15,6)"
        }

    Pin : Name = LIGHTS_OUT_LOW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIGHTS_OUT_LOW(0)__PA ,
            input => Net_177_0 ,
            pad => LIGHTS_OUT_LOW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIGHTS_OUT_LOW(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIGHTS_OUT_LOW(1)__PA ,
            input => Net_177_1 ,
            pad => LIGHTS_OUT_LOW(1)_PAD );
        Properties:
        {
        }

    Pin : Name = LIGHTS_OUT_LOW(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIGHTS_OUT_LOW(2)__PA ,
            input => Net_177_2 ,
            pad => LIGHTS_OUT_LOW(2)_PAD );
        Properties:
        {
        }

    Pin : Name = LIGHTS_OUT_LOW(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIGHTS_OUT_LOW(3)__PA ,
            input => Net_177_3 ,
            pad => LIGHTS_OUT_LOW(3)_PAD );
        Properties:
        {
        }

    Pin : Name = LIGHTS_OUT_LOW(4)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIGHTS_OUT_LOW(4)__PA ,
            input => Net_177_4 ,
            pad => LIGHTS_OUT_LOW(4)_PAD );
        Properties:
        {
        }

    Pin : Name = LIGHTS_OUT_LOW(5)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIGHTS_OUT_LOW(5)__PA ,
            input => Net_177_5 ,
            pad => LIGHTS_OUT_LOW(5)_PAD );
        Properties:
        {
        }

    Pin : Name = LIGHTS_OUT_LOW(6)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIGHTS_OUT_LOW(6)__PA ,
            input => Net_177_6 ,
            pad => LIGHTS_OUT_LOW(6)_PAD );
        Properties:
        {
        }

    Pin : Name = LIGHTS_OUT_LOW(7)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIGHTS_OUT_LOW(7)__PA ,
            input => Net_177_7 ,
            pad => LIGHTS_OUT_LOW(7)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_HIGH(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_HIGH(0)__PA ,
            fb => Net_64_0 ,
            pad => P1_HIGH(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_HIGH(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_HIGH(1)__PA ,
            fb => Net_64_1 ,
            pad => P1_HIGH(1)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_HIGH(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_HIGH(2)__PA ,
            fb => Net_64_2 ,
            pad => P1_HIGH(2)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_HIGH(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_HIGH(3)__PA ,
            fb => Net_64_3 ,
            pad => P1_HIGH(3)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_HIGH(4)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_HIGH(4)__PA ,
            fb => Net_64_4 ,
            pad => P1_HIGH(4)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_HIGH(5)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_HIGH(5)__PA ,
            fb => Net_64_5 ,
            pad => P1_HIGH(5)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_HIGH(6)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_HIGH(6)__PA ,
            fb => Net_64_6 ,
            pad => P1_HIGH(6)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_HIGH(7)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_HIGH(7)__PA ,
            fb => Net_64_7 ,
            pad => P1_HIGH(7)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_LOW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_LOW(0)__PA ,
            fb => Net_68_0 ,
            pad => P2_LOW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_LOW(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_LOW(1)__PA ,
            fb => Net_68_1 ,
            pad => P2_LOW(1)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_LOW(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_LOW(2)__PA ,
            fb => Net_68_2 ,
            pad => P2_LOW(2)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_LOW(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_LOW(3)__PA ,
            fb => Net_68_3 ,
            pad => P2_LOW(3)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_LOW(4)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_LOW(4)__PA ,
            fb => Net_68_4 ,
            pad => P2_LOW(4)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_LOW(5)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_LOW(5)__PA ,
            fb => Net_68_5 ,
            pad => P2_LOW(5)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_LOW(6)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_LOW(6)__PA ,
            fb => Net_68_6 ,
            pad => P2_LOW(6)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_LOW(7)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_LOW(7)__PA ,
            fb => Net_68_7 ,
            pad => P2_LOW(7)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_HIGH(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_HIGH(0)__PA ,
            fb => Net_75_0 ,
            pad => P2_HIGH(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_HIGH(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_HIGH(1)__PA ,
            fb => Net_75_1 ,
            pad => P2_HIGH(1)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_HIGH(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_HIGH(2)__PA ,
            fb => Net_75_2 ,
            pad => P2_HIGH(2)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_HIGH(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_HIGH(3)__PA ,
            fb => Net_75_3 ,
            pad => P2_HIGH(3)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_HIGH(4)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_HIGH(4)__PA ,
            fb => Net_75_4 ,
            pad => P2_HIGH(4)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_HIGH(5)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_HIGH(5)__PA ,
            fb => Net_75_5 ,
            pad => P2_HIGH(5)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_HIGH(6)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_HIGH(6)__PA ,
            fb => Net_75_6 ,
            pad => P2_HIGH(6)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_HIGH(7)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_HIGH(7)__PA ,
            fb => Net_75_7 ,
            pad => P2_HIGH(7)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_LOW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_LOW(0)__PA ,
            fb => Net_82_0 ,
            pad => P1_LOW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_LOW(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_LOW(1)__PA ,
            fb => Net_82_1 ,
            pad => P1_LOW(1)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_LOW(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_LOW(2)__PA ,
            fb => Net_82_2 ,
            pad => P1_LOW(2)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_LOW(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_LOW(3)__PA ,
            fb => Net_82_3 ,
            pad => P1_LOW(3)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_LOW(4)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_LOW(4)__PA ,
            fb => Net_82_4 ,
            pad => P1_LOW(4)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_LOW(5)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_LOW(5)__PA ,
            fb => Net_82_5 ,
            pad => P1_LOW(5)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_LOW(6)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_LOW(6)__PA ,
            fb => Net_82_6 ,
            pad => P1_LOW(6)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_LOW(7)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_LOW(7)__PA ,
            fb => Net_82_7 ,
            pad => P1_LOW(7)_PAD );
        Properties:
        {
        }

    Pin : Name = LIGHTS_OUT_HIGH(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIGHTS_OUT_HIGH(0)__PA ,
            input => Net_178_0 ,
            pad => LIGHTS_OUT_HIGH(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIGHTS_OUT_HIGH(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIGHTS_OUT_HIGH(1)__PA ,
            input => Net_178_1 ,
            pad => LIGHTS_OUT_HIGH(1)_PAD );
        Properties:
        {
        }

    Pin : Name = LIGHTS_OUT_HIGH(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIGHTS_OUT_HIGH(2)__PA ,
            input => Net_178_2 ,
            pad => LIGHTS_OUT_HIGH(2)_PAD );
        Properties:
        {
        }

    Pin : Name = LIGHTS_OUT_HIGH(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIGHTS_OUT_HIGH(3)__PA ,
            input => Net_178_3 ,
            pad => LIGHTS_OUT_HIGH(3)_PAD );
        Properties:
        {
        }

    Pin : Name = LIGHTS_OUT_HIGH(4)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIGHTS_OUT_HIGH(4)__PA ,
            input => Net_178_4 ,
            pad => LIGHTS_OUT_HIGH(4)_PAD );
        Properties:
        {
        }

    Pin : Name = LIGHTS_OUT_HIGH(5)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIGHTS_OUT_HIGH(5)__PA ,
            input => Net_178_5 ,
            pad => LIGHTS_OUT_HIGH(5)_PAD );
        Properties:
        {
        }

    Pin : Name = LIGHTS_OUT_HIGH(6)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIGHTS_OUT_HIGH(6)__PA ,
            input => Net_178_6 ,
            pad => LIGHTS_OUT_HIGH(6)_PAD );
        Properties:
        {
        }

    Pin : Name = LIGHTS_OUT_HIGH(7)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIGHTS_OUT_HIGH(7)__PA ,
            input => Net_178_7 ,
            pad => LIGHTS_OUT_HIGH(7)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_111_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_64_0
        );
        Output = Net_111_0 (fanout=1)

    MacroCell: Name=Net_111_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_64_1
        );
        Output = Net_111_1 (fanout=1)

    MacroCell: Name=Net_111_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_64_2
        );
        Output = Net_111_2 (fanout=1)

    MacroCell: Name=Net_111_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_64_3
        );
        Output = Net_111_3 (fanout=1)

    MacroCell: Name=Net_111_4, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_64_4
        );
        Output = Net_111_4 (fanout=1)

    MacroCell: Name=Net_111_5, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_64_5
        );
        Output = Net_111_5 (fanout=1)

    MacroCell: Name=Net_111_6, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_64_6
        );
        Output = Net_111_6 (fanout=1)

    MacroCell: Name=Net_111_7, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_64_7
        );
        Output = Net_111_7 (fanout=1)

    MacroCell: Name=Net_122_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_68_0
        );
        Output = Net_122_0 (fanout=1)

    MacroCell: Name=Net_122_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_68_1
        );
        Output = Net_122_1 (fanout=1)

    MacroCell: Name=Net_122_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_68_2
        );
        Output = Net_122_2 (fanout=1)

    MacroCell: Name=Net_122_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_68_3
        );
        Output = Net_122_3 (fanout=1)

    MacroCell: Name=Net_122_4, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_68_4
        );
        Output = Net_122_4 (fanout=1)

    MacroCell: Name=Net_122_5, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_68_5
        );
        Output = Net_122_5 (fanout=1)

    MacroCell: Name=Net_122_6, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_68_6
        );
        Output = Net_122_6 (fanout=1)

    MacroCell: Name=Net_122_7, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_68_7
        );
        Output = Net_122_7 (fanout=1)

    MacroCell: Name=Net_133_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_75_0
        );
        Output = Net_133_0 (fanout=1)

    MacroCell: Name=Net_133_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_75_1
        );
        Output = Net_133_1 (fanout=1)

    MacroCell: Name=Net_133_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_75_2
        );
        Output = Net_133_2 (fanout=1)

    MacroCell: Name=Net_133_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_75_3
        );
        Output = Net_133_3 (fanout=1)

    MacroCell: Name=Net_133_4, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_75_4
        );
        Output = Net_133_4 (fanout=1)

    MacroCell: Name=Net_133_5, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_75_5
        );
        Output = Net_133_5 (fanout=1)

    MacroCell: Name=Net_133_6, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_75_6
        );
        Output = Net_133_6 (fanout=1)

    MacroCell: Name=Net_133_7, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_75_7
        );
        Output = Net_133_7 (fanout=1)

    MacroCell: Name=Net_100_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_82_0
        );
        Output = Net_100_0 (fanout=1)

    MacroCell: Name=Net_100_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_82_1
        );
        Output = Net_100_1 (fanout=1)

    MacroCell: Name=Net_100_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_82_2
        );
        Output = Net_100_2 (fanout=1)

    MacroCell: Name=Net_100_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_82_3
        );
        Output = Net_100_3 (fanout=1)

    MacroCell: Name=Net_100_4, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_82_4
        );
        Output = Net_100_4 (fanout=1)

    MacroCell: Name=Net_100_5, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_82_5
        );
        Output = Net_100_5 (fanout=1)

    MacroCell: Name=Net_100_6, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_82_6
        );
        Output = Net_100_6 (fanout=1)

    MacroCell: Name=Net_100_7, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_82_7
        );
        Output = Net_100_7 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\SR_P1_LOW:sts:sts_reg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_7 => Net_100_7 ,
            status_6 => Net_100_6 ,
            status_5 => Net_100_5 ,
            status_4 => Net_100_4 ,
            status_3 => Net_100_3 ,
            status_2 => Net_100_2 ,
            status_1 => Net_100_1 ,
            status_0 => Net_100_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "11111111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statuscell: Name =\SR_P1_HIGH:sts:sts_reg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_7 => Net_111_7 ,
            status_6 => Net_111_6 ,
            status_5 => Net_111_5 ,
            status_4 => Net_111_4 ,
            status_3 => Net_111_3 ,
            status_2 => Net_111_2 ,
            status_1 => Net_111_1 ,
            status_0 => Net_111_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "11111111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statuscell: Name =\SR_P2_LOW:sts:sts_reg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_7 => Net_122_7 ,
            status_6 => Net_122_6 ,
            status_5 => Net_122_5 ,
            status_4 => Net_122_4 ,
            status_3 => Net_122_3 ,
            status_2 => Net_122_2 ,
            status_1 => Net_122_1 ,
            status_0 => Net_122_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "11111111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statuscell: Name =\SR_P2_HIGH:sts:sts_reg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_7 => Net_133_7 ,
            status_6 => Net_133_6 ,
            status_5 => Net_133_5 ,
            status_4 => Net_133_4 ,
            status_3 => Net_133_3 ,
            status_2 => Net_133_2 ,
            status_1 => Net_133_1 ,
            status_0 => Net_133_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "11111111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\LIGHTS_HIGH:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_178_7 ,
            control_6 => Net_178_6 ,
            control_5 => Net_178_5 ,
            control_4 => Net_178_4 ,
            control_3 => Net_178_3 ,
            control_2 => Net_178_2 ,
            control_1 => Net_178_1 ,
            control_0 => Net_178_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LIGHTS_LOW:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_177_7 ,
            control_6 => Net_177_6 ,
            control_5 => Net_177_5 ,
            control_4 => Net_177_4 ,
            control_3 => Net_177_3 ,
            control_2 => Net_177_2 ,
            control_1 => Net_177_1 ,
            control_0 => Net_177_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ord_int\
        PORT MAP (
            interrupt => \USBFS:Net_95\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_1\
        PORT MAP (
            interrupt => \USBFS:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    7 :   25 :   32 : 21.88 %
IO                            :   56 :   16 :   72 : 77.78 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   32 :  160 :  192 : 16.67 %
  Unique P-terms              :   32 :  352 :  384 :  8.33 %
  Total P-terms               :   32 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    4 :   20 :   24 : 16.67 %
    Status Registers          :    4 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.062ms
Tech Mapping phase: Elapsed time ==> 0s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(12)][IoId=(0)] : LIGHTS_OUT_HIGH(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : LIGHTS_OUT_HIGH(1) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : LIGHTS_OUT_HIGH(2) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : LIGHTS_OUT_HIGH(3) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : LIGHTS_OUT_HIGH(4) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : LIGHTS_OUT_HIGH(5) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : LIGHTS_OUT_HIGH(6) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : LIGHTS_OUT_HIGH(7) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : LIGHTS_OUT_LOW(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : LIGHTS_OUT_LOW(1) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : LIGHTS_OUT_LOW(2) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : LIGHTS_OUT_LOW(3) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : LIGHTS_OUT_LOW(4) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : LIGHTS_OUT_LOW(5) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : LIGHTS_OUT_LOW(6) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : LIGHTS_OUT_LOW(7) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : P1_HIGH(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : P1_HIGH(1) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : P1_HIGH(2) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : P1_HIGH(3) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : P1_HIGH(4) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : P1_HIGH(5) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : P1_HIGH(6) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : P1_HIGH(7) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : P1_LOW(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : P1_LOW(1) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : P1_LOW(2) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : P1_LOW(3) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : P1_LOW(4) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : P1_LOW(5) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : P1_LOW(6) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : P1_LOW(7) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : P2_HIGH(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : P2_HIGH(1) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : P2_HIGH(2) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : P2_HIGH(3) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : P2_HIGH(4) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : P2_HIGH(5) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : P2_HIGH(6) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : P2_HIGH(7) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : P2_LOW(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : P2_LOW(1) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : P2_LOW(2) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : P2_LOW(3) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : P2_LOW(4) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : P2_LOW(5) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : P2_LOW(6) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : P2_LOW(7) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBFS:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBFS:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBFS:USB\
Analog Placement phase: Elapsed time ==> 0s.035ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.011ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :   40 :   48 :  16.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.00
                   Pterms :            4.00
               Macrocells :            4.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          5 :       6.40 :       6.40
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_122_2, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_68_2
        );
        Output = Net_122_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_122_3, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_68_3
        );
        Output = Net_122_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_122_0, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_68_0
        );
        Output = Net_122_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_122_6, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_68_6
        );
        Output = Net_122_6 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_122_4, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_68_4
        );
        Output = Net_122_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_122_1, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_68_1
        );
        Output = Net_122_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_122_5, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_68_5
        );
        Output = Net_122_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_122_7, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_68_7
        );
        Output = Net_122_7 (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\SR_P2_LOW:sts:sts_reg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_7 => Net_122_7 ,
        status_6 => Net_122_6 ,
        status_5 => Net_122_5 ,
        status_4 => Net_122_4 ,
        status_3 => Net_122_3 ,
        status_2 => Net_122_2 ,
        status_1 => Net_122_1 ,
        status_0 => Net_122_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "11111111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_133_0, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_75_0
        );
        Output = Net_133_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_133_1, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_75_1
        );
        Output = Net_133_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_133_3, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_75_3
        );
        Output = Net_133_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_133_2, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_75_2
        );
        Output = Net_133_2 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_133_4, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_75_4
        );
        Output = Net_133_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_133_5, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_75_5
        );
        Output = Net_133_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_133_6, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_75_6
        );
        Output = Net_133_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_133_7, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_75_7
        );
        Output = Net_133_7 (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\SR_P2_HIGH:sts:sts_reg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_7 => Net_133_7 ,
        status_6 => Net_133_6 ,
        status_5 => Net_133_5 ,
        status_4 => Net_133_4 ,
        status_3 => Net_133_3 ,
        status_2 => Net_133_2 ,
        status_1 => Net_133_1 ,
        status_0 => Net_133_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "11111111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
controlcell: Name =\LIGHTS_LOW:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_177_7 ,
        control_6 => Net_177_6 ,
        control_5 => Net_177_5 ,
        control_4 => Net_177_4 ,
        control_3 => Net_177_3 ,
        control_2 => Net_177_2 ,
        control_1 => Net_177_1 ,
        control_0 => Net_177_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_111_3, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_64_3
        );
        Output = Net_111_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_111_0, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_64_0
        );
        Output = Net_111_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_111_1, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_64_1
        );
        Output = Net_111_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_111_6, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_64_6
        );
        Output = Net_111_6 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_111_7, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_64_7
        );
        Output = Net_111_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_111_2, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_64_2
        );
        Output = Net_111_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_111_4, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_64_4
        );
        Output = Net_111_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_111_5, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_64_5
        );
        Output = Net_111_5 (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\SR_P1_HIGH:sts:sts_reg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_7 => Net_111_7 ,
        status_6 => Net_111_6 ,
        status_5 => Net_111_5 ,
        status_4 => Net_111_4 ,
        status_3 => Net_111_3 ,
        status_2 => Net_111_2 ,
        status_1 => Net_111_1 ,
        status_0 => Net_111_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "11111111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\LIGHTS_HIGH:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_178_7 ,
        control_6 => Net_178_6 ,
        control_5 => Net_178_5 ,
        control_4 => Net_178_4 ,
        control_3 => Net_178_3 ,
        control_2 => Net_178_2 ,
        control_1 => Net_178_1 ,
        control_0 => Net_178_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_100_0, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_82_0
        );
        Output = Net_100_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_100_6, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_82_6
        );
        Output = Net_100_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_100_5, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_82_5
        );
        Output = Net_100_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_100_7, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_82_7
        );
        Output = Net_100_7 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_100_4, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_82_4
        );
        Output = Net_100_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_100_3, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_82_3
        );
        Output = Net_100_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_100_1, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_82_1
        );
        Output = Net_100_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_100_2, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_82_2
        );
        Output = Net_100_2 (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\SR_P1_LOW:sts:sts_reg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_7 => Net_100_7 ,
        status_6 => Net_100_6 ,
        status_5 => Net_100_5 ,
        status_4 => Net_100_4 ,
        status_3 => Net_100_3 ,
        status_2 => Net_100_2 ,
        status_1 => Net_100_1 ,
        status_0 => Net_100_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "11111111"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\USBFS:ep_1\
        PORT MAP (
            interrupt => \USBFS:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(25)] 
    interrupt: Name =\USBFS:ord_int\
        PORT MAP (
            interrupt => \USBFS:Net_95\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = P1_HIGH(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_HIGH(0)__PA ,
        fb => Net_64_0 ,
        pad => P1_HIGH(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P1_HIGH(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_HIGH(1)__PA ,
        fb => Net_64_1 ,
        pad => P1_HIGH(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P1_HIGH(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_HIGH(2)__PA ,
        fb => Net_64_2 ,
        pad => P1_HIGH(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P1_HIGH(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_HIGH(3)__PA ,
        fb => Net_64_3 ,
        pad => P1_HIGH(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P1_HIGH(4)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_HIGH(4)__PA ,
        fb => Net_64_4 ,
        pad => P1_HIGH(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P1_HIGH(5)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_HIGH(5)__PA ,
        fb => Net_64_5 ,
        pad => P1_HIGH(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P1_HIGH(6)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_HIGH(6)__PA ,
        fb => Net_64_6 ,
        pad => P1_HIGH(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P1_HIGH(7)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_HIGH(7)__PA ,
        fb => Net_64_7 ,
        pad => P1_HIGH(7)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = P2_LOW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_LOW(0)__PA ,
        fb => Net_68_0 ,
        pad => P2_LOW(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P2_LOW(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_LOW(1)__PA ,
        fb => Net_68_1 ,
        pad => P2_LOW(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P2_LOW(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_LOW(2)__PA ,
        fb => Net_68_2 ,
        pad => P2_LOW(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P2_LOW(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_LOW(3)__PA ,
        fb => Net_68_3 ,
        pad => P2_LOW(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P2_LOW(4)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_LOW(4)__PA ,
        fb => Net_68_4 ,
        pad => P2_LOW(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P2_LOW(5)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_LOW(5)__PA ,
        fb => Net_68_5 ,
        pad => P2_LOW(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P2_LOW(6)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_LOW(6)__PA ,
        fb => Net_68_6 ,
        pad => P2_LOW(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P2_LOW(7)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_LOW(7)__PA ,
        fb => Net_68_7 ,
        pad => P2_LOW(7)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = LIGHTS_OUT_LOW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIGHTS_OUT_LOW(0)__PA ,
        input => Net_177_0 ,
        pad => LIGHTS_OUT_LOW(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LIGHTS_OUT_LOW(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIGHTS_OUT_LOW(1)__PA ,
        input => Net_177_1 ,
        pad => LIGHTS_OUT_LOW(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LIGHTS_OUT_LOW(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIGHTS_OUT_LOW(2)__PA ,
        input => Net_177_2 ,
        pad => LIGHTS_OUT_LOW(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LIGHTS_OUT_LOW(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIGHTS_OUT_LOW(3)__PA ,
        input => Net_177_3 ,
        pad => LIGHTS_OUT_LOW(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LIGHTS_OUT_LOW(4)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIGHTS_OUT_LOW(4)__PA ,
        input => Net_177_4 ,
        pad => LIGHTS_OUT_LOW(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LIGHTS_OUT_LOW(5)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIGHTS_OUT_LOW(5)__PA ,
        input => Net_177_5 ,
        pad => LIGHTS_OUT_LOW(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LIGHTS_OUT_LOW(6)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIGHTS_OUT_LOW(6)__PA ,
        input => Net_177_6 ,
        pad => LIGHTS_OUT_LOW(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LIGHTS_OUT_LOW(7)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIGHTS_OUT_LOW(7)__PA ,
        input => Net_177_7 ,
        pad => LIGHTS_OUT_LOW(7)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = P1_LOW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_LOW(0)__PA ,
        fb => Net_82_0 ,
        pad => P1_LOW(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P1_LOW(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_LOW(1)__PA ,
        fb => Net_82_1 ,
        pad => P1_LOW(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P1_LOW(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_LOW(2)__PA ,
        fb => Net_82_2 ,
        pad => P1_LOW(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P1_LOW(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_LOW(3)__PA ,
        fb => Net_82_3 ,
        pad => P1_LOW(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P1_LOW(4)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_LOW(4)__PA ,
        fb => Net_82_4 ,
        pad => P1_LOW(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P1_LOW(5)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_LOW(5)__PA ,
        fb => Net_82_5 ,
        pad => P1_LOW(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P1_LOW(6)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_LOW(6)__PA ,
        fb => Net_82_6 ,
        pad => P1_LOW(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P1_LOW(7)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_LOW(7)__PA ,
        fb => Net_82_7 ,
        pad => P1_LOW(7)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = P2_HIGH(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_HIGH(0)__PA ,
        fb => Net_75_0 ,
        pad => P2_HIGH(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P2_HIGH(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_HIGH(1)__PA ,
        fb => Net_75_1 ,
        pad => P2_HIGH(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P2_HIGH(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_HIGH(2)__PA ,
        fb => Net_75_2 ,
        pad => P2_HIGH(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P2_HIGH(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_HIGH(3)__PA ,
        fb => Net_75_3 ,
        pad => P2_HIGH(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P2_HIGH(4)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_HIGH(4)__PA ,
        fb => Net_75_4 ,
        pad => P2_HIGH(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P2_HIGH(5)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_HIGH(5)__PA ,
        fb => Net_75_5 ,
        pad => P2_HIGH(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P2_HIGH(6)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_HIGH(6)__PA ,
        fb => Net_75_6 ,
        pad => P2_HIGH(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P2_HIGH(7)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_HIGH(7)__PA ,
        fb => Net_75_7 ,
        pad => P2_HIGH(7)_PAD );
    Properties:
    {
    }

Port 6 is empty
Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = LIGHTS_OUT_HIGH(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIGHTS_OUT_HIGH(0)__PA ,
        input => Net_178_0 ,
        pad => LIGHTS_OUT_HIGH(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LIGHTS_OUT_HIGH(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIGHTS_OUT_HIGH(1)__PA ,
        input => Net_178_1 ,
        pad => LIGHTS_OUT_HIGH(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LIGHTS_OUT_HIGH(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIGHTS_OUT_HIGH(2)__PA ,
        input => Net_178_2 ,
        pad => LIGHTS_OUT_HIGH(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LIGHTS_OUT_HIGH(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIGHTS_OUT_HIGH(3)__PA ,
        input => Net_178_3 ,
        pad => LIGHTS_OUT_HIGH(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LIGHTS_OUT_HIGH(4)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIGHTS_OUT_HIGH(4)__PA ,
        input => Net_178_4 ,
        pad => LIGHTS_OUT_HIGH(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LIGHTS_OUT_HIGH(5)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIGHTS_OUT_HIGH(5)__PA ,
        input => Net_178_5 ,
        pad => LIGHTS_OUT_HIGH(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LIGHTS_OUT_HIGH(6)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIGHTS_OUT_HIGH(6)__PA ,
        input => Net_178_6 ,
        pad => LIGHTS_OUT_HIGH(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LIGHTS_OUT_HIGH(7)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIGHTS_OUT_HIGH(7)__PA ,
        input => Net_178_7 ,
        pad => LIGHTS_OUT_HIGH(7)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBFS:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBFS:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "5f1f1109-06ab-4021-913c-e0cb03c7850d/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBFS:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dp(0)\__PA ,
        analog_term => \USBFS:Net_1000\ ,
        pad => \USBFS:Dp(0)_PAD\ );
    Properties:
    {
        port_location = "PORT(15,6)"
    }

[IoId=7]: 
Pin : Name = \USBFS:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dm(0)\__PA ,
        analog_term => \USBFS:Net_597\ ,
        pad => \USBFS:Dm(0)_PAD\ );
    Properties:
    {
        port_location = "PORT(15,7)"
    }

ARM group 0: empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => ClockBlock_ScBoostClk ,
            aclk_0 => ClockBlock_ScBoostClk_local ,
            clk_a_dig_glb_0 => ClockBlock_ScBoostClk_adig ,
            clk_a_dig_0 => ClockBlock_ScBoostClk_adig_local ,
            dclk_glb_0 => Net_41 ,
            dclk_0 => Net_41_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBFS:USB\
        PORT MAP (
            dp => \USBFS:Net_1000\ ,
            dm => \USBFS:Net_597\ ,
            sof_int => Net_11 ,
            arb_int => \USBFS:Net_1889\ ,
            usb_int => \USBFS:Net_1876\ ,
            ept_int_8 => \USBFS:ep_int_8\ ,
            ept_int_7 => \USBFS:ep_int_7\ ,
            ept_int_6 => \USBFS:ep_int_6\ ,
            ept_int_5 => \USBFS:ep_int_5\ ,
            ept_int_4 => \USBFS:ep_int_4\ ,
            ept_int_3 => \USBFS:ep_int_3\ ,
            ept_int_2 => \USBFS:ep_int_2\ ,
            ept_int_1 => \USBFS:ep_int_1\ ,
            ept_int_0 => \USBFS:ep_int_0\ ,
            ord_int => \USBFS:Net_95\ ,
            dma_req_7 => \USBFS:dma_request_7\ ,
            dma_req_6 => \USBFS:dma_request_6\ ,
            dma_req_5 => \USBFS:dma_request_5\ ,
            dma_req_4 => \USBFS:dma_request_4\ ,
            dma_req_3 => \USBFS:dma_request_3\ ,
            dma_req_2 => \USBFS:dma_request_2\ ,
            dma_req_1 => \USBFS:dma_request_1\ ,
            dma_req_0 => \USBFS:dma_request_0\ ,
            dma_termin => \USBFS:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+-------------------------
   0 |   0 |     * |      NONE |      RES_PULL_UP |         P1_HIGH(0) | FB(Net_64_0)
     |   1 |     * |      NONE |      RES_PULL_UP |         P1_HIGH(1) | FB(Net_64_1)
     |   2 |     * |      NONE |      RES_PULL_UP |         P1_HIGH(2) | FB(Net_64_2)
     |   3 |     * |      NONE |      RES_PULL_UP |         P1_HIGH(3) | FB(Net_64_3)
     |   4 |     * |      NONE |      RES_PULL_UP |         P1_HIGH(4) | FB(Net_64_4)
     |   5 |     * |      NONE |      RES_PULL_UP |         P1_HIGH(5) | FB(Net_64_5)
     |   6 |     * |      NONE |      RES_PULL_UP |         P1_HIGH(6) | FB(Net_64_6)
     |   7 |     * |      NONE |      RES_PULL_UP |         P1_HIGH(7) | FB(Net_64_7)
-----+-----+-------+-----------+------------------+--------------------+-------------------------
   2 |   0 |     * |      NONE |      RES_PULL_UP |          P2_LOW(0) | FB(Net_68_0)
     |   1 |     * |      NONE |      RES_PULL_UP |          P2_LOW(1) | FB(Net_68_1)
     |   2 |     * |      NONE |      RES_PULL_UP |          P2_LOW(2) | FB(Net_68_2)
     |   3 |     * |      NONE |      RES_PULL_UP |          P2_LOW(3) | FB(Net_68_3)
     |   4 |     * |      NONE |      RES_PULL_UP |          P2_LOW(4) | FB(Net_68_4)
     |   5 |     * |      NONE |      RES_PULL_UP |          P2_LOW(5) | FB(Net_68_5)
     |   6 |     * |      NONE |      RES_PULL_UP |          P2_LOW(6) | FB(Net_68_6)
     |   7 |     * |      NONE |      RES_PULL_UP |          P2_LOW(7) | FB(Net_68_7)
-----+-----+-------+-----------+------------------+--------------------+-------------------------
   3 |   0 |     * |      NONE |    OPEN_DRAIN_LO |  LIGHTS_OUT_LOW(0) | In(Net_177_0)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |  LIGHTS_OUT_LOW(1) | In(Net_177_1)
     |   2 |     * |      NONE |    OPEN_DRAIN_LO |  LIGHTS_OUT_LOW(2) | In(Net_177_2)
     |   3 |     * |      NONE |    OPEN_DRAIN_LO |  LIGHTS_OUT_LOW(3) | In(Net_177_3)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |  LIGHTS_OUT_LOW(4) | In(Net_177_4)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |  LIGHTS_OUT_LOW(5) | In(Net_177_5)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO |  LIGHTS_OUT_LOW(6) | In(Net_177_6)
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |  LIGHTS_OUT_LOW(7) | In(Net_177_7)
-----+-----+-------+-----------+------------------+--------------------+-------------------------
   4 |   0 |     * |      NONE |      RES_PULL_UP |          P1_LOW(0) | FB(Net_82_0)
     |   1 |     * |      NONE |      RES_PULL_UP |          P1_LOW(1) | FB(Net_82_1)
     |   2 |     * |      NONE |      RES_PULL_UP |          P1_LOW(2) | FB(Net_82_2)
     |   3 |     * |      NONE |      RES_PULL_UP |          P1_LOW(3) | FB(Net_82_3)
     |   4 |     * |      NONE |      RES_PULL_UP |          P1_LOW(4) | FB(Net_82_4)
     |   5 |     * |      NONE |      RES_PULL_UP |          P1_LOW(5) | FB(Net_82_5)
     |   6 |     * |      NONE |      RES_PULL_UP |          P1_LOW(6) | FB(Net_82_6)
     |   7 |     * |      NONE |      RES_PULL_UP |          P1_LOW(7) | FB(Net_82_7)
-----+-----+-------+-----------+------------------+--------------------+-------------------------
   5 |   0 |     * |      NONE |      RES_PULL_UP |         P2_HIGH(0) | FB(Net_75_0)
     |   1 |     * |      NONE |      RES_PULL_UP |         P2_HIGH(1) | FB(Net_75_1)
     |   2 |     * |      NONE |      RES_PULL_UP |         P2_HIGH(2) | FB(Net_75_2)
     |   3 |     * |      NONE |      RES_PULL_UP |         P2_HIGH(3) | FB(Net_75_3)
     |   4 |     * |      NONE |      RES_PULL_UP |         P2_HIGH(4) | FB(Net_75_4)
     |   5 |     * |      NONE |      RES_PULL_UP |         P2_HIGH(5) | FB(Net_75_5)
     |   6 |     * |      NONE |      RES_PULL_UP |         P2_HIGH(6) | FB(Net_75_6)
     |   7 |     * |      NONE |      RES_PULL_UP |         P2_HIGH(7) | FB(Net_75_7)
-----+-----+-------+-----------+------------------+--------------------+-------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO | LIGHTS_OUT_HIGH(0) | In(Net_178_0)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO | LIGHTS_OUT_HIGH(1) | In(Net_178_1)
     |   2 |     * |      NONE |    OPEN_DRAIN_LO | LIGHTS_OUT_HIGH(2) | In(Net_178_2)
     |   3 |     * |      NONE |    OPEN_DRAIN_LO | LIGHTS_OUT_HIGH(3) | In(Net_178_3)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO | LIGHTS_OUT_HIGH(4) | In(Net_178_4)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO | LIGHTS_OUT_HIGH(5) | In(Net_178_5)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO | LIGHTS_OUT_HIGH(6) | In(Net_178_6)
     |   7 |     * |      NONE |    OPEN_DRAIN_LO | LIGHTS_OUT_HIGH(7) | In(Net_178_7)
-----+-----+-------+-----------+------------------+--------------------+-------------------------
  15 |   6 |     * |   FALLING |      HI_Z_ANALOG |      \USBFS:Dp(0)\ | Analog(\USBFS:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |      \USBFS:Dm(0)\ | Analog(\USBFS:Net_597\)
-------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 0s.832ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.446ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.149ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in IOPCB_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.281ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.132ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.108ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.108ms
API generation phase: Elapsed time ==> 1s.545ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
