

================================================================
== Vivado HLS Report for 'k2c_matmul_2'
================================================================
* Date:           Thu Apr 18 00:48:33 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        vlsiModel
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.609|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 2.1.1  |    ?|    ?|        10|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	3  / (!exitcond3)
	4  / (exitcond3)
4 --> 
	5  / (!exitcond2)
5 --> 
	6  / (!exitcond1)
	4  / (exitcond1)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.60>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%outcols_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %outcols)"   --->   Operation 16 'read' 'outcols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%outrows_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %outrows)"   --->   Operation 17 'read' 'outrows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (8.60ns)   --->   "%tmp = mul i64 %outcols_read, %outrows_read" [vlsiModel.c:99]   --->   Operation 18 'mul' 'tmp' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.60>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%innerdim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %innerdim)"   --->   Operation 19 'read' 'innerdim_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%B_offset_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %B_offset)"   --->   Operation 20 'read' 'B_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (8.60ns)   --->   "%tmp = mul i64 %outcols_read, %outrows_read" [vlsiModel.c:99]   --->   Operation 21 'mul' 'tmp' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.35ns)   --->   "br label %1" [vlsiModel.c:99]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%a = phi i5 [ 0, %0 ], [ %a10, %2 ]"   --->   Operation 23 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%a_cast = zext i5 %a to i64" [vlsiModel.c:99]   --->   Operation 24 'zext' 'a_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (2.34ns)   --->   "%exitcond3 = icmp eq i64 %a_cast, %tmp" [vlsiModel.c:99]   --->   Operation 25 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (1.54ns)   --->   "%a10 = add i5 %a, 1" [vlsiModel.c:99]   --->   Operation 26 'add' 'a10' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader4.preheader, label %2" [vlsiModel.c:99]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [25 x float]* %C, i64 0, i64 %a_cast" [vlsiModel.c:101]   --->   Operation 28 'getelementptr' 'C_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %C_addr, align 4" [vlsiModel.c:101]   --->   Operation 29 'store' <Predicate = (!exitcond3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br label %1" [vlsiModel.c:99]   --->   Operation 30 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_30 = trunc i64 %outcols_read to i6" [vlsiModel.c:105]   --->   Operation 31 'trunc' 'tmp_30' <Predicate = (exitcond3)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i64 %innerdim_read to i12" [vlsiModel.c:106]   --->   Operation 32 'trunc' 'tmp_31' <Predicate = (exitcond3)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_32 = trunc i64 %outcols_read to i12" [vlsiModel.c:111]   --->   Operation 33 'trunc' 'tmp_32' <Predicate = (exitcond3)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_33 = trunc i64 %B_offset_read to i12"   --->   Operation 34 'trunc' 'tmp_33' <Predicate = (exitcond3)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.35ns)   --->   "br label %.preheader4" [vlsiModel.c:103]   --->   Operation 35 'br' <Predicate = (exitcond3)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 6.35>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%i = phi i64 [ 0, %.preheader4.preheader ], [ %i_4, %.preheader4.loopexit ]"   --->   Operation 36 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i64 %i to i12" [vlsiModel.c:103]   --->   Operation 37 'trunc' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_35 = trunc i64 %i to i6" [vlsiModel.c:103]   --->   Operation 38 'trunc' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (2.34ns)   --->   "%exitcond2 = icmp eq i64 %i, %outrows_read" [vlsiModel.c:103]   --->   Operation 39 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (2.99ns)   --->   "%i_4 = add i64 1, %i" [vlsiModel.c:103]   --->   Operation 40 'add' 'i_4' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %5, label %3" [vlsiModel.c:103]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (3.21ns)   --->   "%outrowidx = mul i6 %tmp_35, %tmp_30" [vlsiModel.c:105]   --->   Operation 42 'mul' 'outrowidx' <Predicate = (!exitcond2)> <Delay = 3.21> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (6.35ns)   --->   "%inneridx = mul i12 %tmp_34, %tmp_31" [vlsiModel.c:106]   --->   Operation 43 'mul' 'inneridx' <Predicate = (!exitcond2)> <Delay = 6.35> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 44 [1/1] (1.35ns)   --->   "br label %.loopexit" [vlsiModel.c:107]   --->   Operation 44 'br' <Predicate = (!exitcond2)> <Delay = 1.35>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "ret void" [vlsiModel.c:115]   --->   Operation 45 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.35>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%k = phi i64 [ 0, %3 ], [ %k_2, %.loopexit.loopexit ]"   --->   Operation 46 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i64 %k to i12" [vlsiModel.c:107]   --->   Operation 47 'trunc' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (2.34ns)   --->   "%exitcond1 = icmp eq i64 %k, %innerdim_read" [vlsiModel.c:107]   --->   Operation 48 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (2.99ns)   --->   "%k_2 = add i64 1, %k" [vlsiModel.c:107]   --->   Operation 49 'add' 'k_2' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader4.loopexit, label %.preheader.preheader" [vlsiModel.c:107]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.77ns)   --->   "%sum = add i12 %tmp_36, %inneridx" [vlsiModel.c:107]   --->   Operation 51 'add' 'sum' <Predicate = (!exitcond1)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%sum_cast = zext i12 %sum to i64" [vlsiModel.c:107]   --->   Operation 52 'zext' 'sum_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [1300 x float]* %A, i64 0, i64 %sum_cast" [vlsiModel.c:111]   --->   Operation 53 'getelementptr' 'B_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (2.82ns)   --->   "%tmp_1 = mul i12 %tmp_36, %tmp_32" [vlsiModel.c:111]   --->   Operation 54 'mul' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 2.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 55 [1/1] (3.53ns)   --->   "%tmp1 = add i12 %tmp_1, %tmp_33" [vlsiModel.c:111]   --->   Operation 55 'add' 'tmp1' <Predicate = (!exitcond1)> <Delay = 3.53> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 56 [1/1] (1.35ns)   --->   "br label %.preheader" [vlsiModel.c:109]   --->   Operation 56 'br' <Predicate = (!exitcond1)> <Delay = 1.35>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 57 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.55>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%j = phi i64 [ %j_2, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 58 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_37 = trunc i64 %j to i6" [vlsiModel.c:109]   --->   Operation 59 'trunc' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_38 = trunc i64 %j to i12" [vlsiModel.c:109]   --->   Operation 60 'trunc' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (2.34ns)   --->   "%exitcond = icmp eq i64 %j, %outcols_read" [vlsiModel.c:109]   --->   Operation 61 'icmp' 'exitcond' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (2.99ns)   --->   "%j_2 = add i64 1, %j" [vlsiModel.c:109]   --->   Operation 62 'add' 'j_2' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %4" [vlsiModel.c:109]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [2/2] (2.77ns)   --->   "%B_load_2 = load float* %B_addr, align 4" [vlsiModel.c:111]   --->   Operation 64 'load' 'B_load_2' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 65 [1/1] (1.77ns)   --->   "%sum3 = add i12 %tmp1, %tmp_38" [vlsiModel.c:111]   --->   Operation 65 'add' 'sum3' <Predicate = (!exitcond)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%sum3_cast = zext i12 %sum3 to i64" [vlsiModel.c:111]   --->   Operation 66 'zext' 'sum3_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr [1300 x float]* %A, i64 0, i64 %sum3_cast" [vlsiModel.c:111]   --->   Operation 67 'getelementptr' 'B_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 68 [2/2] (2.77ns)   --->   "%B_load = load float* %B_addr_2, align 4" [vlsiModel.c:111]   --->   Operation 68 'load' 'B_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 69 [1/1] (1.60ns)   --->   "%sum2 = add i6 %tmp_37, %outrowidx" [vlsiModel.c:109]   --->   Operation 69 'add' 'sum2' <Predicate = (!exitcond)> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%sum2_cast = zext i6 %sum2 to i64" [vlsiModel.c:109]   --->   Operation 70 'zext' 'sum2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%C_addr_2 = getelementptr [25 x float]* %C, i64 0, i64 %sum2_cast" [vlsiModel.c:111]   --->   Operation 71 'getelementptr' 'C_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 72 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.77>
ST_7 : Operation 73 [1/2] (2.77ns)   --->   "%B_load_2 = load float* %B_addr, align 4" [vlsiModel.c:111]   --->   Operation 73 'load' 'B_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_7 : Operation 74 [1/2] (2.77ns)   --->   "%B_load = load float* %B_addr_2, align 4" [vlsiModel.c:111]   --->   Operation 74 'load' 'B_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>

State 8 <SV = 7> <Delay = 8.54>
ST_8 : Operation 75 [3/3] (8.54ns)   --->   "%tmp_3 = fmul float %B_load_2, %B_load" [vlsiModel.c:111]   --->   Operation 75 'fmul' 'tmp_3' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.54>
ST_9 : Operation 76 [2/3] (8.54ns)   --->   "%tmp_3 = fmul float %B_load_2, %B_load" [vlsiModel.c:111]   --->   Operation 76 'fmul' 'tmp_3' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.54>
ST_10 : Operation 77 [1/3] (8.54ns)   --->   "%tmp_3 = fmul float %B_load_2, %B_load" [vlsiModel.c:111]   --->   Operation 77 'fmul' 'tmp_3' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 78 [2/2] (1.75ns)   --->   "%C_load = load float* %C_addr_2, align 4" [vlsiModel.c:111]   --->   Operation 78 'load' 'C_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>

State 11 <SV = 10> <Delay = 8.26>
ST_11 : Operation 79 [1/2] (1.75ns)   --->   "%C_load = load float* %C_addr_2, align 4" [vlsiModel.c:111]   --->   Operation 79 'load' 'C_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_11 : Operation 80 [5/5] (6.51ns)   --->   "%tmp_5 = fadd float %C_load, %tmp_3" [vlsiModel.c:111]   --->   Operation 80 'fadd' 'tmp_5' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.51>
ST_12 : Operation 81 [4/5] (6.51ns)   --->   "%tmp_5 = fadd float %C_load, %tmp_3" [vlsiModel.c:111]   --->   Operation 81 'fadd' 'tmp_5' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.51>
ST_13 : Operation 82 [3/5] (6.51ns)   --->   "%tmp_5 = fadd float %C_load, %tmp_3" [vlsiModel.c:111]   --->   Operation 82 'fadd' 'tmp_5' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.51>
ST_14 : Operation 83 [2/5] (6.51ns)   --->   "%tmp_5 = fadd float %C_load, %tmp_3" [vlsiModel.c:111]   --->   Operation 83 'fadd' 'tmp_5' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.26>
ST_15 : Operation 84 [1/5] (6.51ns)   --->   "%tmp_5 = fadd float %C_load, %tmp_3" [vlsiModel.c:111]   --->   Operation 84 'fadd' 'tmp_5' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 85 [1/1] (1.75ns)   --->   "store float %tmp_5, float* %C_addr_2, align 4" [vlsiModel.c:111]   --->   Operation 85 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "br label %.preheader" [vlsiModel.c:109]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.61ns
The critical path consists of the following:
	wire read on port 'outcols' [8]  (0 ns)
	'mul' operation ('tmp', vlsiModel.c:99) [11]  (8.61 ns)

 <State 2>: 8.61ns
The critical path consists of the following:
	'mul' operation ('tmp', vlsiModel.c:99) [11]  (8.61 ns)

 <State 3>: 2.34ns
The critical path consists of the following:
	'phi' operation ('a10') with incoming values : ('a10', vlsiModel.c:99) [14]  (0 ns)
	'icmp' operation ('exitcond3', vlsiModel.c:99) [16]  (2.34 ns)

 <State 4>: 6.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', vlsiModel.c:103) [30]  (0 ns)
	'mul' operation ('inneridx', vlsiModel.c:106) [38]  (6.35 ns)

 <State 5>: 6.35ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', vlsiModel.c:107) [41]  (0 ns)
	'mul' operation ('tmp_1', vlsiModel.c:111) [50]  (2.82 ns)
	'add' operation ('tmp1', vlsiModel.c:111) [51]  (3.53 ns)

 <State 6>: 4.55ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', vlsiModel.c:109) [54]  (0 ns)
	'add' operation ('sum3', vlsiModel.c:111) [62]  (1.78 ns)
	'getelementptr' operation ('B_addr_2', vlsiModel.c:111) [64]  (0 ns)
	'load' operation ('B_load', vlsiModel.c:111) on array 'A' [65]  (2.77 ns)

 <State 7>: 2.77ns
The critical path consists of the following:
	'load' operation ('B_load_2', vlsiModel.c:111) on array 'A' [61]  (2.77 ns)

 <State 8>: 8.54ns
The critical path consists of the following:
	'fmul' operation ('tmp_3', vlsiModel.c:111) [66]  (8.54 ns)

 <State 9>: 8.54ns
The critical path consists of the following:
	'fmul' operation ('tmp_3', vlsiModel.c:111) [66]  (8.54 ns)

 <State 10>: 8.54ns
The critical path consists of the following:
	'fmul' operation ('tmp_3', vlsiModel.c:111) [66]  (8.54 ns)

 <State 11>: 8.27ns
The critical path consists of the following:
	'load' operation ('C_load', vlsiModel.c:111) on array 'C' [70]  (1.75 ns)
	'fadd' operation ('tmp_5', vlsiModel.c:111) [71]  (6.51 ns)

 <State 12>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', vlsiModel.c:111) [71]  (6.51 ns)

 <State 13>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', vlsiModel.c:111) [71]  (6.51 ns)

 <State 14>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', vlsiModel.c:111) [71]  (6.51 ns)

 <State 15>: 8.27ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', vlsiModel.c:111) [71]  (6.51 ns)
	'store' operation (vlsiModel.c:111) of variable 'tmp_5', vlsiModel.c:111 on array 'C' [72]  (1.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
