{
  "design_name": "lab5_openlane_complete",
  "clock_period": 10,
  "top_module": "top_module",
  "input_ports": [
    "CLK100MHZ",
    "BTNU",
    "BTNR"
  ],
  "output_ports": [
    "seg",
    "an"
  ],
  "pin_order": "pin_order.cfg",
  "pdk": {
    "name": "sky130A"
  }
}