/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [11:0] _01_;
  wire celloutsig_0_0z;
  wire [24:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [19:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [21:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [20:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_17z & celloutsig_1_7z);
  assign celloutsig_1_1z = ~(in_data[149] & in_data[125]);
  assign celloutsig_1_4z = ~(celloutsig_1_2z & in_data[144]);
  assign celloutsig_1_8z = ~(celloutsig_1_7z & celloutsig_1_1z);
  assign celloutsig_1_11z = ~(celloutsig_1_7z & celloutsig_1_2z);
  assign celloutsig_1_7z = !(celloutsig_1_5z ? in_data[124] : celloutsig_1_4z);
  assign celloutsig_1_12z = !(celloutsig_1_5z ? in_data[116] : celloutsig_1_4z);
  assign celloutsig_0_7z = ~((celloutsig_0_2z | celloutsig_0_4z[1]) & _00_);
  assign celloutsig_0_8z = ~((celloutsig_0_4z[0] | celloutsig_0_1z[13]) & celloutsig_0_3z);
  assign celloutsig_1_0z = ~((in_data[125] | in_data[119]) & in_data[183]);
  assign celloutsig_0_2z = ~((in_data[71] | in_data[18]) & celloutsig_0_0z);
  assign celloutsig_0_0z = ~((in_data[24] | in_data[13]) & (in_data[46] | in_data[21]));
  assign celloutsig_1_5z = ~((celloutsig_1_3z[2] | celloutsig_1_1z) & (celloutsig_1_1z | celloutsig_1_3z[3]));
  assign celloutsig_1_6z = ~((celloutsig_1_0z | celloutsig_1_4z) & (celloutsig_1_4z | celloutsig_1_1z));
  assign celloutsig_1_10z = ~((celloutsig_1_2z | celloutsig_1_1z) & (in_data[123] | celloutsig_1_3z[3]));
  assign celloutsig_1_17z = ~((celloutsig_1_13z[3] | celloutsig_1_14z[0]) & (celloutsig_1_7z | celloutsig_1_11z));
  reg [11:0] _18_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _18_ <= 12'h000;
    else _18_ <= { in_data[61:55], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z };
  assign { _01_[11], _00_, _01_[9:0] } = _18_;
  assign celloutsig_0_3z = celloutsig_0_1z[8:4] < in_data[24:20];
  assign celloutsig_1_2z = { in_data[101:99], celloutsig_1_1z } < in_data[101:98];
  assign celloutsig_1_19z = { celloutsig_1_9z[20:1], celloutsig_1_12z, celloutsig_1_2z } * { celloutsig_1_9z[17:2], celloutsig_1_10z, celloutsig_1_17z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_18z, celloutsig_1_12z };
  assign celloutsig_0_4z = in_data[83:80] * { in_data[76:74], celloutsig_0_2z };
  assign celloutsig_1_13z = { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_10z } * { in_data[130:122], celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_3z = in_data[152:148] | { in_data[116:114], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_9z = { in_data[170:159], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z } | in_data[160:140];
  assign celloutsig_1_14z = { celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_7z } | celloutsig_1_13z[2:0];
  assign celloutsig_0_1z[24:3] = { in_data[58:38], celloutsig_0_0z } | { in_data[37:17], celloutsig_0_0z };
  assign _01_[10] = _00_;
  assign celloutsig_0_1z[2:0] = { celloutsig_0_1z[3], celloutsig_0_1z[3], celloutsig_0_1z[3] };
  assign { out_data[128], out_data[117:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z, celloutsig_0_8z };
endmodule
