#type; G2D_ROT
#base; G2D_ROT 0x05438000
#regdef; ROT_CTL; 0x00; ROT_CTL						
#regdef; ROT_INT; 0x04; ROT_INT				
#regdef; ROT_TIMEOUT; 0x08; ROT_TIMEOUT
#regdef; ROT_IFMT; 0x20; Input data attribute register
#regdef; ROT_ISIZE; 0x24; Input data size register
#regdef; ROT_IPITCH0; 0x30; Input Y/RGB/ARGB memory pitch register
#regdef; ROT_IPITCH1; 0x34; Input U/UV memory pitch register
#regdef; ROT_IPITCH2; 0x38; Input V memory pitch register
#regdef; ROT_ILADD0; 0x40; Input Y/RGB/ARGB memory address register0
#regdef; ROT_IHADD0; 0x44; Input Y/RGB/ARGB memory address register1
#regdef; ROT_ILADD1; 0x48; Input U/UV memory address register0
#regdef; ROT_IHADD1; 0x4C; Input U/UV memory address register1
#regdef; ROT_ILADD2; 0x50; Input V memory address register0
#regdef; ROT_IHADD2; 0x54; Input V memory address register1
#regdef; ROT_OSIZE; 0x84; Output data size register
#regdef; ROT_OPITCH0; 0x90; Output Y/RGB/ARGB memory pitch register
#regdef; ROT_OPITCH1; 0x94; Output U/UV memory pitch register
#regdef; ROT_OPITCH2; 0x98; Output V memory pitch register
#regdef; ROT_OLADD0; 0xA0; Output Y/RGB/ARGB memory address register0
#regdef; ROT_OHADD0; 0xA4; Output Y/RGB/ARGB memory address register1
#regdef; ROT_OLADD1; 0xA8; Output U/UV memory address register0
#regdef; ROT_OHADD1; 0xAC; Output U/UV memory address register1
#regdef; ROT_OLADD2; 0xB0; Output V memory address register0
#regdef; ROT_OHADD2; 0xB4; Output V memory address register1
