<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a66a67577508cca70e5c521e9f5b38b92"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a66a67577508cca70e5c521e9f5b38b92">Get</a> ()</td></tr>
<tr class="separator:a66a67577508cca70e5c521e9f5b38b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a6ff40bbd4746ed2b889edc8f0fb63e01"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab3425a4895edb1b4b1c9866049080929"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af0c165b1329a26189a359280ef58fc92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 3</td></tr>
<tr class="separator:af0c165b1329a26189a359280ef58fc92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95403a8f22f539a32ce5561f681f863a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAO_INT</b>: 1</td></tr>
<tr class="memdesc:a95403a8f22f539a32ce5561f681f863a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAO-INT.  <a href="../../d5/df8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d272_1_1_0d276.html#a95403a8f22f539a32ce5561f681f863a">More...</a><br /></td></tr>
<tr class="separator:a95403a8f22f539a32ce5561f681f863a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bec86907ca67ae9980c8b40dd5bdbee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI</b>: 1</td></tr>
<tr class="memdesc:a7bec86907ca67ae9980c8b40dd5bdbee"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d9/de6/namespaceAVX.html">AVX</a> Vector Neural Network Instructions (XNNI) (VEX encoded)  <a href="../../d5/df8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d272_1_1_0d276.html#a7bec86907ca67ae9980c8b40dd5bdbee">More...</a><br /></td></tr>
<tr class="separator:a7bec86907ca67ae9980c8b40dd5bdbee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c474bdcb67d35520cb2f2e831e5416b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_BF16</b>: 1</td></tr>
<tr class="memdesc:a1c474bdcb67d35520cb2f2e831e5416b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 instructions for bfloat16 numbers.  <a href="../../d5/df8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d272_1_1_0d276.html#a1c474bdcb67d35520cb2f2e831e5416b">More...</a><br /></td></tr>
<tr class="separator:a1c474bdcb67d35520cb2f2e831e5416b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a884ba38c044eba0881e9f2898f487b50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a884ba38c044eba0881e9f2898f487b50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d5/df8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d272_1_1_0d276.html#a884ba38c044eba0881e9f2898f487b50">More...</a><br /></td></tr>
<tr class="separator:a884ba38c044eba0881e9f2898f487b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c1463857ddee3c8a294b9d01ed4139f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CMPCCXADD</b>: 1</td></tr>
<tr class="memdesc:a0c1463857ddee3c8a294b9d01ed4139f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMPccXADD.  <a href="../../d5/df8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d272_1_1_0d276.html#a0c1463857ddee3c8a294b9d01ed4139f">More...</a><br /></td></tr>
<tr class="separator:a0c1463857ddee3c8a294b9d01ed4139f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a318d293c68eef7c361f694d79daa4a9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ARCHPERFMONEXT</b>: 1</td></tr>
<tr class="memdesc:a318d293c68eef7c361f694d79daa4a9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Performance Monitoring Extended Leaf (EAX=23h)  <a href="../../d5/df8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d272_1_1_0d276.html#a318d293c68eef7c361f694d79daa4a9a">More...</a><br /></td></tr>
<tr class="separator:a318d293c68eef7c361f694d79daa4a9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cc239f9945f667510856237c46bb0e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a5cc239f9945f667510856237c46bb0e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d5/df8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d272_1_1_0d276.html#a5cc239f9945f667510856237c46bb0e8">More...</a><br /></td></tr>
<tr class="separator:a5cc239f9945f667510856237c46bb0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e40b2109158cf70d8b8ca1962d2ea7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ZERO_REP_MOVSB</b>: 1</td></tr>
<tr class="memdesc:a4e40b2109158cf70d8b8ca1962d2ea7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length MOVSB.  <a href="../../d5/df8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d272_1_1_0d276.html#a4e40b2109158cf70d8b8ca1962d2ea7a">More...</a><br /></td></tr>
<tr class="separator:a4e40b2109158cf70d8b8ca1962d2ea7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c051f403cec03aa436ecf209ce55911"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_STOSB</b>: 1</td></tr>
<tr class="memdesc:a1c051f403cec03aa436ecf209ce55911"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length STOSB.  <a href="../../d5/df8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d272_1_1_0d276.html#a1c051f403cec03aa436ecf209ce55911">More...</a><br /></td></tr>
<tr class="separator:a1c051f403cec03aa436ecf209ce55911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98eb04caec2249b48f636889d028d6ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_CMPSB_SCASB</b>: 1</td></tr>
<tr class="memdesc:a98eb04caec2249b48f636889d028d6ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length CMPSB and SCASB.  <a href="../../d5/df8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d272_1_1_0d276.html#a98eb04caec2249b48f636889d028d6ea">More...</a><br /></td></tr>
<tr class="separator:a98eb04caec2249b48f636889d028d6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c959052ce83d3fa044ddee2c1de095"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 4</td></tr>
<tr class="memdesc:ae1c959052ce83d3fa044ddee2c1de095"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d5/df8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d272_1_1_0d276.html#ae1c959052ce83d3fa044ddee2c1de095">More...</a><br /></td></tr>
<tr class="separator:ae1c959052ce83d3fa044ddee2c1de095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad686afdb79c8f25b793abd199a000559"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FRED</b>: 1</td></tr>
<tr class="memdesc:ad686afdb79c8f25b793abd199a000559"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Return and Event Delivery.  <a href="../../d5/df8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d272_1_1_0d276.html#ad686afdb79c8f25b793abd199a000559">More...</a><br /></td></tr>
<tr class="separator:ad686afdb79c8f25b793abd199a000559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecdb235941ade38df85dfbe5c9cbf60f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LKGS</b>: 1</td></tr>
<tr class="memdesc:aecdb235941ade38df85dfbe5c9cbf60f"><td class="mdescLeft">&#160;</td><td class="mdescRight">LKGS Instruction.  <a href="../../d5/df8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d272_1_1_0d276.html#aecdb235941ade38df85dfbe5c9cbf60f">More...</a><br /></td></tr>
<tr class="separator:aecdb235941ade38df85dfbe5c9cbf60f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a463c3ec58570b372cce0cc378e4e3319"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WRMSRNS</b>: 1</td></tr>
<tr class="memdesc:a463c3ec58570b372cce0cc378e4e3319"><td class="mdescLeft">&#160;</td><td class="mdescRight">WRMSRNS instruction.  <a href="../../d5/df8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d272_1_1_0d276.html#a463c3ec58570b372cce0cc378e4e3319">More...</a><br /></td></tr>
<tr class="separator:a463c3ec58570b372cce0cc378e4e3319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8bdd610faaefff662c73753093a9e6b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:ae8bdd610faaefff662c73753093a9e6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d5/df8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d272_1_1_0d276.html#ae8bdd610faaefff662c73753093a9e6b">More...</a><br /></td></tr>
<tr class="separator:ae8bdd610faaefff662c73753093a9e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec506814550541325c3de6e53a76bdd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_FP16</b>: 1</td></tr>
<tr class="memdesc:aec506814550541325c3de6e53a76bdd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMX instructions for FP16 numbers.  <a href="../../d5/df8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d272_1_1_0d276.html#aec506814550541325c3de6e53a76bdd5">More...</a><br /></td></tr>
<tr class="separator:aec506814550541325c3de6e53a76bdd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa07542f6c95a700f5dff75c9302a46ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HRESET</b>: 1</td></tr>
<tr class="memdesc:aa07542f6c95a700f5dff75c9302a46ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRESET instruction, IA32_HRESET_ENABLE MSR, and Processor History Reset Leaf (EAX=20h)  <a href="../../d5/df8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d272_1_1_0d276.html#aa07542f6c95a700f5dff75c9302a46ed">More...</a><br /></td></tr>
<tr class="separator:aa07542f6c95a700f5dff75c9302a46ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74c8a3bc25ef95d10aeb911461a26fba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_IFMA</b>: 1</td></tr>
<tr class="memdesc:a74c8a3bc25ef95d10aeb911461a26fba"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d9/de6/namespaceAVX.html">AVX</a> IFMA instructions.  <a href="../../d5/df8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d272_1_1_0d276.html#a74c8a3bc25ef95d10aeb911461a26fba">More...</a><br /></td></tr>
<tr class="separator:a74c8a3bc25ef95d10aeb911461a26fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3a4275852614dc4373af4eb7e9b6371"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b>: 2</td></tr>
<tr class="memdesc:af3a4275852614dc4373af4eb7e9b6371"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d5/df8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d272_1_1_0d276.html#af3a4275852614dc4373af4eb7e9b6371">More...</a><br /></td></tr>
<tr class="separator:af3a4275852614dc4373af4eb7e9b6371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a348914fad1deadb9b44844301502fd17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LAM</b>: 1</td></tr>
<tr class="memdesc:a348914fad1deadb9b44844301502fd17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear Address Masking.  <a href="../../d5/df8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d272_1_1_0d276.html#a348914fad1deadb9b44844301502fd17">More...</a><br /></td></tr>
<tr class="separator:a348914fad1deadb9b44844301502fd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8ca1d57aa170c0b5e1e07351afb3063"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MSRLIST</b>: 1</td></tr>
<tr class="memdesc:ad8ca1d57aa170c0b5e1e07351afb3063"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDMSRLIST and WRMSRLIST instructions, and the IA32_BARRIER MSR.  <a href="../../d5/df8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d272_1_1_0d276.html#ad8ca1d57aa170c0b5e1e07351afb3063">More...</a><br /></td></tr>
<tr class="separator:ad8ca1d57aa170c0b5e1e07351afb3063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3425a4895edb1b4b1c9866049080929"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab3425a4895edb1b4b1c9866049080929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87f3aa935250027e9e057ca91705358b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a87f3aa935250027e9e057ca91705358b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ff40bbd4746ed2b889edc8f0fb63e01"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a6ff40bbd4746ed2b889edc8f0fb63e01">EAX</a></td></tr>
<tr class="separator:a6ff40bbd4746ed2b889edc8f0fb63e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a235c7956706fff75becb0419035e4df8"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3c0a7b1cb776f3c47659ee600eb210af"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a04fee57fefa6bda160c1665133734b27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PPIN</b>: 1</td></tr>
<tr class="memdesc:a04fee57fefa6bda160c1665133734b27"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_PPIN and IA32_PPIN_CTL MSRs.  <a href="../../d2/d85/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d273_1_1_0d292.html#a04fee57fefa6bda160c1665133734b27">More...</a><br /></td></tr>
<tr class="separator:a04fee57fefa6bda160c1665133734b27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c9405195edbfee2aee633c5eb47745a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 31</td></tr>
<tr class="memdesc:a4c9405195edbfee2aee633c5eb47745a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d2/d85/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d273_1_1_0d292.html#a4c9405195edbfee2aee633c5eb47745a">More...</a><br /></td></tr>
<tr class="separator:a4c9405195edbfee2aee633c5eb47745a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c0a7b1cb776f3c47659ee600eb210af"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3c0a7b1cb776f3c47659ee600eb210af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1e2e1b6a00bd91a154b7f414558c71a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ad1e2e1b6a00bd91a154b7f414558c71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a235c7956706fff75becb0419035e4df8"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a235c7956706fff75becb0419035e4df8">EBX</a></td></tr>
<tr class="separator:a235c7956706fff75becb0419035e4df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac79137f1beefc6f9d4109c7371f40c28"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab9e6bc410ec80e8821287a44a47ed7f9"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aff2d518f439c5c822dc1b43261346894"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="memdesc:aff2d518f439c5c822dc1b43261346894"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d274_1_1_0d296.html#aff2d518f439c5c822dc1b43261346894">More...</a><br /></td></tr>
<tr class="separator:aff2d518f439c5c822dc1b43261346894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9e6bc410ec80e8821287a44a47ed7f9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab9e6bc410ec80e8821287a44a47ed7f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66c344d39b96b05938075391e29c1256"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a66c344d39b96b05938075391e29c1256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac79137f1beefc6f9d4109c7371f40c28"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ac79137f1beefc6f9d4109c7371f40c28">ECX</a></td></tr>
<tr class="separator:ac79137f1beefc6f9d4109c7371f40c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85cf116cb41f8b04497ec928ad7e54d9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a801717aafa262bd29453cfad6335ed1a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab65e11784320f7b637a0c8788ed7f466"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 4</td></tr>
<tr class="memdesc:ab65e11784320f7b637a0c8788ed7f466"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/d06/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d275_1_1_0d300.html#ab65e11784320f7b637a0c8788ed7f466">More...</a><br /></td></tr>
<tr class="separator:ab65e11784320f7b637a0c8788ed7f466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a744f69358a7213c0c1b79ea2d64faff3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI_INT8</b>: 1</td></tr>
<tr class="memdesc:a744f69358a7213c0c1b79ea2d64faff3"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d9/de6/namespaceAVX.html">AVX</a> VNNI INT8 instructions.  <a href="../../db/d06/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d275_1_1_0d300.html#a744f69358a7213c0c1b79ea2d64faff3">More...</a><br /></td></tr>
<tr class="separator:a744f69358a7213c0c1b79ea2d64faff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5544a11ace9de3c12d656b5720064bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_NE_CONVERT</b>: 1</td></tr>
<tr class="memdesc:ae5544a11ace9de3c12d656b5720064bf"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d9/de6/namespaceAVX.html">AVX</a> NE CONVERT instructions.  <a href="../../db/d06/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d275_1_1_0d300.html#ae5544a11ace9de3c12d656b5720064bf">More...</a><br /></td></tr>
<tr class="separator:ae5544a11ace9de3c12d656b5720064bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a158d2f6b1eab55fe0c8be02d359e2b54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 8</td></tr>
<tr class="memdesc:a158d2f6b1eab55fe0c8be02d359e2b54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/d06/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d275_1_1_0d300.html#a158d2f6b1eab55fe0c8be02d359e2b54">More...</a><br /></td></tr>
<tr class="separator:a158d2f6b1eab55fe0c8be02d359e2b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a220c161e475c0c2c9ebcc252234252"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHIT</b>: 1</td></tr>
<tr class="memdesc:a4a220c161e475c0c2c9ebcc252234252"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHIT0 and PREFETCHIT1 instructions.  <a href="../../db/d06/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d275_1_1_0d300.html#a4a220c161e475c0c2c9ebcc252234252">More...</a><br /></td></tr>
<tr class="separator:a4a220c161e475c0c2c9ebcc252234252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb57a91d2cabc29c49b26a1198fe3fd4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 17</td></tr>
<tr class="memdesc:acb57a91d2cabc29c49b26a1198fe3fd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/d06/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d275_1_1_0d300.html#acb57a91d2cabc29c49b26a1198fe3fd4">More...</a><br /></td></tr>
<tr class="separator:acb57a91d2cabc29c49b26a1198fe3fd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a801717aafa262bd29453cfad6335ed1a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a801717aafa262bd29453cfad6335ed1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cc12e5fa39893499748c91c64df57ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a5cc12e5fa39893499748c91c64df57ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85cf116cb41f8b04497ec928ad7e54d9"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a85cf116cb41f8b04497ec928ad7e54d9">EDX</a></td></tr>
<tr class="separator:a85cf116cb41f8b04497ec928ad7e54d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00710">710</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="a66a67577508cca70e5c521e9f5b38b92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66a67577508cca70e5c521e9f5b38b92">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void CPU::x86::Intel::CPUID0x00000007_1::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00712">712</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;                {</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#if defined(a64) || defined(a32)</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;                    <a class="code" href="../../d0/df4/Kernel_2include_2types_8h.html#a30e15c44c0b00e6a3ade119af60f111b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a6ff40bbd4746ed2b889edc8f0fb63e01">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a235c7956706fff75becb0419035e4df8">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ac79137f1beefc6f9d4109c7371f40c28">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a85cf116cb41f8b04497ec928ad7e54d9">EDX</a>.raw)</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x1));</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;                }</div>
<div class="ttc" id="aKernel_2include_2types_8h_html_a30e15c44c0b00e6a3ade119af60f111b"><div class="ttname"><a href="../../d0/df4/Kernel_2include_2types_8h.html#a30e15c44c0b00e6a3ade119af60f111b">asmv</a></div><div class="ttdeci">#define asmv</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df4/Kernel_2include_2types_8h_source.html#l00042">types.h:42</a></div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a235c7956706fff75becb0419035e4df8"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a235c7956706fff75becb0419035e4df8">CPU::x86::Intel::CPUID0x00000007_1::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@273 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a6ff40bbd4746ed2b889edc8f0fb63e01"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a6ff40bbd4746ed2b889edc8f0fb63e01">CPU::x86::Intel::CPUID0x00000007_1::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@272 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a85cf116cb41f8b04497ec928ad7e54d9"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a85cf116cb41f8b04497ec928ad7e54d9">CPU::x86::Intel::CPUID0x00000007_1::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@275 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_ac79137f1beefc6f9d4109c7371f40c28"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ac79137f1beefc6f9d4109c7371f40c28">CPU::x86::Intel::CPUID0x00000007_1::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@274 ECX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d0/df4/Kernel_2include_2types_8h_source.html#l00042">asmv</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a6ff40bbd4746ed2b889edc8f0fb63e01">EAX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a235c7956706fff75becb0419035e4df8">EBX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ac79137f1beefc6f9d4109c7371f40c28">ECX</a>, and <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a85cf116cb41f8b04497ec928ad7e54d9">EDX</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a6ff40bbd4746ed2b889edc8f0fb63e01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ff40bbd4746ed2b889edc8f0fb63e01">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00712">Get()</a>.</p>

</div>
</div>
<a id="a235c7956706fff75becb0419035e4df8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a235c7956706fff75becb0419035e4df8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00712">Get()</a>.</p>

</div>
</div>
<a id="ac79137f1beefc6f9d4109c7371f40c28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac79137f1beefc6f9d4109c7371f40c28">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00712">Get()</a>.</p>

</div>
</div>
<a id="a85cf116cb41f8b04497ec928ad7e54d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85cf116cb41f8b04497ec928ad7e54d9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00712">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html">CPUID0x00000007_1</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
