/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 1000.0;
	SIMULATION_TIME = 0.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 0.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|clk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|reset")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex0[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex0[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex0[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex0[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex0[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex0[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex0[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex0[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex1[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex1[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex1[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex1[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex1[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex1[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex1[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex1[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex2[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex2[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex2[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex2[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex2[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex2[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex2[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex2[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex3[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex3[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex3[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex3[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex3[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex3[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex3[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex3[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex4[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex4[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex4[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex4[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex4[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex4[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex4[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex4[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex5[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex5[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex5[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex5[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex5[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex5[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex5[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex5[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex6[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex6[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex6[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex6[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex6[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex6[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex6[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex6[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex7[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex7[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex7[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex7[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex7[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex7[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex7[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|hex7[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|sampler")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|gnd")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|vcc")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|unknown")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|devclrn")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|devpor")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|devoe")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[3]~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|clk~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[0]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[4]~15")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[5]~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[1]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|LessThan0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|LessThan1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[0]~7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[1]~9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[2]~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[2]~11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[3]~13")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[4]~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|rtl~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|rtl~0clkctrl_outclk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[1]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reset~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[1]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[1]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[1]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[1]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[1]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[1]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[2]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[2]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[2]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[4]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[4]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[4]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[4]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[4]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[4]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex7[4]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[4]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[5]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[5]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[5]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[5]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[5]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex7[5]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[5]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[7]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[7]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[7]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[7]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[7]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[7]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex7[7]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[7]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex7[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex7[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex7[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex7[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex7[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex7[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex7[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex7[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|clk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|reset")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex0[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.226;
		LEVEL 1 FOR 992.774;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex0[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 5.815;
		LEVEL 0 FOR 409.679;
		LEVEL 1 FOR 584.506;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex0[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 5.835;
		LEVEL 0 FOR 409.679;
		LEVEL 1 FOR 584.486;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex0[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 5.973;
		LEVEL 0 FOR 409.667;
		LEVEL 1 FOR 584.36;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex0[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.243;
		LEVEL 0 FOR 409.667;
		LEVEL 1 FOR 583.09;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex0[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.937;
		LEVEL 0 FOR 409.667;
		LEVEL 1 FOR 582.396;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex0[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 5.834;
		LEVEL 0 FOR 409.679;
		LEVEL 1 FOR 584.487;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex0[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex1[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 5.857;
		LEVEL 1 FOR 994.143;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex1[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.799;
		LEVEL 0 FOR 817.679;
		LEVEL 1 FOR 175.522;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex1[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.783;
		LEVEL 0 FOR 817.679;
		LEVEL 1 FOR 175.538;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex1[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.177;
		LEVEL 0 FOR 817.667;
		LEVEL 1 FOR 174.156;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex1[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.159;
		LEVEL 1 FOR 409.667;
		LEVEL 0 FOR 408.0;
		LEVEL 1 FOR 175.174;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex1[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.423;
		LEVEL 1 FOR 409.667;
		LEVEL 0 FOR 408.0;
		LEVEL 1 FOR 174.91;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex1[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.17;
		LEVEL 1 FOR 409.679;
		LEVEL 0 FOR 408.0;
		LEVEL 1 FOR 175.151;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex1[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex2[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.146;
		LEVEL 1 FOR 993.854;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex2[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.774;
		LEVEL 0 FOR 993.226;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex2[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.774;
		LEVEL 0 FOR 993.226;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex2[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 5.831;
		LEVEL 0 FOR 994.169;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex2[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 5.937;
		LEVEL 1 FOR 817.667;
		LEVEL 0 FOR 176.396;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex2[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 5.926;
		LEVEL 1 FOR 817.667;
		LEVEL 0 FOR 176.407;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex2[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 5.882;
		LEVEL 1 FOR 817.679;
		LEVEL 0 FOR 176.439;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex2[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex3[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 4.158;
		LEVEL 0 FOR 409.674;
		LEVEL 1 FOR 586.168;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex3[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 3.98;
		LEVEL 0 FOR 996.02;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex3[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 4.301;
		LEVEL 0 FOR 995.699;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex3[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 3.649;
		LEVEL 0 FOR 996.351;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex3[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 4.003;
		LEVEL 1 FOR 995.997;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex3[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 3.674;
		LEVEL 1 FOR 996.326;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex3[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 3.647;
		LEVEL 0 FOR 409.679;
		LEVEL 1 FOR 586.674;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex3[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex4[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 3.882;
		LEVEL 0 FOR 817.674;
		LEVEL 1 FOR 178.444;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex4[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 3.711;
		LEVEL 0 FOR 996.289;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex4[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 3.681;
		LEVEL 0 FOR 996.319;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex4[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 3.371;
		LEVEL 1 FOR 409.667;
		LEVEL 0 FOR 586.962;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex4[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 3.663;
		LEVEL 0 FOR 409.667;
		LEVEL 1 FOR 586.67;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex4[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 3.687;
		LEVEL 0 FOR 409.667;
		LEVEL 1 FOR 586.646;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex4[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 3.381;
		LEVEL 1 FOR 409.679;
		LEVEL 0 FOR 408.0;
		LEVEL 1 FOR 178.94;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex4[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex5[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 4.506;
		LEVEL 1 FOR 409.674;
		LEVEL 0 FOR 585.82;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex5[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 4.018;
		LEVEL 1 FOR 409.679;
		LEVEL 0 FOR 586.303;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex5[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 4.005;
		LEVEL 1 FOR 409.679;
		LEVEL 0 FOR 586.316;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex5[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 3.711;
		LEVEL 1 FOR 817.667;
		LEVEL 0 FOR 178.622;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex5[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 3.863;
		LEVEL 1 FOR 409.667;
		LEVEL 0 FOR 408.0;
		LEVEL 1 FOR 178.47;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex5[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 3.873;
		LEVEL 1 FOR 409.667;
		LEVEL 0 FOR 408.0;
		LEVEL 1 FOR 178.46;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex5[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 3.691;
		LEVEL 1 FOR 817.679;
		LEVEL 0 FOR 178.63;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex5[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex6[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 4.825;
		LEVEL 1 FOR 817.674;
		LEVEL 0 FOR 177.501;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex6[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 5.105;
		LEVEL 1 FOR 817.679;
		LEVEL 0 FOR 177.216;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex6[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 5.099;
		LEVEL 1 FOR 817.679;
		LEVEL 0 FOR 177.222;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex6[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 4.894;
		LEVEL 1 FOR 995.106;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex6[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 5.29;
		LEVEL 1 FOR 817.667;
		LEVEL 0 FOR 177.043;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex6[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 5.36;
		LEVEL 1 FOR 817.667;
		LEVEL 0 FOR 176.973;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex6[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 4.95;
		LEVEL 1 FOR 995.05;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex6[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex7[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 4.223;
		LEVEL 1 FOR 995.777;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex7[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 4.644;
		LEVEL 1 FOR 995.356;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex7[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 4.313;
		LEVEL 1 FOR 995.687;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex7[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 4.017;
		LEVEL 1 FOR 995.983;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex7[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 3.736;
		LEVEL 1 FOR 996.264;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex7[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 3.736;
		LEVEL 1 FOR 996.264;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex7[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 4.007;
		LEVEL 1 FOR 995.993;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|hex7[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|sampler")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|gnd")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|vcc")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|unknown")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|devclrn")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|devpor")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|devoe")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[3]~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.117;
		LEVEL 0 FOR 54.441;
		LEVEL 1 FOR 64.0;
		LEVEL 0 FOR 64.0;
		LEVEL 1 FOR 64.0;
		LEVEL 0 FOR 64.0;
		LEVEL 1 FOR 64.0;
		LEVEL 0 FOR 88.0;
		LEVEL 1 FOR 64.0;
		LEVEL 0 FOR 64.0;
		LEVEL 1 FOR 64.0;
		LEVEL 0 FOR 64.0;
		LEVEL 1 FOR 64.0;
		LEVEL 0 FOR 88.0;
		LEVEL 1 FOR 64.0;
		LEVEL 0 FOR 64.0;
		LEVEL 1 FOR 0.442;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|clk~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 4.842;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 3.158;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[0]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.73;
		LEVEL 1 FOR 6.303;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 0.967;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[4]~15")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.726;
		LEVEL 0 FOR 126.303;
		LEVEL 1 FOR 0.099;
		LEVEL 0 FOR 96.024;
		LEVEL 1 FOR 0.114;
		LEVEL 0 FOR 24.024;
		LEVEL 1 FOR 7.739;
		LEVEL 0 FOR 128.0;
		LEVEL 1 FOR 0.099;
		LEVEL 0 FOR 151.901;
		LEVEL 1 FOR 0.099;
		LEVEL 0 FOR 96.024;
		LEVEL 1 FOR 0.114;
		LEVEL 0 FOR 24.024;
		LEVEL 1 FOR 7.739;
		LEVEL 0 FOR 128.0;
		LEVEL 1 FOR 0.099;
		LEVEL 0 FOR 151.901;
		LEVEL 1 FOR 0.099;
		LEVEL 0 FOR 56.872;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[5]~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.136;
		LEVEL 0 FOR 246.564;
		LEVEL 1 FOR 7.081;
		LEVEL 0 FOR 0.658;
		LEVEL 1 FOR 151.342;
		LEVEL 0 FOR 248.919;
		LEVEL 1 FOR 7.081;
		LEVEL 0 FOR 0.658;
		LEVEL 1 FOR 151.342;
		LEVEL 0 FOR 185.219;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[1]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.113;
		LEVEL 0 FOR 6.303;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 15.661;
		LEVEL 0 FOR 8.339;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 15.661;
		LEVEL 0 FOR 8.339;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 0.584;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|LessThan0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.602;
		LEVEL 1 FOR 14.303;
		LEVEL 0 FOR 48.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 48.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 48.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 48.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 48.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 48.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 48.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 48.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 48.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 48.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 48.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 48.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 48.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 48.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 41.095;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|LessThan1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.754;
		LEVEL 0 FOR 382.315;
		LEVEL 1 FOR 0.248;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 7.74;
		LEVEL 0 FOR 384.012;
		LEVEL 1 FOR 0.248;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 7.74;
		LEVEL 0 FOR 184.943;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[0]~7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.703;
		LEVEL 0 FOR 6.303;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 0.994;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[1]~9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.75;
		LEVEL 1 FOR 22.327;
		LEVEL 0 FOR 7.976;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.976;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.976;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.976;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.976;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.976;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.976;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.976;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.976;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.976;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.976;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.976;
		LEVEL 1 FOR 48.024;
		LEVEL 0 FOR 7.976;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.976;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.976;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.976;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.976;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.976;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.976;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.976;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.976;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.976;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.976;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.976;
		LEVEL 1 FOR 48.024;
		LEVEL 0 FOR 7.976;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.976;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.976;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.976;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.976;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 0.923;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[2]~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.16;
		LEVEL 0 FOR 22.327;
		LEVEL 1 FOR 7.55;
		LEVEL 0 FOR 0.426;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.55;
		LEVEL 1 FOR 0.426;
		LEVEL 0 FOR 24.024;
		LEVEL 1 FOR 7.55;
		LEVEL 0 FOR 0.426;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.55;
		LEVEL 1 FOR 0.426;
		LEVEL 0 FOR 24.024;
		LEVEL 1 FOR 7.55;
		LEVEL 0 FOR 0.426;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.55;
		LEVEL 1 FOR 0.426;
		LEVEL 0 FOR 24.024;
		LEVEL 1 FOR 7.55;
		LEVEL 0 FOR 0.426;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.55;
		LEVEL 1 FOR 0.426;
		LEVEL 0 FOR 24.024;
		LEVEL 1 FOR 7.55;
		LEVEL 0 FOR 0.426;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.55;
		LEVEL 1 FOR 0.426;
		LEVEL 0 FOR 24.024;
		LEVEL 1 FOR 7.55;
		LEVEL 0 FOR 0.426;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.55;
		LEVEL 1 FOR 0.426;
		LEVEL 0 FOR 48.024;
		LEVEL 1 FOR 7.55;
		LEVEL 0 FOR 0.426;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.55;
		LEVEL 1 FOR 0.426;
		LEVEL 0 FOR 24.024;
		LEVEL 1 FOR 7.55;
		LEVEL 0 FOR 0.426;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.55;
		LEVEL 1 FOR 0.426;
		LEVEL 0 FOR 24.024;
		LEVEL 1 FOR 7.55;
		LEVEL 0 FOR 0.426;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.55;
		LEVEL 1 FOR 0.426;
		LEVEL 0 FOR 24.024;
		LEVEL 1 FOR 7.55;
		LEVEL 0 FOR 0.426;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.55;
		LEVEL 1 FOR 0.426;
		LEVEL 0 FOR 24.024;
		LEVEL 1 FOR 7.55;
		LEVEL 0 FOR 0.426;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.55;
		LEVEL 1 FOR 0.426;
		LEVEL 0 FOR 24.024;
		LEVEL 1 FOR 7.55;
		LEVEL 0 FOR 0.426;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.55;
		LEVEL 1 FOR 0.426;
		LEVEL 0 FOR 48.024;
		LEVEL 1 FOR 7.55;
		LEVEL 0 FOR 0.426;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.55;
		LEVEL 1 FOR 0.426;
		LEVEL 0 FOR 24.024;
		LEVEL 1 FOR 7.55;
		LEVEL 0 FOR 0.426;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.55;
		LEVEL 1 FOR 0.426;
		LEVEL 0 FOR 24.024;
		LEVEL 1 FOR 7.55;
		LEVEL 0 FOR 0.426;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 0.513;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[2]~11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.707;
		LEVEL 0 FOR 30.303;
		LEVEL 1 FOR 0.114;
		LEVEL 0 FOR 24.024;
		LEVEL 1 FOR 7.862;
		LEVEL 0 FOR 32.0;
		LEVEL 1 FOR 0.114;
		LEVEL 0 FOR 24.024;
		LEVEL 1 FOR 7.862;
		LEVEL 0 FOR 32.0;
		LEVEL 1 FOR 0.114;
		LEVEL 0 FOR 24.024;
		LEVEL 1 FOR 7.862;
		LEVEL 0 FOR 32.0;
		LEVEL 1 FOR 0.114;
		LEVEL 0 FOR 24.024;
		LEVEL 1 FOR 7.862;
		LEVEL 0 FOR 32.0;
		LEVEL 1 FOR 0.114;
		LEVEL 0 FOR 24.024;
		LEVEL 1 FOR 7.862;
		LEVEL 0 FOR 32.0;
		LEVEL 1 FOR 0.114;
		LEVEL 0 FOR 24.024;
		LEVEL 1 FOR 7.862;
		LEVEL 0 FOR 56.0;
		LEVEL 1 FOR 0.114;
		LEVEL 0 FOR 24.024;
		LEVEL 1 FOR 7.862;
		LEVEL 0 FOR 32.0;
		LEVEL 1 FOR 0.114;
		LEVEL 0 FOR 24.024;
		LEVEL 1 FOR 7.862;
		LEVEL 0 FOR 32.0;
		LEVEL 1 FOR 0.114;
		LEVEL 0 FOR 24.024;
		LEVEL 1 FOR 7.862;
		LEVEL 0 FOR 32.0;
		LEVEL 1 FOR 0.114;
		LEVEL 0 FOR 24.024;
		LEVEL 1 FOR 7.862;
		LEVEL 0 FOR 32.0;
		LEVEL 1 FOR 0.114;
		LEVEL 0 FOR 24.024;
		LEVEL 1 FOR 7.862;
		LEVEL 0 FOR 32.0;
		LEVEL 1 FOR 0.114;
		LEVEL 0 FOR 24.024;
		LEVEL 1 FOR 7.862;
		LEVEL 0 FOR 56.0;
		LEVEL 1 FOR 0.114;
		LEVEL 0 FOR 24.024;
		LEVEL 1 FOR 7.862;
		LEVEL 0 FOR 32.0;
		LEVEL 1 FOR 0.114;
		LEVEL 0 FOR 24.024;
		LEVEL 1 FOR 7.862;
		LEVEL 0 FOR 32.0;
		LEVEL 1 FOR 0.114;
		LEVEL 0 FOR 24.024;
		LEVEL 1 FOR 0.852;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[3]~13")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.754;
		LEVEL 1 FOR 94.327;
		LEVEL 0 FOR 0.114;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.838;
		LEVEL 1 FOR 96.024;
		LEVEL 0 FOR 0.114;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.838;
		LEVEL 1 FOR 96.024;
		LEVEL 0 FOR 0.114;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.838;
		LEVEL 1 FOR 120.024;
		LEVEL 0 FOR 0.114;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.838;
		LEVEL 1 FOR 96.024;
		LEVEL 0 FOR 0.114;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.838;
		LEVEL 1 FOR 96.024;
		LEVEL 0 FOR 0.114;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.838;
		LEVEL 1 FOR 120.024;
		LEVEL 0 FOR 0.114;
		LEVEL 1 FOR 24.024;
		LEVEL 0 FOR 7.838;
		LEVEL 1 FOR 56.943;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[4]~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.164;
		LEVEL 0 FOR 118.465;
		LEVEL 1 FOR 7.427;
		LEVEL 0 FOR 0.411;
		LEVEL 1 FOR 120.162;
		LEVEL 0 FOR 7.427;
		LEVEL 1 FOR 0.411;
		LEVEL 0 FOR 120.162;
		LEVEL 1 FOR 7.427;
		LEVEL 0 FOR 0.411;
		LEVEL 1 FOR 23.589;
		LEVEL 0 FOR 120.573;
		LEVEL 1 FOR 7.427;
		LEVEL 0 FOR 0.411;
		LEVEL 1 FOR 120.162;
		LEVEL 0 FOR 7.427;
		LEVEL 1 FOR 0.411;
		LEVEL 0 FOR 120.162;
		LEVEL 1 FOR 7.427;
		LEVEL 0 FOR 0.411;
		LEVEL 1 FOR 23.589;
		LEVEL 0 FOR 120.573;
		LEVEL 1 FOR 7.427;
		LEVEL 0 FOR 0.411;
		LEVEL 1 FOR 56.533;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|rtl~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.769;
		LEVEL 1 FOR 190.313;
		LEVEL 0 FOR 0.237;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 199.753;
		LEVEL 1 FOR 192.01;
		LEVEL 0 FOR 0.237;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 199.753;
		LEVEL 1 FOR 184.928;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|rtl~0clkctrl_outclk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1.597;
		LEVEL 1 FOR 206.55;
		LEVEL 0 FOR 199.753;
		LEVEL 1 FOR 208.247;
		LEVEL 0 FOR 199.753;
		LEVEL 1 FOR 184.1;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[1]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.814;
		LEVEL 1 FOR 409.679;
		LEVEL 0 FOR 589.507;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reset~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.822;
		LEVEL 1 FOR 899.178;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[1]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.672;
		LEVEL 0 FOR 409.679;
		LEVEL 1 FOR 408.0;
		LEVEL 0 FOR 181.649;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[1]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.817;
		LEVEL 1 FOR 817.679;
		LEVEL 0 FOR 181.504;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[1]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.815;
		LEVEL 1 FOR 409.679;
		LEVEL 0 FOR 589.506;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[1]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.68;
		LEVEL 0 FOR 409.679;
		LEVEL 1 FOR 408.0;
		LEVEL 0 FOR 181.641;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[1]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.681;
		LEVEL 0 FOR 817.679;
		LEVEL 1 FOR 181.64;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[1]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.816;
		LEVEL 1 FOR 999.184;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[2]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.821;
		LEVEL 1 FOR 409.667;
		LEVEL 0 FOR 589.512;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[2]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.681;
		LEVEL 0 FOR 817.667;
		LEVEL 1 FOR 181.652;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[2]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.814;
		LEVEL 1 FOR 999.186;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[4]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.676;
		LEVEL 0 FOR 409.667;
		LEVEL 1 FOR 589.657;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[4]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.68;
		LEVEL 0 FOR 817.667;
		LEVEL 1 FOR 181.653;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[4]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.678;
		LEVEL 0 FOR 999.322;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[4]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.682;
		LEVEL 1 FOR 999.318;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[4]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.679;
		LEVEL 0 FOR 409.667;
		LEVEL 1 FOR 589.654;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[4]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.681;
		LEVEL 0 FOR 817.667;
		LEVEL 1 FOR 181.652;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex7[4]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.673;
		LEVEL 0 FOR 999.327;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[4]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.682;
		LEVEL 1 FOR 999.318;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[5]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.68;
		LEVEL 0 FOR 817.679;
		LEVEL 1 FOR 181.641;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[5]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.682;
		LEVEL 0 FOR 999.318;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[5]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.681;
		LEVEL 0 FOR 999.319;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[5]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.68;
		LEVEL 1 FOR 999.32;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[5]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.681;
		LEVEL 0 FOR 409.679;
		LEVEL 1 FOR 589.64;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex7[5]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.678;
		LEVEL 0 FOR 817.679;
		LEVEL 1 FOR 181.643;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[5]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.682;
		LEVEL 1 FOR 999.318;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[7]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.675;
		LEVEL 0 FOR 999.325;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[7]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.677;
		LEVEL 0 FOR 999.323;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[7]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.677;
		LEVEL 1 FOR 999.323;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[7]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.676;
		LEVEL 0 FOR 409.674;
		LEVEL 1 FOR 589.65;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[7]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.808;
		LEVEL 1 FOR 817.674;
		LEVEL 0 FOR 181.518;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[7]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.675;
		LEVEL 0 FOR 409.674;
		LEVEL 1 FOR 589.651;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex7[7]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.669;
		LEVEL 0 FOR 817.674;
		LEVEL 1 FOR 181.657;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[7]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.678;
		LEVEL 0 FOR 999.322;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 409.674;
		LEVEL 1 FOR 590.108;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 409.679;
		LEVEL 1 FOR 590.103;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 817.667;
		LEVEL 1 FOR 182.115;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 817.679;
		LEVEL 1 FOR 182.103;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 254.303;
		LEVEL 1 FOR 152.0;
		LEVEL 0 FOR 256.0;
		LEVEL 1 FOR 152.0;
		LEVEL 0 FOR 185.697;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 126.303;
		LEVEL 1 FOR 128.0;
		LEVEL 0 FOR 128.0;
		LEVEL 1 FOR 24.0;
		LEVEL 0 FOR 128.0;
		LEVEL 1 FOR 128.0;
		LEVEL 0 FOR 128.0;
		LEVEL 1 FOR 24.0;
		LEVEL 0 FOR 128.0;
		LEVEL 1 FOR 57.697;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 62.303;
		LEVEL 1 FOR 64.0;
		LEVEL 0 FOR 64.0;
		LEVEL 1 FOR 64.0;
		LEVEL 0 FOR 64.0;
		LEVEL 1 FOR 64.0;
		LEVEL 0 FOR 88.0;
		LEVEL 1 FOR 64.0;
		LEVEL 0 FOR 64.0;
		LEVEL 1 FOR 64.0;
		LEVEL 0 FOR 64.0;
		LEVEL 1 FOR 64.0;
		LEVEL 0 FOR 88.0;
		LEVEL 1 FOR 64.0;
		LEVEL 0 FOR 57.697;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.303;
		LEVEL 1 FOR 32.0;
		LEVEL 0 FOR 32.0;
		LEVEL 1 FOR 32.0;
		LEVEL 0 FOR 32.0;
		LEVEL 1 FOR 32.0;
		LEVEL 0 FOR 32.0;
		LEVEL 1 FOR 32.0;
		LEVEL 0 FOR 32.0;
		LEVEL 1 FOR 32.0;
		LEVEL 0 FOR 32.0;
		LEVEL 1 FOR 32.0;
		LEVEL 0 FOR 56.0;
		LEVEL 1 FOR 32.0;
		LEVEL 0 FOR 32.0;
		LEVEL 1 FOR 32.0;
		LEVEL 0 FOR 32.0;
		LEVEL 1 FOR 32.0;
		LEVEL 0 FOR 32.0;
		LEVEL 1 FOR 32.0;
		LEVEL 0 FOR 32.0;
		LEVEL 1 FOR 32.0;
		LEVEL 0 FOR 32.0;
		LEVEL 1 FOR 32.0;
		LEVEL 0 FOR 56.0;
		LEVEL 1 FOR 32.0;
		LEVEL 0 FOR 32.0;
		LEVEL 1 FOR 32.0;
		LEVEL 0 FOR 32.0;
		LEVEL 1 FOR 25.697;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 14.303;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 16.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 9.697;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 6.303;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 16.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 1.697;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 999.782;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 409.679;
		LEVEL 1 FOR 590.103;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 409.667;
		LEVEL 1 FOR 590.115;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 409.667;
		LEVEL 1 FOR 590.115;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 409.679;
		LEVEL 1 FOR 590.103;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 999.782;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 999.782;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 999.782;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 817.667;
		LEVEL 1 FOR 182.115;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 817.679;
		LEVEL 1 FOR 182.103;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 817.674;
		LEVEL 1 FOR 182.108;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 817.679;
		LEVEL 1 FOR 182.103;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 999.782;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 999.782;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex7[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 999.782;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex7[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex7[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 999.782;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex7[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 999.782;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex7[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex7[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex7[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 999.782;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex7[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 999.782;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 817.679;
		LEVEL 1 FOR 182.103;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 817.667;
		LEVEL 1 FOR 182.115;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 409.667;
		LEVEL 1 FOR 408.0;
		LEVEL 0 FOR 182.115;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 409.679;
		LEVEL 1 FOR 408.0;
		LEVEL 0 FOR 182.103;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 817.674;
		LEVEL 1 FOR 182.108;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 999.782;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 409.667;
		LEVEL 1 FOR 590.115;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 409.679;
		LEVEL 1 FOR 408.0;
		LEVEL 0 FOR 182.103;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 409.674;
		LEVEL 1 FOR 590.108;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 999.782;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 999.782;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 999.782;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.218;
		LEVEL 0 FOR 409.679;
		LEVEL 1 FOR 590.103;
	}
}

TRANSITION_LIST("cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|clk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|reset";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex0[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex0[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 3;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex0[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 4;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex0[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 5;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex0[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 6;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex0[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 7;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex0[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 8;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex0[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 9;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex1[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 10;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex1[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 11;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex1[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 12;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex1[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 13;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex1[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 14;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex1[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 15;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex1[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 16;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex1[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 17;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex2[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 18;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex2[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 19;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex2[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 20;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex2[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 21;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex2[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 22;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex2[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 23;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex2[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 24;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex2[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 25;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex3[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 26;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex3[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 27;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex3[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 28;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex3[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 29;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex3[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 30;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex3[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 31;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex3[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 32;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex3[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 33;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex4[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 34;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex4[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 35;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex4[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 36;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex4[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 37;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex4[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 38;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex4[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 39;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex4[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 40;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex4[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 41;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex5[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 42;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex5[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 43;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex5[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 44;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex5[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 45;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex5[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 46;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex5[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 47;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex5[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 48;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex5[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 49;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex6[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 50;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex6[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 51;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex6[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 52;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex6[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 53;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex6[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 54;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex6[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 55;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex6[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 56;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex6[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 57;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex7[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 58;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex7[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 59;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex7[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 60;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex7[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 61;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex7[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 62;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex7[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 63;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex7[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 64;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|hex7[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 65;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|sampler";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 66;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|gnd";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 67;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|vcc";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 68;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|unknown";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 69;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|devclrn";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 70;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|devpor";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 71;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|devoe";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 72;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[3]~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 73;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|clk~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 74;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[0]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 75;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[4]~15";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 76;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[5]~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 77;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[1]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 78;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|LessThan0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 79;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|LessThan1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 80;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[0]~7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 81;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[1]~9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 82;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[2]~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 83;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[2]~11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 84;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[3]~13";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 85;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[4]~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 86;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|rtl~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 87;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|rtl~0clkctrl_outclk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 88;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[1]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 89;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reset~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 90;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[1]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 91;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[1]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 92;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[1]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 93;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[1]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 94;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[1]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 95;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[1]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 96;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[2]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 97;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[2]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 98;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[2]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 99;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[4]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 100;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[4]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 101;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[4]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 102;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[4]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 103;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[4]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 104;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[4]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 105;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex7[4]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 106;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[4]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 107;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[5]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 108;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[5]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 109;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[5]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 110;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[5]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 111;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[5]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 112;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex7[5]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 113;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[5]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 114;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[7]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 115;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[7]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 116;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[7]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 117;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[7]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 118;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[7]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 119;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[7]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 120;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex7[7]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 121;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[7]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 122;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 123;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 124;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 125;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 126;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 127;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 128;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 129;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex5[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 130;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 131;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 132;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 133;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 134;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 135;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|clock0|Q[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 136;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 137;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 138;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 139;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 140;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 141;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 142;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 143;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex0[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 144;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 145;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 146;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 147;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 148;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 149;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 150;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 151;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex2[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 152;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 153;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 154;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 155;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 156;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 157;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 158;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 159;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex6[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 160;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex7[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 161;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex7[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 162;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex7[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 163;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex7[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 164;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex7[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 165;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex7[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 166;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex7[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 167;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex7[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 168;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 169;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 170;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 171;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 172;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 173;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 174;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 175;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex1[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 176;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 177;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 178;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 179;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 180;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 181;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 182;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 183;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex4[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 184;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 185;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 186;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 187;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 188;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 189;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 190;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 191;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cyclic_reg_with_clock_vlg_vec_tst|i1|reg0|hex3[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 192;
	TREE_LEVEL = 0;
}
;
