!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.8	//
ABORTED_COMMAND	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	/^    ABORTED_COMMAND,$/;"	e	enum:sense_state
ABS	.\Template\bsp\PID\pid_base.c	17;"	d	file:
ACPR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t ACPR;                    \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescaler Register *\/$/;"	m	struct:__anon28
ACTLR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t ACTLR;                   \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register              *\/$/;"	m	struct:__anon23
AC_ITF_TOTAL_LEN	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	132;"	d
ADC0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	44;"	d
ADC1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	45;"	d
ADC2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	46;"	d
ADC_ADCCK_HCLK_DIV10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	379;"	d
ADC_ADCCK_HCLK_DIV20	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	380;"	d
ADC_ADCCK_HCLK_DIV5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	377;"	d
ADC_ADCCK_HCLK_DIV6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	378;"	d
ADC_ADCCK_PCLK2_DIV2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	373;"	d
ADC_ADCCK_PCLK2_DIV4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	374;"	d
ADC_ADCCK_PCLK2_DIV6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	375;"	d
ADC_ADCCK_PCLK2_DIV8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	376;"	d
ADC_ALL_INSERTED_PARALLEL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	212;"	d
ADC_ALL_INSERTED_TRRIGGER_ROTATION	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	215;"	d
ADC_ALL_ROUTINE_FOLLOW_UP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	214;"	d
ADC_ALL_ROUTINE_PARALLEL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	213;"	d
ADC_ALL_ROUTINE_PARALLEL_INSERTED_PARALLEL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	210;"	d
ADC_ALL_ROUTINE_PARALLEL_INSERTED_ROTATION	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	211;"	d
ADC_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	337;"	d
ADC_CHANNEL_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	339;"	d
ADC_CHANNEL_1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	340;"	d
ADC_CHANNEL_10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	349;"	d
ADC_CHANNEL_11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	350;"	d
ADC_CHANNEL_12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	351;"	d
ADC_CHANNEL_13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	352;"	d
ADC_CHANNEL_14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	353;"	d
ADC_CHANNEL_15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	354;"	d
ADC_CHANNEL_16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	355;"	d
ADC_CHANNEL_17	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	356;"	d
ADC_CHANNEL_18	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	357;"	d
ADC_CHANNEL_2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	341;"	d
ADC_CHANNEL_3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	342;"	d
ADC_CHANNEL_4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	343;"	d
ADC_CHANNEL_5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	344;"	d
ADC_CHANNEL_6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	345;"	d
ADC_CHANNEL_7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	346;"	d
ADC_CHANNEL_8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	347;"	d
ADC_CHANNEL_9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	348;"	d
ADC_CHANNEL_DISCON_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	330;"	d
ADC_CHANNEL_LENGTH_SUBTRACT_ONE	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	43;"	d	file:
ADC_CHANNEL_SAMPLE_EIGHTEEN	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	53;"	d	file:
ADC_CHANNEL_SAMPLE_LENGTH	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	54;"	d	file:
ADC_CHANNEL_SAMPLE_TEN	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	52;"	d	file:
ADC_CONTINUOUS_MODE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	195;"	d
ADC_CTL0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	50;"	d
ADC_CTL0_DISIC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	92;"	d
ADC_CTL0_DISNUM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	93;"	d
ADC_CTL0_DISRC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	91;"	d
ADC_CTL0_DRES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	96;"	d
ADC_CTL0_EOCIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	85;"	d
ADC_CTL0_EOICIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	87;"	d
ADC_CTL0_ICA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	90;"	d
ADC_CTL0_IWDEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	94;"	d
ADC_CTL0_ROVFIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	97;"	d
ADC_CTL0_RWDEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	95;"	d
ADC_CTL0_SM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	88;"	d
ADC_CTL0_WDCHSEL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	84;"	d
ADC_CTL0_WDEIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	86;"	d
ADC_CTL0_WDSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	89;"	d
ADC_CTL1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	51;"	d
ADC_CTL1_ADCON	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	100;"	d
ADC_CTL1_CLB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	102;"	d
ADC_CTL1_CTN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	101;"	d
ADC_CTL1_DAL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	107;"	d
ADC_CTL1_DDM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	105;"	d
ADC_CTL1_DMA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	104;"	d
ADC_CTL1_EOCM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	106;"	d
ADC_CTL1_ETMIC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	109;"	d
ADC_CTL1_ETMRC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	112;"	d
ADC_CTL1_ETSIC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	108;"	d
ADC_CTL1_ETSRC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	111;"	d
ADC_CTL1_RSTCLB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	103;"	d
ADC_CTL1_SWICST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	110;"	d
ADC_CTL1_SWRCST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	113;"	d
ADC_DATAALIGN_LEFT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	219;"	d
ADC_DATAALIGN_RIGHT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	218;"	d
ADC_DAUL_INSERTED_PARALLEL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	206;"	d
ADC_DAUL_INSERTED_TRRIGGER_ROTATION	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	209;"	d
ADC_DAUL_ROUTINE_FOLLOW_UP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	208;"	d
ADC_DAUL_ROUTINE_PARALLEL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	207;"	d
ADC_DAUL_ROUTINE_PARALLEL_INSERTED_PARALLEL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	204;"	d
ADC_DAUL_ROUTINE_PARALLEL_INSERTED_ROTATION	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	205;"	d
ADC_EOC_SET_CONVERSION	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	407;"	d
ADC_EOC_SET_SEQUENCE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	406;"	d
ADC_EXTTRIG_INSERTED_EXTI_15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	263;"	d
ADC_EXTTRIG_INSERTED_T0_CH3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	248;"	d
ADC_EXTTRIG_INSERTED_T0_TRGO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	249;"	d
ADC_EXTTRIG_INSERTED_T1_CH0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	250;"	d
ADC_EXTTRIG_INSERTED_T1_TRGO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	251;"	d
ADC_EXTTRIG_INSERTED_T2_CH1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	252;"	d
ADC_EXTTRIG_INSERTED_T2_CH3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	253;"	d
ADC_EXTTRIG_INSERTED_T3_CH0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	254;"	d
ADC_EXTTRIG_INSERTED_T3_CH1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	255;"	d
ADC_EXTTRIG_INSERTED_T3_CH2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	256;"	d
ADC_EXTTRIG_INSERTED_T3_TRGO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	257;"	d
ADC_EXTTRIG_INSERTED_T4_CH3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	258;"	d
ADC_EXTTRIG_INSERTED_T4_TRGO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	259;"	d
ADC_EXTTRIG_INSERTED_T7_CH1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	260;"	d
ADC_EXTTRIG_INSERTED_T7_CH2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	261;"	d
ADC_EXTTRIG_INSERTED_T7_CH3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	262;"	d
ADC_EXTTRIG_ROUTINE_EXTI_11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	244;"	d
ADC_EXTTRIG_ROUTINE_T0_CH0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	229;"	d
ADC_EXTTRIG_ROUTINE_T0_CH1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	230;"	d
ADC_EXTTRIG_ROUTINE_T0_CH2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	231;"	d
ADC_EXTTRIG_ROUTINE_T1_CH1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	232;"	d
ADC_EXTTRIG_ROUTINE_T1_CH2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	233;"	d
ADC_EXTTRIG_ROUTINE_T1_CH3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	234;"	d
ADC_EXTTRIG_ROUTINE_T1_TRGO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	235;"	d
ADC_EXTTRIG_ROUTINE_T2_CH0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	236;"	d
ADC_EXTTRIG_ROUTINE_T2_TRGO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	237;"	d
ADC_EXTTRIG_ROUTINE_T3_CH3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	238;"	d
ADC_EXTTRIG_ROUTINE_T4_CH0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	239;"	d
ADC_EXTTRIG_ROUTINE_T4_CH1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	240;"	d
ADC_EXTTRIG_ROUTINE_T4_CH2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	241;"	d
ADC_EXTTRIG_ROUTINE_T7_CH0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	242;"	d
ADC_EXTTRIG_ROUTINE_T7_TRGO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	243;"	d
ADC_FLAG_EOC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	183;"	d
ADC_FLAG_EOIC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	184;"	d
ADC_FLAG_ROVF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	187;"	d
ADC_FLAG_STIC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	185;"	d
ADC_FLAG_STRC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	186;"	d
ADC_FLAG_WDE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	182;"	d
ADC_IDATA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	64;"	d
ADC_IDATA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	65;"	d
ADC_IDATA2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	66;"	d
ADC_IDATA3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	67;"	d
ADC_IDATAX_IDATAN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	136;"	d
ADC_INSERTED_CHANNEL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	328;"	d
ADC_INSERTED_CHANNEL_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	333;"	d
ADC_INSERTED_CHANNEL_1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	334;"	d
ADC_INSERTED_CHANNEL_2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	335;"	d
ADC_INSERTED_CHANNEL_3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	336;"	d
ADC_INSERTED_CHANNEL_AUTO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	194;"	d
ADC_INSERTED_CHANNEL_RANK_LENGTH	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	57;"	d	file:
ADC_INSERTED_CHANNEL_SHIFT_LENGTH	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	58;"	d	file:
ADC_INT_EOC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	361;"	d
ADC_INT_EOIC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	362;"	d
ADC_INT_FLAG_EOC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	367;"	d
ADC_INT_FLAG_EOIC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	368;"	d
ADC_INT_FLAG_ROVF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	369;"	d
ADC_INT_FLAG_WDE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	366;"	d
ADC_INT_ROVF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	363;"	d
ADC_INT_WDE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	360;"	d
ADC_IOFF0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	54;"	d
ADC_IOFF1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	55;"	d
ADC_IOFF2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	56;"	d
ADC_IOFF3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	57;"	d
ADC_IOFFX_IOFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	119;"	d
ADC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^ADC_IRQHandler                   $/;"	l
ADC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^ADC_IRQHandler                   $/;"	l
ADC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^ADC_IRQHandler                   $/;"	l
ADC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^ADC_IRQHandler                    $/;"	l
ADC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^ADC_IRQHandler                    $/;"	l
ADC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^ADC_IRQHandler                    $/;"	l
ADC_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    ADC_IRQn                     = 18,     \/*!< ADC interrupt                                            *\/$/;"	e	enum:IRQn
ADC_ISQ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	63;"	d
ADC_ISQ_IL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	133;"	d
ADC_ISQ_ISQN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	132;"	d
ADC_OFFSET_LENGTH	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	61;"	d	file:
ADC_OFFSET_SHIFT_LENGTH	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	62;"	d	file:
ADC_OVERSAMPLING_ALL_CONVERT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	323;"	d
ADC_OVERSAMPLING_ONE_CONVERT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	324;"	d
ADC_OVERSAMPLING_RATIO_MUL128	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	319;"	d
ADC_OVERSAMPLING_RATIO_MUL16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	316;"	d
ADC_OVERSAMPLING_RATIO_MUL2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	313;"	d
ADC_OVERSAMPLING_RATIO_MUL256	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	320;"	d
ADC_OVERSAMPLING_RATIO_MUL32	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	317;"	d
ADC_OVERSAMPLING_RATIO_MUL4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	314;"	d
ADC_OVERSAMPLING_RATIO_MUL64	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	318;"	d
ADC_OVERSAMPLING_RATIO_MUL8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	315;"	d
ADC_OVERSAMPLING_SHIFT_1B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	302;"	d
ADC_OVERSAMPLING_SHIFT_2B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	303;"	d
ADC_OVERSAMPLING_SHIFT_3B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	304;"	d
ADC_OVERSAMPLING_SHIFT_4B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	305;"	d
ADC_OVERSAMPLING_SHIFT_5B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	306;"	d
ADC_OVERSAMPLING_SHIFT_6B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	307;"	d
ADC_OVERSAMPLING_SHIFT_7B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	308;"	d
ADC_OVERSAMPLING_SHIFT_8B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	309;"	d
ADC_OVERSAMPLING_SHIFT_NONE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	301;"	d
ADC_OVSAMPCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	69;"	d
ADC_OVSAMPCTL_OVSEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	142;"	d
ADC_OVSAMPCTL_OVSR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	143;"	d
ADC_OVSAMPCTL_OVSS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	144;"	d
ADC_OVSAMPCTL_TOVS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	145;"	d
ADC_RDATA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	68;"	d
ADC_RDATA_RDATA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	139;"	d
ADC_RESOLUTION_10B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	295;"	d
ADC_RESOLUTION_12B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	294;"	d
ADC_RESOLUTION_6B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	297;"	d
ADC_RESOLUTION_8B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	296;"	d
ADC_ROUTINE_CHANNEL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	327;"	d
ADC_ROUTINE_CHANNEL_RANK_LENGTH	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	49;"	d	file:
ADC_ROUTINE_CHANNEL_RANK_SIX	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	46;"	d	file:
ADC_ROUTINE_CHANNEL_RANK_SIXTEEN	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	48;"	d	file:
ADC_ROUTINE_CHANNEL_RANK_TWELVE	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	47;"	d	file:
ADC_ROUTINE_INSERTED_CHANNEL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	329;"	d
ADC_RSQ0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	60;"	d
ADC_RSQ0_RL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	129;"	d
ADC_RSQ1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	61;"	d
ADC_RSQ2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	62;"	d
ADC_RSQX_RSQN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	128;"	d
ADC_SAMPLETIME_112	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	272;"	d
ADC_SAMPLETIME_144	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	273;"	d
ADC_SAMPLETIME_15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	268;"	d
ADC_SAMPLETIME_28	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	269;"	d
ADC_SAMPLETIME_3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	267;"	d
ADC_SAMPLETIME_480	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	274;"	d
ADC_SAMPLETIME_56	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	270;"	d
ADC_SAMPLETIME_84	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	271;"	d
ADC_SAMPT0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	52;"	d
ADC_SAMPT1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	53;"	d
ADC_SAMPTX_SPTN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	116;"	d
ADC_SCAN_MODE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	193;"	d
ADC_SSTAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	70;"	d
ADC_SSTAT_EOC0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	149;"	d
ADC_SSTAT_EOC1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	155;"	d
ADC_SSTAT_EOC2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	161;"	d
ADC_SSTAT_EOIC0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	150;"	d
ADC_SSTAT_EOIC1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	156;"	d
ADC_SSTAT_EOIC2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	162;"	d
ADC_SSTAT_ROVF0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	153;"	d
ADC_SSTAT_ROVF1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	159;"	d
ADC_SSTAT_ROVF2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	165;"	d
ADC_SSTAT_STIC0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	151;"	d
ADC_SSTAT_STIC1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	157;"	d
ADC_SSTAT_STIC2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	163;"	d
ADC_SSTAT_STRC0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	152;"	d
ADC_SSTAT_STRC1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	158;"	d
ADC_SSTAT_STRC2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	164;"	d
ADC_SSTAT_WDE0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	148;"	d
ADC_SSTAT_WDE1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	154;"	d
ADC_SSTAT_WDE2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	160;"	d
ADC_STAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	49;"	d
ADC_STAT_EOC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	77;"	d
ADC_STAT_EOIC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	78;"	d
ADC_STAT_ROVF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	81;"	d
ADC_STAT_STIC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	79;"	d
ADC_STAT_STRC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	80;"	d
ADC_STAT_WDE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	76;"	d
ADC_SYNCCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	71;"	d
ADC_SYNCCTL_ADCCK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	172;"	d
ADC_SYNCCTL_SYNCDDM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	170;"	d
ADC_SYNCCTL_SYNCDLY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	169;"	d
ADC_SYNCCTL_SYNCDMA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	171;"	d
ADC_SYNCCTL_SYNCM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	168;"	d
ADC_SYNCCTL_TSVREN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	174;"	d
ADC_SYNCCTL_VBATEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	173;"	d
ADC_SYNCDATA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	72;"	d
ADC_SYNCDATA_SYNCDATA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	177;"	d
ADC_SYNCDATA_SYNCDATA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	178;"	d
ADC_SYNC_DELAY_10CYCLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	388;"	d
ADC_SYNC_DELAY_11CYCLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	389;"	d
ADC_SYNC_DELAY_12CYCLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	390;"	d
ADC_SYNC_DELAY_13CYCLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	391;"	d
ADC_SYNC_DELAY_14CYCLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	392;"	d
ADC_SYNC_DELAY_15CYCLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	393;"	d
ADC_SYNC_DELAY_16CYCLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	394;"	d
ADC_SYNC_DELAY_17CYCLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	395;"	d
ADC_SYNC_DELAY_18CYCLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	396;"	d
ADC_SYNC_DELAY_19CYCLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	397;"	d
ADC_SYNC_DELAY_20CYCLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	398;"	d
ADC_SYNC_DELAY_5CYCLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	383;"	d
ADC_SYNC_DELAY_6CYCLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	384;"	d
ADC_SYNC_DELAY_7CYCLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	385;"	d
ADC_SYNC_DELAY_8CYCLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	386;"	d
ADC_SYNC_DELAY_9CYCLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	387;"	d
ADC_SYNC_DMA_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	401;"	d
ADC_SYNC_DMA_MODE0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	402;"	d
ADC_SYNC_DMA_MODE1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	403;"	d
ADC_SYNC_MODE_INDEPENDENT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	203;"	d
ADC_TEMP_VREF_CHANNEL_SWITCH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	199;"	d
ADC_VBAT_CHANNEL_SWITCH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	198;"	d
ADC_WDHT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	58;"	d
ADC_WDHT_WDHT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	122;"	d
ADC_WDLT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	59;"	d
ADC_WDLT_WDLT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	125;"	d
ADDCTL_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	477;"	d
ADDINT_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	481;"	d
ADDRESS_OUT_OF_RANGE	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	78;"	d
ADD_APB1EN_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	462;"	d
ADD_APB1RST_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	471;"	d
ADD_APB1SPEN_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	463;"	d
ADR	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t ADR;                     \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register                            *\/$/;"	m	struct:__anon22
AD_CONFIG_DESC_SET_LEN	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	52;"	d
AD_CONTROL_EXTENSION_UNIT	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	88;"	d
AD_CONTROL_FEATURE_UNIT	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	86;"	d
AD_CONTROL_HEADER	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	81;"	d
AD_CONTROL_INPUT_TERMINAL	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	82;"	d
AD_CONTROL_MIXER_UNIT	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	84;"	d
AD_CONTROL_MUTE	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	94;"	d
AD_CONTROL_OUTPUT_TERMINAL	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	83;"	d
AD_CONTROL_PROCESSING_UNIT	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	87;"	d
AD_CONTROL_SELECTOR_UNIT	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	85;"	d
AD_CONTROL_VOLUME	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	95;"	d
AD_DESCTYPE_CONFIGURATION	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	75;"	d
AD_DESCTYPE_DEVICE	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	74;"	d
AD_DESCTYPE_ENDPOINT	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	78;"	d
AD_DESCTYPE_INTERFACE	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	77;"	d
AD_DESCTYPE_STRING	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	76;"	d
AD_DESCTYPE_UNDEFINED	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	73;"	d
AD_ENDPOINT_GENERAL	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	101;"	d
AD_FORMAT_TYPE_I	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	97;"	d
AD_FORMAT_TYPE_III	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	98;"	d
AD_INPUT_TERMINAL_DESC_SIZE	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	90;"	d
AD_INTERFACE_DESC_SIZE	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	53;"	d
AD_IN_STREAMING_CTRL	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	117;"	d
AD_OUTPUT_TERMINAL_DESC_SIZE	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	91;"	d
AD_OUT_STREAMING_CTRL	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	116;"	d
AD_PROTOCOL_UNDEFINED	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	68;"	d
AD_REQ_GET_CUR	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	105;"	d
AD_REQ_GET_MAX	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	109;"	d
AD_REQ_GET_MEM	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	113;"	d
AD_REQ_GET_MIN	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	107;"	d
AD_REQ_GET_RES	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	111;"	d
AD_REQ_GET_STAT	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	114;"	d
AD_REQ_SET_CUR	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	104;"	d
AD_REQ_SET_MAX	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	108;"	d
AD_REQ_SET_MEM	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	112;"	d
AD_REQ_SET_MIN	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	106;"	d
AD_REQ_SET_RES	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	110;"	d
AD_REQ_UNDEFINED	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	103;"	d
AD_STANDARD_EP_DESC_SIZE	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	56;"	d
AD_STREAMING_EP_DESC_SIZE	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	57;"	d
AD_STREAMING_FORMAT_TYPE	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	70;"	d
AD_STREAMING_GENERAL	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	69;"	d
AD_STREAMING_INTERFACE_DESC_SIZE	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	92;"	d
AD_SUBCLASS_AUDIOSTREAMING	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	64;"	d
AD_SUBCLASS_CONTROL	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	63;"	d
AD_SUBCLASS_MIDISTREAMING	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	65;"	d
AF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	355;"	d
AFSR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t AFSR;                    \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Register                       *\/$/;"	m	struct:__anon22
AF_IN1	.\Template\bsp\bsp_L298N.h	10;"	d
AF_IN1	.\Template\bsp\moto\bsp_moto.h	9;"	d
AF_IN2	.\Template\bsp\bsp_L298N.h	15;"	d
AF_IN2	.\Template\bsp\moto\bsp_moto.h	14;"	d
AF_IN3	.\Template\bsp\bsp_L298N.h	20;"	d
AF_IN3	.\Template\bsp\moto\bsp_moto.h	19;"	d
AF_IN4	.\Template\bsp\bsp_L298N.h	25;"	d
AF_IN4	.\Template\bsp\moto\bsp_moto.h	24;"	d
AF_IN5	.\Template\bsp\moto\bsp_moto.h	30;"	d
AF_IN6	.\Template\bsp\moto\bsp_moto.h	35;"	d
AF_IN7	.\Template\bsp\moto\bsp_moto.h	40;"	d
AF_IN8	.\Template\bsp\moto\bsp_moto.h	45;"	d
AHB1EN_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	452;"	d
AHB1RST_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	466;"	d
AHB1SPEN_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	457;"	d
AHB1_BUS_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	311;"	d
AHB2EN_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	453;"	d
AHB2RST_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	467;"	d
AHB2SPEN_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	458;"	d
AHB2_BUS_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	312;"	d
AHB3EN_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	454;"	d
AHB3RST_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	468;"	d
AHB3SPEN_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	459;"	d
AIRCR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon22
AIR_MODE_MAX_NUM	.\Template\bsp\airsac\bsp_airsac.h	/^		AIR_MODE_MAX_NUM$/;"	e	enum:__anon2
ALLOCATION_LENGTH_REQUEST_SENSE	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_scsi.h	70;"	d
ALL_CHARGE	.\Template\bsp\airsac\bsp_airsac.h	/^		ALL_CHARGE,$/;"	e	enum:__anon2
ALL_DISCHARGE	.\Template\bsp\airsac\bsp_airsac.h	/^		ALL_DISCHARGE,$/;"	e	enum:__anon2
ALL_DMA_REG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ALL_DMA_REG                     = 44U,                                           \/*!< DMA register group *\/$/;"	e	enum:__anon61
ALL_MAC_REG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ALL_MAC_REG                     = 0U,                                            \/*!< MAC register group *\/$/;"	e	enum:__anon61
ALL_MSC_REG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ALL_MSC_REG                     = 22U,                                           \/*!< MSC register group *\/$/;"	e	enum:__anon61
ALL_PTP_REG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ALL_PTP_REG                     = 33U,                                           \/*!< PTP register group *\/$/;"	e	enum:__anon61
ALRMTD_DAY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	370;"	d
ALRMTD_HR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	367;"	d
ALRMTD_MN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	364;"	d
ALRMTD_SC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	361;"	d
ALRMXSS_MASKSSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	467;"	d
ALRMXSS_SSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	465;"	d
AO_Control	.\Template\bsp\bsp_L298N.c	/^void AO_Control(uint8_t dir, uint32_t speed)$/;"	f
AO_Control	.\Template\bsp\moto\bsp_moto.c	/^void AO_Control(uint8_t dir, uint32_t speed)$/;"	f
APB1EN_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	455;"	d
APB1RST_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	469;"	d
APB1SPEN_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	460;"	d
APB1_BUS_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	309;"	d
APB2EN_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	456;"	d
APB2RST_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	470;"	d
APB2SPEN_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	461;"	d
APB2_BUS_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	310;"	d
APSR_Type	.\Template\libraries\CMSIS\core_cm4.h	/^} APSR_Type;$/;"	t	typeref:union:__anon13
ASC	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	/^    uint8_t  ASC;$/;"	m	struct:__anon207
ASCQ	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	/^    uint8_t  ASCQ;$/;"	m	struct:__anon207
BACKGROUND_PPF_A4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	291;"	d
BACKGROUND_PPF_A8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	290;"	d
BACKGROUND_PPF_AL44	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	287;"	d
BACKGROUND_PPF_AL88	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	288;"	d
BACKGROUND_PPF_ARG1555	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	284;"	d
BACKGROUND_PPF_ARGB4444	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	285;"	d
BACKGROUND_PPF_ARGB8888	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	281;"	d
BACKGROUND_PPF_L4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	289;"	d
BACKGROUND_PPF_L8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	286;"	d
BACKGROUND_PPF_RGB565	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	283;"	d
BACKGROUND_PPF_RGB888	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	282;"	d
BANK0_SNCTL_RESET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	42;"	d	file:
BANK0_SNTCFG_RESET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	43;"	d	file:
BANK0_SNWTCFG_RESET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	44;"	d	file:
BANK0_SQPI_SIDH_RESET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	72;"	d	file:
BANK0_SQPI_SIDL_RESET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	71;"	d	file:
BANK0_SQPI_SINIT_RESET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	68;"	d	file:
BANK0_SQPI_SRCMD_RESET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	69;"	d	file:
BANK0_SQPI_SWCMD_RESET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	70;"	d	file:
BANK1_2_NPATCFG_RESET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	50;"	d	file:
BANK1_2_NPCTCFG_RESET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	49;"	d	file:
BANK1_2_NPCTL_RESET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	47;"	d	file:
BANK1_2_NPINTEN_RESET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	48;"	d	file:
BANK3_NPATCFG_RESET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	56;"	d	file:
BANK3_NPCTCFG_RESET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	55;"	d	file:
BANK3_NPCTL_RESET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	53;"	d	file:
BANK3_NPINTEN_RESET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	54;"	d	file:
BANK3_PIOTCFG3_RESET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	57;"	d	file:
BBB_BUSY	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    BBB_BUSY$/;"	e	enum:__anon175
BBB_CBW_LENGTH	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_bbb.h	44;"	d
BBB_CBW_SIGNATURE	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_bbb.h	42;"	d
BBB_CMD_IDLE	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    BBB_CMD_IDLE = 0U,$/;"	e	enum:__anon176
BBB_CMD_SEND	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    BBB_CMD_SEND,$/;"	e	enum:__anon176
BBB_CMD_WAIT	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    BBB_CMD_WAIT$/;"	e	enum:__anon176
BBB_CSW_CMD_FAILED	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    BBB_CSW_CMD_FAILED,$/;"	e	enum:__anon177
BBB_CSW_CMD_PASSED	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    BBB_CSW_CMD_PASSED = 0U,$/;"	e	enum:__anon177
BBB_CSW_LENGTH	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_bbb.h	45;"	d
BBB_CSW_PHASE_ERROR	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    BBB_CSW_PHASE_ERROR$/;"	e	enum:__anon177
BBB_CSW_SIGNATURE	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_bbb.h	43;"	d
BBB_DATA_IN	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_bbb.h	/^    BBB_DATA_IN,            \/*!< data IN state *\/$/;"	e	enum:msc_bbb_state
BBB_DATA_IN	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    BBB_DATA_IN,$/;"	e	enum:__anon178
BBB_DATA_IN_WAIT	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    BBB_DATA_IN_WAIT,$/;"	e	enum:__anon178
BBB_DATA_OUT	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_bbb.h	/^    BBB_DATA_OUT,           \/*!< data OUT state *\/$/;"	e	enum:msc_bbb_state
BBB_DATA_OUT	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    BBB_DATA_OUT,$/;"	e	enum:__anon178
BBB_DATA_OUT_WAIT	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    BBB_DATA_OUT_WAIT,$/;"	e	enum:__anon178
BBB_ERROR_IN	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    BBB_ERROR_IN,$/;"	e	enum:__anon178
BBB_ERROR_OUT	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    BBB_ERROR_OUT,$/;"	e	enum:__anon178
BBB_FAIL	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    BBB_FAIL,$/;"	e	enum:__anon175
BBB_GET_MAX_LUN	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\usb_msc.h	65;"	d
BBB_IDLE	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_bbb.h	/^    BBB_IDLE = 0U,          \/*!< idle state  *\/$/;"	e	enum:msc_bbb_state
BBB_LAST_DATA_IN	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_bbb.h	/^    BBB_LAST_DATA_IN,       \/*!< last data IN state *\/$/;"	e	enum:msc_bbb_state
BBB_OK	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    BBB_OK = 0U,$/;"	e	enum:__anon175
BBB_PHASE_ERROR	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    BBB_PHASE_ERROR,$/;"	e	enum:__anon175
BBB_RECEIVE_CSW	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    BBB_RECEIVE_CSW,$/;"	e	enum:__anon178
BBB_RECEIVE_CSW_WAIT	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    BBB_RECEIVE_CSW_WAIT,$/;"	e	enum:__anon178
BBB_RESET	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\usb_msc.h	66;"	d
BBB_SEND_CBW	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    BBB_SEND_CBW = 1U,$/;"	e	enum:__anon178
BBB_SEND_CBW_WAIT	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    BBB_SEND_CBW_WAIT,$/;"	e	enum:__anon178
BBB_SEND_DATA	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_bbb.h	/^    BBB_SEND_DATA           \/*!< send immediate data state *\/$/;"	e	enum:msc_bbb_state
BBB_STATUS_ERROR	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_bbb.h	/^    BBB_STATUS_ERROR        \/*!< error status *\/$/;"	e	enum:msc_bbb_status
BBB_STATUS_NORMAL	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_bbb.h	/^    BBB_STATUS_NORMAL = 0U, \/*!< normal status *\/$/;"	e	enum:msc_bbb_status
BBB_STATUS_RECOVERY	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_bbb.h	/^    BBB_STATUS_RECOVERY,    \/*!< recovery status*\/$/;"	e	enum:msc_bbb_status
BBB_UNRECOVERED_ERROR	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    BBB_UNRECOVERED_ERROR$/;"	e	enum:__anon178
BDCTL_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	476;"	d
BDCTL_RTCSRC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1013;"	d
BFAR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t BFAR;                    \/*!< Offset: 0x038 (R\/W)  BusFault Address Register                             *\/$/;"	m	struct:__anon22
BIT	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	298;"	d
BITS	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	299;"	d
BKPSRAM_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	343;"	d
BLANK_CHECK	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	/^    BLANK_CHECK,$/;"	e	enum:sense_state
BLKVFY	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	92;"	d
BO_Control	.\Template\bsp\bsp_L298N.c	/^void BO_Control(uint8_t dir, uint32_t speed)$/;"	f
BO_Control	.\Template\bsp\moto\bsp_moto.c	/^void BO_Control(uint8_t dir, uint32_t speed)$/;"	f
BPCTL_BAVCA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	260;"	d
BPCTL_PPF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	280;"	d
BSP_IN1_CHANNEL	.\Template\bsp\bsp_L298N.h	29;"	d
BSP_IN1_CHANNEL	.\Template\bsp\moto\bsp_moto.h	49;"	d
BSP_IN1_TIMER	.\Template\bsp\bsp_L298N.h	28;"	d
BSP_IN1_TIMER	.\Template\bsp\moto\bsp_moto.h	48;"	d
BSP_IN2_CHANNEL	.\Template\bsp\bsp_L298N.h	33;"	d
BSP_IN2_CHANNEL	.\Template\bsp\moto\bsp_moto.h	53;"	d
BSP_IN2_TIMER	.\Template\bsp\bsp_L298N.h	32;"	d
BSP_IN2_TIMER	.\Template\bsp\moto\bsp_moto.h	52;"	d
BSP_IN3_CHANNEL	.\Template\bsp\bsp_L298N.h	37;"	d
BSP_IN3_CHANNEL	.\Template\bsp\moto\bsp_moto.h	57;"	d
BSP_IN3_TIMER	.\Template\bsp\bsp_L298N.h	36;"	d
BSP_IN3_TIMER	.\Template\bsp\moto\bsp_moto.h	56;"	d
BSP_IN4_CHANNEL	.\Template\bsp\bsp_L298N.h	41;"	d
BSP_IN4_CHANNEL	.\Template\bsp\moto\bsp_moto.h	61;"	d
BSP_IN4_TIMER	.\Template\bsp\bsp_L298N.h	40;"	d
BSP_IN4_TIMER	.\Template\bsp\moto\bsp_moto.h	60;"	d
BSP_IN5_CHANNEL	.\Template\bsp\moto\bsp_moto.h	65;"	d
BSP_IN5_TIMER	.\Template\bsp\moto\bsp_moto.h	64;"	d
BSP_IN6_CHANNEL	.\Template\bsp\moto\bsp_moto.h	69;"	d
BSP_IN6_TIMER	.\Template\bsp\moto\bsp_moto.h	68;"	d
BSP_IN7_CHANNEL	.\Template\bsp\moto\bsp_moto.h	73;"	d
BSP_IN7_TIMER	.\Template\bsp\moto\bsp_moto.h	72;"	d
BSP_IN8_CHANNEL	.\Template\bsp\moto\bsp_moto.h	77;"	d
BSP_IN8_TIMER	.\Template\bsp\moto\bsp_moto.h	76;"	d
BT_BAUDPSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	477;"	d
BT_BS1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	480;"	d
BT_BS2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	483;"	d
BT_MODE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	489;"	d
BT_SJW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	486;"	d
BYTE_HIGH	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	143;"	d
BYTE_LOW	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	142;"	d
BYTE_SWAP	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	139;"	d
BusFault_Handler	.\Template\board\board.c	/^void BusFault_Handler(void)$/;"	f
BusFault_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\GCC\startup_gd32f4xx.s	/^BusFault_Handler:$/;"	l
BusFault_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^BusFault_Handler$/;"	l
BusFault_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^BusFault_Handler$/;"	l
BusFault_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^BusFault_Handler$/;"	l
BusFault_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    BusFault_IRQn                = -11,    \/*!< 5 cortex-M4 bus fault interrupt                          *\/$/;"	e	enum:IRQn
C	.\Template\libraries\CMSIS\core_cm4.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon13::__anon14
C	.\Template\libraries\CMSIS\core_cm4.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon17::__anon18
CALIB	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon24
CALIB_DECREASE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	510;"	d
CALIB_INCREASE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	509;"	d
CAN0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	46;"	d
CAN0_EWMC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^CAN0_EWMC_IRQHandler               $/;"	l
CAN0_EWMC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^CAN0_EWMC_IRQHandler               $/;"	l
CAN0_EWMC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^CAN0_EWMC_IRQHandler               $/;"	l
CAN0_EWMC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^CAN0_EWMC_IRQHandler               $/;"	l
CAN0_EWMC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^CAN0_EWMC_IRQHandler               $/;"	l
CAN0_EWMC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^CAN0_EWMC_IRQHandler               $/;"	l
CAN0_EWMC_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    CAN0_EWMC_IRQn               = 22,     \/*!< CAN0 EWMC interrupt                                      *\/$/;"	e	enum:IRQn
CAN0_RX0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^CAN0_RX0_IRQHandler               $/;"	l
CAN0_RX0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^CAN0_RX0_IRQHandler               $/;"	l
CAN0_RX0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^CAN0_RX0_IRQHandler               $/;"	l
CAN0_RX0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^CAN0_RX0_IRQHandler               $/;"	l
CAN0_RX0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^CAN0_RX0_IRQHandler               $/;"	l
CAN0_RX0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^CAN0_RX0_IRQHandler               $/;"	l
CAN0_RX0_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    CAN0_RX0_IRQn                = 20,     \/*!< CAN0 RX0 interrupt                                       *\/$/;"	e	enum:IRQn
CAN0_RX1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^CAN0_RX1_IRQHandler               $/;"	l
CAN0_RX1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^CAN0_RX1_IRQHandler               $/;"	l
CAN0_RX1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^CAN0_RX1_IRQHandler               $/;"	l
CAN0_RX1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^CAN0_RX1_IRQHandler               $/;"	l
CAN0_RX1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^CAN0_RX1_IRQHandler               $/;"	l
CAN0_RX1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^CAN0_RX1_IRQHandler               $/;"	l
CAN0_RX1_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    CAN0_RX1_IRQn                = 21,     \/*!< CAN0 RX1 interrupt                                       *\/$/;"	e	enum:IRQn
CAN0_TX_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^CAN0_TX_IRQHandler                $/;"	l
CAN0_TX_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^CAN0_TX_IRQHandler                $/;"	l
CAN0_TX_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^CAN0_TX_IRQHandler                $/;"	l
CAN0_TX_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^CAN0_TX_IRQHandler                $/;"	l
CAN0_TX_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^CAN0_TX_IRQHandler                $/;"	l
CAN0_TX_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^CAN0_TX_IRQHandler                $/;"	l
CAN0_TX_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    CAN0_TX_IRQn                 = 19,     \/*!< CAN0 TX interrupt                                        *\/$/;"	e	enum:IRQn
CAN1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	47;"	d
CAN1_EWMC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^CAN1_EWMC_IRQHandler               $/;"	l
CAN1_EWMC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^CAN1_EWMC_IRQHandler               $/;"	l
CAN1_EWMC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^CAN1_EWMC_IRQHandler               $/;"	l
CAN1_EWMC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^CAN1_EWMC_IRQHandler               $/;"	l
CAN1_EWMC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^CAN1_EWMC_IRQHandler               $/;"	l
CAN1_EWMC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^CAN1_EWMC_IRQHandler               $/;"	l
CAN1_EWMC_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    CAN1_EWMC_IRQn               = 66,     \/*!< CAN1 EWMC interrupt                                      *\/$/;"	e	enum:IRQn
CAN1_RX0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^CAN1_RX0_IRQHandler              $/;"	l
CAN1_RX0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^CAN1_RX0_IRQHandler              $/;"	l
CAN1_RX0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^CAN1_RX0_IRQHandler              $/;"	l
CAN1_RX0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^CAN1_RX0_IRQHandler              $/;"	l
CAN1_RX0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^CAN1_RX0_IRQHandler              $/;"	l
CAN1_RX0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^CAN1_RX0_IRQHandler              $/;"	l
CAN1_RX0_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    CAN1_RX0_IRQn                = 64,     \/*!< CAN1 RX0 interrupt                                       *\/$/;"	e	enum:IRQn
CAN1_RX1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^CAN1_RX1_IRQHandler               $/;"	l
CAN1_RX1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^CAN1_RX1_IRQHandler               $/;"	l
CAN1_RX1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^CAN1_RX1_IRQHandler               $/;"	l
CAN1_RX1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^CAN1_RX1_IRQHandler               $/;"	l
CAN1_RX1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^CAN1_RX1_IRQHandler               $/;"	l
CAN1_RX1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^CAN1_RX1_IRQHandler               $/;"	l
CAN1_RX1_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    CAN1_RX1_IRQn                = 65,     \/*!< CAN1 RX1 interrupt                                       *\/$/;"	e	enum:IRQn
CAN1_TX_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^CAN1_TX_IRQHandler                $/;"	l
CAN1_TX_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^CAN1_TX_IRQHandler                $/;"	l
CAN1_TX_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^CAN1_TX_IRQHandler                $/;"	l
CAN1_TX_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^CAN1_TX_IRQHandler                $/;"	l
CAN1_TX_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^CAN1_TX_IRQHandler                $/;"	l
CAN1_TX_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^CAN1_TX_IRQHandler                $/;"	l
CAN1_TX_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    CAN1_TX_IRQn                 = 63,     \/*!< CAN1 TX interrupt                                        *\/$/;"	e	enum:IRQn
CAN_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	326;"	d
CAN_BIT_POS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	318;"	d
CAN_BIT_POS0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	322;"	d
CAN_BIT_POS1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	323;"	d
CAN_BT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	57;"	d
CAN_BT_BAUDPSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	241;"	d
CAN_BT_BS1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	242;"	d
CAN_BT_BS1_10TQ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	610;"	d
CAN_BT_BS1_11TQ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	611;"	d
CAN_BT_BS1_12TQ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	612;"	d
CAN_BT_BS1_13TQ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	613;"	d
CAN_BT_BS1_14TQ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	614;"	d
CAN_BT_BS1_15TQ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	615;"	d
CAN_BT_BS1_16TQ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	616;"	d
CAN_BT_BS1_1TQ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	601;"	d
CAN_BT_BS1_2TQ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	602;"	d
CAN_BT_BS1_3TQ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	603;"	d
CAN_BT_BS1_4TQ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	604;"	d
CAN_BT_BS1_5TQ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	605;"	d
CAN_BT_BS1_6TQ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	606;"	d
CAN_BT_BS1_7TQ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	607;"	d
CAN_BT_BS1_8TQ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	608;"	d
CAN_BT_BS1_9TQ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	609;"	d
CAN_BT_BS2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	243;"	d
CAN_BT_BS2_1TQ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	619;"	d
CAN_BT_BS2_2TQ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	620;"	d
CAN_BT_BS2_3TQ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	621;"	d
CAN_BT_BS2_4TQ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	622;"	d
CAN_BT_BS2_5TQ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	623;"	d
CAN_BT_BS2_6TQ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	624;"	d
CAN_BT_BS2_7TQ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	625;"	d
CAN_BT_BS2_8TQ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	626;"	d
CAN_BT_LCMOD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	245;"	d
CAN_BT_SCMOD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	246;"	d
CAN_BT_SJW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	244;"	d
CAN_BT_SJW_1TQ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	595;"	d
CAN_BT_SJW_2TQ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	596;"	d
CAN_BT_SJW_3TQ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	597;"	d
CAN_BT_SJW_4TQ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	598;"	d
CAN_CTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	50;"	d
CAN_CTL_ABOR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	164;"	d
CAN_CTL_ARD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	162;"	d
CAN_CTL_AWU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	163;"	d
CAN_CTL_DFZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	167;"	d
CAN_CTL_IWMOD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	158;"	d
CAN_CTL_RFOD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	161;"	d
CAN_CTL_SLPWMOD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	159;"	d
CAN_CTL_SWRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	166;"	d
CAN_CTL_TFO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	160;"	d
CAN_CTL_TTC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	165;"	d
CAN_EFID_MASK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	646;"	d
CAN_ERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	56;"	d
CAN_ERRN_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	577;"	d
CAN_ERRN_1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	578;"	d
CAN_ERRN_2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	579;"	d
CAN_ERRN_3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	580;"	d
CAN_ERRN_4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	581;"	d
CAN_ERRN_5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	582;"	d
CAN_ERRN_6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	583;"	d
CAN_ERRN_7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	584;"	d
CAN_ERROR_ACK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_ERROR_ACK,                                                      \/*!< ACK error *\/$/;"	e	enum:__anon41
CAN_ERROR_BITDOMINANTER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_ERROR_BITDOMINANTER,                                            \/*!< bit dominant error *\/$/;"	e	enum:__anon41
CAN_ERROR_BITRECESSIVE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_ERROR_BITRECESSIVE,                                             \/*!< bit recessive error *\/$/;"	e	enum:__anon41
CAN_ERROR_CRC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_ERROR_CRC,                                                      \/*!< CRC error *\/$/;"	e	enum:__anon41
CAN_ERROR_FILL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_ERROR_FILL,                                                     \/*!< fill error *\/$/;"	e	enum:__anon41
CAN_ERROR_FORMATE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_ERROR_FORMATE,                                                  \/*!< format error *\/$/;"	e	enum:__anon41
CAN_ERROR_HANDLE	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_can.c	44;"	d	file:
CAN_ERROR_NONE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_ERROR_NONE = 0,                                                 \/*!< no error *\/$/;"	e	enum:__anon41
CAN_ERROR_SOFTWARECFG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_ERROR_SOFTWARECFG,                                              \/*!< software configure *\/$/;"	e	enum:__anon41
CAN_ERR_BOERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	235;"	d
CAN_ERR_ERRN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	236;"	d
CAN_ERR_PERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	234;"	d
CAN_ERR_RECNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	238;"	d
CAN_ERR_TECNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	237;"	d
CAN_ERR_WERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	233;"	d
CAN_F0DATA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	83;"	d
CAN_F0DATA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	111;"	d
CAN_F10DATA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	93;"	d
CAN_F10DATA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	121;"	d
CAN_F11DATA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	94;"	d
CAN_F11DATA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	122;"	d
CAN_F12DATA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	95;"	d
CAN_F12DATA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	123;"	d
CAN_F13DATA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	96;"	d
CAN_F13DATA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	124;"	d
CAN_F14DATA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	97;"	d
CAN_F14DATA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	125;"	d
CAN_F15DATA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	98;"	d
CAN_F15DATA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	126;"	d
CAN_F16DATA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	99;"	d
CAN_F16DATA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	127;"	d
CAN_F17DATA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	100;"	d
CAN_F17DATA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	128;"	d
CAN_F18DATA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	101;"	d
CAN_F18DATA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	129;"	d
CAN_F19DATA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	102;"	d
CAN_F19DATA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	130;"	d
CAN_F1DATA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	84;"	d
CAN_F1DATA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	112;"	d
CAN_F20DATA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	103;"	d
CAN_F20DATA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	131;"	d
CAN_F21DATA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	104;"	d
CAN_F21DATA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	132;"	d
CAN_F22DATA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	105;"	d
CAN_F22DATA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	133;"	d
CAN_F23DATA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	106;"	d
CAN_F23DATA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	134;"	d
CAN_F24DATA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	107;"	d
CAN_F24DATA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	135;"	d
CAN_F25DATA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	108;"	d
CAN_F25DATA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	136;"	d
CAN_F26DATA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	109;"	d
CAN_F26DATA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	137;"	d
CAN_F27DATA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	110;"	d
CAN_F27DATA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	138;"	d
CAN_F2DATA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	85;"	d
CAN_F2DATA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	113;"	d
CAN_F3DATA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	86;"	d
CAN_F3DATA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	114;"	d
CAN_F4DATA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	87;"	d
CAN_F4DATA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	115;"	d
CAN_F5DATA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	88;"	d
CAN_F5DATA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	116;"	d
CAN_F6DATA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	89;"	d
CAN_F6DATA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	117;"	d
CAN_F7DATA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	90;"	d
CAN_F7DATA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	118;"	d
CAN_F8DATA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	91;"	d
CAN_F8DATA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	119;"	d
CAN_F9DATA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	92;"	d
CAN_F9DATA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	120;"	d
CAN_FAFIFO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	81;"	d
CAN_FAFIFOR_FAF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	306;"	d
CAN_FCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	78;"	d
CAN_FCTL_FLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	296;"	d
CAN_FCTL_HBC1F	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	297;"	d
CAN_FDATA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	147;"	d
CAN_FDATA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	148;"	d
CAN_FDATA_FD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	312;"	d
CAN_FF_EXTENDED	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	636;"	d
CAN_FF_STANDARD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	635;"	d
CAN_FIFO0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	639;"	d
CAN_FIFO1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	640;"	d
CAN_FILTERBITS_16BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	654;"	d
CAN_FILTERBITS_32BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	655;"	d
CAN_FILTERMODE_LIST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	659;"	d
CAN_FILTERMODE_MASK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	658;"	d
CAN_FILTER_MASK_16BITS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	662;"	d
CAN_FILTER_STRUCT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FILTER_STRUCT,                                                  \/* CAN filter parameters struct *\/$/;"	e	enum:__anon43
CAN_FLAG_BOERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_BOERR    = CAN_REGIDX_BIT(ERR_REG_OFFSET, 2U),             \/*!< bus-off error *\/$/;"	e	enum:__anon35
CAN_FLAG_ERRIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_ERRIF    = CAN_REGIDX_BIT(STAT_REG_OFFSET, 2U),            \/*!< error flag *\/$/;"	e	enum:__anon35
CAN_FLAG_IWS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_IWS      = CAN_REGIDX_BIT(STAT_REG_OFFSET, 0U),            \/*!< initial working state *\/$/;"	e	enum:__anon35
CAN_FLAG_LASTRX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_LASTRX   = CAN_REGIDX_BIT(STAT_REG_OFFSET, 10U),           \/*!< last sample value of RX pin *\/$/;"	e	enum:__anon35
CAN_FLAG_MAL0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_MAL0     = CAN_REGIDX_BIT(TSTAT_REG_OFFSET, 2U),           \/*!< mailbox 0 arbitration lost *\/$/;"	e	enum:__anon35
CAN_FLAG_MAL1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_MAL1     = CAN_REGIDX_BIT(TSTAT_REG_OFFSET, 10U),          \/*!< mailbox 1 arbitration lost *\/$/;"	e	enum:__anon35
CAN_FLAG_MAL2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_MAL2     = CAN_REGIDX_BIT(TSTAT_REG_OFFSET, 18U),          \/*!< mailbox 2 arbitration lost *\/$/;"	e	enum:__anon35
CAN_FLAG_MTE0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_MTE0     = CAN_REGIDX_BIT(TSTAT_REG_OFFSET, 3U),           \/*!< mailbox 0 transmit error *\/$/;"	e	enum:__anon35
CAN_FLAG_MTE1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_MTE1     = CAN_REGIDX_BIT(TSTAT_REG_OFFSET, 11U),          \/*!< mailbox 1 transmit error *\/$/;"	e	enum:__anon35
CAN_FLAG_MTE2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_MTE2     = CAN_REGIDX_BIT(TSTAT_REG_OFFSET, 19U),          \/*!< mailbox 2 transmit error *\/$/;"	e	enum:__anon35
CAN_FLAG_MTF0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_MTF0     = CAN_REGIDX_BIT(TSTAT_REG_OFFSET, 0U),           \/*!< mailbox 0 transmit finished *\/$/;"	e	enum:__anon35
CAN_FLAG_MTF1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_MTF1     = CAN_REGIDX_BIT(TSTAT_REG_OFFSET, 8U),           \/*!< mailbox 1 transmit finished *\/$/;"	e	enum:__anon35
CAN_FLAG_MTF2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_MTF2     = CAN_REGIDX_BIT(TSTAT_REG_OFFSET, 16U),          \/*!< mailbox 2 transmit finished *\/$/;"	e	enum:__anon35
CAN_FLAG_MTFNERR0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_MTFNERR0 = CAN_REGIDX_BIT(TSTAT_REG_OFFSET, 1U),           \/*!< mailbox 0 transmit finished with no error *\/$/;"	e	enum:__anon35
CAN_FLAG_MTFNERR1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_MTFNERR1 = CAN_REGIDX_BIT(TSTAT_REG_OFFSET, 9U),           \/*!< mailbox 1 transmit finished with no error *\/$/;"	e	enum:__anon35
CAN_FLAG_MTFNERR2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_MTFNERR2 = CAN_REGIDX_BIT(TSTAT_REG_OFFSET, 17U),          \/*!< mailbox 2 transmit finished with no error *\/$/;"	e	enum:__anon35
CAN_FLAG_PERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_PERR     = CAN_REGIDX_BIT(ERR_REG_OFFSET, 1U),             \/*!< passive error *\/$/;"	e	enum:__anon35
CAN_FLAG_RFF0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_RFF0     = CAN_REGIDX_BIT(RFIFO0_REG_OFFSET, 3U),          \/*!< receive FIFO0 full *\/$/;"	e	enum:__anon35
CAN_FLAG_RFF1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_RFF1     = CAN_REGIDX_BIT(RFIFO1_REG_OFFSET, 3U),          \/*!< receive FIFO1 full *\/$/;"	e	enum:__anon35
CAN_FLAG_RFO0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_RFO0     = CAN_REGIDX_BIT(RFIFO0_REG_OFFSET, 4U),          \/*!< receive FIFO0 overfull *\/$/;"	e	enum:__anon35
CAN_FLAG_RFO1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_RFO1     = CAN_REGIDX_BIT(RFIFO1_REG_OFFSET, 4U),          \/*!< receive FIFO1 overfull *\/$/;"	e	enum:__anon35
CAN_FLAG_RS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_RS       = CAN_REGIDX_BIT(STAT_REG_OFFSET, 9U),            \/*!< receiving state *\/$/;"	e	enum:__anon35
CAN_FLAG_RXL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_RXL      = CAN_REGIDX_BIT(STAT_REG_OFFSET, 11U),           \/*!< RX level *\/$/;"	e	enum:__anon35
CAN_FLAG_SLPIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_SLPIF    = CAN_REGIDX_BIT(STAT_REG_OFFSET, 4U),            \/*!< status change flag of entering sleep working mode *\/$/;"	e	enum:__anon35
CAN_FLAG_SLPWS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_SLPWS    = CAN_REGIDX_BIT(STAT_REG_OFFSET, 1U),            \/*!< sleep working state *\/$/;"	e	enum:__anon35
CAN_FLAG_TME0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_TME0     = CAN_REGIDX_BIT(TSTAT_REG_OFFSET, 26U),          \/*!< transmit mailbox 0 empty *\/$/;"	e	enum:__anon35
CAN_FLAG_TME1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_TME1     = CAN_REGIDX_BIT(TSTAT_REG_OFFSET, 27U),          \/*!< transmit mailbox 1 empty *\/$/;"	e	enum:__anon35
CAN_FLAG_TME2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_TME2     = CAN_REGIDX_BIT(TSTAT_REG_OFFSET, 28U),          \/*!< transmit mailbox 2 empty *\/$/;"	e	enum:__anon35
CAN_FLAG_TMLS0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_TMLS0    = CAN_REGIDX_BIT(TSTAT_REG_OFFSET, 29U),          \/*!< transmit mailbox 0 last sending in TX FIFO *\/$/;"	e	enum:__anon35
CAN_FLAG_TMLS1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_TMLS1    = CAN_REGIDX_BIT(TSTAT_REG_OFFSET, 30U),          \/*!< transmit mailbox 1 last sending in TX FIFO *\/$/;"	e	enum:__anon35
CAN_FLAG_TMLS2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_TMLS2    = CAN_REGIDX_BIT(TSTAT_REG_OFFSET, 31U),          \/*!< transmit mailbox 2 last sending in TX FIFO *\/$/;"	e	enum:__anon35
CAN_FLAG_TS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_TS       = CAN_REGIDX_BIT(STAT_REG_OFFSET, 8U),            \/*!< transmitting state *\/$/;"	e	enum:__anon35
CAN_FLAG_WERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_WERR     = CAN_REGIDX_BIT(ERR_REG_OFFSET, 0U),             \/*!< warning error *\/$/;"	e	enum:__anon35
CAN_FLAG_WUIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_FLAG_WUIF     = CAN_REGIDX_BIT(STAT_REG_OFFSET, 3U),            \/*!< status change flag of wakeup from sleep working mode *\/$/;"	e	enum:__anon35
CAN_FMCFG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	79;"	d
CAN_FMCFG_FMOD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	300;"	d
CAN_FSCFG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	80;"	d
CAN_FSCFG_FS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	303;"	d
CAN_FT_DATA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	665;"	d
CAN_FT_REMOTE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	666;"	d
CAN_FW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	82;"	d
CAN_FW_FW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	309;"	d
CAN_INIT_STRUCT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_INIT_STRUCT = 0,                                                \/* CAN initiliaze parameters struct *\/$/;"	e	enum:__anon43
CAN_INTEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	55;"	d
CAN_INTEN_BOIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	226;"	d
CAN_INTEN_ERRIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	228;"	d
CAN_INTEN_ERRNIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	227;"	d
CAN_INTEN_PERRIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	225;"	d
CAN_INTEN_RFFIE0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	219;"	d
CAN_INTEN_RFFIE1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	222;"	d
CAN_INTEN_RFNEIE0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	218;"	d
CAN_INTEN_RFNEIE1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	221;"	d
CAN_INTEN_RFOIE0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	220;"	d
CAN_INTEN_RFOIE1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	223;"	d
CAN_INTEN_SLPWIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	230;"	d
CAN_INTEN_TMEIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	217;"	d
CAN_INTEN_WERRIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	224;"	d
CAN_INTEN_WIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	229;"	d
CAN_INT_BO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	681;"	d
CAN_INT_ERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	683;"	d
CAN_INT_ERRN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	682;"	d
CAN_INT_FLAG_BOERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_INT_FLAG_BOERR = CAN_REGIDX_BITS(ERR_REG_OFFSET, 2U, 10U),      \/*!< bus-off error interrupt flag *\/$/;"	e	enum:__anon36
CAN_INT_FLAG_ERRIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_INT_FLAG_ERRIF = CAN_REGIDX_BITS(STAT_REG_OFFSET, 2U, 15),      \/*!< error interrupt flag *\/$/;"	e	enum:__anon36
CAN_INT_FLAG_ERRN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_INT_FLAG_ERRN  = CAN_REGIDX_BITS(ERR_REG_OFFSET, 3U, 11U),      \/*!< error number interrupt flag *\/$/;"	e	enum:__anon36
CAN_INT_FLAG_MTF0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_INT_FLAG_MTF0  = CAN_REGIDX_BITS(TSTAT_REG_OFFSET, 0U, 0U),     \/*!< mailbox 0 transmit finished interrupt flag *\/$/;"	e	enum:__anon36
CAN_INT_FLAG_MTF1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_INT_FLAG_MTF1  = CAN_REGIDX_BITS(TSTAT_REG_OFFSET, 8U, 0U),     \/*!< mailbox 1 transmit finished interrupt flag *\/$/;"	e	enum:__anon36
CAN_INT_FLAG_MTF2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_INT_FLAG_MTF2  = CAN_REGIDX_BITS(TSTAT_REG_OFFSET, 16U, 0U),    \/*!< mailbox 2 transmit finished interrupt flag *\/$/;"	e	enum:__anon36
CAN_INT_FLAG_PERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_INT_FLAG_PERR  = CAN_REGIDX_BITS(ERR_REG_OFFSET, 1U, 9U),       \/*!< passive error interrupt flag *\/$/;"	e	enum:__anon36
CAN_INT_FLAG_RFF0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_INT_FLAG_RFF0  = CAN_REGIDX_BITS(RFIFO0_REG_OFFSET, 3U, 2U),    \/*!< receive FIFO0 full interrupt flag *\/$/;"	e	enum:__anon36
CAN_INT_FLAG_RFF1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_INT_FLAG_RFF1  = CAN_REGIDX_BITS(RFIFO1_REG_OFFSET, 3U, 5U),    \/*!< receive FIFO1 full interrupt flag *\/$/;"	e	enum:__anon36
CAN_INT_FLAG_RFL0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_INT_FLAG_RFL0  = CAN_REGIDX_BITS(RFIFO0_REG_OFFSET, 2U, 1U),    \/*!< receive FIFO0 not empty interrupt flag *\/$/;"	e	enum:__anon36
CAN_INT_FLAG_RFL1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_INT_FLAG_RFL1  = CAN_REGIDX_BITS(RFIFO1_REG_OFFSET, 2U, 4U),    \/*!< receive FIFO1 not empty interrupt flag *\/$/;"	e	enum:__anon36
CAN_INT_FLAG_RFO0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_INT_FLAG_RFO0  = CAN_REGIDX_BITS(RFIFO0_REG_OFFSET, 4U, 3U),    \/*!< receive FIFO0 overfull interrupt flag *\/$/;"	e	enum:__anon36
CAN_INT_FLAG_RFO1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_INT_FLAG_RFO1  = CAN_REGIDX_BITS(RFIFO1_REG_OFFSET, 4U, 6U),    \/*!< receive FIFO1 overfull interrupt flag *\/$/;"	e	enum:__anon36
CAN_INT_FLAG_SLPIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_INT_FLAG_SLPIF = CAN_REGIDX_BITS(STAT_REG_OFFSET, 4U, 17U),     \/*!< status change interrupt flag of sleep working mode entering *\/$/;"	e	enum:__anon36
CAN_INT_FLAG_WERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_INT_FLAG_WERR  = CAN_REGIDX_BITS(ERR_REG_OFFSET, 0U, 8U),       \/*!< warning error interrupt flag *\/$/;"	e	enum:__anon36
CAN_INT_FLAG_WUIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_INT_FLAG_WUIF  = CAN_REGIDX_BITS(STAT_REG_OFFSET, 3U, 16),      \/*!< status change interrupt flag of wakeup from sleep working mode *\/$/;"	e	enum:__anon36
CAN_INT_PERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	680;"	d
CAN_INT_RFF0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	674;"	d
CAN_INT_RFF1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	677;"	d
CAN_INT_RFNE0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	673;"	d
CAN_INT_RFNE1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	676;"	d
CAN_INT_RFO0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	675;"	d
CAN_INT_RFO1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	678;"	d
CAN_INT_SLPW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	685;"	d
CAN_INT_TME	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	672;"	d
CAN_INT_WAKEUP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	684;"	d
CAN_INT_WERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	679;"	d
CAN_LOOPBACK_MODE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	590;"	d
CAN_MAILBOX0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	629;"	d
CAN_MAILBOX1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	630;"	d
CAN_MAILBOX2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	631;"	d
CAN_MODE_INITIALIZE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	649;"	d
CAN_MODE_NORMAL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	650;"	d
CAN_MODE_SLEEP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	651;"	d
CAN_NOMAILBOX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	632;"	d
CAN_NORMAL_MODE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	589;"	d
CAN_REGIDX_BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	316;"	d
CAN_REGIDX_BITS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	320;"	d
CAN_REG_VAL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	317;"	d
CAN_REG_VALS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	321;"	d
CAN_RFIFO0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	53;"	d
CAN_RFIFO0_RFD0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	208;"	d
CAN_RFIFO0_RFF0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	206;"	d
CAN_RFIFO0_RFL0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	205;"	d
CAN_RFIFO0_RFO0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	207;"	d
CAN_RFIFO1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	54;"	d
CAN_RFIFO1_RFD1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	214;"	d
CAN_RFIFO1_RFF1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	212;"	d
CAN_RFIFO1_RFL1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	211;"	d
CAN_RFIFO1_RFO1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	213;"	d
CAN_RFIFOMDATA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	153;"	d
CAN_RFIFOMDATA00	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	72;"	d
CAN_RFIFOMDATA01	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	76;"	d
CAN_RFIFOMDATA0_DB0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	284;"	d
CAN_RFIFOMDATA0_DB1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	285;"	d
CAN_RFIFOMDATA0_DB2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	286;"	d
CAN_RFIFOMDATA0_DB3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	287;"	d
CAN_RFIFOMDATA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	154;"	d
CAN_RFIFOMDATA10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	73;"	d
CAN_RFIFOMDATA11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	77;"	d
CAN_RFIFOMDATA1_DB4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	290;"	d
CAN_RFIFOMDATA1_DB5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	291;"	d
CAN_RFIFOMDATA1_DB6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	292;"	d
CAN_RFIFOMDATA1_DB7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	293;"	d
CAN_RFIFOMI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	151;"	d
CAN_RFIFOMI0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	70;"	d
CAN_RFIFOMI1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	74;"	d
CAN_RFIFOMI_EFID	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	275;"	d
CAN_RFIFOMI_FF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	274;"	d
CAN_RFIFOMI_FT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	273;"	d
CAN_RFIFOMI_SFID	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	276;"	d
CAN_RFIFOMP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	152;"	d
CAN_RFIFOMP0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	71;"	d
CAN_RFIFOMP1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	75;"	d
CAN_RFIFOMP_DLENC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	279;"	d
CAN_RFIFOMP_FI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	280;"	d
CAN_RFIFOMP_TS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	281;"	d
CAN_RFIF_RFL_MASK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	643;"	d
CAN_RX_MESSAGE_STRUCT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_RX_MESSAGE_STRUCT,                                              \/* CAN receive message struct *\/$/;"	e	enum:__anon43
CAN_SFID_MASK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	645;"	d
CAN_SILENT_LOOPBACK_MODE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	592;"	d
CAN_SILENT_MODE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	591;"	d
CAN_STAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	51;"	d
CAN_STATE_PENDING	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	586;"	d
CAN_STAT_ERRIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	172;"	d
CAN_STAT_IWS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	170;"	d
CAN_STAT_LASTRX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	177;"	d
CAN_STAT_RS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	176;"	d
CAN_STAT_RXL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	178;"	d
CAN_STAT_SLPIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	174;"	d
CAN_STAT_SLPWS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	171;"	d
CAN_STAT_TS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	175;"	d
CAN_STAT_WUIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	173;"	d
CAN_TIMEOUT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	669;"	d
CAN_TMDATA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	143;"	d
CAN_TMDATA00	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	60;"	d
CAN_TMDATA01	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	64;"	d
CAN_TMDATA02	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	68;"	d
CAN_TMDATA0_DB0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	261;"	d
CAN_TMDATA0_DB1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	262;"	d
CAN_TMDATA0_DB2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	263;"	d
CAN_TMDATA0_DB3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	264;"	d
CAN_TMDATA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	144;"	d
CAN_TMDATA10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	61;"	d
CAN_TMDATA11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	65;"	d
CAN_TMDATA12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	69;"	d
CAN_TMDATA1_DB4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	267;"	d
CAN_TMDATA1_DB5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	268;"	d
CAN_TMDATA1_DB6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	269;"	d
CAN_TMDATA1_DB7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	270;"	d
CAN_TMI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	141;"	d
CAN_TMI0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	58;"	d
CAN_TMI1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	62;"	d
CAN_TMI2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	66;"	d
CAN_TMI_EFID	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	252;"	d
CAN_TMI_FF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	251;"	d
CAN_TMI_FT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	250;"	d
CAN_TMI_SFID	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	253;"	d
CAN_TMI_TEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	249;"	d
CAN_TMP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	142;"	d
CAN_TMP0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	59;"	d
CAN_TMP1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	63;"	d
CAN_TMP2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	67;"	d
CAN_TMP_DLENC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	256;"	d
CAN_TMP_TS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	258;"	d
CAN_TMP_TSEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	257;"	d
CAN_TRANSMIT_FAILED	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_TRANSMIT_FAILED = 0U,                                           \/*!< CAN transmitted failure *\/$/;"	e	enum:__anon42
CAN_TRANSMIT_NOMAILBOX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_TRANSMIT_NOMAILBOX = 4U,                                        \/*!< no empty mailbox to be used for CAN *\/$/;"	e	enum:__anon42
CAN_TRANSMIT_OK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_TRANSMIT_OK = 1U,                                               \/*!< CAN transmitted success *\/$/;"	e	enum:__anon42
CAN_TRANSMIT_PENDING	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_TRANSMIT_PENDING = 2U,                                          \/*!< CAN transmitted pending *\/$/;"	e	enum:__anon42
CAN_TSTAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	52;"	d
CAN_TSTAT_MAL0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	183;"	d
CAN_TSTAT_MAL1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	188;"	d
CAN_TSTAT_MAL2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	193;"	d
CAN_TSTAT_MST0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	185;"	d
CAN_TSTAT_MST1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	190;"	d
CAN_TSTAT_MST2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	195;"	d
CAN_TSTAT_MTE0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	184;"	d
CAN_TSTAT_MTE1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	189;"	d
CAN_TSTAT_MTE2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	194;"	d
CAN_TSTAT_MTF0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	181;"	d
CAN_TSTAT_MTF1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	186;"	d
CAN_TSTAT_MTF2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	191;"	d
CAN_TSTAT_MTFNERR0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	182;"	d
CAN_TSTAT_MTFNERR1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	187;"	d
CAN_TSTAT_MTFNERR2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	192;"	d
CAN_TSTAT_NUM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	196;"	d
CAN_TSTAT_TME0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	197;"	d
CAN_TSTAT_TME1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	198;"	d
CAN_TSTAT_TME2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	199;"	d
CAN_TSTAT_TMLS0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	200;"	d
CAN_TSTAT_TMLS1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	201;"	d
CAN_TSTAT_TMLS2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	202;"	d
CAN_TX_MESSAGE_STRUCT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    CAN_TX_MESSAGE_STRUCT,                                              \/* CAN transmit message struct *\/$/;"	e	enum:__anon43
CBI_PROTOCOL	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	46;"	d
CBWArray	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    uint8_t CBWArray[31];$/;"	m	union:__anon173
CBWCB	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_bbb.h	/^    uint8_t  CBWCB[16];$/;"	m	struct:__anon205
CBW_CB_LENGTH	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	131;"	d
CBW_LENGTH	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	132;"	d
CBW_LENGTH_TEST_UNIT_READY	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	133;"	d
CCHP_PROT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	457;"	d
CCR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon22
CDC_ACTIVATE_CARRIER_SIGNAL_RTS	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	105;"	d
CDC_ACTIVATE_SIGNAL_DTR	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	107;"	d
CDC_DEACTIVATE_CARRIER_SIGNAL_RTS	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	106;"	d
CDC_DEACTIVATE_SIGNAL_DTR	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	108;"	d
CFG0_AHBPSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	826;"	d
CFG0_APB1PSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	838;"	d
CFG0_APB2PSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	846;"	d
CFG0_CKOUT0DIV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	899;"	d
CFG0_CKOUT0SEL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	888;"	d
CFG0_CKOUT1DIV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	907;"	d
CFG0_CKOUT1SEL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	915;"	d
CFG0_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	485;"	d
CFG0_RTCDIV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	854;"	d
CFG0_SCS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	814;"	d
CFG0_SCSS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	820;"	d
CFG1_PLLI2SQDIV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	923;"	d
CFG1_PLLSAIRDIV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	958;"	d
CFG1_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	489;"	d
CFG_PSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_wwdgt.h	65;"	d
CFG_WIN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_wwdgt.h	74;"	d
CFSR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t CFSR;                    \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status Register                    *\/$/;"	m	struct:__anon22
CHCTL_MBURST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	249;"	d
CHCTL_MWIDTH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	270;"	d
CHCTL_PBURST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	256;"	d
CHCTL_PERIEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	238;"	d
CHCTL_PRIO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	263;"	d
CHCTL_PWIDTH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	276;"	d
CHCTL_TM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	282;"	d
CHC_BCM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	343;"	d
CHC_HCM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	353;"	d
CHC_PCM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	348;"	d
CHECK_PLLI2S_N_VALID	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1050;"	d
CHECK_PLLI2S_PSC_VALID	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1049;"	d
CHECK_PLLI2S_Q_VALID	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1051;"	d
CHECK_PLLI2S_R_VALID	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1052;"	d
CHECK_PLLSAI_N_VALID	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1054;"	d
CHECK_PLLSAI_P_VALID	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1055;"	d
CHECK_PLLSAI_Q_VALID	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1056;"	d
CHECK_PLLSAI_R_VALID	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1057;"	d
CHECK_PLL_N_VALID	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1003;"	d
CHECK_PLL_PSC_VALID	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1002;"	d
CHECK_PLL_P_VALID	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1004;"	d
CHECK_PLL_Q_VALID	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1005;"	d
CHFCTL_FCCV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	288;"	d
CHN_LANGID	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_enum.h	82;"	d
CHXCTL_PERIEN_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	40;"	d	file:
CID	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t CID;                              \/*!< USB core ID register                             03Ch *\/$/;"	m	struct:__anon162
CID0	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t CID0;                    \/*!< Offset: 0xFF0 (R\/ )  ITM Component  Identification Register #0 *\/$/;"	m	struct:__anon25
CID1	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t CID1;                    \/*!< Offset: 0xFF4 (R\/ )  ITM Component  Identification Register #1 *\/$/;"	m	struct:__anon25
CID2	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t CID2;                    \/*!< Offset: 0xFF8 (R\/ )  ITM Component  Identification Register #2 *\/$/;"	m	struct:__anon25
CID3	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t CID3;                    \/*!< Offset: 0xFFC (R\/ )  ITM Component  Identification Register #3 *\/$/;"	m	struct:__anon25
CID_CID	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	328;"	d
CK_AHB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    CK_AHB,                                                                 \/*!< AHB clock *\/$/;"	e	enum:__anon101
CK_APB1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    CK_APB1,                                                                \/*!< APB1 clock *\/$/;"	e	enum:__anon101
CK_APB2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    CK_APB2,                                                                \/*!< APB2 clock *\/$/;"	e	enum:__anon101
CK_SYS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    CK_SYS      = 0,                                                        \/*!< system clock *\/$/;"	e	enum:__anon101
CLAIMCLR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t CLAIMCLR;                \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anon28
CLAIMSET	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t CLAIMSET;                \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anon28
CLEAR_COMM_FEATURE	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	66;"	d
CLEAR_UNIT_PARAMETER	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	90;"	d
CLKCTL_BUSMODE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	266;"	d
CLT2_CTSEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	323;"	d
CLT2_DENR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	308;"	d
CLT2_DENT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	313;"	d
CLT2_RTSEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	318;"	d
CMDCTL_CMDRESP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	284;"	d
CMD_ERASE	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	68;"	d
CMD_WRITE	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	69;"	d
CMSIS_device_header	.\Template\project\MDK(V5)\RTE\_Project\RTE_Components.h	17;"	d
COMP0	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t COMP0;                   \/*!< Offset: 0x020 (R\/W)  Comparator Register 0                     *\/$/;"	m	struct:__anon27
COMP1	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t COMP1;                   \/*!< Offset: 0x030 (R\/W)  Comparator Register 1                     *\/$/;"	m	struct:__anon27
COMP2	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t COMP2;                   \/*!< Offset: 0x040 (R\/W)  Comparator Register 2                     *\/$/;"	m	struct:__anon27
COMP3	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t COMP3;                   \/*!< Offset: 0x050 (R\/W)  Comparator Register 3                     *\/$/;"	m	struct:__anon27
COM_UART	.\Template\bsp\uart\bsp_uart.c	/^static const uint32_t COM_UART[COM_UART_MAX_NUM] =$/;"	v	file:
COM_UART0	.\Template\bsp\uart\bsp_uart.h	32;"	d
COM_UART0_BAUD	.\Template\bsp\uart\bsp_uart.h	43;"	d
COM_UART0_CLK	.\Template\bsp\uart\bsp_uart.h	34;"	d
COM_UART0_IRQn	.\Template\bsp\uart\bsp_uart.h	33;"	d
COM_UART0_RX_GPIO_AF	.\Template\bsp\uart\bsp_uart.h	40;"	d
COM_UART0_RX_GPIO_CLK	.\Template\bsp\uart\bsp_uart.h	39;"	d
COM_UART0_RX_PIN	.\Template\bsp\uart\bsp_uart.h	42;"	d
COM_UART0_RX_PORT	.\Template\bsp\uart\bsp_uart.h	41;"	d
COM_UART0_TX_GPIO_AF	.\Template\bsp\uart\bsp_uart.h	36;"	d
COM_UART0_TX_GPIO_CLK	.\Template\bsp\uart\bsp_uart.h	35;"	d
COM_UART0_TX_PIN	.\Template\bsp\uart\bsp_uart.h	38;"	d
COM_UART0_TX_PORT	.\Template\bsp\uart\bsp_uart.h	37;"	d
COM_UART1	.\Template\bsp\uart\bsp_uart.h	46;"	d
COM_UART1_BAUD	.\Template\bsp\uart\bsp_uart.h	57;"	d
COM_UART1_CLK	.\Template\bsp\uart\bsp_uart.h	48;"	d
COM_UART1_IRQn	.\Template\bsp\uart\bsp_uart.h	47;"	d
COM_UART1_RX_GPIO_AF	.\Template\bsp\uart\bsp_uart.h	54;"	d
COM_UART1_RX_GPIO_CLK	.\Template\bsp\uart\bsp_uart.h	53;"	d
COM_UART1_RX_PIN	.\Template\bsp\uart\bsp_uart.h	56;"	d
COM_UART1_RX_PORT	.\Template\bsp\uart\bsp_uart.h	55;"	d
COM_UART1_TX_GPIO_AF	.\Template\bsp\uart\bsp_uart.h	50;"	d
COM_UART1_TX_GPIO_CLK	.\Template\bsp\uart\bsp_uart.h	49;"	d
COM_UART1_TX_PIN	.\Template\bsp\uart\bsp_uart.h	52;"	d
COM_UART1_TX_PORT	.\Template\bsp\uart\bsp_uart.h	51;"	d
COM_UART_BAUD	.\Template\bsp\uart\bsp_uart.c	/^static const uint32_t COM_UART_BAUD[COM_UART_MAX_NUM] =$/;"	v	file:
COM_UART_CLK	.\Template\bsp\uart\bsp_uart.c	/^static const rcu_periph_enum COM_UART_CLK[COM_UART_MAX_NUM] =$/;"	v	file:
COM_UART_DISABLE_IRQ	.\Template\bsp\uart\bsp_uart.h	29;"	d
COM_UART_DMA	.\Template\bsp\uart\bsp_uart.c	/^static const uint32_t COM_UART_DMA[COM_UART_MAX_NUM] =$/;"	v	file:
COM_UART_DMA_RCU	.\Template\bsp\uart\bsp_uart.c	/^static const uint32_t COM_UART_DMA_RCU[COM_UART_MAX_NUM] =$/;"	v	file:
COM_UART_ENABLE_IRQ	.\Template\bsp\uart\bsp_uart.h	28;"	d
COM_UART_IRQn	.\Template\bsp\uart\bsp_uart.c	/^static const IRQn_Type COM_UART_IRQn[COM_UART_MAX_NUM] =$/;"	v	file:
COM_UART_MAX_NUM	.\Template\bsp\uart\bsp_uart.h	/^    COM_UART_MAX_NUM$/;"	e	enum:__anon12
COM_UART_NUM0	.\Template\bsp\uart\bsp_uart.h	/^    COM_UART_NUM0 = 0,$/;"	e	enum:__anon12
COM_UART_NUM1	.\Template\bsp\uart\bsp_uart.h	/^    COM_UART_NUM1 = 1,$/;"	e	enum:__anon12
COM_UART_NUM2	.\Template\bsp\uart\bsp_uart.h	/^    COM_UART_NUM2 = 2,$/;"	e	enum:__anon12
COM_UART_NUM5	.\Template\bsp\uart\bsp_uart.h	/^    COM_UART_NUM5 = 3,$/;"	e	enum:__anon12
COM_UART_RX_DMA_CHANNEL	.\Template\bsp\uart\bsp_uart.c	/^static const uint32_t COM_UART_RX_DMA_CHANNEL[COM_UART_MAX_NUM] =$/;"	v	file:
COM_UART_RX_DMA_IRQ	.\Template\bsp\uart\bsp_uart.c	/^static const uint32_t COM_UART_RX_DMA_IRQ[COM_UART_MAX_NUM] =$/;"	v	file:
COM_UART_RX_DMA_SUBPERI	.\Template\bsp\uart\bsp_uart.c	/^static const uint32_t COM_UART_RX_DMA_SUBPERI[COM_UART_MAX_NUM] =$/;"	v	file:
COM_UART_RX_GPIO_AF	.\Template\bsp\uart\bsp_uart.c	/^static const uint32_t COM_UART_RX_GPIO_AF[COM_UART_MAX_NUM] =$/;"	v	file:
COM_UART_RX_GPIO_CLK	.\Template\bsp\uart\bsp_uart.c	/^static const rcu_periph_enum COM_UART_RX_GPIO_CLK[COM_UART_MAX_NUM] =$/;"	v	file:
COM_UART_RX_PIN	.\Template\bsp\uart\bsp_uart.c	/^static const uint32_t COM_UART_RX_PIN[COM_UART_MAX_NUM] =$/;"	v	file:
COM_UART_RX_PORT	.\Template\bsp\uart\bsp_uart.c	/^static const uint32_t COM_UART_RX_PORT[COM_UART_MAX_NUM] =$/;"	v	file:
COM_UART_TX_DMA_CHANNEL	.\Template\bsp\uart\bsp_uart.c	/^static const uint32_t COM_UART_TX_DMA_CHANNEL[COM_UART_MAX_NUM] =$/;"	v	file:
COM_UART_TX_DMA_SUBPERI	.\Template\bsp\uart\bsp_uart.c	/^static const uint32_t COM_UART_TX_DMA_SUBPERI[COM_UART_MAX_NUM] =$/;"	v	file:
COM_UART_TX_GPIO_AF	.\Template\bsp\uart\bsp_uart.c	/^static const uint32_t COM_UART_TX_GPIO_AF[COM_UART_MAX_NUM] =$/;"	v	file:
COM_UART_TX_GPIO_CLK	.\Template\bsp\uart\bsp_uart.c	/^static const rcu_periph_enum COM_UART_TX_GPIO_CLK[COM_UART_MAX_NUM] =$/;"	v	file:
COM_UART_TX_PIN	.\Template\bsp\uart\bsp_uart.c	/^static const uint32_t COM_UART_TX_PIN[COM_UART_MAX_NUM] =$/;"	v	file:
COM_UART_TX_PORT	.\Template\bsp\uart\bsp_uart.c	/^static const uint32_t COM_UART_TX_PORT[COM_UART_MAX_NUM] =$/;"	v	file:
COM_USART2	.\Template\bsp\uart\bsp_uart.h	60;"	d
COM_USART2_BAUD	.\Template\bsp\uart\bsp_uart.h	71;"	d
COM_USART2_CLK	.\Template\bsp\uart\bsp_uart.h	62;"	d
COM_USART2_DMA	.\Template\bsp\uart\bsp_uart.h	73;"	d
COM_USART2_DMA_RCU	.\Template\bsp\uart\bsp_uart.h	72;"	d
COM_USART2_IRQn	.\Template\bsp\uart\bsp_uart.h	61;"	d
COM_USART2_RX_DMA_CHANNEL	.\Template\bsp\uart\bsp_uart.h	77;"	d
COM_USART2_RX_DMA_IRQ	.\Template\bsp\uart\bsp_uart.h	78;"	d
COM_USART2_RX_DMA_SUBPERI	.\Template\bsp\uart\bsp_uart.h	75;"	d
COM_USART2_RX_GPIO_AF	.\Template\bsp\uart\bsp_uart.h	68;"	d
COM_USART2_RX_GPIO_CLK	.\Template\bsp\uart\bsp_uart.h	67;"	d
COM_USART2_RX_PIN	.\Template\bsp\uart\bsp_uart.h	70;"	d
COM_USART2_RX_PORT	.\Template\bsp\uart\bsp_uart.h	69;"	d
COM_USART2_TX_DMA_CHANNEL	.\Template\bsp\uart\bsp_uart.h	76;"	d
COM_USART2_TX_DMA_SUBPERI	.\Template\bsp\uart\bsp_uart.h	74;"	d
COM_USART2_TX_GPIO_AF	.\Template\bsp\uart\bsp_uart.h	64;"	d
COM_USART2_TX_GPIO_CLK	.\Template\bsp\uart\bsp_uart.h	63;"	d
COM_USART2_TX_PIN	.\Template\bsp\uart\bsp_uart.h	66;"	d
COM_USART2_TX_PORT	.\Template\bsp\uart\bsp_uart.h	65;"	d
COM_USART5	.\Template\bsp\uart\bsp_uart.h	82;"	d
COM_USART5_BAUD	.\Template\bsp\uart\bsp_uart.h	93;"	d
COM_USART5_CLK	.\Template\bsp\uart\bsp_uart.h	84;"	d
COM_USART5_DMA	.\Template\bsp\uart\bsp_uart.h	95;"	d
COM_USART5_DMA_RCU	.\Template\bsp\uart\bsp_uart.h	94;"	d
COM_USART5_IRQn	.\Template\bsp\uart\bsp_uart.h	83;"	d
COM_USART5_RX_DMA_CHANNEL	.\Template\bsp\uart\bsp_uart.h	99;"	d
COM_USART5_RX_DMA_IRQ	.\Template\bsp\uart\bsp_uart.h	100;"	d
COM_USART5_RX_DMA_SUBPERI	.\Template\bsp\uart\bsp_uart.h	97;"	d
COM_USART5_RX_GPIO_AF	.\Template\bsp\uart\bsp_uart.h	90;"	d
COM_USART5_RX_GPIO_CLK	.\Template\bsp\uart\bsp_uart.h	89;"	d
COM_USART5_RX_PIN	.\Template\bsp\uart\bsp_uart.h	92;"	d
COM_USART5_RX_PORT	.\Template\bsp\uart\bsp_uart.h	91;"	d
COM_USART5_TX_DMA_CHANNEL	.\Template\bsp\uart\bsp_uart.h	98;"	d
COM_USART5_TX_DMA_SUBPERI	.\Template\bsp\uart\bsp_uart.h	96;"	d
COM_USART5_TX_GPIO_AF	.\Template\bsp\uart\bsp_uart.h	86;"	d
COM_USART5_TX_GPIO_CLK	.\Template\bsp\uart\bsp_uart.h	85;"	d
COM_USART5_TX_PIN	.\Template\bsp\uart\bsp_uart.h	88;"	d
COM_USART5_TX_PORT	.\Template\bsp\uart\bsp_uart.h	87;"	d
CONFIG_DESC_AS_ITF_COUNT	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    CONFIG_DESC_AS_ITF_COUNT,$/;"	e	enum:__anon121
CONTROL_Type	.\Template\libraries\CMSIS\core_cm4.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon19
COPY_ABORTED	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	/^    COPY_ABORTED,$/;"	e	enum:sense_state
CO_Control	.\Template\bsp\moto\bsp_moto.c	/^void CO_Control(uint8_t dir, uint32_t speed)$/;"	f
CPACR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t CPACR;                   \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control Register                   *\/$/;"	m	struct:__anon22
CPICNT	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t CPICNT;                  \/*!< Offset: 0x008 (R\/W)  CPI Count Register                        *\/$/;"	m	struct:__anon27
CPUID	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon22
CRC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_crc.h	44;"	d
CRC_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	340;"	d
CRC_CTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_crc.h	49;"	d
CRC_CTL_RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_crc.h	59;"	d
CRC_DATA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_crc.h	47;"	d
CRC_DATA_DATA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_crc.h	53;"	d
CRC_DATA_RESET_VALUE	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_crc.c	40;"	d	file:
CRC_FDATA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_crc.h	48;"	d
CRC_FDATA_FDATA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_crc.h	56;"	d
CRC_FDATA_RESET_VALUE	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_crc.c	41;"	d	file:
CSPSR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t CSPSR;                   \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size Register *\/$/;"	m	struct:__anon28
CSWArray	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    uint8_t CSWArray[13];$/;"	m	union:__anon174
CSW_CMD_FAILED	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_bbb.h	/^    CSW_CMD_FAILED,$/;"	e	enum:msc_csw_status
CSW_CMD_PASSED	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_bbb.h	/^    CSW_CMD_PASSED = 0,$/;"	e	enum:msc_csw_status
CSW_PHASE_ERROR	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_bbb.h	/^    CSW_PHASE_ERROR$/;"	e	enum:msc_csw_status
CS_BLDOON	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	123;"	d
CS_LDRF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	128;"	d
CTC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	44;"	d
CTC_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	327;"	d
CTC_CTL0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	47;"	d
CTC_CTL0_AUTOTRIM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	59;"	d
CTC_CTL0_CKOKIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	54;"	d
CTC_CTL0_CKWARNIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	55;"	d
CTC_CTL0_CNTEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	58;"	d
CTC_CTL0_EREFIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	57;"	d
CTC_CTL0_ERRIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	56;"	d
CTC_CTL0_SWREFPUL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	60;"	d
CTC_CTL0_TRIMVALUE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	61;"	d
CTC_CTL1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	48;"	d
CTC_CTL1_CKLIM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	65;"	d
CTC_CTL1_REFPOL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	68;"	d
CTC_CTL1_REFPSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	66;"	d
CTC_CTL1_REFSEL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	67;"	d
CTC_CTL1_RLVALUE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	64;"	d
CTC_FLAG_CKERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	132;"	d
CTC_FLAG_CKOK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	128;"	d
CTC_FLAG_CKWARN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	129;"	d
CTC_FLAG_EREF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	131;"	d
CTC_FLAG_ERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	130;"	d
CTC_FLAG_MASK	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ctc.c	40;"	d	file:
CTC_FLAG_REFMISS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	133;"	d
CTC_FLAG_TRIMERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	134;"	d
CTC_HARDWARE_TRIM_MODE_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	90;"	d
CTC_HARDWARE_TRIM_MODE_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	89;"	d
CTC_INTC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	50;"	d
CTC_INTC_CKOKIC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	82;"	d
CTC_INTC_CKWARNIC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	83;"	d
CTC_INTC_EREFIC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	85;"	d
CTC_INTC_ERRIC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	84;"	d
CTC_INT_CKOK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	113;"	d
CTC_INT_CKWARN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	114;"	d
CTC_INT_EREF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	116;"	d
CTC_INT_ERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	115;"	d
CTC_INT_FLAG_CKERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	123;"	d
CTC_INT_FLAG_CKOK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	119;"	d
CTC_INT_FLAG_CKWARN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	120;"	d
CTC_INT_FLAG_EREF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	122;"	d
CTC_INT_FLAG_ERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	121;"	d
CTC_INT_FLAG_REFMISS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	124;"	d
CTC_INT_FLAG_TRIMERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	125;"	d
CTC_LIMIT_VALUE_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ctc.c	46;"	d	file:
CTC_REFCAP_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ctc.c	45;"	d	file:
CTC_REFSOURCE_GPIO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	98;"	d
CTC_REFSOURCE_LXTAL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	99;"	d
CTC_REFSOURCE_POLARITY_FALLING	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	93;"	d
CTC_REFSOURCE_POLARITY_RISING	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	94;"	d
CTC_REFSOURCE_PSC_DIV128	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	110;"	d
CTC_REFSOURCE_PSC_DIV16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	107;"	d
CTC_REFSOURCE_PSC_DIV2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	104;"	d
CTC_REFSOURCE_PSC_DIV32	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	108;"	d
CTC_REFSOURCE_PSC_DIV4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	105;"	d
CTC_REFSOURCE_PSC_DIV64	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	109;"	d
CTC_REFSOURCE_PSC_DIV8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	106;"	d
CTC_REFSOURCE_PSC_OFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	103;"	d
CTC_STAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	49;"	d
CTC_STAT_CKERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	75;"	d
CTC_STAT_CKOKIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	71;"	d
CTC_STAT_CKWARNIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	72;"	d
CTC_STAT_EREFIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	74;"	d
CTC_STAT_ERRIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	73;"	d
CTC_STAT_REFCAP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	79;"	d
CTC_STAT_REFDIR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	78;"	d
CTC_STAT_REFMISS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	76;"	d
CTC_STAT_TRIMERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	77;"	d
CTC_TRIMVALUE_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ctc.c	43;"	d	file:
CTC_TRIM_VALUE_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ctc.c	44;"	d	file:
CTL0_CAM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	412;"	d
CTL0_CKDIV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	427;"	d
CTL0_DISNUM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	190;"	d
CTL0_DRES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	293;"	d
CTL0_OVSMOD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	276;"	d
CTL0_PM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	260;"	d
CTL0_PSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	193;"	d
CTL0_REN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	250;"	d
CTL0_TEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	255;"	d
CTL0_WL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	271;"	d
CTL0_WM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	266;"	d
CTL1_CLEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	293;"	d
CTL1_CPH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	298;"	d
CTL1_CPL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	303;"	d
CTL1_ETSIC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	247;"	d
CTL1_ETSRC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	228;"	d
CTL1_LBLEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	288;"	d
CTL1_MMC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	551;"	d
CTL1_REFPSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	102;"	d
CTL1_REFSEL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	97;"	d
CTL1_STB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	281;"	d
CTL2_IRLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	333;"	d
CTL2_OSB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	328;"	d
CTL3_MSBF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	338;"	d
CTL3_SCRTNUM_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	42;"	d	file:
CTL_CLTR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	290;"	d
CTL_CNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_wwdgt.h	72;"	d
CTL_CPT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	59;"	d
CTL_CSDT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	94;"	d
CTL_DATA_IN	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    CTL_DATA_IN,$/;"	e	enum:__anon190
CTL_DATA_IN_WAIT	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    CTL_DATA_IN_WAIT,$/;"	e	enum:__anon190
CTL_DATA_OUT	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    CTL_DATA_OUT,$/;"	e	enum:__anon190
CTL_DATA_OUT_WAIT	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    CTL_DATA_OUT_WAIT,$/;"	e	enum:__anon190
CTL_DCIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	155;"	d
CTL_DTSEL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	129;"	d
CTL_DWM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	140;"	d
CTL_EP	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_enum.h	85;"	d
CTL_ERROR	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    CTL_ERROR,$/;"	e	enum:__anon190
CTL_FINISH	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    CTL_FINISH$/;"	e	enum:__anon190
CTL_FR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	150;"	d
CTL_HDS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	113;"	d
CTL_IDLE	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    CTL_IDLE = 0U,$/;"	e	enum:__anon190
CTL_LDEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	118;"	d
CTL_LDLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	96;"	d
CTL_LDNP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	101;"	d
CTL_LDOVS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	106;"	d
CTL_LVDT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	85;"	d
CTL_OS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	332;"	d
CTL_PFCM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	247;"	d
CTL_PSZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	300;"	d
CTL_PSZ_BYTE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	301;"	d
CTL_PSZ_HALF_WORD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	302;"	d
CTL_PSZ_WORD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	303;"	d
CTL_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	475;"	d
CTL_SECTOR_NUMBER_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	269;"	d
CTL_SECTOR_NUMBER_1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	270;"	d
CTL_SECTOR_NUMBER_10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	279;"	d
CTL_SECTOR_NUMBER_11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	280;"	d
CTL_SECTOR_NUMBER_12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	285;"	d
CTL_SECTOR_NUMBER_13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	286;"	d
CTL_SECTOR_NUMBER_14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	287;"	d
CTL_SECTOR_NUMBER_15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	288;"	d
CTL_SECTOR_NUMBER_16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	289;"	d
CTL_SECTOR_NUMBER_17	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	290;"	d
CTL_SECTOR_NUMBER_18	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	291;"	d
CTL_SECTOR_NUMBER_19	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	292;"	d
CTL_SECTOR_NUMBER_2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	271;"	d
CTL_SECTOR_NUMBER_20	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	293;"	d
CTL_SECTOR_NUMBER_21	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	294;"	d
CTL_SECTOR_NUMBER_22	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	295;"	d
CTL_SECTOR_NUMBER_23	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	296;"	d
CTL_SECTOR_NUMBER_24	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	281;"	d
CTL_SECTOR_NUMBER_25	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	282;"	d
CTL_SECTOR_NUMBER_26	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	283;"	d
CTL_SECTOR_NUMBER_27	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	284;"	d
CTL_SECTOR_NUMBER_3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	272;"	d
CTL_SECTOR_NUMBER_4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	273;"	d
CTL_SECTOR_NUMBER_5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	274;"	d
CTL_SECTOR_NUMBER_6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	275;"	d
CTL_SECTOR_NUMBER_7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	276;"	d
CTL_SECTOR_NUMBER_8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	277;"	d
CTL_SECTOR_NUMBER_9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	278;"	d
CTL_SETUP	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    CTL_SETUP,$/;"	e	enum:__anon190
CTL_SETUP_WAIT	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    CTL_SETUP_WAIT,$/;"	e	enum:__anon190
CTL_SN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	268;"	d
CTL_STATUS_IN	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    CTL_STATUS_IN,$/;"	e	enum:__anon190
CTL_STATUS_IN_WAIT	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    CTL_STATUS_IN_WAIT,$/;"	e	enum:__anon190
CTL_STATUS_OUT	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    CTL_STATUS_OUT,$/;"	e	enum:__anon190
CTL_STATUS_OUT_WAIT	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    CTL_STATUS_OUT_WAIT,$/;"	e	enum:__anon190
CTL_WTCS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	513;"	d
CTRL	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  Control Register                          *\/$/;"	m	struct:__anon27
CTRL	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon24
CTRL	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon29
CYCCNT	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t CYCCNT;                  \/*!< Offset: 0x004 (R\/W)  Cycle Count Register                      *\/$/;"	m	struct:__anon27
ControlPeriod	.\Template\bsp\PID\PID_base.h	/^    int16_t ControlPeriod;		\/\/$/;"	m	struct:_PID_TypeDef
ControlStatus	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^typedef enum {DISABLE = 0, ENABLE = !DISABLE} EventStatus, ControlStatus;$/;"	t	typeref:enum:__anon32
CoreDebug	.\Template\libraries\CMSIS\core_cm4.h	1407;"	d
CoreDebug_BASE	.\Template\libraries\CMSIS\core_cm4.h	1395;"	d
CoreDebug_DCRSR_REGSEL_Msk	.\Template\libraries\CMSIS\core_cm4.h	1339;"	d
CoreDebug_DCRSR_REGSEL_Pos	.\Template\libraries\CMSIS\core_cm4.h	1338;"	d
CoreDebug_DCRSR_REGWnR_Msk	.\Template\libraries\CMSIS\core_cm4.h	1336;"	d
CoreDebug_DCRSR_REGWnR_Pos	.\Template\libraries\CMSIS\core_cm4.h	1335;"	d
CoreDebug_DEMCR_MON_EN_Msk	.\Template\libraries\CMSIS\core_cm4.h	1355;"	d
CoreDebug_DEMCR_MON_EN_Pos	.\Template\libraries\CMSIS\core_cm4.h	1354;"	d
CoreDebug_DEMCR_MON_PEND_Msk	.\Template\libraries\CMSIS\core_cm4.h	1352;"	d
CoreDebug_DEMCR_MON_PEND_Pos	.\Template\libraries\CMSIS\core_cm4.h	1351;"	d
CoreDebug_DEMCR_MON_REQ_Msk	.\Template\libraries\CMSIS\core_cm4.h	1346;"	d
CoreDebug_DEMCR_MON_REQ_Pos	.\Template\libraries\CMSIS\core_cm4.h	1345;"	d
CoreDebug_DEMCR_MON_STEP_Msk	.\Template\libraries\CMSIS\core_cm4.h	1349;"	d
CoreDebug_DEMCR_MON_STEP_Pos	.\Template\libraries\CMSIS\core_cm4.h	1348;"	d
CoreDebug_DEMCR_TRCENA_Msk	.\Template\libraries\CMSIS\core_cm4.h	1343;"	d
CoreDebug_DEMCR_TRCENA_Pos	.\Template\libraries\CMSIS\core_cm4.h	1342;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	.\Template\libraries\CMSIS\core_cm4.h	1364;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	.\Template\libraries\CMSIS\core_cm4.h	1363;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	.\Template\libraries\CMSIS\core_cm4.h	1370;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	.\Template\libraries\CMSIS\core_cm4.h	1369;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	.\Template\libraries\CMSIS\core_cm4.h	1379;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	.\Template\libraries\CMSIS\core_cm4.h	1378;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	.\Template\libraries\CMSIS\core_cm4.h	1358;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	.\Template\libraries\CMSIS\core_cm4.h	1357;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	.\Template\libraries\CMSIS\core_cm4.h	1361;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	.\Template\libraries\CMSIS\core_cm4.h	1360;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	.\Template\libraries\CMSIS\core_cm4.h	1376;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	.\Template\libraries\CMSIS\core_cm4.h	1375;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	.\Template\libraries\CMSIS\core_cm4.h	1373;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	.\Template\libraries\CMSIS\core_cm4.h	1372;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	.\Template\libraries\CMSIS\core_cm4.h	1367;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	.\Template\libraries\CMSIS\core_cm4.h	1366;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	.\Template\libraries\CMSIS\core_cm4.h	1332;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	.\Template\libraries\CMSIS\core_cm4.h	1331;"	d
CoreDebug_DHCSR_C_HALT_Msk	.\Template\libraries\CMSIS\core_cm4.h	1329;"	d
CoreDebug_DHCSR_C_HALT_Pos	.\Template\libraries\CMSIS\core_cm4.h	1328;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	.\Template\libraries\CMSIS\core_cm4.h	1323;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	.\Template\libraries\CMSIS\core_cm4.h	1322;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	.\Template\libraries\CMSIS\core_cm4.h	1320;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	.\Template\libraries\CMSIS\core_cm4.h	1319;"	d
CoreDebug_DHCSR_C_STEP_Msk	.\Template\libraries\CMSIS\core_cm4.h	1326;"	d
CoreDebug_DHCSR_C_STEP_Pos	.\Template\libraries\CMSIS\core_cm4.h	1325;"	d
CoreDebug_DHCSR_DBGKEY_Msk	.\Template\libraries\CMSIS\core_cm4.h	1299;"	d
CoreDebug_DHCSR_DBGKEY_Pos	.\Template\libraries\CMSIS\core_cm4.h	1298;"	d
CoreDebug_DHCSR_S_HALT_Msk	.\Template\libraries\CMSIS\core_cm4.h	1314;"	d
CoreDebug_DHCSR_S_HALT_Pos	.\Template\libraries\CMSIS\core_cm4.h	1313;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	.\Template\libraries\CMSIS\core_cm4.h	1308;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	.\Template\libraries\CMSIS\core_cm4.h	1307;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	.\Template\libraries\CMSIS\core_cm4.h	1317;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	.\Template\libraries\CMSIS\core_cm4.h	1316;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	.\Template\libraries\CMSIS\core_cm4.h	1302;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	.\Template\libraries\CMSIS\core_cm4.h	1301;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	.\Template\libraries\CMSIS\core_cm4.h	1305;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	.\Template\libraries\CMSIS\core_cm4.h	1304;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	.\Template\libraries\CMSIS\core_cm4.h	1311;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	.\Template\libraries\CMSIS\core_cm4.h	1310;"	d
CoreDebug_Type	.\Template\libraries\CMSIS\core_cm4.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon31
DAC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	44;"	d
DAC0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	45;"	d
DAC0_DO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	60;"	d
DAC0_DO_DAC0_DO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	118;"	d
DAC0_L12DH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	52;"	d
DAC0_L12DH_DAC0_DH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	91;"	d
DAC0_R12DH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	51;"	d
DAC0_R12DH_DAC0_DH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	88;"	d
DAC0_R8DH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	53;"	d
DAC0_R8DH_DAC0_DH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	94;"	d
DAC1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	46;"	d
DAC1_DO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	61;"	d
DAC1_DO_DAC1_DO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	121;"	d
DAC1_L12DH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	55;"	d
DAC1_L12DH_DAC1_DH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	100;"	d
DAC1_R12DH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	54;"	d
DAC1_R12DH_DAC1_DH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	97;"	d
DAC1_R8DH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	56;"	d
DAC1_R8DH_DAC1_DH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	103;"	d
DAC1_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	41;"	d	file:
DACC_L12DH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	58;"	d
DACC_L12DH_DAC0_DH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	110;"	d
DACC_L12DH_DAC1_DH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	111;"	d
DACC_R12DH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	57;"	d
DACC_R12DH_DAC0_DH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	106;"	d
DACC_R12DH_DAC1_DH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	107;"	d
DACC_R8DH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	59;"	d
DACC_R8DH_DAC0_DH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	114;"	d
DACC_R8DH_DAC1_DH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	115;"	d
DAC_ALIGN_12B_L	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	177;"	d
DAC_ALIGN_12B_R	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	176;"	d
DAC_ALIGN_8B_R	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	178;"	d
DAC_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	329;"	d
DAC_CTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	49;"	d
DAC_CTL_DBOFF0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	67;"	d
DAC_CTL_DBOFF1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	75;"	d
DAC_CTL_DDMAEN0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	72;"	d
DAC_CTL_DDMAEN1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	80;"	d
DAC_CTL_DDUDRIE0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	73;"	d
DAC_CTL_DDUDRIE1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	81;"	d
DAC_CTL_DEN0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	66;"	d
DAC_CTL_DEN1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	74;"	d
DAC_CTL_DTEN0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	68;"	d
DAC_CTL_DTEN1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	76;"	d
DAC_CTL_DTSEL0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	69;"	d
DAC_CTL_DTSEL1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	77;"	d
DAC_CTL_DWBW0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	71;"	d
DAC_CTL_DWBW1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	79;"	d
DAC_CTL_DWM0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	70;"	d
DAC_CTL_DWM1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	78;"	d
DAC_LFSR_BIT0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	161;"	d
DAC_LFSR_BITS10_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	171;"	d
DAC_LFSR_BITS11_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	172;"	d
DAC_LFSR_BITS1_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	162;"	d
DAC_LFSR_BITS2_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	163;"	d
DAC_LFSR_BITS3_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	164;"	d
DAC_LFSR_BITS4_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	165;"	d
DAC_LFSR_BITS5_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	166;"	d
DAC_LFSR_BITS6_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	167;"	d
DAC_LFSR_BITS7_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	168;"	d
DAC_LFSR_BITS8_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	169;"	d
DAC_LFSR_BITS9_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	170;"	d
DAC_STAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	62;"	d
DAC_STAT_DDUDR0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	124;"	d
DAC_STAT_DDUDR1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	125;"	d
DAC_SWT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	50;"	d
DAC_SWT_SWTR0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	84;"	d
DAC_SWT_SWTR1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	85;"	d
DAC_TRIANGLE_AMPLITUDE_1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	181;"	d
DAC_TRIANGLE_AMPLITUDE_1023	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	190;"	d
DAC_TRIANGLE_AMPLITUDE_127	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	187;"	d
DAC_TRIANGLE_AMPLITUDE_15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	184;"	d
DAC_TRIANGLE_AMPLITUDE_2047	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	191;"	d
DAC_TRIANGLE_AMPLITUDE_255	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	188;"	d
DAC_TRIANGLE_AMPLITUDE_3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	182;"	d
DAC_TRIANGLE_AMPLITUDE_31	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	185;"	d
DAC_TRIANGLE_AMPLITUDE_4095	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	192;"	d
DAC_TRIANGLE_AMPLITUDE_511	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	189;"	d
DAC_TRIANGLE_AMPLITUDE_63	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	186;"	d
DAC_TRIANGLE_AMPLITUDE_7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	183;"	d
DAC_TRIGGER_EXTI_9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	136;"	d
DAC_TRIGGER_SOFTWARE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	137;"	d
DAC_TRIGGER_T1_TRGO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	134;"	d
DAC_TRIGGER_T3_TRGO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	135;"	d
DAC_TRIGGER_T4_TRGO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	133;"	d
DAC_TRIGGER_T5_TRGO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	130;"	d
DAC_TRIGGER_T6_TRGO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	132;"	d
DAC_TRIGGER_T7_TRGO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	131;"	d
DAC_WAVE_BIT_WIDTH_1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	147;"	d
DAC_WAVE_BIT_WIDTH_10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	156;"	d
DAC_WAVE_BIT_WIDTH_11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	157;"	d
DAC_WAVE_BIT_WIDTH_12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	158;"	d
DAC_WAVE_BIT_WIDTH_2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	148;"	d
DAC_WAVE_BIT_WIDTH_3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	149;"	d
DAC_WAVE_BIT_WIDTH_4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	150;"	d
DAC_WAVE_BIT_WIDTH_5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	151;"	d
DAC_WAVE_BIT_WIDTH_6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	152;"	d
DAC_WAVE_BIT_WIDTH_7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	153;"	d
DAC_WAVE_BIT_WIDTH_8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	154;"	d
DAC_WAVE_BIT_WIDTH_9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	155;"	d
DAC_WAVE_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	141;"	d
DAC_WAVE_MODE_LFSR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	142;"	d
DAC_WAVE_MODE_TRIANGLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	143;"	d
DAEPINT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t DAEPINT;                          \/*!< USB device all endpoints interrupt register                 818h *\/$/;"	m	struct:__anon165
DAEPINTEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t DAEPINTEN;                        \/*!< USB device all endpoints interrupt enable register          81Ch *\/$/;"	m	struct:__anon165
DAEPINTEN_IEPIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	502;"	d
DAEPINTEN_OEPIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	501;"	d
DAEPINT_IEPITB	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	498;"	d
DAEPINT_OEPITB	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	497;"	d
DATACTL_BLKSZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	300;"	d
DATA_ALIGN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	175;"	d
DATA_PROTECT	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	/^    DATA_PROTECT,$/;"	e	enum:sense_state
DATA_RECV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	320;"	d
DATA_STAGE_TIMEOUT	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	158;"	d
DATA_TRANS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	317;"	d
DATE_DAY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	300;"	d
DATE_DOW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	318;"	d
DATE_MON	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	303;"	d
DATE_YR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	328;"	d
DBG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	44;"	d
DBG_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	355;"	d
DBG_BIT_POS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	96;"	d
DBG_CAN0_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	/^    DBG_CAN0_HOLD              = DBG_REGIDX_BIT(DBG_IDX_CTL1, 25U),                   \/*!< debug CAN0 kept when core is halted *\/$/;"	e	enum:__anon44
DBG_CAN1_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	/^    DBG_CAN1_HOLD              = DBG_REGIDX_BIT(DBG_IDX_CTL1, 26U),                   \/*!< debug CAN1 kept when core is halted *\/$/;"	e	enum:__anon44
DBG_CTL0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	48;"	d
DBG_CTL0_DSLP_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	58;"	d
DBG_CTL0_SLP_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	57;"	d
DBG_CTL0_STB_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	59;"	d
DBG_CTL0_TRACE_IOEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	60;"	d
DBG_CTL1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	49;"	d
DBG_CTL1_CAN0_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	78;"	d
DBG_CTL1_CAN1_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	79;"	d
DBG_CTL1_FWDGT_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	74;"	d
DBG_CTL1_I2C0_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	75;"	d
DBG_CTL1_I2C1_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	76;"	d
DBG_CTL1_I2C2_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	77;"	d
DBG_CTL1_RTC_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	72;"	d
DBG_CTL1_TIMER11_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	69;"	d
DBG_CTL1_TIMER12_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	70;"	d
DBG_CTL1_TIMER13_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	71;"	d
DBG_CTL1_TIMER1_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	63;"	d
DBG_CTL1_TIMER2_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	64;"	d
DBG_CTL1_TIMER3_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	65;"	d
DBG_CTL1_TIMER4_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	66;"	d
DBG_CTL1_TIMER5_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	67;"	d
DBG_CTL1_TIMER6_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	68;"	d
DBG_CTL1_WWDGT_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	73;"	d
DBG_CTL2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	50;"	d
DBG_CTL2_TIMER0_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	82;"	d
DBG_CTL2_TIMER10_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	86;"	d
DBG_CTL2_TIMER7_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	83;"	d
DBG_CTL2_TIMER8_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	84;"	d
DBG_CTL2_TIMER9_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	85;"	d
DBG_FWDGT_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	/^    DBG_FWDGT_HOLD             = DBG_REGIDX_BIT(DBG_IDX_CTL1, 12U),                   \/*!< debug FWDGT kept when core is halted *\/$/;"	e	enum:__anon44
DBG_I2C0_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	/^    DBG_I2C0_HOLD              = DBG_REGIDX_BIT(DBG_IDX_CTL1, 21U),                   \/*!< hold I2C0 smbus when core is halted *\/$/;"	e	enum:__anon44
DBG_I2C1_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	/^    DBG_I2C1_HOLD              = DBG_REGIDX_BIT(DBG_IDX_CTL1, 22U),                   \/*!< hold I2C1 smbus when core is halted *\/$/;"	e	enum:__anon44
DBG_I2C2_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	/^    DBG_I2C2_HOLD              = DBG_REGIDX_BIT(DBG_IDX_CTL1, 23U),                   \/*!< hold I2C2 smbus when core is halted *\/$/;"	e	enum:__anon44
DBG_ID	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	47;"	d
DBG_IDX_CTL0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	/^    DBG_IDX_CTL0  = 0x04U,$/;"	e	enum:dbg_reg_idx
DBG_IDX_CTL1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	/^    DBG_IDX_CTL1  = 0x08U,$/;"	e	enum:dbg_reg_idx
DBG_IDX_CTL2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	/^    DBG_IDX_CTL2  = 0x0CU$/;"	e	enum:dbg_reg_idx
DBG_ID_ID_CODE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	54;"	d
DBG_LOW_POWER_DEEPSLEEP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	90;"	d
DBG_LOW_POWER_SLEEP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	89;"	d
DBG_LOW_POWER_STANDBY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	91;"	d
DBG_REGIDX_BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	94;"	d
DBG_REG_VAL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	95;"	d
DBG_RESET_VAL	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dbg.c	40;"	d	file:
DBG_RTC_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	/^    DBG_RTC_HOLD               = DBG_REGIDX_BIT(DBG_IDX_CTL1, 10U),                   \/*!< hold RTC calendar and wakeup counter when core is halted *\/$/;"	e	enum:__anon44
DBG_TIMER0_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	/^    DBG_TIMER0_HOLD            = DBG_REGIDX_BIT(DBG_IDX_CTL2, 0U),                    \/*!< hold TIMER0 counter when core is halted *\/$/;"	e	enum:__anon44
DBG_TIMER10_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	/^    DBG_TIMER10_HOLD           = DBG_REGIDX_BIT(DBG_IDX_CTL2, 18U)                    \/*!< hold TIMER10 counter when core is halted *\/$/;"	e	enum:__anon44
DBG_TIMER11_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	/^    DBG_TIMER11_HOLD           = DBG_REGIDX_BIT(DBG_IDX_CTL1, 6U),                    \/*!< hold TIMER11 counter when core is halted *\/$/;"	e	enum:__anon44
DBG_TIMER12_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	/^    DBG_TIMER12_HOLD           = DBG_REGIDX_BIT(DBG_IDX_CTL1, 7U),                    \/*!< hold TIMER12 counter when core is halted *\/$/;"	e	enum:__anon44
DBG_TIMER13_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	/^    DBG_TIMER13_HOLD           = DBG_REGIDX_BIT(DBG_IDX_CTL1, 8U),                    \/*!< hold TIMER13 counter when core is halted *\/$/;"	e	enum:__anon44
DBG_TIMER1_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	/^    DBG_TIMER1_HOLD            = DBG_REGIDX_BIT(DBG_IDX_CTL1, 0U),                    \/*!< hold TIMER1 counter when core is halted *\/$/;"	e	enum:__anon44
DBG_TIMER2_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	/^    DBG_TIMER2_HOLD            = DBG_REGIDX_BIT(DBG_IDX_CTL1, 1U),                    \/*!< hold TIMER2 counter when core is halted *\/$/;"	e	enum:__anon44
DBG_TIMER3_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	/^    DBG_TIMER3_HOLD            = DBG_REGIDX_BIT(DBG_IDX_CTL1, 2U),                    \/*!< hold TIMER3 counter when core is halted *\/$/;"	e	enum:__anon44
DBG_TIMER4_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	/^    DBG_TIMER4_HOLD            = DBG_REGIDX_BIT(DBG_IDX_CTL1, 3U),                    \/*!< hold TIMER4 counter when core is halted *\/$/;"	e	enum:__anon44
DBG_TIMER5_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	/^    DBG_TIMER5_HOLD            = DBG_REGIDX_BIT(DBG_IDX_CTL1, 4U),                    \/*!< hold TIMER5 counter when core is halted *\/$/;"	e	enum:__anon44
DBG_TIMER6_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	/^    DBG_TIMER6_HOLD            = DBG_REGIDX_BIT(DBG_IDX_CTL1, 5U),                    \/*!< hold TIMER6 counter when core is halted *\/$/;"	e	enum:__anon44
DBG_TIMER7_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	/^    DBG_TIMER7_HOLD            = DBG_REGIDX_BIT(DBG_IDX_CTL2, 1U),                    \/*!< hold TIMER7 counter when core is halted *\/$/;"	e	enum:__anon44
DBG_TIMER8_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	/^    DBG_TIMER8_HOLD            = DBG_REGIDX_BIT(DBG_IDX_CTL2, 16U),                   \/*!< hold TIMER8 counter when core is halted *\/$/;"	e	enum:__anon44
DBG_TIMER9_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	/^    DBG_TIMER9_HOLD            = DBG_REGIDX_BIT(DBG_IDX_CTL2, 17U),                   \/*!< hold TIMER9 counter when core is halted *\/$/;"	e	enum:__anon44
DBG_WWDGT_HOLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	/^    DBG_WWDGT_HOLD             = DBG_REGIDX_BIT(DBG_IDX_CTL1, 11U),                   \/*!< debug WWDGT kept when core is halted *\/$/;"	e	enum:__anon44
DCFG	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t DCFG;                             \/*!< USB device configuration register                           800h *\/$/;"	m	struct:__anon165
DCFG_DAR	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	459;"	d
DCFG_DEVSPEED	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	622;"	d
DCFG_DS	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	461;"	d
DCFG_EOPFT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	458;"	d
DCFG_NZLSOH	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	460;"	d
DCFG_PFRI	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	615;"	d
DCI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	44;"	d
DCI_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	351;"	d
DCI_CAPTURE_MODE_CONTINUOUS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	138;"	d
DCI_CAPTURE_MODE_SNAPSHOT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	139;"	d
DCI_CK_POLARITY_FALLING	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	141;"	d
DCI_CK_POLARITY_RISING	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	142;"	d
DCI_CTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	47;"	d
DCI_CTL_CAP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	61;"	d
DCI_CTL_CKS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	66;"	d
DCI_CTL_DCIEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	71;"	d
DCI_CTL_DCIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	70;"	d
DCI_CTL_ESM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	65;"	d
DCI_CTL_FR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	69;"	d
DCI_CTL_HPS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	67;"	d
DCI_CTL_JM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	64;"	d
DCI_CTL_SNAP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	62;"	d
DCI_CTL_VPS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	68;"	d
DCI_CTL_WDEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	63;"	d
DCI_CWSPOS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	55;"	d
DCI_CWSPOS_WHSP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	119;"	d
DCI_CWSPOS_WVSP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	120;"	d
DCI_CWSZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	56;"	d
DCI_CWSZ_WHSZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	123;"	d
DCI_CWSZ_WVSZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	124;"	d
DCI_DATA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	57;"	d
DCI_FLAG_EF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	179;"	d
DCI_FLAG_EL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	183;"	d
DCI_FLAG_ESE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	181;"	d
DCI_FLAG_FV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	178;"	d
DCI_FLAG_HS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	176;"	d
DCI_FLAG_OVR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	180;"	d
DCI_FLAG_VS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	177;"	d
DCI_FLAG_VSYNC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	182;"	d
DCI_FRAME_RATE_1_2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	152;"	d
DCI_FRAME_RATE_1_4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	153;"	d
DCI_FRAME_RATE_ALL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	151;"	d
DCI_HSYNC_POLARITY_HIGH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	145;"	d
DCI_HSYNC_POLARITY_LOW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	144;"	d
DCI_INTC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	52;"	d
DCI_INTC_EFFC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	100;"	d
DCI_INTC_ELFC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	104;"	d
DCI_INTC_ESEFC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	102;"	d
DCI_INTC_OVRFC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	101;"	d
DCI_INTC_VSFC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	103;"	d
DCI_INTEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	50;"	d
DCI_INTEN_EFIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	86;"	d
DCI_INTEN_ELIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	90;"	d
DCI_INTEN_ESEIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	88;"	d
DCI_INTEN_OVRIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	87;"	d
DCI_INTEN_VSIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	89;"	d
DCI_INTERFACE_FORMAT_10BITS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	157;"	d
DCI_INTERFACE_FORMAT_12BITS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	158;"	d
DCI_INTERFACE_FORMAT_14BITS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	159;"	d
DCI_INTERFACE_FORMAT_8BITS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	156;"	d
DCI_INTF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	51;"	d
DCI_INTF_EFIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	93;"	d
DCI_INTF_ELIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	97;"	d
DCI_INTF_ESEIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	95;"	d
DCI_INTF_OVRIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	94;"	d
DCI_INTF_VSIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	96;"	d
DCI_INT_EF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	162;"	d
DCI_INT_EL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	166;"	d
DCI_INT_ESE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	164;"	d
DCI_INT_FLAG_EF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	169;"	d
DCI_INT_FLAG_EL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	173;"	d
DCI_INT_FLAG_ESE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	171;"	d
DCI_INT_FLAG_OVR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	170;"	d
DCI_INT_FLAG_VSYNC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	172;"	d
DCI_INT_OVR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	163;"	d
DCI_INT_VSYNC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	165;"	d
DCI_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^DCI_IRQHandler                                    $/;"	l
DCI_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^DCI_IRQHandler                                    $/;"	l
DCI_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^DCI_IRQHandler                                    $/;"	l
DCI_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^DCI_IRQHandler                    $/;"	l
DCI_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^DCI_IRQHandler                    $/;"	l
DCI_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^DCI_IRQHandler                    $/;"	l
DCI_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    DCI_IRQn                     = 78,     \/*!< DCI interrupt                                            *\/$/;"	e	enum:IRQn
DCI_SC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	53;"	d
DCI_SCUMSK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	54;"	d
DCI_SCUMSK_FEM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	116;"	d
DCI_SCUMSK_FSM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	113;"	d
DCI_SCUMSK_LEM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	115;"	d
DCI_SCUMSK_LSM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	114;"	d
DCI_SC_FE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	110;"	d
DCI_SC_FS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	107;"	d
DCI_SC_LE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	109;"	d
DCI_SC_LS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	108;"	d
DCI_STAT0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	48;"	d
DCI_STAT0_FV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	76;"	d
DCI_STAT0_HS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	74;"	d
DCI_STAT0_VS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	75;"	d
DCI_STAT1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	49;"	d
DCI_STAT1_EFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	79;"	d
DCI_STAT1_ELF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	83;"	d
DCI_STAT1_ESEF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	81;"	d
DCI_STAT1_OVRF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	80;"	d
DCI_STAT1_VSF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	82;"	d
DCI_VSYNC_POLARITY_HIGH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	148;"	d
DCI_VSYNC_POLARITY_LOW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	147;"	d
DCRDR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t DCRDR;                   \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Register            *\/$/;"	m	struct:__anon31
DCRSR	.\Template\libraries\CMSIS\core_cm4.h	/^  __O  uint32_t DCRSR;                   \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selector Register        *\/$/;"	m	struct:__anon31
DCTL	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t DCTL;                             \/*!< USB device control register                                 804h *\/$/;"	m	struct:__anon165
DCTL_CGINAK	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	467;"	d
DCTL_CGONAK	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	465;"	d
DCTL_GINS	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	470;"	d
DCTL_GONS	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	469;"	d
DCTL_POIF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	464;"	d
DCTL_RWKUP	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	472;"	d
DCTL_SD	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	471;"	d
DCTL_SGINAK	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	468;"	d
DCTL_SGONAK	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	466;"	d
DEMCR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t DEMCR;                   \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor Control Register *\/$/;"	m	struct:__anon31
DEP0CTL_CNAK	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	517;"	d
DEP0CTL_EPACT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	523;"	d
DEP0CTL_EPD	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	515;"	d
DEP0CTL_EPEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	514;"	d
DEP0CTL_EPTYPE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	521;"	d
DEP0CTL_MPL	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	524;"	d
DEP0CTL_NAKS	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	522;"	d
DEP0CTL_SNAK	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	516;"	d
DEP0CTL_STALL	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	519;"	d
DEP0_MPL	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	628;"	d
DEP1INT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t DEP1INT;                          \/*!< USB device endpoint 1 interrupt register                    838h *\/$/;"	m	struct:__anon165
DEP1INTEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t DEP1INTEN;                        \/*!< USB device endpoint 1 interrupt enable register             83Ch *\/$/;"	m	struct:__anon165
DEPCTL_CNAK	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	534;"	d
DEPCTL_DPID	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	541;"	d
DEPCTL_EOFRM	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	540;"	d
DEPCTL_EPACT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	542;"	d
DEPCTL_EPD	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	528;"	d
DEPCTL_EPEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	527;"	d
DEPCTL_EPTYPE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	538;"	d
DEPCTL_MPL	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	543;"	d
DEPCTL_NAKS	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	539;"	d
DEPCTL_SD0PID	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	532;"	d
DEPCTL_SD1PID	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	530;"	d
DEPCTL_SEVNFRM	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	531;"	d
DEPCTL_SNAK	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	533;"	d
DEPCTL_SODDFRM	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	529;"	d
DEPCTL_STALL	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	536;"	d
DEPLEN_PCNT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	575;"	d
DEPLEN_TLEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	576;"	d
DESC_LEN_CONFIG	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Include\custom_hid_core.h	44;"	d
DESC_LEN_REPORT	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Include\custom_hid_core.h	43;"	d
DESC_REQUEST_SENSE	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_scsi.h	69;"	d
DEVICE_ID	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_enum.h	91;"	d
DEVICE_ID1	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_enum.h	87;"	d
DEVICE_ID2	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_enum.h	88;"	d
DEVICE_ID3	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_enum.h	89;"	d
DEVICE_ID_LEN	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Include\printer_core.h	55;"	d
DEVICE_MODE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    DEVICE_MODE = 0U,                                                           \/*!< device mode *\/$/;"	e	enum:_usb_mode
DEVID	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t DEVID;                   \/*!< Offset: 0xFC8 (R\/ )  TPIU_DEVID *\/$/;"	m	struct:__anon28
DEVTYPE	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t DEVTYPE;                 \/*!< Offset: 0xFCC (R\/ )  TPIU_DEVTYPE *\/$/;"	m	struct:__anon28
DFIFO	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t     *DFIFO[USBFS_MAX_TX_FIFOS];$/;"	m	struct:_usb_regs
DFR	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t DFR;                     \/*!< Offset: 0x048 (R\/ )  Debug Feature Register                                *\/$/;"	m	struct:__anon22
DFSR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t DFSR;                    \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register                           *\/$/;"	m	struct:__anon22
DFU_ABORT	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    DFU_ABORT,$/;"	e	enum:__anon138
DFU_CLRSTATUS	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    DFU_CLRSTATUS,$/;"	e	enum:__anon138
DFU_DESC_TYPE	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	81;"	d
DFU_DETACH	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    DFU_DETACH = 0U,$/;"	e	enum:__anon138
DFU_DETACH_MASK	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	79;"	d
DFU_DNLOAD	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    DFU_DNLOAD,$/;"	e	enum:__anon138
DFU_GETSTATE	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    DFU_GETSTATE,$/;"	e	enum:__anon138
DFU_GETSTATUS	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    DFU_GETSTATUS,$/;"	e	enum:__anon138
DFU_REQ_MAX	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    DFU_REQ_MAX$/;"	e	enum:__anon138
DFU_UPLOAD	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    DFU_UPLOAD,$/;"	e	enum:__anon138
DHCSR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t DHCSR;                   \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and Status Register    *\/$/;"	m	struct:__anon31
DH_12BIT_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	42;"	d	file:
DH_8BIT_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	43;"	d	file:
DIAL_DIGITS	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	87;"	d
DIEP0CTL_TXFNUM	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	518;"	d
DIEP0LEN_PCNT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	563;"	d
DIEP0LEN_TLEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	564;"	d
DIEP0TFLEN_HNPTFLEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t DIEP0TFLEN_HNPTFLEN;              \/*!< USB device IN endpoint 0\/host non-periodic transmit FIFO length register 028h *\/$/;"	m	struct:__anon162
DIEP0TFLEN_IEP0TXFD	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	308;"	d
DIEP0TFLEN_IEP0TXRSAR	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	309;"	d
DIEP1INTEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t DIEP1INTEN;                       \/*!< USB device IN endpoint-1 interrupt enable register          844h *\/$/;"	m	struct:__anon165
DIEPCTL	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t DIEPCTL;                          \/*!< USB device IN endpoint control register         900h + (EpNum * 20h) + 00h *\/$/;"	m	struct:__anon166
DIEPCTL_TXFNUM	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	535;"	d
DIEPDMAADDR	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t DIEPDMAADDR;                      \/*!< Device IN endpoint-x DMA address register       900h + (EpNum * 20h) + 14h *\/$/;"	m	struct:__anon166
DIEPDMAADDR_DMAADDR	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	579;"	d
DIEPFEINTEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t DIEPFEINTEN;                      \/*!< USB Device IN endpoint FIFO empty interrupt enable register 834h *\/$/;"	m	struct:__anon165
DIEPFEINTEN_IEPTXFEIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	511;"	d
DIEPINTEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t DIEPINTEN;                        \/*!< USB device IN endpoint common interrupt enable register     810h *\/$/;"	m	struct:__anon165
DIEPINTEN_CITOEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	484;"	d
DIEPINTEN_EPDISEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	485;"	d
DIEPINTEN_EPTXFUDEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	483;"	d
DIEPINTEN_IEPNEEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	482;"	d
DIEPINTEN_NAKEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	480;"	d
DIEPINTEN_TFEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	486;"	d
DIEPINTEN_TXFEEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	481;"	d
DIEPINTF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t DIEPINTF;                         \/*!< USB device IN endpoint interrupt flag register  900h + (EpNum * 20h) + 08h *\/$/;"	m	struct:__anon166
DIEPINTF_CITO	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	550;"	d
DIEPINTF_EPDIS	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	551;"	d
DIEPINTF_EPTXFUD	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	549;"	d
DIEPINTF_IEPNE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	548;"	d
DIEPINTF_NAK	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	546;"	d
DIEPINTF_TF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	552;"	d
DIEPINTF_TXFE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	547;"	d
DIEPLEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t DIEPLEN;                          \/*!< USB device IN endpoint transfer length register 900h + (EpNum * 20h) + 10h *\/$/;"	m	struct:__anon166
DIEPLEN_MCNT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	574;"	d
DIEPTFLEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t DIEPTFLEN[15];                    \/*!< USB device IN endpoint transmit FIFO length register 104h *\/$/;"	m	struct:__anon162
DIEPTFLEN_IEPTXFD	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	335;"	d
DIEPTFLEN_IEPTXRSAR	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	336;"	d
DIEPTFSTAT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t DIEPTFSTAT;                       \/*!< USB device IN endpoint transmit FIFO status register 900h + (EpNum * 20h) + 18h *\/$/;"	m	struct:__anon166
DIEPTFSTAT_IEPTFS	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	585;"	d
DISABLE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^typedef enum {DISABLE = 0, ENABLE = !DISABLE} EventStatus, ControlStatus;$/;"	e	enum:__anon32
DISK_WRITE_PROTECTED	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_scsi.h	76;"	d
DMA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	43;"	d
DMA0_Channel0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^DMA0_Channel0_IRQHandler         $/;"	l
DMA0_Channel0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^DMA0_Channel0_IRQHandler         $/;"	l
DMA0_Channel0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^DMA0_Channel0_IRQHandler         $/;"	l
DMA0_Channel0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^DMA0_Channel0_IRQHandler$/;"	l
DMA0_Channel0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^DMA0_Channel0_IRQHandler$/;"	l
DMA0_Channel0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^DMA0_Channel0_IRQHandler$/;"	l
DMA0_Channel0_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    DMA0_Channel0_IRQn           = 11,     \/*!< DMA0 channel0 Interrupt                                  *\/$/;"	e	enum:IRQn
DMA0_Channel1_IRQHandler	.\Template\bsp\uart\bsp_uart.c	/^void DMA0_Channel1_IRQHandler()$/;"	f
DMA0_Channel1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^DMA0_Channel1_IRQHandler          $/;"	l
DMA0_Channel1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^DMA0_Channel1_IRQHandler          $/;"	l
DMA0_Channel1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^DMA0_Channel1_IRQHandler          $/;"	l
DMA0_Channel1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^DMA0_Channel1_IRQHandler          $/;"	l
DMA0_Channel1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^DMA0_Channel1_IRQHandler          $/;"	l
DMA0_Channel1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^DMA0_Channel1_IRQHandler          $/;"	l
DMA0_Channel1_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    DMA0_Channel1_IRQn           = 12,     \/*!< DMA0 channel1 Interrupt                                  *\/$/;"	e	enum:IRQn
DMA0_Channel2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^DMA0_Channel2_IRQHandler        $/;"	l
DMA0_Channel2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^DMA0_Channel2_IRQHandler        $/;"	l
DMA0_Channel2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^DMA0_Channel2_IRQHandler        $/;"	l
DMA0_Channel2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^DMA0_Channel2_IRQHandler          $/;"	l
DMA0_Channel2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^DMA0_Channel2_IRQHandler          $/;"	l
DMA0_Channel2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^DMA0_Channel2_IRQHandler          $/;"	l
DMA0_Channel2_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    DMA0_Channel2_IRQn           = 13,     \/*!< DMA0 channel2 interrupt                                  *\/$/;"	e	enum:IRQn
DMA0_Channel3_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^DMA0_Channel3_IRQHandler         $/;"	l
DMA0_Channel3_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^DMA0_Channel3_IRQHandler         $/;"	l
DMA0_Channel3_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^DMA0_Channel3_IRQHandler         $/;"	l
DMA0_Channel3_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^DMA0_Channel3_IRQHandler          $/;"	l
DMA0_Channel3_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^DMA0_Channel3_IRQHandler          $/;"	l
DMA0_Channel3_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^DMA0_Channel3_IRQHandler          $/;"	l
DMA0_Channel3_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    DMA0_Channel3_IRQn           = 14,     \/*!< DMA0 channel3 interrupt                                  *\/$/;"	e	enum:IRQn
DMA0_Channel4_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^DMA0_Channel4_IRQHandler          $/;"	l
DMA0_Channel4_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^DMA0_Channel4_IRQHandler          $/;"	l
DMA0_Channel4_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^DMA0_Channel4_IRQHandler          $/;"	l
DMA0_Channel4_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^DMA0_Channel4_IRQHandler          $/;"	l
DMA0_Channel4_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^DMA0_Channel4_IRQHandler          $/;"	l
DMA0_Channel4_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^DMA0_Channel4_IRQHandler          $/;"	l
DMA0_Channel4_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    DMA0_Channel4_IRQn           = 15,     \/*!< DMA0 channel4 interrupt                                  *\/$/;"	e	enum:IRQn
DMA0_Channel5_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^DMA0_Channel5_IRQHandler          $/;"	l
DMA0_Channel5_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^DMA0_Channel5_IRQHandler          $/;"	l
DMA0_Channel5_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^DMA0_Channel5_IRQHandler          $/;"	l
DMA0_Channel5_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^DMA0_Channel5_IRQHandler          $/;"	l
DMA0_Channel5_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^DMA0_Channel5_IRQHandler          $/;"	l
DMA0_Channel5_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^DMA0_Channel5_IRQHandler          $/;"	l
DMA0_Channel5_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    DMA0_Channel5_IRQn           = 16,     \/*!< DMA0 channel5 interrupt                                  *\/$/;"	e	enum:IRQn
DMA0_Channel6_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^DMA0_Channel6_IRQHandler          $/;"	l
DMA0_Channel6_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^DMA0_Channel6_IRQHandler          $/;"	l
DMA0_Channel6_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^DMA0_Channel6_IRQHandler          $/;"	l
DMA0_Channel6_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^DMA0_Channel6_IRQHandler          $/;"	l
DMA0_Channel6_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^DMA0_Channel6_IRQHandler          $/;"	l
DMA0_Channel6_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^DMA0_Channel6_IRQHandler          $/;"	l
DMA0_Channel6_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    DMA0_Channel6_IRQn           = 17,     \/*!< DMA0 channel6 interrupt                                  *\/$/;"	e	enum:IRQn
DMA0_Channel7_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^DMA0_Channel7_IRQHandler         $/;"	l
DMA0_Channel7_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^DMA0_Channel7_IRQHandler         $/;"	l
DMA0_Channel7_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^DMA0_Channel7_IRQHandler         $/;"	l
DMA0_Channel7_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^DMA0_Channel7_IRQHandler         $/;"	l
DMA0_Channel7_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^DMA0_Channel7_IRQHandler         $/;"	l
DMA0_Channel7_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^DMA0_Channel7_IRQHandler         $/;"	l
DMA0_Channel7_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    DMA0_Channel7_IRQn           = 47,     \/*!< DMA0 channel7 interrupt                                  *\/$/;"	e	enum:IRQn
DMA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	44;"	d
DMA1_Channel0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^DMA1_Channel0_IRQHandler          $/;"	l
DMA1_Channel0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^DMA1_Channel0_IRQHandler          $/;"	l
DMA1_Channel0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^DMA1_Channel0_IRQHandler          $/;"	l
DMA1_Channel0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^DMA1_Channel0_IRQHandler          $/;"	l
DMA1_Channel0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^DMA1_Channel0_IRQHandler          $/;"	l
DMA1_Channel0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^DMA1_Channel0_IRQHandler          $/;"	l
DMA1_Channel0_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    DMA1_Channel0_IRQn           = 56,     \/*!< DMA1 channel0 interrupt                                  *\/$/;"	e	enum:IRQn
DMA1_Channel1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^DMA1_Channel1_IRQHandler         $/;"	l
DMA1_Channel1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^DMA1_Channel1_IRQHandler         $/;"	l
DMA1_Channel1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^DMA1_Channel1_IRQHandler         $/;"	l
DMA1_Channel1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^DMA1_Channel1_IRQHandler          $/;"	l
DMA1_Channel1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^DMA1_Channel1_IRQHandler          $/;"	l
DMA1_Channel1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^DMA1_Channel1_IRQHandler          $/;"	l
DMA1_Channel1_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    DMA1_Channel1_IRQn           = 57,     \/*!< DMA1 channel1 interrupt                                  *\/$/;"	e	enum:IRQn
DMA1_Channel2_IRQHandler	.\Template\bsp\uart\bsp_uart.c	/^void DMA1_Channel2_IRQHandler()$/;"	f
DMA1_Channel2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^DMA1_Channel2_IRQHandler         $/;"	l
DMA1_Channel2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^DMA1_Channel2_IRQHandler         $/;"	l
DMA1_Channel2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^DMA1_Channel2_IRQHandler         $/;"	l
DMA1_Channel2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^DMA1_Channel2_IRQHandler         $/;"	l
DMA1_Channel2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^DMA1_Channel2_IRQHandler         $/;"	l
DMA1_Channel2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^DMA1_Channel2_IRQHandler         $/;"	l
DMA1_Channel2_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    DMA1_Channel2_IRQn           = 58,     \/*!< DMA1 channel2 interrupt                                  *\/$/;"	e	enum:IRQn
DMA1_Channel3_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^DMA1_Channel3_IRQHandler         $/;"	l
DMA1_Channel3_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^DMA1_Channel3_IRQHandler         $/;"	l
DMA1_Channel3_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^DMA1_Channel3_IRQHandler         $/;"	l
DMA1_Channel3_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^DMA1_Channel3_IRQHandler         $/;"	l
DMA1_Channel3_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^DMA1_Channel3_IRQHandler         $/;"	l
DMA1_Channel3_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^DMA1_Channel3_IRQHandler         $/;"	l
DMA1_Channel3_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    DMA1_Channel3_IRQn           = 59,     \/*!< DMA1 channel3 interrupt                                  *\/$/;"	e	enum:IRQn
DMA1_Channel4_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^DMA1_Channel4_IRQHandler          $/;"	l
DMA1_Channel4_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^DMA1_Channel4_IRQHandler          $/;"	l
DMA1_Channel4_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^DMA1_Channel4_IRQHandler          $/;"	l
DMA1_Channel4_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^DMA1_Channel4_IRQHandler          $/;"	l
DMA1_Channel4_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^DMA1_Channel4_IRQHandler          $/;"	l
DMA1_Channel4_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^DMA1_Channel4_IRQHandler          $/;"	l
DMA1_Channel4_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    DMA1_Channel4_IRQn           = 60,     \/*!< DMA1 channel4 interrupt                                  *\/$/;"	e	enum:IRQn
DMA1_Channel5_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^DMA1_Channel5_IRQHandler          $/;"	l
DMA1_Channel5_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^DMA1_Channel5_IRQHandler          $/;"	l
DMA1_Channel5_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^DMA1_Channel5_IRQHandler          $/;"	l
DMA1_Channel5_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^DMA1_Channel5_IRQHandler          $/;"	l
DMA1_Channel5_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^DMA1_Channel5_IRQHandler          $/;"	l
DMA1_Channel5_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^DMA1_Channel5_IRQHandler          $/;"	l
DMA1_Channel5_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    DMA1_Channel5_IRQn           = 68,     \/*!< DMA1 channel5 interrupt                                  *\/$/;"	e	enum:IRQn
DMA1_Channel6_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^DMA1_Channel6_IRQHandler          $/;"	l
DMA1_Channel6_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^DMA1_Channel6_IRQHandler          $/;"	l
DMA1_Channel6_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^DMA1_Channel6_IRQHandler          $/;"	l
DMA1_Channel6_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^DMA1_Channel6_IRQHandler          $/;"	l
DMA1_Channel6_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^DMA1_Channel6_IRQHandler          $/;"	l
DMA1_Channel6_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^DMA1_Channel6_IRQHandler          $/;"	l
DMA1_Channel6_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    DMA1_Channel6_IRQn           = 69,     \/*!< DMA1 channel6 interrupt                                  *\/$/;"	e	enum:IRQn
DMA1_Channel7_IRQHandler	.\Template\bsp\uart\bsp_uart.c	/^void DMA1_Channel7_IRQHandler()$/;"	f
DMA1_Channel7_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^DMA1_Channel7_IRQHandler          $/;"	l
DMA1_Channel7_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^DMA1_Channel7_IRQHandler          $/;"	l
DMA1_Channel7_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^DMA1_Channel7_IRQHandler          $/;"	l
DMA1_Channel7_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^DMA1_Channel7_IRQHandler          $/;"	l
DMA1_Channel7_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^DMA1_Channel7_IRQHandler          $/;"	l
DMA1_Channel7_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^DMA1_Channel7_IRQHandler          $/;"	l
DMA1_Channel7_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    DMA1_Channel7_IRQn           = 70,     \/*!< DMA1 channel7 interrupt                                  *\/$/;"	e	enum:IRQn
DMABUS_OPTION	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    DMABUS_OPTION                   = BIT(1),                                       \/*!< configure the DMA bus mode related parameters *\/$/;"	e	enum:__anon57
DMACFG_DMATA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	358;"	d
DMACFG_DMATC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	381;"	d
DMA_ARBITRATION_OPTION	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    DMA_ARBITRATION_OPTION          = BIT(3),                                       \/*!< configure the DMA arbitration related parameters *\/$/;"	e	enum:__anon57
DMA_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	344;"	d
DMA_BCTL_DPSL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1277;"	d
DMA_BCTL_MASK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1439;"	d
DMA_BCTL_PGBL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1283;"	d
DMA_BCTL_RTPR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1297;"	d
DMA_BCTL_RXDP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1307;"	d
DMA_CH0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    DMA_CH0 = 0,                                    \/*!< DMA Channel 0 *\/$/;"	e	enum:__anon46
DMA_CH0CNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	53;"	d
DMA_CH0CTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	52;"	d
DMA_CH0FCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	57;"	d
DMA_CH0M0ADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	55;"	d
DMA_CH0M1ADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	56;"	d
DMA_CH0PADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	54;"	d
DMA_CH1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    DMA_CH1,                                        \/*!< DMA Channel 1 *\/$/;"	e	enum:__anon46
DMA_CH1CNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	60;"	d
DMA_CH1CTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	59;"	d
DMA_CH1FCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	64;"	d
DMA_CH1M0ADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	62;"	d
DMA_CH1M1ADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	63;"	d
DMA_CH1PADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	61;"	d
DMA_CH2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    DMA_CH2,                                        \/*!< DMA Channel 2 *\/$/;"	e	enum:__anon46
DMA_CH2CNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	67;"	d
DMA_CH2CTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	66;"	d
DMA_CH2FCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	71;"	d
DMA_CH2M0ADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	69;"	d
DMA_CH2M1ADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	70;"	d
DMA_CH2PADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	68;"	d
DMA_CH3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    DMA_CH3,                                        \/*!< DMA Channel 3 *\/$/;"	e	enum:__anon46
DMA_CH3CNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	74;"	d
DMA_CH3CTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	73;"	d
DMA_CH3FCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	78;"	d
DMA_CH3M0ADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	76;"	d
DMA_CH3M1ADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	77;"	d
DMA_CH3PADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	75;"	d
DMA_CH4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    DMA_CH4,                                        \/*!< DMA Channel 4 *\/$/;"	e	enum:__anon46
DMA_CH4CNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	81;"	d
DMA_CH4CTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	80;"	d
DMA_CH4FCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	85;"	d
DMA_CH4M0ADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	83;"	d
DMA_CH4M1ADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	84;"	d
DMA_CH4PADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	82;"	d
DMA_CH5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    DMA_CH5,                                        \/*!< DMA Channel 5 *\/$/;"	e	enum:__anon46
DMA_CH5CNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	88;"	d
DMA_CH5CTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	87;"	d
DMA_CH5FCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	92;"	d
DMA_CH5M0ADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	90;"	d
DMA_CH5M1ADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	91;"	d
DMA_CH5PADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	89;"	d
DMA_CH6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    DMA_CH6,                                        \/*!< DMA Channel 6 *\/$/;"	e	enum:__anon46
DMA_CH6CNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	95;"	d
DMA_CH6CTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	94;"	d
DMA_CH6FCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	99;"	d
DMA_CH6M0ADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	97;"	d
DMA_CH6M1ADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	98;"	d
DMA_CH6PADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	96;"	d
DMA_CH7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    DMA_CH7                                         \/*!< DMA Channel 7 *\/$/;"	e	enum:__anon46
DMA_CH7CNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	102;"	d
DMA_CH7CTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	101;"	d
DMA_CH7FCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	106;"	d
DMA_CH7M0ADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	104;"	d
DMA_CH7M1ADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	105;"	d
DMA_CH7PADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	103;"	d
DMA_CHCNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	231;"	d
DMA_CHCNT_RESET_VALUE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	325;"	d
DMA_CHCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	230;"	d
DMA_CHCTL_RESET_VALUE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	324;"	d
DMA_CHFCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	235;"	d
DMA_CHFCTL_RESET_VALUE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	329;"	d
DMA_CHINTF_RESET_VALUE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	328;"	d
DMA_CHM0ADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	233;"	d
DMA_CHM1ADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	234;"	d
DMA_CHMADDR_RESET_VALUE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	327;"	d
DMA_CHPADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	232;"	d
DMA_CHPADDR_RESET_VALUE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	326;"	d
DMA_CHXCNT_CNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	145;"	d
DMA_CHXCTL_CHEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	124;"	d
DMA_CHXCTL_CMEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	131;"	d
DMA_CHXCTL_FTFIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	128;"	d
DMA_CHXCTL_HTFIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	127;"	d
DMA_CHXCTL_MBS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	139;"	d
DMA_CHXCTL_MBURST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	141;"	d
DMA_CHXCTL_MNAGA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	133;"	d
DMA_CHXCTL_MWIDTH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	135;"	d
DMA_CHXCTL_PAIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	136;"	d
DMA_CHXCTL_PBURST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	140;"	d
DMA_CHXCTL_PERIEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	142;"	d
DMA_CHXCTL_PNAGA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	132;"	d
DMA_CHXCTL_PRIO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	137;"	d
DMA_CHXCTL_PWIDTH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	134;"	d
DMA_CHXCTL_SBMEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	138;"	d
DMA_CHXCTL_SDEIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	125;"	d
DMA_CHXCTL_TAEIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	126;"	d
DMA_CHXCTL_TFCS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	129;"	d
DMA_CHXCTL_TM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	130;"	d
DMA_CHXFCTL_FCCV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	157;"	d
DMA_CHXFCTL_FCNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	159;"	d
DMA_CHXFCTL_FEEIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	160;"	d
DMA_CHXFCTL_MDMEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	158;"	d
DMA_CHXM0ADDR_M0ADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	151;"	d
DMA_CHXM1ADDR_M0ADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	154;"	d
DMA_CHXPADDR_PADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	148;"	d
DMA_CIRCULAR_MODE_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	300;"	d
DMA_CIRCULAR_MODE_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	299;"	d
DMA_CRBADDR_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	660;"	d
DMA_CRDADDR_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	659;"	d
DMA_CTBADDR_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	657;"	d
DMA_CTDADDR_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	656;"	d
DMA_CTL_MASK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1438;"	d
DMA_CTL_RTHC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1353;"	d
DMA_CTL_TTHC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1359;"	d
DMA_FIFO_1_WORD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	289;"	d
DMA_FIFO_2_WORD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	290;"	d
DMA_FIFO_3_WORD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	291;"	d
DMA_FIFO_4_WORD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	292;"	d
DMA_FIFO_STATUS_1_WORD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	317;"	d
DMA_FIFO_STATUS_2_WORD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	318;"	d
DMA_FIFO_STATUS_3_WORD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	319;"	d
DMA_FIFO_STATUS_EMPTY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	320;"	d
DMA_FIFO_STATUS_FULL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	321;"	d
DMA_FIFO_STATUS_NODATA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	316;"	d
DMA_FLAG_ADD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	227;"	d
DMA_FLAG_FEE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	340;"	d
DMA_FLAG_FTF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	344;"	d
DMA_FLAG_HTF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	343;"	d
DMA_FLAG_SDE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	341;"	d
DMA_FLAG_TAE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	342;"	d
DMA_FLOW_CONTROLLER_DMA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	303;"	d
DMA_FLOW_CONTROLLER_PERI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	304;"	d
DMA_INCR0	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	609;"	d
DMA_INCR1	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	610;"	d
DMA_INCR16	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	613;"	d
DMA_INCR4	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	611;"	d
DMA_INCR8	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	612;"	d
DMA_INTC0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	49;"	d
DMA_INTC1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	50;"	d
DMA_INTC_FEEIFC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	117;"	d
DMA_INTC_FTFIFC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	121;"	d
DMA_INTC_HTFIFC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	120;"	d
DMA_INTC_SDEIFC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	118;"	d
DMA_INTC_TAEIFC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	119;"	d
DMA_INTEN_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	654;"	d
DMA_INTF0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	47;"	d
DMA_INTF1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	48;"	d
DMA_INTF_FEEIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	110;"	d
DMA_INTF_FTFIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	114;"	d
DMA_INTF_HTFIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	113;"	d
DMA_INTF_SDEIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	111;"	d
DMA_INTF_TAEIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	112;"	d
DMA_INT_FLAG_FEE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	333;"	d
DMA_INT_FLAG_FTF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	337;"	d
DMA_INT_FLAG_HTF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	336;"	d
DMA_INT_FLAG_SDE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	334;"	d
DMA_INT_FLAG_TAE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	335;"	d
DMA_MAXBURST_OPTION	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    DMA_MAXBURST_OPTION             = BIT(2),                                       \/*!< configure the DMA max burst related parameters *\/$/;"	e	enum:__anon57
DMA_MEMORY_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	295;"	d
DMA_MEMORY_1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	296;"	d
DMA_MEMORY_BURST_16_BEAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	253;"	d
DMA_MEMORY_BURST_4_BEAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	251;"	d
DMA_MEMORY_BURST_8_BEAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	252;"	d
DMA_MEMORY_BURST_SINGLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	250;"	d
DMA_MEMORY_INCREASE_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	313;"	d
DMA_MEMORY_INCREASE_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	312;"	d
DMA_MEMORY_TO_MEMORY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	285;"	d
DMA_MEMORY_TO_PERIPH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	284;"	d
DMA_MEMORY_WIDTH_16BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	272;"	d
DMA_MEMORY_WIDTH_32BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	273;"	d
DMA_MEMORY_WIDTH_8BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	271;"	d
DMA_OPTION	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    DMA_OPTION                      = BIT(5),                                       \/*!< configure the DMA control related parameters *\/$/;"	e	enum:__anon57
DMA_PERIPH_0_SELECT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	239;"	d
DMA_PERIPH_1_SELECT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	240;"	d
DMA_PERIPH_2_SELECT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	241;"	d
DMA_PERIPH_3_SELECT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	242;"	d
DMA_PERIPH_4_SELECT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	243;"	d
DMA_PERIPH_5_SELECT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	244;"	d
DMA_PERIPH_6_SELECT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	245;"	d
DMA_PERIPH_7_SELECT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	246;"	d
DMA_PERIPH_BURST_16_BEAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	260;"	d
DMA_PERIPH_BURST_4_BEAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	258;"	d
DMA_PERIPH_BURST_8_BEAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	259;"	d
DMA_PERIPH_BURST_SINGLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	257;"	d
DMA_PERIPH_INCREASE_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	308;"	d
DMA_PERIPH_INCREASE_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	307;"	d
DMA_PERIPH_INCREASE_FIX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	309;"	d
DMA_PERIPH_TO_MEMORY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	283;"	d
DMA_PERIPH_WIDTH_16BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	278;"	d
DMA_PERIPH_WIDTH_32BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	279;"	d
DMA_PERIPH_WIDTH_8BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	277;"	d
DMA_PRIORITY_HIGH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	266;"	d
DMA_PRIORITY_LOW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	264;"	d
DMA_PRIORITY_MEDIUM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	265;"	d
DMA_PRIORITY_ULTRA_HIGH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	267;"	d
DMA_RDTADDR_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	658;"	d
DMA_RSWDC_WDCFRS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1399;"	d
DMA_STAT_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	653;"	d
DMA_SUBPERI0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    DMA_SUBPERI0 = 0,                               \/*!< DMA Peripheral 0 *\/$/;"	e	enum:__anon47
DMA_SUBPERI1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    DMA_SUBPERI1,                                   \/*!< DMA Peripheral 1 *\/$/;"	e	enum:__anon47
DMA_SUBPERI2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    DMA_SUBPERI2,                                   \/*!< DMA Peripheral 2 *\/$/;"	e	enum:__anon47
DMA_SUBPERI3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    DMA_SUBPERI3,                                   \/*!< DMA Peripheral 3 *\/$/;"	e	enum:__anon47
DMA_SUBPERI4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    DMA_SUBPERI4,                                   \/*!< DMA Peripheral 4 *\/$/;"	e	enum:__anon47
DMA_SUBPERI5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    DMA_SUBPERI5,                                   \/*!< DMA Peripheral 5 *\/$/;"	e	enum:__anon47
DMA_SUBPERI6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    DMA_SUBPERI6,                                   \/*!< DMA Peripheral 6 *\/$/;"	e	enum:__anon47
DMA_SUBPERI7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    DMA_SUBPERI7                                    \/*!< DMA Peripheral 7 *\/$/;"	e	enum:__anon47
DMA_TDTADDR_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	655;"	d
DOEP0CTL_SNOOP	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	520;"	d
DOEP0LEN_PCNT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	568;"	d
DOEP0LEN_STPCNT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	567;"	d
DOEP0LEN_TLEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	569;"	d
DOEP0_PCNT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	636;"	d
DOEP0_STPCNT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	637;"	d
DOEP0_TLEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	635;"	d
DOEP1INTEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t DOEP1INTEN;                       \/*!< USB device OUT endpoint-1 interrupt enable register         884h *\/$/;"	m	struct:__anon165
DOEPCTL	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t DOEPCTL;                          \/*!< USB device IN endpoint control register         B00h + (EpNum * 20h) + 00h *\/$/;"	m	struct:__anon167
DOEPCTL_SNOOP	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	537;"	d
DOEPDMAADDR	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t DOEPDMAADDR;                      \/*!< Device OUT endpoint-x DMA address register      B00h + (EpNum * 20h) + 0Ch *\/$/;"	m	struct:__anon167
DOEPDMAADDR_DMAADDR	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	582;"	d
DOEPINTEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t DOEPINTEN;                        \/*!< USB device OUT endpoint common interrupt enable register    814h *\/$/;"	m	struct:__anon165
DOEPINTEN_BTBSTPEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	490;"	d
DOEPINTEN_EPDISEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	493;"	d
DOEPINTEN_EPRXFOVREN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	491;"	d
DOEPINTEN_NYETEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	489;"	d
DOEPINTEN_STPFEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	492;"	d
DOEPINTEN_TFEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	494;"	d
DOEPINTF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t DOEPINTF;                         \/*!< USB device IN endpoint interrupt flag register  B00h + (EpNum * 20h) + 08h *\/$/;"	m	struct:__anon167
DOEPINTF_BTBSTP	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	556;"	d
DOEPINTF_EPDIS	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	559;"	d
DOEPINTF_EPRXFOVR	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	557;"	d
DOEPINTF_NYET	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	555;"	d
DOEPINTF_STPF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	558;"	d
DOEPINTF_TF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	560;"	d
DOEPLEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t DOEPLEN;                          \/*!< USB device IN endpoint transfer length register B00h + (EpNum * 20h) + 10h *\/$/;"	m	struct:__anon167
DOEPLEN_RXDPID	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	572;"	d
DOEPLEN_STPCNT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	573;"	d
DOWN_CHARGE	.\Template\bsp\airsac\bsp_airsac.h	/^		DOWN_CHARGE,$/;"	e	enum:__anon2
DO_Control	.\Template\bsp\moto\bsp_moto.c	/^void DO_Control(uint8_t dir, uint32_t speed)$/;"	f
DP83848	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	70;"	d
DPID	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    __IO uint32_t        DPID;$/;"	m	struct:_usb_pipe
DPID_DATA0	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	602;"	d
DPID_DATA1	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	603;"	d
DPID_DATA2	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	604;"	d
DPID_MDATA	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	605;"	d
DSTAT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t DSTAT;                            \/*!< USB device status register                                  808h *\/$/;"	m	struct:__anon165
DSTAT_EM_FS_PHY_30MHZ_60MHZ	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	598;"	d
DSTAT_EM_FS_PHY_48MHZ	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	600;"	d
DSTAT_EM_HS_PHY_30MHZ_60MHZ	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	597;"	d
DSTAT_EM_LS_PHY_6MHZ	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	599;"	d
DSTAT_ES	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	476;"	d
DSTAT_FNRSOF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	475;"	d
DSTAT_SPST	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	477;"	d
DSV_DSLPVS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1069;"	d
DTHRCTL	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t DTHRCTL;                          \/*!< device threshold control                                    830h *\/$/;"	m	struct:__anon165
DTS_DAY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	406;"	d
DTS_DOW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	412;"	d
DTS_MON	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	409;"	d
DVBUSDT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t DVBUSDT;                          \/*!< USB device VBUS discharge time register                     828h *\/$/;"	m	struct:__anon165
DVBUSDT_DVBUSDT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	505;"	d
DVBUSPT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t DVBUSPT;                          \/*!< USB device VBUS pulsing time register                       82Ch *\/$/;"	m	struct:__anon165
DVBUSPT_DVBUSPT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	508;"	d
DWBW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	146;"	d
DWT	.\Template\libraries\CMSIS\core_cm4.h	1405;"	d
DWT_BASE	.\Template\libraries\CMSIS\core_cm4.h	1393;"	d
DWT_CPICNT_CPICNT_Msk	.\Template\libraries\CMSIS\core_cm4.h	876;"	d
DWT_CPICNT_CPICNT_Pos	.\Template\libraries\CMSIS\core_cm4.h	875;"	d
DWT_CTRL_CPIEVTENA_Msk	.\Template\libraries\CMSIS\core_cm4.h	851;"	d
DWT_CTRL_CPIEVTENA_Pos	.\Template\libraries\CMSIS\core_cm4.h	850;"	d
DWT_CTRL_CYCCNTENA_Msk	.\Template\libraries\CMSIS\core_cm4.h	872;"	d
DWT_CTRL_CYCCNTENA_Pos	.\Template\libraries\CMSIS\core_cm4.h	871;"	d
DWT_CTRL_CYCEVTENA_Msk	.\Template\libraries\CMSIS\core_cm4.h	836;"	d
DWT_CTRL_CYCEVTENA_Pos	.\Template\libraries\CMSIS\core_cm4.h	835;"	d
DWT_CTRL_CYCTAP_Msk	.\Template\libraries\CMSIS\core_cm4.h	863;"	d
DWT_CTRL_CYCTAP_Pos	.\Template\libraries\CMSIS\core_cm4.h	862;"	d
DWT_CTRL_EXCEVTENA_Msk	.\Template\libraries\CMSIS\core_cm4.h	848;"	d
DWT_CTRL_EXCEVTENA_Pos	.\Template\libraries\CMSIS\core_cm4.h	847;"	d
DWT_CTRL_EXCTRCENA_Msk	.\Template\libraries\CMSIS\core_cm4.h	854;"	d
DWT_CTRL_EXCTRCENA_Pos	.\Template\libraries\CMSIS\core_cm4.h	853;"	d
DWT_CTRL_FOLDEVTENA_Msk	.\Template\libraries\CMSIS\core_cm4.h	839;"	d
DWT_CTRL_FOLDEVTENA_Pos	.\Template\libraries\CMSIS\core_cm4.h	838;"	d
DWT_CTRL_LSUEVTENA_Msk	.\Template\libraries\CMSIS\core_cm4.h	842;"	d
DWT_CTRL_LSUEVTENA_Pos	.\Template\libraries\CMSIS\core_cm4.h	841;"	d
DWT_CTRL_NOCYCCNT_Msk	.\Template\libraries\CMSIS\core_cm4.h	830;"	d
DWT_CTRL_NOCYCCNT_Pos	.\Template\libraries\CMSIS\core_cm4.h	829;"	d
DWT_CTRL_NOEXTTRIG_Msk	.\Template\libraries\CMSIS\core_cm4.h	827;"	d
DWT_CTRL_NOEXTTRIG_Pos	.\Template\libraries\CMSIS\core_cm4.h	826;"	d
DWT_CTRL_NOPRFCNT_Msk	.\Template\libraries\CMSIS\core_cm4.h	833;"	d
DWT_CTRL_NOPRFCNT_Pos	.\Template\libraries\CMSIS\core_cm4.h	832;"	d
DWT_CTRL_NOTRCPKT_Msk	.\Template\libraries\CMSIS\core_cm4.h	824;"	d
DWT_CTRL_NOTRCPKT_Pos	.\Template\libraries\CMSIS\core_cm4.h	823;"	d
DWT_CTRL_NUMCOMP_Msk	.\Template\libraries\CMSIS\core_cm4.h	821;"	d
DWT_CTRL_NUMCOMP_Pos	.\Template\libraries\CMSIS\core_cm4.h	820;"	d
DWT_CTRL_PCSAMPLENA_Msk	.\Template\libraries\CMSIS\core_cm4.h	857;"	d
DWT_CTRL_PCSAMPLENA_Pos	.\Template\libraries\CMSIS\core_cm4.h	856;"	d
DWT_CTRL_POSTINIT_Msk	.\Template\libraries\CMSIS\core_cm4.h	866;"	d
DWT_CTRL_POSTINIT_Pos	.\Template\libraries\CMSIS\core_cm4.h	865;"	d
DWT_CTRL_POSTPRESET_Msk	.\Template\libraries\CMSIS\core_cm4.h	869;"	d
DWT_CTRL_POSTPRESET_Pos	.\Template\libraries\CMSIS\core_cm4.h	868;"	d
DWT_CTRL_SLEEPEVTENA_Msk	.\Template\libraries\CMSIS\core_cm4.h	845;"	d
DWT_CTRL_SLEEPEVTENA_Pos	.\Template\libraries\CMSIS\core_cm4.h	844;"	d
DWT_CTRL_SYNCTAP_Msk	.\Template\libraries\CMSIS\core_cm4.h	860;"	d
DWT_CTRL_SYNCTAP_Pos	.\Template\libraries\CMSIS\core_cm4.h	859;"	d
DWT_EXCCNT_EXCCNT_Msk	.\Template\libraries\CMSIS\core_cm4.h	880;"	d
DWT_EXCCNT_EXCCNT_Pos	.\Template\libraries\CMSIS\core_cm4.h	879;"	d
DWT_FOLDCNT_FOLDCNT_Msk	.\Template\libraries\CMSIS\core_cm4.h	892;"	d
DWT_FOLDCNT_FOLDCNT_Pos	.\Template\libraries\CMSIS\core_cm4.h	891;"	d
DWT_FUNCTION_CYCMATCH_Msk	.\Template\libraries\CMSIS\core_cm4.h	918;"	d
DWT_FUNCTION_CYCMATCH_Pos	.\Template\libraries\CMSIS\core_cm4.h	917;"	d
DWT_FUNCTION_DATAVADDR0_Msk	.\Template\libraries\CMSIS\core_cm4.h	906;"	d
DWT_FUNCTION_DATAVADDR0_Pos	.\Template\libraries\CMSIS\core_cm4.h	905;"	d
DWT_FUNCTION_DATAVADDR1_Msk	.\Template\libraries\CMSIS\core_cm4.h	903;"	d
DWT_FUNCTION_DATAVADDR1_Pos	.\Template\libraries\CMSIS\core_cm4.h	902;"	d
DWT_FUNCTION_DATAVMATCH_Msk	.\Template\libraries\CMSIS\core_cm4.h	915;"	d
DWT_FUNCTION_DATAVMATCH_Pos	.\Template\libraries\CMSIS\core_cm4.h	914;"	d
DWT_FUNCTION_DATAVSIZE_Msk	.\Template\libraries\CMSIS\core_cm4.h	909;"	d
DWT_FUNCTION_DATAVSIZE_Pos	.\Template\libraries\CMSIS\core_cm4.h	908;"	d
DWT_FUNCTION_EMITRANGE_Msk	.\Template\libraries\CMSIS\core_cm4.h	921;"	d
DWT_FUNCTION_EMITRANGE_Pos	.\Template\libraries\CMSIS\core_cm4.h	920;"	d
DWT_FUNCTION_FUNCTION_Msk	.\Template\libraries\CMSIS\core_cm4.h	924;"	d
DWT_FUNCTION_FUNCTION_Pos	.\Template\libraries\CMSIS\core_cm4.h	923;"	d
DWT_FUNCTION_LNK1ENA_Msk	.\Template\libraries\CMSIS\core_cm4.h	912;"	d
DWT_FUNCTION_LNK1ENA_Pos	.\Template\libraries\CMSIS\core_cm4.h	911;"	d
DWT_FUNCTION_MATCHED_Msk	.\Template\libraries\CMSIS\core_cm4.h	900;"	d
DWT_FUNCTION_MATCHED_Pos	.\Template\libraries\CMSIS\core_cm4.h	899;"	d
DWT_LSUCNT_LSUCNT_Msk	.\Template\libraries\CMSIS\core_cm4.h	888;"	d
DWT_LSUCNT_LSUCNT_Pos	.\Template\libraries\CMSIS\core_cm4.h	887;"	d
DWT_MASK_MASK_Msk	.\Template\libraries\CMSIS\core_cm4.h	896;"	d
DWT_MASK_MASK_Pos	.\Template\libraries\CMSIS\core_cm4.h	895;"	d
DWT_SLEEPCNT_SLEEPCNT_Msk	.\Template\libraries\CMSIS\core_cm4.h	884;"	d
DWT_SLEEPCNT_SLEEPCNT_Pos	.\Template\libraries\CMSIS\core_cm4.h	883;"	d
DWT_Type	.\Template\libraries\CMSIS\core_cm4.h	/^} DWT_Type;$/;"	t	typeref:struct:__anon27
DeadBand	.\Template\bsp\PID\PID_base.h	/^    int16_t DeadBand;			  \/\/$/;"	m	struct:_PID_TypeDef
DebugMon_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\GCC\startup_gd32f4xx.s	/^DebugMon_Handler:$/;"	l
DebugMon_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^DebugMon_Handler$/;"	l
DebugMon_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^DebugMon_Handler$/;"	l
DebugMon_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^DebugMon_Handler$/;"	l
DebugMonitor_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    DebugMonitor_IRQn            = -4,     \/*!< 12 cortex-M4 debug monitor interrupt                     *\/$/;"	e	enum:IRQn
Default_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^Default_Handler PROC$/;"	l
Default_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^Default_Handler PROC$/;"	l
Default_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^Default_Handler PROC$/;"	l
Default_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\GCC\startup_gd32f4xx.s	/^Default_Handler:$/;"	l
ENABLE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^typedef enum {DISABLE = 0, ENABLE = !DISABLE} EventStatus, ControlStatus;$/;"	e	enum:__anon32
ENABLE_SWITCH_DMA_ADC	.\Template\bsp\bsp_switch\bsp_switch.h	30;"	d
ENABLE_USART_DMA	.\Template\bsp\uart\bsp_uart.h	102;"	d
ENCODER_A_EXIT_IRQn	.\Template\bsp\moto\bsp_encoder.h	30;"	d
ENCODER_A_EXTI_LINE	.\Template\bsp\moto\bsp_encoder.h	45;"	d
ENCODER_A_EXTI_PIN_SOURCE	.\Template\bsp\moto\bsp_encoder.h	40;"	d
ENCODER_A_EXTI_PORT_SOURCE	.\Template\bsp\moto\bsp_encoder.h	35;"	d
ENCODER_B_EXIT_IRQn	.\Template\bsp\moto\bsp_encoder.h	31;"	d
ENCODER_B_EXTI_LINE	.\Template\bsp\moto\bsp_encoder.h	46;"	d
ENCODER_B_EXTI_PIN_SOURCE	.\Template\bsp\moto\bsp_encoder.h	41;"	d
ENCODER_B_EXTI_PORT_SOURCE	.\Template\bsp\moto\bsp_encoder.h	36;"	d
ENCODER_C_EXIT_IRQn	.\Template\bsp\moto\bsp_encoder.h	32;"	d
ENCODER_C_EXTI_LINE	.\Template\bsp\moto\bsp_encoder.h	47;"	d
ENCODER_C_EXTI_PIN_SOURCE	.\Template\bsp\moto\bsp_encoder.h	42;"	d
ENCODER_C_EXTI_PORT_SOURCE	.\Template\bsp\moto\bsp_encoder.h	37;"	d
ENCODER_D_EXIT_IRQn	.\Template\bsp\moto\bsp_encoder.h	33;"	d
ENCODER_D_EXTI_LINE	.\Template\bsp\moto\bsp_encoder.h	48;"	d
ENCODER_D_EXTI_PIN_SOURCE	.\Template\bsp\moto\bsp_encoder.h	43;"	d
ENCODER_D_EXTI_PORT_SOURCE	.\Template\bsp\moto\bsp_encoder.h	38;"	d
ENCODER_TIMER	.\Template\bsp\moto\bsp_encoder.h	7;"	d
ENCODER_TIMER_IRQ	.\Template\bsp\moto\bsp_encoder.h	8;"	d
ENCODER_TIMER_RCU	.\Template\bsp\moto\bsp_encoder.h	6;"	d
ENET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	119;"	d
ENET_100M_FULLDUPLEX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_100M_FULLDUPLEX            = (ENET_MAC_CFG_SPD | ENET_MAC_CFG_DPM),        \/*!< 100Mbit\/s, full-duplex *\/$/;"	e	enum:__anon58
ENET_100M_HALFDUPLEX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_100M_HALFDUPLEX            = ENET_MAC_CFG_SPD ,                            \/*!< 100Mbit\/s, half-duplex *\/$/;"	e	enum:__anon58
ENET_10M_FULLDUPLEX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_10M_FULLDUPLEX             = ENET_MAC_CFG_DPM,                             \/*!< 10Mbit\/s, full-duplex *\/$/;"	e	enum:__anon58
ENET_10M_HALFDUPLEX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_10M_HALFDUPLEX             = (uint32_t)0x00000000U,                        \/*!< 10Mbit\/s, half-duplex *\/$/;"	e	enum:__anon58
ENET_ACTIVE_THRESHOLD_1024BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1212;"	d
ENET_ACTIVE_THRESHOLD_1280BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1213;"	d
ENET_ACTIVE_THRESHOLD_1536BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1214;"	d
ENET_ACTIVE_THRESHOLD_1792BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1215;"	d
ENET_ACTIVE_THRESHOLD_256BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1209;"	d
ENET_ACTIVE_THRESHOLD_512BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1210;"	d
ENET_ACTIVE_THRESHOLD_768BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1211;"	d
ENET_ADDRESS_ALIGN_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1325;"	d
ENET_ADDRESS_ALIGN_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1324;"	d
ENET_ADDRESS_FILTER_DA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1205;"	d
ENET_ADDRESS_FILTER_SA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1204;"	d
ENET_ADDRESS_MASK_BYTE0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1197;"	d
ENET_ADDRESS_MASK_BYTE1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1198;"	d
ENET_ADDRESS_MASK_BYTE2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1199;"	d
ENET_ADDRESS_MASK_BYTE3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1200;"	d
ENET_ADDRESS_MASK_BYTE4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1201;"	d
ENET_ADDRESS_MASK_BYTE5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1202;"	d
ENET_ADDRH_BASE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	630;"	d
ENET_ADDRL_BASE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	631;"	d
ENET_ALL_RX_TIMESTAMP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1234;"	d
ENET_ALL_TYPE_MESSAGES_SNAPSHOT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_ALL_TYPE_MESSAGES_SNAPSHOT   = ENET_PTP_TSCTL_ETMSEN,                      \/*!< all type messages are taken snapshot except announce, management and signaling message *\/$/;"	e	enum:__anon68
ENET_ARBITRATION_RXPRIORTX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1302;"	d
ENET_ARBITRATION_RXTX_1_1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1298;"	d
ENET_ARBITRATION_RXTX_2_1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1299;"	d
ENET_ARBITRATION_RXTX_3_1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1300;"	d
ENET_ARBITRATION_RXTX_4_1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1301;"	d
ENET_AUTOCHECKSUM_ACCEPT_FAILFRAMES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_AUTOCHECKSUM_ACCEPT_FAILFRAMES = (ENET_MAC_CFG_IPFCO|ENET_DMA_CTL_DTCERFD) \/*!< enable IP frame checksum function, and the received frame$/;"	e	enum:__anon59
ENET_AUTOCHECKSUM_DROP_FAILFRAMES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_AUTOCHECKSUM_DROP_FAILFRAMES   = ENET_MAC_CFG_IPFCO,                       \/*!< enable IP frame checksum function *\/$/;"	e	enum:__anon59
ENET_AUTO_NEGOTIATION	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_AUTO_NEGOTIATION           = 0x01U,                                        \/*!< PHY auto negotiation *\/$/;"	e	enum:__anon58
ENET_AUTO_PADCRC_DROP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1066;"	d
ENET_AUTO_PADCRC_DROP_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1065;"	d
ENET_AUTO_PADCRC_DROP_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1064;"	d
ENET_BACKOFFLIMIT_1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1021;"	d
ENET_BACKOFFLIMIT_10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1018;"	d
ENET_BACKOFFLIMIT_4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1020;"	d
ENET_BACKOFFLIMIT_8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1019;"	d
ENET_BACK_PRESSURE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1149;"	d
ENET_BACK_PRESSURE_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1148;"	d
ENET_BACK_PRESSURE_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1147;"	d
ENET_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	345;"	d
ENET_BIT_POS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	622;"	d
ENET_BROADCASTFRAMES_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1088;"	d
ENET_BROADCASTFRAMES_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1087;"	d
ENET_BROADCAST_FRAMES_DROP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_BROADCAST_FRAMES_DROP      = ENET_MAC_FRMF_BFRMD                           \/*!< the address filters filter all incoming broadcast frames *\/$/;"	e	enum:__anon60
ENET_BROADCAST_FRAMES_PASS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_BROADCAST_FRAMES_PASS      = (uint32_t)0x00000000U,                        \/*!< the address filters pass all received broadcast frames *\/$/;"	e	enum:__anon60
ENET_CARRIERSENSE_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1044;"	d
ENET_CARRIERSENSE_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1043;"	d
ENET_CHECKSUMOFFLOAD_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1059;"	d
ENET_CHECKSUMOFFLOAD_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1058;"	d
ENET_CHECKSUM_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1406;"	d
ENET_CHECKSUM_IPV4HEADER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1407;"	d
ENET_CHECKSUM_TCPUDPICMP_FULL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1409;"	d
ENET_CHECKSUM_TCPUDPICMP_SEGMENT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1408;"	d
ENET_CKNT_BOUNDARY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_CKNT_BOUNDARY                = PTP_TSCTL_CKNT(1),                          \/*!< type of boundary clock node type for timestamp *\/$/;"	e	enum:__anon68
ENET_CKNT_END_TO_END	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_CKNT_END_TO_END              = PTP_TSCTL_CKNT(2),                          \/*!< type of end-to-end transparent clock node type for timestamp *\/$/;"	e	enum:__anon68
ENET_CKNT_ORDINARY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_CKNT_ORDINARY                = PTP_TSCTL_CKNT(0),                          \/*!< type of ordinary clock node type for timestamp *\/$/;"	e	enum:__anon68
ENET_CKNT_PEER_TO_PEER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_CKNT_PEER_TO_PEER            = PTP_TSCTL_CKNT(3),                          \/*!< type of peer-to-peer transparent clock node type for timestamp *\/$/;"	e	enum:__anon68
ENET_DEACTIVE_THRESHOLD_1024BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1221;"	d
ENET_DEACTIVE_THRESHOLD_1280BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1222;"	d
ENET_DEACTIVE_THRESHOLD_1536BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1223;"	d
ENET_DEACTIVE_THRESHOLD_1792BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1224;"	d
ENET_DEACTIVE_THRESHOLD_256BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1218;"	d
ENET_DEACTIVE_THRESHOLD_512BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1219;"	d
ENET_DEACTIVE_THRESHOLD_768BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1220;"	d
ENET_DEFERRALCHECK_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1069;"	d
ENET_DEFERRALCHECK_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1068;"	d
ENET_DELAY_TO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1457;"	d
ENET_DEST_FILTER_INVERSE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1092;"	d
ENET_DEST_FILTER_INVERSE_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1091;"	d
ENET_DEST_FILTER_INVERSE_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1090;"	d
ENET_DMA_BCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	169;"	d
ENET_DMA_BCTL_AA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	430;"	d
ENET_DMA_BCTL_DAB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	421;"	d
ENET_DMA_BCTL_DFM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	423;"	d
ENET_DMA_BCTL_DPSL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	422;"	d
ENET_DMA_BCTL_FB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	426;"	d
ENET_DMA_BCTL_FPBL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	429;"	d
ENET_DMA_BCTL_MB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	431;"	d
ENET_DMA_BCTL_PGBL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	424;"	d
ENET_DMA_BCTL_RTPR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	425;"	d
ENET_DMA_BCTL_RXDP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	427;"	d
ENET_DMA_BCTL_SWR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	420;"	d
ENET_DMA_BCTL_UIP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	428;"	d
ENET_DMA_CRBADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	182;"	d
ENET_DMA_CRBADDR_RBAP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	516;"	d
ENET_DMA_CRDADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	180;"	d
ENET_DMA_CRDADDR_RDAP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	510;"	d
ENET_DMA_CTBADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	181;"	d
ENET_DMA_CTBADDR_TBAP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	513;"	d
ENET_DMA_CTDADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	179;"	d
ENET_DMA_CTDADDR_TDAP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	507;"	d
ENET_DMA_CTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	175;"	d
ENET_DMA_CTL_DAFRF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	478;"	d
ENET_DMA_CTL_DTCERFD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	480;"	d
ENET_DMA_CTL_FERF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	473;"	d
ENET_DMA_CTL_FTF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	476;"	d
ENET_DMA_CTL_FUF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	472;"	d
ENET_DMA_CTL_OSF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	470;"	d
ENET_DMA_CTL_RSFD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	479;"	d
ENET_DMA_CTL_RTHC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	471;"	d
ENET_DMA_CTL_SRE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	469;"	d
ENET_DMA_CTL_STE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	474;"	d
ENET_DMA_CTL_TSFD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	477;"	d
ENET_DMA_CTL_TTHC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	475;"	d
ENET_DMA_FLAG_AI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_AI                = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 15U),    \/*!< abnormal interrupt summary flag *\/$/;"	e	enum:__anon50
ENET_DMA_FLAG_AI_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_AI_CLR            = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 15U),    \/*!< abnormal interrupt summary flag *\/$/;"	e	enum:__anon51
ENET_DMA_FLAG_EB_ACCESS_ERROR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_EB_ACCESS_ERROR   = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 25U),    \/*!< error during data buffer\/descriptor access flag *\/$/;"	e	enum:__anon50
ENET_DMA_FLAG_EB_DMA_ERROR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_EB_DMA_ERROR      = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 23U),    \/*!< error during data transfer by RxDMA\/TxDMA flag *\/$/;"	e	enum:__anon50
ENET_DMA_FLAG_EB_TRANSFER_ERROR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_EB_TRANSFER_ERROR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 24U),    \/*!< error during write\/read transfer flag *\/$/;"	e	enum:__anon50
ENET_DMA_FLAG_ER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_ER                = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 14U),    \/*!< early receive status flag *\/$/;"	e	enum:__anon50
ENET_DMA_FLAG_ER_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_ER_CLR            = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 14U),    \/*!< early receive status flag *\/$/;"	e	enum:__anon51
ENET_DMA_FLAG_ET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_ET                = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 10U),    \/*!< early transmit status flag *\/$/;"	e	enum:__anon50
ENET_DMA_FLAG_ET_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_ET_CLR            = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 10U),    \/*!< early transmit status flag *\/$/;"	e	enum:__anon51
ENET_DMA_FLAG_FBE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_FBE               = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 13U),    \/*!< fatal bus error status flag *\/$/;"	e	enum:__anon50
ENET_DMA_FLAG_FBE_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_FBE_CLR           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 13U),    \/*!< fatal bus error status flag *\/$/;"	e	enum:__anon51
ENET_DMA_FLAG_MSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_MSC               = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 27U),    \/*!< MSC status flag *\/$/;"	e	enum:__anon50
ENET_DMA_FLAG_NI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_NI                = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 16U),    \/*!< normal interrupt summary flag *\/$/;"	e	enum:__anon50
ENET_DMA_FLAG_NI_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_NI_CLR            = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 16U),    \/*!< normal interrupt summary flag *\/                       $/;"	e	enum:__anon51
ENET_DMA_FLAG_RBU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_RBU               = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 7U),     \/*!< receive buffer unavailable status flag *\/$/;"	e	enum:__anon50
ENET_DMA_FLAG_RBU_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_RBU_CLR           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 7U),     \/*!< receive buffer unavailable status flag *\/$/;"	e	enum:__anon51
ENET_DMA_FLAG_RO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_RO                = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 4U),     \/*!< receive overflow status flag *\/$/;"	e	enum:__anon50
ENET_DMA_FLAG_RO_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_RO_CLR            = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 4U),     \/*!< receive overflow status flag *\/$/;"	e	enum:__anon51
ENET_DMA_FLAG_RPS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_RPS               = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 8U),     \/*!< receive process stopped status flag *\/$/;"	e	enum:__anon50
ENET_DMA_FLAG_RPS_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_RPS_CLR           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 8U),     \/*!< receive process stopped status flag *\/$/;"	e	enum:__anon51
ENET_DMA_FLAG_RS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_RS                = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 6U),     \/*!< receive status flag *\/$/;"	e	enum:__anon50
ENET_DMA_FLAG_RS_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_RS_CLR            = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 6U),     \/*!< receive status flag *\/$/;"	e	enum:__anon51
ENET_DMA_FLAG_RWT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_RWT               = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 9U),     \/*!< receive watchdog timeout status flag *\/$/;"	e	enum:__anon50
ENET_DMA_FLAG_RWT_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_RWT_CLR           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 9U),     \/*!< receive watchdog timeout status flag *\/$/;"	e	enum:__anon51
ENET_DMA_FLAG_TBU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_TBU               = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 2U),     \/*!< transmit buffer unavailable status flag *\/$/;"	e	enum:__anon50
ENET_DMA_FLAG_TBU_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_TBU_CLR           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 2U),     \/*!< transmit buffer unavailable status flag *\/$/;"	e	enum:__anon51
ENET_DMA_FLAG_TJT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_TJT               = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 3U),     \/*!< transmit jabber timeout status flag *\/$/;"	e	enum:__anon50
ENET_DMA_FLAG_TJT_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_TJT_CLR           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 3U),     \/*!< transmit jabber timeout status flag *\/$/;"	e	enum:__anon51
ENET_DMA_FLAG_TPS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_TPS               = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 1U),     \/*!< transmit process stopped status flag *\/$/;"	e	enum:__anon50
ENET_DMA_FLAG_TPS_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_TPS_CLR           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 1U),     \/*!< transmit process stopped status flag *\/$/;"	e	enum:__anon51
ENET_DMA_FLAG_TS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_TS                = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 0U),     \/*!< transmit status flag *\/$/;"	e	enum:__anon50
ENET_DMA_FLAG_TST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_TST               = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 29U),    \/*!< timestamp trigger status flag *\/                        $/;"	e	enum:__anon50
ENET_DMA_FLAG_TS_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_TS_CLR            = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 0U),     \/*!< transmit status flag *\/$/;"	e	enum:__anon51
ENET_DMA_FLAG_TU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_TU                = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 5U),     \/*!< transmit underflow status flag *\/$/;"	e	enum:__anon50
ENET_DMA_FLAG_TU_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_TU_CLR            = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 5U),     \/*!< transmit underflow status flag *\/$/;"	e	enum:__anon51
ENET_DMA_FLAG_WUM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_FLAG_WUM               = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 28U),    \/*!< WUM status flag *\/$/;"	e	enum:__anon50
ENET_DMA_INTEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	176;"	d
ENET_DMA_INTEN_AIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	496;"	d
ENET_DMA_INTEN_ERIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	495;"	d
ENET_DMA_INTEN_ETIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	493;"	d
ENET_DMA_INTEN_FBEIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	494;"	d
ENET_DMA_INTEN_NIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	497;"	d
ENET_DMA_INTEN_RBUIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	490;"	d
ENET_DMA_INTEN_RIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	489;"	d
ENET_DMA_INTEN_ROIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	487;"	d
ENET_DMA_INTEN_RPSIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	491;"	d
ENET_DMA_INTEN_RWTIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	492;"	d
ENET_DMA_INTEN_TBUIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	485;"	d
ENET_DMA_INTEN_TIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	483;"	d
ENET_DMA_INTEN_TJTIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	486;"	d
ENET_DMA_INTEN_TPSIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	484;"	d
ENET_DMA_INTEN_TUIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	488;"	d
ENET_DMA_INT_AIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_AIE                = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 15U),   \/*!< abnormal interrupt summary enable *\/$/;"	e	enum:__anon52
ENET_DMA_INT_ERIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_ERIE               = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 14U),   \/*!< early receive interrupt enable *\/$/;"	e	enum:__anon52
ENET_DMA_INT_ETIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_ETIE               = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 10U),   \/*!< early transmit interrupt enable *\/$/;"	e	enum:__anon52
ENET_DMA_INT_FBEIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FBEIE              = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 13U),   \/*!< fatal bus error interrupt enable *\/$/;"	e	enum:__anon52
ENET_DMA_INT_FLAG_AI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_AI            = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 15U),    \/*!< abnormal interrupt summary flag *\/$/;"	e	enum:__anon53
ENET_DMA_INT_FLAG_AI_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_AI_CLR        = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 15U),    \/*!< abnormal interrupt summary flag *\/$/;"	e	enum:__anon54
ENET_DMA_INT_FLAG_ER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_ER            = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 14U),    \/*!< early receive status flag *\/$/;"	e	enum:__anon53
ENET_DMA_INT_FLAG_ER_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_ER_CLR        = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 14U),    \/*!< early receive status flag *\/$/;"	e	enum:__anon54
ENET_DMA_INT_FLAG_ET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_ET            = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 10U),    \/*!< early transmit status flag *\/$/;"	e	enum:__anon53
ENET_DMA_INT_FLAG_ET_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_ET_CLR        = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 10U),    \/*!< early transmit status flag *\/$/;"	e	enum:__anon54
ENET_DMA_INT_FLAG_FBE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_FBE           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 13U),    \/*!< fatal bus error status flag *\/$/;"	e	enum:__anon53
ENET_DMA_INT_FLAG_FBE_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_FBE_CLR       = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 13U),    \/*!< fatal bus error status flag *\/$/;"	e	enum:__anon54
ENET_DMA_INT_FLAG_MSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_MSC           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 27U),    \/*!< MSC status flag *\/$/;"	e	enum:__anon53
ENET_DMA_INT_FLAG_NI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_NI            = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 16U),    \/*!< normal interrupt summary flag *\/$/;"	e	enum:__anon53
ENET_DMA_INT_FLAG_NI_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_NI_CLR        = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 16U),    \/*!< normal interrupt summary flag *\/$/;"	e	enum:__anon54
ENET_DMA_INT_FLAG_RBU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_RBU           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 7U),     \/*!< receive buffer unavailable status flag *\/$/;"	e	enum:__anon53
ENET_DMA_INT_FLAG_RBU_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_RBU_CLR       = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 7U),     \/*!< receive buffer unavailable status flag *\/$/;"	e	enum:__anon54
ENET_DMA_INT_FLAG_RO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_RO            = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 4U),     \/*!< receive overflow status flag *\/$/;"	e	enum:__anon53
ENET_DMA_INT_FLAG_RO_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_RO_CLR        = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 4U),     \/*!< receive overflow status flag *\/$/;"	e	enum:__anon54
ENET_DMA_INT_FLAG_RPS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_RPS           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 8U),     \/*!< receive process stopped status flag *\/$/;"	e	enum:__anon53
ENET_DMA_INT_FLAG_RPS_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_RPS_CLR       = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 8U),     \/*!< receive process stopped status flag *\/$/;"	e	enum:__anon54
ENET_DMA_INT_FLAG_RS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_RS            = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 6U),     \/*!< receive status flag *\/$/;"	e	enum:__anon53
ENET_DMA_INT_FLAG_RS_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_RS_CLR        = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 6U),     \/*!< receive status flag *\/$/;"	e	enum:__anon54
ENET_DMA_INT_FLAG_RWT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_RWT           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 9U),     \/*!< receive watchdog timeout status flag *\/$/;"	e	enum:__anon53
ENET_DMA_INT_FLAG_RWT_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_RWT_CLR       = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 9U),     \/*!< receive watchdog timeout status flag *\/$/;"	e	enum:__anon54
ENET_DMA_INT_FLAG_TBU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_TBU           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 2U),     \/*!< transmit buffer unavailable status flag *\/$/;"	e	enum:__anon53
ENET_DMA_INT_FLAG_TBU_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_TBU_CLR       = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 2U),     \/*!< transmit buffer unavailable status flag *\/$/;"	e	enum:__anon54
ENET_DMA_INT_FLAG_TJT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_TJT           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 3U),     \/*!< transmit jabber timeout status flag *\/$/;"	e	enum:__anon53
ENET_DMA_INT_FLAG_TJT_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_TJT_CLR       = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 3U),     \/*!< transmit jabber timeout status flag *\/$/;"	e	enum:__anon54
ENET_DMA_INT_FLAG_TPS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_TPS           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 1U),     \/*!< transmit process stopped status flag *\/$/;"	e	enum:__anon53
ENET_DMA_INT_FLAG_TPS_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_TPS_CLR       = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 1U),     \/*!< transmit process stopped status flag *\/$/;"	e	enum:__anon54
ENET_DMA_INT_FLAG_TS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_TS            = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 0U),     \/*!< transmit status flag *\/$/;"	e	enum:__anon53
ENET_DMA_INT_FLAG_TST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_TST           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 29U),    \/*!< timestamp trigger status flag *\/ $/;"	e	enum:__anon53
ENET_DMA_INT_FLAG_TS_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_TS_CLR        = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 0U),     \/*!< transmit status flag *\/$/;"	e	enum:__anon54
ENET_DMA_INT_FLAG_TU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_TU            = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 5U),     \/*!< transmit underflow status flag *\/$/;"	e	enum:__anon53
ENET_DMA_INT_FLAG_TU_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_TU_CLR        = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 5U),     \/*!< transmit underflow status flag *\/$/;"	e	enum:__anon54
ENET_DMA_INT_FLAG_WUM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_WUM           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 28U),    \/*!< WUM status flag *\/$/;"	e	enum:__anon53
ENET_DMA_INT_NIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_NIE                = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 16U),   \/*!< normal interrupt summary enable *\/$/;"	e	enum:__anon52
ENET_DMA_INT_RBUIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_RBUIE              = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 7U),    \/*!< receive buffer unavailable interrupt enable *\/$/;"	e	enum:__anon52
ENET_DMA_INT_RIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_RIE                = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 6U),    \/*!< receive interrupt enable *\/$/;"	e	enum:__anon52
ENET_DMA_INT_ROIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_ROIE               = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 4U),    \/*!< receive overflow interrupt enable *\/$/;"	e	enum:__anon52
ENET_DMA_INT_RPSIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_RPSIE              = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 8U),    \/*!< receive process stopped interrupt enable *\/$/;"	e	enum:__anon52
ENET_DMA_INT_RWTIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_RWTIE              = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 9U),    \/*!< receive watchdog timeout interrupt enable *\/$/;"	e	enum:__anon52
ENET_DMA_INT_TBUIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_TBUIE              = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 2U),    \/*!< transmit buffer unavailable interrupt enable *\/$/;"	e	enum:__anon52
ENET_DMA_INT_TIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_TIE                = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 0U),    \/*!< transmit interrupt enable *\/$/;"	e	enum:__anon52
ENET_DMA_INT_TJTIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_TJTIE              = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 3U),    \/*!< transmit jabber timeout interrupt enable *\/$/;"	e	enum:__anon52
ENET_DMA_INT_TPSIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_TPSIE              = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 1U),    \/*!< transmit process stopped interrupt enable *\/$/;"	e	enum:__anon52
ENET_DMA_INT_TUIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_INT_TUIE               = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 5U),    \/*!< transmit underflow interrupt enable *\/$/;"	e	enum:__anon52
ENET_DMA_MFBOCNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	177;"	d
ENET_DMA_MFBOCNT_MSFA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	501;"	d
ENET_DMA_MFBOCNT_MSFC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	500;"	d
ENET_DMA_RDTADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	172;"	d
ENET_DMA_RDTADDR_SRT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	440;"	d
ENET_DMA_RPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	171;"	d
ENET_DMA_RPEN_RPE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	437;"	d
ENET_DMA_RSWDC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	178;"	d
ENET_DMA_RSWDC_WDCFRS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	504;"	d
ENET_DMA_RX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_RX                     = ENET_DMA_STAT_RP                              \/*!< DMA receive direction *\/$/;"	e	enum:__anon62
ENET_DMA_STAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	174;"	d
ENET_DMA_STAT_AI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	459;"	d
ENET_DMA_STAT_EB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	463;"	d
ENET_DMA_STAT_ER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	458;"	d
ENET_DMA_STAT_ET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	456;"	d
ENET_DMA_STAT_FBE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	457;"	d
ENET_DMA_STAT_MSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	464;"	d
ENET_DMA_STAT_NI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	460;"	d
ENET_DMA_STAT_RBU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	453;"	d
ENET_DMA_STAT_RO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	450;"	d
ENET_DMA_STAT_RP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	461;"	d
ENET_DMA_STAT_RPS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	454;"	d
ENET_DMA_STAT_RS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	452;"	d
ENET_DMA_STAT_RWT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	455;"	d
ENET_DMA_STAT_TBU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	448;"	d
ENET_DMA_STAT_TJT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	449;"	d
ENET_DMA_STAT_TP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	462;"	d
ENET_DMA_STAT_TPS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	447;"	d
ENET_DMA_STAT_TS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	446;"	d
ENET_DMA_STAT_TST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	466;"	d
ENET_DMA_STAT_TU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	451;"	d
ENET_DMA_STAT_WUM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	465;"	d
ENET_DMA_TDTADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	173;"	d
ENET_DMA_TDTADDR_STT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	443;"	d
ENET_DMA_TPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	170;"	d
ENET_DMA_TPEN_TPE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	434;"	d
ENET_DMA_TX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_DMA_TX                     = ENET_DMA_STAT_TP,                             \/*!< DMA transmit direction *\/$/;"	e	enum:__anon62
ENET_ENHANCED_DESCRIPTOR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1280;"	d
ENET_ERROR_DESC_ACCESS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1350;"	d
ENET_ERROR_READ_TRANSFER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1349;"	d
ENET_ERROR_TXDATA_TRANSFER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1348;"	d
ENET_EVENT_TYPE_MESSAGES_SNAPSHOT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_EVENT_TYPE_MESSAGES_SNAPSHOT = (int32_t)(ENET_PTP_TSCTL_ETMSEN| BIT(31)),  \/*!< only event type messages are taken snapshot *\/$/;"	e	enum:__anon68
ENET_FILTER_MODE_EITHER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1103;"	d
ENET_FIXED_BURST_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1305;"	d
ENET_FIXED_BURST_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1304;"	d
ENET_FLUSH_RXFRAME_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1376;"	d
ENET_FLUSH_RXFRAME_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1375;"	d
ENET_FORWARD_ERRFRAMES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1384;"	d
ENET_FORWARD_ERRFRAMES_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1383;"	d
ENET_FORWARD_ERRFRAMES_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1382;"	d
ENET_FORWARD_UNDERSZ_GOODFRAMES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1388;"	d
ENET_FORWARD_UNDERSZ_GOODFRAMES_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1387;"	d
ENET_FORWARD_UNDERSZ_GOODFRAMES_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1386;"	d
ENET_GET_MACADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	632;"	d
ENET_INTERFRAMEGAP_40BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1031;"	d
ENET_INTERFRAMEGAP_48BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1030;"	d
ENET_INTERFRAMEGAP_56BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1029;"	d
ENET_INTERFRAMEGAP_64BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1028;"	d
ENET_INTERFRAMEGAP_72BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1027;"	d
ENET_INTERFRAMEGAP_80BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1026;"	d
ENET_INTERFRAMEGAP_88BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1025;"	d
ENET_INTERFRAMEGAP_96BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1024;"	d
ENET_IPV4_FRAME_SNAPSHOT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1237;"	d
ENET_IPV6_FRAME_SNAPSHOT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1236;"	d
ENET_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^ENET_IRQHandler                  $/;"	l
ENET_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^ENET_IRQHandler                  $/;"	l
ENET_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^ENET_IRQHandler                  $/;"	l
ENET_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^ENET_IRQHandler                  $/;"	l
ENET_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    ENET_IRQn                    = 61,     \/*!< ENET interrupt                                           *\/$/;"	e	enum:IRQn
ENET_JABBER_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1041;"	d
ENET_JABBER_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1040;"	d
ENET_LOOPBACKMODE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_LOOPBACKMODE               = (ENET_MAC_CFG_LBM | ENET_MAC_CFG_DPM)         \/*!< MAC in loopback mode at the MII *\/$/;"	e	enum:__anon58
ENET_LOOPBACKMODE_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1053;"	d
ENET_LOOPBACKMODE_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1052;"	d
ENET_MAC0_AND_UNIQUE_ADDRESS_PAUSEDETECT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1136;"	d
ENET_MAC_ADDR0H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	135;"	d
ENET_MAC_ADDR0H_ADDR0H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	283;"	d
ENET_MAC_ADDR0H_MO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	284;"	d
ENET_MAC_ADDR0L	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	136;"	d
ENET_MAC_ADDR0L_ADDR0L	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	287;"	d
ENET_MAC_ADDR1H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	137;"	d
ENET_MAC_ADDR1H_ADDR1H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	290;"	d
ENET_MAC_ADDR1H_AFE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	293;"	d
ENET_MAC_ADDR1H_MB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	291;"	d
ENET_MAC_ADDR1H_SAF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	292;"	d
ENET_MAC_ADDR1L	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	138;"	d
ENET_MAC_ADDR1L_ADDR1L	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	296;"	d
ENET_MAC_ADDR2H_ADDR2H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	299;"	d
ENET_MAC_ADDR2H_AFE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	302;"	d
ENET_MAC_ADDR2H_MB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	300;"	d
ENET_MAC_ADDR2H_SAF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	301;"	d
ENET_MAC_ADDR2L	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	140;"	d
ENET_MAC_ADDR2L_ADDR2L	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	305;"	d
ENET_MAC_ADDR3H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	141;"	d
ENET_MAC_ADDR3H_ADDR3H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	308;"	d
ENET_MAC_ADDR3H_AFE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	311;"	d
ENET_MAC_ADDR3H_MB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	309;"	d
ENET_MAC_ADDR3H_SAF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	310;"	d
ENET_MAC_ADDR3L	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	142;"	d
ENET_MAC_ADDR3L_ADDR3L	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	314;"	d
ENET_MAC_ADDRESS0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MAC_ADDRESS0               = ((uint32_t)0x00000000),                       \/*!< MAC address0 *\/$/;"	e	enum:__anon65
ENET_MAC_ADDRESS1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MAC_ADDRESS1               = ((uint32_t)0x00000008),                       \/*!< MAC address1 *\/$/;"	e	enum:__anon65
ENET_MAC_ADDRESS2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MAC_ADDRESS2               = ((uint32_t)0x00000010),                       \/*!< MAC address2 *\/$/;"	e	enum:__anon65
ENET_MAC_ADDRESS3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MAC_ADDRESS3               = ((uint32_t)0x00000018)                        \/*!< MAC address3 *\/$/;"	e	enum:__anon65
ENET_MAC_ADDT2H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	139;"	d
ENET_MAC_CFG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	122;"	d
ENET_MAC_CFG_APCD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	190;"	d
ENET_MAC_CFG_BOL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	189;"	d
ENET_MAC_CFG_CSD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	197;"	d
ENET_MAC_CFG_DFC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	188;"	d
ENET_MAC_CFG_DPM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	193;"	d
ENET_MAC_CFG_IGBS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	198;"	d
ENET_MAC_CFG_IPFCO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	192;"	d
ENET_MAC_CFG_JBD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	199;"	d
ENET_MAC_CFG_LBM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	194;"	d
ENET_MAC_CFG_REN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	186;"	d
ENET_MAC_CFG_ROD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	195;"	d
ENET_MAC_CFG_RTD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	191;"	d
ENET_MAC_CFG_SPD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	196;"	d
ENET_MAC_CFG_TEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	187;"	d
ENET_MAC_CFG_TFCD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	201;"	d
ENET_MAC_CFG_WDD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	200;"	d
ENET_MAC_DBG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	132;"	d
ENET_MAC_DBG_MRNI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	258;"	d
ENET_MAC_DBG_MTNI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	263;"	d
ENET_MAC_DBG_PCS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	265;"	d
ENET_MAC_DBG_RXAFS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	259;"	d
ENET_MAC_DBG_RXFRS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	261;"	d
ENET_MAC_DBG_RXFS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	262;"	d
ENET_MAC_DBG_RXFW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	260;"	d
ENET_MAC_DBG_SOMT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	264;"	d
ENET_MAC_DBG_TXFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	269;"	d
ENET_MAC_DBG_TXFNE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	268;"	d
ENET_MAC_DBG_TXFRS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	266;"	d
ENET_MAC_DBG_TXFW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	267;"	d
ENET_MAC_FCTH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	143;"	d
ENET_MAC_FCTH_RFA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	317;"	d
ENET_MAC_FCTH_RFD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	318;"	d
ENET_MAC_FCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	128;"	d
ENET_MAC_FCTL_DZQP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	238;"	d
ENET_MAC_FCTL_FLCBBKPA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	233;"	d
ENET_MAC_FCTL_PLTS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	237;"	d
ENET_MAC_FCTL_PTM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	239;"	d
ENET_MAC_FCTL_RFCEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	235;"	d
ENET_MAC_FCTL_TFCEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	234;"	d
ENET_MAC_FCTL_UPFDT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	236;"	d
ENET_MAC_FLAG_FLOWCONTROL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MAC_FLAG_FLOWCONTROL       = ENET_REGIDX_BIT(MAC_FCTL_REG_OFFSET, 0U),     \/*!< flow control status flag *\/$/;"	e	enum:__anon50
ENET_MAC_FLAG_MPKR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MAC_FLAG_MPKR              = ENET_REGIDX_BIT(MAC_WUM_REG_OFFSET, 5U),      \/*!< magic packet received flag *\/$/;"	e	enum:__anon50
ENET_MAC_FLAG_MSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MAC_FLAG_MSC               = ENET_REGIDX_BIT(MAC_INTF_REG_OFFSET, 4U),     \/*!< MSC status flag *\/$/;"	e	enum:__anon50
ENET_MAC_FLAG_MSCR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MAC_FLAG_MSCR              = ENET_REGIDX_BIT(MAC_INTF_REG_OFFSET, 5U),     \/*!< MSC receive status flag *\/$/;"	e	enum:__anon50
ENET_MAC_FLAG_MSCT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MAC_FLAG_MSCT              = ENET_REGIDX_BIT(MAC_INTF_REG_OFFSET, 6U),     \/*!< MSC transmit status flag *\/$/;"	e	enum:__anon50
ENET_MAC_FLAG_TMST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MAC_FLAG_TMST              = ENET_REGIDX_BIT(MAC_INTF_REG_OFFSET, 9U),     \/*!< timestamp trigger status flag *\/$/;"	e	enum:__anon50
ENET_MAC_FLAG_WUFR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MAC_FLAG_WUFR              = ENET_REGIDX_BIT(MAC_WUM_REG_OFFSET, 6U),      \/*!< wakeup frame received flag *\/ $/;"	e	enum:__anon50
ENET_MAC_FLAG_WUM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MAC_FLAG_WUM               = ENET_REGIDX_BIT(MAC_INTF_REG_OFFSET, 3U),     \/*!< WUM status flag *\/$/;"	e	enum:__anon50
ENET_MAC_FRMF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	123;"	d
ENET_MAC_FRMF_BFRMD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	209;"	d
ENET_MAC_FRMF_DAIFLT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	207;"	d
ENET_MAC_FRMF_FAR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	214;"	d
ENET_MAC_FRMF_HMF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	206;"	d
ENET_MAC_FRMF_HPFLT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	213;"	d
ENET_MAC_FRMF_HUF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	205;"	d
ENET_MAC_FRMF_MFD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	208;"	d
ENET_MAC_FRMF_PCFRM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	210;"	d
ENET_MAC_FRMF_PM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	204;"	d
ENET_MAC_FRMF_SAFLT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	212;"	d
ENET_MAC_FRMF_SAIFLT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	211;"	d
ENET_MAC_HLH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	124;"	d
ENET_MAC_HLH_HLH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	217;"	d
ENET_MAC_HLL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	125;"	d
ENET_MAC_HLL_HLL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	220;"	d
ENET_MAC_INTF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	133;"	d
ENET_MAC_INTF_MSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	273;"	d
ENET_MAC_INTF_MSCR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	274;"	d
ENET_MAC_INTF_MSCT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	275;"	d
ENET_MAC_INTF_TMST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	276;"	d
ENET_MAC_INTF_WUM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	272;"	d
ENET_MAC_INTMSK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	134;"	d
ENET_MAC_INTMSK_TMSTIM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	280;"	d
ENET_MAC_INTMSK_WUMIM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	279;"	d
ENET_MAC_INT_FLAG_MSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MAC_INT_FLAG_MSC           = ENET_REGIDX_BIT(MAC_INTF_REG_OFFSET, 4U),     \/*!< MSC status flag *\/$/;"	e	enum:__anon53
ENET_MAC_INT_FLAG_MSCR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MAC_INT_FLAG_MSCR          = ENET_REGIDX_BIT(MAC_INTF_REG_OFFSET, 5U),     \/*!< MSC receive status flag *\/$/;"	e	enum:__anon53
ENET_MAC_INT_FLAG_MSCT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MAC_INT_FLAG_MSCT          = ENET_REGIDX_BIT(MAC_INTF_REG_OFFSET, 6U),     \/*!< MSC transmit status flag *\/$/;"	e	enum:__anon53
ENET_MAC_INT_FLAG_TMST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MAC_INT_FLAG_TMST          = ENET_REGIDX_BIT(MAC_INTF_REG_OFFSET, 9U),     \/*!< timestamp trigger status flag *\/$/;"	e	enum:__anon53
ENET_MAC_INT_FLAG_WUM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MAC_INT_FLAG_WUM           = ENET_REGIDX_BIT(MAC_INTF_REG_OFFSET, 3U),     \/*!< WUM status flag *\/$/;"	e	enum:__anon53
ENET_MAC_INT_TMSTIM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MAC_INT_TMSTIM             = ENET_REGIDX_BIT(MAC_INTMSK_REG_OFFSET, 9U),   \/*!< timestamp trigger interrupt mask *\/$/;"	e	enum:__anon52
ENET_MAC_INT_WUMIM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MAC_INT_WUMIM              = ENET_REGIDX_BIT(MAC_INTMSK_REG_OFFSET, 3U),   \/*!< WUM interrupt mask *\/$/;"	e	enum:__anon52
ENET_MAC_PHY_CTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	126;"	d
ENET_MAC_PHY_CTL_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	225;"	d
ENET_MAC_PHY_CTL_PA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	227;"	d
ENET_MAC_PHY_CTL_PB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	223;"	d
ENET_MAC_PHY_CTL_PR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	226;"	d
ENET_MAC_PHY_CTL_PW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	224;"	d
ENET_MAC_PHY_DATA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	127;"	d
ENET_MAC_PHY_DATA_PD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	230;"	d
ENET_MAC_RECEIVER_NOT_IDLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1168;"	d
ENET_MAC_RWFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	130;"	d
ENET_MAC_RWFF_DATA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	246;"	d
ENET_MAC_TRANSMITTER_NOT_IDLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1173;"	d
ENET_MAC_TRANSMITTER_STATUS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1174;"	d
ENET_MAC_VLT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	129;"	d
ENET_MAC_VLT_VLTC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	243;"	d
ENET_MAC_VLT_VLTI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	242;"	d
ENET_MAC_WUM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	131;"	d
ENET_MAC_WUM_GU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	254;"	d
ENET_MAC_WUM_MPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	250;"	d
ENET_MAC_WUM_MPKR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	252;"	d
ENET_MAC_WUM_PWD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	249;"	d
ENET_MAC_WUM_WFEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	251;"	d
ENET_MAC_WUM_WUFFRPR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	255;"	d
ENET_MAC_WUM_WUFR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	253;"	d
ENET_MASTER_NODE_MESSAGE_SNAPSHOT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MASTER_NODE_MESSAGE_SNAPSHOT = (int32_t)(ENET_PTP_TSCTL_MNMSEN| BIT(31)),  \/*!< snapshot is only take for master node message *\/$/;"	e	enum:__anon68
ENET_MAX_FRAME_SIZE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1454;"	d
ENET_MDC_HCLK_DIV102	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1116;"	d
ENET_MDC_HCLK_DIV16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1114;"	d
ENET_MDC_HCLK_DIV26	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1115;"	d
ENET_MDC_HCLK_DIV42	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1112;"	d
ENET_MDC_HCLK_DIV62	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1113;"	d
ENET_MIXED_BURST_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1328;"	d
ENET_MIXED_BURST_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1327;"	d
ENET_MODE_FULLDUPLEX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1055;"	d
ENET_MODE_HALFDUPLEX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1056;"	d
ENET_MSC_COUNTERS_FREEZE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1229;"	d
ENET_MSC_COUNTER_STOP_ROLLOVER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1227;"	d
ENET_MSC_CTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	145;"	d
ENET_MSC_CTL_AFHPM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	326;"	d
ENET_MSC_CTL_CTR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	321;"	d
ENET_MSC_CTL_CTSR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	322;"	d
ENET_MSC_CTL_MCFZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	324;"	d
ENET_MSC_CTL_PMC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	325;"	d
ENET_MSC_CTL_RTOR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	323;"	d
ENET_MSC_FLAG_RFAE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MSC_FLAG_RFAE              = ENET_REGIDX_BIT(MSC_RINTF_REG_OFFSET, 6U),    \/*!< received frames alignment error flag *\/$/;"	e	enum:__anon50
ENET_MSC_FLAG_RFCE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MSC_FLAG_RFCE              = ENET_REGIDX_BIT(MSC_RINTF_REG_OFFSET, 5U),    \/*!< received frames CRC error flag *\/$/;"	e	enum:__anon50
ENET_MSC_FLAG_RGUF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MSC_FLAG_RGUF              = ENET_REGIDX_BIT(MSC_RINTF_REG_OFFSET, 17U),   \/*!< received good unicast frames flag *\/$/;"	e	enum:__anon50
ENET_MSC_FLAG_TGF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MSC_FLAG_TGF               = ENET_REGIDX_BIT(MSC_TINTF_REG_OFFSET, 21U),   \/*!< transmitted good frames flag *\/$/;"	e	enum:__anon50
ENET_MSC_FLAG_TGFMSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MSC_FLAG_TGFMSC            = ENET_REGIDX_BIT(MSC_TINTF_REG_OFFSET, 15U),   \/*!< transmitted good frames more single collision flag *\/$/;"	e	enum:__anon50
ENET_MSC_FLAG_TGFSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MSC_FLAG_TGFSC             = ENET_REGIDX_BIT(MSC_TINTF_REG_OFFSET, 14U),   \/*!< transmitted good frames single collision flag *\/$/;"	e	enum:__anon50
ENET_MSC_INT_FLAG_RFAE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MSC_INT_FLAG_RFAE          = ENET_REGIDX_BIT(MSC_RINTF_REG_OFFSET, 6U),    \/*!< received frames alignment error flag *\/$/;"	e	enum:__anon53
ENET_MSC_INT_FLAG_RFCE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MSC_INT_FLAG_RFCE          = ENET_REGIDX_BIT(MSC_RINTF_REG_OFFSET, 5U),    \/*!< received frames CRC error flag *\/$/;"	e	enum:__anon53
ENET_MSC_INT_FLAG_RGUF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MSC_INT_FLAG_RGUF          = ENET_REGIDX_BIT(MSC_RINTF_REG_OFFSET, 17U),   \/*!< received good unicast frames flag *\/$/;"	e	enum:__anon53
ENET_MSC_INT_FLAG_TGF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MSC_INT_FLAG_TGF           = ENET_REGIDX_BIT(MSC_TINTF_REG_OFFSET, 21U),   \/*!< transmitted good frames flag *\/$/;"	e	enum:__anon53
ENET_MSC_INT_FLAG_TGFMSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MSC_INT_FLAG_TGFMSC        = ENET_REGIDX_BIT(MSC_TINTF_REG_OFFSET, 15U),   \/*!< transmitted good frames more single collision flag *\/$/;"	e	enum:__anon53
ENET_MSC_INT_FLAG_TGFSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MSC_INT_FLAG_TGFSC         = ENET_REGIDX_BIT(MSC_TINTF_REG_OFFSET, 14U),   \/*!< transmitted good frames single collision flag *\/$/;"	e	enum:__anon53
ENET_MSC_INT_RFAEIM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MSC_INT_RFAEIM             = ENET_REGIDX_BIT(MSC_RINTMSK_REG_OFFSET, 6U),  \/*!< received frames alignment error interrupt mask *\/$/;"	e	enum:__anon52
ENET_MSC_INT_RFCEIM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MSC_INT_RFCEIM             = ENET_REGIDX_BIT(MSC_RINTMSK_REG_OFFSET, 5U),  \/*!< received frame CRC error interrupt mask *\/$/;"	e	enum:__anon52
ENET_MSC_INT_RGUFIM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MSC_INT_RGUFIM             = ENET_REGIDX_BIT(MSC_RINTMSK_REG_OFFSET, 17U), \/*!< received good unicast frames interrupt mask *\/$/;"	e	enum:__anon52
ENET_MSC_INT_TGFIM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MSC_INT_TGFIM              = ENET_REGIDX_BIT(MSC_TINTMSK_REG_OFFSET, 21U), \/*!< transmitted good frames interrupt mask *\/$/;"	e	enum:__anon52
ENET_MSC_INT_TGFMSCIM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MSC_INT_TGFMSCIM           = ENET_REGIDX_BIT(MSC_TINTMSK_REG_OFFSET, 15U), \/*!< transmitted good frames more single collision interrupt mask *\/$/;"	e	enum:__anon52
ENET_MSC_INT_TGFSCIM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MSC_INT_TGFSCIM            = ENET_REGIDX_BIT(MSC_TINTMSK_REG_OFFSET, 14U), \/*!< transmitted good frames single collision interrupt mask *\/$/;"	e	enum:__anon52
ENET_MSC_MSCCNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	151;"	d
ENET_MSC_MSCCNT_MSCC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	352;"	d
ENET_MSC_PRESET_FULL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MSC_PRESET_FULL            = ENET_MSC_CTL_PMC | ENET_MSC_CTL_AFHPM         \/*!< preset all MSC counters to almost-full(0xFFFF FFF0) value *\/$/;"	e	enum:__anon67
ENET_MSC_PRESET_HALF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MSC_PRESET_HALF            = ENET_MSC_CTL_PMC,                             \/*!< preset all MSC counters to almost-half(0x7FFF FFF0) value *\/$/;"	e	enum:__anon67
ENET_MSC_PRESET_MASK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1440;"	d
ENET_MSC_PRESET_NONE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MSC_PRESET_NONE            = 0U,                                           \/*!< do not preset MSC counter *\/$/;"	e	enum:__anon67
ENET_MSC_RESET_ON_READ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1228;"	d
ENET_MSC_RFAECNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	154;"	d
ENET_MSC_RFAECNT_RFAER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	361;"	d
ENET_MSC_RFCECNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	153;"	d
ENET_MSC_RFCECNT_RFCER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	358;"	d
ENET_MSC_RGUFCNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	155;"	d
ENET_MSC_RGUFCNT_RGUF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	364;"	d
ENET_MSC_RINTF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	146;"	d
ENET_MSC_RINTF_RFAE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	330;"	d
ENET_MSC_RINTF_RFCE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	329;"	d
ENET_MSC_RINTF_RGUF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	331;"	d
ENET_MSC_RINTMSK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	148;"	d
ENET_MSC_RINTMSK_RFAEIM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	340;"	d
ENET_MSC_RINTMSK_RFCEIM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	339;"	d
ENET_MSC_RINTMSK_RGUFIM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	341;"	d
ENET_MSC_RX_RFAECNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MSC_RX_RFAECNT             = MSC_RFAECNT_REG_OFFSET,                       \/*!< MSC received frames with alignment error counter *\/$/;"	e	enum:__anon56
ENET_MSC_RX_RFCECNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MSC_RX_RFCECNT             = MSC_RFCECNT_REG_OFFSET,                       \/*!< MSC received frames with CRC error counter *\/$/;"	e	enum:__anon56
ENET_MSC_RX_RGUFCNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MSC_RX_RGUFCNT             = MSC_RGUFCNT_REG_OFFSET                        \/*!< MSC received good unicast frames counter *\/$/;"	e	enum:__anon56
ENET_MSC_SCCNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	150;"	d
ENET_MSC_SCCNT_SCC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	349;"	d
ENET_MSC_TGFCNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	152;"	d
ENET_MSC_TGFCNT_TGF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	355;"	d
ENET_MSC_TINTF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	147;"	d
ENET_MSC_TINTF_TGF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	336;"	d
ENET_MSC_TINTF_TGFMSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	335;"	d
ENET_MSC_TINTF_TGFSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	334;"	d
ENET_MSC_TINTMSK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	149;"	d
ENET_MSC_TINTMSK_TGFIM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	346;"	d
ENET_MSC_TINTMSK_TGFMSCIM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	345;"	d
ENET_MSC_TINTMSK_TGFSCIM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	344;"	d
ENET_MSC_TX_MSCCNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MSC_TX_MSCCNT              = MSC_MSCCNT_REG_OFFSET,                        \/*!< MSC transmitted good frames after more than a single collision counter *\/$/;"	e	enum:__anon56
ENET_MSC_TX_SCCNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MSC_TX_SCCNT               = MSC_SCCNT_REG_OFFSET,                         \/*!< MSC transmitted good frames after a single collision counter *\/$/;"	e	enum:__anon56
ENET_MSC_TX_TGFCNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_MSC_TX_TGFCNT              = MSC_TGFCNT_REG_OFFSET,                        \/*!< MSC transmitted good frames counter *\/$/;"	e	enum:__anon56
ENET_MULTICAST_FILTER_HASH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1098;"	d
ENET_MULTICAST_FILTER_HASH_MODE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1102;"	d
ENET_MULTICAST_FILTER_HASH_OR_PERFECT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1097;"	d
ENET_MULTICAST_FILTER_NONE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1100;"	d
ENET_MULTICAST_FILTER_PASS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1101;"	d
ENET_MULTICAST_FILTER_PERFECT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1099;"	d
ENET_NOCOPY_FRAME_RECEIVE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1481;"	d
ENET_NOCOPY_FRAME_TRANSMIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1485;"	d
ENET_NOCOPY_PTPFRAME_RECEIVE_ENHANCED_MODE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1608;"	d
ENET_NOCOPY_PTPFRAME_RECEIVE_NORMAL_MODE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1625;"	d
ENET_NOCOPY_PTPFRAME_TRANSMIT_ENHANCED_MODE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1612;"	d
ENET_NOCOPY_PTPFRAME_TRANSMIT_NORMAL_MODE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1629;"	d
ENET_NONTYPE_FRAME_SNAPSHOT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1235;"	d
ENET_NORMAL_DESCRIPTOR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1281;"	d
ENET_NO_AUTOCHECKSUM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_NO_AUTOCHECKSUM                = (uint32_t)0x00000000U,                    \/*!< disable IP frame checksum function *\/$/;"	e	enum:__anon59
ENET_NO_FLUSH_RXFRAME	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1377;"	d
ENET_PAUSETIME_MINUS144	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1129;"	d
ENET_PAUSETIME_MINUS256	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1130;"	d
ENET_PAUSETIME_MINUS28	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1128;"	d
ENET_PAUSETIME_MINUS4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1127;"	d
ENET_PAUSE_CONDITION_STATUS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1175;"	d
ENET_PCFRM_FORWARD_ALL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1075;"	d
ENET_PCFRM_FORWARD_FILTERED	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1076;"	d
ENET_PCFRM_PREVENT_ALL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1073;"	d
ENET_PCFRM_PREVENT_PAUSEFRAME	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1074;"	d
ENET_PGBL_16BEAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1288;"	d
ENET_PGBL_1BEAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1284;"	d
ENET_PGBL_2BEAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1285;"	d
ENET_PGBL_32BEAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1289;"	d
ENET_PGBL_4BEAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1286;"	d
ENET_PGBL_4xPGBL_128BEAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1295;"	d
ENET_PGBL_4xPGBL_16BEAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1292;"	d
ENET_PGBL_4xPGBL_32BEAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1293;"	d
ENET_PGBL_4xPGBL_4BEAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1290;"	d
ENET_PGBL_4xPGBL_64BEAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1294;"	d
ENET_PGBL_4xPGBL_8BEAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1291;"	d
ENET_PGBL_8BEAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1287;"	d
ENET_PHY_READ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_PHY_READ                   = (uint32_t)0x00000000,                         \/*!< read PHY *\/$/;"	e	enum:__anon63
ENET_PHY_WRITE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_PHY_WRITE                  = ENET_MAC_PHY_CTL_PW                           \/*!< write PHY *\/$/;"	e	enum:__anon63
ENET_PPSOFC_1024HZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1269;"	d
ENET_PPSOFC_128HZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1266;"	d
ENET_PPSOFC_16384HZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1273;"	d
ENET_PPSOFC_16HZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1263;"	d
ENET_PPSOFC_1HZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1259;"	d
ENET_PPSOFC_2048HZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1270;"	d
ENET_PPSOFC_256HZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1267;"	d
ENET_PPSOFC_2HZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1260;"	d
ENET_PPSOFC_32768HZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1274;"	d
ENET_PPSOFC_32HZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1264;"	d
ENET_PPSOFC_4096HZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1271;"	d
ENET_PPSOFC_4HZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1261;"	d
ENET_PPSOFC_512HZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1268;"	d
ENET_PPSOFC_64HZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1265;"	d
ENET_PPSOFC_8192HZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1272;"	d
ENET_PPSOFC_8HZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1262;"	d
ENET_PROMISCUOUS_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1095;"	d
ENET_PROMISCUOUS_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1094;"	d
ENET_PROMISCUOUS_MODE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_PROMISCUOUS_MODE           = ENET_MAC_FRMF_PM,                             \/*!< promiscuous mode enabled *\/$/;"	e	enum:__anon60
ENET_PTP_ADDEND_UPDATE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_PTP_ADDEND_UPDATE            = ENET_PTP_TSCTL_TMSARU,                      \/*!< addend register update *\/$/;"	e	enum:__anon68
ENET_PTP_ADD_TO_TIME	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1254;"	d
ENET_PTP_COARSEMODE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_PTP_COARSEMODE               = ENET_PTP_TSCTL_TMSFCU,                      \/*!< the system timestamp uses the coarse method for updating *\/$/;"	e	enum:__anon68
ENET_PTP_ETH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	164;"	d
ENET_PTP_ETH_ETSH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	407;"	d
ENET_PTP_ETL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	165;"	d
ENET_PTP_ETL_ETSL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	410;"	d
ENET_PTP_FINEMODE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_PTP_FINEMODE                 = (int32_t)(ENET_PTP_TSCTL_TMSFCU| BIT(31)),  \/*!< the system timestamp uses the fine method for updating *\/$/;"	e	enum:__anon68
ENET_PTP_FLAG_TSSCO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_PTP_FLAG_TSSCO             = ENET_REGIDX_BIT(PTP_TSF_REG_OFFSET, 0U),      \/*!< timestamp second counter overflow flag *\/  $/;"	e	enum:__anon50
ENET_PTP_FLAG_TTM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_PTP_FLAG_TTM               = ENET_REGIDX_BIT(PTP_TSF_REG_OFFSET, 1U),      \/*!< target time match flag *\/$/;"	e	enum:__anon50
ENET_PTP_FRAME_USE_MACADDRESS_FILTER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1238;"	d
ENET_PTP_PPSCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	167;"	d
ENET_PTP_PPSCTL_PPSOFC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	417;"	d
ENET_PTP_SSINC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	158;"	d
ENET_PTP_SSINC_STMSSI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	387;"	d
ENET_PTP_SUBSTRACT_FROM_TIME	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1255;"	d
ENET_PTP_SYSTIME_INIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_PTP_SYSTIME_INIT             = ENET_PTP_TSCTL_TMSSTI,                      \/*!< timestamp initialize *\/$/;"	e	enum:__anon68
ENET_PTP_SYSTIME_UPDATE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_PTP_SYSTIME_UPDATE           = ENET_PTP_TSCTL_TMSSTU,                      \/*!< timestamp update *\/ $/;"	e	enum:__anon68
ENET_PTP_TIMESTAMP_INT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1233;"	d
ENET_PTP_TIME_NEGATIVE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1247;"	d
ENET_PTP_TIME_POSITIVE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1246;"	d
ENET_PTP_TSADDAND_TMSA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	404;"	d
ENET_PTP_TSADDEND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	163;"	d
ENET_PTP_TSCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	157;"	d
ENET_PTP_TSCTL_ARFSEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	375;"	d
ENET_PTP_TSCTL_CKNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	383;"	d
ENET_PTP_TSCTL_ESEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	378;"	d
ENET_PTP_TSCTL_ETMSEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	381;"	d
ENET_PTP_TSCTL_IP4SEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	380;"	d
ENET_PTP_TSCTL_IP6SEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	379;"	d
ENET_PTP_TSCTL_MAFEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	384;"	d
ENET_PTP_TSCTL_MNMSEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	382;"	d
ENET_PTP_TSCTL_PFSV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	377;"	d
ENET_PTP_TSCTL_SCROM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	376;"	d
ENET_PTP_TSCTL_TMSARU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	374;"	d
ENET_PTP_TSCTL_TMSEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	369;"	d
ENET_PTP_TSCTL_TMSFCU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	370;"	d
ENET_PTP_TSCTL_TMSITEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	373;"	d
ENET_PTP_TSCTL_TMSSTI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	371;"	d
ENET_PTP_TSCTL_TMSSTU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	372;"	d
ENET_PTP_TSF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	166;"	d
ENET_PTP_TSF_TSSCO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	413;"	d
ENET_PTP_TSF_TTM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	414;"	d
ENET_PTP_TSH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	159;"	d
ENET_PTP_TSH_STMS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	390;"	d
ENET_PTP_TSL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	160;"	d
ENET_PTP_TSL_STMSS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	393;"	d
ENET_PTP_TSL_STS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	394;"	d
ENET_PTP_TSUH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	161;"	d
ENET_PTP_TSUH_TMSUS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	397;"	d
ENET_PTP_TSUL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	162;"	d
ENET_PTP_TSUL_TMSUPNS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	401;"	d
ENET_PTP_TSUL_TMSUSS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	400;"	d
ENET_RANGE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	625;"	d
ENET_RDES0_CERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	566;"	d
ENET_RDES0_DAFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	583;"	d
ENET_RDES0_DAV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	584;"	d
ENET_RDES0_DBERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	567;"	d
ENET_RDES0_DERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	580;"	d
ENET_RDES0_ERRS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	581;"	d
ENET_RDES0_EXSV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	565;"	d
ENET_RDES0_FDES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	575;"	d
ENET_RDES0_FRML	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	582;"	d
ENET_RDES0_FRMT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	570;"	d
ENET_RDES0_IPHERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	572;"	d
ENET_RDES0_LCO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	571;"	d
ENET_RDES0_LDES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	574;"	d
ENET_RDES0_LERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	578;"	d
ENET_RDES0_OERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	577;"	d
ENET_RDES0_PCERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	564;"	d
ENET_RDES0_RERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	568;"	d
ENET_RDES0_RWDT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	569;"	d
ENET_RDES0_SAFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	579;"	d
ENET_RDES0_TSV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	573;"	d
ENET_RDES0_VTAG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	576;"	d
ENET_RDES1_DINTC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	591;"	d
ENET_RDES1_RB1S	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	587;"	d
ENET_RDES1_RB2S	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	590;"	d
ENET_RDES1_RCHM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	588;"	d
ENET_RDES1_RERM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	589;"	d
ENET_RDES2_RB1AP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	594;"	d
ENET_RDES3_RB2AP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	597;"	d
ENET_RDES4_IPCKSB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	604;"	d
ENET_RDES4_IPF4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	605;"	d
ENET_RDES4_IPF6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	606;"	d
ENET_RDES4_IPHERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	602;"	d
ENET_RDES4_IPPLDERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	603;"	d
ENET_RDES4_IPPLDT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	601;"	d
ENET_RDES4_PTPMT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	607;"	d
ENET_RDES4_PTPOEF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	608;"	d
ENET_RDES4_PTPVF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	609;"	d
ENET_RDES6_RTSL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	612;"	d
ENET_RDES7_RTSH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	615;"	d
ENET_RECEIVEALL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_RECEIVEALL                 = (int32_t)ENET_MAC_FRMF_FAR,                   \/*!< all received frame are forwarded to application *\/$/;"	e	enum:__anon60
ENET_RECEIVEOWN_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1050;"	d
ENET_RECEIVEOWN_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1049;"	d
ENET_RECEIVE_COMPLETE_INT_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1422;"	d
ENET_RECEIVE_COMPLETE_INT_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1421;"	d
ENET_REGIDX_BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	620;"	d
ENET_REG_READ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_REG_READ,                                                                  \/*!< read register *\/$/;"	e	enum:__anon64
ENET_REG_VAL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	621;"	d
ENET_REG_WRITE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_REG_WRITE                                                                  \/*!< write register *\/$/;"	e	enum:__anon64
ENET_RESET_TO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1458;"	d
ENET_RETRYTRANSMISSION_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1062;"	d
ENET_RETRYTRANSMISSION_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1061;"	d
ENET_RXBUF_NUM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	50;"	d
ENET_RXBUF_SIZE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	58;"	d
ENET_RXDP_16BEAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1312;"	d
ENET_RXDP_1BEAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1308;"	d
ENET_RXDP_2BEAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1309;"	d
ENET_RXDP_32BEAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1313;"	d
ENET_RXDP_4BEAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1310;"	d
ENET_RXDP_4xPGBL_128BEAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1319;"	d
ENET_RXDP_4xPGBL_16BEAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1316;"	d
ENET_RXDP_4xPGBL_32BEAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1317;"	d
ENET_RXDP_4xPGBL_4BEAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1314;"	d
ENET_RXDP_4xPGBL_64BEAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1318;"	d
ENET_RXDP_4xPGBL_8BEAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1315;"	d
ENET_RXDP_8BEAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1311;"	d
ENET_RXFIFO_READ_STATUS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1171;"	d
ENET_RXFIFO_STATE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1172;"	d
ENET_RXFIFO_WRITING	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1170;"	d
ENET_RXTX_DIFFERENT_PGBL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1321;"	d
ENET_RXTX_SAME_PGBL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1322;"	d
ENET_RXTX_TIMESTAMP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1232;"	d
ENET_RX_ASYNCHRONOUS_FIFO_STATE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1169;"	d
ENET_RX_CURRENT_BUFFER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_RX_CURRENT_BUFFER          = DMA_CRBADDR_REG_OFFSET,                       \/*!< current RX buffer *\/$/;"	e	enum:__anon55
ENET_RX_CURRENT_DESC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_RX_CURRENT_DESC            = DMA_CRDADDR_REG_OFFSET,                       \/*!< current RX descriptor *\/$/;"	e	enum:__anon55
ENET_RX_DESC_TABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_RX_DESC_TABLE              = DMA_RDTADDR_REG_OFFSET,                       \/*!< RX descriptor table *\/$/;"	e	enum:__anon55
ENET_RX_FILTER_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1078;"	d
ENET_RX_FILTER_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1079;"	d
ENET_RX_FLOWCONTROL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1141;"	d
ENET_RX_FLOWCONTROL_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1140;"	d
ENET_RX_FLOWCONTROL_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1139;"	d
ENET_RX_MODE_CUTTHROUGH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1373;"	d
ENET_RX_MODE_STOREFORWARD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1372;"	d
ENET_RX_STATE_CLOSING	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1336;"	d
ENET_RX_STATE_FETCHING	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1333;"	d
ENET_RX_STATE_QUEUING	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1337;"	d
ENET_RX_STATE_STOPPED	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1332;"	d
ENET_RX_STATE_SUSPENDED	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1335;"	d
ENET_RX_STATE_WAITING	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1334;"	d
ENET_RX_THRESHOLD_128BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1357;"	d
ENET_RX_THRESHOLD_32BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1355;"	d
ENET_RX_THRESHOLD_64BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1354;"	d
ENET_RX_THRESHOLD_96BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1356;"	d
ENET_SECONDFRAME_OPT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1392;"	d
ENET_SECONDFRAME_OPT_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1391;"	d
ENET_SECONDFRAME_OPT_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1390;"	d
ENET_SET_MACADDRH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	628;"	d
ENET_SET_MACADDRL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	629;"	d
ENET_SLAVE_NODE_MESSAGE_SNAPSHOT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_SLAVE_NODE_MESSAGE_SNAPSHOT  = ENET_PTP_TSCTL_MNMSEN,                      \/*!< snapshot is only taken for slave node message *\/$/;"	e	enum:__anon68
ENET_SNOOPING_PTP_VERSION_1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_SNOOPING_PTP_VERSION_1       = ENET_PTP_TSCTL_PFSV,                        \/*!< version 1 *\/$/;"	e	enum:__anon68
ENET_SNOOPING_PTP_VERSION_2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_SNOOPING_PTP_VERSION_2       = (int32_t)(ENET_PTP_TSCTL_PFSV| BIT(31)),    \/*!< version 2 *\/$/;"	e	enum:__anon68
ENET_SPEEDMODE_100M	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1047;"	d
ENET_SPEEDMODE_10M	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1046;"	d
ENET_SRC_FILTER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1084;"	d
ENET_SRC_FILTER_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1083;"	d
ENET_SRC_FILTER_INVERSE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1085;"	d
ENET_SRC_FILTER_INVERSE_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1082;"	d
ENET_SRC_FILTER_NORMAL_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1081;"	d
ENET_SUBSECOND_BINARY_ROLLOVER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_SUBSECOND_BINARY_ROLLOVER    = ENET_PTP_TSCTL_SCROM,                       \/*!< binary rollover mode *\/$/;"	e	enum:__anon68
ENET_SUBSECOND_DIGITAL_ROLLOVER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_SUBSECOND_DIGITAL_ROLLOVER   = (int32_t)(ENET_PTP_TSCTL_SCROM | BIT(31)),  \/*!< digital rollover mode *\/$/;"	e	enum:__anon68
ENET_TCPIP_CKSUMERROR_ACCEPT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1369;"	d
ENET_TCPIP_CKSUMERROR_DROP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1370;"	d
ENET_TDES0_CM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	536;"	d
ENET_TDES0_COCNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	522;"	d
ENET_TDES0_DAV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	543;"	d
ENET_TDES0_DB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	519;"	d
ENET_TDES0_DCRC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	539;"	d
ENET_TDES0_DPAD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	538;"	d
ENET_TDES0_ECO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	524;"	d
ENET_TDES0_ES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	531;"	d
ENET_TDES0_EXD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	521;"	d
ENET_TDES0_FRMF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	529;"	d
ENET_TDES0_FSG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	540;"	d
ENET_TDES0_INTC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	542;"	d
ENET_TDES0_IPHE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	532;"	d
ENET_TDES0_IPPE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	528;"	d
ENET_TDES0_JT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	530;"	d
ENET_TDES0_LCA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	527;"	d
ENET_TDES0_LCO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	525;"	d
ENET_TDES0_LSG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	541;"	d
ENET_TDES0_NCA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	526;"	d
ENET_TDES0_TCHM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	534;"	d
ENET_TDES0_TERM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	535;"	d
ENET_TDES0_TTMSS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	533;"	d
ENET_TDES0_TTSEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	537;"	d
ENET_TDES0_UFE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	520;"	d
ENET_TDES0_VFRM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	523;"	d
ENET_TDES1_TB1S	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	546;"	d
ENET_TDES1_TB2S	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	547;"	d
ENET_TDES2_TB1AP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	550;"	d
ENET_TDES3_TB2AP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	553;"	d
ENET_TDES6_TTSL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	557;"	d
ENET_TDES7_TTSH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	560;"	d
ENET_TXBUF_NUM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	54;"	d
ENET_TXBUF_SIZE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	62;"	d
ENET_TXFIFO_FULL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1179;"	d
ENET_TXFIFO_NOT_EMPTY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1178;"	d
ENET_TXFIFO_READ_STATUS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1176;"	d
ENET_TXFIFO_WRITING	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1177;"	d
ENET_TX_CURRENT_BUFFER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_TX_CURRENT_BUFFER          = DMA_CTBADDR_REG_OFFSET                        \/*!< current TX buffer *\/$/;"	e	enum:__anon55
ENET_TX_CURRENT_DESC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_TX_CURRENT_DESC            = DMA_CTDADDR_REG_OFFSET,                       \/*!< current TX descriptor *\/$/;"	e	enum:__anon55
ENET_TX_DESC_TABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    ENET_TX_DESC_TABLE              = DMA_TDTADDR_REG_OFFSET,                       \/*!< TX descriptor table *\/$/;"	e	enum:__anon55
ENET_TX_FLOWCONTROL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1145;"	d
ENET_TX_FLOWCONTROL_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1144;"	d
ENET_TX_FLOWCONTROL_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1143;"	d
ENET_TX_MODE_CUTTHROUGH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1380;"	d
ENET_TX_MODE_STOREFORWARD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1379;"	d
ENET_TX_STATE_CLOSING	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1345;"	d
ENET_TX_STATE_FETCHING	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1341;"	d
ENET_TX_STATE_READING	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1343;"	d
ENET_TX_STATE_STOPPED	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1340;"	d
ENET_TX_STATE_SUSPENDED	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1344;"	d
ENET_TX_STATE_WAITING	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1342;"	d
ENET_TX_THRESHOLD_128BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1361;"	d
ENET_TX_THRESHOLD_16BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1367;"	d
ENET_TX_THRESHOLD_192BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1362;"	d
ENET_TX_THRESHOLD_24BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1366;"	d
ENET_TX_THRESHOLD_256BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1363;"	d
ENET_TX_THRESHOLD_32BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1365;"	d
ENET_TX_THRESHOLD_40BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1364;"	d
ENET_TX_THRESHOLD_64BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1360;"	d
ENET_TYPEFRAME_CRC_DROP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1035;"	d
ENET_TYPEFRAME_CRC_DROP_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1034;"	d
ENET_TYPEFRAME_CRC_DROP_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1033;"	d
ENET_UNICAST_FILTER_EITHER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1105;"	d
ENET_UNICAST_FILTER_HASH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1106;"	d
ENET_UNICAST_FILTER_HASH_MODE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1108;"	d
ENET_UNICAST_FILTER_PERFECT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1107;"	d
ENET_UNIQUE_PAUSEDETECT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1137;"	d
ENET_VLANTAGCOMPARISON_12BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1155;"	d
ENET_VLANTAGCOMPARISON_16BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1156;"	d
ENET_WATCHDOG_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1038;"	d
ENET_WATCHDOG_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1037;"	d
ENET_WKUP_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^ENET_WKUP_IRQHandler             $/;"	l
ENET_WKUP_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^ENET_WKUP_IRQHandler             $/;"	l
ENET_WKUP_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^ENET_WKUP_IRQHandler             $/;"	l
ENET_WKUP_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^ENET_WKUP_IRQHandler             $/;"	l
ENET_WKUP_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    ENET_WKUP_IRQn               = 62,     \/*!< ENET wakeup through EXTI line interrupt                  *\/$/;"	e	enum:IRQn
ENET_WUM_FLAG_MPKR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1161;"	d
ENET_WUM_FLAG_WUFFRPR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1159;"	d
ENET_WUM_FLAG_WUFR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1160;"	d
ENET_WUM_GLOBAL_UNICAST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1165;"	d
ENET_WUM_MAGIC_PACKET_FRAME	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1163;"	d
ENET_WUM_POWER_DOWN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1162;"	d
ENET_WUM_WAKE_UP_FRAME	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1164;"	d
ENET_ZERO_QUANTA_PAUSE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1134;"	d
ENET_ZERO_QUANTA_PAUSE_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1133;"	d
ENET_ZERO_QUANTA_PAUSE_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1132;"	d
ENG_LANGID	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_enum.h	81;"	d
ENUM_DEFAULT	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    ENUM_DEFAULT = 0U,$/;"	e	enum:__anon189
ENUM_DEV_CONFIGURED	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    ENUM_DEV_CONFIGURED$/;"	e	enum:__anon189
ENUM_GET_CFG_DESC	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    ENUM_GET_CFG_DESC,$/;"	e	enum:__anon189
ENUM_GET_CFG_DESC_SET	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    ENUM_GET_CFG_DESC_SET,$/;"	e	enum:__anon189
ENUM_GET_DEV_DESC	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    ENUM_GET_DEV_DESC,$/;"	e	enum:__anon189
ENUM_GET_MTP_STR	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    ENUM_GET_MTP_STR,$/;"	e	enum:__anon189
ENUM_GET_STR_DESC	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    ENUM_GET_STR_DESC,$/;"	e	enum:__anon189
ENUM_SET_ADDR	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    ENUM_SET_ADDR,$/;"	e	enum:__anon189
ENUM_SET_CONFIGURATION	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    ENUM_SET_CONFIGURATION,$/;"	e	enum:__anon189
EP0MPL_16	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	632;"	d
EP0MPL_32	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	631;"	d
EP0MPL_64	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	630;"	d
EP0MPL_8	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	633;"	d
EP0_IN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	652;"	d
EP0_MAXLEN	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_dev.c	/^static const uint8_t EP0_MAXLEN[4] = {$/;"	v	file:
EP0_OUT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	651;"	d
EP1_IN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	654;"	d
EP1_OUT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	653;"	d
EP2_IN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	656;"	d
EP2_OUT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	655;"	d
EP3_IN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	658;"	d
EP3_OUT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	657;"	d
EP4_IN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	660;"	d
EP4_OUT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	659;"	d
EP5_IN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	662;"	d
EP5_OUT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	661;"	d
EP_DIR	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	51;"	d
EP_ID	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	50;"	d
EP_IN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_dev.h	43;"	d
EP_OUT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_dev.h	44;"	d
ERASE	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	65;"	d
ERROR	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrStatus;$/;"	e	enum:__anon34
ERR_ERRN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	576;"	d
ERR_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	330;"	d
ETH_DMARXDESC_SIZE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1444;"	d
ETH_DMARXDESC_SIZE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1447;"	d
ETH_DMATXDESC_SIZE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1443;"	d
ETH_DMATXDESC_SIZE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1446;"	d
ETH_WAKEUP_REGISTER_LENGTH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1451;"	d
EXCCNT	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t EXCCNT;                  \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Register         *\/$/;"	m	struct:__anon27
EXMC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	45;"	d
EXMC_ACCESS_MODE_A	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	397;"	d
EXMC_ACCESS_MODE_B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	398;"	d
EXMC_ACCESS_MODE_C	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	399;"	d
EXMC_ACCESS_MODE_D	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	400;"	d
EXMC_ALE_RE_DELAY_10_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	460;"	d
EXMC_ALE_RE_DELAY_11_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	461;"	d
EXMC_ALE_RE_DELAY_12_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	462;"	d
EXMC_ALE_RE_DELAY_13_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	463;"	d
EXMC_ALE_RE_DELAY_14_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	464;"	d
EXMC_ALE_RE_DELAY_15_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	465;"	d
EXMC_ALE_RE_DELAY_16_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	466;"	d
EXMC_ALE_RE_DELAY_1_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	451;"	d
EXMC_ALE_RE_DELAY_2_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	452;"	d
EXMC_ALE_RE_DELAY_3_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	453;"	d
EXMC_ALE_RE_DELAY_4_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	454;"	d
EXMC_ALE_RE_DELAY_5_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	455;"	d
EXMC_ALE_RE_DELAY_6_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	456;"	d
EXMC_ALE_RE_DELAY_7_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	457;"	d
EXMC_ALE_RE_DELAY_8_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	458;"	d
EXMC_ALE_RE_DELAY_9_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	459;"	d
EXMC_ASYN_WRITE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	643;"	d
EXMC_BANK0_NORSRAM_REGION0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	633;"	d
EXMC_BANK0_NORSRAM_REGION1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	634;"	d
EXMC_BANK0_NORSRAM_REGION2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	635;"	d
EXMC_BANK0_NORSRAM_REGION3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	636;"	d
EXMC_BANK1_NAND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	655;"	d
EXMC_BANK2_NAND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	656;"	d
EXMC_BANK3_PCCARD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	657;"	d
EXMC_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	315;"	d
EXMC_CAS_LATENCY_1_SDCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	506;"	d
EXMC_CAS_LATENCY_2_SDCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	507;"	d
EXMC_CAS_LATENCY_3_SDCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	508;"	d
EXMC_CLE_RE_DELAY_10_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	479;"	d
EXMC_CLE_RE_DELAY_11_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	480;"	d
EXMC_CLE_RE_DELAY_12_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	481;"	d
EXMC_CLE_RE_DELAY_13_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	482;"	d
EXMC_CLE_RE_DELAY_14_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	483;"	d
EXMC_CLE_RE_DELAY_15_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	484;"	d
EXMC_CLE_RE_DELAY_16_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	485;"	d
EXMC_CLE_RE_DELAY_1_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	470;"	d
EXMC_CLE_RE_DELAY_2_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	471;"	d
EXMC_CLE_RE_DELAY_3_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	472;"	d
EXMC_CLE_RE_DELAY_4_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	473;"	d
EXMC_CLE_RE_DELAY_5_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	474;"	d
EXMC_CLE_RE_DELAY_6_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	475;"	d
EXMC_CLE_RE_DELAY_7_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	476;"	d
EXMC_CLE_RE_DELAY_8_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	477;"	d
EXMC_CLE_RE_DELAY_9_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	478;"	d
EXMC_CLOCK_SYN_MODE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	639;"	d
EXMC_CLOCK_UNCONDITIONALLY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	640;"	d
EXMC_CRAM_AUTO_SPLIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	378;"	d
EXMC_CRAM_PAGE_SIZE_1024_BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	382;"	d
EXMC_CRAM_PAGE_SIZE_128_BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	379;"	d
EXMC_CRAM_PAGE_SIZE_256_BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	380;"	d
EXMC_CRAM_PAGE_SIZE_512_BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	381;"	d
EXMC_DATALAT_10_CLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	412;"	d
EXMC_DATALAT_11_CLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	413;"	d
EXMC_DATALAT_12_CLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	414;"	d
EXMC_DATALAT_13_CLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	415;"	d
EXMC_DATALAT_14_CLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	416;"	d
EXMC_DATALAT_15_CLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	417;"	d
EXMC_DATALAT_16_CLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	418;"	d
EXMC_DATALAT_17_CLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	419;"	d
EXMC_DATALAT_2_CLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	404;"	d
EXMC_DATALAT_3_CLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	405;"	d
EXMC_DATALAT_4_CLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	406;"	d
EXMC_DATALAT_5_CLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	407;"	d
EXMC_DATALAT_6_CLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	408;"	d
EXMC_DATALAT_7_CLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	409;"	d
EXMC_DATALAT_8_CLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	410;"	d
EXMC_DATALAT_9_CLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	411;"	d
EXMC_ECC_SIZE_1024BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	444;"	d
EXMC_ECC_SIZE_2048BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	445;"	d
EXMC_ECC_SIZE_256BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	442;"	d
EXMC_ECC_SIZE_4096BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	446;"	d
EXMC_ECC_SIZE_512BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	443;"	d
EXMC_ECC_SIZE_8192BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	447;"	d
EXMC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^EXMC_IRQHandler                   $/;"	l
EXMC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^EXMC_IRQHandler                   $/;"	l
EXMC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^EXMC_IRQHandler                   $/;"	l
EXMC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^EXMC_IRQHandler                   $/;"	l
EXMC_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    EXMC_IRQn                    = 48,     \/*!< EXMC interrupt                                           *\/$/;"	e	enum:IRQn
EXMC_MEMORY_TYPE_NOR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	393;"	d
EXMC_MEMORY_TYPE_PSRAM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	392;"	d
EXMC_MEMORY_TYPE_SRAM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	391;"	d
EXMC_NAND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	47;"	d
EXMC_NAND_DATABUS_WIDTH_16B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	490;"	d
EXMC_NAND_DATABUS_WIDTH_8B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	489;"	d
EXMC_NAND_PCCARD_FLAG_FALL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	695;"	d
EXMC_NAND_PCCARD_FLAG_FIFOE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	696;"	d
EXMC_NAND_PCCARD_FLAG_LEVEL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	694;"	d
EXMC_NAND_PCCARD_FLAG_RISE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	693;"	d
EXMC_NAND_PCCARD_INT_FLAG_FALL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	703;"	d
EXMC_NAND_PCCARD_INT_FLAG_LEVEL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	702;"	d
EXMC_NAND_PCCARD_INT_FLAG_RISE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	701;"	d
EXMC_NECC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	371;"	d
EXMC_NECC1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	74;"	d
EXMC_NECC2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	80;"	d
EXMC_NECC_ECC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	180;"	d
EXMC_NOR_DATABUS_WIDTH_16B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	387;"	d
EXMC_NOR_DATABUS_WIDTH_8B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	386;"	d
EXMC_NOR_PSRAM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	46;"	d
EXMC_NPATCFG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	370;"	d
EXMC_NPATCFG1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	73;"	d
EXMC_NPATCFG2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	79;"	d
EXMC_NPATCFG3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	85;"	d
EXMC_NPATCFG_ATTHIZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	171;"	d
EXMC_NPATCFG_ATTHLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	170;"	d
EXMC_NPATCFG_ATTSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	168;"	d
EXMC_NPATCFG_ATTWAIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	169;"	d
EXMC_NPCTCFG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	369;"	d
EXMC_NPCTCFG1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	72;"	d
EXMC_NPCTCFG2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	78;"	d
EXMC_NPCTCFG3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	84;"	d
EXMC_NPCTCFG_COMHIZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	165;"	d
EXMC_NPCTCFG_COMHLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	164;"	d
EXMC_NPCTCFG_COMSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	162;"	d
EXMC_NPCTCFG_COMWAIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	163;"	d
EXMC_NPCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	367;"	d
EXMC_NPCTL1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	70;"	d
EXMC_NPCTL2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	76;"	d
EXMC_NPCTL3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	82;"	d
EXMC_NPCTL_ATR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	149;"	d
EXMC_NPCTL_CTR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	148;"	d
EXMC_NPCTL_ECCEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	147;"	d
EXMC_NPCTL_ECCSZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	150;"	d
EXMC_NPCTL_NDBKEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	144;"	d
EXMC_NPCTL_NDTP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	145;"	d
EXMC_NPCTL_NDW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	146;"	d
EXMC_NPCTL_NDWTEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	143;"	d
EXMC_NPINTEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	368;"	d
EXMC_NPINTEN1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	71;"	d
EXMC_NPINTEN2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	77;"	d
EXMC_NPINTEN3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	83;"	d
EXMC_NPINTEN_FFEPT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	159;"	d
EXMC_NPINTEN_INTFEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	158;"	d
EXMC_NPINTEN_INTFS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	155;"	d
EXMC_NPINTEN_INTHEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	157;"	d
EXMC_NPINTEN_INTHS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	154;"	d
EXMC_NPINTEN_INTREN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	156;"	d
EXMC_NPINTEN_INTRS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	153;"	d
EXMC_NWAIT_CONFIG_BEFORE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	647;"	d
EXMC_NWAIT_CONFIG_DURING	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	648;"	d
EXMC_NWAIT_POLARITY_HIGH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	652;"	d
EXMC_NWAIT_POLARITY_LOW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	651;"	d
EXMC_PCCARD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	48;"	d
EXMC_PIOTCFG3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	86;"	d
EXMC_PIOTCFG3_IOHIZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	177;"	d
EXMC_PIOTCFG3_IOHLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	176;"	d
EXMC_PIOTCFG3_IOSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	174;"	d
EXMC_PIOTCFG3_IOWAIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	175;"	d
EXMC_PIPELINE_DELAY_0_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	494;"	d
EXMC_PIPELINE_DELAY_1_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	495;"	d
EXMC_PIPELINE_DELAY_2_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	496;"	d
EXMC_SDARI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	96;"	d
EXMC_SDARI_ARINTV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	211;"	d
EXMC_SDARI_REC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	210;"	d
EXMC_SDARI_REIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	212;"	d
EXMC_SDCLK_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	500;"	d
EXMC_SDCLK_PERIODS_2_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	501;"	d
EXMC_SDCLK_PERIODS_3_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	502;"	d
EXMC_SDCMD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	95;"	d
EXMC_SDCMD_CMD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	203;"	d
EXMC_SDCMD_DS0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	205;"	d
EXMC_SDCMD_DS1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	204;"	d
EXMC_SDCMD_MRC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	207;"	d
EXMC_SDCMD_NARF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	206;"	d
EXMC_SDCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	373;"	d
EXMC_SDCTL0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	89;"	d
EXMC_SDCTL1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	92;"	d
EXMC_SDCTL_BRSTRD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	190;"	d
EXMC_SDCTL_CAW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	183;"	d
EXMC_SDCTL_CL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	187;"	d
EXMC_SDCTL_NBK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	186;"	d
EXMC_SDCTL_PIPED	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	191;"	d
EXMC_SDCTL_RAW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	184;"	d
EXMC_SDCTL_SDCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	189;"	d
EXMC_SDCTL_SDW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	185;"	d
EXMC_SDCTL_WPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	188;"	d
EXMC_SDRAM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	49;"	d
EXMC_SDRAM_0_DELAY_CELL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	559;"	d
EXMC_SDRAM_10_DELAY_CELL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	569;"	d
EXMC_SDRAM_11_DELAY_CELL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	570;"	d
EXMC_SDRAM_12_DELAY_CELL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	571;"	d
EXMC_SDRAM_13_DELAY_CELL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	572;"	d
EXMC_SDRAM_14_DELAY_CELL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	573;"	d
EXMC_SDRAM_15_DELAY_CELL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	574;"	d
EXMC_SDRAM_1_DELAY_CELL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	560;"	d
EXMC_SDRAM_2_DELAY_CELL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	561;"	d
EXMC_SDRAM_2_INTER_BANK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	664;"	d
EXMC_SDRAM_3_DELAY_CELL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	562;"	d
EXMC_SDRAM_4_DELAY_CELL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	563;"	d
EXMC_SDRAM_4_INTER_BANK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	665;"	d
EXMC_SDRAM_5_DELAY_CELL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	564;"	d
EXMC_SDRAM_6_DELAY_CELL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	565;"	d
EXMC_SDRAM_7_DELAY_CELL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	566;"	d
EXMC_SDRAM_8_DELAY_CELL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	567;"	d
EXMC_SDRAM_9_DELAY_CELL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	568;"	d
EXMC_SDRAM_AUTO_REFLESH_10_SDCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	540;"	d
EXMC_SDRAM_AUTO_REFLESH_11_SDCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	541;"	d
EXMC_SDRAM_AUTO_REFLESH_12_SDCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	542;"	d
EXMC_SDRAM_AUTO_REFLESH_13_SDCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	543;"	d
EXMC_SDRAM_AUTO_REFLESH_14_SDCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	544;"	d
EXMC_SDRAM_AUTO_REFLESH_15_SDCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	545;"	d
EXMC_SDRAM_AUTO_REFLESH_1_SDCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	531;"	d
EXMC_SDRAM_AUTO_REFLESH_2_SDCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	532;"	d
EXMC_SDRAM_AUTO_REFLESH_3_SDCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	533;"	d
EXMC_SDRAM_AUTO_REFLESH_4_SDCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	534;"	d
EXMC_SDRAM_AUTO_REFLESH_5_SDCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	535;"	d
EXMC_SDRAM_AUTO_REFLESH_6_SDCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	536;"	d
EXMC_SDRAM_AUTO_REFLESH_7_SDCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	537;"	d
EXMC_SDRAM_AUTO_REFLESH_8_SDCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	538;"	d
EXMC_SDRAM_AUTO_REFLESH_9_SDCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	539;"	d
EXMC_SDRAM_AUTO_REFRESH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	552;"	d
EXMC_SDRAM_CLOCK_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	550;"	d
EXMC_SDRAM_COW_ADDRESS_10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	526;"	d
EXMC_SDRAM_COW_ADDRESS_11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	527;"	d
EXMC_SDRAM_COW_ADDRESS_8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	524;"	d
EXMC_SDRAM_COW_ADDRESS_9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	525;"	d
EXMC_SDRAM_DATABUS_WIDTH_16B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	513;"	d
EXMC_SDRAM_DATABUS_WIDTH_32B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	514;"	d
EXMC_SDRAM_DATABUS_WIDTH_8B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	512;"	d
EXMC_SDRAM_DEVICE0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	660;"	d
EXMC_SDRAM_DEVICE0_SELECT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	669;"	d
EXMC_SDRAM_DEVICE0_UNSELECT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	668;"	d
EXMC_SDRAM_DEVICE1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	661;"	d
EXMC_SDRAM_DEVICE1_SELECT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	673;"	d
EXMC_SDRAM_DEVICE1_UNSELECT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	672;"	d
EXMC_SDRAM_DEVICE_NORMAL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	676;"	d
EXMC_SDRAM_DEVICE_POWER_DOWN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	678;"	d
EXMC_SDRAM_DEVICE_SELF_REFRESH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	677;"	d
EXMC_SDRAM_FLAG_NREADY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	698;"	d
EXMC_SDRAM_FLAG_REFRESH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	697;"	d
EXMC_SDRAM_INT_FLAG_REFRESH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	704;"	d
EXMC_SDRAM_LOAD_MODE_REGISTER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	553;"	d
EXMC_SDRAM_NORMAL_OPERATION	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	549;"	d
EXMC_SDRAM_POWERDOWN_ENTRY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	555;"	d
EXMC_SDRAM_PRECHARGE_ALL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	551;"	d
EXMC_SDRAM_READSAMPLE_0_EXTRAHCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	681;"	d
EXMC_SDRAM_READSAMPLE_1_EXTRAHCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	682;"	d
EXMC_SDRAM_ROW_ADDRESS_11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	518;"	d
EXMC_SDRAM_ROW_ADDRESS_12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	519;"	d
EXMC_SDRAM_ROW_ADDRESS_13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	520;"	d
EXMC_SDRAM_SELF_REFRESH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	554;"	d
EXMC_SDRSCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	98;"	d
EXMC_SDRSCTL_RSEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	221;"	d
EXMC_SDRSCTL_SDSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	223;"	d
EXMC_SDRSCTL_SSCR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	222;"	d
EXMC_SDSDAT_NRDY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	218;"	d
EXMC_SDSDAT_REIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	215;"	d
EXMC_SDSDAT_STA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	216;"	d
EXMC_SDSDAT_STA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	217;"	d
EXMC_SDSTAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	97;"	d
EXMC_SDTCFG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	374;"	d
EXMC_SDTCFG0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	90;"	d
EXMC_SDTCFG1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	93;"	d
EXMC_SDTCFG_ARFD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	197;"	d
EXMC_SDTCFG_LMRD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	194;"	d
EXMC_SDTCFG_RASD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	196;"	d
EXMC_SDTCFG_RCD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	200;"	d
EXMC_SDTCFG_RPD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	199;"	d
EXMC_SDTCFG_WRD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	198;"	d
EXMC_SDTCFG_XSRD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	195;"	d
EXMC_SEND_COMMAND_FLAG_RDID	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	689;"	d
EXMC_SEND_COMMAND_FLAG_SC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	690;"	d
EXMC_SIDH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	105;"	d
EXMC_SIDL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	104;"	d
EXMC_SIDL_SIDH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	247;"	d
EXMC_SIDL_SIDL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	244;"	d
EXMC_SINIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	101;"	d
EXMC_SINIT_ARDBIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	227;"	d
EXMC_SINIT_CMDBIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	226;"	d
EXMC_SINIT_IDL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	228;"	d
EXMC_SINIT_POL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	229;"	d
EXMC_SNCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	363;"	d
EXMC_SNCTL0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	53;"	d
EXMC_SNCTL1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	57;"	d
EXMC_SNCTL2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	61;"	d
EXMC_SNCTL3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	65;"	d
EXMC_SNCTL_ASYNCWTEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	121;"	d
EXMC_SNCTL_CCK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	124;"	d
EXMC_SNCTL_CPS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	122;"	d
EXMC_SNCTL_EXMODEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	120;"	d
EXMC_SNCTL_NRBKEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	109;"	d
EXMC_SNCTL_NREN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	113;"	d
EXMC_SNCTL_NRMUX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	110;"	d
EXMC_SNCTL_NRTP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	111;"	d
EXMC_SNCTL_NRW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	112;"	d
EXMC_SNCTL_NRWTCFG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	117;"	d
EXMC_SNCTL_NRWTEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	119;"	d
EXMC_SNCTL_NRWTPOL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	115;"	d
EXMC_SNCTL_SBRSTEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	114;"	d
EXMC_SNCTL_SYNCWR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	123;"	d
EXMC_SNCTL_WEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	118;"	d
EXMC_SNCTL_WRAPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	116;"	d
EXMC_SNTCFG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	364;"	d
EXMC_SNTCFG0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	54;"	d
EXMC_SNTCFG1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	58;"	d
EXMC_SNTCFG2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	62;"	d
EXMC_SNTCFG3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	66;"	d
EXMC_SNTCFG_AHLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	128;"	d
EXMC_SNTCFG_ASET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	127;"	d
EXMC_SNTCFG_ASYNCMOD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	133;"	d
EXMC_SNTCFG_BUSLAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	130;"	d
EXMC_SNTCFG_CKDIV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	131;"	d
EXMC_SNTCFG_DLAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	132;"	d
EXMC_SNTCFG_DSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	129;"	d
EXMC_SNWTCFG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	365;"	d
EXMC_SNWTCFG0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	55;"	d
EXMC_SNWTCFG1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	59;"	d
EXMC_SNWTCFG2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	63;"	d
EXMC_SNWTCFG3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	67;"	d
EXMC_SNWTCFG_WAHLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	137;"	d
EXMC_SNWTCFG_WASET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	136;"	d
EXMC_SNWTCFG_WASYNCMOD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	140;"	d
EXMC_SNWTCFG_WBUSLAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	139;"	d
EXMC_SNWTCFG_WDSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	138;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_10B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	594;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_11B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	595;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_12B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	596;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_13B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	597;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_14B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	598;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_15B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	599;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_16B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	600;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_17B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	601;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_18B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	602;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_19B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	603;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_1B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	585;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_20B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	604;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_21B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	605;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_22B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	606;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_23B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	607;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_24B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	608;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_25B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	609;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_26B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	610;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_2B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	586;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_3B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	587;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_4B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	588;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_5B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	589;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_6B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	590;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_7B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	591;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_8B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	592;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_9B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	593;"	d
EXMC_SQPIPSRAM_COMMAND_LENGTH_16B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	616;"	d
EXMC_SQPIPSRAM_COMMAND_LENGTH_4B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	614;"	d
EXMC_SQPIPSRAM_COMMAND_LENGTH_8B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	615;"	d
EXMC_SQPIPSRAM_ID_LENGTH_16B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	580;"	d
EXMC_SQPIPSRAM_ID_LENGTH_32B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	579;"	d
EXMC_SQPIPSRAM_ID_LENGTH_64B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	578;"	d
EXMC_SQPIPSRAM_ID_LENGTH_8B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	581;"	d
EXMC_SQPIPSRAM_READ_MODE_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	620;"	d
EXMC_SQPIPSRAM_READ_MODE_QPI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	623;"	d
EXMC_SQPIPSRAM_READ_MODE_SPI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	621;"	d
EXMC_SQPIPSRAM_READ_MODE_SQPI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	622;"	d
EXMC_SQPIPSRAM_SAMPLE_FALLING_EDGE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	686;"	d
EXMC_SQPIPSRAM_SAMPLE_RISING_EDGE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	685;"	d
EXMC_SQPIPSRAM_WRITE_MODE_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	627;"	d
EXMC_SQPIPSRAM_WRITE_MODE_QPI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	630;"	d
EXMC_SQPIPSRAM_WRITE_MODE_SPI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	628;"	d
EXMC_SQPIPSRAM_WRITE_MODE_SQPI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	629;"	d
EXMC_SRCMD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	102;"	d
EXMC_SRCMD_RCMD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	232;"	d
EXMC_SRCMD_RDID	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	235;"	d
EXMC_SRCMD_RMODE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	234;"	d
EXMC_SRCMD_RWAITCYCLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	233;"	d
EXMC_SWCMD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	103;"	d
EXMC_SWCMD_SC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	241;"	d
EXMC_SWCMD_WCMD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	238;"	d
EXMC_SWCMD_WMODE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	240;"	d
EXMC_SWCMD_WWAITCYCLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	239;"	d
EXMC_SYN_CLOCK_RATIO_10_CLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	432;"	d
EXMC_SYN_CLOCK_RATIO_11_CLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	433;"	d
EXMC_SYN_CLOCK_RATIO_12_CLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	434;"	d
EXMC_SYN_CLOCK_RATIO_13_CLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	435;"	d
EXMC_SYN_CLOCK_RATIO_14_CLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	436;"	d
EXMC_SYN_CLOCK_RATIO_15_CLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	437;"	d
EXMC_SYN_CLOCK_RATIO_16_CLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	438;"	d
EXMC_SYN_CLOCK_RATIO_2_CLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	424;"	d
EXMC_SYN_CLOCK_RATIO_3_CLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	425;"	d
EXMC_SYN_CLOCK_RATIO_4_CLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	426;"	d
EXMC_SYN_CLOCK_RATIO_5_CLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	427;"	d
EXMC_SYN_CLOCK_RATIO_6_CLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	428;"	d
EXMC_SYN_CLOCK_RATIO_7_CLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	429;"	d
EXMC_SYN_CLOCK_RATIO_8_CLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	430;"	d
EXMC_SYN_CLOCK_RATIO_9_CLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	431;"	d
EXMC_SYN_CLOCK_RATIO_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	423;"	d
EXMC_SYN_WRITE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	644;"	d
EXTERNAL_TRIGGER_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	222;"	d
EXTERNAL_TRIGGER_FALLING	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	224;"	d
EXTERNAL_TRIGGER_RISING	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	223;"	d
EXTERNAL_TRIGGER_RISING_FALLING	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	225;"	d
EXTI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	43;"	d
EXTI0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^EXTI0_IRQHandler                  $/;"	l
EXTI0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^EXTI0_IRQHandler                  $/;"	l
EXTI0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^EXTI0_IRQHandler                  $/;"	l
EXTI0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^EXTI0_IRQHandler$/;"	l
EXTI0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^EXTI0_IRQHandler$/;"	l
EXTI0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^EXTI0_IRQHandler$/;"	l
EXTI0_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    EXTI0_IRQn                   = 6,      \/*!< EXTI line 0 interrupts                                   *\/$/;"	e	enum:IRQn
EXTI10_15_IRQHandler	.\Template\bsp\moto\bsp_encoder.c	/^void EXTI10_15_IRQHandler(void)$/;"	f
EXTI10_15_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^EXTI10_15_IRQHandler              $/;"	l
EXTI10_15_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^EXTI10_15_IRQHandler              $/;"	l
EXTI10_15_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^EXTI10_15_IRQHandler              $/;"	l
EXTI10_15_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^EXTI10_15_IRQHandler              $/;"	l
EXTI10_15_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^EXTI10_15_IRQHandler              $/;"	l
EXTI10_15_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^EXTI10_15_IRQHandler              $/;"	l
EXTI10_15_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    EXTI10_15_IRQn               = 40,     \/*!< EXTI[15:10] interrupts                                   *\/$/;"	e	enum:IRQn
EXTI1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^EXTI1_IRQHandler                 $/;"	l
EXTI1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^EXTI1_IRQHandler                 $/;"	l
EXTI1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^EXTI1_IRQHandler                 $/;"	l
EXTI1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^EXTI1_IRQHandler$/;"	l
EXTI1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^EXTI1_IRQHandler$/;"	l
EXTI1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^EXTI1_IRQHandler$/;"	l
EXTI1_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    EXTI1_IRQn                   = 7,      \/*!< EXTI line 1 interrupts                                   *\/$/;"	e	enum:IRQn
EXTI2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^EXTI2_IRQHandler                $/;"	l
EXTI2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^EXTI2_IRQHandler                $/;"	l
EXTI2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^EXTI2_IRQHandler                $/;"	l
EXTI2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^EXTI2_IRQHandler                  $/;"	l
EXTI2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^EXTI2_IRQHandler                  $/;"	l
EXTI2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^EXTI2_IRQHandler                  $/;"	l
EXTI2_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    EXTI2_IRQn                   = 8,      \/*!< EXTI line 2 interrupts                                   *\/$/;"	e	enum:IRQn
EXTI3_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^EXTI3_IRQHandler                 $/;"	l
EXTI3_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^EXTI3_IRQHandler                 $/;"	l
EXTI3_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^EXTI3_IRQHandler                 $/;"	l
EXTI3_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^EXTI3_IRQHandler$/;"	l
EXTI3_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^EXTI3_IRQHandler$/;"	l
EXTI3_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^EXTI3_IRQHandler$/;"	l
EXTI3_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    EXTI3_IRQn                   = 9,      \/*!< EXTI line 3 interrupts                                   *\/$/;"	e	enum:IRQn
EXTI4_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^EXTI4_IRQHandler                  $/;"	l
EXTI4_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^EXTI4_IRQHandler                  $/;"	l
EXTI4_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^EXTI4_IRQHandler                  $/;"	l
EXTI4_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^EXTI4_IRQHandler$/;"	l
EXTI4_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^EXTI4_IRQHandler$/;"	l
EXTI4_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^EXTI4_IRQHandler$/;"	l
EXTI4_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    EXTI4_IRQn                   = 10,     \/*!< EXTI line 4 interrupts                                   *\/$/;"	e	enum:IRQn
EXTI5_9_IRQHandler	.\Template\bsp\moto\bsp_encoder.c	/^void EXTI5_9_IRQHandler(void)$/;"	f
EXTI5_9_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^EXTI5_9_IRQHandler                $/;"	l
EXTI5_9_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^EXTI5_9_IRQHandler                $/;"	l
EXTI5_9_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^EXTI5_9_IRQHandler                $/;"	l
EXTI5_9_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^EXTI5_9_IRQHandler                $/;"	l
EXTI5_9_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^EXTI5_9_IRQHandler                $/;"	l
EXTI5_9_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^EXTI5_9_IRQHandler                $/;"	l
EXTI5_9_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    EXTI5_9_IRQn                 = 23,     \/*!< EXTI[9:5] interrupts                                     *\/$/;"	e	enum:IRQn
EXTISS0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	108;"	d
EXTISS1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	109;"	d
EXTISS2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	110;"	d
EXTISS3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	111;"	d
EXTI_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	/^    EXTI_0      = BIT(0),                                     \/*!< EXTI line 0 *\/$/;"	e	enum:__anon81
EXTI_1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	/^    EXTI_1      = BIT(1),                                     \/*!< EXTI line 1 *\/$/;"	e	enum:__anon81
EXTI_10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	/^    EXTI_10     = BIT(10),                                    \/*!< EXTI line 10 *\/$/;"	e	enum:__anon81
EXTI_11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	/^    EXTI_11     = BIT(11),                                    \/*!< EXTI line 11 *\/$/;"	e	enum:__anon81
EXTI_12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	/^    EXTI_12     = BIT(12),                                    \/*!< EXTI line 12 *\/$/;"	e	enum:__anon81
EXTI_13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	/^    EXTI_13     = BIT(13),                                    \/*!< EXTI line 13 *\/$/;"	e	enum:__anon81
EXTI_14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	/^    EXTI_14     = BIT(14),                                    \/*!< EXTI line 14 *\/$/;"	e	enum:__anon81
EXTI_15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	/^    EXTI_15     = BIT(15),                                    \/*!< EXTI line 15 *\/$/;"	e	enum:__anon81
EXTI_16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	/^    EXTI_16     = BIT(16),                                    \/*!< EXTI line 16 *\/$/;"	e	enum:__anon81
EXTI_17	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	/^    EXTI_17     = BIT(17),                                    \/*!< EXTI line 17 *\/$/;"	e	enum:__anon81
EXTI_18	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	/^    EXTI_18     = BIT(18),                                    \/*!< EXTI line 18 *\/$/;"	e	enum:__anon81
EXTI_19	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	/^    EXTI_19     = BIT(19),                                    \/*!< EXTI line 19 *\/$/;"	e	enum:__anon81
EXTI_2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	/^    EXTI_2      = BIT(2),                                     \/*!< EXTI line 2 *\/$/;"	e	enum:__anon81
EXTI_20	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	/^    EXTI_20     = BIT(20),                                    \/*!< EXTI line 20 *\/    $/;"	e	enum:__anon81
EXTI_21	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	/^    EXTI_21     = BIT(21),                                    \/*!< EXTI line 21 *\/$/;"	e	enum:__anon81
EXTI_22	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	/^    EXTI_22     = BIT(22)                                     \/*!< EXTI line 22 *\/$/;"	e	enum:__anon81
EXTI_3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	/^    EXTI_3      = BIT(3),                                     \/*!< EXTI line 3 *\/$/;"	e	enum:__anon81
EXTI_4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	/^    EXTI_4      = BIT(4),                                     \/*!< EXTI line 4 *\/$/;"	e	enum:__anon81
EXTI_5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	/^    EXTI_5      = BIT(5),                                     \/*!< EXTI line 5 *\/$/;"	e	enum:__anon81
EXTI_6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	/^    EXTI_6      = BIT(6),                                     \/*!< EXTI line 6 *\/$/;"	e	enum:__anon81
EXTI_7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	/^    EXTI_7      = BIT(7),                                     \/*!< EXTI line 7 *\/$/;"	e	enum:__anon81
EXTI_8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	/^    EXTI_8      = BIT(8),                                     \/*!< EXTI line 8 *\/$/;"	e	enum:__anon81
EXTI_9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	/^    EXTI_9      = BIT(9),                                     \/*!< EXTI line 9 *\/$/;"	e	enum:__anon81
EXTI_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	335;"	d
EXTI_EVEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	47;"	d
EXTI_EVENT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	/^    EXTI_EVENT                                                \/*!< EXTI event mode *\/$/;"	e	enum:__anon82
EXTI_EVEN_EVEN0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	80;"	d
EXTI_EVEN_EVEN1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	81;"	d
EXTI_EVEN_EVEN10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	90;"	d
EXTI_EVEN_EVEN11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	91;"	d
EXTI_EVEN_EVEN12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	92;"	d
EXTI_EVEN_EVEN13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	93;"	d
EXTI_EVEN_EVEN14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	94;"	d
EXTI_EVEN_EVEN15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	95;"	d
EXTI_EVEN_EVEN16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	96;"	d
EXTI_EVEN_EVEN17	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	97;"	d
EXTI_EVEN_EVEN18	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	98;"	d
EXTI_EVEN_EVEN19	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	99;"	d
EXTI_EVEN_EVEN2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	82;"	d
EXTI_EVEN_EVEN20	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	100;"	d
EXTI_EVEN_EVEN21	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	101;"	d
EXTI_EVEN_EVEN22	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	102;"	d
EXTI_EVEN_EVEN3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	83;"	d
EXTI_EVEN_EVEN4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	84;"	d
EXTI_EVEN_EVEN5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	85;"	d
EXTI_EVEN_EVEN6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	86;"	d
EXTI_EVEN_EVEN7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	87;"	d
EXTI_EVEN_EVEN8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	88;"	d
EXTI_EVEN_EVEN9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	89;"	d
EXTI_FTEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	49;"	d
EXTI_FTEN_FTEN0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	130;"	d
EXTI_FTEN_FTEN1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	131;"	d
EXTI_FTEN_FTEN10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	140;"	d
EXTI_FTEN_FTEN11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	141;"	d
EXTI_FTEN_FTEN12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	142;"	d
EXTI_FTEN_FTEN13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	143;"	d
EXTI_FTEN_FTEN14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	144;"	d
EXTI_FTEN_FTEN15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	145;"	d
EXTI_FTEN_FTEN16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	146;"	d
EXTI_FTEN_FTEN17	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	147;"	d
EXTI_FTEN_FTEN18	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	148;"	d
EXTI_FTEN_FTEN19	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	149;"	d
EXTI_FTEN_FTEN2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	132;"	d
EXTI_FTEN_FTEN20	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	150;"	d
EXTI_FTEN_FTEN21	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	151;"	d
EXTI_FTEN_FTEN22	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	152;"	d
EXTI_FTEN_FTEN3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	133;"	d
EXTI_FTEN_FTEN4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	134;"	d
EXTI_FTEN_FTEN5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	135;"	d
EXTI_FTEN_FTEN6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	136;"	d
EXTI_FTEN_FTEN7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	137;"	d
EXTI_FTEN_FTEN8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	138;"	d
EXTI_FTEN_FTEN9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	139;"	d
EXTI_INTEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	46;"	d
EXTI_INTEN_INTEN0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	55;"	d
EXTI_INTEN_INTEN1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	56;"	d
EXTI_INTEN_INTEN10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	65;"	d
EXTI_INTEN_INTEN11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	66;"	d
EXTI_INTEN_INTEN12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	67;"	d
EXTI_INTEN_INTEN13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	68;"	d
EXTI_INTEN_INTEN14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	69;"	d
EXTI_INTEN_INTEN15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	70;"	d
EXTI_INTEN_INTEN16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	71;"	d
EXTI_INTEN_INTEN17	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	72;"	d
EXTI_INTEN_INTEN18	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	73;"	d
EXTI_INTEN_INTEN19	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	74;"	d
EXTI_INTEN_INTEN2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	57;"	d
EXTI_INTEN_INTEN20	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	75;"	d
EXTI_INTEN_INTEN21	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	76;"	d
EXTI_INTEN_INTEN22	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	77;"	d
EXTI_INTEN_INTEN3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	58;"	d
EXTI_INTEN_INTEN4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	59;"	d
EXTI_INTEN_INTEN5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	60;"	d
EXTI_INTEN_INTEN6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	61;"	d
EXTI_INTEN_INTEN7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	62;"	d
EXTI_INTEN_INTEN8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	63;"	d
EXTI_INTEN_INTEN9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	64;"	d
EXTI_INTERRUPT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	/^    EXTI_INTERRUPT   = 0,                                     \/*!< EXTI interrupt mode *\/$/;"	e	enum:__anon82
EXTI_PD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	51;"	d
EXTI_PD_PD0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	180;"	d
EXTI_PD_PD1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	181;"	d
EXTI_PD_PD10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	190;"	d
EXTI_PD_PD11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	191;"	d
EXTI_PD_PD12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	192;"	d
EXTI_PD_PD13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	193;"	d
EXTI_PD_PD14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	194;"	d
EXTI_PD_PD15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	195;"	d
EXTI_PD_PD16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	196;"	d
EXTI_PD_PD17	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	197;"	d
EXTI_PD_PD18	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	198;"	d
EXTI_PD_PD19	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	199;"	d
EXTI_PD_PD2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	182;"	d
EXTI_PD_PD20	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	200;"	d
EXTI_PD_PD21	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	201;"	d
EXTI_PD_PD22	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	202;"	d
EXTI_PD_PD3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	183;"	d
EXTI_PD_PD4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	184;"	d
EXTI_PD_PD5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	185;"	d
EXTI_PD_PD6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	186;"	d
EXTI_PD_PD7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	187;"	d
EXTI_PD_PD8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	188;"	d
EXTI_PD_PD9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	189;"	d
EXTI_REG_RESET_VALUE	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exti.c	39;"	d	file:
EXTI_RTEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	48;"	d
EXTI_RTEN_RTEN0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	105;"	d
EXTI_RTEN_RTEN1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	106;"	d
EXTI_RTEN_RTEN10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	115;"	d
EXTI_RTEN_RTEN11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	116;"	d
EXTI_RTEN_RTEN12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	117;"	d
EXTI_RTEN_RTEN13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	118;"	d
EXTI_RTEN_RTEN14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	119;"	d
EXTI_RTEN_RTEN15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	120;"	d
EXTI_RTEN_RTEN16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	121;"	d
EXTI_RTEN_RTEN17	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	122;"	d
EXTI_RTEN_RTEN18	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	123;"	d
EXTI_RTEN_RTEN19	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	124;"	d
EXTI_RTEN_RTEN2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	107;"	d
EXTI_RTEN_RTEN20	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	125;"	d
EXTI_RTEN_RTEN21	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	126;"	d
EXTI_RTEN_RTEN22	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	127;"	d
EXTI_RTEN_RTEN3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	108;"	d
EXTI_RTEN_RTEN4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	109;"	d
EXTI_RTEN_RTEN5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	110;"	d
EXTI_RTEN_RTEN6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	111;"	d
EXTI_RTEN_RTEN7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	112;"	d
EXTI_RTEN_RTEN8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	113;"	d
EXTI_RTEN_RTEN9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	114;"	d
EXTI_SOURCE_GPIOA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	123;"	d
EXTI_SOURCE_GPIOB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	124;"	d
EXTI_SOURCE_GPIOC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	125;"	d
EXTI_SOURCE_GPIOD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	126;"	d
EXTI_SOURCE_GPIOE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	127;"	d
EXTI_SOURCE_GPIOF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	128;"	d
EXTI_SOURCE_GPIOG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	129;"	d
EXTI_SOURCE_GPIOH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	130;"	d
EXTI_SOURCE_GPIOI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	131;"	d
EXTI_SOURCE_PIN0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	134;"	d
EXTI_SOURCE_PIN1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	135;"	d
EXTI_SOURCE_PIN10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	144;"	d
EXTI_SOURCE_PIN11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	145;"	d
EXTI_SOURCE_PIN12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	146;"	d
EXTI_SOURCE_PIN13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	147;"	d
EXTI_SOURCE_PIN14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	148;"	d
EXTI_SOURCE_PIN15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	149;"	d
EXTI_SOURCE_PIN2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	136;"	d
EXTI_SOURCE_PIN3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	137;"	d
EXTI_SOURCE_PIN4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	138;"	d
EXTI_SOURCE_PIN5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	139;"	d
EXTI_SOURCE_PIN6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	140;"	d
EXTI_SOURCE_PIN7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	141;"	d
EXTI_SOURCE_PIN8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	142;"	d
EXTI_SOURCE_PIN9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	143;"	d
EXTI_SS_JSTEP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	117;"	d
EXTI_SS_MASK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	114;"	d
EXTI_SS_MSTEP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	120;"	d
EXTI_SWIEV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	50;"	d
EXTI_SWIEV_SWIEV0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	155;"	d
EXTI_SWIEV_SWIEV1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	156;"	d
EXTI_SWIEV_SWIEV10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	165;"	d
EXTI_SWIEV_SWIEV11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	166;"	d
EXTI_SWIEV_SWIEV12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	167;"	d
EXTI_SWIEV_SWIEV13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	168;"	d
EXTI_SWIEV_SWIEV14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	169;"	d
EXTI_SWIEV_SWIEV15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	170;"	d
EXTI_SWIEV_SWIEV16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	171;"	d
EXTI_SWIEV_SWIEV17	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	172;"	d
EXTI_SWIEV_SWIEV18	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	173;"	d
EXTI_SWIEV_SWIEV19	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	174;"	d
EXTI_SWIEV_SWIEV2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	157;"	d
EXTI_SWIEV_SWIEV20	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	175;"	d
EXTI_SWIEV_SWIEV21	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	176;"	d
EXTI_SWIEV_SWIEV22	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	177;"	d
EXTI_SWIEV_SWIEV3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	158;"	d
EXTI_SWIEV_SWIEV4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	159;"	d
EXTI_SWIEV_SWIEV5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	160;"	d
EXTI_SWIEV_SWIEV6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	161;"	d
EXTI_SWIEV_SWIEV7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	162;"	d
EXTI_SWIEV_SWIEV8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	163;"	d
EXTI_SWIEV_SWIEV9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	164;"	d
EXTI_TRIG_BOTH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	/^    EXTI_TRIG_BOTH,                                           \/*!< EXTI rising and falling edge trigger *\/$/;"	e	enum:__anon83
EXTI_TRIG_FALLING	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	/^    EXTI_TRIG_FALLING,                                        \/*!< EXTI falling edge trigger *\/$/;"	e	enum:__anon83
EXTI_TRIG_NONE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	/^    EXTI_TRIG_NONE                                            \/*!< none EXTI edge trigger *\/$/;"	e	enum:__anon83
EXTI_TRIG_RISING	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	/^    EXTI_TRIG_RISING = 0,                                     \/*!< EXTI rising edge trigger *\/$/;"	e	enum:__anon83
ErrStatus	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrStatus;$/;"	t	typeref:enum:__anon34
Error_Handler	.\Template\board\board.c	/^void Error_Handler(void)$/;"	f
EventStatus	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^typedef enum {DISABLE = 0, ENABLE = !DISABLE} EventStatus, ControlStatus;$/;"	t	typeref:enum:__anon32
FCTL_HBC1F	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	498;"	d
FDATA_MASK_HIGH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	492;"	d
FDATA_MASK_LOW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	495;"	d
FEATURE_SELECTOR_DEV	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	136;"	d
FEATURE_SELECTOR_EP	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	135;"	d
FEATURE_SELECTOR_REMOTEWAKEUP	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	137;"	d
FFCR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t FFCR;                    \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control Register *\/$/;"	m	struct:__anon28
FFSR	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t FFSR;                    \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status Register *\/$/;"	m	struct:__anon28
FIFO0	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t FIFO0;                   \/*!< Offset: 0xEEC (R\/ )  Integration ETM Data *\/$/;"	m	struct:__anon28
FIFO1	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t FIFO1;                   \/*!< Offset: 0xEFC (R\/ )  Integration ITM Data *\/$/;"	m	struct:__anon28
FILTER_OPTION	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    FILTER_OPTION                   = BIT(10),                                      \/*!< configure the frame filter control related parameters *\/$/;"	e	enum:__anon57
FLASH_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	303;"	d
FLASH_ERASE_TIMEOUT	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	75;"	d
FLASH_WRITE_TIMEOUT	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	76;"	d
FLOWCTL_OPTION	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    FLOWCTL_OPTION                  = BIT(7),                                       \/*!< configure the flow control related parameters *\/$/;"	e	enum:__anon57
FMC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	46;"	d
FMC_BANK0_START_ADDRESS	.\Template\app\main.c	83;"	d	file:
FMC_BANK0_START_ADDRESS	.\Template\bsp\flash_operate\bsp_flash_operate.c	22;"	d	file:
FMC_BANK1_START_ADDRESS	.\Template\app\main.c	84;"	d	file:
FMC_BANK1_START_ADDRESS	.\Template\bsp\flash_operate\bsp_flash_operate.c	23;"	d	file:
FMC_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	342;"	d
FMC_BUSY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	/^    FMC_BUSY,                                                     \/*!< the operation is in progress *\/$/;"	e	enum:__anon84
FMC_CTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	54;"	d
FMC_CTL_ENDIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	94;"	d
FMC_CTL_ERRIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	95;"	d
FMC_CTL_LK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	96;"	d
FMC_CTL_MER0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	89;"	d
FMC_CTL_MER1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	92;"	d
FMC_CTL_PG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	87;"	d
FMC_CTL_PSZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	91;"	d
FMC_CTL_SER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	88;"	d
FMC_CTL_SN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	90;"	d
FMC_CTL_START	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	93;"	d
FMC_END_ADDRESS	.\Template\app\main.c	86;"	d	file:
FMC_END_ADDRESS	.\Template\bsp\flash_operate\bsp_flash_operate.c	25;"	d	file:
FMC_FLAG_BUSY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	316;"	d
FMC_FLAG_END	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	310;"	d
FMC_FLAG_OPERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	311;"	d
FMC_FLAG_PGMERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	313;"	d
FMC_FLAG_PGSERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	314;"	d
FMC_FLAG_RDDERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	315;"	d
FMC_FLAG_WPERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	312;"	d
FMC_HSPC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	201;"	d
FMC_INT_END	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	306;"	d
FMC_INT_ERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	307;"	d
FMC_INT_FLAG_END	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	319;"	d
FMC_INT_FLAG_OPERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	320;"	d
FMC_INT_FLAG_PGMERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	322;"	d
FMC_INT_FLAG_PGSERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	323;"	d
FMC_INT_FLAG_RDDERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	324;"	d
FMC_INT_FLAG_WPERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	321;"	d
FMC_INVALID_ADDR	.\Template\app\main.c	93;"	d	file:
FMC_INVALID_ADDR	.\Template\bsp\flash_operate\bsp_flash_operate.c	32;"	d	file:
FMC_INVALID_SIZE	.\Template\app\main.c	92;"	d	file:
FMC_INVALID_SIZE	.\Template\bsp\flash_operate\bsp_flash_operate.c	31;"	d	file:
FMC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^FMC_IRQHandler                   $/;"	l
FMC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^FMC_IRQHandler                   $/;"	l
FMC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^FMC_IRQHandler                   $/;"	l
FMC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^FMC_IRQHandler$/;"	l
FMC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^FMC_IRQHandler$/;"	l
FMC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^FMC_IRQHandler$/;"	l
FMC_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    FMC_IRQn                     = 4,      \/*!< FMC interrupt                                            *\/$/;"	e	enum:IRQn
FMC_KEY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	51;"	d
FMC_KEY_KEY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	72;"	d
FMC_LSPC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	200;"	d
FMC_MAX_END_ADDRESS	.\Template\app\main.c	87;"	d	file:
FMC_MAX_END_ADDRESS	.\Template\bsp\flash_operate\bsp_flash_operate.c	26;"	d	file:
FMC_NSPC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	199;"	d
FMC_OBCTL0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	55;"	d
FMC_OBCTL0_BB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	102;"	d
FMC_OBCTL0_BOR_TH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	101;"	d
FMC_OBCTL0_DBS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	108;"	d
FMC_OBCTL0_DRP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	109;"	d
FMC_OBCTL0_NRST_DPSLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	104;"	d
FMC_OBCTL0_NRST_STDBY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	105;"	d
FMC_OBCTL0_NWDG_HW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	103;"	d
FMC_OBCTL0_OB_LK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	99;"	d
FMC_OBCTL0_OB_START	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	100;"	d
FMC_OBCTL0_SPC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	106;"	d
FMC_OBCTL0_WP0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	107;"	d
FMC_OBCTL1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	56;"	d
FMC_OBCTL1_WP1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	112;"	d
FMC_OBKEY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	52;"	d
FMC_OBKEY_OBKEY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	75;"	d
FMC_OPERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	/^    FMC_OPERR,                                                    \/*!< operation error *\/$/;"	e	enum:__anon84
FMC_PECFG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	57;"	d
FMC_PEKEY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	58;"	d
FMC_PE_ADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	116;"	d
FMC_PE_EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	115;"	d
FMC_PE_KEY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	119;"	d
FMC_PGMERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	/^    FMC_PGMERR,                                                   \/*!< program size not match error *\/$/;"	e	enum:__anon84
FMC_PGSERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	/^    FMC_PGSERR,                                                   \/*!< program sequence error *\/$/;"	e	enum:__anon84
FMC_PID	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	60;"	d
FMC_PID_PID	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	125;"	d
FMC_RDDERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	/^    FMC_RDDERR,                                                   \/*!< read D-bus protection error *\/$/;"	e	enum:__anon84
FMC_READY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	/^    FMC_READY = 0,                                                \/*!< the operation has been completed *\/$/;"	e	enum:__anon84
FMC_SIZE	.\Template\app\main.c	85;"	d	file:
FMC_SIZE	.\Template\bsp\flash_operate\bsp_flash_operate.c	24;"	d	file:
FMC_START_ADDRESS	.\Template\app\main.c	82;"	d	file:
FMC_START_ADDRESS	.\Template\bsp\flash_operate\bsp_flash_operate.c	21;"	d	file:
FMC_STAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	53;"	d
FMC_STAT_BUSY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	84;"	d
FMC_STAT_END	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	78;"	d
FMC_STAT_OPERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	79;"	d
FMC_STAT_PGMERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	81;"	d
FMC_STAT_PGSERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	82;"	d
FMC_STAT_RDDERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	83;"	d
FMC_STAT_WPERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	80;"	d
FMC_TIMEOUT_COUNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	328;"	d
FMC_TOERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	/^    FMC_TOERR                                                     \/*!< timeout error *\/$/;"	e	enum:__anon84
FMC_WC_WSCNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	69;"	d
FMC_WPERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	/^    FMC_WPERR,                                                    \/*!< erase\/program protection error *\/$/;"	e	enum:__anon84
FMC_WRONG_SECTOR_NAME	.\Template\app\main.c	90;"	d	file:
FMC_WRONG_SECTOR_NAME	.\Template\bsp\flash_operate\bsp_flash_operate.c	29;"	d	file:
FMC_WRONG_SECTOR_NUM	.\Template\app\main.c	91;"	d	file:
FMC_WRONG_SECTOR_NUM	.\Template\bsp\flash_operate\bsp_flash_operate.c	30;"	d	file:
FMC_WS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	50;"	d
FMC_WSEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	59;"	d
FMC_WSEN_WSEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	122;"	d
FOLDCNT	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t FOLDCNT;                 \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Register         *\/$/;"	m	struct:__anon27
FOREGROUND_PPF_A4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	277;"	d
FOREGROUND_PPF_A8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	276;"	d
FOREGROUND_PPF_AL44	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	273;"	d
FOREGROUND_PPF_AL88	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	274;"	d
FOREGROUND_PPF_ARG1555	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	270;"	d
FOREGROUND_PPF_ARGB4444	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	271;"	d
FOREGROUND_PPF_ARGB8888	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	267;"	d
FOREGROUND_PPF_L4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	275;"	d
FOREGROUND_PPF_L8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	272;"	d
FOREGROUND_PPF_RGB565	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	269;"	d
FOREGROUND_PPF_RGB888	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	268;"	d
FORMAT_24BIT	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	42;"	d
FORMAT_CAPACITIES_LENGTH	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_scsi.h	48;"	d
FORWARD_OPTION	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    FORWARD_OPTION                  = BIT(0),                                       \/*!< configure the frame forward related parameters *\/$/;"	e	enum:__anon57
FPCA	.\Template\libraries\CMSIS\core_cm4.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon19::__anon20
FPCAR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t FPCAR;                   \/*!< Offset: 0x008 (R\/W)  Floating-Point Context Address Register               *\/$/;"	m	struct:__anon30
FPCCR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t FPCCR;                   \/*!< Offset: 0x004 (R\/W)  Floating-Point Context Control Register               *\/$/;"	m	struct:__anon30
FPCTL_FAVCA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	254;"	d
FPCTL_PPF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	266;"	d
FPDSCR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t FPDSCR;                  \/*!< Offset: 0x00C (R\/W)  Floating-Point Default Status Control Register        *\/$/;"	m	struct:__anon30
FPU	.\Template\libraries\CMSIS\core_cm4.h	1416;"	d
FPU_BASE	.\Template\libraries\CMSIS\core_cm4.h	1415;"	d
FPU_FPCAR_ADDRESS_Msk	.\Template\libraries\CMSIS\core_cm4.h	1224;"	d
FPU_FPCAR_ADDRESS_Pos	.\Template\libraries\CMSIS\core_cm4.h	1223;"	d
FPU_FPCCR_ASPEN_Msk	.\Template\libraries\CMSIS\core_cm4.h	1196;"	d
FPU_FPCCR_ASPEN_Pos	.\Template\libraries\CMSIS\core_cm4.h	1195;"	d
FPU_FPCCR_BFRDY_Msk	.\Template\libraries\CMSIS\core_cm4.h	1205;"	d
FPU_FPCCR_BFRDY_Pos	.\Template\libraries\CMSIS\core_cm4.h	1204;"	d
FPU_FPCCR_HFRDY_Msk	.\Template\libraries\CMSIS\core_cm4.h	1211;"	d
FPU_FPCCR_HFRDY_Pos	.\Template\libraries\CMSIS\core_cm4.h	1210;"	d
FPU_FPCCR_LSPACT_Msk	.\Template\libraries\CMSIS\core_cm4.h	1220;"	d
FPU_FPCCR_LSPACT_Pos	.\Template\libraries\CMSIS\core_cm4.h	1219;"	d
FPU_FPCCR_LSPEN_Msk	.\Template\libraries\CMSIS\core_cm4.h	1199;"	d
FPU_FPCCR_LSPEN_Pos	.\Template\libraries\CMSIS\core_cm4.h	1198;"	d
FPU_FPCCR_MMRDY_Msk	.\Template\libraries\CMSIS\core_cm4.h	1208;"	d
FPU_FPCCR_MMRDY_Pos	.\Template\libraries\CMSIS\core_cm4.h	1207;"	d
FPU_FPCCR_MONRDY_Msk	.\Template\libraries\CMSIS\core_cm4.h	1202;"	d
FPU_FPCCR_MONRDY_Pos	.\Template\libraries\CMSIS\core_cm4.h	1201;"	d
FPU_FPCCR_THREAD_Msk	.\Template\libraries\CMSIS\core_cm4.h	1214;"	d
FPU_FPCCR_THREAD_Pos	.\Template\libraries\CMSIS\core_cm4.h	1213;"	d
FPU_FPCCR_USER_Msk	.\Template\libraries\CMSIS\core_cm4.h	1217;"	d
FPU_FPCCR_USER_Pos	.\Template\libraries\CMSIS\core_cm4.h	1216;"	d
FPU_FPDSCR_AHP_Msk	.\Template\libraries\CMSIS\core_cm4.h	1228;"	d
FPU_FPDSCR_AHP_Pos	.\Template\libraries\CMSIS\core_cm4.h	1227;"	d
FPU_FPDSCR_DN_Msk	.\Template\libraries\CMSIS\core_cm4.h	1231;"	d
FPU_FPDSCR_DN_Pos	.\Template\libraries\CMSIS\core_cm4.h	1230;"	d
FPU_FPDSCR_FZ_Msk	.\Template\libraries\CMSIS\core_cm4.h	1234;"	d
FPU_FPDSCR_FZ_Pos	.\Template\libraries\CMSIS\core_cm4.h	1233;"	d
FPU_FPDSCR_RMode_Msk	.\Template\libraries\CMSIS\core_cm4.h	1237;"	d
FPU_FPDSCR_RMode_Pos	.\Template\libraries\CMSIS\core_cm4.h	1236;"	d
FPU_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^FPU_IRQHandler                    $/;"	l
FPU_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^FPU_IRQHandler                    $/;"	l
FPU_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^FPU_IRQHandler                    $/;"	l
FPU_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^FPU_IRQHandler                    $/;"	l
FPU_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^FPU_IRQHandler                    $/;"	l
FPU_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^FPU_IRQHandler                    $/;"	l
FPU_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    FPU_IRQn                     = 81,     \/*!< FPU interrupt                                            *\/$/;"	e	enum:IRQn
FPU_MVFR0_A_SIMD_registers_Msk	.\Template\libraries\CMSIS\core_cm4.h	1262;"	d
FPU_MVFR0_A_SIMD_registers_Pos	.\Template\libraries\CMSIS\core_cm4.h	1261;"	d
FPU_MVFR0_Divide_Msk	.\Template\libraries\CMSIS\core_cm4.h	1250;"	d
FPU_MVFR0_Divide_Pos	.\Template\libraries\CMSIS\core_cm4.h	1249;"	d
FPU_MVFR0_Double_precision_Msk	.\Template\libraries\CMSIS\core_cm4.h	1256;"	d
FPU_MVFR0_Double_precision_Pos	.\Template\libraries\CMSIS\core_cm4.h	1255;"	d
FPU_MVFR0_FP_excep_trapping_Msk	.\Template\libraries\CMSIS\core_cm4.h	1253;"	d
FPU_MVFR0_FP_excep_trapping_Pos	.\Template\libraries\CMSIS\core_cm4.h	1252;"	d
FPU_MVFR0_FP_rounding_modes_Msk	.\Template\libraries\CMSIS\core_cm4.h	1241;"	d
FPU_MVFR0_FP_rounding_modes_Pos	.\Template\libraries\CMSIS\core_cm4.h	1240;"	d
FPU_MVFR0_Short_vectors_Msk	.\Template\libraries\CMSIS\core_cm4.h	1244;"	d
FPU_MVFR0_Short_vectors_Pos	.\Template\libraries\CMSIS\core_cm4.h	1243;"	d
FPU_MVFR0_Single_precision_Msk	.\Template\libraries\CMSIS\core_cm4.h	1259;"	d
FPU_MVFR0_Single_precision_Pos	.\Template\libraries\CMSIS\core_cm4.h	1258;"	d
FPU_MVFR0_Square_root_Msk	.\Template\libraries\CMSIS\core_cm4.h	1247;"	d
FPU_MVFR0_Square_root_Pos	.\Template\libraries\CMSIS\core_cm4.h	1246;"	d
FPU_MVFR1_D_NaN_mode_Msk	.\Template\libraries\CMSIS\core_cm4.h	1272;"	d
FPU_MVFR1_D_NaN_mode_Pos	.\Template\libraries\CMSIS\core_cm4.h	1271;"	d
FPU_MVFR1_FP_HPFP_Msk	.\Template\libraries\CMSIS\core_cm4.h	1269;"	d
FPU_MVFR1_FP_HPFP_Pos	.\Template\libraries\CMSIS\core_cm4.h	1268;"	d
FPU_MVFR1_FP_fused_MAC_Msk	.\Template\libraries\CMSIS\core_cm4.h	1266;"	d
FPU_MVFR1_FP_fused_MAC_Pos	.\Template\libraries\CMSIS\core_cm4.h	1265;"	d
FPU_MVFR1_FtZ_mode_Msk	.\Template\libraries\CMSIS\core_cm4.h	1275;"	d
FPU_MVFR1_FtZ_mode_Pos	.\Template\libraries\CMSIS\core_cm4.h	1274;"	d
FPU_Type	.\Template\libraries\CMSIS\core_cm4.h	/^} FPU_Type;$/;"	t	typeref:struct:__anon30
FRAME_INTERVAL_80	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	617;"	d
FRAME_INTERVAL_85	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	618;"	d
FRAME_INTERVAL_90	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	619;"	d
FRAME_INTERVAL_95	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	620;"	d
FSCR	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t FSCR;                    \/*!< Offset: 0x308 (R\/ )  Formatter Synchronization Counter Register *\/$/;"	m	struct:__anon28
FUNCTION0	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t FUNCTION0;               \/*!< Offset: 0x028 (R\/W)  Function Register 0                       *\/$/;"	m	struct:__anon27
FUNCTION1	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t FUNCTION1;               \/*!< Offset: 0x038 (R\/W)  Function Register 1                       *\/$/;"	m	struct:__anon27
FUNCTION2	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t FUNCTION2;               \/*!< Offset: 0x048 (R\/W)  Function Register 2                       *\/$/;"	m	struct:__anon27
FUNCTION3	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t FUNCTION3;               \/*!< Offset: 0x058 (R\/W)  Function Register 3                       *\/$/;"	m	struct:__anon27
FWDGT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fwdgt.h	44;"	d
FWDGT_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	321;"	d
FWDGT_CTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fwdgt.h	47;"	d
FWDGT_CTL_CMD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fwdgt.h	54;"	d
FWDGT_FLAG_PUD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fwdgt.h	88;"	d
FWDGT_FLAG_RUD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fwdgt.h	89;"	d
FWDGT_KEY_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fwdgt.h	81;"	d
FWDGT_KEY_RELOAD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fwdgt.h	80;"	d
FWDGT_PSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fwdgt.h	48;"	d
FWDGT_PSC_DIV128	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fwdgt.h	74;"	d
FWDGT_PSC_DIV16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fwdgt.h	71;"	d
FWDGT_PSC_DIV256	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fwdgt.h	75;"	d
FWDGT_PSC_DIV32	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fwdgt.h	72;"	d
FWDGT_PSC_DIV4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fwdgt.h	69;"	d
FWDGT_PSC_DIV64	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fwdgt.h	73;"	d
FWDGT_PSC_DIV8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fwdgt.h	70;"	d
FWDGT_PSC_PSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fwdgt.h	57;"	d
FWDGT_PSC_TIMEOUT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fwdgt.h	84;"	d
FWDGT_RLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fwdgt.h	49;"	d
FWDGT_RLD_RLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fwdgt.h	60;"	d
FWDGT_RLD_TIMEOUT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fwdgt.h	85;"	d
FWDGT_STAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fwdgt.h	50;"	d
FWDGT_STAT_PUD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fwdgt.h	63;"	d
FWDGT_STAT_RUD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fwdgt.h	64;"	d
FWDGT_WRITEACCESS_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fwdgt.h	79;"	d
FWDGT_WRITEACCESS_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fwdgt.h	78;"	d
FlagStatus	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^typedef enum {RESET = 0, SET = !RESET} FlagStatus;$/;"	t	typeref:enum:__anon33
GAHBCS	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t GAHBCS;                           \/*!< USB global AHB control and status register       008h *\/$/;"	m	struct:__anon162
GAHBCS_BURST	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	214;"	d
GAHBCS_DMAEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	213;"	d
GAHBCS_DMAINCR	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	607;"	d
GAHBCS_GINTEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	215;"	d
GAHBCS_PTXFTH	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	211;"	d
GAHBCS_TXFTH	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	212;"	d
GCCFG	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t GCCFG;                            \/*!< USB global core configuration register           038h *\/$/;"	m	struct:__anon162
GCCFG_PWRON	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	325;"	d
GCCFG_SOFOEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	322;"	d
GCCFG_VBUSACEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	324;"	d
GCCFG_VBUSBCEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	323;"	d
GCCFG_VBUSIG	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	321;"	d
GD32F4XX_ADC_H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	39;"	d
GD32F4XX_CAN_H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	41;"	d
GD32F4XX_CRC_H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_crc.h	39;"	d
GD32F4XX_CTC_H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ctc.h	39;"	d
GD32F4XX_DAC_H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dac.h	39;"	d
GD32F4XX_DBG_H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	39;"	d
GD32F4XX_DCI_H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	39;"	d
GD32F4XX_DMA_H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	38;"	d
GD32F4XX_ENET_H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	39;"	d
GD32F4XX_EXMC_H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	40;"	d
GD32F4XX_EXTI_H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	38;"	d
GD32F4XX_FMC_H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	41;"	d
GD32F4XX_FWDGT_H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fwdgt.h	39;"	d
GD32F4XX_GPIO_H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	39;"	d
GD32F4XX_H	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	38;"	d
GD32F4XX_I2C_H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	40;"	d
GD32F4XX_IPA_H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	39;"	d
GD32F4XX_IREF_H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	39;"	d
GD32F4XX_LIBOPT_H	.\Template\board\gd32f4xx_libopt.h	39;"	d
GD32F4XX_MISC_H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_misc.h	38;"	d
GD32F4XX_PMU_H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	40;"	d
GD32F4XX_RCU_H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	39;"	d
GD32F4XX_RTC_H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	40;"	d
GD32F4XX_SDIO_H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	39;"	d
GD32F4XX_SPI_H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	40;"	d
GD32F4XX_SYSCFG_H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	39;"	d
GD32F4XX_TIMER_H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	39;"	d
GD32F4XX_TLI_H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	39;"	d
GD32F4XX_TRNG_H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_trng.h	39;"	d
GD32F4XX_USART_H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	39;"	d
GD32F4XX_WWDGT_H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_wwdgt.h	39;"	d
GE	.\Template\libraries\CMSIS\core_cm4.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon17::__anon18
GENERAL_WAKEUP	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    GENERAL_WAKEUP = 1U,$/;"	e	enum:__anon192
GET_ALRMTD_DAY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	371;"	d
GET_ALRMTD_HR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	368;"	d
GET_ALRMTD_MN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	365;"	d
GET_ALRMTD_SC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	362;"	d
GET_ATM_DEVICE_STATISTICS	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	100;"	d
GET_ATM_VC_STATISTICS	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	102;"	d
GET_BITS	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	300;"	d
GET_COMMANDS	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	63;"	d
GET_COMM_FEATURE	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	65;"	d
GET_DATE_DAY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	301;"	d
GET_DATE_DOW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	319;"	d
GET_DATE_MON	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	304;"	d
GET_DATE_YR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	329;"	d
GET_DEVICE_ID	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Include\printer_core.h	60;"	d
GET_DMA_BCTL_DPSL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1278;"	d
GET_DMA_MFBOCNT_MSFA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1396;"	d
GET_DMA_MFBOCNT_MSFC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1394;"	d
GET_DMA_STAT_EB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1347;"	d
GET_DMA_STAT_RP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1331;"	d
GET_DMA_STAT_TP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1339;"	d
GET_DTS_DAY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	407;"	d
GET_DTS_DOW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	413;"	d
GET_DTS_MON	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	410;"	d
GET_ENCAPSULATED_RESPONSE	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	63;"	d
GET_ENCODER_A_IN	.\Template\bsp\moto\bsp_encoder.h	25;"	d
GET_ENCODER_B_IN	.\Template\bsp\moto\bsp_encoder.h	26;"	d
GET_ENCODER_C_IN	.\Template\bsp\moto\bsp_encoder.h	27;"	d
GET_ENCODER_D_IN	.\Template\bsp\moto\bsp_encoder.h	28;"	d
GET_ERR_ERRN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	567;"	d
GET_ERR_RECNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	573;"	d
GET_ERR_TECNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	570;"	d
GET_ETHERNET_POWER_MANAGEMENT_PATTERN	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	95;"	d
GET_ETHERNET_STATISTIC	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	97;"	d
GET_IDLE	.\Template\libraries\GD32F4xx_usb_library\ustd\class\hid\usb_hid.h	55;"	d
GET_LINE_CODING	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	76;"	d
GET_LINE_PARMS	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	86;"	d
GET_MAC_DBG_RXAFS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1181;"	d
GET_MAC_DBG_RXFRS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1183;"	d
GET_MAC_DBG_RXFS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1185;"	d
GET_MAC_DBG_SOMT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1187;"	d
GET_MAC_DBG_TXFRS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1189;"	d
GET_OPERATION_PARMS	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	84;"	d
GET_PORT_STATUS	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Include\printer_core.h	61;"	d
GET_POWER_CHECK_IN	.\Template\bsp\power\bsp_power_check.h	10;"	d
GET_PROFILE	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	91;"	d
GET_PROTOCOL	.\Template\libraries\GD32F4xx_usb_library\ustd\class\hid\usb_hid.h	56;"	d
GET_PSC_FACTOR_A	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	358;"	d
GET_PSC_FACTOR_S	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	355;"	d
GET_PTP_TSL_STMSS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1244;"	d
GET_PTP_TSL_STS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1249;"	d
GET_RDES0_FRML	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1418;"	d
GET_RDES1_RB1S	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1424;"	d
GET_RDES1_RB2S	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1426;"	d
GET_RDES4_IPPLDT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1430;"	d
GET_RDES4_PTPMT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1433;"	d
GET_REPORT	.\Template\libraries\GD32F4xx_usb_library\ustd\class\hid\usb_hid.h	54;"	d
GET_RFIFOMDATA0_DB0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	543;"	d
GET_RFIFOMDATA0_DB1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	546;"	d
GET_RFIFOMDATA0_DB2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	549;"	d
GET_RFIFOMDATA0_DB3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	552;"	d
GET_RFIFOMDATA1_DB4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	555;"	d
GET_RFIFOMDATA1_DB5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	558;"	d
GET_RFIFOMDATA1_DB6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	561;"	d
GET_RFIFOMDATA1_DB7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	564;"	d
GET_RFIFOMI_EFID	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	531;"	d
GET_RFIFOMI_SFID	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	534;"	d
GET_RFIFOMP_DLENC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	537;"	d
GET_RFIFOMP_FI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	540;"	d
GET_RINGER_PARMS	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	82;"	d
GET_TDES0_COCNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1403;"	d
GET_TIME_HR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	294;"	d
GET_TIME_MN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	291;"	d
GET_TIME_SC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	288;"	d
GET_TTS_HR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	403;"	d
GET_TTS_MN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	400;"	d
GET_TTS_SC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	397;"	d
GET_UNIT_PARAMETER	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	89;"	d
GINTEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t GINTEN;                           \/*!< USB global interrupt enable register             018h *\/$/;"	m	struct:__anon162
GINTEN_DISCIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	269;"	d
GINTEN_ENUMFIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	281;"	d
GINTEN_EOPFIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	279;"	d
GINTEN_ESPIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	284;"	d
GINTEN_GNPINAKIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	286;"	d
GINTEN_GONAKIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	285;"	d
GINTEN_HCIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	272;"	d
GINTEN_HPIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	273;"	d
GINTEN_IDPSCIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	270;"	d
GINTEN_IEPIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	278;"	d
GINTEN_IPXIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	274;"	d
GINTEN_ISOINCIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	276;"	d
GINTEN_ISOONCIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	275;"	d
GINTEN_ISOOPDIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	280;"	d
GINTEN_MFIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	291;"	d
GINTEN_NPTXFEIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	287;"	d
GINTEN_OEPIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	277;"	d
GINTEN_OTGIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	290;"	d
GINTEN_PTXFEIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	271;"	d
GINTEN_RSTIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	282;"	d
GINTEN_RXFNEIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	288;"	d
GINTEN_SESIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	268;"	d
GINTEN_SOFIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	289;"	d
GINTEN_SPIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	283;"	d
GINTEN_WKUPIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	267;"	d
GINTF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t GINTF;                            \/*!< USB global interrupt flag register               014h *\/$/;"	m	struct:__anon162
GINTF_COPM	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	264;"	d
GINTF_DISCIF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	241;"	d
GINTF_ENUMFIF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	253;"	d
GINTF_EOPFIF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	251;"	d
GINTF_ESP	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	256;"	d
GINTF_GNPINAK	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	258;"	d
GINTF_GONAK	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	257;"	d
GINTF_HCIF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	244;"	d
GINTF_HPIF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	245;"	d
GINTF_IDPSC	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	242;"	d
GINTF_IEPIF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	250;"	d
GINTF_ISOINCIF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	248;"	d
GINTF_ISOONCIF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	247;"	d
GINTF_ISOOPDIF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	252;"	d
GINTF_MFIF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	263;"	d
GINTF_NPTXFEIF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	259;"	d
GINTF_OEPIF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	249;"	d
GINTF_OTGIF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	262;"	d
GINTF_PTXFEIF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	243;"	d
GINTF_PXNCIF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	246;"	d
GINTF_RST	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	254;"	d
GINTF_RXFNEIF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	260;"	d
GINTF_SESIF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	240;"	d
GINTF_SOF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	261;"	d
GINTF_SP	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	255;"	d
GINTF_WKUPIF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	239;"	d
GOTGCS	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t GOTGCS;                           \/*!< USB global OTG control and status register       000h *\/$/;"	m	struct:__anon162
GOTGCS_ASV	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	192;"	d
GOTGCS_BSV	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	191;"	d
GOTGCS_CIDPS	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	194;"	d
GOTGCS_DHNPEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	195;"	d
GOTGCS_DI	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	193;"	d
GOTGCS_HHNPEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	196;"	d
GOTGCS_HNPREQ	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	197;"	d
GOTGCS_HNPS	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	198;"	d
GOTGCS_SRPREQ	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	199;"	d
GOTGCS_SRPS	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	200;"	d
GOTGINTF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t GOTGINTF;                         \/*!< USB global OTG interrupt flag register           004h *\/$/;"	m	struct:__anon162
GOTGINTF_ADTO	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	204;"	d
GOTGINTF_DF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	203;"	d
GOTGINTF_HNPDET	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	205;"	d
GOTGINTF_HNPEND	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	206;"	d
GOTGINTF_SESEND	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	208;"	d
GOTGINTF_SRPEND	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	207;"	d
GPIOA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	44;"	d
GPIOB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	45;"	d
GPIOC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	46;"	d
GPIOD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	47;"	d
GPIOE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	48;"	d
GPIOF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	49;"	d
GPIOG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	50;"	d
GPIOH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	51;"	d
GPIOI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	52;"	d
GPIO_AFR_MASK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	352;"	d
GPIO_AFR_SET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	351;"	d
GPIO_AFSEL0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	63;"	d
GPIO_AFSEL0_SEL0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	231;"	d
GPIO_AFSEL0_SEL1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	232;"	d
GPIO_AFSEL0_SEL2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	233;"	d
GPIO_AFSEL0_SEL3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	234;"	d
GPIO_AFSEL0_SEL4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	235;"	d
GPIO_AFSEL0_SEL5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	236;"	d
GPIO_AFSEL0_SEL6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	237;"	d
GPIO_AFSEL0_SEL7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	238;"	d
GPIO_AFSEL1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	64;"	d
GPIO_AFSEL1_SEL10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	243;"	d
GPIO_AFSEL1_SEL11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	244;"	d
GPIO_AFSEL1_SEL12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	245;"	d
GPIO_AFSEL1_SEL13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	246;"	d
GPIO_AFSEL1_SEL14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	247;"	d
GPIO_AFSEL1_SEL15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	248;"	d
GPIO_AFSEL1_SEL8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	241;"	d
GPIO_AFSEL1_SEL9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	242;"	d
GPIO_AF_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	356;"	d
GPIO_AF_1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	357;"	d
GPIO_AF_10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	366;"	d
GPIO_AF_11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	367;"	d
GPIO_AF_12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	368;"	d
GPIO_AF_13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	369;"	d
GPIO_AF_14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	370;"	d
GPIO_AF_15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	371;"	d
GPIO_AF_2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	358;"	d
GPIO_AF_3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	359;"	d
GPIO_AF_4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	360;"	d
GPIO_AF_5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	361;"	d
GPIO_AF_6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	362;"	d
GPIO_AF_7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	363;"	d
GPIO_AF_8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	364;"	d
GPIO_AF_9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	365;"	d
GPIO_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	339;"	d
GPIO_BC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	65;"	d
GPIO_BC_CR0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	251;"	d
GPIO_BC_CR1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	252;"	d
GPIO_BC_CR10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	261;"	d
GPIO_BC_CR11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	262;"	d
GPIO_BC_CR12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	263;"	d
GPIO_BC_CR13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	264;"	d
GPIO_BC_CR14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	265;"	d
GPIO_BC_CR15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	266;"	d
GPIO_BC_CR2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	253;"	d
GPIO_BC_CR3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	254;"	d
GPIO_BC_CR4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	255;"	d
GPIO_BC_CR5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	256;"	d
GPIO_BC_CR6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	257;"	d
GPIO_BC_CR7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	258;"	d
GPIO_BC_CR8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	259;"	d
GPIO_BC_CR9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	260;"	d
GPIO_BOP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	61;"	d
GPIO_BOP_BOP0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	178;"	d
GPIO_BOP_BOP1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	179;"	d
GPIO_BOP_BOP10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	188;"	d
GPIO_BOP_BOP11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	189;"	d
GPIO_BOP_BOP12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	190;"	d
GPIO_BOP_BOP13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	191;"	d
GPIO_BOP_BOP14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	192;"	d
GPIO_BOP_BOP15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	193;"	d
GPIO_BOP_BOP2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	180;"	d
GPIO_BOP_BOP3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	181;"	d
GPIO_BOP_BOP4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	182;"	d
GPIO_BOP_BOP5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	183;"	d
GPIO_BOP_BOP6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	184;"	d
GPIO_BOP_BOP7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	185;"	d
GPIO_BOP_BOP8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	186;"	d
GPIO_BOP_BOP9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	187;"	d
GPIO_BOP_CR0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	194;"	d
GPIO_BOP_CR1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	195;"	d
GPIO_BOP_CR10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	204;"	d
GPIO_BOP_CR11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	205;"	d
GPIO_BOP_CR12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	206;"	d
GPIO_BOP_CR13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	207;"	d
GPIO_BOP_CR14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	208;"	d
GPIO_BOP_CR15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	209;"	d
GPIO_BOP_CR2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	196;"	d
GPIO_BOP_CR3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	197;"	d
GPIO_BOP_CR4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	198;"	d
GPIO_BOP_CR5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	199;"	d
GPIO_BOP_CR6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	200;"	d
GPIO_BOP_CR7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	201;"	d
GPIO_BOP_CR8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	202;"	d
GPIO_BOP_CR9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	203;"	d
GPIO_CTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	55;"	d
GPIO_CTL_CTL0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	70;"	d
GPIO_CTL_CTL1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	71;"	d
GPIO_CTL_CTL10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	80;"	d
GPIO_CTL_CTL11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	81;"	d
GPIO_CTL_CTL12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	82;"	d
GPIO_CTL_CTL13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	83;"	d
GPIO_CTL_CTL14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	84;"	d
GPIO_CTL_CTL15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	85;"	d
GPIO_CTL_CTL2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	72;"	d
GPIO_CTL_CTL3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	73;"	d
GPIO_CTL_CTL4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	74;"	d
GPIO_CTL_CTL5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	75;"	d
GPIO_CTL_CTL6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	76;"	d
GPIO_CTL_CTL7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	77;"	d
GPIO_CTL_CTL8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	78;"	d
GPIO_CTL_CTL9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	79;"	d
GPIO_ENCODER_A	.\Template\bsp\moto\bsp_encoder.h	20;"	d
GPIO_ENCODER_B	.\Template\bsp\moto\bsp_encoder.h	21;"	d
GPIO_ENCODER_C	.\Template\bsp\moto\bsp_encoder.h	22;"	d
GPIO_ENCODER_D	.\Template\bsp\moto\bsp_encoder.h	23;"	d
GPIO_IN1	.\Template\bsp\bsp_L298N.h	9;"	d
GPIO_IN1	.\Template\bsp\moto\bsp_moto.h	8;"	d
GPIO_IN2	.\Template\bsp\bsp_L298N.h	14;"	d
GPIO_IN2	.\Template\bsp\moto\bsp_moto.h	13;"	d
GPIO_IN3	.\Template\bsp\bsp_L298N.h	19;"	d
GPIO_IN3	.\Template\bsp\moto\bsp_moto.h	18;"	d
GPIO_IN4	.\Template\bsp\bsp_L298N.h	24;"	d
GPIO_IN4	.\Template\bsp\moto\bsp_moto.h	23;"	d
GPIO_IN5	.\Template\bsp\moto\bsp_moto.h	29;"	d
GPIO_IN6	.\Template\bsp\moto\bsp_moto.h	34;"	d
GPIO_IN7	.\Template\bsp\moto\bsp_moto.h	39;"	d
GPIO_IN8	.\Template\bsp\moto\bsp_moto.h	44;"	d
GPIO_ISTAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	59;"	d
GPIO_ISTAT_ISTAT0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	142;"	d
GPIO_ISTAT_ISTAT1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	143;"	d
GPIO_ISTAT_ISTAT10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	152;"	d
GPIO_ISTAT_ISTAT11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	153;"	d
GPIO_ISTAT_ISTAT12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	154;"	d
GPIO_ISTAT_ISTAT13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	155;"	d
GPIO_ISTAT_ISTAT14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	156;"	d
GPIO_ISTAT_ISTAT15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	157;"	d
GPIO_ISTAT_ISTAT2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	144;"	d
GPIO_ISTAT_ISTAT3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	145;"	d
GPIO_ISTAT_ISTAT4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	146;"	d
GPIO_ISTAT_ISTAT5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	147;"	d
GPIO_ISTAT_ISTAT6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	148;"	d
GPIO_ISTAT_ISTAT7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	149;"	d
GPIO_ISTAT_ISTAT8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	150;"	d
GPIO_ISTAT_ISTAT9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	151;"	d
GPIO_LOCK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	62;"	d
GPIO_LOCK_LK0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	212;"	d
GPIO_LOCK_LK1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	213;"	d
GPIO_LOCK_LK10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	222;"	d
GPIO_LOCK_LK11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	223;"	d
GPIO_LOCK_LK12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	224;"	d
GPIO_LOCK_LK13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	225;"	d
GPIO_LOCK_LK14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	226;"	d
GPIO_LOCK_LK15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	227;"	d
GPIO_LOCK_LK2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	214;"	d
GPIO_LOCK_LK3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	215;"	d
GPIO_LOCK_LK4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	216;"	d
GPIO_LOCK_LK5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	217;"	d
GPIO_LOCK_LK6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	218;"	d
GPIO_LOCK_LK7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	219;"	d
GPIO_LOCK_LK8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	220;"	d
GPIO_LOCK_LK9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	221;"	d
GPIO_LOCK_LKK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	228;"	d
GPIO_MODE_AF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	293;"	d
GPIO_MODE_ANALOG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	294;"	d
GPIO_MODE_INPUT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	291;"	d
GPIO_MODE_MASK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	323;"	d
GPIO_MODE_OUTPUT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	292;"	d
GPIO_MODE_SET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	322;"	d
GPIO_OCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	60;"	d
GPIO_OCTL_OCTL0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	160;"	d
GPIO_OCTL_OCTL1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	161;"	d
GPIO_OCTL_OCTL10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	170;"	d
GPIO_OCTL_OCTL11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	171;"	d
GPIO_OCTL_OCTL12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	172;"	d
GPIO_OCTL_OCTL13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	173;"	d
GPIO_OCTL_OCTL14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	174;"	d
GPIO_OCTL_OCTL15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	175;"	d
GPIO_OCTL_OCTL2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	162;"	d
GPIO_OCTL_OCTL3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	163;"	d
GPIO_OCTL_OCTL4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	164;"	d
GPIO_OCTL_OCTL5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	165;"	d
GPIO_OCTL_OCTL6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	166;"	d
GPIO_OCTL_OCTL7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	167;"	d
GPIO_OCTL_OCTL8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	168;"	d
GPIO_OCTL_OCTL9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	169;"	d
GPIO_OMODE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	56;"	d
GPIO_OMODE_OM0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	88;"	d
GPIO_OMODE_OM1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	89;"	d
GPIO_OMODE_OM10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	98;"	d
GPIO_OMODE_OM11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	99;"	d
GPIO_OMODE_OM12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	100;"	d
GPIO_OMODE_OM13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	101;"	d
GPIO_OMODE_OM14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	102;"	d
GPIO_OMODE_OM15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	103;"	d
GPIO_OMODE_OM2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	90;"	d
GPIO_OMODE_OM3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	91;"	d
GPIO_OMODE_OM4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	92;"	d
GPIO_OMODE_OM5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	93;"	d
GPIO_OMODE_OM6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	94;"	d
GPIO_OMODE_OM7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	95;"	d
GPIO_OMODE_OM8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	96;"	d
GPIO_OMODE_OM9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	97;"	d
GPIO_OSPD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	57;"	d
GPIO_OSPD_OSPD0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	106;"	d
GPIO_OSPD_OSPD1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	107;"	d
GPIO_OSPD_OSPD10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	116;"	d
GPIO_OSPD_OSPD11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	117;"	d
GPIO_OSPD_OSPD12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	118;"	d
GPIO_OSPD_OSPD13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	119;"	d
GPIO_OSPD_OSPD14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	120;"	d
GPIO_OSPD_OSPD15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	121;"	d
GPIO_OSPD_OSPD2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	108;"	d
GPIO_OSPD_OSPD3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	109;"	d
GPIO_OSPD_OSPD4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	110;"	d
GPIO_OSPD_OSPD5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	111;"	d
GPIO_OSPD_OSPD6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	112;"	d
GPIO_OSPD_OSPD7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	113;"	d
GPIO_OSPD_OSPD8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	114;"	d
GPIO_OSPD_OSPD9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	115;"	d
GPIO_OSPEED_25MHZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	346;"	d
GPIO_OSPEED_2MHZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	345;"	d
GPIO_OSPEED_50MHZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	347;"	d
GPIO_OSPEED_LEVEL0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	339;"	d
GPIO_OSPEED_LEVEL1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	340;"	d
GPIO_OSPEED_LEVEL2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	341;"	d
GPIO_OSPEED_LEVEL3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	342;"	d
GPIO_OSPEED_MASK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	331;"	d
GPIO_OSPEED_MAX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	348;"	d
GPIO_OSPEED_SET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	330;"	d
GPIO_OTYPE_OD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	335;"	d
GPIO_OTYPE_PP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	334;"	d
GPIO_PIN_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	303;"	d
GPIO_PIN_1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	304;"	d
GPIO_PIN_10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	313;"	d
GPIO_PIN_11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	314;"	d
GPIO_PIN_12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	315;"	d
GPIO_PIN_13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	316;"	d
GPIO_PIN_14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	317;"	d
GPIO_PIN_15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	318;"	d
GPIO_PIN_2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	305;"	d
GPIO_PIN_3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	306;"	d
GPIO_PIN_4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	307;"	d
GPIO_PIN_5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	308;"	d
GPIO_PIN_6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	309;"	d
GPIO_PIN_7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	310;"	d
GPIO_PIN_8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	311;"	d
GPIO_PIN_9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	312;"	d
GPIO_PIN_ALL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	319;"	d
GPIO_POWER_CHECK	.\Template\bsp\power\bsp_power_check.h	8;"	d
GPIO_PUD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	58;"	d
GPIO_PUD_PUD0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	124;"	d
GPIO_PUD_PUD1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	125;"	d
GPIO_PUD_PUD10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	134;"	d
GPIO_PUD_PUD11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	135;"	d
GPIO_PUD_PUD12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	136;"	d
GPIO_PUD_PUD13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	137;"	d
GPIO_PUD_PUD14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	138;"	d
GPIO_PUD_PUD15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	139;"	d
GPIO_PUD_PUD2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	126;"	d
GPIO_PUD_PUD3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	127;"	d
GPIO_PUD_PUD4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	128;"	d
GPIO_PUD_PUD5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	129;"	d
GPIO_PUD_PUD6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	130;"	d
GPIO_PUD_PUD7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	131;"	d
GPIO_PUD_PUD8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	132;"	d
GPIO_PUD_PUD9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	133;"	d
GPIO_PUPD_MASK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	327;"	d
GPIO_PUPD_NONE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	298;"	d
GPIO_PUPD_PULLDOWN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	300;"	d
GPIO_PUPD_PULLUP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	299;"	d
GPIO_PUPD_SET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	326;"	d
GPIO_SWITCH0	.\Template\bsp\bsp_switch\bsp_switch.h	8;"	d
GPIO_SWITCH1	.\Template\bsp\bsp_switch\bsp_switch.h	11;"	d
GPIO_SWITCH2	.\Template\bsp\bsp_switch\bsp_switch.h	14;"	d
GPIO_SWITCH3	.\Template\bsp\bsp_switch\bsp_switch.h	17;"	d
GPIO_SWITCH4	.\Template\bsp\bsp_switch\bsp_switch.h	20;"	d
GPIO_TG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	66;"	d
GPIO_TG_TG0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	269;"	d
GPIO_TG_TG1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	270;"	d
GPIO_TG_TG10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	279;"	d
GPIO_TG_TG11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	280;"	d
GPIO_TG_TG12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	281;"	d
GPIO_TG_TG13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	282;"	d
GPIO_TG_TG14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	283;"	d
GPIO_TG_TG15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	284;"	d
GPIO_TG_TG2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	271;"	d
GPIO_TG_TG3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	272;"	d
GPIO_TG_TG4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	273;"	d
GPIO_TG_TG5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	274;"	d
GPIO_TG_TG6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	275;"	d
GPIO_TG_TG7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	276;"	d
GPIO_TG_TG8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	277;"	d
GPIO_TG_TG9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	278;"	d
GP_GUAT_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	41;"	d	file:
GRFLEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t GRFLEN;                           \/*!< USB global receive FIFO length register          024h *\/$/;"	m	struct:__anon162
GRFLEN_RXFD	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	301;"	d
GRSTATP	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t GRSTATP;                          \/*!< USB receive status and pop register              020h *\/$/;"	m	struct:__anon162
GRSTATR	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t GRSTATR;                          \/*!< USB receive status debug read register           01Ch *\/$/;"	m	struct:__anon162
GRSTATRP_BCOUNT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	296;"	d
GRSTATRP_CNUM	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	297;"	d
GRSTATRP_DPID	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	295;"	d
GRSTATRP_EPNUM	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	298;"	d
GRSTATRP_RPCKST	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	294;"	d
GRSTCTL	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t GRSTCTL;                          \/*!< USB global reset control register                010h *\/$/;"	m	struct:__anon162
GRSTCTL_CSRST	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	236;"	d
GRSTCTL_DMABSY	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	230;"	d
GRSTCTL_DMAIDL	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	229;"	d
GRSTCTL_HCSRST	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	235;"	d
GRSTCTL_HFCRST	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	234;"	d
GRSTCTL_RXFF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	233;"	d
GRSTCTL_TXFF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	232;"	d
GRSTCTL_TXFNUM	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	231;"	d
GRXSTS_PKTSTS_CH_HALTED	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	645;"	d
GRXSTS_PKTSTS_DATA_TOGGLE_ERR	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	644;"	d
GRXSTS_PKTSTS_IN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	642;"	d
GRXSTS_PKTSTS_IN_XFER_COMP	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	643;"	d
GUSBCS	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t GUSBCS;                           \/*!< USB global USB control and status register       00Ch *\/$/;"	m	struct:__anon162
GUSBCS_EMBPHY	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	225;"	d
GUSBCS_FDM	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	218;"	d
GUSBCS_FHM	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	219;"	d
GUSBCS_HNPCEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	223;"	d
GUSBCS_SRPCEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	224;"	d
GUSBCS_TOC	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	226;"	d
GUSBCS_ULPIEOI	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	220;"	d
GUSBCS_ULPIEVD	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	221;"	d
GUSBCS_UTT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	222;"	d
HACHINT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t HACHINT;                          \/*!< USB host all channels interrupt register              414h *\/$/;"	m	struct:__anon163
HACHINTEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t HACHINTEN;                        \/*!< USB host all channels interrupt enable register       418h *\/$/;"	m	struct:__anon163
HACHINTEN_CINTEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	366;"	d
HACHINT_HACHINT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	363;"	d
HALFDUPLEX_OPTION	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    HALFDUPLEX_OPTION               = BIT(11),                                      \/*!< configure the halfduplex related parameters *\/$/;"	e	enum:__anon57
HARDWARE_ERROR	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	/^    HARDWARE_ERROR,$/;"	e	enum:sense_state
HASHH_OPTION	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    HASHH_OPTION                    = BIT(8),                                       \/*!< configure the hash list high 32-bit related parameters *\/$/;"	e	enum:__anon57
HASHL_OPTION	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    HASHL_OPTION                    = BIT(9),                                       \/*!< configure the hash list low 32-bit related parameters *\/$/;"	e	enum:__anon57
HCHCTL	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t HCHCTL;                           \/*!< USB host channel control register          500h *\/$/;"	m	struct:__anon164
HCHCTL_CDIS	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	382;"	d
HCHCTL_CEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	381;"	d
HCHCTL_DAR	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	384;"	d
HCHCTL_EPDIR	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	388;"	d
HCHCTL_EPNUM	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	389;"	d
HCHCTL_EPTYPE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	386;"	d
HCHCTL_LSD	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	387;"	d
HCHCTL_MPC	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	385;"	d
HCHCTL_MPL	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	390;"	d
HCHCTL_ODDFRM	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	383;"	d
HCHDMAADDR	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t HCHDMAADDR;                       \/*!< USB host channel-x DMA address register    514h*\/$/;"	m	struct:__anon164
HCHDMAADDR_DMAADDR	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	432;"	d
HCHINTEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t HCHINTEN;                         \/*!< USB host channel interrupt enable register 50Ch *\/$/;"	m	struct:__anon164
HCHINTEN_ACKIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	418;"	d
HCHINTEN_BBERIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	415;"	d
HCHINTEN_CHIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	422;"	d
HCHINTEN_DMAERIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	421;"	d
HCHINTEN_DTERIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	413;"	d
HCHINTEN_NAKIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	419;"	d
HCHINTEN_NYETIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	417;"	d
HCHINTEN_REQOVRIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	414;"	d
HCHINTEN_STALLIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	420;"	d
HCHINTEN_TFIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	423;"	d
HCHINTEN_USBERIE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	416;"	d
HCHINTF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t HCHINTF;                          \/*!< USB host channel interrupt flag register   508h *\/$/;"	m	struct:__anon164
HCHINTF_ACK	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	405;"	d
HCHINTF_BBER	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	402;"	d
HCHINTF_CH	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	409;"	d
HCHINTF_DMAER	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	408;"	d
HCHINTF_DTER	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	400;"	d
HCHINTF_NAK	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	406;"	d
HCHINTF_NYET	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	404;"	d
HCHINTF_REQOVR	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	401;"	d
HCHINTF_STALL	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	407;"	d
HCHINTF_TF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	410;"	d
HCHINTF_USBER	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	403;"	d
HCHLEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t HCHLEN;                           \/*!< USB host channel transfer length register  510h *\/$/;"	m	struct:__anon164
HCHLEN_DPID	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	427;"	d
HCHLEN_PCNT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	428;"	d
HCHLEN_PING	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	426;"	d
HCHLEN_TLEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	429;"	d
HCHSTCTL	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t HCHSTCTL;                         \/*!< Reserved                                   504h *\/$/;"	m	struct:__anon164
HCHSTCTL_CSPLT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	394;"	d
HCHSTCTL_HADDR	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	396;"	d
HCHSTCTL_ISOPCE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	395;"	d
HCHSTCTL_PADDR	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	397;"	d
HCHSTCTL_SPLEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	393;"	d
HCTL	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t HCTL;                             \/*!< USB host control register                             400h *\/$/;"	m	struct:__anon163
HCTL_30_60MHZ	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	647;"	d
HCTL_48MHZ	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	648;"	d
HCTL_6MHZ	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	649;"	d
HCTL_CLKSEL	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	340;"	d
HCTL_SPDFSLS	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	339;"	d
HC_MAX_PACKET_COUNT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	48;"	d
HFINFR	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t HFINFR;                           \/*!< USB host frame information remaining register         408h *\/$/;"	m	struct:__anon163
HFINFR_FRNUM	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	347;"	d
HFINFR_FRT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	346;"	d
HFSR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t HFSR;                    \/*!< Offset: 0x02C (R\/W)  HardFault Status Register                             *\/$/;"	m	struct:__anon22
HFT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t HFT;                              \/*!< USB host frame interval register                      404h *\/$/;"	m	struct:__anon163
HFT_FRI	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	343;"	d
HID_BUSY	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^    HID_BUSY,$/;"	e	enum:__anon168
HID_CLASS	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	44;"	d
HID_ERROR	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^    HID_ERROR,$/;"	e	enum:__anon168
HID_GET_DATA	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^    HID_GET_DATA,$/;"	e	enum:__anon168
HID_IDLE	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^    HID_IDLE,$/;"	e	enum:__anon168
HID_INIT	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^    HID_INIT = 0U,$/;"	e	enum:__anon168
HID_KEYBOARD	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^    HID_KEYBOARD = 0x02U,$/;"	e	enum:__anon170
HID_MIN_POLL	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	44;"	d
HID_MOUSE	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^    HID_MOUSE    = 0x01U,$/;"	e	enum:__anon170
HID_POLL	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^    HID_POLL,$/;"	e	enum:__anon168
HID_QUEUE_SIZE	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	46;"	d
HID_REPORT_SIZE	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	45;"	d
HID_REQ_GET_HID_DESC	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^    HID_REQ_GET_HID_DESC,$/;"	e	enum:__anon169
HID_REQ_GET_REPORT_DESC	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^    HID_REQ_GET_REPORT_DESC,$/;"	e	enum:__anon169
HID_REQ_IDLE	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^    HID_REQ_IDLE,$/;"	e	enum:__anon169
HID_REQ_INIT	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^    HID_REQ_INIT = 0U,$/;"	e	enum:__anon169
HID_REQ_SET_IDLE	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^    HID_REQ_SET_IDLE,$/;"	e	enum:__anon169
HID_REQ_SET_PROTOCOL	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^    HID_REQ_SET_PROTOCOL,$/;"	e	enum:__anon169
HID_REQ_SET_REPORT	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^    HID_REQ_SET_REPORT,$/;"	e	enum:__anon169
HID_SEND_DATA	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^    HID_SEND_DATA,$/;"	e	enum:__anon168
HID_SYNC	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^    HID_SYNC,$/;"	e	enum:__anon168
HID_UNKNOWN	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^    HID_UNKNOWN  = 0xFFU,$/;"	e	enum:__anon170
HNPTFLEN_HNPTXFD	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	304;"	d
HNPTFLEN_HNPTXRSAR	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	305;"	d
HNPTFQSTAT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t HNPTFQSTAT;                       \/*!< USB host non-periodic FIFO\/queue status register 02Ch *\/$/;"	m	struct:__anon162
HNPTFQSTAT_CNUM	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	315;"	d
HNPTFQSTAT_EPNUM	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	316;"	d
HNPTFQSTAT_NPTXFS	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	314;"	d
HNPTFQSTAT_NPTXRQS	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	313;"	d
HNPTFQSTAT_NPTXRQTOP	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	312;"	d
HNPTFQSTAT_TMF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	318;"	d
HNPTFQSTAT_TYPE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	317;"	d
HOST_CLASS_CHECK	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    HOST_CLASS_CHECK,$/;"	e	enum:__anon188
HOST_CLASS_ENUM	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    HOST_CLASS_ENUM,$/;"	e	enum:__anon188
HOST_CLASS_HANDLER	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    HOST_CLASS_HANDLER,$/;"	e	enum:__anon188
HOST_DEFAULT	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    HOST_DEFAULT = 0U,$/;"	e	enum:__anon188
HOST_DETECT_DEV_SPEED	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    HOST_DETECT_DEV_SPEED,$/;"	e	enum:__anon188
HOST_DEV_CONNECT	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    HOST_DEV_CONNECT,$/;"	e	enum:__anon188
HOST_DEV_DETACHED	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    HOST_DEV_DETACHED,$/;"	e	enum:__anon188
HOST_DEV_ENUM	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    HOST_DEV_ENUM,$/;"	e	enum:__anon188
HOST_ERROR	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    HOST_ERROR$/;"	e	enum:__anon188
HOST_MODE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    HOST_MODE,                                                                  \/*!< host mode *\/$/;"	e	enum:_usb_mode
HOST_PWR_FEATURE_SET	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    HOST_PWR_FEATURE_SET,$/;"	e	enum:__anon188
HOST_SUSPEND	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    HOST_SUSPEND,$/;"	e	enum:__anon188
HOST_USER_INPUT	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    HOST_USER_INPUT,$/;"	e	enum:__anon188
HOST_WAKEUP	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    HOST_WAKEUP,$/;"	e	enum:__anon188
HPCS	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t     *HPCS;                        \/*!< USB host port control and status register *\/$/;"	m	struct:_usb_regs
HPCS_PCD	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	377;"	d
HPCS_PCST	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	378;"	d
HPCS_PE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	376;"	d
HPCS_PEDC	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	375;"	d
HPCS_PLST	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	371;"	d
HPCS_PP	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	370;"	d
HPCS_PREM	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	374;"	d
HPCS_PRST	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	372;"	d
HPCS_PS	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	369;"	d
HPCS_PSP	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	373;"	d
HPTFLEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t HPTFLEN;                          \/*!< USB host periodic transmit FIFO length register  100h *\/$/;"	m	struct:__anon162
HPTFLEN_HPTXFD	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	331;"	d
HPTFLEN_HPTXFSAR	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	332;"	d
HPTFQSTAT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t HPTFQSTAT;                        \/*!< USB host periodic transmit FIFO\/queue status register 410h *\/$/;"	m	struct:__anon163
HPTFQSTAT_CNUM	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	354;"	d
HPTFQSTAT_EPNUM	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	355;"	d
HPTFQSTAT_OEFRM	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	353;"	d
HPTFQSTAT_PTXFS	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	352;"	d
HPTFQSTAT_PTXREQS	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	351;"	d
HPTFQSTAT_PTXREQT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	350;"	d
HPTFQSTAT_TMF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	357;"	d
HPTFQSTAT_TYPE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	356;"	d
HP_ERROR	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_pipe.h	48;"	d
HP_MAX	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_pipe.h	43;"	d
HP_OK	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_pipe.h	46;"	d
HP_USED	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_pipe.h	47;"	d
HP_USED_MASK	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_pipe.h	49;"	d
HRFC_CMSK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	419;"	d
HXTAL_STARTUP_TIMEOUT	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	65;"	d
HXTAL_VALUE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	60;"	d
HardFault_Handler	.\Template\board\board.c	/^void HardFault_Handler(void)$/;"	f
HardFault_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^HardFault_Handler$/;"	l
HardFault_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^HardFault_Handler$/;"	l
HardFault_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^HardFault_Handler$/;"	l
Heap_Mem	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^Heap_Mem        SPACE   Heap_Size$/;"	l
Heap_Mem	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^Heap_Mem        SPACE   Heap_Size$/;"	l
Heap_Mem	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^Heap_Mem        SPACE   Heap_Size$/;"	l
Heap_Size	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^Heap_Size       EQU     0x00000400$/;"	d
Heap_Size	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^Heap_Size       EQU     0x00000400$/;"	d
Heap_Size	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^Heap_Size       EQU     0x00000400$/;"	d
I2C0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	45;"	d
I2C0_ER_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^I2C0_ER_IRQHandler               $/;"	l
I2C0_ER_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^I2C0_ER_IRQHandler               $/;"	l
I2C0_ER_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^I2C0_ER_IRQHandler               $/;"	l
I2C0_ER_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^I2C0_ER_IRQHandler$/;"	l
I2C0_ER_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^I2C0_ER_IRQHandler$/;"	l
I2C0_ER_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^I2C0_ER_IRQHandler$/;"	l
I2C0_ER_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    I2C0_ER_IRQn                 = 32,     \/*!< I2C0 error interrupt                                     *\/$/;"	e	enum:IRQn
I2C0_EV_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^I2C0_EV_IRQHandler                $/;"	l
I2C0_EV_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^I2C0_EV_IRQHandler                $/;"	l
I2C0_EV_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^I2C0_EV_IRQHandler                $/;"	l
I2C0_EV_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^I2C0_EV_IRQHandler                $/;"	l
I2C0_EV_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^I2C0_EV_IRQHandler                $/;"	l
I2C0_EV_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^I2C0_EV_IRQHandler                $/;"	l
I2C0_EV_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    I2C0_EV_IRQn                 = 31,     \/*!< I2C0 event interrupt                                     *\/$/;"	e	enum:IRQn
I2C1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	46;"	d
I2C1_ER_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^I2C1_ER_IRQHandler               $/;"	l
I2C1_ER_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^I2C1_ER_IRQHandler               $/;"	l
I2C1_ER_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^I2C1_ER_IRQHandler               $/;"	l
I2C1_ER_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^I2C1_ER_IRQHandler                $/;"	l
I2C1_ER_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^I2C1_ER_IRQHandler                $/;"	l
I2C1_ER_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^I2C1_ER_IRQHandler                $/;"	l
I2C1_ER_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    I2C1_ER_IRQn                 = 34,     \/*!< I2C1 error interrupt                                     *\/$/;"	e	enum:IRQn
I2C1_EV_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^I2C1_EV_IRQHandler               $/;"	l
I2C1_EV_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^I2C1_EV_IRQHandler               $/;"	l
I2C1_EV_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^I2C1_EV_IRQHandler               $/;"	l
I2C1_EV_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^I2C1_EV_IRQHandler                $/;"	l
I2C1_EV_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^I2C1_EV_IRQHandler                $/;"	l
I2C1_EV_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^I2C1_EV_IRQHandler                $/;"	l
I2C1_EV_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    I2C1_EV_IRQn                 = 33,     \/*!< I2C1 event interrupt                                     *\/$/;"	e	enum:IRQn
I2C2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	47;"	d
I2C2_ER_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^I2C2_ER_IRQHandler                $/;"	l
I2C2_ER_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^I2C2_ER_IRQHandler                $/;"	l
I2C2_ER_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^I2C2_ER_IRQHandler                $/;"	l
I2C2_ER_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^I2C2_ER_IRQHandler                $/;"	l
I2C2_ER_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^I2C2_ER_IRQHandler                $/;"	l
I2C2_ER_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^I2C2_ER_IRQHandler                $/;"	l
I2C2_ER_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    I2C2_ER_IRQn                 = 73,     \/*!< I2C2 error interrupt                                     *\/$/;"	e	enum:IRQn
I2C2_EV_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^I2C2_EV_IRQHandler               $/;"	l
I2C2_EV_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^I2C2_EV_IRQHandler               $/;"	l
I2C2_EV_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^I2C2_EV_IRQHandler               $/;"	l
I2C2_EV_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^I2C2_EV_IRQHandler               $/;"	l
I2C2_EV_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^I2C2_EV_IRQHandler               $/;"	l
I2C2_EV_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^I2C2_EV_IRQHandler               $/;"	l
I2C2_EV_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    I2C2_EV_IRQn                 = 72,     \/*!< I2C2 event interrupt                                     *\/$/;"	e	enum:IRQn
I2CCLK_MAX	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	42;"	d	file:
I2CCLK_MIN	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	43;"	d	file:
I2C_ACKPOS_CURRENT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	274;"	d
I2C_ACKPOS_NEXT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	275;"	d
I2C_ACK_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	270;"	d
I2C_ACK_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	271;"	d
I2C_ADDFORMAT_10BITS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	328;"	d
I2C_ADDFORMAT_7BITS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	327;"	d
I2C_ADDRESS2_MASK	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	46;"	d	file:
I2C_ADDRESS_MASK	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	45;"	d	file:
I2C_ARP_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	313;"	d
I2C_ARP_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	314;"	d
I2C_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	325;"	d
I2C_BIT_POS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	156;"	d
I2C_BIT_POS2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	160;"	d
I2C_CKCFG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	57;"	d
I2C_CKCFG_CLKC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	127;"	d
I2C_CKCFG_DTCY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	128;"	d
I2C_CKCFG_FAST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	129;"	d
I2C_CTL0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	50;"	d
I2C_CTL0_ACKEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	73;"	d
I2C_CTL0_ARPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	67;"	d
I2C_CTL0_GCEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	69;"	d
I2C_CTL0_I2CEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	64;"	d
I2C_CTL0_PECEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	68;"	d
I2C_CTL0_PECTRANS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	75;"	d
I2C_CTL0_POAP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	74;"	d
I2C_CTL0_SALT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	76;"	d
I2C_CTL0_SMBEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	65;"	d
I2C_CTL0_SMBSEL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	66;"	d
I2C_CTL0_SRESET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	77;"	d
I2C_CTL0_SS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	70;"	d
I2C_CTL0_START	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	71;"	d
I2C_CTL0_STOP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	72;"	d
I2C_CTL1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	51;"	d
I2C_CTL1_BUFIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	83;"	d
I2C_CTL1_DMALST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	85;"	d
I2C_CTL1_DMAON	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	84;"	d
I2C_CTL1_ERRIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	81;"	d
I2C_CTL1_EVIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	82;"	d
I2C_CTL1_I2CCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	80;"	d
I2C_CTL1_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	163;"	d
I2C_DATA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	54;"	d
I2C_DATA_TRB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	98;"	d
I2C_DF_10PCLKS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_DF_10PCLKS,                                                     \/*!< enable digital noise filter and the maximum filtered spiker's length 10 PCLK1 *\/$/;"	e	enum:__anon88
I2C_DF_11PCLKS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_DF_11PCLKS,                                                     \/*!< enable digital noise filter and the maximum filtered spiker's length 11 PCLK1 *\/$/;"	e	enum:__anon88
I2C_DF_12PCLKS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_DF_12PCLKS,                                                     \/*!< enable digital noise filter and the maximum filtered spiker's length 12 PCLK1 *\/$/;"	e	enum:__anon88
I2C_DF_13PCLKS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_DF_13PCLKS,                                                     \/*!< enable digital noise filter and the maximum filtered spiker's length 13 PCLK1 *\/$/;"	e	enum:__anon88
I2C_DF_14PCLKS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_DF_14PCLKS,                                                     \/*!< enable digital noise filter and the maximum filtered spiker's length 14 PCLK1 *\/$/;"	e	enum:__anon88
I2C_DF_15PCLKS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_DF_15PCLKS                                                      \/*!< enable digital noise filter and the maximum filtered spiker's length 15 PCLK1 *\/$/;"	e	enum:__anon88
I2C_DF_1PCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_DF_1PCLK,                                                       \/*!< enable digital noise filter and the maximum filtered spiker's length 1 PCLK1 *\/$/;"	e	enum:__anon88
I2C_DF_2PCLKS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_DF_2PCLKS,                                                      \/*!< enable digital noise filter and the maximum filtered spiker's length 2 PCLK1 *\/$/;"	e	enum:__anon88
I2C_DF_3PCLKS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_DF_3PCLKS,                                                      \/*!< enable digital noise filter and the maximum filtered spiker's length 3 PCLK1 *\/$/;"	e	enum:__anon88
I2C_DF_4PCLKS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_DF_4PCLKS,                                                      \/*!< enable digital noise filter and the maximum filtered spiker's length 4 PCLK1 *\/$/;"	e	enum:__anon88
I2C_DF_5PCLKS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_DF_5PCLKS,                                                      \/*!< enable digital noise filter and the maximum filtered spiker's length 5 PCLK1 *\/$/;"	e	enum:__anon88
I2C_DF_6PCLKS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_DF_6PCLKS,                                                      \/*!< enable digital noise filter and the maximum filtered spiker's length 6 PCLK1 *\/$/;"	e	enum:__anon88
I2C_DF_7PCLKS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_DF_7PCLKS,                                                      \/*!< enable digital noise filter and the maximum filtered spiker's length 7 PCLK1 *\/$/;"	e	enum:__anon88
I2C_DF_8PCLKS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_DF_8PCLKS,                                                      \/*!< enable digital noise filter and the maximum filtered spiker's length 8 PCLK1 *\/$/;"	e	enum:__anon88
I2C_DF_9PCLKS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_DF_9PCLKS,                                                      \/*!< enable digital noise filter and the maximum filtered spiker's length 9 PCLK1 *\/$/;"	e	enum:__anon88
I2C_DF_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_DF_DISABLE = 0,                                                 \/*!< disable digital noise filter *\/$/;"	e	enum:__anon88
I2C_DMALST_OFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	295;"	d
I2C_DMALST_ON	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	296;"	d
I2C_DMA_OFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	291;"	d
I2C_DMA_ON	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	292;"	d
I2C_DTCY_16_9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	324;"	d
I2C_DTCY_2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	323;"	d
I2C_FCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	59;"	d
I2C_FCTL_AFD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	136;"	d
I2C_FCTL_DF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	135;"	d
I2C_FLAG_ADD10SEND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_FLAG_ADD10SEND = I2C_REGIDX_BIT(I2C_STAT0_REG_OFFSET, 3U),      \/*!< header of 10-bit address is sent in master mode *\/$/;"	e	enum:__anon85
I2C_FLAG_ADDSEND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_FLAG_ADDSEND = I2C_REGIDX_BIT(I2C_STAT0_REG_OFFSET, 1U),        \/*!< address is sent in master mode or received and matches in slave mode *\/$/;"	e	enum:__anon85
I2C_FLAG_AERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_FLAG_AERR = I2C_REGIDX_BIT(I2C_STAT0_REG_OFFSET, 10U),          \/*!< acknowledge error *\/$/;"	e	enum:__anon85
I2C_FLAG_BERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_FLAG_BERR = I2C_REGIDX_BIT(I2C_STAT0_REG_OFFSET, 8U),           \/*!< a bus error occurs indication a unexpected start or stop condition on I2C bus *\/$/;"	e	enum:__anon85
I2C_FLAG_BTC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_FLAG_BTC = I2C_REGIDX_BIT(I2C_STAT0_REG_OFFSET, 2U),            \/*!< byte transmission finishes *\/$/;"	e	enum:__anon85
I2C_FLAG_DEFSMB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_FLAG_DEFSMB = I2C_REGIDX_BIT(I2C_STAT1_REG_OFFSET, 5U),         \/*!< default address of SMBus device *\/$/;"	e	enum:__anon85
I2C_FLAG_DUMOD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_FLAG_DUMOD = I2C_REGIDX_BIT(I2C_STAT1_REG_OFFSET, 7U),          \/*!< dual flag in slave mode indicating which address is matched in dual-address mode *\/$/;"	e	enum:__anon85
I2C_FLAG_HSTSMB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_FLAG_HSTSMB = I2C_REGIDX_BIT(I2C_STAT1_REG_OFFSET, 6U),         \/*!< SMBus host header detected in slave mode *\/$/;"	e	enum:__anon85
I2C_FLAG_I2CBSY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_FLAG_I2CBSY = I2C_REGIDX_BIT(I2C_STAT1_REG_OFFSET, 1U),         \/*!< busy flag *\/$/;"	e	enum:__anon85
I2C_FLAG_LOSTARB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_FLAG_LOSTARB = I2C_REGIDX_BIT(I2C_STAT0_REG_OFFSET, 9U),        \/*!< arbitration lost in master mode *\/$/;"	e	enum:__anon85
I2C_FLAG_MASK	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	44;"	d	file:
I2C_FLAG_MASTER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_FLAG_MASTER = I2C_REGIDX_BIT(I2C_STAT1_REG_OFFSET, 0U),         \/*!< a flag indicating whether I2C block is in master or slave mode *\/$/;"	e	enum:__anon85
I2C_FLAG_OUERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_FLAG_OUERR = I2C_REGIDX_BIT(I2C_STAT0_REG_OFFSET, 11U),         \/*!< over-run or under-run situation occurs in slave mode *\/$/;"	e	enum:__anon85
I2C_FLAG_PECERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_FLAG_PECERR = I2C_REGIDX_BIT(I2C_STAT0_REG_OFFSET, 12U),        \/*!< PEC error when receiving data *\/$/;"	e	enum:__anon85
I2C_FLAG_RBNE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_FLAG_RBNE = I2C_REGIDX_BIT(I2C_STAT0_REG_OFFSET, 6U),           \/*!< I2C_DATA is not empty during receiving *\/$/;"	e	enum:__anon85
I2C_FLAG_RFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_FLAG_RFF = I2C_REGIDX_BIT(I2C_SAMCS_REG_OFFSET, 14U),           \/*!< rxframe fall flag *\/$/;"	e	enum:__anon85
I2C_FLAG_RFR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_FLAG_RFR = I2C_REGIDX_BIT(I2C_SAMCS_REG_OFFSET, 15U)            \/*!< rxframe rise flag *\/$/;"	e	enum:__anon85
I2C_FLAG_RXGC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_FLAG_RXGC = I2C_REGIDX_BIT(I2C_STAT1_REG_OFFSET, 4U),           \/*!< general call address (00h) received *\/$/;"	e	enum:__anon85
I2C_FLAG_SBSEND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_FLAG_SBSEND = I2C_REGIDX_BIT(I2C_STAT0_REG_OFFSET, 0U),         \/*!< start condition sent out in master mode *\/$/;"	e	enum:__anon85
I2C_FLAG_SMBALT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_FLAG_SMBALT = I2C_REGIDX_BIT(I2C_STAT0_REG_OFFSET, 15U),        \/*!< SMBus alert status *\/$/;"	e	enum:__anon85
I2C_FLAG_SMBTO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_FLAG_SMBTO = I2C_REGIDX_BIT(I2C_STAT0_REG_OFFSET, 14U),         \/*!< timeout signal in SMBus mode *\/$/;"	e	enum:__anon85
I2C_FLAG_STPDET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_FLAG_STPDET = I2C_REGIDX_BIT(I2C_STAT0_REG_OFFSET, 4U),         \/*!< stop condition detected in slave mode *\/$/;"	e	enum:__anon85
I2C_FLAG_TBE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_FLAG_TBE = I2C_REGIDX_BIT(I2C_STAT0_REG_OFFSET, 7U),            \/*!< I2C_DATA is empty during transmitting *\/$/;"	e	enum:__anon85
I2C_FLAG_TFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_FLAG_TFF = I2C_REGIDX_BIT(I2C_SAMCS_REG_OFFSET, 12U),           \/*!< txframe fall flag *\/$/;"	e	enum:__anon85
I2C_FLAG_TFR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_FLAG_TFR = I2C_REGIDX_BIT(I2C_SAMCS_REG_OFFSET, 13U),           \/*!< txframe rise flag *\/$/;"	e	enum:__anon85
I2C_FLAG_TR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_FLAG_TR = I2C_REGIDX_BIT(I2C_STAT1_REG_OFFSET, 2U),             \/*!< whether the I2C is a transmitter or a receiver *\/$/;"	e	enum:__anon85
I2C_GCEN_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	283;"	d
I2C_GCEN_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	282;"	d
I2C_I2CMODE_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	258;"	d
I2C_INT_BUF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_INT_BUF = I2C_REGIDX_BIT(I2C_CTL1_REG_OFFSET, 10U),             \/*!< buffer interrupt *\/$/;"	e	enum:__anon87
I2C_INT_ERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_INT_ERR = I2C_REGIDX_BIT(I2C_CTL1_REG_OFFSET, 8U),              \/*!< error interrupt *\/$/;"	e	enum:__anon87
I2C_INT_EV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_INT_EV = I2C_REGIDX_BIT(I2C_CTL1_REG_OFFSET, 9U),               \/*!< event interrupt *\/$/;"	e	enum:__anon87
I2C_INT_FLAG_ADD10SEND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_INT_FLAG_ADD10SEND =  I2C_REGIDX_BIT2(I2C_CTL1_REG_OFFSET, 9U, I2C_STAT0_REG_OFFSET, 3U),    \/*!< header of 10-bit address is sent in master mode interrupt flag *\/$/;"	e	enum:__anon86
I2C_INT_FLAG_ADDSEND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_INT_FLAG_ADDSEND = I2C_REGIDX_BIT2(I2C_CTL1_REG_OFFSET, 9U, I2C_STAT0_REG_OFFSET, 1U),       \/*!< address is sent in master mode or received and matches in slave mode interrupt flag *\/$/;"	e	enum:__anon86
I2C_INT_FLAG_AERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_INT_FLAG_AERR = I2C_REGIDX_BIT2(I2C_CTL1_REG_OFFSET, 8U, I2C_STAT0_REG_OFFSET, 10U),         \/*!< acknowledge error interrupt flag *\/$/;"	e	enum:__anon86
I2C_INT_FLAG_BERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_INT_FLAG_BERR = I2C_REGIDX_BIT2(I2C_CTL1_REG_OFFSET, 8U, I2C_STAT0_REG_OFFSET, 8U),          \/*!< a bus error occurs indication a unexpected start or stop condition on I2C bus interrupt flag *\/$/;"	e	enum:__anon86
I2C_INT_FLAG_BTC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_INT_FLAG_BTC =  I2C_REGIDX_BIT2(I2C_CTL1_REG_OFFSET, 9U, I2C_STAT0_REG_OFFSET, 2U),          \/*!< byte transmission finishes interrupt flag *\/$/;"	e	enum:__anon86
I2C_INT_FLAG_LOSTARB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_INT_FLAG_LOSTARB = I2C_REGIDX_BIT2(I2C_CTL1_REG_OFFSET, 8U, I2C_STAT0_REG_OFFSET, 9U),       \/*!< arbitration lost in master mode interrupt flag *\/$/;"	e	enum:__anon86
I2C_INT_FLAG_OUERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_INT_FLAG_OUERR = I2C_REGIDX_BIT2(I2C_CTL1_REG_OFFSET, 8U, I2C_STAT0_REG_OFFSET, 11U),        \/*!< over-run or under-run situation occurs in slave mode interrupt flag *\/$/;"	e	enum:__anon86
I2C_INT_FLAG_PECERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_INT_FLAG_PECERR = I2C_REGIDX_BIT2(I2C_CTL1_REG_OFFSET, 8U, I2C_STAT0_REG_OFFSET, 12U),       \/*!< PEC error when receiving data interrupt flag *\/$/;"	e	enum:__anon86
I2C_INT_FLAG_RBNE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_INT_FLAG_RBNE = I2C_REGIDX_BIT2(I2C_CTL1_REG_OFFSET, 9U, I2C_STAT0_REG_OFFSET, 6U),          \/*!< I2C_DATA is not Empty during receiving interrupt flag *\/$/;"	e	enum:__anon86
I2C_INT_FLAG_RFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_INT_FLAG_RFF = I2C_REGIDX_BIT2(I2C_SAMCS_REG_OFFSET, 6U, I2C_SAMCS_REG_OFFSET, 14U),         \/*!< rxframe fall interrupt flag *\/$/;"	e	enum:__anon86
I2C_INT_FLAG_RFR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_INT_FLAG_RFR = I2C_REGIDX_BIT2(I2C_SAMCS_REG_OFFSET, 7U, I2C_SAMCS_REG_OFFSET, 15U)          \/*!< rxframe rise interrupt flag *\/$/;"	e	enum:__anon86
I2C_INT_FLAG_SBSEND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_INT_FLAG_SBSEND = I2C_REGIDX_BIT2(I2C_CTL1_REG_OFFSET, 9U, I2C_STAT0_REG_OFFSET, 0U),        \/*!< start condition sent out in master mode interrupt flag *\/$/;"	e	enum:__anon86
I2C_INT_FLAG_SMBALT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_INT_FLAG_SMBALT = I2C_REGIDX_BIT2(I2C_CTL1_REG_OFFSET, 8U, I2C_STAT0_REG_OFFSET, 15U),       \/*!< SMBus alert status interrupt flag *\/$/;"	e	enum:__anon86
I2C_INT_FLAG_SMBTO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_INT_FLAG_SMBTO = I2C_REGIDX_BIT2(I2C_CTL1_REG_OFFSET, 8U, I2C_STAT0_REG_OFFSET, 14U),        \/*!< timeout signal in SMBus mode interrupt flag *\/$/;"	e	enum:__anon86
I2C_INT_FLAG_STPDET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_INT_FLAG_STPDET = I2C_REGIDX_BIT2(I2C_CTL1_REG_OFFSET, 9U, I2C_STAT0_REG_OFFSET, 4U),        \/*!< stop condition detected in slave mode interrupt flag *\/$/;"	e	enum:__anon86
I2C_INT_FLAG_TBE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_INT_FLAG_TBE = I2C_REGIDX_BIT2(I2C_CTL1_REG_OFFSET, 9U, I2C_STAT0_REG_OFFSET, 7U),           \/*!< I2C_DATA is empty during transmitting interrupt flag *\/$/;"	e	enum:__anon86
I2C_INT_FLAG_TFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_INT_FLAG_TFF = I2C_REGIDX_BIT2(I2C_SAMCS_REG_OFFSET, 4U, I2C_SAMCS_REG_OFFSET, 12U),         \/*!< txframe fall interrupt flag *\/$/;"	e	enum:__anon86
I2C_INT_FLAG_TFR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_INT_FLAG_TFR = I2C_REGIDX_BIT2(I2C_SAMCS_REG_OFFSET, 5U, I2C_SAMCS_REG_OFFSET, 13U),         \/*!< txframe rise interrupt flag *\/$/;"	e	enum:__anon86
I2C_INT_RFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_INT_RFF = I2C_REGIDX_BIT(I2C_SAMCS_REG_OFFSET, 6U),             \/*!< rxframe fall interrupt *\/$/;"	e	enum:__anon87
I2C_INT_RFR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_INT_RFR = I2C_REGIDX_BIT(I2C_SAMCS_REG_OFFSET, 7U)              \/*!< rxframe rise interrupt *\/$/;"	e	enum:__anon87
I2C_INT_TFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_INT_TFF = I2C_REGIDX_BIT(I2C_SAMCS_REG_OFFSET, 4U),             \/*!< txframe fall interrupt *\/$/;"	e	enum:__anon87
I2C_INT_TFR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^    I2C_INT_TFR = I2C_REGIDX_BIT(I2C_SAMCS_REG_OFFSET, 5U),             \/*!< txframe rise interrupt *\/$/;"	e	enum:__anon87
I2C_PECTRANS_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	304;"	d
I2C_PECTRANS_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	305;"	d
I2C_PEC_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	300;"	d
I2C_PEC_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	301;"	d
I2C_RECEIVER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	266;"	d
I2C_REGIDX_BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	154;"	d
I2C_REGIDX_BIT2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	157;"	d
I2C_REG_VAL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	155;"	d
I2C_REG_VAL2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	159;"	d
I2C_RT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	58;"	d
I2C_RT_RISETIME	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	132;"	d
I2C_SADDR0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	52;"	d
I2C_SADDR0_ADDFORMAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	91;"	d
I2C_SADDR0_ADDRESS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	89;"	d
I2C_SADDR0_ADDRESS0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	88;"	d
I2C_SADDR0_ADDRESS_H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	90;"	d
I2C_SADDR1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	53;"	d
I2C_SADDR1_ADDRESS2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	95;"	d
I2C_SADDR1_DUADEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	94;"	d
I2C_SALTSEND_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	309;"	d
I2C_SALTSEND_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	310;"	d
I2C_SAMCS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	60;"	d
I2C_SAMCS_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	166;"	d
I2C_SAMCS_RFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	149;"	d
I2C_SAMCS_RFFIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	143;"	d
I2C_SAMCS_RFR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	150;"	d
I2C_SAMCS_RFRIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	144;"	d
I2C_SAMCS_RXF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	146;"	d
I2C_SAMCS_SAMEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	139;"	d
I2C_SAMCS_STOEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	140;"	d
I2C_SAMCS_TFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	147;"	d
I2C_SAMCS_TFFIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	141;"	d
I2C_SAMCS_TFR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	148;"	d
I2C_SAMCS_TFRIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	142;"	d
I2C_SAMCS_TXF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	145;"	d
I2C_SCLSTRETCH_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	279;"	d
I2C_SCLSTRETCH_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	278;"	d
I2C_SMBUSMODE_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	259;"	d
I2C_SMBUS_DEVICE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	262;"	d
I2C_SMBUS_HOST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	263;"	d
I2C_SRESET_RESET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	286;"	d
I2C_SRESET_SET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	287;"	d
I2C_STAT0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	55;"	d
I2C_STAT0_ADD10SEND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	104;"	d
I2C_STAT0_ADDSEND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	102;"	d
I2C_STAT0_AERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	110;"	d
I2C_STAT0_BERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	108;"	d
I2C_STAT0_BTC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	103;"	d
I2C_STAT0_LOSTARB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	109;"	d
I2C_STAT0_OUERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	111;"	d
I2C_STAT0_PECERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	112;"	d
I2C_STAT0_RBNE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	106;"	d
I2C_STAT0_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	164;"	d
I2C_STAT0_SBSEND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	101;"	d
I2C_STAT0_SMBALT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	114;"	d
I2C_STAT0_SMBTO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	113;"	d
I2C_STAT0_STPDET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	105;"	d
I2C_STAT0_TBE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	107;"	d
I2C_STAT1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	56;"	d
I2C_STAT1_DEFSMB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	121;"	d
I2C_STAT1_DUMODF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	123;"	d
I2C_STAT1_HSTSMB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	122;"	d
I2C_STAT1_I2CBSY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	118;"	d
I2C_STAT1_MASTER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	117;"	d
I2C_STAT1_PECV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	124;"	d
I2C_STAT1_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	165;"	d
I2C_STAT1_RXGC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	120;"	d
I2C_STAT1_TR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	119;"	d
I2C_TRANSMITTER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	267;"	d
I2S1_ADD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	53;"	d
I2S2_ADD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	54;"	d
I2SCTL_DTLEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	215;"	d
I2SCTL_I2SOPMOD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	226;"	d
I2SCTL_I2SSTD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	233;"	d
I2S_ADD_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	322;"	d
I2S_ADD_CRCPOLY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	73;"	d
I2S_ADD_CTL0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	69;"	d
I2S_ADD_CTL1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	70;"	d
I2S_ADD_DATA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	72;"	d
I2S_ADD_I2SCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	76;"	d
I2S_ADD_I2SPSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	77;"	d
I2S_ADD_RCRC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	74;"	d
I2S_ADD_STAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	71;"	d
I2S_ADD_TCRC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	75;"	d
I2S_AUDIOSAMPLE_11K	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	205;"	d
I2S_AUDIOSAMPLE_16K	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	206;"	d
I2S_AUDIOSAMPLE_192K	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	212;"	d
I2S_AUDIOSAMPLE_22K	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	207;"	d
I2S_AUDIOSAMPLE_32K	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	208;"	d
I2S_AUDIOSAMPLE_44K	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	209;"	d
I2S_AUDIOSAMPLE_48K	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	210;"	d
I2S_AUDIOSAMPLE_8K	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	204;"	d
I2S_AUDIOSAMPLE_96K	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	211;"	d
I2S_CKPL_HIGH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	242;"	d
I2S_CKPL_LOW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	241;"	d
I2S_FLAG_CH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	276;"	d
I2S_FLAG_FERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	280;"	d
I2S_FLAG_RBNE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	274;"	d
I2S_FLAG_RXORERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	278;"	d
I2S_FLAG_TBE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	275;"	d
I2S_FLAG_TRANS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	279;"	d
I2S_FLAG_TXURERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	277;"	d
I2S_FRAMEFORMAT_DT16B_CH16B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	216;"	d
I2S_FRAMEFORMAT_DT16B_CH32B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	217;"	d
I2S_FRAMEFORMAT_DT24B_CH32B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	218;"	d
I2S_FRAMEFORMAT_DT32B_CH32B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	219;"	d
I2S_FULL_DUPLEX_MASK	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	45;"	d	file:
I2S_INIT_MASK	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	44;"	d	file:
I2S_INT_FLAG_TXURERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	263;"	d
I2S_MCKOUT_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	222;"	d
I2S_MCKOUT_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	223;"	d
I2S_MODE_MASTERRX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	230;"	d
I2S_MODE_MASTERTX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	229;"	d
I2S_MODE_SLAVERX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	228;"	d
I2S_MODE_SLAVETX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	227;"	d
I2S_STD_LSB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	236;"	d
I2S_STD_MSB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	235;"	d
I2S_STD_PCMLONG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	238;"	d
I2S_STD_PCMSHORT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	237;"	d
I2S_STD_PHILLIPS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	234;"	d
IABR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t IABR[8];                 \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Register           *\/$/;"	m	struct:__anon21
IAP_DNLOAD	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Include\usb_iap_core.h	62;"	d
IAP_ERASE	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Include\usb_iap_core.h	61;"	d
IAP_GETBIN_ADDRESS	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Include\usb_iap_core.h	64;"	d
IAP_LEAVE	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Include\usb_iap_core.h	63;"	d
IAP_OPTION_BYTE1	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Include\usb_iap_core.h	60;"	d
IAP_OPTION_BYTE2	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Include\usb_iap_core.h	65;"	d
ICER	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t ICER[8];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register         *\/$/;"	m	struct:__anon21
ICPR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t ICPR[8];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register        *\/$/;"	m	struct:__anon21
ICSR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon22
ICTR	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t ICTR;                    \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type Register      *\/$/;"	m	struct:__anon23
IF_USE_EXTERNPHY_LIB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	44;"	d
ILLEGAL_REQUEST	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	/^    ILLEGAL_REQUEST,$/;"	e	enum:sense_state
IMCR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t IMCR;                    \/*!< Offset: 0xF00 (R\/W)  ITM Integration Mode Control Register     *\/$/;"	m	struct:__anon25
IN1_OUT	.\Template\bsp\bsp_L298N.h	44;"	d
IN1_OUT	.\Template\bsp\moto\bsp_moto.h	81;"	d
IN2_OUT	.\Template\bsp\bsp_L298N.h	45;"	d
IN2_OUT	.\Template\bsp\moto\bsp_moto.h	82;"	d
IN3_OUT	.\Template\bsp\bsp_L298N.h	47;"	d
IN3_OUT	.\Template\bsp\moto\bsp_moto.h	84;"	d
IN4_OUT	.\Template\bsp\bsp_L298N.h	48;"	d
IN4_OUT	.\Template\bsp\moto\bsp_moto.h	85;"	d
IN5_OUT	.\Template\bsp\moto\bsp_moto.h	87;"	d
IN6_OUT	.\Template\bsp\moto\bsp_moto.h	88;"	d
IN7_OUT	.\Template\bsp\moto\bsp_moto.h	90;"	d
IN8_OUT	.\Template\bsp\moto\bsp_moto.h	91;"	d
INQUIRY_PAGE00_LENGTH	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_scsi.h	47;"	d
INSERTED_TRIGGER_MODE	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	41;"	d	file:
INTEN_INTS_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	123;"	d	file:
INTERFRAMEGAP_OPTION	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    INTERFRAMEGAP_OPTION            = BIT(13),                                      \/*!< configure the inter frame gap related parameters *\/$/;"	e	enum:__anon57
INT_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	480;"	d
INVALID_CDB	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	74;"	d
INVALID_FIELD_IN_PARAMETER_LIST	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	77;"	d
INVALID_FIELED_IN_COMMAND	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	75;"	d
IOFFX_IOFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	277;"	d
IP	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint8_t  IP[240];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register (8Bit wide) *\/$/;"	m	struct:__anon21
IPA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	44;"	d
IPA_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	346;"	d
IPA_BG_ALPHA_MODE_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	261;"	d
IPA_BG_ALPHA_MODE_1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	262;"	d
IPA_BG_ALPHA_MODE_2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	263;"	d
IPA_BLMADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	60;"	d
IPA_BLMADDR_BLMADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	139;"	d
IPA_BLOFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	54;"	d
IPA_BLOFF_BLOFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	107;"	d
IPA_BMADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	53;"	d
IPA_BMADDR_BMADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	104;"	d
IPA_BPCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	57;"	d
IPA_BPCTL_BAVCA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	127;"	d
IPA_BPCTL_BCNP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	126;"	d
IPA_BPCTL_BLLEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	125;"	d
IPA_BPCTL_BLPF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	124;"	d
IPA_BPCTL_BPDAV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	128;"	d
IPA_BPCTL_BPF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	123;"	d
IPA_BPV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	58;"	d
IPA_BPV_BPDBV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	131;"	d
IPA_BPV_BPDGV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	132;"	d
IPA_BPV_BPDRV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	133;"	d
IPA_CTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	48;"	d
IPA_CTL_FTFIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	74;"	d
IPA_CTL_LACIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	76;"	d
IPA_CTL_LLFIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	77;"	d
IPA_CTL_PFCM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	79;"	d
IPA_CTL_TAEIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	73;"	d
IPA_CTL_TEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	70;"	d
IPA_CTL_THU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	71;"	d
IPA_CTL_TLMIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	75;"	d
IPA_CTL_TST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	72;"	d
IPA_CTL_WCFIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	78;"	d
IPA_DEFAULT_VALUE	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ipa.c	40;"	d	file:
IPA_DLOFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	64;"	d
IPA_DLOFF_DLOFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	177;"	d
IPA_DMADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	63;"	d
IPA_DMADDR_DMADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	174;"	d
IPA_DPCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	61;"	d
IPA_DPCTL_DPF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	142;"	d
IPA_DPF_ARGB1555	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^    IPA_DPF_ARGB1555,                                     \/*!< destination pixel format ARGB1555 *\/$/;"	e	enum:__anon92
IPA_DPF_ARGB4444	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^    IPA_DPF_ARGB4444                                      \/*!< destination pixel format ARGB4444 *\/$/;"	e	enum:__anon92
IPA_DPF_ARGB8888	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^    IPA_DPF_ARGB8888,                                     \/*!< destination pixel format ARGB8888 *\/$/;"	e	enum:__anon92
IPA_DPF_RGB565	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^    IPA_DPF_RGB565,                                       \/*!< destination pixel format RGB565 *\/$/;"	e	enum:__anon92
IPA_DPF_RGB888	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^    IPA_DPF_RGB888,                                       \/*!< destination pixel format RGB888 *\/$/;"	e	enum:__anon92
IPA_DPV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	62;"	d
IPA_DPV_DPDAV_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	149;"	d
IPA_DPV_DPDAV_3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	165;"	d
IPA_DPV_DPDAV_4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	171;"	d
IPA_DPV_DPDBV_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	146;"	d
IPA_DPV_DPDBV_1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	152;"	d
IPA_DPV_DPDBV_2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	157;"	d
IPA_DPV_DPDBV_3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	162;"	d
IPA_DPV_DPDBV_4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	168;"	d
IPA_DPV_DPDGV_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	147;"	d
IPA_DPV_DPDGV_1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	153;"	d
IPA_DPV_DPDGV_2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	158;"	d
IPA_DPV_DPDGV_3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	163;"	d
IPA_DPV_DPDGV_4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	169;"	d
IPA_DPV_DPDRV_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	148;"	d
IPA_DPV_DPDRV_1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	154;"	d
IPA_DPV_DPDRV_2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	159;"	d
IPA_DPV_DPDRV_3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	164;"	d
IPA_DPV_DPDRV_4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	170;"	d
IPA_FGBGTODE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	250;"	d
IPA_FGTODE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	248;"	d
IPA_FGTODE_PF_CONVERT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	249;"	d
IPA_FG_ALPHA_MODE_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	255;"	d
IPA_FG_ALPHA_MODE_1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	256;"	d
IPA_FG_ALPHA_MODE_2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	257;"	d
IPA_FILL_UP_DE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	251;"	d
IPA_FLAG_FTF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	295;"	d
IPA_FLAG_LAC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	297;"	d
IPA_FLAG_LLF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	298;"	d
IPA_FLAG_TAE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	294;"	d
IPA_FLAG_TLM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	296;"	d
IPA_FLAG_WCF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	299;"	d
IPA_FLMADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	59;"	d
IPA_FLMADDR_FLMADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	136;"	d
IPA_FLOFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	52;"	d
IPA_FLOFF_FLOFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	101;"	d
IPA_FMADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	51;"	d
IPA_FMADDR_FMADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	98;"	d
IPA_FPCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	55;"	d
IPA_FPCTL_FAVCA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	114;"	d
IPA_FPCTL_FCNP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	113;"	d
IPA_FPCTL_FLLEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	112;"	d
IPA_FPCTL_FLPF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	111;"	d
IPA_FPCTL_FPDAV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	115;"	d
IPA_FPCTL_FPF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	110;"	d
IPA_FPV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	56;"	d
IPA_FPV_FPDBV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	118;"	d
IPA_FPV_FPDGV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	119;"	d
IPA_FPV_FPDRV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	120;"	d
IPA_IMS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	65;"	d
IPA_IMS_HEIGHT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	180;"	d
IPA_IMS_WIDTH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	181;"	d
IPA_INTC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	50;"	d
IPA_INTC_FTFIFC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	91;"	d
IPA_INTC_LACIFC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	93;"	d
IPA_INTC_LLFIFC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	94;"	d
IPA_INTC_TAEIFC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	90;"	d
IPA_INTC_TLMIFC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	92;"	d
IPA_INTC_WCFIFC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	95;"	d
IPA_INTER_TIMER_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	243;"	d
IPA_INTER_TIMER_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	244;"	d
IPA_INTF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	49;"	d
IPA_INTF_FTFIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	83;"	d
IPA_INTF_LACIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	85;"	d
IPA_INTF_LLFIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	86;"	d
IPA_INTF_TAEIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	82;"	d
IPA_INTF_TLMIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	84;"	d
IPA_INTF_WCFIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	87;"	d
IPA_INT_FLAG_FTF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	311;"	d
IPA_INT_FLAG_LAC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	313;"	d
IPA_INT_FLAG_LLF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	314;"	d
IPA_INT_FLAG_TAE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	310;"	d
IPA_INT_FLAG_TLM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	312;"	d
IPA_INT_FLAG_WCF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	315;"	d
IPA_INT_FTF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	303;"	d
IPA_INT_LAC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	305;"	d
IPA_INT_LLF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	306;"	d
IPA_INT_TAE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	302;"	d
IPA_INT_TLM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	304;"	d
IPA_INT_WCF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	307;"	d
IPA_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^IPA_IRQHandler                    $/;"	l
IPA_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^IPA_IRQHandler                    $/;"	l
IPA_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    IPA_IRQn                     = 90,     \/*!< IPA interrupt                                            *\/$/;"	e	enum:IRQn
IPA_ITCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	67;"	d
IPA_ITCTL_ITEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	187;"	d
IPA_ITCTL_NCCI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	188;"	d
IPA_LM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	66;"	d
IPA_LM_LM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	184;"	d
IPA_LUT_PF_ARGB8888	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	239;"	d
IPA_LUT_PF_RGB888	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	240;"	d
IPSR_Type	.\Template\libraries\CMSIS\core_cm4.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon15
IRC16M_STARTUP_TIMEOUT	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	75;"	d
IRC16M_VALUE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	70;"	d
IRC32K_VALUE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	80;"	d
IREF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	44;"	d
IREF_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	330;"	d
IREF_CTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	47;"	d
IREF_CTL_CPT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	53;"	d
IREF_CTL_CREN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	55;"	d
IREF_CTL_CSDT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	51;"	d
IREF_CTL_SCMOD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	52;"	d
IREF_CTL_SSEL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	54;"	d
IREF_CURRENT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	166;"	d
IREF_CUR_PRECISION_TRIM_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	60;"	d
IREF_CUR_PRECISION_TRIM_1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	61;"	d
IREF_CUR_PRECISION_TRIM_10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	70;"	d
IREF_CUR_PRECISION_TRIM_11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	71;"	d
IREF_CUR_PRECISION_TRIM_12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	72;"	d
IREF_CUR_PRECISION_TRIM_13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	73;"	d
IREF_CUR_PRECISION_TRIM_14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	74;"	d
IREF_CUR_PRECISION_TRIM_15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	75;"	d
IREF_CUR_PRECISION_TRIM_16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	76;"	d
IREF_CUR_PRECISION_TRIM_17	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	77;"	d
IREF_CUR_PRECISION_TRIM_18	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	78;"	d
IREF_CUR_PRECISION_TRIM_19	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	79;"	d
IREF_CUR_PRECISION_TRIM_2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	62;"	d
IREF_CUR_PRECISION_TRIM_20	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	80;"	d
IREF_CUR_PRECISION_TRIM_21	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	81;"	d
IREF_CUR_PRECISION_TRIM_22	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	82;"	d
IREF_CUR_PRECISION_TRIM_23	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	83;"	d
IREF_CUR_PRECISION_TRIM_24	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	84;"	d
IREF_CUR_PRECISION_TRIM_25	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	85;"	d
IREF_CUR_PRECISION_TRIM_26	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	86;"	d
IREF_CUR_PRECISION_TRIM_27	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	87;"	d
IREF_CUR_PRECISION_TRIM_28	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	88;"	d
IREF_CUR_PRECISION_TRIM_29	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	89;"	d
IREF_CUR_PRECISION_TRIM_3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	63;"	d
IREF_CUR_PRECISION_TRIM_30	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	90;"	d
IREF_CUR_PRECISION_TRIM_31	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	91;"	d
IREF_CUR_PRECISION_TRIM_4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	64;"	d
IREF_CUR_PRECISION_TRIM_5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	65;"	d
IREF_CUR_PRECISION_TRIM_6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	66;"	d
IREF_CUR_PRECISION_TRIM_7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	67;"	d
IREF_CUR_PRECISION_TRIM_8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	68;"	d
IREF_CUR_PRECISION_TRIM_9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	69;"	d
IREF_CUR_STEP_DATA_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	95;"	d
IREF_CUR_STEP_DATA_1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	96;"	d
IREF_CUR_STEP_DATA_10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	105;"	d
IREF_CUR_STEP_DATA_11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	106;"	d
IREF_CUR_STEP_DATA_12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	107;"	d
IREF_CUR_STEP_DATA_13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	108;"	d
IREF_CUR_STEP_DATA_14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	109;"	d
IREF_CUR_STEP_DATA_15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	110;"	d
IREF_CUR_STEP_DATA_16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	111;"	d
IREF_CUR_STEP_DATA_17	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	112;"	d
IREF_CUR_STEP_DATA_18	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	113;"	d
IREF_CUR_STEP_DATA_19	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	114;"	d
IREF_CUR_STEP_DATA_2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	97;"	d
IREF_CUR_STEP_DATA_20	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	115;"	d
IREF_CUR_STEP_DATA_21	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	116;"	d
IREF_CUR_STEP_DATA_22	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	117;"	d
IREF_CUR_STEP_DATA_23	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	118;"	d
IREF_CUR_STEP_DATA_24	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	119;"	d
IREF_CUR_STEP_DATA_25	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	120;"	d
IREF_CUR_STEP_DATA_26	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	121;"	d
IREF_CUR_STEP_DATA_27	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	122;"	d
IREF_CUR_STEP_DATA_28	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	123;"	d
IREF_CUR_STEP_DATA_29	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	124;"	d
IREF_CUR_STEP_DATA_3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	98;"	d
IREF_CUR_STEP_DATA_30	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	125;"	d
IREF_CUR_STEP_DATA_31	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	126;"	d
IREF_CUR_STEP_DATA_32	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	127;"	d
IREF_CUR_STEP_DATA_33	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	128;"	d
IREF_CUR_STEP_DATA_34	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	129;"	d
IREF_CUR_STEP_DATA_35	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	130;"	d
IREF_CUR_STEP_DATA_36	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	131;"	d
IREF_CUR_STEP_DATA_37	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	132;"	d
IREF_CUR_STEP_DATA_38	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	133;"	d
IREF_CUR_STEP_DATA_39	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	134;"	d
IREF_CUR_STEP_DATA_4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	99;"	d
IREF_CUR_STEP_DATA_40	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	135;"	d
IREF_CUR_STEP_DATA_41	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	136;"	d
IREF_CUR_STEP_DATA_42	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	137;"	d
IREF_CUR_STEP_DATA_43	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	138;"	d
IREF_CUR_STEP_DATA_44	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	139;"	d
IREF_CUR_STEP_DATA_45	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	140;"	d
IREF_CUR_STEP_DATA_46	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	141;"	d
IREF_CUR_STEP_DATA_47	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	142;"	d
IREF_CUR_STEP_DATA_48	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	143;"	d
IREF_CUR_STEP_DATA_49	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	144;"	d
IREF_CUR_STEP_DATA_5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	100;"	d
IREF_CUR_STEP_DATA_50	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	145;"	d
IREF_CUR_STEP_DATA_51	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	146;"	d
IREF_CUR_STEP_DATA_52	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	147;"	d
IREF_CUR_STEP_DATA_53	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	148;"	d
IREF_CUR_STEP_DATA_54	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	149;"	d
IREF_CUR_STEP_DATA_55	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	150;"	d
IREF_CUR_STEP_DATA_56	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	151;"	d
IREF_CUR_STEP_DATA_57	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	152;"	d
IREF_CUR_STEP_DATA_58	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	153;"	d
IREF_CUR_STEP_DATA_59	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	154;"	d
IREF_CUR_STEP_DATA_6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	101;"	d
IREF_CUR_STEP_DATA_60	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	155;"	d
IREF_CUR_STEP_DATA_61	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	156;"	d
IREF_CUR_STEP_DATA_62	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	157;"	d
IREF_CUR_STEP_DATA_63	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	158;"	d
IREF_CUR_STEP_DATA_7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	102;"	d
IREF_CUR_STEP_DATA_8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	103;"	d
IREF_CUR_STEP_DATA_9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	104;"	d
IREF_MODE_HIGH_CURRENT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	163;"	d
IREF_MODE_LOW_POWER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	162;"	d
IREF_SINK_CURRENT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	168;"	d
IREF_SOURCE_CURRENT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	167;"	d
IREF_STEP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_iref.h	161;"	d
IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^typedef enum IRQn$/;"	g
IRQn_Type	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^} IRQn_Type;$/;"	t	typeref:enum:IRQn
IRR	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t IRR;                     \/*!< Offset: 0xEFC (R\/ )  ITM Integration Read Register             *\/$/;"	m	struct:__anon25
ISAR	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t ISAR[5];                 \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes Register                   *\/$/;"	m	struct:__anon22
ISER	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t ISER[8];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon21
ISPR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t ISPR[8];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register          *\/$/;"	m	struct:__anon21
ISQ_IL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	289;"	d
ISR	.\Template\libraries\CMSIS\core_cm4.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon15::__anon16
ISR	.\Template\libraries\CMSIS\core_cm4.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon17::__anon18
IT	.\Template\libraries\CMSIS\core_cm4.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon17::__anon18
ITATBCTR0	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t ITATBCTR0;               \/*!< Offset: 0xEF8 (R\/ )  ITATBCTR0 *\/$/;"	m	struct:__anon28
ITATBCTR2	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t ITATBCTR2;               \/*!< Offset: 0xEF0 (R\/ )  ITATBCTR2 *\/$/;"	m	struct:__anon28
ITCTRL	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t ITCTRL;                  \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anon28
ITM	.\Template\libraries\CMSIS\core_cm4.h	1404;"	d
ITM_BASE	.\Template\libraries\CMSIS\core_cm4.h	1392;"	d
ITM_CheckChar	.\Template\libraries\CMSIS\core_cm4.h	/^__STATIC_INLINE int32_t ITM_CheckChar (void) {$/;"	f
ITM_IMCR_INTEGRATION_Msk	.\Template\libraries\CMSIS\core_cm4.h	769;"	d
ITM_IMCR_INTEGRATION_Pos	.\Template\libraries\CMSIS\core_cm4.h	768;"	d
ITM_IRR_ATREADYM_Msk	.\Template\libraries\CMSIS\core_cm4.h	765;"	d
ITM_IRR_ATREADYM_Pos	.\Template\libraries\CMSIS\core_cm4.h	764;"	d
ITM_IWR_ATVALIDM_Msk	.\Template\libraries\CMSIS\core_cm4.h	761;"	d
ITM_IWR_ATVALIDM_Pos	.\Template\libraries\CMSIS\core_cm4.h	760;"	d
ITM_LSR_Access_Msk	.\Template\libraries\CMSIS\core_cm4.h	776;"	d
ITM_LSR_Access_Pos	.\Template\libraries\CMSIS\core_cm4.h	775;"	d
ITM_LSR_ByteAcc_Msk	.\Template\libraries\CMSIS\core_cm4.h	773;"	d
ITM_LSR_ByteAcc_Pos	.\Template\libraries\CMSIS\core_cm4.h	772;"	d
ITM_LSR_Present_Msk	.\Template\libraries\CMSIS\core_cm4.h	779;"	d
ITM_LSR_Present_Pos	.\Template\libraries\CMSIS\core_cm4.h	778;"	d
ITM_RXBUFFER_EMPTY	.\Template\libraries\CMSIS\core_cm4.h	1722;"	d
ITM_ReceiveChar	.\Template\libraries\CMSIS\core_cm4.h	/^__STATIC_INLINE int32_t ITM_ReceiveChar (void) {$/;"	f
ITM_SendChar	.\Template\libraries\CMSIS\core_cm4.h	/^__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f
ITM_TCR_BUSY_Msk	.\Template\libraries\CMSIS\core_cm4.h	733;"	d
ITM_TCR_BUSY_Pos	.\Template\libraries\CMSIS\core_cm4.h	732;"	d
ITM_TCR_DWTENA_Msk	.\Template\libraries\CMSIS\core_cm4.h	748;"	d
ITM_TCR_DWTENA_Pos	.\Template\libraries\CMSIS\core_cm4.h	747;"	d
ITM_TCR_GTSFREQ_Msk	.\Template\libraries\CMSIS\core_cm4.h	739;"	d
ITM_TCR_GTSFREQ_Pos	.\Template\libraries\CMSIS\core_cm4.h	738;"	d
ITM_TCR_ITMENA_Msk	.\Template\libraries\CMSIS\core_cm4.h	757;"	d
ITM_TCR_ITMENA_Pos	.\Template\libraries\CMSIS\core_cm4.h	756;"	d
ITM_TCR_SWOENA_Msk	.\Template\libraries\CMSIS\core_cm4.h	745;"	d
ITM_TCR_SWOENA_Pos	.\Template\libraries\CMSIS\core_cm4.h	744;"	d
ITM_TCR_SYNCENA_Msk	.\Template\libraries\CMSIS\core_cm4.h	751;"	d
ITM_TCR_SYNCENA_Pos	.\Template\libraries\CMSIS\core_cm4.h	750;"	d
ITM_TCR_TSENA_Msk	.\Template\libraries\CMSIS\core_cm4.h	754;"	d
ITM_TCR_TSENA_Pos	.\Template\libraries\CMSIS\core_cm4.h	753;"	d
ITM_TCR_TSPrescale_Msk	.\Template\libraries\CMSIS\core_cm4.h	742;"	d
ITM_TCR_TSPrescale_Pos	.\Template\libraries\CMSIS\core_cm4.h	741;"	d
ITM_TCR_TraceBusID_Msk	.\Template\libraries\CMSIS\core_cm4.h	736;"	d
ITM_TCR_TraceBusID_Pos	.\Template\libraries\CMSIS\core_cm4.h	735;"	d
ITM_TPR_PRIVMASK_Msk	.\Template\libraries\CMSIS\core_cm4.h	729;"	d
ITM_TPR_PRIVMASK_Pos	.\Template\libraries\CMSIS\core_cm4.h	728;"	d
ITM_Type	.\Template\libraries\CMSIS\core_cm4.h	/^} ITM_Type;$/;"	t	typeref:struct:__anon25
IWR	.\Template\libraries\CMSIS\core_cm4.h	/^  __O  uint32_t IWR;                     \/*!< Offset: 0xEF8 ( \/W)  ITM Integration Write Register            *\/$/;"	m	struct:__anon25
Information	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	/^    uint32_t Information;$/;"	m	struct:__anon207
IntegralLimit	.\Template\bsp\PID\PID_base.h	/^    float IntegralLimit;		\/\/$/;"	m	struct:_PID_TypeDef
KBD_LEFT_ALT	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_standard_hid.h	52;"	d
KBD_LEFT_CTRL	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_standard_hid.h	50;"	d
KBD_LEFT_GUI	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_standard_hid.h	53;"	d
KBD_LEFT_SHIFT	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_standard_hid.h	51;"	d
KBD_PRESSED_MAX_NUM	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_standard_hid.h	59;"	d
KBD_RIGHT_ALT	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_standard_hid.h	56;"	d
KBD_RIGHT_CTRL	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_standard_hid.h	54;"	d
KBD_RIGHT_GUI	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_standard_hid.h	57;"	d
KBD_RIGHT_SHIFT	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_standard_hid.h	55;"	d
L298N_Init	.\Template\bsp\bsp_L298N.c	/^void L298N_Init(uint16_t pre,uint16_t per)$/;"	f
LAN8700	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	71;"	d
LAR	.\Template\libraries\CMSIS\core_cm4.h	/^  __O  uint32_t LAR;                     \/*!< Offset: 0xFB0 ( \/W)  ITM Lock Access Register                  *\/$/;"	m	struct:__anon25
LAYER0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	46;"	d
LAYER1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	47;"	d
LAYER_ACF1_PASA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	303;"	d
LAYER_ACF1_SA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	302;"	d
LAYER_ACF2_PASA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	308;"	d
LAYER_ACF2_SA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	307;"	d
LAYER_PPF_AL44	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    LAYER_PPF_AL44,                          \/*!< layerx pixel format AL44 *\/$/;"	e	enum:__anon114
LAYER_PPF_AL88	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    LAYER_PPF_AL88                           \/*!< layerx pixel format AL88 *\/$/;"	e	enum:__anon114
LAYER_PPF_ARGB1555	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    LAYER_PPF_ARGB1555,                      \/*!< layerx pixel format ARGB1555 *\/$/;"	e	enum:__anon114
LAYER_PPF_ARGB4444	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    LAYER_PPF_ARGB4444,                      \/*!< layerx pixel format ARGB4444 *\/$/;"	e	enum:__anon114
LAYER_PPF_ARGB8888	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    LAYER_PPF_ARGB8888,                      \/*!< layerx pixel format ARGB8888 *\/$/;"	e	enum:__anon114
LAYER_PPF_L8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    LAYER_PPF_L8,                            \/*!< layerx pixel format L8 *\/$/;"	e	enum:__anon114
LAYER_PPF_RGB565	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    LAYER_PPF_RGB565,                        \/*!< layerx pixel format RGB565 *\/$/;"	e	enum:__anon114
LAYER_PPF_RGB888	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    LAYER_PPF_RGB888,                        \/*!< layerx pixel format RGB888 *\/$/;"	e	enum:__anon114
LED1	.\Template\bsp\led\bsp_led.h	/^    LED1 = 0,$/;"	e	enum:__anon6
LED1_GPIO_CLK	.\Template\bsp\led\bsp_led.h	26;"	d
LED1_GPIO_PORT	.\Template\bsp\led\bsp_led.h	25;"	d
LED1_PIN	.\Template\bsp\led\bsp_led.h	24;"	d
LED_CLK	.\Template\bsp\led\bsp_led.c	/^static const rcu_periph_enum LED_CLK[LED_MAX_NUM] = {LED1_GPIO_CLK};$/;"	v	file:
LED_MAX_NUM	.\Template\bsp\led\bsp_led.h	/^    LED_MAX_NUM$/;"	e	enum:__anon6
LED_PIN	.\Template\bsp\led\bsp_led.c	/^static const uint32_t LED_PIN[LED_MAX_NUM] = {LED1_PIN};$/;"	v	file:
LED_PORT	.\Template\bsp\led\bsp_led.c	/^static const uint32_t LED_PORT[LED_MAX_NUM] = {LED1_GPIO_PORT};$/;"	v	file:
LENGTH_DATA	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_core.c	53;"	d	file:
LIN0_AF_TX	.\Template\bsp\airsac\lin.h	10;"	d
LIN0_BAUDRATE	.\Template\bsp\airsac\lin.h	17;"	d
LIN0_CLK_PERIPH	.\Template\bsp\airsac\lin.h	13;"	d
LIN0_CLK_TX	.\Template\bsp\airsac\lin.h	9;"	d
LIN0_IRQHandler	.\Template\bsp\airsac\lin.h	15;"	d
LIN0_IRQn	.\Template\bsp\airsac\lin.h	14;"	d
LIN0_PERIPH	.\Template\bsp\airsac\lin.h	12;"	d
LIN0_PID	.\Template\bsp\airsac\bsp_airsac.h	4;"	d
LIN0_PIN_TX	.\Template\bsp\airsac\lin.h	8;"	d
LIN0_PORT_TX	.\Template\bsp\airsac\lin.h	7;"	d
LIN_DATA_SIZE	.\Template\bsp\airsac\lin.h	18;"	d
LOAD	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon24
LSR	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t LSR;                     \/*!< Offset: 0xFB4 (R\/ )  ITM Lock Status Register                  *\/$/;"	m	struct:__anon25
LSUCNT	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t LSUCNT;                  \/*!< Offset: 0x014 (R\/W)  LSU Count Register                        *\/$/;"	m	struct:__anon27
LVD_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^LVD_IRQHandler                    $/;"	l
LVD_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^LVD_IRQHandler                    $/;"	l
LVD_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^LVD_IRQHandler                    $/;"	l
LVD_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^LVD_IRQHandler$/;"	l
LVD_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^LVD_IRQHandler$/;"	l
LVD_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^LVD_IRQHandler$/;"	l
LVD_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    LVD_IRQn                     = 1,      \/*!< LVD through EXTI line detect interrupt                   *\/$/;"	e	enum:IRQn
LXTAL_STARTUP_TIMEOUT	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	46;"	d	file:
LXTAL_VALUE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	85;"	d
LxBLEND_ACF1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	301;"	d
LxBLEND_ACF2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	306;"	d
MAC_ADDR0H_ADDR0H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1192;"	d
MAC_ADDR123H_ADDR123H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1195;"	d
MAC_CFG_BOL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1017;"	d
MAC_CFG_IGBS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1023;"	d
MAC_CFG_MASK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1436;"	d
MAC_FCTH_RFA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1208;"	d
MAC_FCTH_RFD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1217;"	d
MAC_FCTL_MASK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1437;"	d
MAC_FCTL_PLTS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1126;"	d
MAC_FCTL_PTM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1151;"	d
MAC_FCTL_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	635;"	d
MAC_FRMF_PCFRM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1072;"	d
MAC_INTF_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	637;"	d
MAC_INTMSK_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	638;"	d
MAC_PHY_CTL_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1111;"	d
MAC_PHY_CTL_PA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1120;"	d
MAC_PHY_CTL_PR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1118;"	d
MAC_PHY_DATA_PD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1123;"	d
MAC_VLT_VLTI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1153;"	d
MAC_WUM_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	636;"	d
MANIFEST_COMPLETE	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	53;"	d
MANIFEST_IN_PROGRESS	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	54;"	d
MASK0	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t MASK0;                   \/*!< Offset: 0x024 (R\/W)  Mask Register 0                           *\/$/;"	m	struct:__anon27
MASK1	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t MASK1;                   \/*!< Offset: 0x034 (R\/W)  Mask Register 1                           *\/$/;"	m	struct:__anon27
MASK2	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t MASK2;                   \/*!< Offset: 0x044 (R\/W)  Mask Register 2                           *\/$/;"	m	struct:__anon27
MASK3	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t MASK3;                   \/*!< Offset: 0x054 (R\/W)  Mask Register 3                           *\/$/;"	m	struct:__anon27
MASK_MODE_SENSE_WRITE_PROTECT	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_scsi.h	73;"	d
MASSAGE	.\Template\bsp\airsac\bsp_airsac.h	/^		MASSAGE,$/;"	e	enum:__anon2
MAX	.\Template\module\ringbuffer\circular_buffer.h	9;"	d
MAX_BULK_STALL_COUNT_LIMIT	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	135;"	d
MAX_BUZZER_DATA_SIZE	.\Template\module\buzzer\buzzer.c	21;"	d	file:
MAX_PERIPH_NUM	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Include\custom_hid_core.h	48;"	d
MEDIUM_ERROR	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	/^    MEDIUM_ERROR,$/;"	e	enum:sense_state
MEDIUM_HAVE_CHANGED	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	80;"	d
MEDIUM_NOT_PRESENT	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	79;"	d
MEM1_ALLOC_TABLE_SIZE	.\Template\module\ringbuffer\priv_malloc.h	17;"	d
MEM1_BLOCK_SIZE	.\Template\module\ringbuffer\priv_malloc.h	15;"	d
MEM1_MAX_SIZE	.\Template\module\ringbuffer\priv_malloc.h	16;"	d
MEM2_ALLOC_TABLE_SIZE	.\Template\module\ringbuffer\priv_malloc.h	22;"	d
MEM2_BLOCK_SIZE	.\Template\module\ringbuffer\priv_malloc.h	20;"	d
MEM2_MAX_SIZE	.\Template\module\ringbuffer\priv_malloc.h	21;"	d
MEM_FAIL	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_mem.h	/^    MEM_FAIL$/;"	e	enum:__anon142
MEM_OK	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_mem.h	/^    MEM_OK = 0,$/;"	e	enum:__anon142
MIC_INTERFACE_COUNT	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    MIC_INTERFACE_COUNT,$/;"	e	enum:__anon121
MIN	.\Template\module\ringbuffer\circular_buffer.h	8;"	d
MISCOMPARE	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	/^    MISCOMPARE$/;"	e	enum:sense_state
MMFAR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t MMFAR;                   \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Register                      *\/$/;"	m	struct:__anon22
MMFR	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t MMFR[4];                 \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Register                         *\/$/;"	m	struct:__anon22
MODE_SENSE10_DATA_LEN	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	87;"	d
MODE_SENSE10_LENGTH	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_scsi.h	46;"	d
MODE_SENSE6_DATA_LEN	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	88;"	d
MODE_SENSE6_LENGTH	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_scsi.h	45;"	d
MODE_SENSE_PAGE_CODE	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_scsi.h	75;"	d
MODE_SENSE_PAGE_CONTROL_FIELD	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_scsi.h	74;"	d
MOTO_1	.\Template\bsp\moto\bsp_moto.h	/^    MOTO_1,$/;"	e	enum:__anon8
MOTO_2	.\Template\bsp\moto\bsp_moto.h	/^    MOTO_2,$/;"	e	enum:__anon8
MOTO_3	.\Template\bsp\moto\bsp_moto.h	/^    MOTO_3,$/;"	e	enum:__anon8
MOTO_4	.\Template\bsp\moto\bsp_moto.h	/^    MOTO_4$/;"	e	enum:__anon8
MOTO_A	.\Template\bsp\moto\bsp_encoder.h	/^	MOTO_A = 0,$/;"	e	enum:__anon7
MOTO_B	.\Template\bsp\moto\bsp_encoder.h	/^	MOTO_B,$/;"	e	enum:__anon7
MOTO_C	.\Template\bsp\moto\bsp_encoder.h	/^	MOTO_C,$/;"	e	enum:__anon7
MOTO_D	.\Template\bsp\moto\bsp_encoder.h	/^	MOTO_D,$/;"	e	enum:__anon7
MOTO_MAX_NUM	.\Template\bsp\moto\bsp_encoder.h	/^	MOTO_MAX_NUM$/;"	e	enum:__anon7
MOTO_NUM	.\Template\bsp\moto\bsp_moto.h	/^} MOTO_NUM;$/;"	t	typeref:enum:__anon8
MOUSE_BUTTON_1	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_standard_hid.h	46;"	d
MOUSE_BUTTON_2	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_standard_hid.h	47;"	d
MOUSE_BUTTON_3	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_standard_hid.h	48;"	d
MPU	.\Template\libraries\CMSIS\core_cm4.h	1411;"	d
MPU_BASE	.\Template\libraries\CMSIS\core_cm4.h	1410;"	d
MPU_CTRL_ENABLE_Msk	.\Template\libraries\CMSIS\core_cm4.h	1124;"	d
MPU_CTRL_ENABLE_Pos	.\Template\libraries\CMSIS\core_cm4.h	1123;"	d
MPU_CTRL_HFNMIENA_Msk	.\Template\libraries\CMSIS\core_cm4.h	1121;"	d
MPU_CTRL_HFNMIENA_Pos	.\Template\libraries\CMSIS\core_cm4.h	1120;"	d
MPU_CTRL_PRIVDEFENA_Msk	.\Template\libraries\CMSIS\core_cm4.h	1118;"	d
MPU_CTRL_PRIVDEFENA_Pos	.\Template\libraries\CMSIS\core_cm4.h	1117;"	d
MPU_RASR_AP_Msk	.\Template\libraries\CMSIS\core_cm4.h	1148;"	d
MPU_RASR_AP_Pos	.\Template\libraries\CMSIS\core_cm4.h	1147;"	d
MPU_RASR_ATTRS_Msk	.\Template\libraries\CMSIS\core_cm4.h	1142;"	d
MPU_RASR_ATTRS_Pos	.\Template\libraries\CMSIS\core_cm4.h	1141;"	d
MPU_RASR_B_Msk	.\Template\libraries\CMSIS\core_cm4.h	1160;"	d
MPU_RASR_B_Pos	.\Template\libraries\CMSIS\core_cm4.h	1159;"	d
MPU_RASR_C_Msk	.\Template\libraries\CMSIS\core_cm4.h	1157;"	d
MPU_RASR_C_Pos	.\Template\libraries\CMSIS\core_cm4.h	1156;"	d
MPU_RASR_ENABLE_Msk	.\Template\libraries\CMSIS\core_cm4.h	1169;"	d
MPU_RASR_ENABLE_Pos	.\Template\libraries\CMSIS\core_cm4.h	1168;"	d
MPU_RASR_SIZE_Msk	.\Template\libraries\CMSIS\core_cm4.h	1166;"	d
MPU_RASR_SIZE_Pos	.\Template\libraries\CMSIS\core_cm4.h	1165;"	d
MPU_RASR_SRD_Msk	.\Template\libraries\CMSIS\core_cm4.h	1163;"	d
MPU_RASR_SRD_Pos	.\Template\libraries\CMSIS\core_cm4.h	1162;"	d
MPU_RASR_S_Msk	.\Template\libraries\CMSIS\core_cm4.h	1154;"	d
MPU_RASR_S_Pos	.\Template\libraries\CMSIS\core_cm4.h	1153;"	d
MPU_RASR_TEX_Msk	.\Template\libraries\CMSIS\core_cm4.h	1151;"	d
MPU_RASR_TEX_Pos	.\Template\libraries\CMSIS\core_cm4.h	1150;"	d
MPU_RASR_XN_Msk	.\Template\libraries\CMSIS\core_cm4.h	1145;"	d
MPU_RASR_XN_Pos	.\Template\libraries\CMSIS\core_cm4.h	1144;"	d
MPU_RBAR_ADDR_Msk	.\Template\libraries\CMSIS\core_cm4.h	1132;"	d
MPU_RBAR_ADDR_Pos	.\Template\libraries\CMSIS\core_cm4.h	1131;"	d
MPU_RBAR_REGION_Msk	.\Template\libraries\CMSIS\core_cm4.h	1138;"	d
MPU_RBAR_REGION_Pos	.\Template\libraries\CMSIS\core_cm4.h	1137;"	d
MPU_RBAR_VALID_Msk	.\Template\libraries\CMSIS\core_cm4.h	1135;"	d
MPU_RBAR_VALID_Pos	.\Template\libraries\CMSIS\core_cm4.h	1134;"	d
MPU_RNR_REGION_Msk	.\Template\libraries\CMSIS\core_cm4.h	1128;"	d
MPU_RNR_REGION_Pos	.\Template\libraries\CMSIS\core_cm4.h	1127;"	d
MPU_TYPE_DREGION_Msk	.\Template\libraries\CMSIS\core_cm4.h	1111;"	d
MPU_TYPE_DREGION_Pos	.\Template\libraries\CMSIS\core_cm4.h	1110;"	d
MPU_TYPE_IREGION_Msk	.\Template\libraries\CMSIS\core_cm4.h	1108;"	d
MPU_TYPE_IREGION_Pos	.\Template\libraries\CMSIS\core_cm4.h	1107;"	d
MPU_TYPE_SEPARATE_Msk	.\Template\libraries\CMSIS\core_cm4.h	1114;"	d
MPU_TYPE_SEPARATE_Pos	.\Template\libraries\CMSIS\core_cm4.h	1113;"	d
MPU_Type	.\Template\libraries\CMSIS\core_cm4.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon29
MSC_CLASS	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	43;"	d
MSC_EPIN_SIZE	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_core.h	45;"	d
MSC_EPOUT_SIZE	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_core.h	46;"	d
MSC_ERROR	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    MSC_ERROR,$/;"	e	enum:__anon181
MSC_IDLE	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    MSC_IDLE,$/;"	e	enum:__anon180
MSC_INIT	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    MSC_INIT = 0U,$/;"	e	enum:__anon180
MSC_MAX_SUPPORTED_LUN	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	44;"	d
MSC_MSCCNT_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	645;"	d
MSC_NOT_READY	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    MSC_NOT_READY,$/;"	e	enum:__anon181
MSC_OK	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    MSC_OK,$/;"	e	enum:__anon181
MSC_PERIODIC_CHECK	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    MSC_PERIODIC_CHECK,$/;"	e	enum:__anon180
MSC_PROTOCOL	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	45;"	d
MSC_READ	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    MSC_READ,$/;"	e	enum:__anon180
MSC_READ_CAPACITY10	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    MSC_READ_CAPACITY10,$/;"	e	enum:__anon180
MSC_READ_INQUIRY	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    MSC_READ_INQUIRY,$/;"	e	enum:__anon180
MSC_REQUEST_SENSE	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    MSC_REQUEST_SENSE,$/;"	e	enum:__anon180
MSC_REQ_ERROR	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    MSC_REQ_ERROR,$/;"	e	enum:__anon182
MSC_REQ_GET_MAX_LUN	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    MSC_REQ_GET_MAX_LUN,$/;"	e	enum:__anon182
MSC_REQ_IDLE	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    MSC_REQ_IDLE = 0U,$/;"	e	enum:__anon182
MSC_REQ_RESET	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    MSC_REQ_RESET,$/;"	e	enum:__anon182
MSC_RFAECNT_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	648;"	d
MSC_RFCECNT_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	647;"	d
MSC_RGUFCNT_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	649;"	d
MSC_RINTF_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	640;"	d
MSC_RINTMSK_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	642;"	d
MSC_SCCNT_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	644;"	d
MSC_TEST_UNIT_READY	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    MSC_TEST_UNIT_READY,$/;"	e	enum:__anon180
MSC_TGFCNT_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	646;"	d
MSC_TINTF_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	641;"	d
MSC_TINTMSK_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	643;"	d
MSC_UNRECOVERED_ERROR	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    MSC_UNRECOVERED_ERROR,$/;"	e	enum:__anon180
MSC_WRITE	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    MSC_WRITE,$/;"	e	enum:__anon180
MVFR0	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t MVFR0;                   \/*!< Offset: 0x010 (R\/ )  Media and FP Feature Register 0                       *\/$/;"	m	struct:__anon30
MVFR1	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t MVFR1;                   \/*!< Offset: 0x014 (R\/ )  Media and FP Feature Register 1                       *\/$/;"	m	struct:__anon30
MaxOutput	.\Template\bsp\PID\PID_base.h	/^    int16_t MaxOutput;				\/\/$/;"	m	struct:_PID_TypeDef
Max_Err	.\Template\bsp\PID\PID_base.h	/^    int16_t  Max_Err;					\/\/$/;"	m	struct:_PID_TypeDef
MemManage_Handler	.\Template\board\board.c	/^void MemManage_Handler(void)$/;"	f
MemManage_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\GCC\startup_gd32f4xx.s	/^MemManage_Handler:$/;"	l
MemManage_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^MemManage_Handler$/;"	l
MemManage_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^MemManage_Handler$/;"	l
MemManage_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^MemManage_Handler$/;"	l
MemoryManagement_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    MemoryManagement_IRQn        = -12,    \/*!< 4 cortex-M4 memory management interrupt                  *\/$/;"	e	enum:IRQn
N	.\Template\libraries\CMSIS\core_cm4.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon13::__anon14
N	.\Template\libraries\CMSIS\core_cm4.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon17::__anon18
NMI_Handler	.\Template\board\board.c	/^void NMI_Handler(void)$/;"	f
NMI_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^NMI_Handler     PROC$/;"	l
NMI_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^NMI_Handler     PROC$/;"	l
NMI_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^NMI_Handler     PROC$/;"	l
NMI_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\GCC\startup_gd32f4xx.s	/^NMI_Handler:$/;"	l
NMI_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^NMI_Handler$/;"	l
NMI_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^NMI_Handler$/;"	l
NMI_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^NMI_Handler$/;"	l
NODATA_STAGE_TIMEOUT	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	159;"	d
NORMAL_WORK	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    NORMAL_WORK = 0U,$/;"	e	enum:__anon192
NOT_READY	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	/^    NOT_READY,$/;"	e	enum:sense_state
NO_CMD	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Include\custom_hid_core.h	46;"	d
NO_CMD	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Include\standard_hid_core.h	46;"	d
NO_CMD	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	79;"	d
NO_SENSE	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	/^    NO_SENSE = 0U,$/;"	e	enum:sense_state
NPATCFG_ATTHIZ_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	96;"	d	file:
NPATCFG_ATTHLD_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	95;"	d	file:
NPATCFG_ATTWAIT_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	94;"	d	file:
NPCTCFG_COMHIZ_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	92;"	d	file:
NPCTCFG_COMHLD_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	91;"	d	file:
NPCTCFG_COMWAIT_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	90;"	d	file:
NPCTL_ATR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	450;"	d
NPCTL_CTR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	469;"	d
NPCTL_ECCEN_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	88;"	d	file:
NPCTL_ECCSZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	441;"	d
NPCTL_NDW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	488;"	d
NPCTL_NDWTEN_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	87;"	d	file:
NULL	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_enum.h	45;"	d
NULL	.\Template\module\ringbuffer\priv_malloc.h	7;"	d
NVIC	.\Template\libraries\CMSIS\core_cm4.h	1403;"	d
NVIC_AIRCR_VECTKEY_MASK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_misc.h	51;"	d
NVIC_BASE	.\Template\libraries\CMSIS\core_cm4.h	1397;"	d
NVIC_ClearPendingIRQ	.\Template\libraries\CMSIS\core_cm4.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DecodePriority	.\Template\libraries\CMSIS\core_cm4.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)$/;"	f
NVIC_DisableIRQ	.\Template\libraries\CMSIS\core_cm4.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	.\Template\libraries\CMSIS\core_cm4.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EncodePriority	.\Template\libraries\CMSIS\core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)$/;"	f
NVIC_GetActive	.\Template\libraries\CMSIS\core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	.\Template\libraries\CMSIS\core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	.\Template\libraries\CMSIS\core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_GetPriorityGrouping	.\Template\libraries\CMSIS\core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)$/;"	f
NVIC_PRIGROUP_PRE0_SUB4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_misc.h	54;"	d
NVIC_PRIGROUP_PRE1_SUB3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_misc.h	55;"	d
NVIC_PRIGROUP_PRE2_SUB2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_misc.h	56;"	d
NVIC_PRIGROUP_PRE3_SUB1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_misc.h	57;"	d
NVIC_PRIGROUP_PRE4_SUB0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_misc.h	58;"	d
NVIC_STIR_INTID_Msk	.\Template\libraries\CMSIS\core_cm4.h	373;"	d
NVIC_STIR_INTID_Pos	.\Template\libraries\CMSIS\core_cm4.h	372;"	d
NVIC_SetPendingIRQ	.\Template\libraries\CMSIS\core_cm4.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPriority	.\Template\libraries\CMSIS\core_cm4.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SetPriorityGrouping	.\Template\libraries\CMSIS\core_cm4.h	/^__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f
NVIC_SystemReset	.\Template\libraries\CMSIS\core_cm4.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_Type	.\Template\libraries\CMSIS\core_cm4.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon21
NVIC_VECTTAB_FLASH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_misc.h	45;"	d
NVIC_VECTTAB_OFFSET_MASK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_misc.h	48;"	d
NVIC_VECTTAB_RAM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_misc.h	44;"	d
NVIC_VTOR_MASK	.\Template\board\board.c	126;"	d	file:
NonMaskableInt_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    NonMaskableInt_IRQn          = -14,    \/*!< 2 non maskable interrupt                                 *\/$/;"	e	enum:IRQn
OB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	47;"	d
OBCTL0_BB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	179;"	d
OBCTL0_BOR_TH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	172;"	d
OBCTL0_DBS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	258;"	d
OBCTL0_DRP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	263;"	d
OBCTL0_NRST_DPSLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	189;"	d
OBCTL0_NRST_STDBY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	194;"	d
OBCTL0_NWDG_HW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	184;"	d
OB_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	354;"	d
OB_BB_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	180;"	d
OB_BB_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	181;"	d
OB_BOR_TH_OFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	176;"	d
OB_BOR_TH_VALUE1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	175;"	d
OB_BOR_TH_VALUE2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	174;"	d
OB_BOR_TH_VALUE3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	173;"	d
OB_DBS_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	259;"	d
OB_DBS_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	260;"	d
OB_DEEPSLEEP_NRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	190;"	d
OB_DEEPSLEEP_RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	191;"	d
OB_DRP_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	231;"	d
OB_DRP_1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	232;"	d
OB_DRP_10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	241;"	d
OB_DRP_11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	242;"	d
OB_DRP_12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	243;"	d
OB_DRP_13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	244;"	d
OB_DRP_14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	245;"	d
OB_DRP_15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	246;"	d
OB_DRP_16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	247;"	d
OB_DRP_17	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	248;"	d
OB_DRP_18	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	249;"	d
OB_DRP_19	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	250;"	d
OB_DRP_2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	233;"	d
OB_DRP_20	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	251;"	d
OB_DRP_21	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	252;"	d
OB_DRP_22	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	253;"	d
OB_DRP_23_27	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	254;"	d
OB_DRP_3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	234;"	d
OB_DRP_4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	235;"	d
OB_DRP_5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	236;"	d
OB_DRP_6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	237;"	d
OB_DRP_7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	238;"	d
OB_DRP_8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	239;"	d
OB_DRP_9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	240;"	d
OB_DRP_ALL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	255;"	d
OB_DRP_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	264;"	d
OB_DRP_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	265;"	d
OB_FWDGT_HW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	186;"	d
OB_FWDGT_SW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	185;"	d
OB_HWP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	150;"	d
OB_LWP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	149;"	d
OB_SPC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	64;"	d
OB_STDBY_NRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	195;"	d
OB_STDBY_RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	196;"	d
OB_UNLOCK_KEY0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	145;"	d
OB_UNLOCK_KEY1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	146;"	d
OB_USER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	63;"	d
OB_WP0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	65;"	d
OB_WP1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	62;"	d
OB_WP_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	204;"	d
OB_WP_1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	205;"	d
OB_WP_10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	214;"	d
OB_WP_11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	215;"	d
OB_WP_12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	216;"	d
OB_WP_13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	217;"	d
OB_WP_14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	218;"	d
OB_WP_15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	219;"	d
OB_WP_16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	220;"	d
OB_WP_17	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	221;"	d
OB_WP_18	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	222;"	d
OB_WP_19	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	223;"	d
OB_WP_2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	206;"	d
OB_WP_20	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	224;"	d
OB_WP_21	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	225;"	d
OB_WP_22	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	226;"	d
OB_WP_23_27	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	227;"	d
OB_WP_3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	207;"	d
OB_WP_4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	208;"	d
OB_WP_5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	209;"	d
OB_WP_6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	210;"	d
OB_WP_7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	211;"	d
OB_WP_8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	212;"	d
OB_WP_9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	213;"	d
OB_WP_ALL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	228;"	d
OPTION_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	305;"	d
OSC_STARTUP_TIMEOUT	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	45;"	d	file:
OSPD_OSPD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	338;"	d
OTG_MODE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    OTG_MODE                                                                    \/*!< OTG mode *\/$/;"	e	enum:_usb_mode
OUT_BUF_MARGIN	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	49;"	d
OUT_PACKET_NUM	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	46;"	d
OVSAMPCTL_OVSR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	312;"	d
OVSAMPCTL_OVSS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	300;"	d
PARAMETER_LIST_LENGTH_ERROR	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	76;"	d
PCSR	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t PCSR;                    \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Register           *\/$/;"	m	struct:__anon27
PFR	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t PFR[2];                  \/*!< Offset: 0x040 (R\/ )  Processor Feature Register                            *\/$/;"	m	struct:__anon22
PHY_ADDRESS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	74;"	d
PHY_AUTONEGOTIATION	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	95;"	d
PHY_AUTONEGO_COMPLETE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	101;"	d
PHY_CONFIGDELAY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	82;"	d
PHY_DUPLEX_STATUS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	108;"	d
PHY_DUPLEX_STATUS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	112;"	d
PHY_FULLDUPLEX_100M	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	91;"	d
PHY_FULLDUPLEX_10M	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	93;"	d
PHY_HALFDUPLEX_100M	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	92;"	d
PHY_HALFDUPLEX_10M	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	94;"	d
PHY_ISOLATE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	98;"	d
PHY_JABBER_DETECTION	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	103;"	d
PHY_LINKED_STATUS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	102;"	d
PHY_LOOPBACK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	90;"	d
PHY_POWERDOWN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	97;"	d
PHY_READ_TO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	77;"	d
PHY_REG_BCR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	85;"	d
PHY_REG_BSR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	86;"	d
PHY_RESET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	89;"	d
PHY_RESETDELAY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	81;"	d
PHY_RESTART_AUTONEGOTIATION	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	96;"	d
PHY_SPEED_STATUS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	107;"	d
PHY_SPEED_STATUS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	111;"	d
PHY_SR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	106;"	d
PHY_SR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	110;"	d
PHY_TYPE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	72;"	d
PHY_WRITE_TO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	78;"	d
PID0	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t PID0;                    \/*!< Offset: 0xFE0 (R\/ )  ITM Peripheral Identification Register #0 *\/$/;"	m	struct:__anon25
PID1	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t PID1;                    \/*!< Offset: 0xFE4 (R\/ )  ITM Peripheral Identification Register #1 *\/$/;"	m	struct:__anon25
PID2	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t PID2;                    \/*!< Offset: 0xFE8 (R\/ )  ITM Peripheral Identification Register #2 *\/$/;"	m	struct:__anon25
PID3	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t PID3;                    \/*!< Offset: 0xFEC (R\/ )  ITM Peripheral Identification Register #3 *\/$/;"	m	struct:__anon25
PID4	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t PID4;                    \/*!< Offset: 0xFD0 (R\/ )  ITM Peripheral Identification Register #4 *\/$/;"	m	struct:__anon25
PID5	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t PID5;                    \/*!< Offset: 0xFD4 (R\/ )  ITM Peripheral Identification Register #5 *\/$/;"	m	struct:__anon25
PID6	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t PID6;                    \/*!< Offset: 0xFD8 (R\/ )  ITM Peripheral Identification Register #6 *\/$/;"	m	struct:__anon25
PID7	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t PID7;                    \/*!< Offset: 0xFDC (R\/ )  ITM Peripheral Identification Register #7 *\/$/;"	m	struct:__anon25
PID_ID	.\Template\bsp\PID\PID_base.h	/^}PID_ID;$/;"	t	typeref:enum:__anon10
PID_Position	.\Template\bsp\PID\PID_base.h	/^    PID_Position,$/;"	e	enum:__anon10
PID_Speed	.\Template\bsp\PID\PID_base.h	/^    PID_Speed$/;"	e	enum:__anon10
PID_TypeDef	.\Template\bsp\PID\PID_base.h	/^}PID_TypeDef;$/;"	t	typeref:struct:_PID_TypeDef
PID_thread_init	.\Template\bsp\PID\PID_moto_control.c	/^void PID_thread_init(void)$/;"	f
PIOTCFG_IOHIZ_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	100;"	d	file:
PIOTCFG_IOHLD_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	99;"	d	file:
PIOTCFG_IOWAIT_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	98;"	d	file:
PIPE_BBERR	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    PIPE_BBERR,$/;"	e	enum:_usb_pipe_status
PIPE_CTL_DAR	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	440;"	d
PIPE_CTL_EPDIR	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	443;"	d
PIPE_CTL_EPMPL	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	444;"	d
PIPE_CTL_EPNUM	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	442;"	d
PIPE_CTL_EPTYPE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	441;"	d
PIPE_CTL_LSD	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	445;"	d
PIPE_DPID	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_host.c	/^const uint32_t PIPE_DPID[2] = {$/;"	v
PIPE_DPID_DATA0	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	450;"	d
PIPE_DPID_DATA1	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	451;"	d
PIPE_DPID_DATA2	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	452;"	d
PIPE_DPID_SETUP	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	453;"	d
PIPE_DTGERR	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    PIPE_DTGERR,$/;"	e	enum:_usb_pipe_status
PIPE_HALTED	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    PIPE_HALTED,$/;"	e	enum:_usb_pipe_status
PIPE_IDLE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    PIPE_IDLE = 0U,$/;"	e	enum:_usb_pipe_status
PIPE_NAK	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    PIPE_NAK,$/;"	e	enum:_usb_pipe_status
PIPE_NON_PERIOD	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_host.h	/^    PIPE_NON_PERIOD = 1U$/;"	e	enum:_usb_pipe_mode
PIPE_NYET	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    PIPE_NYET,$/;"	e	enum:_usb_pipe_status
PIPE_PERIOD	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_host.h	/^    PIPE_PERIOD     = 0U,$/;"	e	enum:_usb_pipe_mode
PIPE_REQOVR	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    PIPE_REQOVR,$/;"	e	enum:_usb_pipe_status
PIPE_STALL	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    PIPE_STALL,$/;"	e	enum:_usb_pipe_status
PIPE_TRACERR	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    PIPE_TRACERR,$/;"	e	enum:_usb_pipe_status
PIPE_XF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    PIPE_XF,$/;"	e	enum:_usb_pipe_status
PIPE_XFER_DPID	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	448;"	d
PIPE_XFER_PCNT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	447;"	d
PLLI2S_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	487;"	d
PLLSAI_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	488;"	d
PLLSSCTL_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	486;"	d
PLL_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	484;"	d
PMU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	45;"	d
PMU_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	328;"	d
PMU_BLDOON_OFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	124;"	d
PMU_BLDOON_ON	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	125;"	d
PMU_CS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	49;"	d
PMU_CS_BLDOON	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	73;"	d
PMU_CS_BLDORF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	71;"	d
PMU_CS_HDRF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	75;"	d
PMU_CS_HDSRF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	76;"	d
PMU_CS_LDOVSRF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	74;"	d
PMU_CS_LDRF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	77;"	d
PMU_CS_LVDF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	70;"	d
PMU_CS_STBF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	69;"	d
PMU_CS_WUF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	68;"	d
PMU_CS_WUPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	72;"	d
PMU_CTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	48;"	d
PMU_CTL_BKPWEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	59;"	d
PMU_CTL_HDEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	63;"	d
PMU_CTL_HDS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	64;"	d
PMU_CTL_LDEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	65;"	d
PMU_CTL_LDLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	60;"	d
PMU_CTL_LDNP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	61;"	d
PMU_CTL_LDOLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	53;"	d
PMU_CTL_LDOVS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	62;"	d
PMU_CTL_LVDEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	57;"	d
PMU_CTL_LVDT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	58;"	d
PMU_CTL_STBMOD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	54;"	d
PMU_CTL_STBRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	56;"	d
PMU_CTL_WURST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	55;"	d
PMU_FLAG_BLDORF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	136;"	d
PMU_FLAG_HDRF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	138;"	d
PMU_FLAG_HDSRF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	139;"	d
PMU_FLAG_LDOVSRF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	137;"	d
PMU_FLAG_LDRF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	140;"	d
PMU_FLAG_LVD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	135;"	d
PMU_FLAG_RESET_STANDBY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	144;"	d
PMU_FLAG_RESET_WAKEUP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	143;"	d
PMU_FLAG_STANDBY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	134;"	d
PMU_FLAG_WAKEUP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	133;"	d
PMU_HIGHDR_SWITCH_EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	115;"	d
PMU_HIGHDR_SWITCH_NONE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	114;"	d
PMU_LDOVS_HIGH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	109;"	d
PMU_LDOVS_LOW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	107;"	d
PMU_LDOVS_MID	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	108;"	d
PMU_LDO_LOWPOWER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	82;"	d
PMU_LDO_NORMAL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	81;"	d
PMU_LDRF_LOWDRIVER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	130;"	d
PMU_LDRF_NORMAL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	129;"	d
PMU_LOWDRIVER_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	119;"	d
PMU_LOWDRIVER_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	120;"	d
PMU_LOWDR_LOWPWR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	98;"	d
PMU_LOWDR_NORMALPWR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	103;"	d
PMU_LVDT_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	86;"	d
PMU_LVDT_1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	87;"	d
PMU_LVDT_2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	88;"	d
PMU_LVDT_3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	89;"	d
PMU_LVDT_4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	90;"	d
PMU_LVDT_5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	91;"	d
PMU_LVDT_6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	92;"	d
PMU_LVDT_7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	93;"	d
PMU_NORMALDR_LOWPWR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	97;"	d
PMU_NORMALDR_NORMALPWR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	102;"	d
POLLING_TIMEOUT_SET	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_mem.h	67;"	d
PORT	.\Template\libraries\CMSIS\core_cm4.h	/^  }  PORT [32];                          \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers               *\/$/;"	m	struct:__anon25	typeref:union:__anon25::__anon26
PORT_ENCODER_A	.\Template\bsp\moto\bsp_encoder.h	15;"	d
PORT_ENCODER_B	.\Template\bsp\moto\bsp_encoder.h	16;"	d
PORT_ENCODER_C	.\Template\bsp\moto\bsp_encoder.h	17;"	d
PORT_ENCODER_D	.\Template\bsp\moto\bsp_encoder.h	18;"	d
PORT_IN1	.\Template\bsp\bsp_L298N.h	8;"	d
PORT_IN1	.\Template\bsp\moto\bsp_moto.h	7;"	d
PORT_IN2	.\Template\bsp\bsp_L298N.h	13;"	d
PORT_IN2	.\Template\bsp\moto\bsp_moto.h	12;"	d
PORT_IN3	.\Template\bsp\bsp_L298N.h	18;"	d
PORT_IN3	.\Template\bsp\moto\bsp_moto.h	17;"	d
PORT_IN4	.\Template\bsp\bsp_L298N.h	23;"	d
PORT_IN4	.\Template\bsp\moto\bsp_moto.h	22;"	d
PORT_IN5	.\Template\bsp\moto\bsp_moto.h	28;"	d
PORT_IN6	.\Template\bsp\moto\bsp_moto.h	33;"	d
PORT_IN7	.\Template\bsp\moto\bsp_moto.h	38;"	d
PORT_IN8	.\Template\bsp\moto\bsp_moto.h	43;"	d
PORT_POWER_CHECK	.\Template\bsp\power\bsp_power_check.h	7;"	d
PORT_SPEED	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	434;"	d
PORT_SPEED_FULL	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	437;"	d
PORT_SPEED_HIGH	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	436;"	d
PORT_SPEED_LOW	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	438;"	d
PORT_SWITCH0	.\Template\bsp\bsp_switch\bsp_switch.h	7;"	d
PORT_SWITCH1	.\Template\bsp\bsp_switch\bsp_switch.h	10;"	d
PORT_SWITCH2	.\Template\bsp\bsp_switch\bsp_switch.h	13;"	d
PORT_SWITCH3	.\Template\bsp\bsp_switch\bsp_switch.h	16;"	d
PORT_SWITCH4	.\Template\bsp\bsp_switch\bsp_switch.h	19;"	d
POWER_ON	.\Template\bsp\airsac\bsp_airsac.h	/^		POWER_ON,$/;"	e	enum:__anon2
PROTOCOL_1284_4_ITF	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Include\printer_core.h	52;"	d
PROTOCOL_BI_DIRECTIONAL_ITF	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Include\printer_core.h	51;"	d
PROTOCOL_UNIDIRECTIONAL_ITF	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Include\printer_core.h	50;"	d
PROTOCOL_VENDOR	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Include\printer_core.h	53;"	d
PSC_FACTOR_A	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	357;"	d
PSC_FACTOR_S	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	354;"	d
PSC_PSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fwdgt.h	68;"	d
PTP_PPSCTL_PPSOFC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1258;"	d
PTP_SSINC_STMSSI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1241;"	d
PTP_TSCTL_CKNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	367;"	d
PTP_TSF_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	651;"	d
PTP_TSUL_TMSUSS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1252;"	d
PUD_PUPD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	297;"	d
PULSE_SETUP	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	70;"	d
PWRCLKCTL	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    __IO uint32_t     *PWRCLKCTL;                   \/*!< USB power and clock control register *\/$/;"	m	struct:_usb_regs
PWRCLKCTL_SHCLK	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	588;"	d
PWRCLKCTL_SUCLK	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	589;"	d
PWRCTL_PWRCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	261;"	d
PendSV_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\GCC\startup_gd32f4xx.s	/^PendSV_Handler:$/;"	l
PendSV_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^PendSV_Handler$/;"	l
PendSV_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^PendSV_Handler$/;"	l
PendSV_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^PendSV_Handler$/;"	l
PendSV_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    PendSV_IRQn                  = -2,     \/*!< 14 cortex-M4 pend SV interrupt                           *\/$/;"	e	enum:IRQn
Q	.\Template\libraries\CMSIS\core_cm4.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon13::__anon14
Q	.\Template\libraries\CMSIS\core_cm4.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon17::__anon18
QWERTY_KEYBOARD	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_standard_hid.h	44;"	d
RASR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon29
RASR_A1	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t RASR_A1;                 \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribute and Size Register *\/$/;"	m	struct:__anon29
RASR_A2	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t RASR_A2;                 \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribute and Size Register *\/$/;"	m	struct:__anon29
RASR_A3	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t RASR_A3;                 \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribute and Size Register *\/$/;"	m	struct:__anon29
RBAR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon29
RBAR_A1	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t RBAR_A1;                 \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Address Register       *\/$/;"	m	struct:__anon29
RBAR_A2	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t RBAR_A2;                 \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Address Register       *\/$/;"	m	struct:__anon29
RBAR_A3	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t RBAR_A3;                 \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Address Register       *\/$/;"	m	struct:__anon29
RCU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	44;"	d
RCU_ADC0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_ADC0      = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 8U),                  \/*!< ADC0 clock *\/$/;"	e	enum:__anon93
RCU_ADC0_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_ADC0_SLP      = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 8U),            \/*!< ADC0 clock *\/$/;"	e	enum:__anon94
RCU_ADC1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_ADC1      = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 9U),                  \/*!< ADC1 clock *\/$/;"	e	enum:__anon93
RCU_ADC1_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_ADC1_SLP      = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 9U),            \/*!< ADC1 clock *\/$/;"	e	enum:__anon94
RCU_ADC2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_ADC2      = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 10U),                 \/*!< ADC2 clock *\/$/;"	e	enum:__anon93
RCU_ADC2_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_ADC2_SLP      = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 10U),           \/*!< ADC2 clock *\/$/;"	e	enum:__anon94
RCU_ADCRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_ADCRST       = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 8U),              \/*!< ADCs all clock reset *\/$/;"	e	enum:__anon95
RCU_ADDAPB1EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	75;"	d
RCU_ADDAPB1EN_CTCEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	429;"	d
RCU_ADDAPB1EN_IREFEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	430;"	d
RCU_ADDAPB1RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	74;"	d
RCU_ADDAPB1RST_CTCRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	425;"	d
RCU_ADDAPB1RST_IREFRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	426;"	d
RCU_ADDAPB1SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	76;"	d
RCU_ADDAPB1SPEN_CTCSPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	433;"	d
RCU_ADDAPB1SPEN_IREFSPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	434;"	d
RCU_ADDCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	72;"	d
RCU_ADDCTL_CK48MSEL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	413;"	d
RCU_ADDCTL_IRC48MCAL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	417;"	d
RCU_ADDCTL_IRC48MEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	415;"	d
RCU_ADDCTL_IRC48MSTB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	416;"	d
RCU_ADDCTL_PLL48MSEL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	414;"	d
RCU_ADDINT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	73;"	d
RCU_ADDINT_IRC48MSTBIC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	422;"	d
RCU_ADDINT_IRC48MSTBIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	421;"	d
RCU_ADDINT_IRC48MSTBIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	420;"	d
RCU_AHB1EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	56;"	d
RCU_AHB1EN_BKPSRAMEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	222;"	d
RCU_AHB1EN_CRCEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	221;"	d
RCU_AHB1EN_DMA0EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	224;"	d
RCU_AHB1EN_DMA1EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	225;"	d
RCU_AHB1EN_ENETEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	227;"	d
RCU_AHB1EN_ENETPTPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	230;"	d
RCU_AHB1EN_ENETRXEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	229;"	d
RCU_AHB1EN_ENETTXEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	228;"	d
RCU_AHB1EN_IPAEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	226;"	d
RCU_AHB1EN_PAEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	212;"	d
RCU_AHB1EN_PBEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	213;"	d
RCU_AHB1EN_PCEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	214;"	d
RCU_AHB1EN_PDEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	215;"	d
RCU_AHB1EN_PEEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	216;"	d
RCU_AHB1EN_PFEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	217;"	d
RCU_AHB1EN_PGEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	218;"	d
RCU_AHB1EN_PHEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	219;"	d
RCU_AHB1EN_PIEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	220;"	d
RCU_AHB1EN_TCMSRAMEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	223;"	d
RCU_AHB1EN_USBHSEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	231;"	d
RCU_AHB1EN_USBHSULPIEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	232;"	d
RCU_AHB1RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	51;"	d
RCU_AHB1RST_CRCRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	152;"	d
RCU_AHB1RST_DMA0RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	153;"	d
RCU_AHB1RST_DMA1RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	154;"	d
RCU_AHB1RST_ENETRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	156;"	d
RCU_AHB1RST_IPARST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	155;"	d
RCU_AHB1RST_PARST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	143;"	d
RCU_AHB1RST_PBRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	144;"	d
RCU_AHB1RST_PCRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	145;"	d
RCU_AHB1RST_PDRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	146;"	d
RCU_AHB1RST_PERST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	147;"	d
RCU_AHB1RST_PFRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	148;"	d
RCU_AHB1RST_PGRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	149;"	d
RCU_AHB1RST_PHRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	150;"	d
RCU_AHB1RST_PIRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	151;"	d
RCU_AHB1RST_USBHSRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	157;"	d
RCU_AHB1SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	61;"	d
RCU_AHB1SPEN_BKPSRAMSPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	302;"	d
RCU_AHB1SPEN_CRCSPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	298;"	d
RCU_AHB1SPEN_DMA0SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	304;"	d
RCU_AHB1SPEN_DMA1SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	305;"	d
RCU_AHB1SPEN_ENETPTPSPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	310;"	d
RCU_AHB1SPEN_ENETRXSPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	309;"	d
RCU_AHB1SPEN_ENETSPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	307;"	d
RCU_AHB1SPEN_ENETTXSPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	308;"	d
RCU_AHB1SPEN_FMCSPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	299;"	d
RCU_AHB1SPEN_IPASPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	306;"	d
RCU_AHB1SPEN_PASPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	289;"	d
RCU_AHB1SPEN_PBSPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	290;"	d
RCU_AHB1SPEN_PCSPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	291;"	d
RCU_AHB1SPEN_PDSPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	292;"	d
RCU_AHB1SPEN_PESPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	293;"	d
RCU_AHB1SPEN_PFSPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	294;"	d
RCU_AHB1SPEN_PGSPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	295;"	d
RCU_AHB1SPEN_PHSPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	296;"	d
RCU_AHB1SPEN_PISPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	297;"	d
RCU_AHB1SPEN_SRAM0SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	300;"	d
RCU_AHB1SPEN_SRAM1SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	301;"	d
RCU_AHB1SPEN_SRAM2SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	303;"	d
RCU_AHB1SPEN_USBHSSPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	311;"	d
RCU_AHB1SPEN_USBHSULPISPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	312;"	d
RCU_AHB2EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	57;"	d
RCU_AHB2EN_DCIEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	235;"	d
RCU_AHB2EN_TRNGEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	236;"	d
RCU_AHB2EN_USBFSEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	237;"	d
RCU_AHB2RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	52;"	d
RCU_AHB2RST_DCIRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	160;"	d
RCU_AHB2RST_TRNGRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	161;"	d
RCU_AHB2RST_USBFSRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	162;"	d
RCU_AHB2SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	62;"	d
RCU_AHB2SPEN_DCISPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	315;"	d
RCU_AHB2SPEN_TRNGSPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	316;"	d
RCU_AHB2SPEN_USBFSSPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	317;"	d
RCU_AHB3EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	58;"	d
RCU_AHB3EN_EXMCEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	240;"	d
RCU_AHB3RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	53;"	d
RCU_AHB3RST_EXMCRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	165;"	d
RCU_AHB3SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	63;"	d
RCU_AHB3SPEN_EXMCSPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	320;"	d
RCU_AHB_CKSYS_DIV1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	827;"	d
RCU_AHB_CKSYS_DIV128	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	833;"	d
RCU_AHB_CKSYS_DIV16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	831;"	d
RCU_AHB_CKSYS_DIV2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	828;"	d
RCU_AHB_CKSYS_DIV256	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	834;"	d
RCU_AHB_CKSYS_DIV4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	829;"	d
RCU_AHB_CKSYS_DIV512	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	835;"	d
RCU_AHB_CKSYS_DIV64	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	832;"	d
RCU_AHB_CKSYS_DIV8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	830;"	d
RCU_APB1EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	59;"	d
RCU_APB1EN_CAN0EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	262;"	d
RCU_APB1EN_CAN1EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	263;"	d
RCU_APB1EN_DACEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	265;"	d
RCU_APB1EN_I2C0EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	259;"	d
RCU_APB1EN_I2C1EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	260;"	d
RCU_APB1EN_I2C2EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	261;"	d
RCU_APB1EN_PMUEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	264;"	d
RCU_APB1EN_SPI1EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	253;"	d
RCU_APB1EN_SPI2EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	254;"	d
RCU_APB1EN_TIMER11EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	249;"	d
RCU_APB1EN_TIMER12EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	250;"	d
RCU_APB1EN_TIMER13EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	251;"	d
RCU_APB1EN_TIMER1EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	243;"	d
RCU_APB1EN_TIMER2EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	244;"	d
RCU_APB1EN_TIMER3EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	245;"	d
RCU_APB1EN_TIMER4EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	246;"	d
RCU_APB1EN_TIMER5EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	247;"	d
RCU_APB1EN_TIMER6EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	248;"	d
RCU_APB1EN_UART3EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	257;"	d
RCU_APB1EN_UART4EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	258;"	d
RCU_APB1EN_UART6EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	266;"	d
RCU_APB1EN_UART7EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	267;"	d
RCU_APB1EN_USART1EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	255;"	d
RCU_APB1EN_USART2EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	256;"	d
RCU_APB1EN_WWDGTEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	252;"	d
RCU_APB1RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	54;"	d
RCU_APB1RST_CAN0RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	187;"	d
RCU_APB1RST_CAN1RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	188;"	d
RCU_APB1RST_DACRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	190;"	d
RCU_APB1RST_I2C0RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	184;"	d
RCU_APB1RST_I2C1RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	185;"	d
RCU_APB1RST_I2C2RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	186;"	d
RCU_APB1RST_PMURST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	189;"	d
RCU_APB1RST_SPI1RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	178;"	d
RCU_APB1RST_SPI2RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	179;"	d
RCU_APB1RST_TIMER11RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	174;"	d
RCU_APB1RST_TIMER12RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	175;"	d
RCU_APB1RST_TIMER13RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	176;"	d
RCU_APB1RST_TIMER1RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	168;"	d
RCU_APB1RST_TIMER2RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	169;"	d
RCU_APB1RST_TIMER3RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	170;"	d
RCU_APB1RST_TIMER4RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	171;"	d
RCU_APB1RST_TIMER5RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	172;"	d
RCU_APB1RST_TIMER6RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	173;"	d
RCU_APB1RST_UART3RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	182;"	d
RCU_APB1RST_UART4RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	183;"	d
RCU_APB1RST_UART6RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	191;"	d
RCU_APB1RST_UART7RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	192;"	d
RCU_APB1RST_USART1RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	180;"	d
RCU_APB1RST_USART2RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	181;"	d
RCU_APB1RST_WWDGTRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	177;"	d
RCU_APB1SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	64;"	d
RCU_APB1SPEN_CAN0SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	342;"	d
RCU_APB1SPEN_CAN1SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	343;"	d
RCU_APB1SPEN_DACSPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	345;"	d
RCU_APB1SPEN_I2C0SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	339;"	d
RCU_APB1SPEN_I2C1SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	340;"	d
RCU_APB1SPEN_I2C2SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	341;"	d
RCU_APB1SPEN_PMUSPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	344;"	d
RCU_APB1SPEN_SPI1SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	333;"	d
RCU_APB1SPEN_SPI2SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	334;"	d
RCU_APB1SPEN_TIMER11SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	329;"	d
RCU_APB1SPEN_TIMER12SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	330;"	d
RCU_APB1SPEN_TIMER13SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	331;"	d
RCU_APB1SPEN_TIMER1SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	323;"	d
RCU_APB1SPEN_TIMER2SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	324;"	d
RCU_APB1SPEN_TIMER3SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	325;"	d
RCU_APB1SPEN_TIMER4SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	326;"	d
RCU_APB1SPEN_TIMER5SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	327;"	d
RCU_APB1SPEN_TIMER6SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	328;"	d
RCU_APB1SPEN_UART3SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	337;"	d
RCU_APB1SPEN_UART4SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	338;"	d
RCU_APB1SPEN_UART6SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	346;"	d
RCU_APB1SPEN_UART7SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	347;"	d
RCU_APB1SPEN_USART1SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	335;"	d
RCU_APB1SPEN_USART2SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	336;"	d
RCU_APB1SPEN_WWDGTSPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	332;"	d
RCU_APB1_CKAHB_DIV1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	839;"	d
RCU_APB1_CKAHB_DIV16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	843;"	d
RCU_APB1_CKAHB_DIV2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	840;"	d
RCU_APB1_CKAHB_DIV4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	841;"	d
RCU_APB1_CKAHB_DIV8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	842;"	d
RCU_APB2EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	60;"	d
RCU_APB2EN_ADC0EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	274;"	d
RCU_APB2EN_ADC1EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	275;"	d
RCU_APB2EN_ADC2EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	276;"	d
RCU_APB2EN_SDIOEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	277;"	d
RCU_APB2EN_SPI0EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	278;"	d
RCU_APB2EN_SPI3EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	279;"	d
RCU_APB2EN_SPI4EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	284;"	d
RCU_APB2EN_SPI5EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	285;"	d
RCU_APB2EN_SYSCFGEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	280;"	d
RCU_APB2EN_TIMER0EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	270;"	d
RCU_APB2EN_TIMER10EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	283;"	d
RCU_APB2EN_TIMER7EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	271;"	d
RCU_APB2EN_TIMER8EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	281;"	d
RCU_APB2EN_TIMER9EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	282;"	d
RCU_APB2EN_TLIEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	286;"	d
RCU_APB2EN_USART0EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	272;"	d
RCU_APB2EN_USART5EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	273;"	d
RCU_APB2RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	55;"	d
RCU_APB2RST_ADCRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	199;"	d
RCU_APB2RST_SDIORST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	200;"	d
RCU_APB2RST_SPI0RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	201;"	d
RCU_APB2RST_SPI3RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	202;"	d
RCU_APB2RST_SPI4RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	207;"	d
RCU_APB2RST_SPI5RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	208;"	d
RCU_APB2RST_SYSCFGRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	203;"	d
RCU_APB2RST_TIMER0RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	195;"	d
RCU_APB2RST_TIMER10RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	206;"	d
RCU_APB2RST_TIMER7RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	196;"	d
RCU_APB2RST_TIMER8RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	204;"	d
RCU_APB2RST_TIMER9RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	205;"	d
RCU_APB2RST_TLIRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	209;"	d
RCU_APB2RST_USART0RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	197;"	d
RCU_APB2RST_USART5RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	198;"	d
RCU_APB2SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	65;"	d
RCU_APB2SPEN_ADC0SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	354;"	d
RCU_APB2SPEN_ADC1SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	355;"	d
RCU_APB2SPEN_ADC2SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	356;"	d
RCU_APB2SPEN_SDIOSPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	357;"	d
RCU_APB2SPEN_SPI0SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	358;"	d
RCU_APB2SPEN_SPI3SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	359;"	d
RCU_APB2SPEN_SPI4SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	364;"	d
RCU_APB2SPEN_SPI5SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	365;"	d
RCU_APB2SPEN_SYSCFGSPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	360;"	d
RCU_APB2SPEN_TIMER0SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	350;"	d
RCU_APB2SPEN_TIMER10SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	363;"	d
RCU_APB2SPEN_TIMER7SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	351;"	d
RCU_APB2SPEN_TIMER8SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	361;"	d
RCU_APB2SPEN_TIMER9SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	362;"	d
RCU_APB2SPEN_TLISPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	366;"	d
RCU_APB2SPEN_USART0SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	352;"	d
RCU_APB2SPEN_USART5SPEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	353;"	d
RCU_APB2_CKAHB_DIV1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	847;"	d
RCU_APB2_CKAHB_DIV16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	851;"	d
RCU_APB2_CKAHB_DIV2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	848;"	d
RCU_APB2_CKAHB_DIV4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	849;"	d
RCU_APB2_CKAHB_DIV8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	850;"	d
RCU_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	341;"	d
RCU_BDCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	66;"	d
RCU_BDCTL_BKPRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	375;"	d
RCU_BDCTL_LXTALBPS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	371;"	d
RCU_BDCTL_LXTALDRI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	372;"	d
RCU_BDCTL_LXTALEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	369;"	d
RCU_BDCTL_LXTALSTB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	370;"	d
RCU_BDCTL_RTCEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	374;"	d
RCU_BDCTL_RTCSRC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	373;"	d
RCU_BIT_POS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	446;"	d
RCU_BKPSRAM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_BKPSRAM   = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 18U),                 \/*!< BKPSRAM clock *\/$/;"	e	enum:__anon93
RCU_BKPSRAM_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_BKPSRAM_SLP   = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 18U),           \/*!< BKPSRAM clock *\/$/;"	e	enum:__anon94
RCU_CAN0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_CAN0      = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 25U),                 \/*!< CAN0 clock *\/$/;"	e	enum:__anon93
RCU_CAN0RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_CAN0RST      = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 25U),             \/*!< CAN0 clock reset *\/$/;"	e	enum:__anon95
RCU_CAN0_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_CAN0_SLP      = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 25U),           \/*!< CAN0 clock *\/$/;"	e	enum:__anon94
RCU_CAN1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_CAN1      = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 26U),                 \/*!< CAN1 clock *\/$/;"	e	enum:__anon93
RCU_CAN1RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_CAN1RST      = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 26U),             \/*!< CAN1 clock reset *\/$/;"	e	enum:__anon95
RCU_CAN1_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_CAN1_SLP      = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 26U),           \/*!< CAN1 clock *\/$/;"	e	enum:__anon94
RCU_CFG0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	49;"	d
RCU_CFG0_AHBPSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	107;"	d
RCU_CFG0_APB1PSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	108;"	d
RCU_CFG0_APB2PSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	109;"	d
RCU_CFG0_CKOUT0DIV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	113;"	d
RCU_CFG0_CKOUT0SEL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	111;"	d
RCU_CFG0_CKOUT1DIV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	114;"	d
RCU_CFG0_CKOUT1SEL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	115;"	d
RCU_CFG0_I2SSEL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	112;"	d
RCU_CFG0_RTCDIV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	110;"	d
RCU_CFG0_SCS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	105;"	d
RCU_CFG0_SCSS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	106;"	d
RCU_CFG1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	71;"	d
RCU_CFG1_PLLSAIRDIV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	409;"	d
RCU_CFG1_TIMERSEL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	410;"	d
RCU_CK48MSRC_IRC48M	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1062;"	d
RCU_CK48MSRC_PLL48M	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1061;"	d
RCU_CKOUT0SRC_HXTAL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	891;"	d
RCU_CKOUT0SRC_IRC16M	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	889;"	d
RCU_CKOUT0SRC_LXTAL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	890;"	d
RCU_CKOUT0SRC_PLLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	892;"	d
RCU_CKOUT0_DIV1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	900;"	d
RCU_CKOUT0_DIV2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	901;"	d
RCU_CKOUT0_DIV3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	902;"	d
RCU_CKOUT0_DIV4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	903;"	d
RCU_CKOUT0_DIV5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	904;"	d
RCU_CKOUT1SRC_HXTAL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	918;"	d
RCU_CKOUT1SRC_PLLI2SR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	917;"	d
RCU_CKOUT1SRC_PLLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	919;"	d
RCU_CKOUT1SRC_SYSTEMCLOCK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	916;"	d
RCU_CKOUT1_DIV1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	908;"	d
RCU_CKOUT1_DIV2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	909;"	d
RCU_CKOUT1_DIV3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	910;"	d
RCU_CKOUT1_DIV4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	911;"	d
RCU_CKOUT1_DIV5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	912;"	d
RCU_CKSYSSRC_HXTAL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	816;"	d
RCU_CKSYSSRC_IRC16M	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	815;"	d
RCU_CKSYSSRC_PLLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	817;"	d
RCU_CRC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_CRC       = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 12U),                 \/*!< CRC clock *\/$/;"	e	enum:__anon93
RCU_CRCRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_CRCRST       = RCU_REGIDX_BIT(AHB1RST_REG_OFFSET, 12U),             \/*!< CRC clock reset *\/$/;"	e	enum:__anon95
RCU_CRC_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_CRC_SLP       = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 12U),           \/*!< CRC clock *\/$/;"	e	enum:__anon94
RCU_CTC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_CTC       = RCU_REGIDX_BIT(ADD_APB1EN_REG_OFFSET, 27U),             \/*!< CTC clock *\/$/;"	e	enum:__anon93
RCU_CTCRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_CTCRST       = RCU_REGIDX_BIT(ADD_APB1RST_REG_OFFSET, 27U),         \/*!< CTC clock reset *\/$/;"	e	enum:__anon95
RCU_CTC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^RCU_CTC_IRQHandler                   $/;"	l
RCU_CTC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^RCU_CTC_IRQHandler                   $/;"	l
RCU_CTC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^RCU_CTC_IRQHandler                   $/;"	l
RCU_CTC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^RCU_CTC_IRQHandler$/;"	l
RCU_CTC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^RCU_CTC_IRQHandler$/;"	l
RCU_CTC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^RCU_CTC_IRQHandler$/;"	l
RCU_CTC_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    RCU_CTC_IRQn                 = 5,      \/*!< RCU and CTC interrupt                                    *\/$/;"	e	enum:IRQn
RCU_CTC_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_CTC_SLP       = RCU_REGIDX_BIT(ADD_APB1SPEN_REG_OFFSET, 27U),       \/*!< CTC clock *\/$/;"	e	enum:__anon94
RCU_CTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	47;"	d
RCU_CTL_CKMEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	89;"	d
RCU_CTL_HXTALBPS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	88;"	d
RCU_CTL_HXTALEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	86;"	d
RCU_CTL_HXTALSTB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	87;"	d
RCU_CTL_IRC16MADJ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	84;"	d
RCU_CTL_IRC16MCALIB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	85;"	d
RCU_CTL_IRC16MEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	82;"	d
RCU_CTL_IRC16MSTB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	83;"	d
RCU_CTL_PLLEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	90;"	d
RCU_CTL_PLLI2SEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	92;"	d
RCU_CTL_PLLI2SSTB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	93;"	d
RCU_CTL_PLLSAIEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	94;"	d
RCU_CTL_PLLSAISTB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	95;"	d
RCU_CTL_PLLSTB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	91;"	d
RCU_DAC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_DAC       = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 29U),                 \/*!< DAC clock *\/$/;"	e	enum:__anon93
RCU_DACRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_DACRST       = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 29U),             \/*!< DAC clock reset *\/$/;"	e	enum:__anon95
RCU_DAC_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_DAC_SLP       = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 29U),           \/*!< DAC clock *\/$/;"	e	enum:__anon94
RCU_DCI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_DCI       = RCU_REGIDX_BIT(AHB2EN_REG_OFFSET, 0U),                  \/*!< DCI clock *\/$/;"	e	enum:__anon93
RCU_DCIRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_DCIRST       = RCU_REGIDX_BIT(AHB2RST_REG_OFFSET, 0U),              \/*!< DCI clock reset *\/$/;"	e	enum:__anon95
RCU_DCI_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_DCI_SLP       = RCU_REGIDX_BIT(AHB2SPEN_REG_OFFSET, 0U),            \/*!< DCI clock *\/$/;"	e	enum:__anon94
RCU_DEEPSLEEP_V_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1070;"	d
RCU_DEEPSLEEP_V_1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1071;"	d
RCU_DEEPSLEEP_V_2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1072;"	d
RCU_DEEPSLEEP_V_3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1073;"	d
RCU_DMA0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_DMA0      = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 21U),                 \/*!< DMA0 clock *\/$/;"	e	enum:__anon93
RCU_DMA0RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_DMA0RST      = RCU_REGIDX_BIT(AHB1RST_REG_OFFSET, 21U),             \/*!< DMA0 clock reset *\/$/;"	e	enum:__anon95
RCU_DMA0_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_DMA0_SLP      = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 21U),           \/*!< DMA0 clock *\/$/;"	e	enum:__anon94
RCU_DMA1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_DMA1      = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 22U),                 \/*!< DMA1 clock *\/$/;"	e	enum:__anon93
RCU_DMA1RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_DMA1RST      = RCU_REGIDX_BIT(AHB1RST_REG_OFFSET, 22U),             \/*!< DMA1 clock reset *\/$/;"	e	enum:__anon95
RCU_DMA1_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_DMA1_SLP      = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 22U),           \/*!< DMA1 clock *\/$/;"	e	enum:__anon94
RCU_DSV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	78;"	d
RCU_DSV_DSLPVS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	440;"	d
RCU_ENCODER_A	.\Template\bsp\moto\bsp_encoder.h	10;"	d
RCU_ENCODER_B	.\Template\bsp\moto\bsp_encoder.h	11;"	d
RCU_ENCODER_C	.\Template\bsp\moto\bsp_encoder.h	12;"	d
RCU_ENCODER_D	.\Template\bsp\moto\bsp_encoder.h	13;"	d
RCU_ENET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_ENET      = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 25U),                 \/*!< ENET clock *\/$/;"	e	enum:__anon93
RCU_ENETPTP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_ENETPTP   = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 28U),                 \/*!< ENETPTP clock *\/$/;"	e	enum:__anon93
RCU_ENETPTP_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_ENETPTP_SLP   = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 28U),           \/*!< ENETPTP clock *\/$/;"	e	enum:__anon94
RCU_ENETRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_ENETRST      = RCU_REGIDX_BIT(AHB1RST_REG_OFFSET, 25U),             \/*!< ENET clock reset *\/   $/;"	e	enum:__anon95
RCU_ENETRX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_ENETRX    = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 27U),                 \/*!< ENETRX clock *\/$/;"	e	enum:__anon93
RCU_ENETRX_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_ENETRX_SLP    = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 27U),           \/*!< ENETRX clock *\/$/;"	e	enum:__anon94
RCU_ENETTX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_ENETTX    = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 26U),                 \/*!< ENETTX clock *\/$/;"	e	enum:__anon93
RCU_ENETTX_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_ENETTX_SLP    = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 26U),           \/*!< ENETTX clock *\/$/;"	e	enum:__anon94
RCU_ENET_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_ENET_SLP      = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 25U),           \/*!< ENET clock *\/$/;"	e	enum:__anon94
RCU_EXMC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_EXMC      = RCU_REGIDX_BIT(AHB3EN_REG_OFFSET, 0U),                  \/*!< EXMC clock *\/$/;"	e	enum:__anon93
RCU_EXMCRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_EXMCRST      = RCU_REGIDX_BIT(AHB3RST_REG_OFFSET, 0U),              \/*!< EXMC clock reset *\/$/;"	e	enum:__anon95
RCU_EXMC_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_EXMC_SLP      = RCU_REGIDX_BIT(AHB3SPEN_REG_OFFSET, 0U),            \/*!< EXMC clock *\/$/;"	e	enum:__anon94
RCU_FLAG_BORRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_FLAG_BORRST        = RCU_REGIDX_BIT(RSTSCK_REG_OFFSET, 25U),        \/*!< BOR reset flags *\/$/;"	e	enum:__anon96
RCU_FLAG_EPRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_FLAG_EPRST         = RCU_REGIDX_BIT(RSTSCK_REG_OFFSET, 26U),        \/*!< External PIN reset flags *\/$/;"	e	enum:__anon96
RCU_FLAG_FWDGTRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_FLAG_FWDGTRST      = RCU_REGIDX_BIT(RSTSCK_REG_OFFSET, 29U),        \/*!< FWDGT reset flags *\/$/;"	e	enum:__anon96
RCU_FLAG_HXTALSTB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_FLAG_HXTALSTB      = RCU_REGIDX_BIT(CTL_REG_OFFSET, 17U),           \/*!< HXTAL stabilization flags *\/$/;"	e	enum:__anon96
RCU_FLAG_IRC16MSTB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_FLAG_IRC16MSTB     = RCU_REGIDX_BIT(CTL_REG_OFFSET, 1U),            \/*!< IRC16M stabilization flags *\/$/;"	e	enum:__anon96
RCU_FLAG_IRC32KSTB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_FLAG_IRC32KSTB     = RCU_REGIDX_BIT(RSTSCK_REG_OFFSET, 1U),         \/*!< IRC32K stabilization flags *\/$/;"	e	enum:__anon96
RCU_FLAG_IRC48MSTB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_FLAG_IRC48MSTB     = RCU_REGIDX_BIT(ADDCTL_REG_OFFSET, 17U),        \/*!< IRC48M stabilization flags *\/$/;"	e	enum:__anon96
RCU_FLAG_LPRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_FLAG_LPRST         = RCU_REGIDX_BIT(RSTSCK_REG_OFFSET, 31U),        \/*!< Low-power reset flags *\/$/;"	e	enum:__anon96
RCU_FLAG_LXTALSTB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_FLAG_LXTALSTB      = RCU_REGIDX_BIT(BDCTL_REG_OFFSET, 1U),          \/*!< LXTAL stabilization flags *\/$/;"	e	enum:__anon96
RCU_FLAG_PLLI2SSTB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_FLAG_PLLI2SSTB     = RCU_REGIDX_BIT(CTL_REG_OFFSET, 27U),           \/*!< PLLI2S stabilization flags *\/$/;"	e	enum:__anon96
RCU_FLAG_PLLSAISTB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_FLAG_PLLSAISTB     = RCU_REGIDX_BIT(CTL_REG_OFFSET, 29U),           \/*!< PLLSAI stabilization flags *\/$/;"	e	enum:__anon96
RCU_FLAG_PLLSTB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_FLAG_PLLSTB        = RCU_REGIDX_BIT(CTL_REG_OFFSET, 25U),           \/*!< PLL stabilization flags *\/$/;"	e	enum:__anon96
RCU_FLAG_PORRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_FLAG_PORRST        = RCU_REGIDX_BIT(RSTSCK_REG_OFFSET, 27U),        \/*!< power reset flags *\/$/;"	e	enum:__anon96
RCU_FLAG_SWRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_FLAG_SWRST         = RCU_REGIDX_BIT(RSTSCK_REG_OFFSET, 28U),        \/*!< Software reset flags *\/$/;"	e	enum:__anon96
RCU_FLAG_WWDGTRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_FLAG_WWDGTRST      = RCU_REGIDX_BIT(RSTSCK_REG_OFFSET, 30U),        \/*!< WWDGT reset flags *\/$/;"	e	enum:__anon96
RCU_FMC_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_FMC_SLP       = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 15U),           \/*!< FMC clock *\/$/;"	e	enum:__anon94
RCU_GPIOA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_GPIOA     = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 0U),                  \/*!< GPIOA clock *\/$/;"	e	enum:__anon93
RCU_GPIOARST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_GPIOARST     = RCU_REGIDX_BIT(AHB1RST_REG_OFFSET, 0U),              \/*!< GPIOA clock reset *\/$/;"	e	enum:__anon95
RCU_GPIOA_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_GPIOA_SLP     = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 0U),            \/*!< GPIOA clock *\/$/;"	e	enum:__anon94
RCU_GPIOB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_GPIOB     = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 1U),                  \/*!< GPIOB clock *\/$/;"	e	enum:__anon93
RCU_GPIOBRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_GPIOBRST     = RCU_REGIDX_BIT(AHB1RST_REG_OFFSET, 1U),              \/*!< GPIOB clock reset *\/$/;"	e	enum:__anon95
RCU_GPIOB_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_GPIOB_SLP     = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 1U),            \/*!< GPIOB clock *\/$/;"	e	enum:__anon94
RCU_GPIOC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_GPIOC     = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 2U),                  \/*!< GPIOC clock *\/$/;"	e	enum:__anon93
RCU_GPIOCRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_GPIOCRST     = RCU_REGIDX_BIT(AHB1RST_REG_OFFSET, 2U),              \/*!< GPIOC clock reset *\/$/;"	e	enum:__anon95
RCU_GPIOC_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_GPIOC_SLP     = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 2U),            \/*!< GPIOC clock *\/$/;"	e	enum:__anon94
RCU_GPIOD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_GPIOD     = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 3U),                  \/*!< GPIOD clock *\/$/;"	e	enum:__anon93
RCU_GPIODRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_GPIODRST     = RCU_REGIDX_BIT(AHB1RST_REG_OFFSET, 3U),              \/*!< GPIOD clock reset *\/$/;"	e	enum:__anon95
RCU_GPIOD_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_GPIOD_SLP     = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 3U),            \/*!< GPIOD clock *\/$/;"	e	enum:__anon94
RCU_GPIOE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_GPIOE     = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 4U),                  \/*!< GPIOE clock *\/$/;"	e	enum:__anon93
RCU_GPIOERST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_GPIOERST     = RCU_REGIDX_BIT(AHB1RST_REG_OFFSET, 4U),              \/*!< GPIOE clock reset *\/$/;"	e	enum:__anon95
RCU_GPIOE_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_GPIOE_SLP     = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 4U),            \/*!< GPIOE clock *\/$/;"	e	enum:__anon94
RCU_GPIOF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_GPIOF     = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 5U),                  \/*!< GPIOF clock *\/$/;"	e	enum:__anon93
RCU_GPIOFRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_GPIOFRST     = RCU_REGIDX_BIT(AHB1RST_REG_OFFSET, 5U),              \/*!< GPIOF clock reset *\/$/;"	e	enum:__anon95
RCU_GPIOF_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_GPIOF_SLP     = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 5U),            \/*!< GPIOF clock *\/$/;"	e	enum:__anon94
RCU_GPIOG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_GPIOG     = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 6U),                  \/*!< GPIOG clock *\/$/;"	e	enum:__anon93
RCU_GPIOGRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_GPIOGRST     = RCU_REGIDX_BIT(AHB1RST_REG_OFFSET, 6U),              \/*!< GPIOG clock reset *\/$/;"	e	enum:__anon95
RCU_GPIOG_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_GPIOG_SLP     = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 6U),            \/*!< GPIOG clock *\/$/;"	e	enum:__anon94
RCU_GPIOH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_GPIOH     = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 7U),                  \/*!< GPIOH clock *\/$/;"	e	enum:__anon93
RCU_GPIOHRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_GPIOHRST     = RCU_REGIDX_BIT(AHB1RST_REG_OFFSET, 7U),              \/*!< GPIOH clock reset *\/$/;"	e	enum:__anon95
RCU_GPIOH_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_GPIOH_SLP     = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 7U),            \/*!< GPIOH clock *\/$/;"	e	enum:__anon94
RCU_GPIOI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_GPIOI     = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 8U),                  \/*!< GPIOI clock *\/$/;"	e	enum:__anon93
RCU_GPIOIRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_GPIOIRST     = RCU_REGIDX_BIT(AHB1RST_REG_OFFSET, 8U),              \/*!< GPIOI clock reset *\/$/;"	e	enum:__anon95
RCU_GPIOI_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_GPIOI_SLP     = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 8U),            \/*!< GPIOI clock *\/$/;"	e	enum:__anon94
RCU_HXTAL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_HXTAL      = RCU_REGIDX_BIT(CTL_REG_OFFSET, 16U),                   \/*!< HXTAL *\/$/;"	e	enum:__anon100
RCU_I2C0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_I2C0      = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 21U),                 \/*!< I2C0 clock *\/$/;"	e	enum:__anon93
RCU_I2C0RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_I2C0RST      = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 21U),             \/*!< I2C0 clock reset *\/$/;"	e	enum:__anon95
RCU_I2C0_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_I2C0_SLP      = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 21U),           \/*!< I2C0 clock *\/$/;"	e	enum:__anon94
RCU_I2C1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_I2C1      = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 22U),                 \/*!< I2C1 clock *\/$/;"	e	enum:__anon93
RCU_I2C1RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_I2C1RST      = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 22U),             \/*!< I2C1 clock reset *\/$/;"	e	enum:__anon95
RCU_I2C1_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_I2C1_SLP      = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 22U),           \/*!< I2C1 clock *\/$/;"	e	enum:__anon94
RCU_I2C2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_I2C2      = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 23U),                 \/*!< I2C2 clock *\/   $/;"	e	enum:__anon93
RCU_I2C2RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_I2C2RST      = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 23U),             \/*!< I2C2 clock reset *\/   $/;"	e	enum:__anon95
RCU_I2C2_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_I2C2_SLP      = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 23U),           \/*!< I2C2 clock *\/   $/;"	e	enum:__anon94
RCU_I2SSRC_I2S_CKIN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	896;"	d
RCU_I2SSRC_PLLI2S	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	895;"	d
RCU_IN1	.\Template\bsp\bsp_L298N.h	7;"	d
RCU_IN1	.\Template\bsp\moto\bsp_moto.h	6;"	d
RCU_IN1_TIMER	.\Template\bsp\bsp_L298N.h	27;"	d
RCU_IN1_TIMER	.\Template\bsp\moto\bsp_moto.h	47;"	d
RCU_IN2	.\Template\bsp\bsp_L298N.h	12;"	d
RCU_IN2	.\Template\bsp\moto\bsp_moto.h	11;"	d
RCU_IN2_TIMER	.\Template\bsp\bsp_L298N.h	31;"	d
RCU_IN2_TIMER	.\Template\bsp\moto\bsp_moto.h	51;"	d
RCU_IN3	.\Template\bsp\bsp_L298N.h	17;"	d
RCU_IN3	.\Template\bsp\moto\bsp_moto.h	16;"	d
RCU_IN3_TIMER	.\Template\bsp\bsp_L298N.h	35;"	d
RCU_IN3_TIMER	.\Template\bsp\moto\bsp_moto.h	55;"	d
RCU_IN4	.\Template\bsp\bsp_L298N.h	22;"	d
RCU_IN4	.\Template\bsp\moto\bsp_moto.h	21;"	d
RCU_IN4_TIMER	.\Template\bsp\bsp_L298N.h	39;"	d
RCU_IN4_TIMER	.\Template\bsp\moto\bsp_moto.h	59;"	d
RCU_IN5	.\Template\bsp\moto\bsp_moto.h	27;"	d
RCU_IN5_TIMER	.\Template\bsp\moto\bsp_moto.h	63;"	d
RCU_IN6	.\Template\bsp\moto\bsp_moto.h	32;"	d
RCU_IN6_TIMER	.\Template\bsp\moto\bsp_moto.h	67;"	d
RCU_IN7	.\Template\bsp\moto\bsp_moto.h	37;"	d
RCU_IN7_TIMER	.\Template\bsp\moto\bsp_moto.h	71;"	d
RCU_IN8	.\Template\bsp\moto\bsp_moto.h	42;"	d
RCU_IN8_TIMER	.\Template\bsp\moto\bsp_moto.h	75;"	d
RCU_INT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	50;"	d
RCU_INT_CKMIC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	140;"	d
RCU_INT_CKMIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	125;"	d
RCU_INT_FLAG_CKM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_INT_FLAG_CKM       = RCU_REGIDX_BIT(INT_REG_OFFSET, 7U),            \/*!< HXTAL clock stuck interrupt flag *\/$/;"	e	enum:__anon97
RCU_INT_FLAG_CKM_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_INT_FLAG_CKM_CLR       = RCU_REGIDX_BIT(INT_REG_OFFSET, 23U),       \/*!< CKM interrupt flags clear *\/$/;"	e	enum:__anon98
RCU_INT_FLAG_HXTALSTB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_INT_FLAG_HXTALSTB  = RCU_REGIDX_BIT(INT_REG_OFFSET, 3U),            \/*!< HXTAL stabilization interrupt flag *\/$/;"	e	enum:__anon97
RCU_INT_FLAG_HXTALSTB_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_INT_FLAG_HXTALSTB_CLR  = RCU_REGIDX_BIT(INT_REG_OFFSET, 19U),       \/*!< HXTAL stabilization interrupt flags clear *\/$/;"	e	enum:__anon98
RCU_INT_FLAG_IRC16MSTB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_INT_FLAG_IRC16MSTB = RCU_REGIDX_BIT(INT_REG_OFFSET, 2U),            \/*!< IRC16M stabilization interrupt flag *\/$/;"	e	enum:__anon97
RCU_INT_FLAG_IRC16MSTB_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_INT_FLAG_IRC16MSTB_CLR = RCU_REGIDX_BIT(INT_REG_OFFSET, 18U),       \/*!< IRC16M stabilization interrupt flags clear *\/$/;"	e	enum:__anon98
RCU_INT_FLAG_IRC32KSTB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_INT_FLAG_IRC32KSTB = RCU_REGIDX_BIT(INT_REG_OFFSET, 0U),            \/*!< IRC32K stabilization interrupt flag *\/$/;"	e	enum:__anon97
RCU_INT_FLAG_IRC32KSTB_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_INT_FLAG_IRC32KSTB_CLR = RCU_REGIDX_BIT(INT_REG_OFFSET, 16U),       \/*!< IRC32K stabilization interrupt flags clear *\/$/;"	e	enum:__anon98
RCU_INT_FLAG_IRC48MSTB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_INT_FLAG_IRC48MSTB = RCU_REGIDX_BIT(ADDINT_REG_OFFSET, 6U),         \/*!< IRC48M stabilization interrupt flag *\/$/;"	e	enum:__anon97
RCU_INT_FLAG_IRC48MSTB_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_INT_FLAG_IRC48MSTB_CLR = RCU_REGIDX_BIT(ADDINT_REG_OFFSET, 22U),    \/*!< internal 48 MHz RC oscillator stabilization interrupt clear *\/$/;"	e	enum:__anon98
RCU_INT_FLAG_LXTALSTB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_INT_FLAG_LXTALSTB  = RCU_REGIDX_BIT(INT_REG_OFFSET, 1U),            \/*!< LXTAL stabilization interrupt flag *\/$/;"	e	enum:__anon97
RCU_INT_FLAG_LXTALSTB_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_INT_FLAG_LXTALSTB_CLR  = RCU_REGIDX_BIT(INT_REG_OFFSET, 17U),       \/*!< LXTAL stabilization interrupt flags clear *\/$/;"	e	enum:__anon98
RCU_INT_FLAG_PLLI2SSTB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_INT_FLAG_PLLI2SSTB = RCU_REGIDX_BIT(INT_REG_OFFSET, 5U),            \/*!< PLLI2S stabilization interrupt flag *\/$/;"	e	enum:__anon97
RCU_INT_FLAG_PLLI2SSTB_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_INT_FLAG_PLLI2SSTB_CLR = RCU_REGIDX_BIT(INT_REG_OFFSET, 21U),       \/*!< PLLI2S stabilization interrupt flags clear *\/$/;"	e	enum:__anon98
RCU_INT_FLAG_PLLSAISTB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_INT_FLAG_PLLSAISTB = RCU_REGIDX_BIT(INT_REG_OFFSET, 6U),            \/*!< PLLSAI stabilization interrupt flag *\/$/;"	e	enum:__anon97
RCU_INT_FLAG_PLLSAISTB_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_INT_FLAG_PLLSAISTB_CLR = RCU_REGIDX_BIT(INT_REG_OFFSET, 22U),       \/*!< PLLSAI stabilization interrupt flags clear *\/$/;"	e	enum:__anon98
RCU_INT_FLAG_PLLSTB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_INT_FLAG_PLLSTB    = RCU_REGIDX_BIT(INT_REG_OFFSET, 4U),            \/*!< PLL stabilization interrupt flag *\/$/;"	e	enum:__anon97
RCU_INT_FLAG_PLLSTB_CLR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_INT_FLAG_PLLSTB_CLR    = RCU_REGIDX_BIT(INT_REG_OFFSET, 20U),       \/*!< PLL stabilization interrupt flags clear *\/$/;"	e	enum:__anon98
RCU_INT_HXTALSTB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_INT_HXTALSTB        = RCU_REGIDX_BIT(INT_REG_OFFSET, 11U),          \/*!< HXTAL stabilization interrupt *\/$/;"	e	enum:__anon99
RCU_INT_HXTALSTBIC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	136;"	d
RCU_INT_HXTALSTBIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	129;"	d
RCU_INT_HXTALSTBIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	121;"	d
RCU_INT_IRC16MSTB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_INT_IRC16MSTB       = RCU_REGIDX_BIT(INT_REG_OFFSET, 10U),          \/*!< IRC16M stabilization interrupt *\/$/;"	e	enum:__anon99
RCU_INT_IRC16MSTBIC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	135;"	d
RCU_INT_IRC16MSTBIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	128;"	d
RCU_INT_IRC16MSTBIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	120;"	d
RCU_INT_IRC32KSTB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_INT_IRC32KSTB       = RCU_REGIDX_BIT(INT_REG_OFFSET, 8U),           \/*!< IRC32K stabilization interrupt *\/$/;"	e	enum:__anon99
RCU_INT_IRC32KSTBIC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	133;"	d
RCU_INT_IRC32KSTBIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	126;"	d
RCU_INT_IRC32KSTBIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	118;"	d
RCU_INT_IRC48MSTB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_INT_IRC48MSTB       = RCU_REGIDX_BIT(ADDINT_REG_OFFSET, 14U),       \/*!< internal 48 MHz RC oscillator stabilization interrupt *\/$/;"	e	enum:__anon99
RCU_INT_LXTALSTB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_INT_LXTALSTB        = RCU_REGIDX_BIT(INT_REG_OFFSET, 9U),           \/*!< LXTAL stabilization interrupt *\/$/;"	e	enum:__anon99
RCU_INT_LXTALSTBIC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	134;"	d
RCU_INT_LXTALSTBIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	127;"	d
RCU_INT_LXTALSTBIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	119;"	d
RCU_INT_PLLI2SSTB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_INT_PLLI2SSTB       = RCU_REGIDX_BIT(INT_REG_OFFSET, 13U),          \/*!< PLLI2S stabilization interrupt *\/$/;"	e	enum:__anon99
RCU_INT_PLLI2SSTBIC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	138;"	d
RCU_INT_PLLI2SSTBIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	131;"	d
RCU_INT_PLLI2SSTBIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	123;"	d
RCU_INT_PLLSAISTB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_INT_PLLSAISTB       = RCU_REGIDX_BIT(INT_REG_OFFSET, 14U),          \/*!< PLLSAI stabilization interrupt *\/$/;"	e	enum:__anon99
RCU_INT_PLLSAISTBIC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	139;"	d
RCU_INT_PLLSAISTBIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	132;"	d
RCU_INT_PLLSAISTBIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	124;"	d
RCU_INT_PLLSTB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_INT_PLLSTB          = RCU_REGIDX_BIT(INT_REG_OFFSET, 12U),          \/*!< PLL stabilization interrupt *\/$/;"	e	enum:__anon99
RCU_INT_PLLSTBIC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	137;"	d
RCU_INT_PLLSTBIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	130;"	d
RCU_INT_PLLSTBIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	122;"	d
RCU_IPA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_IPA       = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 23U),                 \/*!< IPA clock *\/$/;"	e	enum:__anon93
RCU_IPARST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_IPARST       = RCU_REGIDX_BIT(AHB1RST_REG_OFFSET, 23U),             \/*!< IPA clock reset *\/$/;"	e	enum:__anon95
RCU_IPA_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_IPA_SLP       = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 23U),           \/*!< IPA clock *\/$/;"	e	enum:__anon94
RCU_IRC16M	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_IRC16M     = RCU_REGIDX_BIT(CTL_REG_OFFSET, 0U),                    \/*!< IRC16M *\/$/;"	e	enum:__anon100
RCU_IRC16M_ADJUST_MASK	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	49;"	d	file:
RCU_IRC16M_ADJUST_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	50;"	d	file:
RCU_IRC32K	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_IRC32K     = RCU_REGIDX_BIT(RSTSCK_REG_OFFSET, 0U),                 \/*!< IRC32K *\/$/;"	e	enum:__anon100
RCU_IRC48M	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_IRC48M     = RCU_REGIDX_BIT(ADDCTL_REG_OFFSET, 16U),                \/*!< IRC48M *\/$/;"	e	enum:__anon100
RCU_IREF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_IREF      = RCU_REGIDX_BIT(ADD_APB1EN_REG_OFFSET, 31U),             \/*!< IREF clock *\/$/;"	e	enum:__anon93
RCU_IREFRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_IREFRST      = RCU_REGIDX_BIT(ADD_APB1RST_REG_OFFSET, 31U)          \/*!< IREF clock reset *\/$/;"	e	enum:__anon95
RCU_IREF_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_IREF_SLP      = RCU_REGIDX_BIT(ADD_APB1SPEN_REG_OFFSET, 31U),       \/*!< IREF clock *\/$/;"	e	enum:__anon94
RCU_LXTAL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_LXTAL      = RCU_REGIDX_BIT(BDCTL_REG_OFFSET, 0U),                  \/*!< LXTAL *\/$/;"	e	enum:__anon100
RCU_LXTALDRI_HIGHER_DRIVE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1010;"	d
RCU_LXTALDRI_LOWER_DRIVE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1009;"	d
RCU_MODIFY	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	66;"	d	file:
RCU_PLL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	48;"	d
RCU_PLL48MSRC_PLLQ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1065;"	d
RCU_PLL48MSRC_PLLSAIP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1066;"	d
RCU_PLLI2S	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	69;"	d
RCU_PLLI2SN_MUL_MAX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1022;"	d
RCU_PLLI2SN_MUL_MIN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1021;"	d
RCU_PLLI2SQ_DIV1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	924;"	d
RCU_PLLI2SQ_DIV10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	933;"	d
RCU_PLLI2SQ_DIV11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	934;"	d
RCU_PLLI2SQ_DIV12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	935;"	d
RCU_PLLI2SQ_DIV13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	936;"	d
RCU_PLLI2SQ_DIV14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	937;"	d
RCU_PLLI2SQ_DIV15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	938;"	d
RCU_PLLI2SQ_DIV16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	939;"	d
RCU_PLLI2SQ_DIV17	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	940;"	d
RCU_PLLI2SQ_DIV18	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	941;"	d
RCU_PLLI2SQ_DIV19	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	942;"	d
RCU_PLLI2SQ_DIV2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	925;"	d
RCU_PLLI2SQ_DIV20	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	943;"	d
RCU_PLLI2SQ_DIV21	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	944;"	d
RCU_PLLI2SQ_DIV22	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	945;"	d
RCU_PLLI2SQ_DIV23	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	946;"	d
RCU_PLLI2SQ_DIV24	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	947;"	d
RCU_PLLI2SQ_DIV25	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	948;"	d
RCU_PLLI2SQ_DIV26	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	949;"	d
RCU_PLLI2SQ_DIV27	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	950;"	d
RCU_PLLI2SQ_DIV28	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	951;"	d
RCU_PLLI2SQ_DIV29	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	952;"	d
RCU_PLLI2SQ_DIV3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	926;"	d
RCU_PLLI2SQ_DIV30	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	953;"	d
RCU_PLLI2SQ_DIV31	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	954;"	d
RCU_PLLI2SQ_DIV32	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	955;"	d
RCU_PLLI2SQ_DIV4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	927;"	d
RCU_PLLI2SQ_DIV5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	928;"	d
RCU_PLLI2SQ_DIV6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	929;"	d
RCU_PLLI2SQ_DIV7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	930;"	d
RCU_PLLI2SQ_DIV8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	931;"	d
RCU_PLLI2SQ_DIV9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	932;"	d
RCU_PLLI2SQ_DIV_MAX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1026;"	d
RCU_PLLI2SQ_DIV_MIN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1025;"	d
RCU_PLLI2SR_DIV_MAX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1030;"	d
RCU_PLLI2SR_DIV_MIN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1029;"	d
RCU_PLLI2S_CK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_PLLI2S_CK  = RCU_REGIDX_BIT(CTL_REG_OFFSET, 26U),                   \/*!< PLLI2S *\/$/;"	e	enum:__anon100
RCU_PLLI2S_PLLI2SN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	400;"	d
RCU_PLLI2S_PLLI2SR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	401;"	d
RCU_PLLN_MUL_MAX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	986;"	d
RCU_PLLN_MUL_MIN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	985;"	d
RCU_PLLPSC_DIV_MAX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	982;"	d
RCU_PLLPSC_DIV_MIN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	981;"	d
RCU_PLLP_DIV_MAX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	992;"	d
RCU_PLLP_DIV_MIN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	991;"	d
RCU_PLLQ_DIV_MAX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1000;"	d
RCU_PLLQ_DIV_MIN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	999;"	d
RCU_PLLSAI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	70;"	d
RCU_PLLSAIN_MUL_MAX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1035;"	d
RCU_PLLSAIN_MUL_MIN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1034;"	d
RCU_PLLSAIP_DIV_MAX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1039;"	d
RCU_PLLSAIP_DIV_MIN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1038;"	d
RCU_PLLSAIQ_DIV_MAX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1043;"	d
RCU_PLLSAIQ_DIV_MIN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1042;"	d
RCU_PLLSAIR_DIV16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	962;"	d
RCU_PLLSAIR_DIV2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	959;"	d
RCU_PLLSAIR_DIV4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	960;"	d
RCU_PLLSAIR_DIV8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	961;"	d
RCU_PLLSAIR_DIV_MAX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1047;"	d
RCU_PLLSAIR_DIV_MIN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1046;"	d
RCU_PLLSAI_CK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_PLLSAI_CK  = RCU_REGIDX_BIT(CTL_REG_OFFSET, 28U),                   \/*!< PLLSAI *\/$/;"	e	enum:__anon100
RCU_PLLSAI_PLLSAIN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	404;"	d
RCU_PLLSAI_PLLSAIP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	405;"	d
RCU_PLLSAI_PLLSAIR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	406;"	d
RCU_PLLSRC_HXTAL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	996;"	d
RCU_PLLSRC_IRC16M	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	995;"	d
RCU_PLLSSCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	68;"	d
RCU_PLLSSCTL_MODCNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	390;"	d
RCU_PLLSSCTL_MODSTEP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	393;"	d
RCU_PLLSSCTL_SSCGON	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	397;"	d
RCU_PLLSSCTL_SS_TYPE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	396;"	d
RCU_PLL_CK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_PLL_CK     = RCU_REGIDX_BIT(CTL_REG_OFFSET, 24U),                   \/*!< PLL *\/$/;"	e	enum:__anon100
RCU_PLL_PLLN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	99;"	d
RCU_PLL_PLLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	100;"	d
RCU_PLL_PLLPSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	98;"	d
RCU_PLL_PLLQ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	102;"	d
RCU_PLL_PLLSEL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	101;"	d
RCU_PMU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_PMU       = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 28U),                 \/*!< PMU clock *\/$/;"	e	enum:__anon93
RCU_PMURST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_PMURST       = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 28U),             \/*!< PMU clock reset *\/$/;"	e	enum:__anon95
RCU_PMU_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_PMU_SLP       = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 28U),           \/*!< PMU clock *\/$/;"	e	enum:__anon94
RCU_POWER_CHECK	.\Template\bsp\power\bsp_power_check.h	6;"	d
RCU_REGIDX_BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	444;"	d
RCU_REG_VAL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	445;"	d
RCU_RSTSCK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	67;"	d
RCU_RSTSCK_BORRSTF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	381;"	d
RCU_RSTSCK_EPRSTF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	382;"	d
RCU_RSTSCK_FWDGTRSTF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	385;"	d
RCU_RSTSCK_IRC32KEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	378;"	d
RCU_RSTSCK_IRC32KSTB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	379;"	d
RCU_RSTSCK_LPRSTF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	387;"	d
RCU_RSTSCK_PORRSTF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	383;"	d
RCU_RSTSCK_RSTFC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	380;"	d
RCU_RSTSCK_SWRSTF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	384;"	d
RCU_RSTSCK_WWDGTRSTF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	386;"	d
RCU_RTC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_RTC       = RCU_REGIDX_BIT(BDCTL_REG_OFFSET, 15U),                  \/*!< RTC clock *\/$/;"	e	enum:__anon93
RCU_RTCSRC_HXTAL_DIV_RTCDIV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1017;"	d
RCU_RTCSRC_IRC32K	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1016;"	d
RCU_RTCSRC_LXTAL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1015;"	d
RCU_RTCSRC_NONE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	1014;"	d
RCU_RTC_HXTAL_DIV10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	864;"	d
RCU_RTC_HXTAL_DIV11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	865;"	d
RCU_RTC_HXTAL_DIV12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	866;"	d
RCU_RTC_HXTAL_DIV13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	867;"	d
RCU_RTC_HXTAL_DIV14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	868;"	d
RCU_RTC_HXTAL_DIV15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	869;"	d
RCU_RTC_HXTAL_DIV16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	870;"	d
RCU_RTC_HXTAL_DIV17	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	871;"	d
RCU_RTC_HXTAL_DIV18	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	872;"	d
RCU_RTC_HXTAL_DIV19	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	873;"	d
RCU_RTC_HXTAL_DIV2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	856;"	d
RCU_RTC_HXTAL_DIV20	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	874;"	d
RCU_RTC_HXTAL_DIV21	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	875;"	d
RCU_RTC_HXTAL_DIV22	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	876;"	d
RCU_RTC_HXTAL_DIV23	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	877;"	d
RCU_RTC_HXTAL_DIV24	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	878;"	d
RCU_RTC_HXTAL_DIV25	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	879;"	d
RCU_RTC_HXTAL_DIV26	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	880;"	d
RCU_RTC_HXTAL_DIV27	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	881;"	d
RCU_RTC_HXTAL_DIV28	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	882;"	d
RCU_RTC_HXTAL_DIV29	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	883;"	d
RCU_RTC_HXTAL_DIV3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	857;"	d
RCU_RTC_HXTAL_DIV30	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	884;"	d
RCU_RTC_HXTAL_DIV31	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	885;"	d
RCU_RTC_HXTAL_DIV4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	858;"	d
RCU_RTC_HXTAL_DIV5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	859;"	d
RCU_RTC_HXTAL_DIV6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	860;"	d
RCU_RTC_HXTAL_DIV7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	861;"	d
RCU_RTC_HXTAL_DIV8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	862;"	d
RCU_RTC_HXTAL_DIV9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	863;"	d
RCU_RTC_HXTAL_NONE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	855;"	d
RCU_SCSS_HXTAL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	822;"	d
RCU_SCSS_IRC16M	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	821;"	d
RCU_SCSS_PLLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	823;"	d
RCU_SDIO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_SDIO      = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 11U),                 \/*!< SDIO clock *\/$/;"	e	enum:__anon93
RCU_SDIORST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_SDIORST      = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 11U),             \/*!< SDIO clock reset *\/$/;"	e	enum:__anon95
RCU_SDIO_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_SDIO_SLP      = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 11U),           \/*!< SDIO clock *\/$/;"	e	enum:__anon94
RCU_SPI0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_SPI0      = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 12U),                 \/*!< SPI0 clock *\/$/;"	e	enum:__anon93
RCU_SPI0RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_SPI0RST      = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 12U),             \/*!< SPI0 clock reset *\/$/;"	e	enum:__anon95
RCU_SPI0_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_SPI0_SLP      = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 12U),           \/*!< SPI0 clock *\/$/;"	e	enum:__anon94
RCU_SPI1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_SPI1      = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 14U),                 \/*!< SPI1 clock *\/$/;"	e	enum:__anon93
RCU_SPI1RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_SPI1RST      = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 14U),             \/*!< SPI1 clock reset *\/$/;"	e	enum:__anon95
RCU_SPI1_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_SPI1_SLP      = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 14U),           \/*!< SPI1 clock *\/$/;"	e	enum:__anon94
RCU_SPI2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_SPI2      = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 15U),                 \/*!< SPI2 clock *\/$/;"	e	enum:__anon93
RCU_SPI2RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_SPI2RST      = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 15U),             \/*!< SPI2 clock reset *\/$/;"	e	enum:__anon95
RCU_SPI2_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_SPI2_SLP      = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 15U),           \/*!< SPI2 clock *\/$/;"	e	enum:__anon94
RCU_SPI3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_SPI3      = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 13U),                 \/*!< SPI3 clock *\/$/;"	e	enum:__anon93
RCU_SPI3RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_SPI3RST      = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 13U),             \/*!< SPI3 clock reset *\/$/;"	e	enum:__anon95
RCU_SPI3_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_SPI3_SLP      = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 13U),           \/*!< SPI3 clock *\/$/;"	e	enum:__anon94
RCU_SPI4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_SPI4      = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 20U),                 \/*!< SPI4 clock *\/$/;"	e	enum:__anon93
RCU_SPI4RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_SPI4RST      = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 20U),             \/*!< SPI4 clock reset *\/$/;"	e	enum:__anon95
RCU_SPI4_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_SPI4_SLP      = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 20U),           \/*!< SPI4 clock *\/$/;"	e	enum:__anon94
RCU_SPI5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_SPI5      = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 21U),                 \/*!< SPI5 clock *\/$/;"	e	enum:__anon93
RCU_SPI5RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_SPI5RST      = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 21U),             \/*!< SPI5 clock reset *\/$/;"	e	enum:__anon95
RCU_SPI5_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_SPI5_SLP      = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 21U),           \/*!< SPI5 clock *\/$/;"	e	enum:__anon94
RCU_SRAM0_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_SRAM0_SLP     = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 16U),           \/*!< SRAM0 clock *\/$/;"	e	enum:__anon94
RCU_SRAM1_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_SRAM1_SLP     = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 17U),           \/*!< SRAM1 clock *\/$/;"	e	enum:__anon94
RCU_SRAM2_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_SRAM2_SLP     = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 19U),           \/*!< SRAM2 clock *\/$/;"	e	enum:__anon94
RCU_SS_MODULATION_CENTER_INC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	987;"	d
RCU_SS_MODULATION_DOWN_INC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	988;"	d
RCU_SS_TYPE_CENTER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	976;"	d
RCU_SS_TYPE_DOWN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	977;"	d
RCU_SWITCH	.\Template\bsp\bsp_switch\bsp_switch.h	5;"	d
RCU_SYSCFG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_SYSCFG    = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 14U),                 \/*!< SYSCFG clock *\/$/;"	e	enum:__anon93
RCU_SYSCFGRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_SYSCFGRST    = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 14U),             \/*!< SYSCFG clock reset *\/$/;"	e	enum:__anon95
RCU_SYSCFG_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_SYSCFG_SLP    = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 14U),           \/*!< SYSCFG clock *\/$/;"	e	enum:__anon94
RCU_TCMSRAM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TCMSRAM   = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 20U),                 \/*!< TCMSRAM clock *\/$/;"	e	enum:__anon93
RCU_TIMER0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER0    = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 0U),                  \/*!< TIMER0 clock *\/$/;"	e	enum:__anon93
RCU_TIMER0RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER0RST    = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 0U),              \/*!< TIMER0 clock reset *\/$/;"	e	enum:__anon95
RCU_TIMER0_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER0_SLP    = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 0U),            \/*!< TIMER0 clock *\/$/;"	e	enum:__anon94
RCU_TIMER1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER1    = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 0U),                  \/*!< TIMER1 clock *\/$/;"	e	enum:__anon93
RCU_TIMER10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER10   = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 18U),                 \/*!< TIMER10 clock *\/$/;"	e	enum:__anon93
RCU_TIMER10RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER10RST   = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 18U),             \/*!< TIMER10 clock reset *\/$/;"	e	enum:__anon95
RCU_TIMER10_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER10_SLP   = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 18U),           \/*!< TIMER10 clock *\/$/;"	e	enum:__anon94
RCU_TIMER11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER11   = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 6U),                  \/*!< TIMER11 clock *\/$/;"	e	enum:__anon93
RCU_TIMER11RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER11RST   = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 6U),              \/*!< TIMER11 clock reset *\/$/;"	e	enum:__anon95
RCU_TIMER11_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER11_SLP   = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 6U),            \/*!< TIMER11 clock *\/$/;"	e	enum:__anon94
RCU_TIMER12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER12   = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 7U),                  \/*!< TIMER12 clock *\/$/;"	e	enum:__anon93
RCU_TIMER12RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER12RST   = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 7U),              \/*!< TIMER12 clock reset *\/$/;"	e	enum:__anon95
RCU_TIMER12_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER12_SLP   = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 7U),            \/*!< TIMER12 clock *\/$/;"	e	enum:__anon94
RCU_TIMER13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER13   = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 8U),                  \/*!< TIMER13 clock *\/   $/;"	e	enum:__anon93
RCU_TIMER13RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER13RST   = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 8U),              \/*!< TIMER13 clock reset *\/   $/;"	e	enum:__anon95
RCU_TIMER13_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER13_SLP   = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 8U),            \/*!< TIMER13 clock *\/   $/;"	e	enum:__anon94
RCU_TIMER1RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER1RST    = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 0U),              \/*!< TIMER1 clock reset *\/$/;"	e	enum:__anon95
RCU_TIMER1_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER1_SLP    = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 0U),            \/*!< TIMER1 clock *\/$/;"	e	enum:__anon94
RCU_TIMER2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER2    = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 1U),                  \/*!< TIMER2 clock *\/$/;"	e	enum:__anon93
RCU_TIMER2RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER2RST    = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 1U),              \/*!< TIMER2 clock reset *\/$/;"	e	enum:__anon95
RCU_TIMER2_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER2_SLP    = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 1U),            \/*!< TIMER2 clock *\/$/;"	e	enum:__anon94
RCU_TIMER3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER3    = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 2U),                  \/*!< TIMER3 clock *\/$/;"	e	enum:__anon93
RCU_TIMER3RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER3RST    = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 2U),              \/*!< TIMER3 clock reset *\/$/;"	e	enum:__anon95
RCU_TIMER3_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER3_SLP    = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 2U),            \/*!< TIMER3 clock *\/$/;"	e	enum:__anon94
RCU_TIMER4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER4    = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 3U),                  \/*!< TIMER4 clock *\/$/;"	e	enum:__anon93
RCU_TIMER4RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER4RST    = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 3U),              \/*!< TIMER4 clock reset *\/$/;"	e	enum:__anon95
RCU_TIMER4_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER4_SLP    = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 3U),            \/*!< TIMER4 clock *\/$/;"	e	enum:__anon94
RCU_TIMER5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER5    = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 4U),                  \/*!< TIMER5 clock *\/$/;"	e	enum:__anon93
RCU_TIMER5RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER5RST    = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 4U),              \/*!< TIMER5 clock reset *\/$/;"	e	enum:__anon95
RCU_TIMER5_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER5_SLP    = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 4U),            \/*!< TIMER5 clock *\/$/;"	e	enum:__anon94
RCU_TIMER6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER6    = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 5U),                  \/*!< TIMER6 clock *\/$/;"	e	enum:__anon93
RCU_TIMER6RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER6RST    = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 5U),              \/*!< TIMER6 clock reset *\/$/;"	e	enum:__anon95
RCU_TIMER6_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER6_SLP    = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 5U),            \/*!< TIMER6 clock *\/$/;"	e	enum:__anon94
RCU_TIMER7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER7    = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 1U),                  \/*!< TIMER7 clock *\/$/;"	e	enum:__anon93
RCU_TIMER7RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER7RST    = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 1U),              \/*!< TIMER7 clock reset *\/$/;"	e	enum:__anon95
RCU_TIMER7_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER7_SLP    = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 1U),            \/*!< TIMER7 clock *\/$/;"	e	enum:__anon94
RCU_TIMER8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER8    = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 16U),                 \/*!< TIMER8 clock *\/$/;"	e	enum:__anon93
RCU_TIMER8RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER8RST    = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 16U),             \/*!< TIMER8 clock reset *\/$/;"	e	enum:__anon95
RCU_TIMER8_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER8_SLP    = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 16U),           \/*!< TIMER8 clock *\/$/;"	e	enum:__anon94
RCU_TIMER9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER9    = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 17U),                 \/*!< TIMER9 clock *\/$/;"	e	enum:__anon93
RCU_TIMER9RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER9RST    = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 17U),             \/*!< TIMER9 clock reset *\/$/;"	e	enum:__anon95
RCU_TIMER9_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TIMER9_SLP    = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 17U),           \/*!< TIMER9 clock *\/$/;"	e	enum:__anon94
RCU_TIMER_PSC_MUL2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	965;"	d
RCU_TIMER_PSC_MUL4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	969;"	d
RCU_TLI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TLI       = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 26U),                 \/*!< TLI clock *\/$/;"	e	enum:__anon93
RCU_TLIRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TLIRST       = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 26U),             \/*!< TLI clock reset *\/$/;"	e	enum:__anon95
RCU_TLI_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TLI_SLP       = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 26U),           \/*!< TLI clock *\/$/;"	e	enum:__anon94
RCU_TRNG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TRNG      = RCU_REGIDX_BIT(AHB2EN_REG_OFFSET, 6U),                  \/*!< TRNG clock *\/$/;"	e	enum:__anon93
RCU_TRNGRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TRNGRST      = RCU_REGIDX_BIT(AHB2RST_REG_OFFSET, 6U),              \/*!< TRNG clock reset *\/$/;"	e	enum:__anon95
RCU_TRNG_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_TRNG_SLP      = RCU_REGIDX_BIT(AHB2SPEN_REG_OFFSET, 6U),            \/*!< TRNG clock *\/$/;"	e	enum:__anon94
RCU_UART3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_UART3     = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 19U),                 \/*!< UART3 clock *\/$/;"	e	enum:__anon93
RCU_UART3RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_UART3RST     = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 19U),             \/*!< UART3 clock reset *\/$/;"	e	enum:__anon95
RCU_UART3_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_UART3_SLP     = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 19U),           \/*!< UART3 clock *\/$/;"	e	enum:__anon94
RCU_UART4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_UART4     = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 20U),                 \/*!< UART4 clock *\/$/;"	e	enum:__anon93
RCU_UART4RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_UART4RST     = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 20U),             \/*!< UART4 clock reset *\/$/;"	e	enum:__anon95
RCU_UART4_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_UART4_SLP     = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 20U),           \/*!< UART4 clock *\/$/;"	e	enum:__anon94
RCU_UART6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_UART6     = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 30U),                 \/*!< UART6 clock *\/$/;"	e	enum:__anon93
RCU_UART6RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_UART6RST     = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 30U),             \/*!< UART6 clock reset *\/$/;"	e	enum:__anon95
RCU_UART6_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_UART6_SLP     = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 30U),           \/*!< UART6 clock *\/$/;"	e	enum:__anon94
RCU_UART7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_UART7     = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 31U),                 \/*!< UART7 clock *\/$/;"	e	enum:__anon93
RCU_UART7RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_UART7RST     = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 31U),             \/*!< UART7 clock reset *\/$/;"	e	enum:__anon95
RCU_UART7_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_UART7_SLP     = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 31U),           \/*!< UART7 clock *\/$/;"	e	enum:__anon94
RCU_USART0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_USART0    = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 4U),                  \/*!< USART0 clock *\/$/;"	e	enum:__anon93
RCU_USART0RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_USART0RST    = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 4U),              \/*!< USART0 clock reset *\/$/;"	e	enum:__anon95
RCU_USART0_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_USART0_SLP    = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 4U),            \/*!< USART0 clock *\/$/;"	e	enum:__anon94
RCU_USART1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_USART1    = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 17U),                 \/*!< USART1 clock *\/$/;"	e	enum:__anon93
RCU_USART1RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_USART1RST    = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 17U),             \/*!< USART1 clock reset *\/$/;"	e	enum:__anon95
RCU_USART1_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_USART1_SLP    = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 17U),           \/*!< USART1 clock *\/$/;"	e	enum:__anon94
RCU_USART2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_USART2    = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 18U),                 \/*!< USART2 clock *\/$/;"	e	enum:__anon93
RCU_USART2RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_USART2RST    = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 18U),             \/*!< USART2 clock reset *\/$/;"	e	enum:__anon95
RCU_USART2_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_USART2_SLP    = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 18U),           \/*!< USART2 clock *\/$/;"	e	enum:__anon94
RCU_USART5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_USART5    = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 5U),                  \/*!< USART5 clock *\/$/;"	e	enum:__anon93
RCU_USART5RST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_USART5RST    = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 5U),              \/*!< USART5 clock reset *\/$/;"	e	enum:__anon95
RCU_USART5_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_USART5_SLP    = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 5U),            \/*!< USART5 clock *\/$/;"	e	enum:__anon94
RCU_USBFS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_USBFS     = RCU_REGIDX_BIT(AHB2EN_REG_OFFSET, 7U),                  \/*!< USBFS clock *\/$/;"	e	enum:__anon93
RCU_USBFSRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_USBFSRST     = RCU_REGIDX_BIT(AHB2RST_REG_OFFSET, 7U),              \/*!< USBFS clock reset *\/$/;"	e	enum:__anon95
RCU_USBFS_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_USBFS_SLP     = RCU_REGIDX_BIT(AHB2SPEN_REG_OFFSET, 7U),            \/*!< USBFS clock *\/$/;"	e	enum:__anon94
RCU_USBHS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_USBHS     = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 29U),                 \/*!< USBHS clock *\/$/;"	e	enum:__anon93
RCU_USBHSRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_USBHSRST     = RCU_REGIDX_BIT(AHB1RST_REG_OFFSET, 29U),             \/*!< USBHS clock reset *\/$/;"	e	enum:__anon95
RCU_USBHSULPI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_USBHSULPI = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 30U),                 \/*!< USBHSULPI clock *\/$/;"	e	enum:__anon93
RCU_USBHSULPI_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_USBHSULPI_SLP = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 30U),           \/*!< USBHSULPI clock *\/$/;"	e	enum:__anon94
RCU_USBHS_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_USBHS_SLP     = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 29U),           \/*!< USBHS clock *\/$/;"	e	enum:__anon94
RCU_VKEY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	77;"	d
RCU_VKEY_KEY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	437;"	d
RCU_VKEY_UNLOCK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	448;"	d
RCU_WWDGT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_WWDGT     = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 11U),                 \/*!< WWDGT clock *\/$/;"	e	enum:__anon93
RCU_WWDGTRST	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_WWDGTRST     = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 11U),             \/*!< WWDGT clock reset *\/$/;"	e	enum:__anon95
RCU_WWDGT_SLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^    RCU_WWDGT_SLP     = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 11U),           \/*!< WWDGT clock *\/$/;"	e	enum:__anon94
RDES0_FRML	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1417;"	d
RDES4_IPPLDT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1429;"	d
RDES4_PTPMT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1432;"	d
READ_CAPACITY10_DATA_LEN	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	86;"	d
READ_FORMAT_CAPACITY_DATA_LEN	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	85;"	d
READ_TOC_CMD_LEN	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	89;"	d
RECOVERED_ERROR	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	/^    RECOVERED_ERROR,$/;"	e	enum:sense_state
REG16	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	296;"	d
REG32	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	295;"	d
REG8	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	297;"	d
REMOTE_WAKEUP	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    REMOTE_WAKEUP = 2,$/;"	e	enum:__anon192
REQUEST_SENSE_DATA_LEN	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	90;"	d
REQ_NOTSUPP	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_enum.h	/^    REQ_NOTSUPP  = 0x1U,                   \/* request not support *\/$/;"	e	enum:_usb_reqsta
REQ_SUPP	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_enum.h	/^    REQ_SUPP     = 0x0U,                   \/* request support *\/$/;"	e	enum:_usb_reqsta
RESERVED	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	/^    RESERVED,$/;"	e	enum:sense_state
RESERVED0	.\Template\libraries\CMSIS\core_cm4.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon23
RESERVED0	.\Template\libraries\CMSIS\core_cm4.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon27
RESERVED0	.\Template\libraries\CMSIS\core_cm4.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon30
RESERVED0	.\Template\libraries\CMSIS\core_cm4.h	/^       uint32_t RESERVED0[24];$/;"	m	struct:__anon21
RESERVED0	.\Template\libraries\CMSIS\core_cm4.h	/^       uint32_t RESERVED0[2];$/;"	m	struct:__anon28
RESERVED0	.\Template\libraries\CMSIS\core_cm4.h	/^       uint32_t RESERVED0[5];$/;"	m	struct:__anon22
RESERVED0	.\Template\libraries\CMSIS\core_cm4.h	/^       uint32_t RESERVED0[864];$/;"	m	struct:__anon25
RESERVED1	.\Template\libraries\CMSIS\core_cm4.h	/^       uint32_t RESERVED1[15];$/;"	m	struct:__anon25
RESERVED1	.\Template\libraries\CMSIS\core_cm4.h	/^       uint32_t RESERVED1[1];$/;"	m	struct:__anon27
RESERVED1	.\Template\libraries\CMSIS\core_cm4.h	/^       uint32_t RESERVED1[55];$/;"	m	struct:__anon28
RESERVED2	.\Template\libraries\CMSIS\core_cm4.h	/^       uint32_t RESERVED2[131];$/;"	m	struct:__anon28
RESERVED2	.\Template\libraries\CMSIS\core_cm4.h	/^       uint32_t RESERVED2[15];$/;"	m	struct:__anon25
RESERVED2	.\Template\libraries\CMSIS\core_cm4.h	/^       uint32_t RESERVED2[1];$/;"	m	struct:__anon27
RESERVED2	.\Template\libraries\CMSIS\core_cm4.h	/^       uint32_t RESERVED2[24];$/;"	m	struct:__anon21
RESERVED3	.\Template\libraries\CMSIS\core_cm4.h	/^       uint32_t RESERVED3[24];$/;"	m	struct:__anon21
RESERVED3	.\Template\libraries\CMSIS\core_cm4.h	/^       uint32_t RESERVED3[29];$/;"	m	struct:__anon25
RESERVED3	.\Template\libraries\CMSIS\core_cm4.h	/^       uint32_t RESERVED3[759];$/;"	m	struct:__anon28
RESERVED4	.\Template\libraries\CMSIS\core_cm4.h	/^       uint32_t RESERVED4[1];$/;"	m	struct:__anon28
RESERVED4	.\Template\libraries\CMSIS\core_cm4.h	/^       uint32_t RESERVED4[43];$/;"	m	struct:__anon25
RESERVED4	.\Template\libraries\CMSIS\core_cm4.h	/^       uint32_t RESERVED4[56];$/;"	m	struct:__anon21
RESERVED5	.\Template\libraries\CMSIS\core_cm4.h	/^       uint32_t RESERVED5[39];$/;"	m	struct:__anon28
RESERVED5	.\Template\libraries\CMSIS\core_cm4.h	/^       uint32_t RESERVED5[644];$/;"	m	struct:__anon21
RESERVED5	.\Template\libraries\CMSIS\core_cm4.h	/^       uint32_t RESERVED5[6];$/;"	m	struct:__anon25
RESERVED7	.\Template\libraries\CMSIS\core_cm4.h	/^       uint32_t RESERVED7[8];$/;"	m	struct:__anon28
RESET	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^typedef enum {RESET = 0, SET = !RESET} FlagStatus;$/;"	e	enum:__anon33
RFIFO0_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	328;"	d
RFIFO1_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	329;"	d
RING_AUX_JACK	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	73;"	d
RLD_RLD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fwdgt.h	92;"	d
RNR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon29
ROUTINE_TRIGGER_MODE	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	40;"	d	file:
RSERVED1	.\Template\libraries\CMSIS\core_cm4.h	/^       uint32_t RSERVED1[24];$/;"	m	struct:__anon21
RSQ0_RL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	286;"	d
RSTAT_DATA_UPDT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	592;"	d
RSTAT_GOUT_NAK	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	591;"	d
RSTAT_SETUP_COMP	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	594;"	d
RSTAT_SETUP_UPDT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	595;"	d
RSTAT_XFER_COMP	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	593;"	d
RSTSCK_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	472;"	d
RTC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	45;"	d
RTC_12HOUR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	348;"	d
RTC_24HOUR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	347;"	d
RTC_AF0_TAMPER0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	524;"	d
RTC_AF0_TIMESTAMP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	522;"	d
RTC_AF1_TAMPER0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	525;"	d
RTC_AF1_TIMESTAMP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	523;"	d
RTC_ALARM0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	505;"	d
RTC_ALARM0_HIGH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	340;"	d
RTC_ALARM0_LOW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	341;"	d
RTC_ALARM1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	506;"	d
RTC_ALARM1_HIGH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	342;"	d
RTC_ALARM1_LOW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	343;"	d
RTC_ALARM_ALL_MASK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	378;"	d
RTC_ALARM_DATE_MASK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	374;"	d
RTC_ALARM_DATE_SELECTED	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	380;"	d
RTC_ALARM_HOUR_MASK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	375;"	d
RTC_ALARM_MINUTE_MASK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	376;"	d
RTC_ALARM_NONE_MASK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	373;"	d
RTC_ALARM_OUTPUT_OD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	461;"	d
RTC_ALARM_OUTPUT_PP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	462;"	d
RTC_ALARM_SECOND_MASK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	377;"	d
RTC_ALARM_WEEKDAY_SELECTED	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	381;"	d
RTC_ALRM0SS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	65;"	d
RTC_ALRM0SS_MASKSSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	227;"	d
RTC_ALRM0SS_SSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	226;"	d
RTC_ALRM0TD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	55;"	d
RTC_ALRM1SS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	66;"	d
RTC_ALRM1SS_MASKSSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	231;"	d
RTC_ALRM1SS_SSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	230;"	d
RTC_ALRM1TD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	56;"	d
RTC_ALRMXTD_DAYT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	171;"	d
RTC_ALRMXTD_DAYU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	170;"	d
RTC_ALRMXTD_DOWS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	172;"	d
RTC_ALRMXTD_HRT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	167;"	d
RTC_ALRMXTD_HRU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	166;"	d
RTC_ALRMXTD_MNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	164;"	d
RTC_ALRMXTD_MNU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	163;"	d
RTC_ALRMXTD_MSKD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	173;"	d
RTC_ALRMXTD_MSKH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	169;"	d
RTC_ALRMXTD_MSKM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	165;"	d
RTC_ALRMXTD_MSKS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	162;"	d
RTC_ALRMXTD_PM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	168;"	d
RTC_ALRMXTD_SCT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	161;"	d
RTC_ALRMXTD_SCU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	160;"	d
RTC_ALRMXWF_TIMEOUT	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	47;"	d	file:
RTC_AM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	296;"	d
RTC_APR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	308;"	d
RTC_AUG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	312;"	d
RTC_Alarm_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^RTC_Alarm_IRQHandler             $/;"	l
RTC_Alarm_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^RTC_Alarm_IRQHandler             $/;"	l
RTC_Alarm_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^RTC_Alarm_IRQHandler             $/;"	l
RTC_Alarm_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^RTC_Alarm_IRQHandler             $/;"	l
RTC_Alarm_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^RTC_Alarm_IRQHandler             $/;"	l
RTC_Alarm_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^RTC_Alarm_IRQHandler             $/;"	l
RTC_Alarm_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    RTC_Alarm_IRQn               = 41,     \/*!< RTC alarm interrupt                                      *\/$/;"	e	enum:IRQn
RTC_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	319;"	d
RTC_BKP0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	67;"	d
RTC_BKP1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	68;"	d
RTC_BKP10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	77;"	d
RTC_BKP11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	78;"	d
RTC_BKP12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	79;"	d
RTC_BKP13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	80;"	d
RTC_BKP14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	81;"	d
RTC_BKP15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	82;"	d
RTC_BKP16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	83;"	d
RTC_BKP17	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	84;"	d
RTC_BKP18	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	85;"	d
RTC_BKP19	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	86;"	d
RTC_BKP2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	69;"	d
RTC_BKP3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	70;"	d
RTC_BKP4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	71;"	d
RTC_BKP5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	72;"	d
RTC_BKP6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	73;"	d
RTC_BKP7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	74;"	d
RTC_BKP8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	75;"	d
RTC_BKP9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	76;"	d
RTC_CALIBRATION_1HZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	339;"	d
RTC_CALIBRATION_512HZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	338;"	d
RTC_CALIBRATION_PLUS_RESET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	426;"	d
RTC_CALIBRATION_PLUS_SET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	425;"	d
RTC_CALIBRATION_WINDOW_16S	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	422;"	d
RTC_CALIBRATION_WINDOW_32S	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	421;"	d
RTC_CALIBRATION_WINDOW_8S	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	423;"	d
RTC_COSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	54;"	d
RTC_COSC_COSD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	157;"	d
RTC_COSC_COSS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	156;"	d
RTC_CTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	50;"	d
RTC_CTL_A1H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	122;"	d
RTC_CTL_ALRM0EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	114;"	d
RTC_CTL_ALRM0IE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	118;"	d
RTC_CTL_ALRM1EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	115;"	d
RTC_CTL_ALRM1IE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	119;"	d
RTC_CTL_BPSHAD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	111;"	d
RTC_CTL_CCEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	113;"	d
RTC_CTL_COEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	128;"	d
RTC_CTL_COS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	125;"	d
RTC_CTL_CS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	112;"	d
RTC_CTL_DSM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	124;"	d
RTC_CTL_OPOL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	126;"	d
RTC_CTL_OS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	127;"	d
RTC_CTL_REFEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	110;"	d
RTC_CTL_S1H	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	123;"	d
RTC_CTL_TSEG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	109;"	d
RTC_CTL_TSEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	117;"	d
RTC_CTL_TSIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	121;"	d
RTC_CTL_WTCS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	108;"	d
RTC_CTL_WTEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	116;"	d
RTC_CTL_WTIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	120;"	d
RTC_DATE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	49;"	d
RTC_DATE_DAYT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	100;"	d
RTC_DATE_DAYU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	99;"	d
RTC_DATE_DOW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	103;"	d
RTC_DATE_MONT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	102;"	d
RTC_DATE_MONU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	101;"	d
RTC_DATE_RESET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	499;"	d
RTC_DATE_YRT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	105;"	d
RTC_DATE_YRU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	104;"	d
RTC_DEC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	316;"	d
RTC_DTS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	61;"	d
RTC_DTS_DAYT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	196;"	d
RTC_DTS_DAYU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	195;"	d
RTC_DTS_DOW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	199;"	d
RTC_DTS_MONT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	198;"	d
RTC_DTS_MONU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	197;"	d
RTC_FEB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	306;"	d
RTC_FLAG_ALRM0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	535;"	d
RTC_FLAG_ALRM0W	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	528;"	d
RTC_FLAG_ALRM1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	536;"	d
RTC_FLAG_ALRM1W	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	529;"	d
RTC_FLAG_INIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	534;"	d
RTC_FLAG_RSYN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	533;"	d
RTC_FLAG_SOP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	531;"	d
RTC_FLAG_TP0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	540;"	d
RTC_FLAG_TP1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	541;"	d
RTC_FLAG_TS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	538;"	d
RTC_FLAG_TSOVR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	539;"	d
RTC_FLAG_WT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	537;"	d
RTC_FLAG_WTW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	530;"	d
RTC_FLAG_YCM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	532;"	d
RTC_FLT_2S	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	441;"	d
RTC_FLT_4S	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	442;"	d
RTC_FLT_8S	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	443;"	d
RTC_FLT_EDGE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	440;"	d
RTC_FREQ_DIV1024	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	435;"	d
RTC_FREQ_DIV16384	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	431;"	d
RTC_FREQ_DIV2048	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	434;"	d
RTC_FREQ_DIV256	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	437;"	d
RTC_FREQ_DIV32768	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	430;"	d
RTC_FREQ_DIV4096	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	433;"	d
RTC_FREQ_DIV512	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	436;"	d
RTC_FREQ_DIV8192	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	432;"	d
RTC_FRIDAY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	324;"	d
RTC_HRFC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	63;"	d
RTC_HRFC_CMSK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	205;"	d
RTC_HRFC_CWND16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	206;"	d
RTC_HRFC_CWND8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	207;"	d
RTC_HRFC_FREQI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	208;"	d
RTC_HRFC_TIMEOUT	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	45;"	d	file:
RTC_INITM_TIMEOUT	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	43;"	d	file:
RTC_INT_ALARM0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	487;"	d
RTC_INT_ALARM1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	488;"	d
RTC_INT_TAMP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	489;"	d
RTC_INT_TIMESTAMP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	486;"	d
RTC_INT_WAKEUP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	490;"	d
RTC_JAN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	305;"	d
RTC_JUL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	311;"	d
RTC_JUN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	310;"	d
RTC_LOCK_KEY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	495;"	d
RTC_MAR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	307;"	d
RTC_MASKSSC_0_14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	468;"	d
RTC_MASKSSC_10_14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	478;"	d
RTC_MASKSSC_11_14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	479;"	d
RTC_MASKSSC_12_14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	480;"	d
RTC_MASKSSC_13_14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	481;"	d
RTC_MASKSSC_14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	482;"	d
RTC_MASKSSC_1_14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	469;"	d
RTC_MASKSSC_2_14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	470;"	d
RTC_MASKSSC_3_14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	471;"	d
RTC_MASKSSC_4_14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	472;"	d
RTC_MASKSSC_5_14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	473;"	d
RTC_MASKSSC_6_14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	474;"	d
RTC_MASKSSC_7_14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	475;"	d
RTC_MASKSSC_8_14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	476;"	d
RTC_MASKSSC_9_14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	477;"	d
RTC_MASKSSC_NONE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	483;"	d
RTC_MAY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	309;"	d
RTC_MONDAY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	320;"	d
RTC_NOV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	315;"	d
RTC_OCT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	314;"	d
RTC_OS_ALARM0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	334;"	d
RTC_OS_ALARM1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	335;"	d
RTC_OS_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	333;"	d
RTC_OS_WAKEUP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	336;"	d
RTC_PM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	297;"	d
RTC_PRCH_1C	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	446;"	d
RTC_PRCH_2C	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	447;"	d
RTC_PRCH_4C	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	448;"	d
RTC_PRCH_8C	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	449;"	d
RTC_PSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	52;"	d
RTC_PSC_FACTOR_A	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	150;"	d
RTC_PSC_FACTOR_S	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	149;"	d
RTC_PSC_RESET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	501;"	d
RTC_REGISTER_RESET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	498;"	d
RTC_RSYNF_TIMEOUT	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	44;"	d	file:
RTC_SATURDAY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	325;"	d
RTC_SEP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	313;"	d
RTC_SHIFTCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	59;"	d
RTC_SHIFTCTL_A1S	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	183;"	d
RTC_SHIFTCTL_SFS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	182;"	d
RTC_SHIFTCTL_TIMEOUT	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	46;"	d	file:
RTC_SHIFT_ADD1S_RESET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	392;"	d
RTC_SHIFT_ADD1S_SET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	393;"	d
RTC_SS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	58;"	d
RTC_SSTS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	62;"	d
RTC_SSTS_SSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	202;"	d
RTC_SS_SSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	179;"	d
RTC_STAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	51;"	d
RTC_STAT_ALRM0F	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	139;"	d
RTC_STAT_ALRM0WF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	131;"	d
RTC_STAT_ALRM1F	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	140;"	d
RTC_STAT_ALRM1WF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	132;"	d
RTC_STAT_INITF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	137;"	d
RTC_STAT_INITM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	138;"	d
RTC_STAT_RESET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	500;"	d
RTC_STAT_RSYNF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	136;"	d
RTC_STAT_SCP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	542;"	d
RTC_STAT_SCPF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	146;"	d
RTC_STAT_SOPF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	134;"	d
RTC_STAT_TP0F	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	144;"	d
RTC_STAT_TP1F	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	145;"	d
RTC_STAT_TSF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	142;"	d
RTC_STAT_TSOVRF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	143;"	d
RTC_STAT_WTF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	141;"	d
RTC_STAT_WTWF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	133;"	d
RTC_STAT_YCM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	135;"	d
RTC_SUNDAY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	326;"	d
RTC_TAMP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	64;"	d
RTC_TAMPER0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	451;"	d
RTC_TAMPER1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	452;"	d
RTC_TAMPER_TRIGGER_EDGE_FALLING	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	455;"	d
RTC_TAMPER_TRIGGER_EDGE_RISING	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	454;"	d
RTC_TAMPER_TRIGGER_LEVEL_HIGH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	457;"	d
RTC_TAMPER_TRIGGER_LEVEL_LOW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	456;"	d
RTC_TAMPER_TRIGGER_POS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	459;"	d
RTC_TAMP_AOT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	223;"	d
RTC_TAMP_DISPU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	220;"	d
RTC_TAMP_FLT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	218;"	d
RTC_TAMP_FREQ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	217;"	d
RTC_TAMP_PRCH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	219;"	d
RTC_TAMP_TP0EG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	212;"	d
RTC_TAMP_TP0EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	211;"	d
RTC_TAMP_TP0SEL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	221;"	d
RTC_TAMP_TP1EG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	215;"	d
RTC_TAMP_TP1EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	214;"	d
RTC_TAMP_TPIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	213;"	d
RTC_TAMP_TPTS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	216;"	d
RTC_TAMP_TSSEL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	222;"	d
RTC_THURSDAY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	323;"	d
RTC_TIME	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	48;"	d
RTC_TIMESTAMP_FALLING_EDGE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	351;"	d
RTC_TIMESTAMP_RISING_EDGE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	350;"	d
RTC_TIME_HRT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	95;"	d
RTC_TIME_HRU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	94;"	d
RTC_TIME_MNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	93;"	d
RTC_TIME_MNU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	92;"	d
RTC_TIME_PM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	96;"	d
RTC_TIME_SCT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	91;"	d
RTC_TIME_SCU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	90;"	d
RTC_TTS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	60;"	d
RTC_TTS_HRT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	191;"	d
RTC_TTS_HRU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	190;"	d
RTC_TTS_MNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	189;"	d
RTC_TTS_MNU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	188;"	d
RTC_TTS_PM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	192;"	d
RTC_TTS_SCT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	187;"	d
RTC_TTS_SCU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	186;"	d
RTC_TUESDAY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	321;"	d
RTC_UNLOCK_KEY1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	493;"	d
RTC_UNLOCK_KEY2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	494;"	d
RTC_WAKEUP_HIGH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	344;"	d
RTC_WAKEUP_LOW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	345;"	d
RTC_WEDSDAY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	322;"	d
RTC_WKUP_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^RTC_WKUP_IRQHandler               $/;"	l
RTC_WKUP_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^RTC_WKUP_IRQHandler               $/;"	l
RTC_WKUP_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^RTC_WKUP_IRQHandler               $/;"	l
RTC_WKUP_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^RTC_WKUP_IRQHandler$/;"	l
RTC_WKUP_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^RTC_WKUP_IRQHandler$/;"	l
RTC_WKUP_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^RTC_WKUP_IRQHandler$/;"	l
RTC_WKUP_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    RTC_WKUP_IRQn                = 3,      \/*!< RTC wakeup through EXTI line interrupt                   *\/$/;"	e	enum:IRQn
RTC_WPK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	57;"	d
RTC_WPK_WPK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	176;"	d
RTC_WTWF_TIMEOUT	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	42;"	d	file:
RTC_WUT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	53;"	d
RTC_WUT_RESET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	502;"	d
RTC_WUT_WTRV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	153;"	d
RTE_COMPONENTS_H	.\Template\project\MDK(V5)\RTE\_Project\RTE_Components.h	11;"	d
RT_BL_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	43;"	d	file:
RXDESC_BUFFER_1_ADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    RXDESC_BUFFER_1_ADDR                                                            \/*!< receive frame buffer 1 address *\/$/;"	e	enum:__anon66
RXDESC_BUFFER_1_SIZE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    RXDESC_BUFFER_1_SIZE,                                                           \/*!< receive buffer 1 size *\/$/;"	e	enum:__anon66
RXDESC_BUFFER_2_SIZE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    RXDESC_BUFFER_2_SIZE,                                                           \/*!< receive buffer 2 size *\/$/;"	e	enum:__anon66
RXDESC_FRAME_LENGTH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    RXDESC_FRAME_LENGTH,                                                            \/*!< the byte length of the received frame that was transferred to the buffer *\/$/;"	e	enum:__anon66
Refresh	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  Refresh;                 \/*!< bRefresh 1~9, power of 2 *\/$/;"	m	struct:__anon131
Reserved	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    uint32_t Reserved[2];$/;"	m	struct:__anon164
Reserved04	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    uint32_t Reserved04;                            \/*!< Reserved                                        900h + (EpNum * 20h) + 04h *\/$/;"	m	struct:__anon166
Reserved04	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    uint32_t Reserved04;                            \/*!< Reserved                                        B00h + (EpNum * 20h) + 04h *\/$/;"	m	struct:__anon167
Reserved0C	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    uint32_t Reserved0C;                            \/*!< Reserved                                                    80Ch *\/$/;"	m	struct:__anon165
Reserved0C	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    uint32_t Reserved0C;                            \/*!< Reserved                                        900h + (EpNum * 20h) + 0Ch *\/$/;"	m	struct:__anon166
Reserved0C	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    uint32_t Reserved0C;                            \/*!< Reserved                                        B00h + (EpNum * 20h) + 0Ch *\/$/;"	m	struct:__anon167
Reserved20	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    uint32_t Reserved20;                            \/*!< Reserved                                                    820h *\/$/;"	m	struct:__anon165
Reserved24	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    uint32_t Reserved24;                            \/*!< Reserved                                                    824h *\/$/;"	m	struct:__anon165
Reserved30	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    uint32_t Reserved30[2];                         \/*!< Reserved                                         030h *\/$/;"	m	struct:__anon162
Reserved40	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    uint32_t Reserved40;                            \/*!< Reserved                                                    840h *\/$/;"	m	struct:__anon165
Reserved40	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    uint32_t Reserved40[48];                        \/*!< Reserved                                         040h-0FFh *\/$/;"	m	struct:__anon162
Reserved40C	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    uint32_t Reserved40C;                           \/*!< Reserved                                              40Ch *\/$/;"	m	struct:__anon163
Reserved48	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    uint32_t Reserved48[15];                        \/*!< Reserved                                                848-880h *\/$/;"	m	struct:__anon165
Reset_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^Reset_Handler   PROC$/;"	l
Reset_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^Reset_Handler   PROC$/;"	l
Reset_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^Reset_Handler   PROC$/;"	l
Reset_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\GCC\startup_gd32f4xx.s	/^Reset_Handler:$/;"	l
Reset_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^Reset_Handler$/;"	l
Reset_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^Reset_Handler$/;"	l
Reset_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^Reset_Handler$/;"	l
SAMPTX_SPT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	266;"	d
SCB	.\Template\libraries\CMSIS\core_cm4.h	1401;"	d
SCB_AIRCR_ENDIANESS_Msk	.\Template\libraries\CMSIS\core_cm4.h	470;"	d
SCB_AIRCR_ENDIANESS_Pos	.\Template\libraries\CMSIS\core_cm4.h	469;"	d
SCB_AIRCR_PRIGROUP_Msk	.\Template\libraries\CMSIS\core_cm4.h	473;"	d
SCB_AIRCR_PRIGROUP_Pos	.\Template\libraries\CMSIS\core_cm4.h	472;"	d
SCB_AIRCR_SYSRESETREQ_Msk	.\Template\libraries\CMSIS\core_cm4.h	476;"	d
SCB_AIRCR_SYSRESETREQ_Pos	.\Template\libraries\CMSIS\core_cm4.h	475;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	.\Template\libraries\CMSIS\core_cm4.h	479;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	.\Template\libraries\CMSIS\core_cm4.h	478;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	.\Template\libraries\CMSIS\core_cm4.h	467;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	.\Template\libraries\CMSIS\core_cm4.h	466;"	d
SCB_AIRCR_VECTKEY_Msk	.\Template\libraries\CMSIS\core_cm4.h	464;"	d
SCB_AIRCR_VECTKEY_Pos	.\Template\libraries\CMSIS\core_cm4.h	463;"	d
SCB_AIRCR_VECTRESET_Msk	.\Template\libraries\CMSIS\core_cm4.h	482;"	d
SCB_AIRCR_VECTRESET_Pos	.\Template\libraries\CMSIS\core_cm4.h	481;"	d
SCB_BASE	.\Template\libraries\CMSIS\core_cm4.h	1398;"	d
SCB_CCR_BFHFNMIGN_Msk	.\Template\libraries\CMSIS\core_cm4.h	499;"	d
SCB_CCR_BFHFNMIGN_Pos	.\Template\libraries\CMSIS\core_cm4.h	498;"	d
SCB_CCR_DIV_0_TRP_Msk	.\Template\libraries\CMSIS\core_cm4.h	502;"	d
SCB_CCR_DIV_0_TRP_Pos	.\Template\libraries\CMSIS\core_cm4.h	501;"	d
SCB_CCR_NONBASETHRDENA_Msk	.\Template\libraries\CMSIS\core_cm4.h	511;"	d
SCB_CCR_NONBASETHRDENA_Pos	.\Template\libraries\CMSIS\core_cm4.h	510;"	d
SCB_CCR_STKALIGN_Msk	.\Template\libraries\CMSIS\core_cm4.h	496;"	d
SCB_CCR_STKALIGN_Pos	.\Template\libraries\CMSIS\core_cm4.h	495;"	d
SCB_CCR_UNALIGN_TRP_Msk	.\Template\libraries\CMSIS\core_cm4.h	505;"	d
SCB_CCR_UNALIGN_TRP_Pos	.\Template\libraries\CMSIS\core_cm4.h	504;"	d
SCB_CCR_USERSETMPEND_Msk	.\Template\libraries\CMSIS\core_cm4.h	508;"	d
SCB_CCR_USERSETMPEND_Pos	.\Template\libraries\CMSIS\core_cm4.h	507;"	d
SCB_CFSR_BUSFAULTSR_Msk	.\Template\libraries\CMSIS\core_cm4.h	561;"	d
SCB_CFSR_BUSFAULTSR_Pos	.\Template\libraries\CMSIS\core_cm4.h	560;"	d
SCB_CFSR_MEMFAULTSR_Msk	.\Template\libraries\CMSIS\core_cm4.h	564;"	d
SCB_CFSR_MEMFAULTSR_Pos	.\Template\libraries\CMSIS\core_cm4.h	563;"	d
SCB_CFSR_USGFAULTSR_Msk	.\Template\libraries\CMSIS\core_cm4.h	558;"	d
SCB_CFSR_USGFAULTSR_Pos	.\Template\libraries\CMSIS\core_cm4.h	557;"	d
SCB_CPUID_ARCHITECTURE_Msk	.\Template\libraries\CMSIS\core_cm4.h	419;"	d
SCB_CPUID_ARCHITECTURE_Pos	.\Template\libraries\CMSIS\core_cm4.h	418;"	d
SCB_CPUID_IMPLEMENTER_Msk	.\Template\libraries\CMSIS\core_cm4.h	413;"	d
SCB_CPUID_IMPLEMENTER_Pos	.\Template\libraries\CMSIS\core_cm4.h	412;"	d
SCB_CPUID_PARTNO_Msk	.\Template\libraries\CMSIS\core_cm4.h	422;"	d
SCB_CPUID_PARTNO_Pos	.\Template\libraries\CMSIS\core_cm4.h	421;"	d
SCB_CPUID_REVISION_Msk	.\Template\libraries\CMSIS\core_cm4.h	425;"	d
SCB_CPUID_REVISION_Pos	.\Template\libraries\CMSIS\core_cm4.h	424;"	d
SCB_CPUID_VARIANT_Msk	.\Template\libraries\CMSIS\core_cm4.h	416;"	d
SCB_CPUID_VARIANT_Pos	.\Template\libraries\CMSIS\core_cm4.h	415;"	d
SCB_DFSR_BKPT_Msk	.\Template\libraries\CMSIS\core_cm4.h	587;"	d
SCB_DFSR_BKPT_Pos	.\Template\libraries\CMSIS\core_cm4.h	586;"	d
SCB_DFSR_DWTTRAP_Msk	.\Template\libraries\CMSIS\core_cm4.h	584;"	d
SCB_DFSR_DWTTRAP_Pos	.\Template\libraries\CMSIS\core_cm4.h	583;"	d
SCB_DFSR_EXTERNAL_Msk	.\Template\libraries\CMSIS\core_cm4.h	578;"	d
SCB_DFSR_EXTERNAL_Pos	.\Template\libraries\CMSIS\core_cm4.h	577;"	d
SCB_DFSR_HALTED_Msk	.\Template\libraries\CMSIS\core_cm4.h	590;"	d
SCB_DFSR_HALTED_Pos	.\Template\libraries\CMSIS\core_cm4.h	589;"	d
SCB_DFSR_VCATCH_Msk	.\Template\libraries\CMSIS\core_cm4.h	581;"	d
SCB_DFSR_VCATCH_Pos	.\Template\libraries\CMSIS\core_cm4.h	580;"	d
SCB_HFSR_DEBUGEVT_Msk	.\Template\libraries\CMSIS\core_cm4.h	568;"	d
SCB_HFSR_DEBUGEVT_Pos	.\Template\libraries\CMSIS\core_cm4.h	567;"	d
SCB_HFSR_FORCED_Msk	.\Template\libraries\CMSIS\core_cm4.h	571;"	d
SCB_HFSR_FORCED_Pos	.\Template\libraries\CMSIS\core_cm4.h	570;"	d
SCB_HFSR_VECTTBL_Msk	.\Template\libraries\CMSIS\core_cm4.h	574;"	d
SCB_HFSR_VECTTBL_Pos	.\Template\libraries\CMSIS\core_cm4.h	573;"	d
SCB_ICSR_ISRPENDING_Msk	.\Template\libraries\CMSIS\core_cm4.h	447;"	d
SCB_ICSR_ISRPENDING_Pos	.\Template\libraries\CMSIS\core_cm4.h	446;"	d
SCB_ICSR_ISRPREEMPT_Msk	.\Template\libraries\CMSIS\core_cm4.h	444;"	d
SCB_ICSR_ISRPREEMPT_Pos	.\Template\libraries\CMSIS\core_cm4.h	443;"	d
SCB_ICSR_NMIPENDSET_Msk	.\Template\libraries\CMSIS\core_cm4.h	429;"	d
SCB_ICSR_NMIPENDSET_Pos	.\Template\libraries\CMSIS\core_cm4.h	428;"	d
SCB_ICSR_PENDSTCLR_Msk	.\Template\libraries\CMSIS\core_cm4.h	441;"	d
SCB_ICSR_PENDSTCLR_Pos	.\Template\libraries\CMSIS\core_cm4.h	440;"	d
SCB_ICSR_PENDSTSET_Msk	.\Template\libraries\CMSIS\core_cm4.h	438;"	d
SCB_ICSR_PENDSTSET_Pos	.\Template\libraries\CMSIS\core_cm4.h	437;"	d
SCB_ICSR_PENDSVCLR_Msk	.\Template\libraries\CMSIS\core_cm4.h	435;"	d
SCB_ICSR_PENDSVCLR_Pos	.\Template\libraries\CMSIS\core_cm4.h	434;"	d
SCB_ICSR_PENDSVSET_Msk	.\Template\libraries\CMSIS\core_cm4.h	432;"	d
SCB_ICSR_PENDSVSET_Pos	.\Template\libraries\CMSIS\core_cm4.h	431;"	d
SCB_ICSR_RETTOBASE_Msk	.\Template\libraries\CMSIS\core_cm4.h	453;"	d
SCB_ICSR_RETTOBASE_Pos	.\Template\libraries\CMSIS\core_cm4.h	452;"	d
SCB_ICSR_VECTACTIVE_Msk	.\Template\libraries\CMSIS\core_cm4.h	456;"	d
SCB_ICSR_VECTACTIVE_Pos	.\Template\libraries\CMSIS\core_cm4.h	455;"	d
SCB_ICSR_VECTPENDING_Msk	.\Template\libraries\CMSIS\core_cm4.h	450;"	d
SCB_ICSR_VECTPENDING_Pos	.\Template\libraries\CMSIS\core_cm4.h	449;"	d
SCB_LPM_DEEPSLEEP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_misc.h	66;"	d
SCB_LPM_SLEEP_EXIT_ISR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_misc.h	65;"	d
SCB_LPM_WAKE_BY_ALL_INT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_misc.h	67;"	d
SCB_SCR_SEVONPEND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_misc.h	63;"	d
SCB_SCR_SEVONPEND_Msk	.\Template\libraries\CMSIS\core_cm4.h	486;"	d
SCB_SCR_SEVONPEND_Pos	.\Template\libraries\CMSIS\core_cm4.h	485;"	d
SCB_SCR_SLEEPDEEP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_misc.h	62;"	d
SCB_SCR_SLEEPDEEP_Msk	.\Template\libraries\CMSIS\core_cm4.h	489;"	d
SCB_SCR_SLEEPDEEP_Pos	.\Template\libraries\CMSIS\core_cm4.h	488;"	d
SCB_SCR_SLEEPONEXIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_misc.h	61;"	d
SCB_SCR_SLEEPONEXIT_Msk	.\Template\libraries\CMSIS\core_cm4.h	492;"	d
SCB_SCR_SLEEPONEXIT_Pos	.\Template\libraries\CMSIS\core_cm4.h	491;"	d
SCB_SHCSR_BUSFAULTACT_Msk	.\Template\libraries\CMSIS\core_cm4.h	551;"	d
SCB_SHCSR_BUSFAULTACT_Pos	.\Template\libraries\CMSIS\core_cm4.h	550;"	d
SCB_SHCSR_BUSFAULTENA_Msk	.\Template\libraries\CMSIS\core_cm4.h	518;"	d
SCB_SHCSR_BUSFAULTENA_Pos	.\Template\libraries\CMSIS\core_cm4.h	517;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	.\Template\libraries\CMSIS\core_cm4.h	527;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	.\Template\libraries\CMSIS\core_cm4.h	526;"	d
SCB_SHCSR_MEMFAULTACT_Msk	.\Template\libraries\CMSIS\core_cm4.h	554;"	d
SCB_SHCSR_MEMFAULTACT_Pos	.\Template\libraries\CMSIS\core_cm4.h	553;"	d
SCB_SHCSR_MEMFAULTENA_Msk	.\Template\libraries\CMSIS\core_cm4.h	521;"	d
SCB_SHCSR_MEMFAULTENA_Pos	.\Template\libraries\CMSIS\core_cm4.h	520;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	.\Template\libraries\CMSIS\core_cm4.h	530;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	.\Template\libraries\CMSIS\core_cm4.h	529;"	d
SCB_SHCSR_MONITORACT_Msk	.\Template\libraries\CMSIS\core_cm4.h	542;"	d
SCB_SHCSR_MONITORACT_Pos	.\Template\libraries\CMSIS\core_cm4.h	541;"	d
SCB_SHCSR_PENDSVACT_Msk	.\Template\libraries\CMSIS\core_cm4.h	539;"	d
SCB_SHCSR_PENDSVACT_Pos	.\Template\libraries\CMSIS\core_cm4.h	538;"	d
SCB_SHCSR_SVCALLACT_Msk	.\Template\libraries\CMSIS\core_cm4.h	545;"	d
SCB_SHCSR_SVCALLACT_Pos	.\Template\libraries\CMSIS\core_cm4.h	544;"	d
SCB_SHCSR_SVCALLPENDED_Msk	.\Template\libraries\CMSIS\core_cm4.h	524;"	d
SCB_SHCSR_SVCALLPENDED_Pos	.\Template\libraries\CMSIS\core_cm4.h	523;"	d
SCB_SHCSR_SYSTICKACT_Msk	.\Template\libraries\CMSIS\core_cm4.h	536;"	d
SCB_SHCSR_SYSTICKACT_Pos	.\Template\libraries\CMSIS\core_cm4.h	535;"	d
SCB_SHCSR_USGFAULTACT_Msk	.\Template\libraries\CMSIS\core_cm4.h	548;"	d
SCB_SHCSR_USGFAULTACT_Pos	.\Template\libraries\CMSIS\core_cm4.h	547;"	d
SCB_SHCSR_USGFAULTENA_Msk	.\Template\libraries\CMSIS\core_cm4.h	515;"	d
SCB_SHCSR_USGFAULTENA_Pos	.\Template\libraries\CMSIS\core_cm4.h	514;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	.\Template\libraries\CMSIS\core_cm4.h	533;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	.\Template\libraries\CMSIS\core_cm4.h	532;"	d
SCB_Type	.\Template\libraries\CMSIS\core_cm4.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon22
SCB_VTOR_TBLOFF_Msk	.\Template\libraries\CMSIS\core_cm4.h	460;"	d
SCB_VTOR_TBLOFF_Pos	.\Template\libraries\CMSIS\core_cm4.h	459;"	d
SCR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon22
SCSI_ALLOW_MEDIUM_REMOVAL	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	50;"	d
SCSI_CMD_LENGTH	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\usb_msc.h	68;"	d
SCSI_FORMAT_UNIT	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	43;"	d
SCSI_INQUIRY	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	44;"	d
SCSI_MODE_SELECT10	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	46;"	d
SCSI_MODE_SELECT6	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	45;"	d
SCSI_MODE_SENSE10	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	49;"	d
SCSI_MODE_SENSE6	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	47;"	d
SCSI_READ10	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	52;"	d
SCSI_READ12	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	53;"	d
SCSI_READ16	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	54;"	d
SCSI_READ6	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	51;"	d
SCSI_READ_CAPACITY10	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	56;"	d
SCSI_READ_CAPACITY16	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	57;"	d
SCSI_READ_FORMAT_CAPACITIES	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	72;"	d
SCSI_READ_TOC_DATA	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	48;"	d
SCSI_REQUEST_SENSE	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	59;"	d
SCSI_SEND_DIAGNOSTIC	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	71;"	d
SCSI_START_STOP_UNIT	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	60;"	d
SCSI_TEST_UNIT_READY	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	61;"	d
SCSI_VERIFY10	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	67;"	d
SCSI_VERIFY12	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	68;"	d
SCSI_VERIFY16	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	69;"	d
SCSI_WRITE10	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	63;"	d
SCSI_WRITE12	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	64;"	d
SCSI_WRITE16	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	65;"	d
SCSI_WRITE6	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	62;"	d
SCS_BASE	.\Template\libraries\CMSIS\core_cm4.h	1391;"	d
SCnSCB	.\Template\libraries\CMSIS\core_cm4.h	1400;"	d
SCnSCB_ACTLR_DISDEFWBUF_Msk	.\Template\libraries\CMSIS\core_cm4.h	625;"	d
SCnSCB_ACTLR_DISDEFWBUF_Pos	.\Template\libraries\CMSIS\core_cm4.h	624;"	d
SCnSCB_ACTLR_DISFOLD_Msk	.\Template\libraries\CMSIS\core_cm4.h	622;"	d
SCnSCB_ACTLR_DISFOLD_Pos	.\Template\libraries\CMSIS\core_cm4.h	621;"	d
SCnSCB_ACTLR_DISFPCA_Msk	.\Template\libraries\CMSIS\core_cm4.h	619;"	d
SCnSCB_ACTLR_DISFPCA_Pos	.\Template\libraries\CMSIS\core_cm4.h	618;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	.\Template\libraries\CMSIS\core_cm4.h	628;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	.\Template\libraries\CMSIS\core_cm4.h	627;"	d
SCnSCB_ACTLR_DISOOFP_Msk	.\Template\libraries\CMSIS\core_cm4.h	616;"	d
SCnSCB_ACTLR_DISOOFP_Pos	.\Template\libraries\CMSIS\core_cm4.h	615;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	.\Template\libraries\CMSIS\core_cm4.h	612;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	.\Template\libraries\CMSIS\core_cm4.h	611;"	d
SCnSCB_Type	.\Template\libraries\CMSIS\core_cm4.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon23
SDARI_ARINTV_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	115;"	d	file:
SDCMD_CMD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	548;"	d
SDCMD_MRC_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	113;"	d	file:
SDCMD_NARF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	530;"	d
SDCMD_NARF_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	112;"	d	file:
SDCTL_BRSTRD_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	103;"	d	file:
SDCTL_CAW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	523;"	d
SDCTL_CL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	505;"	d
SDCTL_PIPED	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	493;"	d
SDCTL_RAW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	517;"	d
SDCTL_SDCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	499;"	d
SDCTL_SDW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	511;"	d
SDCTL_WPEN_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	102;"	d	file:
SDIO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	44;"	d
SDIO_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	336;"	d
SDIO_BUSMODE_1BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	267;"	d
SDIO_BUSMODE_4BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	268;"	d
SDIO_BUSMODE_8BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	269;"	d
SDIO_CLKCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	48;"	d
SDIO_CLKCTL_BUSMODE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	75;"	d
SDIO_CLKCTL_CLKBYP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	74;"	d
SDIO_CLKCTL_CLKEDGE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	76;"	d
SDIO_CLKCTL_CLKEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	72;"	d
SDIO_CLKCTL_CLKPWRSAV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	73;"	d
SDIO_CLKCTL_DIV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	71;"	d
SDIO_CLKCTL_DIV8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	78;"	d
SDIO_CLKCTL_HWCLKEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	77;"	d
SDIO_CLOCKBYPASS_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	276;"	d
SDIO_CLOCKBYPASS_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	277;"	d
SDIO_CLOCKPWRSAVE_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	280;"	d
SDIO_CLOCKPWRSAVE_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	281;"	d
SDIO_CMDAGMT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	49;"	d
SDIO_CMDAGMT_CMDAGMT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	81;"	d
SDIO_CMDCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	50;"	d
SDIO_CMDCTL_ATAEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	92;"	d
SDIO_CMDCTL_CMDIDX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	84;"	d
SDIO_CMDCTL_CMDRESP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	85;"	d
SDIO_CMDCTL_CSMEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	88;"	d
SDIO_CMDCTL_ENCMDC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	90;"	d
SDIO_CMDCTL_INTWAIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	86;"	d
SDIO_CMDCTL_NINTEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	91;"	d
SDIO_CMDCTL_SUSPEND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	89;"	d
SDIO_CMDCTL_WAITDEND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	87;"	d
SDIO_DATABLOCKSIZE_1024BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	311;"	d
SDIO_DATABLOCKSIZE_128BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	308;"	d
SDIO_DATABLOCKSIZE_16384BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	315;"	d
SDIO_DATABLOCKSIZE_16BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	305;"	d
SDIO_DATABLOCKSIZE_1BYTE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	301;"	d
SDIO_DATABLOCKSIZE_2048BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	312;"	d
SDIO_DATABLOCKSIZE_256BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	309;"	d
SDIO_DATABLOCKSIZE_2BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	302;"	d
SDIO_DATABLOCKSIZE_32BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	306;"	d
SDIO_DATABLOCKSIZE_4096BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	313;"	d
SDIO_DATABLOCKSIZE_4BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	303;"	d
SDIO_DATABLOCKSIZE_512BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	310;"	d
SDIO_DATABLOCKSIZE_64BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	307;"	d
SDIO_DATABLOCKSIZE_8192BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	314;"	d
SDIO_DATABLOCKSIZE_8BYTES	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	304;"	d
SDIO_DATACNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	59;"	d
SDIO_DATACTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	58;"	d
SDIO_DATACTL_BLKSZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	105;"	d
SDIO_DATACTL_DATADIR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	102;"	d
SDIO_DATACTL_DATAEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	101;"	d
SDIO_DATACTL_DMAEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	104;"	d
SDIO_DATACTL_IOEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	109;"	d
SDIO_DATACTL_RWEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	106;"	d
SDIO_DATACTL_RWSTOP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	107;"	d
SDIO_DATACTL_RWTYPE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	108;"	d
SDIO_DATACTL_TRANSMOD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	103;"	d
SDIO_DATALEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	57;"	d
SDIO_DATALEN_DATALEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	98;"	d
SDIO_DATATO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	56;"	d
SDIO_DATATO_DATATO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	95;"	d
SDIO_FIFO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	64;"	d
SDIO_FIFOCNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	63;"	d
SDIO_FIFO_FIFODT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	179;"	d
SDIO_FLAG_ATAEND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	206;"	d
SDIO_FLAG_CCRCERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	183;"	d
SDIO_FLAG_CMDRECV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	189;"	d
SDIO_FLAG_CMDRUN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	194;"	d
SDIO_FLAG_CMDSEND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	190;"	d
SDIO_FLAG_CMDTMOUT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	185;"	d
SDIO_FLAG_DTBLKEND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	193;"	d
SDIO_FLAG_DTCRCERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	184;"	d
SDIO_FLAG_DTEND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	191;"	d
SDIO_FLAG_DTTMOUT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	186;"	d
SDIO_FLAG_RFE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	202;"	d
SDIO_FLAG_RFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	200;"	d
SDIO_FLAG_RFH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	198;"	d
SDIO_FLAG_RXDTVAL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	204;"	d
SDIO_FLAG_RXORE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	188;"	d
SDIO_FLAG_RXRUN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	196;"	d
SDIO_FLAG_SDIOINT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	205;"	d
SDIO_FLAG_STBITE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	192;"	d
SDIO_FLAG_TFE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	201;"	d
SDIO_FLAG_TFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	199;"	d
SDIO_FLAG_TFH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	197;"	d
SDIO_FLAG_TXDTVAL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	203;"	d
SDIO_FLAG_TXRUN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	195;"	d
SDIO_FLAG_TXURE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	187;"	d
SDIO_INTC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	61;"	d
SDIO_INTC_ATAENDC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	150;"	d
SDIO_INTC_CCRCERRC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	138;"	d
SDIO_INTC_CMDRECVC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	144;"	d
SDIO_INTC_CMDSENDC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	145;"	d
SDIO_INTC_CMDTMOUTC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	140;"	d
SDIO_INTC_DTBLKENDC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	148;"	d
SDIO_INTC_DTCRCERRC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	139;"	d
SDIO_INTC_DTENDC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	146;"	d
SDIO_INTC_DTTMOUTC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	141;"	d
SDIO_INTC_RXOREC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	143;"	d
SDIO_INTC_SDIOINTC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	149;"	d
SDIO_INTC_STBITEC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	147;"	d
SDIO_INTC_TXUREC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	142;"	d
SDIO_INTEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	62;"	d
SDIO_INTEN_ATAENDIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	176;"	d
SDIO_INTEN_CCRCERRIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	153;"	d
SDIO_INTEN_CMDRECVIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	159;"	d
SDIO_INTEN_CMDRUNIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	164;"	d
SDIO_INTEN_CMDSENDIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	160;"	d
SDIO_INTEN_CMDTMOUTIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	155;"	d
SDIO_INTEN_DTBLKENDIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	163;"	d
SDIO_INTEN_DTCRCERRIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	154;"	d
SDIO_INTEN_DTENDIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	161;"	d
SDIO_INTEN_DTTMOUTIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	156;"	d
SDIO_INTEN_RFEIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	172;"	d
SDIO_INTEN_RFFIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	170;"	d
SDIO_INTEN_RFHIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	168;"	d
SDIO_INTEN_RXDTVALIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	174;"	d
SDIO_INTEN_RXOREIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	158;"	d
SDIO_INTEN_RXRUNIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	166;"	d
SDIO_INTEN_SDIOINTIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	175;"	d
SDIO_INTEN_STBITEIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	162;"	d
SDIO_INTEN_TFEIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	171;"	d
SDIO_INTEN_TFFIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	169;"	d
SDIO_INTEN_TFHIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	167;"	d
SDIO_INTEN_TXDTVALIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	173;"	d
SDIO_INTEN_TXRUNIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	165;"	d
SDIO_INTEN_TXUREIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	157;"	d
SDIO_INT_ATAEND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	232;"	d
SDIO_INT_CCRCERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	209;"	d
SDIO_INT_CMDRECV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	215;"	d
SDIO_INT_CMDRUN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	220;"	d
SDIO_INT_CMDSEND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	216;"	d
SDIO_INT_CMDTMOUT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	211;"	d
SDIO_INT_DTBLKEND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	219;"	d
SDIO_INT_DTCRCERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	210;"	d
SDIO_INT_DTEND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	217;"	d
SDIO_INT_DTTMOUT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	212;"	d
SDIO_INT_FLAG_ATAEND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	258;"	d
SDIO_INT_FLAG_CCRCERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	235;"	d
SDIO_INT_FLAG_CMDRECV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	241;"	d
SDIO_INT_FLAG_CMDRUN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	246;"	d
SDIO_INT_FLAG_CMDSEND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	242;"	d
SDIO_INT_FLAG_CMDTMOUT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	237;"	d
SDIO_INT_FLAG_DTBLKEND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	245;"	d
SDIO_INT_FLAG_DTCRCERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	236;"	d
SDIO_INT_FLAG_DTEND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	243;"	d
SDIO_INT_FLAG_DTTMOUT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	238;"	d
SDIO_INT_FLAG_RFE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	254;"	d
SDIO_INT_FLAG_RFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	252;"	d
SDIO_INT_FLAG_RFH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	250;"	d
SDIO_INT_FLAG_RXDTVAL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	256;"	d
SDIO_INT_FLAG_RXORE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	240;"	d
SDIO_INT_FLAG_RXRUN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	248;"	d
SDIO_INT_FLAG_SDIOINT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	257;"	d
SDIO_INT_FLAG_STBITE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	244;"	d
SDIO_INT_FLAG_TFE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	253;"	d
SDIO_INT_FLAG_TFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	251;"	d
SDIO_INT_FLAG_TFH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	249;"	d
SDIO_INT_FLAG_TXDTVAL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	255;"	d
SDIO_INT_FLAG_TXRUN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	247;"	d
SDIO_INT_FLAG_TXURE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	239;"	d
SDIO_INT_RFE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	228;"	d
SDIO_INT_RFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	226;"	d
SDIO_INT_RFH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	224;"	d
SDIO_INT_RXDTVAL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	230;"	d
SDIO_INT_RXORE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	214;"	d
SDIO_INT_RXRUN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	222;"	d
SDIO_INT_SDIOINT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	231;"	d
SDIO_INT_STBITE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	218;"	d
SDIO_INT_TFE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	227;"	d
SDIO_INT_TFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	225;"	d
SDIO_INT_TFH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	223;"	d
SDIO_INT_TXDTVAL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	229;"	d
SDIO_INT_TXRUN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	221;"	d
SDIO_INT_TXURE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	213;"	d
SDIO_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^SDIO_IRQHandler                   $/;"	l
SDIO_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^SDIO_IRQHandler                   $/;"	l
SDIO_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^SDIO_IRQHandler                   $/;"	l
SDIO_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^SDIO_IRQHandler                   $/;"	l
SDIO_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^SDIO_IRQHandler                   $/;"	l
SDIO_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^SDIO_IRQHandler                   $/;"	l
SDIO_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    SDIO_IRQn                    = 49,     \/*!< SDIO interrupt                                           *\/$/;"	e	enum:IRQn
SDIO_POWER_OFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	262;"	d
SDIO_POWER_ON	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	263;"	d
SDIO_PWRCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	47;"	d
SDIO_PWRCTL_PWRCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	68;"	d
SDIO_READWAITTYPE_CLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	327;"	d
SDIO_READWAITTYPE_DAT2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	326;"	d
SDIO_RESP0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	52;"	d
SDIO_RESP1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	53;"	d
SDIO_RESP2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	54;"	d
SDIO_RESP3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	55;"	d
SDIO_RESPONSE0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	294;"	d
SDIO_RESPONSE1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	295;"	d
SDIO_RESPONSE2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	296;"	d
SDIO_RESPONSE3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	297;"	d
SDIO_RESPONSETYPE_LONG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	287;"	d
SDIO_RESPONSETYPE_NO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	285;"	d
SDIO_RESPONSETYPE_SHORT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	286;"	d
SDIO_RSPCMDIDX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	51;"	d
SDIO_SDIOCLKEDGE_FALLING	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	273;"	d
SDIO_SDIOCLKEDGE_RISING	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	272;"	d
SDIO_STAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	60;"	d
SDIO_STAT_ATAEND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	135;"	d
SDIO_STAT_CCRCERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	112;"	d
SDIO_STAT_CMDRECV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	118;"	d
SDIO_STAT_CMDRUN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	123;"	d
SDIO_STAT_CMDSEND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	119;"	d
SDIO_STAT_CMDTMOUT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	114;"	d
SDIO_STAT_DTBLKEND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	122;"	d
SDIO_STAT_DTCRCERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	113;"	d
SDIO_STAT_DTEND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	120;"	d
SDIO_STAT_DTTMOUT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	115;"	d
SDIO_STAT_RFE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	131;"	d
SDIO_STAT_RFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	129;"	d
SDIO_STAT_RFH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	127;"	d
SDIO_STAT_RXDTVAL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	133;"	d
SDIO_STAT_RXORE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	117;"	d
SDIO_STAT_RXRUN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	125;"	d
SDIO_STAT_SDIOINT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	134;"	d
SDIO_STAT_STBITE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	121;"	d
SDIO_STAT_TFE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	130;"	d
SDIO_STAT_TFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	128;"	d
SDIO_STAT_TFH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	126;"	d
SDIO_STAT_TXDTVAL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	132;"	d
SDIO_STAT_TXRUN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	124;"	d
SDIO_STAT_TXURE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	116;"	d
SDIO_TRANSDIRECTION_TOCARD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	322;"	d
SDIO_TRANSDIRECTION_TOSDIO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	323;"	d
SDIO_TRANSMODE_BLOCK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	318;"	d
SDIO_TRANSMODE_STREAM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	319;"	d
SDIO_WAITTYPE_DATAEND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	292;"	d
SDIO_WAITTYPE_INTERRUPT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	291;"	d
SDIO_WAITTYPE_NO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_sdio.h	290;"	d
SDRAM_DEVICE_SDARI_RESET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	63;"	d	file:
SDRAM_DEVICE_SDCMD_RESET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	62;"	d	file:
SDRAM_DEVICE_SDCTL_RESET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	60;"	d	file:
SDRAM_DEVICE_SDRSCTL_RESET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	65;"	d	file:
SDRAM_DEVICE_SDSTAT_RESET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	64;"	d	file:
SDRAM_DEVICE_SDTCFG_RESET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	61;"	d	file:
SDRSCTL_SDSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	558;"	d
SDSTAT_STA0_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	117;"	d	file:
SDSTAT_STA1_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	118;"	d	file:
SDTCFG_ARFD_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	107;"	d	file:
SDTCFG_RASD_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	106;"	d	file:
SDTCFG_RCD_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	110;"	d	file:
SDTCFG_RPD_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	109;"	d	file:
SDTCFG_WRD_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	108;"	d	file:
SDTCFG_XSRD_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	105;"	d	file:
SEL_HXTAL	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	79;"	d	file:
SEL_HXTAL	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	42;"	d	file:
SEL_IRC16M	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	78;"	d	file:
SEL_IRC16M	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	41;"	d	file:
SEL_PLLP	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	80;"	d	file:
SEL_PLLP	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	43;"	d	file:
SEND_BREAK	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	78;"	d
SEND_ENCAPSULATED_COMMAND	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	62;"	d
SEND_PULSE	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	71;"	d
SENSE_LIST_DEEPTH	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_scsi.h	43;"	d
SET	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^typedef enum {RESET = 0, SET = !RESET} FlagStatus;$/;"	e	enum:__anon33
SET_ADDRESS_POINTER	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	64;"	d
SET_ATM_DATA_FORMAT	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	99;"	d
SET_ATM_DEFAULT_VC	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	101;"	d
SET_AUX_LINE_STATE	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	68;"	d
SET_COMM_FEATURE	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	64;"	d
SET_CONTROL_LINE_STATE	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	77;"	d
SET_ETHERNET_MULTICAST_FILTERS	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	93;"	d
SET_ETHERNET_PACKET_FILTER	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	96;"	d
SET_ETHERNET_POWER_MANAGEMENT_PATTERN	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	94;"	d
SET_HOOK_STATE	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	69;"	d
SET_IDLE	.\Template\libraries\GD32F4xx_usb_library\ustd\class\hid\usb_hid.h	58;"	d
SET_LINE_CODING	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	75;"	d
SET_LINE_PARMS	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	85;"	d
SET_OPERATION_PARMS	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	83;"	d
SET_PROTOCOL	.\Template\libraries\GD32F4xx_usb_library\ustd\class\hid\usb_hid.h	59;"	d
SET_PULSE_TIME	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	72;"	d
SET_REPORT	.\Template\libraries\GD32F4xx_usb_library\ustd\class\hid\usb_hid.h	57;"	d
SET_RINGER_PARMS	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	81;"	d
SET_UNIT_PARAMETER	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	88;"	d
SHCSR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon22
SHIFTCTL_SFS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	390;"	d
SHP	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint8_t  SHP[12];                 \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) *\/$/;"	m	struct:__anon22
SINIT_ADRBIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	584;"	d
SINIT_CMDBIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	613;"	d
SINIT_IDL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	577;"	d
SIZE_128KB	.\Template\app\main.c	78;"	d	file:
SIZE_128KB	.\Template\bsp\flash_operate\bsp_flash_operate.c	17;"	d	file:
SIZE_16KB	.\Template\app\main.c	76;"	d	file:
SIZE_16KB	.\Template\bsp\flash_operate\bsp_flash_operate.c	15;"	d	file:
SIZE_256KB	.\Template\app\main.c	79;"	d	file:
SIZE_256KB	.\Template\bsp\flash_operate\bsp_flash_operate.c	18;"	d	file:
SIZE_64KB	.\Template\app\main.c	77;"	d	file:
SIZE_64KB	.\Template\bsp\flash_operate\bsp_flash_operate.c	16;"	d	file:
SLEEPCNT	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t SLEEPCNT;                \/*!< Offset: 0x010 (R\/W)  Sleep Count Register                      *\/$/;"	m	struct:__anon27
SMCFG_ETPSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	577;"	d
SMCFG_SMC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	562;"	d
SMCFG_TRGSEL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	540;"	d
SNCTL_ASYNCWAIT_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	81;"	d	file:
SNCTL_CPS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	377;"	d
SNCTL_EXMODEN_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	80;"	d	file:
SNCTL_NRMUX_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	75;"	d	file:
SNCTL_NRTP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	390;"	d
SNCTL_NRW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	385;"	d
SNCTL_NRWTEN_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	79;"	d	file:
SNCTL_SBRSTEN_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	76;"	d	file:
SNCTL_WRAPEN_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	77;"	d	file:
SNCTL_WREN_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	78;"	d	file:
SNTCFG_AHLD_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	83;"	d	file:
SNTCFG_ASYNCMOD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	396;"	d
SNTCFG_BUSLAT_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	85;"	d	file:
SNTCFG_CKDIV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	422;"	d
SNTCFG_DLAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	403;"	d
SNTCFG_DSET_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	84;"	d	file:
SOF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t  (*SOF)                   (usb_dev *udev);                          \/*!< Start of frame handler *\/$/;"	m	struct:_usb_class_core
SOF	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usbh_int.h	/^    uint8_t (*SOF)              (usbh_host *uhost);$/;"	m	struct:_usbh_ev_cb
SOFT_RESET	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Include\printer_core.h	62;"	d
SOFT_TIMER_0	.\Template\module\soft_timer\soft_timer.h	/^    SOFT_TIMER_0,$/;"	e	enum:__anon210
SOFT_TIMER_1	.\Template\module\soft_timer\soft_timer.h	/^    SOFT_TIMER_1,$/;"	e	enum:__anon210
SOFT_TIMER_2	.\Template\module\soft_timer\soft_timer.h	/^    SOFT_TIMER_2,$/;"	e	enum:__anon210
SOFT_TIMER_3	.\Template\module\soft_timer\soft_timer.h	/^    SOFT_TIMER_3,$/;"	e	enum:__anon210
SOFT_TIMER_4	.\Template\module\soft_timer\soft_timer.h	/^    SOFT_TIMER_4,$/;"	e	enum:__anon210
SOFT_TIMER_5	.\Template\module\soft_timer\soft_timer.h	/^    SOFT_TIMER_5,$/;"	e	enum:__anon210
SOFT_TIMER_6	.\Template\module\soft_timer\soft_timer.h	/^    SOFT_TIMER_6,$/;"	e	enum:__anon210
SOFT_TIMER_7	.\Template\module\soft_timer\soft_timer.h	/^    SOFT_TIMER_7,$/;"	e	enum:__anon210
SOFT_TIMER_8	.\Template\module\soft_timer\soft_timer.h	/^    SOFT_TIMER_8,$/;"	e	enum:__anon210
SOFT_TIMER_9	.\Template\module\soft_timer\soft_timer.h	/^    SOFT_TIMER_9,$/;"	e	enum:__anon210
SOFT_TIMER_MAX	.\Template\module\soft_timer\soft_timer.h	/^    SOFT_TIMER_MAX \/\/ $/;"	e	enum:__anon210
SPEAK_INTERFACE_COUNT	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    SPEAK_INTERFACE_COUNT,$/;"	e	enum:__anon121
SPI0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	45;"	d
SPI0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^SPI0_IRQHandler                  $/;"	l
SPI0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^SPI0_IRQHandler                  $/;"	l
SPI0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^SPI0_IRQHandler                  $/;"	l
SPI0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^SPI0_IRQHandler                   $/;"	l
SPI0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^SPI0_IRQHandler                   $/;"	l
SPI0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^SPI0_IRQHandler                   $/;"	l
SPI0_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    SPI0_IRQn                    = 35,     \/*!< SPI0 interrupt                                           *\/$/;"	e	enum:IRQn
SPI1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	46;"	d
SPI1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^SPI1_IRQHandler                   $/;"	l
SPI1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^SPI1_IRQHandler                   $/;"	l
SPI1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^SPI1_IRQHandler                   $/;"	l
SPI1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^SPI1_IRQHandler                   $/;"	l
SPI1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^SPI1_IRQHandler                   $/;"	l
SPI1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^SPI1_IRQHandler                   $/;"	l
SPI1_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    SPI1_IRQn                    = 36,     \/*!< SPI1 interrupt                                           *\/$/;"	e	enum:IRQn
SPI2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	47;"	d
SPI2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^SPI2_IRQHandler                  $/;"	l
SPI2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^SPI2_IRQHandler                  $/;"	l
SPI2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^SPI2_IRQHandler                  $/;"	l
SPI2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^SPI2_IRQHandler                  $/;"	l
SPI2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^SPI2_IRQHandler                  $/;"	l
SPI2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^SPI2_IRQHandler                  $/;"	l
SPI2_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    SPI2_IRQn                    = 51,     \/*!< SPI2 interrupt                                           *\/$/;"	e	enum:IRQn
SPI3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	48;"	d
SPI3_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^SPI3_IRQHandler                   $/;"	l
SPI3_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^SPI3_IRQHandler                   $/;"	l
SPI3_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    SPI3_IRQn                    = 84,     \/*!< SPI3 interrupt                                           *\/$/;"	e	enum:IRQn
SPI4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	49;"	d
SPI4_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^SPI4_IRQHandler                   $/;"	l
SPI4_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^SPI4_IRQHandler                   $/;"	l
SPI4_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    SPI4_IRQn                    = 85,     \/*!< SPI4 interrupt                                           *\/$/;"	e	enum:IRQn
SPI5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	50;"	d
SPI5_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^SPI5_IRQHandler                                     $/;"	l
SPI5_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^SPI5_IRQHandler                   $/;"	l
SPI5_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    SPI5_IRQn                    = 86,     \/*!< SPI5 interrupt                                           *\/$/;"	e	enum:IRQn
SPI_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	323;"	d
SPI_BIDIRECTIONAL_RECEIVE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	166;"	d
SPI_BIDIRECTIONAL_TRANSMIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	165;"	d
SPI_CK_PL_HIGH_PH_1EDGE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	188;"	d
SPI_CK_PL_HIGH_PH_2EDGE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	190;"	d
SPI_CK_PL_LOW_PH_1EDGE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	187;"	d
SPI_CK_PL_LOW_PH_2EDGE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	189;"	d
SPI_CRCPOLY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	61;"	d
SPI_CRCPOLY_CPR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	120;"	d
SPI_CRC_RX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	250;"	d
SPI_CRC_TX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	249;"	d
SPI_CTL0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	57;"	d
SPI_CTL0_BDEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	94;"	d
SPI_CTL0_BDOEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	93;"	d
SPI_CTL0_CKPH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	81;"	d
SPI_CTL0_CKPL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	82;"	d
SPI_CTL0_CRCEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	92;"	d
SPI_CTL0_CRCNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	91;"	d
SPI_CTL0_FF16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	90;"	d
SPI_CTL0_LF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	86;"	d
SPI_CTL0_MSTMOD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	83;"	d
SPI_CTL0_PSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	84;"	d
SPI_CTL0_RO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	89;"	d
SPI_CTL0_SPIEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	85;"	d
SPI_CTL0_SWNSS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	87;"	d
SPI_CTL0_SWNSSEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	88;"	d
SPI_CTL1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	58;"	d
SPI_CTL1_DMAREN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	97;"	d
SPI_CTL1_DMATEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	98;"	d
SPI_CTL1_ERRIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	101;"	d
SPI_CTL1_NSSDRV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	99;"	d
SPI_CTL1_RBNEIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	102;"	d
SPI_CTL1_TBEIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	103;"	d
SPI_CTL1_TMOD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	100;"	d
SPI_DATA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	60;"	d
SPI_DATA_DATA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	117;"	d
SPI_DMA_RECEIVE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	246;"	d
SPI_DMA_TRANSMIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	245;"	d
SPI_ENDIAN_LSB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	184;"	d
SPI_ENDIAN_MSB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	183;"	d
SPI_FLAG_CONFERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	270;"	d
SPI_FLAG_CRCERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	269;"	d
SPI_FLAG_FERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	273;"	d
SPI_FLAG_RBNE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	267;"	d
SPI_FLAG_RXORERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	271;"	d
SPI_FLAG_TBE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	268;"	d
SPI_FLAG_TRANS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	272;"	d
SPI_FRAMESIZE_16BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	175;"	d
SPI_FRAMESIZE_8BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	176;"	d
SPI_I2SCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	64;"	d
SPI_I2SCTL_CHLEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	129;"	d
SPI_I2SCTL_CKPL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	131;"	d
SPI_I2SCTL_DTLEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	130;"	d
SPI_I2SCTL_I2SEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	135;"	d
SPI_I2SCTL_I2SOPMOD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	134;"	d
SPI_I2SCTL_I2SSEL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	136;"	d
SPI_I2SCTL_I2SSTD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	132;"	d
SPI_I2SCTL_PCMSMOD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	133;"	d
SPI_I2SPSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	65;"	d
SPI_I2SPSC_DEFAULT_VALUE	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	48;"	d	file:
SPI_I2SPSC_DIV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	139;"	d
SPI_I2SPSC_MCKOEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	141;"	d
SPI_I2SPSC_OF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	140;"	d
SPI_I2S_INT_ERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	255;"	d
SPI_I2S_INT_FLAG_FERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	264;"	d
SPI_I2S_INT_FLAG_RBNE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	259;"	d
SPI_I2S_INT_FLAG_RXORERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	260;"	d
SPI_I2S_INT_FLAG_TBE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	258;"	d
SPI_I2S_INT_RBNE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	254;"	d
SPI_I2S_INT_TBE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	253;"	d
SPI_INIT_MASK	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	43;"	d	file:
SPI_INT_FLAG_CONFERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	261;"	d
SPI_INT_FLAG_CRCERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	262;"	d
SPI_MASTER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	161;"	d
SPI_NSS_HARD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	180;"	d
SPI_NSS_SOFT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	179;"	d
SPI_PSC_128	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	200;"	d
SPI_PSC_16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	197;"	d
SPI_PSC_2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	194;"	d
SPI_PSC_256	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	201;"	d
SPI_PSC_32	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	198;"	d
SPI_PSC_4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	195;"	d
SPI_PSC_64	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	199;"	d
SPI_PSC_8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	196;"	d
SPI_QCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	66;"	d
SPI_QCTL_IO23_DRV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	146;"	d
SPI_QCTL_QMOD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	144;"	d
SPI_QCTL_QRD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	145;"	d
SPI_RCRC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	62;"	d
SPI_RCRC_RCR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	123;"	d
SPI_SLAVE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	162;"	d
SPI_STAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	59;"	d
SPI_STAT_CONFERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	111;"	d
SPI_STAT_CRCERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	110;"	d
SPI_STAT_FERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	114;"	d
SPI_STAT_I2SCH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	108;"	d
SPI_STAT_RBNE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	106;"	d
SPI_STAT_RXORERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	112;"	d
SPI_STAT_TBE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	107;"	d
SPI_STAT_TRANS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	113;"	d
SPI_STAT_TXURERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	109;"	d
SPI_TCRC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	63;"	d
SPI_TCRC_TCR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	126;"	d
SPI_TRANSMODE_BDRECEIVE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	171;"	d
SPI_TRANSMODE_BDTRANSMIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	172;"	d
SPI_TRANSMODE_FULLDUPLEX	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	169;"	d
SPI_TRANSMODE_RECEIVEONLY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	170;"	d
SPPR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t SPPR;                    \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Register *\/$/;"	m	struct:__anon28
SPSEL	.\Template\libraries\CMSIS\core_cm4.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon19::__anon20
SRAMBANK	.\Template\module\ringbuffer\priv_malloc.h	13;"	d
SRAM_1	.\Template\module\ringbuffer\priv_malloc.h	10;"	d
SRAM_2	.\Template\module\ringbuffer\priv_malloc.h	11;"	d
SRAM_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	306;"	d
SRCMD_RMODE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	619;"	d
SRCMD_RWAITCYCLE_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	120;"	d	file:
SRCMD_WMODE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	626;"	d
SSPSR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t SSPSR;                   \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Size Register     *\/$/;"	m	struct:__anon28
SSTS_SSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	416;"	d
SS_SSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	387;"	d
STANDARD_INQUIRY_DATA_LEN	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	91;"	d
STAT1_PECV_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	49;"	d	file:
STATE_APP_DETACH	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    STATE_APP_DETACH,$/;"	e	enum:__anon136
STATE_APP_IDLE	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    STATE_APP_IDLE = 0x00U,$/;"	e	enum:__anon136
STATE_DFU_DNBUSY	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    STATE_DFU_DNBUSY,$/;"	e	enum:__anon136
STATE_DFU_DNLOAD_IDLE	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    STATE_DFU_DNLOAD_IDLE,$/;"	e	enum:__anon136
STATE_DFU_DNLOAD_SYNC	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    STATE_DFU_DNLOAD_SYNC,$/;"	e	enum:__anon136
STATE_DFU_ERROR	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    STATE_DFU_ERROR$/;"	e	enum:__anon136
STATE_DFU_IDLE	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    STATE_DFU_IDLE,$/;"	e	enum:__anon136
STATE_DFU_MANIFEST	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    STATE_DFU_MANIFEST,$/;"	e	enum:__anon136
STATE_DFU_MANIFEST_SYNC	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    STATE_DFU_MANIFEST_SYNC,$/;"	e	enum:__anon136
STATE_DFU_MANIFEST_WAIT_RESET	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    STATE_DFU_MANIFEST_WAIT_RESET,$/;"	e	enum:__anon136
STATE_DFU_UPLOAD_IDLE	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    STATE_DFU_UPLOAD_IDLE,$/;"	e	enum:__anon136
STATUS_ERR_ADDRESS	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    STATUS_ERR_ADDRESS,$/;"	e	enum:__anon137
STATUS_ERR_CHECK_ERASED	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    STATUS_ERR_CHECK_ERASED,$/;"	e	enum:__anon137
STATUS_ERR_ERASE	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    STATUS_ERR_ERASE,$/;"	e	enum:__anon137
STATUS_ERR_FILE	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    STATUS_ERR_FILE,$/;"	e	enum:__anon137
STATUS_ERR_FIRMWARE	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    STATUS_ERR_FIRMWARE,$/;"	e	enum:__anon137
STATUS_ERR_NOTDONE	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    STATUS_ERR_NOTDONE,$/;"	e	enum:__anon137
STATUS_ERR_POR	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    STATUS_ERR_POR,$/;"	e	enum:__anon137
STATUS_ERR_PROG	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    STATUS_ERR_PROG,$/;"	e	enum:__anon137
STATUS_ERR_STALLEDPKT	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    STATUS_ERR_STALLEDPKT$/;"	e	enum:__anon137
STATUS_ERR_TARGET	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    STATUS_ERR_TARGET,$/;"	e	enum:__anon137
STATUS_ERR_UNKNOWN	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    STATUS_ERR_UNKNOWN,$/;"	e	enum:__anon137
STATUS_ERR_USBR	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    STATUS_ERR_USBR,$/;"	e	enum:__anon137
STATUS_ERR_VENDOR	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    STATUS_ERR_VENDOR,$/;"	e	enum:__anon137
STATUS_ERR_VERIFY	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    STATUS_ERR_VERIFY,$/;"	e	enum:__anon137
STATUS_ERR_WRITE	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    STATUS_ERR_WRITE,$/;"	e	enum:__anon137
STATUS_OK	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    STATUS_OK = 0x00U,$/;"	e	enum:__anon137
STAT_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	326;"	d
STIR	.\Template\libraries\CMSIS\core_cm4.h	/^  __O  uint32_t STIR;                    \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt Register     *\/$/;"	m	struct:__anon21
STORE_OPTION	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    STORE_OPTION                    = BIT(4),                                       \/*!< configure the store forward mode related parameters *\/$/;"	e	enum:__anon57
STR_IDX_CONFIG	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_enum.h	/^    STR_IDX_CONFIG                = 0x4U,  \/* configuration string index *\/$/;"	e	enum:_str_index
STR_IDX_ITF	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_enum.h	/^    STR_IDX_ITF                   = 0x5U,  \/* interface string index *\/$/;"	e	enum:_str_index
STR_IDX_LANGID	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_enum.h	/^    STR_IDX_LANGID                = 0x0U,  \/* language ID string index *\/$/;"	e	enum:_str_index
STR_IDX_MAX	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_enum.h	/^    STR_IDX_MAX                   = 0x6U,  \/* string maximum index *\/$/;"	e	enum:_str_index
STR_IDX_MFC	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_enum.h	/^    STR_IDX_MFC                   = 0x1U,  \/* manufacturer string index *\/$/;"	e	enum:_str_index
STR_IDX_PRODUCT	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_enum.h	/^    STR_IDX_PRODUCT               = 0x2U,  \/* product string index *\/$/;"	e	enum:_str_index
STR_IDX_SERIAL	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_enum.h	/^    STR_IDX_SERIAL                = 0x3U,  \/* serial string index *\/$/;"	e	enum:_str_index
SUCCESS	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrStatus;$/;"	e	enum:__anon34
SVC_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^SVC_Handler     PROC$/;"	l
SVC_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^SVC_Handler     PROC$/;"	l
SVC_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^SVC_Handler     PROC$/;"	l
SVC_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\GCC\startup_gd32f4xx.s	/^SVC_Handler:$/;"	l
SVC_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^SVC_Handler$/;"	l
SVC_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^SVC_Handler$/;"	l
SVC_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^SVC_Handler$/;"	l
SVCall_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    SVCall_IRQn                  = -5,     \/*!< 11 cortex-M4 SV call interrupt                           *\/$/;"	e	enum:IRQn
SWCMD_WWAITCYCLE_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	121;"	d	file:
SWITCH0_ADC_CHANNEL	.\Template\bsp\bsp_switch\bsp_switch.h	24;"	d
SWITCH1_ADC_CHANNEL	.\Template\bsp\bsp_switch\bsp_switch.h	25;"	d
SWITCH2_ADC_CHANNEL	.\Template\bsp\bsp_switch\bsp_switch.h	26;"	d
SWITCH3_ADC_CHANNEL	.\Template\bsp\bsp_switch\bsp_switch.h	27;"	d
SWITCH4_ADC_CHANNEL	.\Template\bsp\bsp_switch\bsp_switch.h	28;"	d
SWITCH_0	.\Template\bsp\bsp_switch\bsp_switch.h	/^    SWITCH_0 = 3,$/;"	e	enum:__anon4
SWITCH_1	.\Template\bsp\bsp_switch\bsp_switch.h	/^    SWITCH_1,$/;"	e	enum:__anon4
SWITCH_2	.\Template\bsp\bsp_switch\bsp_switch.h	/^    SWITCH_2,$/;"	e	enum:__anon4
SWITCH_3	.\Template\bsp\bsp_switch\bsp_switch.h	/^    SWITCH_3,$/;"	e	enum:__anon4
SWITCH_4	.\Template\bsp\bsp_switch\bsp_switch.h	/^    SWITCH_4,$/;"	e	enum:__anon4
SWITCH_ADC	.\Template\bsp\bsp_switch\bsp_switch.h	23;"	d
SWITCH_ADC_RCU	.\Template\bsp\bsp_switch\bsp_switch.h	22;"	d
SWITCH_NUM	.\Template\bsp\bsp_switch\bsp_switch.h	/^} SWITCH_NUM;$/;"	t	typeref:enum:__anon4
SYNCCTL_ADCCK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	372;"	d
SYNCCTL_SYNCM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	202;"	d
SYSCFG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	44;"	d
SYSCFG_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	334;"	d
SYSCFG_BOOTMODE_BOOTLOADER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	94;"	d
SYSCFG_BOOTMODE_EXMC_SDRAM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	97;"	d
SYSCFG_BOOTMODE_EXMC_SRAM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	95;"	d
SYSCFG_BOOTMODE_FLASH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	93;"	d
SYSCFG_BOOTMODE_SRAM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	96;"	d
SYSCFG_CFG0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	47;"	d
SYSCFG_CFG0_BOOT_MODE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	56;"	d
SYSCFG_CFG0_EXMC_SWP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	58;"	d
SYSCFG_CFG0_FMC_SWP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	57;"	d
SYSCFG_CFG1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	48;"	d
SYSCFG_CFG1_ENET_PHY_SEL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	61;"	d
SYSCFG_COMPENSATION_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	157;"	d
SYSCFG_COMPENSATION_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	156;"	d
SYSCFG_CPSCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	53;"	d
SYSCFG_CPSCTL_CPS_EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	88;"	d
SYSCFG_CPSCTL_CPS_RDY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	89;"	d
SYSCFG_ENET_PHY_MII	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	152;"	d
SYSCFG_ENET_PHY_RMII	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	153;"	d
SYSCFG_EXMC_SWP_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	105;"	d
SYSCFG_EXMC_SWP_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	104;"	d
SYSCFG_EXTISS0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	49;"	d
SYSCFG_EXTISS0_EXTI0_SS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	64;"	d
SYSCFG_EXTISS0_EXTI1_SS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	65;"	d
SYSCFG_EXTISS0_EXTI2_SS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	66;"	d
SYSCFG_EXTISS0_EXTI3_SS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	67;"	d
SYSCFG_EXTISS1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	50;"	d
SYSCFG_EXTISS1_EXTI4_SS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	70;"	d
SYSCFG_EXTISS1_EXTI5_SS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	71;"	d
SYSCFG_EXTISS1_EXTI6_SS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	72;"	d
SYSCFG_EXTISS1_EXTI7_SS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	73;"	d
SYSCFG_EXTISS2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	51;"	d
SYSCFG_EXTISS2_EXTI10_SS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	78;"	d
SYSCFG_EXTISS2_EXTI11_SS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	79;"	d
SYSCFG_EXTISS2_EXTI8_SS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	76;"	d
SYSCFG_EXTISS2_EXTI9_SS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	77;"	d
SYSCFG_EXTISS3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	52;"	d
SYSCFG_EXTISS3_EXTI12_SS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	82;"	d
SYSCFG_EXTISS3_EXTI13_SS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	83;"	d
SYSCFG_EXTISS3_EXTI14_SS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	84;"	d
SYSCFG_EXTISS3_EXTI15_SS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	85;"	d
SYSCFG_FMC_SWP_BANK0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	100;"	d
SYSCFG_FMC_SWP_BANK1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_syscfg.h	101;"	d
SYSTEM_GD32F4XX_H	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\system_gd32f4xx.h	37;"	d
SYSTICK_CLKSOURCE_HCLK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_misc.h	71;"	d
SYSTICK_CLKSOURCE_HCLK_DIV8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_misc.h	70;"	d
SenseKey	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	/^    uint8_t  SenseKey;$/;"	m	struct:__anon207
Stack_Mem	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^Stack_Mem       SPACE   Stack_Size$/;"	l
Stack_Mem	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^Stack_Mem       SPACE   Stack_Size$/;"	l
Stack_Mem	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^Stack_Mem       SPACE   Stack_Size$/;"	l
Stack_Size	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^Stack_Size      EQU     0x00000400$/;"	d
Stack_Size	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^Stack_Size      EQU     0x00000400$/;"	d
Stack_Size	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^Stack_Size      EQU     0x00000400$/;"	d
SysTick	.\Template\libraries\CMSIS\core_cm4.h	1402;"	d
SysTick_BASE	.\Template\libraries\CMSIS\core_cm4.h	1396;"	d
SysTick_CALIB_NOREF_Msk	.\Template\libraries\CMSIS\core_cm4.h	672;"	d
SysTick_CALIB_NOREF_Pos	.\Template\libraries\CMSIS\core_cm4.h	671;"	d
SysTick_CALIB_SKEW_Msk	.\Template\libraries\CMSIS\core_cm4.h	675;"	d
SysTick_CALIB_SKEW_Pos	.\Template\libraries\CMSIS\core_cm4.h	674;"	d
SysTick_CALIB_TENMS_Msk	.\Template\libraries\CMSIS\core_cm4.h	678;"	d
SysTick_CALIB_TENMS_Pos	.\Template\libraries\CMSIS\core_cm4.h	677;"	d
SysTick_CTRL_CLKSOURCE_Msk	.\Template\libraries\CMSIS\core_cm4.h	654;"	d
SysTick_CTRL_CLKSOURCE_Pos	.\Template\libraries\CMSIS\core_cm4.h	653;"	d
SysTick_CTRL_COUNTFLAG_Msk	.\Template\libraries\CMSIS\core_cm4.h	651;"	d
SysTick_CTRL_COUNTFLAG_Pos	.\Template\libraries\CMSIS\core_cm4.h	650;"	d
SysTick_CTRL_ENABLE_Msk	.\Template\libraries\CMSIS\core_cm4.h	660;"	d
SysTick_CTRL_ENABLE_Pos	.\Template\libraries\CMSIS\core_cm4.h	659;"	d
SysTick_CTRL_TICKINT_Msk	.\Template\libraries\CMSIS\core_cm4.h	657;"	d
SysTick_CTRL_TICKINT_Pos	.\Template\libraries\CMSIS\core_cm4.h	656;"	d
SysTick_Config	.\Template\libraries\CMSIS\core_cm4.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_Handler	.\Template\board\board.c	/^void SysTick_Handler(void)$/;"	f
SysTick_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\GCC\startup_gd32f4xx.s	/^SysTick_Handler:$/;"	l
SysTick_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^SysTick_Handler$/;"	l
SysTick_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^SysTick_Handler$/;"	l
SysTick_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^SysTick_Handler$/;"	l
SysTick_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    SysTick_IRQn                 = -1,     \/*!< 15 cortex-M4 system tick interrupt                       *\/$/;"	e	enum:IRQn
SysTick_LOAD_RELOAD_Msk	.\Template\libraries\CMSIS\core_cm4.h	664;"	d
SysTick_LOAD_RELOAD_Pos	.\Template\libraries\CMSIS\core_cm4.h	663;"	d
SysTick_Type	.\Template\libraries\CMSIS\core_cm4.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon24
SysTick_VAL_CURRENT_Msk	.\Template\libraries\CMSIS\core_cm4.h	668;"	d
SysTick_VAL_CURRENT_Pos	.\Template\libraries\CMSIS\core_cm4.h	667;"	d
SystemCoreClock	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	/^uint32_t SystemCoreClock = __SYSTEM_CLOCK_120M_PLL_25M_HXTAL;$/;"	v
SystemCoreClock	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	/^uint32_t SystemCoreClock = __SYSTEM_CLOCK_120M_PLL_8M_HXTAL;$/;"	v
SystemCoreClock	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	/^uint32_t SystemCoreClock = __SYSTEM_CLOCK_120M_PLL_IRC16M;$/;"	v
SystemCoreClock	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	/^uint32_t SystemCoreClock = __SYSTEM_CLOCK_168M_PLL_25M_HXTAL;$/;"	v
SystemCoreClock	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	/^uint32_t SystemCoreClock = __SYSTEM_CLOCK_168M_PLL_8M_HXTAL;$/;"	v
SystemCoreClock	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	/^uint32_t SystemCoreClock = __SYSTEM_CLOCK_168M_PLL_IRC16M;$/;"	v
SystemCoreClock	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	/^uint32_t SystemCoreClock = __SYSTEM_CLOCK_200M_PLL_25M_HXTAL;$/;"	v
SystemCoreClock	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	/^uint32_t SystemCoreClock = __SYSTEM_CLOCK_200M_PLL_8M_HXTAL;$/;"	v
SystemCoreClock	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	/^uint32_t SystemCoreClock = __SYSTEM_CLOCK_200M_PLL_IRC16M;$/;"	v
SystemCoreClock	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	/^uint32_t SystemCoreClock = __SYSTEM_CLOCK_240M_PLL_25M_HXTAL;$/;"	v
SystemCoreClock	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	/^uint32_t SystemCoreClock = __SYSTEM_CLOCK_240M_PLL_8M_HXTAL;$/;"	v
SystemCoreClock	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	/^uint32_t SystemCoreClock = __SYSTEM_CLOCK_240M_PLL_IRC16M;$/;"	v
SystemCoreClock	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	/^uint32_t SystemCoreClock = __SYSTEM_CLOCK_HXTAL;$/;"	v
SystemCoreClock	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	/^uint32_t SystemCoreClock = __SYSTEM_CLOCK_IRC16M;$/;"	v
SystemCoreClockUpdate	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	/^void SystemCoreClockUpdate(void)$/;"	f
SystemInit	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	/^void SystemInit (void)$/;"	f
T	.\Template\libraries\CMSIS\core_cm4.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon17::__anon18
TAMPER_STAMP_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^TAMPER_STAMP_IRQHandler           $/;"	l
TAMPER_STAMP_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^TAMPER_STAMP_IRQHandler           $/;"	l
TAMPER_STAMP_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^TAMPER_STAMP_IRQHandler           $/;"	l
TAMPER_STAMP_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^TAMPER_STAMP_IRQHandler$/;"	l
TAMPER_STAMP_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^TAMPER_STAMP_IRQHandler$/;"	l
TAMPER_STAMP_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^TAMPER_STAMP_IRQHandler$/;"	l
TAMPER_STAMP_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    TAMPER_STAMP_IRQn            = 2,      \/*!< tamper and timestamp through EXTI line detect            *\/$/;"	e	enum:IRQn
TAMP_FLT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	439;"	d
TAMP_FREQ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	429;"	d
TAMP_PRCH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	445;"	d
TCMSRAM_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	304;"	d
TCR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t TCR;                     \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register                *\/$/;"	m	struct:__anon25
TDES0_CM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1405;"	d
TDES0_CONT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1402;"	d
TDES1_TB1S	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1412;"	d
TDES1_TB2S	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	1414;"	d
TER	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t TER;                     \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register                 *\/$/;"	m	struct:__anon25
TFQSTAT_CNUM	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	360;"	d
TFQSTAT_TXFS	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	359;"	d
TIMER0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	44;"	d
TIMER0_BRK_TIMER8_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^TIMER0_BRK_TIMER8_IRQHandler    $/;"	l
TIMER0_BRK_TIMER8_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^TIMER0_BRK_TIMER8_IRQHandler    $/;"	l
TIMER0_BRK_TIMER8_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^TIMER0_BRK_TIMER8_IRQHandler    $/;"	l
TIMER0_BRK_TIMER8_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^TIMER0_BRK_TIMER8_IRQHandler    $/;"	l
TIMER0_BRK_TIMER8_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^TIMER0_BRK_TIMER8_IRQHandler    $/;"	l
TIMER0_BRK_TIMER8_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^TIMER0_BRK_TIMER8_IRQHandler    $/;"	l
TIMER0_BRK_TIMER8_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    TIMER0_BRK_TIMER8_IRQn       = 24,     \/*!< TIMER0 break and TIMER8 interrupts                       *\/$/;"	e	enum:IRQn
TIMER0_Channel_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^TIMER0_Channel_IRQHandler        $/;"	l
TIMER0_Channel_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^TIMER0_Channel_IRQHandler        $/;"	l
TIMER0_Channel_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^TIMER0_Channel_IRQHandler        $/;"	l
TIMER0_Channel_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^TIMER0_Channel_IRQHandler         $/;"	l
TIMER0_Channel_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^TIMER0_Channel_IRQHandler         $/;"	l
TIMER0_Channel_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^TIMER0_Channel_IRQHandler         $/;"	l
TIMER0_Channel_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    TIMER0_Channel_IRQn          = 27,     \/*!< TIMER0 channel capture compare interrupt                 *\/$/;"	e	enum:IRQn
TIMER0_TRG_CMT_TIMER10_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^TIMER0_TRG_CMT_TIMER10_IRQHandler $/;"	l
TIMER0_TRG_CMT_TIMER10_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^TIMER0_TRG_CMT_TIMER10_IRQHandler $/;"	l
TIMER0_TRG_CMT_TIMER10_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^TIMER0_TRG_CMT_TIMER10_IRQHandler $/;"	l
TIMER0_TRG_CMT_TIMER10_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^TIMER0_TRG_CMT_TIMER10_IRQHandler $/;"	l
TIMER0_TRG_CMT_TIMER10_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^TIMER0_TRG_CMT_TIMER10_IRQHandler $/;"	l
TIMER0_TRG_CMT_TIMER10_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^TIMER0_TRG_CMT_TIMER10_IRQHandler $/;"	l
TIMER0_TRG_CMT_TIMER10_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    TIMER0_TRG_CMT_TIMER10_IRQn  = 26,     \/*!< TIMER0 trigger and commutation  and TIMER10 interrupts   *\/$/;"	e	enum:IRQn
TIMER0_UP_TIMER9_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^TIMER0_UP_TIMER9_IRQHandler   $/;"	l
TIMER0_UP_TIMER9_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^TIMER0_UP_TIMER9_IRQHandler   $/;"	l
TIMER0_UP_TIMER9_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^TIMER0_UP_TIMER9_IRQHandler   $/;"	l
TIMER0_UP_TIMER9_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^TIMER0_UP_TIMER9_IRQHandler   $/;"	l
TIMER0_UP_TIMER9_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^TIMER0_UP_TIMER9_IRQHandler   $/;"	l
TIMER0_UP_TIMER9_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^TIMER0_UP_TIMER9_IRQHandler   $/;"	l
TIMER0_UP_TIMER9_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    TIMER0_UP_TIMER9_IRQn        = 25,     \/*!< TIMER0 update and TIMER9 interrupts                      *\/$/;"	e	enum:IRQn
TIMER1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	45;"	d
TIMER10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	54;"	d
TIMER10_IRMP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	606;"	d
TIMER10_IRMP_ITI1_RMP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	260;"	d
TIMER10_ITI1_RMP_GPIO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	607;"	d
TIMER10_ITI1_RMP_RTC_HXTAL_DIV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	608;"	d
TIMER11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	55;"	d
TIMER12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	56;"	d
TIMER13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	57;"	d
TIMER1_IRMP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	592;"	d
TIMER1_IRMP_ITI1_RMP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	258;"	d
TIMER1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^TIMER1_IRQHandler             $/;"	l
TIMER1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^TIMER1_IRQHandler             $/;"	l
TIMER1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^TIMER1_IRQHandler             $/;"	l
TIMER1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^TIMER1_IRQHandler                 $/;"	l
TIMER1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^TIMER1_IRQHandler                 $/;"	l
TIMER1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^TIMER1_IRQHandler                 $/;"	l
TIMER1_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    TIMER1_IRQn                  = 28,     \/*!< TIMER1 interrupt                                         *\/$/;"	e	enum:IRQn
TIMER1_ITI1_RMP_ETHERNET_PTP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	594;"	d
TIMER1_ITI1_RMP_TIMER7_TRGO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	593;"	d
TIMER1_ITI1_RMP_USB_FS_SOF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	595;"	d
TIMER1_ITI1_RMP_USB_HS_SOF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	596;"	d
TIMER2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	46;"	d
TIMER2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^TIMER2_IRQHandler                 $/;"	l
TIMER2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^TIMER2_IRQHandler                 $/;"	l
TIMER2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^TIMER2_IRQHandler                 $/;"	l
TIMER2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^TIMER2_IRQHandler$/;"	l
TIMER2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^TIMER2_IRQHandler$/;"	l
TIMER2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^TIMER2_IRQHandler$/;"	l
TIMER2_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    TIMER2_IRQn                  = 29,     \/*!< TIMER2 interrupt                                         *\/$/;"	e	enum:IRQn
TIMER3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	47;"	d
TIMER3_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^TIMER3_IRQHandler                 $/;"	l
TIMER3_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^TIMER3_IRQHandler                 $/;"	l
TIMER3_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^TIMER3_IRQHandler                 $/;"	l
TIMER3_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^TIMER3_IRQHandler                 $/;"	l
TIMER3_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^TIMER3_IRQHandler                 $/;"	l
TIMER3_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^TIMER3_IRQHandler                 $/;"	l
TIMER3_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    TIMER3_IRQn                  = 30,     \/*!< TIMER3 interrupts                                        *\/$/;"	e	enum:IRQn
TIMER4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	48;"	d
TIMER4_CI3_RMP_GPIO	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	600;"	d
TIMER4_CI3_RMP_IRC32K	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	601;"	d
TIMER4_CI3_RMP_LXTAL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	602;"	d
TIMER4_CI3_RMP_RTC_WAKEUP_INT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	603;"	d
TIMER4_IRMP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	599;"	d
TIMER4_IRMP_CI3_RMP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	259;"	d
TIMER4_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^TIMER4_IRQHandler                 $/;"	l
TIMER4_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^TIMER4_IRQHandler                 $/;"	l
TIMER4_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^TIMER4_IRQHandler                 $/;"	l
TIMER4_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^TIMER4_IRQHandler                 $/;"	l
TIMER4_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^TIMER4_IRQHandler                 $/;"	l
TIMER4_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^TIMER4_IRQHandler                 $/;"	l
TIMER4_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    TIMER4_IRQn                  = 50,     \/*!< TIMER4 interrupt                                         *\/$/;"	e	enum:IRQn
TIMER5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	49;"	d
TIMER5_DAC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^TIMER5_DAC_IRQHandler             $/;"	l
TIMER5_DAC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^TIMER5_DAC_IRQHandler             $/;"	l
TIMER5_DAC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^TIMER5_DAC_IRQHandler             $/;"	l
TIMER5_DAC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^TIMER5_DAC_IRQHandler             $/;"	l
TIMER5_DAC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^TIMER5_DAC_IRQHandler             $/;"	l
TIMER5_DAC_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^TIMER5_DAC_IRQHandler             $/;"	l
TIMER5_DAC_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    TIMER5_DAC_IRQn              = 54,     \/*!< TIMER5 and DAC0 DAC1 underrun error interrupts           *\/$/;"	e	enum:IRQn
TIMER6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	50;"	d
TIMER6_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^TIMER6_IRQHandler                $/;"	l
TIMER6_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^TIMER6_IRQHandler                $/;"	l
TIMER6_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^TIMER6_IRQHandler                $/;"	l
TIMER6_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^TIMER6_IRQHandler                $/;"	l
TIMER6_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^TIMER6_IRQHandler                $/;"	l
TIMER6_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^TIMER6_IRQHandler                $/;"	l
TIMER6_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    TIMER6_IRQn                  = 55,     \/*!< TIMER6 interrupt                                         *\/$/;"	e	enum:IRQn
TIMER7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	51;"	d
TIMER7_BRK_TIMER11_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^TIMER7_BRK_TIMER11_IRQHandler   $/;"	l
TIMER7_BRK_TIMER11_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^TIMER7_BRK_TIMER11_IRQHandler   $/;"	l
TIMER7_BRK_TIMER11_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^TIMER7_BRK_TIMER11_IRQHandler   $/;"	l
TIMER7_BRK_TIMER11_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^TIMER7_BRK_TIMER11_IRQHandler   $/;"	l
TIMER7_BRK_TIMER11_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^TIMER7_BRK_TIMER11_IRQHandler   $/;"	l
TIMER7_BRK_TIMER11_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^TIMER7_BRK_TIMER11_IRQHandler   $/;"	l
TIMER7_BRK_TIMER11_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    TIMER7_BRK_TIMER11_IRQn      = 43,     \/*!< TIMER7 break and TIMER11 interrupts                      *\/$/;"	e	enum:IRQn
TIMER7_Channel_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^TIMER7_Channel_IRQHandler         $/;"	l
TIMER7_Channel_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^TIMER7_Channel_IRQHandler         $/;"	l
TIMER7_Channel_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^TIMER7_Channel_IRQHandler         $/;"	l
TIMER7_Channel_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^TIMER7_Channel_IRQHandler         $/;"	l
TIMER7_Channel_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^TIMER7_Channel_IRQHandler         $/;"	l
TIMER7_Channel_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^TIMER7_Channel_IRQHandler         $/;"	l
TIMER7_Channel_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    TIMER7_Channel_IRQn          = 46,     \/*!< TIMER7 channel capture compare interrupt                 *\/$/;"	e	enum:IRQn
TIMER7_TRG_CMT_TIMER13_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^TIMER7_TRG_CMT_TIMER13_IRQHandler $/;"	l
TIMER7_TRG_CMT_TIMER13_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^TIMER7_TRG_CMT_TIMER13_IRQHandler $/;"	l
TIMER7_TRG_CMT_TIMER13_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^TIMER7_TRG_CMT_TIMER13_IRQHandler $/;"	l
TIMER7_TRG_CMT_TIMER13_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^TIMER7_TRG_CMT_TIMER13_IRQHandler $/;"	l
TIMER7_TRG_CMT_TIMER13_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^TIMER7_TRG_CMT_TIMER13_IRQHandler $/;"	l
TIMER7_TRG_CMT_TIMER13_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^TIMER7_TRG_CMT_TIMER13_IRQHandler $/;"	l
TIMER7_TRG_CMT_TIMER13_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    TIMER7_TRG_CMT_TIMER13_IRQn  = 45,     \/*!< TIMER7 trigger and commutation and TIMER13 interrupts    *\/$/;"	e	enum:IRQn
TIMER7_UP_TIMER12_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^TIMER7_UP_TIMER12_IRQHandler  $/;"	l
TIMER7_UP_TIMER12_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^TIMER7_UP_TIMER12_IRQHandler  $/;"	l
TIMER7_UP_TIMER12_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^TIMER7_UP_TIMER12_IRQHandler  $/;"	l
TIMER7_UP_TIMER12_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^TIMER7_UP_TIMER12_IRQHandler  $/;"	l
TIMER7_UP_TIMER12_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^TIMER7_UP_TIMER12_IRQHandler  $/;"	l
TIMER7_UP_TIMER12_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^TIMER7_UP_TIMER12_IRQHandler  $/;"	l
TIMER7_UP_TIMER12_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    TIMER7_UP_TIMER12_IRQn       = 44,     \/*!< TIMER7 update and TIMER12 interrupts                     *\/$/;"	e	enum:IRQn
TIMER8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	52;"	d
TIMER9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	53;"	d
TIMER_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	318;"	d
TIMER_BREAK_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	465;"	d
TIMER_BREAK_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	464;"	d
TIMER_BREAK_POLARITY_HIGH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	450;"	d
TIMER_BREAK_POLARITY_LOW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	449;"	d
TIMER_CAR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	71;"	d
TIMER_CAR_CARL16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	218;"	d
TIMER_CAR_CARL32	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	219;"	d
TIMER_CCHP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	77;"	d
TIMER_CCHP_BRKEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	245;"	d
TIMER_CCHP_BRKP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	246;"	d
TIMER_CCHP_DTCFG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	241;"	d
TIMER_CCHP_IOS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	243;"	d
TIMER_CCHP_OAEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	247;"	d
TIMER_CCHP_POEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	248;"	d
TIMER_CCHP_PROT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	242;"	d
TIMER_CCHP_PROT_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	459;"	d
TIMER_CCHP_PROT_1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	460;"	d
TIMER_CCHP_PROT_2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	461;"	d
TIMER_CCHP_PROT_OFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	458;"	d
TIMER_CCHP_ROS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	244;"	d
TIMER_CCXN_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	479;"	d
TIMER_CCXN_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	478;"	d
TIMER_CCX_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	475;"	d
TIMER_CCX_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	474;"	d
TIMER_CFG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	81;"	d
TIMER_CFG_CHVSEL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	264;"	d
TIMER_CFG_OUTSEL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	263;"	d
TIMER_CH0CV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	73;"	d
TIMER_CH0CV_CH0VAL16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	225;"	d
TIMER_CH0CV_CH0VAL32	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	226;"	d
TIMER_CH1CV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	74;"	d
TIMER_CH1CV_CH1VAL16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	229;"	d
TIMER_CH1CV_CH1VAL32	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	230;"	d
TIMER_CH2CV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	75;"	d
TIMER_CH2CV_CH2VAL16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	233;"	d
TIMER_CH2CV_CH2VAL32	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	234;"	d
TIMER_CH3CV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	76;"	d
TIMER_CH3CV_CH3VAL16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	237;"	d
TIMER_CH3CV_CH3VAL32	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	238;"	d
TIMER_CHCTL0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	66;"	d
TIMER_CHCTL0_CH0CAPFLT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	172;"	d
TIMER_CHCTL0_CH0CAPPSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	171;"	d
TIMER_CHCTL0_CH0COMCEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	164;"	d
TIMER_CHCTL0_CH0COMCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	163;"	d
TIMER_CHCTL0_CH0COMFEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	161;"	d
TIMER_CHCTL0_CH0COMSEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	162;"	d
TIMER_CHCTL0_CH0MS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	160;"	d
TIMER_CHCTL0_CH1CAPFLT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	174;"	d
TIMER_CHCTL0_CH1CAPPSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	173;"	d
TIMER_CHCTL0_CH1COMCEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	169;"	d
TIMER_CHCTL0_CH1COMCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	168;"	d
TIMER_CHCTL0_CH1COMFEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	166;"	d
TIMER_CHCTL0_CH1COMSEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	167;"	d
TIMER_CHCTL0_CH1MS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	165;"	d
TIMER_CHCTL1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	67;"	d
TIMER_CHCTL1_CH2CAPFLT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	190;"	d
TIMER_CHCTL1_CH2CAPPSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	189;"	d
TIMER_CHCTL1_CH2COMCEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	182;"	d
TIMER_CHCTL1_CH2COMCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	181;"	d
TIMER_CHCTL1_CH2COMFEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	179;"	d
TIMER_CHCTL1_CH2COMSEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	180;"	d
TIMER_CHCTL1_CH2MS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	178;"	d
TIMER_CHCTL1_CH3CAPFLT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	192;"	d
TIMER_CHCTL1_CH3CAPPSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	191;"	d
TIMER_CHCTL1_CH3COMCEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	187;"	d
TIMER_CHCTL1_CH3COMCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	186;"	d
TIMER_CHCTL1_CH3COMFEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	184;"	d
TIMER_CHCTL1_CH3COMSEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	185;"	d
TIMER_CHCTL1_CH3MS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	183;"	d
TIMER_CHCTL2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	68;"	d
TIMER_CHCTL2_CH0EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	195;"	d
TIMER_CHCTL2_CH0NEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	197;"	d
TIMER_CHCTL2_CH0NP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	198;"	d
TIMER_CHCTL2_CH0P	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	196;"	d
TIMER_CHCTL2_CH1EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	199;"	d
TIMER_CHCTL2_CH1NEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	201;"	d
TIMER_CHCTL2_CH1NP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	202;"	d
TIMER_CHCTL2_CH1P	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	200;"	d
TIMER_CHCTL2_CH2EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	203;"	d
TIMER_CHCTL2_CH2NEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	205;"	d
TIMER_CHCTL2_CH2NP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	206;"	d
TIMER_CHCTL2_CH2P	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	204;"	d
TIMER_CHCTL2_CH3EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	207;"	d
TIMER_CHCTL2_CH3P	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	208;"	d
TIMER_CHVSEL_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	612;"	d
TIMER_CHVSEL_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	611;"	d
TIMER_CH_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	468;"	d
TIMER_CH_1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	469;"	d
TIMER_CH_2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	470;"	d
TIMER_CH_3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	471;"	d
TIMER_CKDIV_DIV1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	428;"	d
TIMER_CKDIV_DIV2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	429;"	d
TIMER_CKDIV_DIV4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	430;"	d
TIMER_CNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	69;"	d
TIMER_CNT_CNT16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	211;"	d
TIMER_CNT_CNT32	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	212;"	d
TIMER_COUNTER_CENTER_BOTH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	416;"	d
TIMER_COUNTER_CENTER_DOWN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	414;"	d
TIMER_COUNTER_CENTER_UP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	415;"	d
TIMER_COUNTER_DOWN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	424;"	d
TIMER_COUNTER_EDGE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	413;"	d
TIMER_COUNTER_UP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	423;"	d
TIMER_CREP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	72;"	d
TIMER_CREP_CREP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	222;"	d
TIMER_CTL0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	60;"	d
TIMER_CTL0_ARSE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	91;"	d
TIMER_CTL0_CAM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	90;"	d
TIMER_CTL0_CEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	85;"	d
TIMER_CTL0_CKDIV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	92;"	d
TIMER_CTL0_DIR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	89;"	d
TIMER_CTL0_SPM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	88;"	d
TIMER_CTL0_UPDIS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	86;"	d
TIMER_CTL0_UPS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	87;"	d
TIMER_CTL1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	61;"	d
TIMER_CTL1_CCSE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	95;"	d
TIMER_CTL1_CCUC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	96;"	d
TIMER_CTL1_DMAS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	97;"	d
TIMER_CTL1_ISO0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	100;"	d
TIMER_CTL1_ISO0N	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	101;"	d
TIMER_CTL1_ISO1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	102;"	d
TIMER_CTL1_ISO1N	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	103;"	d
TIMER_CTL1_ISO2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	104;"	d
TIMER_CTL1_ISO2N	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	105;"	d
TIMER_CTL1_ISO3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	106;"	d
TIMER_CTL1_MMC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	98;"	d
TIMER_CTL1_TI0S	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	99;"	d
TIMER_DMACFG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	78;"	d
TIMER_DMACFG_DMATA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	251;"	d
TIMER_DMACFG_DMATA_CAR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	370;"	d
TIMER_DMACFG_DMATA_CCHP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	376;"	d
TIMER_DMACFG_DMATA_CH0CV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	372;"	d
TIMER_DMACFG_DMATA_CH1CV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	373;"	d
TIMER_DMACFG_DMATA_CH2CV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	374;"	d
TIMER_DMACFG_DMATA_CH3CV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	375;"	d
TIMER_DMACFG_DMATA_CHCTL0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	365;"	d
TIMER_DMACFG_DMATA_CHCTL1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	366;"	d
TIMER_DMACFG_DMATA_CHCTL2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	367;"	d
TIMER_DMACFG_DMATA_CNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	368;"	d
TIMER_DMACFG_DMATA_CREP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	371;"	d
TIMER_DMACFG_DMATA_CTL0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	359;"	d
TIMER_DMACFG_DMATA_CTL1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	360;"	d
TIMER_DMACFG_DMATA_DMACFG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	377;"	d
TIMER_DMACFG_DMATA_DMAINTEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	362;"	d
TIMER_DMACFG_DMATA_DMATB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	378;"	d
TIMER_DMACFG_DMATA_INTF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	363;"	d
TIMER_DMACFG_DMATA_PSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	369;"	d
TIMER_DMACFG_DMATA_SMCFG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	361;"	d
TIMER_DMACFG_DMATA_SWEVG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	364;"	d
TIMER_DMACFG_DMATC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	252;"	d
TIMER_DMACFG_DMATC_10TRANSFER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	391;"	d
TIMER_DMACFG_DMATC_11TRANSFER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	392;"	d
TIMER_DMACFG_DMATC_12TRANSFER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	393;"	d
TIMER_DMACFG_DMATC_13TRANSFER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	394;"	d
TIMER_DMACFG_DMATC_14TRANSFER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	395;"	d
TIMER_DMACFG_DMATC_15TRANSFER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	396;"	d
TIMER_DMACFG_DMATC_16TRANSFER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	397;"	d
TIMER_DMACFG_DMATC_17TRANSFER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	398;"	d
TIMER_DMACFG_DMATC_18TRANSFER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	399;"	d
TIMER_DMACFG_DMATC_1TRANSFER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	382;"	d
TIMER_DMACFG_DMATC_2TRANSFER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	383;"	d
TIMER_DMACFG_DMATC_3TRANSFER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	384;"	d
TIMER_DMACFG_DMATC_4TRANSFER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	385;"	d
TIMER_DMACFG_DMATC_5TRANSFER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	386;"	d
TIMER_DMACFG_DMATC_6TRANSFER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	387;"	d
TIMER_DMACFG_DMATC_7TRANSFER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	388;"	d
TIMER_DMACFG_DMATC_8TRANSFER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	389;"	d
TIMER_DMACFG_DMATC_9TRANSFER	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	390;"	d
TIMER_DMAINTEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	63;"	d
TIMER_DMAINTEN_BRKIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	125;"	d
TIMER_DMAINTEN_CH0DEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	127;"	d
TIMER_DMAINTEN_CH0IE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	119;"	d
TIMER_DMAINTEN_CH1DEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	128;"	d
TIMER_DMAINTEN_CH1IE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	120;"	d
TIMER_DMAINTEN_CH2DEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	129;"	d
TIMER_DMAINTEN_CH2IE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	121;"	d
TIMER_DMAINTEN_CH3DEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	130;"	d
TIMER_DMAINTEN_CH3IE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	122;"	d
TIMER_DMAINTEN_CMTDEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	131;"	d
TIMER_DMAINTEN_CMTIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	123;"	d
TIMER_DMAINTEN_TRGDEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	132;"	d
TIMER_DMAINTEN_TRGIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	124;"	d
TIMER_DMAINTEN_UPDEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	126;"	d
TIMER_DMAINTEN_UPIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	118;"	d
TIMER_DMAREQUEST_CHANNELEVENT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	355;"	d
TIMER_DMAREQUEST_UPDATEEVENT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	354;"	d
TIMER_DMATB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	79;"	d
TIMER_DMATB_DMATB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	255;"	d
TIMER_DMA_CH0D	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	346;"	d
TIMER_DMA_CH1D	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	347;"	d
TIMER_DMA_CH2D	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	348;"	d
TIMER_DMA_CH3D	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	349;"	d
TIMER_DMA_CMTD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	350;"	d
TIMER_DMA_TRGD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	351;"	d
TIMER_DMA_UPD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	345;"	d
TIMER_ETP_FALLING	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	584;"	d
TIMER_ETP_RISING	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	585;"	d
TIMER_EVENT_SRC_BRKG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	409;"	d
TIMER_EVENT_SRC_CH0G	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	403;"	d
TIMER_EVENT_SRC_CH1G	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	404;"	d
TIMER_EVENT_SRC_CH2G	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	405;"	d
TIMER_EVENT_SRC_CH3G	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	406;"	d
TIMER_EVENT_SRC_CMTG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	407;"	d
TIMER_EVENT_SRC_TRGG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	408;"	d
TIMER_EVENT_SRC_UPG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	402;"	d
TIMER_EXT_TRI_PSC_DIV2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	579;"	d
TIMER_EXT_TRI_PSC_DIV4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	580;"	d
TIMER_EXT_TRI_PSC_DIV8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	581;"	d
TIMER_EXT_TRI_PSC_OFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	578;"	d
TIMER_FLAG_BRK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	328;"	d
TIMER_FLAG_CH0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	322;"	d
TIMER_FLAG_CH0O	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	329;"	d
TIMER_FLAG_CH1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	323;"	d
TIMER_FLAG_CH1O	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	330;"	d
TIMER_FLAG_CH2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	324;"	d
TIMER_FLAG_CH2O	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	331;"	d
TIMER_FLAG_CH3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	325;"	d
TIMER_FLAG_CH3O	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	332;"	d
TIMER_FLAG_CMT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	326;"	d
TIMER_FLAG_TRG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	327;"	d
TIMER_FLAG_UP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	321;"	d
TIMER_HALLINTERFACE_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	589;"	d
TIMER_HALLINTERFACE_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	588;"	d
TIMER_IC_POLARITY_BOTH_EDGE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	526;"	d
TIMER_IC_POLARITY_FALLING	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	525;"	d
TIMER_IC_POLARITY_RISING	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	524;"	d
TIMER_IC_PSC_DIV1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	534;"	d
TIMER_IC_PSC_DIV2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	535;"	d
TIMER_IC_PSC_DIV4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	536;"	d
TIMER_IC_PSC_DIV8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	537;"	d
TIMER_IC_SELECTION_DIRECTTI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	529;"	d
TIMER_IC_SELECTION_INDIRECTTI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	530;"	d
TIMER_IC_SELECTION_ITS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	531;"	d
TIMER_INTF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	64;"	d
TIMER_INTF_BRKIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	142;"	d
TIMER_INTF_CH0IF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	136;"	d
TIMER_INTF_CH0OF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	143;"	d
TIMER_INTF_CH1IF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	137;"	d
TIMER_INTF_CH1OF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	144;"	d
TIMER_INTF_CH2IF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	138;"	d
TIMER_INTF_CH2OF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	145;"	d
TIMER_INTF_CH3IF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	139;"	d
TIMER_INTF_CH3OF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	146;"	d
TIMER_INTF_CMTIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	140;"	d
TIMER_INTF_TRGIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	141;"	d
TIMER_INTF_UPIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	135;"	d
TIMER_INT_BRK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	318;"	d
TIMER_INT_CH0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	312;"	d
TIMER_INT_CH1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	313;"	d
TIMER_INT_CH2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	314;"	d
TIMER_INT_CH3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	315;"	d
TIMER_INT_CMT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	316;"	d
TIMER_INT_FLAG_BRK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	342;"	d
TIMER_INT_FLAG_CH0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	336;"	d
TIMER_INT_FLAG_CH1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	337;"	d
TIMER_INT_FLAG_CH2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	338;"	d
TIMER_INT_FLAG_CH3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	339;"	d
TIMER_INT_FLAG_CMT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	340;"	d
TIMER_INT_FLAG_TRG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	341;"	d
TIMER_INT_FLAG_UP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	335;"	d
TIMER_INT_TRG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	317;"	d
TIMER_INT_UP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	311;"	d
TIMER_IOS_STATE_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	446;"	d
TIMER_IOS_STATE_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	445;"	d
TIMER_IRMP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	80;"	d
TIMER_MASTER_SLAVE_MODE_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	574;"	d
TIMER_MASTER_SLAVE_MODE_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	573;"	d
TIMER_OCN_IDLE_STATE_HIGH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	494;"	d
TIMER_OCN_IDLE_STATE_LOW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	495;"	d
TIMER_OCN_POLARITY_HIGH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	486;"	d
TIMER_OCN_POLARITY_LOW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	487;"	d
TIMER_OC_CLEAR_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	517;"	d
TIMER_OC_CLEAR_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	516;"	d
TIMER_OC_FAST_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	513;"	d
TIMER_OC_FAST_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	512;"	d
TIMER_OC_IDLE_STATE_HIGH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	490;"	d
TIMER_OC_IDLE_STATE_LOW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	491;"	d
TIMER_OC_MODE_ACTIVE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	499;"	d
TIMER_OC_MODE_HIGH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	503;"	d
TIMER_OC_MODE_INACTIVE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	500;"	d
TIMER_OC_MODE_LOW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	502;"	d
TIMER_OC_MODE_PWM0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	504;"	d
TIMER_OC_MODE_PWM1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	505;"	d
TIMER_OC_MODE_TIMING	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	498;"	d
TIMER_OC_MODE_TOGGLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	501;"	d
TIMER_OC_POLARITY_HIGH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	482;"	d
TIMER_OC_POLARITY_LOW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	483;"	d
TIMER_OC_SHADOW_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	509;"	d
TIMER_OC_SHADOW_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	508;"	d
TIMER_OPTION	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    TIMER_OPTION                    = BIT(12),                                      \/*!< configure the frame timer related parameters *\/$/;"	e	enum:__anon57
TIMER_OUTAUTO_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	454;"	d
TIMER_OUTAUTO_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	453;"	d
TIMER_OUTSEL_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	616;"	d
TIMER_OUTSEL_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	615;"	d
TIMER_PSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	70;"	d
TIMER_PSC_PSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	215;"	d
TIMER_PSC_RELOAD_NOW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	419;"	d
TIMER_PSC_RELOAD_UPDATE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	420;"	d
TIMER_QUAD_DECODER_MODE0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	564;"	d
TIMER_QUAD_DECODER_MODE1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	565;"	d
TIMER_QUAD_DECODER_MODE2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	566;"	d
TIMER_ROS_STATE_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	442;"	d
TIMER_ROS_STATE_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	441;"	d
TIMER_SLAVE_MODE_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	563;"	d
TIMER_SLAVE_MODE_EVENT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	569;"	d
TIMER_SLAVE_MODE_EXTERNAL0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	570;"	d
TIMER_SLAVE_MODE_PAUSE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	568;"	d
TIMER_SLAVE_MODE_RESTART	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	567;"	d
TIMER_SMCFG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	62;"	d
TIMER_SMCFG_ETFC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	112;"	d
TIMER_SMCFG_ETP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	115;"	d
TIMER_SMCFG_ETPSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	113;"	d
TIMER_SMCFG_MSM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	111;"	d
TIMER_SMCFG_SMC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	109;"	d
TIMER_SMCFG_SMC1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	114;"	d
TIMER_SMCFG_TRGS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	110;"	d
TIMER_SMCFG_TRGSEL_CI0FE0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	546;"	d
TIMER_SMCFG_TRGSEL_CI0F_ED	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	545;"	d
TIMER_SMCFG_TRGSEL_CI1FE1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	547;"	d
TIMER_SMCFG_TRGSEL_ETIFP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	548;"	d
TIMER_SMCFG_TRGSEL_ITI0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	541;"	d
TIMER_SMCFG_TRGSEL_ITI1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	542;"	d
TIMER_SMCFG_TRGSEL_ITI2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	543;"	d
TIMER_SMCFG_TRGSEL_ITI3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	544;"	d
TIMER_SP_MODE_REPETITIVE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	434;"	d
TIMER_SP_MODE_SINGLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	433;"	d
TIMER_SWEVG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	65;"	d
TIMER_SWEVG_BRKG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	156;"	d
TIMER_SWEVG_CH0G	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	150;"	d
TIMER_SWEVG_CH1G	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	151;"	d
TIMER_SWEVG_CH2G	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	152;"	d
TIMER_SWEVG_CH3G	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	153;"	d
TIMER_SWEVG_CMTG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	154;"	d
TIMER_SWEVG_TRGG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	155;"	d
TIMER_SWEVG_UPG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	149;"	d
TIMER_TRI_OUT_SRC_CH0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	555;"	d
TIMER_TRI_OUT_SRC_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	553;"	d
TIMER_TRI_OUT_SRC_O0CPRE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	556;"	d
TIMER_TRI_OUT_SRC_O1CPRE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	557;"	d
TIMER_TRI_OUT_SRC_O2CPRE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	558;"	d
TIMER_TRI_OUT_SRC_O3CPRE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	559;"	d
TIMER_TRI_OUT_SRC_RESET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	552;"	d
TIMER_TRI_OUT_SRC_UPDATE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	554;"	d
TIMER_UPDATECTL_CCU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	520;"	d
TIMER_UPDATECTL_CCUTRI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	521;"	d
TIMER_UPDATE_SRC_GLOBAL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	438;"	d
TIMER_UPDATE_SRC_REGULAR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	437;"	d
TIME_HR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	293;"	d
TIME_MN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	290;"	d
TIME_SC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	287;"	d
TLI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	44;"	d
TLI_ASZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	52;"	d
TLI_ASZ_HASZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	87;"	d
TLI_ASZ_VASZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	86;"	d
TLI_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	333;"	d
TLI_BGC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	56;"	d
TLI_BGC_BVB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	109;"	d
TLI_BGC_BVG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	110;"	d
TLI_BGC_BVR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	111;"	d
TLI_BPSZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	51;"	d
TLI_BPSZ_HBPSZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	83;"	d
TLI_BPSZ_VBPSZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	82;"	d
TLI_CPPOS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	61;"	d
TLI_CPPOS_HPOS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	136;"	d
TLI_CPPOS_VPOS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	135;"	d
TLI_CTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	54;"	d
TLI_CTL_BDB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	95;"	d
TLI_CTL_CLKPS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	99;"	d
TLI_CTL_DEPS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	100;"	d
TLI_CTL_DFEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	98;"	d
TLI_CTL_GDB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	96;"	d
TLI_CTL_HPPS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	102;"	d
TLI_CTL_RDB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	97;"	d
TLI_CTL_TLIEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	94;"	d
TLI_CTL_VPPS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	101;"	d
TLI_DEFAULT_VALUE	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_tli.c	40;"	d	file:
TLI_DE_ACTLIVE_HIGHT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	298;"	d
TLI_DE_ACTLIVE_LOW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	297;"	d
TLI_DITHER_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	281;"	d
TLI_DITHER_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	282;"	d
TLI_ER_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^TLI_ER_IRQHandler                 $/;"	l
TLI_ER_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^TLI_ER_IRQHandler                 $/;"	l
TLI_ER_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    TLI_ER_IRQn                  = 89,     \/*!< TLI error interrupt                                      *\/$/;"	e	enum:IRQn
TLI_FLAG_FE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	260;"	d
TLI_FLAG_HDE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	256;"	d
TLI_FLAG_HS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	258;"	d
TLI_FLAG_LCR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	262;"	d
TLI_FLAG_LM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	259;"	d
TLI_FLAG_TE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	261;"	d
TLI_FLAG_VDE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	255;"	d
TLI_FLAG_VS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	257;"	d
TLI_FRAME_BLANK_RELOAD_EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	277;"	d
TLI_HSYN_ACTLIVE_HIGHT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	286;"	d
TLI_HSYN_ACTLIVE_LOW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	285;"	d
TLI_INTC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	59;"	d
TLI_INTC_FEC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	127;"	d
TLI_INTC_LCRC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	129;"	d
TLI_INTC_LMC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	126;"	d
TLI_INTC_TEC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	128;"	d
TLI_INTEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	57;"	d
TLI_INTEN_FEIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	115;"	d
TLI_INTEN_LCRIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	117;"	d
TLI_INTEN_LMIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	114;"	d
TLI_INTEN_TEIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	116;"	d
TLI_INTF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	58;"	d
TLI_INTF_FEF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	121;"	d
TLI_INTF_LCRF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	123;"	d
TLI_INTF_LMF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	120;"	d
TLI_INTF_TEF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	122;"	d
TLI_INT_FE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	266;"	d
TLI_INT_FLAG_FE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	272;"	d
TLI_INT_FLAG_LCR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	274;"	d
TLI_INT_FLAG_LM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	271;"	d
TLI_INT_FLAG_TE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	273;"	d
TLI_INT_LCR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	268;"	d
TLI_INT_LM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	265;"	d
TLI_INT_TE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	267;"	d
TLI_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^TLI_IRQHandler                    $/;"	l
TLI_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^TLI_IRQHandler                    $/;"	l
TLI_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    TLI_IRQn                     = 88,     \/*!< TLI interrupt                                            *\/$/;"	e	enum:IRQn
TLI_LM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	60;"	d
TLI_LM_LM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	132;"	d
TLI_LxBLEND	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	70;"	d
TLI_LxBLEND_ACF1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	176;"	d
TLI_LxBLEND_ACF2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	175;"	d
TLI_LxCKEY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	66;"	d
TLI_LxCKEY_CKEYB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	158;"	d
TLI_LxCKEY_CKEYG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	159;"	d
TLI_LxCKEY_CKEYR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	160;"	d
TLI_LxCTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	63;"	d
TLI_LxCTL_CKEYEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	146;"	d
TLI_LxCTL_LEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	145;"	d
TLI_LxCTL_LUTEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	147;"	d
TLI_LxDC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	69;"	d
TLI_LxDC_DCA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	172;"	d
TLI_LxDC_DCB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	169;"	d
TLI_LxDC_DCG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	170;"	d
TLI_LxDC_DCR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	171;"	d
TLI_LxFBADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	71;"	d
TLI_LxFBADDR_FBADD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	179;"	d
TLI_LxFLLEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	72;"	d
TLI_LxFLLEN_FLL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	182;"	d
TLI_LxFLLEN_STDOFF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	183;"	d
TLI_LxFTLN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	73;"	d
TLI_LxFTLN_FTLN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	186;"	d
TLI_LxHPOS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	64;"	d
TLI_LxHPOS_WLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	150;"	d
TLI_LxHPOS_WRP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	151;"	d
TLI_LxLUT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	74;"	d
TLI_LxLUT_TADD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	192;"	d
TLI_LxLUT_TB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	189;"	d
TLI_LxLUT_TG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	190;"	d
TLI_LxLUT_TR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	191;"	d
TLI_LxPPF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	67;"	d
TLI_LxPPF_PPF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	163;"	d
TLI_LxSA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	68;"	d
TLI_LxSA_SA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	166;"	d
TLI_LxVPOS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	65;"	d
TLI_LxVPOS_WBP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	155;"	d
TLI_LxVPOS_WTP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	154;"	d
TLI_OPAQUE_VALUE	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_tli.c	41;"	d	file:
TLI_PIXEL_CLOCK_INVERTEDTLI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	294;"	d
TLI_PIXEL_CLOCK_TLI	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	293;"	d
TLI_REQUEST_RELOAD_EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	278;"	d
TLI_RL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	55;"	d
TLI_RL_FBR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	106;"	d
TLI_RL_RQR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	105;"	d
TLI_SPSZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	50;"	d
TLI_SPSZ_HPSZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	79;"	d
TLI_SPSZ_VPSZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	78;"	d
TLI_STAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	62;"	d
TLI_STAT_HDE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	140;"	d
TLI_STAT_HS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	142;"	d
TLI_STAT_VDE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	139;"	d
TLI_STAT_VS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	141;"	d
TLI_TSZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	53;"	d
TLI_TSZ_HTSZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	91;"	d
TLI_TSZ_VTSZ	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	90;"	d
TLI_VSYN_ACTLIVE_HIGHT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	290;"	d
TLI_VSYN_ACTLIVE_LOW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	289;"	d
TMDATA0_DB0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	507;"	d
TMDATA0_DB1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	510;"	d
TMDATA0_DB2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	513;"	d
TMDATA0_DB3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	516;"	d
TMDATA1_DB4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	519;"	d
TMDATA1_DB5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	522;"	d
TMDATA1_DB6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	525;"	d
TMDATA1_DB7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	528;"	d
TMI_EFID	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	501;"	d
TMI_SFID	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	504;"	d
TOTAL_OUT_BUF_SIZE	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	50;"	d
TPI	.\Template\libraries\CMSIS\core_cm4.h	1406;"	d
TPI_ACPR_PRESCALER_Msk	.\Template\libraries\CMSIS\core_cm4.h	967;"	d
TPI_ACPR_PRESCALER_Pos	.\Template\libraries\CMSIS\core_cm4.h	966;"	d
TPI_BASE	.\Template\libraries\CMSIS\core_cm4.h	1394;"	d
TPI_DEVID_AsynClkIn_Msk	.\Template\libraries\CMSIS\core_cm4.h	1067;"	d
TPI_DEVID_AsynClkIn_Pos	.\Template\libraries\CMSIS\core_cm4.h	1066;"	d
TPI_DEVID_MANCVALID_Msk	.\Template\libraries\CMSIS\core_cm4.h	1058;"	d
TPI_DEVID_MANCVALID_Pos	.\Template\libraries\CMSIS\core_cm4.h	1057;"	d
TPI_DEVID_MinBufSz_Msk	.\Template\libraries\CMSIS\core_cm4.h	1064;"	d
TPI_DEVID_MinBufSz_Pos	.\Template\libraries\CMSIS\core_cm4.h	1063;"	d
TPI_DEVID_NRZVALID_Msk	.\Template\libraries\CMSIS\core_cm4.h	1055;"	d
TPI_DEVID_NRZVALID_Pos	.\Template\libraries\CMSIS\core_cm4.h	1054;"	d
TPI_DEVID_NrTraceInput_Msk	.\Template\libraries\CMSIS\core_cm4.h	1070;"	d
TPI_DEVID_NrTraceInput_Pos	.\Template\libraries\CMSIS\core_cm4.h	1069;"	d
TPI_DEVID_PTINVALID_Msk	.\Template\libraries\CMSIS\core_cm4.h	1061;"	d
TPI_DEVID_PTINVALID_Pos	.\Template\libraries\CMSIS\core_cm4.h	1060;"	d
TPI_DEVTYPE_MajorType_Msk	.\Template\libraries\CMSIS\core_cm4.h	1077;"	d
TPI_DEVTYPE_MajorType_Pos	.\Template\libraries\CMSIS\core_cm4.h	1076;"	d
TPI_DEVTYPE_SubType_Msk	.\Template\libraries\CMSIS\core_cm4.h	1074;"	d
TPI_DEVTYPE_SubType_Pos	.\Template\libraries\CMSIS\core_cm4.h	1073;"	d
TPI_FFCR_EnFCont_Msk	.\Template\libraries\CMSIS\core_cm4.h	991;"	d
TPI_FFCR_EnFCont_Pos	.\Template\libraries\CMSIS\core_cm4.h	990;"	d
TPI_FFCR_TrigIn_Msk	.\Template\libraries\CMSIS\core_cm4.h	988;"	d
TPI_FFCR_TrigIn_Pos	.\Template\libraries\CMSIS\core_cm4.h	987;"	d
TPI_FFSR_FlInProg_Msk	.\Template\libraries\CMSIS\core_cm4.h	984;"	d
TPI_FFSR_FlInProg_Pos	.\Template\libraries\CMSIS\core_cm4.h	983;"	d
TPI_FFSR_FtNonStop_Msk	.\Template\libraries\CMSIS\core_cm4.h	975;"	d
TPI_FFSR_FtNonStop_Pos	.\Template\libraries\CMSIS\core_cm4.h	974;"	d
TPI_FFSR_FtStopped_Msk	.\Template\libraries\CMSIS\core_cm4.h	981;"	d
TPI_FFSR_FtStopped_Pos	.\Template\libraries\CMSIS\core_cm4.h	980;"	d
TPI_FFSR_TCPresent_Msk	.\Template\libraries\CMSIS\core_cm4.h	978;"	d
TPI_FFSR_TCPresent_Pos	.\Template\libraries\CMSIS\core_cm4.h	977;"	d
TPI_FIFO0_ETM0_Msk	.\Template\libraries\CMSIS\core_cm4.h	1017;"	d
TPI_FIFO0_ETM0_Pos	.\Template\libraries\CMSIS\core_cm4.h	1016;"	d
TPI_FIFO0_ETM1_Msk	.\Template\libraries\CMSIS\core_cm4.h	1014;"	d
TPI_FIFO0_ETM1_Pos	.\Template\libraries\CMSIS\core_cm4.h	1013;"	d
TPI_FIFO0_ETM2_Msk	.\Template\libraries\CMSIS\core_cm4.h	1011;"	d
TPI_FIFO0_ETM2_Pos	.\Template\libraries\CMSIS\core_cm4.h	1010;"	d
TPI_FIFO0_ETM_ATVALID_Msk	.\Template\libraries\CMSIS\core_cm4.h	1005;"	d
TPI_FIFO0_ETM_ATVALID_Pos	.\Template\libraries\CMSIS\core_cm4.h	1004;"	d
TPI_FIFO0_ETM_bytecount_Msk	.\Template\libraries\CMSIS\core_cm4.h	1008;"	d
TPI_FIFO0_ETM_bytecount_Pos	.\Template\libraries\CMSIS\core_cm4.h	1007;"	d
TPI_FIFO0_ITM_ATVALID_Msk	.\Template\libraries\CMSIS\core_cm4.h	999;"	d
TPI_FIFO0_ITM_ATVALID_Pos	.\Template\libraries\CMSIS\core_cm4.h	998;"	d
TPI_FIFO0_ITM_bytecount_Msk	.\Template\libraries\CMSIS\core_cm4.h	1002;"	d
TPI_FIFO0_ITM_bytecount_Pos	.\Template\libraries\CMSIS\core_cm4.h	1001;"	d
TPI_FIFO1_ETM_ATVALID_Msk	.\Template\libraries\CMSIS\core_cm4.h	1031;"	d
TPI_FIFO1_ETM_ATVALID_Pos	.\Template\libraries\CMSIS\core_cm4.h	1030;"	d
TPI_FIFO1_ETM_bytecount_Msk	.\Template\libraries\CMSIS\core_cm4.h	1034;"	d
TPI_FIFO1_ETM_bytecount_Pos	.\Template\libraries\CMSIS\core_cm4.h	1033;"	d
TPI_FIFO1_ITM0_Msk	.\Template\libraries\CMSIS\core_cm4.h	1043;"	d
TPI_FIFO1_ITM0_Pos	.\Template\libraries\CMSIS\core_cm4.h	1042;"	d
TPI_FIFO1_ITM1_Msk	.\Template\libraries\CMSIS\core_cm4.h	1040;"	d
TPI_FIFO1_ITM1_Pos	.\Template\libraries\CMSIS\core_cm4.h	1039;"	d
TPI_FIFO1_ITM2_Msk	.\Template\libraries\CMSIS\core_cm4.h	1037;"	d
TPI_FIFO1_ITM2_Pos	.\Template\libraries\CMSIS\core_cm4.h	1036;"	d
TPI_FIFO1_ITM_ATVALID_Msk	.\Template\libraries\CMSIS\core_cm4.h	1025;"	d
TPI_FIFO1_ITM_ATVALID_Pos	.\Template\libraries\CMSIS\core_cm4.h	1024;"	d
TPI_FIFO1_ITM_bytecount_Msk	.\Template\libraries\CMSIS\core_cm4.h	1028;"	d
TPI_FIFO1_ITM_bytecount_Pos	.\Template\libraries\CMSIS\core_cm4.h	1027;"	d
TPI_ITATBCTR0_ATREADY_Msk	.\Template\libraries\CMSIS\core_cm4.h	1047;"	d
TPI_ITATBCTR0_ATREADY_Pos	.\Template\libraries\CMSIS\core_cm4.h	1046;"	d
TPI_ITATBCTR2_ATREADY_Msk	.\Template\libraries\CMSIS\core_cm4.h	1021;"	d
TPI_ITATBCTR2_ATREADY_Pos	.\Template\libraries\CMSIS\core_cm4.h	1020;"	d
TPI_ITCTRL_Mode_Msk	.\Template\libraries\CMSIS\core_cm4.h	1051;"	d
TPI_ITCTRL_Mode_Pos	.\Template\libraries\CMSIS\core_cm4.h	1050;"	d
TPI_SPPR_TXMODE_Msk	.\Template\libraries\CMSIS\core_cm4.h	971;"	d
TPI_SPPR_TXMODE_Pos	.\Template\libraries\CMSIS\core_cm4.h	970;"	d
TPI_TRIGGER_TRIGGER_Msk	.\Template\libraries\CMSIS\core_cm4.h	995;"	d
TPI_TRIGGER_TRIGGER_Pos	.\Template\libraries\CMSIS\core_cm4.h	994;"	d
TPI_Type	.\Template\libraries\CMSIS\core_cm4.h	/^} TPI_Type;$/;"	t	typeref:struct:__anon28
TPR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t TPR;                     \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Register              *\/$/;"	m	struct:__anon25
TRIGGER	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t TRIGGER;                 \/*!< Offset: 0xEE8 (R\/ )  TRIGGER *\/$/;"	m	struct:__anon28
TRNG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_trng.h	44;"	d
TRNG_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	352;"	d
TRNG_CTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_trng.h	47;"	d
TRNG_CTL_TRNGEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_trng.h	53;"	d
TRNG_CTL_TRNGIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_trng.h	54;"	d
TRNG_DATA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_trng.h	49;"	d
TRNG_DATA_TRNGDATA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_trng.h	64;"	d
TRNG_FLAG_CECS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_trng.h	/^    TRNG_FLAG_CECS = TRNG_STAT_CECS,                           \/*!< clock error current status *\/$/;"	e	enum:__anon115
TRNG_FLAG_DRDY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_trng.h	/^    TRNG_FLAG_DRDY = TRNG_STAT_DRDY,                           \/*!< random Data ready status *\/$/;"	e	enum:__anon115
TRNG_FLAG_SECS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_trng.h	/^    TRNG_FLAG_SECS = TRNG_STAT_SECS                            \/*!< seed error current status *\/$/;"	e	enum:__anon115
TRNG_INT_FLAG_CEIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_trng.h	/^    TRNG_INT_FLAG_CEIF = TRNG_STAT_CEIF,                       \/*!< clock error interrupt flag *\/$/;"	e	enum:__anon116
TRNG_INT_FLAG_SEIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_trng.h	/^    TRNG_INT_FLAG_SEIF = TRNG_STAT_SEIF                        \/*!< seed error interrupt flag *\/$/;"	e	enum:__anon116
TRNG_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^TRNG_IRQHandler                  $/;"	l
TRNG_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^TRNG_IRQHandler                  $/;"	l
TRNG_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^TRNG_IRQHandler                  $/;"	l
TRNG_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^TRNG_IRQHandler                  $/;"	l
TRNG_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^TRNG_IRQHandler                  $/;"	l
TRNG_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^TRNG_IRQHandler                  $/;"	l
TRNG_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    TRNG_IRQn                    = 80,     \/*!< TRNG interrupt                                           *\/$/;"	e	enum:IRQn
TRNG_STAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_trng.h	48;"	d
TRNG_STAT_CECS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_trng.h	58;"	d
TRNG_STAT_CEIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_trng.h	60;"	d
TRNG_STAT_DRDY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_trng.h	57;"	d
TRNG_STAT_SECS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_trng.h	59;"	d
TRNG_STAT_SEIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_trng.h	61;"	d
TSTAT_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	327;"	d
TTS_HR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	402;"	d
TTS_MN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	399;"	d
TTS_SC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	396;"	d
TXDESC_BUFFER_1_ADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    TXDESC_BUFFER_1_ADDR,                                                           \/*!< transmit frame buffer 1 address *\/$/;"	e	enum:__anon66
TXDESC_COLLISION_COUNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    TXDESC_COLLISION_COUNT,                                                         \/*!< the number of collisions occurred before the frame was transmitted *\/$/;"	e	enum:__anon66
TYPE	.\Template\libraries\CMSIS\core_cm4.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon29
UART3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	46;"	d
UART3_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^UART3_IRQHandler                  $/;"	l
UART3_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^UART3_IRQHandler                  $/;"	l
UART3_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^UART3_IRQHandler                  $/;"	l
UART3_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^UART3_IRQHandler                  $/;"	l
UART3_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^UART3_IRQHandler                  $/;"	l
UART3_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^UART3_IRQHandler                  $/;"	l
UART3_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    UART3_IRQn                   = 52,     \/*!< UART3 interrupt                                          *\/$/;"	e	enum:IRQn
UART4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	47;"	d
UART4_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^UART4_IRQHandler                  $/;"	l
UART4_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^UART4_IRQHandler                  $/;"	l
UART4_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^UART4_IRQHandler                  $/;"	l
UART4_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^UART4_IRQHandler                  $/;"	l
UART4_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^UART4_IRQHandler                  $/;"	l
UART4_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^UART4_IRQHandler                  $/;"	l
UART4_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    UART4_IRQn                   = 53,     \/*!< UART4 interrupt                                          *\/$/;"	e	enum:IRQn
UART6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	48;"	d
UART6_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^UART6_IRQHandler                  $/;"	l
UART6_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^UART6_IRQHandler                  $/;"	l
UART6_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    UART6_IRQn                   = 82,     \/*!< UART6 interrupt                                          *\/$/;"	e	enum:IRQn
UART7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	49;"	d
UART7_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^UART7_IRQHandler                  $/;"	l
UART7_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^UART7_IRQHandler                  $/;"	l
UART7_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    UART7_IRQn                   = 83,     \/*!< UART7 interrupt                                          *\/$/;"	e	enum:IRQn
UNIT_ATTENTION	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	/^    UNIT_ATTENTION,$/;"	e	enum:sense_state
UNLOCK_KEY0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	141;"	d
UNLOCK_KEY1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	142;"	d
UNLOCK_PE_KEY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	143;"	d
UNRECOVERED_READ_ERROR	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	82;"	d
UP_CHARGE	.\Template\bsp\airsac\bsp_airsac.h	/^		UP_CHARGE,$/;"	e	enum:__anon2
URB_DONE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    URB_DONE,$/;"	e	enum:_usb_urb_state
URB_ERROR	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    URB_ERROR,$/;"	e	enum:_usb_urb_state
URB_IDLE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    URB_IDLE = 0U,$/;"	e	enum:_usb_urb_state
URB_NOTREADY	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    URB_NOTREADY,$/;"	e	enum:_usb_urb_state
URB_PING	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    URB_PING$/;"	e	enum:_usb_urb_state
URB_STALL	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    URB_STALL,$/;"	e	enum:_usb_urb_state
USART0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	50;"	d
USART0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^USART0_IRQHandler                 $/;"	l
USART0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^USART0_IRQHandler                 $/;"	l
USART0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^USART0_IRQHandler                 $/;"	l
USART0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^USART0_IRQHandler                 $/;"	l
USART0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^USART0_IRQHandler                 $/;"	l
USART0_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^USART0_IRQHandler                 $/;"	l
USART0_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    USART0_IRQn                  = 37,     \/*!< USART0 interrupt                                         *\/$/;"	e	enum:IRQn
USART1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	44;"	d
USART1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^USART1_IRQHandler                 $/;"	l
USART1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^USART1_IRQHandler                 $/;"	l
USART1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^USART1_IRQHandler                 $/;"	l
USART1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^USART1_IRQHandler                 $/;"	l
USART1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^USART1_IRQHandler                 $/;"	l
USART1_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^USART1_IRQHandler                 $/;"	l
USART1_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    USART1_IRQn                  = 38,     \/*!< USART1 interrupt                                         *\/$/;"	e	enum:IRQn
USART2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	45;"	d
USART2_IRQHandler	.\Template\bsp\uart\bsp_uart.c	/^void USART2_IRQHandler()$/;"	f
USART2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^USART2_IRQHandler                $/;"	l
USART2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^USART2_IRQHandler                $/;"	l
USART2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^USART2_IRQHandler                $/;"	l
USART2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^USART2_IRQHandler                $/;"	l
USART2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^USART2_IRQHandler                $/;"	l
USART2_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^USART2_IRQHandler                $/;"	l
USART2_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    USART2_IRQn                  = 39,     \/*!< USART2 interrupt                                         *\/$/;"	e	enum:IRQn
USART5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	51;"	d
USART5_IRQHandler	.\Template\bsp\uart\bsp_uart.c	/^void USART5_IRQHandler()$/;"	f
USART5_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^USART5_IRQHandler                 $/;"	l
USART5_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^USART5_IRQHandler                 $/;"	l
USART5_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^USART5_IRQHandler                 $/;"	l
USART5_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^USART5_IRQHandler                 $/;"	l
USART5_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^USART5_IRQHandler                 $/;"	l
USART5_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^USART5_IRQHandler                 $/;"	l
USART5_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    USART5_IRQn                  = 71,     \/*!< USART5 interrupt                                         *\/$/;"	e	enum:IRQn
USART5_RX_BUFFER_SIZE	.\Template\bsp\uart\bsp_uart.c	11;"	d	file:
USART_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	324;"	d
USART_BAUD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	56;"	d
USART_BAUD_FRADIV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	83;"	d
USART_BAUD_INTDIV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	84;"	d
USART_BCM_EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	345;"	d
USART_BCM_NONE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	344;"	d
USART_BIT_POS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	161;"	d
USART_BIT_POS2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	165;"	d
USART_CHC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	64;"	d
USART_CHC_BCM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	154;"	d
USART_CHC_EPERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	155;"	d
USART_CHC_HCM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	152;"	d
USART_CHC_PCM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	153;"	d
USART_CHC_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	174;"	d
USART_CLEN_EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	295;"	d
USART_CLEN_NONE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	294;"	d
USART_CPH_1CK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	299;"	d
USART_CPH_2CK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	300;"	d
USART_CPL_HIGH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	305;"	d
USART_CPL_LOW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	304;"	d
USART_CTL0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	57;"	d
USART_CTL0_IDLEIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	91;"	d
USART_CTL0_OVSMOD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	101;"	d
USART_CTL0_PCEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	97;"	d
USART_CTL0_PERRIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	95;"	d
USART_CTL0_PM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	96;"	d
USART_CTL0_RBNEIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	92;"	d
USART_CTL0_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	170;"	d
USART_CTL0_REN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	89;"	d
USART_CTL0_RWU	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	88;"	d
USART_CTL0_SBKCMD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	87;"	d
USART_CTL0_TBEIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	94;"	d
USART_CTL0_TCIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	93;"	d
USART_CTL0_TEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	90;"	d
USART_CTL0_UEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	100;"	d
USART_CTL0_WL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	99;"	d
USART_CTL0_WM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	98;"	d
USART_CTL1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	58;"	d
USART_CTL1_ADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	104;"	d
USART_CTL1_CKEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	110;"	d
USART_CTL1_CLEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	107;"	d
USART_CTL1_CPH	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	108;"	d
USART_CTL1_CPL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	109;"	d
USART_CTL1_LBDIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	106;"	d
USART_CTL1_LBLEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	105;"	d
USART_CTL1_LMEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	112;"	d
USART_CTL1_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	171;"	d
USART_CTL1_STB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	111;"	d
USART_CTL2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	59;"	d
USART_CTL2_CTSEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	124;"	d
USART_CTL2_CTSIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	125;"	d
USART_CTL2_DENR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	121;"	d
USART_CTL2_DENT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	122;"	d
USART_CTL2_ERRIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	115;"	d
USART_CTL2_HDEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	118;"	d
USART_CTL2_IREN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	116;"	d
USART_CTL2_IRLP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	117;"	d
USART_CTL2_NKEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	119;"	d
USART_CTL2_OSB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	126;"	d
USART_CTL2_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	172;"	d
USART_CTL2_RTSEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	123;"	d
USART_CTL2_SCEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	120;"	d
USART_CTL3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	61;"	d
USART_CTL3_DINV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	139;"	d
USART_CTL3_EBIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	136;"	d
USART_CTL3_MSBF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	140;"	d
USART_CTL3_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	173;"	d
USART_CTL3_RINV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	137;"	d
USART_CTL3_RTEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	133;"	d
USART_CTL3_RTIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	135;"	d
USART_CTL3_SCRTNUM	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	134;"	d
USART_CTL3_TINV	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	138;"	d
USART_CTS_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	325;"	d
USART_CTS_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	324;"	d
USART_DATA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	55;"	d
USART_DATA_DATA	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	80;"	d
USART_DINV_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_DINV_DISABLE,                            \/*!< data bit level not inversion *\/$/;"	e	enum:__anon120
USART_DINV_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_DINV_ENABLE,                             \/*!< data bit level inversion *\/$/;"	e	enum:__anon120
USART_FLAG_BSY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_FLAG_BSY = USART_REGIDX_BIT(USART_STAT1_REG_OFFSET, 16U),     \/*!< busy flag *\/$/;"	e	enum:__anon117
USART_FLAG_CTS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_FLAG_CTS = USART_REGIDX_BIT(USART_STAT0_REG_OFFSET, 9U),      \/*!< CTS change flag *\/$/;"	e	enum:__anon117
USART_FLAG_EB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_FLAG_EB = USART_REGIDX_BIT(USART_STAT1_REG_OFFSET, 12U),      \/*!< end of block flag *\/$/;"	e	enum:__anon117
USART_FLAG_EPERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_FLAG_EPERR = USART_REGIDX_BIT(USART_CHC_REG_OFFSET, 8U),      \/*!< early parity error flag *\/$/;"	e	enum:__anon117
USART_FLAG_FERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_FLAG_FERR = USART_REGIDX_BIT(USART_STAT0_REG_OFFSET, 1U),     \/*!< frame error flag *\/$/;"	e	enum:__anon117
USART_FLAG_IDLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_FLAG_IDLE = USART_REGIDX_BIT(USART_STAT0_REG_OFFSET, 4U),     \/*!< IDLE frame detected flag *\/$/;"	e	enum:__anon117
USART_FLAG_LBD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_FLAG_LBD = USART_REGIDX_BIT(USART_STAT0_REG_OFFSET, 8U),      \/*!< LIN break detected flag *\/$/;"	e	enum:__anon117
USART_FLAG_NERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_FLAG_NERR = USART_REGIDX_BIT(USART_STAT0_REG_OFFSET, 2U),     \/*!< noise error flag *\/$/;"	e	enum:__anon117
USART_FLAG_ORERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_FLAG_ORERR = USART_REGIDX_BIT(USART_STAT0_REG_OFFSET, 3U),    \/*!< overrun error *\/$/;"	e	enum:__anon117
USART_FLAG_PERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_FLAG_PERR = USART_REGIDX_BIT(USART_STAT0_REG_OFFSET, 0U),     \/*!< parity error flag *\/$/;"	e	enum:__anon117
USART_FLAG_RBNE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_FLAG_RBNE = USART_REGIDX_BIT(USART_STAT0_REG_OFFSET, 5U),     \/*!< read data buffer not empty *\/$/;"	e	enum:__anon117
USART_FLAG_RT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_FLAG_RT = USART_REGIDX_BIT(USART_STAT1_REG_OFFSET, 11U),      \/*!< receiver timeout flag *\/$/;"	e	enum:__anon117
USART_FLAG_TBE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_FLAG_TBE = USART_REGIDX_BIT(USART_STAT0_REG_OFFSET, 7U),      \/*!< transmit data buffer empty *\/$/;"	e	enum:__anon117
USART_FLAG_TC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_FLAG_TC = USART_REGIDX_BIT(USART_STAT0_REG_OFFSET, 6U),       \/*!< transmission complete *\/$/;"	e	enum:__anon117
USART_GP	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	60;"	d
USART_GP_GUAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	130;"	d
USART_GP_PSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	129;"	d
USART_HCM_EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	355;"	d
USART_HCM_NONE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	354;"	d
USART_INT_CTS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_INT_CTS = USART_REGIDX_BIT(USART_CTL2_REG_OFFSET, 10U),      \/*!< CTS interrupt *\/$/;"	e	enum:__anon119
USART_INT_EB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_INT_EB = USART_REGIDX_BIT(USART_CTL3_REG_OFFSET, 5U),        \/*!< interrupt enable bit of end of block event *\/$/;"	e	enum:__anon119
USART_INT_ERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_INT_ERR = USART_REGIDX_BIT(USART_CTL2_REG_OFFSET, 0U),       \/*!< error interrupt *\/$/;"	e	enum:__anon119
USART_INT_FLAG_CTS	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_INT_FLAG_CTS = USART_REGIDX_BIT2(USART_CTL2_REG_OFFSET, 10U, USART_STAT0_REG_OFFSET, 9U),       \/*!< CTS interrupt and flag *\/$/;"	e	enum:__anon118
USART_INT_FLAG_EB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_INT_FLAG_EB = USART_REGIDX_BIT2(USART_CTL3_REG_OFFSET, 5U, USART_STAT1_REG_OFFSET, 12U),        \/*!< interrupt enable bit of end of block event and flag *\/$/;"	e	enum:__anon118
USART_INT_FLAG_ERR_FERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_INT_FLAG_ERR_FERR = USART_REGIDX_BIT2(USART_CTL2_REG_OFFSET, 0U, USART_STAT0_REG_OFFSET, 1U),   \/*!< error interrupt and frame error flag *\/$/;"	e	enum:__anon118
USART_INT_FLAG_ERR_NERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_INT_FLAG_ERR_NERR = USART_REGIDX_BIT2(USART_CTL2_REG_OFFSET, 0U, USART_STAT0_REG_OFFSET, 2U),   \/*!< error interrupt and noise error flag *\/$/;"	e	enum:__anon118
USART_INT_FLAG_ERR_ORERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_INT_FLAG_ERR_ORERR = USART_REGIDX_BIT2(USART_CTL2_REG_OFFSET, 0U, USART_STAT0_REG_OFFSET, 3U),  \/*!< error interrupt and overrun error *\/$/;"	e	enum:__anon118
USART_INT_FLAG_IDLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_INT_FLAG_IDLE = USART_REGIDX_BIT2(USART_CTL0_REG_OFFSET, 4U, USART_STAT0_REG_OFFSET, 4U),       \/*!< IDLE line detected interrupt and flag *\/$/;"	e	enum:__anon118
USART_INT_FLAG_LBD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_INT_FLAG_LBD = USART_REGIDX_BIT2(USART_CTL1_REG_OFFSET, 6U, USART_STAT0_REG_OFFSET, 8U),        \/*!< LIN break detected interrupt and flag *\/$/;"	e	enum:__anon118
USART_INT_FLAG_PERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_INT_FLAG_PERR = USART_REGIDX_BIT2(USART_CTL0_REG_OFFSET, 8U, USART_STAT0_REG_OFFSET, 0U),       \/*!< parity error interrupt and flag *\/$/;"	e	enum:__anon118
USART_INT_FLAG_RBNE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_INT_FLAG_RBNE = USART_REGIDX_BIT2(USART_CTL0_REG_OFFSET, 5U, USART_STAT0_REG_OFFSET, 5U),       \/*!< read data buffer not empty interrupt and flag *\/$/;"	e	enum:__anon118
USART_INT_FLAG_RBNE_ORERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_INT_FLAG_RBNE_ORERR = USART_REGIDX_BIT2(USART_CTL0_REG_OFFSET, 5U, USART_STAT0_REG_OFFSET, 3U), \/*!< read data buffer not empty interrupt and overrun error flag *\/$/;"	e	enum:__anon118
USART_INT_FLAG_RT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_INT_FLAG_RT = USART_REGIDX_BIT2(USART_CTL3_REG_OFFSET, 4U, USART_STAT1_REG_OFFSET, 11U),        \/*!< interrupt enable bit of receive timeout event and flag *\/$/;"	e	enum:__anon118
USART_INT_FLAG_TBE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_INT_FLAG_TBE = USART_REGIDX_BIT2(USART_CTL0_REG_OFFSET, 7U, USART_STAT0_REG_OFFSET, 7U),        \/*!< transmitter buffer empty interrupt and flag *\/$/;"	e	enum:__anon118
USART_INT_FLAG_TC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_INT_FLAG_TC = USART_REGIDX_BIT2(USART_CTL0_REG_OFFSET, 6U, USART_STAT0_REG_OFFSET, 6U),         \/*!< transmission complete interrupt and flag *\/$/;"	e	enum:__anon118
USART_INT_IDLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_INT_IDLE = USART_REGIDX_BIT(USART_CTL0_REG_OFFSET, 4U),      \/*!< IDLE line detected interrupt *\/$/;"	e	enum:__anon119
USART_INT_LBD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_INT_LBD = USART_REGIDX_BIT(USART_CTL1_REG_OFFSET, 6U),       \/*!< LIN break detected interrupt *\/$/;"	e	enum:__anon119
USART_INT_PERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_INT_PERR = USART_REGIDX_BIT(USART_CTL0_REG_OFFSET, 8U),      \/*!< parity error interrupt *\/$/;"	e	enum:__anon119
USART_INT_RBNE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_INT_RBNE = USART_REGIDX_BIT(USART_CTL0_REG_OFFSET, 5U),      \/*!< read data buffer not empty interrupt and overrun error interrupt *\/$/;"	e	enum:__anon119
USART_INT_RT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_INT_RT = USART_REGIDX_BIT(USART_CTL3_REG_OFFSET, 4U),        \/*!< interrupt enable bit of receive timeout event *\/$/;"	e	enum:__anon119
USART_INT_TBE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_INT_TBE = USART_REGIDX_BIT(USART_CTL0_REG_OFFSET, 7U),       \/*!< transmitter buffer empty interrupt *\/$/;"	e	enum:__anon119
USART_INT_TC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_INT_TC = USART_REGIDX_BIT(USART_CTL0_REG_OFFSET, 6U),        \/*!< transmission complete interrupt *\/$/;"	e	enum:__anon119
USART_IRLP_LOW	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	334;"	d
USART_IRLP_NORMAL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	335;"	d
USART_LBLEN_10B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	289;"	d
USART_LBLEN_11B	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	290;"	d
USART_MSBF_LSB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	339;"	d
USART_MSBF_MSB	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	340;"	d
USART_OSB_1bit	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	329;"	d
USART_OSB_3bit	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	330;"	d
USART_OVSMOD_16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	277;"	d
USART_OVSMOD_8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	278;"	d
USART_PCM_EN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	350;"	d
USART_PCM_NONE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	349;"	d
USART_PM_EVEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	262;"	d
USART_PM_NONE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	261;"	d
USART_PM_ODD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	263;"	d
USART_RECEIVE_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	252;"	d
USART_RECEIVE_DMA_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	310;"	d
USART_RECEIVE_DMA_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	309;"	d
USART_RECEIVE_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	251;"	d
USART_REGIDX_BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	159;"	d
USART_REGIDX_BIT2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	162;"	d
USART_REG_VAL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	160;"	d
USART_REG_VAL2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	164;"	d
USART_RT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	62;"	d
USART_RTS_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	320;"	d
USART_RTS_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	319;"	d
USART_RT_BL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	144;"	d
USART_RT_RT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	143;"	d
USART_RXPIN_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_RXPIN_DISABLE,                           \/*!< RX pin level not inversion *\/$/;"	e	enum:__anon120
USART_RXPIN_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_RXPIN_ENABLE,                            \/*!< RX pin level inversion *\/$/;"	e	enum:__anon120
USART_RX_BUFFER_SIZE	.\Template\bsp\uart\bsp_uart.c	10;"	d	file:
USART_STAT0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	54;"	d
USART_STAT0_CTSF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	77;"	d
USART_STAT0_FERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	69;"	d
USART_STAT0_IDLEF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	72;"	d
USART_STAT0_LBDF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	76;"	d
USART_STAT0_NERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	70;"	d
USART_STAT0_ORERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	71;"	d
USART_STAT0_PERR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	68;"	d
USART_STAT0_RBNE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	73;"	d
USART_STAT0_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	168;"	d
USART_STAT0_TBE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	75;"	d
USART_STAT0_TC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	74;"	d
USART_STAT1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	63;"	d
USART_STAT1_BSY	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	149;"	d
USART_STAT1_EBF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	148;"	d
USART_STAT1_REG_OFFSET	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	169;"	d
USART_STAT1_RTF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	147;"	d
USART_STB_0_5BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	283;"	d
USART_STB_1BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	282;"	d
USART_STB_1_5BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	285;"	d
USART_STB_2BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	284;"	d
USART_TRANSMIT_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	257;"	d
USART_TRANSMIT_DMA_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	315;"	d
USART_TRANSMIT_DMA_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	314;"	d
USART_TRANSMIT_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	256;"	d
USART_TXPIN_DISABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_TXPIN_DISABLE,                           \/*!< TX pin level not inversion *\/$/;"	e	enum:__anon120
USART_TXPIN_ENABLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^    USART_TXPIN_ENABLE,                            \/*!< TX pin level inversion *\/$/;"	e	enum:__anon120
USART_TX_BUFFER_SIZE	.\Template\bsp\uart\bsp_uart.c	9;"	d	file:
USART_WL_8BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	272;"	d
USART_WL_9BIT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	273;"	d
USART_WM_ADDR	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	268;"	d
USART_WM_IDLE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	267;"	d
USBD_ADDRESSED	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_core.h	/^    USBD_ADDRESSED  = 2U,                    \/*!< address send status *\/$/;"	e	enum:_usbd_status
USBD_BUSY	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_core.h	/^    USBD_BUSY,                              \/*!< status busy *\/$/;"	e	enum:__anon153
USBD_BUS_POWERED	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	63;"	d
USBD_CONFIGURED	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_core.h	/^    USBD_CONFIGURED = 3U,                    \/*!< configured status *\/$/;"	e	enum:_usbd_status
USBD_DEFAULT	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_core.h	/^    USBD_DEFAULT    = 1U,                    \/*!< default status *\/$/;"	e	enum:_usbd_status
USBD_DFU_StringDesc	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_mem.c	/^const uint8_t* USBD_DFU_StringDesc[MAX_USED_MEMORY_MEDIA] = $/;"	v
USBD_FAIL	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_core.h	/^    USBD_FAIL                               \/*!< status fail *\/$/;"	e	enum:__anon153
USBD_OK	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_core.h	/^    USBD_OK = 0U,                           \/*!< status OK *\/$/;"	e	enum:__anon153
USBD_PID	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_core.c	43;"	d	file:
USBD_PID	.\Template\libraries\GD32F4xx_usb_library\device\class\cdc\Source\cdc_acm_core.c	40;"	d	file:
USBD_PID	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_core.c	43;"	d	file:
USBD_PID	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\custom_hid_core.c	42;"	d	file:
USBD_PID	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\standard_hid_core.c	41;"	d	file:
USBD_PID	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Source\usb_iap_core.c	42;"	d	file:
USBD_PID	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_core.c	43;"	d	file:
USBD_PID	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Source\printer_core.c	40;"	d	file:
USBD_SELF_POWERED	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	64;"	d
USBD_STD_INQUIRY_LENGTH	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_mem.h	42;"	d
USBD_SUSPENDED	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_core.h	/^    USBD_SUSPENDED  = 4U                     \/*!< suspended status *\/$/;"	e	enum:_usbd_status
USBD_VID	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_core.c	42;"	d	file:
USBD_VID	.\Template\libraries\GD32F4xx_usb_library\device\class\cdc\Source\cdc_acm_core.c	39;"	d	file:
USBD_VID	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_core.c	42;"	d	file:
USBD_VID	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\custom_hid_core.c	41;"	d	file:
USBD_VID	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\standard_hid_core.c	40;"	d	file:
USBD_VID	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Source\usb_iap_core.c	41;"	d	file:
USBD_VID	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_core.c	42;"	d	file:
USBD_VID	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Source\printer_core.c	39;"	d	file:
USBFS_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	350;"	d
USBFS_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^USBFS_IRQHandler                  $/;"	l
USBFS_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^USBFS_IRQHandler                  $/;"	l
USBFS_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^USBFS_IRQHandler                  $/;"	l
USBFS_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^USBFS_IRQHandler                  $/;"	l
USBFS_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^USBFS_IRQHandler                  $/;"	l
USBFS_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^USBFS_IRQHandler                  $/;"	l
USBFS_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    USBFS_IRQn                   = 67,     \/*!< USBFS interrupt                                          *\/$/;"	e	enum:IRQn
USBFS_MAX_CHANNEL_COUNT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	48;"	d
USBFS_MAX_EP_COUNT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	49;"	d
USBFS_MAX_FIFO_WORDLEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	50;"	d
USBFS_MAX_PACKET_SIZE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	47;"	d
USBFS_MAX_TX_FIFOS	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	45;"	d
USBFS_REG_BASE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	43;"	d
USBFS_TX_FIFO_SIZE	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_dev.c	/^static uint16_t USBFS_TX_FIFO_SIZE[USBFS_MAX_EP_COUNT] = $/;"	v	file:
USBFS_WKUP_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^USBFS_WKUP_IRQHandler             $/;"	l
USBFS_WKUP_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^USBFS_WKUP_IRQHandler             $/;"	l
USBFS_WKUP_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^USBFS_WKUP_IRQHandler             $/;"	l
USBFS_WKUP_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^USBFS_WKUP_IRQHandler             $/;"	l
USBFS_WKUP_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^USBFS_WKUP_IRQHandler             $/;"	l
USBFS_WKUP_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^USBFS_WKUP_IRQHandler             $/;"	l
USBFS_WKUP_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    USBFS_WKUP_IRQn              = 42,     \/*!< USBFS wakeup interrupt                                   *\/$/;"	e	enum:IRQn
USBHS_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	347;"	d
USBHS_EP1_In_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^USBHS_EP1_In_IRQHandler     $/;"	l
USBHS_EP1_In_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^USBHS_EP1_In_IRQHandler     $/;"	l
USBHS_EP1_In_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^USBHS_EP1_In_IRQHandler     $/;"	l
USBHS_EP1_In_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^USBHS_EP1_In_IRQHandler     $/;"	l
USBHS_EP1_In_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^USBHS_EP1_In_IRQHandler     $/;"	l
USBHS_EP1_In_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^USBHS_EP1_In_IRQHandler     $/;"	l
USBHS_EP1_In_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    USBHS_EP1_In_IRQn            = 75,     \/*!< USBHS endpoint 1 in interrupt                            *\/$/;"	e	enum:IRQn
USBHS_EP1_Out_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^USBHS_EP1_Out_IRQHandler    $/;"	l
USBHS_EP1_Out_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^USBHS_EP1_Out_IRQHandler    $/;"	l
USBHS_EP1_Out_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^USBHS_EP1_Out_IRQHandler    $/;"	l
USBHS_EP1_Out_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^USBHS_EP1_Out_IRQHandler    $/;"	l
USBHS_EP1_Out_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^USBHS_EP1_Out_IRQHandler    $/;"	l
USBHS_EP1_Out_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^USBHS_EP1_Out_IRQHandler    $/;"	l
USBHS_EP1_Out_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    USBHS_EP1_Out_IRQn           = 74,     \/*!< USBHS endpoint 1 Out interrupt                           *\/$/;"	e	enum:IRQn
USBHS_EP1_Out_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    USBHS_EP1_Out_IRQn           = 74,     \/*!< USBHS endpoint 1 out interrupt                           *\/$/;"	e	enum:IRQn
USBHS_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^USBHS_IRQHandler                  $/;"	l
USBHS_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^USBHS_IRQHandler                  $/;"	l
USBHS_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^USBHS_IRQHandler                  $/;"	l
USBHS_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^USBHS_IRQHandler                  $/;"	l
USBHS_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^USBHS_IRQHandler                  $/;"	l
USBHS_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^USBHS_IRQHandler                  $/;"	l
USBHS_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    USBHS_IRQn                   = 77,     \/*!< USBHS interrupt                                          *\/$/;"	e	enum:IRQn
USBHS_MAX_CHANNEL_COUNT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	53;"	d
USBHS_MAX_EP_COUNT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	54;"	d
USBHS_MAX_FIFO_WORDLEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	55;"	d
USBHS_MAX_PACKET_SIZE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	52;"	d
USBHS_REG_BASE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	42;"	d
USBHS_TX_FIFO_SIZE	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_dev.c	/^uint16_t USBHS_TX_FIFO_SIZE[USBHS_MAX_EP_COUNT] = $/;"	v
USBHS_WKUP_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^USBHS_WKUP_IRQHandler             $/;"	l
USBHS_WKUP_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^USBHS_WKUP_IRQHandler             $/;"	l
USBHS_WKUP_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^USBHS_WKUP_IRQHandler             $/;"	l
USBHS_WKUP_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^USBHS_WKUP_IRQHandler             $/;"	l
USBHS_WKUP_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^USBHS_WKUP_IRQHandler             $/;"	l
USBHS_WKUP_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^USBHS_WKUP_IRQHandler             $/;"	l
USBHS_WKUP_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    USBHS_WKUP_IRQn              = 76,     \/*!< USBHS wakeup through EXTI line interrupt                 *\/$/;"	e	enum:IRQn
USBH_APPLY_DEINIT	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    USBH_APPLY_DEINIT$/;"	e	enum:__anon187
USBH_BUSY	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    USBH_BUSY,$/;"	e	enum:__anon187
USBH_DESC	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	154;"	d
USBH_DEV_ADDR	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	51;"	d
USBH_DEV_ADDR_DEFAULT	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	50;"	d
USBH_FAIL	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    USBH_FAIL,$/;"	e	enum:__anon187
USBH_MAX_ERROR_COUNT	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	48;"	d
USBH_MSC_BBB_CBW_TAG	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	118;"	d
USBH_MSC_BBB_INIT_STATE	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    USBH_MSC_BBB_INIT_STATE = 0U,$/;"	e	enum:usbh_msc_state
USBH_MSC_BBB_RESET	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    USBH_MSC_BBB_RESET,$/;"	e	enum:usbh_msc_state
USBH_MSC_BBB_USB_TRANSFERS	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    USBH_MSC_BBB_USB_TRANSFERS,$/;"	e	enum:usbh_msc_state
USBH_MSC_BOTH_DIR	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	127;"	d
USBH_MSC_CSW_MAX_LENGTH	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	120;"	d
USBH_MSC_CTRL_ERROR_STATE	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    USBH_MSC_CTRL_ERROR_STATE,$/;"	e	enum:usbh_msc_state
USBH_MSC_DEFAULT_APPLI_STATE	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    USBH_MSC_DEFAULT_APPLI_STATE,$/;"	e	enum:usbh_msc_state
USBH_MSC_DIR_IN	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	125;"	d
USBH_MSC_DIR_OUT	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	126;"	d
USBH_MSC_GET_MAX_LUN	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    USBH_MSC_GET_MAX_LUN,$/;"	e	enum:usbh_msc_state
USBH_MSC_MODE_SENSE6	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    USBH_MSC_MODE_SENSE6,$/;"	e	enum:usbh_msc_state
USBH_MSC_PAGE_LENGTH	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	129;"	d
USBH_MSC_READ_CAPACITY10	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    USBH_MSC_READ_CAPACITY10,$/;"	e	enum:usbh_msc_state
USBH_MSC_REQUEST_SENSE	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    USBH_MSC_REQUEST_SENSE,$/;"	e	enum:usbh_msc_state
USBH_MSC_SEND_CSW_DISABLE	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	122;"	d
USBH_MSC_SEND_CSW_ENABLE	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	123;"	d
USBH_MSC_TEST_UNIT_READY	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    USBH_MSC_TEST_UNIT_READY,$/;"	e	enum:usbh_msc_state
USBH_MSC_UNRECOVERED_STATE	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    USBH_MSC_UNRECOVERED_STATE$/;"	e	enum:usbh_msc_state
USBH_NOT_SUPPORTED	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    USBH_NOT_SUPPORTED,$/;"	e	enum:__anon187
USBH_OK	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    USBH_OK = 0U,$/;"	e	enum:__anon187
USBH_SPEED_UNKNOWN_ERROR	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    USBH_SPEED_UNKNOWN_ERROR,$/;"	e	enum:__anon187
USBH_UNRECOVERED_ERROR	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    USBH_UNRECOVERED_ERROR,$/;"	e	enum:__anon187
USB_AD_DESC_SIZ	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	55;"	d
USB_CDC_ACM_CONFIG_DESC_SIZE	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	56;"	d
USB_CDC_NOTIFY_SERIAL_STATE	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	59;"	d
USB_CDC_PROTOCOL_AT	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	47;"	d
USB_CDC_PROTOCOL_NONE	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	46;"	d
USB_CDC_PROTOCOL_VENDOR	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	48;"	d
USB_CDC_RX_LEN	.\Template\libraries\GD32F4xx_usb_library\device\class\cdc\Include\cdc_acm_core.h	43;"	d
USB_CDC_SUBCLASS_ACM	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    USB_CDC_SUBCLASS_ACM,            \/*!< abstract control mode *\/$/;"	e	enum:usb_cdc_subclass
USB_CDC_SUBCLASS_ANCM	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    USB_CDC_SUBCLASS_ANCM            \/*!< ATM networking control model *\/$/;"	e	enum:usb_cdc_subclass
USB_CDC_SUBCLASS_CCM	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    USB_CDC_SUBCLASS_CCM,            \/*!< CAPI control model *\/$/;"	e	enum:usb_cdc_subclass
USB_CDC_SUBCLASS_DLCM	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    USB_CDC_SUBCLASS_DLCM,           \/*!< direct line control mode *\/$/;"	e	enum:usb_cdc_subclass
USB_CDC_SUBCLASS_ENCM	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    USB_CDC_SUBCLASS_ENCM,           \/*!< ethernet networking control model *\/$/;"	e	enum:usb_cdc_subclass
USB_CDC_SUBCLASS_MCM	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    USB_CDC_SUBCLASS_MCM,            \/*!< multichannel control model *\/$/;"	e	enum:usb_cdc_subclass
USB_CDC_SUBCLASS_RESERVED	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    USB_CDC_SUBCLASS_RESERVED = 0U,  \/*!< reserved *\/$/;"	e	enum:usb_cdc_subclass
USB_CDC_SUBCLASS_TCM	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    USB_CDC_SUBCLASS_TCM,            \/*!< telephone control mode *\/$/;"	e	enum:usb_cdc_subclass
USB_CFG_DESC_LEN	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	44;"	d
USB_CLASS_AUDIO	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	60;"	d
USB_CLASS_CDC	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	43;"	d
USB_CLASS_DATA	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	51;"	d
USB_CLASS_HID	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	150;"	d
USB_CLASS_MSC	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\usb_msc.h	43;"	d
USB_CLASS_MSC	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	151;"	d
USB_CLASS_PRINTER	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Include\printer_core.h	44;"	d
USB_CLEAR_FEATURE	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    USB_CLEAR_FEATURE     = 0x1U,                \/*!< USB clear feature request *\/$/;"	e	enum:_usb_request
USB_CORE_ENUM_FS	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    USB_CORE_ENUM_FS = 1                            \/*!< USB core type is FS *\/$/;"	e	enum:__anon161
USB_CORE_ENUM_HS	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    USB_CORE_ENUM_HS = 0,                           \/*!< USB core type is HS *\/$/;"	e	enum:__anon161
USB_CTL_DATA_IN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_dev.h	/^    USB_CTL_DATA_IN,                                                    \/*!< USB control transfer data in state *\/$/;"	e	enum:usb_ctl_status
USB_CTL_DATA_OUT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_dev.h	/^    USB_CTL_DATA_OUT,                                                   \/*!< USB control transfer data out state *\/$/;"	e	enum:usb_ctl_status
USB_CTL_IDLE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_dev.h	/^    USB_CTL_IDLE = 0U,                                                  \/*!< USB control transfer idle state *\/$/;"	e	enum:usb_ctl_status
USB_CTL_LAST_DATA_IN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_dev.h	/^    USB_CTL_LAST_DATA_IN,                                               \/*!< USB control transfer last data in state *\/$/;"	e	enum:usb_ctl_status
USB_CTL_LAST_DATA_OUT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_dev.h	/^    USB_CTL_LAST_DATA_OUT,                                              \/*!< USB control transfer last data out state *\/$/;"	e	enum:usb_ctl_status
USB_CTL_STATUS_IN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_dev.h	/^    USB_CTL_STATUS_IN,                                                  \/*!< USB control transfer status in state*\/$/;"	e	enum:usb_ctl_status
USB_CTL_STATUS_OUT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_dev.h	/^    USB_CTL_STATUS_OUT                                                  \/*!< USB control transfer status out state *\/$/;"	e	enum:usb_ctl_status
USB_DATA_FIFO_OFFSET	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	57;"	d
USB_DATA_FIFO_SIZE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	58;"	d
USB_DEFAULT_CONFIG	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	147;"	d
USB_DESCTYPE_BOS	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    USB_DESCTYPE_BOS              = 0xFU         \/*!< USB BOS descriptor type  *\/$/;"	e	enum:_usb_desctype
USB_DESCTYPE_CDC_ACM	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	53;"	d
USB_DESCTYPE_CONFIG	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    USB_DESCTYPE_CONFIG           = 0x2U,        \/*!< USB configuration descriptor type *\/$/;"	e	enum:_usb_desctype
USB_DESCTYPE_CS_INTERFACE	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	54;"	d
USB_DESCTYPE_DEV	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    USB_DESCTYPE_DEV              = 0x1U,        \/*!< USB device descriptor type *\/$/;"	e	enum:_usb_desctype
USB_DESCTYPE_DEV_QUALIFIER	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    USB_DESCTYPE_DEV_QUALIFIER    = 0x6U,        \/*!< USB device qualifier descriptor type *\/$/;"	e	enum:_usb_desctype
USB_DESCTYPE_EP	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    USB_DESCTYPE_EP               = 0x5U,        \/*!< USB endpoint descriptor type *\/$/;"	e	enum:_usb_desctype
USB_DESCTYPE_HID	.\Template\libraries\GD32F4xx_usb_library\ustd\class\hid\usb_hid.h	44;"	d
USB_DESCTYPE_IAD	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    USB_DESCTYPE_IAD              = 0xBU,        \/*!< USB interface association descriptor type *\/$/;"	e	enum:_usb_desctype
USB_DESCTYPE_ITF	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    USB_DESCTYPE_ITF              = 0x4U,        \/*!< USB interface descriptor type *\/$/;"	e	enum:_usb_desctype
USB_DESCTYPE_ITF_POWER	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    USB_DESCTYPE_ITF_POWER        = 0x8U,        \/*!< USB interface power descriptor type *\/$/;"	e	enum:_usb_desctype
USB_DESCTYPE_OTHER_SPD_CONFIG	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    USB_DESCTYPE_OTHER_SPD_CONFIG = 0x7U,        \/*!< USB other speed configuration descriptor type *\/$/;"	e	enum:_usb_desctype
USB_DESCTYPE_REPORT	.\Template\libraries\GD32F4xx_usb_library\ustd\class\hid\usb_hid.h	45;"	d
USB_DESCTYPE_STR	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    USB_DESCTYPE_STR              = 0x3U,        \/*!< USB string descriptor type *\/$/;"	e	enum:_usb_desctype
USB_DESC_LEN_IAP_CONFIG_SET	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Include\usb_iap_core.h	57;"	d
USB_DESC_LEN_IAP_REPORT	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Include\usb_iap_core.h	46;"	d
USB_DESC_LEN_IAP_REPORT	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Include\usb_iap_core.h	49;"	d
USB_DESC_LEN_IAP_REPORT	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Include\usb_iap_core.h	51;"	d
USB_DEV_DESC_LEN	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	43;"	d
USB_DEV_QUALIFIER_DESC_LEN	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	42;"	d
USB_DFU_CAN_DOWNLOAD	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	57;"	d
USB_DFU_CAN_UPLOAD	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	58;"	d
USB_DFU_CLASS	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	43;"	d
USB_DFU_MANIFEST_TOLERANT	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	59;"	d
USB_DFU_PROTOCL_DFU	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	50;"	d
USB_DFU_PROTOCL_RUNTIME	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	49;"	d
USB_DFU_SUBCLASS_UPGRADE	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	46;"	d
USB_DFU_WILL_DETACH	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	60;"	d
USB_EMBEDDED_PHY	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	640;"	d
USB_ENDPOINT_TYPE_ISOCHRONOUS	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	100;"	d
USB_EPTYPE_BULK	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    USB_EPTYPE_BULK = 2U,                                                       \/*!< bulk endpoint type *\/$/;"	e	enum:_usb_eptype
USB_EPTYPE_CTRL	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    USB_EPTYPE_CTRL = 0U,                                                       \/*!< control endpoint type *\/$/;"	e	enum:_usb_eptype
USB_EPTYPE_INTR	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    USB_EPTYPE_INTR = 3U,                                                       \/*!< interrupt endpoint type *\/$/;"	e	enum:_usb_eptype
USB_EPTYPE_ISOC	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    USB_EPTYPE_ISOC = 1U,                                                       \/*!< isochronous endpoint type *\/$/;"	e	enum:_usb_eptype
USB_EPTYPE_MASK	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    USB_EPTYPE_MASK = 3U                                                        \/*!< endpoint type mask *\/$/;"	e	enum:_usb_eptype
USB_EP_ATTR_ADAPTIVE	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	120;"	d
USB_EP_ATTR_ASYNC	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	119;"	d
USB_EP_ATTR_BULK	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    USB_EP_ATTR_BULK = 0x2U,                     \/*!< USB Bulk transfer type *\/$/;"	e	enum:_usbx_type
USB_EP_ATTR_CTL	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    USB_EP_ATTR_CTL  = 0x0U,                     \/*!< USB control transfer type *\/$/;"	e	enum:_usbx_type
USB_EP_ATTR_DATA	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	125;"	d
USB_EP_ATTR_FEEDBACK	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	126;"	d
USB_EP_ATTR_IMPLICIT_FEEDBACK_DATA	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	127;"	d
USB_EP_ATTR_INT	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    USB_EP_ATTR_INT  = 0x3U                      \/*!< USB Interrupt transfer type *\/$/;"	e	enum:_usbx_type
USB_EP_ATTR_ISO	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    USB_EP_ATTR_ISO  = 0x1U,                     \/*!< USB Isochronous transfer type *\/$/;"	e	enum:_usbx_type
USB_EP_ATTR_NOSYNC	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	118;"	d
USB_EP_ATTR_SYNC	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	121;"	d
USB_EP_ATTR_SYNCTYPE	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	122;"	d
USB_EP_ATTR_USAGETYPE	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	128;"	d
USB_EP_DESC_LEN	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	46;"	d
USB_EP_MPS_ADD_0	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	131;"	d
USB_EP_MPS_ADD_1	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	132;"	d
USB_EP_MPS_ADD_2	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	133;"	d
USB_FAIL	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    USB_FAIL                                                                    \/*!< USB status fail*\/$/;"	e	enum:__anon155
USB_FEATURE_EP_HALT	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_enum.h	/^    USB_FEATURE_EP_HALT           = 0x0U,  \/* USB has endpoint halt feature *\/$/;"	e	enum:_usb_feature
USB_FEATURE_REMOTE_WAKEUP	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_enum.h	/^    USB_FEATURE_REMOTE_WAKEUP     = 0x1U,  \/* USB has endpoint remote wakeup feature *\/$/;"	e	enum:_usb_feature
USB_FEATURE_TEST_MODE	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_enum.h	/^    USB_FEATURE_TEST_MODE         = 0x2U,  \/* USB has endpoint test mode feature *\/$/;"	e	enum:_usb_feature
USB_FS_EP0_MAX_LEN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	47;"	d
USB_GET_CONFIGURATION	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    USB_GET_CONFIGURATION = 0x8U,                \/*!< USB get configuration request *\/$/;"	e	enum:_usb_request
USB_GET_DESCRIPTOR	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    USB_GET_DESCRIPTOR    = 0x6U,                \/*!< USB get descriptor request *\/$/;"	e	enum:_usb_request
USB_GET_INTERFACE	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    USB_GET_INTERFACE     = 0xAU,                \/*!< USB get interface request *\/$/;"	e	enum:_usb_request
USB_GET_STATUS	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    USB_GET_STATUS        = 0x0U,                \/*!< USB get status request *\/$/;"	e	enum:_usb_request
USB_HID_CLASS	.\Template\libraries\GD32F4xx_usb_library\ustd\class\hid\usb_hid.h	42;"	d
USB_HID_CONFIG_DESC_LEN	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Include\standard_hid_core.h	43;"	d
USB_HID_DESC_SIZE	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	48;"	d
USB_HID_PROTOCOL_KEYBOARD	.\Template\libraries\GD32F4xx_usb_library\ustd\class\hid\usb_hid.h	51;"	d
USB_HID_PROTOCOL_MOUSE	.\Template\libraries\GD32F4xx_usb_library\ustd\class\hid\usb_hid.h	52;"	d
USB_HID_REPORT_DESC_LEN	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Include\standard_hid_core.h	44;"	d
USB_HID_SUBCLASS_BOOT_ITF	.\Template\libraries\GD32F4xx_usb_library\ustd\class\hid\usb_hid.h	48;"	d
USB_IAD_DESC_LEN	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	47;"	d
USB_ITF_DESC_LEN	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	45;"	d
USB_MIN	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	145;"	d
USB_MSC_CONFIG_DESC_SIZE	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_core.h	43;"	d
USB_MSC_PROTOCOL_BBB	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\usb_msc.h	56;"	d
USB_MSC_PROTOCOL_CBI	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\usb_msc.h	54;"	d
USB_MSC_PROTOCOL_CBI_ALT	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\usb_msc.h	55;"	d
USB_MSC_REQ_CODES_ADSC	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\usb_msc.h	59;"	d
USB_MSC_REQ_CODES_BOMSR	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\usb_msc.h	63;"	d
USB_MSC_REQ_CODES_GET	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\usb_msc.h	60;"	d
USB_MSC_REQ_CODES_GML	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\usb_msc.h	62;"	d
USB_MSC_REQ_CODES_PUT	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\usb_msc.h	61;"	d
USB_MSC_SUBCLASS_ATAPI	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\usb_msc.h	47;"	d
USB_MSC_SUBCLASS_IEEE1667	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\usb_msc.h	51;"	d
USB_MSC_SUBCLASS_LOCKABLE	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\usb_msc.h	50;"	d
USB_MSC_SUBCLASS_RBC	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\usb_msc.h	46;"	d
USB_MSC_SUBCLASS_SCSI	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\usb_msc.h	49;"	d
USB_MSC_SUBCLASS_UFI	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\usb_msc.h	48;"	d
USB_OK	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    USB_OK = 0U,                                                                \/*!< USB status OK*\/$/;"	e	enum:__anon155
USB_OTG_DESC_LEN	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	48;"	d
USB_OTG_FAIL	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    USB_OTG_FAIL                                                                \/*!< USB OTG status fail*\/$/;"	e	enum:__anon154
USB_OTG_OK	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    USB_OTG_OK = 0U,                                                            \/*!< USB OTG status OK*\/$/;"	e	enum:__anon154
USB_PRINTER_CONFIG_DESC_LEN	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Include\printer_core.h	57;"	d
USB_PWRSTA_REMOTE_WAKEUP	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_enum.h	/^    USB_PWRSTA_REMOTE_WAKEUP      = 0x2U,  \/* USB is in remote wakeup status *\/$/;"	e	enum:_usb_pwrsta
USB_PWRSTA_SELF_POWERED	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_enum.h	/^    USB_PWRSTA_SELF_POWERED       = 0x1U,  \/* USB is in self powered status *\/$/;"	e	enum:_usb_pwrsta
USB_RECPTYPE_DEV	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    USB_RECPTYPE_DEV  = 0x0U,                    \/*!< USB device request type *\/$/;"	e	enum:_usb_recp_type
USB_RECPTYPE_EP	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    USB_RECPTYPE_EP   = 0x2U,                    \/*!< USB endpoint request type *\/$/;"	e	enum:_usb_recp_type
USB_RECPTYPE_ITF	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    USB_RECPTYPE_ITF  = 0x1U,                    \/*!< USB interface request type *\/$/;"	e	enum:_usb_recp_type
USB_RECPTYPE_MASK	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    USB_RECPTYPE_MASK = 0x3U                     \/*!< USB request type mask *\/$/;"	e	enum:_usb_recp_type
USB_REG_OFFSET_CH	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    USB_REG_OFFSET_CH        = 0x0020U,$/;"	e	enum:usb_reg_offset
USB_REG_OFFSET_CH_INOUT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    USB_REG_OFFSET_CH_INOUT  = 0x0500U,             \/*!< Host channel-x control registers *\/$/;"	e	enum:usb_reg_offset
USB_REG_OFFSET_CORE	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    USB_REG_OFFSET_CORE      = 0x0000U,             \/*!< global OTG control and status register *\/$/;"	e	enum:usb_reg_offset
USB_REG_OFFSET_DEV	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    USB_REG_OFFSET_DEV       = 0x0800U,             \/*!< device mode control and status registers *\/$/;"	e	enum:usb_reg_offset
USB_REG_OFFSET_EP	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    USB_REG_OFFSET_EP        = 0x0020U,$/;"	e	enum:usb_reg_offset
USB_REG_OFFSET_EP_IN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    USB_REG_OFFSET_EP_IN     = 0x0900U,             \/*!< device IN endpoint 0 control register *\/$/;"	e	enum:usb_reg_offset
USB_REG_OFFSET_EP_OUT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    USB_REG_OFFSET_EP_OUT    = 0x0B00U,             \/*!< device OUT endpoint 0 control register *\/$/;"	e	enum:usb_reg_offset
USB_REG_OFFSET_HOST	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    USB_REG_OFFSET_HOST      = 0x0400U,             \/*!< host control register *\/$/;"	e	enum:usb_reg_offset
USB_REG_OFFSET_PORT	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    USB_REG_OFFSET_PORT      = 0x0440U,             \/*!< host port control and status register *\/$/;"	e	enum:usb_reg_offset
USB_REG_OFFSET_PWRCLKCTL	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    USB_REG_OFFSET_PWRCLKCTL = 0x0E00U,             \/*!< power and clock register *\/$/;"	e	enum:usb_reg_offset
USB_REQTYPE_CLASS	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	59;"	d
USB_REQTYPE_MASK	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	61;"	d
USB_REQTYPE_STRD	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	58;"	d
USB_REQTYPE_VENDOR	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	60;"	d
USB_RESERVED2	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    USB_RESERVED2         = 0x2U,$/;"	e	enum:_usb_request
USB_RESERVED4	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    USB_RESERVED4         = 0x4U,$/;"	e	enum:_usb_request
USB_SERIAL_STRING_SIZE	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Include\usb_iap_core.h	43;"	d
USB_SETUP_PACKET_LEN	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	50;"	d
USB_SET_ADDRESS	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    USB_SET_ADDRESS       = 0x5U,                \/*!< USB set address request *\/$/;"	e	enum:_usb_request
USB_SET_CONFIGURATION	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    USB_SET_CONFIGURATION = 0x9U,                \/*!< USB set configuration request *\/$/;"	e	enum:_usb_request
USB_SET_DESCRIPTOR	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    USB_SET_DESCRIPTOR    = 0x7U,                \/*!< USB set descriptor request *\/$/;"	e	enum:_usb_request
USB_SET_FEATURE	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    USB_SET_FEATURE       = 0x3U,                \/*!< USB set feature request *\/$/;"	e	enum:_usb_request
USB_SET_INTERFACE	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    USB_SET_INTERFACE     = 0xBU,                \/*!< USB set interface request *\/$/;"	e	enum:_usb_request
USB_SPEED	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^enum USB_SPEED {$/;"	g
USB_SPEED	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usbd_int.c	/^static const uint8_t USB_SPEED[4] = {$/;"	v	file:
USB_SPEED_EXP_FULL	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	625;"	d
USB_SPEED_EXP_HIGH	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	624;"	d
USB_SPEED_FULL	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    USB_SPEED_FULL,                                 \/*!< USB speed full *\/$/;"	e	enum:USB_SPEED
USB_SPEED_HIGH	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    USB_SPEED_HIGH,                                 \/*!< USB speed high *\/$/;"	e	enum:USB_SPEED
USB_SPEED_INP_FULL	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	626;"	d
USB_SPEED_LOW	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    USB_SPEED_LOW,                                  \/*!< USB speed low *\/$/;"	e	enum:USB_SPEED
USB_SPEED_UNKNOWN	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    USB_SPEED_UNKNOWN = 0,                          \/*!< USB speed unknown *\/$/;"	e	enum:USB_SPEED
USB_STATUS_REMOTE_WAKEUP	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	66;"	d
USB_STATUS_SELF_POWERED	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	67;"	d
USB_STRING_LEN	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	248;"	d
USB_SUBCLASS_PRINTER	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Include\printer_core.h	47;"	d
USB_SYNCH_FRAME	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    USB_SYNCH_FRAME       = 0xCU                 \/*!< USB synchronize frame request *\/$/;"	e	enum:_usb_request
USB_TRX_IN	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	55;"	d
USB_TRX_MASK	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	53;"	d
USB_TRX_OUT	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	54;"	d
USB_ULPI_PHY	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	639;"	d
USB_USE_DMA	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    USB_USE_DMA                                                                 \/*!< USB use DMA transfer mode *\/$/;"	e	enum:__anon156
USB_USE_FIFO	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    USB_USE_FIFO,                                                               \/*!< USB use FIFO transfer mode *\/$/;"	e	enum:__anon156
USE_STDPERIPH_DRIVER	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	359;"	d
USR_IN_NO_RESP	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    USR_IN_NO_RESP = 0U,$/;"	e	enum:__anon191
USR_IN_RESP_OK	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    USR_IN_RESP_OK = 1U,$/;"	e	enum:__anon191
UsageFault_Handler	.\Template\board\board.c	/^void UsageFault_Handler(void)$/;"	f
UsageFault_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\GCC\startup_gd32f4xx.s	/^UsageFault_Handler:$/;"	l
UsageFault_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^UsageFault_Handler$/;"	l
UsageFault_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^UsageFault_Handler$/;"	l
UsageFault_Handler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^UsageFault_Handler$/;"	l
UsageFault_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    UsageFault_IRQn              = -10,    \/*!< 6 cortex-M4 usage fault interrupt                        *\/$/;"	e	enum:IRQn
V	.\Template\libraries\CMSIS\core_cm4.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon13::__anon14
V	.\Template\libraries\CMSIS\core_cm4.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon17::__anon18
VAL	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon24
VENDOR_SPECIFIC	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	/^    VENDOR_SPECIFIC,$/;"	e	enum:sense_state
VLAN_OPTION	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    VLAN_OPTION                     = BIT(6),                                       \/*!< configure the VLAN tag related parameters *\/$/;"	e	enum:__anon57
VOLUME_OVERFLOW	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	/^    VOLUME_OVERFLOW,$/;"	e	enum:sense_state
VOL_0dB	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_core.c	48;"	d	file:
VOL_MAX	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_core.c	46;"	d	file:
VOL_MIN	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_core.c	45;"	d	file:
VOL_RES	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_core.c	47;"	d	file:
VTOR	.\Template\libraries\CMSIS\core_cm4.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon22
WAKEUP_CKSPRE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	518;"	d
WAKEUP_CKSPRE_2EXP16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	519;"	d
WAKEUP_RTCCK_DIV16	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	514;"	d
WAKEUP_RTCCK_DIV2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	517;"	d
WAKEUP_RTCCK_DIV4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	516;"	d
WAKEUP_RTCCK_DIV8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	515;"	d
WC_WSCNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	153;"	d
WDHT_WDHT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	280;"	d
WDLT_WDLT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_adc.h	283;"	d
WFE_CMD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	148;"	d
WFI_CMD	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_pmu.h	147;"	d
WPK_WPK	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	384;"	d
WRITE_ADDRESS_BYTE	.\Template\app\main.c	251;"	d	file:
WRITE_ADDRESS_BYTE	.\Template\bsp\power\bsp_power_check.c	8;"	d	file:
WRITE_FAULT	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	83;"	d
WRITE_PROTECTED	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	81;"	d
WS_WSCNT_0	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	154;"	d
WS_WSCNT_1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	155;"	d
WS_WSCNT_10	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	164;"	d
WS_WSCNT_11	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	165;"	d
WS_WSCNT_12	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	166;"	d
WS_WSCNT_13	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	167;"	d
WS_WSCNT_14	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	168;"	d
WS_WSCNT_15	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	169;"	d
WS_WSCNT_2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	156;"	d
WS_WSCNT_3	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	157;"	d
WS_WSCNT_4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	158;"	d
WS_WSCNT_5	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	159;"	d
WS_WSCNT_6	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	160;"	d
WS_WSCNT_7	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	161;"	d
WS_WSCNT_8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	162;"	d
WS_WSCNT_9	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	163;"	d
WWDGT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_wwdgt.h	44;"	d
WWDGT_BASE	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	320;"	d
WWDGT_CFG	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_wwdgt.h	48;"	d
WWDGT_CFG_EWIE	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_wwdgt.h	59;"	d
WWDGT_CFG_PSC	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_wwdgt.h	58;"	d
WWDGT_CFG_PSC_DIV1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_wwdgt.h	66;"	d
WWDGT_CFG_PSC_DIV2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_wwdgt.h	67;"	d
WWDGT_CFG_PSC_DIV4	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_wwdgt.h	68;"	d
WWDGT_CFG_PSC_DIV8	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_wwdgt.h	69;"	d
WWDGT_CFG_WIN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_wwdgt.h	57;"	d
WWDGT_CTL	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_wwdgt.h	47;"	d
WWDGT_CTL_CNT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_wwdgt.h	53;"	d
WWDGT_CTL_WDGTEN	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_wwdgt.h	54;"	d
WWDGT_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^WWDGT_IRQHandler                  $/;"	l
WWDGT_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^WWDGT_IRQHandler                  $/;"	l
WWDGT_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^WWDGT_IRQHandler                  $/;"	l
WWDGT_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^WWDGT_IRQHandler$/;"	l
WWDGT_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^WWDGT_IRQHandler$/;"	l
WWDGT_IRQHandler	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^WWDGT_IRQHandler$/;"	l
WWDGT_IRQn	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	/^    WWDGT_IRQn                   = 0,      \/*!< window watchdog timer interrupt                          *\/$/;"	e	enum:IRQn
WWDGT_STAT	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_wwdgt.h	49;"	d
WWDGT_STAT_EWIF	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_wwdgt.h	62;"	d
XFER_LEN_MODE_SENSE6	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_scsi.h	71;"	d
Z	.\Template\libraries\CMSIS\core_cm4.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon13::__anon14
Z	.\Template\libraries\CMSIS\core_cm4.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon17::__anon18
[0]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[0]"><\/a>Reset_Handler<\/STRONG> (Thumb, 8 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[100]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[100]"><\/a>timer_auto_reload_shadow_enable<\/STRONG> (Thumb, 10 bytes, Stack size 0 bytes, gd32f4xx_timer.o(.text.timer_auto_reload_shadow_enable))$/;"	a
[101]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[101]"><\/a>timer_primary_output_config<\/STRONG> (Thumb, 18 bytes, Stack size 0 bytes, gd32f4xx_timer.o(.text.timer_primary_output_config))$/;"	a
[102]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[102]"><\/a>timer_enable<\/STRONG> (Thumb, 10 bytes, Stack size 0 bytes, gd32f4xx_timer.o(.text.timer_enable))$/;"	a
[103]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[103]"><\/a>my_mem_malloc<\/STRONG> (Thumb, 162 bytes, Stack size 16 bytes, priv_malloc.o(.text.my_mem_malloc))$/;"	a
[104]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[104]"><\/a>gpio_input_bit_get<\/STRONG> (Thumb, 10 bytes, Stack size 0 bytes, gd32f4xx_gpio.o(.text.gpio_input_bit_get))$/;"	a
[105]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[105]"><\/a>power_load_thread<\/STRONG> (Thumb, 120 bytes, Stack size 32 bytes, bsp_power_check.o(.text.power_load_thread))$/;"	a
[106]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[106]"><\/a>set_moto_thread_status<\/STRONG> (Thumb, 36 bytes, Stack size 8 bytes, pid_moto_control.o(.text.set_moto_thread_status))$/;"	a
[107]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[107]"><\/a>power_save_thread<\/STRONG> (Thumb, 116 bytes, Stack size 32 bytes, bsp_power_check.o(.text.power_save_thread))$/;"	a
[108]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[108]"><\/a>lock_encoder_currentCount<\/STRONG> (Thumb, 66 bytes, Stack size 0 bytes, bsp_encoder.o(.text.lock_encoder_currentCount))$/;"	a
[109]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[109]"><\/a>fmc_read_8bit_data<\/STRONG> (Thumb, 34 bytes, Stack size 8 bytes, bsp_flash_operate.o(.text.fmc_read_8bit_data))$/;"	a
[10]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[10]"><\/a>EXTI0_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[10a]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[10a]"><\/a>set_encoder_currentCount<\/STRONG> (Thumb, 14 bytes, Stack size 0 bytes, bsp_encoder.o(.text.set_encoder_currentCount))$/;"	a
[10b]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[10b]"><\/a>unlock_encoder_currentCount<\/STRONG> (Thumb, 66 bytes, Stack size 0 bytes, bsp_encoder.o(.text.unlock_encoder_currentCount))$/;"	a
[10c]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[10c]"><\/a>lin_checksum_calculate<\/STRONG> (Thumb, 34 bytes, Stack size 0 bytes, lin.o(.text.lin_checksum_calculate))$/;"	a
[10d]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[10d]"><\/a>set_moto_stop<\/STRONG> (Thumb, 46 bytes, Stack size 8 bytes, pid_moto_control.o(.text.set_moto_stop))$/;"	a
[10e]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[10e]"><\/a>set_moto_target<\/STRONG> (Thumb, 36 bytes, Stack size 8 bytes, pid_moto_control.o(.text.set_moto_target))$/;"	a
[10f]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[10f]"><\/a>switch_bsp_init<\/STRONG> (Thumb, 12 bytes, Stack size 8 bytes, bsp_switch.o(.text.switch_bsp_init))$/;"	a
[110]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[110]"><\/a>switch_gpio_init<\/STRONG> (Thumb, 78 bytes, Stack size 8 bytes, bsp_switch.o(.text.switch_gpio_init))$/;"	a
[111]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[111]"><\/a>switch_dma_adc_init<\/STRONG> (Thumb, 16 bytes, Stack size 8 bytes, bsp_switch.o(.text.switch_dma_adc_init))$/;"	a
[112]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[112]"><\/a>switch_dma_adc_config<\/STRONG> (Thumb, 176 bytes, Stack size 8 bytes, bsp_switch.o(.text.switch_dma_adc_config))$/;"	a
[113]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[113]"><\/a>adc_sync_mode_config<\/STRONG> (Thumb, 24 bytes, Stack size 0 bytes, gd32f4xx_adc.o(.text.adc_sync_mode_config))$/;"	a
[114]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[114]"><\/a>adc_special_function_config<\/STRONG> (Thumb, 92 bytes, Stack size 0 bytes, gd32f4xx_adc.o(.text.adc_special_function_config))$/;"	a
[115]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[115]"><\/a>adc_data_alignment_config<\/STRONG> (Thumb, 18 bytes, Stack size 0 bytes, gd32f4xx_adc.o(.text.adc_data_alignment_config))$/;"	a
[116]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[116]"><\/a>adc_channel_length_config<\/STRONG> (Thumb, 78 bytes, Stack size 0 bytes, gd32f4xx_adc.o(.text.adc_channel_length_config))$/;"	a
[117]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[117]"><\/a>adc_routine_channel_config<\/STRONG> (Thumb, 116 bytes, Stack size 8 bytes, gd32f4xx_adc.o(.text.adc_routine_channel_config))$/;"	a
[118]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[118]"><\/a>adc_external_trigger_source_config<\/STRONG> (Thumb, 34 bytes, Stack size 0 bytes, gd32f4xx_adc.o(.text.adc_external_trigger_source_config))$/;"	a
[119]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[119]"><\/a>adc_external_trigger_config<\/STRONG> (Thumb, 46 bytes, Stack size 0 bytes, gd32f4xx_adc.o(.text.adc_external_trigger_config))$/;"	a
[11]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[11]"><\/a>EXTI1_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[11a]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[11a]"><\/a>adc_dma_request_after_last_enable<\/STRONG> (Thumb, 10 bytes, Stack size 0 bytes, gd32f4xx_adc.o(.text.adc_dma_request_after_last_enable))$/;"	a
[11b]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[11b]"><\/a>adc_dma_mode_enable<\/STRONG> (Thumb, 10 bytes, Stack size 0 bytes, gd32f4xx_adc.o(.text.adc_dma_mode_enable))$/;"	a
[11c]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[11c]"><\/a>adc_enable<\/STRONG> (Thumb, 18 bytes, Stack size 0 bytes, gd32f4xx_adc.o(.text.adc_enable))$/;"	a
[11d]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[11d]"><\/a>adc_calibration_enable<\/STRONG> (Thumb, 32 bytes, Stack size 0 bytes, gd32f4xx_adc.o(.text.adc_calibration_enable))$/;"	a
[11e]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[11e]"><\/a>adc_software_trigger_enable<\/STRONG> (Thumb, 28 bytes, Stack size 0 bytes, gd32f4xx_adc.o(.text.adc_software_trigger_enable))$/;"	a
[11f]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[11f]"><\/a>switch_dma_rcu_config<\/STRONG> (Thumb, 36 bytes, Stack size 8 bytes, bsp_switch.o(.text.switch_dma_rcu_config))$/;"	a
[120]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[120]"><\/a>switch_dma_config<\/STRONG> (Thumb, 106 bytes, Stack size 56 bytes, bsp_switch.o(.text.switch_dma_config))$/;"	a
[121]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[121]"><\/a>dma_circulation_enable<\/STRONG> (Thumb, 18 bytes, Stack size 0 bytes, gd32f4xx_dma.o(.text.dma_circulation_enable))$/;"	a
[122]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[122]"><\/a>adc_clock_config<\/STRONG> (Thumb, 24 bytes, Stack size 0 bytes, gd32f4xx_adc.o(.text.adc_clock_config))$/;"	a
[123]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[123]"><\/a>system_clock_168m_8m_hxtal<\/STRONG> (Thumb, 180 bytes, Stack size 0 bytes, system_gd32f4xx.o(.text.system_clock_168m_8m_hxtal))$/;"	a
[124]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[124]"><\/a>rcu_periph_reset_enable<\/STRONG> (Thumb, 30 bytes, Stack size 0 bytes, gd32f4xx_rcu.o(.text.rcu_periph_reset_enable))$/;"	a
[125]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[125]"><\/a>rcu_periph_reset_disable<\/STRONG> (Thumb, 32 bytes, Stack size 0 bytes, gd32f4xx_rcu.o(.text.rcu_periph_reset_disable))$/;"	a
[126]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[126]"><\/a>uart_ringbuffer_init<\/STRONG> (Thumb, 26 bytes, Stack size 8 bytes, bsp_uart_ringbuffer.o(.text.uart_ringbuffer_init))$/;"	a
[127]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[127]"><\/a>uart_ringbuffer_pop_data<\/STRONG> (Thumb, 24 bytes, Stack size 8 bytes, bsp_uart_ringbuffer.o(.text.uart_ringbuffer_pop_data))$/;"	a
[128]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[128]"><\/a>rcu_clock_freq_get<\/STRONG> (Thumb, 172 bytes, Stack size 8 bytes, gd32f4xx_rcu.o(.text.rcu_clock_freq_get))$/;"	a
[129]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[129]"><\/a>__scatterload_rt2_thumb_only<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, __scatter.o(!!!scatter), UNUSED)$/;"	a
[12]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[12]"><\/a>EXTI2_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[12a]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[12a]"><\/a>__scatterload_null<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, __scatter.o(!!!scatter), UNUSED)$/;"	a
[12b]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[12b]"><\/a>__scatterload_zeroinit<\/STRONG> (Thumb, 28 bytes, Stack size unknown bytes, __scatter_zi.o(!!handler_zi), UNUSED)$/;"	a
[12c]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[12c]"><\/a>_printf_percent_end<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, _printf_percent_end.o(.ARM.Collect$$_printf_percent$$00000017))$/;"	a
[12d]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[12d]"><\/a>__rt_lib_init_alloca_1<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$0000002E))$/;"	a
[12e]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[12e]"><\/a>__rt_lib_init_argv_1<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$0000002C))$/;"	a
[12f]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[12f]"><\/a>__rt_lib_init_atexit_1<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$0000001B))$/;"	a
[130]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[130]"><\/a>__rt_lib_init_clock_1<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$00000021))$/;"	a
[131]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[131]"><\/a>__rt_lib_init_cpp_1<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$00000032))$/;"	a
[132]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[132]"><\/a>__rt_lib_init_exceptions_1<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$00000030))$/;"	a
[133]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[133]"><\/a>__rt_lib_init_fp_trap_1<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$0000001F))$/;"	a
[134]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[134]"><\/a>__rt_lib_init_getenv_1<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$00000023))$/;"	a
[135]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[135]"><\/a>__rt_lib_init_heap_1<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$0000000A))$/;"	a
[136]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[136]"><\/a>__rt_lib_init_lc_collate_1<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$00000011))$/;"	a
[137]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[137]"><\/a>__rt_lib_init_lc_ctype_1<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$00000013))$/;"	a
[138]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[138]"><\/a>__rt_lib_init_lc_monetary_1<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$00000015))$/;"	a
[139]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[139]"><\/a>__rt_lib_init_lc_numeric_1<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$00000017))$/;"	a
[13]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[13]"><\/a>EXTI3_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[13a]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[13a]"><\/a>__rt_lib_init_lc_time_1<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$00000019))$/;"	a
[13b]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[13b]"><\/a>__rt_lib_init_preinit_1<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$00000004))$/;"	a
[13c]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[13c]"><\/a>__rt_lib_init_rand_1<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$0000000E))$/;"	a
[13d]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[13d]"><\/a>__rt_lib_init_return<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$00000033))$/;"	a
[13e]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[13e]"><\/a>__rt_lib_init_signal_1<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$0000001D))$/;"	a
[13f]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[13f]"><\/a>__rt_lib_init_stdio_1<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$00000025))$/;"	a
[140]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[140]"><\/a>__rt_lib_init_user_alloc_1<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$0000000C))$/;"	a
[141]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[141]"><\/a>__rt_lib_shutdown_cpp_1<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libshutdown2.o(.ARM.Collect$$libshutdown$$00000002))$/;"	a
[142]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[142]"><\/a>__rt_lib_shutdown_fp_trap_1<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libshutdown2.o(.ARM.Collect$$libshutdown$$00000007))$/;"	a
[143]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[143]"><\/a>__rt_lib_shutdown_heap_1<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libshutdown2.o(.ARM.Collect$$libshutdown$$0000000F))$/;"	a
[144]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[144]"><\/a>__rt_lib_shutdown_return<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libshutdown2.o(.ARM.Collect$$libshutdown$$00000010))$/;"	a
[145]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[145]"><\/a>__rt_lib_shutdown_signal_1<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libshutdown2.o(.ARM.Collect$$libshutdown$$0000000A))$/;"	a
[146]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[146]"><\/a>__rt_lib_shutdown_stdio_1<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libshutdown2.o(.ARM.Collect$$libshutdown$$00000004))$/;"	a
[147]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[147]"><\/a>__rt_lib_shutdown_user_alloc_1<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libshutdown2.o(.ARM.Collect$$libshutdown$$0000000C))$/;"	a
[148]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[148]"><\/a>__rt_entry_presh_1<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, __rtentry2.o(.ARM.Collect$$rtentry$$00000002))$/;"	a
[149]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[149]"><\/a>__rt_entry_postsh_1<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, __rtentry2.o(.ARM.Collect$$rtentry$$00000009))$/;"	a
[14]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[14]"><\/a>EXTI4_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[14a]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[14a]"><\/a>__rt_entry_postli_1<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, __rtentry2.o(.ARM.Collect$$rtentry$$0000000C))$/;"	a
[14b]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[14b]"><\/a>__rt_exit_prels_1<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, rtexit2.o(.ARM.Collect$$rtexit$$00000002))$/;"	a
[14c]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[14c]"><\/a>_ll_udiv<\/STRONG> (Thumb, 240 bytes, Stack size 48 bytes, lludivv7m.o(.text), UNUSED)$/;"	a
[14d]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[14d]"><\/a>_memcpy_lastbytes<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, rt_memcpy_v6.o(.text), UNUSED)$/;"	a
[14e]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[14e]"><\/a>__aeabi_memclr4<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, rt_memclr_w.o(.text), UNUSED)$/;"	a
[14f]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[14f]"><\/a>__aeabi_memclr8<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, rt_memclr_w.o(.text), UNUSED)$/;"	a
[150]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[150]"><\/a>__rt_memclr_w<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, rt_memclr_w.o(.text), UNUSED)$/;"	a
[151]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[151]"><\/a>__use_two_region_memory<\/STRONG> (Thumb, 2 bytes, Stack size 0 bytes, heapauxi.o(.text), UNUSED)$/;"	a
[152]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[152]"><\/a>__rt_heap_escrow<\/STRONG> (Thumb, 2 bytes, Stack size 0 bytes, heapauxi.o(.text), UNUSED)$/;"	a
[153]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[153]"><\/a>__rt_heap_expand<\/STRONG> (Thumb, 2 bytes, Stack size 0 bytes, heapauxi.o(.text), UNUSED)$/;"	a
[154]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[154]"><\/a>__aeabi_memcpy8<\/STRONG> (Thumb, 0 bytes, Stack size 8 bytes, rt_memcpy_w.o(.text), UNUSED)$/;"	a
[155]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[155]"><\/a>__rt_memcpy_w<\/STRONG> (Thumb, 100 bytes, Stack size 8 bytes, rt_memcpy_w.o(.text), UNUSED)$/;"	a
[156]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[156]"><\/a>_memcpy_lastbytes_aligned<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, rt_memcpy_w.o(.text), UNUSED)$/;"	a
[157]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[157]"><\/a>__aeabi_memclr<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, rt_memclr.o(.text), UNUSED)$/;"	a
[158]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[158]"><\/a>__rt_memclr<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, rt_memclr.o(.text), UNUSED)$/;"	a
[159]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[159]"><\/a>__user_libspace<\/STRONG> (Thumb, 8 bytes, Stack size 0 bytes, libspace.o(.text), UNUSED)$/;"	a
[15]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[15]"><\/a>DMA0_Channel0_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[15a]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[15a]"><\/a>__user_perthread_libspace<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, libspace.o(.text), UNUSED)$/;"	a
[15b]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[15b]"><\/a>__fplib_config_fpu_vfp<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, fpinit.o(x$fpl$fpinit), UNUSED)$/;"	a
[15c]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[15c]"><\/a>__fplib_config_pureend_doubles<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, fpinit.o(x$fpl$fpinit), UNUSED)$/;"	a
[16]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[16]"><\/a>DMA0_Channel1_IRQHandler<\/STRONG> (Thumb, 46 bytes, Stack size 8 bytes, bsp_uart.o(.text.DMA0_Channel1_IRQHandler))$/;"	a
[17]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[17]"><\/a>DMA0_Channel2_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[18]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[18]"><\/a>DMA0_Channel3_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[19]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[19]"><\/a>DMA0_Channel4_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[1]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[1]"><\/a>NMI_Handler<\/STRONG> (Thumb, 2 bytes, Stack size 0 bytes, board.o(.text.NMI_Handler))$/;"	a
[1a]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[1a]"><\/a>DMA0_Channel5_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[1b]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[1b]"><\/a>DMA0_Channel6_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[1c]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[1c]"><\/a>ADC_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[1d]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[1d]"><\/a>CAN0_TX_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[1e]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[1e]"><\/a>CAN0_RX0_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[1f]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[1f]"><\/a>CAN0_RX1_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[20]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[20]"><\/a>CAN0_EWMC_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[21]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[21]"><\/a>EXTI5_9_IRQHandler<\/STRONG> (Thumb, 136 bytes, Stack size 8 bytes, bsp_encoder.o(.text.EXTI5_9_IRQHandler))$/;"	a
[22]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[22]"><\/a>TIMER0_BRK_TIMER8_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[23]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[23]"><\/a>TIMER0_UP_TIMER9_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[24]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[24]"><\/a>TIMER0_TRG_CMT_TIMER10_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[25]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[25]"><\/a>TIMER0_Channel_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[26]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[26]"><\/a>TIMER1_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[27]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[27]"><\/a>TIMER2_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[28]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[28]"><\/a>TIMER3_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[29]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[29]"><\/a>I2C0_EV_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[2]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[2]"><\/a>HardFault_Handler<\/STRONG> (Thumb, 2 bytes, Stack size 0 bytes, board.o(.text.HardFault_Handler))$/;"	a
[2a]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[2a]"><\/a>I2C0_ER_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[2b]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[2b]"><\/a>I2C1_EV_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[2c]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[2c]"><\/a>I2C1_ER_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[2d]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[2d]"><\/a>SPI0_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[2e]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[2e]"><\/a>SPI1_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[2f]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[2f]"><\/a>USART0_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[30]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[30]"><\/a>USART1_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[31]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[31]"><\/a>USART2_IRQHandler<\/STRONG> (Thumb, 124 bytes, Stack size 16 bytes, bsp_uart.o(.text.USART2_IRQHandler))$/;"	a
[32]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[32]"><\/a>EXTI10_15_IRQHandler<\/STRONG> (Thumb, 160 bytes, Stack size 8 bytes, bsp_encoder.o(.text.EXTI10_15_IRQHandler))$/;"	a
[33]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[33]"><\/a>RTC_Alarm_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[34]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[34]"><\/a>USBFS_WKUP_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[35]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[35]"><\/a>TIMER7_BRK_TIMER11_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[36]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[36]"><\/a>TIMER7_UP_TIMER12_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[37]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[37]"><\/a>TIMER7_TRG_CMT_TIMER13_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[38]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[38]"><\/a>TIMER7_Channel_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[39]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[39]"><\/a>DMA0_Channel7_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[3]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[3]"><\/a>MemManage_Handler<\/STRONG> (Thumb, 2 bytes, Stack size 0 bytes, board.o(.text.MemManage_Handler))$/;"	a
[3a]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[3a]"><\/a>EXMC_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[3b]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[3b]"><\/a>SDIO_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[3c]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[3c]"><\/a>TIMER4_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[3d]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[3d]"><\/a>SPI2_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[3e]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[3e]"><\/a>UART3_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[3f]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[3f]"><\/a>UART4_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[40]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[40]"><\/a>TIMER5_DAC_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[41]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[41]"><\/a>TIMER6_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[42]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[42]"><\/a>DMA1_Channel0_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[43]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[43]"><\/a>DMA1_Channel1_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[44]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[44]"><\/a>DMA1_Channel2_IRQHandler<\/STRONG> (Thumb, 46 bytes, Stack size 8 bytes, bsp_uart.o(.text.DMA1_Channel2_IRQHandler))$/;"	a
[45]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[45]"><\/a>DMA1_Channel3_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[46]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[46]"><\/a>DMA1_Channel4_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[47]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[47]"><\/a>ENET_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[48]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[48]"><\/a>ENET_WKUP_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[49]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[49]"><\/a>CAN1_TX_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[4]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[4]"><\/a>BusFault_Handler<\/STRONG> (Thumb, 2 bytes, Stack size 0 bytes, board.o(.text.BusFault_Handler))$/;"	a
[4a]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[4a]"><\/a>CAN1_RX0_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[4b]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[4b]"><\/a>CAN1_RX1_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[4c]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[4c]"><\/a>CAN1_EWMC_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[4d]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[4d]"><\/a>USBFS_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[4e]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[4e]"><\/a>DMA1_Channel5_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[4f]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[4f]"><\/a>DMA1_Channel6_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[50]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[50]"><\/a>DMA1_Channel7_IRQHandler<\/STRONG> (Thumb, 38 bytes, Stack size 8 bytes, bsp_uart.o(.text.DMA1_Channel7_IRQHandler))$/;"	a
[51]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[51]"><\/a>USART5_IRQHandler<\/STRONG> (Thumb, 120 bytes, Stack size 16 bytes, bsp_uart.o(.text.USART5_IRQHandler))$/;"	a
[52]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[52]"><\/a>I2C2_EV_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[53]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[53]"><\/a>I2C2_ER_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[54]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[54]"><\/a>USBHS_EP1_Out_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[55]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[55]"><\/a>USBHS_EP1_In_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[56]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[56]"><\/a>USBHS_WKUP_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[57]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[57]"><\/a>USBHS_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[58]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[58]"><\/a>DCI_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[59]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[59]"><\/a>TRNG_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[5]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[5]"><\/a>UsageFault_Handler<\/STRONG> (Thumb, 2 bytes, Stack size 0 bytes, board.o(.text.UsageFault_Handler))$/;"	a
[5a]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[5a]"><\/a>FPU_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[5b]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[5b]"><\/a>SystemInit<\/STRONG> (Thumb, 174 bytes, Stack size 16 bytes, system_gd32f4xx.o(.text.SystemInit))$/;"	a
[5c]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[5c]"><\/a>__main<\/STRONG> (Thumb, 8 bytes, Stack size 0 bytes, __main.o(!!!main))$/;"	a
[5d]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[5d]"><\/a>fputc<\/STRONG> (Thumb, 36 bytes, Stack size 16 bytes, bsp_uart.o(.text.fputc))$/;"	a
[5e]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[5e]"><\/a>_printf_input_char<\/STRONG> (Thumb, 10 bytes, Stack size 0 bytes, _printf_char_common.o(.text))$/;"	a
[5f]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[5f]"><\/a>pid_param_init<\/STRONG> (Thumb, 56 bytes, Stack size 20 bytes, pid_base.o(.text.pid_param_init))$/;"	a
[60]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[60]"><\/a>pid_reset<\/STRONG> (Thumb, 10 bytes, Stack size 0 bytes, pid_base.o(.text.pid_reset))$/;"	a
[61]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[61]"><\/a>pid_calculate<\/STRONG> (Thumb, 248 bytes, Stack size 16 bytes, pid_base.o(.text.pid_calculate))$/;"	a
[62]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[62]"><\/a>pid_set_target<\/STRONG> (Thumb, 4 bytes, Stack size 0 bytes, pid_base.o(.text.pid_set_target))$/;"	a
[63]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[63]"><\/a>my_mem_init<\/STRONG> (Thumb, 66 bytes, Stack size 16 bytes, priv_malloc.o(.text.my_mem_init))$/;"	a
[64]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[64]"><\/a>my_mem_perused<\/STRONG> (Thumb, 60 bytes, Stack size 0 bytes, priv_malloc.o(.text.my_mem_perused))$/;"	a
[65]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[65]"><\/a>__scatterload<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, __scatter.o(!!!scatter))$/;"	a
[66]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[66]"><\/a>__rt_entry<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, __rtentry.o(.ARM.Collect$$rtentry$$00000000))$/;"	a
[67]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[67]"><\/a>__scatterload_rt2<\/STRONG> (Thumb, 44 bytes, Stack size unknown bytes, __scatter.o(!!!scatter), UNUSED)$/;"	a
[68]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[68]"><\/a>__scatterload_copy<\/STRONG> (Thumb, 26 bytes, Stack size unknown bytes, __scatter_copy.o(!!handler_copy), UNUSED)$/;"	a
[69]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[69]"><\/a>_printf_d<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, _printf_d.o(.ARM.Collect$$_printf_percent$$00000009))$/;"	a
[6]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[6]"><\/a>SVC_Handler<\/STRONG> (Thumb, 2 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[6a]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[6a]"><\/a>_printf_int_dec<\/STRONG> (Thumb, 104 bytes, Stack size 24 bytes, _printf_dec.o(.text))$/;"	a
[6b]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[6b]"><\/a>_printf_s<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, _printf_s.o(.ARM.Collect$$_printf_percent$$00000014))$/;"	a
[6c]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[6c]"><\/a>_printf_string<\/STRONG> (Thumb, 8 bytes, Stack size 0 bytes, _printf_char.o(.text))$/;"	a
[6d]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[6d]"><\/a>__rt_lib_init_fp_1<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$00000001))$/;"	a
[6e]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[6e]"><\/a>_fp_init<\/STRONG> (Thumb, 26 bytes, Stack size 0 bytes, fpinit.o(x$fpl$fpinit))$/;"	a
[6f]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[6f]"><\/a>__rt_entry_sh<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, __rtentry4.o(.ARM.Collect$$rtentry$$00000004))$/;"	a
[70]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[70]"><\/a>__user_setup_stackheap<\/STRONG> (Thumb, 74 bytes, Stack size 8 bytes, sys_stackheap_outer.o(.text))$/;"	a
[71]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[71]"><\/a>__rt_entry_li<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, __rtentry2.o(.ARM.Collect$$rtentry$$0000000A))$/;"	a
[72]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[72]"><\/a>__rt_lib_init<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit.o(.ARM.Collect$$libinit$$00000000))$/;"	a
[73]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[73]"><\/a>__rt_entry_main<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, __rtentry2.o(.ARM.Collect$$rtentry$$0000000D))$/;"	a
[74]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[74]"><\/a>main<\/STRONG> (Thumb, 176 bytes, Stack size 0 bytes, main.o(.text.main))$/;"	a
[75]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[75]"><\/a>exit<\/STRONG> (Thumb, 18 bytes, Stack size 8 bytes, exit.o(.text))$/;"	a
[76]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[76]"><\/a>__rt_exit_ls<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, rtexit2.o(.ARM.Collect$$rtexit$$00000003))$/;"	a
[77]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[77]"><\/a>__rt_lib_shutdown<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libshutdown.o(.ARM.Collect$$libshutdown$$00000000))$/;"	a
[78]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[78]"><\/a>__rt_exit_exit<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, rtexit2.o(.ARM.Collect$$rtexit$$00000004))$/;"	a
[79]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[79]"><\/a>_sys_exit<\/STRONG> (Thumb, 2 bytes, Stack size 0 bytes, bsp_uart.o(.text._sys_exit))$/;"	a
[7]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[7]"><\/a>DebugMon_Handler<\/STRONG> (Thumb, 2 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[7a]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[7a]"><\/a>__2printf<\/STRONG> (Thumb, 20 bytes, Stack size 24 bytes, noretval__2printf.o(.text))$/;"	a
[7b]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[7b]"><\/a>_printf_char_file<\/STRONG> (Thumb, 32 bytes, Stack size 16 bytes, _printf_char_file.o(.text))$/;"	a
[7c]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[7c]"><\/a>__printf<\/STRONG> (Thumb, 104 bytes, Stack size 24 bytes, __printf.o(.text))$/;"	a
[7d]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[7d]"><\/a>_printf_percent<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, _printf_percent.o(.ARM.Collect$$_printf_percent$$00000000))$/;"	a
[7e]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[7e]"><\/a>_printf_int_common<\/STRONG> (Thumb, 178 bytes, Stack size 32 bytes, _printf_intcommon.o(.text))$/;"	a
[7f]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[7f]"><\/a>puts<\/STRONG> (Thumb, 40 bytes, Stack size 8 bytes, puts.o(.text))$/;"	a
[80]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[80]"><\/a>__rt_memcpy<\/STRONG> (Thumb, 138 bytes, Stack size 0 bytes, rt_memcpy_v6.o(.text), UNUSED)$/;"	a
[81]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[81]"><\/a>__aeabi_memcpy4<\/STRONG> (Thumb, 0 bytes, Stack size 8 bytes, rt_memcpy_w.o(.text), UNUSED)$/;"	a
[82]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[82]"><\/a>__aeabi_memset<\/STRONG> (Thumb, 16 bytes, Stack size 0 bytes, aeabi_memset.o(.text))$/;"	a
[83]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[83]"><\/a>_memset<\/STRONG> (Thumb, 64 bytes, Stack size 0 bytes, rt_memclr.o(.text))$/;"	a
[84]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[84]"><\/a>_printf_cs_common<\/STRONG> (Thumb, 20 bytes, Stack size 8 bytes, _printf_char.o(.text))$/;"	a
[85]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[85]"><\/a>_printf_str<\/STRONG> (Thumb, 82 bytes, Stack size 16 bytes, _printf_str.o(.text))$/;"	a
[86]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[86]"><\/a>_printf_char<\/STRONG> (Thumb, 16 bytes, Stack size 0 bytes, _printf_char.o(.text), UNUSED)$/;"	a
[87]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[87]"><\/a>_printf_char_common<\/STRONG> (Thumb, 32 bytes, Stack size 64 bytes, _printf_char_common.o(.text))$/;"	a
[88]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[88]"><\/a>ferror<\/STRONG> (Thumb, 8 bytes, Stack size 0 bytes, ferror.o(.text))$/;"	a
[89]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[89]"><\/a>_memset_w<\/STRONG> (Thumb, 74 bytes, Stack size 4 bytes, rt_memclr_w.o(.text))$/;"	a
[8]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[8]"><\/a>PendSV_Handler<\/STRONG> (Thumb, 2 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[8a]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[8a]"><\/a>__user_perproc_libspace<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, libspace.o(.text))$/;"	a
[8b]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[8b]"><\/a>__user_initial_stackheap<\/STRONG> (Thumb, 10 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[8c]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[8c]"><\/a>__rt_exit<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, rtexit.o(.ARM.Collect$$rtexit$$00000000))$/;"	a
[8d]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[8d]"><\/a>AO_Control<\/STRONG> (Thumb, 70 bytes, Stack size 16 bytes, bsp_moto.o(.text.AO_Control))$/;"	a
[8e]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[8e]"><\/a>timer_channel_output_pulse_value_config<\/STRONG> (Thumb, 12 bytes, Stack size 0 bytes, gd32f4xx_timer.o(.text.timer_channel_output_pulse_value_config))$/;"	a
[8f]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[8f]"><\/a>BO_Control<\/STRONG> (Thumb, 76 bytes, Stack size 16 bytes, bsp_moto.o(.text.BO_Control))$/;"	a
[90]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[90]"><\/a>CO_Control<\/STRONG> (Thumb, 64 bytes, Stack size 8 bytes, bsp_moto.o(.text.CO_Control))$/;"	a
[91]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[91]"><\/a>dma_interrupt_flag_get<\/STRONG> (Thumb, 630 bytes, Stack size 8 bytes, gd32f4xx_dma.o(.text.dma_interrupt_flag_get))$/;"	a
[92]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[92]"><\/a>dma_interrupt_flag_clear<\/STRONG> (Thumb, 42 bytes, Stack size 0 bytes, gd32f4xx_dma.o(.text.dma_interrupt_flag_clear))$/;"	a
[93]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[93]"><\/a>dma_channel_enable<\/STRONG> (Thumb, 18 bytes, Stack size 0 bytes, gd32f4xx_dma.o(.text.dma_channel_enable))$/;"	a
[94]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[94]"><\/a>DO_Control<\/STRONG> (Thumb, 68 bytes, Stack size 8 bytes, bsp_moto.o(.text.DO_Control))$/;"	a
[95]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[95]"><\/a>exti_interrupt_flag_get<\/STRONG> (Thumb, 18 bytes, Stack size 0 bytes, gd32f4xx_exti.o(.text.exti_interrupt_flag_get))$/;"	a
[96]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[96]"><\/a>exti_interrupt_flag_clear<\/STRONG> (Thumb, 12 bytes, Stack size 0 bytes, gd32f4xx_exti.o(.text.exti_interrupt_flag_clear))$/;"	a
[97]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[97]"><\/a>bsp_led_on<\/STRONG> (Thumb, 18 bytes, Stack size 8 bytes, bsp_led.o(.text.bsp_led_on))$/;"	a
[98]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[98]"><\/a>PID_thread_init<\/STRONG> (Thumb, 128 bytes, Stack size 56 bytes, pid_moto_control.o(.text.PID_thread_init))$/;"	a
[99]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[99]"><\/a>pid_init<\/STRONG> (Thumb, 40 bytes, Stack size 0 bytes, pid_base.o(.text.pid_init))$/;"	a
[9]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[9]"><\/a>SysTick_Handler<\/STRONG> (Thumb, 22 bytes, Stack size 8 bytes, board.o(.text.SysTick_Handler))$/;"	a
[9a]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[9a]"><\/a>SysTick_Config<\/STRONG> (Thumb, 42 bytes, Stack size 16 bytes, board.o(.text.SysTick_Config))$/;"	a
[9b]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[9b]"><\/a>NVIC_SetPriority<\/STRONG> (Thumb, 14 bytes, Stack size 0 bytes, board.o(.text.NVIC_SetPriority))$/;"	a
[9c]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[9c]"><\/a>soft_timer_tick<\/STRONG> (Thumb, 62 bytes, Stack size 8 bytes, soft_timer.o(.text.soft_timer_tick))$/;"	a
[9d]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[9d]"><\/a>system_clock_config<\/STRONG> (Thumb, 8 bytes, Stack size 8 bytes, system_gd32f4xx.o(.text.system_clock_config))$/;"	a
[9e]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[9e]"><\/a>usart_interrupt_flag_get<\/STRONG> (Thumb, 34 bytes, Stack size 0 bytes, gd32f4xx_usart.o(.text.usart_interrupt_flag_get))$/;"	a
[9f]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[9f]"><\/a>usart_flag_get<\/STRONG> (Thumb, 16 bytes, Stack size 0 bytes, gd32f4xx_usart.o(.text.usart_flag_get))$/;"	a
[a0]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[a0]"><\/a>dma_transfer_number_get<\/STRONG> (Thumb, 12 bytes, Stack size 0 bytes, gd32f4xx_dma.o(.text.dma_transfer_number_get))$/;"	a
[a1]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[a1]"><\/a>uart_ringbuffer_push_data<\/STRONG> (Thumb, 24 bytes, Stack size 8 bytes, bsp_uart_ringbuffer.o(.text.uart_ringbuffer_push_data))$/;"	a
[a2]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[a2]"><\/a>dma_channel_disable<\/STRONG> (Thumb, 18 bytes, Stack size 0 bytes, gd32f4xx_dma.o(.text.dma_channel_disable))$/;"	a
[a3]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[a3]"><\/a>dma_transfer_number_config<\/STRONG> (Thumb, 12 bytes, Stack size 0 bytes, gd32f4xx_dma.o(.text.dma_transfer_number_config))$/;"	a
[a4]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[a4]"><\/a>airsac_thread_init<\/STRONG> (Thumb, 24 bytes, Stack size 8 bytes, bsp_airsac.o(.text.airsac_thread_init))$/;"	a
[a5]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[a5]"><\/a>lin_init<\/STRONG> (Thumb, 12 bytes, Stack size 8 bytes, lin.o(.text.lin_init))$/;"	a
[a6]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[a6]"><\/a>airsac_thread_run<\/STRONG> (Thumb, 84 bytes, Stack size 8 bytes, bsp_airsac.o(.text.airsac_thread_run))$/;"	a
[a7]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[a7]"><\/a>get_switch_value<\/STRONG> (Thumb, 18 bytes, Stack size 0 bytes, bsp_switch.o(.text.get_switch_value))$/;"	a
[a8]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[a8]"><\/a>set_airsac_mode<\/STRONG> (Thumb, 160 bytes, Stack size 8 bytes, bsp_airsac.o(.text.set_airsac_mode))$/;"	a
[a9]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[a9]"><\/a>board_calloc<\/STRONG> (Thumb, 30 bytes, Stack size 16 bytes, priv_malloc.o(.text.board_calloc))$/;"	a
[a]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[a]"><\/a>WWDGT_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[aa]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[aa]"><\/a>mymalloc<\/STRONG> (Thumb, 34 bytes, Stack size 8 bytes, priv_malloc.o(.text.mymalloc))$/;"	a
[ab]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[ab]"><\/a>mymemset<\/STRONG> (Thumb, 24 bytes, Stack size 8 bytes, priv_malloc.o(.text.mymemset))$/;"	a
[ac]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[ac]"><\/a>board_init<\/STRONG> (Thumb, 22 bytes, Stack size 8 bytes, board.o(.text.board_init))$/;"	a
[ad]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[ad]"><\/a>systick_config<\/STRONG> (Thumb, 42 bytes, Stack size 8 bytes, board.o(.text.systick_config))$/;"	a
[ae]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[ae]"><\/a>bsp_dma_usart_int<\/STRONG> (Thumb, 332 bytes, Stack size 72 bytes, bsp_uart.o(.text.bsp_dma_usart_int))$/;"	a
[af]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[af]"><\/a>rcu_periph_clock_enable<\/STRONG> (Thumb, 30 bytes, Stack size 0 bytes, gd32f4xx_rcu.o(.text.rcu_periph_clock_enable))$/;"	a
[b0]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[b0]"><\/a>dma_deinit<\/STRONG> (Thumb, 76 bytes, Stack size 0 bytes, gd32f4xx_dma.o(.text.dma_deinit))$/;"	a
[b1]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[b1]"><\/a>dma_single_data_mode_init<\/STRONG> (Thumb, 136 bytes, Stack size 8 bytes, gd32f4xx_dma.o(.text.dma_single_data_mode_init))$/;"	a
[b2]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[b2]"><\/a>dma_circulation_disable<\/STRONG> (Thumb, 18 bytes, Stack size 0 bytes, gd32f4xx_dma.o(.text.dma_circulation_disable))$/;"	a
[b3]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[b3]"><\/a>dma_channel_subperipheral_select<\/STRONG> (Thumb, 22 bytes, Stack size 0 bytes, gd32f4xx_dma.o(.text.dma_channel_subperipheral_select))$/;"	a
[b4]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[b4]"><\/a>nvic_irq_enable<\/STRONG> (Thumb, 162 bytes, Stack size 16 bytes, gd32f4xx_misc.o(.text.nvic_irq_enable))$/;"	a
[b5]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[b5]"><\/a>dma_interrupt_enable<\/STRONG> (Thumb, 26 bytes, Stack size 0 bytes, gd32f4xx_dma.o(.text.dma_interrupt_enable))$/;"	a
[b6]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[b6]"><\/a>usart_dma_receive_config<\/STRONG> (Thumb, 20 bytes, Stack size 0 bytes, gd32f4xx_usart.o(.text.usart_dma_receive_config))$/;"	a
[b7]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[b7]"><\/a>bsp_led_gpio_init<\/STRONG> (Thumb, 44 bytes, Stack size 8 bytes, bsp_led.o(.text.bsp_led_gpio_init))$/;"	a
[b8]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[b8]"><\/a>gpio_mode_set<\/STRONG> (Thumb, 84 bytes, Stack size 24 bytes, gd32f4xx_gpio.o(.text.gpio_mode_set))$/;"	a
[b9]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[b9]"><\/a>gpio_output_options_set<\/STRONG> (Thumb, 70 bytes, Stack size 16 bytes, gd32f4xx_gpio.o(.text.gpio_output_options_set))$/;"	a
[b]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[b]"><\/a>LVD_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[ba]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[ba]"><\/a>bsp_led_init<\/STRONG> (Thumb, 16 bytes, Stack size 8 bytes, bsp_led.o(.text.bsp_led_init))$/;"	a
[bb]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[bb]"><\/a>bsp_led_off<\/STRONG> (Thumb, 18 bytes, Stack size 8 bytes, bsp_led.o(.text.bsp_led_off))$/;"	a
[bc]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[bc]"><\/a>gpio_bit_reset<\/STRONG> (Thumb, 4 bytes, Stack size 0 bytes, gd32f4xx_gpio.o(.text.gpio_bit_reset))$/;"	a
[bd]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[bd]"><\/a>gpio_bit_set<\/STRONG> (Thumb, 4 bytes, Stack size 0 bytes, gd32f4xx_gpio.o(.text.gpio_bit_set))$/;"	a
[be]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[be]"><\/a>bsp_uart_periph_init<\/STRONG> (Thumb, 336 bytes, Stack size 24 bytes, bsp_uart.o(.text.bsp_uart_periph_init))$/;"	a
[bf]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[bf]"><\/a>gpio_af_set<\/STRONG> (Thumb, 110 bytes, Stack size 20 bytes, gd32f4xx_gpio.o(.text.gpio_af_set))$/;"	a
[c0]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[c0]"><\/a>usart_deinit<\/STRONG> (Thumb, 196 bytes, Stack size 8 bytes, gd32f4xx_usart.o(.text.usart_deinit))$/;"	a
[c1]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[c1]"><\/a>usart_baudrate_set<\/STRONG> (Thumb, 190 bytes, Stack size 16 bytes, gd32f4xx_usart.o(.text.usart_baudrate_set))$/;"	a
[c2]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[c2]"><\/a>usart_receive_config<\/STRONG> (Thumb, 12 bytes, Stack size 0 bytes, gd32f4xx_usart.o(.text.usart_receive_config))$/;"	a
[c3]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[c3]"><\/a>usart_transmit_config<\/STRONG> (Thumb, 12 bytes, Stack size 0 bytes, gd32f4xx_usart.o(.text.usart_transmit_config))$/;"	a
[c4]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[c4]"><\/a>usart_enable<\/STRONG> (Thumb, 10 bytes, Stack size 0 bytes, gd32f4xx_usart.o(.text.usart_enable))$/;"	a
[c5]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[c5]"><\/a>usart_interrupt_enable<\/STRONG> (Thumb, 22 bytes, Stack size 0 bytes, gd32f4xx_usart.o(.text.usart_interrupt_enable))$/;"	a
[c6]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[c6]"><\/a>bsp_usart_dma_send_data<\/STRONG> (Thumb, 96 bytes, Stack size 24 bytes, bsp_uart.o(.text.bsp_usart_dma_send_data))$/;"	a
[c7]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[c7]"><\/a>dma_flag_clear<\/STRONG> (Thumb, 42 bytes, Stack size 0 bytes, gd32f4xx_dma.o(.text.dma_flag_clear))$/;"	a
[c8]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[c8]"><\/a>dma_memory_address_config<\/STRONG> (Thumb, 24 bytes, Stack size 0 bytes, gd32f4xx_dma.o(.text.dma_memory_address_config))$/;"	a
[c9]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[c9]"><\/a>usart_dma_transmit_config<\/STRONG> (Thumb, 20 bytes, Stack size 0 bytes, gd32f4xx_usart.o(.text.usart_dma_transmit_config))$/;"	a
[c]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[c]"><\/a>TAMPER_STAMP_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[ca]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[ca]"><\/a>circbuf_alloc<\/STRONG> (Thumb, 32 bytes, Stack size 16 bytes, circular_buffer.o(.text.circbuf_alloc))$/;"	a
[cb]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[cb]"><\/a>circbuf_pop<\/STRONG> (Thumb, 84 bytes, Stack size 32 bytes, circular_buffer.o(.text.circbuf_pop))$/;"	a
[cc]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[cc]"><\/a>__aeabi_memcpy<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, rt_memcpy_v6.o(.text))$/;"	a
[cd]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[cd]"><\/a>circbuf_push<\/STRONG> (Thumb, 86 bytes, Stack size 32 bytes, circular_buffer.o(.text.circbuf_push))$/;"	a
[ce]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[ce]"><\/a>delay_ms<\/STRONG> (Thumb, 14 bytes, Stack size 8 bytes, board.o(.text.delay_ms))$/;"	a
[cf]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[cf]"><\/a>delay_us<\/STRONG> (Thumb, 76 bytes, Stack size 8 bytes, board.o(.text.delay_us))$/;"	a
[d0]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[d0]"><\/a>encoder_init<\/STRONG> (Thumb, 292 bytes, Stack size 8 bytes, bsp_encoder.o(.text.encoder_init))$/;"	a
[d1]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[d1]"><\/a>syscfg_exti_line_config<\/STRONG> (Thumb, 132 bytes, Stack size 0 bytes, gd32f4xx_syscfg.o(.text.syscfg_exti_line_config))$/;"	a
[d2]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[d2]"><\/a>exti_init<\/STRONG> (Thumb, 156 bytes, Stack size 0 bytes, gd32f4xx_exti.o(.text.exti_init))$/;"	a
[d3]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[d3]"><\/a>exti_interrupt_enable<\/STRONG> (Thumb, 16 bytes, Stack size 0 bytes, gd32f4xx_exti.o(.text.exti_interrupt_enable))$/;"	a
[d4]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[d4]"><\/a>fmc_byte_program<\/STRONG> (Thumb, 68 bytes, Stack size 16 bytes, gd32f4xx_fmc.o(.text.fmc_byte_program))$/;"	a
[d5]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[d5]"><\/a>fmc_ready_wait<\/STRONG> (Thumb, 30 bytes, Stack size 8 bytes, gd32f4xx_fmc.o(.text.fmc_ready_wait))$/;"	a
[d6]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[d6]"><\/a>fmc_state_get<\/STRONG> (Thumb, 58 bytes, Stack size 0 bytes, gd32f4xx_fmc.o(.text.fmc_state_get))$/;"	a
[d7]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[d7]"><\/a>fmc_sector_erase<\/STRONG> (Thumb, 78 bytes, Stack size 16 bytes, gd32f4xx_fmc.o(.text.fmc_sector_erase))$/;"	a
[d8]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[d8]"><\/a>fmc_write_8bit_data<\/STRONG> (Thumb, 110 bytes, Stack size 48 bytes, bsp_flash_operate.o(.text.fmc_write_8bit_data))$/;"	a
[d9]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[d9]"><\/a>fmc_unlock<\/STRONG> (Thumb, 40 bytes, Stack size 0 bytes, gd32f4xx_fmc.o(.text.fmc_unlock))$/;"	a
[d]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[d]"><\/a>RTC_WKUP_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[da]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[da]"><\/a>fmc_flag_clear<\/STRONG> (Thumb, 12 bytes, Stack size 0 bytes, gd32f4xx_fmc.o(.text.fmc_flag_clear))$/;"	a
[db]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[db]"><\/a>fmc_sector_info_get<\/STRONG> (Thumb, 364 bytes, Stack size 16 bytes, bsp_flash_operate.o(.text.fmc_sector_info_get))$/;"	a
[dc]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[dc]"><\/a>sector_name_to_number<\/STRONG> (Thumb, 38 bytes, Stack size 0 bytes, bsp_flash_operate.o(.text.sector_name_to_number))$/;"	a
[dd]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[dd]"><\/a>fmc_lock<\/STRONG> (Thumb, 18 bytes, Stack size 0 bytes, gd32f4xx_fmc.o(.text.fmc_lock))$/;"	a
[de]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[de]"><\/a>usart_data_transmit<\/STRONG> (Thumb, 8 bytes, Stack size 0 bytes, gd32f4xx_usart.o(.text.usart_data_transmit))$/;"	a
[df]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[df]"><\/a>lin_break_send<\/STRONG> (Thumb, 30 bytes, Stack size 8 bytes, lin.o(.text.lin_break_send))$/;"	a
[e0]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[e0]"><\/a>usart_send_break<\/STRONG> (Thumb, 10 bytes, Stack size 0 bytes, gd32f4xx_usart.o(.text.usart_send_break))$/;"	a
[e1]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[e1]"><\/a>lin_data_transmit<\/STRONG> (Thumb, 50 bytes, Stack size 24 bytes, lin.o(.text.lin_data_transmit))$/;"	a
[e2]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[e2]"><\/a>lin_sendbyte<\/STRONG> (Thumb, 34 bytes, Stack size 8 bytes, lin.o(.text.lin_sendbyte))$/;"	a
[e3]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[e3]"><\/a>lin_gpio_init<\/STRONG> (Thumb, 54 bytes, Stack size 8 bytes, lin.o(.text.lin_gpio_init))$/;"	a
[e4]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[e4]"><\/a>lin_header_transmit<\/STRONG> (Thumb, 22 bytes, Stack size 8 bytes, lin.o(.text.lin_header_transmit))$/;"	a
[e5]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[e5]"><\/a>lin_periph_config<\/STRONG> (Thumb, 104 bytes, Stack size 8 bytes, lin.o(.text.lin_periph_config))$/;"	a
[e6]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[e6]"><\/a>usart_word_length_set<\/STRONG> (Thumb, 16 bytes, Stack size 0 bytes, gd32f4xx_usart.o(.text.usart_word_length_set))$/;"	a
[e7]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[e7]"><\/a>usart_stop_bit_set<\/STRONG> (Thumb, 16 bytes, Stack size 0 bytes, gd32f4xx_usart.o(.text.usart_stop_bit_set))$/;"	a
[e8]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[e8]"><\/a>usart_parity_config<\/STRONG> (Thumb, 16 bytes, Stack size 0 bytes, gd32f4xx_usart.o(.text.usart_parity_config))$/;"	a
[e9]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[e9]"><\/a>usart_hardware_flow_rts_config<\/STRONG> (Thumb, 20 bytes, Stack size 0 bytes, gd32f4xx_usart.o(.text.usart_hardware_flow_rts_config))$/;"	a
[e]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[e]"><\/a>FMC_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[ea]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[ea]"><\/a>usart_hardware_flow_cts_config<\/STRONG> (Thumb, 20 bytes, Stack size 0 bytes, gd32f4xx_usart.o(.text.usart_hardware_flow_cts_config))$/;"	a
[eb]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[eb]"><\/a>usart_lin_mode_enable<\/STRONG> (Thumb, 10 bytes, Stack size 0 bytes, gd32f4xx_usart.o(.text.usart_lin_mode_enable))$/;"	a
[ec]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[ec]"><\/a>usart_lin_break_detection_length_config<\/STRONG> (Thumb, 20 bytes, Stack size 0 bytes, gd32f4xx_usart.o(.text.usart_lin_break_detection_length_config))$/;"	a
[ed]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[ed]"><\/a>lin_send_pack<\/STRONG> (Thumb, 26 bytes, Stack size 8 bytes, lin.o(.text.lin_send_pack))$/;"	a
[ee]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[ee]"><\/a>nvic_priority_group_set<\/STRONG> (Thumb, 20 bytes, Stack size 0 bytes, gd32f4xx_misc.o(.text.nvic_priority_group_set))$/;"	a
[ef]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[ef]"><\/a>moto_init<\/STRONG> (Thumb, 1214 bytes, Stack size 56 bytes, bsp_moto.o(.text.moto_init))$/;"	a
[f0]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[f0]"><\/a>power_check_init<\/STRONG> (Thumb, 32 bytes, Stack size 8 bytes, bsp_power_check.o(.text.power_check_init))$/;"	a
[f1]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[f1]"><\/a>switch_thread_init<\/STRONG> (Thumb, 8 bytes, Stack size 8 bytes, bsp_switch.o(.text.switch_thread_init))$/;"	a
[f2]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[f2]"><\/a>usart_thread_init<\/STRONG> (Thumb, 54 bytes, Stack size 8 bytes, bsp_uart.o(.text.usart_thread_init))$/;"	a
[f3]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[f3]"><\/a>__aeabi_uldivmod<\/STRONG> (Thumb, 0 bytes, Stack size 48 bytes, lludivv7m.o(.text))$/;"	a
[f4]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[f4]"><\/a>moto_PID_thread_run<\/STRONG> (Thumb, 92 bytes, Stack size 16 bytes, pid_moto_control.o(.text.moto_PID_thread_run))$/;"	a
[f5]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[f5]"><\/a>power_check_handle<\/STRONG> (Thumb, 98 bytes, Stack size 16 bytes, bsp_power_check.o(.text.power_check_handle))$/;"	a
[f6]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[f6]"><\/a>switch_thread_run<\/STRONG> (Thumb, 100 bytes, Stack size 8 bytes, bsp_switch.o(.text.switch_thread_run))$/;"	a
[f7]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[f7]"><\/a>usart_thread_run<\/STRONG> (Thumb, 76 bytes, Stack size 8 bytes, bsp_uart.o(.text.usart_thread_run))$/;"	a
[f8]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[f8]"><\/a>get_encoder_currentCount<\/STRONG> (Thumb, 14 bytes, Stack size 0 bytes, bsp_encoder.o(.text.get_encoder_currentCount))$/;"	a
[f9]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[f9]"><\/a>set_moto_control<\/STRONG> (Thumb, 86 bytes, Stack size 8 bytes, bsp_moto.o(.text.set_moto_control))$/;"	a
[f]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[f]"><\/a>RCU_CTC_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f407_427.o(.text))$/;"	a
[fa]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[fa]"><\/a>rcu_timer_clock_prescaler_config<\/STRONG> (Thumb, 34 bytes, Stack size 0 bytes, gd32f4xx_rcu.o(.text.rcu_timer_clock_prescaler_config))$/;"	a
[fb]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[fb]"><\/a>timer_deinit<\/STRONG> (Thumb, 322 bytes, Stack size 8 bytes, gd32f4xx_timer.o(.text.timer_deinit))$/;"	a
[fc]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[fc]"><\/a>timer_init<\/STRONG> (Thumb, 172 bytes, Stack size 8 bytes, gd32f4xx_timer.o(.text.timer_init))$/;"	a
[fd]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[fd]"><\/a>timer_channel_output_config<\/STRONG> (Thumb, 500 bytes, Stack size 8 bytes, gd32f4xx_timer.o(.text.timer_channel_output_config))$/;"	a
[fe]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[fe]"><\/a>timer_channel_output_mode_config<\/STRONG> (Thumb, 58 bytes, Stack size 0 bytes, gd32f4xx_timer.o(.text.timer_channel_output_mode_config))$/;"	a
[ff]	.\Template\project\MDK(V5)\Objects\project.htm	/^<P><STRONG><a name="[ff]"><\/a>timer_channel_output_shadow_config<\/STRONG> (Thumb, 58 bytes, Stack size 0 bytes, gd32f4xx_timer.o(.text.timer_channel_output_shadow_config))$/;"	a
_1ST_BYTE	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_mem.h	63;"	d
_2ND_BYTE	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_mem.h	64;"	d
_3RD_BYTE	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_mem.h	65;"	d
_AIRSAC_H	.\Template\bsp\airsac\bsp_airsac.h	2;"	d
_BSP_L298N_H	.\Template\bsp\bsp_L298N.h	2;"	d
_BSP_MOTO_H	.\Template\bsp\moto\bsp_moto.h	2;"	d
_BSP_POWER_CHECK_H	.\Template\bsp\power\bsp_power_check.h	2;"	d
_BYTE1	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	71;"	d
_BYTE2	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	72;"	d
_BYTE3	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	73;"	d
_ENET_DELAY_	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	100;"	d	file:
_ENET_DELAY_	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	95;"	d	file:
_LIN_H	.\Template\bsp\airsac\lin.h	2;"	d
_MOTO_CONTROL_H	.\Template\bsp\moto\moto_control.h	2;"	d
_PID_BASE_H	.\Template\bsp\PID\PID_base.h	2;"	d
_PID_TypeDef	.\Template\bsp\PID\PID_base.h	/^typedef struct _PID_TypeDef$/;"	s
_SWITCH_H	.\Template\bsp\bsp_switch\bsp_switch.h	2;"	d
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_core.c	/^__ALIGN_BEGIN const usb_desc_config_set audio_config_set __ALIGN_END = $/;"	v
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_core.c	/^__ALIGN_BEGIN const usb_desc_dev audio_dev_desc __ALIGN_END =$/;"	v
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_core.c	/^__ALIGN_BEGIN usbd_audio_handler audio_handler __ALIGN_END;$/;"	v
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_core.c	/^static __ALIGN_BEGIN const usb_desc_LANGID usbd_language_id_desc __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_core.c	/^static __ALIGN_BEGIN const usb_desc_str manufacturer_string __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_core.c	/^static __ALIGN_BEGIN const usb_desc_str product_string __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_core.c	/^static __ALIGN_BEGIN usb_desc_str serial_string __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\cdc\Source\cdc_acm_core.c	/^__ALIGN_BEGIN const usb_cdc_desc_config_set cdc_config_desc __ALIGN_END = $/;"	v
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\cdc\Source\cdc_acm_core.c	/^__ALIGN_BEGIN const usb_desc_dev cdc_dev_desc __ALIGN_END =$/;"	v
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\cdc\Source\cdc_acm_core.c	/^static __ALIGN_BEGIN const usb_desc_LANGID usbd_language_id_desc __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\cdc\Source\cdc_acm_core.c	/^static __ALIGN_BEGIN const usb_desc_str manufacturer_string __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\cdc\Source\cdc_acm_core.c	/^static __ALIGN_BEGIN const usb_desc_str product_string __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\cdc\Source\cdc_acm_core.c	/^static __ALIGN_BEGIN usb_desc_str serial_string __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_core.c	/^__ALIGN_BEGIN const usb_desc_dev dfu_dev_desc __ALIGN_END =$/;"	v
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_core.c	/^__ALIGN_BEGIN const usb_dfu_desc_config_set dfu_config_desc __ALIGN_END = $/;"	v
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_core.c	/^static __ALIGN_BEGIN const usb_desc_LANGID usbd_language_id_desc __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_core.c	/^static __ALIGN_BEGIN const usb_desc_str config_string __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_core.c	/^static __ALIGN_BEGIN const usb_desc_str manufacturer_string __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_core.c	/^static __ALIGN_BEGIN const usb_desc_str product_string __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_core.c	/^static __ALIGN_BEGIN usb_desc_str interface_string0 __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_core.c	/^static __ALIGN_BEGIN usb_desc_str interface_string1 __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_core.c	/^static __ALIGN_BEGIN usb_desc_str interface_string2 __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_core.c	/^static __ALIGN_BEGIN usb_desc_str serial_string __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\custom_hid_core.c	/^__ALIGN_BEGIN const uint8_t customhid_report_descriptor[DESC_LEN_REPORT] __ALIGN_END =$/;"	v
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\custom_hid_core.c	/^__ALIGN_BEGIN const usb_desc_dev custom_hid_dev_desc __ALIGN_END =$/;"	v
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\custom_hid_core.c	/^__ALIGN_BEGIN const usb_hid_desc_config_set custom_hid_config_desc __ALIGN_END = $/;"	v
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\custom_hid_core.c	/^static __ALIGN_BEGIN const usb_desc_LANGID usbd_language_id_desc __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\custom_hid_core.c	/^static __ALIGN_BEGIN const usb_desc_str manufacturer_string __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\custom_hid_core.c	/^static __ALIGN_BEGIN const usb_desc_str product_string __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\custom_hid_core.c	/^static __ALIGN_BEGIN usb_desc_str serial_string __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\standard_hid_core.c	/^__ALIGN_BEGIN const uint8_t hid_report_desc[USB_HID_REPORT_DESC_LEN] __ALIGN_END =$/;"	v
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\standard_hid_core.c	/^__ALIGN_BEGIN const uint8_t usbd_qualifier_desc[10] __ALIGN_END = $/;"	v
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\standard_hid_core.c	/^__ALIGN_BEGIN const usb_desc_dev hid_dev_desc __ALIGN_END =$/;"	v
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\standard_hid_core.c	/^__ALIGN_BEGIN const usb_hid_desc_config_set hid_config_desc __ALIGN_END = $/;"	v
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\standard_hid_core.c	/^__ALIGN_BEGIN const usb_hid_desc_config_set other_speed_hid_config_desc __ALIGN_END = $/;"	v
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\standard_hid_core.c	/^static __ALIGN_BEGIN const usb_desc_LANGID usbd_language_id_desc __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\standard_hid_core.c	/^static __ALIGN_BEGIN const usb_desc_str manufacturer_string __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\standard_hid_core.c	/^static __ALIGN_BEGIN const usb_desc_str product_string __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\standard_hid_core.c	/^static __ALIGN_BEGIN usb_desc_str serial_string __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Source\usb_iap_core.c	/^__ALIGN_BEGIN const uint8_t iap_report_desc[USB_DESC_LEN_IAP_REPORT] __ALIGN_END =$/;"	v
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Source\usb_iap_core.c	/^__ALIGN_BEGIN const usb_desc_dev iap_dev_desc __ALIGN_END =$/;"	v
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Source\usb_iap_core.c	/^__ALIGN_BEGIN const usb_hid_desc_config_set iap_config_desc __ALIGN_END = $/;"	v
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Source\usb_iap_core.c	/^static __ALIGN_BEGIN const usb_desc_LANGID usbd_language_id_desc __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Source\usb_iap_core.c	/^static __ALIGN_BEGIN const usb_desc_str manufacturer_string __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Source\usb_iap_core.c	/^static __ALIGN_BEGIN const usb_desc_str product_string __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Source\usb_iap_core.c	/^static __ALIGN_BEGIN usb_desc_str serial_string __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_core.c	/^__ALIGN_BEGIN const uint8_t usbd_qualifier_desc[10] __ALIGN_END = $/;"	v
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_core.c	/^__ALIGN_BEGIN const usb_desc_config_set msc_config_desc __ALIGN_END = $/;"	v
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_core.c	/^__ALIGN_BEGIN const usb_desc_config_set other_speed_msc_config_desc __ALIGN_END = $/;"	v
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_core.c	/^__ALIGN_BEGIN const usb_desc_dev msc_dev_desc __ALIGN_END =$/;"	v
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_core.c	/^static __ALIGN_BEGIN const usb_desc_LANGID usbd_language_id_desc __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_core.c	/^static __ALIGN_BEGIN const usb_desc_str manufacturer_string __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_core.c	/^static __ALIGN_BEGIN const usb_desc_str product_string __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_core.c	/^static __ALIGN_BEGIN usb_desc_str serial_string __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Source\printer_core.c	/^__ALIGN_BEGIN const usb_desc_dev printer_dev_desc __ALIGN_END =$/;"	v
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Source\printer_core.c	/^__ALIGN_BEGIN const usb_printer_desc_config_set printer_config_desc __ALIGN_END = $/;"	v
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Source\printer_core.c	/^__ALIGN_BEGIN uint8_t PRINTER_DEVICE_ID[DEVICE_ID_LEN] __ALIGN_END =$/;"	v
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Source\printer_core.c	/^static __ALIGN_BEGIN const usb_desc_LANGID usbd_language_id_desc __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Source\printer_core.c	/^static __ALIGN_BEGIN const usb_desc_str manufacturer_string __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Source\printer_core.c	/^static __ALIGN_BEGIN const usb_desc_str product_string __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Source\printer_core.c	/^static __ALIGN_BEGIN usb_desc_str serial_string __ALIGN_END = $/;"	v	file:
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Source\usbh_standard_hid.c	/^__ALIGN_BEGIN uint32_t keybd_report_data[2] __ALIGN_END;$/;"	v
__ALIGN_END	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Source\usbh_standard_hid.c	/^__ALIGN_BEGIN uint8_t mouse_report_data[4] __ALIGN_END = {0U};$/;"	v
__ASM	.\Template\libraries\CMSIS\core_cm4.h	105;"	d
__ASM	.\Template\libraries\CMSIS\core_cm4.h	80;"	d
__ASM	.\Template\libraries\CMSIS\core_cm4.h	85;"	d
__ASM	.\Template\libraries\CMSIS\core_cm4.h	90;"	d
__ASM	.\Template\libraries\CMSIS\core_cm4.h	95;"	d
__ASM	.\Template\libraries\CMSIS\core_cm4.h	99;"	d
__AUDIO_CORE_H	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	38;"	d
__AUDIO_OUT_ITF_H	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_out_itf.h	38;"	d
__BOARD_H__	.\Template\board\board.h	11;"	d
__BSP_ENCODER_H	.\Template\bsp\moto\bsp_encoder.h	2;"	d
__BSP_LED_H__	.\Template\bsp\led\bsp_led.h	14;"	d
__BSP_UART_H__	.\Template\bsp\uart\bsp_uart.h	14;"	d
__BSP_UART_RINGBUFFER_H__	.\Template\bsp\uart\bsp_uart_ringbuffer.h	2;"	d
__BUZZER_H	.\Template\module\buzzer\buzzer.h	19;"	d
__CDC_ACM_CORE_H	.\Template\libraries\GD32F4xx_usb_library\device\class\cdc\Include\cdc_acm_core.h	38;"	d
__CIRCULAR_BUFFER_H__	.\Template\module\ringbuffer\circular_buffer.h	2;"	d
__CLREX	.\Template\libraries\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __CLREX(void)$/;"	f
__CLREX	.\Template\libraries\CMSIS\core_cmInstr.h	229;"	d
__CLZ	.\Template\libraries\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)$/;"	f
__CLZ	.\Template\libraries\CMSIS\core_cmInstr.h	261;"	d
__CM4_CMSIS_VERSION	.\Template\libraries\CMSIS\core_cm4.h	73;"	d
__CM4_CMSIS_VERSION_MAIN	.\Template\libraries\CMSIS\core_cm4.h	71;"	d
__CM4_CMSIS_VERSION_SUB	.\Template\libraries\CMSIS\core_cm4.h	72;"	d
__CM4_REV	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	102;"	d
__CM4_REV	.\Template\libraries\CMSIS\core_cm4.h	201;"	d
__CORE_CM4_H_DEPENDANT	.\Template\libraries\CMSIS\core_cm4.h	196;"	d
__CORE_CM4_H_GENERIC	.\Template\libraries\CMSIS\core_cm4.h	47;"	d
__CORE_CM4_SIMD_H	.\Template\libraries\CMSIS\core_cm4_simd.h	43;"	d
__CORE_CMFUNC_H	.\Template\libraries\CMSIS\core_cmFunc.h	25;"	d
__CORE_CMINSTR_H	.\Template\libraries\CMSIS\core_cmInstr.h	25;"	d
__CORTEX_M	.\Template\libraries\CMSIS\core_cm4.h	76;"	d
__CUSTOM_HID_CORE_H	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Include\custom_hid_core.h	38;"	d
__DFU_CORE_H	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	38;"	d
__DFU_MEM_H	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_mem.h	38;"	d
__DMB	.\Template\libraries\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)$/;"	f
__DMB	.\Template\libraries\CMSIS\core_cmInstr.h	94;"	d
__DRV_USBD_INT_H	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usbd_int.h	38;"	d
__DRV_USBH_INT_H	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usbh_int.h	38;"	d
__DRV_USB_CORE_H	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	38;"	d
__DRV_USB_DEV_H	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_dev.h	38;"	d
__DRV_USB_HOST_H	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_host.h	38;"	d
__DRV_USB_HW_H	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_hw.h	38;"	d
__DRV_USB_REGS_H	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	38;"	d
__DSB	.\Template\libraries\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)$/;"	f
__DSB	.\Template\libraries\CMSIS\core_cmInstr.h	86;"	d
__FILE	.\Template\bsp\uart\bsp_uart.c	/^struct __FILE$/;"	s	file:
__FLASH_OPERATE_H__	.\Template\bsp\flash_operate\bsp_flash_operate.h	2;"	d
__FPU_PRESENT	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	106;"	d
__FPU_PRESENT	.\Template\libraries\CMSIS\core_cm4.h	206;"	d
__FPU_USED	.\Template\libraries\CMSIS\core_cm4.h	116;"	d
__FPU_USED	.\Template\libraries\CMSIS\core_cm4.h	119;"	d
__FPU_USED	.\Template\libraries\CMSIS\core_cm4.h	122;"	d
__FPU_USED	.\Template\libraries\CMSIS\core_cm4.h	128;"	d
__FPU_USED	.\Template\libraries\CMSIS\core_cm4.h	131;"	d
__FPU_USED	.\Template\libraries\CMSIS\core_cm4.h	134;"	d
__FPU_USED	.\Template\libraries\CMSIS\core_cm4.h	140;"	d
__FPU_USED	.\Template\libraries\CMSIS\core_cm4.h	143;"	d
__FPU_USED	.\Template\libraries\CMSIS\core_cm4.h	146;"	d
__FPU_USED	.\Template\libraries\CMSIS\core_cm4.h	152;"	d
__FPU_USED	.\Template\libraries\CMSIS\core_cm4.h	155;"	d
__FPU_USED	.\Template\libraries\CMSIS\core_cm4.h	158;"	d
__FPU_USED	.\Template\libraries\CMSIS\core_cm4.h	164;"	d
__FPU_USED	.\Template\libraries\CMSIS\core_cm4.h	167;"	d
__FPU_USED	.\Template\libraries\CMSIS\core_cm4.h	170;"	d
__FPU_USED	.\Template\libraries\CMSIS\core_cm4.h	176;"	d
__FPU_USED	.\Template\libraries\CMSIS\core_cm4.h	179;"	d
__FPU_USED	.\Template\libraries\CMSIS\core_cm4.h	182;"	d
__GD32F4xx_STDPERIPH_VERSION	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	96;"	d
__GD32F4xx_STDPERIPH_VERSION_MAIN	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	92;"	d
__GD32F4xx_STDPERIPH_VERSION_RC	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	95;"	d
__GD32F4xx_STDPERIPH_VERSION_SUB1	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	93;"	d
__GD32F4xx_STDPERIPH_VERSION_SUB2	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	94;"	d
__HXTAL	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	40;"	d	file:
__I	.\Template\libraries\CMSIS\core_cm4.h	235;"	d
__I	.\Template\libraries\CMSIS\core_cm4.h	237;"	d
__INLINE	.\Template\libraries\CMSIS\core_cm4.h	100;"	d
__INLINE	.\Template\libraries\CMSIS\core_cm4.h	106;"	d
__INLINE	.\Template\libraries\CMSIS\core_cm4.h	81;"	d
__INLINE	.\Template\libraries\CMSIS\core_cm4.h	86;"	d
__INLINE	.\Template\libraries\CMSIS\core_cm4.h	91;"	d
__IO	.\Template\libraries\CMSIS\core_cm4.h	240;"	d
__IRC16M	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	39;"	d	file:
__ISB	.\Template\libraries\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)$/;"	f
__ISB	.\Template\libraries\CMSIS\core_cmInstr.h	78;"	d
__LDREXB	.\Template\libraries\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __LDREXB(volatile uint8_t *addr)$/;"	f
__LDREXB	.\Template\libraries\CMSIS\core_cmInstr.h	165;"	d
__LDREXH	.\Template\libraries\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint16_t __LDREXH(volatile uint16_t *addr)$/;"	f
__LDREXH	.\Template\libraries\CMSIS\core_cmInstr.h	175;"	d
__LDREXW	.\Template\libraries\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr)$/;"	f
__LDREXW	.\Template\libraries\CMSIS\core_cmInstr.h	185;"	d
__MPU_PRESENT	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	103;"	d
__MPU_PRESENT	.\Template\libraries\CMSIS\core_cm4.h	211;"	d
__MSC_BBB_H	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_bbb.h	38;"	d
__MSC_SCSI_H	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	38;"	d
__NOP	.\Template\libraries\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)$/;"	f
__NOP	.\Template\libraries\CMSIS\core_cmInstr.h	46;"	d
__NVIC_PRIO_BITS	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	104;"	d
__NVIC_PRIO_BITS	.\Template\libraries\CMSIS\core_cm4.h	216;"	d
__O	.\Template\libraries\CMSIS\core_cm4.h	239;"	d
__PID_MOTO_CONTROL_H__	.\Template\bsp\PID\PID_moto_control.h	2;"	d
__PKHBT	.\Template\libraries\CMSIS\core_cm4_simd.h	123;"	d
__PKHBT	.\Template\libraries\CMSIS\core_cm4_simd.h	643;"	d
__PKHTB	.\Template\libraries\CMSIS\core_cm4_simd.h	126;"	d
__PKHTB	.\Template\libraries\CMSIS\core_cm4_simd.h	650;"	d
__PRINTER_CORE_H	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Include\printer_core.h	38;"	d
__PRIV_MALLOC_H__	.\Template\module\ringbuffer\priv_malloc.h	2;"	d
__QADD	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD(uint32_t op1, uint32_t op2)$/;"	f
__QADD	.\Template\libraries\CMSIS\core_cm4_simd.h	120;"	d
__QADD16	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)$/;"	f
__QADD16	.\Template\libraries\CMSIS\core_cm4_simd.h	76;"	d
__QADD8	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)$/;"	f
__QADD8	.\Template\libraries\CMSIS\core_cm4_simd.h	64;"	d
__QASX	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QASX(uint32_t op1, uint32_t op2)$/;"	f
__QASX	.\Template\libraries\CMSIS\core_cm4_simd.h	88;"	d
__QSAX	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)$/;"	f
__QSAX	.\Template\libraries\CMSIS\core_cm4_simd.h	94;"	d
__QSUB	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB(uint32_t op1, uint32_t op2)$/;"	f
__QSUB	.\Template\libraries\CMSIS\core_cm4_simd.h	121;"	d
__QSUB16	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)$/;"	f
__QSUB16	.\Template\libraries\CMSIS\core_cm4_simd.h	82;"	d
__QSUB8	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)$/;"	f
__QSUB8	.\Template\libraries\CMSIS\core_cm4_simd.h	70;"	d
__RBIT	.\Template\libraries\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)$/;"	f
__RBIT	.\Template\libraries\CMSIS\core_cmInstr.h	155;"	d
__REV	.\Template\libraries\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV(uint32_t value)$/;"	f
__REV	.\Template\libraries\CMSIS\core_cmInstr.h	104;"	d
__REV16	.\Template\libraries\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV16(uint32_t value)$/;"	f
__REV16	.\Template\libraries\CMSIS\core_cmInstr.h	/^__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)$/;"	f
__REVSH	.\Template\libraries\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE int32_t __REVSH(int32_t value)$/;"	f
__REVSH	.\Template\libraries\CMSIS\core_cmInstr.h	/^__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)$/;"	f
__RING_BUFFER_H	.\Template\module\ringbuffer\ringbuffer.h	13;"	d
__ROR	.\Template\libraries\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)$/;"	f
__ROR	.\Template\libraries\CMSIS\core_cmInstr.h	143;"	d
__SADD16	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)$/;"	f
__SADD16	.\Template\libraries\CMSIS\core_cm4_simd.h	75;"	d
__SADD8	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)$/;"	f
__SADD8	.\Template\libraries\CMSIS\core_cm4_simd.h	63;"	d
__SASX	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SASX(uint32_t op1, uint32_t op2)$/;"	f
__SASX	.\Template\libraries\CMSIS\core_cm4_simd.h	87;"	d
__SEL	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SEL  (uint32_t op1, uint32_t op2)$/;"	f
__SEL	.\Template\libraries\CMSIS\core_cm4_simd.h	119;"	d
__SEV	.\Template\libraries\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(void)$/;"	f
__SEV	.\Template\libraries\CMSIS\core_cmInstr.h	69;"	d
__SHADD16	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)$/;"	f
__SHADD16	.\Template\libraries\CMSIS\core_cm4_simd.h	77;"	d
__SHADD8	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)$/;"	f
__SHADD8	.\Template\libraries\CMSIS\core_cm4_simd.h	65;"	d
__SHASX	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)$/;"	f
__SHASX	.\Template\libraries\CMSIS\core_cm4_simd.h	89;"	d
__SHSAX	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)$/;"	f
__SHSAX	.\Template\libraries\CMSIS\core_cm4_simd.h	95;"	d
__SHSUB16	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)$/;"	f
__SHSUB16	.\Template\libraries\CMSIS\core_cm4_simd.h	83;"	d
__SHSUB8	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)$/;"	f
__SHSUB8	.\Template\libraries\CMSIS\core_cm4_simd.h	71;"	d
__SMLAD	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLAD	.\Template\libraries\CMSIS\core_cm4_simd.h	109;"	d
__SMLADX	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLADX	.\Template\libraries\CMSIS\core_cm4_simd.h	110;"	d
__SMLALD	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLALD	.\Template\libraries\CMSIS\core_cm4_simd.h	111;"	d
__SMLALDX	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLALDX	.\Template\libraries\CMSIS\core_cm4_simd.h	112;"	d
__SMLSD	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLSD	.\Template\libraries\CMSIS\core_cm4_simd.h	115;"	d
__SMLSDX	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLSDX	.\Template\libraries\CMSIS\core_cm4_simd.h	116;"	d
__SMLSLD	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLSLD	.\Template\libraries\CMSIS\core_cm4_simd.h	117;"	d
__SMLSLDX	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLSLDX	.\Template\libraries\CMSIS\core_cm4_simd.h	118;"	d
__SMMLA	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)$/;"	f
__SMMLA	.\Template\libraries\CMSIS\core_cm4_simd.h	129;"	d
__SMUAD	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)$/;"	f
__SMUAD	.\Template\libraries\CMSIS\core_cm4_simd.h	107;"	d
__SMUADX	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)$/;"	f
__SMUADX	.\Template\libraries\CMSIS\core_cm4_simd.h	108;"	d
__SMUSD	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)$/;"	f
__SMUSD	.\Template\libraries\CMSIS\core_cm4_simd.h	113;"	d
__SMUSDX	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)$/;"	f
__SMUSDX	.\Template\libraries\CMSIS\core_cm4_simd.h	114;"	d
__SOFT_TIMER_H__	.\Template\module\soft_timer\soft_timer.h	13;"	d
__SSAT	.\Template\libraries\CMSIS\core_cmInstr.h	240;"	d
__SSAT	.\Template\libraries\CMSIS\core_cmInstr.h	561;"	d
__SSAT16	.\Template\libraries\CMSIS\core_cm4_simd.h	101;"	d
__SSAT16	.\Template\libraries\CMSIS\core_cm4_simd.h	441;"	d
__SSAX	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)$/;"	f
__SSAX	.\Template\libraries\CMSIS\core_cm4_simd.h	93;"	d
__SSUB16	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)$/;"	f
__SSUB16	.\Template\libraries\CMSIS\core_cm4_simd.h	81;"	d
__SSUB8	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)$/;"	f
__SSUB8	.\Template\libraries\CMSIS\core_cm4_simd.h	69;"	d
__STANDARD_HID_CORE_H	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Include\standard_hid_core.h	38;"	d
__STATIC_INLINE	.\Template\libraries\CMSIS\core_cm4.h	101;"	d
__STATIC_INLINE	.\Template\libraries\CMSIS\core_cm4.h	107;"	d
__STATIC_INLINE	.\Template\libraries\CMSIS\core_cm4.h	82;"	d
__STATIC_INLINE	.\Template\libraries\CMSIS\core_cm4.h	87;"	d
__STATIC_INLINE	.\Template\libraries\CMSIS\core_cm4.h	92;"	d
__STATIC_INLINE	.\Template\libraries\CMSIS\core_cm4.h	96;"	d
__STREXB	.\Template\libraries\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)$/;"	f
__STREXB	.\Template\libraries\CMSIS\core_cmInstr.h	197;"	d
__STREXH	.\Template\libraries\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)$/;"	f
__STREXH	.\Template\libraries\CMSIS\core_cmInstr.h	209;"	d
__STREXW	.\Template\libraries\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)$/;"	f
__STREXW	.\Template\libraries\CMSIS\core_cmInstr.h	221;"	d
__SXTAB16	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)$/;"	f
__SXTAB16	.\Template\libraries\CMSIS\core_cm4_simd.h	106;"	d
__SXTB16	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1)$/;"	f
__SXTB16	.\Template\libraries\CMSIS\core_cm4_simd.h	105;"	d
__SYSTEM_CLOCK_168M_PLL_8M_HXTAL	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	50;"	d	file:
__SYSTEM_CLOCK_200M_PLL_25M_HXTAL	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	55;"	d	file:
__SYSTEM_CLOCK_240M_PLL_25M_HXTAL	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	59;"	d	file:
__SYS_OSC_CLK	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	41;"	d	file:
__UADD16	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)$/;"	f
__UADD16	.\Template\libraries\CMSIS\core_cm4_simd.h	78;"	d
__UADD8	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)$/;"	f
__UADD8	.\Template\libraries\CMSIS\core_cm4_simd.h	66;"	d
__UASX	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UASX(uint32_t op1, uint32_t op2)$/;"	f
__UASX	.\Template\libraries\CMSIS\core_cm4_simd.h	90;"	d
__UHADD16	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)$/;"	f
__UHADD16	.\Template\libraries\CMSIS\core_cm4_simd.h	80;"	d
__UHADD8	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)$/;"	f
__UHADD8	.\Template\libraries\CMSIS\core_cm4_simd.h	68;"	d
__UHASX	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)$/;"	f
__UHASX	.\Template\libraries\CMSIS\core_cm4_simd.h	92;"	d
__UHSAX	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)$/;"	f
__UHSAX	.\Template\libraries\CMSIS\core_cm4_simd.h	98;"	d
__UHSUB16	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)$/;"	f
__UHSUB16	.\Template\libraries\CMSIS\core_cm4_simd.h	86;"	d
__UHSUB8	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)$/;"	f
__UHSUB8	.\Template\libraries\CMSIS\core_cm4_simd.h	74;"	d
__UQADD16	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)$/;"	f
__UQADD16	.\Template\libraries\CMSIS\core_cm4_simd.h	79;"	d
__UQADD8	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)$/;"	f
__UQADD8	.\Template\libraries\CMSIS\core_cm4_simd.h	67;"	d
__UQASX	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)$/;"	f
__UQASX	.\Template\libraries\CMSIS\core_cm4_simd.h	91;"	d
__UQSAX	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)$/;"	f
__UQSAX	.\Template\libraries\CMSIS\core_cm4_simd.h	97;"	d
__UQSUB16	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)$/;"	f
__UQSUB16	.\Template\libraries\CMSIS\core_cm4_simd.h	85;"	d
__UQSUB8	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)$/;"	f
__UQSUB8	.\Template\libraries\CMSIS\core_cm4_simd.h	73;"	d
__USAD8	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)$/;"	f
__USAD8	.\Template\libraries\CMSIS\core_cm4_simd.h	99;"	d
__USADA8	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__USADA8	.\Template\libraries\CMSIS\core_cm4_simd.h	100;"	d
__USAT	.\Template\libraries\CMSIS\core_cmInstr.h	251;"	d
__USAT	.\Template\libraries\CMSIS\core_cmInstr.h	577;"	d
__USAT16	.\Template\libraries\CMSIS\core_cm4_simd.h	102;"	d
__USAT16	.\Template\libraries\CMSIS\core_cm4_simd.h	448;"	d
__USAX	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAX(uint32_t op1, uint32_t op2)$/;"	f
__USAX	.\Template\libraries\CMSIS\core_cm4_simd.h	96;"	d
__USBD_CORE_H	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_core.h	38;"	d
__USBD_ENUM_H	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_enum.h	38;"	d
__USBD_MSC_BBB_H	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_bbb.h	38;"	d
__USBD_MSC_CORE_H	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_core.h	38;"	d
__USBD_MSC_MEM_H	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_mem.h	38;"	d
__USBD_MSC_SCSI_H	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_scsi.h	38;"	d
__USBD_TRANSC_H	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_transc.h	38;"	d
__USBH_CORE_H	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	38;"	d
__USBH_ENUM_H	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_enum.h	38;"	d
__USBH_HID_CORE_H	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	38;"	d
__USBH_MSC_BBB_H	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	38;"	d
__USBH_MSC_CORE_H	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	38;"	d
__USBH_MSC_SCSI_H	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_scsi.h	38;"	d
__USBH_PIPE_H	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_pipe.h	38;"	d
__USBH_STANDARD_HID_H	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_standard_hid.h	38;"	d
__USBH_TRANSC_H	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_transc.h	38;"	d
__USB_CDC_H	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	38;"	d
__USB_CH9_STD_H	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	38;"	d
__USB_HID_H	.\Template\libraries\GD32F4xx_usb_library\ustd\class\hid\usb_hid.h	38;"	d
__USB_IAP_CORE_H	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Include\usb_iap_core.h	38;"	d
__USB_MSC_H	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\usb_msc.h	38;"	d
__USUB16	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)$/;"	f
__USUB16	.\Template\libraries\CMSIS\core_cm4_simd.h	84;"	d
__USUB8	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)$/;"	f
__USUB8	.\Template\libraries\CMSIS\core_cm4_simd.h	72;"	d
__UXTAB16	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)$/;"	f
__UXTAB16	.\Template\libraries\CMSIS\core_cm4_simd.h	104;"	d
__UXTB16	.\Template\libraries\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTB16(uint32_t op1)$/;"	f
__UXTB16	.\Template\libraries\CMSIS\core_cm4_simd.h	103;"	d
__Vectors	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^__Vectors       DCD     __initial_sp                      ; Top of Stack$/;"	l
__Vectors	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^__Vectors       DCD     __initial_sp                      ; Top of Stack$/;"	l
__Vectors	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^__Vectors       DCD     __initial_sp                      ; Top of Stack$/;"	l
__Vectors_End	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^__Vectors_End$/;"	l
__Vectors_End	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^__Vectors_End$/;"	l
__Vectors_End	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^__Vectors_End$/;"	l
__Vectors_Size	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^__Vectors_Size  EQU     __Vectors_End - __Vectors$/;"	d
__Vectors_Size	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^__Vectors_Size  EQU     __Vectors_End - __Vectors$/;"	d
__Vectors_Size	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^__Vectors_Size  EQU     __Vectors_End - __Vectors$/;"	d
__Vendor_SysTickConfig	.\Template\libraries\CMSIS\GD\GD32F4xx\Include\gd32f4xx.h	105;"	d
__Vendor_SysTickConfig	.\Template\libraries\CMSIS\core_cm4.h	221;"	d
__WFE	.\Template\libraries\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void)$/;"	f
__WFE	.\Template\libraries\CMSIS\core_cmInstr.h	62;"	d
__WFI	.\Template\libraries\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)$/;"	f
__WFI	.\Template\libraries\CMSIS\core_cmInstr.h	54;"	d
__disable_fault_irq	.\Template\libraries\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)$/;"	f
__disable_fault_irq	.\Template\libraries\CMSIS\core_cmFunc.h	202;"	d
__disable_irq	.\Template\libraries\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)$/;"	f
__enable_fault_irq	.\Template\libraries\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)$/;"	f
__enable_fault_irq	.\Template\libraries\CMSIS\core_cmFunc.h	194;"	d
__enable_irq	.\Template\libraries\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)$/;"	f
__get_APSR	.\Template\libraries\CMSIS\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_APSR(void)$/;"	f
__get_APSR	.\Template\libraries\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)$/;"	f
__get_BASEPRI	.\Template\libraries\CMSIS\core_cmFunc.h	/^__STATIC_INLINE uint32_t  __get_BASEPRI(void)$/;"	f
__get_BASEPRI	.\Template\libraries\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)$/;"	f
__get_CONTROL	.\Template\libraries\CMSIS\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_CONTROL(void)$/;"	f
__get_CONTROL	.\Template\libraries\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)$/;"	f
__get_FAULTMASK	.\Template\libraries\CMSIS\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_FAULTMASK(void)$/;"	f
__get_FAULTMASK	.\Template\libraries\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)$/;"	f
__get_FPSCR	.\Template\libraries\CMSIS\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_FPSCR(void)$/;"	f
__get_FPSCR	.\Template\libraries\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)$/;"	f
__get_IPSR	.\Template\libraries\CMSIS\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_IPSR(void)$/;"	f
__get_IPSR	.\Template\libraries\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)$/;"	f
__get_MSP	.\Template\libraries\CMSIS\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_MSP(void)$/;"	f
__get_MSP	.\Template\libraries\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)$/;"	f
__get_PRIMASK	.\Template\libraries\CMSIS\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_PRIMASK(void)$/;"	f
__get_PRIMASK	.\Template\libraries\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)$/;"	f
__get_PSP	.\Template\libraries\CMSIS\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_PSP(void)$/;"	f
__get_PSP	.\Template\libraries\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)$/;"	f
__get_xPSR	.\Template\libraries\CMSIS\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_xPSR(void)$/;"	f
__get_xPSR	.\Template\libraries\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)$/;"	f
__heap_base	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^__heap_base$/;"	l
__heap_base	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^__heap_base$/;"	l
__heap_base	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^__heap_base$/;"	l
__heap_limit	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^__heap_limit$/;"	l
__heap_limit	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^__heap_limit$/;"	l
__heap_limit	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^__heap_limit$/;"	l
__initial_sp	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^__initial_sp$/;"	l
__initial_sp	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^__initial_sp$/;"	l
__initial_sp	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^__initial_sp$/;"	l
__packed	.\Template\libraries\CMSIS\core_cm4.h	104;"	d
__set_BASEPRI	.\Template\libraries\CMSIS\core_cmFunc.h	/^__STATIC_INLINE void __set_BASEPRI(uint32_t basePri)$/;"	f
__set_BASEPRI	.\Template\libraries\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)$/;"	f
__set_CONTROL	.\Template\libraries\CMSIS\core_cmFunc.h	/^__STATIC_INLINE void __set_CONTROL(uint32_t control)$/;"	f
__set_CONTROL	.\Template\libraries\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)$/;"	f
__set_FAULTMASK	.\Template\libraries\CMSIS\core_cmFunc.h	/^__STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f
__set_FAULTMASK	.\Template\libraries\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f
__set_FPSCR	.\Template\libraries\CMSIS\core_cmFunc.h	/^__STATIC_INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f
__set_FPSCR	.\Template\libraries\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f
__set_MSP	.\Template\libraries\CMSIS\core_cmFunc.h	/^__STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f
__set_MSP	.\Template\libraries\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f
__set_PRIMASK	.\Template\libraries\CMSIS\core_cmFunc.h	/^__STATIC_INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f
__set_PRIMASK	.\Template\libraries\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f
__set_PSP	.\Template\libraries\CMSIS\core_cmFunc.h	/^__STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f
__set_PSP	.\Template\libraries\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f
__stdout	.\Template\bsp\uart\bsp_uart.c	/^FILE __stdout;$/;"	v
__user_initial_stackheap	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f405_425.s	/^__user_initial_stackheap PROC$/;"	l
__user_initial_stackheap	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f407_427.s	/^__user_initial_stackheap PROC$/;"	l
__user_initial_stackheap	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\ARM\startup_gd32f450_470.s	/^__user_initial_stackheap PROC$/;"	l
__vector_table	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f405_425.s	/^__vector_table$/;"	l
__vector_table	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f407_427.s	/^__vector_table$/;"	l
__vector_table	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\IAR\startup_gd32f450_470.s	/^__vector_table$/;"	l
_dfu_mem_prop	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_mem.h	/^typedef struct _dfu_mem_prop$/;"	s
_hid_mouse_info	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_standard_hid.h	/^typedef struct _hid_mouse_info$/;"	s
_hid_process	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^typedef struct _hid_process$/;"	s
_is_buzzer_beeping	.\Template\module\buzzer\buzzer.c	/^static uint8_t _is_buzzer_beeping = 0;$/;"	v	file:
_m_mallco_dev	.\Template\module\ringbuffer\priv_malloc.h	/^struct _m_mallco_dev$/;"	s
_msc_process	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^typedef struct _msc_process$/;"	s
_reserved0	.\Template\libraries\CMSIS\core_cm4.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon17::__anon18
_reserved0	.\Template\libraries\CMSIS\core_cm4.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon15::__anon16
_reserved0	.\Template\libraries\CMSIS\core_cm4.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon13::__anon14
_reserved0	.\Template\libraries\CMSIS\core_cm4.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon19::__anon20
_reserved0	.\Template\libraries\CMSIS\core_cm4.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon17::__anon18
_reserved1	.\Template\libraries\CMSIS\core_cm4.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon17::__anon18
_std_dev_req	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_enum.c	/^static usb_reqsta (*_std_dev_req[])(usb_core_driver *udev, usb_req *req) =$/;"	v	file:
_str_index	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_enum.h	/^enum _str_index$/;"	g
_sys_exit	.\Template\bsp\uart\bsp_uart.c	/^void _sys_exit(int x)$/;"	f
_usb_bos_desc_get	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_enum.c	/^static uint8_t* _usb_bos_desc_get (usb_core_driver *udev, uint8_t index, uint16_t *len)$/;"	f	file:
_usb_class_core	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^typedef struct _usb_class_core$/;"	s
_usb_config_desc_get	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_enum.c	/^static uint8_t* _usb_config_desc_get (usb_core_driver *udev, uint8_t index, uint16_t *len)$/;"	f	file:
_usb_control	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^typedef struct _usb_control {$/;"	s
_usb_core_driver	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^typedef struct _usb_core_driver$/;"	s
_usb_desc	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^typedef struct _usb_desc {$/;"	s
_usb_desc_LANGID	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^typedef struct _usb_desc_LANGID {$/;"	s
_usb_desc_cfg_set	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^typedef struct _usb_desc_cfg_set$/;"	s
_usb_desc_config	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^typedef struct _usb_desc_config {$/;"	s
_usb_desc_dev	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^typedef struct _usb_desc_dev {$/;"	s
_usb_desc_ep	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^typedef struct _usb_desc_ep {$/;"	s
_usb_desc_header	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^typedef struct _usb_desc_header {$/;"	s
_usb_desc_itf	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^typedef struct _usb_desc_itf {$/;"	s
_usb_desc_itf_set	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^typedef struct _usb_desc_itf_set$/;"	s
_usb_desc_str	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^typedef struct _usb_desc_str {$/;"	s
_usb_desctype	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^enum _usb_desctype {$/;"	g
_usb_dev_desc_get	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_enum.c	/^static uint8_t* _usb_dev_desc_get (usb_core_driver *udev, uint8_t index, uint16_t *len)$/;"	f	file:
_usb_eptype	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^enum _usb_eptype {$/;"	g
_usb_feature	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_enum.h	/^typedef enum _usb_feature$/;"	g
_usb_host_drv	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^typedef struct _usb_host_drv$/;"	s
_usb_mode	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^enum _usb_mode {$/;"	g
_usb_other_speed_config_desc_get	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_enum.c	/^static uint8_t* _usb_other_speed_config_desc_get (usb_core_driver *udev, uint8_t index, uint16_t *len)$/;"	f	file:
_usb_perp_dev	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^typedef struct _usb_perp_dev$/;"	s
_usb_pipe	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^typedef struct _usb_pipe$/;"	s
_usb_pipe_mode	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_host.h	/^typedef enum _usb_pipe_mode$/;"	g
_usb_pipe_status	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^typedef enum _usb_pipe_status$/;"	g
_usb_pm	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^typedef struct _usb_pm {$/;"	s
_usb_pwrsta	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_enum.h	/^typedef enum _usb_pwrsta {$/;"	g
_usb_qualifier_desc_get	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_enum.c	/^static uint8_t* _usb_qualifier_desc_get (usb_core_driver *udev, uint8_t index, uint16_t *len)$/;"	f	file:
_usb_recp_type	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^enum _usb_recp_type {$/;"	g
_usb_regs	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^typedef struct _usb_regs$/;"	s
_usb_req	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^typedef struct _usb_req {$/;"	s
_usb_reqsta	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_enum.h	/^typedef enum _usb_reqsta {$/;"	g
_usb_request	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^enum _usb_request {$/;"	g
_usb_setup	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^typedef union _usb_setup {$/;"	u
_usb_std_clearfeature	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_enum.c	/^static usb_reqsta _usb_std_clearfeature (usb_core_driver *udev, usb_req *req)$/;"	f	file:
_usb_std_getconfiguration	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_enum.c	/^static usb_reqsta _usb_std_getconfiguration (usb_core_driver *udev, usb_req *req)$/;"	f	file:
_usb_std_getdescriptor	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_enum.c	/^static usb_reqsta _usb_std_getdescriptor (usb_core_driver *udev, usb_req *req)$/;"	f	file:
_usb_std_getinterface	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_enum.c	/^static usb_reqsta _usb_std_getinterface (usb_core_driver *udev, usb_req *req)$/;"	f	file:
_usb_std_getstatus	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_enum.c	/^static usb_reqsta _usb_std_getstatus (usb_core_driver *udev, usb_req *req)$/;"	f	file:
_usb_std_reserved	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_enum.c	/^static usb_reqsta _usb_std_reserved (usb_core_driver *udev, usb_req *req)$/;"	f	file:
_usb_std_setaddress	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_enum.c	/^static usb_reqsta _usb_std_setaddress (usb_core_driver *udev, usb_req *req)$/;"	f	file:
_usb_std_setconfiguration	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_enum.c	/^static usb_reqsta _usb_std_setconfiguration (usb_core_driver *udev, usb_req *req)$/;"	f	file:
_usb_std_setdescriptor	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_enum.c	/^static usb_reqsta _usb_std_setdescriptor (usb_core_driver *udev, usb_req *req)$/;"	f	file:
_usb_std_setfeature	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_enum.c	/^static usb_reqsta _usb_std_setfeature (usb_core_driver *udev, usb_req *req)$/;"	f	file:
_usb_std_setinterface	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_enum.c	/^static usb_reqsta _usb_std_setinterface (usb_core_driver *udev, usb_req *req)$/;"	f	file:
_usb_std_synchframe	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_enum.c	/^static usb_reqsta _usb_std_synchframe (usb_core_driver *udev, usb_req *req)$/;"	f	file:
_usb_str_desc_get	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_enum.c	/^static uint8_t* _usb_str_desc_get (usb_core_driver *udev, uint8_t index, uint16_t *len)$/;"	f	file:
_usb_urb_state	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^typedef enum _usb_urb_state$/;"	g
_usbd_status	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_core.h	/^enum _usbd_status {$/;"	g
_usbh_control	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^typedef struct _usbh_control$/;"	s
_usbh_ev_cb	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usbh_int.h	/^typedef struct _usbh_ev_cb$/;"	s
_usbh_host	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^typedef struct _usbh_host$/;"	s
_usbx_type	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^enum _usbx_type {$/;"	g
ac_itf	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    usb_desc_AC_itf              ac_itf;$/;"	m	struct:__anon132
acm_line	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^} acm_line;$/;"	t	typeref:struct:__anon196
acm_notification	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^} acm_notification;$/;"	t	typeref:struct:__anon197
active_class	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    usbh_class                          *active_class;                      \/*!< USB active class *\/$/;"	m	struct:_usbh_host
activesz_hasz	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint32_t activesz_hasz;                   \/*!< size of the horizontal active area width plus back porch and synchronous pulse *\/$/;"	m	struct:__anon111
activesz_vasz	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint32_t activesz_vasz;                   \/*!< size of the vertical active area width plus back porch and synchronous pulse *\/$/;"	m	struct:__anon111
actual_freq	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    __IO uint32_t actual_freq;$/;"	m	struct:__anon133
adc_calibration_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_calibration_enable(uint32_t adc_periph)$/;"	f
adc_channel_16_to_18	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_channel_16_to_18(uint32_t function, ControlStatus newvalue)$/;"	f
adc_channel_length_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_channel_length_config(uint32_t adc_periph, uint8_t adc_sequence, uint32_t length)$/;"	f
adc_clock_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_clock_config(uint32_t prescaler)$/;"	f
adc_data_alignment_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_data_alignment_config(uint32_t adc_periph, uint32_t data_alignment)$/;"	f
adc_deinit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_deinit(void)$/;"	f
adc_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_disable(uint32_t adc_periph)$/;"	f
adc_discontinuous_mode_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_discontinuous_mode_config(uint32_t adc_periph, uint8_t adc_sequence, uint8_t length)$/;"	f
adc_dma_mode_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_dma_mode_disable(uint32_t adc_periph)$/;"	f
adc_dma_mode_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_dma_mode_enable(uint32_t adc_periph)$/;"	f
adc_dma_request_after_last_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_dma_request_after_last_disable(uint32_t adc_periph)$/;"	f
adc_dma_request_after_last_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_dma_request_after_last_enable(uint32_t adc_periph)$/;"	f
adc_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_enable(uint32_t adc_periph)$/;"	f
adc_end_of_conversion_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_end_of_conversion_config(uint32_t adc_periph, uint8_t end_selection)$/;"	f
adc_external_trigger_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_external_trigger_config(uint32_t adc_periph, uint8_t adc_sequence, uint32_t trigger_mode)$/;"	f
adc_external_trigger_source_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_external_trigger_source_config(uint32_t adc_periph, uint8_t adc_sequence, uint32_t external_trigger_source)$/;"	f
adc_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_flag_clear(uint32_t adc_periph, uint32_t adc_flag)$/;"	f
adc_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^FlagStatus adc_flag_get(uint32_t adc_periph, uint32_t adc_flag)$/;"	f
adc_inserted_channel_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_inserted_channel_config(uint32_t adc_periph, uint8_t rank, uint8_t adc_channel, uint32_t sample_time)$/;"	f
adc_inserted_channel_offset_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_inserted_channel_offset_config(uint32_t adc_periph, uint8_t inserted_channel, uint16_t offset)$/;"	f
adc_inserted_data_read	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^uint16_t adc_inserted_data_read(uint32_t adc_periph, uint8_t inserted_channel)$/;"	f
adc_inserted_software_startconv_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^FlagStatus adc_inserted_software_startconv_flag_get(uint32_t adc_periph)$/;"	f
adc_interrupt_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_interrupt_disable(uint32_t adc_periph, uint32_t adc_interrupt)$/;"	f
adc_interrupt_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_interrupt_enable(uint32_t adc_periph, uint32_t adc_interrupt)$/;"	f
adc_interrupt_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_interrupt_flag_clear(uint32_t adc_periph, uint32_t adc_interrupt)$/;"	f
adc_interrupt_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^FlagStatus adc_interrupt_flag_get(uint32_t adc_periph, uint32_t adc_interrupt)$/;"	f
adc_oversample_mode_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_oversample_mode_config(uint32_t adc_periph, uint32_t mode, uint16_t shift, uint8_t ratio)$/;"	f
adc_oversample_mode_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_oversample_mode_disable(uint32_t adc_periph)$/;"	f
adc_oversample_mode_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_oversample_mode_enable(uint32_t adc_periph)$/;"	f
adc_resolution_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_resolution_config(uint32_t adc_periph, uint32_t resolution)$/;"	f
adc_routine_channel_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_routine_channel_config(uint32_t adc_periph, uint8_t rank, uint8_t adc_channel, uint32_t sample_time)$/;"	f
adc_routine_data_read	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^uint16_t adc_routine_data_read(uint32_t adc_periph)$/;"	f
adc_routine_software_startconv_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^FlagStatus adc_routine_software_startconv_flag_get(uint32_t adc_periph)$/;"	f
adc_software_trigger_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_software_trigger_enable(uint32_t adc_periph, uint8_t adc_sequence)$/;"	f
adc_special_function_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_special_function_config(uint32_t adc_periph, uint32_t function, ControlStatus newvalue)$/;"	f
adc_sync_delay_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_sync_delay_config(uint32_t sample_delay)$/;"	f
adc_sync_dma_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_sync_dma_config(uint32_t dma_mode)$/;"	f
adc_sync_dma_request_after_last_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_sync_dma_request_after_last_disable(void)$/;"	f
adc_sync_dma_request_after_last_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_sync_dma_request_after_last_enable(void)$/;"	f
adc_sync_mode_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_sync_mode_config(uint32_t sync_mode)$/;"	f
adc_sync_routine_data_read	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^uint32_t adc_sync_routine_data_read(void)$/;"	f
adc_value	.\Template\bsp\bsp_switch\bsp_switch.c	/^uint16_t adc_value[5] = {0};$/;"	v
adc_watchdog_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_watchdog_disable(uint32_t adc_periph, uint8_t adc_sequence)$/;"	f
adc_watchdog_sequence_channel_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_watchdog_sequence_channel_enable(uint32_t adc_periph, uint8_t adc_sequence)$/;"	f
adc_watchdog_single_channel_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_watchdog_single_channel_disable(uint32_t adc_periph)$/;"	f
adc_watchdog_single_channel_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_watchdog_single_channel_enable(uint32_t adc_periph, uint8_t adc_channel)$/;"	f
adc_watchdog_threshold_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_adc.c	/^void adc_watchdog_threshold_config(uint32_t adc_periph, uint16_t low_threshold, uint16_t high_threshold)$/;"	f
addr	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    uint8_t                   addr;$/;"	m	struct:__anon193
address_bits	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t address_bits;                                              \/*!< bit number of SPI PSRAM address phase *\/$/;"	m	struct:__anon80
address_data_mux	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t address_data_mux;                                          \/*!< specifies whether the data bus and address bus are multiplexed *\/$/;"	m	struct:__anon73
air_mode_data	.\Template\bsp\airsac\bsp_airsac.c	/^static const uint8_t air_mode_data[AIR_MODE_MAX_NUM][LIN_DATA_SIZE] = {$/;"	v	file:
air_mode_enum	.\Template\bsp\airsac\bsp_airsac.h	/^}air_mode_enum;$/;"	t	typeref:enum:__anon2
airsac_thread_init	.\Template\bsp\airsac\bsp_airsac.c	/^void airsac_thread_init(void)$/;"	f
airsac_thread_run	.\Template\bsp\airsac\bsp_airsac.c	/^void airsac_thread_run(void)$/;"	f
alarm_day	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^    uint8_t alarm_day;                                                          \/*!< RTC alarm date or weekday value*\/$/;"	m	struct:__anon103
alarm_hour	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^    uint8_t alarm_hour;                                                         \/*!< RTC alarm hour value *\/$/;"	m	struct:__anon103
alarm_mask	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^    uint32_t alarm_mask;                                                        \/*!< RTC alarm mask *\/$/;"	m	struct:__anon103
alarm_minute	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^    uint8_t alarm_minute;                                                       \/*!< RTC alarm minute value: 0x0 - 0x59(BCD format) *\/$/;"	m	struct:__anon103
alarm_second	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^    uint8_t alarm_second;                                                       \/*!< RTC alarm second value: 0x0 - 0x59(BCD format) *\/$/;"	m	struct:__anon103
alignedmode	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	/^    uint16_t alignedmode;                       \/*!< aligned mode *\/$/;"	m	struct:__anon107
alter_set	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t  alter_set;                                                         \/*!< alternative set *\/$/;"	m	struct:_usb_class_core
am_pm	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^    uint32_t am_pm;                                                             \/*!< RTC AM\/PM value *\/$/;"	m	struct:__anon102
am_pm	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^    uint32_t am_pm;                                                             \/*!< RTC alarm AM\/PM value *\/$/;"	m	struct:__anon103
am_pm	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^    uint32_t am_pm;                                                             \/*!< RTC time-stamp AM\/PM value *\/$/;"	m	struct:__anon104
app_func	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^typedef void (*app_func) (void);$/;"	t
app_func	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Include\usb_iap_core.h	/^typedef void (*app_func) (void);$/;"	t
asyn_access_mode	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t asyn_access_mode;                                          \/*!< asynchronous access mode *\/$/;"	m	struct:__anon72
asyn_address_holdtime	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t asyn_address_holdtime;                                     \/*!< configure the address hold time, asynchronous access mode valid *\/$/;"	m	struct:__anon72
asyn_address_setuptime	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t asyn_address_setuptime;                                    \/*!< configure the address setup time, asynchronous access mode valid *\/$/;"	m	struct:__anon72
asyn_data_setuptime	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t asyn_data_setuptime;                                       \/*!< configure the data setup time, asynchronous access mode valid *\/$/;"	m	struct:__anon72
asyn_wait	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t asyn_wait;                                                 \/*!< enable or disable the asynchronous wait function *\/$/;"	m	struct:__anon73
atr_latency	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t atr_latency;                                               \/*!< configure the latency of ALE low to RB low *\/$/;"	m	struct:__anon75
atr_latency	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t atr_latency;                                               \/*!< configure the latency of ALE low to RB low *\/$/;"	m	struct:__anon76
attribute_space_timing	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    exmc_nand_pccard_timing_parameter_struct*  attribute_space_timing;  \/*!< the timing parameters for PC card attribute space *\/$/;"	m	struct:__anon76
attribute_space_timing	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    exmc_nand_pccard_timing_parameter_struct* attribute_space_timing;   \/*!< the timing parameters for NAND flash attribute space *\/$/;"	m	struct:__anon75
audio_cmd	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_out_itf.h	/^    uint8_t  (*audio_cmd)         (uint8_t* pbuf, uint32_t size, uint8_t cmd);$/;"	m	struct:__anon134
audio_cmd	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_out_itf.c	/^static uint8_t audio_cmd (uint8_t* pbuf, uint32_t size, uint8_t cmd)$/;"	f	file:
audio_ctlx_out	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_core.c	/^static uint8_t audio_ctlx_out (usb_dev *udev)$/;"	f	file:
audio_data_in	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_core.c	/^static uint8_t audio_data_in (usb_dev *udev, uint8_t ep_num)$/;"	f	file:
audio_data_out	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_core.c	/^static uint8_t audio_data_out (usb_dev *udev, uint8_t ep_num)$/;"	f	file:
audio_deinit	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_out_itf.h	/^    uint8_t  (*audio_deinit)      (void);$/;"	m	struct:__anon134
audio_deinit	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_core.c	/^static uint8_t audio_deinit (usb_dev *udev, uint8_t config_index)$/;"	f	file:
audio_desc	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_core.c	/^usb_desc audio_desc = {$/;"	v
audio_fops_struct	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_out_itf.h	/^} audio_fops_struct;$/;"	t	typeref:struct:__anon134
audio_init	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_out_itf.h	/^    uint8_t  (*audio_init)        (uint32_t audio_freq, uint32_t volume);$/;"	m	struct:__anon134
audio_init	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_core.c	/^static uint8_t audio_init (usb_dev *udev, uint8_t config_index)$/;"	f	file:
audio_iso_in_incomplete	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_core.c	/^static uint8_t audio_iso_in_incomplete (usb_dev *udev)$/;"	f	file:
audio_iso_out_incomplete	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_core.c	/^static uint8_t audio_iso_out_incomplete (usb_dev *udev)$/;"	f	file:
audio_out_fops	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_out_itf.c	/^audio_fops_struct audio_out_fops = $/;"	v
audio_req_handler	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_core.c	/^static uint8_t audio_req_handler (usb_dev *udev, usb_req *req)$/;"	f	file:
audio_set_intf	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_core.c	/^static uint8_t audio_set_intf(usb_dev *udev, usb_req *req)$/;"	f	file:
audio_sof	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_core.c	/^static uint8_t audio_sof (usb_dev *udev)$/;"	f	file:
audio_state	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_out_itf.c	/^static uint8_t audio_state = AD_STATE_INACTIVE;$/;"	v	file:
audioctl	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  audioctl[64];$/;"	m	struct:__anon133
audioctl_len	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint32_t audioctl_len;$/;"	m	struct:__anon133
audioctl_unit	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  audioctl_unit;$/;"	m	struct:__anon133
auto_bus_off_recovery	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    ControlStatus auto_bus_off_recovery;                                \/*!< automatic bus-off recovery *\/$/;"	m	struct:__anon37
auto_refresh_delay	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t auto_refresh_delay;                                        \/*!< configure the auto refresh delay *\/$/;"	m	struct:__anon77
auto_refresh_number	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t auto_refresh_number;                                       \/*!< the number of successive auto-refresh cycles will be send when CMD = 011 *\/$/;"	m	struct:__anon79
auto_retrans	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    ControlStatus auto_retrans;                                         \/*!< automatic retransmission mode *\/$/;"	m	struct:__anon37
auto_wake_up	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    ControlStatus auto_wake_up;                                         \/*!< automatic wake-up mode *\/$/;"	m	struct:__anon37
b	.\Template\libraries\CMSIS\core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon13	typeref:struct:__anon13::__anon14
b	.\Template\libraries\CMSIS\core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon15	typeref:struct:__anon15::__anon16
b	.\Template\libraries\CMSIS\core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon17	typeref:struct:__anon17::__anon18
b	.\Template\libraries\CMSIS\core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon19	typeref:struct:__anon19::__anon20
bAlternateSetting	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint8_t bAlternateSetting;            \/*!< alternate setting for the interface number *\/$/;"	m	struct:_usb_desc_itf
bAssocTerminal	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bAssocTerminal;          \/*!< ID of the output terminal *\/$/;"	m	struct:__anon124
bAssocTerminal	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bAssocTerminal;          \/*!< constant, identifying the input terminal to which this output terminal is associated *\/$/;"	m	struct:__anon125
bBitResolution	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bBitResolution;          \/*!< the number of effectively used bits from the available bits in an audio subframe *\/$/;"	m	struct:__anon128
bCBWCBLength	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_bbb.h	/^    uint8_t  bCBWCBLength;$/;"	m	struct:__anon205
bCBWLUN	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_bbb.h	/^    uint8_t  bCBWLUN;$/;"	m	struct:__anon205
bCSWStatus	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_bbb.h	/^    uint8_t  bCSWStatus;$/;"	m	struct:__anon206
bCharFormat	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    uint8_t  bCharFormat;                 \/*!< stop bits *\/$/;"	m	struct:__anon196
bConfigurationValue	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint8_t  bConfigurationValue;         \/*!< configuration index of the current configuration *\/$/;"	m	struct:_usb_desc_config
bControlSize	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bControlSize;            \/*!< size in bytes of an element of the bmaControls() array *\/$/;"	m	struct:__anon126
bControlSize	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bControlSize;            \/*!< size in bytes of an element of the bmaControls() array *\/$/;"	m	struct:__anon127
bCountryCode	.\Template\libraries\GD32F4xx_usb_library\ustd\class\hid\usb_hid.h	/^    uint8_t  bCountryCode;      \/*!< country code of the localized device, or zero if universal *\/$/;"	m	struct:__anon203
bDataBits	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    uint8_t  bDataBits;                   \/*!< data bits *\/$/;"	m	struct:__anon196
bDataInterface	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    uint8_t  bDataInterface;              \/*!< bDataInterface: 1 interface used for call management *\/$/;"	m	struct:__anon199
bDelay	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bDelay;                  \/*!< delay introduced by the data path *\/$/;"	m	struct:__anon123
bDescriptorSubtype	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bDescriptorSubtype;      \/*!< AS_GENERAL descriptor subtype *\/$/;"	m	struct:__anon123
bDescriptorSubtype	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bDescriptorSubtype;      \/*!< EP_GENERAL descriptor subtype *\/$/;"	m	struct:__anon130
bDescriptorSubtype	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bDescriptorSubtype;      \/*!< FEATURE_UNIT descriptor subtype *\/$/;"	m	struct:__anon126
bDescriptorSubtype	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bDescriptorSubtype;      \/*!< FEATURE_UNIT descriptor subtype *\/$/;"	m	struct:__anon127
bDescriptorSubtype	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bDescriptorSubtype;      \/*!< FORMAT_TYPE descriptor subtype *\/$/;"	m	struct:__anon128
bDescriptorSubtype	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bDescriptorSubtype;      \/*!< INPUT_TERMINAL descriptor subtype. *\/$/;"	m	struct:__anon124
bDescriptorSubtype	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bDescriptorSubtype;      \/*!< OUTPUT_TERMINAL descriptor subtype *\/$/;"	m	struct:__anon125
bDescriptorSubtype	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bDescriptorSubtype;      \/*!< header descriptor subtype *\/$/;"	m	struct:__anon122
bDescriptorSubtype	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    uint8_t   bDescriptorSubtype;         \/*!< bDescriptorSubtype: header function descriptor *\/$/;"	m	struct:__anon198
bDescriptorSubtype	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    uint8_t  bDescriptorSubtype;          \/*!< bDescriptorSubtype:  call management function descriptor *\/$/;"	m	struct:__anon199
bDescriptorSubtype	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    uint8_t  bDescriptorSubtype;          \/*!< bDescriptorSubtype: abstract control management descriptor *\/$/;"	m	struct:__anon200
bDescriptorSubtype	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    uint8_t  bDescriptorSubtype;          \/*!< bDescriptorSubtype: union function descriptor *\/$/;"	m	struct:__anon201
bDescriptorType	.\Template\libraries\GD32F4xx_usb_library\ustd\class\hid\usb_hid.h	/^    uint8_t  bDescriptorType;   \/*!< type of HID report *\/$/;"	m	struct:__anon203
bDescriptorType	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint8_t bDescriptorType;              \/*!< type of the descriptor *\/$/;"	m	struct:_usb_desc_header
bDeviceClass	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint8_t  bDeviceClass;                \/*!< USB device class *\/$/;"	m	struct:_usb_desc_dev
bDeviceProtocol	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint8_t  bDeviceProtocol;             \/*!< USB device protocol *\/$/;"	m	struct:_usb_desc_dev
bDeviceSubClass	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint8_t  bDeviceSubClass;             \/*!< USB device subclass *\/$/;"	m	struct:_usb_desc_dev
bEndpointAddress	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bEndpointAddress;        \/*!< EP_GENERAL descriptor subtype *\/$/;"	m	struct:__anon131
bEndpointAddress	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bEndpointAddress;        \/*!< the address of the endpoint *\/$/;"	m	struct:__anon129
bEndpointAddress	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint8_t  bEndpointAddress;            \/*!< logical address of the endpoint *\/$/;"	m	struct:_usb_desc_ep
bFormatType	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bFormatType;             \/*!< constant identifying the format type *\/$/;"	m	struct:__anon128
bInCollection	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bInCollection;           \/*!< the number of the streaming interfaces *\/$/;"	m	struct:__anon122
bInterfaceClass	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint8_t bInterfaceClass;              \/*!< interface class ID *\/$/;"	m	struct:_usb_desc_itf
bInterfaceNumber	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint8_t bInterfaceNumber;             \/*!< index of the interface in the current configuration *\/$/;"	m	struct:_usb_desc_itf
bInterfaceProtocol	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint8_t bInterfaceProtocol;           \/*!< interface protocol ID *\/$/;"	m	struct:_usb_desc_itf
bInterfaceSubClass	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint8_t bInterfaceSubClass;           \/*!< interface subclass ID *\/$/;"	m	struct:_usb_desc_itf
bInterval	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bInterval;               \/*!< left to the designer's discretion *\/$/;"	m	struct:__anon129
bInterval	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bInterval;               \/*!< polling interval in milliseconds for the endpoint if it is an INTERRUPT or ISOCHRONOUS type *\/$/;"	m	struct:__anon131
bInterval	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint8_t  bInterval;                   \/*!< polling interval in milliseconds for the endpoint if it is an INTERRUPT or ISOCHRONOUS type *\/$/;"	m	struct:_usb_desc_ep
bLength	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint8_t bLength;                      \/*!< size of the descriptor *\/$/;"	m	struct:_usb_desc_header
bLockDelayUnits	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bLockDelayUnits;         \/*!< indicates the units used for the wLockDelay field *\/$/;"	m	struct:__anon130
bMasterInterface	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    uint8_t  bMasterInterface;            \/*!< bMasterInterface: communication class interface *\/$/;"	m	struct:__anon201
bMaxPacketSize0	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint8_t  bMaxPacketSize0;             \/*!< size of the control (address 0) endpoint's bank in bytes *\/$/;"	m	struct:_usb_desc_dev
bMaxPower	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint8_t  bMaxPower;                   \/*!< maximum power consumption of the device while in the current configuration *\/$/;"	m	struct:_usb_desc_config
bNotification	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    uint8_t bNotification;                \/*!< communication interface class notifications *\/$/;"	m	struct:__anon197
bNrChannels	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bNrChannels;             \/*!< indicates the number of physical channels in the audio data stream *\/$/;"	m	struct:__anon128
bNrChannels	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bNrChannels;             \/*!< number of logical output channels *\/$/;"	m	struct:__anon124
bNumDescriptors	.\Template\libraries\GD32F4xx_usb_library\ustd\class\hid\usb_hid.h	/^    uint8_t  bNumDescriptors;   \/*!< total number of HID report descriptors for the interface *\/$/;"	m	struct:__anon203
bNumEndpoints	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint8_t bNumEndpoints;                \/*!< total number of endpoints in the interface *\/$/;"	m	struct:_usb_desc_itf
bNumInterfaces	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint8_t  bNumInterfaces;              \/*!< total number of interfaces in the configuration *\/$/;"	m	struct:_usb_desc_config
bNumberConfigurations	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint8_t  bNumberConfigurations;       \/*!< total number of configurations supported by the device *\/$/;"	m	struct:_usb_desc_dev
bParityType	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    uint8_t  bParityType;                 \/*!< parity *\/$/;"	m	struct:__anon196
bRefresh	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bRefresh;                \/*!< reset to 0 *\/$/;"	m	struct:__anon129
bRequest	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint8_t           bRequest;       \/*!< request of setup packet *\/$/;"	m	struct:_usb_req
bSamFreq	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bSamFreq[3];             \/*!< sampling frequency ns in Hz for this isochronous data endpoint *\/$/;"	m	struct:__anon128
bSamFreqType	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bSamFreqType;            \/*!< indicates how the sampling frequency can be programmed *\/$/;"	m	struct:__anon128
bSlaveInterface0	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    uint8_t  bSlaveInterface0;            \/*!< bSlaveInterface0: data class interface *\/$/;"	m	struct:__anon201
bSourceID	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bSourceID;               \/*!< ID of the unit or terminal *\/$/;"	m	struct:__anon125
bSourceID	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bSourceID;               \/*!< ID of the unit or terminal *\/$/;"	m	struct:__anon126
bSourceID	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bSourceID;               \/*!< ID of the unit or terminal *\/$/;"	m	struct:__anon127
bState	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    uint8_t bState;$/;"	m	struct:__anon141
bStatus	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    uint8_t bStatus;$/;"	m	struct:__anon141
bSubFrameSize	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bSubFrameSize;           \/*!< the number of bytes occupied by one audio subframe *\/$/;"	m	struct:__anon128
bSynchAddress	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bSynchAddress;           \/* bSynchAddress *\/$/;"	m	struct:__anon131
bSynchAddress	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bSynchAddress;           \/*!< reset to 0 *\/$/;"	m	struct:__anon129
bTerminalID	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bTerminalID;             \/*!< constant uniquely identifying the terminal within the audio function *\/$/;"	m	struct:__anon124
bTerminalID	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bTerminalID;             \/*!< constant uniquely identifying the terminal within the audio function *\/$/;"	m	struct:__anon125
bTerminalLink	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bTerminalLink;           \/*!< the terminal ID *\/$/;"	m	struct:__anon123
bUnitID	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bUnitID;                 \/*!< constant uniquely identifying the unit within the audio function *\/$/;"	m	struct:__anon126
bUnitID	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bUnitID;                 \/*!< constant uniquely identifying the unit within the audio function *\/$/;"	m	struct:__anon127
baInterfaceNr0	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  baInterfaceNr0;          \/*!< interface number of the streaming interfaces *\/$/;"	m	struct:__anon122
baInterfaceNr1	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  baInterfaceNr1;          \/*!< interface number of the streaming interfaces *\/$/;"	m	struct:__anon122
backcolor_blue	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint32_t backcolor_blue;                  \/*!< background value blue *\/$/;"	m	struct:__anon111
backcolor_green	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint32_t backcolor_green;                 \/*!< background value green *\/$/;"	m	struct:__anon111
backcolor_red	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint32_t backcolor_red;                   \/*!< background value red *\/$/;"	m	struct:__anon111
background_alpha_algorithm	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^    uint32_t background_alpha_algorithm;                  \/*!< background alpha value calculation algorithm *\/$/;"	m	struct:__anon90
background_lineoff	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^    uint32_t background_lineoff;                          \/*!< background line offset *\/$/;"	m	struct:__anon90
background_memaddr	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^    uint32_t background_memaddr;                          \/*!< background memory base address *\/$/;"	m	struct:__anon90
background_pf	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^    uint32_t background_pf;                               \/*!< background pixel format *\/$/;"	m	struct:__anon90
background_prealpha	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^    uint32_t background_prealpha;                         \/*!< background pre-defined alpha value *\/$/;"	m	struct:__anon90
background_preblue	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^    uint32_t background_preblue;                          \/*!< background pre-defined blue value *\/$/;"	m	struct:__anon90
background_pregreen	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^    uint32_t background_pregreen;                         \/*!< background pre-defined green value *\/$/;"	m	struct:__anon90
background_prered	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^    uint32_t background_prered;                           \/*!< background pre-defined red value *\/$/;"	m	struct:__anon90
backpsz_hbpsz	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint16_t backpsz_hbpsz;                   \/*!< size of the horizontal back porch plus synchronous pulse *\/$/;"	m	struct:__anon111
backpsz_vbpsz	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint16_t backpsz_vbpsz;                   \/*!< size of the vertical back porch plus synchronous pulse *\/$/;"	m	struct:__anon111
backup_state	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    usb_host_state                      backup_state;                       \/*!< backup of previous state machine value *\/$/;"	m	struct:_usbh_host
backup_status	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    __IO uint8_t       backup_status;                                           \/*!< backup status *\/$/;"	m	struct:_usb_perp_dev
backup_xfercount	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint32_t                 backup_xfercount[USBFS_MAX_TX_FIFOS];$/;"	m	struct:_usb_host_drv
bank_select	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t bank_select;                                               \/*!< the bank which command will be sent to *\/$/;"	m	struct:__anon79
base_addr	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    uint32_t base_addr;$/;"	m	struct:__anon141
base_addr	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_mem.c	/^    uint32_t base_addr;$/;"	m	struct:__anon143	file:
base_address	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Include\usb_iap_core.h	/^    uint32_t base_address;$/;"	m	struct:__anon148
base_reg	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint32_t       base_reg;                                                    \/*!< base register address *\/$/;"	m	struct:__anon157
bbb	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    bbb_handle      bbb;$/;"	m	struct:_msc_process
bbb_cbw	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_bbb.h	/^    msc_bbb_cbw bbb_cbw;$/;"	m	struct:__anon149
bbb_cmd_state	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^} bbb_cmd_state;$/;"	t	typeref:enum:__anon176
bbb_csw	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_bbb.h	/^    msc_bbb_csw bbb_csw;$/;"	m	struct:__anon149
bbb_csw_status	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^} bbb_csw_status;$/;"	t	typeref:enum:__anon177
bbb_data	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_bbb.h	/^    uint8_t bbb_data[MSC_MEDIA_PACKET_SIZE];$/;"	m	struct:__anon149
bbb_datalen	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_bbb.h	/^    uint32_t bbb_datalen;$/;"	m	struct:__anon149
bbb_handle	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^} bbb_handle;$/;"	t	typeref:struct:__anon179
bbb_state	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_bbb.h	/^    uint8_t bbb_state;$/;"	m	struct:__anon149
bbb_state	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^} bbb_state;$/;"	t	typeref:enum:__anon178
bbb_status	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_bbb.h	/^    uint8_t bbb_status;$/;"	m	struct:__anon149
bbb_status	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^} bbb_status;$/;"	t	typeref:enum:__anon175
bcdADC	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint16_t bcdADC;                  \/*!< audio device class specification release number in binary-coded decimal *\/$/;"	m	struct:__anon122
bcdCDC	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    uint16_t  bcdCDC;                     \/*!< bcdCDC: low byte of spec release number (CDC1.10) *\/$/;"	m	struct:__anon198
bcdDFUVersion	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    uint16_t bcdDFUVersion;               \/*!< numeric expression identifying the version of the DFU specification release. *\/$/;"	m	struct:__anon139
bcdDevice	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint16_t bcdDevice;                   \/*!< product release (version) number *\/$/;"	m	struct:_usb_desc_dev
bcdHID	.\Template\libraries\GD32F4xx_usb_library\ustd\class\hid\usb_hid.h	/^    uint16_t bcdHID;            \/*!< BCD encoded version that the HID descriptor and device complies to *\/$/;"	m	struct:__anon203
bcdUSB	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint16_t bcdUSB;                      \/*!< BCD of the supported USB specification *\/$/;"	m	struct:_usb_desc_dev
bin_addr	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Include\usb_iap_core.h	/^    uint8_t bin_addr[IAP_IN_PACKET];$/;"	m	struct:__anon148
bit_status	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_gpio.h	/^typedef FlagStatus bit_status;$/;"	t
block_nbr	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_scsi.h	/^    uint32_t block_nbr;$/;"	m	struct:__anon184
block_num	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    uint16_t block_num;$/;"	m	struct:__anon141
block_num	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_mem.c	/^    uint16_t block_num;$/;"	m	struct:__anon143	file:
block_size	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_scsi.h	/^    uint16_t block_size;$/;"	m	struct:__anon184
bmAttributes	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bmAttributes;            \/*!< transfer type and synchronization type *\/$/;"	m	struct:__anon129
bmAttributes	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bmAttributes;            \/*!< transfer type and synchronization type *\/$/;"	m	struct:__anon130
bmAttributes	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bmAttributes;            \/*!< transfer type and synchronization type *\/$/;"	m	struct:__anon131
bmAttributes	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    uint8_t bmAttributes;                 \/*!< DFU attributes *\/$/;"	m	struct:__anon139
bmAttributes	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint8_t  bmAttributes;                \/*!< configuration attributes *\/$/;"	m	struct:_usb_desc_config
bmAttributes	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint8_t  bmAttributes;                \/*!< endpoint attributes *\/$/;"	m	struct:_usb_desc_ep
bmCBWFlags	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_bbb.h	/^    uint8_t  bmCBWFlags;$/;"	m	struct:__anon205
bmCapabilities	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    uint8_t  bmCapabilities;              \/*!< bmCapabilities: D0 is reset, D1 is ignored *\/$/;"	m	struct:__anon199
bmCapabilities	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    uint8_t  bmCapabilities;              \/*!< bmCapabilities: D1 *\/$/;"	m	struct:__anon200
bmRequestType	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    uint8_t bmRequestType;                \/*!< type of request *\/$/;"	m	struct:__anon197
bmRequestType	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint8_t           bmRequestType;  \/*!< type of request *\/$/;"	m	struct:_usb_req
bmaControls0	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint16_t bmaControls0;            \/*!< a bit set to 1 indicates that the mentioned control is supported for master channel 0 *\/$/;"	m	struct:__anon127
bmaControls0	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bmaControls0;            \/*!< a bit set to 1 indicates that the mentioned control is supported for master channel 0 *\/$/;"	m	struct:__anon126
bmaControls1	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint16_t bmaControls1;            \/*!< a bit set to 1 indicates that the mentioned control is supported for logical channel 1 *\/$/;"	m	struct:__anon127
bmaControls1	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  bmaControls1;            \/*!< a bit set to 1 indicates that the mentioned control is supported for logical channel 1 *\/$/;"	m	struct:__anon126
bmaControls2	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint16_t bmaControls2;            \/*!< a bit set to 1 indicates that the mentioned control is supported for logical channel 2 *\/$/;"	m	struct:__anon127
board_calloc	.\Template\module\ringbuffer\priv_malloc.c	/^void *board_calloc(uint32_t size)$/;"	f
board_free	.\Template\module\ringbuffer\priv_malloc.c	/^void board_free(void *ptr)$/;"	f
board_init	.\Template\board\board.c	/^void board_init(void)$/;"	f
board_malloc	.\Template\module\ringbuffer\priv_malloc.c	/^void *board_malloc(uint32_t size)$/;"	f
board_realloc	.\Template\module\ringbuffer\priv_malloc.c	/^void *board_realloc(void *ptr, uint32_t size)$/;"	f
bos_desc	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t *bos_desc;                                                          \/*!< BOS descriptor *\/$/;"	m	struct:_usb_desc
bp	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    usb_core_basic     bp;                                              \/*!< USB basic parameters *\/$/;"	m	struct:_usb_core_driver
breakpolarity	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	/^    uint16_t breakpolarity;                     \/*!< break polarity *\/$/;"	m	struct:__anon108
breakstate	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	/^    uint16_t breakstate;                        \/*!< break enable *\/$/;"	m	struct:__anon108
bsp_dma_usart_int	.\Template\bsp\uart\bsp_uart.c	/^void bsp_dma_usart_int(uart_type_def uart_num, bool dma_tx_enable, bool dma_rx_enable)$/;"	f
bsp_led_get_status	.\Template\bsp\led\bsp_led.c	/^uint8_t bsp_led_get_status(led_type_def led)$/;"	f
bsp_led_gpio_init	.\Template\bsp\led\bsp_led.c	/^static void bsp_led_gpio_init(led_type_def led)$/;"	f	file:
bsp_led_init	.\Template\bsp\led\bsp_led.c	/^void bsp_led_init(void)$/;"	f
bsp_led_off	.\Template\bsp\led\bsp_led.c	/^void bsp_led_off(led_type_def led)$/;"	f
bsp_led_on	.\Template\bsp\led\bsp_led.c	/^void bsp_led_on(led_type_def led)$/;"	f
bsp_led_toggle	.\Template\bsp\led\bsp_led.c	/^void bsp_led_toggle(led_type_def led)$/;"	f
bsp_uart_init	.\Template\bsp\uart\bsp_uart.c	/^void bsp_uart_init(void)$/;"	f
bsp_uart_periph_init	.\Template\bsp\uart\bsp_uart.c	/^void bsp_uart_periph_init(uart_type_def uart_num)$/;"	f
bsp_usart_dma_recv_data	.\Template\bsp\uart\bsp_uart.c	/^void bsp_usart_dma_recv_data(uart_type_def uart_num, uint8_t *buffer, uint16_t buffer_size)$/;"	f
bsp_usart_dma_send_data	.\Template\bsp\uart\bsp_uart.c	/^void bsp_usart_dma_send_data(uart_type_def uart_num ,uint8_t *buffer, uint16_t buffer_size)$/;"	f
buf	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    uint8_t buf[TRANSFER_SIZE];$/;"	m	struct:__anon141
buf	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_mem.c	/^    uint8_t buf[TRANSFER_SIZE];$/;"	m	struct:__anon143	file:
buf	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^     uint8_t  *buf;$/;"	m	struct:__anon171
buf	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    uint8_t               *buf;$/;"	m	struct:_usbh_control
buf_free_size	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint16_t buf_free_size;$/;"	m	struct:__anon133
buffer	.\Template\module\ringbuffer\circular_buffer.h	/^  uint8_t *buffer;$/;"	m	struct:circ_buf
buffer	.\Template\module\ringbuffer\ringbuffer.h	/^    volatile uint8_t* buffer;  \/**<  *\/$/;"	m	struct:__anon209
buffer1_addr	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    uint32_t buffer1_addr;                                                          \/*!< buffer1 address pointer\/timestamp low *\/$/;"	m	struct:__anon70
buffer2_next_desc_addr	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    uint32_t buffer2_next_desc_addr;                                                \/*!< buffer2 or next descriptor address pointer\/timestamp high *\/$/;"	m	struct:__anon70
burst_mode	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t burst_mode;                                                \/*!< enable or disable the burst mode *\/$/;"	m	struct:__anon73
burst_read_switch	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t burst_read_switch;                                         \/*!< enable or disable the burst read *\/$/;"	m	struct:__anon78
bus_latency	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t bus_latency;                                               \/*!< configure the bus latency *\/$/;"	m	struct:__anon72
buttons	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_standard_hid.h	/^    uint8_t buttons[3];$/;"	m	struct:_hid_mouse_info
buzzer_beep_data	.\Template\module\buzzer\buzzer.c	/^static buzzer_data_t buzzer_beep_data[MAX_BUZZER_DATA_SIZE];$/;"	v	file:
buzzer_beep_data_read_pos	.\Template\module\buzzer\buzzer.c	/^static uint8_t buzzer_beep_data_read_pos = 0;$/;"	v	file:
buzzer_beep_data_write_pos	.\Template\module\buzzer\buzzer.c	/^static uint8_t buzzer_beep_data_write_pos = 0;$/;"	v	file:
buzzer_beep_immediate	.\Template\module\buzzer\buzzer.c	/^void buzzer_beep_immediate(uint32_t _on_time)$/;"	f
buzzer_beep_port	.\Template\module\buzzer\buzzer.c	/^static void buzzer_beep_port(uint16_t _tone_freq, uint8_t _volume)$/;"	f	file:
buzzer_beep_tone	.\Template\module\buzzer\buzzer.c	/^void buzzer_beep_tone(uint16_t _tone_freq, uint8_t _volume, uint32_t _on_time,$/;"	f
buzzer_data_t	.\Template\module\buzzer\buzzer.h	/^} buzzer_data_t;$/;"	t	typeref:struct:__anon208
buzzer_init	.\Template\module\buzzer\buzzer.c	/^void buzzer_init(void)$/;"	f
buzzer_poll	.\Template\module\buzzer\buzzer.c	/^void buzzer_poll(void)$/;"	f
bwPollTimeout0	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    uint8_t bwPollTimeout0;$/;"	m	struct:__anon141
bwPollTimeout1	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    uint8_t bwPollTimeout1;$/;"	m	struct:__anon141
bwPollTimeout2	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    uint8_t bwPollTimeout2;$/;"	m	struct:__anon141
can1_filter_start_bank	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_can.c	/^void can1_filter_start_bank(uint8_t start_bank)$/;"	f
can_debug_freeze_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_can.c	/^void can_debug_freeze_disable(uint32_t can_periph)$/;"	f
can_debug_freeze_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_can.c	/^void can_debug_freeze_enable(uint32_t can_periph)$/;"	f
can_deinit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_can.c	/^void can_deinit(uint32_t can_periph)$/;"	f
can_error_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^} can_error_enum;$/;"	t	typeref:enum:__anon41
can_error_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_can.c	/^can_error_enum can_error_get(uint32_t can_periph)$/;"	f
can_fifo_release	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_can.c	/^void can_fifo_release(uint32_t can_periph, uint8_t fifo_number)$/;"	f
can_filter_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_can.c	/^void can_filter_init(can_filter_parameter_struct *can_filter_parameter_init)$/;"	f
can_filter_parameter_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^} can_filter_parameter_struct;$/;"	t	typeref:struct:__anon40
can_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_can.c	/^void can_flag_clear(uint32_t can_periph, can_flag_enum flag)$/;"	f
can_flag_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^} can_flag_enum;$/;"	t	typeref:enum:__anon35
can_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_can.c	/^FlagStatus can_flag_get(uint32_t can_periph, can_flag_enum flag)$/;"	f
can_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_can.c	/^ErrStatus can_init(uint32_t can_periph, can_parameter_struct *can_parameter_init)$/;"	f
can_interrupt_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_can.c	/^void can_interrupt_disable(uint32_t can_periph, uint32_t interrupt)$/;"	f
can_interrupt_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_can.c	/^void can_interrupt_enable(uint32_t can_periph, uint32_t interrupt)$/;"	f
can_interrupt_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_can.c	/^void can_interrupt_flag_clear(uint32_t can_periph, can_interrupt_flag_enum flag)$/;"	f
can_interrupt_flag_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^} can_interrupt_flag_enum;$/;"	t	typeref:enum:__anon36
can_interrupt_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_can.c	/^FlagStatus can_interrupt_flag_get(uint32_t can_periph, can_interrupt_flag_enum flag)$/;"	f
can_message_receive	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_can.c	/^void can_message_receive(uint32_t can_periph, uint8_t fifo_number, can_receive_message_struct *receive_message)$/;"	f
can_message_transmit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_can.c	/^uint8_t can_message_transmit(uint32_t can_periph, can_trasnmit_message_struct *transmit_message)$/;"	f
can_parameter_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^} can_parameter_struct;$/;"	t	typeref:struct:__anon37
can_receive_error_number_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_can.c	/^uint8_t can_receive_error_number_get(uint32_t can_periph)$/;"	f
can_receive_message_length_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_can.c	/^uint8_t can_receive_message_length_get(uint32_t can_periph, uint8_t fifo_number)$/;"	f
can_receive_message_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^} can_receive_message_struct;$/;"	t	typeref:struct:__anon39
can_struct_para_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_can.c	/^void can_struct_para_init(can_struct_type_enum type, void *p_struct)$/;"	f
can_struct_type_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^} can_struct_type_enum;$/;"	t	typeref:enum:__anon43
can_time_trigger_mode_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_can.c	/^void can_time_trigger_mode_disable(uint32_t can_periph)$/;"	f
can_time_trigger_mode_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_can.c	/^void can_time_trigger_mode_enable(uint32_t can_periph)$/;"	f
can_transmission_stop	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_can.c	/^void can_transmission_stop(uint32_t can_periph, uint8_t mailbox_number)$/;"	f
can_transmit_error_number_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_can.c	/^uint8_t can_transmit_error_number_get(uint32_t can_periph)$/;"	f
can_transmit_state_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^} can_transmit_state_enum;$/;"	t	typeref:enum:__anon42
can_transmit_states	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_can.c	/^can_transmit_state_enum can_transmit_states(uint32_t can_periph, uint8_t mailbox_number)$/;"	f
can_trasnmit_message_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^} can_trasnmit_message_struct;$/;"	t	typeref:struct:__anon38
can_wakeup	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_can.c	/^ErrStatus can_wakeup(uint32_t can_periph)$/;"	f
can_working_mode_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_can.c	/^ErrStatus can_working_mode_set(uint32_t can_periph, uint8_t working_mode)$/;"	f
capacity	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    scsi_capacity           capacity;$/;"	m	struct:__anon183
capture_mode	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	/^    uint32_t capture_mode;                                           \/*!< DCI capture mode: continuous or snapshot *\/$/;"	m	struct:__anon45
cas_latency	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t cas_latency;                                               \/*!< configure the SDRAM CAS latency *\/$/;"	m	struct:__anon78
cbw	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    usbh_cbw_pkt            cbw;$/;"	m	struct:__anon179
cdc_acm	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    usb_desc_acm_func                cdc_acm;$/;"	m	struct:__anon202
cdc_acm_check_ready	.\Template\libraries\GD32F4xx_usb_library\device\class\cdc\Source\cdc_acm_core.c	/^uint8_t cdc_acm_check_ready(usb_dev *udev)$/;"	f
cdc_acm_ctlx_out	.\Template\libraries\GD32F4xx_usb_library\device\class\cdc\Source\cdc_acm_core.c	/^static uint8_t cdc_acm_ctlx_out (usb_dev *udev)$/;"	f	file:
cdc_acm_data_receive	.\Template\libraries\GD32F4xx_usb_library\device\class\cdc\Source\cdc_acm_core.c	/^void cdc_acm_data_receive (usb_dev *udev)$/;"	f
cdc_acm_data_send	.\Template\libraries\GD32F4xx_usb_library\device\class\cdc\Source\cdc_acm_core.c	/^void cdc_acm_data_send (usb_dev *udev)$/;"	f
cdc_acm_deinit	.\Template\libraries\GD32F4xx_usb_library\device\class\cdc\Source\cdc_acm_core.c	/^static uint8_t cdc_acm_deinit (usb_dev *udev, uint8_t config_index)$/;"	f	file:
cdc_acm_in	.\Template\libraries\GD32F4xx_usb_library\device\class\cdc\Source\cdc_acm_core.c	/^static uint8_t cdc_acm_in (usb_dev *udev, uint8_t ep_num)$/;"	f	file:
cdc_acm_init	.\Template\libraries\GD32F4xx_usb_library\device\class\cdc\Source\cdc_acm_core.c	/^static uint8_t cdc_acm_init (usb_dev *udev, uint8_t config_index)$/;"	f	file:
cdc_acm_out	.\Template\libraries\GD32F4xx_usb_library\device\class\cdc\Source\cdc_acm_core.c	/^static uint8_t cdc_acm_out (usb_dev *udev, uint8_t ep_num)$/;"	f	file:
cdc_acm_req	.\Template\libraries\GD32F4xx_usb_library\device\class\cdc\Source\cdc_acm_core.c	/^static uint8_t cdc_acm_req (usb_dev *udev, usb_req *req)$/;"	f	file:
cdc_call_managment	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    usb_desc_call_managment_func     cdc_call_managment;$/;"	m	struct:__anon202
cdc_class	.\Template\libraries\GD32F4xx_usb_library\device\class\cdc\Source\cdc_acm_core.c	/^usb_class_core cdc_class =$/;"	v
cdc_cmd_endpoint	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    usb_desc_ep                      cdc_cmd_endpoint;$/;"	m	struct:__anon202
cdc_data_interface	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    usb_desc_itf                     cdc_data_interface;$/;"	m	struct:__anon202
cdc_desc	.\Template\libraries\GD32F4xx_usb_library\device\class\cdc\Source\cdc_acm_core.c	/^usb_desc cdc_desc = $/;"	v
cdc_header	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    usb_desc_header_func             cdc_header;$/;"	m	struct:__anon202
cdc_in_endpoint	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    usb_desc_ep                      cdc_in_endpoint;$/;"	m	struct:__anon202
cdc_out_endpoint	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    usb_desc_ep                      cdc_out_endpoint;$/;"	m	struct:__anon202
cdc_union	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    usb_desc_union_func              cdc_union;$/;"	m	struct:__anon202
cfg_desc	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    usb_desc_config   cfg_desc;$/;"	m	struct:_usb_desc_cfg_set
cfg_desc_set	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    usb_desc_cfg_set          cfg_desc_set;$/;"	m	struct:__anon193
cfgdesc_rawdata	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    uint8_t                   cfgdesc_rawdata[USBH_CFGSET_MAX_LEN];$/;"	m	struct:__anon193
checksum	.\Template\bsp\airsac\lin.h	/^	uint8_t checksum;\/\/$/;"	m	struct:__anon3
circ_buf	.\Template\module\ringbuffer\circular_buffer.h	/^typedef struct circ_buf {$/;"	s
circbuf_alloc	.\Template\module\ringbuffer\circular_buffer.c	/^int16_t circbuf_alloc(circbuf_t *cbuf, uint16_t size) {$/;"	f
circbuf_at	.\Template\module\ringbuffer\circular_buffer.c	/^uint8_t circbuf_at(circbuf_t *cbuf, uint16_t offset) {$/;"	f
circbuf_drop	.\Template\module\ringbuffer\circular_buffer.c	/^void circbuf_drop(circbuf_t *cbuf, uint16_t lentodrop) {$/;"	f
circbuf_free	.\Template\module\ringbuffer\circular_buffer.c	/^void circbuf_free(circbuf_t *cbuf) {$/;"	f
circbuf_getavalaiblesize	.\Template\module\ringbuffer\circular_buffer.c	/^uint16_t circbuf_getavalaiblesize(circbuf_t *cbuf) {$/;"	f
circbuf_getusedsize	.\Template\module\ringbuffer\circular_buffer.c	/^uint16_t circbuf_getusedsize(circbuf_t *cbuf) {$/;"	f
circbuf_init	.\Template\module\ringbuffer\circular_buffer.c	/^int16_t circbuf_init(circbuf_t *cbuf, uint8_t *buff, uint16_t size) {$/;"	f
circbuf_isempty	.\Template\module\ringbuffer\circular_buffer.c	/^uint16_t circbuf_isempty(circbuf_t *cbuf) {$/;"	f
circbuf_isfull	.\Template\module\ringbuffer\circular_buffer.c	/^uint16_t circbuf_isfull(circbuf_t *cbuf) {$/;"	f
circbuf_pop	.\Template\module\ringbuffer\circular_buffer.c	/^uint16_t circbuf_pop(circbuf_t *cbuf, uint8_t *data, uint16_t lentopop) {$/;"	f
circbuf_poponechar	.\Template\module\ringbuffer\circular_buffer.c	/^uint16_t circbuf_poponechar(circbuf_t *cbuf, uint8_t *data) {$/;"	f
circbuf_push	.\Template\module\ringbuffer\circular_buffer.c	/^uint16_t circbuf_push(circbuf_t *cbuf, uint8_t *data, uint16_t lentopush) {$/;"	f
circbuf_read	.\Template\module\ringbuffer\circular_buffer.c	/^uint16_t circbuf_read(circbuf_t *cbuf, uint8_t *data, uint16_t lentoread) {$/;"	f
circbuf_t	.\Template\module\ringbuffer\circular_buffer.h	/^} circbuf_t;$/;"	t	typeref:struct:circ_buf
circular_mode	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    uint32_t circular_mode;                         \/*!< DMA circular mode *\/$/;"	m	struct:__anon48
circular_mode	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    uint32_t circular_mode;                         \/*!< DMA circular mode *\/$/;"	m	struct:__anon49
class_code	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    uint8_t     class_code;        \/*!< USB class type *\/$/;"	m	struct:__anon194
class_core	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    usb_class_core    *class_core;                                              \/*!< class driver *\/$/;"	m	struct:_usb_perp_dev
class_data	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    void              *class_data[USBD_ITF_MAX_NUM];                            \/*!< class data pointer *\/$/;"	m	struct:_usb_perp_dev
class_data	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    void         *class_data;$/;"	m	struct:__anon194
class_deinit	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    void        (*class_deinit)    (struct _usbh_host *phost);$/;"	m	struct:__anon194
class_init	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    usbh_status (*class_init)      (struct _usbh_host *phost);$/;"	m	struct:__anon194
class_machine	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    usbh_status (*class_machine)   (struct _usbh_host *phost);$/;"	m	struct:__anon194
class_num	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    uint8_t                             class_num;                          \/*!< USB class number *\/$/;"	m	struct:_usbh_host
class_requests	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    usbh_status (*class_requests)  (struct _usbh_host *phost);$/;"	m	struct:__anon194
class_sof	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    usbh_status (*class_sof)       (struct _usbh_host *uhost);$/;"	m	struct:__anon194
clear_encoder_currentCount	.\Template\bsp\moto\bsp_encoder.c	/^void clear_encoder_currentCount(moto_num encoder)$/;"	f
clock_polarity	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	/^    uint32_t clock_polarity;                                         \/*!< clock polarity selection *\/$/;"	m	struct:__anon45
clock_polarity_phase	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	/^    uint32_t clock_polarity_phase;                                              \/*!< SPI clock phase and polarity *\/$/;"	m	struct:__anon106
clockdivision	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	/^    uint16_t clockdivision;                     \/*!< clock division value *\/$/;"	m	struct:__anon107
cmd	.\Template\libraries\GD32F4xx_usb_library\device\class\cdc\Include\cdc_acm_core.h	/^    uint8_t cmd[USB_CDC_CMD_PACKET_SIZE];$/;"	m	struct:__anon135
cmd_itf	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    usb_desc_itf                     cmd_itf;$/;"	m	struct:__anon202
cmd_state	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    bbb_cmd_state           cmd_state;$/;"	m	struct:__anon179
column_address_width	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t column_address_width;                                      \/*!< the bit width of a column address *\/$/;"	m	struct:__anon78
com_circbuf	.\Template\bsp\uart\bsp_uart_ringbuffer.c	/^circbuf_t com_circbuf[COM_UART_MAX_NUM] = {0};$/;"	v
command	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t command;                                                   \/*!< the commands that will be sent to SDRAM *\/$/;"	m	struct:__anon79
command	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t  command;                                                           \/*!< device class request command *\/$/;"	m	struct:_usb_class_core
command_bits	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t command_bits;                                              \/*!< bit number of SPI PSRAM command phase *\/$/;"	m	struct:__anon80
common_space_timing	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    exmc_nand_pccard_timing_parameter_struct*  common_space_timing;     \/*!< the timing parameters for PC card common space *\/$/;"	m	struct:__anon76
common_space_timing	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    exmc_nand_pccard_timing_parameter_struct* common_space_timing;      \/*!< the timing parameters for NAND flash common space *\/$/;"	m	struct:__anon75
config	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    usb_desc_config              config;$/;"	m	struct:__anon132
config	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    usb_desc_config           config;$/;"	m	struct:__anon140
config	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_core.h	/^    usb_desc_config         config;$/;"	m	struct:__anon150
config	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Include\printer_core.h	/^    usb_desc_config         config;$/;"	m	struct:__anon152
config	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t            config;                                                  \/*!< configuration *\/$/;"	m	struct:_usb_perp_dev
config	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    usb_desc_config                  config;$/;"	m	struct:__anon202
config	.\Template\libraries\GD32F4xx_usb_library\ustd\class\hid\usb_hid.h	/^    usb_desc_config         config;$/;"	m	struct:__anon204
config_desc	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t *config_desc;                                                       \/*!< configure descriptor *\/$/;"	m	struct:_usb_desc
connect	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usbh_int.h	/^    uint8_t (*connect)          (usbh_host *uhost);$/;"	m	struct:_usbh_ev_cb
connect_status	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    __IO uint32_t            connect_status;$/;"	m	struct:_usb_host_drv
control	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    usb_control        control;                                                 \/*!< USB control information *\/$/;"	m	struct:_usb_perp_dev
control	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    usbh_control                        control;                            \/*!< USB host control state machine *\/$/;"	m	struct:_usbh_host
control_buffer_size	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    uint32_t control_buffer_size;                                                   \/*!< control and buffer1, buffer2 lengths *\/$/;"	m	struct:__anon70
core_enum	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t        core_enum;                                                   \/*!< USB core type *\/$/;"	m	struct:__anon157
core_speed	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t        core_speed;                                                  \/*!< USB core speed *\/$/;"	m	struct:__anon157
counter	.\Template\module\soft_timer\soft_timer.h	/^    volatile uint32_t counter;   \/\/ $/;"	m	struct:__anon211
counterdirection	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	/^    uint16_t counterdirection;                  \/*!< counter direction *\/$/;"	m	struct:__anon107
crc_block_data_calculate	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_crc.c	/^uint32_t crc_block_data_calculate(uint32_t array[], uint32_t size)$/;"	f
crc_data_register_read	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_crc.c	/^uint32_t crc_data_register_read(void)$/;"	f
crc_data_register_reset	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_crc.c	/^void crc_data_register_reset(void)$/;"	f
crc_deinit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_crc.c	/^void crc_deinit(void)$/;"	f
crc_free_data_register_read	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_crc.c	/^uint8_t crc_free_data_register_read(void)$/;"	f
crc_free_data_register_write	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_crc.c	/^void crc_free_data_register_write(uint8_t free_data)$/;"	f
crc_single_data_calculate	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_crc.c	/^uint32_t crc_single_data_calculate(uint32_t sdata)$/;"	f
critical_value	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    uint32_t critical_value;                        \/*!< FIFO critical *\/$/;"	m	struct:__anon48
csw	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    usbh_csw_pkt            csw;$/;"	m	struct:__anon179
ctc_clock_limit_value_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ctc.c	/^void ctc_clock_limit_value_config(uint8_t limit_value)$/;"	f
ctc_counter_capture_value_read	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ctc.c	/^uint16_t ctc_counter_capture_value_read(void)$/;"	f
ctc_counter_direction_read	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ctc.c	/^FlagStatus ctc_counter_direction_read(void)$/;"	f
ctc_counter_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ctc.c	/^void ctc_counter_disable(void)$/;"	f
ctc_counter_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ctc.c	/^void ctc_counter_enable(void)$/;"	f
ctc_counter_reload_value_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ctc.c	/^void ctc_counter_reload_value_config(uint16_t reload_value)$/;"	f
ctc_counter_reload_value_read	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ctc.c	/^uint16_t ctc_counter_reload_value_read(void)$/;"	f
ctc_deinit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ctc.c	/^void ctc_deinit(void)$/;"	f
ctc_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ctc.c	/^void ctc_flag_clear(uint32_t flag)$/;"	f
ctc_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ctc.c	/^FlagStatus ctc_flag_get(uint32_t flag)$/;"	f
ctc_hardware_trim_mode_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ctc.c	/^void ctc_hardware_trim_mode_config(uint32_t hardmode)$/;"	f
ctc_interrupt_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ctc.c	/^void ctc_interrupt_disable(uint32_t interrupt)$/;"	f
ctc_interrupt_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ctc.c	/^void ctc_interrupt_enable(uint32_t interrupt)$/;"	f
ctc_interrupt_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ctc.c	/^void ctc_interrupt_flag_clear(uint32_t int_flag)$/;"	f
ctc_interrupt_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ctc.c	/^FlagStatus ctc_interrupt_flag_get(uint32_t int_flag)$/;"	f
ctc_irc48m_trim_value_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ctc.c	/^void ctc_irc48m_trim_value_config(uint8_t trim_value)$/;"	f
ctc_irc48m_trim_value_read	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ctc.c	/^uint8_t ctc_irc48m_trim_value_read(void)$/;"	f
ctc_refsource_polarity_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ctc.c	/^void ctc_refsource_polarity_config(uint32_t polarity)$/;"	f
ctc_refsource_prescaler_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ctc.c	/^void ctc_refsource_prescaler_config(uint32_t prescaler)$/;"	f
ctc_refsource_signal_select	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ctc.c	/^void ctc_refsource_signal_select(uint32_t refs)$/;"	f
ctc_software_refsource_pulse_generate	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ctc.c	/^void ctc_software_refsource_pulse_generate(void)$/;"	f
ctl_len	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    uint16_t              ctl_len;$/;"	m	struct:_usbh_control
ctl_state	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t    ctl_state;                                                       \/*!< USB control transfer state *\/$/;"	m	struct:_usb_control
ctl_state	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^    hid_ctlstate         ctl_state;$/;"	m	struct:_hid_process
ctl_state	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    usbh_ctl_state        ctl_state;$/;"	m	struct:_usbh_control
ctl_zlp	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t    ctl_zlp;                                                         \/*!< zero length package *\/$/;"	m	struct:_usb_control
ctlx_in	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t  (*ctlx_in)               (usb_dev *udev);                          \/*!< device contrl in callback *\/$/;"	m	struct:_usb_class_core
ctlx_out	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t  (*ctlx_out)              (usb_dev *udev); $/;"	m	struct:_usb_class_core
ctr_latency	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t ctr_latency;                                               \/*!< configure the latency of CLE low to RB low *\/$/;"	m	struct:__anon75
ctr_latency	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t ctr_latency;                                               \/*!< configure the latency of CLE low to RB low *\/$/;"	m	struct:__anon76
cur_itf	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    uint8_t                   cur_itf;$/;"	m	struct:__anon193
cur_lun	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    uint8_t         cur_lun;$/;"	m	struct:_msc_process
cur_sam_freq	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint32_t cur_sam_freq;$/;"	m	struct:__anon133
cur_state	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    usb_host_state                      cur_state;                          \/*!< host state machine value *\/$/;"	m	struct:_usbh_host
cur_status	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    __IO uint8_t       cur_status;                                              \/*!< current status *\/$/;"	m	struct:_usb_perp_dev
currentCount	.\Template\bsp\moto\bsp_encoder.c	/^volatile int16_t currentCount[MOTO_MAX_NUM] = {0};\/\/$/;"	v
custom_hid_data_in	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\custom_hid_core.c	/^static uint8_t custom_hid_data_in (usb_dev *udev, uint8_t ep_num)$/;"	f	file:
custom_hid_data_out	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\custom_hid_core.c	/^static uint8_t custom_hid_data_out (usb_dev *udev, uint8_t ep_num)$/;"	f	file:
custom_hid_deinit	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\custom_hid_core.c	/^static uint8_t custom_hid_deinit (usb_dev *udev, uint8_t config_index)$/;"	f	file:
custom_hid_desc	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\custom_hid_core.c	/^usb_desc custom_hid_desc = {$/;"	v
custom_hid_handler	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Include\custom_hid_core.h	/^} custom_hid_handler;$/;"	t	typeref:struct:__anon144
custom_hid_init	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\custom_hid_core.c	/^static uint8_t custom_hid_init (usb_dev *udev, uint8_t config_index)$/;"	f	file:
custom_hid_itfop_register	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\custom_hid_core.c	/^uint8_t custom_hid_itfop_register (usb_dev *udev, hid_fop_handler *hid_fop)$/;"	f
custom_hid_report_send	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\custom_hid_core.c	/^uint8_t custom_hid_report_send (usb_dev *udev, uint8_t *report, uint32_t len)$/;"	f
custom_hid_req_handler	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\custom_hid_core.c	/^static uint8_t custom_hid_req_handler (usb_dev *udev, usb_req *req)$/;"	f	file:
dCBWDataTransferLength	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_bbb.h	/^    uint32_t dCBWDataTransferLength;$/;"	m	struct:__anon205
dCBWSignature	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_bbb.h	/^    uint32_t dCBWSignature;$/;"	m	struct:__anon205
dCBWTag	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_bbb.h	/^    uint32_t dCBWTag;$/;"	m	struct:__anon205
dCSWDataResidue	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_bbb.h	/^    uint32_t dCSWDataResidue;$/;"	m	struct:__anon206
dCSWSignature	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_bbb.h	/^    uint32_t dCSWSignature;$/;"	m	struct:__anon206
dCSWTag	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_bbb.h	/^    uint32_t dCSWTag;$/;"	m	struct:__anon206
dac_concurrent_data_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	/^void dac_concurrent_data_set(uint32_t dac_align, uint16_t data0, uint16_t data1)$/;"	f
dac_concurrent_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	/^void dac_concurrent_disable(void)$/;"	f
dac_concurrent_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	/^void dac_concurrent_enable(void)$/;"	f
dac_concurrent_interrupt_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	/^void dac_concurrent_interrupt_disable(void)$/;"	f
dac_concurrent_interrupt_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	/^void dac_concurrent_interrupt_enable(void)$/;"	f
dac_concurrent_output_buffer_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	/^void dac_concurrent_output_buffer_disable(void)$/;"	f
dac_concurrent_output_buffer_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	/^void dac_concurrent_output_buffer_enable(void)$/;"	f
dac_concurrent_software_trigger_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	/^void dac_concurrent_software_trigger_disable(void)$/;"	f
dac_concurrent_software_trigger_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	/^void dac_concurrent_software_trigger_enable(void)$/;"	f
dac_data_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	/^void dac_data_set(uint32_t dac_periph, uint32_t dac_align, uint16_t data)$/;"	f
dac_deinit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	/^void dac_deinit(void)$/;"	f
dac_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	/^void dac_disable(uint32_t dac_periph)$/;"	f
dac_dma_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	/^void dac_dma_disable(uint32_t dac_periph)$/;"	f
dac_dma_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	/^void dac_dma_enable(uint32_t dac_periph)$/;"	f
dac_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	/^void dac_enable(uint32_t dac_periph)$/;"	f
dac_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	/^void dac_flag_clear(uint32_t dac_periph)$/;"	f
dac_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	/^FlagStatus dac_flag_get(uint32_t dac_periph)$/;"	f
dac_interrupt_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	/^void dac_interrupt_disable(uint32_t dac_periph)$/;"	f
dac_interrupt_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	/^void dac_interrupt_enable(uint32_t dac_periph)$/;"	f
dac_interrupt_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	/^void dac_interrupt_flag_clear(uint32_t dac_periph)$/;"	f
dac_interrupt_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	/^FlagStatus dac_interrupt_flag_get(uint32_t dac_periph)$/;"	f
dac_lfsr_noise_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	/^void dac_lfsr_noise_config(uint32_t dac_periph, uint32_t unmask_bits)$/;"	f
dac_output_buffer_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	/^void dac_output_buffer_disable(uint32_t dac_periph)$/;"	f
dac_output_buffer_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	/^void dac_output_buffer_enable(uint32_t dac_periph)$/;"	f
dac_output_value_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	/^uint16_t dac_output_value_get(uint32_t dac_periph)$/;"	f
dac_software_trigger_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	/^void dac_software_trigger_disable(uint32_t dac_periph)$/;"	f
dac_software_trigger_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	/^void dac_software_trigger_enable(uint32_t dac_periph)$/;"	f
dac_triangle_noise_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	/^void dac_triangle_noise_config(uint32_t dac_periph, uint32_t amplitude)$/;"	f
dac_trigger_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	/^void dac_trigger_disable(uint32_t dac_periph)$/;"	f
dac_trigger_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	/^void dac_trigger_enable(uint32_t dac_periph)$/;"	f
dac_trigger_source_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	/^void dac_trigger_source_config(uint32_t dac_periph, uint32_t triggersource)$/;"	f
dac_wave_bit_width_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	/^void dac_wave_bit_width_config(uint32_t dac_periph, uint32_t bit_width)$/;"	f
dac_wave_mode_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dac.c	/^void dac_wave_mode_config(uint32_t dac_periph, uint32_t wave_mode)$/;"	f
dam_tx_len	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint16_t dam_tx_len;$/;"	m	struct:__anon133
data	.\Template\bsp\airsac\lin.h	/^	uint8_t data[LIN_DATA_SIZE];\/\/$/;"	m	struct:__anon3
data	.\Template\libraries\GD32F4xx_usb_library\device\class\cdc\Include\cdc_acm_core.h	/^    uint8_t data[USB_CDC_RX_LEN];$/;"	m	struct:__anon135
data	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Include\custom_hid_core.h	/^    uint8_t data[2];$/;"	m	struct:__anon144
data	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Include\standard_hid_core.h	/^    uint8_t data[HID_IN_PACKET];$/;"	m	struct:__anon146
data	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    void                    *data;$/;"	m	struct:_usb_host_drv
data	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    uint32_t                data[16];$/;"	m	struct:__anon179
data	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    uint8_t                   data[USBH_DATA_BUF_MAX_LEN]; \/* if DMA is used, the data array must be located in the first position *\/$/;"	m	struct:__anon193
data	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    void                                *data;                              \/*!< used for... *\/$/;"	m	struct:_usbh_host
data	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint8_t data[8];$/;"	m	union:_usb_setup
data_8_1	.\Template\app\main.c	/^int8_t data_8_1[10] = {0x3D,0x3D,0x3D,0x3D,0x3D,0x3D,0x3D,0x3D,0x3D,0x3D};$/;"	v
data_8_2	.\Template\app\main.c	/^int8_t data_8_2[10];$/;"	v
data_fifo	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^} data_fifo;$/;"	t	typeref:struct:__anon171
data_in	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t  (*data_in)               (usb_dev *udev, uint8_t ep_num);          \/*!< device data in handler *\/$/;"	m	struct:_usb_class_core
data_len	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    uint32_t data_len;$/;"	m	struct:__anon141
data_len	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_mem.c	/^    uint16_t data_len;$/;"	m	struct:__anon143	file:
data_out	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t  (*data_out)              (usb_dev *udev, uint8_t ep_num);          \/*!< device data out handler *\/$/;"	m	struct:_usb_class_core
data_ready	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^    __IO uint8_t         data_ready;$/;"	m	struct:_hid_process
data_toggle_in	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t              data_toggle_in;$/;"	m	struct:_usb_pipe
data_toggle_out	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t              data_toggle_out;$/;"	m	struct:_usb_pipe
data_width	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t data_width;                                                \/*!< the databus width of SDRAM memory *\/$/;"	m	struct:__anon78
databus_hiztime	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t databus_hiztime;                                           \/*!< configure the dadtabus HiZ time for write operation *\/$/;"	m	struct:__anon74
databus_width	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t databus_width;                                             \/*!< specifies the databus width of external memory *\/$/;"	m	struct:__anon73
databus_width	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t databus_width;                                             \/*!< the NAND flash databus width *\/$/;"	m	struct:__anon75
date	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^    uint8_t date;                                                               \/*!< RTC date value: 0x1 - 0x31(BCD format) *\/$/;"	m	struct:__anon102
day_of_week	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^    uint8_t day_of_week;                                                        \/*!< RTC weekday value *\/$/;"	m	struct:__anon102
dbg_deinit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dbg.c	/^void dbg_deinit(void)$/;"	f
dbg_id_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dbg.c	/^uint32_t dbg_id_get(void)$/;"	f
dbg_low_power_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dbg.c	/^void dbg_low_power_disable(uint32_t dbg_low_power)$/;"	f
dbg_low_power_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dbg.c	/^void dbg_low_power_enable(uint32_t dbg_low_power)$/;"	f
dbg_periph_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dbg.c	/^void dbg_periph_disable(dbg_periph_enum dbg_periph)$/;"	f
dbg_periph_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dbg.c	/^void dbg_periph_enable(dbg_periph_enum dbg_periph)$/;"	f
dbg_periph_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	/^}dbg_periph_enum;$/;"	t	typeref:enum:__anon44
dbg_reg_idx	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dbg.h	/^enum dbg_reg_idx$/;"	g
dbg_trace_pin_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dbg.c	/^void dbg_trace_pin_disable(void)$/;"	f
dbg_trace_pin_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dbg.c	/^void dbg_trace_pin_enable(void)$/;"	f
dci_capture_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dci.c	/^void dci_capture_disable(void)$/;"	f
dci_capture_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dci.c	/^void dci_capture_enable(void)$/;"	f
dci_crop_window_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dci.c	/^void dci_crop_window_config(uint16_t start_x, uint16_t start_y, uint16_t size_width, uint16_t size_height)$/;"	f
dci_crop_window_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dci.c	/^void dci_crop_window_disable(void)$/;"	f
dci_crop_window_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dci.c	/^void dci_crop_window_enable(void)$/;"	f
dci_data_read	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dci.c	/^uint32_t dci_data_read(void)$/;"	f
dci_deinit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dci.c	/^void dci_deinit(void)$/;"	f
dci_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dci.c	/^void dci_disable(void)$/;"	f
dci_embedded_sync_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dci.c	/^void dci_embedded_sync_disable(void)$/;"	f
dci_embedded_sync_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dci.c	/^void dci_embedded_sync_enable(void)$/;"	f
dci_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dci.c	/^void dci_enable(void)$/;"	f
dci_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dci.c	/^FlagStatus dci_flag_get(uint32_t flag)$/;"	f
dci_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dci.c	/^void dci_init(dci_parameter_struct *dci_struct)$/;"	f
dci_interrupt_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dci.c	/^void dci_interrupt_disable(uint32_t interrupt)$/;"	f
dci_interrupt_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dci.c	/^void dci_interrupt_enable(uint32_t interrupt)$/;"	f
dci_interrupt_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dci.c	/^void dci_interrupt_flag_clear(uint32_t int_flag)$/;"	f
dci_interrupt_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dci.c	/^FlagStatus dci_interrupt_flag_get(uint32_t int_flag)$/;"	f
dci_jpeg_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dci.c	/^void dci_jpeg_disable(void)$/;"	f
dci_jpeg_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dci.c	/^void dci_jpeg_enable(void)$/;"	f
dci_parameter_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	/^}dci_parameter_struct;                                                         $/;"	t	typeref:struct:__anon45
dci_sync_codes_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dci.c	/^void dci_sync_codes_config(uint8_t frame_start, uint8_t line_start, uint8_t line_end, uint8_t frame_end)$/;"	f
dci_sync_codes_unmask_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dci.c	/^void dci_sync_codes_unmask_config(uint8_t frame_start, uint8_t line_start, uint8_t line_end, uint8_t frame_end)$/;"	f
deadtime	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	/^    uint16_t deadtime;                          \/*!< dead time *\/$/;"	m	struct:__anon108
decode	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^    usbh_status          (*decode)(uint8_t *data);$/;"	m	struct:_hid_process
deinit	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_out_itf.c	/^static uint8_t deinit (void)$/;"	f	file:
deinit	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t  (*deinit)                (usb_dev *udev, uint8_t config_index);    \/*!< de-initialize handler *\/$/;"	m	struct:_usb_class_core
delay_ms	.\Template\board\board.c	/^void delay_ms(uint32_t _ms) { delay_us(_ms * 1000); }$/;"	f
delay_us	.\Template\board\board.c	/^void delay_us(uint32_t _us)$/;"	f
desc	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    usb_desc          *desc;                                                    \/*!< USB descriptors pointer *\/$/;"	m	struct:_usb_perp_dev
destination_lineoff	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^    uint32_t destination_lineoff;                         \/*!< destination line offset *\/$/;"	m	struct:__anon91
destination_memaddr	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^    uint32_t destination_memaddr;                         \/*!< destination memory base address *\/$/;"	m	struct:__anon91
destination_pf	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^    uint32_t destination_pf;                              \/*!< destination pixel format *\/$/;"	m	struct:__anon91
destination_prealpha	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^    uint32_t destination_prealpha;                        \/*!< destination pre-defined alpha value *\/$/;"	m	struct:__anon91
destination_preblue	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^    uint32_t destination_preblue;                         \/*!< destination pre-defined blue value *\/$/;"	m	struct:__anon91
destination_pregreen	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^    uint32_t destination_pregreen;                        \/*!< destination pre-defined green value *\/$/;"	m	struct:__anon91
destination_prered	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^    uint32_t destination_prered;                          \/*!< destination pre-defined red value *\/$/;"	m	struct:__anon91
dev	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    usb_perp_dev       dev;                                             \/*!< USB peripheral device *\/$/;"	m	struct:_usb_core_driver
dev_addr	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t              dev_addr;$/;"	m	struct:_usb_pipe
dev_addr	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t            dev_addr;                                                \/*!< device address *\/$/;"	m	struct:_usb_perp_dev
dev_address_set	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    void (*dev_address_set)             (void);$/;"	m	struct:__anon195
dev_attach	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    void (*dev_attach)                  (void);$/;"	m	struct:__anon195
dev_cfgdesc_assigned	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    void (*dev_cfgdesc_assigned)        (usb_desc_config *cfg_desc, $/;"	m	struct:__anon195
dev_deinit	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    void (*dev_deinit)                  (void);$/;"	m	struct:__anon195
dev_desc	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t *dev_desc;                                                          \/*!< device descriptor *\/$/;"	m	struct:_usb_desc
dev_desc	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    usb_desc_dev              dev_desc;$/;"	m	struct:__anon193
dev_detach	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    void (*dev_detach)                  (void);$/;"	m	struct:__anon195
dev_devdesc_assigned	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    void (*dev_devdesc_assigned)        (void *dev_desc);$/;"	m	struct:__anon195
dev_enumerated	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    void (*dev_enumerated)              (void);$/;"	m	struct:__anon195
dev_error	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    void (*dev_error)                   (void);$/;"	m	struct:__anon195
dev_init	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    void (*dev_init)                    (void);$/;"	m	struct:__anon195
dev_mfc_str	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    void (*dev_mfc_str)                 (void *mfc_str);$/;"	m	struct:__anon195
dev_not_supported	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    void (*dev_not_supported)           (void);$/;"	m	struct:__anon195
dev_over_currented	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    void (*dev_over_currented)          (void);$/;"	m	struct:__anon195
dev_prod_str	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    void (*dev_prod_str)                (void *prod_str);$/;"	m	struct:__anon195
dev_prop	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    usb_dev_prop                        dev_prop;                           \/*!< USB device property *\/$/;"	m	struct:_usbh_host
dev_remote_wakeup	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t  dev_remote_wakeup;                                                 \/*!< remote wakeup *\/$/;"	m	struct:_usb_pm
dev_reset	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    void (*dev_reset)                   (void);$/;"	m	struct:__anon195
dev_seral_str	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    void (*dev_seral_str)               (void *serial_str);$/;"	m	struct:__anon195
dev_speed	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint32_t             dev_speed;$/;"	m	struct:_usb_pipe
dev_speed_detected	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    void (*dev_speed_detected)          (uint32_t dev_speed);$/;"	m	struct:__anon195
dev_status	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Include\usb_iap_core.h	/^    uint8_t dev_status[IAP_IN_PACKET];$/;"	m	struct:__anon148
dev_supp_remote_wkup	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    uint8_t                             dev_supp_remote_wkup;               \/*!< record device remote wakeup function *\/$/;"	m	struct:_usbh_host
dev_user_app	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    int  (*dev_user_app)                (void);$/;"	m	struct:__anon195
dev_user_input	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    usbh_user_status (*dev_user_input)  (void);$/;"	m	struct:__anon195
device_mode	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	/^    uint32_t device_mode;                                                       \/*!< SPI master or slave *\/$/;"	m	struct:__anon106
device_type	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_scsi.h	/^    uint8_t device_type;$/;"	m	struct:__anon185
dfu_abort	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_core.c	/^static void dfu_abort (usb_dev *udev, usb_req *req)$/;"	f	file:
dfu_class	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_core.c	/^usb_class_core dfu_class = {$/;"	v
dfu_clrstatus	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_core.c	/^static void  dfu_clrstatus (usb_dev *udev, usb_req *req)$/;"	f	file:
dfu_ctlx_in	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_core.c	/^static uint8_t dfu_ctlx_in (usb_dev *udev)$/;"	f	file:
dfu_deinit	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_core.c	/^static uint8_t dfu_deinit (usb_dev *udev, uint8_t config_index)$/;"	f	file:
dfu_desc	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_core.c	/^usb_desc dfu_desc = {$/;"	v
dfu_detach	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_core.c	/^static void dfu_detach(usb_dev *udev, usb_req *req)$/;"	f	file:
dfu_dnload	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_core.c	/^static void dfu_dnload(usb_dev *udev, usb_req *req)$/;"	f	file:
dfu_func	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    usb_desc_dfu_func         dfu_func;$/;"	m	struct:__anon140
dfu_getstate	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_core.c	/^static void  dfu_getstate (usb_dev *udev, usb_req *req)$/;"	f	file:
dfu_getstatus	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_core.c	/^static void dfu_getstatus (usb_dev *udev, usb_req *req)$/;"	f	file:
dfu_getstatus_complete	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_core.c	/^static uint8_t dfu_getstatus_complete (usb_dev *udev)$/;"	f	file:
dfu_init	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_core.c	/^static uint8_t dfu_init (usb_dev *udev, uint8_t config_index)$/;"	f	file:
dfu_itf0	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    usb_desc_itf              dfu_itf0;$/;"	m	struct:__anon140
dfu_itf1	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    usb_desc_itf              dfu_itf1;$/;"	m	struct:__anon140
dfu_itf2	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    usb_desc_itf              dfu_itf2;$/;"	m	struct:__anon140
dfu_mem_checkaddr	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_mem.c	/^static uint8_t dfu_mem_checkaddr (uint32_t addr)$/;"	f	file:
dfu_mem_deinit	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_mem.c	/^uint8_t dfu_mem_deinit (void)$/;"	f
dfu_mem_erase	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_mem.c	/^uint8_t dfu_mem_erase (uint32_t addr)$/;"	f
dfu_mem_getstatus	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_mem.c	/^uint8_t dfu_mem_getstatus (uint32_t addr, uint8_t cmd, uint8_t *buffer)$/;"	f
dfu_mem_init	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_mem.c	/^uint8_t dfu_mem_init (void)$/;"	f
dfu_mem_prop	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_mem.h	/^} dfu_mem_prop;$/;"	t	typeref:struct:_dfu_mem_prop
dfu_mem_read	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_mem.c	/^uint8_t* dfu_mem_read (uint8_t *buf, uint32_t addr, uint32_t len)$/;"	f
dfu_mem_write	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_mem.c	/^uint8_t dfu_mem_write (uint8_t *buf, uint32_t addr, uint32_t len)$/;"	f
dfu_mode_leave	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_core.c	/^static void dfu_mode_leave (usb_dev *udev)$/;"	f	file:
dfu_req_handler	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_core.c	/^static uint8_t dfu_req_handler (usb_dev *udev, usb_req *req)$/;"	f	file:
dfu_request_process	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_core.c	/^static void (*dfu_request_process[])(usb_dev *udev, usb_req *req) = $/;"	v	file:
dfu_requests	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^} dfu_requests;$/;"	t	typeref:enum:__anon138
dfu_state	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^} dfu_state;$/;"	t	typeref:enum:__anon136
dfu_status	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^} dfu_status;$/;"	t	typeref:enum:__anon137
dfu_upload	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_core.c	/^static void  dfu_upload (usb_dev *udev, usb_req *req)$/;"	f	file:
dir	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^        uint8_t          dir;$/;"	m	struct:_usb_pipe::__anon160
dir	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^        uint8_t dir: 1;                                                         \/*!< the endpoint direction *\/$/;"	m	struct:__anon158::__anon159
direction	.\Template\bsp\moto\moto_control.h	/^	uint8_t	direction;$/;"	m	struct:__anon9
direction	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    uint32_t direction;                             \/*!< channel data transfer direction *\/$/;"	m	struct:__anon48
direction	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    uint32_t direction;                             \/*!< channel data transfer direction *\/$/;"	m	struct:__anon49
disconnect	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usbh_int.h	/^    uint8_t (*disconnect)       (usbh_host *uhost);$/;"	m	struct:_usbh_ev_cb
disk_initialize	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Source\usbh_msc_fatfs.c	/^DSTATUS disk_initialize (BYTE drv)$/;"	f
disk_ioctl	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Source\usbh_msc_fatfs.c	/^DRESULT disk_ioctl (BYTE drv, BYTE ctrl, void *buff)$/;"	f
disk_read	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Source\usbh_msc_fatfs.c	/^DRESULT disk_read (BYTE drv, BYTE *buff, DWORD sector, UINT count)$/;"	f
disk_status	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Source\usbh_msc_fatfs.c	/^DSTATUS disk_status (BYTE drv)$/;"	f
disk_write	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Source\usbh_msc_fatfs.c	/^DRESULT disk_write (BYTE drv, const BYTE *buff, DWORD sector, UINT count)$/;"	f
display_format	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^    uint32_t display_format;                                                    \/*!< RTC time notation *\/$/;"	m	struct:__anon102
dma_addr	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint32_t       dma_addr;                                                    \/*!< DMA address *\/$/;"	m	struct:__anon158
dma_arbitration	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    uint32_t dma_arbitration;                                                       \/*!< DMA Tx and Rx arbitration related parameters *\/$/;"	m	struct:__anon69
dma_channel_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	/^void dma_channel_disable(uint32_t dma_periph, dma_channel_enum channelx)$/;"	f
dma_channel_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	/^void dma_channel_enable(uint32_t dma_periph, dma_channel_enum channelx)$/;"	f
dma_channel_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^} dma_channel_enum;$/;"	t	typeref:enum:__anon46
dma_channel_subperipheral_select	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	/^void dma_channel_subperipheral_select(uint32_t dma_periph, dma_channel_enum channelx, dma_subperipheral_enum sub_periph)$/;"	f
dma_circulation_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	/^void dma_circulation_disable(uint32_t dma_periph, dma_channel_enum channelx)$/;"	f
dma_circulation_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	/^void dma_circulation_enable(uint32_t dma_periph, dma_channel_enum channelx)$/;"	f
dma_current_ptp_rxdesc	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^enet_descriptors_struct  *dma_current_ptp_rxdesc = NULL;$/;"	v
dma_current_ptp_txdesc	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^enet_descriptors_struct  *dma_current_ptp_txdesc = NULL;$/;"	v
dma_current_rxdesc	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^enet_descriptors_struct  *dma_current_rxdesc;$/;"	v
dma_current_txdesc	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^enet_descriptors_struct  *dma_current_txdesc;$/;"	v
dma_deinit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	/^void dma_deinit(uint32_t dma_periph, dma_channel_enum channelx)$/;"	f
dma_fifo_status_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	/^uint32_t dma_fifo_status_get(uint32_t dma_periph, dma_channel_enum channelx)$/;"	f
dma_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	/^void dma_flag_clear(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)$/;"	f
dma_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	/^FlagStatus dma_flag_get(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)$/;"	f
dma_flow_controller_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	/^void dma_flow_controller_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t controller)$/;"	f
dma_function	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    uint32_t dma_function;                                                          \/*!< DMA control related parameters *\/$/;"	m	struct:__anon69
dma_interrupt_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	/^void dma_interrupt_disable(uint32_t dma_periph, dma_channel_enum channelx, uint32_t source)$/;"	f
dma_interrupt_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	/^void dma_interrupt_enable(uint32_t dma_periph, dma_channel_enum channelx, uint32_t source)$/;"	f
dma_interrupt_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	/^void dma_interrupt_flag_clear(uint32_t dma_periph, dma_channel_enum channelx, uint32_t interrupt)$/;"	f
dma_interrupt_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	/^FlagStatus dma_interrupt_flag_get(uint32_t dma_periph, dma_channel_enum channelx, uint32_t interrupt)$/;"	f
dma_maxburst	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    uint32_t dma_maxburst;                                                          \/*!< DMA max burst related parameters *\/$/;"	m	struct:__anon69
dma_memory_address_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	/^void dma_memory_address_config(uint32_t dma_periph, dma_channel_enum channelx, uint8_t memory_flag, uint32_t address)$/;"	f
dma_memory_address_generation_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	/^void dma_memory_address_generation_config(uint32_t dma_periph, dma_channel_enum channelx, uint8_t generation_algorithm)$/;"	f
dma_memory_burst_beats_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	/^void dma_memory_burst_beats_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t mbeat)$/;"	f
dma_memory_width_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	/^void dma_memory_width_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t msize)$/;"	f
dma_multi_data_mode_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	/^void dma_multi_data_mode_init(uint32_t dma_periph, dma_channel_enum channelx, dma_multi_data_parameter_struct *init_struct)$/;"	f
dma_multi_data_para_struct_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	/^void dma_multi_data_para_struct_init(dma_multi_data_parameter_struct *init_struct)$/;"	f
dma_multi_data_parameter_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^}dma_multi_data_parameter_struct;$/;"	t	typeref:struct:__anon48
dma_periph_address_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	/^void dma_periph_address_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t address)$/;"	f
dma_periph_burst_beats_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	/^void dma_periph_burst_beats_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t pbeat)$/;"	f
dma_periph_width_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	/^void dma_periph_width_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t psize)$/;"	f
dma_peripheral_address_generation_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	/^void dma_peripheral_address_generation_config(uint32_t dma_periph, dma_channel_enum channelx, uint8_t generation_algorithm)$/;"	f
dma_priority_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	/^void dma_priority_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t priority)$/;"	f
dma_single_data_mode_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	/^void dma_single_data_mode_init(uint32_t dma_periph, dma_channel_enum channelx, dma_single_data_parameter_struct *init_struct)$/;"	f
dma_single_data_para_struct_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	/^void dma_single_data_para_struct_init(dma_single_data_parameter_struct *init_struct)$/;"	f
dma_single_data_parameter_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^} dma_single_data_parameter_struct;$/;"	t	typeref:struct:__anon49
dma_subperipheral_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^} dma_subperipheral_enum;$/;"	t	typeref:enum:__anon47
dma_switch_buffer_mode_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	/^void dma_switch_buffer_mode_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t memory1_addr, uint32_t memory_select)$/;"	f
dma_switch_buffer_mode_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	/^void dma_switch_buffer_mode_enable(uint32_t dma_periph, dma_channel_enum channelx, ControlStatus newvalue)$/;"	f
dma_transfer_direction_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	/^void dma_transfer_direction_config(uint32_t dma_periph, dma_channel_enum channelx, uint8_t direction)$/;"	f
dma_transfer_number_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	/^void dma_transfer_number_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t number)$/;"	f
dma_transfer_number_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	/^uint32_t dma_transfer_number_get(uint32_t dma_periph, dma_channel_enum channelx)$/;"	f
dma_using_memory_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_dma.c	/^uint32_t dma_using_memory_get(uint32_t dma_periph, dma_channel_enum channelx)$/;"	f
dmabus_mode	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    uint32_t dmabus_mode;                                                           \/*!< DMA bus mode related parameters *\/$/;"	m	struct:__anon69
do_ping	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    __IO uint8_t         do_ping;$/;"	m	struct:_usb_pipe
dout	.\Template\bsp\PID\PID_base.h	/^    int16_t dout;$/;"	m	struct:_PID_TypeDef
dr	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    usb_dr       *dr;                               \/*!< Device control and status registers *\/$/;"	m	struct:_usb_regs
dwDTERate	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    uint32_t dwDTERate;                   \/*!< data terminal rate *\/$/;"	m	struct:__anon196
ecc_logic	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t ecc_logic;                                                 \/*!< enable or disable the ECC calculation logic *\/$/;"	m	struct:__anon75
ecc_size	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t ecc_size;                                                  \/*!< the page size for the ECC calculation *\/$/;"	m	struct:__anon75
encoder_current_tick	.\Template\bsp\moto\bsp_encoder.c	/^uint32_t encoder_current_tick[MOTO_MAX_NUM] = {0};\/\/$/;"	v
encoder_init	.\Template\bsp\moto\bsp_encoder.c	/^void encoder_init(void)$/;"	f
encoder_speed	.\Template\bsp\moto\bsp_encoder.c	/^uint32_t encoder_speed[MOTO_MAX_NUM] = {0};\/\/$/;"	v
encoder_tick	.\Template\bsp\moto\bsp_encoder.c	/^uint32_t encoder_tick[MOTO_MAX_NUM] = {0};\/\/$/;"	v
endian	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	/^    uint32_t endian;                                                            \/*!< SPI big endian or little endian *\/$/;"	m	struct:__anon106
enet_address_filter_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_address_filter_config(enet_macaddress_enum mac_addr, uint32_t addr_mask, uint32_t filter_type)$/;"	f
enet_address_filter_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_address_filter_disable(enet_macaddress_enum mac_addr)$/;"	f
enet_address_filter_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_address_filter_enable(enet_macaddress_enum mac_addr)$/;"	f
enet_chksumconf_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^}enet_chksumconf_enum;$/;"	t	typeref:enum:__anon59
enet_current_desc_address_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^uint32_t enet_current_desc_address_get(enet_desc_reg_enum addr_get)$/;"	f
enet_debug_status_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^uint32_t enet_debug_status_get(uint32_t mac_debug)$/;"	f
enet_default_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^static void enet_default_init(void)$/;"	f	file:
enet_deinit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_deinit(void)$/;"	f
enet_delay	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^static void enet_delay(uint32_t ncount)$/;"	f	file:
enet_desc_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_desc_flag_clear(enet_descriptors_struct *desc, uint32_t desc_flag)$/;"	f
enet_desc_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^FlagStatus enet_desc_flag_get(enet_descriptors_struct *desc, uint32_t desc_flag)$/;"	f
enet_desc_flag_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_desc_flag_set(enet_descriptors_struct *desc, uint32_t desc_flag)$/;"	f
enet_desc_information_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^uint32_t enet_desc_information_get(enet_descriptors_struct *desc, enet_descstate_enum info_get)$/;"	f
enet_desc_reg_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^}enet_desc_reg_enum;$/;"	t	typeref:enum:__anon55
enet_desc_select_enhanced_mode	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_desc_select_enhanced_mode(void)$/;"	f
enet_desc_select_normal_mode	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_desc_select_normal_mode(void)$/;"	f
enet_descriptors_chain_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_descriptors_chain_init(enet_dmadirection_enum direction)$/;"	f
enet_descriptors_ring_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_descriptors_ring_init(enet_dmadirection_enum direction)$/;"	f
enet_descriptors_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^} enet_descriptors_struct;$/;"	t	typeref:struct:__anon70
enet_descstate_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^}enet_descstate_enum;$/;"	t	typeref:enum:__anon66
enet_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_disable(void)$/;"	f
enet_dma_feature_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_dma_feature_disable(uint32_t feature)$/;"	f
enet_dma_feature_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_dma_feature_enable(uint32_t feature)$/;"	f
enet_dmadirection_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^}enet_dmadirection_enum;$/;"	t	typeref:enum:__anon62
enet_dmaprocess_resume	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_dmaprocess_resume(enet_dmadirection_enum direction)$/;"	f
enet_dmaprocess_state_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^uint32_t enet_dmaprocess_state_get(enet_dmadirection_enum direction)$/;"	f
enet_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_enable(void)$/;"	f
enet_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_flag_clear(enet_flag_clear_enum enet_flag)$/;"	f
enet_flag_clear_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^}enet_flag_clear_enum;$/;"	t	typeref:enum:__anon51
enet_flag_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^}enet_flag_enum;$/;"	t	typeref:enum:__anon50
enet_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^FlagStatus enet_flag_get(enet_flag_enum enet_flag)$/;"	f
enet_fliter_feature_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_fliter_feature_disable(uint32_t feature)$/;"	f
enet_fliter_feature_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_fliter_feature_enable(uint32_t feature)$/;"	f
enet_flowcontrol_feature_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_flowcontrol_feature_disable(uint32_t feature)$/;"	f
enet_flowcontrol_feature_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_flowcontrol_feature_enable(uint32_t feature)$/;"	f
enet_flowcontrol_threshold_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_flowcontrol_threshold_config(uint32_t deactive, uint32_t active)$/;"	f
enet_forward_feature_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_forward_feature_disable(uint32_t feature)$/;"	f
enet_forward_feature_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_forward_feature_enable(uint32_t feature)$/;"	f
enet_frame_receive	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^ErrStatus enet_frame_receive(uint8_t *buffer, uint32_t bufsize)$/;"	f
enet_frame_transmit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^ErrStatus enet_frame_transmit(uint8_t *buffer, uint32_t length)$/;"	f
enet_frmrecept_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^}enet_frmrecept_enum;$/;"	t	typeref:enum:__anon60
enet_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^ErrStatus enet_init(enet_mediamode_enum mediamode, enet_chksumconf_enum checksum, enet_frmrecept_enum recept)$/;"	f
enet_initpara	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^static enet_initpara_struct enet_initpara = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};$/;"	v	file:
enet_initpara_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_initpara_config(enet_option_enum option, uint32_t para)$/;"	f
enet_initpara_reset	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_initpara_reset(void)$/;"	f
enet_initpara_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^}enet_initpara_struct;$/;"	t	typeref:struct:__anon69
enet_int_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^}enet_int_enum;$/;"	t	typeref:enum:__anon52
enet_int_flag_clear_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^}enet_int_flag_clear_enum;$/;"	t	typeref:enum:__anon54
enet_int_flag_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^}enet_int_flag_enum;$/;"	t	typeref:enum:__anon53
enet_interrupt_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_interrupt_disable(enet_int_enum enet_int)$/;"	f
enet_interrupt_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_interrupt_enable(enet_int_enum enet_int)$/;"	f
enet_interrupt_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_interrupt_flag_clear(enet_int_flag_clear_enum int_flag_clear)$/;"	f
enet_interrupt_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^FlagStatus enet_interrupt_flag_get(enet_int_flag_enum int_flag)$/;"	f
enet_mac_address_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_mac_address_get(enet_macaddress_enum mac_addr, uint8_t paddr[])$/;"	f
enet_mac_address_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_mac_address_set(enet_macaddress_enum mac_addr, uint8_t paddr[])$/;"	f
enet_macaddress_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^}enet_macaddress_enum;$/;"	t	typeref:enum:__anon65
enet_mediamode_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^}enet_mediamode_enum;$/;"	t	typeref:enum:__anon58
enet_missed_frame_counter_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_missed_frame_counter_get(uint32_t *rxfifo_drop, uint32_t *rxdma_drop)$/;"	f
enet_msc_counter_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^}enet_msc_counter_enum; $/;"	t	typeref:enum:__anon56
enet_msc_counters_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^uint32_t enet_msc_counters_get(enet_msc_counter_enum counter)$/;"	f
enet_msc_counters_preset_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_msc_counters_preset_config(enet_msc_preset_enum mode)$/;"	f
enet_msc_counters_reset	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_msc_counters_reset(void)$/;"	f
enet_msc_feature_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_msc_feature_disable(uint32_t feature)$/;"	f
enet_msc_feature_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_msc_feature_enable(uint32_t feature)$/;"	f
enet_msc_preset_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^}enet_msc_preset_enum;$/;"	t	typeref:enum:__anon67
enet_option_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^}enet_option_enum;$/;"	t	typeref:enum:__anon57
enet_pauseframe_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_pauseframe_config(uint32_t pausetime, uint32_t pause_threshold)$/;"	f
enet_pauseframe_detect_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_pauseframe_detect_config(uint32_t detect)$/;"	f
enet_pauseframe_generate	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^ErrStatus enet_pauseframe_generate(void)$/;"	f
enet_phy_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^ErrStatus enet_phy_config(void)$/;"	f
enet_phy_write_read	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^ErrStatus enet_phy_write_read(enet_phydirection_enum direction, uint16_t phy_address, uint16_t phy_reg, uint16_t *pvalue)$/;"	f
enet_phydirection_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^}enet_phydirection_enum;$/;"	t	typeref:enum:__anon63
enet_phyloopback_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^ErrStatus enet_phyloopback_disable(void)$/;"	f
enet_phyloopback_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^ErrStatus enet_phyloopback_enable(void)$/;"	f
enet_ptp_enhanced_descriptors_chain_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_ptp_enhanced_descriptors_chain_init(enet_dmadirection_enum direction)$/;"	f
enet_ptp_enhanced_descriptors_ring_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_ptp_enhanced_descriptors_ring_init(enet_dmadirection_enum direction)$/;"	f
enet_ptp_expected_time_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_ptp_expected_time_config(uint32_t second, uint32_t nanosecond)$/;"	f
enet_ptp_feature_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_ptp_feature_disable(uint32_t feature)$/;"	f
enet_ptp_feature_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_ptp_feature_enable(uint32_t feature)$/;"	f
enet_ptp_function_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^}enet_ptp_function_enum;$/;"	t	typeref:enum:__anon68
enet_ptp_normal_descriptors_chain_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_ptp_normal_descriptors_chain_init(enet_dmadirection_enum direction, enet_descriptors_struct *desc_ptptab)$/;"	f
enet_ptp_normal_descriptors_ring_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_ptp_normal_descriptors_ring_init(enet_dmadirection_enum direction, enet_descriptors_struct *desc_ptptab)$/;"	f
enet_ptp_pps_output_frequency_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_ptp_pps_output_frequency_config(uint32_t freq)$/;"	f
enet_ptp_subsecond_increment_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_ptp_subsecond_increment_config(uint32_t subsecond)$/;"	f
enet_ptp_system_time_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_ptp_system_time_get(enet_ptp_systime_struct *systime_struct)$/;"	f
enet_ptp_systime_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^}enet_ptp_systime_struct;$/;"	t	typeref:struct:__anon71
enet_ptp_timestamp_addend_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_ptp_timestamp_addend_config(uint32_t add)$/;"	f
enet_ptp_timestamp_function_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^ErrStatus enet_ptp_timestamp_function_config(enet_ptp_function_enum func)$/;"	f
enet_ptp_timestamp_update_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_ptp_timestamp_update_config(uint32_t sign, uint32_t second, uint32_t subsecond)$/;"	f
enet_ptpframe_receive_enhanced_mode	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^ErrStatus enet_ptpframe_receive_enhanced_mode(uint8_t *buffer, uint32_t bufsize, uint32_t timestamp[])$/;"	f
enet_ptpframe_receive_normal_mode	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^ErrStatus enet_ptpframe_receive_normal_mode(uint8_t *buffer, uint32_t bufsize, uint32_t timestamp[])$/;"	f
enet_ptpframe_transmit_enhanced_mode	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^ErrStatus enet_ptpframe_transmit_enhanced_mode(uint8_t *buffer, uint32_t length, uint32_t timestamp[])$/;"	f
enet_ptpframe_transmit_normal_mode	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^ErrStatus enet_ptpframe_transmit_normal_mode(uint8_t *buffer, uint32_t length, uint32_t timestamp[])$/;"	f
enet_reg_tab	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^static const uint16_t enet_reg_tab[] = {$/;"	v	file:
enet_regdirection_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^}enet_regdirection_enum;$/;"	t	typeref:enum:__anon64
enet_registers_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_registers_get(enet_registers_type_enum type, uint32_t *preg, uint32_t num)$/;"	f
enet_registers_type_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^}enet_registers_type_enum;$/;"	t	typeref:enum:__anon61
enet_rx_desc_delay_receive_complete_interrupt	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_rx_desc_delay_receive_complete_interrupt(enet_descriptors_struct *desc, uint32_t delay_time)$/;"	f
enet_rx_desc_enhanced_status_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^uint32_t enet_rx_desc_enhanced_status_get(enet_descriptors_struct *desc, uint32_t desc_status)$/;"	f
enet_rx_desc_immediate_receive_complete_interrupt	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_rx_desc_immediate_receive_complete_interrupt(enet_descriptors_struct *desc)$/;"	f
enet_rx_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_rx_disable(void)$/;"	f
enet_rx_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_rx_enable(void)$/;"	f
enet_rxframe_drop	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_rxframe_drop(void)$/;"	f
enet_rxframe_size_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^uint32_t enet_rxframe_size_get(void)$/;"	f
enet_rxprocess_check_recovery	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_rxprocess_check_recovery(void)$/;"	f
enet_software_reset	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^ErrStatus enet_software_reset(void)$/;"	f
enet_transmit_checksum_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_transmit_checksum_config(enet_descriptors_struct *desc, uint32_t checksum)$/;"	f
enet_tx_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_tx_disable(void)$/;"	f
enet_tx_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_tx_enable(void)$/;"	f
enet_txfifo_flush	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^ErrStatus enet_txfifo_flush(void)$/;"	f
enet_unknow_err	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^static uint32_t enet_unknow_err = 0U;$/;"	v	file:
enet_wum_feature_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_wum_feature_disable(uint32_t feature)$/;"	f
enet_wum_feature_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_wum_feature_enable(uint32_t feature)$/;"	f
enet_wum_filter_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_wum_filter_config(uint32_t pdata[])$/;"	f
enet_wum_filter_register_pointer_reset	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^void enet_wum_filter_register_pointer_reset(void)$/;"	f
enum_state	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    usbh_enum_state                     enum_state;                         \/*!< enumeration state machine *\/$/;"	m	struct:_usbh_host
ep	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    } ep;$/;"	m	struct:_usb_pipe	typeref:struct:_usb_pipe::__anon160
ep_addr	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    } ep_addr;$/;"	m	struct:__anon158	typeref:struct:__anon158::__anon159
ep_addr	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^    uint8_t              ep_addr;$/;"	m	struct:_hid_process
ep_desc	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    usb_desc_ep  ep_desc[USBH_MAX_EP_NUM];$/;"	m	struct:_usb_desc_itf_set
ep_in	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^    uint8_t              ep_in;$/;"	m	struct:_hid_process
ep_in	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    uint8_t         ep_in;$/;"	m	struct:_msc_process
ep_out	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^    uint8_t              ep_out;$/;"	m	struct:_hid_process
ep_out	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    uint8_t         ep_out;$/;"	m	struct:_msc_process
ep_size_in	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    uint16_t        ep_size_in;$/;"	m	struct:_msc_process
ep_size_out	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    uint16_t        ep_size_out;$/;"	m	struct:_msc_process
ep_stall	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t        ep_stall;                                                    \/*!< USB endpoint stall status *\/$/;"	m	struct:__anon158
ep_type	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_core.c	/^const uint32_t ep_type[] = {$/;"	v
ep_type	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t        ep_type;                                                     \/*!< USB endpoint type *\/$/;"	m	struct:__anon158
er_in	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    usb_erin     *er_in[6];                         \/*!< USB device IN endpoint register *\/$/;"	m	struct:_usb_regs
er_out	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    usb_erout    *er_out[6];                        \/*!< USB device OUT endpoint register *\/$/;"	m	struct:_usb_regs
erase_timeout	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_mem.h	/^    const uint32_t erase_timeout;$/;"	m	struct:_dfu_mem_prop
err	.\Template\bsp\PID\PID_base.h	/^    int16_t err;							\/\/$/;"	m	struct:_PID_TypeDef
err_count	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    __IO uint32_t        err_count;$/;"	m	struct:_usb_pipe
error	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    msc_error               error;$/;"	m	struct:__anon183
error	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    msc_error       error;$/;"	m	struct:_msc_process
error_count	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    uint8_t               error_count;$/;"	m	struct:_usbh_control
exit_selfrefresh_delay	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t exit_selfrefresh_delay;                                    \/*!< configure the exit self-refresh delay *\/$/;"	m	struct:__anon77
exmc_ecc_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^uint32_t exmc_ecc_get(uint32_t exmc_nand_bank)$/;"	f
exmc_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_flag_clear(uint32_t exmc_bank, uint32_t flag)$/;"	f
exmc_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^FlagStatus exmc_flag_get(uint32_t exmc_bank, uint32_t flag)$/;"	f
exmc_interrupt_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_interrupt_disable(uint32_t exmc_bank, uint32_t interrupt)$/;"	f
exmc_interrupt_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_interrupt_enable(uint32_t exmc_bank, uint32_t interrupt)$/;"	f
exmc_interrupt_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_interrupt_flag_clear(uint32_t exmc_bank, uint32_t interrupt)$/;"	f
exmc_interrupt_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^FlagStatus exmc_interrupt_flag_get(uint32_t exmc_bank, uint32_t interrupt)$/;"	f
exmc_nand_deinit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_nand_deinit(uint32_t exmc_nand_bank)$/;"	f
exmc_nand_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_nand_disable(uint32_t exmc_nand_bank)$/;"	f
exmc_nand_ecc_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_nand_ecc_config(uint32_t exmc_nand_bank, ControlStatus newvalue)$/;"	f
exmc_nand_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_nand_enable(uint32_t exmc_nand_bank)$/;"	f
exmc_nand_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_nand_init(exmc_nand_parameter_struct *exmc_nand_init_struct)$/;"	f
exmc_nand_parameter_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^}exmc_nand_parameter_struct;$/;"	t	typeref:struct:__anon75
exmc_nand_pccard_timing_parameter_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^}exmc_nand_pccard_timing_parameter_struct;$/;"	t	typeref:struct:__anon74
exmc_nand_struct_para_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_nand_struct_para_init(exmc_nand_parameter_struct *exmc_nand_init_struct)$/;"	f
exmc_norsram_consecutive_clock_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_norsram_consecutive_clock_config(uint32_t clock_mode)$/;"	f
exmc_norsram_deinit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_norsram_deinit(uint32_t exmc_norsram_region)$/;"	f
exmc_norsram_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_norsram_disable(uint32_t exmc_norsram_region)$/;"	f
exmc_norsram_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_norsram_enable(uint32_t exmc_norsram_region)$/;"	f
exmc_norsram_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_norsram_init(exmc_norsram_parameter_struct *exmc_norsram_init_struct)$/;"	f
exmc_norsram_page_size_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_norsram_page_size_config(uint32_t exmc_norsram_region, uint32_t page_size)$/;"	f
exmc_norsram_parameter_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^}exmc_norsram_parameter_struct;$/;"	t	typeref:struct:__anon73
exmc_norsram_struct_para_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_norsram_struct_para_init(exmc_norsram_parameter_struct *exmc_norsram_init_struct)$/;"	f
exmc_norsram_timing_parameter_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^}exmc_norsram_timing_parameter_struct;$/;"	t	typeref:struct:__anon72
exmc_pccard_deinit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_pccard_deinit(void)$/;"	f
exmc_pccard_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_pccard_disable(void)$/;"	f
exmc_pccard_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_pccard_enable(void)$/;"	f
exmc_pccard_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_pccard_init(exmc_pccard_parameter_struct *exmc_pccard_init_struct)$/;"	f
exmc_pccard_parameter_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^}exmc_pccard_parameter_struct;$/;"	t	typeref:struct:__anon76
exmc_pccard_struct_para_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_pccard_struct_para_init(exmc_pccard_parameter_struct *exmc_pccard_init_struct)$/;"	f
exmc_sdram_autorefresh_number_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_sdram_autorefresh_number_set(uint32_t exmc_number)$/;"	f
exmc_sdram_bankstatus_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^uint32_t exmc_sdram_bankstatus_get(uint32_t exmc_sdram_device)$/;"	f
exmc_sdram_command_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_sdram_command_config(exmc_sdram_command_parameter_struct *exmc_sdram_command_init_struct)$/;"	f
exmc_sdram_command_parameter_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^}exmc_sdram_command_parameter_struct;$/;"	t	typeref:struct:__anon79
exmc_sdram_deinit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_sdram_deinit(uint32_t exmc_sdram_device)$/;"	f
exmc_sdram_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_sdram_init(exmc_sdram_parameter_struct *exmc_sdram_init_struct)$/;"	f
exmc_sdram_parameter_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^}exmc_sdram_parameter_struct;$/;"	t	typeref:struct:__anon78
exmc_sdram_readsample_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_sdram_readsample_config(uint32_t delay_cell, uint32_t extra_hclk)$/;"	f
exmc_sdram_readsample_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_sdram_readsample_enable(ControlStatus newvalue)$/;"	f
exmc_sdram_refresh_count_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_sdram_refresh_count_set(uint32_t exmc_count)$/;"	f
exmc_sdram_struct_command_para_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_sdram_struct_command_para_init(exmc_sdram_command_parameter_struct *exmc_sdram_command_init_struct)$/;"	f
exmc_sdram_struct_para_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_sdram_struct_para_init(exmc_sdram_parameter_struct *exmc_sdram_init_struct)$/;"	f
exmc_sdram_timing_parameter_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^}exmc_sdram_timing_parameter_struct;$/;"	t	typeref:struct:__anon77
exmc_sdram_write_protection_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_sdram_write_protection_config(uint32_t exmc_sdram_device, ControlStatus newvalue)$/;"	f
exmc_sqpipsram_deinit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_sqpipsram_deinit(void)$/;"	f
exmc_sqpipsram_high_id_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^uint32_t exmc_sqpipsram_high_id_get(void)$/;"	f
exmc_sqpipsram_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_sqpipsram_init(exmc_sqpipsram_parameter_struct *exmc_sqpipsram_init_struct)$/;"	f
exmc_sqpipsram_low_id_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^uint32_t exmc_sqpipsram_low_id_get(void)$/;"	f
exmc_sqpipsram_parameter_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^}exmc_sqpipsram_parameter_struct;$/;"	t	typeref:struct:__anon80
exmc_sqpipsram_read_command_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_sqpipsram_read_command_set(uint32_t read_command_mode, uint32_t read_wait_cycle, uint32_t read_command_code)$/;"	f
exmc_sqpipsram_read_id_command_send	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_sqpipsram_read_id_command_send(void)$/;"	f
exmc_sqpipsram_send_command_state_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^FlagStatus exmc_sqpipsram_send_command_state_get(uint32_t send_command_flag)$/;"	f
exmc_sqpipsram_struct_para_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_sqpipsram_struct_para_init(exmc_sqpipsram_parameter_struct *exmc_sqpipsram_init_struct)$/;"	f
exmc_sqpipsram_write_cmd_send	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_sqpipsram_write_cmd_send(void)$/;"	f
exmc_sqpipsram_write_command_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exmc.c	/^void exmc_sqpipsram_write_command_set(uint32_t write_command_mode, uint32_t write_wait_cycle, uint32_t write_command_code)$/;"	f
extended_mode	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t extended_mode;                                             \/*!< enable or disable the extended mode *\/$/;"	m	struct:__anon73
extended_status	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    uint32_t extended_status;                                                       \/*!< extended status *\/$/;"	m	struct:__anon70
exti_deinit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exti.c	/^void exti_deinit(void)$/;"	f
exti_event_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exti.c	/^void exti_event_disable(exti_line_enum linex)$/;"	f
exti_event_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exti.c	/^void exti_event_enable(exti_line_enum linex)$/;"	f
exti_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exti.c	/^void exti_flag_clear(exti_line_enum linex)$/;"	f
exti_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exti.c	/^FlagStatus exti_flag_get(exti_line_enum linex)$/;"	f
exti_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exti.c	/^void exti_init(exti_line_enum linex, \\$/;"	f
exti_interrupt_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exti.c	/^void exti_interrupt_disable(exti_line_enum linex)$/;"	f
exti_interrupt_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exti.c	/^void exti_interrupt_enable(exti_line_enum linex)$/;"	f
exti_interrupt_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exti.c	/^void exti_interrupt_flag_clear(exti_line_enum linex)$/;"	f
exti_interrupt_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exti.c	/^FlagStatus exti_interrupt_flag_get(exti_line_enum linex)$/;"	f
exti_line_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	/^} exti_line_enum;$/;"	t	typeref:enum:__anon81
exti_mode_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	/^} exti_mode_enum;$/;"	t	typeref:enum:__anon82
exti_software_interrupt_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exti.c	/^void exti_software_interrupt_disable(exti_line_enum linex)$/;"	f
exti_software_interrupt_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_exti.c	/^void exti_software_interrupt_enable(exti_line_enum linex)$/;"	f
exti_trig_type_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exti.h	/^} exti_trig_type_enum;$/;"	t	typeref:enum:__anon83
f_cal_pid	.\Template\bsp\PID\PID_base.h	/^    int16_t (*f_cal_pid)(struct _PID_TypeDef *pid, int16_t measure);   \/\/pid$/;"	m	struct:_PID_TypeDef
f_param_init	.\Template\bsp\PID\PID_base.h	/^    void (*f_param_init)(struct _PID_TypeDef *pid,  \/\/PID$/;"	m	struct:_PID_TypeDef
f_pid_reset	.\Template\bsp\PID\PID_base.h	/^    void (*f_pid_reset)(struct _PID_TypeDef *pid, int16_t kp, float ki, int16_t kd);		\/\/pid$/;"	m	struct:_PID_TypeDef
f_set_target	.\Template\bsp\PID\PID_base.h	/^    void (*f_set_target)(struct _PID_TypeDef *pid, int16_t target);   \/\/pid$/;"	m	struct:_PID_TypeDef
factor_asyn	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^    uint16_t factor_asyn;                                                       \/*!< RTC asynchronous prescaler value: 0x0 - 0x7F *\/$/;"	m	struct:__anon102
factor_syn	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^    uint16_t factor_syn;                                                        \/*!< RTC synchronous prescaler value: 0x0 - 0x7FFF *\/$/;"	m	struct:__anon102
feedback_freq	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t feedback_freq[3];$/;"	m	struct:__anon133
field	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    msc_bbb_cbw field;$/;"	m	union:__anon173
field	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    msc_bbb_csw field;$/;"	m	union:__anon174
file_length	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Include\usb_iap_core.h	/^    uint32_t file_length;$/;"	m	struct:__anon148
fill_bss_start	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\GCC\startup_gd32f4xx.s	/^fill_bss_start:$/;"	l
filter_bits	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    uint16_t filter_bits;                                               \/*!< filter scale *\/$/;"	m	struct:__anon40
filter_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    ControlStatus filter_enable;                                        \/*!< filter work or not *\/$/;"	m	struct:__anon40
filter_fifo_number	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    uint16_t filter_fifo_number;                                        \/*!< receive FIFO associated with the filter *\/$/;"	m	struct:__anon40
filter_list_high	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    uint16_t filter_list_high;                                          \/*!< filter list number high bits *\/$/;"	m	struct:__anon40
filter_list_low	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    uint16_t filter_list_low;                                           \/*!< filter list number low bits *\/$/;"	m	struct:__anon40
filter_mask_high	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    uint16_t filter_mask_high;                                          \/*!< filter mask number high bits *\/$/;"	m	struct:__anon40
filter_mask_low	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    uint16_t filter_mask_low;                                           \/*!< filter mask number low bits *\/$/;"	m	struct:__anon40
filter_mode	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    uint16_t filter_mode;                                               \/*!< filter mode, list or mask *\/$/;"	m	struct:__anon40
filter_number	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    uint16_t filter_number;                                             \/*!< filter number *\/$/;"	m	struct:__anon40
flag	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Include\usb_iap_core.h	/^    uint8_t flag;$/;"	m	struct:__anon148
flow_control	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    uint32_t flow_control;                                                          \/*!< flow control related parameters *\/$/;"	m	struct:__anon69
fmc_bank0_erase	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^fmc_state_enum fmc_bank0_erase(void)$/;"	f
fmc_bank1_erase	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^fmc_state_enum fmc_bank1_erase(void)$/;"	f
fmc_byte_program	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^fmc_state_enum fmc_byte_program(uint32_t address, uint8_t data)$/;"	f
fmc_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^void fmc_flag_clear(uint32_t fmc_flag)$/;"	f
fmc_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^FlagStatus fmc_flag_get(uint32_t fmc_flag)$/;"	f
fmc_halfword_program	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^fmc_state_enum fmc_halfword_program(uint32_t address, uint16_t data)$/;"	f
fmc_interrupt_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^void fmc_interrupt_disable(uint32_t fmc_int)$/;"	f
fmc_interrupt_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^void fmc_interrupt_enable(uint32_t fmc_int)$/;"	f
fmc_interrupt_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^void fmc_interrupt_flag_clear(uint32_t fmc_int_flag)$/;"	f
fmc_interrupt_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^FlagStatus fmc_interrupt_flag_get(uint32_t fmc_int_flag)$/;"	f
fmc_lock	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^void fmc_lock(void)$/;"	f
fmc_mass_erase	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^fmc_state_enum fmc_mass_erase(void)$/;"	f
fmc_page_erase	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^fmc_state_enum fmc_page_erase(uint32_t page_addr)$/;"	f
fmc_read_8bit_data	.\Template\app\main.c	/^void fmc_read_8bit_data(uint32_t address, uint16_t length, int8_t* data_8)$/;"	f
fmc_read_8bit_data	.\Template\bsp\flash_operate\bsp_flash_operate.c	/^void fmc_read_8bit_data(uint32_t address, uint16_t length, int8_t* data_8)$/;"	f
fmc_ready_wait	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^fmc_state_enum fmc_ready_wait(uint32_t timeout)$/;"	f
fmc_sector_erase	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^fmc_state_enum fmc_sector_erase(uint32_t fmc_sector)$/;"	f
fmc_sector_info_get	.\Template\app\main.c	/^fmc_sector_info_struct fmc_sector_info_get(uint32_t addr)$/;"	f
fmc_sector_info_get	.\Template\bsp\flash_operate\bsp_flash_operate.c	/^fmc_sector_info_struct fmc_sector_info_get(uint32_t addr)$/;"	f
fmc_sector_info_struct	.\Template\app\main.c	/^} fmc_sector_info_struct;$/;"	t	typeref:struct:__anon1	file:
fmc_sector_info_struct	.\Template\bsp\flash_operate\bsp_flash_operate.c	/^} fmc_sector_info_struct;$/;"	t	typeref:struct:__anon5	file:
fmc_state_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_fmc.h	/^} fmc_state_enum;$/;"	t	typeref:enum:__anon84
fmc_state_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^fmc_state_enum fmc_state_get(void)$/;"	f
fmc_unlock	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^void fmc_unlock(void)$/;"	f
fmc_word_program	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^fmc_state_enum fmc_word_program(uint32_t address, uint32_t data)$/;"	f
fmc_write_8bit_data	.\Template\app\main.c	/^void fmc_write_8bit_data(uint32_t address, uint16_t length, int8_t* data_8)$/;"	f
fmc_write_8bit_data	.\Template\bsp\flash_operate\bsp_flash_operate.c	/^void fmc_write_8bit_data(uint32_t address, uint16_t length, int8_t* data_8)$/;"	f
fmc_wscnt_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^void fmc_wscnt_set(uint32_t wscnt)$/;"	f
foreground_alpha_algorithm	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^    uint32_t foreground_alpha_algorithm;                  \/*!< foreground alpha value calculation algorithm *\/$/;"	m	struct:__anon89
foreground_lineoff	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^    uint32_t foreground_lineoff;                          \/*!< foreground line offset *\/$/;"	m	struct:__anon89
foreground_memaddr	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^    uint32_t foreground_memaddr;                          \/*!< foreground memory base address *\/$/;"	m	struct:__anon89
foreground_pf	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^    uint32_t foreground_pf;                               \/*!< foreground pixel format *\/$/;"	m	struct:__anon89
foreground_prealpha	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^    uint32_t foreground_prealpha;                         \/*!< foreground pre-defined alpha value *\/$/;"	m	struct:__anon89
foreground_preblue	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^    uint32_t foreground_preblue;                          \/*!< foreground pre-defined blue value *\/$/;"	m	struct:__anon89
foreground_pregreen	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^    uint32_t foreground_pregreen;                         \/*!< foreground pre-defined green value *\/$/;"	m	struct:__anon89
foreground_prered	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^    uint32_t foreground_prered;                           \/*!< foreground pre-defined red value *\/$/;"	m	struct:__anon89
forward_frame	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    uint32_t forward_frame;                                                         \/*!< frame forward related parameters *\/ $/;"	m	struct:__anon69
fputc	.\Template\bsp\uart\bsp_uart.c	/^int fputc(int ch, FILE *f)$/;"	f
frame_num	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t        frame_num;                                                   \/*!< number of frame *\/$/;"	m	struct:__anon158
frame_rate	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	/^    uint32_t frame_rate;                                             \/*!< frame capture rate *\/$/;"	m	struct:__anon45
frame_size	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	/^    uint32_t frame_size;                                                        \/*!< SPI frame size *\/$/;"	m	struct:__anon106
framesfilter_mode	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    uint32_t framesfilter_mode;                                                     \/*!< frame filter control related parameters *\/$/;"	m	struct:__anon69
fwdgt_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fwdgt.c	/^ErrStatus fwdgt_config(uint16_t reload_value, uint8_t prescaler_div)$/;"	f
fwdgt_counter_reload	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fwdgt.c	/^void fwdgt_counter_reload(void)$/;"	f
fwdgt_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fwdgt.c	/^void fwdgt_enable(void)$/;"	f
fwdgt_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fwdgt.c	/^FlagStatus fwdgt_flag_get(uint16_t flag)$/;"	f
fwdgt_prescaler_value_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fwdgt.c	/^ErrStatus fwdgt_prescaler_value_config(uint16_t prescaler_value)$/;"	f
fwdgt_reload_value_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fwdgt.c	/^ErrStatus fwdgt_reload_value_config(uint16_t reload_value)$/;"	f
fwdgt_write_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fwdgt.c	/^void fwdgt_write_disable(void)$/;"	f
fwdgt_write_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fwdgt.c	/^void fwdgt_write_enable(void)$/;"	f
g_pfnVectors	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\GCC\startup_gd32f4xx.s	/^g_pfnVectors:$/;"	l
g_port_status	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Source\printer_core.c	/^static uint8_t g_port_status = 0x18U;$/;"	v	file:
g_printer_data_buf	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Source\printer_core.c	/^uint8_t g_printer_data_buf[PRINTER_OUT_PACKET];$/;"	v
g_system_tick	.\Template\board\board.c	/^static __IO uint32_t g_system_tick = 0;$/;"	v	file:
get_encoder_currentCount	.\Template\bsp\moto\bsp_encoder.c	/^uint32_t get_encoder_currentCount(moto_num encoder)$/;"	f
get_encoder_speed	.\Template\bsp\moto\bsp_encoder.c	/^uint32_t get_encoder_speed(moto_num encoder)$/;"	f
get_fattime	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Source\usbh_msc_fatfs.c	/^DWORD get_fattime (void)$/;"	f
get_feedback_fs_rate	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_core.c	/^static void get_feedback_fs_rate(uint32_t rate, uint8_t *buf)$/;"	f	file:
get_soft_time_counter	.\Template\module\soft_timer\soft_timer.c	/^uint32_t get_soft_time_counter(soft_timer_type timer)$/;"	f
get_switch_value	.\Template\bsp\bsp_switch\bsp_switch.c	/^uint16_t get_switch_value(SWITCH_NUM num)$/;"	f
get_system_tick	.\Template\board\board.c	/^uint32_t get_system_tick(void)$/;"	f
gpio_af_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_gpio.c	/^void gpio_af_set(uint32_t gpio_periph, uint32_t alt_func_num, uint32_t pin)$/;"	f
gpio_bit_reset	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_gpio.c	/^void gpio_bit_reset(uint32_t gpio_periph, uint32_t pin)$/;"	f
gpio_bit_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_gpio.c	/^void gpio_bit_set(uint32_t gpio_periph, uint32_t pin)$/;"	f
gpio_bit_toggle	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_gpio.c	/^void gpio_bit_toggle(uint32_t gpio_periph, uint32_t pin)$/;"	f
gpio_bit_write	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_gpio.c	/^void gpio_bit_write(uint32_t gpio_periph, uint32_t pin, bit_status bit_value)$/;"	f
gpio_deinit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_gpio.c	/^void gpio_deinit(uint32_t gpio_periph)$/;"	f
gpio_input_bit_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_gpio.c	/^FlagStatus gpio_input_bit_get(uint32_t gpio_periph, uint32_t pin)$/;"	f
gpio_input_port_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_gpio.c	/^uint16_t gpio_input_port_get(uint32_t gpio_periph)$/;"	f
gpio_mode_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_gpio.c	/^void gpio_mode_set(uint32_t gpio_periph, uint32_t mode, uint32_t pull_up_down, uint32_t pin)$/;"	f
gpio_output_bit_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_gpio.c	/^FlagStatus gpio_output_bit_get(uint32_t gpio_periph, uint32_t pin)$/;"	f
gpio_output_options_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_gpio.c	/^void gpio_output_options_set(uint32_t gpio_periph, uint8_t otype, uint32_t speed, uint32_t pin)$/;"	f
gpio_output_port_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_gpio.c	/^uint16_t gpio_output_port_get(uint32_t gpio_periph)$/;"	f
gpio_pin_lock	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_gpio.c	/^void gpio_pin_lock(uint32_t gpio_periph, uint32_t pin)$/;"	f
gpio_port_toggle	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_gpio.c	/^void gpio_port_toggle(uint32_t gpio_periph)$/;"	f
gpio_port_write	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_gpio.c	/^void gpio_port_write(uint32_t gpio_periph, uint16_t data)$/;"	f
gr	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    usb_gr       *gr;                               \/*!< USBFS global registers *\/$/;"	m	struct:_usb_regs
halfduplex_param	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    uint32_t halfduplex_param;                                                      \/*!< halfduplex related parameters *\/            $/;"	m	struct:__anon69
handle	.\Template\bsp\uart\bsp_uart.c	/^    int handle;$/;"	m	struct:__FILE	file:
hashtable_high	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    uint32_t hashtable_high;                                                        \/*!< hash list high 32-bit related parameters *\/$/;"	m	struct:__anon69
hashtable_low	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    uint32_t hashtable_low;                                                         \/*!< hash list low 32-bit related parameters *\/$/;"	m	struct:__anon69
head	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^     uint16_t  head;$/;"	m	struct:__anon171
header	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    usb_desc_header header;           \/*!< descriptor header, including type and size *\/$/;"	m	struct:__anon122
header	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    usb_desc_header header;           \/*!< descriptor header, including type and size *\/$/;"	m	struct:__anon123
header	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    usb_desc_header header;           \/*!< descriptor header, including type and size *\/$/;"	m	struct:__anon124
header	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    usb_desc_header header;           \/*!< descriptor header, including type and size *\/$/;"	m	struct:__anon125
header	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    usb_desc_header header;           \/*!< descriptor header, including type and size *\/$/;"	m	struct:__anon126
header	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    usb_desc_header header;           \/*!< descriptor header, including type and size *\/$/;"	m	struct:__anon127
header	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    usb_desc_header header;           \/*!< descriptor header, including type and size *\/$/;"	m	struct:__anon128
header	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    usb_desc_header header;           \/*!< descriptor header, including type and size *\/$/;"	m	struct:__anon129
header	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    usb_desc_header header;           \/*!< descriptor header, including type and size *\/$/;"	m	struct:__anon130
header	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    usb_desc_header header;           \/*!< descriptor header, including type and size *\/$/;"	m	struct:__anon131
header	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    usb_desc_header header;               \/*!< descriptor header, including type and size *\/$/;"	m	struct:__anon139
header	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    usb_desc_header header;               \/*!< descriptor header, including type and size. *\/$/;"	m	struct:__anon198
header	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    usb_desc_header header;               \/*!< descriptor header, including type and size. *\/$/;"	m	struct:__anon199
header	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    usb_desc_header header;               \/*!< descriptor header, including type and size. *\/$/;"	m	struct:__anon200
header	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    usb_desc_header header;               \/*!< descriptor header, including type and size. *\/$/;"	m	struct:__anon201
header	.\Template\libraries\GD32F4xx_usb_library\ustd\class\hid\usb_hid.h	/^    usb_desc_header header;     \/*!< regular descriptor header containing the descriptor's type and length *\/$/;"	m	struct:__anon203
header	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    usb_desc_header header;               \/*!< descriptor header, including type and size *\/$/;"	m	struct:_usb_desc_config
header	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    usb_desc_header header;               \/*!< descriptor header, including type and size *\/$/;"	m	struct:_usb_desc_dev
header	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    usb_desc_header header;               \/*!< descriptor header, including type and size *\/$/;"	m	struct:_usb_desc_itf
header	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    usb_desc_header header;               \/*!< descriptor header, including type and size. *\/$/;"	m	struct:_usb_desc_LANGID
header	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    usb_desc_header header;               \/*!< descriptor header, including type and size. *\/$/;"	m	struct:_usb_desc_ep
header	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    usb_desc_header header;               \/*!< descriptor header, including type and size. *\/$/;"	m	struct:_usb_desc_str
header	.\Template\module\ringbuffer\circular_buffer.h	/^  uint16_t header;$/;"	m	struct:circ_buf
hid_ctlstate	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^} hid_ctlstate;$/;"	t	typeref:enum:__anon169
hid_data_in	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\standard_hid_core.c	/^static uint8_t hid_data_in (usb_dev *udev, uint8_t ep_num)$/;"	f	file:
hid_deinit	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\standard_hid_core.c	/^static uint8_t hid_deinit (usb_dev *udev, uint8_t config_index)$/;"	f	file:
hid_desc	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\standard_hid_core.c	/^usb_desc hid_desc = {$/;"	v
hid_desc	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^    usb_desc_hid         hid_desc;$/;"	m	struct:_hid_process
hid_epin	.\Template\libraries\GD32F4xx_usb_library\ustd\class\hid\usb_hid.h	/^    usb_desc_ep             hid_epin;$/;"	m	struct:__anon204
hid_epout	.\Template\libraries\GD32F4xx_usb_library\ustd\class\hid\usb_hid.h	/^    usb_desc_ep             hid_epout;$/;"	m	struct:__anon204
hid_fop_handler	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Include\custom_hid_core.h	/^} hid_fop_handler;$/;"	t	typeref:struct:__anon145
hid_fop_handler	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Include\standard_hid_core.h	/^} hid_fop_handler;$/;"	t	typeref:struct:__anon147
hid_init	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\standard_hid_core.c	/^static uint8_t hid_init (usb_dev *udev, uint8_t config_index)$/;"	f	file:
hid_itf	.\Template\libraries\GD32F4xx_usb_library\ustd\class\hid\usb_hid.h	/^    usb_desc_itf            hid_itf;$/;"	m	struct:__anon204
hid_itf_config	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Include\standard_hid_core.h	/^    void (*hid_itf_config) (void);$/;"	m	struct:__anon147
hid_itf_data_process	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Include\standard_hid_core.h	/^    void (*hid_itf_data_process) (usb_dev *udev);$/;"	m	struct:__anon147
hid_itfop_register	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\standard_hid_core.c	/^uint8_t hid_itfop_register (usb_dev *udev, hid_fop_handler *hid_fop)$/;"	f
hid_keybd_info	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_standard_hid.h	/^} hid_keybd_info;$/;"	t	typeref:struct:__anon172
hid_mouse_info	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_standard_hid.h	/^} hid_mouse_info;$/;"	t	typeref:struct:_hid_mouse_info
hid_report_send	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\standard_hid_core.c	/^uint8_t hid_report_send (usb_dev *udev, uint8_t *report, uint32_t len)$/;"	f
hid_req	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\standard_hid_core.c	/^static uint8_t hid_req (usb_dev *udev, usb_req *req)$/;"	f	file:
hid_state	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^} hid_state;$/;"	t	typeref:enum:__anon168
hid_type	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^} hid_type;$/;"	t	typeref:enum:__anon170
hid_vendor	.\Template\libraries\GD32F4xx_usb_library\ustd\class\hid\usb_hid.h	/^    usb_desc_hid            hid_vendor;$/;"	m	struct:__anon204
holdtime	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t holdtime;                                                  \/*!< configure the address hold time(or the data hold time for write operation) *\/$/;"	m	struct:__anon74
host	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    usb_host_drv         host;$/;"	m	struct:_usb_core_driver
hour	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^    uint8_t hour;                                                               \/*!< RTC hour value *\/$/;"	m	struct:__anon102
hr	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    usb_hr       *hr;                               \/*!< Host control and status registers *\/$/;"	m	struct:_usb_regs
hsync_polarity	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	/^    uint32_t hsync_polarity;                                         \/*!< horizontal polarity selection *\/$/;"	m	struct:__anon45
i2c_ack_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_ack_config(uint32_t i2c_periph, uint32_t ack)$/;"	f
i2c_ackpos_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_ackpos_config(uint32_t i2c_periph, uint32_t pos)$/;"	f
i2c_analog_noise_filter_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_analog_noise_filter_disable(uint32_t i2c_periph)$/;"	f
i2c_analog_noise_filter_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_analog_noise_filter_enable(uint32_t i2c_periph)$/;"	f
i2c_clock_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_clock_config(uint32_t i2c_periph, uint32_t clkspeed, uint32_t dutycyc)$/;"	f
i2c_data_receive	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^uint8_t i2c_data_receive(uint32_t i2c_periph)$/;"	f
i2c_data_transmit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_data_transmit(uint32_t i2c_periph, uint8_t data)$/;"	f
i2c_deinit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_deinit(uint32_t i2c_periph)$/;"	f
i2c_digital_filter_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^} i2c_digital_filter_enum;$/;"	t	typeref:enum:__anon88
i2c_digital_noise_filter_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_digital_noise_filter_config(uint32_t i2c_periph, i2c_digital_filter_enum dfilterpara)$/;"	f
i2c_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_disable(uint32_t i2c_periph)$/;"	f
i2c_dma_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_dma_config(uint32_t i2c_periph, uint32_t dmastate)$/;"	f
i2c_dma_last_transfer_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_dma_last_transfer_config(uint32_t i2c_periph, uint32_t dmalast)$/;"	f
i2c_dualaddr_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_dualaddr_disable(uint32_t i2c_periph)$/;"	f
i2c_dualaddr_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_dualaddr_enable(uint32_t i2c_periph, uint32_t addr)$/;"	f
i2c_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_enable(uint32_t i2c_periph)$/;"	f
i2c_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_flag_clear(uint32_t i2c_periph, i2c_flag_enum flag)$/;"	f
i2c_flag_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^} i2c_flag_enum;$/;"	t	typeref:enum:__anon85
i2c_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^FlagStatus i2c_flag_get(uint32_t i2c_periph, i2c_flag_enum flag)$/;"	f
i2c_interrupt_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_interrupt_disable(uint32_t i2c_periph, i2c_interrupt_enum interrupt)$/;"	f
i2c_interrupt_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_interrupt_enable(uint32_t i2c_periph, i2c_interrupt_enum interrupt)$/;"	f
i2c_interrupt_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^} i2c_interrupt_enum;$/;"	t	typeref:enum:__anon87
i2c_interrupt_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_interrupt_flag_clear(uint32_t i2c_periph, i2c_interrupt_flag_enum int_flag)$/;"	f
i2c_interrupt_flag_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_i2c.h	/^} i2c_interrupt_flag_enum;$/;"	t	typeref:enum:__anon86
i2c_interrupt_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^FlagStatus i2c_interrupt_flag_get(uint32_t i2c_periph, i2c_interrupt_flag_enum int_flag)$/;"	f
i2c_master_addressing	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_master_addressing(uint32_t i2c_periph, uint32_t addr, uint32_t trandirection)$/;"	f
i2c_mode_addr_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_mode_addr_config(uint32_t i2c_periph, uint32_t mode, uint32_t addformat, uint32_t addr)$/;"	f
i2c_pec_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_pec_config(uint32_t i2c_periph, uint32_t pecstate)$/;"	f
i2c_pec_transfer_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_pec_transfer_config(uint32_t i2c_periph, uint32_t pecpara)$/;"	f
i2c_pec_value_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^uint8_t i2c_pec_value_get(uint32_t i2c_periph)$/;"	f
i2c_sam_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_sam_disable(uint32_t i2c_periph)$/;"	f
i2c_sam_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_sam_enable(uint32_t i2c_periph)$/;"	f
i2c_sam_timeout_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_sam_timeout_disable(uint32_t i2c_periph)$/;"	f
i2c_sam_timeout_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_sam_timeout_enable(uint32_t i2c_periph)$/;"	f
i2c_slave_response_to_gcall_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_slave_response_to_gcall_config(uint32_t i2c_periph, uint32_t gcallpara)$/;"	f
i2c_smbus_alert_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_smbus_alert_config(uint32_t i2c_periph, uint32_t smbuspara)$/;"	f
i2c_smbus_arp_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_smbus_arp_config(uint32_t i2c_periph, uint32_t arpstate)$/;"	f
i2c_smbus_type_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_smbus_type_config(uint32_t i2c_periph, uint32_t type)$/;"	f
i2c_software_reset_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_software_reset_config(uint32_t i2c_periph, uint32_t sreset)$/;"	f
i2c_start_on_bus	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_start_on_bus(uint32_t i2c_periph)$/;"	f
i2c_stop_on_bus	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_stop_on_bus(uint32_t i2c_periph)$/;"	f
i2c_stretch_scl_low_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_i2c.c	/^void i2c_stretch_scl_low_config(uint32_t i2c_periph, uint32_t stretchpara)$/;"	f
i2s_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void i2s_disable(uint32_t spi_periph)$/;"	f
i2s_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void i2s_enable(uint32_t spi_periph)$/;"	f
i2s_full_duplex_mode_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void i2s_full_duplex_mode_config(uint32_t i2s_add_periph, uint32_t i2s_mode, uint32_t i2s_standard,$/;"	f
i2s_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void i2s_init(uint32_t spi_periph, uint32_t i2s_mode, uint32_t i2s_standard, uint32_t i2s_ckpl)$/;"	f
i2s_psc_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void i2s_psc_config(uint32_t spi_periph, uint32_t i2s_audiosample, uint32_t i2s_frameformat, uint32_t i2s_mckout)$/;"	f
iChannelNames	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  iChannelNames;           \/*!< index of a string descriptor *\/$/;"	m	struct:__anon124
iConfiguration	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint8_t  iConfiguration;              \/*!< index of a string descriptor describing the configuration *\/$/;"	m	struct:_usb_desc_config
iFeature	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  iFeature;                \/*!< index of a string descriptor *\/$/;"	m	struct:__anon126
iFeature	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  iFeature;                \/*!< index of a string descriptor *\/$/;"	m	struct:__anon127
iInterface	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint8_t iInterface;                   \/*!< index of the string descriptor describing the interface *\/$/;"	m	struct:_usb_desc_itf
iManufacturer	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint8_t  iManufacturer;               \/*!< string index for the manufacturer's name *\/$/;"	m	struct:_usb_desc_dev
iProduct	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint8_t  iProduct;                    \/*!< string index for the product name\/details *\/$/;"	m	struct:_usb_desc_dev
iSerialNumber	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint8_t  iSerialNumber;               \/*!< string index for the product's globally unique hexadecimal serial number *\/$/;"	m	struct:_usb_desc_dev
iString	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    uint8_t iString;$/;"	m	struct:__anon141
iTerminal	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  iTerminal;               \/*!< index of a string descriptor *\/$/;"	m	struct:__anon124
iTerminal	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  iTerminal;               \/*!< index of a string descriptor *\/$/;"	m	struct:__anon125
iap_address_send	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Source\usb_iap_core.c	/^static void iap_address_send(usb_dev *udev)$/;"	f	file:
iap_class	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Source\usb_iap_core.c	/^usb_class_core iap_class = {$/;"	v
iap_data_out	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Source\usb_iap_core.c	/^static uint8_t iap_data_out (usb_dev *udev ,uint8_t ep_num)$/;"	f	file:
iap_deinit	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Source\usb_iap_core.c	/^static uint8_t iap_deinit (usb_dev *udev, uint8_t config_index)$/;"	f	file:
iap_desc	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Source\usb_iap_core.c	/^usb_desc iap_desc = {$/;"	v
iap_init	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Source\usb_iap_core.c	/^static uint8_t iap_init (usb_dev *udev, uint8_t config_index)$/;"	f	file:
iap_report_send	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Source\usb_iap_core.c	/^uint8_t iap_report_send (usb_dev *udev, uint8_t *report, uint32_t len)$/;"	f
iap_req_dnload	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Source\usb_iap_core.c	/^static void iap_req_dnload(usb_dev *udev)$/;"	f	file:
iap_req_erase	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Source\usb_iap_core.c	/^static void iap_req_erase(usb_dev *udev)$/;"	f	file:
iap_req_handler	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Source\usb_iap_core.c	/^static uint8_t iap_req_handler (usb_dev *udev, usb_req *req)$/;"	f	file:
iap_req_leave	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Source\usb_iap_core.c	/^static void iap_req_leave(usb_dev *udev)$/;"	f	file:
iap_req_optionbyte	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Source\usb_iap_core.c	/^static void iap_req_optionbyte(usb_dev *udev, uint8_t option_num)$/;"	f	file:
icfilter	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	/^    uint16_t icfilter;                          \/*!< channel input capture filter control *\/$/;"	m	struct:__anon110
icpolarity	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	/^    uint16_t icpolarity;                        \/*!< channel input polarity *\/$/;"	m	struct:__anon110
icprescaler	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	/^    uint16_t icprescaler;                       \/*!< channel input capture prescaler *\/$/;"	m	struct:__anon110
icselection	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	/^    uint16_t icselection;                       \/*!< channel input mode selection *\/$/;"	m	struct:__anon110
id	.\Template\bsp\PID\PID_base.h	/^    PID_ID id;$/;"	m	struct:_PID_TypeDef
idProduct	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint16_t idProduct;                   \/*!< unique product ID for the USB product *\/$/;"	m	struct:_usb_desc_dev
idVendor	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint16_t idVendor;                    \/*!< vendor ID for the USB product *\/$/;"	m	struct:_usb_desc_dev
id_length	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t id_length;                                                 \/*!< SPI PSRAM ID length *\/$/;"	m	struct:__anon80
ideloffstate	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	/^    uint16_t ideloffstate;                      \/*!< idle mode off-state *\/$/;"	m	struct:__anon108
idle	.\Template\bsp\airsac\lin.h	/^	uint8_t idle;		\/\/,$/;"	m	struct:__anon3
idle_state	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Include\standard_hid_core.h	/^    uint32_t idle_state;$/;"	m	struct:__anon146
idlestate	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Include\custom_hid_core.h	/^    uint8_t idlestate;$/;"	m	struct:__anon144
idlestate	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Include\usb_iap_core.h	/^    uint32_t idlestate;$/;"	m	struct:__anon148
image_height	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^    uint32_t image_height;                                \/*!< height of the image to be processed *\/$/;"	m	struct:__anon91
image_width	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^    uint32_t image_width;                                 \/*!< width of the image to be processed *\/$/;"	m	struct:__anon91
immediate_buzzer_end_time	.\Template\module\buzzer\buzzer.c	/^static uint32_t immediate_buzzer_end_time = 0;$/;"	v	file:
in_used	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t              in_used;$/;"	m	struct:_usb_pipe
incomplete_isoc_in	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t  (*incomplete_isoc_in)    (usb_dev *udev);                          \/*!< Incomplete synchronization IN transfer handler *\/$/;"	m	struct:_usb_class_core
incomplete_isoc_out	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t  (*incomplete_isoc_out)   (usb_dev *udev);                          \/*!< Incomplete synchronization OUT transfer handler *\/$/;"	m	struct:_usb_class_core
init	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_out_itf.c	/^static uint8_t init (uint32_t audio_freq, uint32_t volume)$/;"	f	file:
init	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t  (*init)                  (usb_dev *udev, uint8_t config_index);    \/*!< initialize handler *\/$/;"	m	struct:_usb_class_core
init	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^    usbh_status          (*init)(usb_core_driver *udev, usbh_host *uhost);$/;"	m	struct:_hid_process
init	.\Template\module\ringbuffer\priv_malloc.h	/^	void (*init)(uint8_t);$/;"	m	struct:_m_mallco_dev
inquiry	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    scsi_std_inquiry_data   inquiry;$/;"	m	struct:__anon183
int_to_unicode	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_enum.c	/^void int_to_unicode (uint32_t value, uint8_t *pbuf, uint8_t len)$/;"	f
interface_format	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	/^    uint32_t interface_format;                                       \/*!< digital camera interface format *\/$/;"	m	struct:__anon45
interframegap	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    uint32_t interframegap;                                                         \/*!< inter frame gap related parameters *\/$/;"	m	struct:__anon69
internal_bank_number	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t internal_bank_number;                                      \/*!< the number of internal bank *\/$/;"	m	struct:__anon78
io_space_timing	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    exmc_nand_pccard_timing_parameter_struct*  io_space_timing;         \/*!< the timing parameters for PC card IO space *\/$/;"	m	struct:__anon76
iout	.\Template\bsp\PID\PID_base.h	/^    float iout;$/;"	m	struct:_PID_TypeDef
ipa_background_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ipa.c	/^void ipa_background_init(ipa_background_parameter_struct *background_struct)$/;"	f
ipa_background_lut_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ipa.c	/^void ipa_background_lut_init(uint8_t bg_lut_num, uint8_t bg_lut_pf, uint32_t bg_lut_addr)$/;"	f
ipa_background_lut_loading_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ipa.c	/^void ipa_background_lut_loading_enable(void)$/;"	f
ipa_background_parameter_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^} ipa_background_parameter_struct;$/;"	t	typeref:struct:__anon90
ipa_background_struct_para_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ipa.c	/^void ipa_background_struct_para_init(ipa_background_parameter_struct *background_struct)$/;"	f
ipa_deinit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ipa.c	/^void ipa_deinit(void)$/;"	f
ipa_destination_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ipa.c	/^void ipa_destination_init(ipa_destination_parameter_struct *destination_struct)$/;"	f
ipa_destination_parameter_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^} ipa_destination_parameter_struct;$/;"	t	typeref:struct:__anon91
ipa_destination_struct_para_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ipa.c	/^void ipa_destination_struct_para_init(ipa_destination_parameter_struct *destination_struct)$/;"	f
ipa_dpf_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^} ipa_dpf_enum;$/;"	t	typeref:enum:__anon92
ipa_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ipa.c	/^void ipa_flag_clear(uint32_t flag)$/;"	f
ipa_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ipa.c	/^FlagStatus ipa_flag_get(uint32_t flag)$/;"	f
ipa_foreground_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ipa.c	/^void ipa_foreground_init(ipa_foreground_parameter_struct *foreground_struct)$/;"	f
ipa_foreground_lut_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ipa.c	/^void ipa_foreground_lut_init(uint8_t fg_lut_num, uint8_t fg_lut_pf, uint32_t fg_lut_addr)$/;"	f
ipa_foreground_lut_loading_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ipa.c	/^void ipa_foreground_lut_loading_enable(void)$/;"	f
ipa_foreground_parameter_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_ipa.h	/^} ipa_foreground_parameter_struct;$/;"	t	typeref:struct:__anon89
ipa_foreground_struct_para_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ipa.c	/^void ipa_foreground_struct_para_init(ipa_foreground_parameter_struct *foreground_struct)$/;"	f
ipa_inter_timer_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ipa.c	/^void ipa_inter_timer_config(uint8_t timer_cfg)$/;"	f
ipa_interrupt_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ipa.c	/^void ipa_interrupt_disable(uint32_t int_flag)$/;"	f
ipa_interrupt_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ipa.c	/^void ipa_interrupt_enable(uint32_t int_flag)$/;"	f
ipa_interrupt_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ipa.c	/^void ipa_interrupt_flag_clear(uint32_t int_flag)$/;"	f
ipa_interrupt_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ipa.c	/^FlagStatus ipa_interrupt_flag_get(uint32_t int_flag)$/;"	f
ipa_interval_clock_num_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ipa.c	/^void ipa_interval_clock_num_config(uint8_t clk_num)$/;"	f
ipa_line_mark_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ipa.c	/^void ipa_line_mark_config(uint16_t line_num)$/;"	f
ipa_pixel_format_convert_mode_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ipa.c	/^void ipa_pixel_format_convert_mode_set(uint32_t pfcm)$/;"	f
ipa_transfer_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ipa.c	/^void ipa_transfer_enable(void)$/;"	f
ipa_transfer_hangup_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ipa.c	/^void ipa_transfer_hangup_disable(void)$/;"	f
ipa_transfer_hangup_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ipa.c	/^void ipa_transfer_hangup_enable(void)$/;"	f
ipa_transfer_stop_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ipa.c	/^void ipa_transfer_stop_disable(void)$/;"	f
ipa_transfer_stop_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_ipa.c	/^void ipa_transfer_stop_enable(void)$/;"	f
iref_deinit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_iref.c	/^void iref_deinit(void)$/;"	f
iref_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_iref.c	/^void iref_disable(void)$/;"	f
iref_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_iref.c	/^void iref_enable(void)$/;"	f
iref_mode_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_iref.c	/^void iref_mode_set(uint32_t step)$/;"	f
iref_precision_trim_value_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_iref.c	/^void iref_precision_trim_value_set(uint32_t precisiontrim)$/;"	f
iref_sink_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_iref.c	/^void iref_sink_set(uint32_t sinkmode)$/;"	f
iref_step_data_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_iref.c	/^void iref_step_data_config(uint32_t stepdata)$/;"	f
is_buzzer_beeping	.\Template\module\buzzer\buzzer.c	/^uint8_t is_buzzer_beeping(void) { return _is_buzzer_beeping; }$/;"	f
is_repeat	.\Template\module\soft_timer\soft_timer.h	/^    volatile uint8_t is_repeat;  \/\/ (1)$/;"	m	struct:__anon211
is_timeout	.\Template\module\soft_timer\soft_timer.h	/^    volatile uint8_t is_timeout; \/\/ $/;"	m	struct:__anon211
isoc_out_buff	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t  isoc_out_buff[TOTAL_OUT_BUF_SIZE];$/;"	m	struct:__anon133
isoc_out_rdptr	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t* isoc_out_rdptr;$/;"	m	struct:__anon133
isoc_out_wrptr	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t* isoc_out_wrptr;$/;"	m	struct:__anon133
itf_desc	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    usb_desc_itf itf_desc;$/;"	m	struct:_usb_desc_itf_set
itf_desc_set	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    usb_desc_itf_set  itf_desc_set[USBH_MAX_INTERFACES_NUM][USBH_MAX_ALT_SETTING];$/;"	m	struct:_usb_desc_cfg_set
kbd_codes	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Source\usbh_standard_hid.c	/^static const uint8_t kbd_codes[] = $/;"	v	file:
kbd_key	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Source\usbh_standard_hid.c	/^static const int8_t kbd_key[] = $/;"	v	file:
kbd_key	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Source\usbh_standard_hid.c	/^static const int8_t kbd_key[] = {$/;"	v	file:
kbd_key_shift	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Source\usbh_standard_hid.c	/^static const int8_t kbd_key_shift[] = {$/;"	v	file:
kd	.\Template\bsp\PID\PID_base.h	/^    int16_t kd;$/;"	m	struct:_PID_TypeDef
keybd_info	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Source\usbh_standard_hid.c	/^hid_keybd_info keybd_info;$/;"	v
keys	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_standard_hid.h	/^    uint8_t keys[6];$/;"	m	struct:__anon172
ki	.\Template\bsp\PID\PID_base.h	/^    float ki;$/;"	m	struct:_PID_TypeDef
kp	.\Template\bsp\PID\PID_base.h	/^    int16_t kp;$/;"	m	struct:_PID_TypeDef
lalt	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_standard_hid.h	/^    uint8_t lalt;$/;"	m	struct:__anon172
last_err	.\Template\bsp\PID\PID_base.h	/^    int16_t last_err;      		\/\/$/;"	m	struct:_PID_TypeDef
last_output	.\Template\bsp\PID\PID_base.h	/^    int16_t last_output;			\/\/$/;"	m	struct:_PID_TypeDef
layer_acf1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint32_t layer_acf1;                      \/*!< alpha calculation factor 1 of blending method *\/$/;"	m	struct:__anon112
layer_acf2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint32_t layer_acf2;                      \/*!< alpha calculation factor 2 of blending method *\/$/;"	m	struct:__anon112
layer_default_alpha	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint8_t  layer_default_alpha;             \/*!< the default color alpha *\/$/;"	m	struct:__anon112
layer_default_blue	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint8_t  layer_default_blue;              \/*!< the default color blue *\/$/;"	m	struct:__anon112
layer_default_green	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint8_t  layer_default_green;             \/*!< the default color green *\/$/;"	m	struct:__anon112
layer_default_red	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint8_t  layer_default_red;               \/*!< the default color red *\/$/;"	m	struct:__anon112
layer_frame_buf_stride_offset	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint16_t layer_frame_buf_stride_offset;   \/*!< frame buffer stride offset *\/$/;"	m	struct:__anon112
layer_frame_bufaddr	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint32_t layer_frame_bufaddr;             \/*!< frame buffer base address *\/$/;"	m	struct:__anon112
layer_frame_line_length	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint16_t layer_frame_line_length;         \/*!< frame line length *\/$/;"	m	struct:__anon112
layer_frame_total_line_number	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint16_t layer_frame_total_line_number;   \/*!< frame total line number *\/$/;"	m	struct:__anon112
layer_lut_channel_blue	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint8_t layer_lut_channel_blue;           \/*!< blue channel of a LUT entry *\/$/;"	m	struct:__anon113
layer_lut_channel_green	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint8_t layer_lut_channel_green;          \/*!< green channel of a LUT entry *\/$/;"	m	struct:__anon113
layer_lut_channel_red	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint8_t layer_lut_channel_red;            \/*!< red channel of a LUT entry *\/$/;"	m	struct:__anon113
layer_ppf	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint32_t layer_ppf;                       \/*!< packeted pixel format *\/$/;"	m	struct:__anon112
layer_sa	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint8_t  layer_sa;                        \/*!< specified alpha *\/$/;"	m	struct:__anon112
layer_table_addr	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint32_t layer_table_addr;                \/*!< look up table write address *\/$/;"	m	struct:__anon113
layer_window_bottompos	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint16_t layer_window_bottompos;          \/*!< window bottom position *\/$/;"	m	struct:__anon112
layer_window_leftpos	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint16_t layer_window_leftpos;            \/*!< window left position *\/$/;"	m	struct:__anon112
layer_window_rightpos	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint16_t layer_window_rightpos;           \/*!< window right position *\/$/;"	m	struct:__anon112
layer_window_toppos	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint16_t layer_window_toppos;             \/*!< window top position *\/$/;"	m	struct:__anon112
lctrl	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_standard_hid.h	/^    uint8_t lctrl;$/;"	m	struct:__anon172
led_type_def	.\Template\bsp\led\bsp_led.h	/^} led_type_def;$/;"	t	typeref:enum:__anon6
len	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^    uint16_t             len;$/;"	m	struct:_hid_process
lgui	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_standard_hid.h	/^    uint8_t lgui;$/;"	m	struct:__anon172
lin_break_send	.\Template\bsp\airsac\lin.c	/^static void lin_break_send()$/;"	f	file:
lin_checksum_calculate	.\Template\bsp\airsac\lin.c	/^uint8_t lin_checksum_calculate(uint8_t id, uint8_t* data, uint8_t data_len)$/;"	f
lin_data_transmit	.\Template\bsp\airsac\lin.c	/^void lin_data_transmit(uint8_t *data, uint8_t data_len)$/;"	f
lin_gpio_init	.\Template\bsp\airsac\lin.c	/^static void lin_gpio_init(void)$/;"	f	file:
lin_header_transmit	.\Template\bsp\airsac\lin.c	/^void lin_header_transmit(uint8_t pid)$/;"	f
lin_init	.\Template\bsp\airsac\lin.c	/^void lin_init(void)$/;"	f
lin_pack	.\Template\bsp\airsac\bsp_airsac.c	/^lin_pack_stu lin_pack = {0};$/;"	v
lin_pack_stu	.\Template\bsp\airsac\lin.h	/^}lin_pack_stu;$/;"	t	typeref:struct:__anon3
lin_periph_config	.\Template\bsp\airsac\lin.c	/^static void lin_periph_config()$/;"	f	file:
lin_pid_calculate	.\Template\bsp\airsac\lin.c	/^uint8_t lin_pid_calculate(uint8_t id)$/;"	f
lin_send_pack	.\Template\bsp\airsac\lin.c	/^void lin_send_pack(lin_pack_stu* lin_pack)$/;"	f
lin_sendbyte	.\Template\bsp\airsac\lin.c	/^static void lin_sendbyte(uint8_t ch)$/;"	f	file:
line_coding	.\Template\libraries\GD32F4xx_usb_library\device\class\cdc\Include\cdc_acm_core.h	/^    acm_line line_coding;$/;"	m	struct:__anon135
load_mode_register_delay	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t load_mode_register_delay;                                  \/*!< configure the load mode register delay *\/$/;"	m	struct:__anon77
location	.\Template\bsp\moto\moto_control.h	/^	uint32_t location;$/;"	m	struct:__anon9
lock	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^     uint8_t   lock;$/;"	m	struct:__anon171
lock_encoder_currentCount	.\Template\bsp\moto\bsp_encoder.c	/^void lock_encoder_currentCount(moto_num encoder)$/;"	f
lock_flag	.\Template\bsp\moto\bsp_encoder.c	/^uint8_t lock_flag = 0;\/\/$/;"	v
loop_copy_data	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\GCC\startup_gd32f4xx.s	/^loop_copy_data:$/;"	l
loop_fill_bss	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\GCC\startup_gd32f4xx.s	/^loop_fill_bss:$/;"	l
low_power	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t        low_power;                                                   \/*!< USB low power *\/$/;"	m	struct:__anon157
lpm_enable	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t        lpm_enable;                                                  \/*!< USB link power mode(LPM) *\/$/;"	m	struct:__anon157
lps	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Include\usb_iap_core.h	/^    uint16_t lps;           \/* last packet size *\/$/;"	m	struct:__anon148
lshift	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_standard_hid.h	/^    uint8_t lshift;$/;"	m	struct:__anon172
main	.\Template\app\main.c	/^int main(void)$/;"	f
mallco_dev	.\Template\module\ringbuffer\priv_malloc.c	/^struct _m_mallco_dev mallco_dev=$/;"	v	typeref:struct:_m_mallco_dev
manifest_state	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    uint8_t manifest_state;$/;"	m	struct:__anon141
max_len	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint16_t       max_len;                                                     \/*!< Maximum packet length *\/$/;"	m	struct:__anon158
max_len	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    uint8_t               max_len;$/;"	m	struct:_usbh_control
max_lun	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_bbb.h	/^    uint8_t max_lun;$/;"	m	struct:__anon149
max_lun	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    uint32_t        max_lun;$/;"	m	struct:_msc_process
measure	.\Template\bsp\PID\PID_base.h	/^    int16_t measure;					\/\/$/;"	m	struct:_PID_TypeDef
mem1base	.\Template\module\ringbuffer\priv_malloc.c	/^uint8_t mem1base[MEM1_MAX_SIZE];													\/\/SRAM$/;"	v
mem1mapbase	.\Template\module\ringbuffer\priv_malloc.c	/^uint16_t mem1mapbase[MEM1_ALLOC_TABLE_SIZE];$/;"	v
mem2base	.\Template\module\ringbuffer\priv_malloc.c	/^uint8_t mem2base[MEM2_MAX_SIZE];													\/\/SRAM$/;"	v
mem2mapbase	.\Template\module\ringbuffer\priv_malloc.c	/^uint16_t mem2mapbase[MEM2_ALLOC_TABLE_SIZE];$/;"	v
mem_block_len	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_mem.h	/^    uint32_t mem_block_len[MEM_LUN_NUM];$/;"	m	struct:__anon151
mem_block_size	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_mem.h	/^    uint32_t mem_block_size[MEM_LUN_NUM];$/;"	m	struct:__anon151
mem_checkaddr	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_mem.h	/^    uint8_t  (*mem_checkaddr) (uint32_t addr);$/;"	m	struct:_dfu_mem_prop
mem_deinit	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_mem.h	/^    uint8_t  (*mem_deinit)    (void);$/;"	m	struct:_dfu_mem_prop
mem_erase	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_mem.h	/^    uint8_t  (*mem_erase)     (uint32_t addr);$/;"	m	struct:_dfu_mem_prop
mem_init	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_mem.h	/^    uint8_t  (*mem_init)      (void);$/;"	m	struct:_dfu_mem_prop
mem_init	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_mem.h	/^    int8_t (*mem_init)         (uint8_t lun);$/;"	m	struct:__anon151
mem_inquiry_data	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_mem.h	/^    uint8_t *mem_inquiry_data[MEM_LUN_NUM];$/;"	m	struct:__anon151
mem_maxlun	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_mem.h	/^    int8_t (*mem_maxlun)       (void);$/;"	m	struct:__anon151
mem_protected	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_mem.h	/^    int8_t (*mem_protected)    (uint8_t lun);$/;"	m	struct:__anon151
mem_read	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_mem.h	/^    uint8_t* (*mem_read)      (uint8_t *buf, uint32_t addr, uint32_t len);$/;"	m	struct:_dfu_mem_prop
mem_read	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_mem.h	/^    int8_t (*mem_read)         (uint8_t lun, uint8_t *buf, uint32_t block_addr, uint16_t block_len);$/;"	m	struct:__anon151
mem_ready	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_mem.h	/^    int8_t (*mem_ready)        (uint8_t lun);$/;"	m	struct:__anon151
mem_status	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_mem.h	/^} mem_status;$/;"	t	typeref:enum:__anon142
mem_tab	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_mem.c	/^dfu_mem_prop* mem_tab[MAX_USED_MEMORY_MEDIA] = {$/;"	v
mem_toc_data	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_mem.h	/^    uint8_t *mem_toc_data;$/;"	m	struct:__anon151
mem_write	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_mem.h	/^    uint8_t  (*mem_write)     (uint8_t *buf, uint32_t addr, uint32_t len);$/;"	m	struct:_dfu_mem_prop
mem_write	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_mem.h	/^    int8_t (*mem_write)        (uint8_t lun, uint8_t *buf, uint32_t block_addr, uint16_t block_len);$/;"	m	struct:__anon151
membase	.\Template\module\ringbuffer\priv_malloc.h	/^	uint8_t  *membase[SRAMBANK];$/;"	m	struct:_m_mallco_dev
memblksize	.\Template\module\ringbuffer\priv_malloc.c	/^const uint32_t memblksize[SRAMBANK] = {MEM1_BLOCK_SIZE, MEM2_BLOCK_SIZE};						\/\/$/;"	v
memmap	.\Template\module\ringbuffer\priv_malloc.h	/^	uint16_t *memmap[SRAMBANK];$/;"	m	struct:_m_mallco_dev
memory0_addr	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    uint32_t memory0_addr;                          \/*!< memory 0 base address *\/$/;"	m	struct:__anon48
memory0_addr	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    uint32_t memory0_addr;                          \/*!< memory 0 base address *\/$/;"	m	struct:__anon49
memory_burst_width	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    uint32_t memory_burst_width;                    \/*!< multi data mode enable *\/$/;"	m	struct:__anon48
memory_inc	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    uint32_t memory_inc;                            \/*!< memory increasing mode *\/$/;"	m	struct:__anon48
memory_inc	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    uint32_t memory_inc;                            \/*!< memory increasing mode *\/$/;"	m	struct:__anon49
memory_type	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t memory_type;                                               \/*!< specifies the type of external memory *\/$/;"	m	struct:__anon73
memory_width	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    uint32_t memory_width;                          \/*!< transfer data size of memory *\/$/;"	m	struct:__anon48
memory_write	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t memory_write;                                              \/*!< enable or disable the write operation *\/$/;"	m	struct:__anon73
memrdy	.\Template\module\ringbuffer\priv_malloc.h	/^	uint8_t  memrdy[SRAMBANK];$/;"	m	struct:_m_mallco_dev
memsize	.\Template\module\ringbuffer\priv_malloc.c	/^const uint32_t memsize[SRAMBANK]={MEM1_MAX_SIZE, MEM2_MAX_SIZE};								\/\/$/;"	v
memtblsize	.\Template\module\ringbuffer\priv_malloc.c	/^const uint32_t memtblsize[SRAMBANK] = {MEM1_ALLOC_TABLE_SIZE, MEM2_ALLOC_TABLE_SIZE};			\/\/$/;"	v
mic_as_endpoint	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    usb_desc_AS_ep               mic_as_endpoint;$/;"	m	struct:__anon132
mic_as_itf	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    usb_desc_AS_itf              mic_as_itf;$/;"	m	struct:__anon132
mic_feature_unit	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    usb_desc_mono_feature_unit   mic_feature_unit;$/;"	m	struct:__anon132
mic_format_typeI	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    usb_desc_format_type         mic_format_typeI;$/;"	m	struct:__anon132
mic_in_terminal	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    usb_desc_input_terminal      mic_in_terminal;$/;"	m	struct:__anon132
mic_out_terminal	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    usb_desc_output_terminal     mic_out_terminal;$/;"	m	struct:__anon132
mic_std_as_itf_opera	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    usb_desc_itf                 mic_std_as_itf_opera;$/;"	m	struct:__anon132
mic_std_as_itf_zeroband	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    usb_desc_itf                 mic_std_as_itf_zeroband;$/;"	m	struct:__anon132
mic_std_endpoint	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    usb_desc_std_ep              mic_std_endpoint;$/;"	m	struct:__anon132
minute	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^    uint8_t minute;                                                             \/*!< RTC minute value: 0x0 - 0x59(BCD format) *\/$/;"	m	struct:__anon102
mirror	.\Template\module\ringbuffer\ringbuffer.h	/^    volatile uint16_t mirror;  \/**<  *\/$/;"	m	struct:__anon209
mode_register_content	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t mode_register_content;                                     \/*!< the SDRAM mode register content *\/$/;"	m	struct:__anon79
month	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^    uint8_t month;                                                              \/*!< RTC month value *\/$/;"	m	struct:__anon102
moto_PID_thread_run	.\Template\bsp\PID\PID_moto_control.c	/^void moto_PID_thread_run(void)$/;"	f
moto_dire_flag	.\Template\bsp\moto\bsp_moto.c	/^volatile uint8_t moto_dire_flag = 0x00;$/;"	v
moto_flag	.\Template\bsp\power\bsp_power_check.c	/^    int8_t moto_flag[4];$/;"	m	struct:__anon11	file:
moto_init	.\Template\bsp\moto\bsp_moto.c	/^void moto_init(uint16_t pre,uint16_t per)$/;"	f
moto_num	.\Template\bsp\moto\bsp_encoder.h	/^}moto_num;$/;"	t	typeref:enum:__anon7
moto_para	.\Template\bsp\moto\moto_control.c	/^moto_para_stu moto_para[MOTO_MAX_NUM];$/;"	v
moto_para_stu	.\Template\bsp\moto\moto_control.h	/^}moto_para_stu;$/;"	t	typeref:struct:__anon9
moto_pos_info	.\Template\bsp\power\bsp_power_check.c	/^    int16_t moto_pos_info[4];$/;"	m	struct:__anon11	file:
moto_thread_enable	.\Template\bsp\PID\PID_moto_control.c	/^uint8_t moto_thread_enable = 0;$/;"	v
motor_pid_2	.\Template\bsp\PID\PID_moto_control.c	/^PID_TypeDef motor_pid_2;$/;"	v
motor_pid_4	.\Template\bsp\PID\PID_moto_control.c	/^PID_TypeDef motor_pid_4;$/;"	v
mouse_info	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Source\usbh_standard_hid.c	/^hid_mouse_info mouse_info;$/;"	v
mps	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^        uint16_t         mps;$/;"	m	struct:_usb_pipe::__anon160
msc_bbb_abort	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_bbb.c	/^static void msc_bbb_abort (usb_core_driver *udev)$/;"	f	file:
msc_bbb_cbw	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_bbb.h	/^} msc_bbb_cbw;$/;"	t	typeref:struct:__anon205
msc_bbb_cbw_decode	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_bbb.c	/^static void msc_bbb_cbw_decode (usb_core_driver *udev)$/;"	f	file:
msc_bbb_clrfeature	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_bbb.c	/^void msc_bbb_clrfeature (usb_core_driver *udev, uint8_t ep_num)$/;"	f
msc_bbb_csw	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_bbb.h	/^} msc_bbb_csw;$/;"	t	typeref:struct:__anon206
msc_bbb_csw_send	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_bbb.c	/^void msc_bbb_csw_send (usb_core_driver *udev, uint8_t csw_status)$/;"	f
msc_bbb_data_in	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_bbb.c	/^void msc_bbb_data_in (usb_core_driver *udev, uint8_t ep_num)$/;"	f
msc_bbb_data_out	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_bbb.c	/^void msc_bbb_data_out (usb_core_driver *udev, uint8_t ep_num)$/;"	f
msc_bbb_data_send	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_bbb.c	/^static void msc_bbb_data_send (usb_core_driver *udev, uint8_t *buf, uint32_t len)$/;"	f	file:
msc_bbb_deinit	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_bbb.c	/^void msc_bbb_deinit (usb_core_driver *udev)$/;"	f
msc_bbb_init	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_bbb.c	/^void msc_bbb_init (usb_core_driver *udev)$/;"	f
msc_bbb_reset	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_bbb.c	/^void msc_bbb_reset (usb_core_driver *udev)$/;"	f
msc_bbb_state	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_bbb.h	/^enum msc_bbb_state {$/;"	g
msc_bbb_status	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_bbb.h	/^enum msc_bbb_status {$/;"	g
msc_capacity	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_scsi.h	/^    uint32_t msc_capacity;$/;"	m	struct:__anon186
msc_class	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_core.c	/^usb_class_core msc_class = $/;"	v
msc_core_deinit	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_core.c	/^static uint8_t msc_core_deinit (usb_dev *udev, uint8_t config_index)$/;"	f	file:
msc_core_in	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_core.c	/^static uint8_t msc_core_in (usb_dev *udev, uint8_t ep_num)$/;"	f	file:
msc_core_init	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_core.c	/^static uint8_t msc_core_init (usb_dev *udev, uint8_t config_index)$/;"	f	file:
msc_core_out	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_core.c	/^static uint8_t msc_core_out (usb_dev *udev, uint8_t ep_num)$/;"	f	file:
msc_core_req	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_core.c	/^static uint8_t msc_core_req (usb_dev *udev, usb_req *req)$/;"	f	file:
msc_csw_status	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_bbb.h	/^enum msc_csw_status {$/;"	g
msc_desc	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_core.c	/^usb_desc msc_desc = {$/;"	v
msc_epin	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_core.h	/^    usb_desc_ep             msc_epin;$/;"	m	struct:__anon150
msc_epout	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_core.h	/^    usb_desc_ep             msc_epout;$/;"	m	struct:__anon150
msc_error	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^} msc_error;$/;"	t	typeref:enum:__anon181
msc_itf	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_core.h	/^    usb_desc_itf            msc_itf;$/;"	m	struct:__anon150
msc_lun	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^} msc_lun;$/;"	t	typeref:struct:__anon183
msc_mode_sense10_data	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_scsi.c	/^const uint8_t msc_mode_sense10_data[] = $/;"	v
msc_mode_sense6_data	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_scsi.c	/^const uint8_t msc_mode_sense6_data[] = $/;"	v
msc_page00_inquiry_data	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_scsi.c	/^const uint8_t msc_page00_inquiry_data[] = $/;"	v
msc_page_len	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_scsi.h	/^    uint16_t msc_page_len;$/;"	m	struct:__anon186
msc_req_state	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^} msc_req_state;$/;"	t	typeref:enum:__anon182
msc_scsi_sense	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	/^} msc_scsi_sense;$/;"	t	typeref:struct:__anon207
msc_sense_key	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_scsi.h	/^    uint32_t msc_sense_key;$/;"	m	struct:__anon186
msc_state	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^} msc_state;$/;"	t	typeref:enum:__anon180
msc_write_protect	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_scsi.h	/^    uint8_t msc_write_protect;$/;"	m	struct:__anon186
my_mem_free	.\Template\module\ringbuffer\priv_malloc.c	/^uint8_t my_mem_free(uint8_t memx,uint32_t offset)$/;"	f
my_mem_init	.\Template\module\ringbuffer\priv_malloc.c	/^void my_mem_init(uint8_t memx)$/;"	f
my_mem_malloc	.\Template\module\ringbuffer\priv_malloc.c	/^uint32_t my_mem_malloc(uint8_t memx,uint32_t size)$/;"	f
my_mem_perused	.\Template\module\ringbuffer\priv_malloc.c	/^uint8_t my_mem_perused(uint8_t memx)$/;"	f
myfree	.\Template\module\ringbuffer\priv_malloc.c	/^void myfree(uint8_t memx,void *ptr)$/;"	f
mymalloc	.\Template\module\ringbuffer\priv_malloc.c	/^void *mymalloc(uint8_t memx,uint32_t size)$/;"	f
mymemcpy	.\Template\module\ringbuffer\priv_malloc.c	/^void mymemcpy(void *des,void *src,uint32_t n)$/;"	f
mymemset	.\Template\module\ringbuffer\priv_malloc.c	/^void mymemset(void *s,uint8_t c,uint32_t count)$/;"	f
myrealloc	.\Template\module\ringbuffer\priv_malloc.c	/^void *myrealloc(uint8_t memx,void *ptr,uint32_t size)$/;"	f
nPRIV	.\Template\libraries\CMSIS\core_cm4.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon19::__anon20
nand_bank	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t nand_bank;                                                 \/*!< select the bank of NAND *\/ $/;"	m	struct:__anon75
norsram_region	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t norsram_region;                                            \/*!< select the region of EXMC NOR\/SRAM bank *\/$/;"	m	struct:__anon73
nss	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	/^    uint32_t nss;                                                               \/*!< SPI nss control by handware or software *\/$/;"	m	struct:__anon106
num	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^        uint8_t          num;$/;"	m	struct:_usb_pipe::__anon160
num	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^        uint8_t num: 4;                                                         \/*!< the endpoint number.it can be from 0 to 6 *\/$/;"	m	struct:__anon158::__anon159
num_ep	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t        num_ep;                                                      \/*!< USB device endpoint numbers *\/$/;"	m	struct:__anon157
num_pipe	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t        num_pipe;                                                    \/*!< USB host channel numbers *\/$/;"	m	struct:__anon157
number	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    uint32_t number;                                \/*!< channel transfer number *\/$/;"	m	struct:__anon48
number	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    uint32_t number;                                \/*!< channel transfer number *\/$/;"	m	struct:__anon49
nvic_irq_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_misc.c	/^void nvic_irq_disable(uint8_t nvic_irq)$/;"	f
nvic_irq_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_misc.c	/^void nvic_irq_enable(uint8_t nvic_irq, uint8_t nvic_irq_pre_priority,$/;"	f
nvic_priority_group_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_misc.c	/^void nvic_priority_group_set(uint32_t nvic_prigroup)$/;"	f
nvic_vector_table_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_misc.c	/^void nvic_vector_table_set(uint32_t nvic_vict_tab, uint32_t offset)$/;"	f
nwait_config	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t nwait_config;                                              \/*!< NWAIT signal configuration *\/$/;"	m	struct:__anon73
nwait_polarity	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t nwait_polarity;                                            \/*!< specifies the polarity of NWAIT signal from memory *\/$/;"	m	struct:__anon73
nwait_signal	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t nwait_signal;                                              \/*!< enable or disable the NWAIT signal while in synchronous bust mode *\/$/;"	m	struct:__anon73
ob_boot_mode_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^void ob_boot_mode_config(uint32_t boot_mode)$/;"	f
ob_double_bank_select	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^void ob_double_bank_select(uint32_t double_bank)$/;"	f
ob_drp0_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^uint16_t ob_drp0_get(void)$/;"	f
ob_drp1_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^uint16_t ob_drp1_get(void)$/;"	f
ob_drp_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^void ob_drp_disable(void)$/;"	f
ob_drp_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^void ob_drp_enable(uint32_t ob_drp)$/;"	f
ob_erase	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^void ob_erase(void)$/;"	f
ob_lock	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^void ob_lock(void)$/;"	f
ob_security_protection_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^void ob_security_protection_config(uint8_t ob_spc)$/;"	f
ob_spc_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^FlagStatus ob_spc_get(void)$/;"	f
ob_start	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^void ob_start(void)$/;"	f
ob_unlock	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^void ob_unlock(void)$/;"	f
ob_user_bor_threshold	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^void ob_user_bor_threshold(uint32_t ob_bor_th)$/;"	f
ob_user_bor_threshold_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^uint8_t ob_user_bor_threshold_get(void)$/;"	f
ob_user_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^uint8_t ob_user_get(void)$/;"	f
ob_user_write	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^void ob_user_write(uint32_t ob_fwdgt, uint32_t ob_deepsleep, uint32_t ob_stdby)$/;"	f
ob_write_protection0_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^uint16_t ob_write_protection0_get(void)$/;"	f
ob_write_protection1_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^uint16_t ob_write_protection1_get(void)$/;"	f
ob_write_protection_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^ErrStatus ob_write_protection_disable(uint32_t ob_wp)$/;"	f
ob_write_protection_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_fmc.c	/^ErrStatus ob_write_protection_enable(uint32_t ob_wp)$/;"	f
ocidlestate	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	/^    uint16_t ocidlestate;                       \/*!< idle state of channel output *\/$/;"	m	struct:__anon109
ocnidlestate	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	/^    uint16_t ocnidlestate;                      \/*!< idle state of channel complementary output *\/$/;"	m	struct:__anon109
ocnpolarity	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	/^    uint16_t ocnpolarity;                       \/*!< channel complementary output polarity *\/$/;"	m	struct:__anon109
ocpolarity	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	/^    uint16_t ocpolarity;                        \/*!< channel output polarity *\/$/;"	m	struct:__anon109
off_time	.\Template\module\buzzer\buzzer.h	/^    uint32_t off_time;  \/\/ $/;"	m	struct:__anon208
on_time	.\Template\module\buzzer\buzzer.h	/^    uint32_t on_time;   \/\/ $/;"	m	struct:__anon208
option_byte	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Include\usb_iap_core.h	/^    uint8_t option_byte[IAP_IN_PACKET];$/;"	m	struct:__anon148
option_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    uint32_t option_enable;                                                         \/*!< select which function to configure *\/$/;"	m	struct:__anon69
other_speed_config_desc	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t *other_speed_config_desc;                                           \/*!< other speed configuration descriptor *\/$/;"	m	struct:_usb_desc
output	.\Template\bsp\PID\PID_base.h	/^    int16_t output;						\/\/$/;"	m	struct:_PID_TypeDef
outputautostate	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	/^    uint16_t outputautostate;                   \/*!< output automatic enable *\/$/;"	m	struct:__anon108
outputnstate	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	/^    uint16_t outputnstate;                      \/*!< channel complementary output state *\/$/;"	m	struct:__anon109
outputstate	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	/^    uint16_t outputstate;                       \/*!< channel output state *\/$/;"	m	struct:__anon109
packet_receive	.\Template\libraries\GD32F4xx_usb_library\device\class\cdc\Include\cdc_acm_core.h	/^    uint8_t packet_receive;$/;"	m	struct:__anon135
packet_sent	.\Template\libraries\GD32F4xx_usb_library\device\class\cdc\Include\cdc_acm_core.h	/^    uint8_t packet_sent;$/;"	m	struct:__anon135
pad	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^        uint8_t pad: 3;                                                         \/*!< padding between number and direction *\/$/;"	m	struct:__anon158::__anon159
page_count	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Include\usb_iap_core.h	/^    uint16_t page_count;$/;"	m	struct:__anon148
pbuf	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    uint8_t                *pbuf;$/;"	m	struct:__anon179
pdata	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    void              *pdata;                                                   \/*!< reserved data pointer *\/$/;"	m	struct:_usb_perp_dev
pdata	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^    uint8_t              *pdata;$/;"	m	struct:_hid_process
period	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	/^    uint32_t period;                            \/*!< period value *\/$/;"	m	struct:__anon107
periph_addr	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    uint32_t periph_addr;                           \/*!< peripheral base address *\/$/;"	m	struct:__anon48
periph_addr	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    uint32_t periph_addr;                           \/*!< peripheral base address *\/$/;"	m	struct:__anon49
periph_burst_width	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    uint32_t periph_burst_width;                    \/*!< multi data mode enable *\/$/;"	m	struct:__anon48
periph_config	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Include\custom_hid_core.h	/^    void (*periph_config[MAX_PERIPH_NUM])(void);$/;"	m	struct:__anon145
periph_inc	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    uint32_t periph_inc;                            \/*!< peripheral increasing mode *\/  $/;"	m	struct:__anon48
periph_inc	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    uint32_t periph_inc;                            \/*!< peripheral increasing mode *\/  $/;"	m	struct:__anon49
periph_memory_width	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    uint32_t periph_memory_width;                   \/*!< transfer data size of peripheral *\/$/;"	m	struct:__anon49
periph_width	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    uint32_t periph_width;                          \/*!< transfer data size of peripheral *\/$/;"	m	struct:__anon48
peripheral_qualifier	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_scsi.h	/^    uint8_t peripheral_qualifier;$/;"	m	struct:__anon185
perused	.\Template\module\ringbuffer\priv_malloc.h	/^	uint8_t  (*perused)(uint8_t);$/;"	m	struct:_m_mallco_dev
phy_itf	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t        phy_itf;                                                     \/*!< USB core PHY interface *\/$/;"	m	struct:__anon157
pid	.\Template\bsp\airsac\lin.h	/^	uint8_t pid;		\/\/ID$/;"	m	struct:__anon3
pid_calculate	.\Template\bsp\PID\pid_base.c	/^static int16_t pid_calculate(PID_TypeDef* pid, int16_t measure)\/\/, int16_t target)$/;"	f	file:
pid_init	.\Template\bsp\PID\pid_base.c	/^void pid_init(PID_TypeDef* pid)$/;"	f
pid_param_init	.\Template\bsp\PID\pid_base.c	/^static void pid_param_init($/;"	f	file:
pid_pitch	.\Template\bsp\PID\pid_base.c	/^PID_TypeDef pid_pitch,pid_pithch_speed,pid_roll,pid_roll_speed,pid_yaw_speed;$/;"	v
pid_pithch_speed	.\Template\bsp\PID\pid_base.c	/^PID_TypeDef pid_pitch,pid_pithch_speed,pid_roll,pid_roll_speed,pid_yaw_speed;$/;"	v
pid_reset	.\Template\bsp\PID\pid_base.c	/^static void pid_reset(PID_TypeDef * pid, int16_t kp, float ki, int16_t kd)$/;"	f	file:
pid_roll	.\Template\bsp\PID\pid_base.c	/^PID_TypeDef pid_pitch,pid_pithch_speed,pid_roll,pid_roll_speed,pid_yaw_speed;$/;"	v
pid_roll_speed	.\Template\bsp\PID\pid_base.c	/^PID_TypeDef pid_pitch,pid_pithch_speed,pid_roll,pid_roll_speed,pid_yaw_speed;$/;"	v
pid_set_target	.\Template\bsp\PID\pid_base.c	/^void pid_set_target(PID_TypeDef *pid, int16_t target)$/;"	f
pid_yaw_speed	.\Template\bsp\PID\pid_base.c	/^PID_TypeDef pid_pitch,pid_pithch_speed,pid_roll,pid_roll_speed,pid_yaw_speed;$/;"	v
pipe	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    usb_pipe                 pipe[USBFS_MAX_TX_FIFOS];$/;"	m	struct:_usb_host_drv
pipe_in	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^    uint8_t              pipe_in;$/;"	m	struct:_hid_process
pipe_in	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    uint8_t         pipe_in;$/;"	m	struct:_msc_process
pipe_in_num	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    uint8_t               pipe_in_num;$/;"	m	struct:_usbh_control
pipe_out	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^    uint8_t              pipe_out;$/;"	m	struct:_hid_process
pipe_out	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    uint8_t         pipe_out;$/;"	m	struct:_msc_process
pipe_out_num	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    uint8_t               pipe_out_num;$/;"	m	struct:_usbh_control
pipeline_read_delay	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t pipeline_read_delay;                                       \/*!< the delay for reading data after CAS latency in HCLK clock cycles *\/$/;"	m	struct:__anon78
play_flag	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    __IO uint8_t play_flag;$/;"	m	struct:__anon133
pm	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    usb_pm             pm;                                                      \/*!< power management *\/$/;"	m	struct:_usb_perp_dev
pmu_backup_ldo_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_pmu.c	/^void pmu_backup_ldo_config(uint32_t bkp_ldo)$/;"	f
pmu_backup_write_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_pmu.c	/^void pmu_backup_write_disable(void)$/;"	f
pmu_backup_write_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_pmu.c	/^void pmu_backup_write_enable(void)$/;"	f
pmu_deinit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_pmu.c	/^void pmu_deinit(void)$/;"	f
pmu_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_pmu.c	/^void pmu_flag_clear(uint32_t flag)$/;"	f
pmu_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_pmu.c	/^FlagStatus pmu_flag_get(uint32_t flag)$/;"	f
pmu_highdriver_mode_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_pmu.c	/^void pmu_highdriver_mode_disable(void)$/;"	f
pmu_highdriver_mode_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_pmu.c	/^void pmu_highdriver_mode_enable(void)$/;"	f
pmu_highdriver_switch_select	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_pmu.c	/^void pmu_highdriver_switch_select(uint32_t highdr_switch)$/;"	f
pmu_ldo_output_select	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_pmu.c	/^void pmu_ldo_output_select(uint32_t ldo_output)$/;"	f
pmu_lowdriver_mode_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_pmu.c	/^void pmu_lowdriver_mode_disable(void)$/;"	f
pmu_lowdriver_mode_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_pmu.c	/^void pmu_lowdriver_mode_enable(void)$/;"	f
pmu_lowpower_driver_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_pmu.c	/^void pmu_lowpower_driver_config(uint32_t mode)$/;"	f
pmu_lvd_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_pmu.c	/^void pmu_lvd_disable(void)$/;"	f
pmu_lvd_select	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_pmu.c	/^void pmu_lvd_select(uint32_t lvdt_n)$/;"	f
pmu_normalpower_driver_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_pmu.c	/^void pmu_normalpower_driver_config(uint32_t mode)$/;"	f
pmu_to_deepsleepmode	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_pmu.c	/^void pmu_to_deepsleepmode(uint32_t ldo, uint32_t lowdrive, uint8_t deepsleepmodecmd)$/;"	f
pmu_to_sleepmode	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_pmu.c	/^void pmu_to_sleepmode(uint8_t sleepmodecmd)$/;"	f
pmu_to_standbymode	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_pmu.c	/^void pmu_to_standbymode(void)$/;"	f
pmu_wakeup_pin_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_pmu.c	/^void pmu_wakeup_pin_disable(void)$/;"	f
pmu_wakeup_pin_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_pmu.c	/^void pmu_wakeup_pin_enable(void)$/;"	f
poll	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^    uint16_t             poll;$/;"	m	struct:_hid_process
port_enabled	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    __IO uint32_t            port_enabled;$/;"	m	struct:_usb_host_drv
pout	.\Template\bsp\PID\PID_base.h	/^    int16_t pout;$/;"	m	struct:_PID_TypeDef
power_check_handle	.\Template\bsp\power\bsp_power_check.c	/^void power_check_handle(void)$/;"	f
power_check_init	.\Template\bsp\power\bsp_power_check.c	/^void power_check_init(void)$/;"	f
power_load_thread	.\Template\bsp\power\bsp_power_check.c	/^void power_load_thread(void)$/;"	f
power_low	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t  power_low;                                                         \/*!< power low *\/$/;"	m	struct:_usb_pm
power_mode	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t  power_mode;                                                        \/*!< power mode *\/$/;"	m	struct:_usb_pm
power_save_t	.\Template\bsp\power\bsp_power_check.c	/^} power_save_t;$/;"	t	typeref:struct:__anon11	file:
power_save_thread	.\Template\bsp\power\bsp_power_check.c	/^void power_save_thread(void)$/;"	f
pp_status	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    __IO usb_pipe_staus  pp_status;$/;"	m	struct:_usb_pipe
pr	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^    usb_pr       *pr[15];                           \/*!< USB Host channel-x control register *\/$/;"	m	struct:_usb_regs
prescale	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	/^    uint32_t prescale;                                                          \/*!< SPI prescale factor *\/$/;"	m	struct:__anon106
prescaler	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    uint16_t prescaler;                                                 \/*!< baudrate prescaler *\/$/;"	m	struct:__anon37
prescaler	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	/^    uint16_t prescaler;                         \/*!< prescaler value *\/$/;"	m	struct:__anon107
prev_ready_state	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    usbh_status             prev_ready_state;$/;"	m	struct:__anon183
prev_req_state	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    msc_req_state   prev_req_state;$/;"	m	struct:_msc_process
prev_state	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    bbb_state               prev_state;$/;"	m	struct:__anon179
prev_transfer_complete	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Include\standard_hid_core.h	/^    __IO uint8_t prev_transfer_complete;$/;"	m	struct:__anon146
printer_deinit	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Source\printer_core.c	/^static uint8_t printer_deinit (usb_dev *udev, uint8_t config_index)$/;"	f	file:
printer_desc	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Source\printer_core.c	/^usb_desc printer_desc = {$/;"	v
printer_epin	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Include\printer_core.h	/^    usb_desc_ep             printer_epin;$/;"	m	struct:__anon152
printer_epout	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Include\printer_core.h	/^    usb_desc_ep             printer_epout;$/;"	m	struct:__anon152
printer_in	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Source\printer_core.c	/^static uint8_t printer_in (usb_dev *udev, uint8_t ep_num)$/;"	f	file:
printer_init	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Source\printer_core.c	/^static uint8_t printer_init (usb_dev *udev, uint8_t config_index)$/;"	f	file:
printer_itf	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Include\printer_core.h	/^    usb_desc_itf            printer_itf;$/;"	m	struct:__anon152
printer_out	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Source\printer_core.c	/^static uint8_t printer_out (usb_dev *udev, uint8_t ep_num)$/;"	f	file:
printer_req	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Source\printer_core.c	/^static uint8_t printer_req(usb_dev *udev, usb_req *req)$/;"	f	file:
priority	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    uint32_t priority;                              \/*!< channel priority level *\/$/;"	m	struct:__anon48
priority	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dma.h	/^    uint32_t priority;                              \/*!< channel priority level *\/$/;"	m	struct:__anon49
product_id	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_scsi.h	/^    uint8_t product_id[17];$/;"	m	struct:__anon185
protectmode	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	/^    uint16_t protectmode;                       \/*!< complementary register protect control *\/$/;"	m	struct:__anon108
protocol	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Include\custom_hid_core.h	/^    uint8_t protocol;$/;"	m	struct:__anon144
protocol	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Include\standard_hid_core.h	/^    uint32_t protocol;$/;"	m	struct:__anon146
protocol	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Include\usb_iap_core.h	/^    uint32_t protocol;$/;"	m	struct:__anon148
pstr_desc	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_mem.h	/^    const uint8_t* pstr_desc;$/;"	m	struct:_dfu_mem_prop
qualifier_desc	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t *qualifier_desc;                                                    \/*!< qualifier descriptor *\/$/;"	m	struct:_usb_desc
ralt	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_standard_hid.h	/^    uint8_t ralt;$/;"	m	struct:__anon172
rctrl	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_standard_hid.h	/^    uint8_t rctrl;$/;"	m	struct:__anon172
rcu_ahb_clock_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_ahb_clock_config(uint32_t ck_ahb)$/;"	f
rcu_all_reset_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_all_reset_flag_clear(void)$/;"	f
rcu_apb1_clock_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_apb1_clock_config(uint32_t ck_apb1)$/;"	f
rcu_apb2_clock_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_apb2_clock_config(uint32_t ck_apb2)$/;"	f
rcu_bkp_reset_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_bkp_reset_disable(void)$/;"	f
rcu_bkp_reset_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_bkp_reset_enable(void)$/;"	f
rcu_ck48m_clock_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_ck48m_clock_config(uint32_t ck48m_clock_source)$/;"	f
rcu_ckout0_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_ckout0_config(uint32_t ckout0_src, uint32_t ckout0_div)$/;"	f
rcu_ckout1_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_ckout1_config(uint32_t ckout1_src, uint32_t ckout1_div)$/;"	f
rcu_clock_freq_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^}rcu_clock_freq_enum;$/;"	t	typeref:enum:__anon101
rcu_clock_freq_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^uint32_t rcu_clock_freq_get(rcu_clock_freq_enum clock)$/;"	f
rcu_deepsleep_voltage_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_deepsleep_voltage_set(uint32_t dsvol)$/;"	f
rcu_deinit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_deinit(void)$/;"	f
rcu_flag_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^}rcu_flag_enum;$/;"	t	typeref:enum:__anon96
rcu_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^FlagStatus rcu_flag_get(rcu_flag_enum flag)$/;"	f
rcu_hxtal_clock_monitor_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_hxtal_clock_monitor_disable(void)$/;"	f
rcu_hxtal_clock_monitor_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_hxtal_clock_monitor_enable(void)$/;"	f
rcu_i2s_clock_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_i2s_clock_config(uint32_t i2s_clock_source)$/;"	f
rcu_int_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^}rcu_int_enum;$/;"	t	typeref:enum:__anon99
rcu_int_flag_clear_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^}rcu_int_flag_clear_enum;$/;"	t	typeref:enum:__anon98
rcu_int_flag_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^}rcu_int_flag_enum;$/;"	t	typeref:enum:__anon97
rcu_interrupt_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_interrupt_disable(rcu_int_enum interrupt)$/;"	f
rcu_interrupt_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_interrupt_enable(rcu_int_enum interrupt)$/;"	f
rcu_interrupt_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_interrupt_flag_clear(rcu_int_flag_clear_enum int_flag)$/;"	f
rcu_interrupt_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^FlagStatus rcu_interrupt_flag_get(rcu_int_flag_enum int_flag)$/;"	f
rcu_irc16m_adjust_value_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_irc16m_adjust_value_set(uint32_t irc16m_adjval)$/;"	f
rcu_lxtal_drive_capability_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_lxtal_drive_capability_config(uint32_t lxtal_dricap)$/;"	f
rcu_osci_bypass_mode_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_osci_bypass_mode_disable(rcu_osci_type_enum osci)$/;"	f
rcu_osci_bypass_mode_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_osci_bypass_mode_enable(rcu_osci_type_enum osci)$/;"	f
rcu_osci_off	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_osci_off(rcu_osci_type_enum osci)$/;"	f
rcu_osci_on	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_osci_on(rcu_osci_type_enum osci)$/;"	f
rcu_osci_stab_wait	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^ErrStatus rcu_osci_stab_wait(rcu_osci_type_enum osci)$/;"	f
rcu_osci_type_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^}rcu_osci_type_enum;$/;"	t	typeref:enum:__anon100
rcu_periph_clock_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_periph_clock_disable(rcu_periph_enum periph)$/;"	f
rcu_periph_clock_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_periph_clock_enable(rcu_periph_enum periph)$/;"	f
rcu_periph_clock_sleep_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_periph_clock_sleep_disable(rcu_periph_sleep_enum periph)$/;"	f
rcu_periph_clock_sleep_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_periph_clock_sleep_enable(rcu_periph_sleep_enum periph)$/;"	f
rcu_periph_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^}rcu_periph_enum;$/;"	t	typeref:enum:__anon93
rcu_periph_reset_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_periph_reset_disable(rcu_periph_reset_enum periph_reset)$/;"	f
rcu_periph_reset_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_periph_reset_enable(rcu_periph_reset_enum periph_reset)$/;"	f
rcu_periph_reset_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^}rcu_periph_reset_enum;$/;"	t	typeref:enum:__anon95
rcu_periph_sleep_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rcu.h	/^}rcu_periph_sleep_enum;$/;"	t	typeref:enum:__anon94
rcu_pll48m_clock_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_pll48m_clock_config(uint32_t pll48m_clock_source)$/;"	f
rcu_pll_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^ErrStatus rcu_pll_config(uint32_t pll_src, uint32_t pll_psc, uint32_t pll_n, uint32_t pll_p, uint32_t pll_q)$/;"	f
rcu_plli2s_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^ErrStatus rcu_plli2s_config(uint32_t plli2s_n, uint32_t plli2s_r)$/;"	f
rcu_pllsai_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^ErrStatus rcu_pllsai_config(uint32_t pllsai_n, uint32_t pllsai_p, uint32_t pllsai_r)$/;"	f
rcu_rtc_clock_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_rtc_clock_config(uint32_t rtc_clock_source)$/;"	f
rcu_rtc_div_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_rtc_div_config(uint32_t rtc_div)$/;"	f
rcu_spread_spectrum_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_spread_spectrum_config(uint32_t spread_spectrum_type, uint32_t modstep, uint32_t modcnt)$/;"	f
rcu_spread_spectrum_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_spread_spectrum_disable(void)$/;"	f
rcu_spread_spectrum_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_spread_spectrum_enable(void)$/;"	f
rcu_system_clock_source_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_system_clock_source_config(uint32_t ck_sys)$/;"	f
rcu_system_clock_source_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^uint32_t rcu_system_clock_source_get(void)$/;"	f
rcu_timer_clock_prescaler_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_timer_clock_prescaler_config(uint32_t timer_clock_prescaler)$/;"	f
rcu_tli_clock_div_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_tli_clock_div_config(uint32_t pllsai_r_div)$/;"	f
rcu_voltage_key_unlock	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rcu.c	/^void rcu_voltage_key_unlock(void)$/;"	f
read_index	.\Template\module\ringbuffer\ringbuffer.h	/^    volatile uint16_t read_index;  \/**<  *\/$/;"	m	struct:__anon209
read_write_timing	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    exmc_norsram_timing_parameter_struct* read_write_timing;            \/*!< timing parameters for read and write if the extendedmode is not used or the timing $/;"	m	struct:__anon73
rec_fifo_overwrite	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    ControlStatus rec_fifo_overwrite;                                   \/*!< receive FIFO overwrite mode *\/$/;"	m	struct:__anon37
receive_length	.\Template\libraries\GD32F4xx_usb_library\device\class\cdc\Include\cdc_acm_core.h	/^    uint32_t receive_length;$/;"	m	struct:__anon135
regs	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    usb_core_regs      regs;                                            \/*!< USB registers *\/$/;"	m	struct:_usb_core_driver
remain_len	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint32_t       remain_len;                                                  \/*!< remain packet length *\/$/;"	m	struct:__anon158
remote_wakeup_on	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t  remote_wakeup_on;                                                  \/*!< remote wakeup on *\/$/;"	m	struct:_usb_pm
removable_media	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_scsi.h	/^    uint8_t removable_media;$/;"	m	struct:__anon185
repetitioncounter	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	/^    uint8_t  repetitioncounter;                 \/*!< the counter repetition value *\/$/;"	m	struct:__anon107
reportID	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Include\custom_hid_core.h	/^    uint8_t reportID;$/;"	m	struct:__anon144
reportID	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Include\usb_iap_core.h	/^    uint8_t reportID;$/;"	m	struct:__anon148
report_buf	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Include\usb_iap_core.h	/^    uint8_t report_buf[IAP_OUT_PACKET + 1U];$/;"	m	struct:__anon148
req	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    usb_req    req;                                                             \/*!< USB standard device request *\/$/;"	m	struct:_usb_control
req	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    usb_req req;$/;"	m	union:_usb_setup
req_proc	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t  (*req_proc)              (usb_dev *udev, usb_req *req);            \/*!< device request handler *\/$/;"	m	struct:_usb_class_core
req_state	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    msc_req_state   req_state;$/;"	m	struct:_msc_process
reserved	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    uint32_t reserved;                                                              \/*!< reserved *\/$/;"	m	struct:__anon70
resync_jump_width	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    uint8_t resync_jump_width;                                          \/*!< CAN resynchronization jump width *\/$/;"	m	struct:__anon37
revision_id	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_scsi.h	/^    uint8_t revision_id[5];$/;"	m	struct:__anon185
rgui	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_standard_hid.h	/^    uint8_t rgui;$/;"	m	struct:__anon172
ring_buffer_available_read	.\Template\module\ringbuffer\ringbuffer.c	/^uint16_t ring_buffer_available_read(const ring_buffer_t *rb)$/;"	f
ring_buffer_init	.\Template\module\ringbuffer\ringbuffer.c	/^void ring_buffer_init(ring_buffer_t *rb, uint8_t *buffer, uint16_t size)$/;"	f
ring_buffer_read	.\Template\module\ringbuffer\ringbuffer.c	/^uint16_t ring_buffer_read(ring_buffer_t *rb, uint8_t *buffer, uint16_t size)$/;"	f
ring_buffer_reset	.\Template\module\ringbuffer\ringbuffer.c	/^void ring_buffer_reset(ring_buffer_t *rb)$/;"	f
ring_buffer_t	.\Template\module\ringbuffer\ringbuffer.h	/^} ring_buffer_t;$/;"	t	typeref:struct:__anon209
ring_buffer_write	.\Template\module\ringbuffer\ringbuffer.c	/^uint16_t ring_buffer_write(ring_buffer_t *rb, const uint8_t *data,$/;"	f
row_address_select_delay	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t row_address_select_delay;                                  \/*!< configure the row address select delay *\/$/;"	m	struct:__anon77
row_address_width	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t row_address_width;                                         \/*!< the bit width of a row address *\/$/;"	m	struct:__anon78
row_precharge_delay	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t row_precharge_delay;                                       \/*!< configure the row precharge delay *\/$/;"	m	struct:__anon77
row_to_column_delay	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t row_to_column_delay;                                       \/*!< configure the row to column delay *\/$/;"	m	struct:__anon77
rshift	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_standard_hid.h	/^    uint8_t rshift;$/;"	m	struct:__anon172
rtc_alarm_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^void rtc_alarm_config(uint8_t rtc_alarm, rtc_alarm_struct *rtc_alarm_time)$/;"	f
rtc_alarm_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^ErrStatus rtc_alarm_disable(uint8_t rtc_alarm)$/;"	f
rtc_alarm_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^void rtc_alarm_enable(uint8_t rtc_alarm)$/;"	f
rtc_alarm_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^void rtc_alarm_get(uint8_t rtc_alarm, rtc_alarm_struct *rtc_alarm_time)$/;"	f
rtc_alarm_output_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^void rtc_alarm_output_config(uint32_t source, uint32_t mode)$/;"	f
rtc_alarm_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^}rtc_alarm_struct;$/;"	t	typeref:struct:__anon103
rtc_alarm_subsecond_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^void rtc_alarm_subsecond_config(uint8_t rtc_alarm, uint32_t mask_subsecond, uint32_t subsecond)$/;"	f
rtc_alarm_subsecond_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^uint32_t rtc_alarm_subsecond_get(uint8_t rtc_alarm)$/;"	f
rtc_bypass_shadow_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^void rtc_bypass_shadow_disable(void)$/;"	f
rtc_bypass_shadow_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^void rtc_bypass_shadow_enable(void)$/;"	f
rtc_calibration_output_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^void rtc_calibration_output_config(uint32_t source)$/;"	f
rtc_coarse_calibration_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^ErrStatus rtc_coarse_calibration_config(uint8_t direction, uint8_t step)$/;"	f
rtc_coarse_calibration_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^ErrStatus rtc_coarse_calibration_disable(void)$/;"	f
rtc_coarse_calibration_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^ErrStatus rtc_coarse_calibration_enable(void)$/;"	f
rtc_current_time_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^void rtc_current_time_get(rtc_parameter_struct *rtc_initpara_struct)$/;"	f
rtc_deinit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^ErrStatus rtc_deinit(void)$/;"	f
rtc_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^void rtc_flag_clear(uint32_t flag)$/;"	f
rtc_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^FlagStatus rtc_flag_get(uint32_t flag)$/;"	f
rtc_hour_adjust	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^void rtc_hour_adjust(uint32_t operation)$/;"	f
rtc_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^ErrStatus rtc_init(rtc_parameter_struct *rtc_initpara_struct)$/;"	f
rtc_init_mode_enter	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^ErrStatus rtc_init_mode_enter(void)$/;"	f
rtc_init_mode_exit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^void rtc_init_mode_exit(void)$/;"	f
rtc_interrupt_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^void rtc_interrupt_disable(uint32_t interrupt)$/;"	f
rtc_interrupt_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^void rtc_interrupt_enable(uint32_t interrupt)$/;"	f
rtc_parameter_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^}rtc_parameter_struct;$/;"	t	typeref:struct:__anon102
rtc_refclock_detection_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^ErrStatus rtc_refclock_detection_disable(void)$/;"	f
rtc_refclock_detection_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^ErrStatus rtc_refclock_detection_enable(void)$/;"	f
rtc_register_sync_wait	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^ErrStatus rtc_register_sync_wait(void)$/;"	f
rtc_second_adjust	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^ErrStatus rtc_second_adjust(uint32_t add, uint32_t minus)$/;"	f
rtc_smooth_calibration_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^ErrStatus rtc_smooth_calibration_config(uint32_t window, uint32_t plus, uint32_t minus)$/;"	f
rtc_subsecond_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^uint32_t rtc_subsecond_get(void)$/;"	f
rtc_tamper0_pin_map	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^void rtc_tamper0_pin_map(uint32_t rtc_af)$/;"	f
rtc_tamper_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^void rtc_tamper_disable(uint32_t source)$/;"	f
rtc_tamper_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^void rtc_tamper_enable(rtc_tamper_struct *rtc_tamper)$/;"	f
rtc_tamper_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^}rtc_tamper_struct; $/;"	t	typeref:struct:__anon105
rtc_timestamp_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^void rtc_timestamp_disable(void)$/;"	f
rtc_timestamp_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^void rtc_timestamp_enable(uint32_t edge)$/;"	f
rtc_timestamp_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^void rtc_timestamp_get(rtc_timestamp_struct *rtc_timestamp)$/;"	f
rtc_timestamp_pin_map	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^void rtc_timestamp_pin_map(uint32_t rtc_af)$/;"	f
rtc_timestamp_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^}rtc_timestamp_struct;$/;"	t	typeref:struct:__anon104
rtc_timestamp_subsecond_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^uint32_t rtc_timestamp_subsecond_get(void)$/;"	f
rtc_wakeup_clock_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^ErrStatus rtc_wakeup_clock_set(uint8_t wakeup_clock)$/;"	f
rtc_wakeup_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^ErrStatus rtc_wakeup_disable(void)$/;"	f
rtc_wakeup_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^void rtc_wakeup_enable(void)$/;"	f
rtc_wakeup_timer_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^uint16_t rtc_wakeup_timer_get(void)$/;"	f
rtc_wakeup_timer_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_rtc.c	/^ErrStatus rtc_wakeup_timer_set(uint16_t wakeup_timer)$/;"	f
runoffstate	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	/^    uint16_t runoffstate;                       \/*!< run mode off-state *\/$/;"	m	struct:__anon108
rw_lun	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    uint16_t        rw_lun;$/;"	m	struct:_msc_process
rx_buff	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^uint8_t rx_buff[ENET_RXBUF_NUM][ENET_RXBUF_SIZE] __attribute__((aligned(4)));             \/*!< ENET receive buffer *\/$/;"	v
rx_buff	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^uint8_t rx_buff[ENET_RXBUF_NUM][ENET_RXBUF_SIZE];           \/*!< ENET receive buffer *\/$/;"	v
rx_data	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    uint8_t rx_data[8];                                                 \/*!< receive data *\/$/;"	m	struct:__anon39
rx_dlen	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    uint8_t rx_dlen;                                                    \/*!< data length *\/$/;"	m	struct:__anon39
rx_efid	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    uint32_t rx_efid;                                                   \/*!< extended format frame identifier *\/$/;"	m	struct:__anon39
rx_ff	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    uint8_t rx_ff;                                                      \/*!< format of frame, standard or extended format *\/$/;"	m	struct:__anon39
rx_fi	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    uint8_t rx_fi;                                                      \/*!< filtering index *\/$/;"	m	struct:__anon39
rx_ft	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    uint8_t rx_ft;                                                      \/*!< type of frame, data or remote *\/$/;"	m	struct:__anon39
rx_sfid	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    uint32_t rx_sfid;                                                   \/*!< standard format frame identifier *\/$/;"	m	struct:__anon39
rxdesc_tab	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^enet_descriptors_struct  rxdesc_tab[ENET_RXBUF_NUM] __attribute__((aligned(4)));          \/*!< ENET RxDMA descriptor *\/$/;"	v
rxdesc_tab	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^enet_descriptors_struct  rxdesc_tab[ENET_RXBUF_NUM];        \/*!< ENET RxDMA descriptor *\/$/;"	v
sample_polarity	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t sample_polarity;                                           \/*!< read data sample polarity *\/$/;"	m	struct:__anon80
scsi_allow_medium_removal	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_scsi.c	/^static inline int8_t scsi_allow_medium_removal (usb_core_driver *udev, uint8_t lun, uint8_t *params)$/;"	f	file:
scsi_blk_addr	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_bbb.h	/^    uint32_t scsi_blk_addr;$/;"	m	struct:__anon149
scsi_blk_len	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_bbb.h	/^    uint32_t scsi_blk_len;$/;"	m	struct:__anon149
scsi_blk_nbr	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_bbb.h	/^    uint32_t scsi_blk_nbr[MEM_LUN_NUM];$/;"	m	struct:__anon149
scsi_blk_size	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_bbb.h	/^    uint32_t scsi_blk_size[MEM_LUN_NUM];$/;"	m	struct:__anon149
scsi_capacity	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_scsi.h	/^} scsi_capacity;$/;"	t	typeref:struct:__anon184
scsi_check_address_range	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_scsi.c	/^static inline int8_t scsi_check_address_range (usb_core_driver *udev, uint8_t lun, uint32_t blk_offset, uint16_t blk_nbr)$/;"	f	file:
scsi_disk_pop	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_bbb.h	/^    uint32_t scsi_disk_pop;$/;"	m	struct:__anon149
scsi_format_cmd	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_scsi.c	/^static inline int8_t scsi_format_cmd (usb_core_driver *udev, uint8_t lun)$/;"	f	file:
scsi_inquiry	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_scsi.c	/^static int8_t scsi_inquiry (usb_core_driver *udev, uint8_t lun, uint8_t *params)$/;"	f	file:
scsi_mode_select10	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_scsi.c	/^static int8_t scsi_mode_select10 (usb_core_driver *udev, uint8_t lun, uint8_t *params)$/;"	f	file:
scsi_mode_select6	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_scsi.c	/^static int8_t scsi_mode_select6 (usb_core_driver *udev, uint8_t lun, uint8_t *params)$/;"	f	file:
scsi_mode_sense10	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_scsi.c	/^static int8_t scsi_mode_sense10 (usb_core_driver *udev, uint8_t lun, uint8_t *params)$/;"	f	file:
scsi_mode_sense6	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_scsi.c	/^static int8_t scsi_mode_sense6 (usb_core_driver *udev, uint8_t lun, uint8_t *params)$/;"	f	file:
scsi_process_cmd	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_scsi.c	/^int8_t scsi_process_cmd(usb_core_driver *udev, uint8_t lun, uint8_t *params)$/;"	f
scsi_process_read	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_scsi.c	/^static int8_t scsi_process_read (usb_core_driver *udev, uint8_t lun)$/;"	f	file:
scsi_process_write	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_scsi.c	/^static int8_t scsi_process_write (usb_core_driver *udev, uint8_t lun)$/;"	f	file:
scsi_read10	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_scsi.c	/^static int8_t scsi_read10 (usb_core_driver *udev, uint8_t lun, uint8_t *params)$/;"	f	file:
scsi_read_capacity10	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_scsi.c	/^static int8_t scsi_read_capacity10 (usb_core_driver *udev, uint8_t lun, uint8_t *params)$/;"	f	file:
scsi_read_format_capacity	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_scsi.c	/^static int8_t scsi_read_format_capacity (usb_core_driver *udev, uint8_t lun, uint8_t *params)$/;"	f	file:
scsi_request_sense	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_scsi.c	/^static int8_t scsi_request_sense (usb_core_driver *udev, uint8_t lun, uint8_t *params)$/;"	f	file:
scsi_sense	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_bbb.h	/^    msc_scsi_sense scsi_sense[SENSE_LIST_DEEPTH];$/;"	m	struct:__anon149
scsi_sense_code	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_scsi.c	/^void scsi_sense_code (usb_core_driver *udev, uint8_t lun, uint8_t skey, uint8_t asc)$/;"	f
scsi_sense_head	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_bbb.h	/^    uint8_t scsi_sense_head;$/;"	m	struct:__anon149
scsi_sense_tail	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_bbb.h	/^    uint8_t scsi_sense_tail;$/;"	m	struct:__anon149
scsi_start_stop_unit	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_scsi.c	/^static inline int8_t scsi_start_stop_unit (usb_core_driver *udev, uint8_t lun, uint8_t *params)$/;"	f	file:
scsi_std_inquiry_data	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_scsi.h	/^} scsi_std_inquiry_data;$/;"	t	typeref:struct:__anon185
scsi_test_unit_ready	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_scsi.c	/^static int8_t scsi_test_unit_ready (usb_core_driver *udev, uint8_t lun, uint8_t *params)$/;"	f	file:
scsi_toc_cmd_read	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_scsi.c	/^static int8_t scsi_toc_cmd_read (usb_core_driver *udev, uint8_t lun, uint8_t *params)$/;"	f	file:
scsi_verify10	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_scsi.c	/^static int8_t scsi_verify10 (usb_core_driver *udev, uint8_t lun, uint8_t *params)$/;"	f	file:
scsi_write10	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_scsi.c	/^static int8_t scsi_write10 (usb_core_driver *udev, uint8_t lun, uint8_t *params)$/;"	f	file:
sdclock_config	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t sdclock_config;                                            \/*!< the SDCLK memory clock for both SDRAM banks *\/$/;"	m	struct:__anon78
sdio_bus_mode_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_bus_mode_set(uint32_t bus_mode)$/;"	f
sdio_ceata_command_completion_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_ceata_command_completion_disable(void)$/;"	f
sdio_ceata_command_completion_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_ceata_command_completion_enable(void)$/;"	f
sdio_ceata_command_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_ceata_command_disable(void)$/;"	f
sdio_ceata_command_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_ceata_command_enable(void)$/;"	f
sdio_ceata_interrupt_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_ceata_interrupt_disable(void)$/;"	f
sdio_ceata_interrupt_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_ceata_interrupt_enable(void)$/;"	f
sdio_clock_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_clock_config(uint32_t clock_edge, uint32_t clock_bypass, uint32_t clock_powersave, uint16_t clock_division)$/;"	f
sdio_clock_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_clock_disable(void)$/;"	f
sdio_clock_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_clock_enable(void)$/;"	f
sdio_command_index_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^uint8_t sdio_command_index_get(void)$/;"	f
sdio_command_response_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_command_response_config(uint32_t cmd_index, uint32_t cmd_argument, uint32_t response_type)$/;"	f
sdio_csm_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_csm_disable(void)$/;"	f
sdio_csm_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_csm_enable(void)$/;"	f
sdio_data_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_data_config(uint32_t data_timeout, uint32_t data_length, uint32_t data_blocksize)$/;"	f
sdio_data_counter_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^uint32_t sdio_data_counter_get(void)$/;"	f
sdio_data_read	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^uint32_t sdio_data_read(void)$/;"	f
sdio_data_transfer_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_data_transfer_config(uint32_t transfer_mode, uint32_t transfer_direction)$/;"	f
sdio_data_write	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_data_write(uint32_t data)$/;"	f
sdio_deinit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_deinit(void)$/;"	f
sdio_dma_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_dma_disable(void)$/;"	f
sdio_dma_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_dma_enable(void)$/;"	f
sdio_dsm_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_dsm_disable(void)$/;"	f
sdio_dsm_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_dsm_enable(void)$/;"	f
sdio_fifo_counter_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^uint32_t sdio_fifo_counter_get(void)$/;"	f
sdio_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_flag_clear(uint32_t flag)$/;"	f
sdio_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^FlagStatus sdio_flag_get(uint32_t flag)$/;"	f
sdio_hardware_clock_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_hardware_clock_disable(void)$/;"	f
sdio_hardware_clock_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_hardware_clock_enable(void)$/;"	f
sdio_interrupt_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_interrupt_disable(uint32_t int_flag)$/;"	f
sdio_interrupt_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_interrupt_enable(uint32_t int_flag)$/;"	f
sdio_interrupt_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_interrupt_flag_clear(uint32_t int_flag)$/;"	f
sdio_interrupt_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^FlagStatus sdio_interrupt_flag_get(uint32_t int_flag)$/;"	f
sdio_operation_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_operation_disable(void)$/;"	f
sdio_operation_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_operation_enable(void)$/;"	f
sdio_power_state_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^uint32_t sdio_power_state_get(void)$/;"	f
sdio_power_state_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_power_state_set(uint32_t power_state)$/;"	f
sdio_readwait_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_readwait_disable(void)$/;"	f
sdio_readwait_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_readwait_enable(void)$/;"	f
sdio_readwait_type_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_readwait_type_set(uint32_t readwait_type)$/;"	f
sdio_response_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^uint32_t sdio_response_get(uint32_t sdio_responsex)$/;"	f
sdio_stop_readwait_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_stop_readwait_disable(void)$/;"	f
sdio_stop_readwait_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_stop_readwait_enable(void)$/;"	f
sdio_suspend_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_suspend_disable(void)$/;"	f
sdio_suspend_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_suspend_enable(void)$/;"	f
sdio_wait_type_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_sdio.c	/^void sdio_wait_type_set(uint32_t wait_type)$/;"	f
sdram_device	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t sdram_device;                                              \/*!< device of SDRAM *\/$/;"	m	struct:__anon78
second	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    uint32_t second;                                                                \/*!< second of system time *\/$/;"	m	struct:__anon71
second	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^    uint8_t second;                                                             \/*!< RTC second value: 0x0 - 0x59(BCD format) *\/$/;"	m	struct:__anon102
sector_end_addr	.\Template\app\main.c	/^    uint32_t sector_end_addr;                                     \/*!< the end address of the sector *\/$/;"	m	struct:__anon1	file:
sector_end_addr	.\Template\bsp\flash_operate\bsp_flash_operate.c	/^    uint32_t sector_end_addr;                                     \/*!< the end address of the sector *\/$/;"	m	struct:__anon5	file:
sector_name	.\Template\app\main.c	/^    uint32_t sector_name;                                         \/*!< the name of the sector *\/$/;"	m	struct:__anon1	file:
sector_name	.\Template\bsp\flash_operate\bsp_flash_operate.c	/^    uint32_t sector_name;                                         \/*!< the name of the sector *\/$/;"	m	struct:__anon5	file:
sector_name_to_number	.\Template\app\main.c	/^uint32_t sector_name_to_number(uint32_t sector_name)$/;"	f
sector_name_to_number	.\Template\bsp\flash_operate\bsp_flash_operate.c	/^uint32_t sector_name_to_number(uint32_t sector_name)$/;"	f
sector_num	.\Template\app\main.c	/^    uint32_t sector_num;                                          \/*!< the number of the sector *\/$/;"	m	struct:__anon1	file:
sector_num	.\Template\bsp\flash_operate\bsp_flash_operate.c	/^    uint32_t sector_num;                                          \/*!< the number of the sector *\/$/;"	m	struct:__anon5	file:
sector_size	.\Template\app\main.c	/^    uint32_t sector_size;                                         \/*!< the size of the sector *\/$/;"	m	struct:__anon1	file:
sector_size	.\Template\bsp\flash_operate\bsp_flash_operate.c	/^    uint32_t sector_size;                                         \/*!< the size of the sector *\/$/;"	m	struct:__anon5	file:
sector_start_addr	.\Template\app\main.c	/^    uint32_t sector_start_addr;                                   \/*!< the start address of the sector *\/$/;"	m	struct:__anon1	file:
sector_start_addr	.\Template\bsp\flash_operate\bsp_flash_operate.c	/^    uint32_t sector_start_addr;                                   \/*!< the start address of the sector *\/$/;"	m	struct:__anon5	file:
sense	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    msc_scsi_sense          sense;$/;"	m	struct:__anon183
sense_state	.\Template\libraries\GD32F4xx_usb_library\ustd\class\msc\msc_scsi.h	/^enum sense_state {$/;"	g
serial_string_get	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_enum.c	/^void serial_string_get (uint16_t *unicode_str)$/;"	f
set_airsac_mode	.\Template\bsp\airsac\bsp_airsac.c	/^void set_airsac_mode(air_mode_enum mode)$/;"	f
set_encoder_currentCount	.\Template\bsp\moto\bsp_encoder.c	/^void set_encoder_currentCount(moto_num encoder, int16_t current_count)$/;"	f
set_intf	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t  (*set_intf)              (usb_dev *udev, usb_req *req);            \/*!< device set interface callback *\/$/;"	m	struct:_usb_class_core
set_moto_control	.\Template\bsp\moto\bsp_moto.c	/^void set_moto_control(MOTO_NUM moto_num, int16_t speed)$/;"	f
set_moto_stop	.\Template\bsp\PID\PID_moto_control.c	/^void set_moto_stop(MOTO_NUM moto_num)$/;"	f
set_moto_target	.\Template\bsp\PID\PID_moto_control.c	/^void set_moto_target(MOTO_NUM moto_num, int16_t pos_value)$/;"	f
set_moto_thread_status	.\Template\bsp\PID\PID_moto_control.c	/^void set_moto_thread_status(uint8_t enable)$/;"	f
setup	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    usb_setup             setup;$/;"	m	struct:_usbh_control
setuptime	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t setuptime;                                                 \/*!< configure the address setup time *\/$/;"	m	struct:__anon74
sign	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    uint32_t sign;                                                                  \/*!< sign of system time *\/$/;"	m	struct:__anon71
signalpolarity_de	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint32_t signalpolarity_de;               \/*!< data enable polarity selection *\/$/;"	m	struct:__anon111
signalpolarity_hs	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint32_t signalpolarity_hs;               \/*!< horizontal pulse polarity selection *\/$/;"	m	struct:__anon111
signalpolarity_pixelck	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint32_t signalpolarity_pixelck;          \/*!< pixel clock polarity selection *\/$/;"	m	struct:__anon111
signalpolarity_vs	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint32_t signalpolarity_vs;               \/*!< vertical pulse polarity selection *\/$/;"	m	struct:__anon111
size	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^     uint16_t  size;$/;"	m	struct:__anon171
size	.\Template\module\ringbuffer\circular_buffer.h	/^  uint16_t size;$/;"	m	struct:circ_buf
size	.\Template\module\ringbuffer\ringbuffer.h	/^    volatile uint16_t size;    \/**<  *\/$/;"	m	struct:__anon209
sof_enable	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t        sof_enable;                                                  \/*!< USB SOF output *\/$/;"	m	struct:__anon157
soft_timer_interrupt_disable	.\Template\module\soft_timer\soft_timer.c	/^static void soft_timer_interrupt_disable(void)$/;"	f	file:
soft_timer_interrupt_enable	.\Template\module\soft_timer\soft_timer.c	/^static void soft_timer_interrupt_enable(void)$/;"	f	file:
soft_timer_is_timeout	.\Template\module\soft_timer\soft_timer.c	/^uint8_t soft_timer_is_timeout(soft_timer_type timer)$/;"	f
soft_timer_repeat_init	.\Template\module\soft_timer\soft_timer.c	/^void soft_timer_repeat_init(soft_timer_type timer, uint32_t timeout)$/;"	f
soft_timer_reset	.\Template\module\soft_timer\soft_timer.c	/^void soft_timer_reset(soft_timer_type timer)$/;"	f
soft_timer_single_init	.\Template\module\soft_timer\soft_timer.c	/^void soft_timer_single_init(soft_timer_type timer, uint32_t timeout)$/;"	f
soft_timer_stop	.\Template\module\soft_timer\soft_timer.c	/^void soft_timer_stop(soft_timer_type timer)$/;"	f
soft_timer_tick	.\Template\module\soft_timer\soft_timer.c	/^void soft_timer_tick(void)$/;"	f
soft_timer_type	.\Template\module\soft_timer\soft_timer.h	/^} soft_timer_type;$/;"	t	typeref:enum:__anon210
software_timer	.\Template\module\soft_timer\soft_timer.h	/^} software_timer;$/;"	t	typeref:struct:__anon211
speak_as_endpoint	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    usb_desc_AS_ep              speak_as_endpoint;$/;"	m	struct:__anon132
speak_as_itf	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    usb_desc_AS_itf             speak_as_itf;$/;"	m	struct:__anon132
speak_feature_unit	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    usb_desc_mono_feature_unit    speak_feature_unit;$/;"	m	struct:__anon132
speak_feedback_endpoint	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    usb_desc_FeedBack_ep        speak_feedback_endpoint;$/;"	m	struct:__anon132
speak_format_typeI	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    usb_desc_format_type        speak_format_typeI;$/;"	m	struct:__anon132
speak_in_terminal	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    usb_desc_input_terminal       speak_in_terminal;$/;"	m	struct:__anon132
speak_out_terminal	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    usb_desc_output_terminal      speak_out_terminal;$/;"	m	struct:__anon132
speak_std_as_itf_opera	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    usb_desc_itf                speak_std_as_itf_opera;$/;"	m	struct:__anon132
speak_std_as_itf_zeroband	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    usb_desc_itf                speak_std_as_itf_zeroband;$/;"	m	struct:__anon132
speak_std_endpoint	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    usb_desc_std_ep             speak_std_endpoint;$/;"	m	struct:__anon132
speed	.\Template\bsp\moto\moto_control.h	/^	uint32_t speed;$/;"	m	struct:__anon9
speed	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    uint32_t                  speed;$/;"	m	struct:__anon193
spi_bidirectional_transfer_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void spi_bidirectional_transfer_config(uint32_t spi_periph, uint32_t transfer_direction)$/;"	f
spi_crc_error_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void spi_crc_error_clear(uint32_t spi_periph)$/;"	f
spi_crc_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^uint16_t spi_crc_get(uint32_t spi_periph, uint8_t spi_crc)$/;"	f
spi_crc_next	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void spi_crc_next(uint32_t spi_periph)$/;"	f
spi_crc_off	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void spi_crc_off(uint32_t spi_periph)$/;"	f
spi_crc_on	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void spi_crc_on(uint32_t spi_periph)$/;"	f
spi_crc_polynomial_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^uint16_t spi_crc_polynomial_get(uint32_t spi_periph)$/;"	f
spi_crc_polynomial_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void spi_crc_polynomial_set(uint32_t spi_periph, uint16_t crc_poly)$/;"	f
spi_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void spi_disable(uint32_t spi_periph)$/;"	f
spi_dma_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void spi_dma_disable(uint32_t spi_periph, uint8_t spi_dma)$/;"	f
spi_dma_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void spi_dma_enable(uint32_t spi_periph, uint8_t spi_dma)$/;"	f
spi_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void spi_enable(uint32_t spi_periph)$/;"	f
spi_i2s_data_frame_format_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void spi_i2s_data_frame_format_config(uint32_t spi_periph, uint16_t frame_format)$/;"	f
spi_i2s_data_receive	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^uint16_t spi_i2s_data_receive(uint32_t spi_periph)$/;"	f
spi_i2s_data_transmit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void spi_i2s_data_transmit(uint32_t spi_periph, uint16_t data)$/;"	f
spi_i2s_deinit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void spi_i2s_deinit(uint32_t spi_periph)$/;"	f
spi_i2s_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^FlagStatus spi_i2s_flag_get(uint32_t spi_periph, uint32_t flag)$/;"	f
spi_i2s_format_error_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void spi_i2s_format_error_clear(uint32_t spi_periph, uint32_t flag)$/;"	f
spi_i2s_interrupt_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void spi_i2s_interrupt_disable(uint32_t spi_periph, uint8_t interrupt)$/;"	f
spi_i2s_interrupt_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void spi_i2s_interrupt_enable(uint32_t spi_periph, uint8_t interrupt)$/;"	f
spi_i2s_interrupt_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^FlagStatus spi_i2s_interrupt_flag_get(uint32_t spi_periph, uint8_t interrupt)$/;"	f
spi_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void spi_init(uint32_t spi_periph, spi_parameter_struct *spi_struct)$/;"	f
spi_nss_internal_high	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void spi_nss_internal_high(uint32_t spi_periph)$/;"	f
spi_nss_internal_low	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void spi_nss_internal_low(uint32_t spi_periph)$/;"	f
spi_nss_output_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void spi_nss_output_disable(uint32_t spi_periph)$/;"	f
spi_nss_output_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void spi_nss_output_enable(uint32_t spi_periph)$/;"	f
spi_parameter_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	/^} spi_parameter_struct;$/;"	t	typeref:struct:__anon106
spi_quad_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void spi_quad_disable(uint32_t spi_periph)$/;"	f
spi_quad_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void spi_quad_enable(uint32_t spi_periph)$/;"	f
spi_quad_io23_output_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void spi_quad_io23_output_disable(uint32_t spi_periph)$/;"	f
spi_quad_io23_output_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void spi_quad_io23_output_enable(uint32_t spi_periph)$/;"	f
spi_quad_read_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void spi_quad_read_enable(uint32_t spi_periph)$/;"	f
spi_quad_write_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void spi_quad_write_enable(uint32_t spi_periph)$/;"	f
spi_struct_para_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void spi_struct_para_init(spi_parameter_struct *spi_struct)$/;"	f
spi_ti_mode_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void spi_ti_mode_disable(uint32_t spi_periph)$/;"	f
spi_ti_mode_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_spi.c	/^void spi_ti_mode_enable(uint32_t spi_periph)$/;"	f
standard_hid_handler	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Include\standard_hid_core.h	/^} standard_hid_handler;$/;"	t	typeref:struct:__anon146
startup_enter	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\GCC\startup_gd32f4xx.s	/^startup_enter:$/;"	l
state	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^    hid_state            state;$/;"	m	struct:_hid_process
state	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_standard_hid.h	/^    uint8_t state;$/;"	m	struct:__anon172
state	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^    bbb_state               state;$/;"	m	struct:__anon179
state	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    msc_state               state;$/;"	m	struct:__anon183
state	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    msc_state       state;$/;"	m	struct:_msc_process
state	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Source\usbh_msc_fatfs.c	/^static volatile DSTATUS state = STA_NOINIT; \/* disk status *\/$/;"	v	file:
state_changed	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    uint8_t                 state_changed;$/;"	m	struct:__anon183
status	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    uint32_t status;                                                                \/*!< status *\/$/;"	m	struct:__anon70
std_desc_get	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_enum.c	/^static uint8_t* (*std_desc_get[])(usb_core_driver *udev, uint8_t index, uint16_t *len) = {$/;"	v	file:
std_itf	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    usb_desc_itf                 std_itf;$/;"	m	struct:__anon132
store_forward_mode	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    uint32_t store_forward_mode;                                                    \/*!< store forward mode related parameters *\/$/;"	m	struct:__anon69
string_to_unicode	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_core.c	/^static void string_to_unicode (uint8_t *str, uint16_t *pbuf)$/;"	f	file:
strings	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    void* const *strings;                                                       \/*!< string descriptor *\/$/;"	m	struct:_usb_desc
subsecond	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    uint32_t subsecond;                                                             \/*!< subsecond of system time *\/$/;"	m	struct:__anon71
supp_ping	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    __IO uint8_t         supp_ping;$/;"	m	struct:_usb_pipe
suspend_flag	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    uint8_t                             suspend_flag;                       \/*!< host suspend flag *\/$/;"	m	struct:_usbh_host
switch_adc_init	.\Template\bsp\bsp_switch\bsp_switch.c	/^void switch_adc_init(void)$/;"	f
switch_bsp_init	.\Template\bsp\bsp_switch\bsp_switch.c	/^void switch_bsp_init(void)$/;"	f
switch_dma_adc_config	.\Template\bsp\bsp_switch\bsp_switch.c	/^void switch_dma_adc_config(void)$/;"	f
switch_dma_adc_init	.\Template\bsp\bsp_switch\bsp_switch.c	/^void switch_dma_adc_init(void)$/;"	f
switch_dma_config	.\Template\bsp\bsp_switch\bsp_switch.c	/^void switch_dma_config(void)$/;"	f
switch_dma_rcu_config	.\Template\bsp\bsp_switch\bsp_switch.c	/^void switch_dma_rcu_config(void)$/;"	f
switch_gpio_init	.\Template\bsp\bsp_switch\bsp_switch.c	/^void switch_gpio_init(void)$/;"	f
switch_thread_init	.\Template\bsp\bsp_switch\bsp_switch.c	/^void switch_thread_init()$/;"	f
switch_thread_run	.\Template\bsp\bsp_switch\bsp_switch.c	/^void switch_thread_run()$/;"	f
syn_clk_division	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t syn_clk_division;                                          \/*!< configure the clock divide ratio *\/$/;"	m	struct:__anon72
syn_data_latency	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t syn_data_latency;                                          \/*!< configure the data latency *\/$/;"	m	struct:__anon72
sync	.\Template\bsp\airsac\lin.h	/^	uint8_t sync;		\/\/,0x55;$/;"	m	struct:__anon3
synpsz_hpsz	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint16_t synpsz_hpsz;                     \/*!< size of the horizontal synchronous pulse *\/$/;"	m	struct:__anon111
synpsz_vpsz	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint16_t synpsz_vpsz;                     \/*!< size of the vertical synchronous pulse *\/$/;"	m	struct:__anon111
syscfg_bootmode_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_syscfg.c	/^void syscfg_bootmode_config(uint8_t syscfg_bootmode)$/;"	f
syscfg_compensation_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_syscfg.c	/^void syscfg_compensation_config(uint32_t syscfg_compensation)$/;"	f
syscfg_deinit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_syscfg.c	/^void syscfg_deinit(void)$/;"	f
syscfg_enet_phy_interface_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_syscfg.c	/^void syscfg_enet_phy_interface_config(uint32_t syscfg_enet_phy_interface)$/;"	f
syscfg_exmc_swap_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_syscfg.c	/^void syscfg_exmc_swap_config(uint32_t syscfg_exmc_swap)$/;"	f
syscfg_exti_line_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_syscfg.c	/^void syscfg_exti_line_config(uint8_t exti_port, uint8_t exti_pin)$/;"	f
syscfg_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_syscfg.c	/^FlagStatus syscfg_flag_get(void)$/;"	f
syscfg_fmc_swap_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_syscfg.c	/^void syscfg_fmc_swap_config(uint32_t syscfg_fmc_swap)$/;"	f
system_clock_120m_25m_hxtal	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	/^static void system_clock_120m_25m_hxtal(void)$/;"	f	file:
system_clock_120m_8m_hxtal	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	/^static void system_clock_120m_8m_hxtal(void)$/;"	f	file:
system_clock_120m_irc16m	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	/^static void system_clock_120m_irc16m(void)$/;"	f	file:
system_clock_168m_25m_hxtal	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	/^static void system_clock_168m_25m_hxtal(void)$/;"	f	file:
system_clock_168m_8m_hxtal	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	/^static void system_clock_168m_8m_hxtal(void)$/;"	f	file:
system_clock_168m_irc16m	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	/^static void system_clock_168m_irc16m(void)$/;"	f	file:
system_clock_16m_irc16m	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	/^static void system_clock_16m_irc16m(void)$/;"	f	file:
system_clock_200m_25m_hxtal	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	/^static void system_clock_200m_25m_hxtal(void)$/;"	f	file:
system_clock_200m_8m_hxtal	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	/^static void system_clock_200m_8m_hxtal(void)$/;"	f	file:
system_clock_200m_irc16m	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	/^static void system_clock_200m_irc16m(void)$/;"	f	file:
system_clock_240m_25m_hxtal	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	/^static void system_clock_240m_25m_hxtal(void)$/;"	f	file:
system_clock_240m_8m_hxtal	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	/^static void system_clock_240m_8m_hxtal(void)$/;"	f	file:
system_clock_240m_irc16m	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	/^static void system_clock_240m_irc16m(void)$/;"	f	file:
system_clock_config	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	/^static void system_clock_config(void)$/;"	f	file:
system_clock_hxtal	.\Template\libraries\CMSIS\GD\GD32F4xx\Source\system_gd32f4xx.c	/^static void system_clock_hxtal(void)$/;"	f	file:
system_lowpower_reset	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_misc.c	/^void system_lowpower_reset(uint8_t lowpower_mode)$/;"	f
system_lowpower_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_misc.c	/^void system_lowpower_set(uint8_t lowpower_mode)$/;"	f
systick_clksource_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_misc.c	/^void systick_clksource_set(uint32_t systick_clksource)$/;"	f
systick_config	.\Template\board\board.c	/^void systick_config(void)$/;"	f
tail	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^     uint16_t  tail;$/;"	m	struct:__anon171
tailer	.\Template\module\ringbuffer\circular_buffer.h	/^  uint16_t tailer;$/;"	m	struct:circ_buf
tamper_filter	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^    uint32_t tamper_filter;                                                     \/*!< RTC tamper consecutive samples needed during a voltage level detection *\/$/;"	m	struct:__anon105
tamper_precharge_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^    ControlStatus tamper_precharge_enable;                                      \/*!< RTC tamper precharge feature during a voltage level detection *\/$/;"	m	struct:__anon105
tamper_precharge_time	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^    uint32_t tamper_precharge_time;                                             \/*!< RTC tamper precharge duration if precharge feature is enabled *\/$/;"	m	struct:__anon105
tamper_sample_frequency	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^    uint32_t tamper_sample_frequency;                                           \/*!< RTC tamper sampling frequency during a voltage level detection *\/$/;"	m	struct:__anon105
tamper_source	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^    uint32_t tamper_source;                                                     \/*!< RTC tamper source *\/$/;"	m	struct:__anon105
tamper_trigger	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^    uint32_t tamper_trigger;                                                    \/*!< RTC tamper trigger *\/$/;"	m	struct:__anon105
tamper_with_timestamp	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^    ControlStatus tamper_with_timestamp;                                        \/*!< RTC tamper time-stamp feature *\/$/;"	m	struct:__anon105
target	.\Template\bsp\PID\PID_base.h	/^    int16_t target;							\/\/$/;"	m	struct:_PID_TypeDef
test_buffer	.\Template\bsp\uart\bsp_uart.c	/^uint8_t test_buffer[30] = {0};$/;"	v
time_ms	.\Template\app\main.c	/^uint64_t time_ms = 0;$/;"	v
time_segment_1	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    uint8_t time_segment_1;                                             \/*!< time segment 1 *\/$/;"	m	struct:__anon37
time_segment_2	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    uint8_t time_segment_2;                                             \/*!< time segment 2 *\/$/;"	m	struct:__anon37
time_triggered	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    ControlStatus time_triggered;                                       \/*!< time triggered communication mode *\/$/;"	m	struct:__anon37
timeout	.\Template\module\soft_timer\soft_timer.h	/^    volatile uint32_t timeout;   \/\/ $/;"	m	struct:__anon211
timer	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^    __IO uint32_t        timer;$/;"	m	struct:_hid_process
timer	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    uint32_t        timer;$/;"	m	struct:_msc_process
timer	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    uint16_t              timer;$/;"	m	struct:_usbh_control
timer_auto_reload_shadow_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_auto_reload_shadow_disable(uint32_t timer_periph)$/;"	f
timer_auto_reload_shadow_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_auto_reload_shadow_enable(uint32_t timer_periph)$/;"	f
timer_automatic_output_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_automatic_output_disable(uint32_t timer_periph)$/;"	f
timer_automatic_output_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_automatic_output_enable(uint32_t timer_periph)$/;"	f
timer_autoreload_value_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_autoreload_value_config(uint32_t timer_periph, uint32_t autoreload)$/;"	f
timer_break_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_break_config(uint32_t timer_periph, timer_break_parameter_struct *breakpara)$/;"	f
timer_break_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_break_disable(uint32_t timer_periph)$/;"	f
timer_break_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_break_enable(uint32_t timer_periph)$/;"	f
timer_break_parameter_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	/^}timer_break_parameter_struct;$/;"	t	typeref:struct:__anon108
timer_break_struct_para_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_break_struct_para_init(timer_break_parameter_struct *breakpara)$/;"	f
timer_channel_capture_value_register_read	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^uint32_t timer_channel_capture_value_register_read(uint32_t timer_periph, uint16_t channel)$/;"	f
timer_channel_complementary_output_polarity_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_channel_complementary_output_polarity_config(uint32_t timer_periph, uint16_t channel, uint16_t ocnpolarity)$/;"	f
timer_channel_complementary_output_state_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_channel_complementary_output_state_config(uint32_t timer_periph, uint16_t channel, uint16_t ocnstate)$/;"	f
timer_channel_control_shadow_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_channel_control_shadow_config(uint32_t timer_periph, ControlStatus newvalue)$/;"	f
timer_channel_control_shadow_update_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_channel_control_shadow_update_config(uint32_t timer_periph, uint8_t ccuctl)$/;"	f
timer_channel_dma_request_source_select	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_channel_dma_request_source_select(uint32_t timer_periph, uint8_t dma_request)$/;"	f
timer_channel_input_capture_prescaler_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_channel_input_capture_prescaler_config(uint32_t timer_periph, uint16_t channel, uint16_t prescaler)$/;"	f
timer_channel_input_struct_para_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_channel_input_struct_para_init(timer_ic_parameter_struct *icpara)$/;"	f
timer_channel_output_clear_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_channel_output_clear_config(uint32_t timer_periph, uint16_t channel, uint16_t occlear)$/;"	f
timer_channel_output_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_channel_output_config(uint32_t timer_periph, uint16_t channel, timer_oc_parameter_struct *ocpara)$/;"	f
timer_channel_output_fast_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_channel_output_fast_config(uint32_t timer_periph, uint16_t channel, uint16_t ocfast)$/;"	f
timer_channel_output_mode_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_channel_output_mode_config(uint32_t timer_periph, uint16_t channel, uint16_t ocmode)$/;"	f
timer_channel_output_polarity_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_channel_output_polarity_config(uint32_t timer_periph, uint16_t channel, uint16_t ocpolarity)$/;"	f
timer_channel_output_pulse_value_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_channel_output_pulse_value_config(uint32_t timer_periph, uint16_t channel, uint32_t pulse)$/;"	f
timer_channel_output_shadow_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_channel_output_shadow_config(uint32_t timer_periph, uint16_t channel, uint16_t ocshadow)$/;"	f
timer_channel_output_state_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_channel_output_state_config(uint32_t timer_periph, uint16_t channel, uint32_t state)$/;"	f
timer_channel_output_struct_para_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_channel_output_struct_para_init(timer_oc_parameter_struct *ocpara)$/;"	f
timer_channel_remap_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_channel_remap_config(uint32_t timer_periph, uint32_t remap)$/;"	f
timer_config	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    uint32_t timer_config;                                                          \/*!< frame timer related parameters *\/$/;"	m	struct:__anon69
timer_counter_alignment	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_counter_alignment(uint32_t timer_periph, uint16_t aligned)$/;"	f
timer_counter_down_direction	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_counter_down_direction(uint32_t timer_periph)$/;"	f
timer_counter_read	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^uint32_t timer_counter_read(uint32_t timer_periph)$/;"	f
timer_counter_up_direction	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_counter_up_direction(uint32_t timer_periph)$/;"	f
timer_counter_value_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_counter_value_config(uint32_t timer_periph, uint32_t counter)$/;"	f
timer_deinit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_deinit(uint32_t timer_periph)$/;"	f
timer_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_disable(uint32_t timer_periph)$/;"	f
timer_dma_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_dma_disable(uint32_t timer_periph, uint16_t dma)$/;"	f
timer_dma_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_dma_enable(uint32_t timer_periph, uint16_t dma)$/;"	f
timer_dma_transfer_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_dma_transfer_config(uint32_t timer_periph, uint32_t dma_baseaddr, uint32_t dma_lenth)$/;"	f
timer_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_enable(uint32_t timer_periph)$/;"	f
timer_event_software_generate	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_event_software_generate(uint32_t timer_periph, uint16_t event)$/;"	f
timer_external_clock_mode0_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_external_clock_mode0_config(uint32_t timer_periph, uint32_t extprescaler,$/;"	f
timer_external_clock_mode1_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_external_clock_mode1_config(uint32_t timer_periph, uint32_t extprescaler,$/;"	f
timer_external_clock_mode1_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_external_clock_mode1_disable(uint32_t timer_periph)$/;"	f
timer_external_trigger_as_external_clock_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_external_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t extrigger,$/;"	f
timer_external_trigger_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_external_trigger_config(uint32_t timer_periph, uint32_t extprescaler,$/;"	f
timer_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_flag_clear(uint32_t timer_periph, uint32_t flag)$/;"	f
timer_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^FlagStatus timer_flag_get(uint32_t timer_periph, uint32_t flag)$/;"	f
timer_hall_mode_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_hall_mode_config(uint32_t timer_periph, uint32_t hallmode)$/;"	f
timer_ic_parameter_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	/^}timer_ic_parameter_struct;$/;"	t	typeref:struct:__anon110
timer_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_init(uint32_t timer_periph, timer_parameter_struct *initpara)$/;"	f
timer_input_capture_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_input_capture_config(uint32_t timer_periph, uint16_t channel, timer_ic_parameter_struct *icpara)$/;"	f
timer_input_pwm_capture_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_input_pwm_capture_config(uint32_t timer_periph, uint16_t channel, timer_ic_parameter_struct *icpwm)$/;"	f
timer_input_trigger_source_select	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_input_trigger_source_select(uint32_t timer_periph, uint32_t intrigger)$/;"	f
timer_internal_clock_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_internal_clock_config(uint32_t timer_periph)$/;"	f
timer_internal_trigger_as_external_clock_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_internal_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t intrigger)$/;"	f
timer_interrupt_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_interrupt_disable(uint32_t timer_periph, uint32_t interrupt)$/;"	f
timer_interrupt_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_interrupt_enable(uint32_t timer_periph, uint32_t interrupt)$/;"	f
timer_interrupt_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_interrupt_flag_clear(uint32_t timer_periph, uint32_t interrupt)$/;"	f
timer_interrupt_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^FlagStatus timer_interrupt_flag_get(uint32_t timer_periph, uint32_t interrupt)$/;"	f
timer_master_output_trigger_source_select	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_master_output_trigger_source_select(uint32_t timer_periph, uint32_t outrigger)$/;"	f
timer_master_slave_mode_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_master_slave_mode_config(uint32_t timer_periph, uint32_t masterslave)$/;"	f
timer_oc_parameter_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	/^}timer_oc_parameter_struct;$/;"	t	typeref:struct:__anon109
timer_output_value_selection_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_output_value_selection_config(uint32_t timer_periph, uint16_t outsel)$/;"	f
timer_parameter_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_timer.h	/^}timer_parameter_struct;$/;"	t	typeref:struct:__anon107
timer_prescaler_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_prescaler_config(uint32_t timer_periph, uint16_t prescaler, uint8_t pscreload)$/;"	f
timer_prescaler_read	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^uint16_t timer_prescaler_read(uint32_t timer_periph)$/;"	f
timer_primary_output_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_primary_output_config(uint32_t timer_periph, ControlStatus newvalue)$/;"	f
timer_quadrature_decoder_mode_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_quadrature_decoder_mode_config(uint32_t timer_periph, uint32_t decomode,$/;"	f
timer_repetition_value_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_repetition_value_config(uint32_t timer_periph, uint16_t repetition)$/;"	f
timer_single_pulse_mode_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_single_pulse_mode_config(uint32_t timer_periph, uint32_t spmode)$/;"	f
timer_slave_mode_select	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_slave_mode_select(uint32_t timer_periph, uint32_t slavemode)$/;"	f
timer_struct_para_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_struct_para_init(timer_parameter_struct *initpara)$/;"	f
timer_update_event_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_update_event_disable(uint32_t timer_periph)$/;"	f
timer_update_event_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_update_event_enable(uint32_t timer_periph)$/;"	f
timer_update_source_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_update_source_config(uint32_t timer_periph, uint32_t update)$/;"	f
timer_write_chxval_register_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_timer.c	/^void timer_write_chxval_register_config(uint32_t timer_periph, uint16_t ccsel)$/;"	f
timers	.\Template\module\soft_timer\soft_timer.c	/^static software_timer timers[SOFT_TIMER_MAX];$/;"	v	file:
timestamp_date	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^    uint8_t timestamp_date;                                                     \/*!< RTC time-stamp date value: 0x1 - 0x31(BCD format) *\/$/;"	m	struct:__anon104
timestamp_day	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^    uint8_t timestamp_day;                                                      \/*!< RTC time-stamp weekday value *\/$/;"	m	struct:__anon104
timestamp_high	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    uint32_t timestamp_high;                                                        \/*!< timestamp high *\/ $/;"	m	struct:__anon70
timestamp_hour	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^    uint8_t timestamp_hour;                                                     \/*!< RTC time-stamp hour value *\/$/;"	m	struct:__anon104
timestamp_low	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    uint32_t timestamp_low;                                                         \/*!< timestamp low *\/$/;"	m	struct:__anon70
timestamp_minute	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^    uint8_t timestamp_minute;                                                   \/*!< RTC time-stamp minute value: 0x0 - 0x59(BCD format) *\/$/;"	m	struct:__anon104
timestamp_month	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^    uint8_t timestamp_month;                                                    \/*!< RTC time-stamp month value *\/$/;"	m	struct:__anon104
timestamp_second	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^    uint8_t timestamp_second;                                                   \/*!< RTC time-stamp second value: 0x0 - 0x59(BCD format) *\/$/;"	m	struct:__anon104
timing	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    exmc_sdram_timing_parameter_struct* timing;                         \/*!< the timing parameters for write and read SDRAM *\/$/;"	m	struct:__anon78
tli_color_key_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_tli.c	/^void tli_color_key_disable(uint32_t layerx)$/;"	f
tli_color_key_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_tli.c	/^void tli_color_key_enable(uint32_t layerx)$/;"	f
tli_color_key_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_tli.c	/^void tli_color_key_init(uint32_t layerx, uint8_t redkey, uint8_t greenkey, uint8_t bluekey)$/;"	f
tli_current_pos_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_tli.c	/^uint32_t tli_current_pos_get(void)$/;"	f
tli_deinit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_tli.c	/^void tli_deinit(void)$/;"	f
tli_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_tli.c	/^void tli_disable(void)$/;"	f
tli_dither_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_tli.c	/^void tli_dither_config(uint8_t dither_stat)$/;"	f
tli_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_tli.c	/^void tli_enable(void)$/;"	f
tli_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_tli.c	/^FlagStatus tli_flag_get(uint32_t flag)$/;"	f
tli_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_tli.c	/^void tli_init(tli_parameter_struct *tli_struct)$/;"	f
tli_interrupt_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_tli.c	/^void tli_interrupt_disable(uint32_t int_flag)$/;"	f
tli_interrupt_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_tli.c	/^void tli_interrupt_enable(uint32_t int_flag)$/;"	f
tli_interrupt_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_tli.c	/^void tli_interrupt_flag_clear(uint32_t int_flag)$/;"	f
tli_interrupt_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_tli.c	/^FlagStatus tli_interrupt_flag_get(uint32_t int_flag)$/;"	f
tli_layer_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_tli.c	/^void tli_layer_disable(uint32_t layerx)$/;"	f
tli_layer_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_tli.c	/^void tli_layer_enable(uint32_t layerx)$/;"	f
tli_layer_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_tli.c	/^void tli_layer_init(uint32_t layerx, tli_layer_parameter_struct *layer_struct)$/;"	f
tli_layer_lut_parameter_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^} tli_layer_lut_parameter_struct;$/;"	t	typeref:struct:__anon113
tli_layer_parameter_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^} tli_layer_parameter_struct;$/;"	t	typeref:struct:__anon112
tli_layer_ppf_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^} tli_layer_ppf_enum;$/;"	t	typeref:enum:__anon114
tli_layer_struct_para_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_tli.c	/^void tli_layer_struct_para_init(tli_layer_parameter_struct *layer_struct)$/;"	f
tli_layer_window_offset_modify	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_tli.c	/^void tli_layer_window_offset_modify(uint32_t layerx, uint16_t offset_x, uint16_t offset_y)$/;"	f
tli_line_mark_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_tli.c	/^void tli_line_mark_set(uint16_t line_num)$/;"	f
tli_lut_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_tli.c	/^void tli_lut_disable(uint32_t layerx)$/;"	f
tli_lut_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_tli.c	/^void tli_lut_enable(uint32_t layerx)$/;"	f
tli_lut_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_tli.c	/^void tli_lut_init(uint32_t layerx, tli_layer_lut_parameter_struct *lut_struct)$/;"	f
tli_lut_struct_para_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_tli.c	/^void tli_lut_struct_para_init(tli_layer_lut_parameter_struct *lut_struct)$/;"	f
tli_parameter_struct	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^} tli_parameter_struct;$/;"	t	typeref:struct:__anon111
tli_reload_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_tli.c	/^void tli_reload_config(uint8_t reload_mod)$/;"	f
tli_struct_para_init	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_tli.c	/^void tli_struct_para_init(tli_parameter_struct *tli_struct)$/;"	f
tone_freq	.\Template\module\buzzer\buzzer.h	/^    uint16_t tone_freq; \/\/ $/;"	m	struct:__anon208
totalsz_htsz	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint32_t totalsz_htsz;                    \/*!< horizontal total size of the display *\/$/;"	m	struct:__anon111
totalsz_vtsz	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_tli.h	/^    uint32_t totalsz_vtsz;                    \/*!< vertical total size of the display *\/$/;"	m	struct:__anon111
trans_fifo_order	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    ControlStatus trans_fifo_order;                                     \/*!< transmit FIFO order *\/$/;"	m	struct:__anon37
trans_mode	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_spi.h	/^    uint32_t trans_mode;                                                        \/*!< SPI transtype *\/$/;"	m	struct:__anon106
transc_in	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    usb_transc         transc_in[USBFS_MAX_TX_FIFOS];                           \/*!< endpoint IN transaction *\/$/;"	m	struct:_usb_perp_dev
transc_out	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    usb_transc         transc_out[USBFS_MAX_TX_FIFOS];                          \/*!< endpoint OUT transaction *\/$/;"	m	struct:_usb_perp_dev
transfer_mode	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t        transfer_mode;                                               \/*!< USB transfer mode *\/$/;"	m	struct:__anon157
transfer_times	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Include\usb_iap_core.h	/^    uint16_t transfer_times;$/;"	m	struct:__anon148
trng_deinit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_trng.c	/^void trng_deinit(void)$/;"	f
trng_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_trng.c	/^void trng_disable(void)$/;"	f
trng_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_trng.c	/^void trng_enable(void)$/;"	f
trng_flag_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_trng.h	/^} trng_flag_enum;$/;"	t	typeref:enum:__anon115
trng_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_trng.c	/^FlagStatus trng_flag_get(trng_flag_enum flag)$/;"	f
trng_get_true_random_data	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_trng.c	/^uint32_t trng_get_true_random_data(void)$/;"	f
trng_int_flag_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_trng.h	/^} trng_int_flag_enum;$/;"	t	typeref:enum:__anon116
trng_interrupt_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_trng.c	/^void trng_interrupt_disable(void)$/;"	f
trng_interrupt_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_trng.c	/^void trng_interrupt_enable(void)$/;"	f
trng_interrupt_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_trng.c	/^void trng_interrupt_flag_clear(trng_int_flag_enum int_flag)$/;"	f
trng_interrupt_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_trng.c	/^FlagStatus trng_interrupt_flag_get(trng_int_flag_enum int_flag)$/;"	f
tx_buff	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^uint8_t tx_buff[ENET_TXBUF_NUM][ENET_TXBUF_SIZE] __attribute__((aligned(4)));             \/*!< ENET transmit buffer *\/$/;"	v
tx_buff	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^uint8_t tx_buff[ENET_TXBUF_NUM][ENET_TXBUF_SIZE];           \/*!< ENET transmit buffer *\/$/;"	v
tx_data	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    uint8_t tx_data[8];                                                 \/*!< transmit data *\/$/;"	m	struct:__anon38
tx_dlen	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    uint8_t tx_dlen;                                                    \/*!< data length *\/$/;"	m	struct:__anon38
tx_efid	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    uint32_t tx_efid;                                                   \/*!< extended format frame identifier *\/$/;"	m	struct:__anon38
tx_ff	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    uint8_t tx_ff;                                                      \/*!< format of frame, standard or extended format *\/$/;"	m	struct:__anon38
tx_ft	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    uint8_t tx_ft;                                                      \/*!< type of frame, data or remote *\/$/;"	m	struct:__anon38
tx_sfid	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    uint32_t tx_sfid;                                                   \/*!< standard format frame identifier *\/$/;"	m	struct:__anon38
txbuffer	.\Template\bsp\uart\bsp_uart.c	/^char txbuffer[20] = "dma test success";$/;"	v
txdesc_tab	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^enet_descriptors_struct  txdesc_tab[ENET_TXBUF_NUM] __attribute__((aligned(4)));          \/*!< ENET TxDMA descriptor *\/$/;"	v
txdesc_tab	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_enet.c	/^enet_descriptors_struct  txdesc_tab[ENET_TXBUF_NUM];        \/*!< ENET TxDMA descriptor *\/$/;"	v
type	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^        uint8_t          type;$/;"	m	struct:_usb_pipe::__anon160
u16	.\Template\libraries\CMSIS\core_cm4.h	/^    __O  uint16_t   u16;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit                  *\/$/;"	m	union:__anon25::__anon26
u32	.\Template\libraries\CMSIS\core_cm4.h	/^    __O  uint32_t   u32;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit                  *\/$/;"	m	union:__anon25::__anon26
u8	.\Template\libraries\CMSIS\core_cm4.h	/^    __O  uint8_t    u8;                  \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit                   *\/$/;"	m	union:__anon25::__anon26
uart_ringbuffer_deinit	.\Template\bsp\uart\bsp_uart_ringbuffer.c	/^void uart_ringbuffer_deinit(uart_type_def uart_num)$/;"	f
uart_ringbuffer_getused	.\Template\bsp\uart\bsp_uart_ringbuffer.c	/^uint16_t uart_ringbuffer_getused(uart_type_def uart_num)$/;"	f
uart_ringbuffer_init	.\Template\bsp\uart\bsp_uart_ringbuffer.c	/^int8_t uart_ringbuffer_init(uart_type_def uart_num, uint16_t uart_cache_size)$/;"	f
uart_ringbuffer_pop_data	.\Template\bsp\uart\bsp_uart_ringbuffer.c	/^uint16_t uart_ringbuffer_pop_data(uart_type_def uart_num, uint8_t *data, uint16_t size)$/;"	f
uart_ringbuffer_push_data	.\Template\bsp\uart\bsp_uart_ringbuffer.c	/^uint16_t uart_ringbuffer_push_data(uart_type_def uart_num, uint8_t *data, uint16_t size)$/;"	f
uart_type_def	.\Template\bsp\uart\bsp_uart.h	/^} uart_type_def;$/;"	t	typeref:enum:__anon12
uclass	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    usbh_class                          *uclass[USBH_MAX_SUPPORTED_CLASS];  \/*!< USB host supported class *\/$/;"	m	struct:_usbh_host
unicode_string	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint16_t unicode_string[128];          \/*!< unicode string data *\/$/;"	m	struct:_usb_desc_str
unit	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^    msc_lun         unit[MSC_MAX_SUPPORTED_LUN];$/;"	m	struct:_msc_process
unlock_encoder_currentCount	.\Template\bsp\moto\bsp_encoder.c	/^void unlock_encoder_currentCount(moto_num encoder)$/;"	f
urb_state	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    __IO usb_urb_state   urb_state;$/;"	m	struct:_usb_pipe
usart5_rx_buffer	.\Template\bsp\uart\bsp_uart.c	/^uint8_t usart5_rx_buffer[USART5_RX_BUFFER_SIZE] = {0};$/;"	v
usart_address_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_address_config(uint32_t usart_periph, uint8_t addr)$/;"	f
usart_baudrate_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_baudrate_set(uint32_t usart_periph, uint32_t baudval)$/;"	f
usart_block_length_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_block_length_config(uint32_t usart_periph, uint8_t bl)$/;"	f
usart_break_frame_coherence_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_break_frame_coherence_config(uint32_t usart_periph, uint32_t bcm)$/;"	f
usart_data_first_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_data_first_config(uint32_t usart_periph, uint32_t msbf)$/;"	f
usart_data_receive	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^uint16_t usart_data_receive(uint32_t usart_periph)$/;"	f
usart_data_transmit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_data_transmit(uint32_t usart_periph, uint16_t data)$/;"	f
usart_deinit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_deinit(uint32_t usart_periph)$/;"	f
usart_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_disable(uint32_t usart_periph)$/;"	f
usart_dma_receive_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_dma_receive_config(uint32_t usart_periph, uint32_t dmacmd)$/;"	f
usart_dma_test	.\Template\bsp\uart\bsp_uart.c	/^void usart_dma_test(uart_type_def uart_num)$/;"	f
usart_dma_transmit_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_dma_transmit_config(uint32_t usart_periph, uint32_t dmacmd)$/;"	f
usart_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_enable(uint32_t usart_periph)$/;"	f
usart_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_flag_clear(uint32_t usart_periph, usart_flag_enum flag)$/;"	f
usart_flag_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^} usart_flag_enum;$/;"	t	typeref:enum:__anon117
usart_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^FlagStatus usart_flag_get(uint32_t usart_periph, usart_flag_enum flag)$/;"	f
usart_guard_time_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_guard_time_config(uint32_t usart_periph, uint8_t guat)$/;"	f
usart_halfduplex_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_halfduplex_disable(uint32_t usart_periph)$/;"	f
usart_halfduplex_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_halfduplex_enable(uint32_t usart_periph)$/;"	f
usart_hardware_flow_coherence_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_hardware_flow_coherence_config(uint32_t usart_periph, uint32_t hcm)$/;"	f
usart_hardware_flow_cts_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_hardware_flow_cts_config(uint32_t usart_periph, uint32_t ctsconfig)$/;"	f
usart_hardware_flow_rts_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_hardware_flow_rts_config(uint32_t usart_periph, uint32_t rtsconfig)$/;"	f
usart_interrupt_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_interrupt_disable(uint32_t usart_periph, usart_interrupt_enum interrupt)$/;"	f
usart_interrupt_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_interrupt_enable(uint32_t usart_periph, usart_interrupt_enum interrupt)$/;"	f
usart_interrupt_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^} usart_interrupt_enum;$/;"	t	typeref:enum:__anon119
usart_interrupt_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_interrupt_flag_clear(uint32_t usart_periph, usart_interrupt_flag_enum int_flag)$/;"	f
usart_interrupt_flag_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^} usart_interrupt_flag_enum;$/;"	t	typeref:enum:__anon118
usart_interrupt_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^FlagStatus usart_interrupt_flag_get(uint32_t usart_periph, usart_interrupt_flag_enum int_flag)$/;"	f
usart_invert_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_invert_config(uint32_t usart_periph, usart_invert_enum invertpara)$/;"	f
usart_invert_enum	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_usart.h	/^} usart_invert_enum;$/;"	t	typeref:enum:__anon120
usart_irda_lowpower_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_irda_lowpower_config(uint32_t usart_periph, uint32_t irlp)$/;"	f
usart_irda_mode_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_irda_mode_disable(uint32_t usart_periph)$/;"	f
usart_irda_mode_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_irda_mode_enable(uint32_t usart_periph)$/;"	f
usart_lin_break_detection_length_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_lin_break_detection_length_config(uint32_t usart_periph, uint32_t lblen)$/;"	f
usart_lin_mode_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_lin_mode_disable(uint32_t usart_periph)$/;"	f
usart_lin_mode_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_lin_mode_enable(uint32_t usart_periph)$/;"	f
usart_mute_mode_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_mute_mode_disable(uint32_t usart_periph)$/;"	f
usart_mute_mode_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_mute_mode_enable(uint32_t usart_periph)$/;"	f
usart_mute_mode_wakeup_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_mute_mode_wakeup_config(uint32_t usart_periph, uint32_t wmehtod)$/;"	f
usart_oversample_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_oversample_config(uint32_t usart_periph, uint32_t oversamp)$/;"	f
usart_parity_check_coherence_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_parity_check_coherence_config(uint32_t usart_periph, uint32_t pcm)$/;"	f
usart_parity_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_parity_config(uint32_t usart_periph, uint32_t paritycfg)$/;"	f
usart_prescaler_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_prescaler_config(uint32_t usart_periph, uint8_t psc)$/;"	f
usart_receive_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_receive_config(uint32_t usart_periph, uint32_t rxconfig)$/;"	f
usart_receiver_timeout_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_receiver_timeout_disable(uint32_t usart_periph)$/;"	f
usart_receiver_timeout_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_receiver_timeout_enable(uint32_t usart_periph)$/;"	f
usart_receiver_timeout_threshold_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_receiver_timeout_threshold_config(uint32_t usart_periph, uint32_t rtimeout)$/;"	f
usart_rx_buffer	.\Template\bsp\uart\bsp_uart.c	/^uint8_t usart_rx_buffer[COM_UART_MAX_NUM][USART_RX_BUFFER_SIZE] = {0,0};$/;"	v
usart_sample_bit_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_sample_bit_config(uint32_t usart_periph, uint32_t obsm)$/;"	f
usart_send_break	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_send_break(uint32_t usart_periph)$/;"	f
usart_smartcard_autoretry_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_smartcard_autoretry_config(uint32_t usart_periph, uint8_t scrtnum)$/;"	f
usart_smartcard_mode_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_smartcard_mode_disable(uint32_t usart_periph)$/;"	f
usart_smartcard_mode_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_smartcard_mode_enable(uint32_t usart_periph)$/;"	f
usart_smartcard_mode_nack_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_smartcard_mode_nack_disable(uint32_t usart_periph)$/;"	f
usart_smartcard_mode_nack_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_smartcard_mode_nack_enable(uint32_t usart_periph)$/;"	f
usart_stop_bit_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_stop_bit_set(uint32_t usart_periph, uint32_t stblen)$/;"	f
usart_synchronous_clock_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_synchronous_clock_config(uint32_t usart_periph, uint32_t clen, uint32_t cph, uint32_t cpl)$/;"	f
usart_synchronous_clock_disable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_synchronous_clock_disable(uint32_t usart_periph)$/;"	f
usart_synchronous_clock_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_synchronous_clock_enable(uint32_t usart_periph)$/;"	f
usart_thread_init	.\Template\bsp\uart\bsp_uart.c	/^void usart_thread_init(void)$/;"	f
usart_thread_run	.\Template\bsp\uart\bsp_uart.c	/^void usart_thread_run(void)$/;"	f
usart_transmit_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_transmit_config(uint32_t usart_periph, uint32_t txconfig)$/;"	f
usart_tx_buffer	.\Template\bsp\uart\bsp_uart.c	/^uint8_t usart_tx_buffer[COM_UART_MAX_NUM][USART_TX_BUFFER_SIZE] = {0,0};$/;"	v
usart_word_length_set	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_usart.c	/^void usart_word_length_set(uint32_t usart_periph, uint32_t wlen)$/;"	f
usb_basic_init	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_core.c	/^usb_status usb_basic_init (usb_core_basic *usb_basic, $/;"	f
usb_cdc_desc_config_set	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^} usb_cdc_desc_config_set;$/;"	t	typeref:struct:__anon202
usb_cdc_handler	.\Template\libraries\GD32F4xx_usb_library\device\class\cdc\Include\cdc_acm_core.h	/^} usb_cdc_handler;$/;"	t	typeref:struct:__anon135
usb_cdc_subclass	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^enum usb_cdc_subclass {$/;"	g
usb_class_core	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^} usb_class_core;$/;"	t	typeref:struct:_usb_class_core
usb_clock_active	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_dev.c	/^void usb_clock_active (usb_core_driver *udev)$/;"	f
usb_control	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^} usb_control;$/;"	t	typeref:struct:_usb_control
usb_core_basic	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^} usb_core_basic;$/;"	t	typeref:struct:__anon157
usb_core_driver	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^} usb_core_driver;$/;"	t	typeref:struct:_usb_core_driver
usb_core_enum	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^} usb_core_enum;$/;"	t	typeref:enum:__anon161
usb_core_init	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_core.c	/^usb_status usb_core_init (usb_core_basic usb_basic, usb_core_regs *usb_regs)$/;"	f
usb_core_regs	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^} usb_core_regs;$/;"	t	typeref:struct:_usb_regs
usb_core_reset	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_core.c	/^static void usb_core_reset (usb_core_regs *usb_regs)$/;"	f	file:
usb_coreintr_get	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^__STATIC_INLINE uint32_t usb_coreintr_get(usb_core_regs *usb_regs)$/;"	f
usb_ctl_status	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_dev.h	/^enum usb_ctl_status {$/;"	g
usb_ctlep_startout	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_dev.c	/^void usb_ctlep_startout (usb_core_driver *udev)$/;"	f
usb_curframe_get	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_host.h	/^__STATIC_INLINE uint32_t usb_curframe_get (usb_core_driver *udev)$/;"	f
usb_curmode_set	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_core.c	/^void usb_curmode_set(usb_core_regs *usb_regs, uint8_t mode)$/;"	f
usb_curspeed_get	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_host.h	/^__STATIC_INLINE uint32_t usb_curspeed_get (usb_core_driver *udev)$/;"	f
usb_desc	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^} usb_desc;$/;"	t	typeref:struct:_usb_desc
usb_desc_AC_itf	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^} usb_desc_AC_itf;$/;"	t	typeref:struct:__anon122
usb_desc_AS_ep	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^} usb_desc_AS_ep;$/;"	t	typeref:struct:__anon130
usb_desc_AS_itf	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^} usb_desc_AS_itf;$/;"	t	typeref:struct:__anon123
usb_desc_FeedBack_ep	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^} usb_desc_FeedBack_ep;$/;"	t	typeref:struct:__anon131
usb_desc_LANGID	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^} usb_desc_LANGID;$/;"	t	typeref:struct:_usb_desc_LANGID
usb_desc_acm_func	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^} usb_desc_acm_func;$/;"	t	typeref:struct:__anon200
usb_desc_call_managment_func	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^} usb_desc_call_managment_func;$/;"	t	typeref:struct:__anon199
usb_desc_cfg_set	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^} usb_desc_cfg_set;$/;"	t	typeref:struct:_usb_desc_cfg_set
usb_desc_config	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^} usb_desc_config;$/;"	t	typeref:struct:_usb_desc_config
usb_desc_config_set	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^} usb_desc_config_set;$/;"	t	typeref:struct:__anon132
usb_desc_config_set	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_core.h	/^} usb_desc_config_set;$/;"	t	typeref:struct:__anon150
usb_desc_dev	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^} usb_desc_dev;$/;"	t	typeref:struct:_usb_desc_dev
usb_desc_dfu_func	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^} usb_desc_dfu_func;$/;"	t	typeref:struct:__anon139
usb_desc_ep	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^} usb_desc_ep;$/;"	t	typeref:struct:_usb_desc_ep
usb_desc_format_type	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^} usb_desc_format_type;$/;"	t	typeref:struct:__anon128
usb_desc_header	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^} usb_desc_header;$/;"	t	typeref:struct:_usb_desc_header
usb_desc_header_func	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^} usb_desc_header_func;$/;"	t	typeref:struct:__anon198
usb_desc_hid	.\Template\libraries\GD32F4xx_usb_library\ustd\class\hid\usb_hid.h	/^} usb_desc_hid;$/;"	t	typeref:struct:__anon203
usb_desc_input_terminal	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^} usb_desc_input_terminal;$/;"	t	typeref:struct:__anon124
usb_desc_itf	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^} usb_desc_itf;$/;"	t	typeref:struct:_usb_desc_itf
usb_desc_itf_set	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^} usb_desc_itf_set;$/;"	t	typeref:struct:_usb_desc_itf_set
usb_desc_mono_feature_unit	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^} usb_desc_mono_feature_unit;$/;"	t	typeref:struct:__anon126
usb_desc_output_terminal	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^} usb_desc_output_terminal;$/;"	t	typeref:struct:__anon125
usb_desc_std_ep	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^} usb_desc_std_ep;$/;"	t	typeref:struct:__anon129
usb_desc_stereo_feature_unit	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^} usb_desc_stereo_feature_unit;$/;"	t	typeref:struct:__anon127
usb_desc_str	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^} usb_desc_str;$/;"	t	typeref:struct:_usb_desc_str
usb_desc_union_func	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^} usb_desc_union_func;$/;"	t	typeref:struct:__anon201
usb_dev	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^typedef struct _usb_core_driver usb_dev;$/;"	t	typeref:struct:_usb_core_driver
usb_dev_connect	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_dev.h	/^__STATIC_INLINE void usb_dev_connect (usb_core_driver *udev)$/;"	f
usb_dev_disconnect	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_dev.h	/^__STATIC_INLINE void usb_dev_disconnect (usb_core_driver *udev)$/;"	f
usb_dev_prop	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^} usb_dev_prop;$/;"	t	typeref:struct:__anon193
usb_dev_stop	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_dev.c	/^void usb_dev_stop (usb_core_driver *udev)$/;"	f
usb_dev_suspend	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_dev.c	/^void usb_dev_suspend (usb_core_driver *udev)$/;"	f
usb_devaddr_set	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_dev.h	/^__STATIC_INLINE void usb_devaddr_set (usb_core_driver *udev, uint8_t dev_addr)$/;"	f
usb_devcore_init	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_dev.c	/^usb_status usb_devcore_init (usb_core_driver *udev)$/;"	f
usb_devint_enable	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_dev.c	/^usb_status usb_devint_enable (usb_core_driver *udev)$/;"	f
usb_dfu_desc_config_set	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^} usb_dfu_desc_config_set;$/;"	t	typeref:struct:__anon140
usb_dr	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^} usb_dr;$/;"	t	typeref:struct:__anon165
usb_erin	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^} usb_erin;$/;"	t	typeref:struct:__anon166
usb_erout	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^} usb_erout;$/;"	t	typeref:struct:__anon167
usb_ev_connect	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_core.c	/^static uint8_t usb_ev_connect (usbh_host *uhost)$/;"	f	file:
usb_ev_disconnect	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_core.c	/^static uint8_t usb_ev_disconnect (usbh_host *uhost)$/;"	f	file:
usb_ev_sof	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_core.c	/^static uint8_t usb_ev_sof (usbh_host *uhost)$/;"	f	file:
usb_feature	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_enum.h	/^} usb_feature;$/;"	t	typeref:enum:_usb_feature
usb_frame_even	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_host.h	/^__STATIC_INLINE uint8_t usb_frame_even (usb_core_driver *udev)$/;"	f
usb_globalint_disable	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^__STATIC_INLINE void usb_globalint_disable(usb_core_regs *usb_regs)$/;"	f
usb_globalint_enable	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^__STATIC_INLINE void usb_globalint_enable(usb_core_regs *usb_regs)$/;"	f
usb_gr	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^} usb_gr;$/;"	t	typeref:struct:__anon162
usb_hid_desc_config_set	.\Template\libraries\GD32F4xx_usb_library\ustd\class\hid\usb_hid.h	/^} usb_hid_desc_config_set;$/;"	t	typeref:struct:__anon204
usb_host_drv	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^} usb_host_drv;$/;"	t	typeref:struct:_usb_host_drv
usb_host_init	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_host.c	/^usb_status usb_host_init (usb_core_driver *udev)$/;"	f
usb_host_state	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^} usb_host_state;$/;"	t	typeref:enum:__anon188
usb_host_stop	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_host.c	/^void usb_host_stop (usb_core_driver *udev)$/;"	f
usb_hr	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^} usb_hr;$/;"	t	typeref:struct:__anon163
usb_hwp_resume	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_core.c	/^static void usb_hwp_resume(usb_core_driver *udev)$/;"	f	file:
usb_hwp_suspend	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_core.c	/^static void usb_hwp_suspend(usb_core_driver *udev)$/;"	f	file:
usb_iepintnum_read	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_dev.h	/^__STATIC_INLINE uint32_t usb_iepintnum_read (usb_core_driver *udev)$/;"	f
usb_iepintr_read	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_dev.c	/^uint32_t usb_iepintr_read (usb_core_driver *udev, uint8_t ep_num)$/;"	f
usb_oepintnum_read	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_dev.h	/^__STATIC_INLINE uint32_t usb_oepintnum_read (usb_core_driver *udev)$/;"	f
usb_oepintr_read	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_dev.h	/^__STATIC_INLINE uint32_t usb_oepintr_read (usb_core_driver *udev, uint8_t ep_num)$/;"	f
usb_otg_status	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^} usb_otg_status;$/;"	t	typeref:enum:__anon154
usb_perp_dev	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^} usb_perp_dev;$/;"	t	typeref:struct:_usb_perp_dev
usb_phyclock_config	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_host.h	/^__STATIC_INLINE void usb_phyclock_config (usb_core_driver *udev, uint8_t clock)$/;"	f
usb_pipe	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^} usb_pipe;$/;"	t	typeref:struct:_usb_pipe
usb_pipe_halt	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_host.c	/^usb_status usb_pipe_halt (usb_core_driver *udev, uint8_t pipe_num)$/;"	f
usb_pipe_init	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_host.c	/^usb_status usb_pipe_init (usb_core_driver *udev, uint8_t pipe_num)$/;"	f
usb_pipe_mode	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_host.h	/^} usb_pipe_mode;$/;"	t	typeref:enum:_usb_pipe_mode
usb_pipe_ping	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_host.c	/^usb_status usb_pipe_ping (usb_core_driver *udev, uint8_t pipe_num)$/;"	f
usb_pipe_staus	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^} usb_pipe_staus;$/;"	t	typeref:enum:_usb_pipe_status
usb_pipe_xfer	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_host.c	/^usb_status usb_pipe_xfer (usb_core_driver *udev, uint8_t pipe_num)$/;"	f
usb_pm	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^} usb_pm;$/;"	t	typeref:struct:_usb_pm
usb_port_read	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_host.h	/^__STATIC_INLINE uint32_t usb_port_read (usb_core_driver *udev)$/;"	f
usb_port_reset	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_host.c	/^uint32_t usb_port_reset (usb_core_driver *udev)$/;"	f
usb_portvbus_switch	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_host.c	/^void usb_portvbus_switch (usb_core_driver *udev, uint8_t state)$/;"	f
usb_pp_halt	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usbh_int.c	/^static inline void usb_pp_halt (usb_core_driver *udev, $/;"	f	file:
usb_pr	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^} usb_pr;$/;"	t	typeref:struct:__anon164
usb_printer_desc_config_set	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Include\printer_core.h	/^} usb_printer_desc_config_set;$/;"	t	typeref:struct:__anon152
usb_pwrsta	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_enum.h	/^} usb_pwrsta;$/;"	t	typeref:enum:_usb_pwrsta
usb_reg_offset	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_regs.h	/^enum usb_reg_offset {$/;"	g
usb_req	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^} usb_req;$/;"	t	typeref:struct:_usb_req
usb_reqsta	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_enum.h	/^} usb_reqsta;$/;"	t	typeref:enum:_usb_reqsta
usb_rwkup_active	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_dev.c	/^void usb_rwkup_active (usb_core_driver *udev)$/;"	f
usb_rwkup_reset	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_dev.h	/^__STATIC_INLINE void usb_rwkup_reset (usb_core_driver *udev)$/;"	f
usb_rwkup_set	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_dev.h	/^__STATIC_INLINE void usb_rwkup_set (usb_core_driver *udev)$/;"	f
usb_rx_buffer	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint8_t usb_rx_buffer[SPEAKER_OUT_MAX_PACKET];$/;"	m	struct:__anon133
usb_rxfifo_flush	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_core.c	/^usb_status usb_rxfifo_flush (usb_core_regs *usb_regs)$/;"	f
usb_rxfifo_read	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_core.c	/^void *usb_rxfifo_read (usb_core_regs *usb_regs, uint8_t *dest_buf, uint16_t byte_count)$/;"	f
usb_set_rxfifo	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^__STATIC_INLINE void usb_set_rxfifo(usb_core_regs *usb_regs, uint16_t size)$/;"	f
usb_set_txfifo	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_core.c	/^void usb_set_txfifo(usb_core_regs *usb_regs, uint8_t fifo, uint16_t size)$/;"	f
usb_setup	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^} usb_setup;$/;"	t	typeref:union:_usb_setup
usb_status	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^} usb_status;$/;"	t	typeref:enum:__anon155
usb_transc	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^} usb_transc;$/;"	t	typeref:struct:__anon158
usb_transc0_active	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_dev.c	/^usb_status usb_transc0_active (usb_core_driver *udev, usb_transc *transc)$/;"	f
usb_transc_active	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_dev.c	/^usb_status usb_transc_active (usb_core_driver *udev, usb_transc *transc)$/;"	f
usb_transc_clrstall	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_dev.c	/^usb_status usb_transc_clrstall(usb_core_driver *udev, usb_transc *transc)$/;"	f
usb_transc_deactivate	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_dev.c	/^usb_status usb_transc_deactivate(usb_core_driver *udev, usb_transc *transc)$/;"	f
usb_transc_inxfer	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_dev.c	/^usb_status usb_transc_inxfer (usb_core_driver *udev, usb_transc *transc)$/;"	f
usb_transc_outxfer	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_dev.c	/^usb_status usb_transc_outxfer (usb_core_driver *udev, usb_transc *transc)$/;"	f
usb_transc_stall	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_dev.c	/^usb_status usb_transc_stall (usb_core_driver *udev, usb_transc *transc)$/;"	f
usb_transfer_mode	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^} usb_transfer_mode;$/;"	t	typeref:enum:__anon156
usb_txfifo_flush	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_core.c	/^usb_status usb_txfifo_flush (usb_core_regs *usb_regs, uint8_t fifo_num)$/;"	f
usb_txfifo_write	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usb_core.c	/^usb_status usb_txfifo_write (usb_core_regs *usb_regs, $/;"	f
usb_urb_state	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^} usb_urb_state;$/;"	t	typeref:enum:_usb_urb_state
usbd_addr_set	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_core.h	/^__STATIC_INLINE void usbd_addr_set (usb_core_driver *udev, uint8_t addr)$/;"	f
usbd_audio_cb	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_core.c	/^usb_class_core usbd_audio_cb = {$/;"	v
usbd_audio_handler	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^} usbd_audio_handler;$/;"	t	typeref:struct:__anon133
usbd_audio_spk_get_feedback	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_core.c	/^static uint32_t usbd_audio_spk_get_feedback(usb_dev *udev)$/;"	f	file:
usbd_audio_strings	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Source\audio_core.c	/^void *const usbd_audio_strings[] = $/;"	v
usbd_cdc_strings	.\Template\libraries\GD32F4xx_usb_library\device\class\cdc\Source\cdc_acm_core.c	/^void *const usbd_cdc_strings[] = $/;"	v
usbd_class_request	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_enum.c	/^usb_reqsta usbd_class_request (usb_core_driver *udev, usb_req *req)$/;"	f
usbd_connect	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_core.c	/^void usbd_connect (usb_core_driver *udev)$/;"	f
usbd_ctl_recev	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_transc.c	/^usbd_status usbd_ctl_recev (usb_core_driver *udev)$/;"	f
usbd_ctl_send	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_transc.c	/^usbd_status usbd_ctl_send (usb_core_driver *udev)$/;"	f
usbd_ctl_status_recev	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_transc.c	/^usbd_status usbd_ctl_status_recev (usb_core_driver *udev)$/;"	f
usbd_ctl_status_send	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_transc.c	/^usbd_status  usbd_ctl_status_send (usb_core_driver *udev)$/;"	f
usbd_custom_hid_cb	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\custom_hid_core.c	/^usb_class_core usbd_custom_hid_cb = $/;"	v
usbd_dfu_handler	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^} usbd_dfu_handler;$/;"	t	typeref:struct:__anon141
usbd_dfu_strings	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Source\dfu_core.c	/^void *const usbd_dfu_strings[] = $/;"	v
usbd_disconnect	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_core.c	/^void usbd_disconnect (usb_core_driver *udev)$/;"	f
usbd_emptytxfifo_write	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usbd_int.c	/^static uint32_t usbd_emptytxfifo_write (usb_core_driver *udev, uint32_t ep_num)$/;"	f	file:
usbd_enum_error	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_enum.c	/^void usbd_enum_error (usb_core_driver *udev, usb_req *req)$/;"	f
usbd_ep_clear	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_core.c	/^uint32_t usbd_ep_clear (usb_core_driver *udev, uint8_t ep_addr)$/;"	f
usbd_ep_recev	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_core.c	/^uint32_t usbd_ep_recev (usb_core_driver *udev, uint8_t ep_addr, uint8_t *pbuf, uint32_t len)$/;"	f
usbd_ep_send	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_core.c	/^uint32_t usbd_ep_send (usb_core_driver *udev, uint8_t ep_addr, uint8_t *pbuf, uint32_t len)$/;"	f
usbd_ep_setup	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_core.c	/^uint32_t usbd_ep_setup (usb_core_driver *udev, const usb_desc_ep *ep_desc)$/;"	f
usbd_ep_stall	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_core.c	/^uint32_t usbd_ep_stall (usb_core_driver *udev, uint8_t ep_addr)$/;"	f
usbd_ep_stall_clear	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_core.c	/^uint32_t usbd_ep_stall_clear (usb_core_driver *udev, uint8_t ep_addr)$/;"	f
usbd_fifo_flush	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_core.c	/^uint32_t usbd_fifo_flush (usb_core_driver *udev, uint8_t ep_addr)$/;"	f
usbd_hid_cb	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\standard_hid_core.c	/^usb_class_core usbd_hid_cb = {$/;"	v
usbd_hid_strings	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\custom_hid_core.c	/^void *const usbd_hid_strings[] = $/;"	v
usbd_hid_strings	.\Template\libraries\GD32F4xx_usb_library\device\class\hid\Source\standard_hid_core.c	/^void *const usbd_hid_strings[] = $/;"	v
usbd_iap_handler	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Include\usb_iap_core.h	/^} usbd_iap_handler;$/;"	t	typeref:struct:__anon148
usbd_iap_strings	.\Template\libraries\GD32F4xx_usb_library\device\class\iap\Source\usb_iap_core.c	/^void *const usbd_iap_strings[] = $/;"	v
usbd_in_transc	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_transc.c	/^uint8_t usbd_in_transc (usb_core_driver *udev, uint8_t ep_num)$/;"	f
usbd_init	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_core.c	/^void usbd_init (usb_core_driver *udev, usb_core_enum core, usb_desc *desc, usb_class_core *class_core)$/;"	f
usbd_int_dedicated_ep1in	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usbd_int.c	/^uint32_t usbd_int_dedicated_ep1in (usb_core_driver *udev)$/;"	f
usbd_int_dedicated_ep1out	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usbd_int.c	/^uint32_t usbd_int_dedicated_ep1out (usb_core_driver *udev)$/;"	f
usbd_int_enumfinish	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usbd_int.c	/^static uint32_t usbd_int_enumfinish (usb_core_driver *udev)$/;"	f	file:
usbd_int_epin	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usbd_int.c	/^static uint32_t usbd_int_epin (usb_core_driver *udev)$/;"	f	file:
usbd_int_epout	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usbd_int.c	/^static uint32_t usbd_int_epout (usb_core_driver *udev)$/;"	f	file:
usbd_int_reset	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usbd_int.c	/^static uint32_t usbd_int_reset (usb_core_driver *udev)$/;"	f	file:
usbd_int_rxfifo	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usbd_int.c	/^static uint32_t usbd_int_rxfifo (usb_core_driver *udev)$/;"	f	file:
usbd_int_suspend	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usbd_int.c	/^static uint32_t usbd_int_suspend (usb_core_driver *udev)$/;"	f	file:
usbd_isr	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usbd_int.c	/^void usbd_isr (usb_core_driver *udev)$/;"	f
usbd_mem_cb	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_mem.h	/^} usbd_mem_cb;$/;"	t	typeref:struct:__anon151
usbd_msc_handler	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Include\usbd_msc_bbb.h	/^} usbd_msc_handler;$/;"	t	typeref:struct:__anon149
usbd_msc_maxlun	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_core.c	/^static __ALIGN_BEGIN uint8_t usbd_msc_maxlun = 0U __ALIGN_END;$/;"	v	file:
usbd_msc_strings	.\Template\libraries\GD32F4xx_usb_library\device\class\msc\Source\usbd_msc_core.c	/^static void *const usbd_msc_strings[] = $/;"	v	file:
usbd_msc_strings	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Source\printer_core.c	/^static void *const usbd_msc_strings[] = $/;"	v	file:
usbd_out_transc	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_transc.c	/^uint8_t usbd_out_transc (usb_core_driver *udev, uint8_t ep_num)$/;"	f
usbd_printer_cb	.\Template\libraries\GD32F4xx_usb_library\device\class\printer\Source\printer_core.c	/^usb_class_core usbd_printer_cb = {$/;"	v
usbd_rxcount_get	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_core.h	/^__STATIC_INLINE uint16_t usbd_rxcount_get (usb_core_driver *udev, uint8_t ep_num)$/;"	f
usbd_setup_transc	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_transc.c	/^uint8_t usbd_setup_transc (usb_core_driver *udev)$/;"	f
usbd_standard_request	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_enum.c	/^usb_reqsta usbd_standard_request (usb_core_driver *udev, usb_req *req)$/;"	f
usbd_status	.\Template\libraries\GD32F4xx_usb_library\device\core\Include\usbd_core.h	/^} usbd_status;$/;"	t	typeref:enum:__anon153
usbd_vendor_request	.\Template\libraries\GD32F4xx_usb_library\device\core\Source\usbd_enum.c	/^usb_reqsta usbd_vendor_request (usb_core_driver *udev, usb_req *req)$/;"	f
usbh_cbw_pkt	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^} usbh_cbw_pkt;$/;"	t	typeref:union:__anon173
usbh_cfgdesc_get	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_enum.c	/^usbh_status usbh_cfgdesc_get (usbh_host *uhost, uint16_t len)$/;"	f
usbh_cfgdesc_parse	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_enum.c	/^static void usbh_cfgdesc_parse (usb_desc_config *cfg_desc, uint8_t *buf)$/;"	f	file:
usbh_cfgset_parse	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_enum.c	/^static void  usbh_cfgset_parse (usb_dev_prop *udev, uint8_t *buf)$/;"	f	file:
usbh_class	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^} usbh_class;$/;"	t	typeref:struct:__anon194
usbh_class_register	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_core.c	/^usbh_status usbh_class_register (usbh_host *uhost, usbh_class *puclass)$/;"	f
usbh_clrdevfeature	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_enum.c	/^usbh_status usbh_clrdevfeature (usbh_host *uhost, uint8_t feature_selector, uint16_t windex)$/;"	f
usbh_clrfeature	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_enum.c	/^usbh_status usbh_clrfeature (usbh_host *uhost, uint8_t ep_addr, uint8_t pp_num) $/;"	f
usbh_control	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^} usbh_control;$/;"	t	typeref:struct:_usbh_control
usbh_core_task	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_core.c	/^void usbh_core_task (usbh_host *uhost)$/;"	f
usbh_csw_pkt	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^} usbh_csw_pkt;$/;"	t	typeref:union:__anon174
usbh_ctl_handler	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_transc.c	/^usbh_status usbh_ctl_handler (usbh_host *uhost)$/;"	f
usbh_ctl_state	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^} usbh_ctl_state;$/;"	t	typeref:enum:__anon190
usbh_ctlsetup_send	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_transc.c	/^usbh_status usbh_ctlsetup_send (usb_core_driver *udev, uint8_t *buf, uint8_t pp_num)$/;"	f
usbh_ctlstate_config	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_enum.c	/^void usbh_ctlstate_config (usbh_host *uhost, uint8_t *buf, uint16_t len)$/;"	f
usbh_data_in_transc	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_transc.c	/^static void usbh_data_in_transc (usbh_host *uhost)$/;"	f	file:
usbh_data_out_transc	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_transc.c	/^static void usbh_data_out_transc (usbh_host *uhost)$/;"	f	file:
usbh_data_recev	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_transc.c	/^usbh_status usbh_data_recev (usb_core_driver *udev, uint8_t *buf, uint8_t pp_num, uint16_t len)$/;"	f
usbh_data_send	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_transc.c	/^usbh_status usbh_data_send (usb_core_driver *udev, uint8_t *buf, uint8_t pp_num, uint16_t len)$/;"	f
usbh_deinit	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_core.c	/^usbh_status usbh_deinit(usbh_host *uhost)$/;"	f
usbh_devdesc_get	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_enum.c	/^usbh_status usbh_devdesc_get (usbh_host *uhost, uint8_t len)$/;"	f
usbh_devdesc_parse	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_enum.c	/^static void usbh_devdesc_parse (usb_desc_dev *dev_desc, uint8_t *buf, uint16_t len)$/;"	f	file:
usbh_enum_state	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^} usbh_enum_state;$/;"	t	typeref:enum:__anon189
usbh_enum_task	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_core.c	/^static usbh_status usbh_enum_task (usbh_host *uhost)$/;"	f	file:
usbh_epdesc_parse	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_enum.c	/^static void  usbh_epdesc_parse (usb_desc_ep *ep_desc, uint8_t *buf)$/;"	f	file:
usbh_error_handler	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_core.c	/^void usbh_error_handler (usbh_host *uhost, usbh_status err_type)$/;"	f
usbh_ev_cb	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usbh_int.h	/^} usbh_ev_cb;$/;"	t	typeref:struct:_usbh_ev_cb
usbh_freepipe_get	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_pipe.c	/^static uint16_t usbh_freepipe_get (usb_core_driver *udev)$/;"	f	file:
usbh_get_report	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Source\usbh_hid_core.c	/^usbh_status usbh_get_report (usbh_host *uhost,$/;"	f
usbh_hid	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Source\usbh_hid_core.c	/^usbh_class usbh_hid = $/;"	v
usbh_hid_ascii_code_get	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Source\usbh_standard_hid.c	/^uint8_t usbh_hid_ascii_code_get (hid_keybd_info *info)$/;"	f
usbh_hid_class_req	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Source\usbh_hid_core.c	/^static usbh_status usbh_hid_class_req (usbh_host *uhost)$/;"	f	file:
usbh_hid_desc_get	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Source\usbh_hid_core.c	/^static usbh_status usbh_hid_desc_get (usbh_host *uhost, uint16_t len)$/;"	f	file:
usbh_hid_device_type_get	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Source\usbh_hid_core.c	/^hid_type usbh_hid_device_type_get(usb_core_driver *udev, usbh_host *uhost)$/;"	f
usbh_hid_handle	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Source\usbh_hid_core.c	/^static usbh_status usbh_hid_handle (usbh_host *uhost)$/;"	f	file:
usbh_hid_handler	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_hid_core.h	/^} usbh_hid_handler;$/;"	t	typeref:struct:_hid_process
usbh_hid_itf_deinit	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Source\usbh_hid_core.c	/^void usbh_hid_itf_deinit (usbh_host *uhost)$/;"	f
usbh_hid_itf_init	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Source\usbh_hid_core.c	/^static usbh_status usbh_hid_itf_init (usbh_host *uhost)$/;"	f	file:
usbh_hid_keybrd_decode	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Source\usbh_standard_hid.c	/^usbh_status usbh_hid_keybrd_decode (uint8_t *data)$/;"	f
usbh_hid_keybrd_init	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Source\usbh_standard_hid.c	/^usbh_status usbh_hid_keybrd_init (usb_core_driver *udev, usbh_host *uhost)$/;"	f
usbh_hid_mouse_decode	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Source\usbh_standard_hid.c	/^usbh_status usbh_hid_mouse_decode(uint8_t *data)$/;"	f
usbh_hid_mouse_init	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Source\usbh_standard_hid.c	/^usbh_status usbh_hid_mouse_init (usb_core_driver *udev, usbh_host *uhost)$/;"	f
usbh_hid_poll_interval_get	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Source\usbh_hid_core.c	/^uint8_t usbh_hid_poll_interval_get (usb_core_driver *udev, usbh_host *uhost)$/;"	f
usbh_hid_reportdesc_get	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Source\usbh_hid_core.c	/^static usbh_status usbh_hid_reportdesc_get (usbh_host *uhost, uint16_t len)$/;"	f	file:
usbh_hid_sof	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Source\usbh_hid_core.c	/^static usbh_status usbh_hid_sof(usbh_host *uhost)$/;"	f	file:
usbh_hiddesc_parse	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Source\usbh_hid_core.c	/^static void usbh_hiddesc_parse (usb_desc_hid *hid_desc, uint8_t *buf)$/;"	f	file:
usbh_host	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^} usbh_host;$/;"	t	typeref:struct:_usbh_host
usbh_init	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_core.c	/^void usbh_init (usbh_host *uhost, usb_core_driver *udev, usb_core_enum usb_core, usbh_user_cb *user_cb)$/;"	f
usbh_int_fop	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_core.c	/^usbh_ev_cb *usbh_int_fop = &usbh_int_op;$/;"	v
usbh_int_op	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_core.c	/^usbh_ev_cb usbh_int_op = $/;"	v
usbh_int_pipe	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usbh_int.c	/^static uint32_t usbh_int_pipe (usb_core_driver *udev)$/;"	f	file:
usbh_int_pipe_in	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usbh_int.c	/^static uint32_t usbh_int_pipe_in (usb_core_driver *udev, uint32_t pp_num)$/;"	f	file:
usbh_int_pipe_out	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usbh_int.c	/^static uint32_t usbh_int_pipe_out (usb_core_driver *udev, uint32_t pp_num)$/;"	f	file:
usbh_int_port	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usbh_int.c	/^static uint32_t usbh_int_port (usb_core_driver *udev)$/;"	f	file:
usbh_int_rxfifonoempty	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usbh_int.c	/^static uint32_t usbh_int_rxfifonoempty (usb_core_driver *udev)$/;"	f	file:
usbh_int_txfifoempty	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usbh_int.c	/^static uint32_t usbh_int_txfifoempty (usb_core_driver *udev, usb_pipe_mode pp_mode)$/;"	f	file:
usbh_interface_find	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_enum.c	/^uint8_t usbh_interface_find (usb_dev_prop *udev, uint8_t main_class, uint8_t sub_class, uint8_t protocol)$/;"	f
usbh_interface_select	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_enum.c	/^usbh_status usbh_interface_select (usb_dev_prop *udev, uint8_t interface)$/;"	f
usbh_interfaceindex_find	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_enum.c	/^uint8_t usbh_interfaceindex_find (usb_dev_prop *udev, uint8_t interface_number, uint8_t alt_settings)$/;"	f
usbh_isr	.\Template\libraries\GD32F4xx_usb_library\driver\Source\drv_usbh_int.c	/^uint32_t usbh_isr (usb_core_driver *udev)$/;"	f
usbh_itfdesc_parse	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_enum.c	/^static void  usbh_itfdesc_parse (usb_desc_itf *itf_desc, uint8_t *buf)$/;"	f	file:
usbh_msc	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Source\usbh_msc_core.c	/^usbh_class usbh_msc = $/;"	v
usbh_msc_bbb_abort	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Source\usbh_msc_bbb.c	/^usbh_status usbh_msc_bbb_abort (usbh_host *uhost, uint8_t direction)$/;"	f
usbh_msc_bbb_init	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Source\usbh_msc_bbb.c	/^void usbh_msc_bbb_init (usbh_host *uhost)$/;"	f
usbh_msc_bbb_process	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Source\usbh_msc_bbb.c	/^usbh_status usbh_msc_bbb_process (usbh_host *uhost, uint8_t lun)$/;"	f
usbh_msc_bbb_reset	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Source\usbh_msc_bbb.c	/^usbh_status usbh_msc_bbb_reset (usbh_host *uhost)$/;"	f
usbh_msc_csw_decode	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Source\usbh_msc_bbb.c	/^bbb_csw_status usbh_msc_csw_decode (usbh_host *uhost)$/;"	f
usbh_msc_handle	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Source\usbh_msc_core.c	/^static usbh_status usbh_msc_handle (usbh_host *uhost)$/;"	f	file:
usbh_msc_handler	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_core.h	/^} usbh_msc_handler;$/;"	t	typeref:struct:_msc_process
usbh_msc_itf_deinit	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Source\usbh_msc_core.c	/^void usbh_msc_itf_deinit (usbh_host *uhost)$/;"	f
usbh_msc_itf_init	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Source\usbh_msc_core.c	/^static usbh_status usbh_msc_itf_init (usbh_host *uhost)$/;"	f	file:
usbh_msc_lun_info_get	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Source\usbh_msc_core.c	/^usbh_status usbh_msc_lun_info_get (usbh_host *uhost, uint8_t lun, msc_lun *info)$/;"	f
usbh_msc_maxlun_get	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Source\usbh_msc_core.c	/^static usbh_status usbh_msc_maxlun_get (usbh_host *uhost, uint8_t *maxlun)$/;"	f	file:
usbh_msc_mode_sense6	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Source\usbh_msc_scsi.c	/^usbh_status usbh_msc_mode_sense6 (usbh_host *uhost, uint8_t lun)$/;"	f
usbh_msc_parameter	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_scsi.h	/^} usbh_msc_parameter;$/;"	t	typeref:struct:__anon186
usbh_msc_rdwr_process	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Source\usbh_msc_core.c	/^static usbh_status usbh_msc_rdwr_process(usbh_host *uhost, uint8_t lun)$/;"	f	file:
usbh_msc_read	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Source\usbh_msc_core.c	/^usbh_status usbh_msc_read (usbh_host *uhost,$/;"	f
usbh_msc_read10	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Source\usbh_msc_scsi.c	/^usbh_status usbh_msc_read10 (usbh_host *uhost, uint8_t lun, uint8_t *data_buf, uint32_t addr, uint32_t sector_num)$/;"	f
usbh_msc_read_capacity10	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Source\usbh_msc_scsi.c	/^usbh_status usbh_msc_read_capacity10 (usbh_host *uhost, uint8_t lun, scsi_capacity *capacity)$/;"	f
usbh_msc_req	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Source\usbh_msc_core.c	/^static usbh_status usbh_msc_req (usbh_host *uhost)$/;"	f	file:
usbh_msc_request_sense	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Source\usbh_msc_scsi.c	/^usbh_status usbh_msc_request_sense (usbh_host *uhost, uint8_t lun, msc_scsi_sense *sense_data)$/;"	f
usbh_msc_scsi_inquiry	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Source\usbh_msc_scsi.c	/^usbh_status usbh_msc_scsi_inquiry (usbh_host *uhost, uint8_t lun, scsi_std_inquiry_data *inquiry)$/;"	f
usbh_msc_state	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_bbb.h	/^enum usbh_msc_state {$/;"	g
usbh_msc_test_unitready	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Source\usbh_msc_scsi.c	/^usbh_status usbh_msc_test_unitready (usbh_host *uhost, uint8_t lun)$/;"	f
usbh_msc_write	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Source\usbh_msc_core.c	/^usbh_status usbh_msc_write (usbh_host *uhost,$/;"	f
usbh_msc_write10	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Source\usbh_msc_scsi.c	/^usbh_status usbh_msc_write10 (usbh_host *uhost, uint8_t lun, uint8_t *data_buf, uint32_t addr, uint32_t sector_num)$/;"	f
usbh_nextdesc_get	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_enum.c	/^usb_desc_header *usbh_nextdesc_get (uint8_t *pbuf, uint16_t *ptr)$/;"	f
usbh_pipe_allocate	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_pipe.c	/^uint8_t usbh_pipe_allocate (usb_core_driver *udev, uint8_t ep_addr)$/;"	f
usbh_pipe_create	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_pipe.c	/^uint8_t usbh_pipe_create (usb_core_driver *udev,$/;"	f
usbh_pipe_delete	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_pipe.c	/^uint8_t usbh_pipe_delete (usb_core_driver *udev)$/;"	f
usbh_pipe_free	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_pipe.c	/^uint8_t usbh_pipe_free (usb_core_driver *udev, uint8_t pp_num)$/;"	f
usbh_pipe_toggle_get	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_pipe.h	/^__STATIC_INLINE uint8_t usbh_pipe_toggle_get (usb_core_driver *udev, uint8_t pp_num)$/;"	f
usbh_pipe_toggle_set	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_pipe.h	/^__STATIC_INLINE void usbh_pipe_toggle_set (usb_core_driver *udev, uint8_t pp_num, uint8_t toggle)$/;"	f
usbh_pipe_update	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_pipe.c	/^uint8_t usbh_pipe_update (usb_core_driver *udev,$/;"	f
usbh_request_submit	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_transc.c	/^static uint32_t usbh_request_submit (usb_core_driver *udev, uint8_t pp_num) $/;"	f	file:
usbh_set_idle	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Source\usbh_hid_core.c	/^static usbh_status usbh_set_idle (usbh_host *uhost, uint8_t duration, uint8_t report_ID)$/;"	f	file:
usbh_set_protocol	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Source\usbh_hid_core.c	/^static usbh_status usbh_set_protocol (usbh_host *uhost, uint8_t protocol)$/;"	f	file:
usbh_set_report	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Source\usbh_hid_core.c	/^usbh_status usbh_set_report (usb_core_driver *udev, $/;"	f
usbh_setaddress	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_enum.c	/^usbh_status usbh_setaddress (usbh_host *uhost, uint8_t dev_addr)$/;"	f
usbh_setcfg	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_enum.c	/^usbh_status usbh_setcfg (usbh_host *uhost, uint16_t config_index)$/;"	f
usbh_setdevfeature	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_enum.c	/^usbh_status usbh_setdevfeature (usbh_host *uhost, uint8_t feature_selector, uint16_t windex)$/;"	f
usbh_setinterface	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_enum.c	/^usbh_status usbh_setinterface (usbh_host *uhost, uint8_t itf_num, uint8_t set)$/;"	f
usbh_setup_transc	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_transc.c	/^static void usbh_setup_transc (usbh_host *uhost)$/;"	f	file:
usbh_status	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^} usbh_status;$/;"	t	typeref:enum:__anon187
usbh_status_in_transc	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_transc.c	/^static void usbh_status_in_transc (usbh_host *uhost)$/;"	f	file:
usbh_status_out_transc	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_transc.c	/^static void usbh_status_out_transc (usbh_host *uhost)$/;"	f	file:
usbh_strdesc_get	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_enum.c	/^usbh_status usbh_strdesc_get (usbh_host *uhost,$/;"	f
usbh_strdesc_parse	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_enum.c	/^static void usbh_strdesc_parse (uint8_t *psrc, uint8_t *pdest, uint16_t len)$/;"	f	file:
usbh_urb_wait	.\Template\libraries\GD32F4xx_usb_library\host\core\Source\usbh_transc.c	/^static usb_urb_state usbh_urb_wait (usbh_host *uhost, uint8_t pp_num, uint32_t wait_time)$/;"	f	file:
usbh_urbstate_get	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^static inline usb_urb_state usbh_urbstate_get (usb_core_driver *udev, uint8_t pp_num)$/;"	f
usbh_user_cb	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^} usbh_user_cb;$/;"	t	typeref:struct:__anon195
usbh_user_status	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^} usbh_user_status;$/;"	t	typeref:enum:__anon191
usbh_wakeup_mode	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^} usbh_wakeup_mode;$/;"	t	typeref:enum:__anon192
usbh_xfercount_get	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^static inline uint32_t usbh_xfercount_get (usb_core_driver *udev, uint8_t pp_num)$/;"	f
use_dedicated_ep1	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t        use_dedicated_ep1;                                           \/*!< USB dedicated endpoint1 interrupt *\/$/;"	m	struct:__anon157
use_external_vbus	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t        use_external_vbus;                                           \/*!< enable or disable the use of the external VBUS *\/$/;"	m	struct:__anon157
user_data	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    void              *user_data;                                               \/*!< user data pointer *\/$/;"	m	struct:_usb_perp_dev
usr_cb	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    usbh_user_cb                        *usr_cb;                            \/*!< USB user callback *\/$/;"	m	struct:_usbh_host
vbus_sensing_enable	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t        vbus_sensing_enable;                                         \/*!< USB VBUS sensing feature *\/$/;"	m	struct:__anon157
vendor_id	.\Template\libraries\GD32F4xx_usb_library\host\class\msc\Include\usbh_msc_scsi.h	/^    uint8_t vendor_id[9];$/;"	m	struct:__anon185
vlan_config	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_enet.h	/^    uint32_t vlan_config;                                                           \/*!< VLAN tag related parameters *\/   $/;"	m	struct:__anon69
volume	.\Template\module\buzzer\buzzer.h	/^    uint8_t volume;     \/\/ $/;"	m	struct:__anon208
vsync_polarity	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_dci.h	/^    uint32_t vsync_polarity;                                         \/*!< vertical polarity selection *\/$/;"	m	struct:__anon45
w	.\Template\libraries\CMSIS\core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon13
w	.\Template\libraries\CMSIS\core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon15
w	.\Template\libraries\CMSIS\core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon17
w	.\Template\libraries\CMSIS\core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon19
wChannelConfig	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint16_t wChannelConfig;          \/*!< describes the spatial location of the logical channels *\/$/;"	m	struct:__anon124
wDescriptorLength	.\Template\libraries\GD32F4xx_usb_library\ustd\class\hid\usb_hid.h	/^    uint16_t wDescriptorLength; \/*!< length of the associated HID report descriptor, in bytes *\/$/;"	m	struct:__anon203
wDetachTimeOut	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    uint16_t wDetachTimeOut;              \/*!< time, in milliseconds, that the device will wait after receipt of the DFU_DETACH request. If *\/ $/;"	m	struct:__anon139
wFormatTag	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint16_t wFormatTag;              \/*!< the audio data format *\/$/;"	m	struct:__anon123
wIndex	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    uint16_t wIndex;                      \/*!< index of interface *\/$/;"	m	struct:__anon197
wIndex	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint16_t          wIndex;         \/*!< index of setup packet *\/$/;"	m	struct:_usb_req
wLANGID	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint16_t wLANGID;                     \/*!< LANGID code *\/$/;"	m	struct:_usb_desc_LANGID
wLength	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    uint16_t wLength;                     \/*!< length of notification data *\/$/;"	m	struct:__anon197
wLength	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint16_t          wLength;        \/*!< length of setup packet *\/$/;"	m	struct:_usb_req
wLockDelay	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint16_t wLockDelay;              \/*!< indicates the time it takes this endpoint to reliably lock its internal clock recovery circuitry *\/$/;"	m	struct:__anon130
wMaxPacketSize	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint16_t wMaxPacketSize;          \/*!< maximum packet size this endpoint is capable of sending or receiving *\/$/;"	m	struct:__anon129
wMaxPacketSize	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint16_t wMaxPacketSize;          \/*!< maximum packet size this endpoint is capable of sending or receiving *\/$/;"	m	struct:__anon131
wMaxPacketSize	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint16_t wMaxPacketSize;              \/*!< size of the endpoint bank, in bytes *\/$/;"	m	struct:_usb_desc_ep
wTerminalType	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint16_t wTerminalType;           \/*!< constant characterizing the type of terminal *\/$/;"	m	struct:__anon124
wTerminalType	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint16_t wTerminalType;           \/*!< constant characterizing the type of terminal *\/$/;"	m	struct:__anon125
wTotalLength	.\Template\libraries\GD32F4xx_usb_library\device\class\audio\Include\audio_core.h	/^    uint16_t wTotalLength;            \/*!< total number of bytes *\/$/;"	m	struct:__anon122
wTotalLength	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint16_t wTotalLength;                \/*!< size of the configuration descriptor header,and all sub descriptors inside the configuration *\/$/;"	m	struct:_usb_desc_config
wTransferSize	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_core.h	/^    uint16_t wTransferSize;               \/*!< maximum number of bytes that the device can accept per control-write transaction *\/$/;"	m	struct:__anon139
wValue	.\Template\libraries\GD32F4xx_usb_library\ustd\class\cdc\usb_cdc.h	/^    uint16_t wValue;                      \/*!< value of notification *\/$/;"	m	struct:__anon197
wValue	.\Template\libraries\GD32F4xx_usb_library\ustd\common\usb_ch9_std.h	/^    uint16_t          wValue;         \/*!< value of setup packet *\/$/;"	m	struct:_usb_req
wait_feature	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t wait_feature;                                              \/*!< enable or disable the wait feature *\/$/;"	m	struct:__anon75
wait_feature	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t wait_feature;                                              \/*!< enable or disable the wait feature *\/$/;"	m	struct:__anon76
waittime	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t waittime;                                                  \/*!< configure the minimum wait time *\/$/;"	m	struct:__anon74
wakeup_mode	.\Template\libraries\GD32F4xx_usb_library\host\core\Include\usbh_core.h	/^    usbh_wakeup_mode                    wakeup_mode;                        \/*!< record wakeup mode *\/$/;"	m	struct:_usbh_host
weekday_or_date	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^    uint32_t weekday_or_date;                                                   \/*!< specify RTC alarm is on date or weekday *\/$/;"	m	struct:__anon103
working_mode	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_can.h	/^    uint8_t working_mode;                                               \/*!< CAN working mode *\/$/;"	m	struct:__anon37
wrap_burst_mode	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t wrap_burst_mode;                                           \/*!< enable or disable the wrap burst mode *\/$/;"	m	struct:__anon73
write_index	.\Template\module\ringbuffer\ringbuffer.h	/^    volatile uint16_t write_index; \/**<  *\/$/;"	m	struct:__anon209
write_mode	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t write_mode;                                                \/*!< the write mode, synchronous mode or asynchronous mode *\/$/;"	m	struct:__anon73
write_protection	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t write_protection;                                          \/*!< enable or disable SDRAM bank write protection function *\/$/;"	m	struct:__anon78
write_recovery_delay	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    uint32_t write_recovery_delay;                                      \/*!< configure the write recovery delay *\/$/;"	m	struct:__anon77
write_timeout	.\Template\libraries\GD32F4xx_usb_library\device\class\dfu\Include\dfu_mem.h	/^    const uint32_t write_timeout;$/;"	m	struct:_dfu_mem_prop
write_timing	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_exmc.h	/^    exmc_norsram_timing_parameter_struct* write_timing;                 \/*!< timing parameters for write when the extendedmode is used. *\/$/;"	m	struct:__anon73
wwdgt_config	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_wwdgt.c	/^void wwdgt_config(uint16_t counter, uint16_t window, uint32_t prescaler)$/;"	f
wwdgt_counter_update	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_wwdgt.c	/^void wwdgt_counter_update(uint16_t counter_value)$/;"	f
wwdgt_deinit	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_wwdgt.c	/^void wwdgt_deinit(void)$/;"	f
wwdgt_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_wwdgt.c	/^void wwdgt_enable(void)$/;"	f
wwdgt_flag_clear	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_wwdgt.c	/^void wwdgt_flag_clear(void)$/;"	f
wwdgt_flag_get	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_wwdgt.c	/^FlagStatus wwdgt_flag_get(void)$/;"	f
wwdgt_interrupt_enable	.\Template\libraries\GD32F4xx_standard_peripheral\Source\gd32f4xx_wwdgt.c	/^void wwdgt_interrupt_enable(void)$/;"	f
wzh_speed_moto	.\Template\app\main.c	/^int16_t wzh_speed_moto = 20;$/;"	v
x	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_standard_hid.h	/^    uint8_t x;$/;"	m	struct:_hid_mouse_info
xPSR_Type	.\Template\libraries\CMSIS\core_cm4.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon17
xfer_buf	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t             *xfer_buf;$/;"	m	struct:_usb_pipe
xfer_buf	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint8_t       *xfer_buf;                                                    \/*!< transmit buffer *\/$/;"	m	struct:__anon158
xfer_count	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint32_t             xfer_count;$/;"	m	struct:_usb_pipe
xfer_count	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint32_t       xfer_count;                                                  \/*!< transmit buffer count *\/$/;"	m	struct:__anon158
xfer_len	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint32_t             xfer_len;$/;"	m	struct:_usb_pipe
xfer_len	.\Template\libraries\GD32F4xx_usb_library\driver\Include\drv_usb_core.h	/^    uint32_t       xfer_len;                                                    \/*!< transmit buffer length *\/$/;"	m	struct:__anon158
y	.\Template\libraries\GD32F4xx_usb_library\host\class\hid\Include\usbh_standard_hid.h	/^    uint8_t y;$/;"	m	struct:_hid_mouse_info
year	.\Template\libraries\GD32F4xx_standard_peripheral\Include\gd32f4xx_rtc.h	/^    uint8_t year;                                                               \/*!< RTC year value: 0x0 - 0x99(BCD format) *\/$/;"	m	struct:__anon102
