{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 21:13:55 2024 " "Info: Processing started: Thu Apr 18 21:13:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tp1_Ula -c tp1_Ula --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tp1_Ula -c tp1_Ula --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "b_in\[4\] z_out 15.231 ns Longest " "Info: Longest tpd from source pin \"b_in\[4\]\" to destination pin \"z_out\" is 15.231 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns b_in\[4\] 1 PIN PIN_Y8 7 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y8; Fanout = 7; PIN Node = 'b_in\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b_in[4] } "NODE_NAME" } } { "tp1_Ula.vhd" "" { Text "C:/Users/1363145/Desktop/projetos/Tp1_ula/tp1_Ula.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.928 ns) + CELL(0.436 ns) 6.211 ns aux_sub\[4\]~18 2 COMB LCCOMB_X31_Y9_N8 2 " "Info: 2: + IC(4.928 ns) + CELL(0.436 ns) = 6.211 ns; Loc. = LCCOMB_X31_Y9_N8; Fanout = 2; COMB Node = 'aux_sub\[4\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.364 ns" { b_in[4] aux_sub[4]~18 } "NODE_NAME" } } { "tp1_Ula.vhd" "" { Text "C:/Users/1363145/Desktop/projetos/Tp1_ula/tp1_Ula.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.246 ns aux_sub\[5\]~22 3 COMB LCCOMB_X31_Y9_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 6.246 ns; Loc. = LCCOMB_X31_Y9_N10; Fanout = 2; COMB Node = 'aux_sub\[5\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { aux_sub[4]~18 aux_sub[5]~22 } "NODE_NAME" } } { "tp1_Ula.vhd" "" { Text "C:/Users/1363145/Desktop/projetos/Tp1_ula/tp1_Ula.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.281 ns aux_sub\[6\]~26 4 COMB LCCOMB_X31_Y9_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 6.281 ns; Loc. = LCCOMB_X31_Y9_N12; Fanout = 2; COMB Node = 'aux_sub\[6\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { aux_sub[5]~22 aux_sub[6]~26 } "NODE_NAME" } } { "tp1_Ula.vhd" "" { Text "C:/Users/1363145/Desktop/projetos/Tp1_ula/tp1_Ula.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.406 ns aux_sub\[7\]~29 5 COMB LCCOMB_X31_Y9_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 6.406 ns; Loc. = LCCOMB_X31_Y9_N14; Fanout = 2; COMB Node = 'aux_sub\[7\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { aux_sub[6]~26 aux_sub[7]~29 } "NODE_NAME" } } { "tp1_Ula.vhd" "" { Text "C:/Users/1363145/Desktop/projetos/Tp1_ula/tp1_Ula.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.225 ns) 7.526 ns Add0~33 6 COMB LCCOMB_X31_Y14_N28 2 " "Info: 6: + IC(0.895 ns) + CELL(0.225 ns) = 7.526 ns; Loc. = LCCOMB_X31_Y14_N28; Fanout = 2; COMB Node = 'Add0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.120 ns" { aux_sub[7]~29 Add0~33 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.371 ns) 8.457 ns Add0~35 7 COMB LCCOMB_X30_Y15_N16 1 " "Info: 7: + IC(0.560 ns) + CELL(0.371 ns) = 8.457 ns; Loc. = LCCOMB_X30_Y15_N16; Fanout = 1; COMB Node = 'Add0~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.931 ns" { Add0~33 Add0~35 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.154 ns) 9.372 ns Mux1~1 8 COMB LCCOMB_X31_Y14_N26 1 " "Info: 8: + IC(0.761 ns) + CELL(0.154 ns) = 9.372 ns; Loc. = LCCOMB_X31_Y14_N26; Fanout = 1; COMB Node = 'Mux1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.915 ns" { Add0~35 Mux1~1 } "NODE_NAME" } } { "tp1_Ula.vhd" "" { Text "C:/Users/1363145/Desktop/projetos/Tp1_ula/tp1_Ula.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.154 ns) 10.373 ns Mux1~2 9 COMB LCCOMB_X31_Y9_N28 2 " "Info: 9: + IC(0.847 ns) + CELL(0.154 ns) = 10.373 ns; Loc. = LCCOMB_X31_Y9_N28; Fanout = 2; COMB Node = 'Mux1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { Mux1~1 Mux1~2 } "NODE_NAME" } } { "tp1_Ula.vhd" "" { Text "C:/Users/1363145/Desktop/projetos/Tp1_ula/tp1_Ula.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.346 ns) 11.866 ns Equal5~1 10 COMB LCCOMB_X27_Y16_N2 1 " "Info: 10: + IC(1.147 ns) + CELL(0.346 ns) = 11.866 ns; Loc. = LCCOMB_X27_Y16_N2; Fanout = 1; COMB Node = 'Equal5~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { Mux1~2 Equal5~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(1.982 ns) 15.231 ns z_out 11 PIN PIN_B7 0 " "Info: 11: + IC(1.383 ns) + CELL(1.982 ns) = 15.231 ns; Loc. = PIN_B7; Fanout = 0; PIN Node = 'z_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.365 ns" { Equal5~1 z_out } "NODE_NAME" } } { "tp1_Ula.vhd" "" { Text "C:/Users/1363145/Desktop/projetos/Tp1_ula/tp1_Ula.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.710 ns ( 30.92 % ) " "Info: Total cell delay = 4.710 ns ( 30.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.521 ns ( 69.08 % ) " "Info: Total interconnect delay = 10.521 ns ( 69.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.231 ns" { b_in[4] aux_sub[4]~18 aux_sub[5]~22 aux_sub[6]~26 aux_sub[7]~29 Add0~33 Add0~35 Mux1~1 Mux1~2 Equal5~1 z_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.231 ns" { b_in[4] {} b_in[4]~combout {} aux_sub[4]~18 {} aux_sub[5]~22 {} aux_sub[6]~26 {} aux_sub[7]~29 {} Add0~33 {} Add0~35 {} Mux1~1 {} Mux1~2 {} Equal5~1 {} z_out {} } { 0.000ns 0.000ns 4.928ns 0.000ns 0.000ns 0.000ns 0.895ns 0.560ns 0.761ns 0.847ns 1.147ns 1.383ns } { 0.000ns 0.847ns 0.436ns 0.035ns 0.035ns 0.125ns 0.225ns 0.371ns 0.154ns 0.154ns 0.346ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 21:13:55 2024 " "Info: Processing ended: Thu Apr 18 21:13:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
