<!DOCTYPE html>



  


<html class="theme-next pisces use-motion" lang="zh-Hans">
<head>
  <meta charset="UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=edge" />
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1"/>
<meta name="theme-color" content="#222">









<meta http-equiv="Cache-Control" content="no-transform" />
<meta http-equiv="Cache-Control" content="no-siteapp" />
















  
  
  <link href="/lib/fancybox/source/jquery.fancybox.css?v=2.1.5" rel="stylesheet" type="text/css" />







<link href="/lib/font-awesome/css/font-awesome.min.css?v=4.6.2" rel="stylesheet" type="text/css" />

<link href="/css/main.css?v=5.1.4" rel="stylesheet" type="text/css" />


  <link rel="apple-touch-icon" sizes="180x180" href="/images/NingHeChuan.jpg?v=5.1.4">


  <link rel="icon" type="image/png" sizes="32x32" href="/images/NingHeChuan.jpg?v=5.1.4">


  <link rel="icon" type="image/png" sizes="16x16" href="/images/NingHeChuan.jpg?v=5.1.4">


  <link rel="mask-icon" href="/images/NingHeChuan.jpg?v=5.1.4" color="#222">





  <meta name="keywords" content="FPGA,Verilog,ASIC," />










<meta name="description" content="[toc] 其中有错误或笔误的如果发现，请发送至邮箱 ninghechuan@foxmail.com，我会更新改正。 FPGA&amp;ASIC笔面试题船新版本FPGA&amp;ASIC基本开发流程题目：简述ASIC设计流程，并列举出各部分用到的工具。 ASIC开发基本流程芯片架构，考虑芯片定义、工艺、封装 RTL设计，使用Verilog、System Verilog、VHDL进行描述 功能仿真，">
<meta property="og:type" content="article">
<meta property="og:title" content="你要的FPGA&amp;数字前端笔面试题来了">
<meta property="og:url" content="http://yoursite.com/2019/10/03/2019-10-3-%E4%BD%A0%E8%A6%81%E7%9A%84FPGA&%E6%95%B0%E5%AD%97%E5%89%8D%E7%AB%AF%E7%AC%94%E9%9D%A2%E8%AF%95%E9%A2%98%E9%83%BD%E5%9C%A8%E8%BF%99%E5%84%BF%E4%BA%86/index.html">
<meta property="og:site_name" content="NingHeChuan">
<meta property="og:description" content="[toc] 其中有错误或笔误的如果发现，请发送至邮箱 ninghechuan@foxmail.com，我会更新改正。 FPGA&amp;ASIC笔面试题船新版本FPGA&amp;ASIC基本开发流程题目：简述ASIC设计流程，并列举出各部分用到的工具。 ASIC开发基本流程芯片架构，考虑芯片定义、工艺、封装 RTL设计，使用Verilog、System Verilog、VHDL进行描述 功能仿真，">
<meta property="og:image" content="https://user-images.githubusercontent.com/27922538/66123151-f32b9e80-e613-11e9-8071-8c284d1c1dcb.png">
<meta property="og:image" content="https://user-images.githubusercontent.com/27922538/66123296-37b73a00-e614-11e9-81fa-be23f5f418b7.png">
<meta property="og:image" content="https://user-images.githubusercontent.com/27922538/65329707-9b407100-dbeb-11e9-84fa-7bf528bd9f9f.png">
<meta property="og:image" content="https://user-images.githubusercontent.com/27922538/65329705-9aa7da80-dbeb-11e9-89b7-2afc73370176.png">
<meta property="og:image" content="https://user-images.githubusercontent.com/27922538/65329872-f4a8a000-dbeb-11e9-81f9-67f8ba5296b8.png">
<meta property="og:image" content="https://user-images.githubusercontent.com/27922538/65329871-f4a8a000-dbeb-11e9-9f2c-12335712b307.png">
<meta property="og:image" content="https://user-images.githubusercontent.com/27922538/65329870-f4a8a000-dbeb-11e9-9525-2ae23b5e22e9.png">
<meta property="og:image" content="https://user-images.githubusercontent.com/27922538/65329873-f5413680-dbeb-11e9-9670-b1ab3be3c04b.png">
<meta property="og:image" content="https://user-images.githubusercontent.com/27922538/66120042-8c56b700-e60c-11e9-8f78-2c31fd20e515.jpg">
<meta property="og:image" content="https://user-images.githubusercontent.com/27922538/66120045-8d87e400-e60c-11e9-92eb-890fafcad702.jpg">
<meta property="og:image" content="https://user-images.githubusercontent.com/27922538/66120044-8cef4d80-e60c-11e9-85de-957cd9a7cc45.jpg">
<meta property="og:image" content="https://user-images.githubusercontent.com/27922538/66120041-8bbe2080-e60c-11e9-8467-b64172183133.jpg">
<meta property="og:image" content="https://user-images.githubusercontent.com/27922538/66120043-8cef4d80-e60c-11e9-8904-d0d93fa8ad04.jpg">
<meta property="og:image" content="https://user-images.githubusercontent.com/27922538/66120039-8bbe2080-e60c-11e9-884b-bb473a7126c7.jpg">
<meta property="og:image" content="https://user-images.githubusercontent.com/27922538/66120046-8d87e400-e60c-11e9-8538-c561f6bd3d31.jpg">
<meta property="og:image" content="https://user-images.githubusercontent.com/27922538/65330055-5ec14500-dbec-11e9-939c-c021ef1b86fe.png">
<meta property="og:image" content="https://user-images.githubusercontent.com/27922538/65330050-5d901800-dbec-11e9-8ffd-a53a6004267d.png">
<meta property="og:image" content="https://user-images.githubusercontent.com/27922538/65330051-5d901800-dbec-11e9-9c66-d71d0dab6936.png">
<meta property="og:image" content="https://user-images.githubusercontent.com/27922538/77848902-811ac780-71fa-11ea-8842-10740602e8ac.jpg">
<meta property="og:image" content="https://ws1.sinaimg.cn/large/006C4SD7ly1g0f265yv6lj30ol07adg2.jpg">
<meta property="og:image" content="https://user-images.githubusercontent.com/27922538/77848892-7c561380-71fa-11ea-90c0-677807ead59c.png">
<meta property="og:image" content="https://user-images.githubusercontent.com/27922538/77848893-7ceeaa00-71fa-11ea-90da-7c801895588b.png">
<meta property="og:image" content="https://user-images.githubusercontent.com/27922538/77848895-7d874080-71fa-11ea-8966-f384ac706cb2.png">
<meta property="og:image" content="https://user-images.githubusercontent.com/27922538/77848897-7e1fd700-71fa-11ea-967a-cc927f8848bd.png">
<meta property="og:image" content="https://user-images.githubusercontent.com/27922538/77848898-7eb86d80-71fa-11ea-9379-fc802d55b9dd.png">
<meta property="og:image" content="https://user-images.githubusercontent.com/27922538/77848901-7fe99a80-71fa-11ea-8ca6-9be9e5850f9f.png">
<meta property="og:image" content="https://user-images.githubusercontent.com/27922538/77848886-7829f600-71fa-11ea-9cba-71ed5b0d2a58.jpg">
<meta property="og:image" content="https://user-images.githubusercontent.com/27922538/65330473-35ed7f80-dbed-11e9-9b54-63d3e5582b84.png">
<meta property="og:image" content="https://user-images.githubusercontent.com/27922538/65330474-35ed7f80-dbed-11e9-89e1-d2aab35d695d.png">
<meta property="og:image" content="https://user-images.githubusercontent.com/27922538/69901051-f5616d80-13b6-11ea-98e2-196551e969e5.png">
<meta property="og:image" content="h:%5CTemp%5CTypora%5C%E5%BE%AE%E4%BF%A1%E5%85%AC%E4%BC%97%E5%8F%B7%E4%BA%8C%E7%BB%B4%E7%A0%81.jpg">
<meta property="og:image" content="h:%5CTemp%5CTypora%5C%E5%BC%80%E6%BA%90Verilog%E7%9F%A5%E8%AF%86%E6%98%9F%E7%90%83%E6%B5%B7%E6%8A%A5.jpg">
<meta property="og:image" content="h:%5CTemp%5CTypora%5C%E7%9F%A5%E8%AF%86%E6%98%9F%E7%90%83%E6%B5%B7%E6%8A%A5.jpg">
<meta property="article:published_time" content="2019-10-02T16:00:00.000Z">
<meta property="article:modified_time" content="2020-04-21T13:09:48.000Z">
<meta property="article:author" content="NingHeChuan">
<meta property="article:tag" content="FPGA">
<meta property="article:tag" content="Verilog">
<meta property="article:tag" content="ASIC">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://user-images.githubusercontent.com/27922538/66123151-f32b9e80-e613-11e9-8071-8c284d1c1dcb.png">



<script type="text/javascript" id="hexo.configurations">
  var NexT = window.NexT || {};
  var CONFIG = {
    root: '/',
    scheme: 'Pisces',
    version: '5.1.4',
    sidebar: {"position":"right","display":"always","offset":12,"b2t":false,"scrollpercent":false,"onmobile":false},
    fancybox: true,
    tabs: true,
    motion: {"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}},
    duoshuo: {
      userId: '0',
      author: '博主'
    },
    algolia: {
      applicationID: '',
      apiKey: '',
      indexName: '',
      hits: {"per_page":10},
      labels: {"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}
    }
  };
</script>



  <link rel="canonical" href="http://yoursite.com/2019/10/03/2019-10-3-你要的FPGA&数字前端笔面试题都在这儿了/"/>





<script async src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
<script>
  (adsbygoogle = window.adsbygoogle || []).push({
    google_ad_client: "ca-pub-7479026399840953",
    enable_page_level_ads: true
  });
</script>
  <title>你要的FPGA&数字前端笔面试题来了 | NingHeChuan</title>
  








<meta name="generator" content="Hexo 4.2.1"></head>

<body itemscope itemtype="http://schema.org/WebPage" lang="zh-Hans">

  
  
    
  

  <div class="container sidebar-position-right page-post-detail">
    <div class="headband"></div>	

    <header id="header" class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-wrapper">
  <div class="site-meta ">
    

    <div class="custom-logo-site-title">
      <a href="/"  class="brand" rel="start">
        <span class="logo-line-before"><i></i></span>
        <span class="site-title">NingHeChuan</span>
        <span class="logo-line-after"><i></i></span>
      </a>
    </div>
      
        <p class="site-subtitle">一个硅农的进阶之路</p>
      
  </div>

  <div class="site-nav-toggle">
    <button>
      <span class="btn-bar"></span>
      <span class="btn-bar"></span>
      <span class="btn-bar"></span>
    </button>
  </div>
</div>

<nav class="site-nav">
  

  
    <ul id="menu" class="menu">
      
        
        <li class="menu-item menu-item-home">
          <a href="/%20" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-home"></i> <br />
            
            首页
          </a>
        </li>
      
        
        <li class="menu-item menu-item-about">
          <a href="/about/%20" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-user"></i> <br />
            
            关于
          </a>
        </li>
      
        
        <li class="menu-item menu-item-tags">
          <a href="/tags/%20" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-tags"></i> <br />
            
            标签
          </a>
        </li>
      
        
        <li class="menu-item menu-item-categories">
          <a href="/categories/%20" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-th"></i> <br />
            
            分类
          </a>
        </li>
      
        
        <li class="menu-item menu-item-archives">
          <a href="/archives/%20" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-archive"></i> <br />
            
            归档
          </a>
        </li>
      
        
        <li class="menu-item menu-item-commonweal">
          <a href="/404.html%20" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-heartbeat"></i> <br />
            
            公益404
          </a>
        </li>
      

      
        <li class="menu-item menu-item-search">
          
            <a href="javascript:;" class="popup-trigger">
          
            
              <i class="menu-item-icon fa fa-search fa-fw"></i> <br />
            
            搜索
          </a>
        </li>
      
    </ul>
  

  
    <div class="site-search">
      
  <div class="popup search-popup local-search-popup">
  <div class="local-search-header clearfix">
    <span class="search-icon">
      <i class="fa fa-search"></i>
    </span>
    <span class="popup-btn-close">
      <i class="fa fa-times-circle"></i>
    </span>
    <div class="local-search-input-wrapper">
      <input autocomplete="off"
             placeholder="搜索..." spellcheck="false"
             type="text" id="local-search-input">
    </div>
  </div>
  <div id="local-search-result"></div>
</div>



    </div>
  
</nav>

<script async src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
<script>
  (adsbygoogle = window.adsbygoogle || []).push({
    google_ad_client: "ca-pub-7479026399840953",
    enable_page_level_ads: true
  });
</script>
 </div>
    </header>

    <main id="main" class="main">
      <div class="main-inner">
        <div class="content-wrap">
          <div id="content" class="content">
            

  <div id="posts" class="posts-expand">
    

  

  
  
  

  <article class="post post-type-normal" itemscope itemtype="http://schema.org/Article">
  
  
  
  <div class="post-block">
    <link itemprop="mainEntityOfPage" href="http://yoursite.com/2019/10/03/2019-10-3-%E4%BD%A0%E8%A6%81%E7%9A%84FPGA&%E6%95%B0%E5%AD%97%E5%89%8D%E7%AB%AF%E7%AC%94%E9%9D%A2%E8%AF%95%E9%A2%98%E9%83%BD%E5%9C%A8%E8%BF%99%E5%84%BF%E4%BA%86/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="name" content="NingHeChuan">
      <meta itemprop="description" content="">
      <meta itemprop="image" content="/images/NingHeChuan.jpg">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="NingHeChuan">
    </span>

    
      <header class="post-header">

        
        
          <h1 class="post-title" itemprop="name headline">你要的FPGA&数字前端笔面试题来了</h1>
        

        <div class="post-meta">
          <span class="post-time">
		  
            <i class="fa fa-thumb-tack"></i>
            <font color=7D26CD>置顶</font>
            <span class="post-meta-divider">|</span>
          
		  
            
              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              
                <span class="post-meta-item-text">发表于</span>
              
              <time title="创建于" itemprop="dateCreated datePublished" datetime="2019-10-03T00:00:00+08:00">
                2019-10-03
              </time>
            

            

            
          </span>

          

          
            
          

          
          

          

          

          

        </div>
      </header>
    

    
    
    
    <div class="post-body" itemprop="articleBody">

      
      

      
        <p>[toc]</p>
<p>其中有错误或笔误的如果发现，请发送至邮箱</p>
<p><a href="mailto:ninghechuan@foxmail.com">ninghechuan@foxmail.com</a>，我会更新改正。</p>
<h1 id="FPGA-amp-ASIC笔面试题船新版本"><a href="#FPGA-amp-ASIC笔面试题船新版本" class="headerlink" title="FPGA&amp;ASIC笔面试题船新版本"></a>FPGA&amp;ASIC笔面试题船新版本</h1><h2 id="FPGA-amp-ASIC基本开发流程"><a href="#FPGA-amp-ASIC基本开发流程" class="headerlink" title="FPGA&amp;ASIC基本开发流程"></a>FPGA&amp;ASIC基本开发流程</h2><h3 id="题目：简述ASIC设计流程，并列举出各部分用到的工具。"><a href="#题目：简述ASIC设计流程，并列举出各部分用到的工具。" class="headerlink" title="题目：简述ASIC设计流程，并列举出各部分用到的工具。"></a>题目：简述ASIC设计流程，并列举出各部分用到的工具。</h3><p><img src="https://user-images.githubusercontent.com/27922538/66123151-f32b9e80-e613-11e9-8071-8c284d1c1dcb.png" alt="绘1"></p>
<h4 id="ASIC开发基本流程"><a href="#ASIC开发基本流程" class="headerlink" title="ASIC开发基本流程"></a>ASIC开发基本流程</h4><p><strong>芯片架构</strong>，考虑芯片定义、工艺、封装</p>
<p><strong>RTL设计</strong>，使用Verilog、System Verilog、VHDL进行描述</p>
<p><strong>功能仿真</strong>，理想情况下的仿真</p>
<p><strong>验证</strong>，UVM验证方法学、FPGA原型验证</p>
<p><strong>综合</strong>，逻辑综合，将描述的RTL代码映射到基本逻辑单元门、触发器上</p>
<p><strong>DFT技术</strong>，插入扫描链</p>
<p><strong>等价性检查</strong>，使用形式验证技术</p>
<p><strong>STA</strong>，静态时序分析</p>
<p><strong>布局规划</strong>，保证没有太多的内部交互，避免布线上的拥堵和困扰</p>
<p><strong>时钟树综合</strong>，均匀地分配时钟，减少设计中不同部分间的时钟偏移</p>
<p><strong>DRC</strong>，设计规则检查</p>
<p><strong>LVS</strong>，布线图和原理图进行比较</p>
<p><strong>生成GDSII</strong></p>
<p>这整个流程称为RTL2GDSII，利用GDSII来生产芯片的过程称作流片（Tapeout），以上是一个Fabless公司的简易设计流程，最后将GDSII送至Foundry生产芯片。</p>
<h3 id="题目：简述FPGA的开发流程。"><a href="#题目：简述FPGA的开发流程。" class="headerlink" title="题目：简述FPGA的开发流程。"></a>题目：简述FPGA的开发流程。</h3><p><img src="https://user-images.githubusercontent.com/27922538/66123296-37b73a00-e614-11e9-81fa-be23f5f418b7.png" alt="绘图1"></p>
<h4 id="FPGA开发基本流程"><a href="#FPGA开发基本流程" class="headerlink" title="FPGA开发基本流程"></a>FPGA开发基本流程</h4><p><strong>系统规划</strong>，系统功能，功能模块划分</p>
<p><strong>RTL设计</strong>，使用Verilog、System Verilog、VHDL进行描述</p>
<p><strong>功能仿真</strong>，理想情况下的仿真</p>
<p><strong>综合、编译、布局布线</strong>，FPGA厂商自带工具完成</p>
<p><strong>时序仿真</strong>，时序分析约束</p>
<p><strong>板级验证</strong></p>
<h3 id="题目：名词解释："><a href="#题目：名词解释：" class="headerlink" title="题目：名词解释："></a>题目：名词解释：</h3><p>ROM：<strong>R</strong>ead <strong>O</strong>nly <strong>M</strong>emory，只读存储器，手机、计算机等设备的存储器，但现在的所说的ROM不只是Read Only了，也是可以写入的。</p>
<p>RAM：<strong>R</strong>andom <strong>A</strong>ccess <strong>M</strong>emory，随机存取存储器，手机、计算机的运行内存。</p>
<p>SRAM：<strong>S</strong>tatic <strong>R</strong>andom-<strong>A</strong>ccess <strong>M</strong>emory，静态随机存取存储器，只要供电数据就会保持，但断电数据就会消失，也被称为Volatile Memory</p>
<p>DRAM：<strong>D</strong>ynamic <strong>R</strong>andom <strong>A</strong>ccess <strong>M</strong>emory，动态随机存储器，主要原理是利用电容存储电荷的多少来代表一个bit是0还是1，由于晶体管的漏电电流现象，电容会放电，所以要周期性的给电容充电，叫刷新。SRAM不需要刷新也会保持数据丢失，但是两者断电后数据都会消失，称为Volatile Memory</p>
<p>SDRAM：<strong>S</strong>ynchronous <strong>D</strong>ynamic <strong>R</strong>andom <strong>A</strong>ccess <strong>M</strong>emory，同步动态随机存储器，同步写入和读出数据的DRAM。</p>
<p>EEPROM：<strong>E</strong>lectrically <strong>E</strong>rasable <strong>P</strong>rogrammable <strong>R</strong>ead <strong>O</strong>nly <strong>M</strong>emory，电可擦除可编程只读存储器，</p>
<p>DDR：<strong>D</strong>ouble <strong>D</strong>ata <strong>S</strong>ynchronous <strong>D</strong>ynamic <strong>R</strong>andom <strong>A</strong>ccess <strong>M</strong>emory，双倍速率同步动态随机存储器，双倍速率传输的SDRAM，在时钟的上升沿和下降沿都可以进行数据传输。我们电脑的内存条都是DDR芯片。</p>
<p>FLASH： Flash Memory，闪存，非易失性固态存储，如制成内存卡或U盘。</p>
<h2 id="数字电路基础"><a href="#数字电路基础" class="headerlink" title="数字电路基础"></a>数字电路基础</h2><h3 id="题目：bit-byte-word-dword-qword的区别"><a href="#题目：bit-byte-word-dword-qword的区别" class="headerlink" title="题目：bit, byte, word, dword, qword的区别"></a>题目：bit, byte, word, dword, qword的区别</h3><p>1byte = 8bit</p>
<p>1word = 2byte = 16bit</p>
<p>1dword = 2word = 4byte  = 32bit</p>
<p>1qword = 2dword = 4word = 8byte = 64bit</p>
<h3 id="题目：什么是原码，反码，补码，符号-数值码。以8bit为例，给出各自表示的数值范围"><a href="#题目：什么是原码，反码，补码，符号-数值码。以8bit为例，给出各自表示的数值范围" class="headerlink" title="题目：什么是原码，反码，补码，符号-数值码。以8bit为例，给出各自表示的数值范围"></a>题目：什么是原码，反码，补码，符号-数值码。以8bit为例，给出各自表示的数值范围</h3><p>原码：符号位+真值，最高位表示符号位，以8bit为例。</p>
<p>[+3]原 = 0000_0011</p>
<p>[-3]原 = 1000_0011</p>
<p>表示范围：-127到+127</p>
<p>原码中0000和1000都表示0。</p>
<p>反码：正数的反码是它本身，负数的反码将原码除符号位外逐位取反。以8bit为例。</p>
<p>[+3]原 = [0000_0011]原 = [0000_0011]反</p>
<p>[-3]原 = [1000_0011]原 = [1111_1100]反</p>
<p>表示范围：-127到+127</p>
<p>反码中0000_0000和1111_1111都表示0。</p>
<p>补码：正数的补码是它本身，负数的补码将原码除符号位外逐位取反再加1。以8bit为例。</p>
<p>[+3]原 = [0000_0011]原 = [0000_0011]反 = [0000_0011]补</p>
<p>[-3]原 = [1000_0011]原 = [1111_1100]反 = [1111_1101]补</p>
<p>表示范围：-128到+127</p>
<p>补码中0的表示只有一种形式，即0000_0000，1000_0000表示-128。</p>
<p>以上是有符号数，对于无符号数来说都是来表示整数，其原码、反码、补码都是其本身。</p>
<p>更详细解释可参考维基百科。</p>
<p><a href="https://zh.wikipedia.org/wiki/有符號數處理" target="_blank" rel="noopener">https://zh.wikipedia.org/wiki/%E6%9C%89%E7%AC%A6%E8%99%9F%E6%95%B8%E8%99%95%E7%90%86</a></p>
<h3 id="题目：数制转换"><a href="#题目：数制转换" class="headerlink" title="题目：数制转换"></a>题目：数制转换</h3><p>R进制数转换为十进制数：按权展开，相加</p>
<p>十进制数转化为R进制数：整数部分，除R取余法，除到商为0为止。小数部分，乘R取整法，乘到积为0为止。</p>
<p>二进制数转化八进制数：三位一组，整数部分左边补0，小数部分右边补0。反之亦然。</p>
<p>二进制数转化十六进制数：四位一组，整数部分左边补0，小数部分右边补0。反之亦然。</p>
<p>127 -127 127.375 -127.375  十进制数转化为R进制数：整数部分，除R取余法，除到商为0为止。小数部分，乘R取整法，乘到积为1为止。  </p>
<p>127 = 0111_1111 </p>
<p>-127 = 1111_1111 </p>
<p>127.375 = 0111_1111.011 </p>
<p>-127.375 = 1111_1111.011</p>
<h3 id="题目：逻辑函数及其化简"><a href="#题目：逻辑函数及其化简" class="headerlink" title="题目：逻辑函数及其化简"></a>题目：逻辑函数及其化简</h3><p>公式法</p>
<p>卡诺图法</p>
<h3 id="题目：什么是冒险和竞争，如何消除？"><a href="#题目：什么是冒险和竞争，如何消除？" class="headerlink" title="题目：什么是冒险和竞争，如何消除？"></a>题目：什么是冒险和竞争，如何消除？</h3><p>下面这个电路，使用了两个逻辑门，一个非门和一个与门，本来在理想情况下F的输出应该是一直稳定的0输出，但是实际上每个门电路从输入到输出是一定会有时间延迟的，这个时间通常叫做电路的开关延迟。而且制作工艺、门的种类甚至制造时微小的工艺偏差，都会引起这个开关延迟时间的变化。</p>
<p><img src="https://user-images.githubusercontent.com/27922538/65329707-9b407100-dbeb-11e9-84fa-7bf528bd9f9f.png" alt="冒险"></p>
<p><img src="https://user-images.githubusercontent.com/27922538/65329705-9aa7da80-dbeb-11e9-89b7-2afc73370176.png" alt="竞争"></p>
<p>实际上如果算上逻辑门的延迟的话，那么F最后就会产生毛刺。信号由于经由不同路径传输达到某一汇合点的时间有先有后的现象，就称之为竞争，由于竞争现象所引起的电路输出发生瞬间错误的现象，就称之为冒险，FPGA设计中最简单的避免方法是尽量使用时序逻辑同步输入输出。</p>
<ul>
<li>加滤波电容，消除毛刺的影响</li>
<li>加选通信号，避开毛刺</li>
<li>增加冗余项，消除逻辑冒险。</li>
</ul>
<h3 id="题目：设计一个2-4译码器。"><a href="#题目：设计一个2-4译码器。" class="headerlink" title="题目：设计一个2-4译码器。"></a>题目：设计一个2-4译码器。</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Decode_2_4(</span><br><span class="line">    <span class="keyword">input</span>       [<span class="number">1</span>:<span class="number">0</span>]   indata,</span><br><span class="line">    <span class="keyword">input</span>               enable_n,</span><br><span class="line">	<span class="comment">//output  reg [3:0]   outdata</span></span><br><span class="line">	<span class="keyword">output</span>      [<span class="number">3</span>:<span class="number">0</span>]   outdata</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment">always @(*)begin</span></span><br><span class="line"><span class="comment">    if(enable_n == 1'b1)</span></span><br><span class="line"><span class="comment">        outdata = 4'b1111;</span></span><br><span class="line"><span class="comment">    else begin</span></span><br><span class="line"><span class="comment">        case(indata)</span></span><br><span class="line"><span class="comment">        2'b00: outdata = 4'b1110;</span></span><br><span class="line"><span class="comment">        2'b01: outdata = 4'b1101;</span></span><br><span class="line"><span class="comment">        2'b10: outdata = 4'b1011;</span></span><br><span class="line"><span class="comment">        2'b11: outdata = 4'b0111;</span></span><br><span class="line"><span class="comment">        endcase</span></span><br><span class="line"><span class="comment">    end</span></span><br><span class="line"><span class="comment">end</span></span><br><span class="line"><span class="comment">*/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span>  outdata[<span class="number">3</span>] = ~(indata[<span class="number">1</span>] &amp; indata[<span class="number">0</span>] &amp; ~enable_n);</span><br><span class="line"><span class="keyword">assign</span>  outdata[<span class="number">2</span>] = ~(indata[<span class="number">1</span>] &amp; ~indata[<span class="number">0</span>] &amp; ~enable_n);</span><br><span class="line"><span class="keyword">assign</span>  outdata[<span class="number">1</span>] = ~(~indata[<span class="number">1</span>] &amp; indata[<span class="number">0</span>] &amp; ~enable_n);</span><br><span class="line"><span class="keyword">assign</span>  outdata[<span class="number">0</span>] = ~(~indata[<span class="number">1</span>] &amp; ~indata[<span class="number">0</span>] &amp; ~enable_n);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>



<h3 id="题目：设计BCD译码器，输入0-9。"><a href="#题目：设计BCD译码器，输入0-9。" class="headerlink" title="题目：设计BCD译码器，输入0~9。"></a>题目：设计BCD译码器，输入0~9。</h3><p>BCD译码器也称为4-10线译码器  </p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Decode_4_10(</span><br><span class="line">    <span class="keyword">input</span>   [<span class="number">3</span>:<span class="number">0</span>]   indata,</span><br><span class="line">    <span class="comment">//output reg [9:0]   outdata</span></span><br><span class="line">    <span class="keyword">output</span>   [<span class="number">9</span>:<span class="number">0</span>]   outdata</span><br><span class="line">    );</span><br><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment">always @(*)begin</span></span><br><span class="line"><span class="comment">    case(indata)</span></span><br><span class="line"><span class="comment">    4'b0000: outdata = 10'b1111_1111_10;</span></span><br><span class="line"><span class="comment">    4'b0001: outdata = 10'b1111_1111_01;</span></span><br><span class="line"><span class="comment">    4'b0010: outdata = 10'b1111_1110_11;</span></span><br><span class="line"><span class="comment">    4'b0011: outdata = 10'b1111_1101_11;</span></span><br><span class="line"><span class="comment">    4'b0100: outdata = 10'b1111_1011_11;</span></span><br><span class="line"><span class="comment">    4'b0101: outdata = 10'b1111_0111_11;</span></span><br><span class="line"><span class="comment">    4'b0110: outdata = 10'b1110_1111_11;</span></span><br><span class="line"><span class="comment">    4'b0111: outdata = 10'b1101_1111_11;</span></span><br><span class="line"><span class="comment">    4'b1000: outdata = 10'b1011_1111_11;</span></span><br><span class="line"><span class="comment">    4'b1001: outdata = 10'b0111_1111_11;</span></span><br><span class="line"><span class="comment">    default: outdata = 10'b1111_1111_11;</span></span><br><span class="line"><span class="comment">    endcase</span></span><br><span class="line"><span class="comment">end</span></span><br><span class="line"><span class="comment">*/</span></span><br><span class="line"><span class="keyword">assign</span> outdata[<span class="number">0</span>] = ~(~indata[<span class="number">3</span>] &amp; ~indata[<span class="number">2</span>] &amp; ~indata[<span class="number">1</span>] &amp; ~indata[<span class="number">0</span>]);</span><br><span class="line"><span class="keyword">assign</span> outdata[<span class="number">1</span>] = ~(~indata[<span class="number">3</span>] &amp; ~indata[<span class="number">2</span>] &amp; ~indata[<span class="number">1</span>] &amp; indata[<span class="number">0</span>]);</span><br><span class="line"><span class="keyword">assign</span> outdata[<span class="number">2</span>] = ~(~indata[<span class="number">3</span>] &amp; ~indata[<span class="number">2</span>] &amp; indata[<span class="number">1</span>]  &amp; ~indata[<span class="number">0</span>]);</span><br><span class="line"><span class="keyword">assign</span> outdata[<span class="number">3</span>] = ~(~indata[<span class="number">3</span>] &amp; ~indata[<span class="number">2</span>] &amp; indata[<span class="number">1</span>]  &amp; indata[<span class="number">0</span>]);</span><br><span class="line"><span class="keyword">assign</span> outdata[<span class="number">4</span>] = ~(~indata[<span class="number">3</span>] &amp; indata[<span class="number">2</span>]  &amp; ~indata[<span class="number">1</span>] &amp; ~indata[<span class="number">0</span>]);</span><br><span class="line"><span class="keyword">assign</span> outdata[<span class="number">5</span>] = ~(~indata[<span class="number">3</span>] &amp; indata[<span class="number">2</span>]  &amp; ~indata[<span class="number">1</span>] &amp; indata[<span class="number">0</span>]);</span><br><span class="line"><span class="keyword">assign</span> outdata[<span class="number">6</span>] = ~(~indata[<span class="number">3</span>] &amp; indata[<span class="number">2</span>]  &amp; indata[<span class="number">1</span>]  &amp; ~indata[<span class="number">0</span>]);</span><br><span class="line"><span class="keyword">assign</span> outdata[<span class="number">7</span>] = ~(~indata[<span class="number">3</span>] &amp; indata[<span class="number">2</span>]  &amp; indata[<span class="number">1</span>]  &amp; indata[<span class="number">0</span>]);</span><br><span class="line"><span class="keyword">assign</span> outdata[<span class="number">8</span>] = ~(indata[<span class="number">3</span>]  &amp; ~indata[<span class="number">2</span>] &amp; ~indata[<span class="number">1</span>] &amp; ~indata[<span class="number">0</span>]);</span><br><span class="line"><span class="keyword">assign</span> outdata[<span class="number">9</span>] = ~(indata[<span class="number">3</span>]  &amp; ~indata[<span class="number">2</span>] &amp; ~indata[<span class="number">1</span>] &amp; indata[<span class="number">0</span>]);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="题目：MOS逻辑门"><a href="#题目：MOS逻辑门" class="headerlink" title="题目：MOS逻辑门"></a>题目：MOS逻辑门</h3><p>与非门：上并下串（上为PMOS，下为NMOS）</p>
<p><img src="https://user-images.githubusercontent.com/27922538/65329872-f4a8a000-dbeb-11e9-81f9-67f8ba5296b8.png" alt="与非门"></p>
<p>或非门：上串下并</p>
<p><img src="https://user-images.githubusercontent.com/27922538/65329871-f4a8a000-dbeb-11e9-9f2c-12335712b307.png" alt="或非门"></p>
<p>反相器</p>
<p><img src="https://user-images.githubusercontent.com/27922538/65329870-f4a8a000-dbeb-11e9-9525-2ae23b5e22e9.png" alt="反相器"></p>
<h3 id="题目：用D触发器带同步高置数和异步高复位端的二分频的电路，画出逻辑电路，Verilog描述。"><a href="#题目：用D触发器带同步高置数和异步高复位端的二分频的电路，画出逻辑电路，Verilog描述。" class="headerlink" title="题目：用D触发器带同步高置数和异步高复位端的二分频的电路，画出逻辑电路，Verilog描述。"></a>题目：用D触发器带同步高置数和异步高复位端的二分频的电路，画出逻辑电路，Verilog描述。</h3><p><img src="https://user-images.githubusercontent.com/27922538/65329873-f5413680-dbeb-11e9-9670-b1ab3be3c04b.png" alt="D触发器"></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span>     Q;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> rst)<span class="keyword">begin</span></span><br><span class="line"><span class="keyword">if</span>(rst == <span class="number">1'b1</span>)</span><br><span class="line">   Q &lt;= <span class="number">1'b0</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">else</span> <span class="keyword">if</span>(set == <span class="number">1'b1</span>)</span><br><span class="line">   Q &lt;= <span class="number">1'b1</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">else</span> </span><br><span class="line">   Q &lt;= ~Q;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>



<h3 id="题目：CMOS反相器的功耗主要包括哪几部分？分别与哪些因素相关？"><a href="#题目：CMOS反相器的功耗主要包括哪几部分？分别与哪些因素相关？" class="headerlink" title="题目：CMOS反相器的功耗主要包括哪几部分？分别与哪些因素相关？"></a>题目：CMOS反相器的功耗主要包括哪几部分？分别与哪些因素相关？</h3><p>$$<br>P_{Total} = P_{dynamic} + P_{short} + P_{leakage}<br>$$</p>
<ul>
<li>P_dynamic 是电路翻转产生的<strong>动态功耗</strong></li>
<li>P_short是P管和N管同时导通时产生的<strong>短路功耗</strong></li>
<li>P_leakage 是由扩散区和衬底之间的反向偏置漏电流引起的<strong>静态功耗</strong></li>
</ul>
<p>静态功耗：CMOS反相器在静态时，P、N管只有一个导通。由于没有Vdd到GND的直流桐庐，所以CMOS的静态功耗应该等于零。但实际上，由于扩散区和衬底的PN结上存在反向漏电流，所以会产生静态功耗。</p>
<p>短路功耗：CMOS电路在“0”和“1”的转换过程中，P、N管会同时导通，产生一个由Vdd到VSS窄脉冲电流，由此引起功耗</p>
<p>动态功耗：C_L 这个CMOS反相器的输出负载电容，由NMOS和PMOS晶体管的漏扩散电容、连线电容和扇出门的输入电容组成。</p>
<h3 id="题目：transition-time-propagation-delay等参数的定义"><a href="#题目：transition-time-propagation-delay等参数的定义" class="headerlink" title="题目：transition time, propagation delay等参数的定义"></a>题目：transition time, propagation delay等参数的定义</h3><p><img src="https://user-images.githubusercontent.com/27922538/66120042-8c56b700-e60c-11e9-8f78-2c31fd20e515.jpg" alt="传输延迟"></p>
<p>Transition Time（转换时间）：输入和输出信号，上升时间：从10%Vdd上升到90%Vdd的时间，下降时间L从90%Vdd下降到10%Vdd的时间。上升时间和下降时间统称为Transition Time。</p>
<p><img src="https://user-images.githubusercontent.com/27922538/66120045-8d87e400-e60c-11e9-92eb-890fafcad702.jpg" alt="转换时间"></p>
<p>Propagation Delay（传播延时）：在输入信号变化到超过50%Vdd到输出信号变化到超过50%Vdd之间的时间。</p>
<p>Timing constraints include: setup time, hold time, recovery time, and minimum pulse width.</p>
<p><img src="https://user-images.githubusercontent.com/27922538/66120044-8cef4d80-e60c-11e9-85de-957cd9a7cc45.jpg" alt="建立时间"></p>
<p>在时钟沿来临前，输入信号的变化超过50%Vdd的时间到时钟变化超过50%Vdd的时间中，输入信号保持稳定的最小时间。</p>
<p><img src="https://user-images.githubusercontent.com/27922538/66120041-8bbe2080-e60c-11e9-8467-b64172183133.jpg" alt="保持时间"></p>
<p>在时钟沿来临后，输入信号的变化超过50%Vdd的时间到时钟变化超过50%Vdd的时间中，输入信号保持稳定的最小时间。</p>
<p><img src="https://user-images.githubusercontent.com/27922538/66120043-8cef4d80-e60c-11e9-8904-d0d93fa8ad04.jpg" alt="覆盖时间"></p>
<p>复位或者置位信号变化超过50%Vdd的时间到时钟变化超过50%Vdd的时间中，时钟沿来临的前最小时间，保证复位或置位完成。</p>
<p><img src="https://user-images.githubusercontent.com/27922538/66120039-8bbe2080-e60c-11e9-884b-bb473a7126c7.jpg" alt="removal时间"></p>
<p>复位或者置位信号变化超过50%Vdd的时间到时钟变化超过50%Vdd的时间中，时钟沿来临的后最小时间，保证置位或复位完成。</p>
<p><img src="https://user-images.githubusercontent.com/27922538/66120046-8d87e400-e60c-11e9-8538-c561f6bd3d31.jpg" alt="最小脉冲宽度"></p>
<p>最小脉冲宽度就是信号上升沿变化超过50%Vdd到下降沿变化低于50%Vdd时，测量高电平的最小脉冲宽度，低电平最小宽度同理。</p>
<p>个人认为不能保证各个时间参数，可能会产生亚稳态。</p>
<h3 id="题目：ASIC中低功耗的设计方法和思路（不适用于FPGA）"><a href="#题目：ASIC中低功耗的设计方法和思路（不适用于FPGA）" class="headerlink" title="题目：ASIC中低功耗的设计方法和思路（不适用于FPGA）"></a>题目：ASIC中低功耗的设计方法和思路（不适用于FPGA）</h3><ul>
<li>合理规划芯片的工作模式，通过功耗管理模块控制芯片各模块的Clock，Reset起到控制功耗的目的。</li>
<li>门控时钟（Clockgateing）：有效降低动态功耗</li>
<li>多电压供电：通过控制模块的电压来降低功耗</li>
<li>多阈值电压</li>
</ul>
<h3 id="题目：输入一个8bit数，输出其中1的个数。如果只能使用1bit全加器，最少需要几个？"><a href="#题目：输入一个8bit数，输出其中1的个数。如果只能使用1bit全加器，最少需要几个？" class="headerlink" title="题目：输入一个8bit数，输出其中1的个数。如果只能使用1bit全加器，最少需要几个？"></a>题目：输入一个8bit数，输出其中1的个数。如果只能使用1bit全加器，最少需要几个？</h3><p>7个1bit全加器</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> number_one(</span><br><span class="line">    <span class="keyword">input</span>           clk,</span><br><span class="line">    <span class="keyword">input</span>           rst_n,</span><br><span class="line">    <span class="keyword">input</span>   [<span class="number">7</span>:<span class="number">0</span>]   din,</span><br><span class="line">    <span class="keyword">output</span>  [<span class="number">3</span>:<span class="number">0</span>]   num_one</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>]  sum0;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>]  sum1;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>]  sum2;</span><br><span class="line"></span><br><span class="line">full_adder_one u0(</span><br><span class="line">    <span class="variable">.dina</span>       (din[<span class="number">0</span>]),</span><br><span class="line">    <span class="variable">.dinb</span>       (din[<span class="number">1</span>]),</span><br><span class="line">    <span class="variable">.cin</span>        (din[<span class="number">2</span>]),</span><br><span class="line">    <span class="variable">.sum</span>        (sum0[<span class="number">0</span>]),</span><br><span class="line">    <span class="variable">.cout</span>       (sum0[<span class="number">1</span>])</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">full_adder_one u1(</span><br><span class="line">    <span class="variable">.dina</span>       (din[<span class="number">3</span>]),</span><br><span class="line">    <span class="variable">.dinb</span>       (din[<span class="number">4</span>]),</span><br><span class="line">    <span class="variable">.cin</span>        (din[<span class="number">5</span>]),</span><br><span class="line">    <span class="variable">.sum</span>        (sum1[<span class="number">0</span>]),</span><br><span class="line">    <span class="variable">.cout</span>       (sum1[<span class="number">1</span>])</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">adder2 u3(</span><br><span class="line">    <span class="variable">.dina</span>       (sum0),</span><br><span class="line">    <span class="variable">.dinb</span>       (sum1),</span><br><span class="line">    <span class="variable">.cin</span>        (din[<span class="number">6</span>]),</span><br><span class="line">    <span class="variable">.sum</span>        (sum2[<span class="number">1</span>:<span class="number">0</span>]),</span><br><span class="line">    <span class="variable">.cout</span>       (sum2[<span class="number">2</span>])</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">adder3 u2(</span><br><span class="line">    <span class="variable">.dina</span>       (sum2),</span><br><span class="line">    <span class="variable">.dinb</span>       (<span class="number">0</span>),</span><br><span class="line">    <span class="variable">.cin</span>        (din[<span class="number">7</span>]),</span><br><span class="line">    <span class="variable">.sum</span>        (num_one[<span class="number">2</span>:<span class="number">0</span>]),</span><br><span class="line">    <span class="variable">.cout</span>       (num_one[<span class="number">3</span>])</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> full_adder_one(</span><br><span class="line">	<span class="keyword">input</span> 	dina,</span><br><span class="line">    <span class="keyword">input</span> 	dinb,</span><br><span class="line">    <span class="keyword">input</span> 	cin,</span><br><span class="line">    <span class="keyword">output</span> 	sum,</span><br><span class="line">    <span class="keyword">output</span> 	cout</span><br><span class="line">);</span><br><span class="line">    </span><br><span class="line"><span class="keyword">assign</span> &#123;cout, sum&#125; = dina + dinb + cin;</span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span> </span><br><span class="line">    <span class="keyword">module</span> adder2(</span><br><span class="line">    <span class="keyword">input</span>   [<span class="number">1</span>:<span class="number">0</span>]   dina,</span><br><span class="line">    <span class="keyword">input</span>   [<span class="number">1</span>:<span class="number">0</span>]   dinb,</span><br><span class="line">    <span class="keyword">input</span>           cin,</span><br><span class="line">    <span class="keyword">output</span>  [<span class="number">1</span>:<span class="number">0</span>]   sum,</span><br><span class="line">    <span class="keyword">output</span>          cout</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> co;</span><br><span class="line"></span><br><span class="line">full_adder_one u0(</span><br><span class="line">    <span class="variable">.dina</span>       (dina[<span class="number">0</span>]),</span><br><span class="line">    <span class="variable">.dinb</span>       (dinb[<span class="number">0</span>]),</span><br><span class="line">    <span class="variable">.cin</span>        (cin),</span><br><span class="line">    <span class="variable">.sum</span>        (sum[<span class="number">0</span>]),</span><br><span class="line">    <span class="variable">.cout</span>       (co)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">full_adder_one u1(</span><br><span class="line">    <span class="variable">.dina</span>       (dina[<span class="number">1</span>]),</span><br><span class="line">    <span class="variable">.dinb</span>       (dinb[<span class="number">1</span>]),</span><br><span class="line">    <span class="variable">.cin</span>        (co),</span><br><span class="line">    <span class="variable">.sum</span>        (sum[<span class="number">1</span>]),</span><br><span class="line">    <span class="variable">.cout</span>       (cout)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span> </span><br><span class="line">    </span><br><span class="line"><span class="keyword">module</span> adder3(</span><br><span class="line">    <span class="keyword">input</span>   [<span class="number">2</span>:<span class="number">0</span>]   dina,</span><br><span class="line">    <span class="keyword">input</span>   [<span class="number">2</span>:<span class="number">0</span>]   dinb,</span><br><span class="line">    <span class="keyword">input</span>           cin,</span><br><span class="line">    <span class="keyword">output</span>  [<span class="number">2</span>:<span class="number">0</span>]   sum,</span><br><span class="line">    <span class="keyword">output</span>          cout</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> co;</span><br><span class="line"></span><br><span class="line">full_adder_one u0(</span><br><span class="line">    <span class="variable">.dina</span>       (dina[<span class="number">0</span>]),</span><br><span class="line">    <span class="variable">.dinb</span>       (dinb[<span class="number">0</span>]),</span><br><span class="line">    <span class="variable">.cin</span>        (cin),</span><br><span class="line">    <span class="variable">.sum</span>        (sum[<span class="number">0</span>]),</span><br><span class="line">    <span class="variable">.cout</span>       (co)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">adder2 u1(</span><br><span class="line">    <span class="variable">.dina</span>       (dina[<span class="number">2</span>:<span class="number">1</span>]),</span><br><span class="line">    <span class="variable">.dinb</span>       (dinb[<span class="number">2</span>:<span class="number">1</span>]),</span><br><span class="line">    <span class="variable">.cin</span>        (co),</span><br><span class="line">    <span class="variable">.sum</span>        (sum[<span class="number">2</span>:<span class="number">1</span>]),</span><br><span class="line">    <span class="variable">.cout</span>       (cout)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>



<h2 id="时序逻辑电路基础"><a href="#时序逻辑电路基础" class="headerlink" title="时序逻辑电路基础"></a>时序逻辑电路基础</h2><h3 id="题目：简述建立时间和保持时间，作图说明"><a href="#题目：简述建立时间和保持时间，作图说明" class="headerlink" title="题目：简述建立时间和保持时间，作图说明"></a>题目：简述建立时间和保持时间，作图说明</h3><p><img src="https://user-images.githubusercontent.com/27922538/65330055-5ec14500-dbec-11e9-939c-c021ef1b86fe.png" alt="image001"></p>
<p>建立时间Tsu（setup）：触发器在时钟上升沿到来之前，其数据输入端的数据必须保持不变的最小时间。</p>
<p>保持时间Th（hold）：触发器在时钟上升沿到来之后，其数据输入端的数据必须保持不变的最小时间。</p>
<h3 id="题目-说明D触发器与Latch的区别。"><a href="#题目-说明D触发器与Latch的区别。" class="headerlink" title="题目:说明D触发器与Latch的区别。"></a>题目:说明D触发器与Latch的区别。</h3><p>锁存器对电平信号敏感，在输入脉冲的电平作用下改变状态。</p>
<p>D触发器对时钟边沿敏感，检测到上升沿或下降沿触发瞬间改变状态。</p>
<p><a href="https://www.vlsifacts.com/difference-latch-flip-flop/" target="_blank" rel="noopener">https://www.vlsifacts.com/difference-latch-flip-flop/</a> </p>
<h3 id="题目：什么是同步电路和异步电路。"><a href="#题目：什么是同步电路和异步电路。" class="headerlink" title="题目：什么是同步电路和异步电路。"></a>题目：什么是同步电路和异步电路。</h3><p>同步逻辑是时钟之间有固定的因果关系。异步逻辑是各时钟之间没有固定的因果关系。</p>
<p>在电路中同一个时钟源的时钟分频出来的不同频率的时钟作用于两部分电路，这两部分电路也是同步的。反之，不同时钟源的电路就是异步电路。</p>
<h3 id="题目：最小周期计算"><a href="#题目：最小周期计算" class="headerlink" title="题目：最小周期计算"></a>题目：最小周期计算</h3><p><img src="https://user-images.githubusercontent.com/27922538/65330050-5d901800-dbec-11e9-8ffd-a53a6004267d.png" alt="image003"></p>
<p>Tco：寄存器更新延迟。clock output delay，时钟触发到数据输出的最大延迟时间</p>
<p>最小时钟周期：Tmin = Tco + Tdata + Tsu - Tskew。最快频率Fmax = 1/Tmin</p>
<p>Tskew = Tclkd – Tclks。</p>
<h3 id="题目：什么是Clock-Jitter和Clock-Skew，这两者有什么区别。"><a href="#题目：什么是Clock-Jitter和Clock-Skew，这两者有什么区别。" class="headerlink" title="题目：什么是Clock Jitter和Clock Skew，这两者有什么区别。"></a>题目：什么是Clock Jitter和Clock Skew，这两者有什么区别。</h3><p>时钟抖动（Clock Jitter）：指芯片的某一个给定点上时钟周期发生暂时性变化，使得时钟周期在不同的周期上可能加长或缩短。</p>
<p>时钟偏移（Clock Skew）：是由于布线长度及负载不同引起的，导致同一个时钟信号到达相邻两个时序单元的时间不一致。</p>
<p>区别：Jitter是在时钟发生器内部产生的，和晶振或者PLL内部电路有关，布线对其没有影响。Skew是由不同布线长度导致的不同路径的时钟上升沿到来的延时不同。</p>
<h3 id="题目：什么是亚稳态，产生的原因，如何消除？"><a href="#题目：什么是亚稳态，产生的原因，如何消除？" class="headerlink" title="题目：什么是亚稳态，产生的原因，如何消除？"></a>题目：什么是亚稳态，产生的原因，如何消除？</h3><p>亚稳态：是指触发器无法在某个规定时间段内达到一个确定的状态。</p>
<p>原因：由于触发器的Tsu和Th不满足，当触发器进入亚稳态，使得无法预测该单元的输出，这种不稳定是会沿信号通道的各个触发器级联传播。</p>
<p>消除：两级或多级寄存器同步。理论上亚稳态不能完全消除，只能降低，一般采用两级触发器同步就可以大大降低亚稳态发生的概率，再加多级触发器改善不大。</p>
<p><img src="https://user-images.githubusercontent.com/27922538/65330051-5d901800-dbec-11e9-9c66-d71d0dab6936.png" alt="image005"></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> data_d1;</span><br><span class="line"><span class="keyword">reg</span> data_d2;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!rst_n)<span class="keyword">begin</span></span><br><span class="line">      	data_d1 &lt;= <span class="number">1'd0</span>;</span><br><span class="line">        data_d2 &lt;= <span class="number">1'd0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        data_d1 &lt;= data_in;</span><br><span class="line">        data_d2 &lt;= data_d1;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>



<h3 id="题目：同步和异步"><a href="#题目：同步和异步" class="headerlink" title="题目：同步和异步"></a>题目：同步和异步</h3><p>同步复位和异步复位的区别</p>
<p>同步复位是复位信号随时钟边沿触发有效。异步复位是复位信号有效和时钟无关。</p>
<p>同步逻辑和异步逻辑的区别</p>
<p>同步逻辑是时钟之间有固定的因果关系。异步逻辑是各时钟之间没有固定的因果关系</p>
<p>同步电路和异步电路区别</p>
<p>同步电路有统一的时钟源，经过PLL分频后的时钟驱动的模块，因为是一个统一的时钟源驱动，所以还是同步电路。异步电路没有统一的时钟源。</p>
<p> 跨时钟域处理</p>
<h3 id="题目：reg和wire的区别"><a href="#题目：reg和wire的区别" class="headerlink" title="题目：reg和wire的区别"></a>题目：reg和wire的区别</h3><p>reg是寄存器类型可以存储数据，wire是线网型</p>
<p>reg型在always块和initial块中赋值，wire型用assign赋值</p>
<p>reg型可用于时序逻辑和组合逻辑赋值，wire型只能用于组合逻辑赋值</p>
<p> wire表示直通，即只要输入有变化，输出马上出现结果，reg表示一定要有触发，输出才会反映输入</p>
<h3 id="题目：阻塞赋值与非阻塞赋值的区别"><a href="#题目：阻塞赋值与非阻塞赋值的区别" class="headerlink" title="题目：阻塞赋值与非阻塞赋值的区别"></a>题目：阻塞赋值与非阻塞赋值的区别</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">	b &lt;= a;</span><br><span class="line">	c &lt;= b;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">	b = a;</span><br><span class="line">	c = b;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>第一种赋值方式是非阻塞赋值，最后结果是b = a，c = b。</p>
<p>第二种赋值方式是阻塞赋值，最后的结果是b = a，c = a。</p>
<p>非阻塞赋值在触发调节满足是，两条语句是同时进行的，阻塞赋值是顺序执行的。</p>
<h3 id="题目：localparam、parameter和define的区别"><a href="#题目：localparam、parameter和define的区别" class="headerlink" title="题目：localparam、parameter和define的区别"></a>题目：localparam、parameter和define的区别</h3><p>声明：</p>
<p>localparam xx = yy;</p>
<p>parameter xx = yy;<br>`define XX YY</p>
<p>使用：<br>xx<br>`XX  </p>
<p>localparam只能在当前Verilog文件中使用</p>
<p>parameter与define都可以用来定义常量</p>
<p>parameter写在模块中，可以被上一层模块调用时，进行参数传递。</p>
<p>parameter 作用于声明的那个文件；define 从编译器读到这条指令开始到编译结束都有效，或者遇到`undef命令使之失效。</p>
<h3 id="题目：task与function的区别"><a href="#题目：task与function的区别" class="headerlink" title="题目：task与function的区别"></a>题目：task与function的区别</h3><p><a href="https://blog.csdn.net/kobesdu/article/details/39080571" target="_blank" rel="noopener">https://blog.csdn.net/kobesdu/article/details/39080571</a></p>
<h3 id="题目：谈谈对Retiming技术的理解"><a href="#题目：谈谈对Retiming技术的理解" class="headerlink" title="题目：谈谈对Retiming技术的理解"></a>题目：谈谈对Retiming技术的理解</h3><p>　　Retiming就是重新调整时序，例如电路中遇到复杂的组合逻辑，延迟过大，电路时序不满足，这个时候采用流水线技术，在组合逻辑中插入寄存器加流水线，进行操作，面积换速度思想。</p>
<h3 id="题目：什么是高阻态"><a href="#题目：什么是高阻态" class="headerlink" title="题目：什么是高阻态"></a>题目：什么是高阻态</h3><p>高阻态：电路的一种输出状态，既不是高电平也不是低电平，如果高阻态再输入下一级电路的话，对下级电路无任何影响，可以理解为断路，不被任何东西所驱动，也不驱动任何东西</p>
<h3 id="题目：解释一下亚稳态。"><a href="#题目：解释一下亚稳态。" class="headerlink" title="题目：解释一下亚稳态。"></a>题目：解释一下亚稳态。</h3><p>亚稳态指触发器的输出无法再某个规定时间段内达到一个可以确定的状态，介于0和1之间，如图中的2号小球既可能回到1状态，也可能达到3状态，亚稳态也是可以传输的，导致逻辑误判系统不稳定。亚稳态有恢复时间。解决亚稳态的方法</p>
<ul>
<li>降低系统时钟</li>
<li>用更快的FF</li>
<li>引入同步机制，防止亚稳态传播</li>
<li>改善时钟质量</li>
</ul>
<p><img src="https://user-images.githubusercontent.com/27922538/77848902-811ac780-71fa-11ea-8842-10740602e8ac.jpg" alt="亚稳态"></p>
<h2 id="RTL代码"><a href="#RTL代码" class="headerlink" title="RTL代码"></a>RTL代码</h2><h3 id="题目：多时钟域设计中，如何处理跨时钟域"><a href="#题目：多时钟域设计中，如何处理跨时钟域" class="headerlink" title="题目：多时钟域设计中，如何处理跨时钟域"></a>题目：多时钟域设计中，如何处理跨时钟域</h3><ul>
<li><p>单bit：两级触发器同步（适用于慢到快）</p>
</li>
<li><p>多bit：采用异步FIFO，异步双口RAM</p>
</li>
<li><p>加握手信号</p>
</li>
<li><p>格雷码转换</p>
</li>
</ul>
<h3 id="题目：编写Verilog代码描述跨时钟域信号传输，慢时钟域到快时钟域"><a href="#题目：编写Verilog代码描述跨时钟域信号传输，慢时钟域到快时钟域" class="headerlink" title="题目：编写Verilog代码描述跨时钟域信号传输，慢时钟域到快时钟域"></a>题目：编写Verilog代码描述跨时钟域信号传输，慢时钟域到快时钟域</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span>     [<span class="number">1</span>:<span class="number">0</span>]   signal_r;</span><br><span class="line"><span class="comment">//-------------------------------------------------------</span></span><br><span class="line"><span class="comment">//</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        signal_r &lt;= <span class="number">2'b00</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">       signal_r &lt;= &#123;signal_r[<span class="number">0</span>], signal_in&#125;;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span>  signal_out = signal_r[<span class="number">1</span>];</span><br></pre></td></tr></table></figure>

<p> <img src="https://ws1.sinaimg.cn/large/006C4SD7ly1g0f265yv6lj30ol07adg2.jpg" alt="image"></p>
<h3 id="题目：编写Verilog代码描述跨时钟域信号传输，快时钟域到慢时钟域"><a href="#题目：编写Verilog代码描述跨时钟域信号传输，快时钟域到慢时钟域" class="headerlink" title="题目：编写Verilog代码描述跨时钟域信号传输，快时钟域到慢时钟域"></a>题目：编写Verilog代码描述跨时钟域信号传输，快时钟域到慢时钟域</h3><p>​    跨时钟域处理从快时钟域到慢时钟域，如果是下面第一个图，cklb则可以采样到signal_a_in，但是如果只有单脉冲，如第二个图，则不能确保采样掉signal_a_in。这个时候用两级触发器同步是没有用的。</p>
<p><img src="https://user-images.githubusercontent.com/27922538/77848892-7c561380-71fa-11ea-90c0-677807ead59c.png" alt="image003"></p>
<p><img src="https://user-images.githubusercontent.com/27922538/77848893-7ceeaa00-71fa-11ea-90da-7c801895588b.png" alt="image005"></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br></pre></td><td class="code"><pre><span class="line">代码如下：</span><br><span class="line"><span class="comment">//Synchronous</span></span><br><span class="line"><span class="keyword">module</span> Sync_Pulse(</span><br><span class="line">    <span class="keyword">input</span>           clka,</span><br><span class="line">    <span class="keyword">input</span>           clkb,</span><br><span class="line">    <span class="keyword">input</span>           rst_n,</span><br><span class="line">    <span class="keyword">input</span>           pulse_ina,</span><br><span class="line">    <span class="keyword">output</span>          pulse_outb,</span><br><span class="line">    <span class="keyword">output</span>          signal_outb</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">//-------------------------------------------------------</span></span><br><span class="line"><span class="keyword">reg</span>             signal_a;</span><br><span class="line"><span class="keyword">reg</span>             signal_b;</span><br><span class="line"><span class="keyword">reg</span>     [<span class="number">1</span>:<span class="number">0</span>]   signal_b_r;</span><br><span class="line"><span class="keyword">reg</span>     [<span class="number">1</span>:<span class="number">0</span>]   signal_a_r;</span><br><span class="line"></span><br><span class="line"><span class="comment">//-------------------------------------------------------</span></span><br><span class="line"><span class="comment">//在clka下，生成展宽信号signal_a</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clka <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        signal_a &lt;= <span class="number">1'b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(pulse_ina == <span class="number">1'b1</span>)<span class="keyword">begin</span></span><br><span class="line">        signal_a &lt;= <span class="number">1'b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(signal_a_r[<span class="number">1</span>] == <span class="number">1'b1</span>)</span><br><span class="line">        signal_a &lt;= <span class="number">1'b0</span>;</span><br><span class="line">    <span class="keyword">else</span> </span><br><span class="line">       signal_a &lt;= signal_a;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//-------------------------------------------------------</span></span><br><span class="line"><span class="comment">//在clkb下同步signal_a</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clkb <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        signal_b &lt;= <span class="number">1'b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        signal_b &lt;= signal_a;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//-------------------------------------------------------</span></span><br><span class="line"><span class="comment">//在clkb下生成脉冲信号和输出信号</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clkb <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">       signal_b_r &lt;= <span class="number">2'b00</span>;</span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line">   <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">       signal_b_r &lt;= &#123;signal_b_r[<span class="number">0</span>], signal_b&#125;;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span>    pulse_outb = ~signal_b_r[<span class="number">1</span>] &amp; signal_b_r[<span class="number">0</span>];</span><br><span class="line"><span class="keyword">assign</span>    signal_outb = signal_b_r[<span class="number">1</span>];</span><br><span class="line"></span><br><span class="line"><span class="comment">//-------------------------------------------------------</span></span><br><span class="line"><span class="comment">//在clka下采集signal_b[1]，生成signal_a_r[1]用于反馈拉低signal_a</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clka <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">       signal_a_r &lt;= <span class="number">2'b00</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">   <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">       signal_a_r &lt;= &#123;signal_a_r[<span class="number">0</span>], signal_b_r[<span class="number">1</span>]&#125;;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>这部分代码参考：</p>
<p>作者：<a href="https://home.cnblogs.com/u/rouwawa/" target="_blank" rel="noopener">肉娃娃</a>　　</p>
<p>出处：<a href="https://home.cnblogs.com/u/rouwawa/" target="_blank" rel="noopener">https://home.cnblogs.com/u/rouwawa/</a></p>
<p>慢到快，单脉冲</p>
<p><img src="https://user-images.githubusercontent.com/27922538/77848895-7d874080-71fa-11ea-8966-f384ac706cb2.png" alt="image006"></p>
<p>慢到快，长信号传递</p>
<p><img src="https://user-images.githubusercontent.com/27922538/77848897-7e1fd700-71fa-11ea-967a-cc927f8848bd.png" alt="image008"></p>
<p>快到慢，单脉冲</p>
<p><img src="https://user-images.githubusercontent.com/27922538/77848898-7eb86d80-71fa-11ea-9379-fc802d55b9dd.png" alt="image010"></p>
<p>单脉冲，长信号传递</p>
<p><img src="https://user-images.githubusercontent.com/27922538/77848901-7fe99a80-71fa-11ea-8ca6-9be9e5850f9f.png" alt="image012"></p>
<p>上述代码可以实现快到慢，慢到快时钟域任意转换，pulse_outb会输出单个脉冲，signal_outb输出信号时间长度最少为clkb的四个周期，当signal_a_in的信号长度大于clkb的四个周期，signal_outb输出与signal_a_in时间长度相同。</p>
<h3 id="题目：用Verilog实现1bit信号边沿检测功能，输出一个周期宽度的脉冲信号。"><a href="#题目：用Verilog实现1bit信号边沿检测功能，输出一个周期宽度的脉冲信号。" class="headerlink" title="题目：用Verilog实现1bit信号边沿检测功能，输出一个周期宽度的脉冲信号。"></a>题目：用Verilog实现1bit信号边沿检测功能，输出一个周期宽度的脉冲信号。</h3><ul>
<li>上升沿</li>
<li>下降沿</li>
<li>上升沿或下降沿</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">input</span> clk, rst_n, data; </span><br><span class="line"><span class="keyword">output</span> data_edge;</span><br></pre></td></tr></table></figure>

<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Edge_Detect(</span><br><span class="line">    <span class="keyword">input</span>       clk,</span><br><span class="line">    <span class="keyword">input</span>       rst_n,</span><br><span class="line">    <span class="keyword">input</span>       data,</span><br><span class="line">    <span class="keyword">output</span>      pos_edge,</span><br><span class="line">    <span class="keyword">output</span>      neg_edge,</span><br><span class="line">    <span class="keyword">output</span>      data_edge</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span>     [<span class="number">1</span>:<span class="number">0</span>]   data_r;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        data_r &lt;= <span class="number">2'b00</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        data_r &lt;= &#123;data_r[<span class="number">0</span>], data&#125;;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span>  pos_edge = ~data_r[<span class="number">1</span>] &amp; data_r[<span class="number">0</span>];</span><br><span class="line"><span class="keyword">assign</span>  neg_edge = data_r[<span class="number">1</span>] &amp; ~data_r[<span class="number">0</span>];</span><br><span class="line"><span class="keyword">assign</span>  data_edge = pos_edge | neg_edge;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>​       怎么记忆：上升沿之前是0，现在变成1，所以上个周期传输到的signal_r[1]是0所以取反。反之亦然。</p>
<h3 id="题目：-用Verilog实现glitch-free时钟切换电路。输入sel，clka，clkb，sel为1输出clka，sel为0输出clkb。"><a href="#题目：-用Verilog实现glitch-free时钟切换电路。输入sel，clka，clkb，sel为1输出clka，sel为0输出clkb。" class="headerlink" title="题目： 用Verilog实现glitch free时钟切换电路。输入sel，clka，clkb，sel为1输出clka，sel为0输出clkb。"></a>题目： 用Verilog实现glitch free时钟切换电路。输入sel，clka，clkb，sel为1输出clka，sel为0输出clkb。</h3><p>part1是比较垃圾的写法</p>
<p>part2 是两个时钟源是倍数的关系</p>
<p>part3是两个时钟源为异步时钟的关系</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Change_Clk_Source(</span><br><span class="line">    <span class="keyword">input</span>           clk1,</span><br><span class="line">    <span class="keyword">input</span>           clk0,</span><br><span class="line">    <span class="keyword">input</span>           select,</span><br><span class="line">    <span class="keyword">input</span>           rst_n,</span><br><span class="line">    <span class="keyword">output</span>          outclk</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">//-------------------------------------------------------</span></span><br><span class="line"><span class="comment">//part 1</span></span><br><span class="line"><span class="comment">//assign outclk = (clk1 &amp; select) | (~select &amp; clk0);</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//-------------------------------------------------------</span></span><br><span class="line"><span class="comment">//part 2</span></span><br><span class="line"><span class="keyword">reg</span>     out1;</span><br><span class="line"><span class="keyword">reg</span>     out0;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">negedge</span> clk1 <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        out1 &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        out1 &lt;= ~out0 &amp; select;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">negedge</span> clk0 <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        out0 &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        out0 &lt;= ~select &amp; ~out1;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> outclk = (out1 &amp; clk1) | (out0 &amp; clk0);</span><br><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment">//-------------------------------------------------------</span></span><br><span class="line"><span class="comment">//part 3</span></span><br><span class="line"><span class="comment">reg     out_r1;</span></span><br><span class="line"><span class="comment">reg     out1;</span></span><br><span class="line"><span class="comment">reg     out_r0;</span></span><br><span class="line"><span class="comment">reg     out0;</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">always @(posedge clk1 or negedge rst_n)begin</span></span><br><span class="line"><span class="comment">    if(rst_n == 1'b0)begin</span></span><br><span class="line"><span class="comment">        out_r1 &lt;= 0;</span></span><br><span class="line"><span class="comment">    end</span></span><br><span class="line"><span class="comment">    else begin</span></span><br><span class="line"><span class="comment">        out_r1 &lt;= ~out0 &amp; select;</span></span><br><span class="line"><span class="comment">    end</span></span><br><span class="line"><span class="comment">end</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">always @(negedge clk1 or negedge rst_n)begin</span></span><br><span class="line"><span class="comment">    if(rst_n == 1'b0)begin</span></span><br><span class="line"><span class="comment">        out1 &lt;= 0;</span></span><br><span class="line"><span class="comment">    end</span></span><br><span class="line"><span class="comment">    else begin</span></span><br><span class="line"><span class="comment">        out1 &lt;= out_r1;</span></span><br><span class="line"><span class="comment">    end</span></span><br><span class="line"><span class="comment">end</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">always @(posedge clk0 or negedge rst_n)begin</span></span><br><span class="line"><span class="comment">    if(rst_n == 1'b0)begin</span></span><br><span class="line"><span class="comment">        out_r0 &lt;= 0;</span></span><br><span class="line"><span class="comment">    end</span></span><br><span class="line"><span class="comment">    else begin</span></span><br><span class="line"><span class="comment">        out_r0 &lt;= ~select &amp; ~out1;</span></span><br><span class="line"><span class="comment">    end</span></span><br><span class="line"><span class="comment">end</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">always @(negedge clk0 or negedge rst_n)begin</span></span><br><span class="line"><span class="comment">    if(rst_n == 1'b0)begin</span></span><br><span class="line"><span class="comment">        out0 &lt;= 0;</span></span><br><span class="line"><span class="comment">    end</span></span><br><span class="line"><span class="comment">    else begin</span></span><br><span class="line"><span class="comment">        out0 &lt;= out_r0;</span></span><br><span class="line"><span class="comment">    end</span></span><br><span class="line"><span class="comment">end</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">assign outclk = (out1 &amp; clk1) | (out0 &amp; clk0);</span></span><br><span class="line"><span class="comment">*/</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>



<h3 id="题目：用Verilog实现串并转换"><a href="#题目：用Verilog实现串并转换" class="headerlink" title="题目：用Verilog实现串并转换"></a>题目：用Verilog实现串并转换</h3><ul>
<li>lsb优先</li>
<li>msb优先</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">input</span> clk, rst_n, data_i; </span><br><span class="line"><span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] data_o;</span><br></pre></td></tr></table></figure>

<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Deserialize(</span><br><span class="line">    <span class="keyword">input</span>           clk,</span><br><span class="line">    <span class="keyword">input</span>           rst_n,</span><br><span class="line">    <span class="keyword">input</span>           data_i,</span><br><span class="line">    <span class="keyword">output</span>   <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] data_o</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"><span class="comment">//lsb first</span></span><br><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment">reg     [2:0]   cnt;</span></span><br><span class="line"><span class="comment">always @(posedge clk or negedge rst_n)begin</span></span><br><span class="line"><span class="comment">    if(rst_n == 1'b0)begin</span></span><br><span class="line"><span class="comment">        data_o &lt;= 8'b0;</span></span><br><span class="line"><span class="comment">        cnt &lt;= 3'd0;</span></span><br><span class="line"><span class="comment">    end</span></span><br><span class="line"><span class="comment">    else begin</span></span><br><span class="line"><span class="comment">        data_o[cnt] &lt;= data_i;</span></span><br><span class="line"><span class="comment">        cnt &lt;= cnt + 1'b1;</span></span><br><span class="line"><span class="comment">    end</span></span><br><span class="line"><span class="comment">end</span></span><br><span class="line"><span class="comment">*/</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//msb first</span></span><br><span class="line"><span class="keyword">reg</span>     [<span class="number">2</span>:<span class="number">0</span>]   cnt;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        data_o &lt;= <span class="number">8'b0</span>;</span><br><span class="line">        cnt &lt;= <span class="number">3'd0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        data_o[<span class="number">7</span> - cnt] &lt;= data_i;</span><br><span class="line">        cnt &lt;= cnt + <span class="number">1'b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="题目：用verilog实现串并变换。"><a href="#题目：用verilog实现串并变换。" class="headerlink" title="题目：用verilog实现串并变换。"></a>题目：用verilog实现串并变换。</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] data_in;</span><br><span class="line"><span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] data_out;</span><br><span class="line"><span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] mode;</span><br><span class="line"><span class="keyword">input</span> clk;</span><br><span class="line"><span class="keyword">input</span> rst_n;</span><br><span class="line"></span><br><span class="line">mode <span class="number">0</span> ：串行输入data_in[<span class="number">0</span>]，并行输出data_out[<span class="number">3</span>:<span class="number">0</span>]</span><br><span class="line">mode <span class="number">1</span> ：并行输入data_in[<span class="number">3</span>:<span class="number">0</span>]，串行输出data_out[<span class="number">0</span>]</span><br><span class="line">mode <span class="number">2</span> ：并行输入data_in[<span class="number">3</span>:<span class="number">0</span>]，并行输出data_out[<span class="number">3</span>:<span class="number">0</span>]，延迟<span class="number">1</span>个时钟周期</span><br><span class="line">mode <span class="number">3</span> ：并行输入data_in[<span class="number">3</span>:<span class="number">0</span>]，并行反序输出data_out[<span class="number">3</span>:<span class="number">0</span>]，延迟<span class="number">1</span>个时钟周期并且交换<span class="keyword">bit</span>顺序</span><br><span class="line">data_out[<span class="number">3</span>]=data_in[<span class="number">0</span>]; </span><br><span class="line">data_out[<span class="number">2</span>]=data_in[<span class="number">1</span>]</span><br><span class="line">data_out[<span class="number">1</span>]=data_in[<span class="number">2</span>]</span><br><span class="line">data_out[<span class="number">0</span>]=data_in[<span class="number">3</span>]</span><br></pre></td></tr></table></figure>

<p>附加要求【选做】<br>将输入输出的位宽做成参数化</p>
<p>可实现任意位宽设置</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Deserialize</span><br><span class="line">#(</span><br><span class="line">  <span class="keyword">parameter</span>   DATA_WIDTH = <span class="number">4</span>,</span><br><span class="line">  <span class="keyword">parameter</span>   CNT_WIDTH  = log2(DATA_WIDTH)</span><br><span class="line">  <span class="comment">//parameter   CNT_WIDTH  = clog2(DATA_WIDTH-1)</span></span><br><span class="line">)</span><br><span class="line">(</span><br><span class="line">    <span class="keyword">input</span>           clk,</span><br><span class="line">    <span class="keyword">input</span>           rst_n,</span><br><span class="line">    <span class="keyword">input</span>    [<span class="number">1</span>:<span class="number">0</span>]  mode,</span><br><span class="line">    <span class="keyword">input</span>    [DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]      data_i,</span><br><span class="line">    <span class="keyword">output</span>   <span class="keyword">reg</span> [DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]  data_o</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"><span class="comment">//mode 0</span></span><br><span class="line"><span class="keyword">reg</span>   [DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]   data_r0;</span><br><span class="line"><span class="keyword">reg</span>           data_r1;</span><br><span class="line"><span class="keyword">reg</span>   [DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]   data_r2;</span><br><span class="line"><span class="keyword">reg</span>   [DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]   data_d1;</span><br><span class="line"><span class="keyword">reg</span>   [DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]   data_r3;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span>     [CNT_WIDTH-<span class="number">1</span>:<span class="number">0</span>]   cnt;</span><br><span class="line"><span class="keyword">reg</span>   [<span class="number">1</span>:<span class="number">0</span>] mode_r;</span><br><span class="line"><span class="comment">//mode change once cnt restart count</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1'b0</span>)</span><br><span class="line">      mode_r &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">else</span> </span><br><span class="line">      mode_r &lt;= mode;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">assign</span> change = (mode_r ^ mode)? <span class="number">1'b1</span>: <span class="number">1'b0</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1'b0</span>)</span><br><span class="line">      cnt &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(change == <span class="number">1'b1</span>)</span><br><span class="line">      cnt &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">      cnt &lt;= cnt + <span class="number">1'b1</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1'b0</span>)</span><br><span class="line">      data_r0 &lt;= <span class="number">4'b0</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">      data_r0[cnt] &lt;= data_i[<span class="number">0</span>];</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//mode 1</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">  <span class="keyword">if</span>(rst_n == <span class="number">0</span>)</span><br><span class="line">    data_r1 &lt;= <span class="number">0</span>;</span><br><span class="line">  <span class="keyword">else</span></span><br><span class="line">    data_r1 &lt;= data_i[cnt]; </span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//mode 2</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">  <span class="keyword">if</span>(rst_n == <span class="number">0</span>)<span class="keyword">begin</span></span><br><span class="line">    data_d1 &lt;= <span class="number">0</span>;</span><br><span class="line">    data_r2 &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">  <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">    data_d1 &lt;= data_i;</span><br><span class="line">    data_r2 &lt;= data_d1;</span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">integer</span> i;</span><br><span class="line"><span class="keyword">reg</span> [DATA_WIDTH -<span class="number">1</span>:<span class="number">0</span>] data_r;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk)<span class="keyword">begin</span></span><br><span class="line"><span class="keyword">for</span>(i = <span class="number">0</span>; i &lt;= DATA_WIDTH-<span class="number">1</span>; i = i+<span class="number">1</span>)<span class="keyword">begin</span></span><br><span class="line">    data_r[DATA_WIDTH-<span class="number">1</span>-i] &lt;= data_i[i];</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//mode 3</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">  <span class="keyword">if</span>(rst_n == <span class="number">0</span>)</span><br><span class="line">    data_r3 &lt;= <span class="number">0</span>;</span><br><span class="line">  <span class="keyword">else</span>  </span><br><span class="line">    data_r3 &lt;= data_r;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//mux4</span></span><br><span class="line"><span class="keyword">always</span> @(*)<span class="keyword">begin</span></span><br><span class="line">  <span class="keyword">case</span>(mode)</span><br><span class="line">  <span class="number">2'b00</span>: data_o = data_r0;</span><br><span class="line">  <span class="number">2'b01</span>: data_o = &#123;data_o[<span class="number">3</span>:<span class="number">1</span>], data_r1&#125;;</span><br><span class="line">  <span class="number">2'b10</span>: data_o = data_r2;</span><br><span class="line">  <span class="number">2'b11</span>: data_o = data_r3;</span><br><span class="line">  <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//-------------------------------------------------------</span></span><br><span class="line"><span class="comment">//以下两个函数任用一个</span></span><br><span class="line"><span class="comment">//求2的对数函数</span></span><br><span class="line"><span class="keyword">function</span> <span class="keyword">integer</span> log2;</span><br><span class="line">  <span class="keyword">input</span> <span class="keyword">integer</span> value;</span><br><span class="line">  <span class="keyword">begin</span></span><br><span class="line">    value = value-<span class="number">1</span>;</span><br><span class="line">    <span class="keyword">for</span> (log2=<span class="number">0</span>; value&gt;<span class="number">0</span>; log2=log2+<span class="number">1</span>)</span><br><span class="line">      value = value&gt;&gt;<span class="number">1</span>;</span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endfunction</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//求2的对数函数</span></span><br><span class="line"><span class="keyword">function</span> <span class="keyword">integer</span> clogb2 (<span class="keyword">input</span> <span class="keyword">integer</span> bit_depth);</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">for</span>(clogb2=<span class="number">0</span>; bit_depth&gt;<span class="number">0</span>; clogb2=clogb2+<span class="number">1</span>)</span><br><span class="line">        bit_depth = bit_depth&gt;&gt;<span class="number">1</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">endfunction</span></span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="题目：用verilog实现一个4bit二进制计数器。"><a href="#题目：用verilog实现一个4bit二进制计数器。" class="headerlink" title="题目：用verilog实现一个4bit二进制计数器。"></a>题目：用verilog实现一个4bit二进制计数器。</h3><ul>
<li><p>异步复位</p>
</li>
<li><p>同步复位</p>
</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">input</span> clk, rst_n; </span><br><span class="line"><span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] o_cnt;</span><br></pre></td></tr></table></figure>

<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> count_four_bit(</span><br><span class="line">    <span class="keyword">input</span>           clk,</span><br><span class="line">    <span class="keyword">input</span>           rst_n,</span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>]   o_cnt</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        o_cnt &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        o_cnt &lt;= o_cnt + <span class="number">1'b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="comment">/*    </span></span><br><span class="line"><span class="comment">always @(posedge clk)begin</span></span><br><span class="line"><span class="comment">    if(rst_n == 1'b0)begin</span></span><br><span class="line"><span class="comment">        o_cnt &lt;= 0;</span></span><br><span class="line"><span class="comment">    end</span></span><br><span class="line"><span class="comment">    else begin</span></span><br><span class="line"><span class="comment">        o_cnt &lt;= o_cnt + 1'b1;</span></span><br><span class="line"><span class="comment">    end</span></span><br><span class="line"><span class="comment">end*/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="题目：用verilog实现4bit约翰逊-Johnson-计数器。"><a href="#题目：用verilog实现4bit约翰逊-Johnson-计数器。" class="headerlink" title="题目：用verilog实现4bit约翰逊(Johnson)计数器。"></a>题目：用verilog实现4bit约翰逊(Johnson)计数器。</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Johnson_Counter(</span><br><span class="line">    <span class="keyword">input</span>                   clk,</span><br><span class="line">    <span class="keyword">input</span>                   rst_n,</span><br><span class="line">    <span class="keyword">output</span>      <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>]   johnson_cnt</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">//----------------------------------------------------</span></span><br><span class="line"><span class="comment">//johnson_cnt</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1'b0</span>)</span><br><span class="line">        johnson_cnt &lt;= <span class="number">4'b0000</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        johnson_cnt &lt;= &#123;~johnson_cnt[<span class="number">0</span>], johnson_cnt[<span class="number">3</span>:<span class="number">1</span>]&#125;;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="题目：-用verilog实现4bit环形计数器：复位有效时输出0001，复位释放后依次输出0010，0100，1000，0001，0010…"><a href="#题目：-用verilog实现4bit环形计数器：复位有效时输出0001，复位释放后依次输出0010，0100，1000，0001，0010…" class="headerlink" title="题目： 用verilog实现4bit环形计数器：复位有效时输出0001，复位释放后依次输出0010，0100，1000，0001，0010…"></a>题目： 用verilog实现4bit环形计数器：复位有效时输出0001，复位释放后依次输出0010，0100，1000，0001，0010…</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> cnt(</span><br><span class="line">    <span class="keyword">input</span>           clk,</span><br><span class="line">    <span class="keyword">input</span>           rst_n,</span><br><span class="line">    <span class="keyword">output</span>    <span class="keyword">reg</span>  [<span class="number">3</span>:<span class="number">0</span>]   cnt</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        cnt &lt;= <span class="number">4'b0001</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        cnt &lt;= &#123;cnt[<span class="number">2</span>:<span class="number">0</span>],cnt[<span class="number">3</span>]&#125;;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="题目：用verilog实现PWM控制呼吸灯。呼吸周期2秒：1秒逐渐变亮，1秒逐渐变暗。系统时钟24MHz，pwm周期1ms，精度1us。"><a href="#题目：用verilog实现PWM控制呼吸灯。呼吸周期2秒：1秒逐渐变亮，1秒逐渐变暗。系统时钟24MHz，pwm周期1ms，精度1us。" class="headerlink" title="题目：用verilog实现PWM控制呼吸灯。呼吸周期2秒：1秒逐渐变亮，1秒逐渐变暗。系统时钟24MHz，pwm周期1ms，精度1us。"></a>题目：用verilog实现PWM控制呼吸灯。呼吸周期2秒：1秒逐渐变亮，1秒逐渐变暗。系统时钟24MHz，pwm周期1ms，精度1us。</h3><p>led_out高电平占空比多，led较亮，反之，led较暗，实现呼吸灯效果</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Breath_LED(</span><br><span class="line">    <span class="keyword">input</span>           clk,    <span class="comment">//24Mhz</span></span><br><span class="line">    <span class="keyword">input</span>           rst_n,</span><br><span class="line">    <span class="keyword">output</span>          led_out</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">parameter</span>   DELAY24 = <span class="number">24</span>;</span><br><span class="line"><span class="comment">//parameter   DELAY1000 = 1000;</span></span><br><span class="line"><span class="keyword">parameter</span>   DELAY1000 = <span class="number">10</span>;<span class="comment">//just test</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span>            delay_1us;</span><br><span class="line"><span class="keyword">wire</span>            delay_1ms;</span><br><span class="line"><span class="keyword">wire</span>            delay_1s;</span><br><span class="line"><span class="keyword">reg</span>             pwm;</span><br><span class="line"><span class="keyword">reg</span>     [<span class="number">7</span>:<span class="number">0</span>]   cnt1;</span><br><span class="line"><span class="keyword">reg</span>     [<span class="number">10</span>:<span class="number">0</span>]  cnt2;</span><br><span class="line"><span class="keyword">reg</span>     [<span class="number">10</span>:<span class="number">0</span>]  cnt3;</span><br><span class="line"><span class="keyword">reg</span>             display_state;</span><br><span class="line"></span><br><span class="line"><span class="comment">//延时1us</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!rst_n)</span><br><span class="line">        cnt1 &lt;= <span class="number">6'b0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(cnt1 == DELAY24 - <span class="number">1'b1</span>)</span><br><span class="line">        cnt1 &lt;= <span class="number">6'b0</span>;</span><br><span class="line">    <span class="keyword">else</span> </span><br><span class="line">        cnt1 &lt;= cnt1 + <span class="number">1'b1</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> delay_1us = (cnt1 == DELAY24 - <span class="number">1'b1</span>)? <span class="number">1'b1</span>:<span class="number">1'b0</span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">//延时1ms</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!rst_n)</span><br><span class="line">        cnt2 &lt;= <span class="number">10'b0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(delay_1us == <span class="number">1'b1</span>)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(cnt2 == DELAY1000 - <span class="number">1'b1</span>)    </span><br><span class="line">            cnt2 &lt;= <span class="number">10'b0</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            cnt2 &lt;= cnt2 + <span class="number">1'b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> </span><br><span class="line">        cnt2 &lt;= cnt2;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">assign</span> delay_1ms = ((delay_1us == <span class="number">1'b1</span>) &amp;&amp; (cnt2 == DELAY1000 - <span class="number">1'b1</span>))? <span class="number">1'b1</span>:<span class="number">1'b0</span>;</span><br><span class="line">   </span><br><span class="line"><span class="comment">//延时1s</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!rst_n)</span><br><span class="line">        cnt3 &lt;= <span class="number">10'b0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(delay_1ms)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">         <span class="keyword">if</span>(cnt3 == DELAY1000 - <span class="number">1'b1</span>)</span><br><span class="line">            cnt3 &lt;= <span class="number">10'b0</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            cnt3 &lt;= cnt3 + <span class="number">1'b1</span>;</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> </span><br><span class="line">        cnt3 &lt;= cnt3;    </span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> delay_1s = ((delay_1ms == <span class="number">1'b1</span>) &amp;&amp; (cnt3 == DELAY1000 - <span class="number">1'b1</span>))? <span class="number">1'b1</span>:<span class="number">1'b0</span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">//state change</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!rst_n)</span><br><span class="line">        display_state &lt;= <span class="number">1'b0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(delay_1s)<span class="comment">//每一秒切换一次led灯显示状态</span></span><br><span class="line">        display_state &lt;= ~display_state;</span><br><span class="line">    <span class="keyword">else</span> </span><br><span class="line">        display_state &lt;= display_state;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//pwm信号的产生</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!rst_n)</span><br><span class="line">            pwm &lt;= <span class="number">1'b0</span>;</span><br><span class="line">    <span class="keyword">else</span> </span><br><span class="line">        <span class="keyword">case</span>(display_state)</span><br><span class="line">            <span class="number">1'b0</span>: pwm &lt;= (cnt2 &lt; cnt3)? <span class="number">1'b1</span>:<span class="number">1'b0</span>;</span><br><span class="line">            <span class="number">1'b1</span>: pwm &lt;= (cnt2 &lt; cnt3)? <span class="number">1'b0</span>:<span class="number">1'b1</span>;</span><br><span class="line">            <span class="keyword">default</span>: pwm &lt;= pwm;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//位拼接使得输出八位led呼吸灯</span></span><br><span class="line"><span class="keyword">assign</span> led_out = pwm;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>



<h3 id="题目：序列检测器：有“101”序列输入时输出为1，其他输入情况下，输出为0。画出状态转移图，并用Verilog描述。"><a href="#题目：序列检测器：有“101”序列输入时输出为1，其他输入情况下，输出为0。画出状态转移图，并用Verilog描述。" class="headerlink" title="题目：序列检测器：有“101”序列输入时输出为1，其他输入情况下，输出为0。画出状态转移图，并用Verilog描述。"></a>题目：序列检测器：有“101”序列输入时输出为1，其他输入情况下，输出为0。画出状态转移图，并用Verilog描述。</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">input</span> clk, rst_n, data; </span><br><span class="line"><span class="keyword">output</span> flag_101;</span><br></pre></td></tr></table></figure>

<p><img src="https://user-images.githubusercontent.com/27922538/77848886-7829f600-71fa-11ea-9cba-71ed5b0d2a58.jpg" alt="101"></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Detect_101(</span><br><span class="line">    <span class="keyword">input</span>           clk,</span><br><span class="line">    <span class="keyword">input</span>           rst_n,</span><br><span class="line">    <span class="keyword">input</span>           data,</span><br><span class="line">    <span class="keyword">output</span>          flag_101</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"><span class="keyword">parameter</span>   S0 = <span class="number">0</span>,</span><br><span class="line">            S1 = <span class="number">1</span>,</span><br><span class="line">            S2 = <span class="number">2</span>,</span><br><span class="line">            S3 = <span class="number">3</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span>     [<span class="number">1</span>:<span class="number">0</span>]   state;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        state &lt;= S0;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>(state)</span><br><span class="line">        S0: </span><br><span class="line">            <span class="keyword">if</span>(data == <span class="number">1</span>)</span><br><span class="line">                state &lt;= S1;</span><br><span class="line">            <span class="keyword">else</span> </span><br><span class="line">                state &lt;= S0;</span><br><span class="line">        S1: </span><br><span class="line">            <span class="keyword">if</span>(data == <span class="number">0</span>)</span><br><span class="line">                state &lt;= S2;</span><br><span class="line">            <span class="keyword">else</span> </span><br><span class="line">                state &lt;= S1;</span><br><span class="line">        S2:</span><br><span class="line">            <span class="keyword">if</span>(data == <span class="number">1</span>)</span><br><span class="line">                state &lt;= S3;</span><br><span class="line">            <span class="keyword">else</span> </span><br><span class="line">                state &lt;= S0;</span><br><span class="line">        S3:</span><br><span class="line">            <span class="keyword">if</span>(data == <span class="number">1</span>)</span><br><span class="line">                state &lt;= S1;</span><br><span class="line">            <span class="keyword">else</span> </span><br><span class="line">                state &lt;= S2;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span>  flag_101 = (state == S3)? <span class="number">1'b1</span>: <span class="number">1'b0</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="题目：用Verilog实现一个异步双端口ram，深度16，位宽8bit。A口读出，B口写入。支持片选，读写请求，要求代码可综合。"><a href="#题目：用Verilog实现一个异步双端口ram，深度16，位宽8bit。A口读出，B口写入。支持片选，读写请求，要求代码可综合。" class="headerlink" title="题目：用Verilog实现一个异步双端口ram，深度16，位宽8bit。A口读出，B口写入。支持片选，读写请求，要求代码可综合。"></a>题目：用Verilog实现一个异步双端口ram，深度16，位宽8bit。A口读出，B口写入。支持片选，读写请求，要求代码可综合。</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> dpram_16x8 ( </span><br><span class="line">    <span class="keyword">input</span> clk_a, </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] addr_a, </span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] dout_a, </span><br><span class="line">    ...</span><br><span class="line">    <span class="keyword">input</span> clk_b, </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] din_b, </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] addr_b, </span><br><span class="line">    ... </span><br><span class="line">); </span><br><span class="line">... </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Dual_Port_Sram</span><br><span class="line">#(</span><br><span class="line">    <span class="keyword">parameter</span>           ADDR_WIDTH  =   <span class="number">4</span>,</span><br><span class="line">    <span class="keyword">parameter</span>           DATA_WIDTH  =   <span class="number">8</span>,</span><br><span class="line">    <span class="keyword">parameter</span>           DATA_DEPTH  =   <span class="number">1</span> &lt;&lt; ADDR_WIDTH</span><br><span class="line">)</span><br><span class="line">(</span><br><span class="line">    <span class="keyword">input</span>               clka,</span><br><span class="line">    <span class="keyword">input</span>               clkb,</span><br><span class="line">    <span class="keyword">input</span>               rst_n,</span><br><span class="line">    <span class="keyword">input</span>               csen_n,</span><br><span class="line">    <span class="comment">//Port A Signal</span></span><br><span class="line">    <span class="keyword">input</span>       [ADDR_WIDTH-<span class="number">1</span>:<span class="number">0</span>]   addra,</span><br><span class="line">    <span class="keyword">output</span>   <span class="keyword">reg</span>   [DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]   data_a,</span><br><span class="line">    <span class="keyword">input</span>               rdena_n,</span><br><span class="line">    <span class="comment">//Port B Signal</span></span><br><span class="line">    <span class="keyword">input</span>       [ADDR_WIDTH-<span class="number">1</span>:<span class="number">0</span>]   addrb,</span><br><span class="line">    <span class="keyword">input</span>               wrenb_n,</span><br><span class="line">    <span class="keyword">input</span>       [DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]    data_b </span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">integer</span>     i;</span><br><span class="line"><span class="keyword">reg</span>     [DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]   register[DATA_DEPTH-<span class="number">1</span>:<span class="number">0</span>];</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clkb <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">for</span>(i = <span class="number">0</span>; i &lt; DATA_DEPTH; i = i + <span class="number">1</span>)</span><br><span class="line">            register[i] &lt;= <span class="number">'b0000_1111</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(wrenb_n == <span class="number">1'b0</span> &amp;&amp; csen_n == <span class="number">1'b0</span>)</span><br><span class="line">        register[addrb] &lt;= data_b;  </span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clka <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        data_a &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(rdena_n == <span class="number">1'b0</span> &amp;&amp; csen_n == <span class="number">1'b0</span>)</span><br><span class="line">        data_a &lt;= register[addra];</span><br><span class="line">    <span class="keyword">else</span> </span><br><span class="line">        data_a &lt;= data_a;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="题目：用Verilog实现三分频电路，要求输出50-占空比。"><a href="#题目：用Verilog实现三分频电路，要求输出50-占空比。" class="headerlink" title="题目：用Verilog实现三分频电路，要求输出50%占空比。"></a>题目：用Verilog实现三分频电路，要求输出50%占空比。</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Div_three(</span><br><span class="line">    <span class="keyword">input</span>       clk,</span><br><span class="line">    <span class="keyword">input</span>       rst_n,</span><br><span class="line">    <span class="keyword">output</span>      div_three</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span>     [<span class="number">1</span>:<span class="number">0</span>]   cnt;  </span><br><span class="line"><span class="keyword">reg</span>             div_clk1;</span><br><span class="line"><span class="keyword">reg</span>             div_clk2;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        cnt &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(cnt == <span class="number">2</span>)</span><br><span class="line">        cnt &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        cnt &lt;= cnt + <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        div_clk1 &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(cnt == <span class="number">0</span>)<span class="keyword">begin</span></span><br><span class="line">        div_clk1 &lt;= ~div_clk1;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> </span><br><span class="line">        div_clk1 &lt;= div_clk1;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">negedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        div_clk2 &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(cnt == <span class="number">2</span>)<span class="keyword">begin</span></span><br><span class="line">        div_clk2 &lt;= ~div_clk2;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> </span><br><span class="line">        div_clk2 &lt;= div_clk2;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span>  div_three = div_clk2 ^ div_clk1;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="题目：用Verilog实现异步复位同步释放电路。"><a href="#题目：用Verilog实现异步复位同步释放电路。" class="headerlink" title="题目：用Verilog实现异步复位同步释放电路。"></a>题目：用Verilog实现异步复位同步释放电路。</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Sys_Rst(</span><br><span class="line">    <span class="keyword">input</span>       clk,</span><br><span class="line">    <span class="keyword">input</span>       rst,</span><br><span class="line">    <span class="keyword">output</span>      sys_rst</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span>     rst_r0;</span><br><span class="line"><span class="keyword">reg</span>     rst_r1;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> rst)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst)<span class="keyword">begin</span></span><br><span class="line">        rst_r0 &lt;= <span class="number">1'b1</span>;</span><br><span class="line">        rst_r1 &lt;= <span class="number">1'b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        rst_r0 &lt;= <span class="number">1'b0</span>;</span><br><span class="line">        rst_r1 &lt;= rst_r0;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span>  sys_rst = rst_r1;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="题目：用Verilog实现按键抖动消除电路，抖动小于15ms，输入时钟12MHz。"><a href="#题目：用Verilog实现按键抖动消除电路，抖动小于15ms，输入时钟12MHz。" class="headerlink" title="题目：用Verilog实现按键抖动消除电路，抖动小于15ms，输入时钟12MHz。"></a>题目：用Verilog实现按键抖动消除电路，抖动小于15ms，输入时钟12MHz。</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> debounce(</span><br><span class="line">    <span class="keyword">input</span>           clk,<span class="comment">//12Mhz</span></span><br><span class="line">    <span class="keyword">input</span>           rst_n,</span><br><span class="line">    <span class="keyword">input</span>           key_in,</span><br><span class="line">    <span class="keyword">output</span>          key_flag</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">parameter</span>   JITTER  =   <span class="number">240</span>;<span class="comment">//12Mhz / (1/20ms)</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span>   [<span class="number">1</span>:<span class="number">0</span>]     key_r;</span><br><span class="line"><span class="keyword">wire</span>             change;</span><br><span class="line"><span class="keyword">reg</span>   [<span class="number">15</span>:<span class="number">0</span>]    delay_cnt;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        key_r &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        key_r &lt;= &#123;key_r[<span class="number">0</span>],key_in&#125;;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span>  change = (~key_r[<span class="number">1</span>] &amp; key_r[<span class="number">0</span>]) | (key_r[<span class="number">1</span>] &amp; ~key_r[<span class="number">0</span>]);</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        delay_cnt &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(change == <span class="number">1'b1</span>)</span><br><span class="line">        delay_cnt &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(delay_cnt == JITTER)</span><br><span class="line">        delay_cnt &lt;= delay_cnt;</span><br><span class="line">    <span class="keyword">else</span> </span><br><span class="line">        delay_cnt &lt;= delay_cnt + <span class="number">1</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span>  key_flag = ((delay_cnt == JITTER - <span class="number">1</span>) &amp;&amp; (key_in == <span class="number">1'b1</span>))? <span class="number">1'b1</span>: <span class="number">1'b0</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="题目：用Verilog实现一个同步FIFO，深度16，数据位宽8bit。"><a href="#题目：用Verilog实现一个同步FIFO，深度16，数据位宽8bit。" class="headerlink" title="题目：用Verilog实现一个同步FIFO，深度16，数据位宽8bit。"></a>题目：用Verilog实现一个同步FIFO，深度16，数据位宽8bit。</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Syn_fifo</span><br><span class="line">#(</span><br><span class="line">    <span class="keyword">parameter</span>   DATA_WIDTH  =   <span class="number">8</span>,</span><br><span class="line">    <span class="keyword">parameter</span>   ADDR_WIDTH  =   <span class="number">4</span>,</span><br><span class="line">    <span class="keyword">parameter</span>   RAM_DEPTH   =   (<span class="number">1</span> &lt;&lt; ADDR_WIDTH)</span><br><span class="line">)</span><br><span class="line">(</span><br><span class="line">    <span class="keyword">input</span>           clk,</span><br><span class="line">    <span class="keyword">input</span>           rst_n,</span><br><span class="line">    <span class="keyword">input</span>   [DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]    data_in,</span><br><span class="line">    <span class="keyword">input</span>           wr_en,</span><br><span class="line">    <span class="keyword">input</span>           rd_en,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>  [DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]    data_out,</span><br><span class="line">    <span class="keyword">output</span>          empty,          <span class="comment">//fifo empty</span></span><br><span class="line">    <span class="keyword">output</span>          full            <span class="comment">//fifo full</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span>     [ADDR_WIDTH-<span class="number">1</span>:<span class="number">0</span>]    wr_cnt;</span><br><span class="line"><span class="keyword">reg</span>     [ADDR_WIDTH-<span class="number">1</span>:<span class="number">0</span>]    rd_cnt;</span><br><span class="line"><span class="keyword">reg</span>     [ADDR_WIDTH-<span class="number">1</span>:<span class="number">0</span>]    status_cnt;</span><br><span class="line"><span class="keyword">reg</span>     [DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]    data_ram;</span><br><span class="line"></span><br><span class="line"><span class="comment">//-------------------------------------------------------</span></span><br><span class="line"><span class="keyword">assign</span>  full = (status_cnt == (RAM_DEPTH-<span class="number">1</span>))? <span class="number">1'b1</span>: <span class="number">1'b0</span>;</span><br><span class="line"><span class="keyword">assign</span>  empty = (status_cnt == <span class="number">0</span>)? <span class="number">1'b1</span>: <span class="number">1'b0</span>;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//Syn</span></span><br><span class="line"><span class="keyword">reg</span>     rd_en_r;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        rd_en_r &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        rd_en_r &lt;= rd_en;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//-------------------------------------------------------</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        wr_cnt &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(wr_cnt == RAM_DEPTH-<span class="number">1</span>)</span><br><span class="line">        wr_cnt &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(wr_en)<span class="keyword">begin</span></span><br><span class="line">        wr_cnt &lt;= wr_cnt + <span class="number">1'b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> </span><br><span class="line">        wr_cnt &lt;= wr_cnt;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        rd_cnt &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(rd_cnt == RAM_DEPTH-<span class="number">1</span>)</span><br><span class="line">        rd_cnt &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(rd_en)<span class="keyword">begin</span></span><br><span class="line">        rd_cnt &lt;= rd_cnt + <span class="number">1'b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> </span><br><span class="line">        rd_cnt &lt;= rd_cnt;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        data_out &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(rd_en_r)<span class="keyword">begin</span></span><br><span class="line">        data_out &lt;= data_ram;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        status_cnt &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(rd_en &amp;&amp; !wr_en &amp;&amp; (status_cnt != <span class="number">0</span>))<span class="keyword">begin</span></span><br><span class="line">        status_cnt &lt;= status_cnt - <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(wr_en &amp;&amp; !rd_en &amp;&amp; (status_cnt != RAM_DEPTH-<span class="number">1</span>))</span><br><span class="line">        status_cnt &lt;= status_cnt + <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">else</span> </span><br><span class="line">        status_cnt &lt;= status_cnt;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//-------------------------------------------------------</span></span><br><span class="line"><span class="comment">//Syn_Dual_Port_RAM</span></span><br><span class="line"><span class="keyword">integer</span>     i;</span><br><span class="line"><span class="keyword">reg</span>     [DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]   register[RAM_DEPTH-<span class="number">1</span>:<span class="number">0</span>];</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">for</span>(i = <span class="number">0</span>; i &lt; RAM_DEPTH; i = i + <span class="number">1</span>)</span><br><span class="line">            register[i] &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(wr_en == <span class="number">1'b1</span>)</span><br><span class="line">        register[wr_cnt] &lt;= data_in;  </span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1'b0</span>)<span class="keyword">begin</span></span><br><span class="line">        data_ram &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(rd_en == <span class="number">1'b1</span>)</span><br><span class="line">        data_ram &lt;= register[rd_cnt];</span><br><span class="line">    <span class="keyword">else</span> </span><br><span class="line">        data_ram &lt;= data_ram;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>Reference</p>
<p><a href="http://www.asic-world.com/examples/verilog/syn_fifo.html" target="_blank" rel="noopener">http://www.asic-world.com/examples/verilog/syn_fifo.html</a></p>
<h3 id="题目：IIC协议的RTL设计"><a href="#题目：IIC协议的RTL设计" class="headerlink" title="题目：IIC协议的RTL设计"></a>题目：IIC协议的RTL设计</h3><p><a href="https://zhuanlan.zhihu.com/p/34674402" target="_blank" rel="noopener">https://zhuanlan.zhihu.com/p/34674402</a></p>
<p><a href="https://www.cnblogs.com/ninghechuan/p/9534893.html" target="_blank" rel="noopener">https://www.cnblogs.com/ninghechuan/p/9534893.html</a></p>
<h3 id="题目：Verilog设计异步FIFO"><a href="#题目：Verilog设计异步FIFO" class="headerlink" title="题目：Verilog设计异步FIFO"></a>题目：Verilog设计异步FIFO</h3><p> <a href="https://ninghechuan.com/2018/12/15/2018-12-15-Verilog设计异步FIFO/" target="_blank" rel="noopener">https://ninghechuan.com/2018/12/15/2018-12-15-Verilog%E8%AE%BE%E8%AE%A1%E5%BC%82%E6%AD%A5FIFO/</a> </p>
<h3 id="题目：FIFO深度计算"><a href="#题目：FIFO深度计算" class="headerlink" title="题目：FIFO深度计算"></a>题目：FIFO深度计算</h3><h4 id="异步FIFO深度为17，如何设计地址格雷码"><a href="#异步FIFO深度为17，如何设计地址格雷码" class="headerlink" title="异步FIFO深度为17，如何设计地址格雷码"></a>异步FIFO深度为17，如何设计地址格雷码</h4><p><a href="https://www.embedded.com/print/4015117" target="_blank" rel="noopener">https://www.embedded.com/print/4015117</a></p>
<p><a href="https://patents.google.com/patent/CN101930350A/zh" target="_blank" rel="noopener">https://patents.google.com/patent/CN101930350A/zh</a></p>
<h4 id="FIFO最小深度计算"><a href="#FIFO最小深度计算" class="headerlink" title="FIFO最小深度计算"></a>FIFO最小深度计算</h4><p><a href="[https://ninghechuan.com/2019/01/20/2019-1-20-%E4%BD%A0%E9%97%AE%E6%88%91FIFO%E6%9C%89%E5%A4%9A%E6%B7%B1%EF%BC%9F/](https://ninghechuan.com/2019/01/20/2019-1-20-你问我FIFO有多深？/)">你问我FIFO有多深?</a></p>
<h4 id="Case-1：fA-gt-fB-读写之间没有空闲周期"><a href="#Case-1：fA-gt-fB-读写之间没有空闲周期" class="headerlink" title="Case-1：fA &gt; fB 读写之间没有空闲周期"></a>Case-1：fA &gt; fB 读写之间没有空闲周期</h4><p>写速率fA = 80MHz</p>
<p>读速率fB = 50MHz</p>
<p>突发长度Burst Length = 120</p>
<p>读写之间没有空闲周期，是连续读写一个突发长度。</p>
<h4 id="Sol："><a href="#Sol：" class="headerlink" title="Sol："></a>Sol：</h4><p>写一个数据需要的时间 = 1 / 80MHz = 12.5ns</p>
<p>写一个突发需要的时间 = 120 * 12.5ns = 1500ns</p>
<p>读一个数据需要的时间 = 1 / 50MHz = 20ns</p>
<p>每1500ns，120个数据被写入FIFO，但读一个数据需要20ns的时间</p>
<p>可以计算出，1500ns内读出多少个数据，1500 / 20 = 75</p>
<p>剩下的没有读出，就存在FIFO中，则需要120 - 75  = 45</p>
<p>所以这种情况下，需要的FIFO最小深度为45</p>
<p>拿笔在纸上推导下更清楚。</p>
<h4 id="Case-2：fA-gt-fB-在两个连续读写之间有一个周期的延迟"><a href="#Case-2：fA-gt-fB-在两个连续读写之间有一个周期的延迟" class="headerlink" title="Case-2：fA &gt; fB 在两个连续读写之间有一个周期的延迟"></a>Case-2：fA &gt; fB 在两个连续读写之间有一个周期的延迟</h4><h4 id="Sol：-1"><a href="#Sol：-1" class="headerlink" title="Sol："></a>Sol：</h4><p>这个题目是制造了一些假象，这其实和Case-1的情况是一样的，因为两个连续的读写之间通常都会有延迟。解决方法，如同Case-1。</p>
<h4 id="Case–3：fA-gt-fB读写都有空闲周期（IDLE-Cycles）"><a href="#Case–3：fA-gt-fB读写都有空闲周期（IDLE-Cycles）" class="headerlink" title="Case–3：fA &gt; fB读写都有空闲周期（IDLE Cycles）"></a>Case–3：fA &gt; fB读写都有空闲周期（IDLE Cycles）</h4><p>写速率fA = 80MHz</p>
<p>读速率fB = 50MHz</p>
<p>突发长度Burst Length = 120</p>
<p>两个连续写入之间的空闲周期为 = 1</p>
<p>两个连续读取之间的空闲周期为 = 3</p>
<h4 id="Sol：-2"><a href="#Sol：-2" class="headerlink" title="Sol："></a>Sol：</h4><p>两个连续写入之间的空闲周期为1的意思是，每写入一个数据，要等待一个周期，再写入下一个数据。这也可以理解为每两个周期，写入一个数据。</p>
<p>两个连续读取之间的空闲周期为3的意思是，每读取一个数据，要等待三个周期，再读取下一个数据。这也可以理解为每四个周期，读取一个数据。</p>
<p>写一个数据需要的时间 = 2 * (1 / 80MHz) = 25ns</p>
<p>写一个突发需要的时间 = 120 * 25ns = 3000ns</p>
<p>读一个数据需要的时间 = 4 * (1 / 50MHz) = 80ns</p>
<p>每3000ns，120个数据被写入FIFO，但读一个数据需要80ns的时间</p>
<p>可以计算出，3000ns内读出可以多少个数据，3000 / 80 = 37.5</p>
<p>剩下的没有读出，就存在FIFO中，则需要120 - 37.5 = 82.5 约等于 83</p>
<p>所以这种情况下，需要的FIFO最小深度为83</p>
<h4 id="Case-4：fA-gt-fB并给出了读写使能的百分比"><a href="#Case-4：fA-gt-fB并给出了读写使能的百分比" class="headerlink" title="Case-4：fA &gt; fB并给出了读写使能的百分比"></a>Case-4：fA &gt; fB并给出了读写使能的百分比</h4><p>写速率fA = 80MHz</p>
<p>读速率fB = 50MHz</p>
<p>突发长度Burst Length = 120</p>
<p>写使能占得百分比为 = 50% = 1 / 2</p>
<p>读使能占得百分比为 = 25% = 1 / 4</p>
<h4 id="Sol：-3"><a href="#Sol：-3" class="headerlink" title="Sol："></a>Sol：</h4><p>用你聪明的大脑想一想，这是不是和Case-3也是一模一样呢，写使能占得百分比为50%，即每两个周期写入一个数据。读使能占得百分比为25%，即每四个周期读取一个数据。</p>
<h4 id="Case-5：fA-lt-fB-读写操作无空闲周期（每两个连续读写之间有一个周期延迟）"><a href="#Case-5：fA-lt-fB-读写操作无空闲周期（每两个连续读写之间有一个周期延迟）" class="headerlink" title="Case-5：fA &lt; fB 读写操作无空闲周期（每两个连续读写之间有一个周期延迟）"></a>Case-5：fA &lt; fB 读写操作无空闲周期（每两个连续读写之间有一个周期延迟）</h4><h4 id="Sol：-4"><a href="#Sol：-4" class="headerlink" title="Sol："></a>Sol：</h4><p>这类题目，因为读取速率大于写入速率，FIFO永远不会被写满，所以FIFO深度为1就够了。</p>
<h4 id="Case-6：fA-lt-fB-读写操作有空闲周期（读写使能占得百分比问题）"><a href="#Case-6：fA-lt-fB-读写操作有空闲周期（读写使能占得百分比问题）" class="headerlink" title="Case-6：fA &lt; fB 读写操作有空闲周期（读写使能占得百分比问题）"></a>Case-6：fA &lt; fB 读写操作有空闲周期（读写使能占得百分比问题）</h4><p>写速率fA = 30MHz</p>
<p>读速率fB = 50MHz</p>
<p>突发长度Burst Length = 120</p>
<p>两个连续写入之间的空闲周期为 = 1</p>
<p>两个连续读取之间的空闲周期为 = 3</p>
<h4 id="Sol"><a href="#Sol" class="headerlink" title="Sol:"></a>Sol:</h4><p>两个连续写入之间的空闲周期为1的意思是，每写入一个数据，要等待一个周期，再写入下一个数据。这也可以理解为每两个周期，写入一个数据。</p>
<p>两个连续读取之间的空闲周期为3的意思是，每读取一个数据，要等待三个周期，再读取下一个数据。这也可以理解为每四个周期，读取一个数据。</p>
<p>写一个数据需要的时间 = 2 * (1 / 30MHz) = 66.667ns</p>
<p>写一个突发需要的时间 = 120 * 66.667ns = 8000ns</p>
<p>读一个数据需要的时间 = 4 * (1 / 50MHz) = 80ns</p>
<p>每8000ns，120个数据被写入FIFO，但读一个数据需要80ns的时间</p>
<p>可以计算出，8000ns内读出可以多少个数据，8000 / 80 = 100</p>
<p>剩下的没有读出，就存在FIFO中，则需要120 - 100 = 20</p>
<p>所以这种情况下，需要的FIFO最小深度为20</p>
<h4 id="Case-7：fA-fB-读写操作无空闲周期（每两个连续读写之间有一个周期延迟）"><a href="#Case-7：fA-fB-读写操作无空闲周期（每两个连续读写之间有一个周期延迟）" class="headerlink" title="Case-7：fA = fB 读写操作无空闲周期（每两个连续读写之间有一个周期延迟）"></a>Case-7：fA = fB 读写操作无空闲周期（每两个连续读写之间有一个周期延迟）</h4><h4 id="Sol：-5"><a href="#Sol：-5" class="headerlink" title="Sol："></a>Sol：</h4><p>很好理解。</p>
<p>如果读写时钟为同一个时钟，则可以不需要FIFO。</p>
<p>如果读写时钟存在相位差，FIFO深度为1，也是够了。</p>
<h4 id="Case-8：fA-fB-读写操作有空闲周期（读写使能占得百分比问题）"><a href="#Case-8：fA-fB-读写操作有空闲周期（读写使能占得百分比问题）" class="headerlink" title="Case-8：fA = fB 读写操作有空闲周期（读写使能占得百分比问题）"></a>Case-8：fA = fB 读写操作有空闲周期（读写使能占得百分比问题）</h4><p>写速率fA = 50MHz</p>
<p>读速率fB = 50MHz</p>
<p>突发长度Burst Length = 120</p>
<p>两个连续写入之间的空闲周期为 = 1</p>
<p>两个连续读取之间的空闲周期为 = 3</p>
<h4 id="Sol：-6"><a href="#Sol：-6" class="headerlink" title="Sol："></a>Sol：</h4><p>同样的解题思路。</p>
<p>两个连续写入之间的空闲周期为1的意思是，每写入一个数据，要等待一个周期，再写入下一个数据。这也可以理解为每两个周期，写入一个数据。</p>
<p>两个连续读取之间的空闲周期为3的意思是，每读取一个数据，要等待三个周期，再读取下一个数据。这也可以理解为每四个周期，读取一个数据。</p>
<p>写一个数据需要的时间 = 2 * (1 / 50MHz) = 40ns</p>
<p>写一个突发需要的时间 = 120 * 40ns = 4800ns</p>
<p>读一个数据需要的时间 = 4 * (1 / 50MHz) = 80ns</p>
<p>每4800ns，120个数据被写入FIFO，但读一个数据需要80ns的时间</p>
<p>可以计算出，4800ns内读出可以多少个数据，4800 / 80 = 60</p>
<p>剩下的没有读出，就存在FIFO中，则需要120 - 60 = 60</p>
<p>所以这种情况下，需要的FIFO最小深度为60</p>
<h4 id="Case-9-如果数据速率如下所示"><a href="#Case-9-如果数据速率如下所示" class="headerlink" title="Case-9 如果数据速率如下所示"></a>Case-9 如果数据速率如下所示</h4><p>读写速率相等</p>
<p>每100个时钟写入80个数据</p>
<p>每10个时钟读取8个数据</p>
<p>突发长度为160</p>
<h4 id="Sol：-7"><a href="#Sol：-7" class="headerlink" title="Sol："></a>Sol：</h4><p>写速率的其他20个周期的位置是随机的。所以就有了下面几种情况。</p>
<p><img src="https://user-images.githubusercontent.com/27922538/65330473-35ed7f80-dbed-11e9-9b54-63d3e5582b84.png" alt="写周期数"></p>
<p><img src="https://user-images.githubusercontent.com/27922538/65330474-35ed7f80-dbed-11e9-89e1-d2aab35d695d.png" alt="异步传输"></p>
<p>为了保证数据的传输不丢失，我们考虑到最坏的情况。</p>
<p>考虑的最坏的情况，就是写数据速率和读数据速率之间的差别最大。即写数据速率最大，读数据速率最小。</p>
<p>写操作最坏得情况是Case-4 ，即两次连续的突发写入，又称“背靠背”的情况。</p>
<p>即为在160个周期内写入160个数据。</p>
<p>读数据速率读出每个数据的时间为  = 8 / 10 </p>
<p>所以160个周期读出数据的个数为 160 * （8 * 10） = 128</p>
<p>剩下的没有读出，就存在FIFO中，则需要160 - 128 = 32</p>
<p>所以这种情况下，需要的FIFO最小深度为32。</p>
<h4 id="Case-10：如下所示"><a href="#Case-10：如下所示" class="headerlink" title="Case-10：如下所示"></a>Case-10：如下所示</h4><p>写入时钟20MHz</p>
<p>读出时钟40MHz</p>
<p>每1000个时钟周期写入500个数据</p>
<p>每4个时钟周期读出1个数据</p>
<p>读写数据位宽一致。</p>
<h4 id="Sol：-8"><a href="#Sol：-8" class="headerlink" title="Sol："></a>Sol：</h4><p>考虑到“背靠背”的情况突发长度则为500 * 2 = 1000</p>
<p>则为每1000个时钟周期写入1000个数据</p>
<p>每4个周期，读取一个数据。</p>
<p>写一个数据需要的时间 = 1 / 20MHz = 50ns</p>
<p>写一个突发需要的时间 = 1000 * 50ns = 50000ns</p>
<p>读一个数据需要的时间 = 4 * (1 / 40MHz) = 100ns</p>
<p>每50000ns，120个数据被写入FIFO，但读一个数据需要100ns的时间</p>
<p>可以计算出，50000ns内读出可以多少个数据，50000 /100 = 500</p>
<p>剩下的没有读出，就存在FIFO中，则需要1000- 500 = 500</p>
<p>所以这种情况下，需要的FIFO最小深度为500</p>
<h3 id="Reference"><a href="#Reference" class="headerlink" title="Reference"></a>Reference</h3><p>CALCULATION OF FIFO DEPTH - MADE EASY —— Putta Satish</p>
<p><a href="http://comm.chinaaet.com/adi/blogdetail/37555.html" target="_blank" rel="noopener">http://comm.chinaaet.com/adi/blogdetail/37555.html</a></p>
<p><a href="https://blog.csdn.net/u011412586/article/details/10241585/" target="_blank" rel="noopener">https://blog.csdn.net/u011412586/article/details/10241585/</a></p>
<p>参考文献中诸多实例，可以参考点击查看。参考文献的文档关注<strong>硅农</strong>订阅号，后台回复<strong>FIFO Depth Cal</strong>即可获得。这份文档的写的太好了，解决所有FIFO深度计算类笔面试题都不再话下。</p>
<h4 id="例子"><a href="#例子" class="headerlink" title="例子"></a>例子</h4><p>FIFO深度 /（写入速率 - 读出速率）= FIFO被填满时间  &gt;  数据包传送时间 = 写入数据量 / 写入速率</p>
<p>确保对FIFO写数据时不存在overflow,从FIFO读出数据时不存在underflow。</p>
<p>即：FIFO深度 = (写入速率 - 读出速率) * (写入数据量 / 写入速率)</p>
<p>例：A/D采样率50MHz，dsp读A/D读的速率40MHz，要不丢失地将10万个采样数据送入DSP，在A/D在和DSP之间至少加多大容量（深度）的FIFO才行？</p>
<p>100,000 / 50MHz = 1/500 s = 2ms<br>(50MHz - 40MHz) * 1/500 = 20k就是FIFO深度。</p>
<h4 id="例子-1"><a href="#例子-1" class="headerlink" title="例子"></a>例子</h4><p>FIFO深度计算： 写入时钟20MHz，读出时钟40MHz，每1000个时钟周期写入500个数据，每4个时钟周期读出1个数据，读写数据位宽一致。</p>
<p>写时钟频率w_clk,<br>读时钟频率 r_clk,<br>写时钟周期里，每B个时钟周期会有A个数据写入FIFO<br>读时钟周期里，每Y个时钟周期会有X个数据读出FIFO<br>则，FIFO的最小深度是？</p>
<p>fifo_depth = burst_length - burst_length * X / Y * r_clk / w_clk</p>
<p>首先认为写操作是Burst（突发）进行的，但是写操作的效率并不是100%，而是A/B，因此实际的写速率为Fwr = (A/B)*w_clk。同理，实际的读速率为Frd = (X/Y) * r_clk。</p>
<p>而且这类题也没有约束突发长度场景，正常情况下应该是这样的：</p>
<p>空闲——Burst——空闲——Burst——空闲——Burst</p>
<p>但是在计算时要考虑极端的情况，即“背靠背”的情况。</p>
<p>空闲——Burst——Burst——空闲——Burst——Burst——空闲</p>
<p>这就是”背靠背“的极端情况。</p>
<p>所以这里的burst_length = (A+A) /  w_clk</p>
<p>此题得解。</p>
<p>fifo_depth = 1000-1000(1/4)*(40/20) = 500</p>
<h4 id="例子-2"><a href="#例子-2" class="headerlink" title="例子"></a>例子</h4><p>再来一个例子。</p>
<p>例：一个8bit宽的AFIFO，输入时钟为100MHz，输出时钟为95MHz，设一个package为4Kbit，且两个package之间的发送间距足够大。求AFIFO的深度？</p>
<p>公式：fifo_depth = burst_length - burst_length * (X / Y) * (r_clk/w_clk)</p>
<p>burst_length = 4Kbit/8bit ，有两种结果</p>
<p>其一，根据存储厂商的惯用算法，4Kbit=4000bit，burst_length=500；</p>
<p>其二，用一般二进制算法，4Kbit=4*1024=4096bit，burst_length=512。</p>
<p>因为X和Y的值没有给出，所以默认为1.</p>
<p>其一，fifo_depth = 500 - 500*（95/100）= 25 ，所以fifo_depth最小取值是25 。</p>
<p>其二，fifo_depth = 512 - 512*（95/100）= 25.6 ，所以fifo_depth最小取值是26 。</p>
<h4 id="SDRAM中应用"><a href="#SDRAM中应用" class="headerlink" title="SDRAM中应用"></a>SDRAM中应用</h4><p>在SDRAM的应用中，我们通常使用的读写FIFO是突发长度的2倍，比如突发长度为256，那FIFO的深度设置为512，使得FIFO始终保持半满的状态。可以保证数据的传输。</p>
<h3 id="题目：Verilog设计一个RAM"><a href="#题目：Verilog设计一个RAM" class="headerlink" title="题目：Verilog设计一个RAM"></a>题目：Verilog设计一个RAM</h3><h4 id="SRAM"><a href="#SRAM" class="headerlink" title="SRAM"></a>SRAM</h4><p> Verilog设计一个sram，供仿真使用，实际工程中，FPGA直接例化工具自带的IP Core，ASIC由后端做专门的memory。 csen_n为低，wren_n为高写数据 csen_n为低，wren_n为高读数据 csen_n为高，memory不工作 。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span>     [DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]   register[<span class="number">2</span>**ADDR_WIDTH-<span class="number">1</span>:<span class="number">0</span>];</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!wren_n &amp;&amp; !csen_n)</span><br><span class="line">        register[addr] &lt;= data_i;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(wren_n &amp;&amp; !csen_n)</span><br><span class="line">        data_o &lt;= register[addr];</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<h4 id="双口RAM"><a href="#双口RAM" class="headerlink" title="双口RAM"></a>双口RAM</h4><p>双口ram是单一时钟，支持一个读地址和一个写地址。本设计是同步读数ram，异步读数ram去掉时钟即可。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span>     [DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]   register[<span class="number">2</span>**ADDR_WIDTH-<span class="number">1</span>:<span class="number">0</span>];</span><br><span class="line"><span class="keyword">reg</span>     [ADDR_WIDTH-<span class="number">1</span>:<span class="number">0</span>]    addrb_r;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!wrena_n &amp;&amp; !csen_n)</span><br><span class="line">        register[addra] &lt;= data_a;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!rdenb_n &amp;&amp; !csen_n)</span><br><span class="line">        data_b &lt;= register[addrb];<span class="comment">//read old data</span></span><br><span class="line">        <span class="comment">//addrb_r &lt;= addrb//read new data</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//assign data_b = register[addrb_r];//read new data</span></span><br></pre></td></tr></table></figure>

<h4 id="真双口RAM"><a href="#真双口RAM" class="headerlink" title="真双口RAM"></a>真双口RAM</h4><p>真双口ram是两个时钟，支持两套独立完整的读写。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span>     [DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]   register[<span class="number">2</span>**ADDR_WIDTH-<span class="number">1</span>:<span class="number">0</span>];</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clka)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!wrena_n &amp;&amp; !csen_n)<span class="keyword">begin</span></span><br><span class="line">        register[addra] &lt;= dina;</span><br><span class="line">        douta &lt;= dina;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(!csen_n)</span><br><span class="line">        douta &lt;= register[addra];    </span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clkb)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!wrenb_n &amp;&amp; !csen_n)<span class="keyword">begin</span></span><br><span class="line">        register[addrb] &lt;= dinb;</span><br><span class="line">        doutb &lt;= dinb;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (!csen_n)<span class="keyword">begin</span></span><br><span class="line">        doutb &lt;= register[addrb];</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<h4 id="Register-File"><a href="#Register-File" class="headerlink" title="Register File"></a>Register File</h4><p>在我的认知中Register File的写法其实和上述大同小异，在FPGA中写成Register File，工具貌似会综合成BRAM资源，在ASIC设计中RAM Memory需要专门去做存储块。本文大致了解RAM的原理，只可供仿真使用。</p>
<p>使用Reg File在存储为小规模使用时有优势，面积小速度快，当存储的规模大于256个单元时，提倡使用sram的标准单元库。</p>
<h4 id="SRAM和DRAM"><a href="#SRAM和DRAM" class="headerlink" title="SRAM和DRAM"></a>SRAM和DRAM</h4><p>SRAM：Static Random-Access Memory，静态随机存取存储器，只要供电数据就会保持，但断电数据就会消失，也被称为Volatile Memory </p>
<p>DRAM：Dynamic Random Access Memory，动态随机存储器，主要原理是利用电容存储电荷的多少来代表一个bit是0还是1，由于晶体管的漏电电流现象，电容会放电，所以要周期性的给电容充电，叫刷新。SRAM不需要刷新也会保持数据丢失，但是两者断电后数据都会消失，称为Volatile Memory </p>
<h4 id="SDRAM和DDR"><a href="#SDRAM和DDR" class="headerlink" title="SDRAM和DDR"></a>SDRAM和DDR</h4><p>SDRAM：Synchronous Dynamic Random Access Memory，同步动态随机存储器，同步写入和读出数据的DRAM。 </p>
<p> DDR：Double Data Synchronous Dynamic Random Access Memory，双倍速率同步动态随机存储器，就是DDR SDRAM双倍速率传输的SDRAM，在时钟的上升沿和下降沿都可以进行数据传输。我们电脑的内存条都是DDR芯片。 </p>
<h4 id="留一个练习"><a href="#留一个练习" class="headerlink" title="留一个练习"></a>留一个练习</h4><p>设计一个双口RAM，要求可读可写，可以同时读写，两种处理方式</p>
<ul>
<li>将输入输出参数化，可重复调用</li>
<li>读取原来存储的值，然后立即写入新值</li>
<li>不能读取原来的值，而是直接获得正在写入的值</li>
</ul>
<h3 id="题目：Verilog设计一个ROM"><a href="#题目：Verilog设计一个ROM" class="headerlink" title="题目：Verilog设计一个ROM"></a>题目：Verilog设计一个ROM</h3><p>FPGA中有专门的ROM IP Core，如果按照规范用Verilog编写的ROM文件可以被工具综合成RAM资源，而ASIC在需要后端去做专门Memory，前端仿真可以自己编写RAM/ROM/FIFO/RegFile IP。为了方便仿真这样写个ROM，方便初始化。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> single_port_rom(<span class="comment">/*autoarg*/</span></span><br><span class="line">   <span class="comment">// Outputs</span></span><br><span class="line">   q,</span><br><span class="line">   <span class="comment">// Inputs</span></span><br><span class="line">   addr, clk</span><br><span class="line">   );</span><br><span class="line"></span><br><span class="line"><span class="keyword">parameter</span> DATA_WIDTH = <span class="number">8</span>;</span><br><span class="line"><span class="keyword">parameter</span> ADDR_WIDTH = <span class="number">8</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span>   [ADDR_WIDTH-<span class="number">1</span>:<span class="number">0</span>] addr;</span><br><span class="line"><span class="keyword">input</span>   clk;</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">reg</span> [DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>] q;     </span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>] rom[<span class="number">2</span>**ADDR_WIDTH-<span class="number">1</span>:<span class="number">0</span>];</span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> begins</span><br><span class="line">    <span class="built_in">$readmemh</span>(<span class="string">"/home/IC/Digital_Front_End_Verilog/ip_lib/rtl/DDS/triangular.txt"</span>, rom);</span><br><span class="line">	<span class="comment">//$readmemb("sin.txt", rom);</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @ (<span class="keyword">posedge</span> clk)<span class="keyword">begin</span></span><br><span class="line"> 	q &lt;= rom[addr];</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>系统函数$readmemh和$readmemb分别用来读取十六进制文件和二进制文件。貌似没有读十进制的。txt中的数据每行一个不需要逗号和最后一个数据后面的分号，数据格式对应。更多使用可以查询IEEE的Verilog语法手册。</p>
<p>例化方式和rom IP一样可参数化配置任意大小</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line">single_port_rom </span><br><span class="line">#(</span><br><span class="line">        <span class="variable">.DATA_WIDTH</span>(DATA_WIDTH),</span><br><span class="line">        <span class="variable">.ADDR_WIDTH</span>(ADDR_WIDTH)</span><br><span class="line">)</span><br><span class="line">u_sin(<span class="comment">/*autoinst*/</span></span><br><span class="line">      <span class="comment">// Outputs</span></span><br><span class="line">      <span class="variable">.q</span>                                (dout[DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]),</span><br><span class="line">      <span class="comment">// Inputs</span></span><br><span class="line">      <span class="variable">.addr</span>                             (addra[ADDR_WIDTH-<span class="number">1</span>:<span class="number">0</span>]),</span><br><span class="line">      <span class="variable">.clk</span>                              (clk));</span><br></pre></td></tr></table></figure>

<h3 id="题目：数的操作"><a href="#题目：数的操作" class="headerlink" title="题目：数的操作"></a>题目：数的操作</h3><p>数的表示</p>
<p>数有有符号数和无符号数</p>
<p>表示形式有原码、反码、补码。</p>
<p>无符号数处理相对来说比较简单。</p>
<p>有符号数运算中负数通常用补码表示。</p>
<p>浮点数和定点数相比不常用。定点数的运算电路和普通数据无差别，要注意小数点的位置。有符号数处理需要注意数据的符号位。</p>
<img width="922" alt="8B39A5C117408A97EB6BE249E7FAA6DE" src="https://user-images.githubusercontent.com/27922538/69901051-f5616d80-13b6-11ea-98e2-196551e969e5.png">

<h4 id="有符号数比较器"><a href="#有符号数比较器" class="headerlink" title="有符号数比较器"></a>有符号数比较器</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">function</span>    [DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>] max_op;</span><br><span class="line"><span class="keyword">input</span>   [DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]   dat_op0;</span><br><span class="line"><span class="keyword">input</span>   [DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]   dat_op1;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span>    cmp_flag;</span><br><span class="line"><span class="keyword">if</span>(dat_op0[DATA_WIDTH-<span class="number">1</span>] != dat_op1[DATA_WIDTH-<span class="number">1</span>])<span class="keyword">begin</span></span><br><span class="line">    cmp_flag = dat_op0;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">    cmp_flag = (dat_op0[DATA_WIDTH-<span class="number">1</span>])? ((-dat_op0[DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]) &gt; (-dat_op1[DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>])): (dat_op0[DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>] &lt; dat_op1[DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]);</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">max_op[DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>] = cmp_flag? dat_op1[DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]: dat_op0[DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>];</span><br><span class="line"></span><br><span class="line"><span class="keyword">endfunction</span></span><br></pre></td></tr></table></figure>

<p>还可以直接定义为signed，工具自动进行符号位扩展。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> max_op[DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>] = (<span class="built_in">$signed</span>(dat_op1) &gt;= <span class="built_in">$signed</span>(dat_op0)? dat_op0[DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]: dat_op1[DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>];</span><br></pre></td></tr></table></figure>

<h4 id="有符号数求绝对值"><a href="#有符号数求绝对值" class="headerlink" title="有符号数求绝对值"></a>有符号数求绝对值</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">function</span> [DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>] dat_abs;</span><br><span class="line">    <span class="keyword">input</span> [DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>] dat_in;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> dat_abs[DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>] = (dat_in[DATA_WIDTH-<span class="number">1</span>])? (-dat_in): dat_in;</span><br><span class="line"><span class="keyword">endfunction</span></span><br></pre></td></tr></table></figure>

<h4 id="有符号数加法器"><a href="#有符号数加法器" class="headerlink" title="有符号数加法器"></a>有符号数加法器</h4><p>进行符号位扩展。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> dout[DATA_WIDTH:<span class="number">0</span>] = &#123;add_a[DATA_WIDTH-<span class="number">1</span>], add_a&#125; + &#123;add_b[DATA_WIDTH-<span class="number">1</span>], add_b&#125;;</span><br></pre></td></tr></table></figure>

<h4 id="有符号数乘法器"><a href="#有符号数乘法器" class="headerlink" title="有符号数乘法器"></a>有符号数乘法器</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(*)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(tc)<span class="keyword">begin</span></span><br><span class="line">            dat_a_tmp[A_WIDTH-<span class="number">1</span>:<span class="number">0</span>] = dat_a[A_WIDTH-<span class="number">1</span>]? (-dat_a): dat_a;</span><br><span class="line">            dat_b_tmp[B_WIDTH-<span class="number">1</span>:<span class="number">0</span>] = dat_b[B_WIDTH-<span class="number">1</span>]? (-dat_b): dat_b;</span><br><span class="line">            product_tmp[PRODUCT_WIDTH-<span class="number">1</span>:<span class="number">0</span>] = dat_a_tmp * dat_b_tmp;</span><br><span class="line">            product[PRODUCT_WIDTH-<span class="number">1</span>:<span class="number">0</span>] = (dat_a[A_WIDTH-<span class="number">1</span>] ^ dat_b[B_WIDTH-<span class="number">1</span>])? (-product_tmp): product_tmp;   </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            product[PRODUCT_WIDTH-<span class="number">1</span>:<span class="number">0</span>] = dat_a * dat_b;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>无符号数乘以常数，也直接用*号，例如a * 2‘d3，工具会帮你优化成 a &lt;&lt; 2’d1 + a。甚至可能优化得更好。（杠：不要过度依赖工具）。</p>
<p>上面对于无符号数，有符号数应该注意符号位扩展。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> product[A_WIDTH+<span class="number">1</span>:<span class="number">0</span>] = &#123;a[A_WIDTH-<span class="number">1</span>], a[A_WIDTH-<span class="number">1</span>:<span class="number">0</span>],<span class="number">1'd0</span>&#125; + &#123;&#123;<span class="number">2</span>&#123;a[A_WIDTH-<span class="number">1</span>]&#125;&#125;, a[A_WIDTH-<span class="number">1</span>:<span class="number">0</span>]&#125;;</span><br></pre></td></tr></table></figure>

<p>还可以直接定义为signed，工具自动进行符号位扩展。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">input</span>   <span class="keyword">signed</span>  [A_WIDTH - <span class="number">1</span>:<span class="number">0</span>]     multa;</span><br><span class="line"><span class="keyword">input</span>   <span class="keyword">signed</span>  [B_WIDTH - <span class="number">1</span>:<span class="number">0</span>]     multb;</span><br><span class="line"><span class="keyword">output</span>  <span class="keyword">signed</span>  [C_WIDTH - <span class="number">1</span>:<span class="number">0</span>]     product;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> product = multa * multb;</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span>     [A_WIDTH - <span class="number">1</span>:<span class="number">0</span>]     multa;</span><br><span class="line"><span class="keyword">input</span>     [B_WIDTH - <span class="number">1</span>:<span class="number">0</span>]     multb;</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">signed</span> [C_WIDTH - <span class="number">1</span>:<span class="number">0</span>]     product;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> product = <span class="built_in">$signed</span>(multa) * $sigend(multb);</span><br></pre></td></tr></table></figure>

<p>哪种写法好？习惯了就行，最重要的是代码风格统一。不应该混用。</p>
<p>扫描关注我的微信订阅号，硅农，分享更多FPGA和ASIC设计相关知识。</p>
<p><img src="H:%5CTemp%5CTypora%5C%E5%BE%AE%E4%BF%A1%E5%85%AC%E4%BC%97%E5%8F%B7%E4%BA%8C%E7%BB%B4%E7%A0%81.jpg" alt="硅农"></p>
<p>开源Verilog是一个免费知识星球，主要分享Verilog基础知识，定位于Verilog初学者。注意本星球不是主要讨论语法，而是讨论如何描述电路。</p>
<p>Verilog是用来描述数字电路的，不是设计电路的。再写代码前要心中有电路。当然这是要经过积累和经验才能慢慢体会到的。我们分为以下四个阶段练习。</p>
<p><strong>心中无电路，代码无电路</strong></p>
<p><strong>心中有电路，代码无电路</strong></p>
<p><strong>心中有电路，代码有电路</strong></p>
<p><strong>心中无电路，代码无电路</strong></p>
<p>第四个阶段可能就是精通阶段了。不过能达到第三个阶段你已经是高手级别了。</p>
<p>。。。博主还在努力想从第一个阶段爬出来。来一起练习吧。目前开源Verilog星球用户已经超过<strong>700名硅农</strong>。</p>
<p><img src="H:%5CTemp%5CTypora%5C%E5%BC%80%E6%BA%90Verilog%E7%9F%A5%E8%AF%86%E6%98%9F%E7%90%83%E6%B5%B7%E6%8A%A5.jpg" alt="开源Verilog免费知识星球"></p>
<p>硅农小灶是一个付费知识星球，主要是分享我个人学习过程中做的一些实验，主要面向Verilog和FPGA初学者。目前硅农小灶星球已经有超过<strong>300**</strong>名硅农**加入，沉淀了大量的关于FPGA图像处理，ASIC/FPGA笔面试常考题目，持续更新Verilog小练习。还有本订阅号过去及未来涉及的一切资源。遇到问题先在星球搜索或题目，更精准且及时反馈。</p>
<p>硅农小灶持续分享，也欢迎有朋友进来分享和交流吧。</p>
<p><img src="H:%5CTemp%5CTypora%5C%E7%9F%A5%E8%AF%86%E6%98%9F%E7%90%83%E6%B5%B7%E6%8A%A5.jpg" alt="知识星球"></p>
<p>其中有错误或笔误的如果发现，请发送至邮箱</p>
<p><a href="mailto:ninghechuan@foxmail.com">ninghechuan@foxmail.com</a>，我会更新改正。</p>

      
    </div>
    
    
    

    
      <div>
        <div id="wechat_subscriber" style="display: block; padding: 10px 0; margin: 20px auto; width: 100%; text-align: center">
    <img id="wechat_subscriber_qcode" src="/images/硅农.jpg" alt="NingHeChuan wechat" style="width: 200px; max-width: 100%;"/>
    <div>欢迎您扫一扫上面的微信公众号，订阅我的博客！</div>
</div>

      </div>
    

    
      <div>
        <div style="padding: 10px 0; margin: 20px auto; width: 90%; text-align: center;">
  <div></div>
  <button id="rewardButton" disable="enable" onclick="var qr = document.getElementById('QR'); if (qr.style.display === 'none') {qr.style.display='block';} else {qr.style.display='none'}">
    <span>打赏</span>
  </button>
  <div id="QR" style="display: none;">

    
      <div id="wechat" style="display: inline-block">
        <img id="wechat_qr" src="/images/wechatpay.jpg" alt="NingHeChuan 微信支付"/>
        <p>微信支付</p>
      </div>
    

    
      <div id="alipay" style="display: inline-block">
        <img id="alipay_qr" src="/images/alipay.jpg" alt="NingHeChuan 支付宝"/>
        <p>支付宝</p>
      </div>
    

    

  </div>
</div>

      </div>
    

    
      <div>
        
      </div>
    

    <footer class="post-footer">
      
        <div class="post-tags">
          
            <a href="/tags/FPGA/" rel="tag"><i class="fa fa-tag"></i> FPGA</a>
          
            <a href="/tags/Verilog/" rel="tag"><i class="fa fa-tag"></i> Verilog</a>
          
            <a href="/tags/ASIC/" rel="tag"><i class="fa fa-tag"></i> ASIC</a>
          
        </div>
      

      
      
      

      
        <div class="post-nav">
          <div class="post-nav-next post-nav-item">
            
              <a href="/2019/10/01/2019-10-1-%E7%94%BB%E6%97%B6%E5%BA%8F%E5%9B%BE%E5%B7%A5%E5%85%B7%E5%93%AAguo%E5%BC%BA%EF%BC%9F/" rel="next" title="画时序图工具哪guo强？">
                <i class="fa fa-chevron-left"></i> 画时序图工具哪guo强？
              </a>
            
          </div>

          <span class="post-nav-divider"></span>

          <div class="post-nav-prev post-nav-item">
            
              <a href="/2019/10/03/2019-10-3-VCS+Verdi%E8%BF%9B%E8%A1%8C%E4%BB%BF%E7%9C%9F/" rel="prev" title="VCS+Verdi进行仿真">
                VCS+Verdi进行仿真 <i class="fa fa-chevron-right"></i>
              </a>
            
          </div>
        </div>
      

      
      
    </footer>
  </div>
  
  
  
  </article>



    <div class="post-spread">
      
    </div>
  </div>


          </div>
          


          

  



        </div>
        
          
  
  <div class="sidebar-toggle">
    <div class="sidebar-toggle-line-wrap">
      <span class="sidebar-toggle-line sidebar-toggle-line-first"></span>
      <span class="sidebar-toggle-line sidebar-toggle-line-middle"></span>
      <span class="sidebar-toggle-line sidebar-toggle-line-last"></span>
    </div>
  </div>

  <aside id="sidebar" class="sidebar">
    
    <div class="sidebar-inner">

      

      
        <ul class="sidebar-nav motion-element">
          <li class="sidebar-nav-toc sidebar-nav-active" data-target="post-toc-wrap">
            文章目录
          </li>
          <li class="sidebar-nav-overview" data-target="site-overview-wrap">
            站点概览
          </li>
        </ul>
      

      <section class="site-overview-wrap sidebar-panel">
        <div class="site-overview">
          <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
            
              <img class="site-author-image" itemprop="image"
                src="/images/NingHeChuan.jpg"
                alt="NingHeChuan" />
            
              <p class="site-author-name" itemprop="name">NingHeChuan</p>
              <p class="site-description motion-element" itemprop="description"></p>
          </div>

          <nav class="site-state motion-element">

            
              <div class="site-state-item site-state-posts">
              
                <a href="/archives/%20%7C%7C%20archive">
              
                  <span class="site-state-item-count">48</span>
                  <span class="site-state-item-name">日志</span>
                </a>
              </div>
            

            
              
              
              <div class="site-state-item site-state-categories">
                <a href="/categories/index.html">
                  <span class="site-state-item-count">6</span>
                  <span class="site-state-item-name">分类</span>
                </a>
              </div>
            

            
              
              
              <div class="site-state-item site-state-tags">
                <a href="/tags/index.html">
                  <span class="site-state-item-count">15</span>
                  <span class="site-state-item-name">标签</span>
                </a>
              </div>
            

          </nav>

          

          
            <div class="links-of-author motion-element">
                
                  <span class="links-of-author-item">
                    <a href="https://github.com/NingHeChuan" target="_blank" title="GitHub">
                      
                        <i class="fa fa-fw fa-github"></i>GitHub</a>
                  </span>
                
                  <span class="links-of-author-item">
                    <a href="mailto:ninghechuan@foxmail.com" target="_blank" title="E-Mail">
                      
                        <i class="fa fa-fw fa-envelope"></i>E-Mail</a>
                  </span>
                
                  <span class="links-of-author-item">
                    <a href="https://www.zhihu.com/people/ninghechuan/activities" target="_blank" title="Zhihu">
                      
                        <i class="fa fa-fw fa-custom zhihu"></i>Zhihu</a>
                  </span>
                
                  <span class="links-of-author-item">
                    <a href="https://weibo.com/ninghechuan" target="_blank" title="Weibo">
                      
                        <i class="fa fa-fw fa-weibo"></i>Weibo</a>
                  </span>
                
            </div>
          

          
          

          
          
            <div class="links-of-blogroll motion-element links-of-blogroll-block">
              <div class="links-of-blogroll-title">
                <i class="fa  fa-fw fa-link"></i>
                友情链接
              </div>
              <ul class="links-of-blogroll-list">
                
                  <li class="links-of-blogroll-item">
                    <a href="https://www.cnblogs.com/ninghechuan" title="NingHeChuan博客园" target="_blank">NingHeChuan博客园</a>
                  </li>
                
                  <li class="links-of-blogroll-item">
                    <a href="http://exasic.com/" title="ExASIC" target="_blank">ExASIC</a>
                  </li>
                
                  <li class="links-of-blogroll-item">
                    <a href="http://www.unisoc.com/cn" title="紫光展锐" target="_blank">紫光展锐</a>
                  </li>
                
              </ul>
            </div>
          

          

        </div>
      </section>

      
      <!--noindex-->
        <section class="post-toc-wrap motion-element sidebar-panel sidebar-panel-active">
          <div class="post-toc">

            
              
            

            
              <div class="post-toc-content"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#FPGA-amp-ASIC笔面试题船新版本"><span class="nav-number">1.</span> <span class="nav-text">FPGA&amp;ASIC笔面试题船新版本</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#FPGA-amp-ASIC基本开发流程"><span class="nav-number">1.1.</span> <span class="nav-text">FPGA&amp;ASIC基本开发流程</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：简述ASIC设计流程，并列举出各部分用到的工具。"><span class="nav-number">1.1.1.</span> <span class="nav-text">题目：简述ASIC设计流程，并列举出各部分用到的工具。</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#ASIC开发基本流程"><span class="nav-number">1.1.1.1.</span> <span class="nav-text">ASIC开发基本流程</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：简述FPGA的开发流程。"><span class="nav-number">1.1.2.</span> <span class="nav-text">题目：简述FPGA的开发流程。</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#FPGA开发基本流程"><span class="nav-number">1.1.2.1.</span> <span class="nav-text">FPGA开发基本流程</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：名词解释："><span class="nav-number">1.1.3.</span> <span class="nav-text">题目：名词解释：</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#数字电路基础"><span class="nav-number">1.2.</span> <span class="nav-text">数字电路基础</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：bit-byte-word-dword-qword的区别"><span class="nav-number">1.2.1.</span> <span class="nav-text">题目：bit, byte, word, dword, qword的区别</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：什么是原码，反码，补码，符号-数值码。以8bit为例，给出各自表示的数值范围"><span class="nav-number">1.2.2.</span> <span class="nav-text">题目：什么是原码，反码，补码，符号-数值码。以8bit为例，给出各自表示的数值范围</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：数制转换"><span class="nav-number">1.2.3.</span> <span class="nav-text">题目：数制转换</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：逻辑函数及其化简"><span class="nav-number">1.2.4.</span> <span class="nav-text">题目：逻辑函数及其化简</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：什么是冒险和竞争，如何消除？"><span class="nav-number">1.2.5.</span> <span class="nav-text">题目：什么是冒险和竞争，如何消除？</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：设计一个2-4译码器。"><span class="nav-number">1.2.6.</span> <span class="nav-text">题目：设计一个2-4译码器。</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：设计BCD译码器，输入0-9。"><span class="nav-number">1.2.7.</span> <span class="nav-text">题目：设计BCD译码器，输入0~9。</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：MOS逻辑门"><span class="nav-number">1.2.8.</span> <span class="nav-text">题目：MOS逻辑门</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：用D触发器带同步高置数和异步高复位端的二分频的电路，画出逻辑电路，Verilog描述。"><span class="nav-number">1.2.9.</span> <span class="nav-text">题目：用D触发器带同步高置数和异步高复位端的二分频的电路，画出逻辑电路，Verilog描述。</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：CMOS反相器的功耗主要包括哪几部分？分别与哪些因素相关？"><span class="nav-number">1.2.10.</span> <span class="nav-text">题目：CMOS反相器的功耗主要包括哪几部分？分别与哪些因素相关？</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：transition-time-propagation-delay等参数的定义"><span class="nav-number">1.2.11.</span> <span class="nav-text">题目：transition time, propagation delay等参数的定义</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：ASIC中低功耗的设计方法和思路（不适用于FPGA）"><span class="nav-number">1.2.12.</span> <span class="nav-text">题目：ASIC中低功耗的设计方法和思路（不适用于FPGA）</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：输入一个8bit数，输出其中1的个数。如果只能使用1bit全加器，最少需要几个？"><span class="nav-number">1.2.13.</span> <span class="nav-text">题目：输入一个8bit数，输出其中1的个数。如果只能使用1bit全加器，最少需要几个？</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#时序逻辑电路基础"><span class="nav-number">1.3.</span> <span class="nav-text">时序逻辑电路基础</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：简述建立时间和保持时间，作图说明"><span class="nav-number">1.3.1.</span> <span class="nav-text">题目：简述建立时间和保持时间，作图说明</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目-说明D触发器与Latch的区别。"><span class="nav-number">1.3.2.</span> <span class="nav-text">题目:说明D触发器与Latch的区别。</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：什么是同步电路和异步电路。"><span class="nav-number">1.3.3.</span> <span class="nav-text">题目：什么是同步电路和异步电路。</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：最小周期计算"><span class="nav-number">1.3.4.</span> <span class="nav-text">题目：最小周期计算</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：什么是Clock-Jitter和Clock-Skew，这两者有什么区别。"><span class="nav-number">1.3.5.</span> <span class="nav-text">题目：什么是Clock Jitter和Clock Skew，这两者有什么区别。</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：什么是亚稳态，产生的原因，如何消除？"><span class="nav-number">1.3.6.</span> <span class="nav-text">题目：什么是亚稳态，产生的原因，如何消除？</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：同步和异步"><span class="nav-number">1.3.7.</span> <span class="nav-text">题目：同步和异步</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：reg和wire的区别"><span class="nav-number">1.3.8.</span> <span class="nav-text">题目：reg和wire的区别</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：阻塞赋值与非阻塞赋值的区别"><span class="nav-number">1.3.9.</span> <span class="nav-text">题目：阻塞赋值与非阻塞赋值的区别</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：localparam、parameter和define的区别"><span class="nav-number">1.3.10.</span> <span class="nav-text">题目：localparam、parameter和define的区别</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：task与function的区别"><span class="nav-number">1.3.11.</span> <span class="nav-text">题目：task与function的区别</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：谈谈对Retiming技术的理解"><span class="nav-number">1.3.12.</span> <span class="nav-text">题目：谈谈对Retiming技术的理解</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：什么是高阻态"><span class="nav-number">1.3.13.</span> <span class="nav-text">题目：什么是高阻态</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：解释一下亚稳态。"><span class="nav-number">1.3.14.</span> <span class="nav-text">题目：解释一下亚稳态。</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#RTL代码"><span class="nav-number">1.4.</span> <span class="nav-text">RTL代码</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：多时钟域设计中，如何处理跨时钟域"><span class="nav-number">1.4.1.</span> <span class="nav-text">题目：多时钟域设计中，如何处理跨时钟域</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：编写Verilog代码描述跨时钟域信号传输，慢时钟域到快时钟域"><span class="nav-number">1.4.2.</span> <span class="nav-text">题目：编写Verilog代码描述跨时钟域信号传输，慢时钟域到快时钟域</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：编写Verilog代码描述跨时钟域信号传输，快时钟域到慢时钟域"><span class="nav-number">1.4.3.</span> <span class="nav-text">题目：编写Verilog代码描述跨时钟域信号传输，快时钟域到慢时钟域</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：用Verilog实现1bit信号边沿检测功能，输出一个周期宽度的脉冲信号。"><span class="nav-number">1.4.4.</span> <span class="nav-text">题目：用Verilog实现1bit信号边沿检测功能，输出一个周期宽度的脉冲信号。</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：-用Verilog实现glitch-free时钟切换电路。输入sel，clka，clkb，sel为1输出clka，sel为0输出clkb。"><span class="nav-number">1.4.5.</span> <span class="nav-text">题目： 用Verilog实现glitch free时钟切换电路。输入sel，clka，clkb，sel为1输出clka，sel为0输出clkb。</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：用Verilog实现串并转换"><span class="nav-number">1.4.6.</span> <span class="nav-text">题目：用Verilog实现串并转换</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：用verilog实现串并变换。"><span class="nav-number">1.4.7.</span> <span class="nav-text">题目：用verilog实现串并变换。</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：用verilog实现一个4bit二进制计数器。"><span class="nav-number">1.4.8.</span> <span class="nav-text">题目：用verilog实现一个4bit二进制计数器。</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：用verilog实现4bit约翰逊-Johnson-计数器。"><span class="nav-number">1.4.9.</span> <span class="nav-text">题目：用verilog实现4bit约翰逊(Johnson)计数器。</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：-用verilog实现4bit环形计数器：复位有效时输出0001，复位释放后依次输出0010，0100，1000，0001，0010…"><span class="nav-number">1.4.10.</span> <span class="nav-text">题目： 用verilog实现4bit环形计数器：复位有效时输出0001，复位释放后依次输出0010，0100，1000，0001，0010…</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：用verilog实现PWM控制呼吸灯。呼吸周期2秒：1秒逐渐变亮，1秒逐渐变暗。系统时钟24MHz，pwm周期1ms，精度1us。"><span class="nav-number">1.4.11.</span> <span class="nav-text">题目：用verilog实现PWM控制呼吸灯。呼吸周期2秒：1秒逐渐变亮，1秒逐渐变暗。系统时钟24MHz，pwm周期1ms，精度1us。</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：序列检测器：有“101”序列输入时输出为1，其他输入情况下，输出为0。画出状态转移图，并用Verilog描述。"><span class="nav-number">1.4.12.</span> <span class="nav-text">题目：序列检测器：有“101”序列输入时输出为1，其他输入情况下，输出为0。画出状态转移图，并用Verilog描述。</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：用Verilog实现一个异步双端口ram，深度16，位宽8bit。A口读出，B口写入。支持片选，读写请求，要求代码可综合。"><span class="nav-number">1.4.13.</span> <span class="nav-text">题目：用Verilog实现一个异步双端口ram，深度16，位宽8bit。A口读出，B口写入。支持片选，读写请求，要求代码可综合。</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：用Verilog实现三分频电路，要求输出50-占空比。"><span class="nav-number">1.4.14.</span> <span class="nav-text">题目：用Verilog实现三分频电路，要求输出50%占空比。</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：用Verilog实现异步复位同步释放电路。"><span class="nav-number">1.4.15.</span> <span class="nav-text">题目：用Verilog实现异步复位同步释放电路。</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：用Verilog实现按键抖动消除电路，抖动小于15ms，输入时钟12MHz。"><span class="nav-number">1.4.16.</span> <span class="nav-text">题目：用Verilog实现按键抖动消除电路，抖动小于15ms，输入时钟12MHz。</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：用Verilog实现一个同步FIFO，深度16，数据位宽8bit。"><span class="nav-number">1.4.17.</span> <span class="nav-text">题目：用Verilog实现一个同步FIFO，深度16，数据位宽8bit。</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：IIC协议的RTL设计"><span class="nav-number">1.4.18.</span> <span class="nav-text">题目：IIC协议的RTL设计</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：Verilog设计异步FIFO"><span class="nav-number">1.4.19.</span> <span class="nav-text">题目：Verilog设计异步FIFO</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：FIFO深度计算"><span class="nav-number">1.4.20.</span> <span class="nav-text">题目：FIFO深度计算</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#异步FIFO深度为17，如何设计地址格雷码"><span class="nav-number">1.4.20.1.</span> <span class="nav-text">异步FIFO深度为17，如何设计地址格雷码</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#FIFO最小深度计算"><span class="nav-number">1.4.20.2.</span> <span class="nav-text">FIFO最小深度计算</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#Case-1：fA-gt-fB-读写之间没有空闲周期"><span class="nav-number">1.4.20.3.</span> <span class="nav-text">Case-1：fA &gt; fB 读写之间没有空闲周期</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#Sol："><span class="nav-number">1.4.20.4.</span> <span class="nav-text">Sol：</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#Case-2：fA-gt-fB-在两个连续读写之间有一个周期的延迟"><span class="nav-number">1.4.20.5.</span> <span class="nav-text">Case-2：fA &gt; fB 在两个连续读写之间有一个周期的延迟</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#Sol：-1"><span class="nav-number">1.4.20.6.</span> <span class="nav-text">Sol：</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#Case–3：fA-gt-fB读写都有空闲周期（IDLE-Cycles）"><span class="nav-number">1.4.20.7.</span> <span class="nav-text">Case–3：fA &gt; fB读写都有空闲周期（IDLE Cycles）</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#Sol：-2"><span class="nav-number">1.4.20.8.</span> <span class="nav-text">Sol：</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#Case-4：fA-gt-fB并给出了读写使能的百分比"><span class="nav-number">1.4.20.9.</span> <span class="nav-text">Case-4：fA &gt; fB并给出了读写使能的百分比</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#Sol：-3"><span class="nav-number">1.4.20.10.</span> <span class="nav-text">Sol：</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#Case-5：fA-lt-fB-读写操作无空闲周期（每两个连续读写之间有一个周期延迟）"><span class="nav-number">1.4.20.11.</span> <span class="nav-text">Case-5：fA &lt; fB 读写操作无空闲周期（每两个连续读写之间有一个周期延迟）</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#Sol：-4"><span class="nav-number">1.4.20.12.</span> <span class="nav-text">Sol：</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#Case-6：fA-lt-fB-读写操作有空闲周期（读写使能占得百分比问题）"><span class="nav-number">1.4.20.13.</span> <span class="nav-text">Case-6：fA &lt; fB 读写操作有空闲周期（读写使能占得百分比问题）</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#Sol"><span class="nav-number">1.4.20.14.</span> <span class="nav-text">Sol:</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#Case-7：fA-fB-读写操作无空闲周期（每两个连续读写之间有一个周期延迟）"><span class="nav-number">1.4.20.15.</span> <span class="nav-text">Case-7：fA &#x3D; fB 读写操作无空闲周期（每两个连续读写之间有一个周期延迟）</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#Sol：-5"><span class="nav-number">1.4.20.16.</span> <span class="nav-text">Sol：</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#Case-8：fA-fB-读写操作有空闲周期（读写使能占得百分比问题）"><span class="nav-number">1.4.20.17.</span> <span class="nav-text">Case-8：fA &#x3D; fB 读写操作有空闲周期（读写使能占得百分比问题）</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#Sol：-6"><span class="nav-number">1.4.20.18.</span> <span class="nav-text">Sol：</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#Case-9-如果数据速率如下所示"><span class="nav-number">1.4.20.19.</span> <span class="nav-text">Case-9 如果数据速率如下所示</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#Sol：-7"><span class="nav-number">1.4.20.20.</span> <span class="nav-text">Sol：</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#Case-10：如下所示"><span class="nav-number">1.4.20.21.</span> <span class="nav-text">Case-10：如下所示</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#Sol：-8"><span class="nav-number">1.4.20.22.</span> <span class="nav-text">Sol：</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#Reference"><span class="nav-number">1.4.21.</span> <span class="nav-text">Reference</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#例子"><span class="nav-number">1.4.21.1.</span> <span class="nav-text">例子</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#例子-1"><span class="nav-number">1.4.21.2.</span> <span class="nav-text">例子</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#例子-2"><span class="nav-number">1.4.21.3.</span> <span class="nav-text">例子</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#SDRAM中应用"><span class="nav-number">1.4.21.4.</span> <span class="nav-text">SDRAM中应用</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：Verilog设计一个RAM"><span class="nav-number">1.4.22.</span> <span class="nav-text">题目：Verilog设计一个RAM</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#SRAM"><span class="nav-number">1.4.22.1.</span> <span class="nav-text">SRAM</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#双口RAM"><span class="nav-number">1.4.22.2.</span> <span class="nav-text">双口RAM</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#真双口RAM"><span class="nav-number">1.4.22.3.</span> <span class="nav-text">真双口RAM</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#Register-File"><span class="nav-number">1.4.22.4.</span> <span class="nav-text">Register File</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#SRAM和DRAM"><span class="nav-number">1.4.22.5.</span> <span class="nav-text">SRAM和DRAM</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#SDRAM和DDR"><span class="nav-number">1.4.22.6.</span> <span class="nav-text">SDRAM和DDR</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#留一个练习"><span class="nav-number">1.4.22.7.</span> <span class="nav-text">留一个练习</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：Verilog设计一个ROM"><span class="nav-number">1.4.23.</span> <span class="nav-text">题目：Verilog设计一个ROM</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#题目：数的操作"><span class="nav-number">1.4.24.</span> <span class="nav-text">题目：数的操作</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#有符号数比较器"><span class="nav-number">1.4.24.1.</span> <span class="nav-text">有符号数比较器</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#有符号数求绝对值"><span class="nav-number">1.4.24.2.</span> <span class="nav-text">有符号数求绝对值</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#有符号数加法器"><span class="nav-number">1.4.24.3.</span> <span class="nav-text">有符号数加法器</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#有符号数乘法器"><span class="nav-number">1.4.24.4.</span> <span class="nav-text">有符号数乘法器</span></a></li></ol></li></ol></li></ol></li></ol></div>
            

          </div>
        </section>
      <!--/noindex-->
      

      

    </div>
  </aside>


        
      </div>
    </main>

    <footer id="footer" class="footer">
      <div class="footer-inner">
        <div class="copyright">&copy; 2016 &mdash; <span itemprop="copyrightYear">2020</span>
  <span class="with-love">
    <i class="fa fa-user"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">NingHeChuan</span>

  
</div>


  <div class="powered-by">由 <a class="theme-link" target="_blank" href="https://hexo.io">Hexo</a> 强力驱动</div>



  <span class="post-meta-divider">|</span>



  <div class="theme-info">主题 &mdash; <a class="theme-link" target="_blank" href="https://github.com/iissnan/hexo-theme-next">NexT.Pisces</a> v5.1.4</div>




        







        
      </div>
    </footer>

    
      <div class="back-to-top">
        <i class="fa fa-arrow-up"></i>
        
      </div>
    

    

  </div>

  

<script type="text/javascript">
  if (Object.prototype.toString.call(window.Promise) !== '[object Function]') {
    window.Promise = null;
  }
</script>









  


  











  
  
    <script type="text/javascript" src="/lib/jquery/index.js?v=2.1.3"></script>
  

  
  
    <script type="text/javascript" src="/lib/fastclick/lib/fastclick.min.js?v=1.0.6"></script>
  

  
  
    <script type="text/javascript" src="/lib/jquery_lazyload/jquery.lazyload.js?v=1.9.7"></script>
  

  
  
    <script type="text/javascript" src="/lib/velocity/velocity.min.js?v=1.2.1"></script>
  

  
  
    <script type="text/javascript" src="/lib/velocity/velocity.ui.min.js?v=1.2.1"></script>
  

  
  
    <script type="text/javascript" src="/lib/fancybox/source/jquery.fancybox.pack.js?v=2.1.5"></script>
  

  
  
    <script type="text/javascript" src="/lib/canvas-nest/canvas-nest.min.js"></script>
  


  


  <script type="text/javascript" src="/js/src/utils.js?v=5.1.4"></script>

  <script type="text/javascript" src="/js/src/motion.js?v=5.1.4"></script>



  
  


  <script type="text/javascript" src="/js/src/affix.js?v=5.1.4"></script>

  <script type="text/javascript" src="/js/src/schemes/pisces.js?v=5.1.4"></script>



  
  <script type="text/javascript" src="/js/src/scrollspy.js?v=5.1.4"></script>
<script type="text/javascript" src="/js/src/post-details.js?v=5.1.4"></script>



  


  <script type="text/javascript" src="/js/src/bootstrap.js?v=5.1.4"></script>



  


  




	





  





  












  

  <script type="text/javascript">
    // Popup Window;
    var isfetched = false;
    var isXml = true;
    // Search DB path;
    var search_path = "search.xml";
    if (search_path.length === 0) {
      search_path = "search.xml";
    } else if (/json$/i.test(search_path)) {
      isXml = false;
    }
    var path = "/" + search_path;
    // monitor main search box;

    var onPopupClose = function (e) {
      $('.popup').hide();
      $('#local-search-input').val('');
      $('.search-result-list').remove();
      $('#no-result').remove();
      $(".local-search-pop-overlay").remove();
      $('body').css('overflow', '');
    }

    function proceedsearch() {
      $("body")
        .append('<div class="search-popup-overlay local-search-pop-overlay"></div>')
        .css('overflow', 'hidden');
      $('.search-popup-overlay').click(onPopupClose);
      $('.popup').toggle();
      var $localSearchInput = $('#local-search-input');
      $localSearchInput.attr("autocapitalize", "none");
      $localSearchInput.attr("autocorrect", "off");
      $localSearchInput.focus();
    }

    // search function;
    var searchFunc = function(path, search_id, content_id) {
      'use strict';

      // start loading animation
      $("body")
        .append('<div class="search-popup-overlay local-search-pop-overlay">' +
          '<div id="search-loading-icon">' +
          '<i class="fa fa-spinner fa-pulse fa-5x fa-fw"></i>' +
          '</div>' +
          '</div>')
        .css('overflow', 'hidden');
      $("#search-loading-icon").css('margin', '20% auto 0 auto').css('text-align', 'center');

      $.ajax({
        url: path,
        dataType: isXml ? "xml" : "json",
        async: true,
        success: function(res) {
          // get the contents from search data
          isfetched = true;
          $('.popup').detach().appendTo('.header-inner');
          var datas = isXml ? $("entry", res).map(function() {
            return {
              title: $("title", this).text(),
              content: $("content",this).text(),
              url: $("url" , this).text()
            };
          }).get() : res;
          var input = document.getElementById(search_id);
          var resultContent = document.getElementById(content_id);
          var inputEventFunction = function() {
            var searchText = input.value.trim().toLowerCase();
            var keywords = searchText.split(/[\s\-]+/);
            if (keywords.length > 1) {
              keywords.push(searchText);
            }
            var resultItems = [];
            if (searchText.length > 0) {
              // perform local searching
              datas.forEach(function(data) {
                var isMatch = false;
                var hitCount = 0;
                var searchTextCount = 0;
                var title = data.title.trim();
                var titleInLowerCase = title.toLowerCase();
                var content = data.content.trim().replace(/<[^>]+>/g,"");
                var contentInLowerCase = content.toLowerCase();
                var articleUrl = decodeURIComponent(data.url);
                var indexOfTitle = [];
                var indexOfContent = [];
                // only match articles with not empty titles
                if(title != '') {
                  keywords.forEach(function(keyword) {
                    function getIndexByWord(word, text, caseSensitive) {
                      var wordLen = word.length;
                      if (wordLen === 0) {
                        return [];
                      }
                      var startPosition = 0, position = [], index = [];
                      if (!caseSensitive) {
                        text = text.toLowerCase();
                        word = word.toLowerCase();
                      }
                      while ((position = text.indexOf(word, startPosition)) > -1) {
                        index.push({position: position, word: word});
                        startPosition = position + wordLen;
                      }
                      return index;
                    }

                    indexOfTitle = indexOfTitle.concat(getIndexByWord(keyword, titleInLowerCase, false));
                    indexOfContent = indexOfContent.concat(getIndexByWord(keyword, contentInLowerCase, false));
                  });
                  if (indexOfTitle.length > 0 || indexOfContent.length > 0) {
                    isMatch = true;
                    hitCount = indexOfTitle.length + indexOfContent.length;
                  }
                }

                // show search results

                if (isMatch) {
                  // sort index by position of keyword

                  [indexOfTitle, indexOfContent].forEach(function (index) {
                    index.sort(function (itemLeft, itemRight) {
                      if (itemRight.position !== itemLeft.position) {
                        return itemRight.position - itemLeft.position;
                      } else {
                        return itemLeft.word.length - itemRight.word.length;
                      }
                    });
                  });

                  // merge hits into slices

                  function mergeIntoSlice(text, start, end, index) {
                    var item = index[index.length - 1];
                    var position = item.position;
                    var word = item.word;
                    var hits = [];
                    var searchTextCountInSlice = 0;
                    while (position + word.length <= end && index.length != 0) {
                      if (word === searchText) {
                        searchTextCountInSlice++;
                      }
                      hits.push({position: position, length: word.length});
                      var wordEnd = position + word.length;

                      // move to next position of hit

                      index.pop();
                      while (index.length != 0) {
                        item = index[index.length - 1];
                        position = item.position;
                        word = item.word;
                        if (wordEnd > position) {
                          index.pop();
                        } else {
                          break;
                        }
                      }
                    }
                    searchTextCount += searchTextCountInSlice;
                    return {
                      hits: hits,
                      start: start,
                      end: end,
                      searchTextCount: searchTextCountInSlice
                    };
                  }

                  var slicesOfTitle = [];
                  if (indexOfTitle.length != 0) {
                    slicesOfTitle.push(mergeIntoSlice(title, 0, title.length, indexOfTitle));
                  }

                  var slicesOfContent = [];
                  while (indexOfContent.length != 0) {
                    var item = indexOfContent[indexOfContent.length - 1];
                    var position = item.position;
                    var word = item.word;
                    // cut out 100 characters
                    var start = position - 20;
                    var end = position + 80;
                    if(start < 0){
                      start = 0;
                    }
                    if (end < position + word.length) {
                      end = position + word.length;
                    }
                    if(end > content.length){
                      end = content.length;
                    }
                    slicesOfContent.push(mergeIntoSlice(content, start, end, indexOfContent));
                  }

                  // sort slices in content by search text's count and hits' count

                  slicesOfContent.sort(function (sliceLeft, sliceRight) {
                    if (sliceLeft.searchTextCount !== sliceRight.searchTextCount) {
                      return sliceRight.searchTextCount - sliceLeft.searchTextCount;
                    } else if (sliceLeft.hits.length !== sliceRight.hits.length) {
                      return sliceRight.hits.length - sliceLeft.hits.length;
                    } else {
                      return sliceLeft.start - sliceRight.start;
                    }
                  });

                  // select top N slices in content

                  var upperBound = parseInt('1');
                  if (upperBound >= 0) {
                    slicesOfContent = slicesOfContent.slice(0, upperBound);
                  }

                  // highlight title and content

                  function highlightKeyword(text, slice) {
                    var result = '';
                    var prevEnd = slice.start;
                    slice.hits.forEach(function (hit) {
                      result += text.substring(prevEnd, hit.position);
                      var end = hit.position + hit.length;
                      result += '<b class="search-keyword">' + text.substring(hit.position, end) + '</b>';
                      prevEnd = end;
                    });
                    result += text.substring(prevEnd, slice.end);
                    return result;
                  }

                  var resultItem = '';

                  if (slicesOfTitle.length != 0) {
                    resultItem += "<li><a href='" + articleUrl + "' class='search-result-title'>" + highlightKeyword(title, slicesOfTitle[0]) + "</a>";
                  } else {
                    resultItem += "<li><a href='" + articleUrl + "' class='search-result-title'>" + title + "</a>";
                  }

                  slicesOfContent.forEach(function (slice) {
                    resultItem += "<a href='" + articleUrl + "'>" +
                      "<p class=\"search-result\">" + highlightKeyword(content, slice) +
                      "...</p>" + "</a>";
                  });

                  resultItem += "</li>";
                  resultItems.push({
                    item: resultItem,
                    searchTextCount: searchTextCount,
                    hitCount: hitCount,
                    id: resultItems.length
                  });
                }
              })
            };
            if (keywords.length === 1 && keywords[0] === "") {
              resultContent.innerHTML = '<div id="no-result"><i class="fa fa-search fa-5x" /></div>'
            } else if (resultItems.length === 0) {
              resultContent.innerHTML = '<div id="no-result"><i class="fa fa-frown-o fa-5x" /></div>'
            } else {
              resultItems.sort(function (resultLeft, resultRight) {
                if (resultLeft.searchTextCount !== resultRight.searchTextCount) {
                  return resultRight.searchTextCount - resultLeft.searchTextCount;
                } else if (resultLeft.hitCount !== resultRight.hitCount) {
                  return resultRight.hitCount - resultLeft.hitCount;
                } else {
                  return resultRight.id - resultLeft.id;
                }
              });
              var searchResultList = '<ul class=\"search-result-list\">';
              resultItems.forEach(function (result) {
                searchResultList += result.item;
              })
              searchResultList += "</ul>";
              resultContent.innerHTML = searchResultList;
            }
          }

          if ('auto' === 'auto') {
            input.addEventListener('input', inputEventFunction);
          } else {
            $('.search-icon').click(inputEventFunction);
            input.addEventListener('keypress', function (event) {
              if (event.keyCode === 13) {
                inputEventFunction();
              }
            });
          }

          // remove loading animation
          $(".local-search-pop-overlay").remove();
          $('body').css('overflow', '');

          proceedsearch();
        }
      });
    }

    // handle and trigger popup window;
    $('.popup-trigger').click(function(e) {
      e.stopPropagation();
      if (isfetched === false) {
        searchFunc(path, 'local-search-input', 'local-search-result');
      } else {
        proceedsearch();
      };
    });

    $('.popup-btn-close').click(onPopupClose);
    $('.popup').click(function(e){
      e.stopPropagation();
    });
    $(document).on('keyup', function (event) {
      var shouldDismissSearchPopup = event.which === 27 &&
        $('.search-popup').is(':visible');
      if (shouldDismissSearchPopup) {
        onPopupClose();
      }
    });
  </script>





  

  

  

  
  

  

  

  

</body>
</html>

<!-- 页面点击小红心 -->
<script type="text/javascript" src="/js/src/clicklove.js"></script>
