<html>
<head>
<meta charset="UTF-8">
<title>Vl-parse-range-expression</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL____VL-PARSE-RANGE-EXPRESSION">Click for Vl-parse-range-expression in the Full Manual</a></h3>

<p>Match <span class="v">range_expression</span>, returning an <a href="VL____VL-ERANGE-P.html">vl-erange-p</a>.</p><div class="box"><dl> 
  <dt>Signature</dt>
<dt><pre class="code">(vl-parse-range-expression &amp;key (tokstream 'tokstream) 
                           (config 'config)) 
 
  → 
(mv errmsg? value new-tokstream)</pre></dt>  <dt>Arguments</dt>  <dd>
<span class="tt">config</span> — <font color="#606060">Guard <span class="v">(<a href="VL____VL-LOADCONFIG-P.html">vl-loadconfig-p</a> config)</span>.</font>
</dd> 
 
</dl></div> 
<p>In Verilog-2005 the rule boils down to:</p> 
 
<pre class="code">range_expression ::= expression
                   | expression ':' expression
                   | expression '+:' expression
                   | expression '-:' expression</pre> 
 
<p>In SystemVerilog-2012 the rule is identical, but just split up across 
several additional productions.</p> 
 
<pre class="code">range_expression ::= expression | part_select_range

part_select_range ::= constant_range | indexed_range

constant_range ::= expression ':' expression

indexed_range ::= expression '+:' expression
                | expression '-:' expression</pre> 
 

</body>
</html>
