// Seed: 2701458970
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1 ? 1 : 1;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input uwire id_2,
    output uwire id_3,
    input wire id_4,
    input supply1 id_5,
    input supply1 id_6,
    output supply0 id_7,
    input tri0 id_8,
    output tri1 id_9
);
  tri0 id_11 = 1, id_12;
  module_0(
      id_11, id_11, id_11
  );
  always @* begin
    id_9 = 1;
  end
endmodule
