// Seed: 1189881660
module module_0 (
    input supply0 id_0,
    input wand id_1,
    input wand id_2,
    input tri id_3,
    input tri1 id_4
);
  integer id_6 = 1;
  module_2 modCall_1 (id_6);
  supply1 id_7, id_8, id_9, id_10;
  always id_7 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    output supply1 id_2,
    input wire id_3
);
  tri0 id_5;
  assign id_2 = id_5;
  wire id_6;
  id_7(
      1
  );
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_0,
      id_3
  );
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  wand id_3, id_4, id_5;
  if (id_2) assign id_1 = -1;
  assign id_2 = id_5;
  assign id_2 = 1;
  assign id_2 = id_4;
  assign module_0.id_8 = 0;
endmodule
