\BOOKMARK [1][-]{section.1}{abstract}{}% 1
\BOOKMARK [1][-]{section.2}{Instruction Set Architecture}{}% 2
\BOOKMARK [1][-]{section.3}{Control Unit}{}% 3
\BOOKMARK [1][-]{section.4}{Move Instruction Bus}{}% 4
\BOOKMARK [2][-]{subsection.4.1}{MIB Controller}{section.4}% 5
\BOOKMARK [1][-]{section.5}{Data Trasport Network\(DTN\)}{}% 6
\BOOKMARK [2][-]{subsection.5.1}{Bitonic Network}{section.5}% 7
\BOOKMARK [3][-]{subsubsection.5.1.1}{Bitonic Network as Network Router}{subsection.5.1}% 8
\BOOKMARK [3][-]{subsubsection.5.1.2}{Bitonic Network with Routers}{subsection.5.1}% 9
\BOOKMARK [3][-]{subsubsection.5.1.3}{Bitonic-Banyan Network}{subsection.5.1}% 10
\BOOKMARK [3][-]{subsubsection.5.1.4}{Resource utilization}{subsection.5.1}% 11
\BOOKMARK [2][-]{subsection.5.2}{Bene\235 Network}{section.5}% 12
\BOOKMARK [3][-]{subsubsection.5.2.1}{Message Ordering}{subsection.5.2}% 13
\BOOKMARK [3][-]{subsubsection.5.2.2}{Resource Utilisation of the Bene\235 Network}{subsection.5.2}% 14
\BOOKMARK [1][-]{section.6}{Buffers}{}% 15
\BOOKMARK [2][-]{subsection.6.1}{Input buffer}{section.6}% 16
\BOOKMARK [2][-]{subsection.6.2}{Output buffer}{section.6}% 17
\BOOKMARK [1][-]{section.7}{Functional Units\(FU\)}{}% 18
\BOOKMARK [2][-]{subsection.7.1}{Arithmetical operations}{section.7}% 19
\BOOKMARK [3][-]{subsubsection.7.1.1}{Generic operation}{subsection.7.1}% 20
\BOOKMARK [3][-]{subsubsection.7.1.2}{FU design}{subsection.7.1}% 21
\BOOKMARK [2][-]{subsection.7.2}{Memory operations}{section.7}% 22
\BOOKMARK [3][-]{subsubsection.7.2.1}{RAM}{subsection.7.2}% 23
\BOOKMARK [3][-]{subsubsection.7.2.2}{Memory bank}{subsection.7.2}% 24
\BOOKMARK [3][-]{subsubsection.7.2.3}{Load/store unit}{subsection.7.2}% 25
\BOOKMARK [3][-]{subsubsection.7.2.4}{FU design}{subsection.7.2}% 26
\BOOKMARK [1][-]{section.8}{Future Work}{}% 27
\BOOKMARK [1][-]{section.9}{Bibliography}{}% 28
\BOOKMARK [1][-]{section*.46}{Appendices}{}% 29
\BOOKMARK [1][-]{Appendix.1.A}{Memory Access and Branch}{}% 30
\BOOKMARK [1][-]{Appendix.1.B}{Fibonacci}{}% 31
