#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jun  6 13:55:36 2018
# Process ID: 14884
# Current directory: C:/Users/GaliTingus/Documents/SR_Project/tor_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10644 C:\Users\GaliTingus\Documents\SR_Project\tor_test\tor_test.xpr
# Log file: C:/Users/GaliTingus/Documents/SR_Project/tor_test/vivado.log
# Journal file: C:/Users/GaliTingus/Documents/SR_Project/tor_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/GaliTingus/Documents/SR_Project/IP_Module'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 803.828 ; gain = 91.637
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/GaliTingus/Documents/SR_Project/IP_Module'.
create_ip -name centroid -vendor xilinx.com -library user -version 1.0 -module_name centroid_0 -dir c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip
set_property -dict [list CONFIG.IMG_H {64} CONFIG.IMG_W {64}] [get_ips centroid_0]
generate_target {instantiation_template} [get_files c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/centroid_0/centroid_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'centroid_0'...
generate_target all [get_files  c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/centroid_0/centroid_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'centroid_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'centroid_0'...
WARNING: [IP_Flow 19-3432] UI File c:/Users/GaliTingus/Documents/SR_Project/IP_Module/divider_32_20_0/xgui/divider_32_20_v1_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
INFO: [IP_Flow 19-3422] Upgraded mult_32_20_lm (Multiplier 12.0) from revision 12 to revision 13
catch { config_ip_cache -export [get_ips -all centroid_0] }
export_ip_user_files -of_objects [get_files c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/centroid_0/centroid_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/centroid_0/centroid_0.xci]
launch_runs -jobs 8 centroid_0_synth_1
[Wed Jun  6 13:59:30 2018] Launched centroid_0_synth_1...
Run output will be captured here: C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.runs/centroid_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/centroid_0/centroid_0.xci] -directory C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.ip_user_files -ipstatic_source_dir C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/modelsim} {questa=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/questa} {riviera=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/riviera} {activehdl=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name vp_switch_final_v1_0_project -directory C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project c:/Users/GaliTingus/Documents/SR_Project/IP_Module/switch_final/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/GaliTingus/Documents/SR_Project/IP_Module'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 890.957 ; gain = 9.000
current_project tor_test
current_project vp_switch_final_v1_0_project
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name centroid -vendor xilinx.com -library user -version 1.0 -module_name centroid_0 -dir c:/Users/GaliTingus/Documents/SR_Project/IP_Module/switch_final/src
generate_target {instantiation_template} [get_files c:/Users/GaliTingus/Documents/SR_Project/IP_Module/switch_final/src/centroid_0/centroid_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'centroid_0'...
generate_target all [get_files  c:/Users/GaliTingus/Documents/SR_Project/IP_Module/switch_final/src/centroid_0/centroid_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'centroid_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'centroid_0'...
WARNING: [IP_Flow 19-3432] UI File c:/Users/GaliTingus/Documents/SR_Project/IP_Module/divider_32_20_0/xgui/divider_32_20_v1_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
INFO: [IP_Flow 19-3422] Upgraded mult_32_20_lm (Multiplier 12.0) from revision 12 to revision 13
catch { config_ip_cache -export [get_ips -all centroid_0] }
export_ip_user_files -of_objects [get_files c:/Users/GaliTingus/Documents/SR_Project/IP_Module/switch_final/src/centroid_0/centroid_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/GaliTingus/Documents/SR_Project/IP_Module/switch_final/src/centroid_0/centroid_0.xci]
launch_runs -jobs 8 centroid_0_synth_1
[Wed Jun  6 14:01:40 2018] Launched centroid_0_synth_1...
Run output will be captured here: c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project/vp_switch_final_v1_0_project.runs/centroid_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/GaliTingus/Documents/SR_Project/IP_Module/switch_final/src/centroid_0/centroid_0.xci] -directory c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project/vp_switch_final_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project/vp_switch_final_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project/vp_switch_final_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project/vp_switch_final_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project/vp_switch_final_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project/vp_switch_final_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project/vp_switch_final_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name centroid_v1_0_project -directory c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project/vp_switch_final_v1_0_project.tmp/centroid_v1_0_project c:/Users/GaliTingus/Documents/SR_Project/IP_Module/centroid/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project/vp_switch_final_v1_0_project.tmp/centroid_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/GaliTingus/Documents/SR_Project/IP_Module'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/GaliTingus/Documents/SR_Project/IP_Module
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/GaliTingus/Documents/SR_Project/IP_Module'
report_ip_status -name ip_status 
upgrade_ip -srcset centroid_0 -vlnv xilinx.com:user:centroid:1.0 [get_ips  centroid_0] -log ip_upgrade.log
Upgrading 'centroid_0'
INFO: [Project 1-386] Moving file 'c:/Users/GaliTingus/Documents/SR_Project/IP_Module/switch_final/src/centroid_0/centroid_0.xci' from fileset 'centroid_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded centroid_0 (centroid_v1_0 1.0) from revision 2 to revision 3
WARNING: [IP_Flow 19-4706] Upgraded port 'mask' width 8 differs from original width 1
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'centroid_0'. These changes may impact your design.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'centroid_0'...
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'centroid_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
INFO: [Coretcl 2-1525] Wrote upgrade log to 'c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips centroid_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 10 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/GaliTingus/Documents/SR_Project/IP_Module
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/GaliTingus/Documents/SR_Project/IP_Module'
report_ip_status -name ip_status 
upgrade_ip -srcset centroid_0 [get_ips  {centroid_0 vp_switch_final_0}] -log ip_upgrade.log
Upgrading 'centroid_0'
INFO: [Project 1-386] Moving file 'c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/centroid_0/centroid_0.xci' from fileset 'centroid_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded centroid_0 (centroid_v1_0 1.0) from revision 2 to revision 3
WARNING: [IP_Flow 19-4706] Upgraded port 'mask' width 8 differs from original width 1
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'centroid_0'. These changes may impact your design.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'centroid_0'...
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'centroid_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/GaliTingus/Documents/SR_Project/tor_test/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Upgrading 'vp_switch_final_0'
INFO: [IP_Flow 19-3422] Upgraded vp_switch_final_0 (vp_switch_final_v1_0 1.0) from revision 9 to revision 10
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vp_switch_final_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {centroid_0 vp_switch_final_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/vp_switch_final_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vp_switch_final_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vp_switch_final_0'...
export_ip_user_files -of_objects [get_files C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/vp_switch_final_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/vp_switch_final_0.xci] -directory C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.ip_user_files -ipstatic_source_dir C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/modelsim} {questa=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/questa} {riviera=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/riviera} {activehdl=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset vp_switch_final_0
set_property top vp_switch_final_0 [get_fileset vp_switch_final_0]
move_files -fileset [get_fileset vp_switch_final_0] [get_files -of_objects [get_fileset sources_1] C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/vp_switch_final_0.xci]
launch_run vp_switch_final_0_synth_1
[Wed Jun  6 14:21:15 2018] Launched vp_switch_final_0_synth_1...
Run output will be captured here: C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.runs/vp_switch_final_0_synth_1/runme.log
wait_on_run vp_switch_final_0_synth_1

[Wed Jun  6 14:21:15 2018] Waiting for vp_switch_final_0_synth_1 to finish...
[Wed Jun  6 14:21:20 2018] Waiting for vp_switch_final_0_synth_1 to finish...
[Wed Jun  6 14:21:25 2018] Waiting for vp_switch_final_0_synth_1 to finish...
[Wed Jun  6 14:21:30 2018] Waiting for vp_switch_final_0_synth_1 to finish...
[Wed Jun  6 14:21:40 2018] Waiting for vp_switch_final_0_synth_1 to finish...

*** Running vivado
    with args -log vp_switch_final_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vp_switch_final_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source vp_switch_final_0.tcl -notrace
Command: synth_design -top vp_switch_final_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17076 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 358.402 ; gain = 102.070
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vp_switch_final_0' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/synth/vp_switch_final_0.v:57]
INFO: [Synth 8-638] synthesizing module 'vp_switch_final' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:23]
INFO: [Synth 8-638] synthesizing module 'rgb2ycbcr_0' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/synth/rgb2ycbcr_0.v:57]
INFO: [Synth 8-638] synthesizing module 'rgb2ycbcr' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/rgb2ycbcr.v:23]
INFO: [Synth 8-638] synthesizing module 'MUL' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/MUL/synth/MUL.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/MUL/synth/MUL.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/MUL/synth/MUL.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_A_WIDTH bound to: 18 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 8 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 25 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_13' declared at 'c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/MUL/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_13' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/MUL/synth/MUL.vhd:120]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'MUL' (6#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/MUL/synth/MUL.vhd:68]
INFO: [Synth 8-638] synthesizing module 'ADD' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/ADD/synth/ADD.vhd:68]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 9 - type: integer 
	Parameter C_B_WIDTH bound to: 9 - type: integer 
	Parameter C_OUT_WIDTH bound to: 9 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_11' declared at 'c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/ADD/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_11' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/ADD/synth/ADD.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'ADD' (14#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/ADD/synth/ADD.vhd:68]
INFO: [Synth 8-638] synthesizing module 'delay_line' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/register.v:41]
	Parameter N bound to: 3 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/register.v:22]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register' (15#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/register.v:22]
INFO: [Synth 8-256] done synthesizing module 'delay_line' (16#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/register.v:41]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycbcr' (17#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/rgb2ycbcr.v:23]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycbcr_0' (18#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/synth/rgb2ycbcr_0.v:57]
INFO: [Synth 8-638] synthesizing module 'tresholding_0' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/tresholding_0/synth/tresholding_0.v:57]
INFO: [Synth 8-638] synthesizing module 'tresholding' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/tresholding_0/src/tresholding.v:23]
	Parameter Ta bound to: 80 - type: integer 
	Parameter Tb bound to: 130 - type: integer 
	Parameter Tc bound to: 133 - type: integer 
	Parameter Td bound to: 177 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tresholding' (19#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/tresholding_0/src/tresholding.v:23]
INFO: [Synth 8-256] done synthesizing module 'tresholding_0' (20#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/tresholding_0/synth/tresholding_0.v:57]
ERROR: [Synth 8-439] module 'centroid_0' not found [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:79]
ERROR: [Synth 8-285] failed synthesizing module 'vp_switch_final' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:23]
ERROR: [Synth 8-285] failed synthesizing module 'vp_switch_final_0' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/synth/vp_switch_final_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 442.219 ; gain = 185.887
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 3 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Jun  6 14:21:37 2018...
[Wed Jun  6 14:21:40 2018] vp_switch_final_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 965.195 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/LUT.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/lut_binarize.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/LUT_binarize.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/sim/rgb2ycbcr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/tresholding_0/src/tresholding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tresholding
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/tresholding_0/sim/tresholding_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tresholding_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp_switch_final
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/sim/vp_switch_final_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp_switch_final_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/MUL/sim/MUL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/ADD/sim/ADD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ADD
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 15d67e3c8a5047fa999b4d64de1f02eb --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xil_defaultlib -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <centroid_0> not found while processing module instance <centroid> [C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:79]
ERROR: [VRFC 10-2063] Module <hdmi_out> not found while processing module instance <file_output> [C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sim_1/imports/tb_src/tb_hdmi.v:89]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 965.195 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ipx::edit_ip_in_project -upgrade true -name centroid_v1_0_project -directory C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.tmp/centroid_v1_0_project c:/Users/GaliTingus/Documents/SR_Project/IP_Module/centroid/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/centroid_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/GaliTingus/Documents/SR_Project/IP_Module'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
launch_runs impl_1 -jobs 8
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divider'...
INFO: [IP_Flow 19-3422] Upgraded mult_32_20_lm (Multiplier 12.0) from revision 12 to revision 13
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'accum'...
[Wed Jun  6 14:23:25 2018] Launched synth_1...
Run output will be captured here: c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/centroid_v1_0_project/centroid_v1_0_project.runs/synth_1/runme.log
[Wed Jun  6 14:23:25 2018] Launched impl_1...
Run output will be captured here: c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/centroid_v1_0_project/centroid_v1_0_project.runs/impl_1/runme.log
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-3432] UI File c:/Users/GaliTingus/Documents/SR_Project/IP_Module/divider_32_20_0/xgui/divider_32_20_v1_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
WARNING: [IP_Flow 19-2991] No XGUI Files found 
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/GaliTingus/Documents/SR_Project/IP_Module
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/GaliTingus/Documents/SR_Project/IP_Module'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:centroid:1.0 [get_ips  centroid_0] -log ip_upgrade.log
Upgrading 'centroid_0'
INFO: [IP_Flow 19-3422] Upgraded centroid_0 (centroid_v1_0 1.0) from revision 3 to revision 4
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'centroid_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips centroid_0] -no_script -sync -force -quiet
convert_ips [get_files  c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/centroid_0/centroid_0.xci]
INFO: [filemgmt 56-106] Converting IP 'centroid_0' into core container format.
INFO: [filemgmt 56-101] Creating core container 'c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/centroid_0.xcix' for IP 'centroid_0'
export_ip_user_files -of_objects  [get_files  c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/centroid_0/centroid_0.xci] -sync -lib_map_path [list {modelsim=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/modelsim} {questa=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/questa} {riviera=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/riviera} {activehdl=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/activehdl}] -force -quiet
set_property coreContainer.enable 1 [current_project]
generate_target all [get_files  c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/centroid_0/centroid_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'centroid_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'centroid_0'...
WARNING: [IP_Flow 19-3432] UI File c:/Users/GaliTingus/Documents/SR_Project/IP_Module/divider_32_20_0/xgui/divider_32_20_v1_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
INFO: [IP_Flow 19-3422] Upgraded mult_32_20_lm (Multiplier 12.0) from revision 12 to revision 13
catch { config_ip_cache -export [get_ips -all centroid_0] }
export_ip_user_files -of_objects [get_files c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/centroid_0/centroid_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/centroid_0/centroid_0.xci]
launch_runs -jobs 8 centroid_0_synth_1
[Wed Jun  6 14:27:46 2018] Launched centroid_0_synth_1...
Run output will be captured here: C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.runs/centroid_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/centroid_0/centroid_0.xci] -directory C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.ip_user_files -ipstatic_source_dir C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/modelsim} {questa=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/questa} {riviera=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/riviera} {activehdl=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/LUT.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/lut_binarize.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/LUT_binarize.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/sim/rgb2ycbcr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/tresholding_0/src/tresholding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tresholding
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/tresholding_0/sim/tresholding_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tresholding_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp_switch_final
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/sim/vp_switch_final_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp_switch_final_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 15d67e3c8a5047fa999b4d64de1f02eb --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xil_defaultlib -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <centroid_0> not found while processing module instance <centroid> [C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:79]
ERROR: [VRFC 10-2063] Module <hdmi_out> not found while processing module instance <file_output> [C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sim_1/imports/tb_src/tb_hdmi.v:89]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 970.340 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/LUT.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/lut_binarize.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/LUT_binarize.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 15d67e3c8a5047fa999b4d64de1f02eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hdmi_in
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/xsim.dir/tb_hdmi_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/xsim.dir/tb_hdmi_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun  6 14:32:51 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun  6 14:32:51 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1117.750 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1128.684 ; gain = 10.934
run all
run all
out  0.ppm saved
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/LUT.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/lut_binarize.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/LUT_binarize.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/sim/rgb2ycbcr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/tresholding_0/src/tresholding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tresholding
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/tresholding_0/sim/tresholding_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tresholding_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp_switch_final
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/sim/vp_switch_final_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp_switch_final_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 15d67e3c8a5047fa999b4d64de1f02eb --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xil_defaultlib -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <centroid_0> not found while processing module instance <centroid> [C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:79]
ERROR: [VRFC 10-2063] Module <hdmi_out> not found while processing module instance <file_output> [C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sim_1/imports/tb_src/tb_hdmi.v:89]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ipx::edit_ip_in_project -upgrade true -name vp_switch_final_v1_0_project -directory C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project c:/Users/GaliTingus/Documents/SR_Project/IP_Module/switch_final/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/GaliTingus/Documents/SR_Project/IP_Module'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
create_ip -name centroid -vendor xilinx.com -library user -version 1.0 -module_name centroid_0 -dir c:/Users/GaliTingus/Documents/SR_Project/IP_Module/switch_final/src
generate_target {instantiation_template} [get_files c:/Users/GaliTingus/Documents/SR_Project/IP_Module/switch_final/src/centroid_0_1/centroid_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'centroid_0'...
generate_target all [get_files  c:/Users/GaliTingus/Documents/SR_Project/IP_Module/switch_final/src/centroid_0_1/centroid_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'centroid_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'centroid_0'...
WARNING: [IP_Flow 19-3432] UI File c:/Users/GaliTingus/Documents/SR_Project/IP_Module/divider_32_20_0/xgui/divider_32_20_v1_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
INFO: [IP_Flow 19-3422] Upgraded mult_32_20_lm (Multiplier 12.0) from revision 12 to revision 13
catch { config_ip_cache -export [get_ips -all centroid_0] }
export_ip_user_files -of_objects [get_files c:/Users/GaliTingus/Documents/SR_Project/IP_Module/switch_final/src/centroid_0_1/centroid_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/GaliTingus/Documents/SR_Project/IP_Module/switch_final/src/centroid_0_1/centroid_0.xci]
launch_runs -jobs 8 centroid_0_synth_1
[Wed Jun  6 14:36:51 2018] Launched centroid_0_synth_1...
Run output will be captured here: c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project/vp_switch_final_v1_0_project.runs/centroid_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/GaliTingus/Documents/SR_Project/IP_Module/switch_final/src/centroid_0_1/centroid_0.xci] -directory c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project/vp_switch_final_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project/vp_switch_final_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project/vp_switch_final_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project/vp_switch_final_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project/vp_switch_final_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project/vp_switch_final_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project/vp_switch_final_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] tresholding_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:zybo:part0:1.0'
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 11 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/GaliTingus/Documents/SR_Project/IP_Module
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/GaliTingus/Documents/SR_Project/IP_Module'
report_ip_status -name ip_status 
upgrade_ip -srcset vp_switch_final_0 -vlnv xilinx.com:user:vp_switch_final:1.0 [get_ips  vp_switch_final_0] -log ip_upgrade.log
Upgrading 'vp_switch_final_0'
INFO: [Project 1-386] Moving file 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/vp_switch_final_0.xci' from fileset 'vp_switch_final_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded vp_switch_final_0 (vp_switch_final_v1_0 1.0) from revision 10 to revision 11
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vp_switch_final_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips vp_switch_final_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/vp_switch_final_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vp_switch_final_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vp_switch_final_0'...
WARNING: [IP_Flow 19-3432] UI File c:/Users/GaliTingus/Documents/SR_Project/IP_Module/divider_32_20_0/xgui/divider_32_20_v1_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
INFO: [IP_Flow 19-3422] Upgraded mult_32_20_lm (Multiplier 12.0) from revision 12 to revision 13
export_ip_user_files -of_objects [get_files C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/vp_switch_final_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/vp_switch_final_0.xci] -directory C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.ip_user_files -ipstatic_source_dir C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/modelsim} {questa=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/questa} {riviera=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/riviera} {activehdl=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset vp_switch_final_0
set_property top vp_switch_final_0 [get_fileset vp_switch_final_0]
move_files -fileset [get_fileset vp_switch_final_0] [get_files -of_objects [get_fileset sources_1] C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/vp_switch_final_0.xci]
launch_run vp_switch_final_0_synth_1
[Wed Jun  6 14:39:36 2018] Launched vp_switch_final_0_synth_1...
Run output will be captured here: C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.runs/vp_switch_final_0_synth_1/runme.log
wait_on_run vp_switch_final_0_synth_1

[Wed Jun  6 14:39:36 2018] Waiting for vp_switch_final_0_synth_1 to finish...
[Wed Jun  6 14:39:42 2018] Waiting for vp_switch_final_0_synth_1 to finish...
[Wed Jun  6 14:39:47 2018] Waiting for vp_switch_final_0_synth_1 to finish...
[Wed Jun  6 14:39:52 2018] Waiting for vp_switch_final_0_synth_1 to finish...
[Wed Jun  6 14:40:02 2018] Waiting for vp_switch_final_0_synth_1 to finish...
[Wed Jun  6 14:40:12 2018] Waiting for vp_switch_final_0_synth_1 to finish...
[Wed Jun  6 14:40:22 2018] Waiting for vp_switch_final_0_synth_1 to finish...
[Wed Jun  6 14:40:32 2018] Waiting for vp_switch_final_0_synth_1 to finish...
[Wed Jun  6 14:40:53 2018] Waiting for vp_switch_final_0_synth_1 to finish...

*** Running vivado
    with args -log vp_switch_final_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vp_switch_final_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source vp_switch_final_0.tcl -notrace
Command: synth_design -top vp_switch_final_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15328 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 359.797 ; gain = 103.652
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vp_switch_final_0' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/synth/vp_switch_final_0.v:57]
INFO: [Synth 8-638] synthesizing module 'vp_switch_final' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:23]
INFO: [Synth 8-638] synthesizing module 'rgb2ycbcr_0' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/synth/rgb2ycbcr_0.v:57]
INFO: [Synth 8-638] synthesizing module 'rgb2ycbcr' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/rgb2ycbcr.v:23]
INFO: [Synth 8-638] synthesizing module 'MUL' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/MUL/synth/MUL.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/MUL/synth/MUL.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/MUL/synth/MUL.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_A_WIDTH bound to: 18 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 8 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 25 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_13' declared at 'c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/MUL/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_13' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/MUL/synth/MUL.vhd:120]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'MUL' (6#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/MUL/synth/MUL.vhd:68]
INFO: [Synth 8-638] synthesizing module 'ADD' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/ADD/synth/ADD.vhd:68]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 9 - type: integer 
	Parameter C_B_WIDTH bound to: 9 - type: integer 
	Parameter C_OUT_WIDTH bound to: 9 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_11' declared at 'c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/ADD/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_11' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/ADD/synth/ADD.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'ADD' (14#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/ADD/synth/ADD.vhd:68]
INFO: [Synth 8-638] synthesizing module 'delay_line' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/register.v:41]
	Parameter N bound to: 3 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/register.v:22]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register' (15#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/register.v:22]
INFO: [Synth 8-256] done synthesizing module 'delay_line' (16#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/register.v:41]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycbcr' (17#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/rgb2ycbcr.v:23]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycbcr_0' (18#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/synth/rgb2ycbcr_0.v:57]
INFO: [Synth 8-638] synthesizing module 'tresholding_0' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/tresholding_0/synth/tresholding_0.v:57]
INFO: [Synth 8-638] synthesizing module 'tresholding' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/tresholding_0/src/tresholding.v:23]
	Parameter Ta bound to: 80 - type: integer 
	Parameter Tb bound to: 130 - type: integer 
	Parameter Tc bound to: 133 - type: integer 
	Parameter Td bound to: 177 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tresholding' (19#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/tresholding_0/src/tresholding.v:23]
INFO: [Synth 8-256] done synthesizing module 'tresholding_0' (20#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/tresholding_0/synth/tresholding_0.v:57]
INFO: [Synth 8-638] synthesizing module 'centroid_0' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/synth/centroid_0.v:57]
INFO: [Synth 8-638] synthesizing module 'centroid' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/centroid.v:23]
	Parameter IMG_H bound to: 64 - type: integer 
	Parameter IMG_W bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'accum' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/accum/synth/accum.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 1 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 11 - type: integer 
	Parameter C_OUT_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_SCALE bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_accum_v12_0_11' declared at 'c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/accum/hdl/c_accum_v12_0_vh_rfs.vhd:2296' bound to instance 'U0' of component 'c_accum_v12_0_11' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/accum/synth/accum.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'accum' (27#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/accum/synth/accum.vhd:69]
INFO: [Synth 8-638] synthesizing module 'divider' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider/synth/divider.v:56]
INFO: [Synth 8-638] synthesizing module 'divider_32_20' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider/src/divider_32_20.v:8]
	Parameter LATENCY bound to: 4 - type: integer 
	Parameter DIVIDEND_W bound to: 32 - type: integer 
	Parameter DIVISOR_W bound to: 20 - type: integer 
	Parameter QUOTIENT_W bound to: 32 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter DIV bound to: 2'b01 
	Parameter NOP bound to: 2'b10 
	Parameter END bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'mult_32_20_lm' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider/src/mult_32_20_lm/synth/mult_32_20_lm.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider/src/mult_32_20_lm/synth/mult_32_20_lm.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider/src/mult_32_20_lm/synth/mult_32_20_lm.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_WIDTH bound to: 20 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 51 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_13' declared at 'c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/MUL/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_13' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider/src/mult_32_20_lm/synth/mult_32_20_lm.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'mult_32_20_lm' (28#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider/src/mult_32_20_lm/synth/mult_32_20_lm.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'divider_32_20' (29#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider/src/divider_32_20.v:8]
INFO: [Synth 8-256] done synthesizing module 'divider' (30#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider/synth/divider.v:56]
INFO: [Synth 8-256] done synthesizing module 'centroid' (31#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/centroid.v:23]
INFO: [Synth 8-256] done synthesizing module 'centroid_0' (32#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/synth/centroid_0.v:57]
WARNING: [Synth 8-689] width (24) of port connection 'mask' does not match port width (8) of module 'centroid_0' [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:85]
WARNING: [Synth 8-3848] Net pixel_mux[7] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:36]
WARNING: [Synth 8-3848] Net pixel_mux[6] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:36]
WARNING: [Synth 8-3848] Net pixel_mux[5] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:36]
WARNING: [Synth 8-3848] Net pixel_mux[4] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:36]
WARNING: [Synth 8-3848] Net pixel_mux[3] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:36]
WARNING: [Synth 8-3848] Net v_sync_mux[7] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:39]
WARNING: [Synth 8-3848] Net v_sync_mux[6] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:39]
WARNING: [Synth 8-3848] Net v_sync_mux[5] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:39]
WARNING: [Synth 8-3848] Net v_sync_mux[4] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:39]
WARNING: [Synth 8-3848] Net v_sync_mux[3] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:39]
WARNING: [Synth 8-3848] Net h_sync_mux[7] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:38]
WARNING: [Synth 8-3848] Net h_sync_mux[6] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:38]
WARNING: [Synth 8-3848] Net h_sync_mux[5] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:38]
WARNING: [Synth 8-3848] Net h_sync_mux[4] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:38]
WARNING: [Synth 8-3848] Net h_sync_mux[3] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:38]
WARNING: [Synth 8-3848] Net de_mux[7] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:37]
WARNING: [Synth 8-3848] Net de_mux[6] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:37]
WARNING: [Synth 8-3848] Net de_mux[5] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:37]
WARNING: [Synth 8-3848] Net de_mux[4] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:37]
WARNING: [Synth 8-3848] Net de_mux[3] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:37]
INFO: [Synth 8-256] done synthesizing module 'vp_switch_final' (33#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:23]
INFO: [Synth 8-256] done synthesizing module 'vp_switch_final_0' (34#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/synth/vp_switch_final_0.v:57]
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line has unconnected port CLK
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line has unconnected port SCLR
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized4 has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized4 has unconnected port SCLR
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized2 has unconnected port CLK
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized2 has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized2 has unconnected port SCLR
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized0 has unconnected port CLK
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized0 has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized0 has unconnected port SCLR
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[24]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[23]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[22]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[21]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[20]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[19]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[18]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[17]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[16]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[15]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[14]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[13]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[12]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[11]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[10]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[9]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[8]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[7]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[6]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[5]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[4]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[3]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[2]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[1]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[0]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port CARRY_IN
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port CEA1
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port CEA2
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port CEB1
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port CEB2
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port CEC
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port CECARRYIN
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port CECTRL
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port CEALUMODE
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port CEMULTCARRYIN
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port CEM
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port CEP
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port SCLRA
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port SCLRB
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port SCLRC
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port SCLRALLCARRYIN
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port SCLRCTRL
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port SCLRALUMODE
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port SCLRM
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port SCLRP
WARNING: [Synth 8-3331] design c_accum_v12_0_11_viv has unconnected port ADD
WARNING: [Synth 8-3331] design c_accum_v12_0_11_viv has unconnected port C_IN
WARNING: [Synth 8-3331] design c_accum_v12_0_11_viv has unconnected port BYPASS
WARNING: [Synth 8-3331] design c_accum_v12_0_11_viv has unconnected port SSET
WARNING: [Synth 8-3331] design c_accum_v12_0_11_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design centroid has unconnected port h_sync
WARNING: [Synth 8-3331] design centroid has unconnected port mask[7]
WARNING: [Synth 8-3331] design centroid has unconnected port mask[6]
WARNING: [Synth 8-3331] design centroid has unconnected port mask[5]
WARNING: [Synth 8-3331] design centroid has unconnected port mask[4]
WARNING: [Synth 8-3331] design centroid has unconnected port mask[3]
WARNING: [Synth 8-3331] design centroid has unconnected port mask[2]
WARNING: [Synth 8-3331] design centroid has unconnected port mask[1]
WARNING: [Synth 8-3331] design tresholding has unconnected port pixel_in[23]
WARNING: [Synth 8-3331] design tresholding has unconnected port pixel_in[22]
WARNING: [Synth 8-3331] design tresholding has unconnected port pixel_in[21]
WARNING: [Synth 8-3331] design tresholding has unconnected port pixel_in[20]
WARNING: [Synth 8-3331] design tresholding has unconnected port pixel_in[19]
WARNING: [Synth 8-3331] design tresholding has unconnected port pixel_in[18]
WARNING: [Synth 8-3331] design tresholding has unconnected port pixel_in[17]
WARNING: [Synth 8-3331] design tresholding has unconnected port pixel_in[16]
WARNING: [Synth 8-3331] design tresholding has unconnected port clk
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEA1
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEA2
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEB1
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEB2
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEAD
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CED
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEC
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CECARRYIN
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CECTRL
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEALUMODE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEINMODE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEM
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEP
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRA
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 494.020 ; gain = 237.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 494.020 ; gain = 237.875
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.runs/vp_switch_final_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.runs/vp_switch_final_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  DSP48E => DSP48E1: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 751.594 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 751.594 ; gain = 495.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 751.594 ; gain = 495.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/CB_sum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/CR_sum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/M1_res. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/M2_res. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/M3_res. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/M4_res. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/M5_res. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/M6_res. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/M7_res. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/M8_res. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/M9_res. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/S1_res. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/S2_res. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/S3_res. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/S4_res. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/S5_res. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/S6_res. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/Y_sum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/Treshold. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/centroid. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/centroid/inst/m01_calc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/centroid/inst/m10_calc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/centroid/inst/x_center_calc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/centroid/inst/x_center_calc/inst/instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/centroid/inst/y_center_calc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/centroid/inst/y_center_calc/inst/instance_name. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 751.594 ; gain = 495.449
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_pos" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 751.594 ; gain = 495.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "inst/i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/r_x_reg' and it is trimmed from '32' to '31' bits. [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/centroid.v:125]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/r_y_reg' and it is trimmed from '32' to '31' bits. [c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/centroid.v:130]
INFO: [Synth 8-5546] ROM "inst/x_pos" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3332] Sequential element (inst/r_x_reg[19]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_x_reg[18]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_x_reg[17]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_x_reg[16]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_x_reg[15]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_x_reg[14]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_x_reg[13]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_x_reg[12]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_x_reg[11]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_x_reg[10]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_x_reg[9]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_x_reg[8]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_x_reg[7]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_x_reg[6]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_x_reg[5]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_x_reg[4]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_x_reg[3]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_x_reg[2]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_x_reg[1]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_x_reg[0]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_y_reg[19]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_y_reg[18]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_y_reg[17]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_y_reg[16]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_y_reg[15]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_y_reg[14]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_y_reg[13]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_y_reg[12]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_y_reg[11]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_y_reg[10]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_y_reg[9]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_y_reg[8]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_y_reg[7]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_y_reg[6]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_y_reg[5]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_y_reg[4]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_y_reg[3]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_y_reg[2]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_y_reg[1]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/r_y_reg[0]) is unused and will be removed from module centroid_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 751.594 ; gain = 495.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 806.324 ; gain = 550.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 806.625 ; gain = 550.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst/y_pos_reg[10]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/y_pos_reg[9]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/y_pos_reg[8]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/y_pos_reg[7]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/y_pos_reg[6]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_reg[10]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_reg[9]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_reg[8]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_reg[7]) is unused and will be removed from module centroid_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_reg[6]) is unused and will be removed from module centroid_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 826.598 ; gain = 570.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 826.598 ; gain = 570.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 826.598 ; gain = 570.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 826.598 ; gain = 570.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 826.598 ; gain = 570.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 826.598 ; gain = 570.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 826.598 ; gain = 570.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |DSP48E_bbox_0    |     1|
|2     |DSP48E_bbox_0__1 |     1|
|3     |CARRY4           |    14|
|4     |DSP48E1          |     9|
|5     |DSP48E1_1        |     9|
|6     |DSP48E1_2        |     2|
|7     |DSP48E1_3        |     2|
|8     |LUT1             |     6|
|9     |LUT2             |    59|
|10    |LUT3             |    11|
|11    |LUT4             |    89|
|12    |LUT5             |    19|
|13    |LUT6             |   109|
|14    |SRL16E           |     3|
|15    |FDRE             |   344|
|16    |FDSE             |    10|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 826.598 ; gain = 570.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 826.598 ; gain = 312.879
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 826.598 ; gain = 570.453
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  DSP48E => DSP48E1: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
110 Infos, 126 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 826.598 ; gain = 581.922
INFO: [Common 17-1381] The checkpoint 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.runs/vp_switch_final_0_synth_1/vp_switch_final_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/vp_switch_final_0.xci
INFO: [Coretcl 2-1174] Renamed 147 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.runs/vp_switch_final_0_synth_1/vp_switch_final_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vp_switch_final_0_utilization_synth.rpt -pb vp_switch_final_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 826.598 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun  6 14:40:50 2018...
[Wed Jun  6 14:40:53 2018] vp_switch_final_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:01:16 . Memory (MB): peak = 1145.668 ; gain = 1.605
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/LUT.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/lut_binarize.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/LUT_binarize.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/sim/rgb2ycbcr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/tresholding_0/src/tresholding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tresholding
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/tresholding_0/sim/tresholding_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tresholding_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider/sim/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/sim/centroid_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp_switch_final
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/sim/vp_switch_final_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp_switch_final_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/MUL/sim/MUL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/ADD/sim/ADD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ADD
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/accum/sim/accum.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accum
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 15d67e3c8a5047fa999b4d64de1f02eb --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xil_defaultlib -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <mult_32_20_lm> not found while processing module instance <instance_name> [C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider/src/divider_32_20.v:34]
ERROR: [VRFC 10-2063] Module <hdmi_out> not found while processing module instance <file_output> [C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sim_1/imports/tb_src/tb_hdmi.v:89]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1145.668 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ipx::edit_ip_in_project -upgrade true -name centroid_v1_0_project -directory C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.tmp/centroid_v1_0_project c:/Users/GaliTingus/Documents/SR_Project/IP_Module/centroid/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/centroid_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/GaliTingus/Documents/SR_Project/IP_Module'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-3432] UI File c:/Users/GaliTingus/Documents/SR_Project/IP_Module/divider_32_20_0/xgui/divider_32_20_v1_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
create_ip -name divider_32_20 -vendor user.org -library user -version 1.0 -module_name divider_32_20_0 -dir c:/Users/GaliTingus/Documents/SR_Project/IP_Module/centroid/src
WARNING: [IP_Flow 19-2991] No XGUI Files found 
generate_target {instantiation_template} [get_files c:/Users/GaliTingus/Documents/SR_Project/IP_Module/centroid/src/divider_32_20_0/divider_32_20_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'divider_32_20_0'...
generate_target all [get_files  c:/Users/GaliTingus/Documents/SR_Project/IP_Module/centroid/src/divider_32_20_0/divider_32_20_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divider_32_20_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'divider_32_20_0'...
INFO: [IP_Flow 19-3422] Upgraded mult_32_20_lm (Multiplier 12.0) from revision 12 to revision 13
catch { config_ip_cache -export [get_ips -all divider_32_20_0] }
export_ip_user_files -of_objects [get_files c:/Users/GaliTingus/Documents/SR_Project/IP_Module/centroid/src/divider_32_20_0/divider_32_20_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/GaliTingus/Documents/SR_Project/IP_Module/centroid/src/divider_32_20_0/divider_32_20_0.xci]
launch_runs -jobs 8 divider_32_20_0_synth_1
[Wed Jun  6 14:42:40 2018] Launched divider_32_20_0_synth_1...
Run output will be captured here: c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/centroid_v1_0_project/centroid_v1_0_project.runs/divider_32_20_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/GaliTingus/Documents/SR_Project/IP_Module/centroid/src/divider_32_20_0/divider_32_20_0.xci] -directory c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/centroid_v1_0_project/centroid_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/centroid_v1_0_project/centroid_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/centroid_v1_0_project/centroid_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/centroid_v1_0_project/centroid_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/centroid_v1_0_project/centroid_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/centroid_v1_0_project/centroid_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/centroid_v1_0_project/centroid_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Users/GaliTingus/Documents/SR_Project/IP_Module/centroid/src/divider/divider.xci] -no_script -reset -force -quiet
remove_files  c:/Users/GaliTingus/Documents/SR_Project/IP_Module/centroid/src/divider/divider.xci
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] accum has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:zybo:part0:1.0'
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/GaliTingus/Documents/SR_Project/IP_Module
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/GaliTingus/Documents/SR_Project/IP_Module'
report_ip_status -name ip_status 
upgrade_ip -srcset centroid_0 [get_ips  {centroid_0 vp_switch_final_0}] -log ip_upgrade.log
Upgrading 'centroid_0'
ERROR: [Vivado 12-3445] A collection of objects is currently not supported at this time.  Please provide only one sub-design.
ERROR: [Common 17-69] Command failed: ERROR: [Vivado 12-3445] A collection of objects is currently not supported at this time.  Please provide only one sub-design.

upgrade_ip -srcset centroid_0 [get_ips  {centroid_0 vp_switch_final_0}] -log ip_upgrade.log
Upgrading 'centroid_0'
ERROR: [Vivado 12-3445] A collection of objects is currently not supported at this time.  Please provide only one sub-design.
ERROR: [Common 17-69] Command failed: ERROR: [Vivado 12-3445] A collection of objects is currently not supported at this time.  Please provide only one sub-design.

upgrade_ip -srcset centroid_0 [get_ips  {centroid_0 vp_switch_final_0}] -log ip_upgrade.log
Upgrading 'centroid_0'
ERROR: [Vivado 12-3445] A collection of objects is currently not supported at this time.  Please provide only one sub-design.
ERROR: [Common 17-69] Command failed: ERROR: [Vivado 12-3445] A collection of objects is currently not supported at this time.  Please provide only one sub-design.

report_ip_status -name ip_status 
upgrade_ip -srcset centroid_0 -vlnv xilinx.com:user:centroid:1.0 [get_ips  centroid_0] -log ip_upgrade.log
Upgrading 'centroid_0'
ERROR: [Vivado 12-3445] A collection of objects is currently not supported at this time.  Please provide only one sub-design.
ERROR: [Common 17-69] Command failed: ERROR: [Vivado 12-3445] A collection of objects is currently not supported at this time.  Please provide only one sub-design.

upgrade_ip -srcset vp_switch_final_0 -vlnv xilinx.com:user:vp_switch_final:1.0 [get_ips  vp_switch_final_0] -log ip_upgrade.log
Upgrading 'vp_switch_final_0'
INFO: [Project 1-386] Moving file 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/vp_switch_final_0.xci' from fileset 'vp_switch_final_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-1972] Upgraded vp_switch_final_0 from vp_switch_final_v1_0 1.0 to vp_switch_final_v1_0 1.0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vp_switch_final_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips vp_switch_final_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
upgrade_ip -srcset centroid_0 -vlnv xilinx.com:user:centroid:1.0 [get_ips  centroid_0] -log ip_upgrade.log
Upgrading 'centroid_0'
INFO: [Project 1-386] Moving file 'c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/centroid_0/centroid_0.xci' from fileset 'centroid_0' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file 'c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/centroid_0.xcix' from fileset 'centroid_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded centroid_0 (centroid_v1_0 1.0) from revision 4 to revision 5
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'centroid_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips centroid_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/vp_switch_final_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vp_switch_final_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vp_switch_final_0'...
INFO: [IP_Flow 19-3422] Upgraded centroid_0 (centroid_v1_0 1.0) from revision 4 to revision 5
WARNING: [IP_Flow 19-3432] UI File c:/Users/GaliTingus/Documents/SR_Project/IP_Module/divider_32_20_0/xgui/divider_32_20_v1_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
WARNING: [IP_Flow 19-2991] No XGUI Files found 
INFO: [IP_Flow 19-3422] Upgraded mult_32_20_lm (Multiplier 12.0) from revision 12 to revision 13
export_ip_user_files -of_objects [get_files C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/vp_switch_final_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/vp_switch_final_0.xci] -directory C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.ip_user_files -ipstatic_source_dir C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/modelsim} {questa=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/questa} {riviera=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/riviera} {activehdl=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset vp_switch_final_0
set_property top vp_switch_final_0 [get_fileset vp_switch_final_0]
move_files -fileset [get_fileset vp_switch_final_0] [get_files -of_objects [get_fileset sources_1] C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/vp_switch_final_0.xci]
launch_run vp_switch_final_0_synth_1
[Wed Jun  6 14:47:08 2018] Launched vp_switch_final_0_synth_1...
Run output will be captured here: C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.runs/vp_switch_final_0_synth_1/runme.log
wait_on_run vp_switch_final_0_synth_1

[Wed Jun  6 14:47:08 2018] Waiting for vp_switch_final_0_synth_1 to finish...
[Wed Jun  6 14:47:13 2018] Waiting for vp_switch_final_0_synth_1 to finish...
[Wed Jun  6 14:47:18 2018] Waiting for vp_switch_final_0_synth_1 to finish...
[Wed Jun  6 14:47:23 2018] Waiting for vp_switch_final_0_synth_1 to finish...

*** Running vivado
    with args -log vp_switch_final_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vp_switch_final_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source vp_switch_final_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP vp_switch_final_0, cache-ID = d6400f5248348654.
INFO: [Common 17-206] Exiting Vivado at Wed Jun  6 14:47:18 2018...
[Wed Jun  6 14:47:23 2018] vp_switch_final_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1166.949 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/LUT.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/lut_binarize.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/LUT_binarize.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/sim/rgb2ycbcr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/tresholding_0/src/tresholding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tresholding
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/tresholding_0/sim/tresholding_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tresholding_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider_32_20_0/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider_32_20_0/sim/divider_32_20_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider/sim/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/sim/centroid_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp_switch_final
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/sim/vp_switch_final_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp_switch_final_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/MUL/sim/MUL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/ADD/sim/ADD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ADD
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/accum/sim/accum.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accum
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider_32_20_0/src/mult_32_20_lm/sim/mult_32_20_lm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_32_20_lm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 15d67e3c8a5047fa999b4d64de1f02eb --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xil_defaultlib -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 8 for port mask [C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:85]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_viv_comp
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4_viv_com...
Compiling package xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling module xil_defaultlib.hdmi_in
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture mul_arch of entity xil_defaultlib.MUL [mul_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4_viv [\xbip_dsp48_addsub_v3_0_4_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv [\xbip_addsub_v3_0_4_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_11.c_addsub_v12_0_11 [\c_addsub_v12_0_11(c_xdevicefami...]
Compiling architecture add_arch of entity xil_defaultlib.ADD [add_default]
Compiling module xil_defaultlib.register(N=3)
Compiling module xil_defaultlib.delay_line(N=3,DELAY=7)
Compiling module xil_defaultlib.rgb2ycbcr
Compiling module xil_defaultlib.rgb2ycbcr_0
Compiling module xil_defaultlib.tresholding
Compiling module xil_defaultlib.tresholding_0
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,alumodereg=0,...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(preg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture accum_arch of entity xil_defaultlib.accum [accum_default]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture mult_32_20_lm_arch of entity xil_defaultlib.mult_32_20_lm [mult_32_20_lm_default]
Compiling module xil_defaultlib.divider_32_20
Compiling module xil_defaultlib.divider_32_20_0
Compiling module xil_defaultlib.centroid(IMG_H='b01000000,IMG_W=...
Compiling module xil_defaultlib.centroid_0
Compiling module xil_defaultlib.vp_switch_final
Compiling module xil_defaultlib.vp_switch_final_0
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1166.949 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 1167.723 ; gain = 0.773
run all
run all
out  0.ppm saved
run all
out  1.ppm saved
run all
out  2.ppm saved
ipx::edit_ip_in_project -upgrade true -name centroid_v1_0_project -directory C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.tmp/centroid_v1_0_project c:/Users/GaliTingus/Documents/SR_Project/IP_Module/centroid/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/centroid_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/GaliTingus/Documents/SR_Project/IP_Module'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 6 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/GaliTingus/Documents/SR_Project/IP_Module
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/GaliTingus/Documents/SR_Project/IP_Module'
report_ip_status -name ip_status 
upgrade_ip [get_ips  {centroid_0 vp_switch_final_0}] -log ip_upgrade.log
Upgrading 'centroid_0'
INFO: [IP_Flow 19-3422] Upgraded centroid_0 (centroid_v1_0 1.0) from revision 5 to revision 6
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'centroid_0'...
Upgrading 'vp_switch_final_0'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.runs/vp_switch_final_0_synth_1

INFO: [Project 1-386] Moving file 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/vp_switch_final_0.xci' from fileset 'vp_switch_final_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-1972] Upgraded vp_switch_final_0 from vp_switch_final_v1_0 1.0 to vp_switch_final_v1_0 1.0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vp_switch_final_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {centroid_0 vp_switch_final_0}] -no_script -sync -force -quiet
generate_target all [get_files  {c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/centroid_0/centroid_0.xci C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/vp_switch_final_0.xci}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'centroid_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'centroid_0'...
WARNING: [IP_Flow 19-3432] UI File c:/Users/GaliTingus/Documents/SR_Project/IP_Module/divider_32_20_0/xgui/divider_32_20_v1_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
WARNING: [IP_Flow 19-2991] No XGUI Files found 
INFO: [IP_Flow 19-3422] Upgraded mult_32_20_lm (Multiplier 12.0) from revision 12 to revision 13
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vp_switch_final_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vp_switch_final_0'...
INFO: [IP_Flow 19-3422] Upgraded centroid_0 (centroid_v1_0 1.0) from revision 4 to revision 6
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1176.754 ; gain = 0.746
catch { config_ip_cache -export [get_ips -all centroid_0] }
catch { config_ip_cache -export [get_ips -all vp_switch_final_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vp_switch_final_0, cache-ID = d6400f5248348654; cache size = 22.334 MB.
export_ip_user_files -of_objects [get_files c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/centroid_0/centroid_0.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/vp_switch_final_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/centroid_0/centroid_0.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/vp_switch_final_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/vp_switch_final_0.xci'
launch_runs -jobs 8 centroid_0_synth_1
[Wed Jun  6 15:06:03 2018] Launched centroid_0_synth_1...
Run output will be captured here: C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.runs/centroid_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/centroid_0/centroid_0.xci] -directory C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.ip_user_files -ipstatic_source_dir C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/modelsim} {questa=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/questa} {riviera=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/riviera} {activehdl=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/vp_switch_final_0.xci] -directory C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.ip_user_files -ipstatic_source_dir C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/modelsim} {questa=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/questa} {riviera=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/riviera} {activehdl=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/LUT.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/lut_binarize.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/LUT_binarize.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/sim/rgb2ycbcr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/tresholding_0/src/tresholding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tresholding
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/tresholding_0/sim/tresholding_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tresholding_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider_32_20_0/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider_32_20_0/sim/divider_32_20_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider/sim/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/sim/centroid_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp_switch_final
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/sim/vp_switch_final_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp_switch_final_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/MUL/sim/MUL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/ADD/sim/ADD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ADD
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/accum/sim/accum.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accum
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider_32_20_0/src/mult_32_20_lm/sim/mult_32_20_lm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_32_20_lm
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 15d67e3c8a5047fa999b4d64de1f02eb --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xil_defaultlib -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 8 for port mask [C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:85]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_viv_comp
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4_viv_com...
Compiling package xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling module xil_defaultlib.hdmi_in
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture mul_arch of entity xil_defaultlib.MUL [mul_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4_viv [\xbip_dsp48_addsub_v3_0_4_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv [\xbip_addsub_v3_0_4_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_11.c_addsub_v12_0_11 [\c_addsub_v12_0_11(c_xdevicefami...]
Compiling architecture add_arch of entity xil_defaultlib.ADD [add_default]
Compiling module xil_defaultlib.register(N=3)
Compiling module xil_defaultlib.delay_line(N=3,DELAY=7)
Compiling module xil_defaultlib.rgb2ycbcr
Compiling module xil_defaultlib.rgb2ycbcr_0
Compiling module xil_defaultlib.tresholding
Compiling module xil_defaultlib.tresholding_0
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,alumodereg=0,...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(preg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture accum_arch of entity xil_defaultlib.accum [accum_default]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture mult_32_20_lm_arch of entity xil_defaultlib.mult_32_20_lm [mult_32_20_lm_default]
Compiling module xil_defaultlib.divider_32_20
Compiling module xil_defaultlib.divider_32_20_0
Compiling module xil_defaultlib.centroid(IMG_H='b01000000,IMG_W=...
Compiling module xil_defaultlib.centroid_0
Compiling module xil_defaultlib.vp_switch_final
Compiling module xil_defaultlib.vp_switch_final_0
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1181.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 1181.246 ; gain = 0.000
CRITICAL WARNING: [IP_Flow 19-193] Failed to save BOM file 'c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/centroid_0/centroid_0.xml'.
CRITICAL WARNING: [IP_Flow 19-194] Failed to save IP instance 'centroid_0'.
run all
run all
out  0.ppm saved
run all
out  1.ppm saved
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name vp_switch_final_v1_0_project -directory C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project c:/Users/GaliTingus/Documents/SR_Project/IP_Module/switch_final/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/GaliTingus/Documents/SR_Project/IP_Module'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:centroid:1.0 [get_ips  centroid_0] -log ip_upgrade.log
Upgrading 'centroid_0'
INFO: [IP_Flow 19-3422] Upgraded centroid_0 (centroid_v1_0 1.0) from revision 4 to revision 6
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'centroid_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips centroid_0] -no_script -sync -force -quiet
generate_target all [get_files  c:/Users/GaliTingus/Documents/SR_Project/IP_Module/switch_final/src/centroid_0_1/centroid_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'centroid_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'centroid_0'...
WARNING: [IP_Flow 19-3432] UI File c:/Users/GaliTingus/Documents/SR_Project/IP_Module/divider_32_20_0/xgui/divider_32_20_v1_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
WARNING: [IP_Flow 19-2991] No XGUI Files found 
INFO: [IP_Flow 19-3422] Upgraded mult_32_20_lm (Multiplier 12.0) from revision 12 to revision 13
catch { config_ip_cache -export [get_ips -all centroid_0] }
export_ip_user_files -of_objects [get_files c:/Users/GaliTingus/Documents/SR_Project/IP_Module/switch_final/src/centroid_0_1/centroid_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/GaliTingus/Documents/SR_Project/IP_Module/switch_final/src/centroid_0_1/centroid_0.xci]
launch_runs -jobs 8 centroid_0_synth_1
[Wed Jun  6 15:12:12 2018] Launched centroid_0_synth_1...
Run output will be captured here: c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project/vp_switch_final_v1_0_project.runs/centroid_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/GaliTingus/Documents/SR_Project/IP_Module/switch_final/src/centroid_0_1/centroid_0.xci] -directory c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project/vp_switch_final_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project/vp_switch_final_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project/vp_switch_final_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project/vp_switch_final_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project/vp_switch_final_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project/vp_switch_final_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project/vp_switch_final_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property core_revision 12 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
ERROR: [Project 1-161] Failed to remove the directory 'c:/users/galitingus/documents/sr_project/tor_test/tor_test.tmp/vp_switch_final_v1_0_project/vp_switch_final_v1_0_project.runs'. The directory might be in use by some other process.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/GaliTingus/Documents/SR_Project/IP_Module'.
report_ip_status -name ip_status
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:vp_switch_final:1.0 [get_ips  vp_switch_final_0] -log ip_upgrade.log
Upgrading 'vp_switch_final_0'
INFO: [IP_Flow 19-3422] Upgraded vp_switch_final_0 (vp_switch_final_v1_0 1.0) from revision 11 to revision 12
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vp_switch_final_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips vp_switch_final_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/vp_switch_final_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vp_switch_final_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vp_switch_final_0'...
WARNING: [IP_Flow 19-3432] UI File c:/Users/GaliTingus/Documents/SR_Project/IP_Module/divider_32_20_0/xgui/divider_32_20_v1_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
WARNING: [IP_Flow 19-2991] No XGUI Files found 
INFO: [IP_Flow 19-3422] Upgraded mult_32_20_lm (Multiplier 12.0) from revision 12 to revision 13
catch { config_ip_cache -export [get_ips -all vp_switch_final_0] }
export_ip_user_files -of_objects [get_files C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/vp_switch_final_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/vp_switch_final_0.xci]
launch_runs -jobs 8 vp_switch_final_0_synth_1
[Wed Jun  6 15:14:35 2018] Launched vp_switch_final_0_synth_1...
Run output will be captured here: C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.runs/vp_switch_final_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/vp_switch_final_0/vp_switch_final_0.xci] -directory C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.ip_user_files -ipstatic_source_dir C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/modelsim} {questa=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/questa} {riviera=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/riviera} {activehdl=C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/LUT.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/lut_binarize.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim/LUT_binarize.coe'
zip_exception: Failed to open zip archive for reading c:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.srcs/sources_1/ip/centroid_0.xcix
    while executing
"extract_files -files [list "$ip_file_obj"] -base_dir "$tmp_dir""
    ("foreach" body line 8)
    invoked from within
"foreach ip [get_ips -all -quiet] {
    set ip_file [get_property ip_file $ip]
    set ip_filename [file rootname $ip_file];append ip_filename ".xml"
 ..."
    (procedure "xcs_find_sv_pkg_libs" line 10)
    invoked from within
"xcs_find_sv_pkg_libs $a_sim_vars(s_launch_dir)"
    (procedure "usf_xsim_setup_simulation" line 72)
    invoked from within
"usf_xsim_setup_simulation"
    (procedure "tclapp::xilinx::xsim::setup" line 19)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset sim_1 -mode behavioral -run_dir C:/Users/GaliTingus/Documents/SR_Project/tor_test/tor_test.sim/sim_1/behav/xsim ..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
