vhdtdtfi -lib work C:/Users/blakesim/Documents/final_project/final_project/reg1.v -lang verilog -prj final_project -o reg1.spl -module reg1 -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 reg1.spl C:/Users/blakesim/Documents/final_project/final_project/reg1.sym 
vhdtdtfi -lib work C:/Users/blakesim/Documents/final_project/final_project/reg1.v -lang verilog -prj final_project -o reg1.spl -module reg1 -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 reg1.spl C:/Users/blakesim/Documents/final_project/final_project/reg1.sym 
