TrivialCPU: Test Completed Successfuly

------------------------------------------------------------------------
--- Cache Stats
--- Name: l1cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           1000
     GetS:                                       908
     GetX:                                       92
     GetSEx:                                     0
- Total misses:                                  558
     GetS, miss on arrival:                      475
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      77
     GetX, miss after being blocked:             6
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    442
     GetS, hit on arrival:                       367
     GetS, hit after being blocked:              66
     GetX, hit on arrival:                       7
     GetX, hit after being blocked:              2
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     44.200%
- Miss ratio:                                    55.800%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   475
- GetX   I->M:                                   42
- GetX   S->M:                                   41
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PutS sent due to eviction:                     405
- PutE sent due to eviction:                     0
- PutM sent due to eviction:                     80
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    1558
- Requests handled by MSHR (MSHR hits):          81
- NACKs sent (MSHR Full, Down):                  0
- NACKs sent (MSHR Full, Up):                    0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        2007
- Latency GetS   I->S:                           2011
- Latency GetX   I->M:                           2007
- Latency GetX   S->M:                           2111
------------ State and event stats ---------------------------
GetS, I:        475
GetS, S:        378
GetS, M:        55
GetX, I:        42
GetX, S:        41
GetX, M:        9
GetSResp, IS:        475
GetXResp, IM:        42
GetXResp, SM:        41
TrivialCPU cpu Finished after 1000 issued reads, 1000 returned (106315 clocks)
Number of Pending Requests per Cycle (Binned by 2 Requests)
  [0, 2]  2054
  [2, 4]  17447
  [4, 6]  33005
  [6, 8]  30978
  [8, 10]  16671
  [10, 12]  6160
Simulation is complete, simulated time: 106.315 us
