// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vmycpu_top.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "Vmycpu_top__Syms.h"
#include "Vmycpu_top_data_ram_one_port_with_latency.h"
#include "Vmycpu_top_icache_data.h"

VL_INLINE_OPT void Vmycpu_top_icache_data___nba_sequent__TOP__mycpu_top__inst_cache__icache_data_14__2(Vmycpu_top_icache_data* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vmycpu_top_icache_data___nba_sequent__TOP__mycpu_top__inst_cache__icache_data_14__2\n"); );
    // Body
    vlSelf->__PVT__icache_data_ram_0->__PVT__io_addra 
        = vlSelf->__PVT__icache_data_ram_0_io_addra;
    vlSymsp->TOP__mycpu_top__inst_cache__icache_data_13__icache_data_ram_0.__PVT__io_addra 
        = vlSymsp->TOP__mycpu_top__inst_cache__icache_data_13.__PVT__icache_data_ram_0_io_addra;
    vlSymsp->TOP__mycpu_top__inst_cache__icache_data_12__icache_data_ram_0.__PVT__io_addra 
        = vlSymsp->TOP__mycpu_top__inst_cache__icache_data_12.__PVT__icache_data_ram_0_io_addra;
    vlSymsp->TOP__mycpu_top__inst_cache__icache_data_11__icache_data_ram_0.__PVT__io_addra 
        = vlSymsp->TOP__mycpu_top__inst_cache__icache_data_11.__PVT__icache_data_ram_0_io_addra;
    vlSymsp->TOP__mycpu_top__inst_cache__icache_data_10__icache_data_ram_0.__PVT__io_addra 
        = vlSymsp->TOP__mycpu_top__inst_cache__icache_data_10.__PVT__icache_data_ram_0_io_addra;
    vlSymsp->TOP__mycpu_top__inst_cache__icache_data_9__icache_data_ram_0.__PVT__io_addra 
        = vlSymsp->TOP__mycpu_top__inst_cache__icache_data_9.__PVT__icache_data_ram_0_io_addra;
}

VL_INLINE_OPT void Vmycpu_top_icache_data___nba_sequent__TOP__mycpu_top__inst_cache__icache_data_15__0(Vmycpu_top_icache_data* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vmycpu_top_icache_data___nba_sequent__TOP__mycpu_top__inst_cache__icache_data_15__0\n"); );
    // Body
    vlSelf->__PVT__icache_data_ram_0->__PVT__io_addra 
        = vlSelf->__PVT__icache_data_ram_0_io_addra;
    vlSymsp->TOP__mycpu_top__inst_cache__icache_data_2__icache_data_ram_0.__PVT__io_addra 
        = vlSymsp->TOP__mycpu_top__inst_cache__icache_data_2.__PVT__icache_data_ram_0_io_addra;
}
