<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MAX32665 Peripheral Driver API: Register Offsets</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign">
   <div id="projectname">MAX32665 Peripheral Driver API
   </div>
   <div id="projectbrief">Peripheral Driver API for the MAX32665</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group___r_p_u___register___offsets.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">Register Offsets<div class="ingroups"><a class="el" href="group__rpu.html">Resource Protection Unit</a> &raquo; <a class="el" href="group__rpu__registers.html">RPU_Registers</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga825b219b3f230d1b1e46121a81330e2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga825b219b3f230d1b1e46121a81330e2b">MXC_R_RPU_GCR</a>&#160;&#160;&#160;((uint32_t)0x00000000UL)</td></tr>
<tr class="separator:ga825b219b3f230d1b1e46121a81330e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08e5da34f084d5828f0b7d87de0e3934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga08e5da34f084d5828f0b7d87de0e3934">MXC_R_RPU_SIR</a>&#160;&#160;&#160;((uint32_t)0x00000004UL)</td></tr>
<tr class="separator:ga08e5da34f084d5828f0b7d87de0e3934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga288078ece23c2fd5e462c487fef6b8cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga288078ece23c2fd5e462c487fef6b8cd">MXC_R_RPU_FCR</a>&#160;&#160;&#160;((uint32_t)0x00000008UL)</td></tr>
<tr class="separator:ga288078ece23c2fd5e462c487fef6b8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0cdbecceb72f3258053951c87f60761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#gac0cdbecceb72f3258053951c87f60761">MXC_R_RPU_TPU</a>&#160;&#160;&#160;((uint32_t)0x00000010UL)</td></tr>
<tr class="separator:gac0cdbecceb72f3258053951c87f60761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42818a5fe5802439abf814e91fba5493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga42818a5fe5802439abf814e91fba5493">MXC_R_RPU_RPU</a>&#160;&#160;&#160;((uint32_t)0x00000020UL)</td></tr>
<tr class="separator:ga42818a5fe5802439abf814e91fba5493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b9a63572672e8f54098314babb1cafe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga4b9a63572672e8f54098314babb1cafe">MXC_R_RPU_WDT0</a>&#160;&#160;&#160;((uint32_t)0x00000030UL)</td></tr>
<tr class="separator:ga4b9a63572672e8f54098314babb1cafe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8178aa4e26199e56b5638f4303bbe746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga8178aa4e26199e56b5638f4303bbe746">MXC_R_RPU_WDT1</a>&#160;&#160;&#160;((uint32_t)0x00000034UL)</td></tr>
<tr class="separator:ga8178aa4e26199e56b5638f4303bbe746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac918df083790b46d844d0a14e5a9db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#gadac918df083790b46d844d0a14e5a9db">MXC_R_RPU_WDT2</a>&#160;&#160;&#160;((uint32_t)0x00000038UL)</td></tr>
<tr class="separator:gadac918df083790b46d844d0a14e5a9db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b246b4f9b96120df219e2bd17136c2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga6b246b4f9b96120df219e2bd17136c2b">MXC_R_RPU_SMON</a>&#160;&#160;&#160;((uint32_t)0x00000040UL)</td></tr>
<tr class="separator:ga6b246b4f9b96120df219e2bd17136c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d0f34cba28bac53dc792c9771bac914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga1d0f34cba28bac53dc792c9771bac914">MXC_R_RPU_SIMO</a>&#160;&#160;&#160;((uint32_t)0x00000044UL)</td></tr>
<tr class="separator:ga1d0f34cba28bac53dc792c9771bac914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60bf4b11fd8fc194e351b18143bb9fc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga60bf4b11fd8fc194e351b18143bb9fc3">MXC_R_RPU_DVS</a>&#160;&#160;&#160;((uint32_t)0x00000048UL)</td></tr>
<tr class="separator:ga60bf4b11fd8fc194e351b18143bb9fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00af01db827cfbf4eac8d4d6398b27a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga00af01db827cfbf4eac8d4d6398b27a1">MXC_R_RPU_AES</a>&#160;&#160;&#160;((uint32_t)0x00000050UL)</td></tr>
<tr class="separator:ga00af01db827cfbf4eac8d4d6398b27a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce634242a53c466a24d37c7d1f5b1db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga1ce634242a53c466a24d37c7d1f5b1db">MXC_R_RPU_RTC</a>&#160;&#160;&#160;((uint32_t)0x00000060UL)</td></tr>
<tr class="separator:ga1ce634242a53c466a24d37c7d1f5b1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga195ab65b469105cd3b9f94f39a9f2211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga195ab65b469105cd3b9f94f39a9f2211">MXC_R_RPU_WUT</a>&#160;&#160;&#160;((uint32_t)0x00000064UL)</td></tr>
<tr class="separator:ga195ab65b469105cd3b9f94f39a9f2211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aa16487adf823d6da62ef102304513a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga3aa16487adf823d6da62ef102304513a">MXC_R_RPU_PWRSEQ</a>&#160;&#160;&#160;((uint32_t)0x00000068UL)</td></tr>
<tr class="separator:ga3aa16487adf823d6da62ef102304513a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21b6c3af682ef64e5178e15e509588da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga21b6c3af682ef64e5178e15e509588da">MXC_R_RPU_MCR</a>&#160;&#160;&#160;((uint32_t)0x0000006CUL)</td></tr>
<tr class="separator:ga21b6c3af682ef64e5178e15e509588da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ed135f829f917e0a5df435779b6cb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga75ed135f829f917e0a5df435779b6cb9">MXC_R_RPU_GPIO0</a>&#160;&#160;&#160;((uint32_t)0x00000080UL)</td></tr>
<tr class="separator:ga75ed135f829f917e0a5df435779b6cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6485a93c06828e0a150fed7a9f606416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga6485a93c06828e0a150fed7a9f606416">MXC_R_RPU_GPIO1</a>&#160;&#160;&#160;((uint32_t)0x00000090UL)</td></tr>
<tr class="separator:ga6485a93c06828e0a150fed7a9f606416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d78a4ac627079ab600e4d70f37f9d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#gab2d78a4ac627079ab600e4d70f37f9d6">MXC_R_RPU_TMR0</a>&#160;&#160;&#160;((uint32_t)0x00000100UL)</td></tr>
<tr class="separator:gab2d78a4ac627079ab600e4d70f37f9d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54091642839ac8e783bc70518fce2b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga54091642839ac8e783bc70518fce2b32">MXC_R_RPU_TMR1</a>&#160;&#160;&#160;((uint32_t)0x00000110UL)</td></tr>
<tr class="separator:ga54091642839ac8e783bc70518fce2b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54b0a6e7c104e60ee4052bc26c2dc6bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga54b0a6e7c104e60ee4052bc26c2dc6bc">MXC_R_RPU_TMR2</a>&#160;&#160;&#160;((uint32_t)0x00000120UL)</td></tr>
<tr class="separator:ga54b0a6e7c104e60ee4052bc26c2dc6bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1f0e4cd8e917fb7623020ecc35db7b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#gaf1f0e4cd8e917fb7623020ecc35db7b8">MXC_R_RPU_TMR3</a>&#160;&#160;&#160;((uint32_t)0x00000130UL)</td></tr>
<tr class="separator:gaf1f0e4cd8e917fb7623020ecc35db7b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccea9e5decdbbb8f69e6bb4c7f5f835b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#gaccea9e5decdbbb8f69e6bb4c7f5f835b">MXC_R_RPU_TMR4</a>&#160;&#160;&#160;((uint32_t)0x00000140UL)</td></tr>
<tr class="separator:gaccea9e5decdbbb8f69e6bb4c7f5f835b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd1887d752901b0228a696b5436f2adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#gabd1887d752901b0228a696b5436f2adf">MXC_R_RPU_TMR5</a>&#160;&#160;&#160;((uint32_t)0x00000150UL)</td></tr>
<tr class="separator:gabd1887d752901b0228a696b5436f2adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b922fb60ac3bd05effd03440ea8a52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga01b922fb60ac3bd05effd03440ea8a52">MXC_R_RPU_HTIMER0</a>&#160;&#160;&#160;((uint32_t)0x000001B0UL)</td></tr>
<tr class="separator:ga01b922fb60ac3bd05effd03440ea8a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa58379e2534bb94356a25513fcd63fb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#gaa58379e2534bb94356a25513fcd63fb9">MXC_R_RPU_HTIMER1</a>&#160;&#160;&#160;((uint32_t)0x000001C0UL)</td></tr>
<tr class="separator:gaa58379e2534bb94356a25513fcd63fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefb51f683d5b95a5eb7f8b96baa916e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#gaefb51f683d5b95a5eb7f8b96baa916e0">MXC_R_RPU_I2C0_BUS0</a>&#160;&#160;&#160;((uint32_t)0x000001D0UL)</td></tr>
<tr class="separator:gaefb51f683d5b95a5eb7f8b96baa916e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35491a688595e6a95011d50b045fa087"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga35491a688595e6a95011d50b045fa087">MXC_R_RPU_I2C1_BUS0</a>&#160;&#160;&#160;((uint32_t)0x000001E0UL)</td></tr>
<tr class="separator:ga35491a688595e6a95011d50b045fa087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c770e9f2dac8ddb3d8811ab78ed4ec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga3c770e9f2dac8ddb3d8811ab78ed4ec5">MXC_R_RPU_I2C2_BUS0</a>&#160;&#160;&#160;((uint32_t)0x000001F0UL)</td></tr>
<tr class="separator:ga3c770e9f2dac8ddb3d8811ab78ed4ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1db0eeb2bf918bcd61de3eb74150a9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#gae1db0eeb2bf918bcd61de3eb74150a9d">MXC_R_RPU_SPIXFM</a>&#160;&#160;&#160;((uint32_t)0x00000260UL)</td></tr>
<tr class="separator:gae1db0eeb2bf918bcd61de3eb74150a9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36ab22a27b914e37e8ac89738b311409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga36ab22a27b914e37e8ac89738b311409">MXC_R_RPU_SPIXFC</a>&#160;&#160;&#160;((uint32_t)0x00000270UL)</td></tr>
<tr class="separator:ga36ab22a27b914e37e8ac89738b311409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga057a038e76a4e64b85b8ae1a1efea609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga057a038e76a4e64b85b8ae1a1efea609">MXC_R_RPU_DMA0</a>&#160;&#160;&#160;((uint32_t)0x00000280UL)</td></tr>
<tr class="separator:ga057a038e76a4e64b85b8ae1a1efea609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6b3f26966806128b9526fd5afe8fefd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#gaa6b3f26966806128b9526fd5afe8fefd">MXC_R_RPU_FLC0</a>&#160;&#160;&#160;((uint32_t)0x00000290UL)</td></tr>
<tr class="separator:gaa6b3f26966806128b9526fd5afe8fefd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bc3cc9ea9796806169c81de21f64850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga0bc3cc9ea9796806169c81de21f64850">MXC_R_RPU_FLC1</a>&#160;&#160;&#160;((uint32_t)0x00000294UL)</td></tr>
<tr class="separator:ga0bc3cc9ea9796806169c81de21f64850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25089af9382221427f076a0a744dcbc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga25089af9382221427f076a0a744dcbc0">MXC_R_RPU_ICC0</a>&#160;&#160;&#160;((uint32_t)0x000002A0UL)</td></tr>
<tr class="separator:ga25089af9382221427f076a0a744dcbc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b79d6a28a97c7e4672d87343f6e000a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga4b79d6a28a97c7e4672d87343f6e000a">MXC_R_RPU_ICC1</a>&#160;&#160;&#160;((uint32_t)0x000002A4UL)</td></tr>
<tr class="separator:ga4b79d6a28a97c7e4672d87343f6e000a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c2e1662d3e38eeb649437d5ea7b732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#gaa5c2e1662d3e38eeb649437d5ea7b732">MXC_R_RPU_SFCC</a>&#160;&#160;&#160;((uint32_t)0x000002F0UL)</td></tr>
<tr class="separator:gaa5c2e1662d3e38eeb649437d5ea7b732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f1e62fc14fe4e1804029026aef6a31c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga5f1e62fc14fe4e1804029026aef6a31c">MXC_R_RPU_SRCC</a>&#160;&#160;&#160;((uint32_t)0x00000330UL)</td></tr>
<tr class="separator:ga5f1e62fc14fe4e1804029026aef6a31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ddb3702ca58e824b39080fd943ad0e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga5ddb3702ca58e824b39080fd943ad0e8">MXC_R_RPU_ADC</a>&#160;&#160;&#160;((uint32_t)0x00000340UL)</td></tr>
<tr class="separator:ga5ddb3702ca58e824b39080fd943ad0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae53b6ab781ae22de703e2eefe48cf8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#gaae53b6ab781ae22de703e2eefe48cf8a">MXC_R_RPU_DMA1</a>&#160;&#160;&#160;((uint32_t)0x00000350UL)</td></tr>
<tr class="separator:gaae53b6ab781ae22de703e2eefe48cf8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a5327625d0202b91e35df282035fb15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga8a5327625d0202b91e35df282035fb15">MXC_R_RPU_SDMA</a>&#160;&#160;&#160;((uint32_t)0x00000360UL)</td></tr>
<tr class="separator:ga8a5327625d0202b91e35df282035fb15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac35bab8d18cc60bf5a2c26e6ac570fc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#gac35bab8d18cc60bf5a2c26e6ac570fc8">MXC_R_RPU_SDHCCTRL</a>&#160;&#160;&#160;((uint32_t)0x00000370UL)</td></tr>
<tr class="separator:gac35bab8d18cc60bf5a2c26e6ac570fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81a72a43bdfa013b0483f14367077d90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga81a72a43bdfa013b0483f14367077d90">MXC_R_RPU_SPIXR</a>&#160;&#160;&#160;((uint32_t)0x000003A0UL)</td></tr>
<tr class="separator:ga81a72a43bdfa013b0483f14367077d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d11b03929af18e7a7a25937b1c9b63c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga3d11b03929af18e7a7a25937b1c9b63c">MXC_R_RPU_PTG_BUS0</a>&#160;&#160;&#160;((uint32_t)0x000003C0UL)</td></tr>
<tr class="separator:ga3d11b03929af18e7a7a25937b1c9b63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f9642cfb30ad9b3022f70b6866a7b66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga2f9642cfb30ad9b3022f70b6866a7b66">MXC_R_RPU_OWM</a>&#160;&#160;&#160;((uint32_t)0x000003D0UL)</td></tr>
<tr class="separator:ga2f9642cfb30ad9b3022f70b6866a7b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba86cb3b3d9b5e6fb6eaa0ea8c9f94d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#gacba86cb3b3d9b5e6fb6eaa0ea8c9f94d">MXC_R_RPU_SEMA</a>&#160;&#160;&#160;((uint32_t)0x000003E0UL)</td></tr>
<tr class="separator:gacba86cb3b3d9b5e6fb6eaa0ea8c9f94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85374954f0649679ed9bb6c2285462a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga85374954f0649679ed9bb6c2285462a0">MXC_R_RPU_UART0</a>&#160;&#160;&#160;((uint32_t)0x00000420UL)</td></tr>
<tr class="separator:ga85374954f0649679ed9bb6c2285462a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8f74f1ffbabee67c6e99a7ec0db1ec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#gab8f74f1ffbabee67c6e99a7ec0db1ec1">MXC_R_RPU_UART1</a>&#160;&#160;&#160;((uint32_t)0x00000430UL)</td></tr>
<tr class="separator:gab8f74f1ffbabee67c6e99a7ec0db1ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac516a6afad33b1224b22756bf1eb996c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#gac516a6afad33b1224b22756bf1eb996c">MXC_R_RPU_UART2</a>&#160;&#160;&#160;((uint32_t)0x00000440UL)</td></tr>
<tr class="separator:gac516a6afad33b1224b22756bf1eb996c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e25854a9510774e7aa70a1cd10f79c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga6e25854a9510774e7aa70a1cd10f79c9">MXC_R_RPU_SPI1</a>&#160;&#160;&#160;((uint32_t)0x00000460UL)</td></tr>
<tr class="separator:ga6e25854a9510774e7aa70a1cd10f79c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50ac3cdb93d1c48ace45667fec075bfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga50ac3cdb93d1c48ace45667fec075bfe">MXC_R_RPU_SPI2</a>&#160;&#160;&#160;((uint32_t)0x00000470UL)</td></tr>
<tr class="separator:ga50ac3cdb93d1c48ace45667fec075bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62858ee59d0413033e261d2fa6ac3260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga62858ee59d0413033e261d2fa6ac3260">MXC_R_RPU_AUDIO</a>&#160;&#160;&#160;((uint32_t)0x000004C0UL)</td></tr>
<tr class="separator:ga62858ee59d0413033e261d2fa6ac3260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga941d1c10cedf99ac6175ffe1fd13348c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga941d1c10cedf99ac6175ffe1fd13348c">MXC_R_RPU_TRNG</a>&#160;&#160;&#160;((uint32_t)0x000004D0UL)</td></tr>
<tr class="separator:ga941d1c10cedf99ac6175ffe1fd13348c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceec8d8b6f34220875c91ce9d95e4fdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#gaceec8d8b6f34220875c91ce9d95e4fdb">MXC_R_RPU_BTLE</a>&#160;&#160;&#160;((uint32_t)0x00000500UL)</td></tr>
<tr class="separator:gaceec8d8b6f34220875c91ce9d95e4fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83f9fb182fac2146eeb38d7f4c2f48f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga83f9fb182fac2146eeb38d7f4c2f48f1">MXC_R_RPU_USBHS</a>&#160;&#160;&#160;((uint32_t)0x00000B10UL)</td></tr>
<tr class="separator:ga83f9fb182fac2146eeb38d7f4c2f48f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga875e2159d2590cb82bb0aaf08a896894"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga875e2159d2590cb82bb0aaf08a896894">MXC_R_RPU_SDIO</a>&#160;&#160;&#160;((uint32_t)0x00000B60UL)</td></tr>
<tr class="separator:ga875e2159d2590cb82bb0aaf08a896894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b6a5dae810e7d32ca362d3cedd1cbdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga6b6a5dae810e7d32ca362d3cedd1cbdf">MXC_R_RPU_SPIXFM_FIFO</a>&#160;&#160;&#160;((uint32_t)0x00000BC0UL)</td></tr>
<tr class="separator:ga6b6a5dae810e7d32ca362d3cedd1cbdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaead5559747a6cf80244155c9a3fb00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#gaaead5559747a6cf80244155c9a3fb00d">MXC_R_RPU_SPI0</a>&#160;&#160;&#160;((uint32_t)0x00000BE0UL)</td></tr>
<tr class="separator:gaaead5559747a6cf80244155c9a3fb00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9adb439090f1e123ea26b27419b78e0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga9adb439090f1e123ea26b27419b78e0d">MXC_R_RPU_SYSRAM0</a>&#160;&#160;&#160;((uint32_t)0x00000F00UL)</td></tr>
<tr class="separator:ga9adb439090f1e123ea26b27419b78e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b02a3527d90fe72a9370275c10e0a7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga3b02a3527d90fe72a9370275c10e0a7f">MXC_R_RPU_SYSRAM1</a>&#160;&#160;&#160;((uint32_t)0x00000F10UL)</td></tr>
<tr class="separator:ga3b02a3527d90fe72a9370275c10e0a7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad0aea08157e57d140a785373293a87c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#gaad0aea08157e57d140a785373293a87c">MXC_R_RPU_SYSRAM2</a>&#160;&#160;&#160;((uint32_t)0x00000F20UL)</td></tr>
<tr class="separator:gaad0aea08157e57d140a785373293a87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf535375ba256f6704127e211319dcd1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#gaf535375ba256f6704127e211319dcd1b">MXC_R_RPU_SYSRAM3</a>&#160;&#160;&#160;((uint32_t)0x00000F30UL)</td></tr>
<tr class="separator:gaf535375ba256f6704127e211319dcd1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga646bc7e0120b60ddb0f1685e73a730e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga646bc7e0120b60ddb0f1685e73a730e2">MXC_R_RPU_SYSRAM4</a>&#160;&#160;&#160;((uint32_t)0x00000F40UL)</td></tr>
<tr class="separator:ga646bc7e0120b60ddb0f1685e73a730e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab62de04717839368cc2d2f4069ce5b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#gab62de04717839368cc2d2f4069ce5b00">MXC_R_RPU_SYSRAM5</a>&#160;&#160;&#160;((uint32_t)0x00000F50UL)</td></tr>
<tr class="separator:gab62de04717839368cc2d2f4069ce5b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274bd506790791e6d8f9135d2728249c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga274bd506790791e6d8f9135d2728249c">MXC_R_RPU_SYSRAM6_11</a>&#160;&#160;&#160;((uint32_t)0x00000F60UL)</td></tr>
<tr class="separator:ga274bd506790791e6d8f9135d2728249c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd0096875a75a24f4dce15ec40d09b29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#gacd0096875a75a24f4dce15ec40d09b29">MXC_R_RPU_I2C0_BUS1</a>&#160;&#160;&#160;((uint32_t)0x000011D0UL)</td></tr>
<tr class="separator:gacd0096875a75a24f4dce15ec40d09b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f9ea8bf3e7cfe2feb3d8ff64552f62f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga9f9ea8bf3e7cfe2feb3d8ff64552f62f">MXC_R_RPU_I2C1_BUS1</a>&#160;&#160;&#160;((uint32_t)0x000011E0UL)</td></tr>
<tr class="separator:ga9f9ea8bf3e7cfe2feb3d8ff64552f62f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03f2641079450538916dd85f118db976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga03f2641079450538916dd85f118db976">MXC_R_RPU_I2C2_BUS1</a>&#160;&#160;&#160;((uint32_t)0x000011F0UL)</td></tr>
<tr class="separator:ga03f2641079450538916dd85f118db976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ace60821b9059affd4618b56687c47e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html#ga0ace60821b9059affd4618b56687c47e">MXC_R_RPU_PTG_BUS1</a>&#160;&#160;&#160;((uint32_t)0x000013C0UL)</td></tr>
<tr class="separator:ga0ace60821b9059affd4618b56687c47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p >RPU Peripheral Register Offsets from the RPU Base Peripheral Address. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga5ddb3702ca58e824b39080fd943ad0e8" name="ga5ddb3702ca58e824b39080fd943ad0e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ddb3702ca58e824b39080fd943ad0e8">&#9670;&nbsp;</a></span>MXC_R_RPU_ADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_ADC&#160;&#160;&#160;((uint32_t)0x00000340UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0340</code> </p>

</div>
</div>
<a id="ga00af01db827cfbf4eac8d4d6398b27a1" name="ga00af01db827cfbf4eac8d4d6398b27a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00af01db827cfbf4eac8d4d6398b27a1">&#9670;&nbsp;</a></span>MXC_R_RPU_AES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_AES&#160;&#160;&#160;((uint32_t)0x00000050UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0050</code> </p>

</div>
</div>
<a id="ga62858ee59d0413033e261d2fa6ac3260" name="ga62858ee59d0413033e261d2fa6ac3260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62858ee59d0413033e261d2fa6ac3260">&#9670;&nbsp;</a></span>MXC_R_RPU_AUDIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_AUDIO&#160;&#160;&#160;((uint32_t)0x000004C0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x04C0</code> </p>

</div>
</div>
<a id="gaceec8d8b6f34220875c91ce9d95e4fdb" name="gaceec8d8b6f34220875c91ce9d95e4fdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaceec8d8b6f34220875c91ce9d95e4fdb">&#9670;&nbsp;</a></span>MXC_R_RPU_BTLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_BTLE&#160;&#160;&#160;((uint32_t)0x00000500UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0500</code> </p>

</div>
</div>
<a id="ga057a038e76a4e64b85b8ae1a1efea609" name="ga057a038e76a4e64b85b8ae1a1efea609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga057a038e76a4e64b85b8ae1a1efea609">&#9670;&nbsp;</a></span>MXC_R_RPU_DMA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_DMA0&#160;&#160;&#160;((uint32_t)0x00000280UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0280</code> </p>

</div>
</div>
<a id="gaae53b6ab781ae22de703e2eefe48cf8a" name="gaae53b6ab781ae22de703e2eefe48cf8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae53b6ab781ae22de703e2eefe48cf8a">&#9670;&nbsp;</a></span>MXC_R_RPU_DMA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_DMA1&#160;&#160;&#160;((uint32_t)0x00000350UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0350</code> </p>

</div>
</div>
<a id="ga60bf4b11fd8fc194e351b18143bb9fc3" name="ga60bf4b11fd8fc194e351b18143bb9fc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60bf4b11fd8fc194e351b18143bb9fc3">&#9670;&nbsp;</a></span>MXC_R_RPU_DVS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_DVS&#160;&#160;&#160;((uint32_t)0x00000048UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0048</code> </p>

</div>
</div>
<a id="ga288078ece23c2fd5e462c487fef6b8cd" name="ga288078ece23c2fd5e462c487fef6b8cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga288078ece23c2fd5e462c487fef6b8cd">&#9670;&nbsp;</a></span>MXC_R_RPU_FCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_FCR&#160;&#160;&#160;((uint32_t)0x00000008UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0008</code> </p>

</div>
</div>
<a id="gaa6b3f26966806128b9526fd5afe8fefd" name="gaa6b3f26966806128b9526fd5afe8fefd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6b3f26966806128b9526fd5afe8fefd">&#9670;&nbsp;</a></span>MXC_R_RPU_FLC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_FLC0&#160;&#160;&#160;((uint32_t)0x00000290UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0290</code> </p>

</div>
</div>
<a id="ga0bc3cc9ea9796806169c81de21f64850" name="ga0bc3cc9ea9796806169c81de21f64850"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bc3cc9ea9796806169c81de21f64850">&#9670;&nbsp;</a></span>MXC_R_RPU_FLC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_FLC1&#160;&#160;&#160;((uint32_t)0x00000294UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0294</code> </p>

</div>
</div>
<a id="ga825b219b3f230d1b1e46121a81330e2b" name="ga825b219b3f230d1b1e46121a81330e2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga825b219b3f230d1b1e46121a81330e2b">&#9670;&nbsp;</a></span>MXC_R_RPU_GCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_GCR&#160;&#160;&#160;((uint32_t)0x00000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0000</code> </p>

</div>
</div>
<a id="ga75ed135f829f917e0a5df435779b6cb9" name="ga75ed135f829f917e0a5df435779b6cb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75ed135f829f917e0a5df435779b6cb9">&#9670;&nbsp;</a></span>MXC_R_RPU_GPIO0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_GPIO0&#160;&#160;&#160;((uint32_t)0x00000080UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0080</code> </p>

</div>
</div>
<a id="ga6485a93c06828e0a150fed7a9f606416" name="ga6485a93c06828e0a150fed7a9f606416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6485a93c06828e0a150fed7a9f606416">&#9670;&nbsp;</a></span>MXC_R_RPU_GPIO1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_GPIO1&#160;&#160;&#160;((uint32_t)0x00000090UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0090</code> </p>

</div>
</div>
<a id="ga01b922fb60ac3bd05effd03440ea8a52" name="ga01b922fb60ac3bd05effd03440ea8a52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01b922fb60ac3bd05effd03440ea8a52">&#9670;&nbsp;</a></span>MXC_R_RPU_HTIMER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_HTIMER0&#160;&#160;&#160;((uint32_t)0x000001B0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x01B0</code> </p>

</div>
</div>
<a id="gaa58379e2534bb94356a25513fcd63fb9" name="gaa58379e2534bb94356a25513fcd63fb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa58379e2534bb94356a25513fcd63fb9">&#9670;&nbsp;</a></span>MXC_R_RPU_HTIMER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_HTIMER1&#160;&#160;&#160;((uint32_t)0x000001C0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x01C0</code> </p>

</div>
</div>
<a id="gaefb51f683d5b95a5eb7f8b96baa916e0" name="gaefb51f683d5b95a5eb7f8b96baa916e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefb51f683d5b95a5eb7f8b96baa916e0">&#9670;&nbsp;</a></span>MXC_R_RPU_I2C0_BUS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_I2C0_BUS0&#160;&#160;&#160;((uint32_t)0x000001D0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x01D0</code> </p>

</div>
</div>
<a id="gacd0096875a75a24f4dce15ec40d09b29" name="gacd0096875a75a24f4dce15ec40d09b29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd0096875a75a24f4dce15ec40d09b29">&#9670;&nbsp;</a></span>MXC_R_RPU_I2C0_BUS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_I2C0_BUS1&#160;&#160;&#160;((uint32_t)0x000011D0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x11D0</code> </p>

</div>
</div>
<a id="ga35491a688595e6a95011d50b045fa087" name="ga35491a688595e6a95011d50b045fa087"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35491a688595e6a95011d50b045fa087">&#9670;&nbsp;</a></span>MXC_R_RPU_I2C1_BUS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_I2C1_BUS0&#160;&#160;&#160;((uint32_t)0x000001E0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x01E0</code> </p>

</div>
</div>
<a id="ga9f9ea8bf3e7cfe2feb3d8ff64552f62f" name="ga9f9ea8bf3e7cfe2feb3d8ff64552f62f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f9ea8bf3e7cfe2feb3d8ff64552f62f">&#9670;&nbsp;</a></span>MXC_R_RPU_I2C1_BUS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_I2C1_BUS1&#160;&#160;&#160;((uint32_t)0x000011E0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x11E0</code> </p>

</div>
</div>
<a id="ga3c770e9f2dac8ddb3d8811ab78ed4ec5" name="ga3c770e9f2dac8ddb3d8811ab78ed4ec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c770e9f2dac8ddb3d8811ab78ed4ec5">&#9670;&nbsp;</a></span>MXC_R_RPU_I2C2_BUS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_I2C2_BUS0&#160;&#160;&#160;((uint32_t)0x000001F0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x01F0</code> </p>

</div>
</div>
<a id="ga03f2641079450538916dd85f118db976" name="ga03f2641079450538916dd85f118db976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03f2641079450538916dd85f118db976">&#9670;&nbsp;</a></span>MXC_R_RPU_I2C2_BUS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_I2C2_BUS1&#160;&#160;&#160;((uint32_t)0x000011F0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x11F0</code> </p>

</div>
</div>
<a id="ga25089af9382221427f076a0a744dcbc0" name="ga25089af9382221427f076a0a744dcbc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25089af9382221427f076a0a744dcbc0">&#9670;&nbsp;</a></span>MXC_R_RPU_ICC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_ICC0&#160;&#160;&#160;((uint32_t)0x000002A0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x02A0</code> </p>

</div>
</div>
<a id="ga4b79d6a28a97c7e4672d87343f6e000a" name="ga4b79d6a28a97c7e4672d87343f6e000a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b79d6a28a97c7e4672d87343f6e000a">&#9670;&nbsp;</a></span>MXC_R_RPU_ICC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_ICC1&#160;&#160;&#160;((uint32_t)0x000002A4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x02A4</code> </p>

</div>
</div>
<a id="ga21b6c3af682ef64e5178e15e509588da" name="ga21b6c3af682ef64e5178e15e509588da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21b6c3af682ef64e5178e15e509588da">&#9670;&nbsp;</a></span>MXC_R_RPU_MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_MCR&#160;&#160;&#160;((uint32_t)0x0000006CUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x006C</code> </p>

</div>
</div>
<a id="ga2f9642cfb30ad9b3022f70b6866a7b66" name="ga2f9642cfb30ad9b3022f70b6866a7b66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f9642cfb30ad9b3022f70b6866a7b66">&#9670;&nbsp;</a></span>MXC_R_RPU_OWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_OWM&#160;&#160;&#160;((uint32_t)0x000003D0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x03D0</code> </p>

</div>
</div>
<a id="ga3d11b03929af18e7a7a25937b1c9b63c" name="ga3d11b03929af18e7a7a25937b1c9b63c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d11b03929af18e7a7a25937b1c9b63c">&#9670;&nbsp;</a></span>MXC_R_RPU_PTG_BUS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_PTG_BUS0&#160;&#160;&#160;((uint32_t)0x000003C0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x03C0</code> </p>

</div>
</div>
<a id="ga0ace60821b9059affd4618b56687c47e" name="ga0ace60821b9059affd4618b56687c47e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ace60821b9059affd4618b56687c47e">&#9670;&nbsp;</a></span>MXC_R_RPU_PTG_BUS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_PTG_BUS1&#160;&#160;&#160;((uint32_t)0x000013C0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x13C0</code> </p>

</div>
</div>
<a id="ga3aa16487adf823d6da62ef102304513a" name="ga3aa16487adf823d6da62ef102304513a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3aa16487adf823d6da62ef102304513a">&#9670;&nbsp;</a></span>MXC_R_RPU_PWRSEQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_PWRSEQ&#160;&#160;&#160;((uint32_t)0x00000068UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0068</code> </p>

</div>
</div>
<a id="ga42818a5fe5802439abf814e91fba5493" name="ga42818a5fe5802439abf814e91fba5493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42818a5fe5802439abf814e91fba5493">&#9670;&nbsp;</a></span>MXC_R_RPU_RPU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_RPU&#160;&#160;&#160;((uint32_t)0x00000020UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0020</code> </p>

</div>
</div>
<a id="ga1ce634242a53c466a24d37c7d1f5b1db" name="ga1ce634242a53c466a24d37c7d1f5b1db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ce634242a53c466a24d37c7d1f5b1db">&#9670;&nbsp;</a></span>MXC_R_RPU_RTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_RTC&#160;&#160;&#160;((uint32_t)0x00000060UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0060</code> </p>

</div>
</div>
<a id="gac35bab8d18cc60bf5a2c26e6ac570fc8" name="gac35bab8d18cc60bf5a2c26e6ac570fc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac35bab8d18cc60bf5a2c26e6ac570fc8">&#9670;&nbsp;</a></span>MXC_R_RPU_SDHCCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_SDHCCTRL&#160;&#160;&#160;((uint32_t)0x00000370UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0370</code> </p>

</div>
</div>
<a id="ga875e2159d2590cb82bb0aaf08a896894" name="ga875e2159d2590cb82bb0aaf08a896894"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga875e2159d2590cb82bb0aaf08a896894">&#9670;&nbsp;</a></span>MXC_R_RPU_SDIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_SDIO&#160;&#160;&#160;((uint32_t)0x00000B60UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0B60</code> </p>

</div>
</div>
<a id="ga8a5327625d0202b91e35df282035fb15" name="ga8a5327625d0202b91e35df282035fb15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a5327625d0202b91e35df282035fb15">&#9670;&nbsp;</a></span>MXC_R_RPU_SDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_SDMA&#160;&#160;&#160;((uint32_t)0x00000360UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0360</code> </p>

</div>
</div>
<a id="gacba86cb3b3d9b5e6fb6eaa0ea8c9f94d" name="gacba86cb3b3d9b5e6fb6eaa0ea8c9f94d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacba86cb3b3d9b5e6fb6eaa0ea8c9f94d">&#9670;&nbsp;</a></span>MXC_R_RPU_SEMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_SEMA&#160;&#160;&#160;((uint32_t)0x000003E0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x03E0</code> </p>

</div>
</div>
<a id="gaa5c2e1662d3e38eeb649437d5ea7b732" name="gaa5c2e1662d3e38eeb649437d5ea7b732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5c2e1662d3e38eeb649437d5ea7b732">&#9670;&nbsp;</a></span>MXC_R_RPU_SFCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_SFCC&#160;&#160;&#160;((uint32_t)0x000002F0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x02F0</code> </p>

</div>
</div>
<a id="ga1d0f34cba28bac53dc792c9771bac914" name="ga1d0f34cba28bac53dc792c9771bac914"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d0f34cba28bac53dc792c9771bac914">&#9670;&nbsp;</a></span>MXC_R_RPU_SIMO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_SIMO&#160;&#160;&#160;((uint32_t)0x00000044UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0044</code> </p>

</div>
</div>
<a id="ga08e5da34f084d5828f0b7d87de0e3934" name="ga08e5da34f084d5828f0b7d87de0e3934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08e5da34f084d5828f0b7d87de0e3934">&#9670;&nbsp;</a></span>MXC_R_RPU_SIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_SIR&#160;&#160;&#160;((uint32_t)0x00000004UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0004</code> </p>

</div>
</div>
<a id="ga6b246b4f9b96120df219e2bd17136c2b" name="ga6b246b4f9b96120df219e2bd17136c2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b246b4f9b96120df219e2bd17136c2b">&#9670;&nbsp;</a></span>MXC_R_RPU_SMON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_SMON&#160;&#160;&#160;((uint32_t)0x00000040UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0040</code> </p>

</div>
</div>
<a id="gaaead5559747a6cf80244155c9a3fb00d" name="gaaead5559747a6cf80244155c9a3fb00d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaead5559747a6cf80244155c9a3fb00d">&#9670;&nbsp;</a></span>MXC_R_RPU_SPI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_SPI0&#160;&#160;&#160;((uint32_t)0x00000BE0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0BE0</code> </p>

</div>
</div>
<a id="ga6e25854a9510774e7aa70a1cd10f79c9" name="ga6e25854a9510774e7aa70a1cd10f79c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e25854a9510774e7aa70a1cd10f79c9">&#9670;&nbsp;</a></span>MXC_R_RPU_SPI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_SPI1&#160;&#160;&#160;((uint32_t)0x00000460UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0460</code> </p>

</div>
</div>
<a id="ga50ac3cdb93d1c48ace45667fec075bfe" name="ga50ac3cdb93d1c48ace45667fec075bfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50ac3cdb93d1c48ace45667fec075bfe">&#9670;&nbsp;</a></span>MXC_R_RPU_SPI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_SPI2&#160;&#160;&#160;((uint32_t)0x00000470UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0470</code> </p>

</div>
</div>
<a id="ga36ab22a27b914e37e8ac89738b311409" name="ga36ab22a27b914e37e8ac89738b311409"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36ab22a27b914e37e8ac89738b311409">&#9670;&nbsp;</a></span>MXC_R_RPU_SPIXFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_SPIXFC&#160;&#160;&#160;((uint32_t)0x00000270UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0270</code> </p>

</div>
</div>
<a id="gae1db0eeb2bf918bcd61de3eb74150a9d" name="gae1db0eeb2bf918bcd61de3eb74150a9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1db0eeb2bf918bcd61de3eb74150a9d">&#9670;&nbsp;</a></span>MXC_R_RPU_SPIXFM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_SPIXFM&#160;&#160;&#160;((uint32_t)0x00000260UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0260</code> </p>

</div>
</div>
<a id="ga6b6a5dae810e7d32ca362d3cedd1cbdf" name="ga6b6a5dae810e7d32ca362d3cedd1cbdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b6a5dae810e7d32ca362d3cedd1cbdf">&#9670;&nbsp;</a></span>MXC_R_RPU_SPIXFM_FIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_SPIXFM_FIFO&#160;&#160;&#160;((uint32_t)0x00000BC0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0BC0</code> </p>

</div>
</div>
<a id="ga81a72a43bdfa013b0483f14367077d90" name="ga81a72a43bdfa013b0483f14367077d90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81a72a43bdfa013b0483f14367077d90">&#9670;&nbsp;</a></span>MXC_R_RPU_SPIXR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_SPIXR&#160;&#160;&#160;((uint32_t)0x000003A0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x03A0</code> </p>

</div>
</div>
<a id="ga5f1e62fc14fe4e1804029026aef6a31c" name="ga5f1e62fc14fe4e1804029026aef6a31c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f1e62fc14fe4e1804029026aef6a31c">&#9670;&nbsp;</a></span>MXC_R_RPU_SRCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_SRCC&#160;&#160;&#160;((uint32_t)0x00000330UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0330</code> </p>

</div>
</div>
<a id="ga9adb439090f1e123ea26b27419b78e0d" name="ga9adb439090f1e123ea26b27419b78e0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9adb439090f1e123ea26b27419b78e0d">&#9670;&nbsp;</a></span>MXC_R_RPU_SYSRAM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_SYSRAM0&#160;&#160;&#160;((uint32_t)0x00000F00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0F00</code> </p>

</div>
</div>
<a id="ga3b02a3527d90fe72a9370275c10e0a7f" name="ga3b02a3527d90fe72a9370275c10e0a7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b02a3527d90fe72a9370275c10e0a7f">&#9670;&nbsp;</a></span>MXC_R_RPU_SYSRAM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_SYSRAM1&#160;&#160;&#160;((uint32_t)0x00000F10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0F10</code> </p>

</div>
</div>
<a id="gaad0aea08157e57d140a785373293a87c" name="gaad0aea08157e57d140a785373293a87c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad0aea08157e57d140a785373293a87c">&#9670;&nbsp;</a></span>MXC_R_RPU_SYSRAM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_SYSRAM2&#160;&#160;&#160;((uint32_t)0x00000F20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0F20</code> </p>

</div>
</div>
<a id="gaf535375ba256f6704127e211319dcd1b" name="gaf535375ba256f6704127e211319dcd1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf535375ba256f6704127e211319dcd1b">&#9670;&nbsp;</a></span>MXC_R_RPU_SYSRAM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_SYSRAM3&#160;&#160;&#160;((uint32_t)0x00000F30UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0F30</code> </p>

</div>
</div>
<a id="ga646bc7e0120b60ddb0f1685e73a730e2" name="ga646bc7e0120b60ddb0f1685e73a730e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga646bc7e0120b60ddb0f1685e73a730e2">&#9670;&nbsp;</a></span>MXC_R_RPU_SYSRAM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_SYSRAM4&#160;&#160;&#160;((uint32_t)0x00000F40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0F40</code> </p>

</div>
</div>
<a id="gab62de04717839368cc2d2f4069ce5b00" name="gab62de04717839368cc2d2f4069ce5b00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab62de04717839368cc2d2f4069ce5b00">&#9670;&nbsp;</a></span>MXC_R_RPU_SYSRAM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_SYSRAM5&#160;&#160;&#160;((uint32_t)0x00000F50UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0F50</code> </p>

</div>
</div>
<a id="ga274bd506790791e6d8f9135d2728249c" name="ga274bd506790791e6d8f9135d2728249c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga274bd506790791e6d8f9135d2728249c">&#9670;&nbsp;</a></span>MXC_R_RPU_SYSRAM6_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_SYSRAM6_11&#160;&#160;&#160;((uint32_t)0x00000F60UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0F60</code> </p>

</div>
</div>
<a id="gab2d78a4ac627079ab600e4d70f37f9d6" name="gab2d78a4ac627079ab600e4d70f37f9d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2d78a4ac627079ab600e4d70f37f9d6">&#9670;&nbsp;</a></span>MXC_R_RPU_TMR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_TMR0&#160;&#160;&#160;((uint32_t)0x00000100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0100</code> </p>

</div>
</div>
<a id="ga54091642839ac8e783bc70518fce2b32" name="ga54091642839ac8e783bc70518fce2b32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54091642839ac8e783bc70518fce2b32">&#9670;&nbsp;</a></span>MXC_R_RPU_TMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_TMR1&#160;&#160;&#160;((uint32_t)0x00000110UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0110</code> </p>

</div>
</div>
<a id="ga54b0a6e7c104e60ee4052bc26c2dc6bc" name="ga54b0a6e7c104e60ee4052bc26c2dc6bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54b0a6e7c104e60ee4052bc26c2dc6bc">&#9670;&nbsp;</a></span>MXC_R_RPU_TMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_TMR2&#160;&#160;&#160;((uint32_t)0x00000120UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0120</code> </p>

</div>
</div>
<a id="gaf1f0e4cd8e917fb7623020ecc35db7b8" name="gaf1f0e4cd8e917fb7623020ecc35db7b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1f0e4cd8e917fb7623020ecc35db7b8">&#9670;&nbsp;</a></span>MXC_R_RPU_TMR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_TMR3&#160;&#160;&#160;((uint32_t)0x00000130UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0130</code> </p>

</div>
</div>
<a id="gaccea9e5decdbbb8f69e6bb4c7f5f835b" name="gaccea9e5decdbbb8f69e6bb4c7f5f835b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccea9e5decdbbb8f69e6bb4c7f5f835b">&#9670;&nbsp;</a></span>MXC_R_RPU_TMR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_TMR4&#160;&#160;&#160;((uint32_t)0x00000140UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0140</code> </p>

</div>
</div>
<a id="gabd1887d752901b0228a696b5436f2adf" name="gabd1887d752901b0228a696b5436f2adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd1887d752901b0228a696b5436f2adf">&#9670;&nbsp;</a></span>MXC_R_RPU_TMR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_TMR5&#160;&#160;&#160;((uint32_t)0x00000150UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0150</code> </p>

</div>
</div>
<a id="gac0cdbecceb72f3258053951c87f60761" name="gac0cdbecceb72f3258053951c87f60761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0cdbecceb72f3258053951c87f60761">&#9670;&nbsp;</a></span>MXC_R_RPU_TPU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_TPU&#160;&#160;&#160;((uint32_t)0x00000010UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0010</code> </p>

</div>
</div>
<a id="ga941d1c10cedf99ac6175ffe1fd13348c" name="ga941d1c10cedf99ac6175ffe1fd13348c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga941d1c10cedf99ac6175ffe1fd13348c">&#9670;&nbsp;</a></span>MXC_R_RPU_TRNG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_TRNG&#160;&#160;&#160;((uint32_t)0x000004D0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x04D0</code> </p>

</div>
</div>
<a id="ga85374954f0649679ed9bb6c2285462a0" name="ga85374954f0649679ed9bb6c2285462a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85374954f0649679ed9bb6c2285462a0">&#9670;&nbsp;</a></span>MXC_R_RPU_UART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_UART0&#160;&#160;&#160;((uint32_t)0x00000420UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0420</code> </p>

</div>
</div>
<a id="gab8f74f1ffbabee67c6e99a7ec0db1ec1" name="gab8f74f1ffbabee67c6e99a7ec0db1ec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8f74f1ffbabee67c6e99a7ec0db1ec1">&#9670;&nbsp;</a></span>MXC_R_RPU_UART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_UART1&#160;&#160;&#160;((uint32_t)0x00000430UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0430</code> </p>

</div>
</div>
<a id="gac516a6afad33b1224b22756bf1eb996c" name="gac516a6afad33b1224b22756bf1eb996c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac516a6afad33b1224b22756bf1eb996c">&#9670;&nbsp;</a></span>MXC_R_RPU_UART2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_UART2&#160;&#160;&#160;((uint32_t)0x00000440UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0440</code> </p>

</div>
</div>
<a id="ga83f9fb182fac2146eeb38d7f4c2f48f1" name="ga83f9fb182fac2146eeb38d7f4c2f48f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83f9fb182fac2146eeb38d7f4c2f48f1">&#9670;&nbsp;</a></span>MXC_R_RPU_USBHS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_USBHS&#160;&#160;&#160;((uint32_t)0x00000B10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0B10</code> </p>

</div>
</div>
<a id="ga4b9a63572672e8f54098314babb1cafe" name="ga4b9a63572672e8f54098314babb1cafe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b9a63572672e8f54098314babb1cafe">&#9670;&nbsp;</a></span>MXC_R_RPU_WDT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_WDT0&#160;&#160;&#160;((uint32_t)0x00000030UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0030</code> </p>

</div>
</div>
<a id="ga8178aa4e26199e56b5638f4303bbe746" name="ga8178aa4e26199e56b5638f4303bbe746"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8178aa4e26199e56b5638f4303bbe746">&#9670;&nbsp;</a></span>MXC_R_RPU_WDT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_WDT1&#160;&#160;&#160;((uint32_t)0x00000034UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0034</code> </p>

</div>
</div>
<a id="gadac918df083790b46d844d0a14e5a9db" name="gadac918df083790b46d844d0a14e5a9db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadac918df083790b46d844d0a14e5a9db">&#9670;&nbsp;</a></span>MXC_R_RPU_WDT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_WDT2&#160;&#160;&#160;((uint32_t)0x00000038UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0038</code> </p>

</div>
</div>
<a id="ga195ab65b469105cd3b9f94f39a9f2211" name="ga195ab65b469105cd3b9f94f39a9f2211"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga195ab65b469105cd3b9f94f39a9f2211">&#9670;&nbsp;</a></span>MXC_R_RPU_WUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_RPU_WUT&#160;&#160;&#160;((uint32_t)0x00000064UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset from RPU Base Address: <code> 0x0064</code> </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Dec 15 2022 22:46:36 for MAX32665 Peripheral Driver API by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
