time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
15,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]","[None, None]"
15,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
17,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","[None, None]"
17,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
19,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","[None, None]"
19,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
21,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","[None, None]"
21,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
23,2 added to ready queue,enqueue,2,,['2'],[],"['1', None]","[None, None]"
23,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['2', '1']",[],"[None, None]","[None, None]"
23,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['1'],[],"['2', None]","[None, None]"
23,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']","[None, None]"
24,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,['1'],[],"['2', None]","[None, None]"
24,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']","[None, None]"
25,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, '1']","[None, None]"
25,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', '1']","[None, None]"
26,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],[],"['2', None]","[None, None]"
26,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']","[None, None]"
27,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, '1']","[None, None]"
27,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', '1']","[None, None]"
28,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],[],"['2', None]","[None, None]"
28,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']","[None, None]"
29,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, '1']","[None, None]"
29,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['2', '1']",[],"[None, None]","[None, None]"
29,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['1'],[],"['2', None]","[None, None]"
29,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']","[None, None]"
31,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, '1']","[None, None]"
31,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['2', '1']",[],"[None, None]","[None, None]"
31,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['1'],[],"['2', None]","[None, None]"
31,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']","[None, None]"
32,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,['2'],[],"[None, '1']","[None, None]"
32,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', '1']","[None, None]"
33,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],[],"['2', None]","[None, None]"
33,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']","[None, None]"
34,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, '1']","[None, None]"
34,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', '1']","[None, None]"
35,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],[],"['2', None]","[None, None]"
35,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']","[None, None]"
36,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, '1']","[None, None]"
36,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', '1']","[None, None]"
37,3 added to ready queue,enqueue,3,,['3'],[],"['2', '1']","[None, None]"
37,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['3', '1']",[],"['2', None]","[None, None]"
37,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['1'],[],"['2', '3']","[None, None]"
38,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['1', '2']",[],"[None, '3']","[None, None]"
38,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['2'],[],"['1', '3']","[None, None]"
39,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['2', '3']",[],"['1', None]","[None, None]"
39,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['3'],[],"['1', '2']","[None, None]"
40,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['3', '1']",[],"[None, '2']","[None, None]"
40,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['1'],[],"['3', '2']","[None, None]"
41,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['1', '2']",[],"['3', None]","[None, None]"
41,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['2'],[],"['3', '1']","[None, None]"
42,3 finished CPU → wait queue,cpu_to_io,3,CPU0,['2'],['3'],"[None, '1']","[None, None]"
42,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],['3'],"['2', '1']","[None, None]"
42,3 dispatched to IO0,dispatch_io,3,IO0,[],[],"['2', '1']","['3', None]"
43,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],[],"['2', None]","['3', None]"
43,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']","['3', None]"
44,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,['2'],[],"[None, '1']","['3', None]"
44,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', '1']","['3', None]"
45,4 added to ready queue,enqueue,4,,['4'],[],"['2', '1']","['3', None]"
45,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['4', '1']",[],"['2', None]","['3', None]"
45,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['1'],[],"['2', '4']","['3', None]"
46,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['1', '2']",[],"[None, '4']","['3', None]"
46,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['2'],[],"['1', '4']","['3', None]"
47,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['2', '4']",[],"['1', None]","['3', None]"
47,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['4'],[],"['1', '2']","['3', None]"
48,1 finished CPU → wait queue,cpu_to_io,1,CPU0,['4'],['1'],"[None, '2']","['3', None]"
48,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],['1'],"['4', '2']","['3', None]"
48,1 dispatched to IO1,dispatch_io,1,IO1,[],[],"['4', '2']","['3', '1']"
49,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],[],"['4', None]","['3', '1']"
49,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['4', '2']","['3', '1']"
50,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],[],"[None, '2']","['3', '1']"
50,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],[],"['4', '2']","['3', '1']"
51,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],[],"['4', None]","['3', '1']"
51,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['4', '2']","['3', '1']"
52,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],[],"[None, '2']","['3', '1']"
52,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['4', '2']",[],"[None, None]","['3', '1']"
52,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['2'],[],"['4', None]","['3', '1']"
52,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['4', '2']","['3', '1']"
53,3 finished I/O → ready queue,io_to_ready,3,IO0,['3'],[],"['4', '2']","[None, '1']"
54,5 added to ready queue,enqueue,5,,"['3', '5']",[],"['4', '2']","[None, '1']"
54,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['3', '5']",['4'],"[None, '2']","[None, '1']"
54,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['3', '5', '2']",['4'],"[None, None]","[None, '1']"
54,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['5', '2']",['4'],"['3', None]","[None, '1']"
54,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['2'],['4'],"['3', '5']","[None, '1']"
54,4 dispatched to IO0,dispatch_io,4,IO0,['2'],[],"['3', '5']","['4', '1']"
56,3 finished CPU → wait queue,cpu_to_io,3,CPU0,['2'],['3'],"[None, '5']","['4', '1']"
56,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['2', '5']",['3'],"[None, None]","['4', '1']"
56,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['5'],['3'],"['2', None]","['4', '1']"
56,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],['3'],"['2', '5']","['4', '1']"
58,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],['3'],"[None, '5']","['4', '1']"
58,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['2', '5']",['3'],"[None, None]","['4', '1']"
58,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['5'],['3'],"['2', None]","['4', '1']"
58,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],['3'],"['2', '5']","['4', '1']"
60,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],['3'],"[None, '5']","['4', '1']"
60,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['2', '5']",['3'],"[None, None]","['4', '1']"
60,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['5'],['3'],"['2', None]","['4', '1']"
60,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],['3'],"['2', '5']","['4', '1']"
61,6 added to ready queue,enqueue,6,,['6'],['3'],"['2', '5']","['4', '1']"
61,5 finished CPU → wait queue,cpu_to_io,5,CPU1,['6'],"['3', '5']","['2', None]","['4', '1']"
61,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['3', '5']","['2', '6']","['4', '1']"
62,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['3', '5']","[None, '6']","['4', '1']"
62,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['3', '5']","['2', '6']","['4', '1']"
63,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,['6'],"['3', '5']","['2', None]","['4', '1']"
63,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['3', '5']","['2', '6']","['4', '1']"
64,2 finished CPU → wait queue,cpu_to_io,2,CPU0,[],"['3', '5', '2']","[None, '6']","['4', '1']"
65,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,['6'],"['3', '5', '2']","[None, None]","['4', '1']"
65,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['3', '5', '2']","['6', None]","['4', '1']"
66,1 finished I/O → ready queue,io_to_ready,1,IO1,['1'],"['3', '5', '2']","['6', None]","['4', None]"
66,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['3', '5', '2']","['6', '1']","['4', None]"
66,3 dispatched to IO1,dispatch_io,3,IO1,[],"['5', '2']","['6', '1']","['4', '3']"
67,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['5', '2']","[None, '1']","['4', '3']"
67,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['5', '2']","['6', '1']","['4', '3']"
68,7 added to ready queue,enqueue,7,,['7'],"['5', '2']","['6', '1']","['4', '3']"
68,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['7', '1']","['5', '2']","['6', None]","['4', '3']"
68,7 dispatched to CPU1,dispatch_cpu,7,CPU1,['1'],"['5', '2']","['6', '7']","['4', '3']"
69,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['1', '6']","['5', '2']","[None, '7']","['4', '3']"
69,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['6'],"['5', '2']","['1', '7']","['4', '3']"
70,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['6', '7']","['5', '2']","['1', None]","['4', '3']"
70,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['7'],"['5', '2']","['1', '6']","['4', '3']"
71,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['7', '1']","['5', '2']","[None, '6']","['4', '3']"
71,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['1'],"['5', '2']","['7', '6']","['4', '3']"
72,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['1', '6']","['5', '2']","['7', None]","['4', '3']"
72,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['6'],"['5', '2']","['7', '1']","['4', '3']"
73,7 finished CPU → wait queue,cpu_to_io,7,CPU0,['6'],"['5', '2', '7']","[None, '1']","['4', '3']"
73,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['5', '2', '7']","['6', '1']","['4', '3']"
74,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],"['5', '2', '7']","['6', None]","['4', '3']"
74,4 finished I/O → ready queue,io_to_ready,4,IO0,"['1', '4']","['5', '2', '7']","['6', None]","[None, '3']"
74,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['4'],"['5', '2', '7']","['6', '1']","[None, '3']"
74,5 dispatched to IO0,dispatch_io,5,IO0,['4'],"['2', '7']","['6', '1']","['5', '3']"
75,8 added to ready queue,enqueue,8,,"['4', '8']","['2', '7']","['6', '1']","['5', '3']"
75,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['4', '8', '6']","['2', '7']","[None, '1']","['5', '3']"
75,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['8', '6']","['2', '7']","['4', '1']","['5', '3']"
76,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['8', '6', '1']","['2', '7']","['4', None]","['5', '3']"
76,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['6', '1']","['2', '7']","['4', '8']","['5', '3']"
77,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['6', '1', '4']","['2', '7']","[None, '8']","['5', '3']"
77,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['1', '4']","['2', '7']","['6', '8']","['5', '3']"
78,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['1', '4', '8']","['2', '7']","['6', None]","['5', '3']"
78,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['4', '8']","['2', '7']","['6', '1']","['5', '3']"
79,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['4', '8', '6']","['2', '7']","[None, '1']","['5', '3']"
79,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['8', '6']","['2', '7']","['4', '1']","['5', '3']"
80,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['8', '6', '1']","['2', '7']","['4', None]","['5', '3']"
80,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['6', '1']","['2', '7']","['4', '8']","['5', '3']"
81,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['6', '1', '4']","['2', '7']","[None, '8']","['5', '3']"
81,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['1', '4']","['2', '7']","['6', '8']","['5', '3']"
82,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['1', '4', '8']","['2', '7']","['6', None]","['5', '3']"
82,3 finished I/O → ready queue,io_to_ready,3,IO1,"['1', '4', '8', '3']","['2', '7']","['6', None]","['5', None]"
82,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['4', '8', '3']","['2', '7']","['6', '1']","['5', None]"
82,2 dispatched to IO1,dispatch_io,2,IO1,"['4', '8', '3']",['7'],"['6', '1']","['5', '2']"
83,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['4', '8', '3']","['7', '6']","[None, '1']","['5', '2']"
83,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['8', '3']","['7', '6']","['4', '1']","['5', '2']"
84,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['8', '3']","['7', '6', '4']","[None, '1']","['5', '2']"
84,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['8', '3', '1']","['7', '6', '4']","[None, None]","['5', '2']"
84,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['3', '1']","['7', '6', '4']","['8', None]","['5', '2']"
84,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['1'],"['7', '6', '4']","['8', '3']","['5', '2']"
86,9 added to ready queue,enqueue,9,,"['1', '9']","['7', '6', '4']","['8', '3']","['5', '2']"
86,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['1', '9', '8']","['7', '6', '4']","[None, '3']","['5', '2']"
86,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['1', '9', '8', '3']","['7', '6', '4']","[None, None]","['5', '2']"
86,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['9', '8', '3']","['7', '6', '4']","['1', None]","['5', '2']"
86,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['8', '3']","['7', '6', '4']","['1', '9']","['5', '2']"
88,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['8', '3', '1']","['7', '6', '4']","[None, '9']","['5', '2']"
88,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['8', '3', '1', '9']","['7', '6', '4']","[None, None]","['5', '2']"
88,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['3', '1', '9']","['7', '6', '4']","['8', None]","['5', '2']"
88,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['1', '9']","['7', '6', '4']","['8', '3']","['5', '2']"
90,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['1', '9', '8']","['7', '6', '4']","[None, '3']","['5', '2']"
90,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['1', '9', '8', '3']","['7', '6', '4']","[None, None]","['5', '2']"
90,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['9', '8', '3']","['7', '6', '4']","['1', None]","['5', '2']"
90,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['8', '3']","['7', '6', '4']","['1', '9']","['5', '2']"
91,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['8', '3', '1']","['7', '6', '4']","[None, '9']","['5', '2']"
91,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['3', '1']","['7', '6', '4']","['8', '9']","['5', '2']"
92,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['3', '1', '9']","['7', '6', '4']","['8', None]","['5', '2']"
92,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['1', '9']","['7', '6', '4']","['8', '3']","['5', '2']"
93,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['1', '9', '8']","['7', '6', '4']","[None, '3']","['5', '2']"
93,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['1', '9', '8']","['7', '6', '4', '3']","[None, None]","['5', '2']"
93,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['9', '8']","['7', '6', '4', '3']","['1', None]","['5', '2']"
93,9 dispatched to CPU1,dispatch_cpu,9,CPU1,['8'],"['7', '6', '4', '3']","['1', '9']","['5', '2']"
95,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['8', '1']","['7', '6', '4', '3']","[None, '9']","['5', '2']"
95,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['8', '1', '9']","['7', '6', '4', '3']","[None, None]","['5', '2']"
95,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['1', '9']","['7', '6', '4', '3']","['8', None]","['5', '2']"
95,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['9'],"['7', '6', '4', '3']","['8', '1']","['5', '2']"
97,10 added to ready queue,enqueue,10,,"['9', '10']","['7', '6', '4', '3']","['8', '1']","['5', '2']"
97,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['9', '10', '8']","['7', '6', '4', '3']","[None, '1']","['5', '2']"
97,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['9', '10', '8', '1']","['7', '6', '4', '3']","[None, None]","['5', '2']"
97,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['10', '8', '1']","['7', '6', '4', '3']","['9', None]","['5', '2']"
97,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['8', '1']","['7', '6', '4', '3']","['9', '10']","['5', '2']"
99,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['8', '1', '9']","['7', '6', '4', '3']","[None, '10']","['5', '2']"
99,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['8', '1', '9', '10']","['7', '6', '4', '3']","[None, None]","['5', '2']"
99,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['1', '9', '10']","['7', '6', '4', '3']","['8', None]","['5', '2']"
99,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['9', '10']","['7', '6', '4', '3']","['8', '1']","['5', '2']"
100,5 finished I/O → ready queue,io_to_ready,5,IO0,"['9', '10', '5']","['7', '6', '4', '3']","['8', '1']","[None, '2']"
100,7 dispatched to IO0,dispatch_io,7,IO0,"['9', '10', '5']","['6', '4', '3']","['8', '1']","['7', '2']"
101,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['9', '10', '5', '8']","['6', '4', '3']","[None, '1']","['7', '2']"
101,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['9', '10', '5', '8', '1']","['6', '4', '3']","[None, None]","['7', '2']"
101,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['10', '5', '8', '1']","['6', '4', '3']","['9', None]","['7', '2']"
101,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['5', '8', '1']","['6', '4', '3']","['9', '10']","['7', '2']"
102,2 finished I/O → ready queue,io_to_ready,2,IO1,"['5', '8', '1', '2']","['6', '4', '3']","['9', '10']","['7', None]"
102,6 dispatched to IO1,dispatch_io,6,IO1,"['5', '8', '1', '2']","['4', '3']","['9', '10']","['7', '6']"
103,11 added to ready queue,enqueue,11,,"['5', '8', '1', '2', '11']","['4', '3']","['9', '10']","['7', '6']"
103,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['5', '8', '1', '2', '11', '9']","['4', '3']","[None, '10']","['7', '6']"
103,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['5', '8', '1', '2', '11', '9', '10']","['4', '3']","[None, None]","['7', '6']"
103,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['8', '1', '2', '11', '9', '10']","['4', '3']","['5', None]","['7', '6']"
103,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['1', '2', '11', '9', '10']","['4', '3']","['5', '8']","['7', '6']"
105,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['1', '2', '11', '9', '10', '5']","['4', '3']","[None, '8']","['7', '6']"
105,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['1', '2', '11', '9', '10', '5', '8']","['4', '3']","[None, None]","['7', '6']"
105,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['2', '11', '9', '10', '5', '8']","['4', '3']","['1', None]","['7', '6']"
105,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['11', '9', '10', '5', '8']","['4', '3']","['1', '2']","['7', '6']"
107,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['11', '9', '10', '5', '8', '1']","['4', '3']","[None, '2']","['7', '6']"
107,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['11', '9', '10', '5', '8', '1', '2']","['4', '3']","[None, None]","['7', '6']"
107,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['9', '10', '5', '8', '1', '2']","['4', '3']","['11', None]","['7', '6']"
107,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['10', '5', '8', '1', '2']","['4', '3']","['11', '9']","['7', '6']"
109,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['10', '5', '8', '1', '2', '11']","['4', '3']","[None, '9']","['7', '6']"
109,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['10', '5', '8', '1', '2', '11']","['4', '3', '9']","[None, None]","['7', '6']"
109,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['5', '8', '1', '2', '11']","['4', '3', '9']","['10', None]","['7', '6']"
109,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['8', '1', '2', '11']","['4', '3', '9']","['10', '5']","['7', '6']"
111,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['8', '1', '2', '11', '10']","['4', '3', '9']","[None, '5']","['7', '6']"
111,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['8', '1', '2', '11', '10', '5']","['4', '3', '9']","[None, None]","['7', '6']"
111,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['1', '2', '11', '10', '5']","['4', '3', '9']","['8', None]","['7', '6']"
111,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['2', '11', '10', '5']","['4', '3', '9']","['8', '1']","['7', '6']"
113,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['2', '11', '10', '5', '8']","['4', '3', '9']","[None, '1']","['7', '6']"
113,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['2', '11', '10', '5', '8', '1']","['4', '3', '9']","[None, None]","['7', '6']"
113,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['11', '10', '5', '8', '1']","['4', '3', '9']","['2', None]","['7', '6']"
113,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['10', '5', '8', '1']","['4', '3', '9']","['2', '11']","['7', '6']"
114,12 added to ready queue,enqueue,12,,"['10', '5', '8', '1', '12']","['4', '3', '9']","['2', '11']","['7', '6']"
115,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['10', '5', '8', '1', '12', '2']","['4', '3', '9']","[None, '11']","['7', '6']"
115,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['10', '5', '8', '1', '12', '2', '11']","['4', '3', '9']","[None, None]","['7', '6']"
115,7 finished I/O → ready queue,io_to_ready,7,IO0,"['10', '5', '8', '1', '12', '2', '11', '7']","['4', '3', '9']","[None, None]","[None, '6']"
115,6 finished I/O → ready queue,io_to_ready,6,IO1,"['10', '5', '8', '1', '12', '2', '11', '7', '6']","['4', '3', '9']","[None, None]","[None, None]"
115,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['5', '8', '1', '12', '2', '11', '7', '6']","['4', '3', '9']","['10', None]","[None, None]"
115,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['8', '1', '12', '2', '11', '7', '6']","['4', '3', '9']","['10', '5']","[None, None]"
115,4 dispatched to IO0,dispatch_io,4,IO0,"['8', '1', '12', '2', '11', '7', '6']","['3', '9']","['10', '5']","['4', None]"
115,3 dispatched to IO1,dispatch_io,3,IO1,"['8', '1', '12', '2', '11', '7', '6']",['9'],"['10', '5']","['4', '3']"
117,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['8', '1', '12', '2', '11', '7', '6', '10']",['9'],"[None, '5']","['4', '3']"
117,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['8', '1', '12', '2', '11', '7', '6', '10', '5']",['9'],"[None, None]","['4', '3']"
117,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['1', '12', '2', '11', '7', '6', '10', '5']",['9'],"['8', None]","['4', '3']"
117,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['12', '2', '11', '7', '6', '10', '5']",['9'],"['8', '1']","['4', '3']"
118,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['12', '2', '11', '7', '6', '10', '5', '1']",['9'],"['8', None]","['4', '3']"
118,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['2', '11', '7', '6', '10', '5', '1']",['9'],"['8', '12']","['4', '3']"
119,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['2', '11', '7', '6', '10', '5', '1', '8']",['9'],"[None, '12']","['4', '3']"
119,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['11', '7', '6', '10', '5', '1', '8']",['9'],"['2', '12']","['4', '3']"
120,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['11', '7', '6', '10', '5', '1', '8', '12']",['9'],"['2', None]","['4', '3']"
120,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['7', '6', '10', '5', '1', '8', '12']",['9'],"['2', '11']","['4', '3']"
121,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['7', '6', '10', '5', '1', '8', '12', '2']",['9'],"[None, '11']","['4', '3']"
121,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['6', '10', '5', '1', '8', '12', '2']",['9'],"['7', '11']","['4', '3']"
122,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['6', '10', '5', '1', '8', '12', '2', '11']",['9'],"['7', None]","['4', '3']"
122,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['10', '5', '1', '8', '12', '2', '11']",['9'],"['7', '6']","['4', '3']"
123,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['10', '5', '1', '8', '12', '2', '11', '7']",['9'],"[None, '6']","['4', '3']"
123,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['5', '1', '8', '12', '2', '11', '7']",['9'],"['10', '6']","['4', '3']"
124,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['5', '1', '8', '12', '2', '11', '7', '6']",['9'],"['10', None]","['4', '3']"
124,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['1', '8', '12', '2', '11', '7', '6']",['9'],"['10', '5']","['4', '3']"
125,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['1', '8', '12', '2', '11', '7', '6', '10']",['9'],"[None, '5']","['4', '3']"
125,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['1', '8', '12', '2', '11', '7', '6', '10']","['9', '5']","[None, None]","['4', '3']"
125,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['8', '12', '2', '11', '7', '6', '10']","['9', '5']","['1', None]","['4', '3']"
125,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['12', '2', '11', '7', '6', '10']","['9', '5']","['1', '8']","['4', '3']"
126,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['12', '2', '11', '7', '6', '10']","['9', '5', '8']","['1', None]","['4', '3']"
126,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['2', '11', '7', '6', '10']","['9', '5', '8']","['1', '12']","['4', '3']"
127,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['2', '11', '7', '6', '10', '1']","['9', '5', '8']","[None, '12']","['4', '3']"
127,4 finished I/O → ready queue,io_to_ready,4,IO0,"['2', '11', '7', '6', '10', '1', '4']","['9', '5', '8']","[None, '12']","[None, '3']"
127,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['11', '7', '6', '10', '1', '4']","['9', '5', '8']","['2', '12']","[None, '3']"
127,9 dispatched to IO0,dispatch_io,9,IO0,"['11', '7', '6', '10', '1', '4']","['5', '8']","['2', '12']","['9', '3']"
128,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['11', '7', '6', '10', '1', '4', '12']","['5', '8']","['2', None]","['9', '3']"
128,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['7', '6', '10', '1', '4', '12']","['5', '8']","['2', '11']","['9', '3']"
129,13 added to ready queue,enqueue,13,,"['7', '6', '10', '1', '4', '12', '13']","['5', '8']","['2', '11']","['9', '3']"
129,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['7', '6', '10', '1', '4', '12', '13', '2']","['5', '8']","[None, '11']","['9', '3']"
129,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['6', '10', '1', '4', '12', '13', '2']","['5', '8']","['7', '11']","['9', '3']"
130,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['6', '10', '1', '4', '12', '13', '2', '11']","['5', '8']","['7', None]","['9', '3']"
130,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['10', '1', '4', '12', '13', '2', '11']","['5', '8']","['7', '6']","['9', '3']"
131,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['10', '1', '4', '12', '13', '2', '11', '7']","['5', '8']","[None, '6']","['9', '3']"
131,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['1', '4', '12', '13', '2', '11', '7']","['5', '8']","['10', '6']","['9', '3']"
132,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['1', '4', '12', '13', '2', '11', '7', '6']","['5', '8']","['10', None]","['9', '3']"
132,3 finished I/O → ready queue,io_to_ready,3,IO1,"['1', '4', '12', '13', '2', '11', '7', '6', '3']","['5', '8']","['10', None]","['9', None]"
132,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['4', '12', '13', '2', '11', '7', '6', '3']","['5', '8']","['10', '1']","['9', None]"
132,5 dispatched to IO1,dispatch_io,5,IO1,"['4', '12', '13', '2', '11', '7', '6', '3']",['8'],"['10', '1']","['9', '5']"
133,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['4', '12', '13', '2', '11', '7', '6', '3', '10']",['8'],"[None, '1']","['9', '5']"
133,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['12', '13', '2', '11', '7', '6', '3', '10']",['8'],"['4', '1']","['9', '5']"
134,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['12', '13', '2', '11', '7', '6', '3', '10', '1']",['8'],"['4', None]","['9', '5']"
134,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['13', '2', '11', '7', '6', '3', '10', '1']",['8'],"['4', '12']","['9', '5']"
135,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['13', '2', '11', '7', '6', '3', '10', '1', '4']",['8'],"[None, '12']","['9', '5']"
135,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['2', '11', '7', '6', '3', '10', '1', '4']",['8'],"['13', '12']","['9', '5']"
136,14 added to ready queue,enqueue,14,,"['2', '11', '7', '6', '3', '10', '1', '4', '14']",['8'],"['13', '12']","['9', '5']"
136,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['2', '11', '7', '6', '3', '10', '1', '4', '14', '12']",['8'],"['13', None]","['9', '5']"
136,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['11', '7', '6', '3', '10', '1', '4', '14', '12']",['8'],"['13', '2']","['9', '5']"
137,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['11', '7', '6', '3', '10', '1', '4', '14', '12', '13']",['8'],"[None, '2']","['9', '5']"
137,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['7', '6', '3', '10', '1', '4', '14', '12', '13']",['8'],"['11', '2']","['9', '5']"
138,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['7', '6', '3', '10', '1', '4', '14', '12', '13', '11']",['8'],"[None, '2']","['9', '5']"
138,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['7', '6', '3', '10', '1', '4', '14', '12', '13', '11', '2']",['8'],"[None, None]","['9', '5']"
138,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['6', '3', '10', '1', '4', '14', '12', '13', '11', '2']",['8'],"['7', None]","['9', '5']"
138,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['3', '10', '1', '4', '14', '12', '13', '11', '2']",['8'],"['7', '6']","['9', '5']"
140,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['3', '10', '1', '4', '14', '12', '13', '11', '2']","['8', '7']","[None, '6']","['9', '5']"
140,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['3', '10', '1', '4', '14', '12', '13', '11', '2']","['8', '7', '6']","[None, None]","['9', '5']"
140,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['10', '1', '4', '14', '12', '13', '11', '2']","['8', '7', '6']","['3', None]","['9', '5']"
140,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['1', '4', '14', '12', '13', '11', '2']","['8', '7', '6']","['3', '10']","['9', '5']"
141,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['1', '4', '14', '12', '13', '11', '2']","['8', '7', '6', '10']","['3', None]","['9', '5']"
141,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['4', '14', '12', '13', '11', '2']","['8', '7', '6', '10']","['3', '1']","['9', '5']"
142,15 added to ready queue,enqueue,15,,"['4', '14', '12', '13', '11', '2', '15']","['8', '7', '6', '10']","['3', '1']","['9', '5']"
142,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['4', '14', '12', '13', '11', '2', '15', '3']","['8', '7', '6', '10']","[None, '1']","['9', '5']"
142,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['14', '12', '13', '11', '2', '15', '3']","['8', '7', '6', '10']","['4', '1']","['9', '5']"
143,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['14', '12', '13', '11', '2', '15', '3', '1']","['8', '7', '6', '10']","['4', None]","['9', '5']"
143,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['12', '13', '11', '2', '15', '3', '1']","['8', '7', '6', '10']","['4', '14']","['9', '5']"
144,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['12', '13', '11', '2', '15', '3', '1', '4']","['8', '7', '6', '10']","[None, '14']","['9', '5']"
144,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['13', '11', '2', '15', '3', '1', '4']","['8', '7', '6', '10']","['12', '14']","['9', '5']"
145,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['13', '11', '2', '15', '3', '1', '4', '14']","['8', '7', '6', '10']","['12', None]","['9', '5']"
145,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['11', '2', '15', '3', '1', '4', '14']","['8', '7', '6', '10']","['12', '13']","['9', '5']"
146,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['11', '2', '15', '3', '1', '4', '14', '12']","['8', '7', '6', '10']","[None, '13']","['9', '5']"
146,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['2', '15', '3', '1', '4', '14', '12']","['8', '7', '6', '10']","['11', '13']","['9', '5']"
147,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['2', '15', '3', '1', '4', '14', '12', '13']","['8', '7', '6', '10']","['11', None]","['9', '5']"
147,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['15', '3', '1', '4', '14', '12', '13']","['8', '7', '6', '10']","['11', '2']","['9', '5']"
148,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['15', '3', '1', '4', '14', '12', '13', '11']","['8', '7', '6', '10']","[None, '2']","['9', '5']"
148,5 finished I/O → ready queue,io_to_ready,5,IO1,"['15', '3', '1', '4', '14', '12', '13', '11', '5']","['8', '7', '6', '10']","[None, '2']","['9', None]"
148,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['3', '1', '4', '14', '12', '13', '11', '5']","['8', '7', '6', '10']","['15', '2']","['9', None]"
148,8 dispatched to IO1,dispatch_io,8,IO1,"['3', '1', '4', '14', '12', '13', '11', '5']","['7', '6', '10']","['15', '2']","['9', '8']"
149,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['3', '1', '4', '14', '12', '13', '11', '5', '2']","['7', '6', '10']","['15', None]","['9', '8']"
149,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['1', '4', '14', '12', '13', '11', '5', '2']","['7', '6', '10']","['15', '3']","['9', '8']"
150,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['1', '4', '14', '12', '13', '11', '5', '2', '15']","['7', '6', '10']","[None, '3']","['9', '8']"
150,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['4', '14', '12', '13', '11', '5', '2', '15']","['7', '6', '10']","['1', '3']","['9', '8']"
151,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['4', '14', '12', '13', '11', '5', '2', '15', '3']","['7', '6', '10']","['1', None]","['9', '8']"
151,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['14', '12', '13', '11', '5', '2', '15', '3']","['7', '6', '10']","['1', '4']","['9', '8']"
152,16 added to ready queue,enqueue,16,,"['14', '12', '13', '11', '5', '2', '15', '3', '16']","['7', '6', '10']","['1', '4']","['9', '8']"
152,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['14', '12', '13', '11', '5', '2', '15', '3', '16', '1']","['7', '6', '10']","[None, '4']","['9', '8']"
152,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['12', '13', '11', '5', '2', '15', '3', '16', '1']","['7', '6', '10']","['14', '4']","['9', '8']"
153,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['12', '13', '11', '5', '2', '15', '3', '16', '1', '4']","['7', '6', '10']","['14', None]","['9', '8']"
153,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['13', '11', '5', '2', '15', '3', '16', '1', '4']","['7', '6', '10']","['14', '12']","['9', '8']"
154,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['13', '11', '5', '2', '15', '3', '16', '1', '4', '14']","['7', '6', '10']","[None, '12']","['9', '8']"
154,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['11', '5', '2', '15', '3', '16', '1', '4', '14']","['7', '6', '10']","['13', '12']","['9', '8']"
155,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['11', '5', '2', '15', '3', '16', '1', '4', '14', '12']","['7', '6', '10']","['13', None]","['9', '8']"
155,9 finished I/O → ready queue,io_to_ready,9,IO0,"['11', '5', '2', '15', '3', '16', '1', '4', '14', '12', '9']","['7', '6', '10']","['13', None]","[None, '8']"
155,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['5', '2', '15', '3', '16', '1', '4', '14', '12', '9']","['7', '6', '10']","['13', '11']","[None, '8']"
155,7 dispatched to IO0,dispatch_io,7,IO0,"['5', '2', '15', '3', '16', '1', '4', '14', '12', '9']","['6', '10']","['13', '11']","['7', '8']"
156,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['5', '2', '15', '3', '16', '1', '4', '14', '12', '9', '13']","['6', '10']","[None, '11']","['7', '8']"
156,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['2', '15', '3', '16', '1', '4', '14', '12', '9', '13']","['6', '10']","['5', '11']","['7', '8']"
157,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['2', '15', '3', '16', '1', '4', '14', '12', '9', '13', '11']","['6', '10']","['5', None]","['7', '8']"
157,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['15', '3', '16', '1', '4', '14', '12', '9', '13', '11']","['6', '10']","['5', '2']","['7', '8']"
158,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['15', '3', '16', '1', '4', '14', '12', '9', '13', '11', '5']","['6', '10']","[None, '2']","['7', '8']"
158,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['3', '16', '1', '4', '14', '12', '9', '13', '11', '5']","['6', '10']","['15', '2']","['7', '8']"
159,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['3', '16', '1', '4', '14', '12', '9', '13', '11', '5', '2']","['6', '10']","['15', None]","['7', '8']"
159,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['16', '1', '4', '14', '12', '9', '13', '11', '5', '2']","['6', '10']","['15', '3']","['7', '8']"
160,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['16', '1', '4', '14', '12', '9', '13', '11', '5', '2', '15']","['6', '10']","[None, '3']","['7', '8']"
160,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['1', '4', '14', '12', '9', '13', '11', '5', '2', '15']","['6', '10']","['16', '3']","['7', '8']"
161,17 added to ready queue,enqueue,17,,"['1', '4', '14', '12', '9', '13', '11', '5', '2', '15', '17']","['6', '10']","['16', '3']","['7', '8']"
161,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['1', '4', '14', '12', '9', '13', '11', '5', '2', '15', '17', '3']","['6', '10']","['16', None]","['7', '8']"
161,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['4', '14', '12', '9', '13', '11', '5', '2', '15', '17', '3']","['6', '10']","['16', '1']","['7', '8']"
162,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['4', '14', '12', '9', '13', '11', '5', '2', '15', '17', '3', '16']","['6', '10']","[None, '1']","['7', '8']"
162,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['14', '12', '9', '13', '11', '5', '2', '15', '17', '3', '16']","['6', '10']","['4', '1']","['7', '8']"
163,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['14', '12', '9', '13', '11', '5', '2', '15', '17', '3', '16']","['6', '10', '4']","[None, '1']","['7', '8']"
163,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['14', '12', '9', '13', '11', '5', '2', '15', '17', '3', '16', '1']","['6', '10', '4']","[None, None]","['7', '8']"
163,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['12', '9', '13', '11', '5', '2', '15', '17', '3', '16', '1']","['6', '10', '4']","['14', None]","['7', '8']"
163,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['9', '13', '11', '5', '2', '15', '17', '3', '16', '1']","['6', '10', '4']","['14', '12']","['7', '8']"
165,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['9', '13', '11', '5', '2', '15', '17', '3', '16', '1']","['6', '10', '4', '14']","[None, '12']","['7', '8']"
165,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['9', '13', '11', '5', '2', '15', '17', '3', '16', '1', '12']","['6', '10', '4', '14']","[None, None]","['7', '8']"
165,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['13', '11', '5', '2', '15', '17', '3', '16', '1', '12']","['6', '10', '4', '14']","['9', None]","['7', '8']"
165,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['11', '5', '2', '15', '17', '3', '16', '1', '12']","['6', '10', '4', '14']","['9', '13']","['7', '8']"
167,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['11', '5', '2', '15', '17', '3', '16', '1', '12', '9']","['6', '10', '4', '14']","[None, '13']","['7', '8']"
167,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['11', '5', '2', '15', '17', '3', '16', '1', '12', '9']","['6', '10', '4', '14', '13']","[None, None]","['7', '8']"
167,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['5', '2', '15', '17', '3', '16', '1', '12', '9']","['6', '10', '4', '14', '13']","['11', None]","['7', '8']"
167,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['2', '15', '17', '3', '16', '1', '12', '9']","['6', '10', '4', '14', '13']","['11', '5']","['7', '8']"
169,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['2', '15', '17', '3', '16', '1', '12', '9', '11']","['6', '10', '4', '14', '13']","[None, '5']","['7', '8']"
169,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['2', '15', '17', '3', '16', '1', '12', '9', '11', '5']","['6', '10', '4', '14', '13']","[None, None]","['7', '8']"
169,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['15', '17', '3', '16', '1', '12', '9', '11', '5']","['6', '10', '4', '14', '13']","['2', None]","['7', '8']"
169,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['17', '3', '16', '1', '12', '9', '11', '5']","['6', '10', '4', '14', '13']","['2', '15']","['7', '8']"
171,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['17', '3', '16', '1', '12', '9', '11', '5', '2']","['6', '10', '4', '14', '13']","[None, '15']","['7', '8']"
171,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['17', '3', '16', '1', '12', '9', '11', '5', '2', '15']","['6', '10', '4', '14', '13']","[None, None]","['7', '8']"
171,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['3', '16', '1', '12', '9', '11', '5', '2', '15']","['6', '10', '4', '14', '13']","['17', None]","['7', '8']"
171,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['16', '1', '12', '9', '11', '5', '2', '15']","['6', '10', '4', '14', '13']","['17', '3']","['7', '8']"
172,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['16', '1', '12', '9', '11', '5', '2', '15', '3']","['6', '10', '4', '14', '13']","['17', None]","['7', '8']"
172,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['1', '12', '9', '11', '5', '2', '15', '3']","['6', '10', '4', '14', '13']","['17', '16']","['7', '8']"
173,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['1', '12', '9', '11', '5', '2', '15', '3', '17']","['6', '10', '4', '14', '13']","[None, '16']","['7', '8']"
173,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['12', '9', '11', '5', '2', '15', '3', '17']","['6', '10', '4', '14', '13']","['1', '16']","['7', '8']"
174,18 added to ready queue,enqueue,18,,"['12', '9', '11', '5', '2', '15', '3', '17', '18']","['6', '10', '4', '14', '13']","['1', '16']","['7', '8']"
174,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['12', '9', '11', '5', '2', '15', '3', '17', '18', '16']","['6', '10', '4', '14', '13']","['1', None]","['7', '8']"
174,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['9', '11', '5', '2', '15', '3', '17', '18', '16']","['6', '10', '4', '14', '13']","['1', '12']","['7', '8']"
175,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['9', '11', '5', '2', '15', '3', '17', '18', '16', '1']","['6', '10', '4', '14', '13']","[None, '12']","['7', '8']"
175,8 finished I/O → ready queue,io_to_ready,8,IO1,"['9', '11', '5', '2', '15', '3', '17', '18', '16', '1', '8']","['6', '10', '4', '14', '13']","[None, '12']","['7', None]"
175,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['11', '5', '2', '15', '3', '17', '18', '16', '1', '8']","['6', '10', '4', '14', '13']","['9', '12']","['7', None]"
175,6 dispatched to IO1,dispatch_io,6,IO1,"['11', '5', '2', '15', '3', '17', '18', '16', '1', '8']","['10', '4', '14', '13']","['9', '12']","['7', '6']"
176,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['11', '5', '2', '15', '3', '17', '18', '16', '1', '8', '12']","['10', '4', '14', '13']","['9', None]","['7', '6']"
176,7 finished I/O → ready queue,io_to_ready,7,IO0,"['11', '5', '2', '15', '3', '17', '18', '16', '1', '8', '12', '7']","['10', '4', '14', '13']","['9', None]","[None, '6']"
176,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['5', '2', '15', '3', '17', '18', '16', '1', '8', '12', '7']","['10', '4', '14', '13']","['9', '11']","[None, '6']"
176,10 dispatched to IO0,dispatch_io,10,IO0,"['5', '2', '15', '3', '17', '18', '16', '1', '8', '12', '7']","['4', '14', '13']","['9', '11']","['10', '6']"
177,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['5', '2', '15', '3', '17', '18', '16', '1', '8', '12', '7', '9']","['4', '14', '13']","[None, '11']","['10', '6']"
177,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['2', '15', '3', '17', '18', '16', '1', '8', '12', '7', '9']","['4', '14', '13']","['5', '11']","['10', '6']"
178,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['2', '15', '3', '17', '18', '16', '1', '8', '12', '7', '9', '11']","['4', '14', '13']","['5', None]","['10', '6']"
178,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['15', '3', '17', '18', '16', '1', '8', '12', '7', '9', '11']","['4', '14', '13']","['5', '2']","['10', '6']"
179,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['15', '3', '17', '18', '16', '1', '8', '12', '7', '9', '11', '5']","['4', '14', '13']","[None, '2']","['10', '6']"
179,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['15', '3', '17', '18', '16', '1', '8', '12', '7', '9', '11', '5']","['4', '14', '13', '2']","[None, None]","['10', '6']"
179,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['3', '17', '18', '16', '1', '8', '12', '7', '9', '11', '5']","['4', '14', '13', '2']","['15', None]","['10', '6']"
179,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['17', '18', '16', '1', '8', '12', '7', '9', '11', '5']","['4', '14', '13', '2']","['15', '3']","['10', '6']"
181,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['17', '18', '16', '1', '8', '12', '7', '9', '11', '5', '15']","['4', '14', '13', '2']","[None, '3']","['10', '6']"
181,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['17', '18', '16', '1', '8', '12', '7', '9', '11', '5', '15', '3']","['4', '14', '13', '2']","[None, None]","['10', '6']"
181,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['18', '16', '1', '8', '12', '7', '9', '11', '5', '15', '3']","['4', '14', '13', '2']","['17', None]","['10', '6']"
181,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['16', '1', '8', '12', '7', '9', '11', '5', '15', '3']","['4', '14', '13', '2']","['17', '18']","['10', '6']"
183,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['16', '1', '8', '12', '7', '9', '11', '5', '15', '3', '17']","['4', '14', '13', '2']","[None, '18']","['10', '6']"
183,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['16', '1', '8', '12', '7', '9', '11', '5', '15', '3', '17', '18']","['4', '14', '13', '2']","[None, None]","['10', '6']"
183,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['1', '8', '12', '7', '9', '11', '5', '15', '3', '17', '18']","['4', '14', '13', '2']","['16', None]","['10', '6']"
183,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['8', '12', '7', '9', '11', '5', '15', '3', '17', '18']","['4', '14', '13', '2']","['16', '1']","['10', '6']"
185,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['8', '12', '7', '9', '11', '5', '15', '3', '17', '18', '16']","['4', '14', '13', '2']","[None, '1']","['10', '6']"
185,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['8', '12', '7', '9', '11', '5', '15', '3', '17', '18', '16', '1']","['4', '14', '13', '2']","[None, None]","['10', '6']"
185,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['12', '7', '9', '11', '5', '15', '3', '17', '18', '16', '1']","['4', '14', '13', '2']","['8', None]","['10', '6']"
185,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['7', '9', '11', '5', '15', '3', '17', '18', '16', '1']","['4', '14', '13', '2']","['8', '12']","['10', '6']"
187,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['7', '9', '11', '5', '15', '3', '17', '18', '16', '1', '8']","['4', '14', '13', '2']","[None, '12']","['10', '6']"
187,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['7', '9', '11', '5', '15', '3', '17', '18', '16', '1', '8', '12']","['4', '14', '13', '2']","[None, None]","['10', '6']"
187,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['9', '11', '5', '15', '3', '17', '18', '16', '1', '8', '12']","['4', '14', '13', '2']","['7', None]","['10', '6']"
187,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['11', '5', '15', '3', '17', '18', '16', '1', '8', '12']","['4', '14', '13', '2']","['7', '9']","['10', '6']"
189,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['11', '5', '15', '3', '17', '18', '16', '1', '8', '12', '7']","['4', '14', '13', '2']","[None, '9']","['10', '6']"
189,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['11', '5', '15', '3', '17', '18', '16', '1', '8', '12', '7', '9']","['4', '14', '13', '2']","[None, None]","['10', '6']"
189,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['5', '15', '3', '17', '18', '16', '1', '8', '12', '7', '9']","['4', '14', '13', '2']","['11', None]","['10', '6']"
189,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['15', '3', '17', '18', '16', '1', '8', '12', '7', '9']","['4', '14', '13', '2']","['11', '5']","['10', '6']"
191,19 added to ready queue,enqueue,19,,"['15', '3', '17', '18', '16', '1', '8', '12', '7', '9', '19']","['4', '14', '13', '2']","['11', '5']","['10', '6']"
191,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['15', '3', '17', '18', '16', '1', '8', '12', '7', '9', '19', '11']","['4', '14', '13', '2']","[None, '5']","['10', '6']"
191,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['15', '3', '17', '18', '16', '1', '8', '12', '7', '9', '19', '11', '5']","['4', '14', '13', '2']","[None, None]","['10', '6']"
191,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['3', '17', '18', '16', '1', '8', '12', '7', '9', '19', '11', '5']","['4', '14', '13', '2']","['15', None]","['10', '6']"
191,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['17', '18', '16', '1', '8', '12', '7', '9', '19', '11', '5']","['4', '14', '13', '2']","['15', '3']","['10', '6']"
192,6 finished I/O → ready queue,io_to_ready,6,IO1,"['17', '18', '16', '1', '8', '12', '7', '9', '19', '11', '5', '6']","['4', '14', '13', '2']","['15', '3']","['10', None]"
192,4 dispatched to IO1,dispatch_io,4,IO1,"['17', '18', '16', '1', '8', '12', '7', '9', '19', '11', '5', '6']","['14', '13', '2']","['15', '3']","['10', '4']"
193,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['17', '18', '16', '1', '8', '12', '7', '9', '19', '11', '5', '6']","['14', '13', '2', '15']","[None, '3']","['10', '4']"
193,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['17', '18', '16', '1', '8', '12', '7', '9', '19', '11', '5', '6', '3']","['14', '13', '2', '15']","[None, None]","['10', '4']"
193,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['18', '16', '1', '8', '12', '7', '9', '19', '11', '5', '6', '3']","['14', '13', '2', '15']","['17', None]","['10', '4']"
193,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['16', '1', '8', '12', '7', '9', '19', '11', '5', '6', '3']","['14', '13', '2', '15']","['17', '18']","['10', '4']"
195,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['16', '1', '8', '12', '7', '9', '19', '11', '5', '6', '3', '17']","['14', '13', '2', '15']","[None, '18']","['10', '4']"
195,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['16', '1', '8', '12', '7', '9', '19', '11', '5', '6', '3', '17']","['14', '13', '2', '15', '18']","[None, None]","['10', '4']"
195,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['1', '8', '12', '7', '9', '19', '11', '5', '6', '3', '17']","['14', '13', '2', '15', '18']","['16', None]","['10', '4']"
195,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['8', '12', '7', '9', '19', '11', '5', '6', '3', '17']","['14', '13', '2', '15', '18']","['16', '1']","['10', '4']"
196,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['8', '12', '7', '9', '19', '11', '5', '6', '3', '17', '16']","['14', '13', '2', '15', '18']","[None, '1']","['10', '4']"
196,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['12', '7', '9', '19', '11', '5', '6', '3', '17', '16']","['14', '13', '2', '15', '18']","['8', '1']","['10', '4']"
197,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['12', '7', '9', '19', '11', '5', '6', '3', '17', '16', '1']","['14', '13', '2', '15', '18']","['8', None]","['10', '4']"
197,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['7', '9', '19', '11', '5', '6', '3', '17', '16', '1']","['14', '13', '2', '15', '18']","['8', '12']","['10', '4']"
198,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['7', '9', '19', '11', '5', '6', '3', '17', '16', '1', '8']","['14', '13', '2', '15', '18']","[None, '12']","['10', '4']"
198,10 finished I/O → ready queue,io_to_ready,10,IO0,"['7', '9', '19', '11', '5', '6', '3', '17', '16', '1', '8', '10']","['14', '13', '2', '15', '18']","[None, '12']","[None, '4']"
198,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['9', '19', '11', '5', '6', '3', '17', '16', '1', '8', '10']","['14', '13', '2', '15', '18']","['7', '12']","[None, '4']"
198,14 dispatched to IO0,dispatch_io,14,IO0,"['9', '19', '11', '5', '6', '3', '17', '16', '1', '8', '10']","['13', '2', '15', '18']","['7', '12']","['14', '4']"
199,20 added to ready queue,enqueue,20,,"['9', '19', '11', '5', '6', '3', '17', '16', '1', '8', '10', '20']","['13', '2', '15', '18']","['7', '12']","['14', '4']"
199,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['9', '19', '11', '5', '6', '3', '17', '16', '1', '8', '10', '20']","['13', '2', '15', '18', '12']","['7', None]","['14', '4']"
199,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['19', '11', '5', '6', '3', '17', '16', '1', '8', '10', '20']","['13', '2', '15', '18', '12']","['7', '9']","['14', '4']"
200,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['19', '11', '5', '6', '3', '17', '16', '1', '8', '10', '20', '7']","['13', '2', '15', '18', '12']","[None, '9']","['14', '4']"
200,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['11', '5', '6', '3', '17', '16', '1', '8', '10', '20', '7']","['13', '2', '15', '18', '12']","['19', '9']","['14', '4']"
201,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['11', '5', '6', '3', '17', '16', '1', '8', '10', '20', '7']","['13', '2', '15', '18', '12', '9']","['19', None]","['14', '4']"
201,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['5', '6', '3', '17', '16', '1', '8', '10', '20', '7']","['13', '2', '15', '18', '12', '9']","['19', '11']","['14', '4']"
202,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['5', '6', '3', '17', '16', '1', '8', '10', '20', '7', '19']","['13', '2', '15', '18', '12', '9']","[None, '11']","['14', '4']"
202,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['6', '3', '17', '16', '1', '8', '10', '20', '7', '19']","['13', '2', '15', '18', '12', '9']","['5', '11']","['14', '4']"
203,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['6', '3', '17', '16', '1', '8', '10', '20', '7', '19', '11']","['13', '2', '15', '18', '12', '9']","['5', None]","['14', '4']"
203,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['3', '17', '16', '1', '8', '10', '20', '7', '19', '11']","['13', '2', '15', '18', '12', '9']","['5', '6']","['14', '4']"
204,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['3', '17', '16', '1', '8', '10', '20', '7', '19', '11', '5']","['13', '2', '15', '18', '12', '9']","[None, '6']","['14', '4']"
204,4 finished I/O → ready queue,io_to_ready,4,IO1,"['3', '17', '16', '1', '8', '10', '20', '7', '19', '11', '5', '4']","['13', '2', '15', '18', '12', '9']","[None, '6']","['14', None]"
204,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['17', '16', '1', '8', '10', '20', '7', '19', '11', '5', '4']","['13', '2', '15', '18', '12', '9']","['3', '6']","['14', None]"
204,13 dispatched to IO1,dispatch_io,13,IO1,"['17', '16', '1', '8', '10', '20', '7', '19', '11', '5', '4']","['2', '15', '18', '12', '9']","['3', '6']","['14', '13']"
205,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['17', '16', '1', '8', '10', '20', '7', '19', '11', '5', '4', '6']","['2', '15', '18', '12', '9']","['3', None]","['14', '13']"
205,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['16', '1', '8', '10', '20', '7', '19', '11', '5', '4', '6']","['2', '15', '18', '12', '9']","['3', '17']","['14', '13']"
206,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['16', '1', '8', '10', '20', '7', '19', '11', '5', '4', '6', '3']","['2', '15', '18', '12', '9']","[None, '17']","['14', '13']"
206,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['1', '8', '10', '20', '7', '19', '11', '5', '4', '6', '3']","['2', '15', '18', '12', '9']","['16', '17']","['14', '13']"
207,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['1', '8', '10', '20', '7', '19', '11', '5', '4', '6', '3']","['2', '15', '18', '12', '9', '17']","['16', None]","['14', '13']"
207,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['8', '10', '20', '7', '19', '11', '5', '4', '6', '3']","['2', '15', '18', '12', '9', '17']","['16', '1']","['14', '13']"
208,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['8', '10', '20', '7', '19', '11', '5', '4', '6', '3', '16']","['2', '15', '18', '12', '9', '17']","[None, '1']","['14', '13']"
208,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['10', '20', '7', '19', '11', '5', '4', '6', '3', '16']","['2', '15', '18', '12', '9', '17']","['8', '1']","['14', '13']"
209,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['10', '20', '7', '19', '11', '5', '4', '6', '3', '16', '1']","['2', '15', '18', '12', '9', '17']","['8', None]","['14', '13']"
209,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['20', '7', '19', '11', '5', '4', '6', '3', '16', '1']","['2', '15', '18', '12', '9', '17']","['8', '10']","['14', '13']"
210,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['20', '7', '19', '11', '5', '4', '6', '3', '16', '1', '8']","['2', '15', '18', '12', '9', '17']","[None, '10']","['14', '13']"
210,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['7', '19', '11', '5', '4', '6', '3', '16', '1', '8']","['2', '15', '18', '12', '9', '17']","['20', '10']","['14', '13']"
211,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['7', '19', '11', '5', '4', '6', '3', '16', '1', '8', '10']","['2', '15', '18', '12', '9', '17']","['20', None]","['14', '13']"
211,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['19', '11', '5', '4', '6', '3', '16', '1', '8', '10']","['2', '15', '18', '12', '9', '17']","['20', '7']","['14', '13']"
212,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['19', '11', '5', '4', '6', '3', '16', '1', '8', '10', '20']","['2', '15', '18', '12', '9', '17']","[None, '7']","['14', '13']"
212,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['11', '5', '4', '6', '3', '16', '1', '8', '10', '20']","['2', '15', '18', '12', '9', '17']","['19', '7']","['14', '13']"
213,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['11', '5', '4', '6', '3', '16', '1', '8', '10', '20', '7']","['2', '15', '18', '12', '9', '17']","['19', None]","['14', '13']"
213,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['5', '4', '6', '3', '16', '1', '8', '10', '20', '7']","['2', '15', '18', '12', '9', '17']","['19', '11']","['14', '13']"
214,21 added to ready queue,enqueue,21,,"['5', '4', '6', '3', '16', '1', '8', '10', '20', '7', '21']","['2', '15', '18', '12', '9', '17']","['19', '11']","['14', '13']"
214,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['5', '4', '6', '3', '16', '1', '8', '10', '20', '7', '21', '19']","['2', '15', '18', '12', '9', '17']","[None, '11']","['14', '13']"
214,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['4', '6', '3', '16', '1', '8', '10', '20', '7', '21', '19']","['2', '15', '18', '12', '9', '17']","['5', '11']","['14', '13']"
215,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['4', '6', '3', '16', '1', '8', '10', '20', '7', '21', '19']","['2', '15', '18', '12', '9', '17', '5']","[None, '11']","['14', '13']"
215,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['4', '6', '3', '16', '1', '8', '10', '20', '7', '21', '19', '11']","['2', '15', '18', '12', '9', '17', '5']","[None, None]","['14', '13']"
215,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '3', '16', '1', '8', '10', '20', '7', '21', '19', '11']","['2', '15', '18', '12', '9', '17', '5']","['4', None]","['14', '13']"
215,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['3', '16', '1', '8', '10', '20', '7', '21', '19', '11']","['2', '15', '18', '12', '9', '17', '5']","['4', '6']","['14', '13']"
216,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['3', '16', '1', '8', '10', '20', '7', '21', '19', '11']","['2', '15', '18', '12', '9', '17', '5', '4']","[None, '6']","['14', '13']"
216,14 finished I/O → ready queue,io_to_ready,14,IO0,"['3', '16', '1', '8', '10', '20', '7', '21', '19', '11', '14']","['2', '15', '18', '12', '9', '17', '5', '4']","[None, '6']","[None, '13']"
216,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['16', '1', '8', '10', '20', '7', '21', '19', '11', '14']","['2', '15', '18', '12', '9', '17', '5', '4']","['3', '6']","[None, '13']"
216,2 dispatched to IO0,dispatch_io,2,IO0,"['16', '1', '8', '10', '20', '7', '21', '19', '11', '14']","['15', '18', '12', '9', '17', '5', '4']","['3', '6']","['2', '13']"
217,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['16', '1', '8', '10', '20', '7', '21', '19', '11', '14', '6']","['15', '18', '12', '9', '17', '5', '4']","['3', None]","['2', '13']"
217,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['1', '8', '10', '20', '7', '21', '19', '11', '14', '6']","['15', '18', '12', '9', '17', '5', '4']","['3', '16']","['2', '13']"
218,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['1', '8', '10', '20', '7', '21', '19', '11', '14', '6', '3']","['15', '18', '12', '9', '17', '5', '4']","[None, '16']","['2', '13']"
218,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['8', '10', '20', '7', '21', '19', '11', '14', '6', '3']","['15', '18', '12', '9', '17', '5', '4']","['1', '16']","['2', '13']"
219,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['8', '10', '20', '7', '21', '19', '11', '14', '6', '3', '16']","['15', '18', '12', '9', '17', '5', '4']","['1', None]","['2', '13']"
219,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['10', '20', '7', '21', '19', '11', '14', '6', '3', '16']","['15', '18', '12', '9', '17', '5', '4']","['1', '8']","['2', '13']"
220,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['10', '20', '7', '21', '19', '11', '14', '6', '3', '16', '1']","['15', '18', '12', '9', '17', '5', '4']","[None, '8']","['2', '13']"
220,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['10', '20', '7', '21', '19', '11', '14', '6', '3', '16', '1', '8']","['15', '18', '12', '9', '17', '5', '4']","[None, None]","['2', '13']"
220,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['20', '7', '21', '19', '11', '14', '6', '3', '16', '1', '8']","['15', '18', '12', '9', '17', '5', '4']","['10', None]","['2', '13']"
220,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['7', '21', '19', '11', '14', '6', '3', '16', '1', '8']","['15', '18', '12', '9', '17', '5', '4']","['10', '20']","['2', '13']"
222,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['7', '21', '19', '11', '14', '6', '3', '16', '1', '8', '10']","['15', '18', '12', '9', '17', '5', '4']","[None, '20']","['2', '13']"
222,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['7', '21', '19', '11', '14', '6', '3', '16', '1', '8', '10', '20']","['15', '18', '12', '9', '17', '5', '4']","[None, None]","['2', '13']"
222,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['21', '19', '11', '14', '6', '3', '16', '1', '8', '10', '20']","['15', '18', '12', '9', '17', '5', '4']","['7', None]","['2', '13']"
222,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['19', '11', '14', '6', '3', '16', '1', '8', '10', '20']","['15', '18', '12', '9', '17', '5', '4']","['7', '21']","['2', '13']"
224,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['19', '11', '14', '6', '3', '16', '1', '8', '10', '20', '7']","['15', '18', '12', '9', '17', '5', '4']","[None, '21']","['2', '13']"
224,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['19', '11', '14', '6', '3', '16', '1', '8', '10', '20', '7', '21']","['15', '18', '12', '9', '17', '5', '4']","[None, None]","['2', '13']"
224,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['11', '14', '6', '3', '16', '1', '8', '10', '20', '7', '21']","['15', '18', '12', '9', '17', '5', '4']","['19', None]","['2', '13']"
224,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['14', '6', '3', '16', '1', '8', '10', '20', '7', '21']","['15', '18', '12', '9', '17', '5', '4']","['19', '11']","['2', '13']"
226,22 added to ready queue,enqueue,22,,"['14', '6', '3', '16', '1', '8', '10', '20', '7', '21', '22']","['15', '18', '12', '9', '17', '5', '4']","['19', '11']","['2', '13']"
226,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['14', '6', '3', '16', '1', '8', '10', '20', '7', '21', '22', '19']","['15', '18', '12', '9', '17', '5', '4']","[None, '11']","['2', '13']"
226,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['14', '6', '3', '16', '1', '8', '10', '20', '7', '21', '22', '19', '11']","['15', '18', '12', '9', '17', '5', '4']","[None, None]","['2', '13']"
226,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['6', '3', '16', '1', '8', '10', '20', '7', '21', '22', '19', '11']","['15', '18', '12', '9', '17', '5', '4']","['14', None]","['2', '13']"
226,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['3', '16', '1', '8', '10', '20', '7', '21', '22', '19', '11']","['15', '18', '12', '9', '17', '5', '4']","['14', '6']","['2', '13']"
228,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['3', '16', '1', '8', '10', '20', '7', '21', '22', '19', '11', '14']","['15', '18', '12', '9', '17', '5', '4']","[None, '6']","['2', '13']"
228,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['3', '16', '1', '8', '10', '20', '7', '21', '22', '19', '11', '14', '6']","['15', '18', '12', '9', '17', '5', '4']","[None, None]","['2', '13']"
228,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['16', '1', '8', '10', '20', '7', '21', '22', '19', '11', '14', '6']","['15', '18', '12', '9', '17', '5', '4']","['3', None]","['2', '13']"
228,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['1', '8', '10', '20', '7', '21', '22', '19', '11', '14', '6']","['15', '18', '12', '9', '17', '5', '4']","['3', '16']","['2', '13']"
229,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,"['1', '8', '10', '20', '7', '21', '22', '19', '11', '14', '6', '16']","['15', '18', '12', '9', '17', '5', '4']","['3', None]","['2', '13']"
229,13 finished I/O → ready queue,io_to_ready,13,IO1,"['1', '8', '10', '20', '7', '21', '22', '19', '11', '14', '6', '16', '13']","['15', '18', '12', '9', '17', '5', '4']","['3', None]","['2', None]"
229,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['8', '10', '20', '7', '21', '22', '19', '11', '14', '6', '16', '13']","['15', '18', '12', '9', '17', '5', '4']","['3', '1']","['2', None]"
229,15 dispatched to IO1,dispatch_io,15,IO1,"['8', '10', '20', '7', '21', '22', '19', '11', '14', '6', '16', '13']","['18', '12', '9', '17', '5', '4']","['3', '1']","['2', '15']"
230,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['8', '10', '20', '7', '21', '22', '19', '11', '14', '6', '16', '13', '3']","['18', '12', '9', '17', '5', '4']","[None, '1']","['2', '15']"
230,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['10', '20', '7', '21', '22', '19', '11', '14', '6', '16', '13', '3']","['18', '12', '9', '17', '5', '4']","['8', '1']","['2', '15']"
231,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['10', '20', '7', '21', '22', '19', '11', '14', '6', '16', '13', '3', '1']","['18', '12', '9', '17', '5', '4']","['8', None]","['2', '15']"
231,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['20', '7', '21', '22', '19', '11', '14', '6', '16', '13', '3', '1']","['18', '12', '9', '17', '5', '4']","['8', '10']","['2', '15']"
232,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['20', '7', '21', '22', '19', '11', '14', '6', '16', '13', '3', '1', '8']","['18', '12', '9', '17', '5', '4']","[None, '10']","['2', '15']"
232,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['7', '21', '22', '19', '11', '14', '6', '16', '13', '3', '1', '8']","['18', '12', '9', '17', '5', '4']","['20', '10']","['2', '15']"
233,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['7', '21', '22', '19', '11', '14', '6', '16', '13', '3', '1', '8', '10']","['18', '12', '9', '17', '5', '4']","['20', None]","['2', '15']"
233,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['21', '22', '19', '11', '14', '6', '16', '13', '3', '1', '8', '10']","['18', '12', '9', '17', '5', '4']","['20', '7']","['2', '15']"
234,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['21', '22', '19', '11', '14', '6', '16', '13', '3', '1', '8', '10', '20']","['18', '12', '9', '17', '5', '4']","[None, '7']","['2', '15']"
234,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['22', '19', '11', '14', '6', '16', '13', '3', '1', '8', '10', '20']","['18', '12', '9', '17', '5', '4']","['21', '7']","['2', '15']"
235,7 finished CPU → ready queue,cpu_to_ready,7,CPU1,"['22', '19', '11', '14', '6', '16', '13', '3', '1', '8', '10', '20', '7']","['18', '12', '9', '17', '5', '4']","['21', None]","['2', '15']"
235,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['19', '11', '14', '6', '16', '13', '3', '1', '8', '10', '20', '7']","['18', '12', '9', '17', '5', '4']","['21', '22']","['2', '15']"
236,23 added to ready queue,enqueue,23,,"['19', '11', '14', '6', '16', '13', '3', '1', '8', '10', '20', '7', '23']","['18', '12', '9', '17', '5', '4']","['21', '22']","['2', '15']"
236,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['19', '11', '14', '6', '16', '13', '3', '1', '8', '10', '20', '7', '23', '21']","['18', '12', '9', '17', '5', '4']","[None, '22']","['2', '15']"
236,2 finished I/O → ready queue,io_to_ready,2,IO0,"['19', '11', '14', '6', '16', '13', '3', '1', '8', '10', '20', '7', '23', '21', '2']","['18', '12', '9', '17', '5', '4']","[None, '22']","[None, '15']"
236,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['11', '14', '6', '16', '13', '3', '1', '8', '10', '20', '7', '23', '21', '2']","['18', '12', '9', '17', '5', '4']","['19', '22']","[None, '15']"
236,18 dispatched to IO0,dispatch_io,18,IO0,"['11', '14', '6', '16', '13', '3', '1', '8', '10', '20', '7', '23', '21', '2']","['12', '9', '17', '5', '4']","['19', '22']","['18', '15']"
237,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['11', '14', '6', '16', '13', '3', '1', '8', '10', '20', '7', '23', '21', '2', '22']","['12', '9', '17', '5', '4']","['19', None]","['18', '15']"
237,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['14', '6', '16', '13', '3', '1', '8', '10', '20', '7', '23', '21', '2', '22']","['12', '9', '17', '5', '4']","['19', '11']","['18', '15']"
238,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['14', '6', '16', '13', '3', '1', '8', '10', '20', '7', '23', '21', '2', '22', '19']","['12', '9', '17', '5', '4']","[None, '11']","['18', '15']"
238,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['6', '16', '13', '3', '1', '8', '10', '20', '7', '23', '21', '2', '22', '19']","['12', '9', '17', '5', '4']","['14', '11']","['18', '15']"
239,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['6', '16', '13', '3', '1', '8', '10', '20', '7', '23', '21', '2', '22', '19', '11']","['12', '9', '17', '5', '4']","['14', None]","['18', '15']"
239,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['16', '13', '3', '1', '8', '10', '20', '7', '23', '21', '2', '22', '19', '11']","['12', '9', '17', '5', '4']","['14', '6']","['18', '15']"
240,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['16', '13', '3', '1', '8', '10', '20', '7', '23', '21', '2', '22', '19', '11', '14']","['12', '9', '17', '5', '4']","[None, '6']","['18', '15']"
240,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['13', '3', '1', '8', '10', '20', '7', '23', '21', '2', '22', '19', '11', '14']","['12', '9', '17', '5', '4']","['16', '6']","['18', '15']"
241,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['13', '3', '1', '8', '10', '20', '7', '23', '21', '2', '22', '19', '11', '14', '6']","['12', '9', '17', '5', '4']","['16', None]","['18', '15']"
241,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['3', '1', '8', '10', '20', '7', '23', '21', '2', '22', '19', '11', '14', '6']","['12', '9', '17', '5', '4']","['16', '13']","['18', '15']"
242,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['3', '1', '8', '10', '20', '7', '23', '21', '2', '22', '19', '11', '14', '6', '16']","['12', '9', '17', '5', '4']","[None, '13']","['18', '15']"
242,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['1', '8', '10', '20', '7', '23', '21', '2', '22', '19', '11', '14', '6', '16']","['12', '9', '17', '5', '4']","['3', '13']","['18', '15']"
243,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['1', '8', '10', '20', '7', '23', '21', '2', '22', '19', '11', '14', '6', '16', '13']","['12', '9', '17', '5', '4']","['3', None]","['18', '15']"
243,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['8', '10', '20', '7', '23', '21', '2', '22', '19', '11', '14', '6', '16', '13']","['12', '9', '17', '5', '4']","['3', '1']","['18', '15']"
244,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['8', '10', '20', '7', '23', '21', '2', '22', '19', '11', '14', '6', '16', '13', '3']","['12', '9', '17', '5', '4']","[None, '1']","['18', '15']"
244,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['10', '20', '7', '23', '21', '2', '22', '19', '11', '14', '6', '16', '13', '3']","['12', '9', '17', '5', '4']","['8', '1']","['18', '15']"
245,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['10', '20', '7', '23', '21', '2', '22', '19', '11', '14', '6', '16', '13', '3', '1']","['12', '9', '17', '5', '4']","['8', None]","['18', '15']"
245,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['20', '7', '23', '21', '2', '22', '19', '11', '14', '6', '16', '13', '3', '1']","['12', '9', '17', '5', '4']","['8', '10']","['18', '15']"
246,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['20', '7', '23', '21', '2', '22', '19', '11', '14', '6', '16', '13', '3', '1', '8']","['12', '9', '17', '5', '4']","[None, '10']","['18', '15']"
246,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['7', '23', '21', '2', '22', '19', '11', '14', '6', '16', '13', '3', '1', '8']","['12', '9', '17', '5', '4']","['20', '10']","['18', '15']"
247,24 added to ready queue,enqueue,24,,"['7', '23', '21', '2', '22', '19', '11', '14', '6', '16', '13', '3', '1', '8', '24']","['12', '9', '17', '5', '4']","['20', '10']","['18', '15']"
247,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['7', '23', '21', '2', '22', '19', '11', '14', '6', '16', '13', '3', '1', '8', '24', '10']","['12', '9', '17', '5', '4']","['20', None]","['18', '15']"
247,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['23', '21', '2', '22', '19', '11', '14', '6', '16', '13', '3', '1', '8', '24', '10']","['12', '9', '17', '5', '4']","['20', '7']","['18', '15']"
248,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['23', '21', '2', '22', '19', '11', '14', '6', '16', '13', '3', '1', '8', '24', '10', '20']","['12', '9', '17', '5', '4']","[None, '7']","['18', '15']"
248,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['21', '2', '22', '19', '11', '14', '6', '16', '13', '3', '1', '8', '24', '10', '20']","['12', '9', '17', '5', '4']","['23', '7']","['18', '15']"
249,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['21', '2', '22', '19', '11', '14', '6', '16', '13', '3', '1', '8', '24', '10', '20', '7']","['12', '9', '17', '5', '4']","['23', None]","['18', '15']"
249,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['2', '22', '19', '11', '14', '6', '16', '13', '3', '1', '8', '24', '10', '20', '7']","['12', '9', '17', '5', '4']","['23', '21']","['18', '15']"
250,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['2', '22', '19', '11', '14', '6', '16', '13', '3', '1', '8', '24', '10', '20', '7', '23']","['12', '9', '17', '5', '4']","[None, '21']","['18', '15']"
250,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['22', '19', '11', '14', '6', '16', '13', '3', '1', '8', '24', '10', '20', '7', '23']","['12', '9', '17', '5', '4']","['2', '21']","['18', '15']"
251,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['22', '19', '11', '14', '6', '16', '13', '3', '1', '8', '24', '10', '20', '7', '23', '21']","['12', '9', '17', '5', '4']","['2', None]","['18', '15']"
251,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['19', '11', '14', '6', '16', '13', '3', '1', '8', '24', '10', '20', '7', '23', '21']","['12', '9', '17', '5', '4']","['2', '22']","['18', '15']"
252,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['19', '11', '14', '6', '16', '13', '3', '1', '8', '24', '10', '20', '7', '23', '21', '2']","['12', '9', '17', '5', '4']","[None, '22']","['18', '15']"
252,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['11', '14', '6', '16', '13', '3', '1', '8', '24', '10', '20', '7', '23', '21', '2']","['12', '9', '17', '5', '4']","['19', '22']","['18', '15']"
253,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['11', '14', '6', '16', '13', '3', '1', '8', '24', '10', '20', '7', '23', '21', '2', '22']","['12', '9', '17', '5', '4']","['19', None]","['18', '15']"
253,18 finished I/O → ready queue,io_to_ready,18,IO0,"['11', '14', '6', '16', '13', '3', '1', '8', '24', '10', '20', '7', '23', '21', '2', '22', '18']","['12', '9', '17', '5', '4']","['19', None]","[None, '15']"
253,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['14', '6', '16', '13', '3', '1', '8', '24', '10', '20', '7', '23', '21', '2', '22', '18']","['12', '9', '17', '5', '4']","['19', '11']","[None, '15']"
253,12 dispatched to IO0,dispatch_io,12,IO0,"['14', '6', '16', '13', '3', '1', '8', '24', '10', '20', '7', '23', '21', '2', '22', '18']","['9', '17', '5', '4']","['19', '11']","['12', '15']"
254,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['14', '6', '16', '13', '3', '1', '8', '24', '10', '20', '7', '23', '21', '2', '22', '18', '19']","['9', '17', '5', '4']","[None, '11']","['12', '15']"
254,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['14', '6', '16', '13', '3', '1', '8', '24', '10', '20', '7', '23', '21', '2', '22', '18', '19']","['9', '17', '5', '4', '11']","[None, None]","['12', '15']"
254,15 finished I/O → ready queue,io_to_ready,15,IO1,"['14', '6', '16', '13', '3', '1', '8', '24', '10', '20', '7', '23', '21', '2', '22', '18', '19', '15']","['9', '17', '5', '4', '11']","[None, None]","['12', None]"
254,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['6', '16', '13', '3', '1', '8', '24', '10', '20', '7', '23', '21', '2', '22', '18', '19', '15']","['9', '17', '5', '4', '11']","['14', None]","['12', None]"
254,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['16', '13', '3', '1', '8', '24', '10', '20', '7', '23', '21', '2', '22', '18', '19', '15']","['9', '17', '5', '4', '11']","['14', '6']","['12', None]"
254,9 dispatched to IO1,dispatch_io,9,IO1,"['16', '13', '3', '1', '8', '24', '10', '20', '7', '23', '21', '2', '22', '18', '19', '15']","['17', '5', '4', '11']","['14', '6']","['12', '9']"
255,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['16', '13', '3', '1', '8', '24', '10', '20', '7', '23', '21', '2', '22', '18', '19', '15']","['17', '5', '4', '11', '14']","[None, '6']","['12', '9']"
255,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['16', '13', '3', '1', '8', '24', '10', '20', '7', '23', '21', '2', '22', '18', '19', '15', '6']","['17', '5', '4', '11', '14']","[None, None]","['12', '9']"
255,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['13', '3', '1', '8', '24', '10', '20', '7', '23', '21', '2', '22', '18', '19', '15', '6']","['17', '5', '4', '11', '14']","['16', None]","['12', '9']"
255,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['3', '1', '8', '24', '10', '20', '7', '23', '21', '2', '22', '18', '19', '15', '6']","['17', '5', '4', '11', '14']","['16', '13']","['12', '9']"
257,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['3', '1', '8', '24', '10', '20', '7', '23', '21', '2', '22', '18', '19', '15', '6', '16']","['17', '5', '4', '11', '14']","[None, '13']","['12', '9']"
257,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['3', '1', '8', '24', '10', '20', '7', '23', '21', '2', '22', '18', '19', '15', '6', '16', '13']","['17', '5', '4', '11', '14']","[None, None]","['12', '9']"
257,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['1', '8', '24', '10', '20', '7', '23', '21', '2', '22', '18', '19', '15', '6', '16', '13']","['17', '5', '4', '11', '14']","['3', None]","['12', '9']"
257,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['8', '24', '10', '20', '7', '23', '21', '2', '22', '18', '19', '15', '6', '16', '13']","['17', '5', '4', '11', '14']","['3', '1']","['12', '9']"
258,25 added to ready queue,enqueue,25,,"['8', '24', '10', '20', '7', '23', '21', '2', '22', '18', '19', '15', '6', '16', '13', '25']","['17', '5', '4', '11', '14']","['3', '1']","['12', '9']"
258,3 finished CPU → wait queue,cpu_to_io,3,CPU0,"['8', '24', '10', '20', '7', '23', '21', '2', '22', '18', '19', '15', '6', '16', '13', '25']","['17', '5', '4', '11', '14', '3']","[None, '1']","['12', '9']"
258,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['8', '24', '10', '20', '7', '23', '21', '2', '22', '18', '19', '15', '6', '16', '13', '25', '1']","['17', '5', '4', '11', '14', '3']","[None, None]","['12', '9']"
258,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['24', '10', '20', '7', '23', '21', '2', '22', '18', '19', '15', '6', '16', '13', '25', '1']","['17', '5', '4', '11', '14', '3']","['8', None]","['12', '9']"
258,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['10', '20', '7', '23', '21', '2', '22', '18', '19', '15', '6', '16', '13', '25', '1']","['17', '5', '4', '11', '14', '3']","['8', '24']","['12', '9']"
260,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['10', '20', '7', '23', '21', '2', '22', '18', '19', '15', '6', '16', '13', '25', '1', '8']","['17', '5', '4', '11', '14', '3']","[None, '24']","['12', '9']"
260,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['10', '20', '7', '23', '21', '2', '22', '18', '19', '15', '6', '16', '13', '25', '1', '8', '24']","['17', '5', '4', '11', '14', '3']","[None, None]","['12', '9']"
260,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['20', '7', '23', '21', '2', '22', '18', '19', '15', '6', '16', '13', '25', '1', '8', '24']","['17', '5', '4', '11', '14', '3']","['10', None]","['12', '9']"
260,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['7', '23', '21', '2', '22', '18', '19', '15', '6', '16', '13', '25', '1', '8', '24']","['17', '5', '4', '11', '14', '3']","['10', '20']","['12', '9']"
261,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['7', '23', '21', '2', '22', '18', '19', '15', '6', '16', '13', '25', '1', '8', '24']","['17', '5', '4', '11', '14', '3', '20']","['10', None]","['12', '9']"
261,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['23', '21', '2', '22', '18', '19', '15', '6', '16', '13', '25', '1', '8', '24']","['17', '5', '4', '11', '14', '3', '20']","['10', '7']","['12', '9']"
262,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['23', '21', '2', '22', '18', '19', '15', '6', '16', '13', '25', '1', '8', '24', '10']","['17', '5', '4', '11', '14', '3', '20']","[None, '7']","['12', '9']"
262,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['21', '2', '22', '18', '19', '15', '6', '16', '13', '25', '1', '8', '24', '10']","['17', '5', '4', '11', '14', '3', '20']","['23', '7']","['12', '9']"
263,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['21', '2', '22', '18', '19', '15', '6', '16', '13', '25', '1', '8', '24', '10', '23']","['17', '5', '4', '11', '14', '3', '20']","[None, '7']","['12', '9']"
263,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['21', '2', '22', '18', '19', '15', '6', '16', '13', '25', '1', '8', '24', '10', '23', '7']","['17', '5', '4', '11', '14', '3', '20']","[None, None]","['12', '9']"
263,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['2', '22', '18', '19', '15', '6', '16', '13', '25', '1', '8', '24', '10', '23', '7']","['17', '5', '4', '11', '14', '3', '20']","['21', None]","['12', '9']"
263,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['22', '18', '19', '15', '6', '16', '13', '25', '1', '8', '24', '10', '23', '7']","['17', '5', '4', '11', '14', '3', '20']","['21', '2']","['12', '9']"
265,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['22', '18', '19', '15', '6', '16', '13', '25', '1', '8', '24', '10', '23', '7', '21']","['17', '5', '4', '11', '14', '3', '20']","[None, '2']","['12', '9']"
265,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['22', '18', '19', '15', '6', '16', '13', '25', '1', '8', '24', '10', '23', '7', '21', '2']","['17', '5', '4', '11', '14', '3', '20']","[None, None]","['12', '9']"
265,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['18', '19', '15', '6', '16', '13', '25', '1', '8', '24', '10', '23', '7', '21', '2']","['17', '5', '4', '11', '14', '3', '20']","['22', None]","['12', '9']"
265,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['19', '15', '6', '16', '13', '25', '1', '8', '24', '10', '23', '7', '21', '2']","['17', '5', '4', '11', '14', '3', '20']","['22', '18']","['12', '9']"
267,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['19', '15', '6', '16', '13', '25', '1', '8', '24', '10', '23', '7', '21', '2', '22']","['17', '5', '4', '11', '14', '3', '20']","[None, '18']","['12', '9']"
267,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['19', '15', '6', '16', '13', '25', '1', '8', '24', '10', '23', '7', '21', '2', '22', '18']","['17', '5', '4', '11', '14', '3', '20']","[None, None]","['12', '9']"
267,9 finished I/O → ready queue,io_to_ready,9,IO1,"['19', '15', '6', '16', '13', '25', '1', '8', '24', '10', '23', '7', '21', '2', '22', '18', '9']","['17', '5', '4', '11', '14', '3', '20']","[None, None]","['12', None]"
267,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['15', '6', '16', '13', '25', '1', '8', '24', '10', '23', '7', '21', '2', '22', '18', '9']","['17', '5', '4', '11', '14', '3', '20']","['19', None]","['12', None]"
267,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['6', '16', '13', '25', '1', '8', '24', '10', '23', '7', '21', '2', '22', '18', '9']","['17', '5', '4', '11', '14', '3', '20']","['19', '15']","['12', None]"
267,17 dispatched to IO1,dispatch_io,17,IO1,"['6', '16', '13', '25', '1', '8', '24', '10', '23', '7', '21', '2', '22', '18', '9']","['5', '4', '11', '14', '3', '20']","['19', '15']","['12', '17']"
269,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['6', '16', '13', '25', '1', '8', '24', '10', '23', '7', '21', '2', '22', '18', '9', '19']","['5', '4', '11', '14', '3', '20']","[None, '15']","['12', '17']"
269,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['6', '16', '13', '25', '1', '8', '24', '10', '23', '7', '21', '2', '22', '18', '9', '19', '15']","['5', '4', '11', '14', '3', '20']","[None, None]","['12', '17']"
269,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['16', '13', '25', '1', '8', '24', '10', '23', '7', '21', '2', '22', '18', '9', '19', '15']","['5', '4', '11', '14', '3', '20']","['6', None]","['12', '17']"
269,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['13', '25', '1', '8', '24', '10', '23', '7', '21', '2', '22', '18', '9', '19', '15']","['5', '4', '11', '14', '3', '20']","['6', '16']","['12', '17']"
271,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['13', '25', '1', '8', '24', '10', '23', '7', '21', '2', '22', '18', '9', '19', '15', '6']","['5', '4', '11', '14', '3', '20']","[None, '16']","['12', '17']"
271,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['13', '25', '1', '8', '24', '10', '23', '7', '21', '2', '22', '18', '9', '19', '15', '6', '16']","['5', '4', '11', '14', '3', '20']","[None, None]","['12', '17']"
271,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['25', '1', '8', '24', '10', '23', '7', '21', '2', '22', '18', '9', '19', '15', '6', '16']","['5', '4', '11', '14', '3', '20']","['13', None]","['12', '17']"
271,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['1', '8', '24', '10', '23', '7', '21', '2', '22', '18', '9', '19', '15', '6', '16']","['5', '4', '11', '14', '3', '20']","['13', '25']","['12', '17']"
273,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['1', '8', '24', '10', '23', '7', '21', '2', '22', '18', '9', '19', '15', '6', '16']","['5', '4', '11', '14', '3', '20', '13']","[None, '25']","['12', '17']"
273,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['1', '8', '24', '10', '23', '7', '21', '2', '22', '18', '9', '19', '15', '6', '16', '25']","['5', '4', '11', '14', '3', '20', '13']","[None, None]","['12', '17']"
273,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['8', '24', '10', '23', '7', '21', '2', '22', '18', '9', '19', '15', '6', '16', '25']","['5', '4', '11', '14', '3', '20', '13']","['1', None]","['12', '17']"
273,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['24', '10', '23', '7', '21', '2', '22', '18', '9', '19', '15', '6', '16', '25']","['5', '4', '11', '14', '3', '20', '13']","['1', '8']","['12', '17']"
274,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['24', '10', '23', '7', '21', '2', '22', '18', '9', '19', '15', '6', '16', '25']","['5', '4', '11', '14', '3', '20', '13', '8']","['1', None]","['12', '17']"
274,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['10', '23', '7', '21', '2', '22', '18', '9', '19', '15', '6', '16', '25']","['5', '4', '11', '14', '3', '20', '13', '8']","['1', '24']","['12', '17']"
275,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['10', '23', '7', '21', '2', '22', '18', '9', '19', '15', '6', '16', '25', '1']","['5', '4', '11', '14', '3', '20', '13', '8']","[None, '24']","['12', '17']"
275,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['23', '7', '21', '2', '22', '18', '9', '19', '15', '6', '16', '25', '1']","['5', '4', '11', '14', '3', '20', '13', '8']","['10', '24']","['12', '17']"
276,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['23', '7', '21', '2', '22', '18', '9', '19', '15', '6', '16', '25', '1', '24']","['5', '4', '11', '14', '3', '20', '13', '8']","['10', None]","['12', '17']"
276,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['7', '21', '2', '22', '18', '9', '19', '15', '6', '16', '25', '1', '24']","['5', '4', '11', '14', '3', '20', '13', '8']","['10', '23']","['12', '17']"
277,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['7', '21', '2', '22', '18', '9', '19', '15', '6', '16', '25', '1', '24', '10']","['5', '4', '11', '14', '3', '20', '13', '8']","[None, '23']","['12', '17']"
277,12 finished I/O → ready queue,io_to_ready,12,IO0,"['7', '21', '2', '22', '18', '9', '19', '15', '6', '16', '25', '1', '24', '10', '12']","['5', '4', '11', '14', '3', '20', '13', '8']","[None, '23']","[None, '17']"
277,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['21', '2', '22', '18', '9', '19', '15', '6', '16', '25', '1', '24', '10', '12']","['5', '4', '11', '14', '3', '20', '13', '8']","['7', '23']","[None, '17']"
277,5 dispatched to IO0,dispatch_io,5,IO0,"['21', '2', '22', '18', '9', '19', '15', '6', '16', '25', '1', '24', '10', '12']","['4', '11', '14', '3', '20', '13', '8']","['7', '23']","['5', '17']"
278,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['21', '2', '22', '18', '9', '19', '15', '6', '16', '25', '1', '24', '10', '12', '23']","['4', '11', '14', '3', '20', '13', '8']","['7', None]","['5', '17']"
278,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['2', '22', '18', '9', '19', '15', '6', '16', '25', '1', '24', '10', '12', '23']","['4', '11', '14', '3', '20', '13', '8']","['7', '21']","['5', '17']"
279,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['2', '22', '18', '9', '19', '15', '6', '16', '25', '1', '24', '10', '12', '23', '7']","['4', '11', '14', '3', '20', '13', '8']","[None, '21']","['5', '17']"
279,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['22', '18', '9', '19', '15', '6', '16', '25', '1', '24', '10', '12', '23', '7']","['4', '11', '14', '3', '20', '13', '8']","['2', '21']","['5', '17']"
280,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['22', '18', '9', '19', '15', '6', '16', '25', '1', '24', '10', '12', '23', '7', '21']","['4', '11', '14', '3', '20', '13', '8']","['2', None]","['5', '17']"
280,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['18', '9', '19', '15', '6', '16', '25', '1', '24', '10', '12', '23', '7', '21']","['4', '11', '14', '3', '20', '13', '8']","['2', '22']","['5', '17']"
281,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['18', '9', '19', '15', '6', '16', '25', '1', '24', '10', '12', '23', '7', '21', '2']","['4', '11', '14', '3', '20', '13', '8']","[None, '22']","['5', '17']"
281,17 finished I/O → ready queue,io_to_ready,17,IO1,"['18', '9', '19', '15', '6', '16', '25', '1', '24', '10', '12', '23', '7', '21', '2', '17']","['4', '11', '14', '3', '20', '13', '8']","[None, '22']","['5', None]"
281,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['9', '19', '15', '6', '16', '25', '1', '24', '10', '12', '23', '7', '21', '2', '17']","['4', '11', '14', '3', '20', '13', '8']","['18', '22']","['5', None]"
281,4 dispatched to IO1,dispatch_io,4,IO1,"['9', '19', '15', '6', '16', '25', '1', '24', '10', '12', '23', '7', '21', '2', '17']","['11', '14', '3', '20', '13', '8']","['18', '22']","['5', '4']"
282,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['9', '19', '15', '6', '16', '25', '1', '24', '10', '12', '23', '7', '21', '2', '17', '22']","['11', '14', '3', '20', '13', '8']","['18', None]","['5', '4']"
282,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['19', '15', '6', '16', '25', '1', '24', '10', '12', '23', '7', '21', '2', '17', '22']","['11', '14', '3', '20', '13', '8']","['18', '9']","['5', '4']"
283,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['19', '15', '6', '16', '25', '1', '24', '10', '12', '23', '7', '21', '2', '17', '22', '18']","['11', '14', '3', '20', '13', '8']","[None, '9']","['5', '4']"
283,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['15', '6', '16', '25', '1', '24', '10', '12', '23', '7', '21', '2', '17', '22', '18']","['11', '14', '3', '20', '13', '8']","['19', '9']","['5', '4']"
284,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['15', '6', '16', '25', '1', '24', '10', '12', '23', '7', '21', '2', '17', '22', '18', '9']","['11', '14', '3', '20', '13', '8']","['19', None]","['5', '4']"
284,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['6', '16', '25', '1', '24', '10', '12', '23', '7', '21', '2', '17', '22', '18', '9']","['11', '14', '3', '20', '13', '8']","['19', '15']","['5', '4']"
285,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['6', '16', '25', '1', '24', '10', '12', '23', '7', '21', '2', '17', '22', '18', '9', '19']","['11', '14', '3', '20', '13', '8']","[None, '15']","['5', '4']"
285,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['16', '25', '1', '24', '10', '12', '23', '7', '21', '2', '17', '22', '18', '9', '19']","['11', '14', '3', '20', '13', '8']","['6', '15']","['5', '4']"
286,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['16', '25', '1', '24', '10', '12', '23', '7', '21', '2', '17', '22', '18', '9', '19', '15']","['11', '14', '3', '20', '13', '8']","['6', None]","['5', '4']"
286,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['25', '1', '24', '10', '12', '23', '7', '21', '2', '17', '22', '18', '9', '19', '15']","['11', '14', '3', '20', '13', '8']","['6', '16']","['5', '4']"
287,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['25', '1', '24', '10', '12', '23', '7', '21', '2', '17', '22', '18', '9', '19', '15', '6']","['11', '14', '3', '20', '13', '8']","[None, '16']","['5', '4']"
287,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['1', '24', '10', '12', '23', '7', '21', '2', '17', '22', '18', '9', '19', '15', '6']","['11', '14', '3', '20', '13', '8']","['25', '16']","['5', '4']"
288,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['1', '24', '10', '12', '23', '7', '21', '2', '17', '22', '18', '9', '19', '15', '6', '16']","['11', '14', '3', '20', '13', '8']","['25', None]","['5', '4']"
288,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['24', '10', '12', '23', '7', '21', '2', '17', '22', '18', '9', '19', '15', '6', '16']","['11', '14', '3', '20', '13', '8']","['25', '1']","['5', '4']"
289,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['24', '10', '12', '23', '7', '21', '2', '17', '22', '18', '9', '19', '15', '6', '16', '25']","['11', '14', '3', '20', '13', '8']","[None, '1']","['5', '4']"
289,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['10', '12', '23', '7', '21', '2', '17', '22', '18', '9', '19', '15', '6', '16', '25']","['11', '14', '3', '20', '13', '8']","['24', '1']","['5', '4']"
290,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['10', '12', '23', '7', '21', '2', '17', '22', '18', '9', '19', '15', '6', '16', '25', '1']","['11', '14', '3', '20', '13', '8']","['24', None]","['5', '4']"
290,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['12', '23', '7', '21', '2', '17', '22', '18', '9', '19', '15', '6', '16', '25', '1']","['11', '14', '3', '20', '13', '8']","['24', '10']","['5', '4']"
291,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['12', '23', '7', '21', '2', '17', '22', '18', '9', '19', '15', '6', '16', '25', '1', '24']","['11', '14', '3', '20', '13', '8']","[None, '10']","['5', '4']"
291,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['23', '7', '21', '2', '17', '22', '18', '9', '19', '15', '6', '16', '25', '1', '24']","['11', '14', '3', '20', '13', '8']","['12', '10']","['5', '4']"
292,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['23', '7', '21', '2', '17', '22', '18', '9', '19', '15', '6', '16', '25', '1', '24', '10']","['11', '14', '3', '20', '13', '8']","['12', None]","['5', '4']"
292,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['7', '21', '2', '17', '22', '18', '9', '19', '15', '6', '16', '25', '1', '24', '10']","['11', '14', '3', '20', '13', '8']","['12', '23']","['5', '4']"
293,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['7', '21', '2', '17', '22', '18', '9', '19', '15', '6', '16', '25', '1', '24', '10', '12']","['11', '14', '3', '20', '13', '8']","[None, '23']","['5', '4']"
293,5 finished I/O → ready queue,io_to_ready,5,IO0,"['7', '21', '2', '17', '22', '18', '9', '19', '15', '6', '16', '25', '1', '24', '10', '12', '5']","['11', '14', '3', '20', '13', '8']","[None, '23']","[None, '4']"
293,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['21', '2', '17', '22', '18', '9', '19', '15', '6', '16', '25', '1', '24', '10', '12', '5']","['11', '14', '3', '20', '13', '8']","['7', '23']","[None, '4']"
293,11 dispatched to IO0,dispatch_io,11,IO0,"['21', '2', '17', '22', '18', '9', '19', '15', '6', '16', '25', '1', '24', '10', '12', '5']","['14', '3', '20', '13', '8']","['7', '23']","['11', '4']"
294,23 finished CPU → wait queue,cpu_to_io,23,CPU1,"['21', '2', '17', '22', '18', '9', '19', '15', '6', '16', '25', '1', '24', '10', '12', '5']","['14', '3', '20', '13', '8', '23']","['7', None]","['11', '4']"
294,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['2', '17', '22', '18', '9', '19', '15', '6', '16', '25', '1', '24', '10', '12', '5']","['14', '3', '20', '13', '8', '23']","['7', '21']","['11', '4']"
295,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['2', '17', '22', '18', '9', '19', '15', '6', '16', '25', '1', '24', '10', '12', '5']","['14', '3', '20', '13', '8', '23', '7']","[None, '21']","['11', '4']"
295,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['17', '22', '18', '9', '19', '15', '6', '16', '25', '1', '24', '10', '12', '5']","['14', '3', '20', '13', '8', '23', '7']","['2', '21']","['11', '4']"
296,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['17', '22', '18', '9', '19', '15', '6', '16', '25', '1', '24', '10', '12', '5', '21']","['14', '3', '20', '13', '8', '23', '7']","['2', None]","['11', '4']"
296,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['22', '18', '9', '19', '15', '6', '16', '25', '1', '24', '10', '12', '5', '21']","['14', '3', '20', '13', '8', '23', '7']","['2', '17']","['11', '4']"
297,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['22', '18', '9', '19', '15', '6', '16', '25', '1', '24', '10', '12', '5', '21', '2']","['14', '3', '20', '13', '8', '23', '7']","[None, '17']","['11', '4']"
297,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['18', '9', '19', '15', '6', '16', '25', '1', '24', '10', '12', '5', '21', '2']","['14', '3', '20', '13', '8', '23', '7']","['22', '17']","['11', '4']"
298,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['18', '9', '19', '15', '6', '16', '25', '1', '24', '10', '12', '5', '21', '2', '17']","['14', '3', '20', '13', '8', '23', '7']","['22', None]","['11', '4']"
298,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['9', '19', '15', '6', '16', '25', '1', '24', '10', '12', '5', '21', '2', '17']","['14', '3', '20', '13', '8', '23', '7']","['22', '18']","['11', '4']"
299,22 finished CPU → wait queue,cpu_to_io,22,CPU0,"['9', '19', '15', '6', '16', '25', '1', '24', '10', '12', '5', '21', '2', '17']","['14', '3', '20', '13', '8', '23', '7', '22']","[None, '18']","['11', '4']"
299,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['9', '19', '15', '6', '16', '25', '1', '24', '10', '12', '5', '21', '2', '17', '18']","['14', '3', '20', '13', '8', '23', '7', '22']","[None, None]","['11', '4']"
299,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['19', '15', '6', '16', '25', '1', '24', '10', '12', '5', '21', '2', '17', '18']","['14', '3', '20', '13', '8', '23', '7', '22']","['9', None]","['11', '4']"
299,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['15', '6', '16', '25', '1', '24', '10', '12', '5', '21', '2', '17', '18']","['14', '3', '20', '13', '8', '23', '7', '22']","['9', '19']","['11', '4']"
301,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['15', '6', '16', '25', '1', '24', '10', '12', '5', '21', '2', '17', '18', '9']","['14', '3', '20', '13', '8', '23', '7', '22']","[None, '19']","['11', '4']"
301,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['15', '6', '16', '25', '1', '24', '10', '12', '5', '21', '2', '17', '18', '9', '19']","['14', '3', '20', '13', '8', '23', '7', '22']","[None, None]","['11', '4']"
301,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['6', '16', '25', '1', '24', '10', '12', '5', '21', '2', '17', '18', '9', '19']","['14', '3', '20', '13', '8', '23', '7', '22']","['15', None]","['11', '4']"
301,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['16', '25', '1', '24', '10', '12', '5', '21', '2', '17', '18', '9', '19']","['14', '3', '20', '13', '8', '23', '7', '22']","['15', '6']","['11', '4']"
303,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['16', '25', '1', '24', '10', '12', '5', '21', '2', '17', '18', '9', '19', '15']","['14', '3', '20', '13', '8', '23', '7', '22']","[None, '6']","['11', '4']"
303,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['16', '25', '1', '24', '10', '12', '5', '21', '2', '17', '18', '9', '19', '15', '6']","['14', '3', '20', '13', '8', '23', '7', '22']","[None, None]","['11', '4']"
303,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['25', '1', '24', '10', '12', '5', '21', '2', '17', '18', '9', '19', '15', '6']","['14', '3', '20', '13', '8', '23', '7', '22']","['16', None]","['11', '4']"
303,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['1', '24', '10', '12', '5', '21', '2', '17', '18', '9', '19', '15', '6']","['14', '3', '20', '13', '8', '23', '7', '22']","['16', '25']","['11', '4']"
304,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['1', '24', '10', '12', '5', '21', '2', '17', '18', '9', '19', '15', '6', '25']","['14', '3', '20', '13', '8', '23', '7', '22']","['16', None]","['11', '4']"
304,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['24', '10', '12', '5', '21', '2', '17', '18', '9', '19', '15', '6', '25']","['14', '3', '20', '13', '8', '23', '7', '22']","['16', '1']","['11', '4']"
305,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['24', '10', '12', '5', '21', '2', '17', '18', '9', '19', '15', '6', '25', '16']","['14', '3', '20', '13', '8', '23', '7', '22']","[None, '1']","['11', '4']"
305,4 finished I/O → ready queue,io_to_ready,4,IO1,"['24', '10', '12', '5', '21', '2', '17', '18', '9', '19', '15', '6', '25', '16', '4']","['14', '3', '20', '13', '8', '23', '7', '22']","[None, '1']","['11', None]"
305,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['10', '12', '5', '21', '2', '17', '18', '9', '19', '15', '6', '25', '16', '4']","['14', '3', '20', '13', '8', '23', '7', '22']","['24', '1']","['11', None]"
305,14 dispatched to IO1,dispatch_io,14,IO1,"['10', '12', '5', '21', '2', '17', '18', '9', '19', '15', '6', '25', '16', '4']","['3', '20', '13', '8', '23', '7', '22']","['24', '1']","['11', '14']"
306,24 finished CPU → wait queue,cpu_to_io,24,CPU0,"['10', '12', '5', '21', '2', '17', '18', '9', '19', '15', '6', '25', '16', '4']","['3', '20', '13', '8', '23', '7', '22', '24']","[None, '1']","['11', '14']"
306,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['10', '12', '5', '21', '2', '17', '18', '9', '19', '15', '6', '25', '16', '4', '1']","['3', '20', '13', '8', '23', '7', '22', '24']","[None, None]","['11', '14']"
306,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['12', '5', '21', '2', '17', '18', '9', '19', '15', '6', '25', '16', '4', '1']","['3', '20', '13', '8', '23', '7', '22', '24']","['10', None]","['11', '14']"
306,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['5', '21', '2', '17', '18', '9', '19', '15', '6', '25', '16', '4', '1']","['3', '20', '13', '8', '23', '7', '22', '24']","['10', '12']","['11', '14']"
308,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['5', '21', '2', '17', '18', '9', '19', '15', '6', '25', '16', '4', '1']","['3', '20', '13', '8', '23', '7', '22', '24', '10']","[None, '12']","['11', '14']"
308,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['5', '21', '2', '17', '18', '9', '19', '15', '6', '25', '16', '4', '1', '12']","['3', '20', '13', '8', '23', '7', '22', '24', '10']","[None, None]","['11', '14']"
308,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['21', '2', '17', '18', '9', '19', '15', '6', '25', '16', '4', '1', '12']","['3', '20', '13', '8', '23', '7', '22', '24', '10']","['5', None]","['11', '14']"
308,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['2', '17', '18', '9', '19', '15', '6', '25', '16', '4', '1', '12']","['3', '20', '13', '8', '23', '7', '22', '24', '10']","['5', '21']","['11', '14']"
310,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['2', '17', '18', '9', '19', '15', '6', '25', '16', '4', '1', '12', '5']","['3', '20', '13', '8', '23', '7', '22', '24', '10']","[None, '21']","['11', '14']"
310,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['2', '17', '18', '9', '19', '15', '6', '25', '16', '4', '1', '12', '5']","['3', '20', '13', '8', '23', '7', '22', '24', '10', '21']","[None, None]","['11', '14']"
310,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['17', '18', '9', '19', '15', '6', '25', '16', '4', '1', '12', '5']","['3', '20', '13', '8', '23', '7', '22', '24', '10', '21']","['2', None]","['11', '14']"
310,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['18', '9', '19', '15', '6', '25', '16', '4', '1', '12', '5']","['3', '20', '13', '8', '23', '7', '22', '24', '10', '21']","['2', '17']","['11', '14']"
311,2 finished all bursts,finished,2,CPU0,"['18', '9', '19', '15', '6', '25', '16', '4', '1', '12', '5']","['3', '20', '13', '8', '23', '7', '22', '24', '10', '21']","[None, '17']","['11', '14']"
311,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['9', '19', '15', '6', '25', '16', '4', '1', '12', '5']","['3', '20', '13', '8', '23', '7', '22', '24', '10', '21']","['18', '17']","['11', '14']"
312,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['9', '19', '15', '6', '25', '16', '4', '1', '12', '5', '17']","['3', '20', '13', '8', '23', '7', '22', '24', '10', '21']","['18', None]","['11', '14']"
312,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['19', '15', '6', '25', '16', '4', '1', '12', '5', '17']","['3', '20', '13', '8', '23', '7', '22', '24', '10', '21']","['18', '9']","['11', '14']"
313,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['19', '15', '6', '25', '16', '4', '1', '12', '5', '17', '18']","['3', '20', '13', '8', '23', '7', '22', '24', '10', '21']","[None, '9']","['11', '14']"
313,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['15', '6', '25', '16', '4', '1', '12', '5', '17', '18']","['3', '20', '13', '8', '23', '7', '22', '24', '10', '21']","['19', '9']","['11', '14']"
314,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['15', '6', '25', '16', '4', '1', '12', '5', '17', '18', '9']","['3', '20', '13', '8', '23', '7', '22', '24', '10', '21']","['19', None]","['11', '14']"
314,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['6', '25', '16', '4', '1', '12', '5', '17', '18', '9']","['3', '20', '13', '8', '23', '7', '22', '24', '10', '21']","['19', '15']","['11', '14']"
315,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['6', '25', '16', '4', '1', '12', '5', '17', '18', '9', '19']","['3', '20', '13', '8', '23', '7', '22', '24', '10', '21']","[None, '15']","['11', '14']"
315,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['25', '16', '4', '1', '12', '5', '17', '18', '9', '19']","['3', '20', '13', '8', '23', '7', '22', '24', '10', '21']","['6', '15']","['11', '14']"
316,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['25', '16', '4', '1', '12', '5', '17', '18', '9', '19', '15']","['3', '20', '13', '8', '23', '7', '22', '24', '10', '21']","['6', None]","['11', '14']"
316,11 finished I/O → ready queue,io_to_ready,11,IO0,"['25', '16', '4', '1', '12', '5', '17', '18', '9', '19', '15', '11']","['3', '20', '13', '8', '23', '7', '22', '24', '10', '21']","['6', None]","[None, '14']"
316,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['16', '4', '1', '12', '5', '17', '18', '9', '19', '15', '11']","['3', '20', '13', '8', '23', '7', '22', '24', '10', '21']","['6', '25']","[None, '14']"
316,3 dispatched to IO0,dispatch_io,3,IO0,"['16', '4', '1', '12', '5', '17', '18', '9', '19', '15', '11']","['20', '13', '8', '23', '7', '22', '24', '10', '21']","['6', '25']","['3', '14']"
317,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['16', '4', '1', '12', '5', '17', '18', '9', '19', '15', '11', '6']","['20', '13', '8', '23', '7', '22', '24', '10', '21']","[None, '25']","['3', '14']"
317,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['4', '1', '12', '5', '17', '18', '9', '19', '15', '11', '6']","['20', '13', '8', '23', '7', '22', '24', '10', '21']","['16', '25']","['3', '14']"
318,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['4', '1', '12', '5', '17', '18', '9', '19', '15', '11', '6', '25']","['20', '13', '8', '23', '7', '22', '24', '10', '21']","['16', None]","['3', '14']"
318,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['1', '12', '5', '17', '18', '9', '19', '15', '11', '6', '25']","['20', '13', '8', '23', '7', '22', '24', '10', '21']","['16', '4']","['3', '14']"
319,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['1', '12', '5', '17', '18', '9', '19', '15', '11', '6', '25', '16']","['20', '13', '8', '23', '7', '22', '24', '10', '21']","[None, '4']","['3', '14']"
319,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['12', '5', '17', '18', '9', '19', '15', '11', '6', '25', '16']","['20', '13', '8', '23', '7', '22', '24', '10', '21']","['1', '4']","['3', '14']"
320,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['12', '5', '17', '18', '9', '19', '15', '11', '6', '25', '16']","['20', '13', '8', '23', '7', '22', '24', '10', '21', '4']","['1', None]","['3', '14']"
320,14 finished I/O → ready queue,io_to_ready,14,IO1,"['12', '5', '17', '18', '9', '19', '15', '11', '6', '25', '16', '14']","['20', '13', '8', '23', '7', '22', '24', '10', '21', '4']","['1', None]","['3', None]"
320,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['5', '17', '18', '9', '19', '15', '11', '6', '25', '16', '14']","['20', '13', '8', '23', '7', '22', '24', '10', '21', '4']","['1', '12']","['3', None]"
320,20 dispatched to IO1,dispatch_io,20,IO1,"['5', '17', '18', '9', '19', '15', '11', '6', '25', '16', '14']","['13', '8', '23', '7', '22', '24', '10', '21', '4']","['1', '12']","['3', '20']"
321,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['5', '17', '18', '9', '19', '15', '11', '6', '25', '16', '14', '1']","['13', '8', '23', '7', '22', '24', '10', '21', '4']","[None, '12']","['3', '20']"
321,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['17', '18', '9', '19', '15', '11', '6', '25', '16', '14', '1']","['13', '8', '23', '7', '22', '24', '10', '21', '4']","['5', '12']","['3', '20']"
322,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['17', '18', '9', '19', '15', '11', '6', '25', '16', '14', '1', '12']","['13', '8', '23', '7', '22', '24', '10', '21', '4']","['5', None]","['3', '20']"
322,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['18', '9', '19', '15', '11', '6', '25', '16', '14', '1', '12']","['13', '8', '23', '7', '22', '24', '10', '21', '4']","['5', '17']","['3', '20']"
323,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['18', '9', '19', '15', '11', '6', '25', '16', '14', '1', '12', '5']","['13', '8', '23', '7', '22', '24', '10', '21', '4']","[None, '17']","['3', '20']"
323,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['9', '19', '15', '11', '6', '25', '16', '14', '1', '12', '5']","['13', '8', '23', '7', '22', '24', '10', '21', '4']","['18', '17']","['3', '20']"
324,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['9', '19', '15', '11', '6', '25', '16', '14', '1', '12', '5', '17']","['13', '8', '23', '7', '22', '24', '10', '21', '4']","['18', None]","['3', '20']"
324,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['19', '15', '11', '6', '25', '16', '14', '1', '12', '5', '17']","['13', '8', '23', '7', '22', '24', '10', '21', '4']","['18', '9']","['3', '20']"
325,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['19', '15', '11', '6', '25', '16', '14', '1', '12', '5', '17', '18']","['13', '8', '23', '7', '22', '24', '10', '21', '4']","[None, '9']","['3', '20']"
325,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['15', '11', '6', '25', '16', '14', '1', '12', '5', '17', '18']","['13', '8', '23', '7', '22', '24', '10', '21', '4']","['19', '9']","['3', '20']"
326,19 finished CPU → wait queue,cpu_to_io,19,CPU0,"['15', '11', '6', '25', '16', '14', '1', '12', '5', '17', '18']","['13', '8', '23', '7', '22', '24', '10', '21', '4', '19']","[None, '9']","['3', '20']"
326,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['15', '11', '6', '25', '16', '14', '1', '12', '5', '17', '18']","['13', '8', '23', '7', '22', '24', '10', '21', '4', '19', '9']","[None, None]","['3', '20']"
326,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['11', '6', '25', '16', '14', '1', '12', '5', '17', '18']","['13', '8', '23', '7', '22', '24', '10', '21', '4', '19', '9']","['15', None]","['3', '20']"
326,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['6', '25', '16', '14', '1', '12', '5', '17', '18']","['13', '8', '23', '7', '22', '24', '10', '21', '4', '19', '9']","['15', '11']","['3', '20']"
327,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['6', '25', '16', '14', '1', '12', '5', '17', '18']","['13', '8', '23', '7', '22', '24', '10', '21', '4', '19', '9', '11']","['15', None]","['3', '20']"
327,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['25', '16', '14', '1', '12', '5', '17', '18']","['13', '8', '23', '7', '22', '24', '10', '21', '4', '19', '9', '11']","['15', '6']","['3', '20']"
328,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['25', '16', '14', '1', '12', '5', '17', '18', '15']","['13', '8', '23', '7', '22', '24', '10', '21', '4', '19', '9', '11']","[None, '6']","['3', '20']"
328,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['25', '16', '14', '1', '12', '5', '17', '18', '15']","['13', '8', '23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6']","[None, None]","['3', '20']"
328,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['16', '14', '1', '12', '5', '17', '18', '15']","['13', '8', '23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6']","['25', None]","['3', '20']"
328,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['14', '1', '12', '5', '17', '18', '15']","['13', '8', '23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6']","['25', '16']","['3', '20']"
329,20 finished I/O → ready queue,io_to_ready,20,IO1,"['14', '1', '12', '5', '17', '18', '15', '20']","['13', '8', '23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6']","['25', '16']","['3', None]"
329,13 dispatched to IO1,dispatch_io,13,IO1,"['14', '1', '12', '5', '17', '18', '15', '20']","['8', '23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6']","['25', '16']","['3', '13']"
330,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['14', '1', '12', '5', '17', '18', '15', '20', '25']","['8', '23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6']","[None, '16']","['3', '13']"
330,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['14', '1', '12', '5', '17', '18', '15', '20', '25']","['8', '23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16']","[None, None]","['3', '13']"
330,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['1', '12', '5', '17', '18', '15', '20', '25']","['8', '23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16']","['14', None]","['3', '13']"
330,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['12', '5', '17', '18', '15', '20', '25']","['8', '23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16']","['14', '1']","['3', '13']"
332,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['12', '5', '17', '18', '15', '20', '25', '14']","['8', '23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16']","[None, '1']","['3', '13']"
332,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['12', '5', '17', '18', '15', '20', '25', '14', '1']","['8', '23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16']","[None, None]","['3', '13']"
332,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['5', '17', '18', '15', '20', '25', '14', '1']","['8', '23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16']","['12', None]","['3', '13']"
332,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['17', '18', '15', '20', '25', '14', '1']","['8', '23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16']","['12', '5']","['3', '13']"
334,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['17', '18', '15', '20', '25', '14', '1', '12']","['8', '23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16']","[None, '5']","['3', '13']"
334,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['17', '18', '15', '20', '25', '14', '1', '12', '5']","['8', '23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16']","[None, None]","['3', '13']"
334,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['18', '15', '20', '25', '14', '1', '12', '5']","['8', '23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16']","['17', None]","['3', '13']"
334,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['15', '20', '25', '14', '1', '12', '5']","['8', '23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16']","['17', '18']","['3', '13']"
335,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['15', '20', '25', '14', '1', '12', '5']","['8', '23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17']","[None, '18']","['3', '13']"
335,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['20', '25', '14', '1', '12', '5']","['8', '23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17']","['15', '18']","['3', '13']"
336,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['20', '25', '14', '1', '12', '5', '18']","['8', '23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17']","['15', None]","['3', '13']"
336,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['25', '14', '1', '12', '5', '18']","['8', '23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17']","['15', '20']","['3', '13']"
337,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['25', '14', '1', '12', '5', '18', '15']","['8', '23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17']","[None, '20']","['3', '13']"
337,3 finished I/O → ready queue,io_to_ready,3,IO0,"['25', '14', '1', '12', '5', '18', '15', '3']","['8', '23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17']","[None, '20']","[None, '13']"
337,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['14', '1', '12', '5', '18', '15', '3']","['8', '23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17']","['25', '20']","[None, '13']"
337,8 dispatched to IO0,dispatch_io,8,IO0,"['14', '1', '12', '5', '18', '15', '3']","['23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17']","['25', '20']","['8', '13']"
338,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['14', '1', '12', '5', '18', '15', '3', '20']","['23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17']","['25', None]","['8', '13']"
338,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['1', '12', '5', '18', '15', '3', '20']","['23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17']","['25', '14']","['8', '13']"
339,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['1', '12', '5', '18', '15', '3', '20', '25']","['23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17']","[None, '14']","['8', '13']"
339,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['12', '5', '18', '15', '3', '20', '25']","['23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17']","['1', '14']","['8', '13']"
340,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['12', '5', '18', '15', '3', '20', '25', '14']","['23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17']","['1', None]","['8', '13']"
340,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['5', '18', '15', '3', '20', '25', '14']","['23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17']","['1', '12']","['8', '13']"
341,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['5', '18', '15', '3', '20', '25', '14', '1']","['23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17']","[None, '12']","['8', '13']"
341,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['18', '15', '3', '20', '25', '14', '1']","['23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17']","['5', '12']","['8', '13']"
342,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['18', '15', '3', '20', '25', '14', '1']","['23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12']","['5', None]","['8', '13']"
342,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['15', '3', '20', '25', '14', '1']","['23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12']","['5', '18']","['8', '13']"
343,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['15', '3', '20', '25', '14', '1', '5']","['23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12']","[None, '18']","['8', '13']"
343,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['3', '20', '25', '14', '1', '5']","['23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12']","['15', '18']","['8', '13']"
344,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['3', '20', '25', '14', '1', '5', '18']","['23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12']","['15', None]","['8', '13']"
344,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['20', '25', '14', '1', '5', '18']","['23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12']","['15', '3']","['8', '13']"
345,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['20', '25', '14', '1', '5', '18', '15']","['23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12']","[None, '3']","['8', '13']"
345,13 finished I/O → ready queue,io_to_ready,13,IO1,"['20', '25', '14', '1', '5', '18', '15', '13']","['23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12']","[None, '3']","['8', None]"
345,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['25', '14', '1', '5', '18', '15', '13']","['23', '7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12']","['20', '3']","['8', None]"
345,23 dispatched to IO1,dispatch_io,23,IO1,"['25', '14', '1', '5', '18', '15', '13']","['7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12']","['20', '3']","['8', '23']"
346,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['25', '14', '1', '5', '18', '15', '13', '3']","['7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12']","['20', None]","['8', '23']"
346,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['14', '1', '5', '18', '15', '13', '3']","['7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12']","['20', '25']","['8', '23']"
347,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['14', '1', '5', '18', '15', '13', '3', '20']","['7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12']","[None, '25']","['8', '23']"
347,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['1', '5', '18', '15', '13', '3', '20']","['7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12']","['14', '25']","['8', '23']"
348,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['1', '5', '18', '15', '13', '3', '20', '25']","['7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12']","['14', None]","['8', '23']"
348,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['5', '18', '15', '13', '3', '20', '25']","['7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12']","['14', '1']","['8', '23']"
349,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['5', '18', '15', '13', '3', '20', '25', '14']","['7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12']","[None, '1']","['8', '23']"
349,23 finished I/O → ready queue,io_to_ready,23,IO1,"['5', '18', '15', '13', '3', '20', '25', '14', '23']","['7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12']","[None, '1']","['8', None]"
349,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['18', '15', '13', '3', '20', '25', '14', '23']","['7', '22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12']","['5', '1']","['8', None]"
349,7 dispatched to IO1,dispatch_io,7,IO1,"['18', '15', '13', '3', '20', '25', '14', '23']","['22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12']","['5', '1']","['8', '7']"
350,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['18', '15', '13', '3', '20', '25', '14', '23', '1']","['22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12']","['5', None]","['8', '7']"
350,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['15', '13', '3', '20', '25', '14', '23', '1']","['22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12']","['5', '18']","['8', '7']"
351,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['15', '13', '3', '20', '25', '14', '23', '1', '5']","['22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12']","[None, '18']","['8', '7']"
351,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['15', '13', '3', '20', '25', '14', '23', '1', '5', '18']","['22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12']","[None, None]","['8', '7']"
351,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['13', '3', '20', '25', '14', '23', '1', '5', '18']","['22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12']","['15', None]","['8', '7']"
351,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['3', '20', '25', '14', '23', '1', '5', '18']","['22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12']","['15', '13']","['8', '7']"
352,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['3', '20', '25', '14', '23', '1', '5', '18']","['22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15']","[None, '13']","['8', '7']"
352,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['20', '25', '14', '23', '1', '5', '18']","['22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15']","['3', '13']","['8', '7']"
353,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['20', '25', '14', '23', '1', '5', '18', '13']","['22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15']","['3', None]","['8', '7']"
353,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['25', '14', '23', '1', '5', '18', '13']","['22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15']","['3', '20']","['8', '7']"
354,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['25', '14', '23', '1', '5', '18', '13', '3']","['22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15']","[None, '20']","['8', '7']"
354,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['14', '23', '1', '5', '18', '13', '3']","['22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15']","['25', '20']","['8', '7']"
355,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['14', '23', '1', '5', '18', '13', '3']","['22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25']","[None, '20']","['8', '7']"
355,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['14', '23', '1', '5', '18', '13', '3', '20']","['22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25']","[None, None]","['8', '7']"
355,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['23', '1', '5', '18', '13', '3', '20']","['22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25']","['14', None]","['8', '7']"
355,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['1', '5', '18', '13', '3', '20']","['22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25']","['14', '23']","['8', '7']"
356,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['1', '5', '18', '13', '3', '20']","['22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14']","[None, '23']","['8', '7']"
356,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['5', '18', '13', '3', '20']","['22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14']","['1', '23']","['8', '7']"
357,23 finished CPU → wait queue,cpu_to_io,23,CPU1,"['5', '18', '13', '3', '20']","['22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23']","['1', None]","['8', '7']"
357,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['18', '13', '3', '20']","['22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23']","['1', '5']","['8', '7']"
358,1 finished all bursts,finished,1,CPU0,"['18', '13', '3', '20']","['22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23']","[None, '5']","['8', '7']"
358,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['18', '13', '3', '20']","['22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","[None, None]","['8', '7']"
358,8 finished I/O → ready queue,io_to_ready,8,IO0,"['18', '13', '3', '20', '8']","['22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","[None, None]","[None, '7']"
358,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['13', '3', '20', '8']","['22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","['18', None]","[None, '7']"
358,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['3', '20', '8']","['22', '24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","['18', '13']","[None, '7']"
358,22 dispatched to IO0,dispatch_io,22,IO0,"['3', '20', '8']","['24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","['18', '13']","['22', '7']"
360,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['3', '20', '8', '18']","['24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","[None, '13']","['22', '7']"
360,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['3', '20', '8', '18', '13']","['24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","[None, None]","['22', '7']"
360,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['20', '8', '18', '13']","['24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","['3', None]","['22', '7']"
360,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['8', '18', '13']","['24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","['3', '20']","['22', '7']"
361,7 finished I/O → ready queue,io_to_ready,7,IO1,"['8', '18', '13', '7']","['24', '10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","['3', '20']","['22', None]"
361,24 dispatched to IO1,dispatch_io,24,IO1,"['8', '18', '13', '7']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","['3', '20']","['22', '24']"
362,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['8', '18', '13', '7', '3']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","[None, '20']","['22', '24']"
362,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['8', '18', '13', '7', '3', '20']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","[None, None]","['22', '24']"
362,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['18', '13', '7', '3', '20']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","['8', None]","['22', '24']"
362,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['13', '7', '3', '20']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","['8', '18']","['22', '24']"
364,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['13', '7', '3', '20', '8']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","[None, '18']","['22', '24']"
364,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['13', '7', '3', '20', '8', '18']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","[None, None]","['22', '24']"
364,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['7', '3', '20', '8', '18']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","['13', None]","['22', '24']"
364,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['3', '20', '8', '18']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","['13', '7']","['22', '24']"
366,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['3', '20', '8', '18', '13']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","[None, '7']","['22', '24']"
366,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['3', '20', '8', '18', '13', '7']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","[None, None]","['22', '24']"
366,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['20', '8', '18', '13', '7']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","['3', None]","['22', '24']"
366,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['8', '18', '13', '7']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","['3', '20']","['22', '24']"
368,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['8', '18', '13', '7', '3']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","[None, '20']","['22', '24']"
368,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['8', '18', '13', '7', '3', '20']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","[None, None]","['22', '24']"
368,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['18', '13', '7', '3', '20']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","['8', None]","['22', '24']"
368,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['13', '7', '3', '20']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","['8', '18']","['22', '24']"
370,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['13', '7', '3', '20', '8']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","[None, '18']","['22', '24']"
370,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['13', '7', '3', '20', '8', '18']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","[None, None]","['22', '24']"
370,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['7', '3', '20', '8', '18']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","['13', None]","['22', '24']"
370,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['3', '20', '8', '18']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","['13', '7']","['22', '24']"
372,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['3', '20', '8', '18', '13']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","[None, '7']","['22', '24']"
372,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['3', '20', '8', '18', '13', '7']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","[None, None]","['22', '24']"
372,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['20', '8', '18', '13', '7']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","['3', None]","['22', '24']"
372,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['8', '18', '13', '7']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","['3', '20']","['22', '24']"
374,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['8', '18', '13', '7', '3']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","[None, '20']","['22', '24']"
374,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['8', '18', '13', '7', '3', '20']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","[None, None]","['22', '24']"
374,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['18', '13', '7', '3', '20']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","['8', None]","['22', '24']"
374,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['13', '7', '3', '20']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","['8', '18']","['22', '24']"
375,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['13', '7', '3', '20', '8']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","[None, '18']","['22', '24']"
375,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['7', '3', '20', '8']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","['13', '18']","['22', '24']"
376,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['7', '3', '20', '8', '18']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","['13', None]","['22', '24']"
376,22 finished I/O → ready queue,io_to_ready,22,IO0,"['7', '3', '20', '8', '18', '22']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","['13', None]","[None, '24']"
376,24 finished I/O → ready queue,io_to_ready,24,IO1,"['7', '3', '20', '8', '18', '22', '24']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","['13', None]","[None, None]"
376,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['3', '20', '8', '18', '22', '24']","['10', '21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","['13', '7']","[None, None]"
376,10 dispatched to IO0,dispatch_io,10,IO0,"['3', '20', '8', '18', '22', '24']","['21', '4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","['13', '7']","['10', None]"
376,21 dispatched to IO1,dispatch_io,21,IO1,"['3', '20', '8', '18', '22', '24']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5']","['13', '7']","['10', '21']"
377,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['3', '20', '8', '18', '22', '24']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13']","[None, '7']","['10', '21']"
377,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['20', '8', '18', '22', '24']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13']","['3', '7']","['10', '21']"
378,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['20', '8', '18', '22', '24', '3']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13']","[None, '7']","['10', '21']"
378,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['20', '8', '18', '22', '24', '3', '7']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13']","[None, None]","['10', '21']"
378,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['8', '18', '22', '24', '3', '7']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13']","['20', None]","['10', '21']"
378,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['18', '22', '24', '3', '7']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13']","['20', '8']","['10', '21']"
379,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['18', '22', '24', '3', '7']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20']","[None, '8']","['10', '21']"
379,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['22', '24', '3', '7']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20']","['18', '8']","['10', '21']"
380,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['22', '24', '3', '7', '8']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20']","['18', None]","['10', '21']"
380,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['24', '3', '7', '8']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20']","['18', '22']","['10', '21']"
381,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['24', '3', '7', '8']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","[None, '22']","['10', '21']"
381,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['3', '7', '8']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","['24', '22']","['10', '21']"
382,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['3', '7', '8', '22']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","['24', None]","['10', '21']"
382,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['7', '8', '22']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","['24', '3']","['10', '21']"
383,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['7', '8', '22', '24']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","[None, '3']","['10', '21']"
383,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['8', '22', '24']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","['7', '3']","['10', '21']"
384,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['8', '22', '24', '3']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","['7', None]","['10', '21']"
384,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['22', '24', '3']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","['7', '8']","['10', '21']"
385,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['22', '24', '3', '7']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","[None, '8']","['10', '21']"
385,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['24', '3', '7']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","['22', '8']","['10', '21']"
386,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['24', '3', '7', '8']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","['22', None]","['10', '21']"
386,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['3', '7', '8']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","['22', '24']","['10', '21']"
387,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['3', '7', '8', '22']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","[None, '24']","['10', '21']"
387,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['7', '8', '22']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","['3', '24']","['10', '21']"
388,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['7', '8', '22', '24']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","['3', None]","['10', '21']"
388,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['8', '22', '24']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","['3', '7']","['10', '21']"
389,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['8', '22', '24', '3']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","[None, '7']","['10', '21']"
389,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['22', '24', '3']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","['8', '7']","['10', '21']"
390,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['22', '24', '3', '7']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","['8', None]","['10', '21']"
390,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['24', '3', '7']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","['8', '22']","['10', '21']"
391,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['24', '3', '7', '8']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","[None, '22']","['10', '21']"
391,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['3', '7', '8']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","['24', '22']","['10', '21']"
392,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['3', '7', '8', '22']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","['24', None]","['10', '21']"
392,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['7', '8', '22']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","['24', '3']","['10', '21']"
393,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['7', '8', '22', '24']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","[None, '3']","['10', '21']"
393,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['8', '22', '24']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","['7', '3']","['10', '21']"
394,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['8', '22', '24', '3']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","['7', None]","['10', '21']"
394,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['22', '24', '3']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","['7', '8']","['10', '21']"
395,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['22', '24', '3', '7']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","[None, '8']","['10', '21']"
395,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['22', '24', '3', '7', '8']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","[None, None]","['10', '21']"
395,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['24', '3', '7', '8']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","['22', None]","['10', '21']"
395,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['3', '7', '8']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","['22', '24']","['10', '21']"
397,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['3', '7', '8', '22']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","[None, '24']","['10', '21']"
397,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['3', '7', '8', '22', '24']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","[None, None]","['10', '21']"
397,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['7', '8', '22', '24']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","['3', None]","['10', '21']"
397,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['8', '22', '24']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18']","['3', '7']","['10', '21']"
398,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['8', '22', '24']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7']","['3', None]","['10', '21']"
398,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['22', '24']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7']","['3', '8']","['10', '21']"
399,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['22', '24', '3']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7']","[None, '8']","['10', '21']"
399,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['24', '3']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7']","['22', '8']","['10', '21']"
400,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['24', '3', '8']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7']","['22', None]","['10', '21']"
400,21 finished I/O → ready queue,io_to_ready,21,IO1,"['24', '3', '8', '21']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7']","['22', None]","['10', None]"
400,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['3', '8', '21']","['4', '19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7']","['22', '24']","['10', None]"
400,4 dispatched to IO1,dispatch_io,4,IO1,"['3', '8', '21']","['19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7']","['22', '24']","['10', '4']"
401,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['3', '8', '21', '22']","['19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7']","[None, '24']","['10', '4']"
401,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['8', '21', '22']","['19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7']","['3', '24']","['10', '4']"
402,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['8', '21', '22', '24']","['19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7']","['3', None]","['10', '4']"
402,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['21', '22', '24']","['19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7']","['3', '8']","['10', '4']"
403,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['21', '22', '24', '3']","['19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7']","[None, '8']","['10', '4']"
403,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['22', '24', '3']","['19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7']","['21', '8']","['10', '4']"
404,8 finished all bursts,finished,8,CPU1,"['22', '24', '3']","['19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7']","['21', None]","['10', '4']"
404,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['24', '3']","['19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7']","['21', '22']","['10', '4']"
405,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['24', '3', '21']","['19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7']","[None, '22']","['10', '4']"
405,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['3', '21']","['19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7']","['24', '22']","['10', '4']"
406,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['3', '21', '22']","['19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7']","['24', None]","['10', '4']"
406,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['21', '22']","['19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7']","['24', '3']","['10', '4']"
407,24 finished CPU → wait queue,cpu_to_io,24,CPU0,"['21', '22']","['19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24']","[None, '3']","['10', '4']"
407,10 finished I/O → ready queue,io_to_ready,10,IO0,"['21', '22', '10']","['19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24']","[None, '3']","[None, '4']"
407,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['22', '10']","['19', '9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24']","['21', '3']","[None, '4']"
407,19 dispatched to IO0,dispatch_io,19,IO0,"['22', '10']","['9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24']","['21', '3']","['19', '4']"
408,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['22', '10', '3']","['9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24']","['21', None]","['19', '4']"
408,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['10', '3']","['9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24']","['21', '22']","['19', '4']"
409,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['10', '3', '21']","['9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24']","[None, '22']","['19', '4']"
409,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['3', '21']","['9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24']","['10', '22']","['19', '4']"
410,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['3', '21', '22']","['9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24']","['10', None]","['19', '4']"
410,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['21', '22']","['9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24']","['10', '3']","['19', '4']"
411,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['21', '22', '10']","['9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24']","[None, '3']","['19', '4']"
411,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['22', '10']","['9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24']","['21', '3']","['19', '4']"
412,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['22', '10', '3']","['9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24']","['21', None]","['19', '4']"
412,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['10', '3']","['9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24']","['21', '22']","['19', '4']"
413,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['10', '3', '21']","['9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24']","[None, '22']","['19', '4']"
413,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['3', '21']","['9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24']","['10', '22']","['19', '4']"
414,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['3', '21', '22']","['9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24']","['10', None]","['19', '4']"
414,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['21', '22']","['9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24']","['10', '3']","['19', '4']"
415,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['21', '22', '10']","['9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24']","[None, '3']","['19', '4']"
415,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['22', '10']","['9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24']","['21', '3']","['19', '4']"
416,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['22', '10', '3']","['9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24']","['21', None]","['19', '4']"
416,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['10', '3']","['9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24']","['21', '22']","['19', '4']"
417,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['10', '3', '21']","['9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24']","[None, '22']","['19', '4']"
417,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,"['10', '3', '21', '22']","['9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24']","[None, None]","['19', '4']"
417,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['3', '21', '22']","['9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24']","['10', None]","['19', '4']"
417,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['21', '22']","['9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24']","['10', '3']","['19', '4']"
418,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['21', '22']","['9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3']","['10', None]","['19', '4']"
418,21 dispatched to CPU1,dispatch_cpu,21,CPU1,['22'],"['9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3']","['10', '21']","['19', '4']"
419,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['22', '10']","['9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3']","[None, '21']","['19', '4']"
419,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['22', '10', '21']","['9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3']","[None, None]","['19', '4']"
419,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['10', '21']","['9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3']","['22', None]","['19', '4']"
419,10 dispatched to CPU1,dispatch_cpu,10,CPU1,['21'],"['9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3']","['22', '10']","['19', '4']"
420,4 finished I/O → ready queue,io_to_ready,4,IO1,"['21', '4']","['9', '11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3']","['22', '10']","['19', None]"
420,9 dispatched to IO1,dispatch_io,9,IO1,"['21', '4']","['11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3']","['22', '10']","['19', '9']"
421,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['21', '4', '22']","['11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3']","[None, '10']","['19', '9']"
421,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['21', '4', '22', '10']","['11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3']","[None, None]","['19', '9']"
421,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['4', '22', '10']","['11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3']","['21', None]","['19', '9']"
421,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['22', '10']","['11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3']","['21', '4']","['19', '9']"
423,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['22', '10', '21']","['11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3']","[None, '4']","['19', '9']"
423,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['22', '10', '21', '4']","['11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3']","[None, None]","['19', '9']"
423,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['10', '21', '4']","['11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3']","['22', None]","['19', '9']"
423,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['21', '4']","['11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3']","['22', '10']","['19', '9']"
425,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['21', '4', '22']","['11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3']","[None, '10']","['19', '9']"
425,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['21', '4', '22', '10']","['11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3']","[None, None]","['19', '9']"
425,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['4', '22', '10']","['11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3']","['21', None]","['19', '9']"
425,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['22', '10']","['11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3']","['21', '4']","['19', '9']"
427,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['22', '10', '21']","['11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3']","[None, '4']","['19', '9']"
427,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['22', '10', '21', '4']","['11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3']","[None, None]","['19', '9']"
427,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['10', '21', '4']","['11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3']","['22', None]","['19', '9']"
427,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['21', '4']","['11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3']","['22', '10']","['19', '9']"
428,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['21', '4']","['11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10']","['22', None]","['19', '9']"
428,21 dispatched to CPU1,dispatch_cpu,21,CPU1,['4'],"['11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10']","['22', '21']","['19', '9']"
429,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['4', '22']","['11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10']","[None, '21']","['19', '9']"
429,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['22'],"['11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10']","['4', '21']","['19', '9']"
430,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['22', '21']","['11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10']","['4', None]","['19', '9']"
430,22 dispatched to CPU1,dispatch_cpu,22,CPU1,['21'],"['11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10']","['4', '22']","['19', '9']"
431,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['21', '4']","['11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10']","[None, '22']","['19', '9']"
431,21 dispatched to CPU0,dispatch_cpu,21,CPU0,['4'],"['11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10']","['21', '22']","['19', '9']"
432,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['4', '22']","['11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10']","['21', None]","['19', '9']"
432,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['22'],"['11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10']","['21', '4']","['19', '9']"
433,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['22', '21']","['11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10']","[None, '4']","['19', '9']"
433,19 finished I/O → ready queue,io_to_ready,19,IO0,"['22', '21', '19']","['11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10']","[None, '4']","[None, '9']"
433,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['21', '19']","['11', '6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10']","['22', '4']","[None, '9']"
433,11 dispatched to IO0,dispatch_io,11,IO0,"['21', '19']","['6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10']","['22', '4']","['11', '9']"
434,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['21', '19', '22']","['6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10']","[None, '4']","['11', '9']"
434,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['21', '19', '22', '4']","['6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10']","[None, None]","['11', '9']"
434,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['19', '22', '4']","['6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10']","['21', None]","['11', '9']"
434,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['22', '4']","['6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10']","['21', '19']","['11', '9']"
436,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['22', '4', '21']","['6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10']","[None, '19']","['11', '9']"
436,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['22', '4', '21', '19']","['6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10']","[None, None]","['11', '9']"
436,9 finished I/O → ready queue,io_to_ready,9,IO1,"['22', '4', '21', '19', '9']","['6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10']","[None, None]","['11', None]"
436,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['4', '21', '19', '9']","['6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10']","['22', None]","['11', None]"
436,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['21', '19', '9']","['6', '16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10']","['22', '4']","['11', None]"
436,6 dispatched to IO1,dispatch_io,6,IO1,"['21', '19', '9']","['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10']","['22', '4']","['11', '6']"
438,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['21', '19', '9', '22']","['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10']","[None, '4']","['11', '6']"
438,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['21', '19', '9', '22', '4']","['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10']","[None, None]","['11', '6']"
438,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['19', '9', '22', '4']","['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10']","['21', None]","['11', '6']"
438,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['9', '22', '4']","['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10']","['21', '19']","['11', '6']"
440,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['9', '22', '4', '21']","['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10']","[None, '19']","['11', '6']"
440,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['9', '22', '4', '21', '19']","['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10']","[None, None]","['11', '6']"
440,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['22', '4', '21', '19']","['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10']","['9', None]","['11', '6']"
440,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['4', '21', '19']","['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10']","['9', '22']","['11', '6']"
442,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['4', '21', '19', '9']","['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10']","[None, '22']","['11', '6']"
442,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['4', '21', '19', '9']","['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22']","[None, None]","['11', '6']"
442,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['21', '19', '9']","['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22']","['4', None]","['11', '6']"
442,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['19', '9']","['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22']","['4', '21']","['11', '6']"
444,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['19', '9', '4']","['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22']","[None, '21']","['11', '6']"
444,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['19', '9', '4', '21']","['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22']","[None, None]","['11', '6']"
444,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['9', '4', '21']","['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22']","['19', None]","['11', '6']"
444,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['4', '21']","['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22']","['19', '9']","['11', '6']"
446,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['4', '21', '19']","['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22']","[None, '9']","['11', '6']"
446,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['4', '21', '19', '9']","['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22']","[None, None]","['11', '6']"
446,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['21', '19', '9']","['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22']","['4', None]","['11', '6']"
446,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['19', '9']","['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22']","['4', '21']","['11', '6']"
447,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['19', '9']","['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21']","['4', None]","['11', '6']"
447,19 dispatched to CPU1,dispatch_cpu,19,CPU1,['9'],"['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21']","['4', '19']","['11', '6']"
448,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['9', '4']","['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21']","[None, '19']","['11', '6']"
448,9 dispatched to CPU0,dispatch_cpu,9,CPU0,['4'],"['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21']","['9', '19']","['11', '6']"
449,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['4', '19']","['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21']","['9', None]","['11', '6']"
449,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['19'],"['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21']","['9', '4']","['11', '6']"
450,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['19', '9']","['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21']","[None, '4']","['11', '6']"
450,19 dispatched to CPU0,dispatch_cpu,19,CPU0,['9'],"['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21']","['19', '4']","['11', '6']"
451,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['9', '4']","['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21']","['19', None]","['11', '6']"
451,9 dispatched to CPU1,dispatch_cpu,9,CPU1,['4'],"['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21']","['19', '9']","['11', '6']"
452,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['4', '19']","['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21']","[None, '9']","['11', '6']"
452,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['19'],"['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21']","['4', '9']","['11', '6']"
453,9 finished CPU → wait queue,cpu_to_io,9,CPU1,['19'],"['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9']","['4', None]","['11', '6']"
453,6 finished I/O → ready queue,io_to_ready,6,IO1,"['19', '6']","['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9']","['4', None]","['11', None]"
453,19 dispatched to CPU1,dispatch_cpu,19,CPU1,['6'],"['16', '17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9']","['4', '19']","['11', None]"
453,16 dispatched to IO1,dispatch_io,16,IO1,['6'],"['17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9']","['4', '19']","['11', '16']"
454,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['6', '4']","['17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9']","[None, '19']","['11', '16']"
454,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['6', '4']","['17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19']","[None, None]","['11', '16']"
454,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['4'],"['17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19']","['6', None]","['11', '16']"
454,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19']","['6', '4']","['11', '16']"
455,4 finished CPU → wait queue,cpu_to_io,4,CPU1,[],"['17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4']","['6', None]","['11', '16']"
455,11 finished I/O → ready queue,io_to_ready,11,IO0,['11'],"['17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4']","['6', None]","[None, '16']"
455,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['17', '12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4']","['6', '11']","[None, '16']"
455,17 dispatched to IO0,dispatch_io,17,IO0,[],"['12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4']","['6', '11']","['17', '16']"
456,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4']","[None, '11']","['17', '16']"
456,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4']","['6', '11']","['17', '16']"
457,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,['11'],"['12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4']","['6', None]","['17', '16']"
457,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4']","['6', '11']","['17', '16']"
458,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4']","[None, '11']","['17', '16']"
458,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4']","['6', '11']","['17', '16']"
459,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,['11'],"['12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4']","['6', None]","['17', '16']"
459,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4']","['6', '11']","['17', '16']"
460,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4']","[None, '11']","['17', '16']"
460,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4']","['6', '11']","['17', '16']"
461,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,['11'],"['12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4']","['6', None]","['17', '16']"
461,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4']","['6', '11']","['17', '16']"
462,6 finished CPU → wait queue,cpu_to_io,6,CPU0,[],"['12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6']","[None, '11']","['17', '16']"
462,11 finished CPU → wait queue,cpu_to_io,11,CPU1,[],"['12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11']","[None, None]","['17', '16']"
469,16 finished I/O → ready queue,io_to_ready,16,IO1,['16'],"['12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11']","[None, None]","['17', None]"
469,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['12', '15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11']","['16', None]","['17', None]"
469,12 dispatched to IO1,dispatch_io,12,IO1,[],"['15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11']","['16', None]","['17', '12']"
471,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11']","[None, None]","['17', '12']"
471,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11']","['16', None]","['17', '12']"
473,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11']","[None, None]","['17', '12']"
473,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11']","['16', None]","['17', '12']"
475,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11']","[None, None]","['17', '12']"
475,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11']","['16', None]","['17', '12']"
477,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11']","[None, None]","['17', '12']"
477,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11']","['16', None]","['17', '12']"
479,16 finished CPU → wait queue,cpu_to_io,16,CPU0,[],"['15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16']","[None, None]","['17', '12']"
485,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],"['15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16']","[None, None]","[None, '12']"
485,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['15', '25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16']","['17', None]","[None, '12']"
485,15 dispatched to IO0,dispatch_io,15,IO0,[],"['25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16']","['17', None]","['15', '12']"
487,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16']","[None, None]","['15', '12']"
487,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16']","['17', None]","['15', '12']"
489,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16']","[None, None]","['15', '12']"
489,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16']","['17', None]","['15', '12']"
490,12 finished I/O → ready queue,io_to_ready,12,IO1,['12'],"['25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16']","['17', None]","['15', None]"
490,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['25', '14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16']","['17', '12']","['15', None]"
490,25 dispatched to IO1,dispatch_io,25,IO1,[],"['14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16']","['17', '12']","['15', '25']"
491,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16']","[None, '12']","['15', '25']"
491,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16']","['17', '12']","['15', '25']"
492,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,['12'],"['14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16']","['17', None]","['15', '25']"
492,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16']","['17', '12']","['15', '25']"
493,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16']","[None, '12']","['15', '25']"
493,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16']","['17', '12']","['15', '25']"
494,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17']","[None, '12']","['15', '25']"
494,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,['12'],"['14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17']","[None, None]","['15', '25']"
494,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17']","['12', None]","['15', '25']"
496,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17']","[None, None]","['15', '25']"
496,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17']","['12', None]","['15', '25']"
498,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12']","[None, None]","['15', '25']"
501,25 finished I/O → ready queue,io_to_ready,25,IO1,['25'],"['14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12']","[None, None]","['15', None]"
501,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['14', '23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12']","['25', None]","['15', None]"
501,14 dispatched to IO1,dispatch_io,14,IO1,[],"['23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12']","['25', None]","['15', '14']"
503,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12']","[None, None]","['15', '14']"
503,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12']","['25', None]","['15', '14']"
505,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12']","[None, None]","['15', '14']"
505,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12']","['25', None]","['15', '14']"
506,15 finished I/O → ready queue,io_to_ready,15,IO0,['15'],"['23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12']","['25', None]","[None, '14']"
506,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['23', '5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12']","['25', '15']","[None, '14']"
506,23 dispatched to IO0,dispatch_io,23,IO0,[],"['5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12']","['25', '15']","['23', '14']"
507,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12']","[None, '15']","['23', '14']"
507,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12']","['25', '15']","['23', '14']"
508,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,['15'],"['5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12']","['25', None]","['23', '14']"
508,23 finished I/O → ready queue,io_to_ready,23,IO0,"['15', '23']","['5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12']","['25', None]","[None, '14']"
508,15 dispatched to CPU1,dispatch_cpu,15,CPU1,['23'],"['5', '13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12']","['25', '15']","[None, '14']"
508,5 dispatched to IO0,dispatch_io,5,IO0,['23'],"['13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12']","['25', '15']","['5', '14']"
509,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['23', '25']","['13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12']","[None, '15']","['5', '14']"
509,23 dispatched to CPU0,dispatch_cpu,23,CPU0,['25'],"['13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12']","['23', '15']","['5', '14']"
510,15 finished CPU → wait queue,cpu_to_io,15,CPU1,['25'],"['13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15']","['23', None]","['5', '14']"
510,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15']","['23', '25']","['5', '14']"
511,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,['23'],"['13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15']","[None, '25']","['5', '14']"
511,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15']","['23', '25']","['5', '14']"
512,23 finished all bursts,finished,23,CPU0,[],"['13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15']","[None, '25']","['5', '14']"
512,25 finished CPU → wait queue,cpu_to_io,25,CPU1,[],"['13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25']","[None, None]","['5', '14']"
526,5 finished I/O → ready queue,io_to_ready,5,IO0,['5'],"['13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25']","[None, None]","[None, '14']"
526,14 finished I/O → ready queue,io_to_ready,14,IO1,"['5', '14']","['13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25']","[None, None]","[None, None]"
526,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['14'],"['13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25']","['5', None]","[None, None]"
526,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['13', '20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25']","['5', '14']","[None, None]"
526,13 dispatched to IO0,dispatch_io,13,IO0,[],"['20', '18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25']","['5', '14']","['13', None]"
526,20 dispatched to IO1,dispatch_io,20,IO1,[],"['18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25']","['5', '14']","['13', '20']"
528,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25']","[None, '14']","['13', '20']"
528,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['5', '14']","['18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25']","[None, None]","['13', '20']"
528,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['14'],"['18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25']","['5', None]","['13', '20']"
528,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25']","['5', '14']","['13', '20']"
530,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25']","[None, '14']","['13', '20']"
530,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['5', '14']","['18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25']","[None, None]","['13', '20']"
530,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['14'],"['18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25']","['5', None]","['13', '20']"
530,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25']","['5', '14']","['13', '20']"
532,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25']","[None, '14']","['13', '20']"
532,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['5', '14']","['18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25']","[None, None]","['13', '20']"
532,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['14'],"['18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25']","['5', None]","['13', '20']"
532,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25']","['5', '14']","['13', '20']"
534,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25']","[None, '14']","['13', '20']"
534,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['5', '14']","['18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25']","[None, None]","['13', '20']"
534,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['14'],"['18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25']","['5', None]","['13', '20']"
534,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25']","['5', '14']","['13', '20']"
535,14 finished CPU → wait queue,cpu_to_io,14,CPU1,[],"['18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14']","['5', None]","['13', '20']"
536,5 finished CPU → wait queue,cpu_to_io,5,CPU0,[],"['18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5']","[None, None]","['13', '20']"
545,13 finished I/O → ready queue,io_to_ready,13,IO0,['13'],"['18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5']","[None, None]","[None, '20']"
545,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['18', '7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5']","['13', None]","[None, '20']"
545,18 dispatched to IO0,dispatch_io,18,IO0,[],"['7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5']","['13', None]","['18', '20']"
547,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5']","[None, None]","['18', '20']"
547,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5']","['13', None]","['18', '20']"
549,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5']","[None, None]","['18', '20']"
549,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5']","['13', None]","['18', '20']"
551,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5']","[None, None]","['18', '20']"
551,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5']","['13', None]","['18', '20']"
552,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,['13'],"['7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5']","[None, None]","['18', '20']"
552,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5']","['13', None]","['18', '20']"
554,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5']","[None, None]","['18', '20']"
554,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5']","['13', None]","['18', '20']"
556,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5']","[None, None]","['18', '20']"
556,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5']","['13', None]","['18', '20']"
557,20 finished I/O → ready queue,io_to_ready,20,IO1,['20'],"['7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5']","['13', None]","['18', None]"
557,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['7', '24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5']","['13', '20']","['18', None]"
557,7 dispatched to IO1,dispatch_io,7,IO1,[],"['24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5']","['13', '20']","['18', '7']"
558,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5']","[None, '20']","['18', '7']"
558,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5']","['13', '20']","['18', '7']"
559,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,['20'],"['24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5']","['13', None]","['18', '7']"
559,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5']","['13', '20']","['18', '7']"
560,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5']","[None, '20']","['18', '7']"
560,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5']","['13', '20']","['18', '7']"
561,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,['20'],"['24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5']","['13', None]","['18', '7']"
561,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5']","['13', '20']","['18', '7']"
562,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5']","[None, '20']","['18', '7']"
562,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5']","['13', '20']","['18', '7']"
563,20 finished CPU → wait queue,cpu_to_io,20,CPU1,[],"['24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","['13', None]","['18', '7']"
564,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","[None, None]","['18', '7']"
564,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","['13', None]","['18', '7']"
566,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","[None, None]","['18', '7']"
566,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","['13', None]","['18', '7']"
567,13 finished all bursts,finished,13,CPU0,[],"['24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","[None, None]","['18', '7']"
569,18 finished I/O → ready queue,io_to_ready,18,IO0,['18'],"['24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","[None, None]","[None, '7']"
569,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['24', '3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","['18', None]","[None, '7']"
569,24 dispatched to IO0,dispatch_io,24,IO0,[],"['3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","['18', None]","['24', '7']"
571,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","[None, None]","['24', '7']"
571,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","['18', None]","['24', '7']"
573,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","[None, None]","['24', '7']"
573,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","['18', None]","['24', '7']"
575,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","[None, None]","['24', '7']"
575,7 finished I/O → ready queue,io_to_ready,7,IO1,"['18', '7']","['3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","[None, None]","['24', None]"
575,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['7'],"['3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","['18', None]","['24', None]"
575,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['3', '10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","['18', '7']","['24', None]"
575,3 dispatched to IO1,dispatch_io,3,IO1,[],"['10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","['18', '7']","['24', '3']"
577,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","[None, '7']","['24', '3']"
577,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['18', '7']","['10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","[None, None]","['24', '3']"
577,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['7'],"['10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","['18', None]","['24', '3']"
577,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","['18', '7']","['24', '3']"
579,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","[None, '7']","['24', '3']"
579,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['18', '7']","['10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","[None, None]","['24', '3']"
579,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['7'],"['10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","['18', None]","['24', '3']"
579,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","['18', '7']","['24', '3']"
580,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,['18'],"['10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","[None, '7']","['24', '3']"
580,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","['18', '7']","['24', '3']"
581,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","['18', None]","['24', '3']"
581,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","['18', '7']","['24', '3']"
582,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","[None, '7']","['24', '3']"
582,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","['18', '7']","['24', '3']"
583,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","['18', None]","['24', '3']"
583,24 finished I/O → ready queue,io_to_ready,24,IO0,"['7', '24']","['10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","['18', None]","[None, '3']"
583,7 dispatched to CPU1,dispatch_cpu,7,CPU1,['24'],"['10', '22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","['18', '7']","[None, '3']"
583,10 dispatched to IO0,dispatch_io,10,IO0,['24'],"['22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","['18', '7']","['10', '3']"
584,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['24', '18']","['22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","[None, '7']","['10', '3']"
584,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['18'],"['22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","['24', '7']","['10', '3']"
585,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['18', '7']","['22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","['24', None]","['10', '3']"
585,18 dispatched to CPU1,dispatch_cpu,18,CPU1,['7'],"['22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","['24', '18']","['10', '3']"
586,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['7', '24']","['22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","[None, '18']","['10', '3']"
586,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['24'],"['22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","['7', '18']","['10', '3']"
587,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['24', '18']","['22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","['7', None]","['10', '3']"
587,24 dispatched to CPU1,dispatch_cpu,24,CPU1,['18'],"['22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","['7', '24']","['10', '3']"
588,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['18', '7']","['22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","[None, '24']","['10', '3']"
588,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['7'],"['22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","['18', '24']","['10', '3']"
589,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['7', '24']","['22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","['18', None]","['10', '3']"
589,7 dispatched to CPU1,dispatch_cpu,7,CPU1,['24'],"['22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","['18', '7']","['10', '3']"
590,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['24', '18']","['22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20']","[None, '7']","['10', '3']"
590,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['24', '18']","['22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","[None, None]","['10', '3']"
590,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['18'],"['22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","['24', None]","['10', '3']"
590,18 dispatched to CPU1,dispatch_cpu,18,CPU1,[],"['22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","['24', '18']","['10', '3']"
592,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","[None, '18']","['10', '3']"
592,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['24', '18']","['22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","[None, None]","['10', '3']"
592,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['18'],"['22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","['24', None]","['10', '3']"
592,18 dispatched to CPU1,dispatch_cpu,18,CPU1,[],"['22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","['24', '18']","['10', '3']"
593,18 finished all bursts,finished,18,CPU1,[],"['22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","['24', None]","['10', '3']"
594,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","[None, None]","['10', '3']"
594,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","['24', None]","['10', '3']"
596,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","[None, None]","['10', '3']"
596,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","['24', None]","['10', '3']"
597,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,['24'],"['22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","[None, None]","['10', '3']"
597,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","['24', None]","['10', '3']"
599,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","[None, None]","['10', '3']"
599,10 finished I/O → ready queue,io_to_ready,10,IO0,"['24', '10']","['22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","[None, None]","[None, '3']"
599,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['10'],"['22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","['24', None]","[None, '3']"
599,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['22', '21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","['24', '10']","[None, '3']"
599,22 dispatched to IO0,dispatch_io,22,IO0,[],"['21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","['24', '10']","['22', '3']"
601,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","[None, '10']","['22', '3']"
601,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['24', '10']","['21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","[None, None]","['22', '3']"
601,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['10'],"['21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","['24', None]","['22', '3']"
601,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","['24', '10']","['22', '3']"
603,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","[None, '10']","['22', '3']"
603,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['24', '10']","['21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","[None, None]","['22', '3']"
603,3 finished I/O → ready queue,io_to_ready,3,IO1,"['24', '10', '3']","['21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","[None, None]","['22', None]"
603,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['10', '3']","['21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","['24', None]","['22', None]"
603,10 dispatched to CPU1,dispatch_cpu,10,CPU1,['3'],"['21', '9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","['24', '10']","['22', None]"
603,21 dispatched to IO1,dispatch_io,21,IO1,['3'],"['9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","['24', '10']","['22', '21']"
605,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['3', '24']","['9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","[None, '10']","['22', '21']"
605,10 finished all bursts,finished,10,CPU1,"['3', '24']","['9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","[None, None]","['22', '21']"
605,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['24'],"['9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","['3', None]","['22', '21']"
605,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","['3', '24']","['22', '21']"
607,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","[None, '24']","['22', '21']"
607,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['3', '24']","['9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","[None, None]","['22', '21']"
607,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['24'],"['9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","['3', None]","['22', '21']"
607,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","['3', '24']","['22', '21']"
608,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,['3'],"['9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7']","[None, '24']","['22', '21']"
608,24 finished CPU → wait queue,cpu_to_io,24,CPU1,['3'],"['9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24']","[None, None]","['22', '21']"
608,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24']","['3', None]","['22', '21']"
610,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24']","[None, None]","['22', '21']"
610,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24']","['3', None]","['22', '21']"
612,3 finished CPU → wait queue,cpu_to_io,3,CPU0,[],"['9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3']","[None, None]","['22', '21']"
618,22 finished I/O → ready queue,io_to_ready,22,IO0,['22'],"['9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3']","[None, None]","[None, '21']"
618,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['9', '19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3']","['22', None]","[None, '21']"
618,9 dispatched to IO0,dispatch_io,9,IO0,[],"['19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3']","['22', None]","['9', '21']"
620,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3']","[None, None]","['9', '21']"
620,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3']","['22', None]","['9', '21']"
621,21 finished I/O → ready queue,io_to_ready,21,IO1,['21'],"['19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3']","['22', None]","['9', None]"
621,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['19', '4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3']","['22', '21']","['9', None]"
621,19 dispatched to IO1,dispatch_io,19,IO1,[],"['4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3']","['22', '21']","['9', '19']"
622,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3']","[None, '21']","['9', '19']"
622,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3']","['22', '21']","['9', '19']"
623,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,['21'],"['4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3']","['22', None]","['9', '19']"
623,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3']","['22', '21']","['9', '19']"
624,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3']","[None, '21']","['9', '19']"
624,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3']","['22', '21']","['9', '19']"
625,22 finished CPU → wait queue,cpu_to_io,22,CPU0,[],"['4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22']","[None, '21']","['9', '19']"
625,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,['21'],"['4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22']","[None, None]","['9', '19']"
625,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22']","['21', None]","['9', '19']"
627,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22']","[None, None]","['9', '19']"
627,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22']","['21', None]","['9', '19']"
629,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22']","[None, None]","['9', '19']"
629,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22']","['21', None]","['9', '19']"
630,21 finished CPU → wait queue,cpu_to_io,21,CPU0,[],"['4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21']","[None, None]","['9', '19']"
635,9 finished I/O → ready queue,io_to_ready,9,IO0,['9'],"['4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21']","[None, None]","[None, '19']"
635,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['4', '6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21']","['9', None]","[None, '19']"
635,4 dispatched to IO0,dispatch_io,4,IO0,[],"['6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21']","['9', None]","['4', '19']"
637,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21']","[None, None]","['4', '19']"
637,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21']","['9', None]","['4', '19']"
639,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,['9'],"['6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21']","[None, None]","['4', '19']"
639,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21']","['9', None]","['4', '19']"
641,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21']","[None, None]","['4', '19']"
641,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21']","['9', None]","['4', '19']"
643,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21']","[None, None]","['4', '19']"
643,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21']","['9', None]","['4', '19']"
645,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21']","[None, None]","['4', '19']"
645,19 finished I/O → ready queue,io_to_ready,19,IO1,"['9', '19']","['6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21']","[None, None]","['4', None]"
645,9 dispatched to CPU0,dispatch_cpu,9,CPU0,['19'],"['6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21']","['9', None]","['4', None]"
645,19 dispatched to CPU1,dispatch_cpu,19,CPU1,[],"['6', '11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21']","['9', '19']","['4', None]"
645,6 dispatched to IO1,dispatch_io,6,IO1,[],"['11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21']","['9', '19']","['4', '6']"
646,9 finished CPU → wait queue,cpu_to_io,9,CPU0,[],"['11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9']","[None, '19']","['4', '6']"
646,19 finished all bursts,finished,19,CPU1,[],"['11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9']","[None, None]","['4', '6']"
660,4 finished I/O → ready queue,io_to_ready,4,IO0,['4'],"['11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9']","[None, None]","[None, '6']"
660,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['11', '16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9']","['4', None]","[None, '6']"
660,11 dispatched to IO0,dispatch_io,11,IO0,[],"['16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9']","['4', None]","['11', '6']"
662,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9']","[None, None]","['11', '6']"
662,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9']","['4', None]","['11', '6']"
664,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9']","[None, None]","['11', '6']"
664,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9']","['4', None]","['11', '6']"
666,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9']","[None, None]","['11', '6']"
666,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9']","['4', None]","['11', '6']"
667,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,['4'],"['16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9']","[None, None]","['11', '6']"
667,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9']","['4', None]","['11', '6']"
668,6 finished I/O → ready queue,io_to_ready,6,IO1,['6'],"['16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9']","['4', None]","['11', None]"
668,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['16', '17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9']","['4', '6']","['11', None]"
668,16 dispatched to IO1,dispatch_io,16,IO1,[],"['17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9']","['4', '6']","['11', '16']"
669,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9']","[None, '6']","['11', '16']"
669,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9']","['4', '6']","['11', '16']"
670,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,['6'],"['17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9']","['4', None]","['11', '16']"
670,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9']","['4', '6']","['11', '16']"
671,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9']","[None, '6']","['11', '16']"
671,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9']","['4', '6']","['11', '16']"
672,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,['6'],"['17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9']","['4', None]","['11', '16']"
672,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9']","['4', '6']","['11', '16']"
673,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9']","[None, '6']","['11', '16']"
673,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9']","['4', '6']","['11', '16']"
674,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,['6'],"['17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9']","['4', None]","['11', '16']"
674,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9']","['4', '6']","['11', '16']"
675,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9']","[None, '6']","['11', '16']"
675,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9']","['4', '6']","['11', '16']"
676,4 finished CPU → wait queue,cpu_to_io,4,CPU0,[],"['17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4']","[None, '6']","['11', '16']"
676,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,['6'],"['17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4']","[None, None]","['11', '16']"
676,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4']","['6', None]","['11', '16']"
677,16 finished I/O → ready queue,io_to_ready,16,IO1,['16'],"['17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4']","['6', None]","['11', None]"
677,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['17', '12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4']","['6', '16']","['11', None]"
677,17 dispatched to IO1,dispatch_io,17,IO1,[],"['12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4']","['6', '16']","['11', '17']"
678,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,['6'],"['12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4']","[None, '16']","['11', '17']"
678,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4']","['6', '16']","['11', '17']"
679,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,['16'],"['12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4']","['6', None]","['11', '17']"
679,11 finished I/O → ready queue,io_to_ready,11,IO0,"['16', '11']","['12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4']","['6', None]","[None, '17']"
679,16 dispatched to CPU1,dispatch_cpu,16,CPU1,['11'],"['12', '15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4']","['6', '16']","[None, '17']"
679,12 dispatched to IO0,dispatch_io,12,IO0,['11'],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4']","['6', '16']","['12', '17']"
680,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['11', '6']","['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4']","[None, '16']","['12', '17']"
680,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['11', '6']","['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","[None, None]","['12', '17']"
680,11 dispatched to CPU0,dispatch_cpu,11,CPU0,['6'],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","['11', None]","['12', '17']"
680,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","['11', '6']","['12', '17']"
682,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","[None, '6']","['12', '17']"
682,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['11', '6']","['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","[None, None]","['12', '17']"
682,11 dispatched to CPU0,dispatch_cpu,11,CPU0,['6'],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","['11', None]","['12', '17']"
682,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","['11', '6']","['12', '17']"
684,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","[None, '6']","['12', '17']"
684,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['11', '6']","['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","[None, None]","['12', '17']"
684,11 dispatched to CPU0,dispatch_cpu,11,CPU0,['6'],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","['11', None]","['12', '17']"
684,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","['11', '6']","['12', '17']"
686,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","[None, '6']","['12', '17']"
686,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['11', '6']","['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","[None, None]","['12', '17']"
686,11 dispatched to CPU0,dispatch_cpu,11,CPU0,['6'],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","['11', None]","['12', '17']"
686,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","['11', '6']","['12', '17']"
688,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,['11'],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","[None, '6']","['12', '17']"
688,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['11', '6']","['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","[None, None]","['12', '17']"
688,11 dispatched to CPU0,dispatch_cpu,11,CPU0,['6'],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","['11', None]","['12', '17']"
688,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","['11', '6']","['12', '17']"
690,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","[None, '6']","['12', '17']"
690,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['11', '6']","['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","[None, None]","['12', '17']"
690,11 dispatched to CPU0,dispatch_cpu,11,CPU0,['6'],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","['11', None]","['12', '17']"
690,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","['11', '6']","['12', '17']"
691,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,['11'],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","[None, '6']","['12', '17']"
691,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","['11', '6']","['12', '17']"
692,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,['6'],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","['11', None]","['12', '17']"
692,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","['11', '6']","['12', '17']"
693,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","[None, '6']","['12', '17']"
693,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","['11', '6']","['12', '17']"
694,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,['6'],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","['11', None]","['12', '17']"
694,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","['11', '6']","['12', '17']"
695,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","[None, '6']","['12', '17']"
695,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","['11', '6']","['12', '17']"
696,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,['6'],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","['11', None]","['12', '17']"
696,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","['11', '6']","['12', '17']"
697,11 finished all bursts,finished,11,CPU0,[],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","[None, '6']","['12', '17']"
698,6 finished all bursts,finished,6,CPU1,[],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","[None, None]","['12', '17']"
698,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","[None, None]","[None, '17']"
698,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['15', '25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","['12', None]","[None, '17']"
698,15 dispatched to IO0,dispatch_io,15,IO0,[],"['25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","['12', None]","['15', '17']"
700,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","[None, None]","['15', '17']"
700,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","['12', None]","['15', '17']"
702,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","[None, None]","['15', '17']"
702,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","['12', None]","['15', '17']"
704,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","[None, None]","['15', '17']"
704,17 finished I/O → ready queue,io_to_ready,17,IO1,"['12', '17']","['25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","[None, None]","['15', None]"
704,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['17'],"['25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","['12', None]","['15', None]"
704,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['25', '14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","['12', '17']","['15', None]"
704,25 dispatched to IO1,dispatch_io,25,IO1,[],"['14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16']","['12', '17']","['15', '25']"
705,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16', '12']","[None, '17']","['15', '25']"
706,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],"['14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16', '12']","[None, None]","['15', '25']"
706,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16', '12']","['17', None]","['15', '25']"
707,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,['17'],"['14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16', '12']","[None, None]","['15', '25']"
707,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16', '12']","['17', None]","['15', '25']"
709,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16', '12']","[None, None]","['15', '25']"
709,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16', '12']","['17', None]","['15', '25']"
710,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,['17'],"['14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16', '12']","[None, None]","['15', '25']"
710,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16', '12']","['17', None]","['15', '25']"
712,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16', '12']","[None, None]","['15', '25']"
712,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16', '12']","['17', None]","['15', '25']"
713,15 finished I/O → ready queue,io_to_ready,15,IO0,['15'],"['14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16', '12']","['17', None]","[None, '25']"
713,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['14', '5', '20', '7', '24', '3', '22', '21', '9', '4', '16', '12']","['17', '15']","[None, '25']"
713,14 dispatched to IO0,dispatch_io,14,IO0,[],"['5', '20', '7', '24', '3', '22', '21', '9', '4', '16', '12']","['17', '15']","['14', '25']"
714,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['5', '20', '7', '24', '3', '22', '21', '9', '4', '16', '12']","[None, '15']","['14', '25']"
714,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['5', '20', '7', '24', '3', '22', '21', '9', '4', '16', '12']","['17', '15']","['14', '25']"
715,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,['15'],"['5', '20', '7', '24', '3', '22', '21', '9', '4', '16', '12']","['17', None]","['14', '25']"
715,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['5', '20', '7', '24', '3', '22', '21', '9', '4', '16', '12']","['17', '15']","['14', '25']"
716,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['5', '20', '7', '24', '3', '22', '21', '9', '4', '16', '12', '17']","[None, '15']","['14', '25']"
717,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,['15'],"['5', '20', '7', '24', '3', '22', '21', '9', '4', '16', '12', '17']","[None, None]","['14', '25']"
717,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['5', '20', '7', '24', '3', '22', '21', '9', '4', '16', '12', '17']","['15', None]","['14', '25']"
719,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['5', '20', '7', '24', '3', '22', '21', '9', '4', '16', '12', '17']","[None, None]","['14', '25']"
719,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['5', '20', '7', '24', '3', '22', '21', '9', '4', '16', '12', '17']","['15', None]","['14', '25']"
721,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['5', '20', '7', '24', '3', '22', '21', '9', '4', '16', '12', '17']","[None, None]","['14', '25']"
721,25 finished I/O → ready queue,io_to_ready,25,IO1,"['15', '25']","['5', '20', '7', '24', '3', '22', '21', '9', '4', '16', '12', '17']","[None, None]","['14', None]"
721,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['25'],"['5', '20', '7', '24', '3', '22', '21', '9', '4', '16', '12', '17']","['15', None]","['14', None]"
721,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['5', '20', '7', '24', '3', '22', '21', '9', '4', '16', '12', '17']","['15', '25']","['14', None]"
721,5 dispatched to IO1,dispatch_io,5,IO1,[],"['20', '7', '24', '3', '22', '21', '9', '4', '16', '12', '17']","['15', '25']","['14', '5']"
722,15 finished CPU → wait queue,cpu_to_io,15,CPU0,[],"['20', '7', '24', '3', '22', '21', '9', '4', '16', '12', '17', '15']","[None, '25']","['14', '5']"
723,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,['25'],"['20', '7', '24', '3', '22', '21', '9', '4', '16', '12', '17', '15']","[None, None]","['14', '5']"
723,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['20', '7', '24', '3', '22', '21', '9', '4', '16', '12', '17', '15']","['25', None]","['14', '5']"
725,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['20', '7', '24', '3', '22', '21', '9', '4', '16', '12', '17', '15']","[None, None]","['14', '5']"
725,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['20', '7', '24', '3', '22', '21', '9', '4', '16', '12', '17', '15']","['25', None]","['14', '5']"
727,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['20', '7', '24', '3', '22', '21', '9', '4', '16', '12', '17', '15']","[None, None]","['14', '5']"
727,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['20', '7', '24', '3', '22', '21', '9', '4', '16', '12', '17', '15']","['25', None]","['14', '5']"
729,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['20', '7', '24', '3', '22', '21', '9', '4', '16', '12', '17', '15']","[None, None]","['14', '5']"
729,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['20', '7', '24', '3', '22', '21', '9', '4', '16', '12', '17', '15']","['25', None]","['14', '5']"
731,25 finished CPU → wait queue,cpu_to_io,25,CPU0,[],"['20', '7', '24', '3', '22', '21', '9', '4', '16', '12', '17', '15', '25']","[None, None]","['14', '5']"
734,14 finished I/O → ready queue,io_to_ready,14,IO0,['14'],"['20', '7', '24', '3', '22', '21', '9', '4', '16', '12', '17', '15', '25']","[None, None]","[None, '5']"
734,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['20', '7', '24', '3', '22', '21', '9', '4', '16', '12', '17', '15', '25']","['14', None]","[None, '5']"
734,20 dispatched to IO0,dispatch_io,20,IO0,[],"['7', '24', '3', '22', '21', '9', '4', '16', '12', '17', '15', '25']","['14', None]","['20', '5']"
736,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['7', '24', '3', '22', '21', '9', '4', '16', '12', '17', '15', '25']","[None, None]","['20', '5']"
736,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['7', '24', '3', '22', '21', '9', '4', '16', '12', '17', '15', '25']","['14', None]","['20', '5']"
738,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['7', '24', '3', '22', '21', '9', '4', '16', '12', '17', '15', '25']","[None, None]","['20', '5']"
738,5 finished I/O → ready queue,io_to_ready,5,IO1,"['14', '5']","['7', '24', '3', '22', '21', '9', '4', '16', '12', '17', '15', '25']","[None, None]","['20', None]"
738,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['5'],"['7', '24', '3', '22', '21', '9', '4', '16', '12', '17', '15', '25']","['14', None]","['20', None]"
738,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['7', '24', '3', '22', '21', '9', '4', '16', '12', '17', '15', '25']","['14', '5']","['20', None]"
738,7 dispatched to IO1,dispatch_io,7,IO1,[],"['24', '3', '22', '21', '9', '4', '16', '12', '17', '15', '25']","['14', '5']","['20', '7']"
740,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['24', '3', '22', '21', '9', '4', '16', '12', '17', '15', '25']","[None, '5']","['20', '7']"
740,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['14', '5']","['24', '3', '22', '21', '9', '4', '16', '12', '17', '15', '25']","[None, None]","['20', '7']"
740,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['5'],"['24', '3', '22', '21', '9', '4', '16', '12', '17', '15', '25']","['14', None]","['20', '7']"
740,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['24', '3', '22', '21', '9', '4', '16', '12', '17', '15', '25']","['14', '5']","['20', '7']"
741,14 finished CPU → wait queue,cpu_to_io,14,CPU0,[],"['24', '3', '22', '21', '9', '4', '16', '12', '17', '15', '25', '14']","[None, '5']","['20', '7']"
742,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],"['24', '3', '22', '21', '9', '4', '16', '12', '17', '15', '25', '14']","[None, None]","['20', '7']"
742,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['24', '3', '22', '21', '9', '4', '16', '12', '17', '15', '25', '14']","['5', None]","['20', '7']"
744,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['24', '3', '22', '21', '9', '4', '16', '12', '17', '15', '25', '14']","[None, None]","['20', '7']"
744,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['24', '3', '22', '21', '9', '4', '16', '12', '17', '15', '25', '14']","['5', None]","['20', '7']"
746,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['24', '3', '22', '21', '9', '4', '16', '12', '17', '15', '25', '14']","[None, None]","['20', '7']"
746,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['24', '3', '22', '21', '9', '4', '16', '12', '17', '15', '25', '14']","['5', None]","['20', '7']"
747,5 finished CPU → wait queue,cpu_to_io,5,CPU0,[],"['24', '3', '22', '21', '9', '4', '16', '12', '17', '15', '25', '14', '5']","[None, None]","['20', '7']"
750,20 finished I/O → ready queue,io_to_ready,20,IO0,['20'],"['24', '3', '22', '21', '9', '4', '16', '12', '17', '15', '25', '14', '5']","[None, None]","[None, '7']"
750,7 finished I/O → ready queue,io_to_ready,7,IO1,"['20', '7']","['24', '3', '22', '21', '9', '4', '16', '12', '17', '15', '25', '14', '5']","[None, None]","[None, None]"
750,20 dispatched to CPU0,dispatch_cpu,20,CPU0,['7'],"['24', '3', '22', '21', '9', '4', '16', '12', '17', '15', '25', '14', '5']","['20', None]","[None, None]"
750,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['24', '3', '22', '21', '9', '4', '16', '12', '17', '15', '25', '14', '5']","['20', '7']","[None, None]"
750,24 dispatched to IO0,dispatch_io,24,IO0,[],"['3', '22', '21', '9', '4', '16', '12', '17', '15', '25', '14', '5']","['20', '7']","['24', None]"
750,3 dispatched to IO1,dispatch_io,3,IO1,[],"['22', '21', '9', '4', '16', '12', '17', '15', '25', '14', '5']","['20', '7']","['24', '3']"
752,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['22', '21', '9', '4', '16', '12', '17', '15', '25', '14', '5']","[None, '7']","['24', '3']"
752,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['20', '7']","['22', '21', '9', '4', '16', '12', '17', '15', '25', '14', '5']","[None, None]","['24', '3']"
752,20 dispatched to CPU0,dispatch_cpu,20,CPU0,['7'],"['22', '21', '9', '4', '16', '12', '17', '15', '25', '14', '5']","['20', None]","['24', '3']"
752,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['22', '21', '9', '4', '16', '12', '17', '15', '25', '14', '5']","['20', '7']","['24', '3']"
754,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['22', '21', '9', '4', '16', '12', '17', '15', '25', '14', '5']","[None, '7']","['24', '3']"
754,7 finished CPU → wait queue,cpu_to_io,7,CPU1,['20'],"['22', '21', '9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","[None, None]","['24', '3']"
754,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['22', '21', '9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","['20', None]","['24', '3']"
756,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,['20'],"['22', '21', '9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","[None, None]","['24', '3']"
756,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['22', '21', '9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","['20', None]","['24', '3']"
758,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['22', '21', '9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","[None, None]","['24', '3']"
758,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['22', '21', '9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","['20', None]","['24', '3']"
760,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['22', '21', '9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","[None, None]","['24', '3']"
760,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['22', '21', '9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","['20', None]","['24', '3']"
762,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['22', '21', '9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","[None, None]","['24', '3']"
762,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['22', '21', '9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","['20', None]","['24', '3']"
764,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,['20'],"['22', '21', '9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","[None, None]","['24', '3']"
764,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['22', '21', '9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","['20', None]","['24', '3']"
765,3 finished all bursts,finished,3,IO1,[],"['22', '21', '9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","['20', None]","['24', None]"
765,22 dispatched to IO1,dispatch_io,22,IO1,[],"['21', '9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","['20', None]","['24', '22']"
766,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['21', '9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","[None, None]","['24', '22']"
766,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['21', '9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","['20', None]","['24', '22']"
768,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['21', '9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","[None, None]","['24', '22']"
768,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['21', '9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","['20', None]","['24', '22']"
770,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['21', '9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","[None, None]","['24', '22']"
770,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['21', '9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","['20', None]","['24', '22']"
772,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,['20'],"['21', '9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","[None, None]","['24', '22']"
772,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['21', '9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","['20', None]","['24', '22']"
774,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['21', '9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","[None, None]","['24', '22']"
774,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['21', '9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","['20', None]","['24', '22']"
776,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['21', '9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","[None, None]","['24', '22']"
776,24 finished I/O → ready queue,io_to_ready,24,IO0,"['20', '24']","['21', '9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","[None, None]","[None, '22']"
776,20 dispatched to CPU0,dispatch_cpu,20,CPU0,['24'],"['21', '9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","['20', None]","[None, '22']"
776,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['21', '9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","['20', '24']","[None, '22']"
776,21 dispatched to IO0,dispatch_io,21,IO0,[],"['9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","['20', '24']","['21', '22']"
778,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","[None, '24']","['21', '22']"
778,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['20', '24']","['9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","[None, None]","['21', '22']"
778,20 dispatched to CPU0,dispatch_cpu,20,CPU0,['24'],"['9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","['20', None]","['21', '22']"
778,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","['20', '24']","['21', '22']"
780,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,['20'],"['9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","[None, '24']","['21', '22']"
780,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['20', '24']","['9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","[None, None]","['21', '22']"
780,20 dispatched to CPU0,dispatch_cpu,20,CPU0,['24'],"['9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","['20', None]","['21', '22']"
780,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","['20', '24']","['21', '22']"
782,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","[None, '24']","['21', '22']"
782,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['20', '24']","['9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","[None, None]","['21', '22']"
782,20 dispatched to CPU0,dispatch_cpu,20,CPU0,['24'],"['9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","['20', None]","['21', '22']"
782,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","['20', '24']","['21', '22']"
784,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","[None, '24']","['21', '22']"
784,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['20', '24']","['9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","[None, None]","['21', '22']"
784,20 dispatched to CPU0,dispatch_cpu,20,CPU0,['24'],"['9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","['20', None]","['21', '22']"
784,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['9', '4', '16', '12', '17', '15', '25', '14', '5', '7']","['20', '24']","['21', '22']"
786,20 finished CPU → wait queue,cpu_to_io,20,CPU0,[],"['9', '4', '16', '12', '17', '15', '25', '14', '5', '7', '20']","[None, '24']","['21', '22']"
786,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['9', '4', '16', '12', '17', '15', '25', '14', '5', '7', '20']","[None, None]","['21', '22']"
786,22 finished I/O → ready queue,io_to_ready,22,IO1,"['24', '22']","['9', '4', '16', '12', '17', '15', '25', '14', '5', '7', '20']","[None, None]","['21', None]"
786,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['22'],"['9', '4', '16', '12', '17', '15', '25', '14', '5', '7', '20']","['24', None]","['21', None]"
786,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['9', '4', '16', '12', '17', '15', '25', '14', '5', '7', '20']","['24', '22']","['21', None]"
786,9 dispatched to IO1,dispatch_io,9,IO1,[],"['4', '16', '12', '17', '15', '25', '14', '5', '7', '20']","['24', '22']","['21', '9']"
787,22 finished all bursts,finished,22,CPU1,[],"['4', '16', '12', '17', '15', '25', '14', '5', '7', '20']","['24', None]","['21', '9']"
788,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,['24'],"['4', '16', '12', '17', '15', '25', '14', '5', '7', '20']","[None, None]","['21', '9']"
788,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['4', '16', '12', '17', '15', '25', '14', '5', '7', '20']","['24', None]","['21', '9']"
789,21 finished I/O → ready queue,io_to_ready,21,IO0,['21'],"['4', '16', '12', '17', '15', '25', '14', '5', '7', '20']","['24', None]","[None, '9']"
789,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['4', '16', '12', '17', '15', '25', '14', '5', '7', '20']","['24', '21']","[None, '9']"
789,4 dispatched to IO0,dispatch_io,4,IO0,[],"['16', '12', '17', '15', '25', '14', '5', '7', '20']","['24', '21']","['4', '9']"
790,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['16', '12', '17', '15', '25', '14', '5', '7', '20']","[None, '21']","['4', '9']"
790,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['16', '12', '17', '15', '25', '14', '5', '7', '20']","['24', '21']","['4', '9']"
791,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,['21'],"['16', '12', '17', '15', '25', '14', '5', '7', '20']","['24', None]","['4', '9']"
791,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['16', '12', '17', '15', '25', '14', '5', '7', '20']","['24', '21']","['4', '9']"
792,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['16', '12', '17', '15', '25', '14', '5', '7', '20']","[None, '21']","['4', '9']"
792,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['24', '21']","['16', '12', '17', '15', '25', '14', '5', '7', '20']","[None, None]","['4', '9']"
792,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['21'],"['16', '12', '17', '15', '25', '14', '5', '7', '20']","['24', None]","['4', '9']"
792,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['16', '12', '17', '15', '25', '14', '5', '7', '20']","['24', '21']","['4', '9']"
794,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['16', '12', '17', '15', '25', '14', '5', '7', '20']","[None, '21']","['4', '9']"
794,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['24', '21']","['16', '12', '17', '15', '25', '14', '5', '7', '20']","[None, None]","['4', '9']"
794,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['21'],"['16', '12', '17', '15', '25', '14', '5', '7', '20']","['24', None]","['4', '9']"
794,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['16', '12', '17', '15', '25', '14', '5', '7', '20']","['24', '21']","['4', '9']"
795,24 finished all bursts,finished,24,CPU0,[],"['16', '12', '17', '15', '25', '14', '5', '7', '20']","[None, '21']","['4', '9']"
796,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,['21'],"['16', '12', '17', '15', '25', '14', '5', '7', '20']","[None, None]","['4', '9']"
796,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['16', '12', '17', '15', '25', '14', '5', '7', '20']","['21', None]","['4', '9']"
797,21 finished CPU → wait queue,cpu_to_io,21,CPU0,[],"['16', '12', '17', '15', '25', '14', '5', '7', '20', '21']","[None, None]","['4', '9']"
801,9 finished I/O → ready queue,io_to_ready,9,IO1,['9'],"['16', '12', '17', '15', '25', '14', '5', '7', '20', '21']","[None, None]","['4', None]"
801,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['16', '12', '17', '15', '25', '14', '5', '7', '20', '21']","['9', None]","['4', None]"
801,16 dispatched to IO1,dispatch_io,16,IO1,[],"['12', '17', '15', '25', '14', '5', '7', '20', '21']","['9', None]","['4', '16']"
803,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['12', '17', '15', '25', '14', '5', '7', '20', '21']","[None, None]","['4', '16']"
803,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['12', '17', '15', '25', '14', '5', '7', '20', '21']","['9', None]","['4', '16']"
805,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['12', '17', '15', '25', '14', '5', '7', '20', '21']","[None, None]","['4', '16']"
805,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['12', '17', '15', '25', '14', '5', '7', '20', '21']","['9', None]","['4', '16']"
807,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['12', '17', '15', '25', '14', '5', '7', '20', '21']","[None, None]","['4', '16']"
807,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['12', '17', '15', '25', '14', '5', '7', '20', '21']","['9', None]","['4', '16']"
808,9 finished CPU → wait queue,cpu_to_io,9,CPU0,[],"['12', '17', '15', '25', '14', '5', '7', '20', '21', '9']","[None, None]","['4', '16']"
814,16 finished I/O → ready queue,io_to_ready,16,IO1,['16'],"['12', '17', '15', '25', '14', '5', '7', '20', '21', '9']","[None, None]","['4', None]"
814,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['12', '17', '15', '25', '14', '5', '7', '20', '21', '9']","['16', None]","['4', None]"
814,12 dispatched to IO1,dispatch_io,12,IO1,[],"['17', '15', '25', '14', '5', '7', '20', '21', '9']","['16', None]","['4', '12']"
815,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,['16'],"['17', '15', '25', '14', '5', '7', '20', '21', '9']","[None, None]","['4', '12']"
815,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['17', '15', '25', '14', '5', '7', '20', '21', '9']","['16', None]","['4', '12']"
816,4 finished I/O → ready queue,io_to_ready,4,IO0,['4'],"['17', '15', '25', '14', '5', '7', '20', '21', '9']","['16', None]","[None, '12']"
816,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['17', '15', '25', '14', '5', '7', '20', '21', '9']","['16', '4']","[None, '12']"
816,17 dispatched to IO0,dispatch_io,17,IO0,[],"['15', '25', '14', '5', '7', '20', '21', '9']","['16', '4']","['17', '12']"
817,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['15', '25', '14', '5', '7', '20', '21', '9']","[None, '4']","['17', '12']"
817,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['15', '25', '14', '5', '7', '20', '21', '9']","['16', '4']","['17', '12']"
818,16 finished CPU → wait queue,cpu_to_io,16,CPU0,[],"['15', '25', '14', '5', '7', '20', '21', '9', '16']","[None, '4']","['17', '12']"
818,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],"['15', '25', '14', '5', '7', '20', '21', '9', '16']","[None, None]","['17', '12']"
818,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['15', '25', '14', '5', '7', '20', '21', '9', '16']","['4', None]","['17', '12']"
820,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['15', '25', '14', '5', '7', '20', '21', '9', '16']","[None, None]","['17', '12']"
820,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['15', '25', '14', '5', '7', '20', '21', '9', '16']","['4', None]","['17', '12']"
822,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['15', '25', '14', '5', '7', '20', '21', '9', '16']","[None, None]","['17', '12']"
822,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['15', '25', '14', '5', '7', '20', '21', '9', '16']","['4', None]","['17', '12']"
823,4 finished CPU → wait queue,cpu_to_io,4,CPU0,[],"['15', '25', '14', '5', '7', '20', '21', '9', '16', '4']","[None, None]","['17', '12']"
835,12 finished I/O → ready queue,io_to_ready,12,IO1,['12'],"['15', '25', '14', '5', '7', '20', '21', '9', '16', '4']","[None, None]","['17', None]"
835,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['15', '25', '14', '5', '7', '20', '21', '9', '16', '4']","['12', None]","['17', None]"
835,15 dispatched to IO1,dispatch_io,15,IO1,[],"['25', '14', '5', '7', '20', '21', '9', '16', '4']","['12', None]","['17', '15']"
837,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['25', '14', '5', '7', '20', '21', '9', '16', '4']","[None, None]","['17', '15']"
837,17 finished I/O → ready queue,io_to_ready,17,IO0,"['12', '17']","['25', '14', '5', '7', '20', '21', '9', '16', '4']","[None, None]","[None, '15']"
837,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['17'],"['25', '14', '5', '7', '20', '21', '9', '16', '4']","['12', None]","[None, '15']"
837,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['25', '14', '5', '7', '20', '21', '9', '16', '4']","['12', '17']","[None, '15']"
837,25 dispatched to IO0,dispatch_io,25,IO0,[],"['14', '5', '7', '20', '21', '9', '16', '4']","['12', '17']","['25', '15']"
839,12 finished all bursts,finished,12,CPU0,[],"['14', '5', '7', '20', '21', '9', '16', '4']","[None, '17']","['25', '15']"
839,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],"['14', '5', '7', '20', '21', '9', '16', '4']","[None, None]","['25', '15']"
839,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['14', '5', '7', '20', '21', '9', '16', '4']","['17', None]","['25', '15']"
841,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['14', '5', '7', '20', '21', '9', '16', '4']","[None, None]","['25', '15']"
841,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['14', '5', '7', '20', '21', '9', '16', '4']","['17', None]","['25', '15']"
843,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['14', '5', '7', '20', '21', '9', '16', '4']","[None, None]","['25', '15']"
843,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['14', '5', '7', '20', '21', '9', '16', '4']","['17', None]","['25', '15']"
845,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['14', '5', '7', '20', '21', '9', '16', '4', '17']","[None, None]","['25', '15']"
853,25 finished I/O → ready queue,io_to_ready,25,IO0,['25'],"['14', '5', '7', '20', '21', '9', '16', '4', '17']","[None, None]","[None, '15']"
853,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['14', '5', '7', '20', '21', '9', '16', '4', '17']","['25', None]","[None, '15']"
853,14 dispatched to IO0,dispatch_io,14,IO0,[],"['5', '7', '20', '21', '9', '16', '4', '17']","['25', None]","['14', '15']"
855,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['5', '7', '20', '21', '9', '16', '4', '17']","[None, None]","['14', '15']"
855,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['5', '7', '20', '21', '9', '16', '4', '17']","['25', None]","['14', '15']"
856,15 finished I/O → ready queue,io_to_ready,15,IO1,['15'],"['5', '7', '20', '21', '9', '16', '4', '17']","['25', None]","['14', None]"
856,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['5', '7', '20', '21', '9', '16', '4', '17']","['25', '15']","['14', None]"
856,5 dispatched to IO1,dispatch_io,5,IO1,[],"['7', '20', '21', '9', '16', '4', '17']","['25', '15']","['14', '5']"
857,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['7', '20', '21', '9', '16', '4', '17']","[None, '15']","['14', '5']"
857,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['7', '20', '21', '9', '16', '4', '17']","['25', '15']","['14', '5']"
858,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,['15'],"['7', '20', '21', '9', '16', '4', '17']","['25', None]","['14', '5']"
858,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['7', '20', '21', '9', '16', '4', '17']","['25', '15']","['14', '5']"
859,25 finished CPU → wait queue,cpu_to_io,25,CPU0,[],"['7', '20', '21', '9', '16', '4', '17', '25']","[None, '15']","['14', '5']"
860,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,['15'],"['7', '20', '21', '9', '16', '4', '17', '25']","[None, None]","['14', '5']"
860,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['7', '20', '21', '9', '16', '4', '17', '25']","['15', None]","['14', '5']"
862,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['7', '20', '21', '9', '16', '4', '17', '25']","[None, None]","['14', '5']"
862,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['7', '20', '21', '9', '16', '4', '17', '25']","['15', None]","['14', '5']"
864,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['7', '20', '21', '9', '16', '4', '17', '25']","[None, None]","['14', '5']"
864,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['7', '20', '21', '9', '16', '4', '17', '25']","['15', None]","['14', '5']"
866,15 finished all bursts,finished,15,CPU0,[],"['7', '20', '21', '9', '16', '4', '17', '25']","[None, None]","['14', '5']"
871,14 finished I/O → ready queue,io_to_ready,14,IO0,['14'],"['7', '20', '21', '9', '16', '4', '17', '25']","[None, None]","[None, '5']"
871,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['7', '20', '21', '9', '16', '4', '17', '25']","['14', None]","[None, '5']"
871,7 dispatched to IO0,dispatch_io,7,IO0,[],"['20', '21', '9', '16', '4', '17', '25']","['14', None]","['7', '5']"
873,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['20', '21', '9', '16', '4', '17', '25']","[None, None]","['7', '5']"
873,5 finished I/O → ready queue,io_to_ready,5,IO1,"['14', '5']","['20', '21', '9', '16', '4', '17', '25']","[None, None]","['7', None]"
873,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['5'],"['20', '21', '9', '16', '4', '17', '25']","['14', None]","['7', None]"
873,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['20', '21', '9', '16', '4', '17', '25']","['14', '5']","['7', None]"
873,20 dispatched to IO1,dispatch_io,20,IO1,[],"['21', '9', '16', '4', '17', '25']","['14', '5']","['7', '20']"
875,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['21', '9', '16', '4', '17', '25']","[None, '5']","['7', '20']"
875,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['14', '5']","['21', '9', '16', '4', '17', '25']","[None, None]","['7', '20']"
875,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['5'],"['21', '9', '16', '4', '17', '25']","['14', None]","['7', '20']"
875,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['21', '9', '16', '4', '17', '25']","['14', '5']","['7', '20']"
877,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['21', '9', '16', '4', '17', '25']","[None, '5']","['7', '20']"
877,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['14', '5']","['21', '9', '16', '4', '17', '25']","[None, None]","['7', '20']"
877,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['5'],"['21', '9', '16', '4', '17', '25']","['14', None]","['7', '20']"
877,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['21', '9', '16', '4', '17', '25']","['14', '5']","['7', '20']"
879,14 finished CPU → wait queue,cpu_to_io,14,CPU0,[],"['21', '9', '16', '4', '17', '25', '14']","[None, '5']","['7', '20']"
879,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],"['21', '9', '16', '4', '17', '25', '14']","[None, None]","['7', '20']"
879,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['21', '9', '16', '4', '17', '25', '14']","['5', None]","['7', '20']"
881,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['21', '9', '16', '4', '17', '25', '14']","[None, None]","['7', '20']"
881,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['21', '9', '16', '4', '17', '25', '14']","['5', None]","['7', '20']"
882,5 finished CPU → wait queue,cpu_to_io,5,CPU0,[],"['21', '9', '16', '4', '17', '25', '14', '5']","[None, None]","['7', '20']"
886,20 finished I/O → ready queue,io_to_ready,20,IO1,['20'],"['21', '9', '16', '4', '17', '25', '14', '5']","[None, None]","['7', None]"
886,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['21', '9', '16', '4', '17', '25', '14', '5']","['20', None]","['7', None]"
886,21 dispatched to IO1,dispatch_io,21,IO1,[],"['9', '16', '4', '17', '25', '14', '5']","['20', None]","['7', '21']"
888,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['9', '16', '4', '17', '25', '14', '5']","[None, None]","['7', '21']"
888,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['9', '16', '4', '17', '25', '14', '5']","['20', None]","['7', '21']"
890,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['9', '16', '4', '17', '25', '14', '5']","[None, None]","['7', '21']"
890,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['9', '16', '4', '17', '25', '14', '5']","['20', None]","['7', '21']"
891,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],"['9', '16', '4', '17', '25', '14', '5']","['20', None]","[None, '21']"
891,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['9', '16', '4', '17', '25', '14', '5']","['20', '7']","[None, '21']"
891,9 dispatched to IO0,dispatch_io,9,IO0,[],"['16', '4', '17', '25', '14', '5']","['20', '7']","['9', '21']"
892,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['16', '4', '17', '25', '14', '5']","[None, '7']","['9', '21']"
892,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['16', '4', '17', '25', '14', '5']","['20', '7']","['9', '21']"
893,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['16', '4', '17', '25', '14', '5']","['20', None]","['9', '21']"
893,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['16', '4', '17', '25', '14', '5']","['20', '7']","['9', '21']"
894,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['16', '4', '17', '25', '14', '5']","[None, '7']","['9', '21']"
894,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['16', '4', '17', '25', '14', '5']","['20', '7']","['9', '21']"
895,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['16', '4', '17', '25', '14', '5']","['20', None]","['9', '21']"
895,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['16', '4', '17', '25', '14', '5']","['20', '7']","['9', '21']"
896,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['16', '4', '17', '25', '14', '5']","[None, '7']","['9', '21']"
896,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['16', '4', '17', '25', '14', '5']","['20', '7']","['9', '21']"
897,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['16', '4', '17', '25', '14', '5']","['20', None]","['9', '21']"
897,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['16', '4', '17', '25', '14', '5']","['20', '7']","['9', '21']"
898,20 finished all bursts,finished,20,CPU0,[],"['16', '4', '17', '25', '14', '5']","[None, '7']","['9', '21']"
899,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['16', '4', '17', '25', '14', '5']","[None, None]","['9', '21']"
899,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['16', '4', '17', '25', '14', '5']","['7', None]","['9', '21']"
900,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,['7'],"['16', '4', '17', '25', '14', '5']","[None, None]","['9', '21']"
900,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['16', '4', '17', '25', '14', '5']","['7', None]","['9', '21']"
901,7 finished all bursts,finished,7,CPU0,[],"['16', '4', '17', '25', '14', '5']","[None, None]","['9', '21']"
904,21 finished I/O → ready queue,io_to_ready,21,IO1,['21'],"['16', '4', '17', '25', '14', '5']","[None, None]","['9', None]"
904,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['16', '4', '17', '25', '14', '5']","['21', None]","['9', None]"
904,16 dispatched to IO1,dispatch_io,16,IO1,[],"['4', '17', '25', '14', '5']","['21', None]","['9', '16']"
906,21 finished all bursts,finished,21,CPU0,[],"['4', '17', '25', '14', '5']","[None, None]","['9', '16']"
907,9 finished I/O → ready queue,io_to_ready,9,IO0,['9'],"['4', '17', '25', '14', '5']","[None, None]","[None, '16']"
907,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['4', '17', '25', '14', '5']","['9', None]","[None, '16']"
907,4 dispatched to IO0,dispatch_io,4,IO0,[],"['17', '25', '14', '5']","['9', None]","['4', '16']"
909,9 finished all bursts,finished,9,CPU0,[],"['17', '25', '14', '5']","[None, None]","['4', '16']"
917,16 finished I/O → ready queue,io_to_ready,16,IO1,['16'],"['17', '25', '14', '5']","[None, None]","['4', None]"
917,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['17', '25', '14', '5']","['16', None]","['4', None]"
917,17 dispatched to IO1,dispatch_io,17,IO1,[],"['25', '14', '5']","['16', None]","['4', '17']"
919,16 finished all bursts,finished,16,CPU0,[],"['25', '14', '5']","[None, None]","['4', '17']"
929,4 finished all bursts,finished,4,IO0,[],"['25', '14', '5']","[None, None]","[None, '17']"
929,25 dispatched to IO0,dispatch_io,25,IO0,[],"['14', '5']","[None, None]","['25', '17']"
937,17 finished I/O → ready queue,io_to_ready,17,IO1,['17'],"['14', '5']","[None, None]","['25', None]"
937,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['14', '5']","['17', None]","['25', None]"
937,14 dispatched to IO1,dispatch_io,14,IO1,[],['5'],"['17', None]","['25', '14']"
939,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],['5'],"[None, None]","['25', '14']"
939,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],['5'],"['17', None]","['25', '14']"
941,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],['5'],"[None, None]","['25', '14']"
941,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],['5'],"['17', None]","['25', '14']"
943,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],['5'],"[None, None]","['25', '14']"
943,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],['5'],"['17', None]","['25', '14']"
945,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],['5'],"[None, None]","['25', '14']"
945,25 finished I/O → ready queue,io_to_ready,25,IO0,"['17', '25']",['5'],"[None, None]","[None, '14']"
945,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['25'],['5'],"['17', None]","[None, '14']"
945,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],['5'],"['17', '25']","[None, '14']"
945,5 dispatched to IO0,dispatch_io,5,IO0,[],[],"['17', '25']","['5', '14']"
947,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, '25']","['5', '14']"
947,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['17', '25']",[],"[None, None]","['5', '14']"
947,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['25'],[],"['17', None]","['5', '14']"
947,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],[],"['17', '25']","['5', '14']"
948,25 finished CPU → wait queue,cpu_to_io,25,CPU1,[],['25'],"['17', None]","['5', '14']"
949,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],['25'],"[None, None]","['5', '14']"
949,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],['25'],"['17', None]","['5', '14']"
950,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['25', '17']","[None, None]","['5', '14']"
959,14 finished I/O → ready queue,io_to_ready,14,IO1,['14'],"['25', '17']","[None, None]","['5', None]"
959,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['25', '17']","['14', None]","['5', None]"
959,25 dispatched to IO1,dispatch_io,25,IO1,[],['17'],"['14', None]","['5', '25']"
960,5 finished I/O → ready queue,io_to_ready,5,IO0,['5'],['17'],"['14', None]","[None, '25']"
960,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],['17'],"['14', '5']","[None, '25']"
960,17 dispatched to IO0,dispatch_io,17,IO0,[],[],"['14', '5']","['17', '25']"
961,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],[],"[None, '5']","['17', '25']"
961,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],[],"['14', '5']","['17', '25']"
962,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],[],"['14', None]","['17', '25']"
962,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],[],"['14', '5']","['17', '25']"
963,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],[],"[None, '5']","['17', '25']"
963,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],[],"['14', '5']","['17', '25']"
964,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],[],"['14', None]","['17', '25']"
964,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],[],"['14', '5']","['17', '25']"
965,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],[],"[None, '5']","['17', '25']"
965,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],[],"['14', '5']","['17', '25']"
966,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],[],"['14', None]","['17', '25']"
966,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],[],"['14', '5']","['17', '25']"
967,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],[],"[None, '5']","['17', '25']"
967,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],[],"['14', '5']","['17', '25']"
968,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],[],"['14', None]","['17', '25']"
968,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],[],"['14', '5']","['17', '25']"
969,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],[],"[None, '5']","['17', '25']"
969,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['14', '5']",[],"[None, None]","['17', '25']"
969,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['5'],[],"['14', None]","['17', '25']"
969,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],[],"['14', '5']","['17', '25']"
970,14 finished all bursts,finished,14,CPU0,[],[],"[None, '5']","['17', '25']"
971,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],[],"[None, None]","['17', '25']"
971,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],[],"['5', None]","['17', '25']"
973,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],[],"[None, None]","['17', '25']"
973,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],[],"['5', None]","['17', '25']"
975,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],[],"[None, None]","['17', '25']"
975,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],[],"['5', None]","['17', '25']"
977,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],[],"[None, None]","['17', '25']"
977,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],[],"['5', None]","['17', '25']"
978,5 finished all bursts,finished,5,CPU0,[],[],"[None, None]","['17', '25']"
978,25 finished I/O → ready queue,io_to_ready,25,IO1,['25'],[],"[None, None]","['17', None]"
978,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],[],"['25', None]","['17', None]"
980,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],[],"[None, None]","['17', None]"
980,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],[],"['25', None]","['17', None]"
982,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],[],"[None, None]","['17', None]"
982,17 finished I/O → ready queue,io_to_ready,17,IO0,"['25', '17']",[],"[None, None]","[None, None]"
982,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['17'],[],"['25', None]","[None, None]"
982,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],[],"['25', '17']","[None, None]"
984,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],[],"[None, '17']","[None, None]"
984,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['25', '17']",[],"[None, None]","[None, None]"
984,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['17'],[],"['25', None]","[None, None]"
984,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],[],"['25', '17']","[None, None]"
986,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],[],"[None, '17']","[None, None]"
986,17 finished CPU → wait queue,cpu_to_io,17,CPU1,['25'],['17'],"[None, None]","[None, None]"
986,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],['17'],"['25', None]","[None, None]"
986,17 dispatched to IO0,dispatch_io,17,IO0,[],[],"['25', None]","['17', None]"
988,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],[],"[None, None]","['17', None]"
988,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],[],"['25', None]","['17', None]"
990,25 finished CPU → wait queue,cpu_to_io,25,CPU0,[],['25'],"[None, None]","['17', None]"
990,25 dispatched to IO1,dispatch_io,25,IO1,[],[],"[None, None]","['17', '25']"
1001,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],[],"[None, None]","[None, '25']"
1001,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]","[None, '25']"
1003,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]","[None, '25']"
1003,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]","[None, '25']"
1005,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]","[None, '25']"
1005,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]","[None, '25']"
1007,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]","[None, '25']"
1007,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]","[None, '25']"
1008,25 finished I/O → ready queue,io_to_ready,25,IO1,['25'],[],"['17', None]","[None, None]"
1008,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],[],"['17', '25']","[None, None]"
1009,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, '25']","[None, None]"
1009,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', '25']","[None, None]"
1010,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,['25'],[],"['17', None]","[None, None]"
1010,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],[],"['17', '25']","[None, None]"
1011,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],['17'],"[None, '25']","[None, None]"
1011,25 finished CPU → wait queue,cpu_to_io,25,CPU1,[],"['17', '25']","[None, None]","[None, None]"
1011,17 dispatched to IO0,dispatch_io,17,IO0,[],['25'],"[None, None]","['17', None]"
1011,25 dispatched to IO1,dispatch_io,25,IO1,[],[],"[None, None]","['17', '25']"
1031,17 finished all bursts,finished,17,IO0,[],[],"[None, None]","[None, '25']"
1035,25 finished I/O → ready queue,io_to_ready,25,IO1,['25'],[],"[None, None]","[None, None]"
1035,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],[],"['25', None]","[None, None]"
1037,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],[],"[None, None]","[None, None]"
1037,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],[],"['25', None]","[None, None]"
1039,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],[],"[None, None]","[None, None]"
1039,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],[],"['25', None]","[None, None]"
1040,25 finished all bursts,finished,25,CPU0,[],[],"[None, None]","[None, None]"
