
Rubber_attach_start.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a668  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  0800a7f0  0800a7f0  0000b7f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a814  0800a814  0000cae0  2**0
                  CONTENTS
  4 .ARM          00000008  0800a814  0800a814  0000b814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a81c  0800a81c  0000cae0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a81c  0800a81c  0000b81c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a820  0800a820  0000b820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000ae0  20000000  0800a824  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000cae0  2**0
                  CONTENTS
 10 .bss          000009b8  20000ae0  20000ae0  0000cae0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001498  20001498  0000cae0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000cae0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013828  00000000  00000000  0000cb10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003514  00000000  00000000  00020338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001268  00000000  00000000  00023850  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e6b  00000000  00000000  00024ab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000237ec  00000000  00000000  00025923  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016273  00000000  00000000  0004910f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d187a  00000000  00000000  0005f382  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00130bfc  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004b6c  00000000  00000000  00130c40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000061  00000000  00000000  001357ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000ae0 	.word	0x20000ae0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800a7d8 	.word	0x0800a7d8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000ae4 	.word	0x20000ae4
 80001c4:	0800a7d8 	.word	0x0800a7d8

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2uiz>:
 8000964:	004a      	lsls	r2, r1, #1
 8000966:	d211      	bcs.n	800098c <__aeabi_d2uiz+0x28>
 8000968:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 800096c:	d211      	bcs.n	8000992 <__aeabi_d2uiz+0x2e>
 800096e:	d50d      	bpl.n	800098c <__aeabi_d2uiz+0x28>
 8000970:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000974:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000978:	d40e      	bmi.n	8000998 <__aeabi_d2uiz+0x34>
 800097a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800097e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000982:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000986:	fa23 f002 	lsr.w	r0, r3, r2
 800098a:	4770      	bx	lr
 800098c:	f04f 0000 	mov.w	r0, #0
 8000990:	4770      	bx	lr
 8000992:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000996:	d102      	bne.n	800099e <__aeabi_d2uiz+0x3a>
 8000998:	f04f 30ff 	mov.w	r0, #4294967295
 800099c:	4770      	bx	lr
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	4770      	bx	lr

080009a4 <__aeabi_uldivmod>:
 80009a4:	b953      	cbnz	r3, 80009bc <__aeabi_uldivmod+0x18>
 80009a6:	b94a      	cbnz	r2, 80009bc <__aeabi_uldivmod+0x18>
 80009a8:	2900      	cmp	r1, #0
 80009aa:	bf08      	it	eq
 80009ac:	2800      	cmpeq	r0, #0
 80009ae:	bf1c      	itt	ne
 80009b0:	f04f 31ff 	movne.w	r1, #4294967295
 80009b4:	f04f 30ff 	movne.w	r0, #4294967295
 80009b8:	f000 b96a 	b.w	8000c90 <__aeabi_idiv0>
 80009bc:	f1ad 0c08 	sub.w	ip, sp, #8
 80009c0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009c4:	f000 f806 	bl	80009d4 <__udivmoddi4>
 80009c8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009d0:	b004      	add	sp, #16
 80009d2:	4770      	bx	lr

080009d4 <__udivmoddi4>:
 80009d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009d8:	9d08      	ldr	r5, [sp, #32]
 80009da:	460c      	mov	r4, r1
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d14e      	bne.n	8000a7e <__udivmoddi4+0xaa>
 80009e0:	4694      	mov	ip, r2
 80009e2:	458c      	cmp	ip, r1
 80009e4:	4686      	mov	lr, r0
 80009e6:	fab2 f282 	clz	r2, r2
 80009ea:	d962      	bls.n	8000ab2 <__udivmoddi4+0xde>
 80009ec:	b14a      	cbz	r2, 8000a02 <__udivmoddi4+0x2e>
 80009ee:	f1c2 0320 	rsb	r3, r2, #32
 80009f2:	4091      	lsls	r1, r2
 80009f4:	fa20 f303 	lsr.w	r3, r0, r3
 80009f8:	fa0c fc02 	lsl.w	ip, ip, r2
 80009fc:	4319      	orrs	r1, r3
 80009fe:	fa00 fe02 	lsl.w	lr, r0, r2
 8000a02:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a06:	fa1f f68c 	uxth.w	r6, ip
 8000a0a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000a0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000a12:	fb07 1114 	mls	r1, r7, r4, r1
 8000a16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a1a:	fb04 f106 	mul.w	r1, r4, r6
 8000a1e:	4299      	cmp	r1, r3
 8000a20:	d90a      	bls.n	8000a38 <__udivmoddi4+0x64>
 8000a22:	eb1c 0303 	adds.w	r3, ip, r3
 8000a26:	f104 30ff 	add.w	r0, r4, #4294967295
 8000a2a:	f080 8112 	bcs.w	8000c52 <__udivmoddi4+0x27e>
 8000a2e:	4299      	cmp	r1, r3
 8000a30:	f240 810f 	bls.w	8000c52 <__udivmoddi4+0x27e>
 8000a34:	3c02      	subs	r4, #2
 8000a36:	4463      	add	r3, ip
 8000a38:	1a59      	subs	r1, r3, r1
 8000a3a:	fa1f f38e 	uxth.w	r3, lr
 8000a3e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a42:	fb07 1110 	mls	r1, r7, r0, r1
 8000a46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a4a:	fb00 f606 	mul.w	r6, r0, r6
 8000a4e:	429e      	cmp	r6, r3
 8000a50:	d90a      	bls.n	8000a68 <__udivmoddi4+0x94>
 8000a52:	eb1c 0303 	adds.w	r3, ip, r3
 8000a56:	f100 31ff 	add.w	r1, r0, #4294967295
 8000a5a:	f080 80fc 	bcs.w	8000c56 <__udivmoddi4+0x282>
 8000a5e:	429e      	cmp	r6, r3
 8000a60:	f240 80f9 	bls.w	8000c56 <__udivmoddi4+0x282>
 8000a64:	4463      	add	r3, ip
 8000a66:	3802      	subs	r0, #2
 8000a68:	1b9b      	subs	r3, r3, r6
 8000a6a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000a6e:	2100      	movs	r1, #0
 8000a70:	b11d      	cbz	r5, 8000a7a <__udivmoddi4+0xa6>
 8000a72:	40d3      	lsrs	r3, r2
 8000a74:	2200      	movs	r2, #0
 8000a76:	e9c5 3200 	strd	r3, r2, [r5]
 8000a7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a7e:	428b      	cmp	r3, r1
 8000a80:	d905      	bls.n	8000a8e <__udivmoddi4+0xba>
 8000a82:	b10d      	cbz	r5, 8000a88 <__udivmoddi4+0xb4>
 8000a84:	e9c5 0100 	strd	r0, r1, [r5]
 8000a88:	2100      	movs	r1, #0
 8000a8a:	4608      	mov	r0, r1
 8000a8c:	e7f5      	b.n	8000a7a <__udivmoddi4+0xa6>
 8000a8e:	fab3 f183 	clz	r1, r3
 8000a92:	2900      	cmp	r1, #0
 8000a94:	d146      	bne.n	8000b24 <__udivmoddi4+0x150>
 8000a96:	42a3      	cmp	r3, r4
 8000a98:	d302      	bcc.n	8000aa0 <__udivmoddi4+0xcc>
 8000a9a:	4290      	cmp	r0, r2
 8000a9c:	f0c0 80f0 	bcc.w	8000c80 <__udivmoddi4+0x2ac>
 8000aa0:	1a86      	subs	r6, r0, r2
 8000aa2:	eb64 0303 	sbc.w	r3, r4, r3
 8000aa6:	2001      	movs	r0, #1
 8000aa8:	2d00      	cmp	r5, #0
 8000aaa:	d0e6      	beq.n	8000a7a <__udivmoddi4+0xa6>
 8000aac:	e9c5 6300 	strd	r6, r3, [r5]
 8000ab0:	e7e3      	b.n	8000a7a <__udivmoddi4+0xa6>
 8000ab2:	2a00      	cmp	r2, #0
 8000ab4:	f040 8090 	bne.w	8000bd8 <__udivmoddi4+0x204>
 8000ab8:	eba1 040c 	sub.w	r4, r1, ip
 8000abc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ac0:	fa1f f78c 	uxth.w	r7, ip
 8000ac4:	2101      	movs	r1, #1
 8000ac6:	fbb4 f6f8 	udiv	r6, r4, r8
 8000aca:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ace:	fb08 4416 	mls	r4, r8, r6, r4
 8000ad2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ad6:	fb07 f006 	mul.w	r0, r7, r6
 8000ada:	4298      	cmp	r0, r3
 8000adc:	d908      	bls.n	8000af0 <__udivmoddi4+0x11c>
 8000ade:	eb1c 0303 	adds.w	r3, ip, r3
 8000ae2:	f106 34ff 	add.w	r4, r6, #4294967295
 8000ae6:	d202      	bcs.n	8000aee <__udivmoddi4+0x11a>
 8000ae8:	4298      	cmp	r0, r3
 8000aea:	f200 80cd 	bhi.w	8000c88 <__udivmoddi4+0x2b4>
 8000aee:	4626      	mov	r6, r4
 8000af0:	1a1c      	subs	r4, r3, r0
 8000af2:	fa1f f38e 	uxth.w	r3, lr
 8000af6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000afa:	fb08 4410 	mls	r4, r8, r0, r4
 8000afe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000b02:	fb00 f707 	mul.w	r7, r0, r7
 8000b06:	429f      	cmp	r7, r3
 8000b08:	d908      	bls.n	8000b1c <__udivmoddi4+0x148>
 8000b0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b0e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000b12:	d202      	bcs.n	8000b1a <__udivmoddi4+0x146>
 8000b14:	429f      	cmp	r7, r3
 8000b16:	f200 80b0 	bhi.w	8000c7a <__udivmoddi4+0x2a6>
 8000b1a:	4620      	mov	r0, r4
 8000b1c:	1bdb      	subs	r3, r3, r7
 8000b1e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b22:	e7a5      	b.n	8000a70 <__udivmoddi4+0x9c>
 8000b24:	f1c1 0620 	rsb	r6, r1, #32
 8000b28:	408b      	lsls	r3, r1
 8000b2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000b2e:	431f      	orrs	r7, r3
 8000b30:	fa20 fc06 	lsr.w	ip, r0, r6
 8000b34:	fa04 f301 	lsl.w	r3, r4, r1
 8000b38:	ea43 030c 	orr.w	r3, r3, ip
 8000b3c:	40f4      	lsrs	r4, r6
 8000b3e:	fa00 f801 	lsl.w	r8, r0, r1
 8000b42:	0c38      	lsrs	r0, r7, #16
 8000b44:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000b48:	fbb4 fef0 	udiv	lr, r4, r0
 8000b4c:	fa1f fc87 	uxth.w	ip, r7
 8000b50:	fb00 441e 	mls	r4, r0, lr, r4
 8000b54:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000b58:	fb0e f90c 	mul.w	r9, lr, ip
 8000b5c:	45a1      	cmp	r9, r4
 8000b5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000b62:	d90a      	bls.n	8000b7a <__udivmoddi4+0x1a6>
 8000b64:	193c      	adds	r4, r7, r4
 8000b66:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000b6a:	f080 8084 	bcs.w	8000c76 <__udivmoddi4+0x2a2>
 8000b6e:	45a1      	cmp	r9, r4
 8000b70:	f240 8081 	bls.w	8000c76 <__udivmoddi4+0x2a2>
 8000b74:	f1ae 0e02 	sub.w	lr, lr, #2
 8000b78:	443c      	add	r4, r7
 8000b7a:	eba4 0409 	sub.w	r4, r4, r9
 8000b7e:	fa1f f983 	uxth.w	r9, r3
 8000b82:	fbb4 f3f0 	udiv	r3, r4, r0
 8000b86:	fb00 4413 	mls	r4, r0, r3, r4
 8000b8a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000b8e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000b92:	45a4      	cmp	ip, r4
 8000b94:	d907      	bls.n	8000ba6 <__udivmoddi4+0x1d2>
 8000b96:	193c      	adds	r4, r7, r4
 8000b98:	f103 30ff 	add.w	r0, r3, #4294967295
 8000b9c:	d267      	bcs.n	8000c6e <__udivmoddi4+0x29a>
 8000b9e:	45a4      	cmp	ip, r4
 8000ba0:	d965      	bls.n	8000c6e <__udivmoddi4+0x29a>
 8000ba2:	3b02      	subs	r3, #2
 8000ba4:	443c      	add	r4, r7
 8000ba6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000baa:	fba0 9302 	umull	r9, r3, r0, r2
 8000bae:	eba4 040c 	sub.w	r4, r4, ip
 8000bb2:	429c      	cmp	r4, r3
 8000bb4:	46ce      	mov	lr, r9
 8000bb6:	469c      	mov	ip, r3
 8000bb8:	d351      	bcc.n	8000c5e <__udivmoddi4+0x28a>
 8000bba:	d04e      	beq.n	8000c5a <__udivmoddi4+0x286>
 8000bbc:	b155      	cbz	r5, 8000bd4 <__udivmoddi4+0x200>
 8000bbe:	ebb8 030e 	subs.w	r3, r8, lr
 8000bc2:	eb64 040c 	sbc.w	r4, r4, ip
 8000bc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000bca:	40cb      	lsrs	r3, r1
 8000bcc:	431e      	orrs	r6, r3
 8000bce:	40cc      	lsrs	r4, r1
 8000bd0:	e9c5 6400 	strd	r6, r4, [r5]
 8000bd4:	2100      	movs	r1, #0
 8000bd6:	e750      	b.n	8000a7a <__udivmoddi4+0xa6>
 8000bd8:	f1c2 0320 	rsb	r3, r2, #32
 8000bdc:	fa20 f103 	lsr.w	r1, r0, r3
 8000be0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000be4:	fa24 f303 	lsr.w	r3, r4, r3
 8000be8:	4094      	lsls	r4, r2
 8000bea:	430c      	orrs	r4, r1
 8000bec:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bf0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000bf4:	fa1f f78c 	uxth.w	r7, ip
 8000bf8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bfc:	fb08 3110 	mls	r1, r8, r0, r3
 8000c00:	0c23      	lsrs	r3, r4, #16
 8000c02:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c06:	fb00 f107 	mul.w	r1, r0, r7
 8000c0a:	4299      	cmp	r1, r3
 8000c0c:	d908      	bls.n	8000c20 <__udivmoddi4+0x24c>
 8000c0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c12:	f100 36ff 	add.w	r6, r0, #4294967295
 8000c16:	d22c      	bcs.n	8000c72 <__udivmoddi4+0x29e>
 8000c18:	4299      	cmp	r1, r3
 8000c1a:	d92a      	bls.n	8000c72 <__udivmoddi4+0x29e>
 8000c1c:	3802      	subs	r0, #2
 8000c1e:	4463      	add	r3, ip
 8000c20:	1a5b      	subs	r3, r3, r1
 8000c22:	b2a4      	uxth	r4, r4
 8000c24:	fbb3 f1f8 	udiv	r1, r3, r8
 8000c28:	fb08 3311 	mls	r3, r8, r1, r3
 8000c2c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c30:	fb01 f307 	mul.w	r3, r1, r7
 8000c34:	42a3      	cmp	r3, r4
 8000c36:	d908      	bls.n	8000c4a <__udivmoddi4+0x276>
 8000c38:	eb1c 0404 	adds.w	r4, ip, r4
 8000c3c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000c40:	d213      	bcs.n	8000c6a <__udivmoddi4+0x296>
 8000c42:	42a3      	cmp	r3, r4
 8000c44:	d911      	bls.n	8000c6a <__udivmoddi4+0x296>
 8000c46:	3902      	subs	r1, #2
 8000c48:	4464      	add	r4, ip
 8000c4a:	1ae4      	subs	r4, r4, r3
 8000c4c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000c50:	e739      	b.n	8000ac6 <__udivmoddi4+0xf2>
 8000c52:	4604      	mov	r4, r0
 8000c54:	e6f0      	b.n	8000a38 <__udivmoddi4+0x64>
 8000c56:	4608      	mov	r0, r1
 8000c58:	e706      	b.n	8000a68 <__udivmoddi4+0x94>
 8000c5a:	45c8      	cmp	r8, r9
 8000c5c:	d2ae      	bcs.n	8000bbc <__udivmoddi4+0x1e8>
 8000c5e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000c62:	eb63 0c07 	sbc.w	ip, r3, r7
 8000c66:	3801      	subs	r0, #1
 8000c68:	e7a8      	b.n	8000bbc <__udivmoddi4+0x1e8>
 8000c6a:	4631      	mov	r1, r6
 8000c6c:	e7ed      	b.n	8000c4a <__udivmoddi4+0x276>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	e799      	b.n	8000ba6 <__udivmoddi4+0x1d2>
 8000c72:	4630      	mov	r0, r6
 8000c74:	e7d4      	b.n	8000c20 <__udivmoddi4+0x24c>
 8000c76:	46d6      	mov	lr, sl
 8000c78:	e77f      	b.n	8000b7a <__udivmoddi4+0x1a6>
 8000c7a:	4463      	add	r3, ip
 8000c7c:	3802      	subs	r0, #2
 8000c7e:	e74d      	b.n	8000b1c <__udivmoddi4+0x148>
 8000c80:	4606      	mov	r6, r0
 8000c82:	4623      	mov	r3, r4
 8000c84:	4608      	mov	r0, r1
 8000c86:	e70f      	b.n	8000aa8 <__udivmoddi4+0xd4>
 8000c88:	3e02      	subs	r6, #2
 8000c8a:	4463      	add	r3, ip
 8000c8c:	e730      	b.n	8000af0 <__udivmoddi4+0x11c>
 8000c8e:	bf00      	nop

08000c90 <__aeabi_idiv0>:
 8000c90:	4770      	bx	lr
 8000c92:	bf00      	nop

08000c94 <SetBips>:
uint16_t TimeDelayBip = 0;

Cylinder_Vacum_Init_t Handle_Pick[2];
Cylinder_Vacum_Init_t Handle_Release[2];

void SetBips(uint8_t numBips){
 8000c94:	b480      	push	{r7}
 8000c96:	b083      	sub	sp, #12
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	71fb      	strb	r3, [r7, #7]
	NumberBips = numBips - 1;
 8000c9e:	79fb      	ldrb	r3, [r7, #7]
 8000ca0:	3b01      	subs	r3, #1
 8000ca2:	b2da      	uxtb	r2, r3
 8000ca4:	4b03      	ldr	r3, [pc, #12]	@ (8000cb4 <SetBips+0x20>)
 8000ca6:	701a      	strb	r2, [r3, #0]
}
 8000ca8:	bf00      	nop
 8000caa:	370c      	adds	r7, #12
 8000cac:	46bd      	mov	sp, r7
 8000cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb2:	4770      	bx	lr
 8000cb4:	20000afc 	.word	0x20000afc

08000cb8 <BipControl>:

void BipControl(void){
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	af00      	add	r7, sp, #0
	switch(modeBip){
 8000cbc:	4b2f      	ldr	r3, [pc, #188]	@ (8000d7c <BipControl+0xc4>)
 8000cbe:	781b      	ldrb	r3, [r3, #0]
 8000cc0:	2b03      	cmp	r3, #3
 8000cc2:	d847      	bhi.n	8000d54 <BipControl+0x9c>
 8000cc4:	a201      	add	r2, pc, #4	@ (adr r2, 8000ccc <BipControl+0x14>)
 8000cc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cca:	bf00      	nop
 8000ccc:	08000cdd 	.word	0x08000cdd
 8000cd0:	08000cf7 	.word	0x08000cf7
 8000cd4:	08000d19 	.word	0x08000d19
 8000cd8:	08000d45 	.word	0x08000d45
		case 0:
			ON_BUZZ;
 8000cdc:	2200      	movs	r2, #0
 8000cde:	2102      	movs	r1, #2
 8000ce0:	4827      	ldr	r0, [pc, #156]	@ (8000d80 <BipControl+0xc8>)
 8000ce2:	f006 fd53 	bl	800778c <HAL_GPIO_WritePin>
			TimeDelayBip = TIME_SET_BIP_ON;
 8000ce6:	4b27      	ldr	r3, [pc, #156]	@ (8000d84 <BipControl+0xcc>)
 8000ce8:	881a      	ldrh	r2, [r3, #0]
 8000cea:	4b27      	ldr	r3, [pc, #156]	@ (8000d88 <BipControl+0xd0>)
 8000cec:	801a      	strh	r2, [r3, #0]
			modeBip = 1;
 8000cee:	4b23      	ldr	r3, [pc, #140]	@ (8000d7c <BipControl+0xc4>)
 8000cf0:	2201      	movs	r2, #1
 8000cf2:	701a      	strb	r2, [r3, #0]
			break;
 8000cf4:	e035      	b.n	8000d62 <BipControl+0xaa>
		case 1:
			if(TimeDelayBip == 0){
 8000cf6:	4b24      	ldr	r3, [pc, #144]	@ (8000d88 <BipControl+0xd0>)
 8000cf8:	881b      	ldrh	r3, [r3, #0]
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d12c      	bne.n	8000d58 <BipControl+0xa0>
				OFF_BUZZ;
 8000cfe:	2201      	movs	r2, #1
 8000d00:	2102      	movs	r1, #2
 8000d02:	481f      	ldr	r0, [pc, #124]	@ (8000d80 <BipControl+0xc8>)
 8000d04:	f006 fd42 	bl	800778c <HAL_GPIO_WritePin>
				TimeDelayBip = TIME_SET_BIP_OFF;
 8000d08:	4b20      	ldr	r3, [pc, #128]	@ (8000d8c <BipControl+0xd4>)
 8000d0a:	881a      	ldrh	r2, [r3, #0]
 8000d0c:	4b1e      	ldr	r3, [pc, #120]	@ (8000d88 <BipControl+0xd0>)
 8000d0e:	801a      	strh	r2, [r3, #0]
				modeBip = 2;
 8000d10:	4b1a      	ldr	r3, [pc, #104]	@ (8000d7c <BipControl+0xc4>)
 8000d12:	2202      	movs	r2, #2
 8000d14:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000d16:	e01f      	b.n	8000d58 <BipControl+0xa0>
		case 2:
			if(TimeDelayBip == 0){
 8000d18:	4b1b      	ldr	r3, [pc, #108]	@ (8000d88 <BipControl+0xd0>)
 8000d1a:	881b      	ldrh	r3, [r3, #0]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d11d      	bne.n	8000d5c <BipControl+0xa4>
				modeBip = 0;
 8000d20:	4b16      	ldr	r3, [pc, #88]	@ (8000d7c <BipControl+0xc4>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	701a      	strb	r2, [r3, #0]
				if(NumberBips > 0) NumberBips--;
 8000d26:	4b1a      	ldr	r3, [pc, #104]	@ (8000d90 <BipControl+0xd8>)
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d006      	beq.n	8000d3c <BipControl+0x84>
 8000d2e:	4b18      	ldr	r3, [pc, #96]	@ (8000d90 <BipControl+0xd8>)
 8000d30:	781b      	ldrb	r3, [r3, #0]
 8000d32:	3b01      	subs	r3, #1
 8000d34:	b2da      	uxtb	r2, r3
 8000d36:	4b16      	ldr	r3, [pc, #88]	@ (8000d90 <BipControl+0xd8>)
 8000d38:	701a      	strb	r2, [r3, #0]
				else modeBip = 3;
			}
			break;
 8000d3a:	e00f      	b.n	8000d5c <BipControl+0xa4>
				else modeBip = 3;
 8000d3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000d7c <BipControl+0xc4>)
 8000d3e:	2203      	movs	r2, #3
 8000d40:	701a      	strb	r2, [r3, #0]
			break;
 8000d42:	e00b      	b.n	8000d5c <BipControl+0xa4>
		case 3:
			if(NumberBips != 0)
 8000d44:	4b12      	ldr	r3, [pc, #72]	@ (8000d90 <BipControl+0xd8>)
 8000d46:	781b      	ldrb	r3, [r3, #0]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d009      	beq.n	8000d60 <BipControl+0xa8>
				modeBip = 0;
 8000d4c:	4b0b      	ldr	r3, [pc, #44]	@ (8000d7c <BipControl+0xc4>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	701a      	strb	r2, [r3, #0]
			break;
 8000d52:	e005      	b.n	8000d60 <BipControl+0xa8>
		default:
			break;
 8000d54:	bf00      	nop
 8000d56:	e004      	b.n	8000d62 <BipControl+0xaa>
			break;
 8000d58:	bf00      	nop
 8000d5a:	e002      	b.n	8000d62 <BipControl+0xaa>
			break;
 8000d5c:	bf00      	nop
 8000d5e:	e000      	b.n	8000d62 <BipControl+0xaa>
			break;
 8000d60:	bf00      	nop
	}
	if(TimeDelayBip > 0) TimeDelayBip--;
 8000d62:	4b09      	ldr	r3, [pc, #36]	@ (8000d88 <BipControl+0xd0>)
 8000d64:	881b      	ldrh	r3, [r3, #0]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d005      	beq.n	8000d76 <BipControl+0xbe>
 8000d6a:	4b07      	ldr	r3, [pc, #28]	@ (8000d88 <BipControl+0xd0>)
 8000d6c:	881b      	ldrh	r3, [r3, #0]
 8000d6e:	3b01      	subs	r3, #1
 8000d70:	b29a      	uxth	r2, r3
 8000d72:	4b05      	ldr	r3, [pc, #20]	@ (8000d88 <BipControl+0xd0>)
 8000d74:	801a      	strh	r2, [r3, #0]
}
 8000d76:	bf00      	nop
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	20000000 	.word	0x20000000
 8000d80:	40021000 	.word	0x40021000
 8000d84:	20000002 	.word	0x20000002
 8000d88:	20000afe 	.word	0x20000afe
 8000d8c:	20000004 	.word	0x20000004
 8000d90:	20000afc 	.word	0x20000afc

08000d94 <SetPickRubber>:

void SetPickRubber(uint8_t vacum_id) // 0 or 1
{
 8000d94:	b480      	push	{r7}
 8000d96:	b083      	sub	sp, #12
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	71fb      	strb	r3, [r7, #7]
    if (vacum_id >= 2) return;
 8000d9e:	79fb      	ldrb	r3, [r7, #7]
 8000da0:	2b01      	cmp	r3, #1
 8000da2:	d831      	bhi.n	8000e08 <SetPickRubber+0x74>

    Handle_Pick[vacum_id].vacum_id   = vacum_id;
 8000da4:	79fa      	ldrb	r2, [r7, #7]
 8000da6:	491b      	ldr	r1, [pc, #108]	@ (8000e14 <SetPickRubber+0x80>)
 8000da8:	4613      	mov	r3, r2
 8000daa:	005b      	lsls	r3, r3, #1
 8000dac:	4413      	add	r3, r2
 8000dae:	005b      	lsls	r3, r3, #1
 8000db0:	440b      	add	r3, r1
 8000db2:	3302      	adds	r3, #2
 8000db4:	79fa      	ldrb	r2, [r7, #7]
 8000db6:	701a      	strb	r2, [r3, #0]
    Handle_Pick[vacum_id].retry      = 0;
 8000db8:	79fa      	ldrb	r2, [r7, #7]
 8000dba:	4916      	ldr	r1, [pc, #88]	@ (8000e14 <SetPickRubber+0x80>)
 8000dbc:	4613      	mov	r3, r2
 8000dbe:	005b      	lsls	r3, r3, #1
 8000dc0:	4413      	add	r3, r2
 8000dc2:	005b      	lsls	r3, r3, #1
 8000dc4:	440b      	add	r3, r1
 8000dc6:	3303      	adds	r3, #3
 8000dc8:	2200      	movs	r2, #0
 8000dca:	701a      	strb	r2, [r3, #0]
    Handle_Pick[vacum_id].time_delay = 0;
 8000dcc:	79fa      	ldrb	r2, [r7, #7]
 8000dce:	4911      	ldr	r1, [pc, #68]	@ (8000e14 <SetPickRubber+0x80>)
 8000dd0:	4613      	mov	r3, r2
 8000dd2:	005b      	lsls	r3, r3, #1
 8000dd4:	4413      	add	r3, r2
 8000dd6:	005b      	lsls	r3, r3, #1
 8000dd8:	440b      	add	r3, r1
 8000dda:	3304      	adds	r3, #4
 8000ddc:	2200      	movs	r2, #0
 8000dde:	801a      	strh	r2, [r3, #0]
    Handle_Pick[vacum_id].result     = RUNNING;
 8000de0:	79fa      	ldrb	r2, [r7, #7]
 8000de2:	490c      	ldr	r1, [pc, #48]	@ (8000e14 <SetPickRubber+0x80>)
 8000de4:	4613      	mov	r3, r2
 8000de6:	005b      	lsls	r3, r3, #1
 8000de8:	4413      	add	r3, r2
 8000dea:	005b      	lsls	r3, r3, #1
 8000dec:	440b      	add	r3, r1
 8000dee:	3301      	adds	r3, #1
 8000df0:	2202      	movs	r2, #2
 8000df2:	701a      	strb	r2, [r3, #0]
    Handle_Pick[vacum_id].state      = CYLINDER_GO_DOWN;
 8000df4:	79fa      	ldrb	r2, [r7, #7]
 8000df6:	4907      	ldr	r1, [pc, #28]	@ (8000e14 <SetPickRubber+0x80>)
 8000df8:	4613      	mov	r3, r2
 8000dfa:	005b      	lsls	r3, r3, #1
 8000dfc:	4413      	add	r3, r2
 8000dfe:	005b      	lsls	r3, r3, #1
 8000e00:	440b      	add	r3, r1
 8000e02:	2201      	movs	r2, #1
 8000e04:	701a      	strb	r2, [r3, #0]
 8000e06:	e000      	b.n	8000e0a <SetPickRubber+0x76>
    if (vacum_id >= 2) return;
 8000e08:	bf00      	nop
}
 8000e0a:	370c      	adds	r7, #12
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e12:	4770      	bx	lr
 8000e14:	20000b00 	.word	0x20000b00

08000e18 <SetReleaseRubber>:

void SetReleaseRubber(uint8_t vacum_id)   // vacum_id: 0 or 1
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	4603      	mov	r3, r0
 8000e20:	71fb      	strb	r3, [r7, #7]
    if (vacum_id >= 2) return;
 8000e22:	79fb      	ldrb	r3, [r7, #7]
 8000e24:	2b01      	cmp	r3, #1
 8000e26:	d831      	bhi.n	8000e8c <SetReleaseRubber+0x74>
    Handle_Release[vacum_id].vacum_id   = vacum_id;
 8000e28:	79fa      	ldrb	r2, [r7, #7]
 8000e2a:	491b      	ldr	r1, [pc, #108]	@ (8000e98 <SetReleaseRubber+0x80>)
 8000e2c:	4613      	mov	r3, r2
 8000e2e:	005b      	lsls	r3, r3, #1
 8000e30:	4413      	add	r3, r2
 8000e32:	005b      	lsls	r3, r3, #1
 8000e34:	440b      	add	r3, r1
 8000e36:	3302      	adds	r3, #2
 8000e38:	79fa      	ldrb	r2, [r7, #7]
 8000e3a:	701a      	strb	r2, [r3, #0]
    Handle_Release[vacum_id].retry      = 0;
 8000e3c:	79fa      	ldrb	r2, [r7, #7]
 8000e3e:	4916      	ldr	r1, [pc, #88]	@ (8000e98 <SetReleaseRubber+0x80>)
 8000e40:	4613      	mov	r3, r2
 8000e42:	005b      	lsls	r3, r3, #1
 8000e44:	4413      	add	r3, r2
 8000e46:	005b      	lsls	r3, r3, #1
 8000e48:	440b      	add	r3, r1
 8000e4a:	3303      	adds	r3, #3
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	701a      	strb	r2, [r3, #0]
    Handle_Release[vacum_id].time_delay = 0;
 8000e50:	79fa      	ldrb	r2, [r7, #7]
 8000e52:	4911      	ldr	r1, [pc, #68]	@ (8000e98 <SetReleaseRubber+0x80>)
 8000e54:	4613      	mov	r3, r2
 8000e56:	005b      	lsls	r3, r3, #1
 8000e58:	4413      	add	r3, r2
 8000e5a:	005b      	lsls	r3, r3, #1
 8000e5c:	440b      	add	r3, r1
 8000e5e:	3304      	adds	r3, #4
 8000e60:	2200      	movs	r2, #0
 8000e62:	801a      	strh	r2, [r3, #0]
    Handle_Release[vacum_id].result     = RUNNING;
 8000e64:	79fa      	ldrb	r2, [r7, #7]
 8000e66:	490c      	ldr	r1, [pc, #48]	@ (8000e98 <SetReleaseRubber+0x80>)
 8000e68:	4613      	mov	r3, r2
 8000e6a:	005b      	lsls	r3, r3, #1
 8000e6c:	4413      	add	r3, r2
 8000e6e:	005b      	lsls	r3, r3, #1
 8000e70:	440b      	add	r3, r1
 8000e72:	3301      	adds	r3, #1
 8000e74:	2202      	movs	r2, #2
 8000e76:	701a      	strb	r2, [r3, #0]
    Handle_Release[vacum_id].state      = CYLINDER_GO_DOWN;
 8000e78:	79fa      	ldrb	r2, [r7, #7]
 8000e7a:	4907      	ldr	r1, [pc, #28]	@ (8000e98 <SetReleaseRubber+0x80>)
 8000e7c:	4613      	mov	r3, r2
 8000e7e:	005b      	lsls	r3, r3, #1
 8000e80:	4413      	add	r3, r2
 8000e82:	005b      	lsls	r3, r3, #1
 8000e84:	440b      	add	r3, r1
 8000e86:	2201      	movs	r2, #1
 8000e88:	701a      	strb	r2, [r3, #0]
 8000e8a:	e000      	b.n	8000e8e <SetReleaseRubber+0x76>
    if (vacum_id >= 2) return;
 8000e8c:	bf00      	nop
}
 8000e8e:	370c      	adds	r7, #12
 8000e90:	46bd      	mov	sp, r7
 8000e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e96:	4770      	bx	lr
 8000e98:	20000b0c 	.word	0x20000b0c

08000e9c <PickRubber1>:


void PickRubber1(uint8_t vacum_id)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b084      	sub	sp, #16
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	71fb      	strb	r3, [r7, #7]
	if (vacum_id >= 2) return;
 8000ea6:	79fb      	ldrb	r3, [r7, #7]
 8000ea8:	2b01      	cmp	r3, #1
 8000eaa:	f200 8192 	bhi.w	80011d2 <PickRubber1+0x336>
	switch (Handle_Pick[vacum_id].state)
 8000eae:	79fa      	ldrb	r2, [r7, #7]
 8000eb0:	49b3      	ldr	r1, [pc, #716]	@ (8001180 <PickRubber1+0x2e4>)
 8000eb2:	4613      	mov	r3, r2
 8000eb4:	005b      	lsls	r3, r3, #1
 8000eb6:	4413      	add	r3, r2
 8000eb8:	005b      	lsls	r3, r3, #1
 8000eba:	440b      	add	r3, r1
 8000ebc:	781b      	ldrb	r3, [r3, #0]
 8000ebe:	2b09      	cmp	r3, #9
 8000ec0:	f200 8167 	bhi.w	8001192 <PickRubber1+0x2f6>
 8000ec4:	a201      	add	r2, pc, #4	@ (adr r2, 8000ecc <PickRubber1+0x30>)
 8000ec6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000eca:	bf00      	nop
 8000ecc:	08000ef5 	.word	0x08000ef5
 8000ed0:	08000f0b 	.word	0x08000f0b
 8000ed4:	0800100b 	.word	0x0800100b
 8000ed8:	08000f51 	.word	0x08000f51
 8000edc:	08001193 	.word	0x08001193
 8000ee0:	08001193 	.word	0x08001193
 8000ee4:	08000fad 	.word	0x08000fad
 8000ee8:	08001069 	.word	0x08001069
 8000eec:	08001123 	.word	0x08001123
 8000ef0:	0800114b 	.word	0x0800114b
    {
		case IDLE:
			Handle_Pick[vacum_id].retry = 0;
 8000ef4:	79fa      	ldrb	r2, [r7, #7]
 8000ef6:	49a2      	ldr	r1, [pc, #648]	@ (8001180 <PickRubber1+0x2e4>)
 8000ef8:	4613      	mov	r3, r2
 8000efa:	005b      	lsls	r3, r3, #1
 8000efc:	4413      	add	r3, r2
 8000efe:	005b      	lsls	r3, r3, #1
 8000f00:	440b      	add	r3, r1
 8000f02:	3303      	adds	r3, #3
 8000f04:	2200      	movs	r2, #0
 8000f06:	701a      	strb	r2, [r3, #0]
			break;
 8000f08:	e143      	b.n	8001192 <PickRubber1+0x2f6>
		case CYLINDER_GO_DOWN:
		{
            if (vacum_id == 0) Cylinder1_Go_Down;
 8000f0a:	79fb      	ldrb	r3, [r7, #7]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d105      	bne.n	8000f1c <PickRubber1+0x80>
 8000f10:	2200      	movs	r2, #0
 8000f12:	2108      	movs	r1, #8
 8000f14:	489b      	ldr	r0, [pc, #620]	@ (8001184 <PickRubber1+0x2e8>)
 8000f16:	f006 fc39 	bl	800778c <HAL_GPIO_WritePin>
 8000f1a:	e004      	b.n	8000f26 <PickRubber1+0x8a>
            else               Cylinder2_Go_Down;
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	2110      	movs	r1, #16
 8000f20:	4898      	ldr	r0, [pc, #608]	@ (8001184 <PickRubber1+0x2e8>)
 8000f22:	f006 fc33 	bl	800778c <HAL_GPIO_WritePin>

            Handle_Pick[vacum_id].time_delay = 1000;
 8000f26:	79fa      	ldrb	r2, [r7, #7]
 8000f28:	4995      	ldr	r1, [pc, #596]	@ (8001180 <PickRubber1+0x2e4>)
 8000f2a:	4613      	mov	r3, r2
 8000f2c:	005b      	lsls	r3, r3, #1
 8000f2e:	4413      	add	r3, r2
 8000f30:	005b      	lsls	r3, r3, #1
 8000f32:	440b      	add	r3, r1
 8000f34:	3304      	adds	r3, #4
 8000f36:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000f3a:	801a      	strh	r2, [r3, #0]
            Handle_Pick[vacum_id].state = VACUM_REALSE_OFF;
 8000f3c:	79fa      	ldrb	r2, [r7, #7]
 8000f3e:	4990      	ldr	r1, [pc, #576]	@ (8001180 <PickRubber1+0x2e4>)
 8000f40:	4613      	mov	r3, r2
 8000f42:	005b      	lsls	r3, r3, #1
 8000f44:	4413      	add	r3, r2
 8000f46:	005b      	lsls	r3, r3, #1
 8000f48:	440b      	add	r3, r1
 8000f4a:	2203      	movs	r2, #3
 8000f4c:	701a      	strb	r2, [r3, #0]
			break;
 8000f4e:	e120      	b.n	8001192 <PickRubber1+0x2f6>
		}
		case VACUM_REALSE_OFF:
		{
            if (Handle_Pick[vacum_id].time_delay == 0)
 8000f50:	79fa      	ldrb	r2, [r7, #7]
 8000f52:	498b      	ldr	r1, [pc, #556]	@ (8001180 <PickRubber1+0x2e4>)
 8000f54:	4613      	mov	r3, r2
 8000f56:	005b      	lsls	r3, r3, #1
 8000f58:	4413      	add	r3, r2
 8000f5a:	005b      	lsls	r3, r3, #1
 8000f5c:	440b      	add	r3, r1
 8000f5e:	3304      	adds	r3, #4
 8000f60:	881b      	ldrh	r3, [r3, #0]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	f040 8105 	bne.w	8001172 <PickRubber1+0x2d6>
            {
                if (vacum_id == 0) Vacum1_Release_Off;
 8000f68:	79fb      	ldrb	r3, [r7, #7]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d105      	bne.n	8000f7a <PickRubber1+0xde>
 8000f6e:	2200      	movs	r2, #0
 8000f70:	2180      	movs	r1, #128	@ 0x80
 8000f72:	4884      	ldr	r0, [pc, #528]	@ (8001184 <PickRubber1+0x2e8>)
 8000f74:	f006 fc0a 	bl	800778c <HAL_GPIO_WritePin>
 8000f78:	e004      	b.n	8000f84 <PickRubber1+0xe8>
                else               Vacum2_Release_Off;
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	2108      	movs	r1, #8
 8000f7e:	4882      	ldr	r0, [pc, #520]	@ (8001188 <PickRubber1+0x2ec>)
 8000f80:	f006 fc04 	bl	800778c <HAL_GPIO_WritePin>

                Handle_Pick[vacum_id].time_delay = 50;
 8000f84:	79fa      	ldrb	r2, [r7, #7]
 8000f86:	497e      	ldr	r1, [pc, #504]	@ (8001180 <PickRubber1+0x2e4>)
 8000f88:	4613      	mov	r3, r2
 8000f8a:	005b      	lsls	r3, r3, #1
 8000f8c:	4413      	add	r3, r2
 8000f8e:	005b      	lsls	r3, r3, #1
 8000f90:	440b      	add	r3, r1
 8000f92:	3304      	adds	r3, #4
 8000f94:	2232      	movs	r2, #50	@ 0x32
 8000f96:	801a      	strh	r2, [r3, #0]
                Handle_Pick[vacum_id].state = VACUM_PICK_ON;
 8000f98:	79fa      	ldrb	r2, [r7, #7]
 8000f9a:	4979      	ldr	r1, [pc, #484]	@ (8001180 <PickRubber1+0x2e4>)
 8000f9c:	4613      	mov	r3, r2
 8000f9e:	005b      	lsls	r3, r3, #1
 8000fa0:	4413      	add	r3, r2
 8000fa2:	005b      	lsls	r3, r3, #1
 8000fa4:	440b      	add	r3, r1
 8000fa6:	2206      	movs	r2, #6
 8000fa8:	701a      	strb	r2, [r3, #0]
            }
            break;
 8000faa:	e0e2      	b.n	8001172 <PickRubber1+0x2d6>
		}
		case VACUM_PICK_ON:
		{
            if (Handle_Pick[vacum_id].time_delay == 0)
 8000fac:	79fa      	ldrb	r2, [r7, #7]
 8000fae:	4974      	ldr	r1, [pc, #464]	@ (8001180 <PickRubber1+0x2e4>)
 8000fb0:	4613      	mov	r3, r2
 8000fb2:	005b      	lsls	r3, r3, #1
 8000fb4:	4413      	add	r3, r2
 8000fb6:	005b      	lsls	r3, r3, #1
 8000fb8:	440b      	add	r3, r1
 8000fba:	3304      	adds	r3, #4
 8000fbc:	881b      	ldrh	r3, [r3, #0]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	f040 80d9 	bne.w	8001176 <PickRubber1+0x2da>
            {
                if (vacum_id == 0) Vacum1_Pick_On;
 8000fc4:	79fb      	ldrb	r3, [r7, #7]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d105      	bne.n	8000fd6 <PickRubber1+0x13a>
 8000fca:	2201      	movs	r2, #1
 8000fcc:	2120      	movs	r1, #32
 8000fce:	486d      	ldr	r0, [pc, #436]	@ (8001184 <PickRubber1+0x2e8>)
 8000fd0:	f006 fbdc 	bl	800778c <HAL_GPIO_WritePin>
 8000fd4:	e004      	b.n	8000fe0 <PickRubber1+0x144>
                else               Vacum2_Pick_On;
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	2140      	movs	r1, #64	@ 0x40
 8000fda:	486a      	ldr	r0, [pc, #424]	@ (8001184 <PickRubber1+0x2e8>)
 8000fdc:	f006 fbd6 	bl	800778c <HAL_GPIO_WritePin>

                Handle_Pick[vacum_id].time_delay = 1000;
 8000fe0:	79fa      	ldrb	r2, [r7, #7]
 8000fe2:	4967      	ldr	r1, [pc, #412]	@ (8001180 <PickRubber1+0x2e4>)
 8000fe4:	4613      	mov	r3, r2
 8000fe6:	005b      	lsls	r3, r3, #1
 8000fe8:	4413      	add	r3, r2
 8000fea:	005b      	lsls	r3, r3, #1
 8000fec:	440b      	add	r3, r1
 8000fee:	3304      	adds	r3, #4
 8000ff0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000ff4:	801a      	strh	r2, [r3, #0]
                Handle_Pick[vacum_id].state = CYLINDER_GO_UP;
 8000ff6:	79fa      	ldrb	r2, [r7, #7]
 8000ff8:	4961      	ldr	r1, [pc, #388]	@ (8001180 <PickRubber1+0x2e4>)
 8000ffa:	4613      	mov	r3, r2
 8000ffc:	005b      	lsls	r3, r3, #1
 8000ffe:	4413      	add	r3, r2
 8001000:	005b      	lsls	r3, r3, #1
 8001002:	440b      	add	r3, r1
 8001004:	2202      	movs	r2, #2
 8001006:	701a      	strb	r2, [r3, #0]
            }
            break;
 8001008:	e0b5      	b.n	8001176 <PickRubber1+0x2da>
		}
		case CYLINDER_GO_UP:
		{
            if (Handle_Pick[vacum_id].time_delay == 0)
 800100a:	79fa      	ldrb	r2, [r7, #7]
 800100c:	495c      	ldr	r1, [pc, #368]	@ (8001180 <PickRubber1+0x2e4>)
 800100e:	4613      	mov	r3, r2
 8001010:	005b      	lsls	r3, r3, #1
 8001012:	4413      	add	r3, r2
 8001014:	005b      	lsls	r3, r3, #1
 8001016:	440b      	add	r3, r1
 8001018:	3304      	adds	r3, #4
 800101a:	881b      	ldrh	r3, [r3, #0]
 800101c:	2b00      	cmp	r3, #0
 800101e:	f040 80ac 	bne.w	800117a <PickRubber1+0x2de>
            {
                if (vacum_id == 0) Cylinder1_Go_Up;
 8001022:	79fb      	ldrb	r3, [r7, #7]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d105      	bne.n	8001034 <PickRubber1+0x198>
 8001028:	2201      	movs	r2, #1
 800102a:	2108      	movs	r1, #8
 800102c:	4855      	ldr	r0, [pc, #340]	@ (8001184 <PickRubber1+0x2e8>)
 800102e:	f006 fbad 	bl	800778c <HAL_GPIO_WritePin>
 8001032:	e004      	b.n	800103e <PickRubber1+0x1a2>
                else               Cylinder2_Go_Up;
 8001034:	2201      	movs	r2, #1
 8001036:	2110      	movs	r1, #16
 8001038:	4852      	ldr	r0, [pc, #328]	@ (8001184 <PickRubber1+0x2e8>)
 800103a:	f006 fba7 	bl	800778c <HAL_GPIO_WritePin>

                Handle_Pick[vacum_id].time_delay = 1000;
 800103e:	79fa      	ldrb	r2, [r7, #7]
 8001040:	494f      	ldr	r1, [pc, #316]	@ (8001180 <PickRubber1+0x2e4>)
 8001042:	4613      	mov	r3, r2
 8001044:	005b      	lsls	r3, r3, #1
 8001046:	4413      	add	r3, r2
 8001048:	005b      	lsls	r3, r3, #1
 800104a:	440b      	add	r3, r1
 800104c:	3304      	adds	r3, #4
 800104e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001052:	801a      	strh	r2, [r3, #0]
                Handle_Pick[vacum_id].state = RETRY;
 8001054:	79fa      	ldrb	r2, [r7, #7]
 8001056:	494a      	ldr	r1, [pc, #296]	@ (8001180 <PickRubber1+0x2e4>)
 8001058:	4613      	mov	r3, r2
 800105a:	005b      	lsls	r3, r3, #1
 800105c:	4413      	add	r3, r2
 800105e:	005b      	lsls	r3, r3, #1
 8001060:	440b      	add	r3, r1
 8001062:	2207      	movs	r2, #7
 8001064:	701a      	strb	r2, [r3, #0]
            }
            break;
 8001066:	e088      	b.n	800117a <PickRubber1+0x2de>
		}
		case RETRY:
		{
            if (Handle_Pick[vacum_id].time_delay == 0)
 8001068:	79fa      	ldrb	r2, [r7, #7]
 800106a:	4945      	ldr	r1, [pc, #276]	@ (8001180 <PickRubber1+0x2e4>)
 800106c:	4613      	mov	r3, r2
 800106e:	005b      	lsls	r3, r3, #1
 8001070:	4413      	add	r3, r2
 8001072:	005b      	lsls	r3, r3, #1
 8001074:	440b      	add	r3, r1
 8001076:	3304      	adds	r3, #4
 8001078:	881b      	ldrh	r3, [r3, #0]
 800107a:	2b00      	cmp	r3, #0
 800107c:	f040 8088 	bne.w	8001190 <PickRubber1+0x2f4>
            {
                uint8_t ok;

                if (vacum_id == 0)
 8001080:	79fb      	ldrb	r3, [r7, #7]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d107      	bne.n	8001096 <PickRubber1+0x1fa>
                    ok = Is_Vacum1_Pick;
 8001086:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800108a:	4840      	ldr	r0, [pc, #256]	@ (800118c <PickRubber1+0x2f0>)
 800108c:	f006 fb66 	bl	800775c <HAL_GPIO_ReadPin>
 8001090:	4603      	mov	r3, r0
 8001092:	73fb      	strb	r3, [r7, #15]
 8001094:	e006      	b.n	80010a4 <PickRubber1+0x208>
                else
                    ok = Is_Vacum2_Pick;
 8001096:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800109a:	483c      	ldr	r0, [pc, #240]	@ (800118c <PickRubber1+0x2f0>)
 800109c:	f006 fb5e 	bl	800775c <HAL_GPIO_ReadPin>
 80010a0:	4603      	mov	r3, r0
 80010a2:	73fb      	strb	r3, [r7, #15]

                if (!ok)
 80010a4:	7bfb      	ldrb	r3, [r7, #15]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d109      	bne.n	80010be <PickRubber1+0x222>
                    Handle_Pick[vacum_id].state = DONE_OK;
 80010aa:	79fa      	ldrb	r2, [r7, #7]
 80010ac:	4934      	ldr	r1, [pc, #208]	@ (8001180 <PickRubber1+0x2e4>)
 80010ae:	4613      	mov	r3, r2
 80010b0:	005b      	lsls	r3, r3, #1
 80010b2:	4413      	add	r3, r2
 80010b4:	005b      	lsls	r3, r3, #1
 80010b6:	440b      	add	r3, r1
 80010b8:	2208      	movs	r2, #8
 80010ba:	701a      	strb	r2, [r3, #0]
                else if (++Handle_Pick[vacum_id].retry < 2)
                    Handle_Pick[vacum_id].state = CYLINDER_GO_DOWN;
                else
                    Handle_Pick[vacum_id].state = DONE_NG;
            }
            break;
 80010bc:	e068      	b.n	8001190 <PickRubber1+0x2f4>
                else if (++Handle_Pick[vacum_id].retry < 2)
 80010be:	79fa      	ldrb	r2, [r7, #7]
 80010c0:	492f      	ldr	r1, [pc, #188]	@ (8001180 <PickRubber1+0x2e4>)
 80010c2:	4613      	mov	r3, r2
 80010c4:	005b      	lsls	r3, r3, #1
 80010c6:	4413      	add	r3, r2
 80010c8:	005b      	lsls	r3, r3, #1
 80010ca:	440b      	add	r3, r1
 80010cc:	3303      	adds	r3, #3
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	3301      	adds	r3, #1
 80010d2:	b2d8      	uxtb	r0, r3
 80010d4:	492a      	ldr	r1, [pc, #168]	@ (8001180 <PickRubber1+0x2e4>)
 80010d6:	4613      	mov	r3, r2
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	4413      	add	r3, r2
 80010dc:	005b      	lsls	r3, r3, #1
 80010de:	440b      	add	r3, r1
 80010e0:	3303      	adds	r3, #3
 80010e2:	4601      	mov	r1, r0
 80010e4:	7019      	strb	r1, [r3, #0]
 80010e6:	4926      	ldr	r1, [pc, #152]	@ (8001180 <PickRubber1+0x2e4>)
 80010e8:	4613      	mov	r3, r2
 80010ea:	005b      	lsls	r3, r3, #1
 80010ec:	4413      	add	r3, r2
 80010ee:	005b      	lsls	r3, r3, #1
 80010f0:	440b      	add	r3, r1
 80010f2:	3303      	adds	r3, #3
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	2b01      	cmp	r3, #1
 80010f8:	d809      	bhi.n	800110e <PickRubber1+0x272>
                    Handle_Pick[vacum_id].state = CYLINDER_GO_DOWN;
 80010fa:	79fa      	ldrb	r2, [r7, #7]
 80010fc:	4920      	ldr	r1, [pc, #128]	@ (8001180 <PickRubber1+0x2e4>)
 80010fe:	4613      	mov	r3, r2
 8001100:	005b      	lsls	r3, r3, #1
 8001102:	4413      	add	r3, r2
 8001104:	005b      	lsls	r3, r3, #1
 8001106:	440b      	add	r3, r1
 8001108:	2201      	movs	r2, #1
 800110a:	701a      	strb	r2, [r3, #0]
            break;
 800110c:	e040      	b.n	8001190 <PickRubber1+0x2f4>
                    Handle_Pick[vacum_id].state = DONE_NG;
 800110e:	79fa      	ldrb	r2, [r7, #7]
 8001110:	491b      	ldr	r1, [pc, #108]	@ (8001180 <PickRubber1+0x2e4>)
 8001112:	4613      	mov	r3, r2
 8001114:	005b      	lsls	r3, r3, #1
 8001116:	4413      	add	r3, r2
 8001118:	005b      	lsls	r3, r3, #1
 800111a:	440b      	add	r3, r1
 800111c:	2209      	movs	r2, #9
 800111e:	701a      	strb	r2, [r3, #0]
            break;
 8001120:	e036      	b.n	8001190 <PickRubber1+0x2f4>
		}
		case DONE_OK:
		{
            Handle_Pick[vacum_id].result = OK;
 8001122:	79fa      	ldrb	r2, [r7, #7]
 8001124:	4916      	ldr	r1, [pc, #88]	@ (8001180 <PickRubber1+0x2e4>)
 8001126:	4613      	mov	r3, r2
 8001128:	005b      	lsls	r3, r3, #1
 800112a:	4413      	add	r3, r2
 800112c:	005b      	lsls	r3, r3, #1
 800112e:	440b      	add	r3, r1
 8001130:	3301      	adds	r3, #1
 8001132:	2200      	movs	r2, #0
 8001134:	701a      	strb	r2, [r3, #0]
            Handle_Pick[vacum_id].state  = IDLE;
 8001136:	79fa      	ldrb	r2, [r7, #7]
 8001138:	4911      	ldr	r1, [pc, #68]	@ (8001180 <PickRubber1+0x2e4>)
 800113a:	4613      	mov	r3, r2
 800113c:	005b      	lsls	r3, r3, #1
 800113e:	4413      	add	r3, r2
 8001140:	005b      	lsls	r3, r3, #1
 8001142:	440b      	add	r3, r1
 8001144:	2200      	movs	r2, #0
 8001146:	701a      	strb	r2, [r3, #0]
            break;
 8001148:	e023      	b.n	8001192 <PickRubber1+0x2f6>
		}
		case DONE_NG:
		{
            Handle_Pick[vacum_id].result = NG;
 800114a:	79fa      	ldrb	r2, [r7, #7]
 800114c:	490c      	ldr	r1, [pc, #48]	@ (8001180 <PickRubber1+0x2e4>)
 800114e:	4613      	mov	r3, r2
 8001150:	005b      	lsls	r3, r3, #1
 8001152:	4413      	add	r3, r2
 8001154:	005b      	lsls	r3, r3, #1
 8001156:	440b      	add	r3, r1
 8001158:	3301      	adds	r3, #1
 800115a:	2201      	movs	r2, #1
 800115c:	701a      	strb	r2, [r3, #0]
            Handle_Pick[vacum_id].state  = IDLE;
 800115e:	79fa      	ldrb	r2, [r7, #7]
 8001160:	4907      	ldr	r1, [pc, #28]	@ (8001180 <PickRubber1+0x2e4>)
 8001162:	4613      	mov	r3, r2
 8001164:	005b      	lsls	r3, r3, #1
 8001166:	4413      	add	r3, r2
 8001168:	005b      	lsls	r3, r3, #1
 800116a:	440b      	add	r3, r1
 800116c:	2200      	movs	r2, #0
 800116e:	701a      	strb	r2, [r3, #0]
            break;
 8001170:	e00f      	b.n	8001192 <PickRubber1+0x2f6>
            break;
 8001172:	bf00      	nop
 8001174:	e00d      	b.n	8001192 <PickRubber1+0x2f6>
            break;
 8001176:	bf00      	nop
 8001178:	e00b      	b.n	8001192 <PickRubber1+0x2f6>
            break;
 800117a:	bf00      	nop
 800117c:	e009      	b.n	8001192 <PickRubber1+0x2f6>
 800117e:	bf00      	nop
 8001180:	20000b00 	.word	0x20000b00
 8001184:	40020c00 	.word	0x40020c00
 8001188:	40020400 	.word	0x40020400
 800118c:	40021000 	.word	0x40021000
            break;
 8001190:	bf00      	nop
		}
    }
    if (Handle_Pick[vacum_id].time_delay > 0)
 8001192:	79fa      	ldrb	r2, [r7, #7]
 8001194:	4911      	ldr	r1, [pc, #68]	@ (80011dc <PickRubber1+0x340>)
 8001196:	4613      	mov	r3, r2
 8001198:	005b      	lsls	r3, r3, #1
 800119a:	4413      	add	r3, r2
 800119c:	005b      	lsls	r3, r3, #1
 800119e:	440b      	add	r3, r1
 80011a0:	3304      	adds	r3, #4
 80011a2:	881b      	ldrh	r3, [r3, #0]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d015      	beq.n	80011d4 <PickRubber1+0x338>
        Handle_Pick[vacum_id].time_delay--;
 80011a8:	79fa      	ldrb	r2, [r7, #7]
 80011aa:	490c      	ldr	r1, [pc, #48]	@ (80011dc <PickRubber1+0x340>)
 80011ac:	4613      	mov	r3, r2
 80011ae:	005b      	lsls	r3, r3, #1
 80011b0:	4413      	add	r3, r2
 80011b2:	005b      	lsls	r3, r3, #1
 80011b4:	440b      	add	r3, r1
 80011b6:	3304      	adds	r3, #4
 80011b8:	881b      	ldrh	r3, [r3, #0]
 80011ba:	3b01      	subs	r3, #1
 80011bc:	b298      	uxth	r0, r3
 80011be:	4907      	ldr	r1, [pc, #28]	@ (80011dc <PickRubber1+0x340>)
 80011c0:	4613      	mov	r3, r2
 80011c2:	005b      	lsls	r3, r3, #1
 80011c4:	4413      	add	r3, r2
 80011c6:	005b      	lsls	r3, r3, #1
 80011c8:	440b      	add	r3, r1
 80011ca:	3304      	adds	r3, #4
 80011cc:	4602      	mov	r2, r0
 80011ce:	801a      	strh	r2, [r3, #0]
 80011d0:	e000      	b.n	80011d4 <PickRubber1+0x338>
	if (vacum_id >= 2) return;
 80011d2:	bf00      	nop
}
 80011d4:	3710      	adds	r7, #16
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	20000b00 	.word	0x20000b00

080011e0 <ReleaseRubber1>:

void ReleaseRubber1(uint8_t vacum_id)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b084      	sub	sp, #16
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	4603      	mov	r3, r0
 80011e8:	71fb      	strb	r3, [r7, #7]
	if (vacum_id >= 2) return;
 80011ea:	79fb      	ldrb	r3, [r7, #7]
 80011ec:	2b01      	cmp	r3, #1
 80011ee:	f200 8192 	bhi.w	8001516 <ReleaseRubber1+0x336>
	switch (Handle_Release[vacum_id].state)
 80011f2:	79fa      	ldrb	r2, [r7, #7]
 80011f4:	49b3      	ldr	r1, [pc, #716]	@ (80014c4 <ReleaseRubber1+0x2e4>)
 80011f6:	4613      	mov	r3, r2
 80011f8:	005b      	lsls	r3, r3, #1
 80011fa:	4413      	add	r3, r2
 80011fc:	005b      	lsls	r3, r3, #1
 80011fe:	440b      	add	r3, r1
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	2b09      	cmp	r3, #9
 8001204:	f200 8167 	bhi.w	80014d6 <ReleaseRubber1+0x2f6>
 8001208:	a201      	add	r2, pc, #4	@ (adr r2, 8001210 <ReleaseRubber1+0x30>)
 800120a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800120e:	bf00      	nop
 8001210:	08001239 	.word	0x08001239
 8001214:	0800124f 	.word	0x0800124f
 8001218:	0800134f 	.word	0x0800134f
 800121c:	080014d7 	.word	0x080014d7
 8001220:	080012f1 	.word	0x080012f1
 8001224:	08001295 	.word	0x08001295
 8001228:	080014d7 	.word	0x080014d7
 800122c:	080013ad 	.word	0x080013ad
 8001230:	08001467 	.word	0x08001467
 8001234:	0800148f 	.word	0x0800148f
    {
		case IDLE:
            Handle_Release[vacum_id].retry = 0;
 8001238:	79fa      	ldrb	r2, [r7, #7]
 800123a:	49a2      	ldr	r1, [pc, #648]	@ (80014c4 <ReleaseRubber1+0x2e4>)
 800123c:	4613      	mov	r3, r2
 800123e:	005b      	lsls	r3, r3, #1
 8001240:	4413      	add	r3, r2
 8001242:	005b      	lsls	r3, r3, #1
 8001244:	440b      	add	r3, r1
 8001246:	3303      	adds	r3, #3
 8001248:	2200      	movs	r2, #0
 800124a:	701a      	strb	r2, [r3, #0]
			break;
 800124c:	e143      	b.n	80014d6 <ReleaseRubber1+0x2f6>
		case CYLINDER_GO_DOWN:
		{
            if (vacum_id == 0) Cylinder1_Go_Down;
 800124e:	79fb      	ldrb	r3, [r7, #7]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d105      	bne.n	8001260 <ReleaseRubber1+0x80>
 8001254:	2200      	movs	r2, #0
 8001256:	2108      	movs	r1, #8
 8001258:	489b      	ldr	r0, [pc, #620]	@ (80014c8 <ReleaseRubber1+0x2e8>)
 800125a:	f006 fa97 	bl	800778c <HAL_GPIO_WritePin>
 800125e:	e004      	b.n	800126a <ReleaseRubber1+0x8a>
            else               Cylinder2_Go_Down;
 8001260:	2200      	movs	r2, #0
 8001262:	2110      	movs	r1, #16
 8001264:	4898      	ldr	r0, [pc, #608]	@ (80014c8 <ReleaseRubber1+0x2e8>)
 8001266:	f006 fa91 	bl	800778c <HAL_GPIO_WritePin>
            Handle_Release[vacum_id].time_delay = 1000;
 800126a:	79fa      	ldrb	r2, [r7, #7]
 800126c:	4995      	ldr	r1, [pc, #596]	@ (80014c4 <ReleaseRubber1+0x2e4>)
 800126e:	4613      	mov	r3, r2
 8001270:	005b      	lsls	r3, r3, #1
 8001272:	4413      	add	r3, r2
 8001274:	005b      	lsls	r3, r3, #1
 8001276:	440b      	add	r3, r1
 8001278:	3304      	adds	r3, #4
 800127a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800127e:	801a      	strh	r2, [r3, #0]
            Handle_Release[vacum_id].state = VACUM_PICK_OFF;
 8001280:	79fa      	ldrb	r2, [r7, #7]
 8001282:	4990      	ldr	r1, [pc, #576]	@ (80014c4 <ReleaseRubber1+0x2e4>)
 8001284:	4613      	mov	r3, r2
 8001286:	005b      	lsls	r3, r3, #1
 8001288:	4413      	add	r3, r2
 800128a:	005b      	lsls	r3, r3, #1
 800128c:	440b      	add	r3, r1
 800128e:	2205      	movs	r2, #5
 8001290:	701a      	strb	r2, [r3, #0]
            break;
 8001292:	e120      	b.n	80014d6 <ReleaseRubber1+0x2f6>
		}
		case VACUM_PICK_OFF:
		{
            if (Handle_Release[vacum_id].time_delay == 0)
 8001294:	79fa      	ldrb	r2, [r7, #7]
 8001296:	498b      	ldr	r1, [pc, #556]	@ (80014c4 <ReleaseRubber1+0x2e4>)
 8001298:	4613      	mov	r3, r2
 800129a:	005b      	lsls	r3, r3, #1
 800129c:	4413      	add	r3, r2
 800129e:	005b      	lsls	r3, r3, #1
 80012a0:	440b      	add	r3, r1
 80012a2:	3304      	adds	r3, #4
 80012a4:	881b      	ldrh	r3, [r3, #0]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	f040 8105 	bne.w	80014b6 <ReleaseRubber1+0x2d6>
            {
                if (vacum_id == 0) Vacum1_Pick_Off;
 80012ac:	79fb      	ldrb	r3, [r7, #7]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d105      	bne.n	80012be <ReleaseRubber1+0xde>
 80012b2:	2200      	movs	r2, #0
 80012b4:	2120      	movs	r1, #32
 80012b6:	4884      	ldr	r0, [pc, #528]	@ (80014c8 <ReleaseRubber1+0x2e8>)
 80012b8:	f006 fa68 	bl	800778c <HAL_GPIO_WritePin>
 80012bc:	e004      	b.n	80012c8 <ReleaseRubber1+0xe8>
                else               Vacum2_Pick_Off;
 80012be:	2200      	movs	r2, #0
 80012c0:	2140      	movs	r1, #64	@ 0x40
 80012c2:	4881      	ldr	r0, [pc, #516]	@ (80014c8 <ReleaseRubber1+0x2e8>)
 80012c4:	f006 fa62 	bl	800778c <HAL_GPIO_WritePin>

                Handle_Release[vacum_id].time_delay = 50;
 80012c8:	79fa      	ldrb	r2, [r7, #7]
 80012ca:	497e      	ldr	r1, [pc, #504]	@ (80014c4 <ReleaseRubber1+0x2e4>)
 80012cc:	4613      	mov	r3, r2
 80012ce:	005b      	lsls	r3, r3, #1
 80012d0:	4413      	add	r3, r2
 80012d2:	005b      	lsls	r3, r3, #1
 80012d4:	440b      	add	r3, r1
 80012d6:	3304      	adds	r3, #4
 80012d8:	2232      	movs	r2, #50	@ 0x32
 80012da:	801a      	strh	r2, [r3, #0]
                Handle_Release[vacum_id].state = VACUM_REALSE_ON;
 80012dc:	79fa      	ldrb	r2, [r7, #7]
 80012de:	4979      	ldr	r1, [pc, #484]	@ (80014c4 <ReleaseRubber1+0x2e4>)
 80012e0:	4613      	mov	r3, r2
 80012e2:	005b      	lsls	r3, r3, #1
 80012e4:	4413      	add	r3, r2
 80012e6:	005b      	lsls	r3, r3, #1
 80012e8:	440b      	add	r3, r1
 80012ea:	2204      	movs	r2, #4
 80012ec:	701a      	strb	r2, [r3, #0]
            }
            break;
 80012ee:	e0e2      	b.n	80014b6 <ReleaseRubber1+0x2d6>
		}

		case VACUM_REALSE_ON:
		{
            if (Handle_Release[vacum_id].time_delay == 0)
 80012f0:	79fa      	ldrb	r2, [r7, #7]
 80012f2:	4974      	ldr	r1, [pc, #464]	@ (80014c4 <ReleaseRubber1+0x2e4>)
 80012f4:	4613      	mov	r3, r2
 80012f6:	005b      	lsls	r3, r3, #1
 80012f8:	4413      	add	r3, r2
 80012fa:	005b      	lsls	r3, r3, #1
 80012fc:	440b      	add	r3, r1
 80012fe:	3304      	adds	r3, #4
 8001300:	881b      	ldrh	r3, [r3, #0]
 8001302:	2b00      	cmp	r3, #0
 8001304:	f040 80d9 	bne.w	80014ba <ReleaseRubber1+0x2da>
            {
                if (vacum_id == 0) Vacum1_Release_On;
 8001308:	79fb      	ldrb	r3, [r7, #7]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d105      	bne.n	800131a <ReleaseRubber1+0x13a>
 800130e:	2201      	movs	r2, #1
 8001310:	2180      	movs	r1, #128	@ 0x80
 8001312:	486d      	ldr	r0, [pc, #436]	@ (80014c8 <ReleaseRubber1+0x2e8>)
 8001314:	f006 fa3a 	bl	800778c <HAL_GPIO_WritePin>
 8001318:	e004      	b.n	8001324 <ReleaseRubber1+0x144>
                else               Vacum2_Release_On;
 800131a:	2201      	movs	r2, #1
 800131c:	2108      	movs	r1, #8
 800131e:	486b      	ldr	r0, [pc, #428]	@ (80014cc <ReleaseRubber1+0x2ec>)
 8001320:	f006 fa34 	bl	800778c <HAL_GPIO_WritePin>

                Handle_Release[vacum_id].time_delay = 1000;
 8001324:	79fa      	ldrb	r2, [r7, #7]
 8001326:	4967      	ldr	r1, [pc, #412]	@ (80014c4 <ReleaseRubber1+0x2e4>)
 8001328:	4613      	mov	r3, r2
 800132a:	005b      	lsls	r3, r3, #1
 800132c:	4413      	add	r3, r2
 800132e:	005b      	lsls	r3, r3, #1
 8001330:	440b      	add	r3, r1
 8001332:	3304      	adds	r3, #4
 8001334:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001338:	801a      	strh	r2, [r3, #0]
                Handle_Release[vacum_id].state = CYLINDER_GO_UP;
 800133a:	79fa      	ldrb	r2, [r7, #7]
 800133c:	4961      	ldr	r1, [pc, #388]	@ (80014c4 <ReleaseRubber1+0x2e4>)
 800133e:	4613      	mov	r3, r2
 8001340:	005b      	lsls	r3, r3, #1
 8001342:	4413      	add	r3, r2
 8001344:	005b      	lsls	r3, r3, #1
 8001346:	440b      	add	r3, r1
 8001348:	2202      	movs	r2, #2
 800134a:	701a      	strb	r2, [r3, #0]
            }
            break;
 800134c:	e0b5      	b.n	80014ba <ReleaseRubber1+0x2da>
		}
		case CYLINDER_GO_UP:
		{
            if (Handle_Release[vacum_id].time_delay == 0)
 800134e:	79fa      	ldrb	r2, [r7, #7]
 8001350:	495c      	ldr	r1, [pc, #368]	@ (80014c4 <ReleaseRubber1+0x2e4>)
 8001352:	4613      	mov	r3, r2
 8001354:	005b      	lsls	r3, r3, #1
 8001356:	4413      	add	r3, r2
 8001358:	005b      	lsls	r3, r3, #1
 800135a:	440b      	add	r3, r1
 800135c:	3304      	adds	r3, #4
 800135e:	881b      	ldrh	r3, [r3, #0]
 8001360:	2b00      	cmp	r3, #0
 8001362:	f040 80ac 	bne.w	80014be <ReleaseRubber1+0x2de>
            {
                if (vacum_id == 0) Cylinder1_Go_Up;
 8001366:	79fb      	ldrb	r3, [r7, #7]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d105      	bne.n	8001378 <ReleaseRubber1+0x198>
 800136c:	2201      	movs	r2, #1
 800136e:	2108      	movs	r1, #8
 8001370:	4855      	ldr	r0, [pc, #340]	@ (80014c8 <ReleaseRubber1+0x2e8>)
 8001372:	f006 fa0b 	bl	800778c <HAL_GPIO_WritePin>
 8001376:	e004      	b.n	8001382 <ReleaseRubber1+0x1a2>
                else               Cylinder2_Go_Up;
 8001378:	2201      	movs	r2, #1
 800137a:	2110      	movs	r1, #16
 800137c:	4852      	ldr	r0, [pc, #328]	@ (80014c8 <ReleaseRubber1+0x2e8>)
 800137e:	f006 fa05 	bl	800778c <HAL_GPIO_WritePin>

                Handle_Release[vacum_id].time_delay = 1000;
 8001382:	79fa      	ldrb	r2, [r7, #7]
 8001384:	494f      	ldr	r1, [pc, #316]	@ (80014c4 <ReleaseRubber1+0x2e4>)
 8001386:	4613      	mov	r3, r2
 8001388:	005b      	lsls	r3, r3, #1
 800138a:	4413      	add	r3, r2
 800138c:	005b      	lsls	r3, r3, #1
 800138e:	440b      	add	r3, r1
 8001390:	3304      	adds	r3, #4
 8001392:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001396:	801a      	strh	r2, [r3, #0]
                Handle_Release[vacum_id].state = RETRY;
 8001398:	79fa      	ldrb	r2, [r7, #7]
 800139a:	494a      	ldr	r1, [pc, #296]	@ (80014c4 <ReleaseRubber1+0x2e4>)
 800139c:	4613      	mov	r3, r2
 800139e:	005b      	lsls	r3, r3, #1
 80013a0:	4413      	add	r3, r2
 80013a2:	005b      	lsls	r3, r3, #1
 80013a4:	440b      	add	r3, r1
 80013a6:	2207      	movs	r2, #7
 80013a8:	701a      	strb	r2, [r3, #0]
            }
            break;
 80013aa:	e088      	b.n	80014be <ReleaseRubber1+0x2de>
		}

		case RETRY:
		{
            if (Handle_Release[vacum_id].time_delay == 0)
 80013ac:	79fa      	ldrb	r2, [r7, #7]
 80013ae:	4945      	ldr	r1, [pc, #276]	@ (80014c4 <ReleaseRubber1+0x2e4>)
 80013b0:	4613      	mov	r3, r2
 80013b2:	005b      	lsls	r3, r3, #1
 80013b4:	4413      	add	r3, r2
 80013b6:	005b      	lsls	r3, r3, #1
 80013b8:	440b      	add	r3, r1
 80013ba:	3304      	adds	r3, #4
 80013bc:	881b      	ldrh	r3, [r3, #0]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	f040 8088 	bne.w	80014d4 <ReleaseRubber1+0x2f4>
            {
                uint8_t still_pick;

                if (vacum_id == 0)
 80013c4:	79fb      	ldrb	r3, [r7, #7]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d107      	bne.n	80013da <ReleaseRubber1+0x1fa>
                    still_pick = Is_Vacum1_Pick;
 80013ca:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80013ce:	4840      	ldr	r0, [pc, #256]	@ (80014d0 <ReleaseRubber1+0x2f0>)
 80013d0:	f006 f9c4 	bl	800775c <HAL_GPIO_ReadPin>
 80013d4:	4603      	mov	r3, r0
 80013d6:	73fb      	strb	r3, [r7, #15]
 80013d8:	e006      	b.n	80013e8 <ReleaseRubber1+0x208>
                else
                    still_pick = Is_Vacum2_Pick;
 80013da:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80013de:	483c      	ldr	r0, [pc, #240]	@ (80014d0 <ReleaseRubber1+0x2f0>)
 80013e0:	f006 f9bc 	bl	800775c <HAL_GPIO_ReadPin>
 80013e4:	4603      	mov	r3, r0
 80013e6:	73fb      	strb	r3, [r7, #15]

                if (!still_pick)
 80013e8:	7bfb      	ldrb	r3, [r7, #15]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d109      	bne.n	8001402 <ReleaseRubber1+0x222>
                    Handle_Release[vacum_id].state = DONE_OK;
 80013ee:	79fa      	ldrb	r2, [r7, #7]
 80013f0:	4934      	ldr	r1, [pc, #208]	@ (80014c4 <ReleaseRubber1+0x2e4>)
 80013f2:	4613      	mov	r3, r2
 80013f4:	005b      	lsls	r3, r3, #1
 80013f6:	4413      	add	r3, r2
 80013f8:	005b      	lsls	r3, r3, #1
 80013fa:	440b      	add	r3, r1
 80013fc:	2208      	movs	r2, #8
 80013fe:	701a      	strb	r2, [r3, #0]
                else if (++Handle_Release[vacum_id].retry < 2)
                    Handle_Release[vacum_id].state = CYLINDER_GO_DOWN;
                else
                    Handle_Release[vacum_id].state = DONE_NG;
            }
            break;
 8001400:	e068      	b.n	80014d4 <ReleaseRubber1+0x2f4>
                else if (++Handle_Release[vacum_id].retry < 2)
 8001402:	79fa      	ldrb	r2, [r7, #7]
 8001404:	492f      	ldr	r1, [pc, #188]	@ (80014c4 <ReleaseRubber1+0x2e4>)
 8001406:	4613      	mov	r3, r2
 8001408:	005b      	lsls	r3, r3, #1
 800140a:	4413      	add	r3, r2
 800140c:	005b      	lsls	r3, r3, #1
 800140e:	440b      	add	r3, r1
 8001410:	3303      	adds	r3, #3
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	3301      	adds	r3, #1
 8001416:	b2d8      	uxtb	r0, r3
 8001418:	492a      	ldr	r1, [pc, #168]	@ (80014c4 <ReleaseRubber1+0x2e4>)
 800141a:	4613      	mov	r3, r2
 800141c:	005b      	lsls	r3, r3, #1
 800141e:	4413      	add	r3, r2
 8001420:	005b      	lsls	r3, r3, #1
 8001422:	440b      	add	r3, r1
 8001424:	3303      	adds	r3, #3
 8001426:	4601      	mov	r1, r0
 8001428:	7019      	strb	r1, [r3, #0]
 800142a:	4926      	ldr	r1, [pc, #152]	@ (80014c4 <ReleaseRubber1+0x2e4>)
 800142c:	4613      	mov	r3, r2
 800142e:	005b      	lsls	r3, r3, #1
 8001430:	4413      	add	r3, r2
 8001432:	005b      	lsls	r3, r3, #1
 8001434:	440b      	add	r3, r1
 8001436:	3303      	adds	r3, #3
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	2b01      	cmp	r3, #1
 800143c:	d809      	bhi.n	8001452 <ReleaseRubber1+0x272>
                    Handle_Release[vacum_id].state = CYLINDER_GO_DOWN;
 800143e:	79fa      	ldrb	r2, [r7, #7]
 8001440:	4920      	ldr	r1, [pc, #128]	@ (80014c4 <ReleaseRubber1+0x2e4>)
 8001442:	4613      	mov	r3, r2
 8001444:	005b      	lsls	r3, r3, #1
 8001446:	4413      	add	r3, r2
 8001448:	005b      	lsls	r3, r3, #1
 800144a:	440b      	add	r3, r1
 800144c:	2201      	movs	r2, #1
 800144e:	701a      	strb	r2, [r3, #0]
            break;
 8001450:	e040      	b.n	80014d4 <ReleaseRubber1+0x2f4>
                    Handle_Release[vacum_id].state = DONE_NG;
 8001452:	79fa      	ldrb	r2, [r7, #7]
 8001454:	491b      	ldr	r1, [pc, #108]	@ (80014c4 <ReleaseRubber1+0x2e4>)
 8001456:	4613      	mov	r3, r2
 8001458:	005b      	lsls	r3, r3, #1
 800145a:	4413      	add	r3, r2
 800145c:	005b      	lsls	r3, r3, #1
 800145e:	440b      	add	r3, r1
 8001460:	2209      	movs	r2, #9
 8001462:	701a      	strb	r2, [r3, #0]
            break;
 8001464:	e036      	b.n	80014d4 <ReleaseRubber1+0x2f4>
		}
		case DONE_OK:
		{
            Handle_Release[vacum_id].result = OK;
 8001466:	79fa      	ldrb	r2, [r7, #7]
 8001468:	4916      	ldr	r1, [pc, #88]	@ (80014c4 <ReleaseRubber1+0x2e4>)
 800146a:	4613      	mov	r3, r2
 800146c:	005b      	lsls	r3, r3, #1
 800146e:	4413      	add	r3, r2
 8001470:	005b      	lsls	r3, r3, #1
 8001472:	440b      	add	r3, r1
 8001474:	3301      	adds	r3, #1
 8001476:	2200      	movs	r2, #0
 8001478:	701a      	strb	r2, [r3, #0]
            Handle_Release[vacum_id].state  = IDLE;
 800147a:	79fa      	ldrb	r2, [r7, #7]
 800147c:	4911      	ldr	r1, [pc, #68]	@ (80014c4 <ReleaseRubber1+0x2e4>)
 800147e:	4613      	mov	r3, r2
 8001480:	005b      	lsls	r3, r3, #1
 8001482:	4413      	add	r3, r2
 8001484:	005b      	lsls	r3, r3, #1
 8001486:	440b      	add	r3, r1
 8001488:	2200      	movs	r2, #0
 800148a:	701a      	strb	r2, [r3, #0]
            break;
 800148c:	e023      	b.n	80014d6 <ReleaseRubber1+0x2f6>
		}
		case DONE_NG:
		{
            Handle_Release[vacum_id].result = NG;
 800148e:	79fa      	ldrb	r2, [r7, #7]
 8001490:	490c      	ldr	r1, [pc, #48]	@ (80014c4 <ReleaseRubber1+0x2e4>)
 8001492:	4613      	mov	r3, r2
 8001494:	005b      	lsls	r3, r3, #1
 8001496:	4413      	add	r3, r2
 8001498:	005b      	lsls	r3, r3, #1
 800149a:	440b      	add	r3, r1
 800149c:	3301      	adds	r3, #1
 800149e:	2201      	movs	r2, #1
 80014a0:	701a      	strb	r2, [r3, #0]
            Handle_Release[vacum_id].state  = IDLE;
 80014a2:	79fa      	ldrb	r2, [r7, #7]
 80014a4:	4907      	ldr	r1, [pc, #28]	@ (80014c4 <ReleaseRubber1+0x2e4>)
 80014a6:	4613      	mov	r3, r2
 80014a8:	005b      	lsls	r3, r3, #1
 80014aa:	4413      	add	r3, r2
 80014ac:	005b      	lsls	r3, r3, #1
 80014ae:	440b      	add	r3, r1
 80014b0:	2200      	movs	r2, #0
 80014b2:	701a      	strb	r2, [r3, #0]
            break;
 80014b4:	e00f      	b.n	80014d6 <ReleaseRubber1+0x2f6>
            break;
 80014b6:	bf00      	nop
 80014b8:	e00d      	b.n	80014d6 <ReleaseRubber1+0x2f6>
            break;
 80014ba:	bf00      	nop
 80014bc:	e00b      	b.n	80014d6 <ReleaseRubber1+0x2f6>
            break;
 80014be:	bf00      	nop
 80014c0:	e009      	b.n	80014d6 <ReleaseRubber1+0x2f6>
 80014c2:	bf00      	nop
 80014c4:	20000b0c 	.word	0x20000b0c
 80014c8:	40020c00 	.word	0x40020c00
 80014cc:	40020400 	.word	0x40020400
 80014d0:	40021000 	.word	0x40021000
            break;
 80014d4:	bf00      	nop
		}
    }
    if (Handle_Release[vacum_id].time_delay > 0)
 80014d6:	79fa      	ldrb	r2, [r7, #7]
 80014d8:	4911      	ldr	r1, [pc, #68]	@ (8001520 <ReleaseRubber1+0x340>)
 80014da:	4613      	mov	r3, r2
 80014dc:	005b      	lsls	r3, r3, #1
 80014de:	4413      	add	r3, r2
 80014e0:	005b      	lsls	r3, r3, #1
 80014e2:	440b      	add	r3, r1
 80014e4:	3304      	adds	r3, #4
 80014e6:	881b      	ldrh	r3, [r3, #0]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d015      	beq.n	8001518 <ReleaseRubber1+0x338>
        Handle_Release[vacum_id].time_delay--;
 80014ec:	79fa      	ldrb	r2, [r7, #7]
 80014ee:	490c      	ldr	r1, [pc, #48]	@ (8001520 <ReleaseRubber1+0x340>)
 80014f0:	4613      	mov	r3, r2
 80014f2:	005b      	lsls	r3, r3, #1
 80014f4:	4413      	add	r3, r2
 80014f6:	005b      	lsls	r3, r3, #1
 80014f8:	440b      	add	r3, r1
 80014fa:	3304      	adds	r3, #4
 80014fc:	881b      	ldrh	r3, [r3, #0]
 80014fe:	3b01      	subs	r3, #1
 8001500:	b298      	uxth	r0, r3
 8001502:	4907      	ldr	r1, [pc, #28]	@ (8001520 <ReleaseRubber1+0x340>)
 8001504:	4613      	mov	r3, r2
 8001506:	005b      	lsls	r3, r3, #1
 8001508:	4413      	add	r3, r2
 800150a:	005b      	lsls	r3, r3, #1
 800150c:	440b      	add	r3, r1
 800150e:	3304      	adds	r3, #4
 8001510:	4602      	mov	r2, r0
 8001512:	801a      	strh	r2, [r3, #0]
 8001514:	e000      	b.n	8001518 <ReleaseRubber1+0x338>
	if (vacum_id >= 2) return;
 8001516:	bf00      	nop
}
 8001518:	3710      	adds	r7, #16
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	20000b0c 	.word	0x20000b0c

08001524 <PickRubber>:

uint8_t PickRubber(uint8_t vacum_id)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b084      	sub	sp, #16
 8001528:	af00      	add	r7, sp, #0
 800152a:	4603      	mov	r3, r0
 800152c:	71fb      	strb	r3, [r7, #7]
    for(int retry = 0; retry < 2; retry++)
 800152e:	2300      	movs	r3, #0
 8001530:	60fb      	str	r3, [r7, #12]
 8001532:	e059      	b.n	80015e8 <PickRubber+0xc4>
    {
        if(vacum_id == 1){
 8001534:	79fb      	ldrb	r3, [r7, #7]
 8001536:	2b01      	cmp	r3, #1
 8001538:	d129      	bne.n	800158e <PickRubber+0x6a>
        	Cylinder1_Go_Down;
 800153a:	2200      	movs	r2, #0
 800153c:	2108      	movs	r1, #8
 800153e:	482e      	ldr	r0, [pc, #184]	@ (80015f8 <PickRubber+0xd4>)
 8001540:	f006 f924 	bl	800778c <HAL_GPIO_WritePin>
            delay_us(100); // Thi gian xi lanh h
 8001544:	2064      	movs	r0, #100	@ 0x64
 8001546:	f004 fe4b 	bl	80061e0 <delay_us>
            Vacum1_Release_Off;
 800154a:	2200      	movs	r2, #0
 800154c:	2180      	movs	r1, #128	@ 0x80
 800154e:	482a      	ldr	r0, [pc, #168]	@ (80015f8 <PickRubber+0xd4>)
 8001550:	f006 f91c 	bl	800778c <HAL_GPIO_WritePin>
            delay_us(50);
 8001554:	2032      	movs	r0, #50	@ 0x32
 8001556:	f004 fe43 	bl	80061e0 <delay_us>
            Vacum1_Pick_On;
 800155a:	2201      	movs	r2, #1
 800155c:	2120      	movs	r1, #32
 800155e:	4826      	ldr	r0, [pc, #152]	@ (80015f8 <PickRubber+0xd4>)
 8001560:	f006 f914 	bl	800778c <HAL_GPIO_WritePin>
            delay_us(100); // Thi gian ht
 8001564:	2064      	movs	r0, #100	@ 0x64
 8001566:	f004 fe3b 	bl	80061e0 <delay_us>
            Cylinder1_Go_Up;
 800156a:	2201      	movs	r2, #1
 800156c:	2108      	movs	r1, #8
 800156e:	4822      	ldr	r0, [pc, #136]	@ (80015f8 <PickRubber+0xd4>)
 8001570:	f006 f90c 	bl	800778c <HAL_GPIO_WritePin>
            delay_us(100); // Thi gian xi lanh nng
 8001574:	2064      	movs	r0, #100	@ 0x64
 8001576:	f004 fe33 	bl	80061e0 <delay_us>
            if(Is_Vacum1_Pick) return 1;
 800157a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800157e:	481f      	ldr	r0, [pc, #124]	@ (80015fc <PickRubber+0xd8>)
 8001580:	f006 f8ec 	bl	800775c <HAL_GPIO_ReadPin>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d02b      	beq.n	80015e2 <PickRubber+0xbe>
 800158a:	2301      	movs	r3, #1
 800158c:	e030      	b.n	80015f0 <PickRubber+0xcc>
        }
        else{
            Cylinder2_Go_Down;
 800158e:	2200      	movs	r2, #0
 8001590:	2110      	movs	r1, #16
 8001592:	4819      	ldr	r0, [pc, #100]	@ (80015f8 <PickRubber+0xd4>)
 8001594:	f006 f8fa 	bl	800778c <HAL_GPIO_WritePin>
            delay_us(100);  // Thi gian xi lanh h
 8001598:	2064      	movs	r0, #100	@ 0x64
 800159a:	f004 fe21 	bl	80061e0 <delay_us>
            Vacum2_Release_Off;
 800159e:	2200      	movs	r2, #0
 80015a0:	2108      	movs	r1, #8
 80015a2:	4817      	ldr	r0, [pc, #92]	@ (8001600 <PickRubber+0xdc>)
 80015a4:	f006 f8f2 	bl	800778c <HAL_GPIO_WritePin>
            delay_us(50);
 80015a8:	2032      	movs	r0, #50	@ 0x32
 80015aa:	f004 fe19 	bl	80061e0 <delay_us>
            Vacum2_Pick_On;
 80015ae:	2201      	movs	r2, #1
 80015b0:	2140      	movs	r1, #64	@ 0x40
 80015b2:	4811      	ldr	r0, [pc, #68]	@ (80015f8 <PickRubber+0xd4>)
 80015b4:	f006 f8ea 	bl	800778c <HAL_GPIO_WritePin>
            delay_us(100);  // Thi gian ht
 80015b8:	2064      	movs	r0, #100	@ 0x64
 80015ba:	f004 fe11 	bl	80061e0 <delay_us>
            Cylinder2_Go_Up;
 80015be:	2201      	movs	r2, #1
 80015c0:	2110      	movs	r1, #16
 80015c2:	480d      	ldr	r0, [pc, #52]	@ (80015f8 <PickRubber+0xd4>)
 80015c4:	f006 f8e2 	bl	800778c <HAL_GPIO_WritePin>
            delay_us(100); // Thi gian xi lanh nng
 80015c8:	2064      	movs	r0, #100	@ 0x64
 80015ca:	f004 fe09 	bl	80061e0 <delay_us>
            if(Is_Vacum2_Pick) return 1;
 80015ce:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80015d2:	480a      	ldr	r0, [pc, #40]	@ (80015fc <PickRubber+0xd8>)
 80015d4:	f006 f8c2 	bl	800775c <HAL_GPIO_ReadPin>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <PickRubber+0xbe>
 80015de:	2301      	movs	r3, #1
 80015e0:	e006      	b.n	80015f0 <PickRubber+0xcc>
    for(int retry = 0; retry < 2; retry++)
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	3301      	adds	r3, #1
 80015e6:	60fb      	str	r3, [r7, #12]
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	2b01      	cmp	r3, #1
 80015ec:	dda2      	ble.n	8001534 <PickRubber+0x10>
        }
    }
    return 0;
 80015ee:	2300      	movs	r3, #0
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	3710      	adds	r7, #16
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	40020c00 	.word	0x40020c00
 80015fc:	40021000 	.word	0x40021000
 8001600:	40020400 	.word	0x40020400

08001604 <ReleaseRubber>:

uint8_t ReleaseRubber(uint8_t vacum_id)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b084      	sub	sp, #16
 8001608:	af00      	add	r7, sp, #0
 800160a:	4603      	mov	r3, r0
 800160c:	71fb      	strb	r3, [r7, #7]
    for(int retry = 0; retry < 2; retry++)
 800160e:	2300      	movs	r3, #0
 8001610:	60fb      	str	r3, [r7, #12]
 8001612:	e059      	b.n	80016c8 <ReleaseRubber+0xc4>
    {
        if(vacum_id == 1){
 8001614:	79fb      	ldrb	r3, [r7, #7]
 8001616:	2b01      	cmp	r3, #1
 8001618:	d129      	bne.n	800166e <ReleaseRubber+0x6a>
            Cylinder1_Go_Down;
 800161a:	2200      	movs	r2, #0
 800161c:	2108      	movs	r1, #8
 800161e:	482e      	ldr	r0, [pc, #184]	@ (80016d8 <ReleaseRubber+0xd4>)
 8001620:	f006 f8b4 	bl	800778c <HAL_GPIO_WritePin>
            delay_us(100); // Thi gian xi lanh h
 8001624:	2064      	movs	r0, #100	@ 0x64
 8001626:	f004 fddb 	bl	80061e0 <delay_us>
            Vacum1_Pick_Off;
 800162a:	2200      	movs	r2, #0
 800162c:	2120      	movs	r1, #32
 800162e:	482a      	ldr	r0, [pc, #168]	@ (80016d8 <ReleaseRubber+0xd4>)
 8001630:	f006 f8ac 	bl	800778c <HAL_GPIO_WritePin>
            delay_us(50);
 8001634:	2032      	movs	r0, #50	@ 0x32
 8001636:	f004 fdd3 	bl	80061e0 <delay_us>
            Vacum1_Release_On;
 800163a:	2201      	movs	r2, #1
 800163c:	2180      	movs	r1, #128	@ 0x80
 800163e:	4826      	ldr	r0, [pc, #152]	@ (80016d8 <ReleaseRubber+0xd4>)
 8001640:	f006 f8a4 	bl	800778c <HAL_GPIO_WritePin>
            delay_us(100); // Thi gian nh
 8001644:	2064      	movs	r0, #100	@ 0x64
 8001646:	f004 fdcb 	bl	80061e0 <delay_us>
            Cylinder1_Go_Up;
 800164a:	2201      	movs	r2, #1
 800164c:	2108      	movs	r1, #8
 800164e:	4822      	ldr	r0, [pc, #136]	@ (80016d8 <ReleaseRubber+0xd4>)
 8001650:	f006 f89c 	bl	800778c <HAL_GPIO_WritePin>
            delay_us(100); // Thi gian xi lanh nng
 8001654:	2064      	movs	r0, #100	@ 0x64
 8001656:	f004 fdc3 	bl	80061e0 <delay_us>
            if(Is_Vacum1_Pick == 0) return 1;
 800165a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800165e:	481f      	ldr	r0, [pc, #124]	@ (80016dc <ReleaseRubber+0xd8>)
 8001660:	f006 f87c 	bl	800775c <HAL_GPIO_ReadPin>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d12b      	bne.n	80016c2 <ReleaseRubber+0xbe>
 800166a:	2301      	movs	r3, #1
 800166c:	e030      	b.n	80016d0 <ReleaseRubber+0xcc>
        }
        else{
            Cylinder2_Go_Down;
 800166e:	2200      	movs	r2, #0
 8001670:	2110      	movs	r1, #16
 8001672:	4819      	ldr	r0, [pc, #100]	@ (80016d8 <ReleaseRubber+0xd4>)
 8001674:	f006 f88a 	bl	800778c <HAL_GPIO_WritePin>
            delay_us(100); // Thi gian xi lanh h
 8001678:	2064      	movs	r0, #100	@ 0x64
 800167a:	f004 fdb1 	bl	80061e0 <delay_us>
            Vacum2_Pick_Off;
 800167e:	2200      	movs	r2, #0
 8001680:	2140      	movs	r1, #64	@ 0x40
 8001682:	4815      	ldr	r0, [pc, #84]	@ (80016d8 <ReleaseRubber+0xd4>)
 8001684:	f006 f882 	bl	800778c <HAL_GPIO_WritePin>
            delay_us(50);
 8001688:	2032      	movs	r0, #50	@ 0x32
 800168a:	f004 fda9 	bl	80061e0 <delay_us>
            Vacum2_Release_On;
 800168e:	2201      	movs	r2, #1
 8001690:	2108      	movs	r1, #8
 8001692:	4813      	ldr	r0, [pc, #76]	@ (80016e0 <ReleaseRubber+0xdc>)
 8001694:	f006 f87a 	bl	800778c <HAL_GPIO_WritePin>
            delay_us(100); // Thi gian nh
 8001698:	2064      	movs	r0, #100	@ 0x64
 800169a:	f004 fda1 	bl	80061e0 <delay_us>
            Cylinder2_Go_Up;
 800169e:	2201      	movs	r2, #1
 80016a0:	2110      	movs	r1, #16
 80016a2:	480d      	ldr	r0, [pc, #52]	@ (80016d8 <ReleaseRubber+0xd4>)
 80016a4:	f006 f872 	bl	800778c <HAL_GPIO_WritePin>
            delay_us(100); // Thi gian xi lanh nng
 80016a8:	2064      	movs	r0, #100	@ 0x64
 80016aa:	f004 fd99 	bl	80061e0 <delay_us>
            if(Is_Vacum2_Pick == 0) return 1;
 80016ae:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80016b2:	480a      	ldr	r0, [pc, #40]	@ (80016dc <ReleaseRubber+0xd8>)
 80016b4:	f006 f852 	bl	800775c <HAL_GPIO_ReadPin>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d101      	bne.n	80016c2 <ReleaseRubber+0xbe>
 80016be:	2301      	movs	r3, #1
 80016c0:	e006      	b.n	80016d0 <ReleaseRubber+0xcc>
    for(int retry = 0; retry < 2; retry++)
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	3301      	adds	r3, #1
 80016c6:	60fb      	str	r3, [r7, #12]
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	2b01      	cmp	r3, #1
 80016cc:	dda2      	ble.n	8001614 <ReleaseRubber+0x10>
        }
    }
    return 0;
 80016ce:	2300      	movs	r3, #0
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	3710      	adds	r7, #16
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	40020c00 	.word	0x40020c00
 80016dc:	40021000 	.word	0x40021000
 80016e0:	40020400 	.word	0x40020400

080016e4 <Read_Tray_Data>:
extern uint16_t Input_Registers_Database[50];
extern uint32_t data[10];
extern Tab_main_t* Tab_main_indicator;
extern Tab_popup_t* Tab_popup;

void Read_Tray_Data(){
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
	Flash_Read_Data( FlashStart, data, 10);
 80016e8:	4b54      	ldr	r3, [pc, #336]	@ (800183c <Read_Tray_Data+0x158>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	220a      	movs	r2, #10
 80016ee:	4954      	ldr	r1, [pc, #336]	@ (8001840 <Read_Tray_Data+0x15c>)
 80016f0:	4618      	mov	r0, r3
 80016f2:	f001 f9a7 	bl	8002a44 <Flash_Read_Data>

	Rubber_Mark[0].raw = data[0];
 80016f6:	4b52      	ldr	r3, [pc, #328]	@ (8001840 <Read_Tray_Data+0x15c>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4a52      	ldr	r2, [pc, #328]	@ (8001844 <Read_Tray_Data+0x160>)
 80016fc:	6013      	str	r3, [r2, #0]
	Rubber_Mark[1].raw = data[1];
 80016fe:	4b50      	ldr	r3, [pc, #320]	@ (8001840 <Read_Tray_Data+0x15c>)
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	4a50      	ldr	r2, [pc, #320]	@ (8001844 <Read_Tray_Data+0x160>)
 8001704:	6053      	str	r3, [r2, #4]
	Rubber_Mark[2].raw = data[2];
 8001706:	4b4e      	ldr	r3, [pc, #312]	@ (8001840 <Read_Tray_Data+0x15c>)
 8001708:	689b      	ldr	r3, [r3, #8]
 800170a:	4a4e      	ldr	r2, [pc, #312]	@ (8001844 <Read_Tray_Data+0x160>)
 800170c:	6093      	str	r3, [r2, #8]
	Mark[0] = Rubber_Mark[0].x;
 800170e:	4b4e      	ldr	r3, [pc, #312]	@ (8001848 <Read_Tray_Data+0x164>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4a4c      	ldr	r2, [pc, #304]	@ (8001844 <Read_Tray_Data+0x160>)
 8001714:	8812      	ldrh	r2, [r2, #0]
 8001716:	801a      	strh	r2, [r3, #0]
	Mark[1] = Rubber_Mark[0].y;
 8001718:	4b4b      	ldr	r3, [pc, #300]	@ (8001848 <Read_Tray_Data+0x164>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	3302      	adds	r3, #2
 800171e:	4a49      	ldr	r2, [pc, #292]	@ (8001844 <Read_Tray_Data+0x160>)
 8001720:	8852      	ldrh	r2, [r2, #2]
 8001722:	801a      	strh	r2, [r3, #0]
	Mark[2] = Rubber_Mark[1].x;
 8001724:	4b48      	ldr	r3, [pc, #288]	@ (8001848 <Read_Tray_Data+0x164>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	3304      	adds	r3, #4
 800172a:	4a46      	ldr	r2, [pc, #280]	@ (8001844 <Read_Tray_Data+0x160>)
 800172c:	8892      	ldrh	r2, [r2, #4]
 800172e:	801a      	strh	r2, [r3, #0]
	Mark[3] = Rubber_Mark[1].y;
 8001730:	4b45      	ldr	r3, [pc, #276]	@ (8001848 <Read_Tray_Data+0x164>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	3306      	adds	r3, #6
 8001736:	4a43      	ldr	r2, [pc, #268]	@ (8001844 <Read_Tray_Data+0x160>)
 8001738:	88d2      	ldrh	r2, [r2, #6]
 800173a:	801a      	strh	r2, [r3, #0]
	Mark[4] = Rubber_Mark[2].x;
 800173c:	4b42      	ldr	r3, [pc, #264]	@ (8001848 <Read_Tray_Data+0x164>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	3308      	adds	r3, #8
 8001742:	4a40      	ldr	r2, [pc, #256]	@ (8001844 <Read_Tray_Data+0x160>)
 8001744:	8912      	ldrh	r2, [r2, #8]
 8001746:	801a      	strh	r2, [r3, #0]
	Mark[5] = Rubber_Mark[2].y;
 8001748:	4b3f      	ldr	r3, [pc, #252]	@ (8001848 <Read_Tray_Data+0x164>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	330a      	adds	r3, #10
 800174e:	4a3d      	ldr	r2, [pc, #244]	@ (8001844 <Read_Tray_Data+0x160>)
 8001750:	8952      	ldrh	r2, [r2, #10]
 8001752:	801a      	strh	r2, [r3, #0]
//	Calculate_TrayRubber_Point(Rubber_Tray, Rubber_Mark, Rubber_TrayPos.row, Rubber_TrayPos.col);
	Tray1_Mark[0].raw = data[3];
 8001754:	4b3a      	ldr	r3, [pc, #232]	@ (8001840 <Read_Tray_Data+0x15c>)
 8001756:	68db      	ldr	r3, [r3, #12]
 8001758:	4a3c      	ldr	r2, [pc, #240]	@ (800184c <Read_Tray_Data+0x168>)
 800175a:	6013      	str	r3, [r2, #0]
	Tray1_Mark[1].raw = data[4];
 800175c:	4b38      	ldr	r3, [pc, #224]	@ (8001840 <Read_Tray_Data+0x15c>)
 800175e:	691b      	ldr	r3, [r3, #16]
 8001760:	4a3a      	ldr	r2, [pc, #232]	@ (800184c <Read_Tray_Data+0x168>)
 8001762:	6053      	str	r3, [r2, #4]
	Tray1_Mark[2].raw = data[5];
 8001764:	4b36      	ldr	r3, [pc, #216]	@ (8001840 <Read_Tray_Data+0x15c>)
 8001766:	695b      	ldr	r3, [r3, #20]
 8001768:	4a38      	ldr	r2, [pc, #224]	@ (800184c <Read_Tray_Data+0x168>)
 800176a:	6093      	str	r3, [r2, #8]
	Mark[6] = Tray1_Mark[0].x;
 800176c:	4b36      	ldr	r3, [pc, #216]	@ (8001848 <Read_Tray_Data+0x164>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	330c      	adds	r3, #12
 8001772:	4a36      	ldr	r2, [pc, #216]	@ (800184c <Read_Tray_Data+0x168>)
 8001774:	8812      	ldrh	r2, [r2, #0]
 8001776:	801a      	strh	r2, [r3, #0]
	Mark[7] = Tray1_Mark[0].y;
 8001778:	4b33      	ldr	r3, [pc, #204]	@ (8001848 <Read_Tray_Data+0x164>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	330e      	adds	r3, #14
 800177e:	4a33      	ldr	r2, [pc, #204]	@ (800184c <Read_Tray_Data+0x168>)
 8001780:	8852      	ldrh	r2, [r2, #2]
 8001782:	801a      	strh	r2, [r3, #0]
	Mark[8] = Tray1_Mark[1].x;
 8001784:	4b30      	ldr	r3, [pc, #192]	@ (8001848 <Read_Tray_Data+0x164>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	3310      	adds	r3, #16
 800178a:	4a30      	ldr	r2, [pc, #192]	@ (800184c <Read_Tray_Data+0x168>)
 800178c:	8892      	ldrh	r2, [r2, #4]
 800178e:	801a      	strh	r2, [r3, #0]
	Mark[9] = Tray1_Mark[1].y;
 8001790:	4b2d      	ldr	r3, [pc, #180]	@ (8001848 <Read_Tray_Data+0x164>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	3312      	adds	r3, #18
 8001796:	4a2d      	ldr	r2, [pc, #180]	@ (800184c <Read_Tray_Data+0x168>)
 8001798:	88d2      	ldrh	r2, [r2, #6]
 800179a:	801a      	strh	r2, [r3, #0]
	Mark[10] = Tray1_Mark[2].x;
 800179c:	4b2a      	ldr	r3, [pc, #168]	@ (8001848 <Read_Tray_Data+0x164>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	3314      	adds	r3, #20
 80017a2:	4a2a      	ldr	r2, [pc, #168]	@ (800184c <Read_Tray_Data+0x168>)
 80017a4:	8912      	ldrh	r2, [r2, #8]
 80017a6:	801a      	strh	r2, [r3, #0]
	Mark[11] = Tray1_Mark[2].y;
 80017a8:	4b27      	ldr	r3, [pc, #156]	@ (8001848 <Read_Tray_Data+0x164>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	3316      	adds	r3, #22
 80017ae:	4a27      	ldr	r2, [pc, #156]	@ (800184c <Read_Tray_Data+0x168>)
 80017b0:	8952      	ldrh	r2, [r2, #10]
 80017b2:	801a      	strh	r2, [r3, #0]

	Tray2_Mark[0].raw = data[6];
 80017b4:	4b22      	ldr	r3, [pc, #136]	@ (8001840 <Read_Tray_Data+0x15c>)
 80017b6:	699b      	ldr	r3, [r3, #24]
 80017b8:	4a25      	ldr	r2, [pc, #148]	@ (8001850 <Read_Tray_Data+0x16c>)
 80017ba:	6013      	str	r3, [r2, #0]
	Tray2_Mark[1].raw = data[7];
 80017bc:	4b20      	ldr	r3, [pc, #128]	@ (8001840 <Read_Tray_Data+0x15c>)
 80017be:	69db      	ldr	r3, [r3, #28]
 80017c0:	4a23      	ldr	r2, [pc, #140]	@ (8001850 <Read_Tray_Data+0x16c>)
 80017c2:	6053      	str	r3, [r2, #4]
	Tray2_Mark[2].raw = data[8];
 80017c4:	4b1e      	ldr	r3, [pc, #120]	@ (8001840 <Read_Tray_Data+0x15c>)
 80017c6:	6a1b      	ldr	r3, [r3, #32]
 80017c8:	4a21      	ldr	r2, [pc, #132]	@ (8001850 <Read_Tray_Data+0x16c>)
 80017ca:	6093      	str	r3, [r2, #8]
	Mark[12] = Tray2_Mark[0].x;
 80017cc:	4b1e      	ldr	r3, [pc, #120]	@ (8001848 <Read_Tray_Data+0x164>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	3318      	adds	r3, #24
 80017d2:	4a1f      	ldr	r2, [pc, #124]	@ (8001850 <Read_Tray_Data+0x16c>)
 80017d4:	8812      	ldrh	r2, [r2, #0]
 80017d6:	801a      	strh	r2, [r3, #0]
	Mark[13] = Tray2_Mark[0].y;
 80017d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001848 <Read_Tray_Data+0x164>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	331a      	adds	r3, #26
 80017de:	4a1c      	ldr	r2, [pc, #112]	@ (8001850 <Read_Tray_Data+0x16c>)
 80017e0:	8852      	ldrh	r2, [r2, #2]
 80017e2:	801a      	strh	r2, [r3, #0]
	Mark[14] = Tray2_Mark[1].x;
 80017e4:	4b18      	ldr	r3, [pc, #96]	@ (8001848 <Read_Tray_Data+0x164>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	331c      	adds	r3, #28
 80017ea:	4a19      	ldr	r2, [pc, #100]	@ (8001850 <Read_Tray_Data+0x16c>)
 80017ec:	8892      	ldrh	r2, [r2, #4]
 80017ee:	801a      	strh	r2, [r3, #0]
	Mark[15] = Tray2_Mark[1].y;
 80017f0:	4b15      	ldr	r3, [pc, #84]	@ (8001848 <Read_Tray_Data+0x164>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	331e      	adds	r3, #30
 80017f6:	4a16      	ldr	r2, [pc, #88]	@ (8001850 <Read_Tray_Data+0x16c>)
 80017f8:	88d2      	ldrh	r2, [r2, #6]
 80017fa:	801a      	strh	r2, [r3, #0]
	Mark[16] = Tray2_Mark[2].x;
 80017fc:	4b12      	ldr	r3, [pc, #72]	@ (8001848 <Read_Tray_Data+0x164>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	3320      	adds	r3, #32
 8001802:	4a13      	ldr	r2, [pc, #76]	@ (8001850 <Read_Tray_Data+0x16c>)
 8001804:	8912      	ldrh	r2, [r2, #8]
 8001806:	801a      	strh	r2, [r3, #0]
	Mark[17] = Tray2_Mark[2].y;
 8001808:	4b0f      	ldr	r3, [pc, #60]	@ (8001848 <Read_Tray_Data+0x164>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	3322      	adds	r3, #34	@ 0x22
 800180e:	4a10      	ldr	r2, [pc, #64]	@ (8001850 <Read_Tray_Data+0x16c>)
 8001810:	8952      	ldrh	r2, [r2, #10]
 8001812:	801a      	strh	r2, [r3, #0]
//	Calculate_Tray2_Point(Tray2, Tray2_Mark, Tray2Pos.row, Tray2Pos.col);
	Calculate_Tray_Point(Rubber_Tray, Rubber_Mark, RUBBER_ROWS, RUBBER_COLS);
 8001814:	2314      	movs	r3, #20
 8001816:	220a      	movs	r2, #10
 8001818:	490a      	ldr	r1, [pc, #40]	@ (8001844 <Read_Tray_Data+0x160>)
 800181a:	480e      	ldr	r0, [pc, #56]	@ (8001854 <Read_Tray_Data+0x170>)
 800181c:	f000 f820 	bl	8001860 <Calculate_Tray_Point>
	Calculate_Tray_Point(Tray1, Tray1_Mark, TRAY_ROWS, TRAY_COLS);
 8001820:	2304      	movs	r3, #4
 8001822:	2206      	movs	r2, #6
 8001824:	4909      	ldr	r1, [pc, #36]	@ (800184c <Read_Tray_Data+0x168>)
 8001826:	480c      	ldr	r0, [pc, #48]	@ (8001858 <Read_Tray_Data+0x174>)
 8001828:	f000 f81a 	bl	8001860 <Calculate_Tray_Point>
	Calculate_Tray_Point(Tray2, Tray2_Mark, TRAY_ROWS, TRAY_COLS);
 800182c:	2304      	movs	r3, #4
 800182e:	2206      	movs	r2, #6
 8001830:	4907      	ldr	r1, [pc, #28]	@ (8001850 <Read_Tray_Data+0x16c>)
 8001832:	480a      	ldr	r0, [pc, #40]	@ (800185c <Read_Tray_Data+0x178>)
 8001834:	f000 f814 	bl	8001860 <Calculate_Tray_Point>
}
 8001838:	bf00      	nop
 800183a:	bd80      	pop	{r7, pc}
 800183c:	0800a7f0 	.word	0x0800a7f0
 8001840:	20001440 	.word	0x20001440
 8001844:	2000141c 	.word	0x2000141c
 8001848:	20000a74 	.word	0x20000a74
 800184c:	20001428 	.word	0x20001428
 8001850:	20001434 	.word	0x20001434
 8001854:	20000008 	.word	0x20000008
 8001858:	20000b18 	.word	0x20000b18
 800185c:	20000bcc 	.word	0x20000bcc

08001860 <Calculate_Tray_Point>:

void Calculate_Tray_Point(Item* tray, const Point2D* point,uint8_t row, uint8_t col)
{
 8001860:	b5b0      	push	{r4, r5, r7, lr}
 8001862:	b08e      	sub	sp, #56	@ 0x38
 8001864:	af00      	add	r7, sp, #0
 8001866:	60f8      	str	r0, [r7, #12]
 8001868:	60b9      	str	r1, [r7, #8]
 800186a:	4611      	mov	r1, r2
 800186c:	461a      	mov	r2, r3
 800186e:	460b      	mov	r3, r1
 8001870:	71fb      	strb	r3, [r7, #7]
 8001872:	4613      	mov	r3, r2
 8001874:	71bb      	strb	r3, [r7, #6]
    if (row < 2 || col < 2) return;          // trnh chia 0
 8001876:	79fb      	ldrb	r3, [r7, #7]
 8001878:	2b01      	cmp	r3, #1
 800187a:	f240 8108 	bls.w	8001a8e <Calculate_Tray_Point+0x22e>
 800187e:	79bb      	ldrb	r3, [r7, #6]
 8001880:	2b01      	cmp	r3, #1
 8001882:	f240 8104 	bls.w	8001a8e <Calculate_Tray_Point+0x22e>
    const double dx_row = (double)(point[2].x - point[0].x) / (row - 1);
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	3308      	adds	r3, #8
 800188a:	881b      	ldrh	r3, [r3, #0]
 800188c:	461a      	mov	r2, r3
 800188e:	68bb      	ldr	r3, [r7, #8]
 8001890:	881b      	ldrh	r3, [r3, #0]
 8001892:	1ad3      	subs	r3, r2, r3
 8001894:	4618      	mov	r0, r3
 8001896:	f7fe fde9 	bl	800046c <__aeabi_i2d>
 800189a:	4604      	mov	r4, r0
 800189c:	460d      	mov	r5, r1
 800189e:	79fb      	ldrb	r3, [r7, #7]
 80018a0:	3b01      	subs	r3, #1
 80018a2:	4618      	mov	r0, r3
 80018a4:	f7fe fde2 	bl	800046c <__aeabi_i2d>
 80018a8:	4602      	mov	r2, r0
 80018aa:	460b      	mov	r3, r1
 80018ac:	4620      	mov	r0, r4
 80018ae:	4629      	mov	r1, r5
 80018b0:	f7fe ff70 	bl	8000794 <__aeabi_ddiv>
 80018b4:	4602      	mov	r2, r0
 80018b6:	460b      	mov	r3, r1
 80018b8:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    const double dy_row = (double)(point[2].y - point[0].y) / (row - 1);
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	3308      	adds	r3, #8
 80018c0:	885b      	ldrh	r3, [r3, #2]
 80018c2:	461a      	mov	r2, r3
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	885b      	ldrh	r3, [r3, #2]
 80018c8:	1ad3      	subs	r3, r2, r3
 80018ca:	4618      	mov	r0, r3
 80018cc:	f7fe fdce 	bl	800046c <__aeabi_i2d>
 80018d0:	4604      	mov	r4, r0
 80018d2:	460d      	mov	r5, r1
 80018d4:	79fb      	ldrb	r3, [r7, #7]
 80018d6:	3b01      	subs	r3, #1
 80018d8:	4618      	mov	r0, r3
 80018da:	f7fe fdc7 	bl	800046c <__aeabi_i2d>
 80018de:	4602      	mov	r2, r0
 80018e0:	460b      	mov	r3, r1
 80018e2:	4620      	mov	r0, r4
 80018e4:	4629      	mov	r1, r5
 80018e6:	f7fe ff55 	bl	8000794 <__aeabi_ddiv>
 80018ea:	4602      	mov	r2, r0
 80018ec:	460b      	mov	r3, r1
 80018ee:	e9c7 2308 	strd	r2, r3, [r7, #32]
    const double dx_col = (double)(point[1].x - point[0].x) / (col - 1);
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	3304      	adds	r3, #4
 80018f6:	881b      	ldrh	r3, [r3, #0]
 80018f8:	461a      	mov	r2, r3
 80018fa:	68bb      	ldr	r3, [r7, #8]
 80018fc:	881b      	ldrh	r3, [r3, #0]
 80018fe:	1ad3      	subs	r3, r2, r3
 8001900:	4618      	mov	r0, r3
 8001902:	f7fe fdb3 	bl	800046c <__aeabi_i2d>
 8001906:	4604      	mov	r4, r0
 8001908:	460d      	mov	r5, r1
 800190a:	79bb      	ldrb	r3, [r7, #6]
 800190c:	3b01      	subs	r3, #1
 800190e:	4618      	mov	r0, r3
 8001910:	f7fe fdac 	bl	800046c <__aeabi_i2d>
 8001914:	4602      	mov	r2, r0
 8001916:	460b      	mov	r3, r1
 8001918:	4620      	mov	r0, r4
 800191a:	4629      	mov	r1, r5
 800191c:	f7fe ff3a 	bl	8000794 <__aeabi_ddiv>
 8001920:	4602      	mov	r2, r0
 8001922:	460b      	mov	r3, r1
 8001924:	e9c7 2306 	strd	r2, r3, [r7, #24]
    const double dy_col = (double)(point[1].y - point[0].y) / (col - 1);
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	3304      	adds	r3, #4
 800192c:	885b      	ldrh	r3, [r3, #2]
 800192e:	461a      	mov	r2, r3
 8001930:	68bb      	ldr	r3, [r7, #8]
 8001932:	885b      	ldrh	r3, [r3, #2]
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	4618      	mov	r0, r3
 8001938:	f7fe fd98 	bl	800046c <__aeabi_i2d>
 800193c:	4604      	mov	r4, r0
 800193e:	460d      	mov	r5, r1
 8001940:	79bb      	ldrb	r3, [r7, #6]
 8001942:	3b01      	subs	r3, #1
 8001944:	4618      	mov	r0, r3
 8001946:	f7fe fd91 	bl	800046c <__aeabi_i2d>
 800194a:	4602      	mov	r2, r0
 800194c:	460b      	mov	r3, r1
 800194e:	4620      	mov	r0, r4
 8001950:	4629      	mov	r1, r5
 8001952:	f7fe ff1f 	bl	8000794 <__aeabi_ddiv>
 8001956:	4602      	mov	r2, r0
 8001958:	460b      	mov	r3, r1
 800195a:	e9c7 2304 	strd	r2, r3, [r7, #16]

    uint16_t index = 0;
 800195e:	2300      	movs	r3, #0
 8001960:	86fb      	strh	r3, [r7, #54]	@ 0x36

    for (uint8_t i = 0; i < row; ++i) {
 8001962:	2300      	movs	r3, #0
 8001964:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001968:	e08a      	b.n	8001a80 <Calculate_Tray_Point+0x220>
        for (uint8_t j = 0; j < col; ++j) {
 800196a:	2300      	movs	r3, #0
 800196c:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8001970:	e07b      	b.n	8001a6a <Calculate_Tray_Point+0x20a>
            tray[index].x = point[0].x + i * dx_row + j * dx_col;
 8001972:	68bb      	ldr	r3, [r7, #8]
 8001974:	881b      	ldrh	r3, [r3, #0]
 8001976:	4618      	mov	r0, r3
 8001978:	f7fe fd78 	bl	800046c <__aeabi_i2d>
 800197c:	4604      	mov	r4, r0
 800197e:	460d      	mov	r5, r1
 8001980:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001984:	4618      	mov	r0, r3
 8001986:	f7fe fd71 	bl	800046c <__aeabi_i2d>
 800198a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800198e:	f7fe fdd7 	bl	8000540 <__aeabi_dmul>
 8001992:	4602      	mov	r2, r0
 8001994:	460b      	mov	r3, r1
 8001996:	4620      	mov	r0, r4
 8001998:	4629      	mov	r1, r5
 800199a:	f7fe fc1b 	bl	80001d4 <__adddf3>
 800199e:	4602      	mov	r2, r0
 80019a0:	460b      	mov	r3, r1
 80019a2:	4614      	mov	r4, r2
 80019a4:	461d      	mov	r5, r3
 80019a6:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80019aa:	4618      	mov	r0, r3
 80019ac:	f7fe fd5e 	bl	800046c <__aeabi_i2d>
 80019b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80019b4:	f7fe fdc4 	bl	8000540 <__aeabi_dmul>
 80019b8:	4602      	mov	r2, r0
 80019ba:	460b      	mov	r3, r1
 80019bc:	4620      	mov	r0, r4
 80019be:	4629      	mov	r1, r5
 80019c0:	f7fe fc08 	bl	80001d4 <__adddf3>
 80019c4:	4602      	mov	r2, r0
 80019c6:	460b      	mov	r3, r1
 80019c8:	4610      	mov	r0, r2
 80019ca:	4619      	mov	r1, r3
 80019cc:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80019ce:	4613      	mov	r3, r2
 80019d0:	005b      	lsls	r3, r3, #1
 80019d2:	4413      	add	r3, r2
 80019d4:	005b      	lsls	r3, r3, #1
 80019d6:	461a      	mov	r2, r3
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	189c      	adds	r4, r3, r2
 80019dc:	f7fe ffc2 	bl	8000964 <__aeabi_d2uiz>
 80019e0:	4603      	mov	r3, r0
 80019e2:	b29b      	uxth	r3, r3
 80019e4:	8023      	strh	r3, [r4, #0]
            tray[index].y = point[0].y + i * dy_row + j * dy_col;
 80019e6:	68bb      	ldr	r3, [r7, #8]
 80019e8:	885b      	ldrh	r3, [r3, #2]
 80019ea:	4618      	mov	r0, r3
 80019ec:	f7fe fd3e 	bl	800046c <__aeabi_i2d>
 80019f0:	4604      	mov	r4, r0
 80019f2:	460d      	mov	r5, r1
 80019f4:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80019f8:	4618      	mov	r0, r3
 80019fa:	f7fe fd37 	bl	800046c <__aeabi_i2d>
 80019fe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001a02:	f7fe fd9d 	bl	8000540 <__aeabi_dmul>
 8001a06:	4602      	mov	r2, r0
 8001a08:	460b      	mov	r3, r1
 8001a0a:	4620      	mov	r0, r4
 8001a0c:	4629      	mov	r1, r5
 8001a0e:	f7fe fbe1 	bl	80001d4 <__adddf3>
 8001a12:	4602      	mov	r2, r0
 8001a14:	460b      	mov	r3, r1
 8001a16:	4614      	mov	r4, r2
 8001a18:	461d      	mov	r5, r3
 8001a1a:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f7fe fd24 	bl	800046c <__aeabi_i2d>
 8001a24:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001a28:	f7fe fd8a 	bl	8000540 <__aeabi_dmul>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	460b      	mov	r3, r1
 8001a30:	4620      	mov	r0, r4
 8001a32:	4629      	mov	r1, r5
 8001a34:	f7fe fbce 	bl	80001d4 <__adddf3>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	460b      	mov	r3, r1
 8001a3c:	4610      	mov	r0, r2
 8001a3e:	4619      	mov	r1, r3
 8001a40:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8001a42:	4613      	mov	r3, r2
 8001a44:	005b      	lsls	r3, r3, #1
 8001a46:	4413      	add	r3, r2
 8001a48:	005b      	lsls	r3, r3, #1
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	189c      	adds	r4, r3, r2
 8001a50:	f7fe ff88 	bl	8000964 <__aeabi_d2uiz>
 8001a54:	4603      	mov	r3, r0
 8001a56:	b29b      	uxth	r3, r3
 8001a58:	8063      	strh	r3, [r4, #2]
            ++index;
 8001a5a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001a5c:	3301      	adds	r3, #1
 8001a5e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        for (uint8_t j = 0; j < col; ++j) {
 8001a60:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001a64:	3301      	adds	r3, #1
 8001a66:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8001a6a:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8001a6e:	79bb      	ldrb	r3, [r7, #6]
 8001a70:	429a      	cmp	r2, r3
 8001a72:	f4ff af7e 	bcc.w	8001972 <Calculate_Tray_Point+0x112>
    for (uint8_t i = 0; i < row; ++i) {
 8001a76:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001a7a:	3301      	adds	r3, #1
 8001a7c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001a80:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 8001a84:	79fb      	ldrb	r3, [r7, #7]
 8001a86:	429a      	cmp	r2, r3
 8001a88:	f4ff af6f 	bcc.w	800196a <Calculate_Tray_Point+0x10a>
 8001a8c:	e000      	b.n	8001a90 <Calculate_Tray_Point+0x230>
    if (row < 2 || col < 2) return;          // trnh chia 0
 8001a8e:	bf00      	nop
        }
    }
}
 8001a90:	3738      	adds	r7, #56	@ 0x38
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001a98 <Handle>:
extern Tab_main_t* Tab_main;
extern uint8_t flag_Stop;
uint8_t count_tray[MAX_TRAYS] = {0, 0};

void Handle(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b094      	sub	sp, #80	@ 0x50
 8001a9c:	af00      	add	r7, sp, #0
	Tab_main->bits.start = 0;
 8001a9e:	4bb1      	ldr	r3, [pc, #708]	@ (8001d64 <Handle+0x2cc>)
 8001aa0:	681a      	ldr	r2, [r3, #0]
 8001aa2:	7813      	ldrb	r3, [r2, #0]
 8001aa4:	f36f 0341 	bfc	r3, #1, #1
 8001aa8:	7013      	strb	r3, [r2, #0]
	Tab_main_indicator->bits.start =  1 ;
 8001aaa:	4baf      	ldr	r3, [pc, #700]	@ (8001d68 <Handle+0x2d0>)
 8001aac:	681a      	ldr	r2, [r3, #0]
 8001aae:	7813      	ldrb	r3, [r2, #0]
 8001ab0:	f043 0302 	orr.w	r3, r3, #2
 8001ab4:	7013      	strb	r3, [r2, #0]
	Input_Registers_Database[3] = count_tray[0];
 8001ab6:	4bad      	ldr	r3, [pc, #692]	@ (8001d6c <Handle+0x2d4>)
 8001ab8:	781b      	ldrb	r3, [r3, #0]
 8001aba:	461a      	mov	r2, r3
 8001abc:	4bac      	ldr	r3, [pc, #688]	@ (8001d70 <Handle+0x2d8>)
 8001abe:	80da      	strh	r2, [r3, #6]
	Input_Registers_Database[4] = count_tray[1];
 8001ac0:	4baa      	ldr	r3, [pc, #680]	@ (8001d6c <Handle+0x2d4>)
 8001ac2:	785b      	ldrb	r3, [r3, #1]
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	4baa      	ldr	r3, [pc, #680]	@ (8001d70 <Handle+0x2d8>)
 8001ac8:	811a      	strh	r2, [r3, #8]
	if(tray_index == 0){
 8001aca:	4baa      	ldr	r3, [pc, #680]	@ (8001d74 <Handle+0x2dc>)
 8001acc:	881b      	ldrh	r3, [r3, #0]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d109      	bne.n	8001ae6 <Handle+0x4e>
		Clear_all_tray1();
 8001ad2:	2218      	movs	r2, #24
 8001ad4:	2100      	movs	r1, #0
 8001ad6:	48a8      	ldr	r0, [pc, #672]	@ (8001d78 <Handle+0x2e0>)
 8001ad8:	f000 ff24 	bl	8002924 <ClearBit>
		Clear_all_tray2();
 8001adc:	2218      	movs	r2, #24
 8001ade:	2100      	movs	r1, #0
 8001ae0:	48a6      	ldr	r0, [pc, #664]	@ (8001d7c <Handle+0x2e4>)
 8001ae2:	f000 ff1f 	bl	8002924 <ClearBit>
	}
	if(rubber_pair == 0){
 8001ae6:	4ba6      	ldr	r3, [pc, #664]	@ (8001d80 <Handle+0x2e8>)
 8001ae8:	881b      	ldrh	r3, [r3, #0]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	f040 835f 	bne.w	80021ae <Handle+0x716>
		Mark_all_rubber();
 8001af0:	22c8      	movs	r2, #200	@ 0xc8
 8001af2:	2100      	movs	r1, #0
 8001af4:	48a3      	ldr	r0, [pc, #652]	@ (8001d84 <Handle+0x2ec>)
 8001af6:	f000 fee1 	bl	80028bc <SetBit>
	}
	while(tray_index < MAX_PAIRS && rubber_pair < RUBBER_TOTAL_PAIRS && !flag_Stop) // Dng khi y tray1,2 v ht hng  tray rubber
 8001afa:	e358      	b.n	80021ae <Handle+0x716>
    {
		Tab_main->bits.start = 0;
 8001afc:	4b99      	ldr	r3, [pc, #612]	@ (8001d64 <Handle+0x2cc>)
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	7813      	ldrb	r3, [r2, #0]
 8001b02:	f36f 0341 	bfc	r3, #1, #1
 8001b06:	7013      	strb	r3, [r2, #0]
	    if(DOOR_OPEN() && machine_state != ST_PAUSE_DOOR)
 8001b08:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b0c:	489e      	ldr	r0, [pc, #632]	@ (8001d88 <Handle+0x2f0>)
 8001b0e:	f005 fe25 	bl	800775c <HAL_GPIO_ReadPin>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d10a      	bne.n	8001b2e <Handle+0x96>
 8001b18:	4b9c      	ldr	r3, [pc, #624]	@ (8001d8c <Handle+0x2f4>)
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	2b0f      	cmp	r3, #15
 8001b1e:	d006      	beq.n	8001b2e <Handle+0x96>
	    {
	        prev_state = machine_state;
 8001b20:	4b9a      	ldr	r3, [pc, #616]	@ (8001d8c <Handle+0x2f4>)
 8001b22:	781a      	ldrb	r2, [r3, #0]
 8001b24:	4b9a      	ldr	r3, [pc, #616]	@ (8001d90 <Handle+0x2f8>)
 8001b26:	701a      	strb	r2, [r3, #0]
	        machine_state = ST_PAUSE_DOOR;
 8001b28:	4b98      	ldr	r3, [pc, #608]	@ (8001d8c <Handle+0x2f4>)
 8001b2a:	220f      	movs	r2, #15
 8001b2c:	701a      	strb	r2, [r3, #0]
	    }
		switch(machine_state)
 8001b2e:	4b97      	ldr	r3, [pc, #604]	@ (8001d8c <Handle+0x2f4>)
 8001b30:	781b      	ldrb	r3, [r3, #0]
 8001b32:	2b0f      	cmp	r3, #15
 8001b34:	f200 832c 	bhi.w	8002190 <Handle+0x6f8>
 8001b38:	a201      	add	r2, pc, #4	@ (adr r2, 8001b40 <Handle+0xa8>)
 8001b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b3e:	bf00      	nop
 8001b40:	08001b81 	.word	0x08001b81
 8001b44:	08001b9f 	.word	0x08001b9f
 8001b48:	08001cdb 	.word	0x08001cdb
 8001b4c:	08001cef 	.word	0x08001cef
 8001b50:	08001dcb 	.word	0x08001dcb
 8001b54:	08001dd3 	.word	0x08001dd3
 8001b58:	08001e75 	.word	0x08001e75
 8001b5c:	08001f17 	.word	0x08001f17
 8001b60:	08001fa3 	.word	0x08001fa3
 8001b64:	08001f83 	.word	0x08001f83
 8001b68:	08001f91 	.word	0x08001f91
 8001b6c:	08002011 	.word	0x08002011
 8001b70:	0800201f 	.word	0x0800201f
 8001b74:	08002031 	.word	0x08002031
 8001b78:	08002089 	.word	0x08002089
 8001b7c:	080020ef 	.word	0x080020ef
		{
			case ST_IDLE:
			{
				Tab_main_indicator->bits.start =  1 ;
 8001b80:	4b79      	ldr	r3, [pc, #484]	@ (8001d68 <Handle+0x2d0>)
 8001b82:	681a      	ldr	r2, [r3, #0]
 8001b84:	7813      	ldrb	r3, [r2, #0]
 8001b86:	f043 0302 	orr.w	r3, r3, #2
 8001b8a:	7013      	strb	r3, [r2, #0]
				Close_Popup(popup_err);
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	2100      	movs	r1, #0
 8001b90:	4880      	ldr	r0, [pc, #512]	@ (8001d94 <Handle+0x2fc>)
 8001b92:	f000 fec7 	bl	8002924 <ClearBit>
				machine_state = ST_MOVE_TO_RUBBER;
 8001b96:	4b7d      	ldr	r3, [pc, #500]	@ (8001d8c <Handle+0x2f4>)
 8001b98:	2201      	movs	r2, #1
 8001b9a:	701a      	strb	r2, [r3, #0]
				break;
 8001b9c:	e307      	b.n	80021ae <Handle+0x716>
			}
			case ST_MOVE_TO_RUBBER:
			{
				OFF_LED_RED;
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	2101      	movs	r1, #1
 8001ba2:	4879      	ldr	r0, [pc, #484]	@ (8001d88 <Handle+0x2f0>)
 8001ba4:	f005 fdf2 	bl	800778c <HAL_GPIO_WritePin>
				ON_LED_GREEN;
 8001ba8:	2200      	movs	r2, #0
 8001baa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001bae:	487a      	ldr	r0, [pc, #488]	@ (8001d98 <Handle+0x300>)
 8001bb0:	f005 fdec 	bl	800778c <HAL_GPIO_WritePin>
				Tab_main_indicator->bits.start =  1 ;
 8001bb4:	4b6c      	ldr	r3, [pc, #432]	@ (8001d68 <Handle+0x2d0>)
 8001bb6:	681a      	ldr	r2, [r3, #0]
 8001bb8:	7813      	ldrb	r3, [r2, #0]
 8001bba:	f043 0302 	orr.w	r3, r3, #2
 8001bbe:	7013      	strb	r3, [r2, #0]
				if(tray_index >= MAX_PAIRS || rubber_pair >= RUBBER_TOTAL_PAIRS)
 8001bc0:	4b6c      	ldr	r3, [pc, #432]	@ (8001d74 <Handle+0x2dc>)
 8001bc2:	881b      	ldrh	r3, [r3, #0]
 8001bc4:	2b17      	cmp	r3, #23
 8001bc6:	d803      	bhi.n	8001bd0 <Handle+0x138>
 8001bc8:	4b6d      	ldr	r3, [pc, #436]	@ (8001d80 <Handle+0x2e8>)
 8001bca:	881b      	ldrh	r3, [r3, #0]
 8001bcc:	2b63      	cmp	r3, #99	@ 0x63
 8001bce:	d903      	bls.n	8001bd8 <Handle+0x140>
				{
					machine_state = ST_STOP;
 8001bd0:	4b6e      	ldr	r3, [pc, #440]	@ (8001d8c <Handle+0x2f4>)
 8001bd2:	220e      	movs	r2, #14
 8001bd4:	701a      	strb	r2, [r3, #0]
					break;
 8001bd6:	e2ea      	b.n	80021ae <Handle+0x716>
				}

				int pair_row = rubber_pair / RUBBER_COLS;
 8001bd8:	4b69      	ldr	r3, [pc, #420]	@ (8001d80 <Handle+0x2e8>)
 8001bda:	881b      	ldrh	r3, [r3, #0]
 8001bdc:	4a6f      	ldr	r2, [pc, #444]	@ (8001d9c <Handle+0x304>)
 8001bde:	fba2 2303 	umull	r2, r3, r2, r3
 8001be2:	091b      	lsrs	r3, r3, #4
 8001be4:	b29b      	uxth	r3, r3
 8001be6:	60fb      	str	r3, [r7, #12]
				int pair_col = rubber_pair % RUBBER_COLS;
 8001be8:	4b65      	ldr	r3, [pc, #404]	@ (8001d80 <Handle+0x2e8>)
 8001bea:	881a      	ldrh	r2, [r3, #0]
 8001bec:	4b6b      	ldr	r3, [pc, #428]	@ (8001d9c <Handle+0x304>)
 8001bee:	fba3 1302 	umull	r1, r3, r3, r2
 8001bf2:	0919      	lsrs	r1, r3, #4
 8001bf4:	460b      	mov	r3, r1
 8001bf6:	009b      	lsls	r3, r3, #2
 8001bf8:	440b      	add	r3, r1
 8001bfa:	009b      	lsls	r3, r3, #2
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	b29b      	uxth	r3, r3
 8001c00:	60bb      	str	r3, [r7, #8]

				int rx = (pair_row & 1) ? (RUBBER_COLS - 1 - pair_col) : pair_col;
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	f003 0301 	and.w	r3, r3, #1
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d003      	beq.n	8001c14 <Handle+0x17c>
 8001c0c:	68bb      	ldr	r3, [r7, #8]
 8001c0e:	f1c3 0313 	rsb	r3, r3, #19
 8001c12:	e000      	b.n	8001c16 <Handle+0x17e>
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	607b      	str	r3, [r7, #4]
				int ry = pair_row * 2;
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	603b      	str	r3, [r7, #0]

				// ===== Pick Rubber =====
				wait_handler_stop();
 8001c1e:	f002 fff9 	bl	8004c14 <wait_handler_stop>
				move_axis(Rubber[ry * RUBBER_COLS + rx].x, Rubber[ry * RUBBER_COLS + rx].y, max_z_rubber - 8000);
 8001c22:	4b5f      	ldr	r3, [pc, #380]	@ (8001da0 <Handle+0x308>)
 8001c24:	6819      	ldr	r1, [r3, #0]
 8001c26:	683a      	ldr	r2, [r7, #0]
 8001c28:	4613      	mov	r3, r2
 8001c2a:	009b      	lsls	r3, r3, #2
 8001c2c:	4413      	add	r3, r2
 8001c2e:	009b      	lsls	r3, r3, #2
 8001c30:	461a      	mov	r2, r3
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	4413      	add	r3, r2
 8001c36:	461a      	mov	r2, r3
 8001c38:	4613      	mov	r3, r2
 8001c3a:	005b      	lsls	r3, r3, #1
 8001c3c:	4413      	add	r3, r2
 8001c3e:	005b      	lsls	r3, r3, #1
 8001c40:	440b      	add	r3, r1
 8001c42:	8818      	ldrh	r0, [r3, #0]
 8001c44:	4b56      	ldr	r3, [pc, #344]	@ (8001da0 <Handle+0x308>)
 8001c46:	6819      	ldr	r1, [r3, #0]
 8001c48:	683a      	ldr	r2, [r7, #0]
 8001c4a:	4613      	mov	r3, r2
 8001c4c:	009b      	lsls	r3, r3, #2
 8001c4e:	4413      	add	r3, r2
 8001c50:	009b      	lsls	r3, r3, #2
 8001c52:	461a      	mov	r2, r3
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	4413      	add	r3, r2
 8001c58:	461a      	mov	r2, r3
 8001c5a:	4613      	mov	r3, r2
 8001c5c:	005b      	lsls	r3, r3, #1
 8001c5e:	4413      	add	r3, r2
 8001c60:	005b      	lsls	r3, r3, #1
 8001c62:	440b      	add	r3, r1
 8001c64:	885b      	ldrh	r3, [r3, #2]
 8001c66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c6a:	4619      	mov	r1, r3
 8001c6c:	f002 fb68 	bl	8004340 <move_axis>
				delay_us(1000);
 8001c70:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c74:	f004 fab4 	bl	80061e0 <delay_us>

				wait_handler_stop();
 8001c78:	f002 ffcc 	bl	8004c14 <wait_handler_stop>

				move_axis1(Rubber[ry * RUBBER_COLS + rx].x, Rubber[ry * RUBBER_COLS + rx].y, max_z_rubber);
 8001c7c:	4b48      	ldr	r3, [pc, #288]	@ (8001da0 <Handle+0x308>)
 8001c7e:	6819      	ldr	r1, [r3, #0]
 8001c80:	683a      	ldr	r2, [r7, #0]
 8001c82:	4613      	mov	r3, r2
 8001c84:	009b      	lsls	r3, r3, #2
 8001c86:	4413      	add	r3, r2
 8001c88:	009b      	lsls	r3, r3, #2
 8001c8a:	461a      	mov	r2, r3
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	4413      	add	r3, r2
 8001c90:	461a      	mov	r2, r3
 8001c92:	4613      	mov	r3, r2
 8001c94:	005b      	lsls	r3, r3, #1
 8001c96:	4413      	add	r3, r2
 8001c98:	005b      	lsls	r3, r3, #1
 8001c9a:	440b      	add	r3, r1
 8001c9c:	8818      	ldrh	r0, [r3, #0]
 8001c9e:	4b40      	ldr	r3, [pc, #256]	@ (8001da0 <Handle+0x308>)
 8001ca0:	6819      	ldr	r1, [r3, #0]
 8001ca2:	683a      	ldr	r2, [r7, #0]
 8001ca4:	4613      	mov	r3, r2
 8001ca6:	009b      	lsls	r3, r3, #2
 8001ca8:	4413      	add	r3, r2
 8001caa:	009b      	lsls	r3, r3, #2
 8001cac:	461a      	mov	r2, r3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	4413      	add	r3, r2
 8001cb2:	461a      	mov	r2, r3
 8001cb4:	4613      	mov	r3, r2
 8001cb6:	005b      	lsls	r3, r3, #1
 8001cb8:	4413      	add	r3, r2
 8001cba:	005b      	lsls	r3, r3, #1
 8001cbc:	440b      	add	r3, r1
 8001cbe:	885b      	ldrh	r3, [r3, #2]
 8001cc0:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	f002 fbe1 	bl	800448c <move_axis1>
				delay_us(1000);
 8001cca:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001cce:	f004 fa87 	bl	80061e0 <delay_us>
				machine_state = ST_PICK1;
 8001cd2:	4b2e      	ldr	r3, [pc, #184]	@ (8001d8c <Handle+0x2f4>)
 8001cd4:	2202      	movs	r2, #2
 8001cd6:	701a      	strb	r2, [r3, #0]
				break;
 8001cd8:	e269      	b.n	80021ae <Handle+0x716>
			}
			case ST_PICK1:
			{
				SetPickRubber(0);
 8001cda:	2000      	movs	r0, #0
 8001cdc:	f7ff f85a 	bl	8000d94 <SetPickRubber>
				SetPickRubber(1);
 8001ce0:	2001      	movs	r0, #1
 8001ce2:	f7ff f857 	bl	8000d94 <SetPickRubber>
			    machine_state = ST_WAIT_PICK1;
 8001ce6:	4b29      	ldr	r3, [pc, #164]	@ (8001d8c <Handle+0x2f4>)
 8001ce8:	2203      	movs	r2, #3
 8001cea:	701a      	strb	r2, [r3, #0]
			    break;
 8001cec:	e25f      	b.n	80021ae <Handle+0x716>
			}
			case ST_WAIT_PICK1:
			{
			    if (Handle_Pick[0].result == OK)
 8001cee:	4b2d      	ldr	r3, [pc, #180]	@ (8001da4 <Handle+0x30c>)
 8001cf0:	785b      	ldrb	r3, [r3, #1]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d158      	bne.n	8001da8 <Handle+0x310>
			    {
			        int pair_row = rubber_pair / RUBBER_COLS;
 8001cf6:	4b22      	ldr	r3, [pc, #136]	@ (8001d80 <Handle+0x2e8>)
 8001cf8:	881b      	ldrh	r3, [r3, #0]
 8001cfa:	4a28      	ldr	r2, [pc, #160]	@ (8001d9c <Handle+0x304>)
 8001cfc:	fba2 2303 	umull	r2, r3, r2, r3
 8001d00:	091b      	lsrs	r3, r3, #4
 8001d02:	b29b      	uxth	r3, r3
 8001d04:	61fb      	str	r3, [r7, #28]
			        int pair_col = rubber_pair % RUBBER_COLS;
 8001d06:	4b1e      	ldr	r3, [pc, #120]	@ (8001d80 <Handle+0x2e8>)
 8001d08:	881a      	ldrh	r2, [r3, #0]
 8001d0a:	4b24      	ldr	r3, [pc, #144]	@ (8001d9c <Handle+0x304>)
 8001d0c:	fba3 1302 	umull	r1, r3, r3, r2
 8001d10:	0919      	lsrs	r1, r3, #4
 8001d12:	460b      	mov	r3, r1
 8001d14:	009b      	lsls	r3, r3, #2
 8001d16:	440b      	add	r3, r1
 8001d18:	009b      	lsls	r3, r3, #2
 8001d1a:	1ad3      	subs	r3, r2, r3
 8001d1c:	b29b      	uxth	r3, r3
 8001d1e:	61bb      	str	r3, [r7, #24]

			        int rx = (pair_row & 1) ? (RUBBER_COLS - 1 - pair_col) : pair_col;
 8001d20:	69fb      	ldr	r3, [r7, #28]
 8001d22:	f003 0301 	and.w	r3, r3, #1
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d003      	beq.n	8001d32 <Handle+0x29a>
 8001d2a:	69bb      	ldr	r3, [r7, #24]
 8001d2c:	f1c3 0313 	rsb	r3, r3, #19
 8001d30:	e000      	b.n	8001d34 <Handle+0x29c>
 8001d32:	69bb      	ldr	r3, [r7, #24]
 8001d34:	617b      	str	r3, [r7, #20]
			        int ry = pair_row * 2;
 8001d36:	69fb      	ldr	r3, [r7, #28]
 8001d38:	005b      	lsls	r3, r3, #1
 8001d3a:	613b      	str	r3, [r7, #16]

			        Clear_mark_rubber(ry * RUBBER_COLS + rx);
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	b29b      	uxth	r3, r3
 8001d40:	461a      	mov	r2, r3
 8001d42:	0092      	lsls	r2, r2, #2
 8001d44:	4413      	add	r3, r2
 8001d46:	009b      	lsls	r3, r3, #2
 8001d48:	b29a      	uxth	r2, r3
 8001d4a:	697b      	ldr	r3, [r7, #20]
 8001d4c:	b29b      	uxth	r3, r3
 8001d4e:	4413      	add	r3, r2
 8001d50:	b29b      	uxth	r3, r3
 8001d52:	2201      	movs	r2, #1
 8001d54:	4619      	mov	r1, r3
 8001d56:	480b      	ldr	r0, [pc, #44]	@ (8001d84 <Handle+0x2ec>)
 8001d58:	f000 fde4 	bl	8002924 <ClearBit>
			        machine_state = ST_PICK2;
 8001d5c:	4b0b      	ldr	r3, [pc, #44]	@ (8001d8c <Handle+0x2f4>)
 8001d5e:	2204      	movs	r2, #4
 8001d60:	701a      	strb	r2, [r3, #0]
			    else if (Handle_Pick[0].result == NG){
					Open_Popup(0);
					SetBips(3);
					machine_state = ST_WAIT_POPUP;
			    }
				break;
 8001d62:	e217      	b.n	8002194 <Handle+0x6fc>
 8001d64:	20000978 	.word	0x20000978
 8001d68:	20000980 	.word	0x20000980
 8001d6c:	20000c88 	.word	0x20000c88
 8001d70:	200009fc 	.word	0x200009fc
 8001d74:	20000c84 	.word	0x20000c84
 8001d78:	20001190 	.word	0x20001190
 8001d7c:	20001193 	.word	0x20001193
 8001d80:	20000c82 	.word	0x20000c82
 8001d84:	20001177 	.word	0x20001177
 8001d88:	40021000 	.word	0x40021000
 8001d8c:	20000c80 	.word	0x20000c80
 8001d90:	20000c81 	.word	0x20000c81
 8001d94:	20001196 	.word	0x20001196
 8001d98:	40020400 	.word	0x40020400
 8001d9c:	cccccccd 	.word	0xcccccccd
 8001da0:	20000968 	.word	0x20000968
 8001da4:	20000b00 	.word	0x20000b00
			    else if (Handle_Pick[0].result == NG){
 8001da8:	4ba9      	ldr	r3, [pc, #676]	@ (8002050 <Handle+0x5b8>)
 8001daa:	785b      	ldrb	r3, [r3, #1]
 8001dac:	2b01      	cmp	r3, #1
 8001dae:	f040 81f1 	bne.w	8002194 <Handle+0x6fc>
					Open_Popup(0);
 8001db2:	2201      	movs	r2, #1
 8001db4:	2100      	movs	r1, #0
 8001db6:	48a7      	ldr	r0, [pc, #668]	@ (8002054 <Handle+0x5bc>)
 8001db8:	f000 fd80 	bl	80028bc <SetBit>
					SetBips(3);
 8001dbc:	2003      	movs	r0, #3
 8001dbe:	f7fe ff69 	bl	8000c94 <SetBips>
					machine_state = ST_WAIT_POPUP;
 8001dc2:	4ba5      	ldr	r3, [pc, #660]	@ (8002058 <Handle+0x5c0>)
 8001dc4:	2206      	movs	r2, #6
 8001dc6:	701a      	strb	r2, [r3, #0]
				break;
 8001dc8:	e1e4      	b.n	8002194 <Handle+0x6fc>
			}
			case ST_PICK2:
			{
				//SetPickRubber(1);
				machine_state = ST_WAIT_PICK2;
 8001dca:	4ba3      	ldr	r3, [pc, #652]	@ (8002058 <Handle+0x5c0>)
 8001dcc:	2205      	movs	r2, #5
 8001dce:	701a      	strb	r2, [r3, #0]
			    break;
 8001dd0:	e1ed      	b.n	80021ae <Handle+0x716>
			}
			case ST_WAIT_PICK2:
			{
			    if (Handle_Pick[1].result == OK)
 8001dd2:	4b9f      	ldr	r3, [pc, #636]	@ (8002050 <Handle+0x5b8>)
 8001dd4:	79db      	ldrb	r3, [r3, #7]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d138      	bne.n	8001e4c <Handle+0x3b4>
			    {
					int pair_row = rubber_pair / RUBBER_COLS;
 8001dda:	4ba0      	ldr	r3, [pc, #640]	@ (800205c <Handle+0x5c4>)
 8001ddc:	881b      	ldrh	r3, [r3, #0]
 8001dde:	4aa0      	ldr	r2, [pc, #640]	@ (8002060 <Handle+0x5c8>)
 8001de0:	fba2 2303 	umull	r2, r3, r2, r3
 8001de4:	091b      	lsrs	r3, r3, #4
 8001de6:	b29b      	uxth	r3, r3
 8001de8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					int pair_col = rubber_pair % RUBBER_COLS;
 8001dea:	4b9c      	ldr	r3, [pc, #624]	@ (800205c <Handle+0x5c4>)
 8001dec:	881a      	ldrh	r2, [r3, #0]
 8001dee:	4b9c      	ldr	r3, [pc, #624]	@ (8002060 <Handle+0x5c8>)
 8001df0:	fba3 1302 	umull	r1, r3, r3, r2
 8001df4:	0919      	lsrs	r1, r3, #4
 8001df6:	460b      	mov	r3, r1
 8001df8:	009b      	lsls	r3, r3, #2
 8001dfa:	440b      	add	r3, r1
 8001dfc:	009b      	lsls	r3, r3, #2
 8001dfe:	1ad3      	subs	r3, r2, r3
 8001e00:	b29b      	uxth	r3, r3
 8001e02:	62bb      	str	r3, [r7, #40]	@ 0x28

					int rx = (pair_row & 1) ? (RUBBER_COLS - 1 - pair_col) : pair_col;
 8001e04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e06:	f003 0301 	and.w	r3, r3, #1
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d003      	beq.n	8001e16 <Handle+0x37e>
 8001e0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e10:	f1c3 0313 	rsb	r3, r3, #19
 8001e14:	e000      	b.n	8001e18 <Handle+0x380>
 8001e16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e18:	627b      	str	r3, [r7, #36]	@ 0x24
					int ry = pair_row * 2;
 8001e1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e1c:	005b      	lsls	r3, r3, #1
 8001e1e:	623b      	str	r3, [r7, #32]
				    Clear_mark_rubber(ry * RUBBER_COLS + rx + RUBBER_COLS );
 8001e20:	6a3b      	ldr	r3, [r7, #32]
 8001e22:	b29b      	uxth	r3, r3
 8001e24:	461a      	mov	r2, r3
 8001e26:	0092      	lsls	r2, r2, #2
 8001e28:	4413      	add	r3, r2
 8001e2a:	009b      	lsls	r3, r3, #2
 8001e2c:	b29a      	uxth	r2, r3
 8001e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e30:	b29b      	uxth	r3, r3
 8001e32:	4413      	add	r3, r2
 8001e34:	b29b      	uxth	r3, r3
 8001e36:	3314      	adds	r3, #20
 8001e38:	b29b      	uxth	r3, r3
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	4889      	ldr	r0, [pc, #548]	@ (8002064 <Handle+0x5cc>)
 8001e40:	f000 fd70 	bl	8002924 <ClearBit>
				    machine_state = ST_PLACE1;
 8001e44:	4b84      	ldr	r3, [pc, #528]	@ (8002058 <Handle+0x5c0>)
 8001e46:	2207      	movs	r2, #7
 8001e48:	701a      	strb	r2, [r3, #0]
			    	SetReleaseRubber(0);
			        Open_Popup(popup_err);
			        SetBips(3);
			        machine_state = ST_WAIT_POPUP;
			    }
				break;
 8001e4a:	e1a5      	b.n	8002198 <Handle+0x700>
			    else if(Handle_Pick[1].result == NG){
 8001e4c:	4b80      	ldr	r3, [pc, #512]	@ (8002050 <Handle+0x5b8>)
 8001e4e:	79db      	ldrb	r3, [r3, #7]
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	f040 81a1 	bne.w	8002198 <Handle+0x700>
			    	SetReleaseRubber(0);
 8001e56:	2000      	movs	r0, #0
 8001e58:	f7fe ffde 	bl	8000e18 <SetReleaseRubber>
			        Open_Popup(popup_err);
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	2100      	movs	r1, #0
 8001e60:	487c      	ldr	r0, [pc, #496]	@ (8002054 <Handle+0x5bc>)
 8001e62:	f000 fd2b 	bl	80028bc <SetBit>
			        SetBips(3);
 8001e66:	2003      	movs	r0, #3
 8001e68:	f7fe ff14 	bl	8000c94 <SetBips>
			        machine_state = ST_WAIT_POPUP;
 8001e6c:	4b7a      	ldr	r3, [pc, #488]	@ (8002058 <Handle+0x5c0>)
 8001e6e:	2206      	movs	r2, #6
 8001e70:	701a      	strb	r2, [r3, #0]
				break;
 8001e72:	e191      	b.n	8002198 <Handle+0x700>
			}
			case ST_WAIT_POPUP:
			{
				if(Timer_Check(1, 500) && Inputs_Database[34]){
 8001e74:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001e78:	2001      	movs	r0, #1
 8001e7a:	f004 f9c9 	bl	8006210 <Timer_Check>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d00e      	beq.n	8001ea2 <Handle+0x40a>
 8001e84:	4b78      	ldr	r3, [pc, #480]	@ (8002068 <Handle+0x5d0>)
 8001e86:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d009      	beq.n	8001ea2 <Handle+0x40a>
					OFF_LED_GREEN;
 8001e8e:	2201      	movs	r2, #1
 8001e90:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001e94:	4875      	ldr	r0, [pc, #468]	@ (800206c <Handle+0x5d4>)
 8001e96:	f005 fc79 	bl	800778c <HAL_GPIO_WritePin>
					TOGGLE_LED_RED;
 8001e9a:	2101      	movs	r1, #1
 8001e9c:	4874      	ldr	r0, [pc, #464]	@ (8002070 <Handle+0x5d8>)
 8001e9e:	f005 fc8e 	bl	80077be <HAL_GPIO_TogglePin>
				}
				if(Tab_popup->bits.stop ==  1)
 8001ea2:	4b74      	ldr	r3, [pc, #464]	@ (8002074 <Handle+0x5dc>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	f003 0301 	and.w	r3, r3, #1
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d013      	beq.n	8001eda <Handle+0x442>
				{
					Tab_popup->bits.stop = 0;
 8001eb2:	4b70      	ldr	r3, [pc, #448]	@ (8002074 <Handle+0x5dc>)
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	7813      	ldrb	r3, [r2, #0]
 8001eb8:	f36f 0300 	bfc	r3, #0, #1
 8001ebc:	7013      	strb	r3, [r2, #0]
					Close_Popup(popup_err);
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	2100      	movs	r1, #0
 8001ec2:	4864      	ldr	r0, [pc, #400]	@ (8002054 <Handle+0x5bc>)
 8001ec4:	f000 fd2e 	bl	8002924 <ClearBit>
					rubber_pair++;   // b c cp li
 8001ec8:	4b64      	ldr	r3, [pc, #400]	@ (800205c <Handle+0x5c4>)
 8001eca:	881b      	ldrh	r3, [r3, #0]
 8001ecc:	3301      	adds	r3, #1
 8001ece:	b29a      	uxth	r2, r3
 8001ed0:	4b62      	ldr	r3, [pc, #392]	@ (800205c <Handle+0x5c4>)
 8001ed2:	801a      	strh	r2, [r3, #0]
					machine_state = ST_STOP;
 8001ed4:	4b60      	ldr	r3, [pc, #384]	@ (8002058 <Handle+0x5c0>)
 8001ed6:	220e      	movs	r2, #14
 8001ed8:	701a      	strb	r2, [r3, #0]
				}
				if(Tab_popup->bits.next ==  1)
 8001eda:	4b66      	ldr	r3, [pc, #408]	@ (8002074 <Handle+0x5dc>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	781b      	ldrb	r3, [r3, #0]
 8001ee0:	f003 0302 	and.w	r3, r3, #2
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	f000 8158 	beq.w	800219c <Handle+0x704>
				{
					Tab_popup->bits.next = 0;
 8001eec:	4b61      	ldr	r3, [pc, #388]	@ (8002074 <Handle+0x5dc>)
 8001eee:	681a      	ldr	r2, [r3, #0]
 8001ef0:	7813      	ldrb	r3, [r2, #0]
 8001ef2:	f36f 0341 	bfc	r3, #1, #1
 8001ef6:	7013      	strb	r3, [r2, #0]
					Close_Popup(popup_err);
 8001ef8:	2201      	movs	r2, #1
 8001efa:	2100      	movs	r1, #0
 8001efc:	4855      	ldr	r0, [pc, #340]	@ (8002054 <Handle+0x5bc>)
 8001efe:	f000 fd11 	bl	8002924 <ClearBit>
					rubber_pair++;   // b c cp li
 8001f02:	4b56      	ldr	r3, [pc, #344]	@ (800205c <Handle+0x5c4>)
 8001f04:	881b      	ldrh	r3, [r3, #0]
 8001f06:	3301      	adds	r3, #1
 8001f08:	b29a      	uxth	r2, r3
 8001f0a:	4b54      	ldr	r3, [pc, #336]	@ (800205c <Handle+0x5c4>)
 8001f0c:	801a      	strh	r2, [r3, #0]
					machine_state = ST_MOVE_TO_RUBBER;
 8001f0e:	4b52      	ldr	r3, [pc, #328]	@ (8002058 <Handle+0x5c0>)
 8001f10:	2201      	movs	r2, #1
 8001f12:	701a      	strb	r2, [r3, #0]
				}
				break;
 8001f14:	e142      	b.n	800219c <Handle+0x704>
			}
			case ST_PLACE1:
			{
			    uint8_t tray_id   = tray_index / PAIRS_PER_TRAY;
 8001f16:	4b58      	ldr	r3, [pc, #352]	@ (8002078 <Handle+0x5e0>)
 8001f18:	881b      	ldrh	r3, [r3, #0]
 8001f1a:	4a58      	ldr	r2, [pc, #352]	@ (800207c <Handle+0x5e4>)
 8001f1c:	fba2 2303 	umull	r2, r3, r2, r3
 8001f20:	08db      	lsrs	r3, r3, #3
 8001f22:	b29b      	uxth	r3, r3
 8001f24:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			    uint8_t tray_pair = tray_index % PAIRS_PER_TRAY;
 8001f28:	4b53      	ldr	r3, [pc, #332]	@ (8002078 <Handle+0x5e0>)
 8001f2a:	881a      	ldrh	r2, [r3, #0]
 8001f2c:	4b53      	ldr	r3, [pc, #332]	@ (800207c <Handle+0x5e4>)
 8001f2e:	fba3 1302 	umull	r1, r3, r3, r2
 8001f32:	08d9      	lsrs	r1, r3, #3
 8001f34:	460b      	mov	r3, r1
 8001f36:	005b      	lsls	r3, r3, #1
 8001f38:	440b      	add	r3, r1
 8001f3a:	009b      	lsls	r3, r3, #2
 8001f3c:	1ad3      	subs	r3, r2, r3
 8001f3e:	b29b      	uxth	r3, r3
 8001f40:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

			    int tx = tray_pair % TRAY_COLS;
 8001f44:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001f48:	f003 0303 	and.w	r3, r3, #3
 8001f4c:	63bb      	str	r3, [r7, #56]	@ 0x38
			    int ty = (tray_pair / TRAY_COLS) * 2;
 8001f4e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001f52:	089b      	lsrs	r3, r3, #2
 8001f54:	b2db      	uxtb	r3, r3
 8001f56:	005b      	lsls	r3, r3, #1
 8001f58:	637b      	str	r3, [r7, #52]	@ 0x34

			    Item *tray = TrayList[tray_id];
 8001f5a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001f5e:	4a48      	ldr	r2, [pc, #288]	@ (8002080 <Handle+0x5e8>)
 8001f60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f64:	633b      	str	r3, [r7, #48]	@ 0x30

			    PlaceToTray(tray, tray_id, ty * TRAY_COLS + tx);
 8001f66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f68:	009a      	lsls	r2, r3, #2
 8001f6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f6c:	441a      	add	r2, r3
 8001f6e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001f72:	4619      	mov	r1, r3
 8001f74:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001f76:	f000 f96f 	bl	8002258 <PlaceToTray>
			    machine_state = ST_RELEASE1;
 8001f7a:	4b37      	ldr	r3, [pc, #220]	@ (8002058 <Handle+0x5c0>)
 8001f7c:	2209      	movs	r2, #9
 8001f7e:	701a      	strb	r2, [r3, #0]
			    break;
 8001f80:	e115      	b.n	80021ae <Handle+0x716>
			}
			case ST_RELEASE1:
			{
				SetReleaseRubber(0);
 8001f82:	2000      	movs	r0, #0
 8001f84:	f7fe ff48 	bl	8000e18 <SetReleaseRubber>
				machine_state = ST_WAIT_RELEASE1;
 8001f88:	4b33      	ldr	r3, [pc, #204]	@ (8002058 <Handle+0x5c0>)
 8001f8a:	220a      	movs	r2, #10
 8001f8c:	701a      	strb	r2, [r3, #0]
			    break;
 8001f8e:	e10e      	b.n	80021ae <Handle+0x716>
			}
			case ST_WAIT_RELEASE1:
			{
				if(Handle_Release[0].result == OK){
 8001f90:	4b3c      	ldr	r3, [pc, #240]	@ (8002084 <Handle+0x5ec>)
 8001f92:	785b      	ldrb	r3, [r3, #1]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	f040 8103 	bne.w	80021a0 <Handle+0x708>
					machine_state = ST_PLACE2;
 8001f9a:	4b2f      	ldr	r3, [pc, #188]	@ (8002058 <Handle+0x5c0>)
 8001f9c:	2208      	movs	r2, #8
 8001f9e:	701a      	strb	r2, [r3, #0]
				}
			    else if (Handle_Release[0].result == NG)
			    {
			        // OpenPopup
			    }
			    break;
 8001fa0:	e0fe      	b.n	80021a0 <Handle+0x708>
			}
			case ST_PLACE2:
			{
			    uint8_t tray_id   = tray_index / PAIRS_PER_TRAY;
 8001fa2:	4b35      	ldr	r3, [pc, #212]	@ (8002078 <Handle+0x5e0>)
 8001fa4:	881b      	ldrh	r3, [r3, #0]
 8001fa6:	4a35      	ldr	r2, [pc, #212]	@ (800207c <Handle+0x5e4>)
 8001fa8:	fba2 2303 	umull	r2, r3, r2, r3
 8001fac:	08db      	lsrs	r3, r3, #3
 8001fae:	b29b      	uxth	r3, r3
 8001fb0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			    uint8_t tray_pair = tray_index % PAIRS_PER_TRAY;
 8001fb4:	4b30      	ldr	r3, [pc, #192]	@ (8002078 <Handle+0x5e0>)
 8001fb6:	881a      	ldrh	r2, [r3, #0]
 8001fb8:	4b30      	ldr	r3, [pc, #192]	@ (800207c <Handle+0x5e4>)
 8001fba:	fba3 1302 	umull	r1, r3, r3, r2
 8001fbe:	08d9      	lsrs	r1, r3, #3
 8001fc0:	460b      	mov	r3, r1
 8001fc2:	005b      	lsls	r3, r3, #1
 8001fc4:	440b      	add	r3, r1
 8001fc6:	009b      	lsls	r3, r3, #2
 8001fc8:	1ad3      	subs	r3, r2, r3
 8001fca:	b29b      	uxth	r3, r3
 8001fcc:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e

			    int tx = tray_pair % TRAY_COLS;
 8001fd0:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8001fd4:	f003 0303 	and.w	r3, r3, #3
 8001fd8:	64bb      	str	r3, [r7, #72]	@ 0x48
			    int ty = (tray_pair / TRAY_COLS) * 2;
 8001fda:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8001fde:	089b      	lsrs	r3, r3, #2
 8001fe0:	b2db      	uxtb	r3, r3
 8001fe2:	005b      	lsls	r3, r3, #1
 8001fe4:	647b      	str	r3, [r7, #68]	@ 0x44

			    Item *tray = TrayList[tray_id];
 8001fe6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001fea:	4a25      	ldr	r2, [pc, #148]	@ (8002080 <Handle+0x5e8>)
 8001fec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ff0:	643b      	str	r3, [r7, #64]	@ 0x40

			    PlaceToTray(tray, tray_id, (ty + 1) * TRAY_COLS + tx);
 8001ff2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ff4:	3301      	adds	r3, #1
 8001ff6:	009a      	lsls	r2, r3, #2
 8001ff8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001ffa:	441a      	add	r2, r3
 8001ffc:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002000:	4619      	mov	r1, r3
 8002002:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8002004:	f000 f928 	bl	8002258 <PlaceToTray>
			    machine_state = ST_RELEASE2;
 8002008:	4b13      	ldr	r3, [pc, #76]	@ (8002058 <Handle+0x5c0>)
 800200a:	220b      	movs	r2, #11
 800200c:	701a      	strb	r2, [r3, #0]
			    break;
 800200e:	e0ce      	b.n	80021ae <Handle+0x716>
			}
			case ST_RELEASE2:
			{
				SetReleaseRubber(1);
 8002010:	2001      	movs	r0, #1
 8002012:	f7fe ff01 	bl	8000e18 <SetReleaseRubber>
				//ReleaseRubber(2);
			    machine_state = ST_WAIT_RELEASE2;
 8002016:	4b10      	ldr	r3, [pc, #64]	@ (8002058 <Handle+0x5c0>)
 8002018:	220c      	movs	r2, #12
 800201a:	701a      	strb	r2, [r3, #0]
			    break;
 800201c:	e0c7      	b.n	80021ae <Handle+0x716>
			}
			case ST_WAIT_RELEASE2:
			{
			    if (Handle_Release[1].result == OK)
 800201e:	4b19      	ldr	r3, [pc, #100]	@ (8002084 <Handle+0x5ec>)
 8002020:	79db      	ldrb	r3, [r3, #7]
 8002022:	2b00      	cmp	r3, #0
 8002024:	f040 80be 	bne.w	80021a4 <Handle+0x70c>
			    {
			        machine_state = ST_NEXT_PAIR;
 8002028:	4b0b      	ldr	r3, [pc, #44]	@ (8002058 <Handle+0x5c0>)
 800202a:	220d      	movs	r2, #13
 800202c:	701a      	strb	r2, [r3, #0]
			    }
			    else if (Handle_Release[1].result == NG)
			    {
			    	// OpenPopup();
			    }
			    break;
 800202e:	e0b9      	b.n	80021a4 <Handle+0x70c>
			}
			case ST_NEXT_PAIR:
			{
				rubber_pair++;
 8002030:	4b0a      	ldr	r3, [pc, #40]	@ (800205c <Handle+0x5c4>)
 8002032:	881b      	ldrh	r3, [r3, #0]
 8002034:	3301      	adds	r3, #1
 8002036:	b29a      	uxth	r2, r3
 8002038:	4b08      	ldr	r3, [pc, #32]	@ (800205c <Handle+0x5c4>)
 800203a:	801a      	strh	r2, [r3, #0]
				tray_index++;
 800203c:	4b0e      	ldr	r3, [pc, #56]	@ (8002078 <Handle+0x5e0>)
 800203e:	881b      	ldrh	r3, [r3, #0]
 8002040:	3301      	adds	r3, #1
 8002042:	b29a      	uxth	r2, r3
 8002044:	4b0c      	ldr	r3, [pc, #48]	@ (8002078 <Handle+0x5e0>)
 8002046:	801a      	strh	r2, [r3, #0]
				machine_state = ST_MOVE_TO_RUBBER;
 8002048:	4b03      	ldr	r3, [pc, #12]	@ (8002058 <Handle+0x5c0>)
 800204a:	2201      	movs	r2, #1
 800204c:	701a      	strb	r2, [r3, #0]
				break;
 800204e:	e0ae      	b.n	80021ae <Handle+0x716>
 8002050:	20000b00 	.word	0x20000b00
 8002054:	20001196 	.word	0x20001196
 8002058:	20000c80 	.word	0x20000c80
 800205c:	20000c82 	.word	0x20000c82
 8002060:	cccccccd 	.word	0xcccccccd
 8002064:	20001177 	.word	0x20001177
 8002068:	20001174 	.word	0x20001174
 800206c:	40020400 	.word	0x40020400
 8002070:	40021000 	.word	0x40021000
 8002074:	2000097c 	.word	0x2000097c
 8002078:	20000c84 	.word	0x20000c84
 800207c:	aaaaaaab 	.word	0xaaaaaaab
 8002080:	2000096c 	.word	0x2000096c
 8002084:	20000b0c 	.word	0x20000b0c
			}
			case ST_STOP:
			{
				wait_handler_stop();
 8002088:	f002 fdc4 	bl	8004c14 <wait_handler_stop>
				move_axis(0, 0, 0);
 800208c:	2200      	movs	r2, #0
 800208e:	2100      	movs	r1, #0
 8002090:	2000      	movs	r0, #0
 8002092:	f002 f955 	bl	8004340 <move_axis>
				wait_handler_stop();
 8002096:	f002 fdbd 	bl	8004c14 <wait_handler_stop>
				Tab_main_indicator->bits.start = 0;
 800209a:	4b65      	ldr	r3, [pc, #404]	@ (8002230 <Handle+0x798>)
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	7813      	ldrb	r3, [r2, #0]
 80020a0:	f36f 0341 	bfc	r3, #1, #1
 80020a4:	7013      	strb	r3, [r2, #0]
				if(Timer_Check(1, 500)){
 80020a6:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80020aa:	2001      	movs	r0, #1
 80020ac:	f004 f8b0 	bl	8006210 <Timer_Check>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d009      	beq.n	80020ca <Handle+0x632>
					OFF_LED_GREEN;
 80020b6:	2201      	movs	r2, #1
 80020b8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80020bc:	485d      	ldr	r0, [pc, #372]	@ (8002234 <Handle+0x79c>)
 80020be:	f005 fb65 	bl	800778c <HAL_GPIO_WritePin>
					TOGGLE_LED_RED;
 80020c2:	2101      	movs	r1, #1
 80020c4:	485c      	ldr	r0, [pc, #368]	@ (8002238 <Handle+0x7a0>)
 80020c6:	f005 fb7a 	bl	80077be <HAL_GPIO_TogglePin>
				}
				if(Tab_main->bits.start == 1){
 80020ca:	4b5c      	ldr	r3, [pc, #368]	@ (800223c <Handle+0x7a4>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	781b      	ldrb	r3, [r3, #0]
 80020d0:	f003 0302 	and.w	r3, r3, #2
 80020d4:	b2db      	uxtb	r3, r3
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d066      	beq.n	80021a8 <Handle+0x710>
					Tab_main->bits.start = 0;
 80020da:	4b58      	ldr	r3, [pc, #352]	@ (800223c <Handle+0x7a4>)
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	7813      	ldrb	r3, [r2, #0]
 80020e0:	f36f 0341 	bfc	r3, #1, #1
 80020e4:	7013      	strb	r3, [r2, #0]
					machine_state = ST_MOVE_TO_RUBBER;
 80020e6:	4b56      	ldr	r3, [pc, #344]	@ (8002240 <Handle+0x7a8>)
 80020e8:	2201      	movs	r2, #1
 80020ea:	701a      	strb	r2, [r3, #0]
				}
				break;
 80020ec:	e05c      	b.n	80021a8 <Handle+0x710>
			}
			case ST_PAUSE_DOOR:
			{
				wait_handler_stop();
 80020ee:	f002 fd91 	bl	8004c14 <wait_handler_stop>
				Tab_main_indicator->bits.start = 0;
 80020f2:	4b4f      	ldr	r3, [pc, #316]	@ (8002230 <Handle+0x798>)
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	7813      	ldrb	r3, [r2, #0]
 80020f8:	f36f 0341 	bfc	r3, #1, #1
 80020fc:	7013      	strb	r3, [r2, #0]
			    if(Timer_Check(1, 500))
 80020fe:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8002102:	2001      	movs	r0, #1
 8002104:	f004 f884 	bl	8006210 <Timer_Check>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d00d      	beq.n	800212a <Handle+0x692>
			    {
			        OFF_LED_GREEN;
 800210e:	2201      	movs	r2, #1
 8002110:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002114:	4847      	ldr	r0, [pc, #284]	@ (8002234 <Handle+0x79c>)
 8002116:	f005 fb39 	bl	800778c <HAL_GPIO_WritePin>
			        TOGGLE_LED_RED;
 800211a:	2101      	movs	r1, #1
 800211c:	4846      	ldr	r0, [pc, #280]	@ (8002238 <Handle+0x7a0>)
 800211e:	f005 fb4e 	bl	80077be <HAL_GPIO_TogglePin>
			        TOGGLE_BUZZ;
 8002122:	2102      	movs	r1, #2
 8002124:	4844      	ldr	r0, [pc, #272]	@ (8002238 <Handle+0x7a0>)
 8002126:	f005 fb4a 	bl	80077be <HAL_GPIO_TogglePin>
			    }
			    if (!DOOR_OPEN())
 800212a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800212e:	4842      	ldr	r0, [pc, #264]	@ (8002238 <Handle+0x7a0>)
 8002130:	f005 fb14 	bl	800775c <HAL_GPIO_ReadPin>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d038      	beq.n	80021ac <Handle+0x714>
			    {
			        OFF_BUZZ;
 800213a:	2201      	movs	r2, #1
 800213c:	2102      	movs	r1, #2
 800213e:	483e      	ldr	r0, [pc, #248]	@ (8002238 <Handle+0x7a0>)
 8002140:	f005 fb24 	bl	800778c <HAL_GPIO_WritePin>
			        if (prev_state == ST_WAIT_POPUP)
 8002144:	4b3f      	ldr	r3, [pc, #252]	@ (8002244 <Handle+0x7ac>)
 8002146:	781b      	ldrb	r3, [r3, #0]
 8002148:	2b06      	cmp	r3, #6
 800214a:	d103      	bne.n	8002154 <Handle+0x6bc>
			        {
			            machine_state = ST_WAIT_POPUP;
 800214c:	4b3c      	ldr	r3, [pc, #240]	@ (8002240 <Handle+0x7a8>)
 800214e:	2206      	movs	r2, #6
 8002150:	701a      	strb	r2, [r3, #0]
			            OFF_LED_RED;
			            Tab_main_indicator->bits.start = 1;
			            machine_state = prev_state;
			        }
			    }
			    break;
 8002152:	e02b      	b.n	80021ac <Handle+0x714>
			        else if (Tab_main->bits.start == 1)
 8002154:	4b39      	ldr	r3, [pc, #228]	@ (800223c <Handle+0x7a4>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	781b      	ldrb	r3, [r3, #0]
 800215a:	f003 0302 	and.w	r3, r3, #2
 800215e:	b2db      	uxtb	r3, r3
 8002160:	2b00      	cmp	r3, #0
 8002162:	d023      	beq.n	80021ac <Handle+0x714>
			            ON_LED_GREEN;
 8002164:	2200      	movs	r2, #0
 8002166:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800216a:	4832      	ldr	r0, [pc, #200]	@ (8002234 <Handle+0x79c>)
 800216c:	f005 fb0e 	bl	800778c <HAL_GPIO_WritePin>
			            OFF_LED_RED;
 8002170:	2201      	movs	r2, #1
 8002172:	2101      	movs	r1, #1
 8002174:	4830      	ldr	r0, [pc, #192]	@ (8002238 <Handle+0x7a0>)
 8002176:	f005 fb09 	bl	800778c <HAL_GPIO_WritePin>
			            Tab_main_indicator->bits.start = 1;
 800217a:	4b2d      	ldr	r3, [pc, #180]	@ (8002230 <Handle+0x798>)
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	7813      	ldrb	r3, [r2, #0]
 8002180:	f043 0302 	orr.w	r3, r3, #2
 8002184:	7013      	strb	r3, [r2, #0]
			            machine_state = prev_state;
 8002186:	4b2f      	ldr	r3, [pc, #188]	@ (8002244 <Handle+0x7ac>)
 8002188:	781a      	ldrb	r2, [r3, #0]
 800218a:	4b2d      	ldr	r3, [pc, #180]	@ (8002240 <Handle+0x7a8>)
 800218c:	701a      	strb	r2, [r3, #0]
			    break;
 800218e:	e00d      	b.n	80021ac <Handle+0x714>
			}
			default:
				break;
 8002190:	bf00      	nop
 8002192:	e00c      	b.n	80021ae <Handle+0x716>
				break;
 8002194:	bf00      	nop
 8002196:	e00a      	b.n	80021ae <Handle+0x716>
				break;
 8002198:	bf00      	nop
 800219a:	e008      	b.n	80021ae <Handle+0x716>
				break;
 800219c:	bf00      	nop
 800219e:	e006      	b.n	80021ae <Handle+0x716>
			    break;
 80021a0:	bf00      	nop
 80021a2:	e004      	b.n	80021ae <Handle+0x716>
			    break;
 80021a4:	bf00      	nop
 80021a6:	e002      	b.n	80021ae <Handle+0x716>
				break;
 80021a8:	bf00      	nop
 80021aa:	e000      	b.n	80021ae <Handle+0x716>
			    break;
 80021ac:	bf00      	nop
	while(tray_index < MAX_PAIRS && rubber_pair < RUBBER_TOTAL_PAIRS && !flag_Stop) // Dng khi y tray1,2 v ht hng  tray rubber
 80021ae:	4b26      	ldr	r3, [pc, #152]	@ (8002248 <Handle+0x7b0>)
 80021b0:	881b      	ldrh	r3, [r3, #0]
 80021b2:	2b17      	cmp	r3, #23
 80021b4:	d808      	bhi.n	80021c8 <Handle+0x730>
 80021b6:	4b25      	ldr	r3, [pc, #148]	@ (800224c <Handle+0x7b4>)
 80021b8:	881b      	ldrh	r3, [r3, #0]
 80021ba:	2b63      	cmp	r3, #99	@ 0x63
 80021bc:	d804      	bhi.n	80021c8 <Handle+0x730>
 80021be:	4b24      	ldr	r3, [pc, #144]	@ (8002250 <Handle+0x7b8>)
 80021c0:	781b      	ldrb	r3, [r3, #0]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	f43f ac9a 	beq.w	8001afc <Handle+0x64>
		}
    }
	flag_Stop = 0;
 80021c8:	4b21      	ldr	r3, [pc, #132]	@ (8002250 <Handle+0x7b8>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	701a      	strb	r2, [r3, #0]
	SetBips(5);
 80021ce:	2005      	movs	r0, #5
 80021d0:	f7fe fd60 	bl	8000c94 <SetBips>
	ON_LED_GREEN;
 80021d4:	2200      	movs	r2, #0
 80021d6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80021da:	4816      	ldr	r0, [pc, #88]	@ (8002234 <Handle+0x79c>)
 80021dc:	f005 fad6 	bl	800778c <HAL_GPIO_WritePin>
	wait_handler_stop();
 80021e0:	f002 fd18 	bl	8004c14 <wait_handler_stop>
	move_axis(0, 0, 0);
 80021e4:	2200      	movs	r2, #0
 80021e6:	2100      	movs	r1, #0
 80021e8:	2000      	movs	r0, #0
 80021ea:	f002 f8a9 	bl	8004340 <move_axis>
	wait_handler_stop();
 80021ee:	f002 fd11 	bl	8004c14 <wait_handler_stop>
	Tab_main_indicator->bits.start =  0 ;
 80021f2:	4b0f      	ldr	r3, [pc, #60]	@ (8002230 <Handle+0x798>)
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	7813      	ldrb	r3, [r2, #0]
 80021f8:	f36f 0341 	bfc	r3, #1, #1
 80021fc:	7013      	strb	r3, [r2, #0]
	if(rubber_pair >= RUBBER_TOTAL_PAIRS){
 80021fe:	4b13      	ldr	r3, [pc, #76]	@ (800224c <Handle+0x7b4>)
 8002200:	881b      	ldrh	r3, [r3, #0]
 8002202:	2b63      	cmp	r3, #99	@ 0x63
 8002204:	d902      	bls.n	800220c <Handle+0x774>
		rubber_pair  = 0;
 8002206:	4b11      	ldr	r3, [pc, #68]	@ (800224c <Handle+0x7b4>)
 8002208:	2200      	movs	r2, #0
 800220a:	801a      	strh	r2, [r3, #0]
	}
	if(tray_index >= MAX_PAIRS){
 800220c:	4b0e      	ldr	r3, [pc, #56]	@ (8002248 <Handle+0x7b0>)
 800220e:	881b      	ldrh	r3, [r3, #0]
 8002210:	2b17      	cmp	r3, #23
 8002212:	d908      	bls.n	8002226 <Handle+0x78e>
		tray_index  = 0;
 8002214:	4b0c      	ldr	r3, [pc, #48]	@ (8002248 <Handle+0x7b0>)
 8002216:	2200      	movs	r2, #0
 8002218:	801a      	strh	r2, [r3, #0]
		count_tray[0] = 0;
 800221a:	4b0e      	ldr	r3, [pc, #56]	@ (8002254 <Handle+0x7bc>)
 800221c:	2200      	movs	r2, #0
 800221e:	701a      	strb	r2, [r3, #0]
		count_tray[1] = 0;
 8002220:	4b0c      	ldr	r3, [pc, #48]	@ (8002254 <Handle+0x7bc>)
 8002222:	2200      	movs	r2, #0
 8002224:	705a      	strb	r2, [r3, #1]
	}
}
 8002226:	bf00      	nop
 8002228:	3750      	adds	r7, #80	@ 0x50
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	20000980 	.word	0x20000980
 8002234:	40020400 	.word	0x40020400
 8002238:	40021000 	.word	0x40021000
 800223c:	20000978 	.word	0x20000978
 8002240:	20000c80 	.word	0x20000c80
 8002244:	20000c81 	.word	0x20000c81
 8002248:	20000c84 	.word	0x20000c84
 800224c:	20000c82 	.word	0x20000c82
 8002250:	20000c8a 	.word	0x20000c8a
 8002254:	20000c88 	.word	0x20000c88

08002258 <PlaceToTray>:

void PlaceToTray(Item *tray, uint8_t tray_id, int index)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b084      	sub	sp, #16
 800225c:	af00      	add	r7, sp, #0
 800225e:	60f8      	str	r0, [r7, #12]
 8002260:	460b      	mov	r3, r1
 8002262:	607a      	str	r2, [r7, #4]
 8002264:	72fb      	strb	r3, [r7, #11]
    wait_handler_stop();
 8002266:	f002 fcd5 	bl	8004c14 <wait_handler_stop>
    if(tray_id == 0){
 800226a:	7afb      	ldrb	r3, [r7, #11]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d117      	bne.n	80022a0 <PlaceToTray+0x48>
    	move_axis(tray[index].x, tray[index].y, max_z_tray - 8000);
 8002270:	687a      	ldr	r2, [r7, #4]
 8002272:	4613      	mov	r3, r2
 8002274:	005b      	lsls	r3, r3, #1
 8002276:	4413      	add	r3, r2
 8002278:	005b      	lsls	r3, r3, #1
 800227a:	461a      	mov	r2, r3
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	4413      	add	r3, r2
 8002280:	8818      	ldrh	r0, [r3, #0]
 8002282:	687a      	ldr	r2, [r7, #4]
 8002284:	4613      	mov	r3, r2
 8002286:	005b      	lsls	r3, r3, #1
 8002288:	4413      	add	r3, r2
 800228a:	005b      	lsls	r3, r3, #1
 800228c:	461a      	mov	r2, r3
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	4413      	add	r3, r2
 8002292:	885b      	ldrh	r3, [r3, #2]
 8002294:	f640 52ac 	movw	r2, #3500	@ 0xdac
 8002298:	4619      	mov	r1, r3
 800229a:	f002 f851 	bl	8004340 <move_axis>
 800229e:	e019      	b.n	80022d4 <PlaceToTray+0x7c>
    } else {
    	move_axis(tray[index].x, tray[index].y + Y_Calibrator, max_z_tray - 8000);
 80022a0:	687a      	ldr	r2, [r7, #4]
 80022a2:	4613      	mov	r3, r2
 80022a4:	005b      	lsls	r3, r3, #1
 80022a6:	4413      	add	r3, r2
 80022a8:	005b      	lsls	r3, r3, #1
 80022aa:	461a      	mov	r2, r3
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	4413      	add	r3, r2
 80022b0:	8818      	ldrh	r0, [r3, #0]
 80022b2:	687a      	ldr	r2, [r7, #4]
 80022b4:	4613      	mov	r3, r2
 80022b6:	005b      	lsls	r3, r3, #1
 80022b8:	4413      	add	r3, r2
 80022ba:	005b      	lsls	r3, r3, #1
 80022bc:	461a      	mov	r2, r3
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	4413      	add	r3, r2
 80022c2:	885b      	ldrh	r3, [r3, #2]
 80022c4:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 80022c8:	b29b      	uxth	r3, r3
 80022ca:	f640 52ac 	movw	r2, #3500	@ 0xdac
 80022ce:	4619      	mov	r1, r3
 80022d0:	f002 f836 	bl	8004340 <move_axis>
    }
    delay_us(500);
 80022d4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80022d8:	f003 ff82 	bl	80061e0 <delay_us>
    wait_handler_stop();
 80022dc:	f002 fc9a 	bl	8004c14 <wait_handler_stop>
    count_tray[tray_id]++;
 80022e0:	7afb      	ldrb	r3, [r7, #11]
 80022e2:	4a2e      	ldr	r2, [pc, #184]	@ (800239c <PlaceToTray+0x144>)
 80022e4:	5cd2      	ldrb	r2, [r2, r3]
 80022e6:	3201      	adds	r2, #1
 80022e8:	b2d1      	uxtb	r1, r2
 80022ea:	4a2c      	ldr	r2, [pc, #176]	@ (800239c <PlaceToTray+0x144>)
 80022ec:	54d1      	strb	r1, [r2, r3]
    if(tray_id == 0){
 80022ee:	7afb      	ldrb	r3, [r7, #11]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d123      	bne.n	800233c <PlaceToTray+0xe4>
        Mark_tray1(index);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	b29b      	uxth	r3, r3
 80022f8:	2201      	movs	r2, #1
 80022fa:	4619      	mov	r1, r3
 80022fc:	4828      	ldr	r0, [pc, #160]	@ (80023a0 <PlaceToTray+0x148>)
 80022fe:	f000 fadd 	bl	80028bc <SetBit>
        Input_Registers_Database[3] = count_tray[0];
 8002302:	4b26      	ldr	r3, [pc, #152]	@ (800239c <PlaceToTray+0x144>)
 8002304:	781b      	ldrb	r3, [r3, #0]
 8002306:	461a      	mov	r2, r3
 8002308:	4b26      	ldr	r3, [pc, #152]	@ (80023a4 <PlaceToTray+0x14c>)
 800230a:	80da      	strh	r2, [r3, #6]
        move_axis1(tray[index].x, tray[index].y, max_z_tray);
 800230c:	687a      	ldr	r2, [r7, #4]
 800230e:	4613      	mov	r3, r2
 8002310:	005b      	lsls	r3, r3, #1
 8002312:	4413      	add	r3, r2
 8002314:	005b      	lsls	r3, r3, #1
 8002316:	461a      	mov	r2, r3
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	4413      	add	r3, r2
 800231c:	8818      	ldrh	r0, [r3, #0]
 800231e:	687a      	ldr	r2, [r7, #4]
 8002320:	4613      	mov	r3, r2
 8002322:	005b      	lsls	r3, r3, #1
 8002324:	4413      	add	r3, r2
 8002326:	005b      	lsls	r3, r3, #1
 8002328:	461a      	mov	r2, r3
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	4413      	add	r3, r2
 800232e:	885b      	ldrh	r3, [r3, #2]
 8002330:	f642 42ec 	movw	r2, #11500	@ 0x2cec
 8002334:	4619      	mov	r1, r3
 8002336:	f002 f8a9 	bl	800448c <move_axis1>
 800233a:	e025      	b.n	8002388 <PlaceToTray+0x130>
    } else {
        Mark_tray2(index);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	b29b      	uxth	r3, r3
 8002340:	2201      	movs	r2, #1
 8002342:	4619      	mov	r1, r3
 8002344:	4818      	ldr	r0, [pc, #96]	@ (80023a8 <PlaceToTray+0x150>)
 8002346:	f000 fab9 	bl	80028bc <SetBit>
        Input_Registers_Database[4] = count_tray[1];
 800234a:	4b14      	ldr	r3, [pc, #80]	@ (800239c <PlaceToTray+0x144>)
 800234c:	785b      	ldrb	r3, [r3, #1]
 800234e:	461a      	mov	r2, r3
 8002350:	4b14      	ldr	r3, [pc, #80]	@ (80023a4 <PlaceToTray+0x14c>)
 8002352:	811a      	strh	r2, [r3, #8]
        move_axis1(tray[index].x, tray[index].y + Y_Calibrator, max_z_tray);
 8002354:	687a      	ldr	r2, [r7, #4]
 8002356:	4613      	mov	r3, r2
 8002358:	005b      	lsls	r3, r3, #1
 800235a:	4413      	add	r3, r2
 800235c:	005b      	lsls	r3, r3, #1
 800235e:	461a      	mov	r2, r3
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	4413      	add	r3, r2
 8002364:	8818      	ldrh	r0, [r3, #0]
 8002366:	687a      	ldr	r2, [r7, #4]
 8002368:	4613      	mov	r3, r2
 800236a:	005b      	lsls	r3, r3, #1
 800236c:	4413      	add	r3, r2
 800236e:	005b      	lsls	r3, r3, #1
 8002370:	461a      	mov	r2, r3
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	4413      	add	r3, r2
 8002376:	885b      	ldrh	r3, [r3, #2]
 8002378:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 800237c:	b29b      	uxth	r3, r3
 800237e:	f642 42ec 	movw	r2, #11500	@ 0x2cec
 8002382:	4619      	mov	r1, r3
 8002384:	f002 f882 	bl	800448c <move_axis1>
    }

    wait_handler_stop();
 8002388:	f002 fc44 	bl	8004c14 <wait_handler_stop>
    delay_us(1000);
 800238c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002390:	f003 ff26 	bl	80061e0 <delay_us>
}
 8002394:	bf00      	nop
 8002396:	3710      	adds	r7, #16
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	20000c88 	.word	0x20000c88
 80023a0:	20001190 	.word	0x20001190
 80023a4:	200009fc 	.word	0x200009fc
 80023a8:	20001193 	.word	0x20001193

080023ac <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80023ac:	b480      	push	{r7}
 80023ae:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80023b0:	f3bf 8f4f 	dsb	sy
}
 80023b4:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80023b6:	4b06      	ldr	r3, [pc, #24]	@ (80023d0 <__NVIC_SystemReset+0x24>)
 80023b8:	68db      	ldr	r3, [r3, #12]
 80023ba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80023be:	4904      	ldr	r1, [pc, #16]	@ (80023d0 <__NVIC_SystemReset+0x24>)
 80023c0:	4b04      	ldr	r3, [pc, #16]	@ (80023d4 <__NVIC_SystemReset+0x28>)
 80023c2:	4313      	orrs	r3, r2
 80023c4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80023c6:	f3bf 8f4f 	dsb	sy
}
 80023ca:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80023cc:	bf00      	nop
 80023ce:	e7fd      	b.n	80023cc <__NVIC_SystemReset+0x20>
 80023d0:	e000ed00 	.word	0xe000ed00
 80023d4:	05fa0004 	.word	0x05fa0004

080023d8 <application_init>:
		 Handle_tray2_p1,
		 Handle_tray2_p2,
		 Handle_tray2_p3,
};

void application_init(){
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0
		HAL_Delay(6000);
 80023dc:	f241 7070 	movw	r0, #6000	@ 0x1770
 80023e0:	f003 ffd6 	bl	8006390 <HAL_Delay>
		Mark_all_rubber();
 80023e4:	22c8      	movs	r2, #200	@ 0xc8
 80023e6:	2100      	movs	r1, #0
 80023e8:	4823      	ldr	r0, [pc, #140]	@ (8002478 <application_init+0xa0>)
 80023ea:	f000 fa67 	bl	80028bc <SetBit>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RxData, 256);
 80023ee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80023f2:	4922      	ldr	r1, [pc, #136]	@ (800247c <application_init+0xa4>)
 80023f4:	4822      	ldr	r0, [pc, #136]	@ (8002480 <application_init+0xa8>)
 80023f6:	f007 f864 	bl	80094c2 <HAL_UARTEx_ReceiveToIdle_DMA>
		Taskbar->bits.home = 1 ;
 80023fa:	4b22      	ldr	r3, [pc, #136]	@ (8002484 <application_init+0xac>)
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	7813      	ldrb	r3, [r2, #0]
 8002400:	f043 0301 	orr.w	r3, r3, #1
 8002404:	7013      	strb	r3, [r2, #0]
		Read_Tray_Data();
 8002406:	f7ff f96d 	bl	80016e4 <Read_Tray_Data>
		HAL_TIM_Base_Start_IT(&htim5); //x
 800240a:	481f      	ldr	r0, [pc, #124]	@ (8002488 <application_init+0xb0>)
 800240c:	f005 fef2 	bl	80081f4 <HAL_TIM_Base_Start_IT>
		HAL_TIM_Base_Start_IT(&htim9); //y
 8002410:	481e      	ldr	r0, [pc, #120]	@ (800248c <application_init+0xb4>)
 8002412:	f005 feef 	bl	80081f4 <HAL_TIM_Base_Start_IT>
		HAL_TIM_Base_Start_IT(&htim2); //z
 8002416:	481e      	ldr	r0, [pc, #120]	@ (8002490 <application_init+0xb8>)
 8002418:	f005 feec 	bl	80081f4 <HAL_TIM_Base_Start_IT>

		HAL_TIM_Base_Start_IT(&htim7);
 800241c:	481d      	ldr	r0, [pc, #116]	@ (8002494 <application_init+0xbc>)
 800241e:	f005 fee9 	bl	80081f4 <HAL_TIM_Base_Start_IT>
		Set_Speed_Motor_x( speed_default, speed_x_max);
 8002422:	f649 4140 	movw	r1, #40000	@ 0x9c40
 8002426:	2032      	movs	r0, #50	@ 0x32
 8002428:	f001 fda0 	bl	8003f6c <Set_Speed_Motor_x>
		Set_Speed_Motor_y( speed_default, speed_y_max);
 800242c:	f649 4140 	movw	r1, #40000	@ 0x9c40
 8002430:	2032      	movs	r0, #50	@ 0x32
 8002432:	f001 fdcd 	bl	8003fd0 <Set_Speed_Motor_y>
		Set_Speed_Motor_z( speed_default, speed_z_max);
 8002436:	f241 3188 	movw	r1, #5000	@ 0x1388
 800243a:	2032      	movs	r0, #50	@ 0x32
 800243c:	f001 fdfa 	bl	8004034 <Set_Speed_Motor_z>
		reset_counter_timer_x();
 8002440:	4b15      	ldr	r3, [pc, #84]	@ (8002498 <application_init+0xc0>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	2200      	movs	r2, #0
 8002446:	625a      	str	r2, [r3, #36]	@ 0x24
		reset_counter_timer_slave_x();
 8002448:	4b0f      	ldr	r3, [pc, #60]	@ (8002488 <application_init+0xb0>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	2200      	movs	r2, #0
 800244e:	625a      	str	r2, [r3, #36]	@ 0x24
		reset_counter_timer_y();
 8002450:	4b12      	ldr	r3, [pc, #72]	@ (800249c <application_init+0xc4>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	2200      	movs	r2, #0
 8002456:	625a      	str	r2, [r3, #36]	@ 0x24
		reset_counter_timer_slave_y();
 8002458:	4b0d      	ldr	r3, [pc, #52]	@ (8002490 <application_init+0xb8>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	2200      	movs	r2, #0
 800245e:	625a      	str	r2, [r3, #36]	@ 0x24
		reset_counter_timer_z();
 8002460:	4b0f      	ldr	r3, [pc, #60]	@ (80024a0 <application_init+0xc8>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	2200      	movs	r2, #0
 8002466:	625a      	str	r2, [r3, #36]	@ 0x24
		reset_counter_timer_slave_z();
 8002468:	4b08      	ldr	r3, [pc, #32]	@ (800248c <application_init+0xb4>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	2200      	movs	r2, #0
 800246e:	625a      	str	r2, [r3, #36]	@ 0x24
		Try_go_home();
 8002470:	f000 f818 	bl	80024a4 <Try_go_home>
}
 8002474:	bf00      	nop
 8002476:	bd80      	pop	{r7, pc}
 8002478:	20001177 	.word	0x20001177
 800247c:	20000f74 	.word	0x20000f74
 8002480:	20000ecc 	.word	0x20000ecc
 8002484:	20000974 	.word	0x20000974
 8002488:	20000d64 	.word	0x20000d64
 800248c:	20000e84 	.word	0x20000e84
 8002490:	20000cd4 	.word	0x20000cd4
 8002494:	20000df4 	.word	0x20000df4
 8002498:	20000e3c 	.word	0x20000e3c
 800249c:	20000c8c 	.word	0x20000c8c
 80024a0:	20000d1c 	.word	0x20000d1c

080024a4 <Try_go_home>:
void Try_go_home(){
 80024a4:	b580      	push	{r7, lr}
 80024a6:	af00      	add	r7, sp, #0
	Open_Popup(popup_home);
 80024a8:	2201      	movs	r2, #1
 80024aa:	2102      	movs	r1, #2
 80024ac:	4826      	ldr	r0, [pc, #152]	@ (8002548 <Try_go_home+0xa4>)
 80024ae:	f000 fa05 	bl	80028bc <SetBit>
	 HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 80024b2:	2028      	movs	r0, #40	@ 0x28
 80024b4:	f004 f8b9 	bl	800662a <HAL_NVIC_DisableIRQ>
	 Cylinder1_Go_Up;
 80024b8:	2201      	movs	r2, #1
 80024ba:	2108      	movs	r1, #8
 80024bc:	4823      	ldr	r0, [pc, #140]	@ (800254c <Try_go_home+0xa8>)
 80024be:	f005 f965 	bl	800778c <HAL_GPIO_WritePin>
	 Cylinder2_Go_Up;
 80024c2:	2201      	movs	r2, #1
 80024c4:	2110      	movs	r1, #16
 80024c6:	4821      	ldr	r0, [pc, #132]	@ (800254c <Try_go_home+0xa8>)
 80024c8:	f005 f960 	bl	800778c <HAL_GPIO_WritePin>
	  if(get_home_z() == home_z){
 80024cc:	2104      	movs	r1, #4
 80024ce:	4820      	ldr	r0, [pc, #128]	@ (8002550 <Try_go_home+0xac>)
 80024d0:	f005 f944 	bl	800775c <HAL_GPIO_ReadPin>
 80024d4:	4603      	mov	r3, r0
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	d103      	bne.n	80024e2 <Try_go_home+0x3e>
		  AxisZ.mode = MOVE_HOME2;
 80024da:	4b1e      	ldr	r3, [pc, #120]	@ (8002554 <Try_go_home+0xb0>)
 80024dc:	2204      	movs	r2, #4
 80024de:	719a      	strb	r2, [r3, #6]
 80024e0:	e002      	b.n	80024e8 <Try_go_home+0x44>
	  }else {
		  AxisZ.mode = MOVE_HOME1;
 80024e2:	4b1c      	ldr	r3, [pc, #112]	@ (8002554 <Try_go_home+0xb0>)
 80024e4:	2203      	movs	r2, #3
 80024e6:	719a      	strb	r2, [r3, #6]
	  }
		while((AxisZ.mode != MOVE_HOME2));
 80024e8:	bf00      	nop
 80024ea:	4b1a      	ldr	r3, [pc, #104]	@ (8002554 <Try_go_home+0xb0>)
 80024ec:	799b      	ldrb	r3, [r3, #6]
 80024ee:	2b04      	cmp	r3, #4
 80024f0:	d1fb      	bne.n	80024ea <Try_go_home+0x46>

	  if(get_home_x() == home_x){
 80024f2:	2101      	movs	r1, #1
 80024f4:	4816      	ldr	r0, [pc, #88]	@ (8002550 <Try_go_home+0xac>)
 80024f6:	f005 f931 	bl	800775c <HAL_GPIO_ReadPin>
 80024fa:	4603      	mov	r3, r0
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d103      	bne.n	8002508 <Try_go_home+0x64>
		  AxisX.mode = MOVE_HOME2;
 8002500:	4b15      	ldr	r3, [pc, #84]	@ (8002558 <Try_go_home+0xb4>)
 8002502:	2204      	movs	r2, #4
 8002504:	719a      	strb	r2, [r3, #6]
 8002506:	e002      	b.n	800250e <Try_go_home+0x6a>
	  }else{
		  AxisX.mode = MOVE_HOME1;
 8002508:	4b13      	ldr	r3, [pc, #76]	@ (8002558 <Try_go_home+0xb4>)
 800250a:	2203      	movs	r2, #3
 800250c:	719a      	strb	r2, [r3, #6]
	  }
	  if(get_home_y() == home_y){
 800250e:	2102      	movs	r1, #2
 8002510:	480f      	ldr	r0, [pc, #60]	@ (8002550 <Try_go_home+0xac>)
 8002512:	f005 f923 	bl	800775c <HAL_GPIO_ReadPin>
 8002516:	4603      	mov	r3, r0
 8002518:	2b01      	cmp	r3, #1
 800251a:	d103      	bne.n	8002524 <Try_go_home+0x80>
		  AxisY.mode = MOVE_HOME2;
 800251c:	4b0f      	ldr	r3, [pc, #60]	@ (800255c <Try_go_home+0xb8>)
 800251e:	2204      	movs	r2, #4
 8002520:	719a      	strb	r2, [r3, #6]
 8002522:	e002      	b.n	800252a <Try_go_home+0x86>
	  }else{
		  AxisY.mode = MOVE_HOME1;
 8002524:	4b0d      	ldr	r3, [pc, #52]	@ (800255c <Try_go_home+0xb8>)
 8002526:	2203      	movs	r2, #3
 8002528:	719a      	strb	r2, [r3, #6]
	  }
	  wait_handler_stop();
 800252a:	f002 fb73 	bl	8004c14 <wait_handler_stop>
	  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800252e:	2028      	movs	r0, #40	@ 0x28
 8002530:	f004 f86d 	bl	800660e <HAL_NVIC_EnableIRQ>
	  HAL_TIM_Base_Start_IT(&htim6);
 8002534:	480a      	ldr	r0, [pc, #40]	@ (8002560 <Try_go_home+0xbc>)
 8002536:	f005 fe5d 	bl	80081f4 <HAL_TIM_Base_Start_IT>
	  Close_Popup(popup_home);
 800253a:	2201      	movs	r2, #1
 800253c:	2102      	movs	r1, #2
 800253e:	4802      	ldr	r0, [pc, #8]	@ (8002548 <Try_go_home+0xa4>)
 8002540:	f000 f9f0 	bl	8002924 <ClearBit>
}
 8002544:	bf00      	nop
 8002546:	bd80      	pop	{r7, pc}
 8002548:	20001196 	.word	0x20001196
 800254c:	40020c00 	.word	0x40020c00
 8002550:	40020800 	.word	0x40020800
 8002554:	20000aac 	.word	0x20000aac
 8002558:	20000a9c 	.word	0x20000a9c
 800255c:	20000aa4 	.word	0x20000aa4
 8002560:	20000dac 	.word	0x20000dac

08002564 <Handle_popup>:

void Handle_popup(void){
 8002564:	b580      	push	{r7, lr}
 8002566:	b082      	sub	sp, #8
 8002568:	af00      	add	r7, sp, #0
	uint8_t builtin_Handle_popup = __builtin_ffs(Tab_popup->all);
 800256a:	4b10      	ldr	r3, [pc, #64]	@ (80025ac <Handle_popup+0x48>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	781b      	ldrb	r3, [r3, #0]
 8002570:	461a      	mov	r2, r3
 8002572:	fa92 f3a2 	rbit	r3, r2
 8002576:	fab3 f383 	clz	r3, r3
 800257a:	2a00      	cmp	r2, #0
 800257c:	d101      	bne.n	8002582 <Handle_popup+0x1e>
 800257e:	f04f 33ff 	mov.w	r3, #4294967295
 8002582:	3301      	adds	r3, #1
 8002584:	71fb      	strb	r3, [r7, #7]
		if (builtin_Handle_popup > 0) {
 8002586:	79fb      	ldrb	r3, [r7, #7]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d00a      	beq.n	80025a2 <Handle_popup+0x3e>
			builtin_Handle_popup -= 1;
 800258c:	79fb      	ldrb	r3, [r7, #7]
 800258e:	3b01      	subs	r3, #1
 8002590:	71fb      	strb	r3, [r7, #7]
		    if (builtin_Handle_popup < (int)(sizeof(Tab_popup_table) / sizeof(Tab_popup_table[0]))) {
 8002592:	79fb      	ldrb	r3, [r7, #7]
 8002594:	2b01      	cmp	r3, #1
 8002596:	d804      	bhi.n	80025a2 <Handle_popup+0x3e>
		    	Tab_popup_table[builtin_Handle_popup]();
 8002598:	79fb      	ldrb	r3, [r7, #7]
 800259a:	4a05      	ldr	r2, [pc, #20]	@ (80025b0 <Handle_popup+0x4c>)
 800259c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025a0:	4798      	blx	r3
		    }
		}
}
 80025a2:	bf00      	nop
 80025a4:	3708      	adds	r7, #8
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	2000097c 	.word	0x2000097c
 80025b0:	20000990 	.word	0x20000990

080025b4 <Handle_main>:

void Handle_main(void){
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b082      	sub	sp, #8
 80025b8:	af00      	add	r7, sp, #0
	uint8_t builtin_Handle_main = __builtin_ffs(Tab_main->all);
 80025ba:	4b10      	ldr	r3, [pc, #64]	@ (80025fc <Handle_main+0x48>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	781b      	ldrb	r3, [r3, #0]
 80025c0:	461a      	mov	r2, r3
 80025c2:	fa92 f3a2 	rbit	r3, r2
 80025c6:	fab3 f383 	clz	r3, r3
 80025ca:	2a00      	cmp	r2, #0
 80025cc:	d101      	bne.n	80025d2 <Handle_main+0x1e>
 80025ce:	f04f 33ff 	mov.w	r3, #4294967295
 80025d2:	3301      	adds	r3, #1
 80025d4:	71fb      	strb	r3, [r7, #7]
		if (builtin_Handle_main > 0) {
 80025d6:	79fb      	ldrb	r3, [r7, #7]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d00a      	beq.n	80025f2 <Handle_main+0x3e>
			builtin_Handle_main -= 1;
 80025dc:	79fb      	ldrb	r3, [r7, #7]
 80025de:	3b01      	subs	r3, #1
 80025e0:	71fb      	strb	r3, [r7, #7]
		    if (builtin_Handle_main < (int)(sizeof(Tab_main_table) / sizeof(Tab_main_table[0]))) {
 80025e2:	79fb      	ldrb	r3, [r7, #7]
 80025e4:	2b02      	cmp	r3, #2
 80025e6:	d804      	bhi.n	80025f2 <Handle_main+0x3e>
		    	Tab_main_table[builtin_Handle_main]();
 80025e8:	79fb      	ldrb	r3, [r7, #7]
 80025ea:	4a05      	ldr	r2, [pc, #20]	@ (8002600 <Handle_main+0x4c>)
 80025ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025f0:	4798      	blx	r3
		    }
		}
}
 80025f2:	bf00      	nop
 80025f4:	3708      	adds	r7, #8
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	20000978 	.word	0x20000978
 8002600:	20000984 	.word	0x20000984

08002604 <Handle_motor>:
void Handle_motor(void){
 8002604:	b580      	push	{r7, lr}
 8002606:	b082      	sub	sp, #8
 8002608:	af00      	add	r7, sp, #0
	uint8_t builtin_Handle_motor = __builtin_ffs(Rubber_and_tray->all << 16 | Cylinder_and_save->all<< 8 | Control_motor->all);
 800260a:	4b14      	ldr	r3, [pc, #80]	@ (800265c <Handle_motor+0x58>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	881b      	ldrh	r3, [r3, #0]
 8002610:	041a      	lsls	r2, r3, #16
 8002612:	4b13      	ldr	r3, [pc, #76]	@ (8002660 <Handle_motor+0x5c>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	781b      	ldrb	r3, [r3, #0]
 8002618:	021b      	lsls	r3, r3, #8
 800261a:	4313      	orrs	r3, r2
 800261c:	4a11      	ldr	r2, [pc, #68]	@ (8002664 <Handle_motor+0x60>)
 800261e:	6812      	ldr	r2, [r2, #0]
 8002620:	7812      	ldrb	r2, [r2, #0]
 8002622:	4313      	orrs	r3, r2
 8002624:	fa93 f2a3 	rbit	r2, r3
 8002628:	fab2 f282 	clz	r2, r2
 800262c:	2b00      	cmp	r3, #0
 800262e:	d101      	bne.n	8002634 <Handle_motor+0x30>
 8002630:	f04f 32ff 	mov.w	r2, #4294967295
 8002634:	1c53      	adds	r3, r2, #1
 8002636:	71fb      	strb	r3, [r7, #7]
		if (builtin_Handle_motor > 0) {
 8002638:	79fb      	ldrb	r3, [r7, #7]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d00a      	beq.n	8002654 <Handle_motor+0x50>
			builtin_Handle_motor -= 1;
 800263e:	79fb      	ldrb	r3, [r7, #7]
 8002640:	3b01      	subs	r3, #1
 8002642:	71fb      	strb	r3, [r7, #7]
		    if (builtin_Handle_motor < (int)(sizeof(Tab_motor_table) / sizeof(Tab_motor_table[0]))) {
 8002644:	79fb      	ldrb	r3, [r7, #7]
 8002646:	2b18      	cmp	r3, #24
 8002648:	d804      	bhi.n	8002654 <Handle_motor+0x50>
		    	Tab_motor_table[builtin_Handle_motor]();
 800264a:	79fb      	ldrb	r3, [r7, #7]
 800264c:	4a06      	ldr	r2, [pc, #24]	@ (8002668 <Handle_motor+0x64>)
 800264e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002652:	4798      	blx	r3
		    }
		}
}
 8002654:	bf00      	nop
 8002656:	3708      	adds	r7, #8
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	20000a68 	.word	0x20000a68
 8002660:	20000a64 	.word	0x20000a64
 8002664:	20000a60 	.word	0x20000a60
 8002668:	20000998 	.word	0x20000998

0800266c <Handle_reset>:
void Handle_setting(void){

}


void Handle_reset(void){
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0
	Tab_main_indicator->bits.reset =  1 ;
 8002670:	4b05      	ldr	r3, [pc, #20]	@ (8002688 <Handle_reset+0x1c>)
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	7813      	ldrb	r3, [r2, #0]
 8002676:	f043 0301 	orr.w	r3, r3, #1
 800267a:	7013      	strb	r3, [r2, #0]
}
 800267c:	bf00      	nop
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr
 8002686:	bf00      	nop
 8002688:	20000980 	.word	0x20000980

0800268c <Handle_start>:

void Handle_start(void){
 800268c:	b580      	push	{r7, lr}
 800268e:	af00      	add	r7, sp, #0
	Tab_main_indicator->bits.start =  1 ;
 8002690:	4b04      	ldr	r3, [pc, #16]	@ (80026a4 <Handle_start+0x18>)
 8002692:	681a      	ldr	r2, [r3, #0]
 8002694:	7813      	ldrb	r3, [r2, #0]
 8002696:	f043 0302 	orr.w	r3, r3, #2
 800269a:	7013      	strb	r3, [r2, #0]
	Handle();
 800269c:	f7ff f9fc 	bl	8001a98 <Handle>

}
 80026a0:	bf00      	nop
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	20000980 	.word	0x20000980

080026a8 <Handle_stop>:
void Handle_stop(void){
 80026a8:	b480      	push	{r7}
 80026aa:	af00      	add	r7, sp, #0
	Tab_main_indicator->bits.stop =  1 ;
 80026ac:	4b05      	ldr	r3, [pc, #20]	@ (80026c4 <Handle_stop+0x1c>)
 80026ae:	681a      	ldr	r2, [r3, #0]
 80026b0:	7813      	ldrb	r3, [r2, #0]
 80026b2:	f043 0304 	orr.w	r3, r3, #4
 80026b6:	7013      	strb	r3, [r2, #0]
}
 80026b8:	bf00      	nop
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr
 80026c2:	bf00      	nop
 80026c4:	20000980 	.word	0x20000980

080026c8 <Popup_handle_next>:

void Popup_handle_next(void){
 80026c8:	b480      	push	{r7}
 80026ca:	af00      	add	r7, sp, #0
	//Tab_popup->bits.next = 0;
	//st_continue = 1;
	//Close_Popup(0);
}
 80026cc:	bf00      	nop
 80026ce:	46bd      	mov	sp, r7
 80026d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d4:	4770      	bx	lr

080026d6 <Popup_handle_stop>:

void Popup_handle_stop(void){
 80026d6:	b480      	push	{r7}
 80026d8:	af00      	add	r7, sp, #0
	//Tab_popup->bits.stop = 0;
	//st_stop = 1;
	//Close_Popup(0);
}
 80026da:	bf00      	nop
 80026dc:	46bd      	mov	sp, r7
 80026de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e2:	4770      	bx	lr

080026e4 <task_timer6>:

void task_timer6(){
 80026e4:	b580      	push	{r7, lr}
 80026e6:	af00      	add	r7, sp, #0
	if(!DOOR_OPEN()){
 80026e8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80026ec:	480f      	ldr	r0, [pc, #60]	@ (800272c <task_timer6+0x48>)
 80026ee:	f005 f835 	bl	800775c <HAL_GPIO_ReadPin>
 80026f2:	4603      	mov	r3, r0
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d016      	beq.n	8002726 <task_timer6+0x42>
		if(Taskbar->bits.home){
 80026f8:	4b0d      	ldr	r3, [pc, #52]	@ (8002730 <task_timer6+0x4c>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	781b      	ldrb	r3, [r3, #0]
 80026fe:	f003 0301 	and.w	r3, r3, #1
 8002702:	b2db      	uxtb	r3, r3
 8002704:	2b00      	cmp	r3, #0
 8002706:	d002      	beq.n	800270e <task_timer6+0x2a>
			Handle_main();
 8002708:	f7ff ff54 	bl	80025b4 <Handle_main>
 800270c:	e009      	b.n	8002722 <task_timer6+0x3e>
		}else if(Taskbar->bits.motor){
 800270e:	4b08      	ldr	r3, [pc, #32]	@ (8002730 <task_timer6+0x4c>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	f003 0302 	and.w	r3, r3, #2
 8002718:	b2db      	uxtb	r3, r3
 800271a:	2b00      	cmp	r3, #0
 800271c:	d001      	beq.n	8002722 <task_timer6+0x3e>
			Handle_motor();
 800271e:	f7ff ff71 	bl	8002604 <Handle_motor>
		}
		Handle_popup();
 8002722:	f7ff ff1f 	bl	8002564 <Handle_popup>
	}

//	else if(Taskbar->bits.SETTING == 1){
//
//	}
}
 8002726:	bf00      	nop
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	40021000 	.word	0x40021000
 8002730:	20000974 	.word	0x20000974

08002734 <task_timer7>:
void task_timer7(){
 8002734:	b580      	push	{r7, lr}
 8002736:	af00      	add	r7, sp, #0
	Control_motor_y();
 8002738:	f001 fff4 	bl	8004724 <Control_motor_y>
	Control_motor_x();
 800273c:	f001 ff50 	bl	80045e0 <Control_motor_x>
	Control_motor_z();
 8002740:	f002 f892 	bl	8004868 <Control_motor_z>
	BipControl();
 8002744:	f7fe fab8 	bl	8000cb8 <BipControl>
	PickRubber1(0);
 8002748:	2000      	movs	r0, #0
 800274a:	f7fe fba7 	bl	8000e9c <PickRubber1>
	PickRubber1(1);
 800274e:	2001      	movs	r0, #1
 8002750:	f7fe fba4 	bl	8000e9c <PickRubber1>
	ReleaseRubber1(0);
 8002754:	2000      	movs	r0, #0
 8002756:	f7fe fd43 	bl	80011e0 <ReleaseRubber1>
	ReleaseRubber1(1);
 800275a:	2001      	movs	r0, #1
 800275c:	f7fe fd40 	bl	80011e0 <ReleaseRubber1>
	if(DOOR_OPEN()){
 8002760:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002764:	4809      	ldr	r0, [pc, #36]	@ (800278c <task_timer7+0x58>)
 8002766:	f004 fff9 	bl	800775c <HAL_GPIO_ReadPin>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d105      	bne.n	800277c <task_timer7+0x48>
		Open_Popup(popup_door);
 8002770:	2201      	movs	r2, #1
 8002772:	2101      	movs	r1, #1
 8002774:	4806      	ldr	r0, [pc, #24]	@ (8002790 <task_timer7+0x5c>)
 8002776:	f000 f8a1 	bl	80028bc <SetBit>
	}
	else Close_Popup(popup_door);
}
 800277a:	e004      	b.n	8002786 <task_timer7+0x52>
	else Close_Popup(popup_door);
 800277c:	2201      	movs	r2, #1
 800277e:	2101      	movs	r1, #1
 8002780:	4803      	ldr	r0, [pc, #12]	@ (8002790 <task_timer7+0x5c>)
 8002782:	f000 f8cf 	bl	8002924 <ClearBit>
}
 8002786:	bf00      	nop
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	40021000 	.word	0x40021000
 8002790:	20001196 	.word	0x20001196

08002794 <application_run_main>:


void application_run_main(void){
 8002794:	b580      	push	{r7, lr}
 8002796:	af00      	add	r7, sp, #0
	  if(Timer_Check(0, 500) && !DOOR_OPEN()){
 8002798:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800279c:	2000      	movs	r0, #0
 800279e:	f003 fd37 	bl	8006210 <Timer_Check>
 80027a2:	4603      	mov	r3, r0
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d017      	beq.n	80027d8 <application_run_main+0x44>
 80027a8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80027ac:	481a      	ldr	r0, [pc, #104]	@ (8002818 <application_run_main+0x84>)
 80027ae:	f004 ffd5 	bl	800775c <HAL_GPIO_ReadPin>
 80027b2:	4603      	mov	r3, r0
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d00f      	beq.n	80027d8 <application_run_main+0x44>
		  OFF_LED_RED;
 80027b8:	2201      	movs	r2, #1
 80027ba:	2101      	movs	r1, #1
 80027bc:	4816      	ldr	r0, [pc, #88]	@ (8002818 <application_run_main+0x84>)
 80027be:	f004 ffe5 	bl	800778c <HAL_GPIO_WritePin>
		  OFF_BUZZ;
 80027c2:	2201      	movs	r2, #1
 80027c4:	2102      	movs	r1, #2
 80027c6:	4814      	ldr	r0, [pc, #80]	@ (8002818 <application_run_main+0x84>)
 80027c8:	f004 ffe0 	bl	800778c <HAL_GPIO_WritePin>
		  TOGGLE_LED_GREEN;
 80027cc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80027d0:	4812      	ldr	r0, [pc, #72]	@ (800281c <application_run_main+0x88>)
 80027d2:	f004 fff4 	bl	80077be <HAL_GPIO_TogglePin>
	  else if(Timer_Check(2, 500) && DOOR_OPEN()){
		  OFF_LED_GREEN;
		  TOGGLE_LED_RED;
		  TOGGLE_BUZZ;
	  }
}
 80027d6:	e01d      	b.n	8002814 <application_run_main+0x80>
	  else if(Timer_Check(2, 500) && DOOR_OPEN()){
 80027d8:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80027dc:	2002      	movs	r0, #2
 80027de:	f003 fd17 	bl	8006210 <Timer_Check>
 80027e2:	4603      	mov	r3, r0
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d015      	beq.n	8002814 <application_run_main+0x80>
 80027e8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80027ec:	480a      	ldr	r0, [pc, #40]	@ (8002818 <application_run_main+0x84>)
 80027ee:	f004 ffb5 	bl	800775c <HAL_GPIO_ReadPin>
 80027f2:	4603      	mov	r3, r0
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d10d      	bne.n	8002814 <application_run_main+0x80>
		  OFF_LED_GREEN;
 80027f8:	2201      	movs	r2, #1
 80027fa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80027fe:	4807      	ldr	r0, [pc, #28]	@ (800281c <application_run_main+0x88>)
 8002800:	f004 ffc4 	bl	800778c <HAL_GPIO_WritePin>
		  TOGGLE_LED_RED;
 8002804:	2101      	movs	r1, #1
 8002806:	4804      	ldr	r0, [pc, #16]	@ (8002818 <application_run_main+0x84>)
 8002808:	f004 ffd9 	bl	80077be <HAL_GPIO_TogglePin>
		  TOGGLE_BUZZ;
 800280c:	2102      	movs	r1, #2
 800280e:	4802      	ldr	r0, [pc, #8]	@ (8002818 <application_run_main+0x84>)
 8002810:	f004 ffd5 	bl	80077be <HAL_GPIO_TogglePin>
}
 8002814:	bf00      	nop
 8002816:	bd80      	pop	{r7, pc}
 8002818:	40021000 	.word	0x40021000
 800281c:	40020400 	.word	0x40020400

08002820 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
 8002826:	4603      	mov	r3, r0
 8002828:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == i16_start_Pin){
 800282a:	88fb      	ldrh	r3, [r7, #6]
 800282c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002830:	d11c      	bne.n	800286c <HAL_GPIO_EXTI_Callback+0x4c>
		if(HAL_GPIO_ReadPin(i16_start_GPIO_Port, i16_start_Pin)){
 8002832:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002836:	481c      	ldr	r0, [pc, #112]	@ (80028a8 <HAL_GPIO_EXTI_Callback+0x88>)
 8002838:	f004 ff90 	bl	800775c <HAL_GPIO_ReadPin>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d02d      	beq.n	800289e <HAL_GPIO_EXTI_Callback+0x7e>
			Tab_main->bits.start = 1;
 8002842:	4b1a      	ldr	r3, [pc, #104]	@ (80028ac <HAL_GPIO_EXTI_Callback+0x8c>)
 8002844:	681a      	ldr	r2, [r3, #0]
 8002846:	7813      	ldrb	r3, [r2, #0]
 8002848:	f043 0302 	orr.w	r3, r3, #2
 800284c:	7013      	strb	r3, [r2, #0]
			if(Taskbar->bits.motor ==  1){
 800284e:	4b18      	ldr	r3, [pc, #96]	@ (80028b0 <HAL_GPIO_EXTI_Callback+0x90>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	f003 0302 	and.w	r3, r3, #2
 8002858:	b2db      	uxtb	r3, r3
 800285a:	2b00      	cmp	r3, #0
 800285c:	d01f      	beq.n	800289e <HAL_GPIO_EXTI_Callback+0x7e>
				Tab_main->bits.start = 0;
 800285e:	4b13      	ldr	r3, [pc, #76]	@ (80028ac <HAL_GPIO_EXTI_Callback+0x8c>)
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	7813      	ldrb	r3, [r2, #0]
 8002864:	f36f 0341 	bfc	r3, #1, #1
 8002868:	7013      	strb	r3, [r2, #0]
////				Stop_motor_x();
////				Stop_motor_y();
////				Stop_motor_z();
////		}
//	}
}
 800286a:	e018      	b.n	800289e <HAL_GPIO_EXTI_Callback+0x7e>
	else if(GPIO_Pin == i4_estop_Pin){
 800286c:	88fb      	ldrh	r3, [r7, #6]
 800286e:	2b08      	cmp	r3, #8
 8002870:	d108      	bne.n	8002884 <HAL_GPIO_EXTI_Callback+0x64>
		if(HAL_GPIO_ReadPin(i4_estop_GPIO_Port, i4_estop_Pin)){
 8002872:	2108      	movs	r1, #8
 8002874:	480f      	ldr	r0, [pc, #60]	@ (80028b4 <HAL_GPIO_EXTI_Callback+0x94>)
 8002876:	f004 ff71 	bl	800775c <HAL_GPIO_ReadPin>
 800287a:	4603      	mov	r3, r0
 800287c:	2b00      	cmp	r3, #0
 800287e:	d00e      	beq.n	800289e <HAL_GPIO_EXTI_Callback+0x7e>
			NVIC_SystemReset();
 8002880:	f7ff fd94 	bl	80023ac <__NVIC_SystemReset>
	else if(GPIO_Pin == i5_stop_Pin){
 8002884:	88fb      	ldrh	r3, [r7, #6]
 8002886:	2b10      	cmp	r3, #16
 8002888:	d109      	bne.n	800289e <HAL_GPIO_EXTI_Callback+0x7e>
		if(HAL_GPIO_ReadPin(i5_stop_GPIO_Port, i5_stop_Pin)){ // mo
 800288a:	2110      	movs	r1, #16
 800288c:	4809      	ldr	r0, [pc, #36]	@ (80028b4 <HAL_GPIO_EXTI_Callback+0x94>)
 800288e:	f004 ff65 	bl	800775c <HAL_GPIO_ReadPin>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d002      	beq.n	800289e <HAL_GPIO_EXTI_Callback+0x7e>
			flag_Stop = 1;
 8002898:	4b07      	ldr	r3, [pc, #28]	@ (80028b8 <HAL_GPIO_EXTI_Callback+0x98>)
 800289a:	2201      	movs	r2, #1
 800289c:	701a      	strb	r2, [r3, #0]
}
 800289e:	bf00      	nop
 80028a0:	3708      	adds	r7, #8
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	bf00      	nop
 80028a8:	40021000 	.word	0x40021000
 80028ac:	20000978 	.word	0x20000978
 80028b0:	20000974 	.word	0x20000974
 80028b4:	40020800 	.word	0x40020800
 80028b8:	20000c8a 	.word	0x20000c8a

080028bc <SetBit>:
    return (number[byteIndex] & mask) >> bitPos;
}

// Ghi len bit lin tip, bt u t startbit, bng level (0 hoc 1)
void SetBit(uint8_t *number, uint16_t startbit, uint8_t len)
{
 80028bc:	b480      	push	{r7}
 80028be:	b087      	sub	sp, #28
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
 80028c4:	460b      	mov	r3, r1
 80028c6:	807b      	strh	r3, [r7, #2]
 80028c8:	4613      	mov	r3, r2
 80028ca:	707b      	strb	r3, [r7, #1]
    uint32_t endbit = startbit + len;
 80028cc:	887a      	ldrh	r2, [r7, #2]
 80028ce:	787b      	ldrb	r3, [r7, #1]
 80028d0:	4413      	add	r3, r2
 80028d2:	613b      	str	r3, [r7, #16]
    for (uint32_t bit = startbit; bit < endbit; ++bit)
 80028d4:	887b      	ldrh	r3, [r7, #2]
 80028d6:	617b      	str	r3, [r7, #20]
 80028d8:	e019      	b.n	800290e <SetBit+0x52>
    {
        uint32_t byteIndex = bit / 8;
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	08db      	lsrs	r3, r3, #3
 80028de:	60fb      	str	r3, [r7, #12]
        uint8_t bitPos = bit % 8;
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	b2db      	uxtb	r3, r3
 80028e4:	f003 0307 	and.w	r3, r3, #7
 80028e8:	72fb      	strb	r3, [r7, #11]
        number[byteIndex] |= (1U << bitPos);
 80028ea:	687a      	ldr	r2, [r7, #4]
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	4413      	add	r3, r2
 80028f0:	7819      	ldrb	r1, [r3, #0]
 80028f2:	7afb      	ldrb	r3, [r7, #11]
 80028f4:	2201      	movs	r2, #1
 80028f6:	fa02 f303 	lsl.w	r3, r2, r3
 80028fa:	b2da      	uxtb	r2, r3
 80028fc:	6878      	ldr	r0, [r7, #4]
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	4403      	add	r3, r0
 8002902:	430a      	orrs	r2, r1
 8002904:	b2d2      	uxtb	r2, r2
 8002906:	701a      	strb	r2, [r3, #0]
    for (uint32_t bit = startbit; bit < endbit; ++bit)
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	3301      	adds	r3, #1
 800290c:	617b      	str	r3, [r7, #20]
 800290e:	697a      	ldr	r2, [r7, #20]
 8002910:	693b      	ldr	r3, [r7, #16]
 8002912:	429a      	cmp	r2, r3
 8002914:	d3e1      	bcc.n	80028da <SetBit+0x1e>
    }
}
 8002916:	bf00      	nop
 8002918:	bf00      	nop
 800291a:	371c      	adds	r7, #28
 800291c:	46bd      	mov	sp, r7
 800291e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002922:	4770      	bx	lr

08002924 <ClearBit>:

void ClearBit(uint8_t *number, uint16_t startbit, uint8_t len)
{
 8002924:	b480      	push	{r7}
 8002926:	b085      	sub	sp, #20
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
 800292c:	460b      	mov	r3, r1
 800292e:	807b      	strh	r3, [r7, #2]
 8002930:	4613      	mov	r3, r2
 8002932:	707b      	strb	r3, [r7, #1]
    uint16_t endbit = startbit + len;
 8002934:	787b      	ldrb	r3, [r7, #1]
 8002936:	b29a      	uxth	r2, r3
 8002938:	887b      	ldrh	r3, [r7, #2]
 800293a:	4413      	add	r3, r2
 800293c:	81bb      	strh	r3, [r7, #12]
    for (uint16_t bit = startbit; bit < endbit; ++bit)
 800293e:	887b      	ldrh	r3, [r7, #2]
 8002940:	81fb      	strh	r3, [r7, #14]
 8002942:	e01b      	b.n	800297c <ClearBit+0x58>
    {
        uint16_t byteIndex = bit / 8;
 8002944:	89fb      	ldrh	r3, [r7, #14]
 8002946:	08db      	lsrs	r3, r3, #3
 8002948:	817b      	strh	r3, [r7, #10]
        uint8_t bitPos = bit % 8;
 800294a:	89fb      	ldrh	r3, [r7, #14]
 800294c:	b2db      	uxtb	r3, r3
 800294e:	f003 0307 	and.w	r3, r3, #7
 8002952:	727b      	strb	r3, [r7, #9]
        number[byteIndex] &= ~(1U << bitPos);
 8002954:	897b      	ldrh	r3, [r7, #10]
 8002956:	687a      	ldr	r2, [r7, #4]
 8002958:	4413      	add	r3, r2
 800295a:	7819      	ldrb	r1, [r3, #0]
 800295c:	7a7b      	ldrb	r3, [r7, #9]
 800295e:	2201      	movs	r2, #1
 8002960:	fa02 f303 	lsl.w	r3, r2, r3
 8002964:	b2db      	uxtb	r3, r3
 8002966:	43db      	mvns	r3, r3
 8002968:	b2da      	uxtb	r2, r3
 800296a:	897b      	ldrh	r3, [r7, #10]
 800296c:	6878      	ldr	r0, [r7, #4]
 800296e:	4403      	add	r3, r0
 8002970:	400a      	ands	r2, r1
 8002972:	b2d2      	uxtb	r2, r2
 8002974:	701a      	strb	r2, [r3, #0]
    for (uint16_t bit = startbit; bit < endbit; ++bit)
 8002976:	89fb      	ldrh	r3, [r7, #14]
 8002978:	3301      	adds	r3, #1
 800297a:	81fb      	strh	r3, [r7, #14]
 800297c:	89fa      	ldrh	r2, [r7, #14]
 800297e:	89bb      	ldrh	r3, [r7, #12]
 8002980:	429a      	cmp	r2, r3
 8002982:	d3df      	bcc.n	8002944 <ClearBit+0x20>
    }
}
 8002984:	bf00      	nop
 8002986:	bf00      	nop
 8002988:	3714      	adds	r7, #20
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr
	...

08002994 <GetSector>:

#include "flash.h"


uint32_t GetSector(uint32_t Address)
{
 8002994:	b480      	push	{r7}
 8002996:	b085      	sub	sp, #20
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  uint32_t sector = 0;
 800299c:	2300      	movs	r3, #0
 800299e:	60fb      	str	r3, [r7, #12]

  if(Address < 0x08004000) sector = FLASH_SECTOR_0;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	4a20      	ldr	r2, [pc, #128]	@ (8002a24 <GetSector+0x90>)
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d202      	bcs.n	80029ae <GetSector+0x1a>
 80029a8:	2300      	movs	r3, #0
 80029aa:	60fb      	str	r3, [r7, #12]
 80029ac:	e032      	b.n	8002a14 <GetSector+0x80>
  else if(Address < 0x08008000) sector = FLASH_SECTOR_1;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	4a1d      	ldr	r2, [pc, #116]	@ (8002a28 <GetSector+0x94>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d202      	bcs.n	80029bc <GetSector+0x28>
 80029b6:	2301      	movs	r3, #1
 80029b8:	60fb      	str	r3, [r7, #12]
 80029ba:	e02b      	b.n	8002a14 <GetSector+0x80>
  else if(Address < 0x0800C000) sector = FLASH_SECTOR_2;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	4a1b      	ldr	r2, [pc, #108]	@ (8002a2c <GetSector+0x98>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d202      	bcs.n	80029ca <GetSector+0x36>
 80029c4:	2302      	movs	r3, #2
 80029c6:	60fb      	str	r3, [r7, #12]
 80029c8:	e024      	b.n	8002a14 <GetSector+0x80>
  else if(Address < 0x08010000) sector = FLASH_SECTOR_3;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	4a18      	ldr	r2, [pc, #96]	@ (8002a30 <GetSector+0x9c>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d802      	bhi.n	80029d8 <GetSector+0x44>
 80029d2:	2303      	movs	r3, #3
 80029d4:	60fb      	str	r3, [r7, #12]
 80029d6:	e01d      	b.n	8002a14 <GetSector+0x80>
  else if(Address < 0x08020000) sector = FLASH_SECTOR_4;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	4a16      	ldr	r2, [pc, #88]	@ (8002a34 <GetSector+0xa0>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d802      	bhi.n	80029e6 <GetSector+0x52>
 80029e0:	2304      	movs	r3, #4
 80029e2:	60fb      	str	r3, [r7, #12]
 80029e4:	e016      	b.n	8002a14 <GetSector+0x80>
  else if(Address < 0x08040000) sector = FLASH_SECTOR_5;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	4a13      	ldr	r2, [pc, #76]	@ (8002a38 <GetSector+0xa4>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d802      	bhi.n	80029f4 <GetSector+0x60>
 80029ee:	2305      	movs	r3, #5
 80029f0:	60fb      	str	r3, [r7, #12]
 80029f2:	e00f      	b.n	8002a14 <GetSector+0x80>
  else if(Address < 0x08060000) sector = FLASH_SECTOR_6;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	4a11      	ldr	r2, [pc, #68]	@ (8002a3c <GetSector+0xa8>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d802      	bhi.n	8002a02 <GetSector+0x6e>
 80029fc:	2306      	movs	r3, #6
 80029fe:	60fb      	str	r3, [r7, #12]
 8002a00:	e008      	b.n	8002a14 <GetSector+0x80>
  else if(Address < 0x08080000) sector = FLASH_SECTOR_7;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	4a0e      	ldr	r2, [pc, #56]	@ (8002a40 <GetSector+0xac>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d802      	bhi.n	8002a10 <GetSector+0x7c>
 8002a0a:	2307      	movs	r3, #7
 8002a0c:	60fb      	str	r3, [r7, #12]
 8002a0e:	e001      	b.n	8002a14 <GetSector+0x80>
  else sector = FLASH_SECTOR_7;
 8002a10:	2307      	movs	r3, #7
 8002a12:	60fb      	str	r3, [r7, #12]
  return sector;
 8002a14:	68fb      	ldr	r3, [r7, #12]
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	3714      	adds	r7, #20
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr
 8002a22:	bf00      	nop
 8002a24:	08004000 	.word	0x08004000
 8002a28:	08008000 	.word	0x08008000
 8002a2c:	0800c000 	.word	0x0800c000
 8002a30:	0800ffff 	.word	0x0800ffff
 8002a34:	0801ffff 	.word	0x0801ffff
 8002a38:	0803ffff 	.word	0x0803ffff
 8002a3c:	0805ffff 	.word	0x0805ffff
 8002a40:	0807ffff 	.word	0x0807ffff

08002a44 <Flash_Read_Data>:
void Flash_Read_Data (uint32_t StartSectorAddress, uint32_t *RxBuf, uint16_t numberofwords)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b085      	sub	sp, #20
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	60f8      	str	r0, [r7, #12]
 8002a4c:	60b9      	str	r1, [r7, #8]
 8002a4e:	4613      	mov	r3, r2
 8002a50:	80fb      	strh	r3, [r7, #6]
	while (1)
	{
		*RxBuf = *(__IO uint32_t *)StartSectorAddress;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	68bb      	ldr	r3, [r7, #8]
 8002a58:	601a      	str	r2, [r3, #0]
		StartSectorAddress += 4;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	3304      	adds	r3, #4
 8002a5e:	60fb      	str	r3, [r7, #12]
		RxBuf++;
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	3304      	adds	r3, #4
 8002a64:	60bb      	str	r3, [r7, #8]
		if (!(numberofwords--)) break;
 8002a66:	88fb      	ldrh	r3, [r7, #6]
 8002a68:	1e5a      	subs	r2, r3, #1
 8002a6a:	80fa      	strh	r2, [r7, #6]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d000      	beq.n	8002a72 <Flash_Read_Data+0x2e>
		*RxBuf = *(__IO uint32_t *)StartSectorAddress;
 8002a70:	e7ef      	b.n	8002a52 <Flash_Read_Data+0xe>
		if (!(numberofwords--)) break;
 8002a72:	bf00      	nop
	}
}
 8002a74:	bf00      	nop
 8002a76:	3714      	adds	r7, #20
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7e:	4770      	bx	lr

08002a80 <Flash_Write_Data>:

uint32_t Flash_Write_Data(uint32_t StartAddress,
                          uint32_t *Data,
                          uint16_t NumberOfWords)
{
 8002a80:	b5b0      	push	{r4, r5, r7, lr}
 8002a82:	b08e      	sub	sp, #56	@ 0x38
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	60f8      	str	r0, [r7, #12]
 8002a88:	60b9      	str	r1, [r7, #8]
 8002a8a:	4613      	mov	r3, r2
 8002a8c:	80fb      	strh	r3, [r7, #6]
    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t SectorError = 0;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	617b      	str	r3, [r7, #20]
    uint32_t addr = StartAddress;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	637b      	str	r3, [r7, #52]	@ 0x34
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a96:	b672      	cpsid	i
}
 8002a98:	bf00      	nop

    /* 1. Disable interrupt  trnh UART/Modbus ISR nhy vo Flash */
    __disable_irq();

    /* 2. Unlock Flash */
    HAL_FLASH_Unlock();
 8002a9a:	f004 fa35 	bl	8006f08 <HAL_FLASH_Unlock>

    /* 3. Xc nh sector cn erase (CH 1 SECTOR) */
    uint32_t StartSector = GetSector(StartAddress);
 8002a9e:	68f8      	ldr	r0, [r7, #12]
 8002aa0:	f7ff ff78 	bl	8002994 <GetSector>
 8002aa4:	62f8      	str	r0, [r7, #44]	@ 0x2c

    EraseInitStruct.TypeErase    = FLASH_TYPEERASE_SECTORS;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8002aaa:	2302      	movs	r3, #2
 8002aac:	62bb      	str	r3, [r7, #40]	@ 0x28
    EraseInitStruct.Sector       = StartSector;
 8002aae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ab0:	623b      	str	r3, [r7, #32]
    EraseInitStruct.NbSectors    = 1;   // <<< RT QUAN TRNG
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* 4. Erase sector */
    if (HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError) != HAL_OK)
 8002ab6:	f107 0214 	add.w	r2, r7, #20
 8002aba:	f107 0318 	add.w	r3, r7, #24
 8002abe:	4611      	mov	r1, r2
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f004 fb8f 	bl	80071e4 <HAL_FLASHEx_Erase>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d007      	beq.n	8002adc <Flash_Write_Data+0x5c>
    {
        HAL_FLASH_Lock();
 8002acc:	f004 fa3e 	bl	8006f4c <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8002ad0:	b662      	cpsie	i
}
 8002ad2:	bf00      	nop
        __enable_irq();
        return HAL_FLASH_GetError();
 8002ad4:	f004 fa4a 	bl	8006f6c <HAL_FLASH_GetError>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	e05a      	b.n	8002b92 <Flash_Write_Data+0x112>
    }

    /* 5. Program word-by-word */
    for (uint16_t i = 0; i < NumberOfWords; i++)
 8002adc:	2300      	movs	r3, #0
 8002ade:	867b      	strh	r3, [r7, #50]	@ 0x32
 8002ae0:	e01e      	b.n	8002b20 <Flash_Write_Data+0xa0>
    {
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, addr, Data[i]) != HAL_OK)
 8002ae2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002ae4:	009b      	lsls	r3, r3, #2
 8002ae6:	68ba      	ldr	r2, [r7, #8]
 8002ae8:	4413      	add	r3, r2
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	2200      	movs	r2, #0
 8002aee:	461c      	mov	r4, r3
 8002af0:	4615      	mov	r5, r2
 8002af2:	4622      	mov	r2, r4
 8002af4:	462b      	mov	r3, r5
 8002af6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8002af8:	2002      	movs	r0, #2
 8002afa:	f004 f9b3 	bl	8006e64 <HAL_FLASH_Program>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d007      	beq.n	8002b14 <Flash_Write_Data+0x94>
        {
            HAL_FLASH_Lock();
 8002b04:	f004 fa22 	bl	8006f4c <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8002b08:	b662      	cpsie	i
}
 8002b0a:	bf00      	nop
            __enable_irq();
            return HAL_FLASH_GetError();
 8002b0c:	f004 fa2e 	bl	8006f6c <HAL_FLASH_GetError>
 8002b10:	4603      	mov	r3, r0
 8002b12:	e03e      	b.n	8002b92 <Flash_Write_Data+0x112>
        }
        addr += 4;
 8002b14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b16:	3304      	adds	r3, #4
 8002b18:	637b      	str	r3, [r7, #52]	@ 0x34
    for (uint16_t i = 0; i < NumberOfWords; i++)
 8002b1a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002b1c:	3301      	adds	r3, #1
 8002b1e:	867b      	strh	r3, [r7, #50]	@ 0x32
 8002b20:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8002b22:	88fb      	ldrh	r3, [r7, #6]
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d3dc      	bcc.n	8002ae2 <Flash_Write_Data+0x62>
    }

    /* 6. Lock Flash */
    HAL_FLASH_Lock();
 8002b28:	f004 fa10 	bl	8006f4c <HAL_FLASH_Lock>

    /* 7. Flush cache  BT BUC theo ST */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8002b2c:	4b1b      	ldr	r3, [pc, #108]	@ (8002b9c <Flash_Write_Data+0x11c>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a1a      	ldr	r2, [pc, #104]	@ (8002b9c <Flash_Write_Data+0x11c>)
 8002b32:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002b36:	6013      	str	r3, [r2, #0]
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8002b38:	4b18      	ldr	r3, [pc, #96]	@ (8002b9c <Flash_Write_Data+0x11c>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a17      	ldr	r2, [pc, #92]	@ (8002b9c <Flash_Write_Data+0x11c>)
 8002b3e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002b42:	6013      	str	r3, [r2, #0]

    __HAL_FLASH_DATA_CACHE_RESET();
 8002b44:	4b15      	ldr	r3, [pc, #84]	@ (8002b9c <Flash_Write_Data+0x11c>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a14      	ldr	r2, [pc, #80]	@ (8002b9c <Flash_Write_Data+0x11c>)
 8002b4a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002b4e:	6013      	str	r3, [r2, #0]
 8002b50:	4b12      	ldr	r3, [pc, #72]	@ (8002b9c <Flash_Write_Data+0x11c>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a11      	ldr	r2, [pc, #68]	@ (8002b9c <Flash_Write_Data+0x11c>)
 8002b56:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002b5a:	6013      	str	r3, [r2, #0]
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8002b5c:	4b0f      	ldr	r3, [pc, #60]	@ (8002b9c <Flash_Write_Data+0x11c>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a0e      	ldr	r2, [pc, #56]	@ (8002b9c <Flash_Write_Data+0x11c>)
 8002b62:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002b66:	6013      	str	r3, [r2, #0]
 8002b68:	4b0c      	ldr	r3, [pc, #48]	@ (8002b9c <Flash_Write_Data+0x11c>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a0b      	ldr	r2, [pc, #44]	@ (8002b9c <Flash_Write_Data+0x11c>)
 8002b6e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002b72:	6013      	str	r3, [r2, #0]

    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002b74:	4b09      	ldr	r3, [pc, #36]	@ (8002b9c <Flash_Write_Data+0x11c>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a08      	ldr	r2, [pc, #32]	@ (8002b9c <Flash_Write_Data+0x11c>)
 8002b7a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b7e:	6013      	str	r3, [r2, #0]
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8002b80:	4b06      	ldr	r3, [pc, #24]	@ (8002b9c <Flash_Write_Data+0x11c>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a05      	ldr	r2, [pc, #20]	@ (8002b9c <Flash_Write_Data+0x11c>)
 8002b86:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002b8a:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002b8c:	b662      	cpsie	i
}
 8002b8e:	bf00      	nop

    /* 8. Enable li interrupt */
    __enable_irq();

    return 0;
 8002b90:	2300      	movs	r3, #0
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3738      	adds	r7, #56	@ 0x38
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bdb0      	pop	{r4, r5, r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	40023c00 	.word	0x40023c00

08002ba0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002ba4:	f003 fb82 	bl	80062ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002ba8:	f000 f81c 	bl	8002be4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002bac:	f000 fb70 	bl	8003290 <MX_GPIO_Init>
  MX_DMA_Init();
 8002bb0:	f000 fb4e 	bl	8003250 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8002bb4:	f000 fb22 	bl	80031fc <MX_USART2_UART_Init>
  MX_TIM5_Init();
 8002bb8:	f000 f9a6 	bl	8002f08 <MX_TIM5_Init>
  MX_TIM8_Init();
 8002bbc:	f000 fa60 	bl	8003080 <MX_TIM8_Init>
  MX_TIM1_Init();
 8002bc0:	f000 f87a 	bl	8002cb8 <MX_TIM1_Init>
  MX_TIM2_Init();
 8002bc4:	f000 f8fa 	bl	8002dbc <MX_TIM2_Init>
  MX_TIM3_Init();
 8002bc8:	f000 f946 	bl	8002e58 <MX_TIM3_Init>
  MX_TIM9_Init();
 8002bcc:	f000 fada 	bl	8003184 <MX_TIM9_Init>
  MX_TIM6_Init();
 8002bd0:	f000 f9ea 	bl	8002fa8 <MX_TIM6_Init>
  MX_TIM7_Init();
 8002bd4:	f000 fa1e 	bl	8003014 <MX_TIM7_Init>

//  while(DOOR_OPEN());
//  {
//
//  }
  application_init();
 8002bd8:	f7ff fbfe 	bl	80023d8 <application_init>
//	fy += 10000;
//	fz += 10000;
//	  HAL_Delay(500);
	//  application_run();
//	  task_timer6();
	  application_run_main();
 8002bdc:	f7ff fdda 	bl	8002794 <application_run_main>
 8002be0:	e7fc      	b.n	8002bdc <main+0x3c>
	...

08002be4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b094      	sub	sp, #80	@ 0x50
 8002be8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002bea:	f107 0320 	add.w	r3, r7, #32
 8002bee:	2230      	movs	r2, #48	@ 0x30
 8002bf0:	2100      	movs	r1, #0
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f007 fdc4 	bl	800a780 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002bf8:	f107 030c 	add.w	r3, r7, #12
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	601a      	str	r2, [r3, #0]
 8002c00:	605a      	str	r2, [r3, #4]
 8002c02:	609a      	str	r2, [r3, #8]
 8002c04:	60da      	str	r2, [r3, #12]
 8002c06:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c08:	2300      	movs	r3, #0
 8002c0a:	60bb      	str	r3, [r7, #8]
 8002c0c:	4b28      	ldr	r3, [pc, #160]	@ (8002cb0 <SystemClock_Config+0xcc>)
 8002c0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c10:	4a27      	ldr	r2, [pc, #156]	@ (8002cb0 <SystemClock_Config+0xcc>)
 8002c12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c16:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c18:	4b25      	ldr	r3, [pc, #148]	@ (8002cb0 <SystemClock_Config+0xcc>)
 8002c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c20:	60bb      	str	r3, [r7, #8]
 8002c22:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c24:	2300      	movs	r3, #0
 8002c26:	607b      	str	r3, [r7, #4]
 8002c28:	4b22      	ldr	r3, [pc, #136]	@ (8002cb4 <SystemClock_Config+0xd0>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a21      	ldr	r2, [pc, #132]	@ (8002cb4 <SystemClock_Config+0xd0>)
 8002c2e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c32:	6013      	str	r3, [r2, #0]
 8002c34:	4b1f      	ldr	r3, [pc, #124]	@ (8002cb4 <SystemClock_Config+0xd0>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c3c:	607b      	str	r3, [r7, #4]
 8002c3e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002c40:	2302      	movs	r3, #2
 8002c42:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002c44:	2301      	movs	r3, #1
 8002c46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002c48:	2310      	movs	r3, #16
 8002c4a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002c4c:	2302      	movs	r3, #2
 8002c4e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002c50:	2300      	movs	r3, #0
 8002c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002c54:	2308      	movs	r3, #8
 8002c56:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002c58:	23a8      	movs	r3, #168	@ 0xa8
 8002c5a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002c5c:	2302      	movs	r3, #2
 8002c5e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002c60:	2304      	movs	r3, #4
 8002c62:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c64:	f107 0320 	add.w	r3, r7, #32
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f004 fddb 	bl	8007824 <HAL_RCC_OscConfig>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d001      	beq.n	8002c78 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002c74:	f000 fc4c 	bl	8003510 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002c78:	230f      	movs	r3, #15
 8002c7a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002c7c:	2302      	movs	r3, #2
 8002c7e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002c80:	2300      	movs	r3, #0
 8002c82:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002c84:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002c88:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002c8a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002c8e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002c90:	f107 030c 	add.w	r3, r7, #12
 8002c94:	2105      	movs	r1, #5
 8002c96:	4618      	mov	r0, r3
 8002c98:	f005 f83c 	bl	8007d14 <HAL_RCC_ClockConfig>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d001      	beq.n	8002ca6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002ca2:	f000 fc35 	bl	8003510 <Error_Handler>
  }
}
 8002ca6:	bf00      	nop
 8002ca8:	3750      	adds	r7, #80	@ 0x50
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	40023800 	.word	0x40023800
 8002cb4:	40007000 	.word	0x40007000

08002cb8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b092      	sub	sp, #72	@ 0x48
 8002cbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cbe:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	601a      	str	r2, [r3, #0]
 8002cc6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002cc8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ccc:	2200      	movs	r2, #0
 8002cce:	601a      	str	r2, [r3, #0]
 8002cd0:	605a      	str	r2, [r3, #4]
 8002cd2:	609a      	str	r2, [r3, #8]
 8002cd4:	60da      	str	r2, [r3, #12]
 8002cd6:	611a      	str	r2, [r3, #16]
 8002cd8:	615a      	str	r2, [r3, #20]
 8002cda:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002cdc:	1d3b      	adds	r3, r7, #4
 8002cde:	2220      	movs	r2, #32
 8002ce0:	2100      	movs	r1, #0
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f007 fd4c 	bl	800a780 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002ce8:	4b32      	ldr	r3, [pc, #200]	@ (8002db4 <MX_TIM1_Init+0xfc>)
 8002cea:	4a33      	ldr	r2, [pc, #204]	@ (8002db8 <MX_TIM1_Init+0x100>)
 8002cec:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 8002cee:	4b31      	ldr	r3, [pc, #196]	@ (8002db4 <MX_TIM1_Init+0xfc>)
 8002cf0:	2253      	movs	r2, #83	@ 0x53
 8002cf2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cf4:	4b2f      	ldr	r3, [pc, #188]	@ (8002db4 <MX_TIM1_Init+0xfc>)
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 8002cfa:	4b2e      	ldr	r3, [pc, #184]	@ (8002db4 <MX_TIM1_Init+0xfc>)
 8002cfc:	2264      	movs	r2, #100	@ 0x64
 8002cfe:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d00:	4b2c      	ldr	r3, [pc, #176]	@ (8002db4 <MX_TIM1_Init+0xfc>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002d06:	4b2b      	ldr	r3, [pc, #172]	@ (8002db4 <MX_TIM1_Init+0xfc>)
 8002d08:	2200      	movs	r2, #0
 8002d0a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d0c:	4b29      	ldr	r3, [pc, #164]	@ (8002db4 <MX_TIM1_Init+0xfc>)
 8002d0e:	2200      	movs	r2, #0
 8002d10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002d12:	4828      	ldr	r0, [pc, #160]	@ (8002db4 <MX_TIM1_Init+0xfc>)
 8002d14:	f005 fade 	bl	80082d4 <HAL_TIM_PWM_Init>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d001      	beq.n	8002d22 <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 8002d1e:	f000 fbf7 	bl	8003510 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8002d22:	2340      	movs	r3, #64	@ 0x40
 8002d24:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d26:	2300      	movs	r3, #0
 8002d28:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002d2a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002d2e:	4619      	mov	r1, r3
 8002d30:	4820      	ldr	r0, [pc, #128]	@ (8002db4 <MX_TIM1_Init+0xfc>)
 8002d32:	f006 fa09 	bl	8009148 <HAL_TIMEx_MasterConfigSynchronization>
 8002d36:	4603      	mov	r3, r0
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d001      	beq.n	8002d40 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 8002d3c:	f000 fbe8 	bl	8003510 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002d40:	2360      	movs	r3, #96	@ 0x60
 8002d42:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 50;
 8002d44:	2332      	movs	r3, #50	@ 0x32
 8002d46:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8002d48:	2302      	movs	r3, #2
 8002d4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002d50:	2300      	movs	r3, #0
 8002d52:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002d54:	2300      	movs	r3, #0
 8002d56:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002d5c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d60:	2200      	movs	r2, #0
 8002d62:	4619      	mov	r1, r3
 8002d64:	4813      	ldr	r0, [pc, #76]	@ (8002db4 <MX_TIM1_Init+0xfc>)
 8002d66:	f005 fd2d 	bl	80087c4 <HAL_TIM_PWM_ConfigChannel>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d001      	beq.n	8002d74 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 8002d70:	f000 fbce 	bl	8003510 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002d74:	2300      	movs	r3, #0
 8002d76:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002d80:	2300      	movs	r3, #0
 8002d82:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002d84:	2300      	movs	r3, #0
 8002d86:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002d88:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002d8c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002d92:	1d3b      	adds	r3, r7, #4
 8002d94:	4619      	mov	r1, r3
 8002d96:	4807      	ldr	r0, [pc, #28]	@ (8002db4 <MX_TIM1_Init+0xfc>)
 8002d98:	f006 fa52 	bl	8009240 <HAL_TIMEx_ConfigBreakDeadTime>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d001      	beq.n	8002da6 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 8002da2:	f000 fbb5 	bl	8003510 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002da6:	4803      	ldr	r0, [pc, #12]	@ (8002db4 <MX_TIM1_Init+0xfc>)
 8002da8:	f002 ff3c 	bl	8005c24 <HAL_TIM_MspPostInit>

}
 8002dac:	bf00      	nop
 8002dae:	3748      	adds	r7, #72	@ 0x48
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd80      	pop	{r7, pc}
 8002db4:	20000c8c 	.word	0x20000c8c
 8002db8:	40010000 	.word	0x40010000

08002dbc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b088      	sub	sp, #32
 8002dc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002dc2:	f107 030c 	add.w	r3, r7, #12
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	601a      	str	r2, [r3, #0]
 8002dca:	605a      	str	r2, [r3, #4]
 8002dcc:	609a      	str	r2, [r3, #8]
 8002dce:	60da      	str	r2, [r3, #12]
 8002dd0:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002dd2:	1d3b      	adds	r3, r7, #4
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	601a      	str	r2, [r3, #0]
 8002dd8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002dda:	4b1e      	ldr	r3, [pc, #120]	@ (8002e54 <MX_TIM2_Init+0x98>)
 8002ddc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002de0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002de2:	4b1c      	ldr	r3, [pc, #112]	@ (8002e54 <MX_TIM2_Init+0x98>)
 8002de4:	2200      	movs	r2, #0
 8002de6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002de8:	4b1a      	ldr	r3, [pc, #104]	@ (8002e54 <MX_TIM2_Init+0x98>)
 8002dea:	2200      	movs	r2, #0
 8002dec:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002dee:	4b19      	ldr	r3, [pc, #100]	@ (8002e54 <MX_TIM2_Init+0x98>)
 8002df0:	f04f 32ff 	mov.w	r2, #4294967295
 8002df4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002df6:	4b17      	ldr	r3, [pc, #92]	@ (8002e54 <MX_TIM2_Init+0x98>)
 8002df8:	2200      	movs	r2, #0
 8002dfa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002dfc:	4b15      	ldr	r3, [pc, #84]	@ (8002e54 <MX_TIM2_Init+0x98>)
 8002dfe:	2200      	movs	r2, #0
 8002e00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002e02:	4814      	ldr	r0, [pc, #80]	@ (8002e54 <MX_TIM2_Init+0x98>)
 8002e04:	f005 f9a6 	bl	8008154 <HAL_TIM_Base_Init>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d001      	beq.n	8002e12 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002e0e:	f000 fb7f 	bl	8003510 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8002e12:	2307      	movs	r3, #7
 8002e14:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8002e16:	2300      	movs	r3, #0
 8002e18:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8002e1a:	f107 030c 	add.w	r3, r7, #12
 8002e1e:	4619      	mov	r1, r3
 8002e20:	480c      	ldr	r0, [pc, #48]	@ (8002e54 <MX_TIM2_Init+0x98>)
 8002e22:	f005 fd91 	bl	8008948 <HAL_TIM_SlaveConfigSynchro>
 8002e26:	4603      	mov	r3, r0
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d001      	beq.n	8002e30 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8002e2c:	f000 fb70 	bl	8003510 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e30:	2300      	movs	r3, #0
 8002e32:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e34:	2300      	movs	r3, #0
 8002e36:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002e38:	1d3b      	adds	r3, r7, #4
 8002e3a:	4619      	mov	r1, r3
 8002e3c:	4805      	ldr	r0, [pc, #20]	@ (8002e54 <MX_TIM2_Init+0x98>)
 8002e3e:	f006 f983 	bl	8009148 <HAL_TIMEx_MasterConfigSynchronization>
 8002e42:	4603      	mov	r3, r0
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d001      	beq.n	8002e4c <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8002e48:	f000 fb62 	bl	8003510 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002e4c:	bf00      	nop
 8002e4e:	3720      	adds	r7, #32
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}
 8002e54:	20000cd4 	.word	0x20000cd4

08002e58 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b08a      	sub	sp, #40	@ 0x28
 8002e5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e5e:	f107 0320 	add.w	r3, r7, #32
 8002e62:	2200      	movs	r2, #0
 8002e64:	601a      	str	r2, [r3, #0]
 8002e66:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002e68:	1d3b      	adds	r3, r7, #4
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	601a      	str	r2, [r3, #0]
 8002e6e:	605a      	str	r2, [r3, #4]
 8002e70:	609a      	str	r2, [r3, #8]
 8002e72:	60da      	str	r2, [r3, #12]
 8002e74:	611a      	str	r2, [r3, #16]
 8002e76:	615a      	str	r2, [r3, #20]
 8002e78:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002e7a:	4b21      	ldr	r3, [pc, #132]	@ (8002f00 <MX_TIM3_Init+0xa8>)
 8002e7c:	4a21      	ldr	r2, [pc, #132]	@ (8002f04 <MX_TIM3_Init+0xac>)
 8002e7e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 41;
 8002e80:	4b1f      	ldr	r3, [pc, #124]	@ (8002f00 <MX_TIM3_Init+0xa8>)
 8002e82:	2229      	movs	r2, #41	@ 0x29
 8002e84:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e86:	4b1e      	ldr	r3, [pc, #120]	@ (8002f00 <MX_TIM3_Init+0xa8>)
 8002e88:	2200      	movs	r2, #0
 8002e8a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 8002e8c:	4b1c      	ldr	r3, [pc, #112]	@ (8002f00 <MX_TIM3_Init+0xa8>)
 8002e8e:	2264      	movs	r2, #100	@ 0x64
 8002e90:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e92:	4b1b      	ldr	r3, [pc, #108]	@ (8002f00 <MX_TIM3_Init+0xa8>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e98:	4b19      	ldr	r3, [pc, #100]	@ (8002f00 <MX_TIM3_Init+0xa8>)
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002e9e:	4818      	ldr	r0, [pc, #96]	@ (8002f00 <MX_TIM3_Init+0xa8>)
 8002ea0:	f005 fa18 	bl	80082d4 <HAL_TIM_PWM_Init>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d001      	beq.n	8002eae <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8002eaa:	f000 fb31 	bl	8003510 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC3REF;
 8002eae:	2360      	movs	r3, #96	@ 0x60
 8002eb0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002eb6:	f107 0320 	add.w	r3, r7, #32
 8002eba:	4619      	mov	r1, r3
 8002ebc:	4810      	ldr	r0, [pc, #64]	@ (8002f00 <MX_TIM3_Init+0xa8>)
 8002ebe:	f006 f943 	bl	8009148 <HAL_TIMEx_MasterConfigSynchronization>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d001      	beq.n	8002ecc <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 8002ec8:	f000 fb22 	bl	8003510 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002ecc:	2360      	movs	r3, #96	@ 0x60
 8002ece:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 50;
 8002ed0:	2332      	movs	r3, #50	@ 0x32
 8002ed2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8002ed4:	2302      	movs	r3, #2
 8002ed6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002edc:	1d3b      	adds	r3, r7, #4
 8002ede:	2208      	movs	r2, #8
 8002ee0:	4619      	mov	r1, r3
 8002ee2:	4807      	ldr	r0, [pc, #28]	@ (8002f00 <MX_TIM3_Init+0xa8>)
 8002ee4:	f005 fc6e 	bl	80087c4 <HAL_TIM_PWM_ConfigChannel>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d001      	beq.n	8002ef2 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8002eee:	f000 fb0f 	bl	8003510 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002ef2:	4803      	ldr	r0, [pc, #12]	@ (8002f00 <MX_TIM3_Init+0xa8>)
 8002ef4:	f002 fe96 	bl	8005c24 <HAL_TIM_MspPostInit>

}
 8002ef8:	bf00      	nop
 8002efa:	3728      	adds	r7, #40	@ 0x28
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}
 8002f00:	20000d1c 	.word	0x20000d1c
 8002f04:	40000400 	.word	0x40000400

08002f08 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b088      	sub	sp, #32
 8002f0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002f0e:	f107 030c 	add.w	r3, r7, #12
 8002f12:	2200      	movs	r2, #0
 8002f14:	601a      	str	r2, [r3, #0]
 8002f16:	605a      	str	r2, [r3, #4]
 8002f18:	609a      	str	r2, [r3, #8]
 8002f1a:	60da      	str	r2, [r3, #12]
 8002f1c:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f1e:	1d3b      	adds	r3, r7, #4
 8002f20:	2200      	movs	r2, #0
 8002f22:	601a      	str	r2, [r3, #0]
 8002f24:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002f26:	4b1e      	ldr	r3, [pc, #120]	@ (8002fa0 <MX_TIM5_Init+0x98>)
 8002f28:	4a1e      	ldr	r2, [pc, #120]	@ (8002fa4 <MX_TIM5_Init+0x9c>)
 8002f2a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8002f2c:	4b1c      	ldr	r3, [pc, #112]	@ (8002fa0 <MX_TIM5_Init+0x98>)
 8002f2e:	2200      	movs	r2, #0
 8002f30:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f32:	4b1b      	ldr	r3, [pc, #108]	@ (8002fa0 <MX_TIM5_Init+0x98>)
 8002f34:	2200      	movs	r2, #0
 8002f36:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8002f38:	4b19      	ldr	r3, [pc, #100]	@ (8002fa0 <MX_TIM5_Init+0x98>)
 8002f3a:	f04f 32ff 	mov.w	r2, #4294967295
 8002f3e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f40:	4b17      	ldr	r3, [pc, #92]	@ (8002fa0 <MX_TIM5_Init+0x98>)
 8002f42:	2200      	movs	r2, #0
 8002f44:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f46:	4b16      	ldr	r3, [pc, #88]	@ (8002fa0 <MX_TIM5_Init+0x98>)
 8002f48:	2200      	movs	r2, #0
 8002f4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002f4c:	4814      	ldr	r0, [pc, #80]	@ (8002fa0 <MX_TIM5_Init+0x98>)
 8002f4e:	f005 f901 	bl	8008154 <HAL_TIM_Base_Init>
 8002f52:	4603      	mov	r3, r0
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d001      	beq.n	8002f5c <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8002f58:	f000 fada 	bl	8003510 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8002f5c:	2307      	movs	r3, #7
 8002f5e:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 8002f60:	2330      	movs	r3, #48	@ 0x30
 8002f62:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 8002f64:	f107 030c 	add.w	r3, r7, #12
 8002f68:	4619      	mov	r1, r3
 8002f6a:	480d      	ldr	r0, [pc, #52]	@ (8002fa0 <MX_TIM5_Init+0x98>)
 8002f6c:	f005 fcec 	bl	8008948 <HAL_TIM_SlaveConfigSynchro>
 8002f70:	4603      	mov	r3, r0
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d001      	beq.n	8002f7a <MX_TIM5_Init+0x72>
  {
    Error_Handler();
 8002f76:	f000 facb 	bl	8003510 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002f82:	1d3b      	adds	r3, r7, #4
 8002f84:	4619      	mov	r1, r3
 8002f86:	4806      	ldr	r0, [pc, #24]	@ (8002fa0 <MX_TIM5_Init+0x98>)
 8002f88:	f006 f8de 	bl	8009148 <HAL_TIMEx_MasterConfigSynchronization>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d001      	beq.n	8002f96 <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 8002f92:	f000 fabd 	bl	8003510 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002f96:	bf00      	nop
 8002f98:	3720      	adds	r7, #32
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	20000d64 	.word	0x20000d64
 8002fa4:	40000c00 	.word	0x40000c00

08002fa8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b082      	sub	sp, #8
 8002fac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fae:	463b      	mov	r3, r7
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	601a      	str	r2, [r3, #0]
 8002fb4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002fb6:	4b15      	ldr	r3, [pc, #84]	@ (800300c <MX_TIM6_Init+0x64>)
 8002fb8:	4a15      	ldr	r2, [pc, #84]	@ (8003010 <MX_TIM6_Init+0x68>)
 8002fba:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 83;
 8002fbc:	4b13      	ldr	r3, [pc, #76]	@ (800300c <MX_TIM6_Init+0x64>)
 8002fbe:	2253      	movs	r2, #83	@ 0x53
 8002fc0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fc2:	4b12      	ldr	r3, [pc, #72]	@ (800300c <MX_TIM6_Init+0x64>)
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10000;
 8002fc8:	4b10      	ldr	r3, [pc, #64]	@ (800300c <MX_TIM6_Init+0x64>)
 8002fca:	f242 7210 	movw	r2, #10000	@ 0x2710
 8002fce:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fd0:	4b0e      	ldr	r3, [pc, #56]	@ (800300c <MX_TIM6_Init+0x64>)
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002fd6:	480d      	ldr	r0, [pc, #52]	@ (800300c <MX_TIM6_Init+0x64>)
 8002fd8:	f005 f8bc 	bl	8008154 <HAL_TIM_Base_Init>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d001      	beq.n	8002fe6 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8002fe2:	f000 fa95 	bl	8003510 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fea:	2300      	movs	r3, #0
 8002fec:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002fee:	463b      	mov	r3, r7
 8002ff0:	4619      	mov	r1, r3
 8002ff2:	4806      	ldr	r0, [pc, #24]	@ (800300c <MX_TIM6_Init+0x64>)
 8002ff4:	f006 f8a8 	bl	8009148 <HAL_TIMEx_MasterConfigSynchronization>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d001      	beq.n	8003002 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8002ffe:	f000 fa87 	bl	8003510 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003002:	bf00      	nop
 8003004:	3708      	adds	r7, #8
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	20000dac 	.word	0x20000dac
 8003010:	40001000 	.word	0x40001000

08003014 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b082      	sub	sp, #8
 8003018:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800301a:	463b      	mov	r3, r7
 800301c:	2200      	movs	r2, #0
 800301e:	601a      	str	r2, [r3, #0]
 8003020:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8003022:	4b15      	ldr	r3, [pc, #84]	@ (8003078 <MX_TIM7_Init+0x64>)
 8003024:	4a15      	ldr	r2, [pc, #84]	@ (800307c <MX_TIM7_Init+0x68>)
 8003026:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 8003028:	4b13      	ldr	r3, [pc, #76]	@ (8003078 <MX_TIM7_Init+0x64>)
 800302a:	2253      	movs	r2, #83	@ 0x53
 800302c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800302e:	4b12      	ldr	r3, [pc, #72]	@ (8003078 <MX_TIM7_Init+0x64>)
 8003030:	2200      	movs	r2, #0
 8003032:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000;
 8003034:	4b10      	ldr	r3, [pc, #64]	@ (8003078 <MX_TIM7_Init+0x64>)
 8003036:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800303a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800303c:	4b0e      	ldr	r3, [pc, #56]	@ (8003078 <MX_TIM7_Init+0x64>)
 800303e:	2200      	movs	r2, #0
 8003040:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003042:	480d      	ldr	r0, [pc, #52]	@ (8003078 <MX_TIM7_Init+0x64>)
 8003044:	f005 f886 	bl	8008154 <HAL_TIM_Base_Init>
 8003048:	4603      	mov	r3, r0
 800304a:	2b00      	cmp	r3, #0
 800304c:	d001      	beq.n	8003052 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 800304e:	f000 fa5f 	bl	8003510 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003052:	2300      	movs	r3, #0
 8003054:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003056:	2300      	movs	r3, #0
 8003058:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800305a:	463b      	mov	r3, r7
 800305c:	4619      	mov	r1, r3
 800305e:	4806      	ldr	r0, [pc, #24]	@ (8003078 <MX_TIM7_Init+0x64>)
 8003060:	f006 f872 	bl	8009148 <HAL_TIMEx_MasterConfigSynchronization>
 8003064:	4603      	mov	r3, r0
 8003066:	2b00      	cmp	r3, #0
 8003068:	d001      	beq.n	800306e <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800306a:	f000 fa51 	bl	8003510 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800306e:	bf00      	nop
 8003070:	3708      	adds	r7, #8
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	20000df4 	.word	0x20000df4
 800307c:	40001400 	.word	0x40001400

08003080 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b092      	sub	sp, #72	@ 0x48
 8003084:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003086:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800308a:	2200      	movs	r2, #0
 800308c:	601a      	str	r2, [r3, #0]
 800308e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003090:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003094:	2200      	movs	r2, #0
 8003096:	601a      	str	r2, [r3, #0]
 8003098:	605a      	str	r2, [r3, #4]
 800309a:	609a      	str	r2, [r3, #8]
 800309c:	60da      	str	r2, [r3, #12]
 800309e:	611a      	str	r2, [r3, #16]
 80030a0:	615a      	str	r2, [r3, #20]
 80030a2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80030a4:	1d3b      	adds	r3, r7, #4
 80030a6:	2220      	movs	r2, #32
 80030a8:	2100      	movs	r1, #0
 80030aa:	4618      	mov	r0, r3
 80030ac:	f007 fb68 	bl	800a780 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80030b0:	4b32      	ldr	r3, [pc, #200]	@ (800317c <MX_TIM8_Init+0xfc>)
 80030b2:	4a33      	ldr	r2, [pc, #204]	@ (8003180 <MX_TIM8_Init+0x100>)
 80030b4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 83;
 80030b6:	4b31      	ldr	r3, [pc, #196]	@ (800317c <MX_TIM8_Init+0xfc>)
 80030b8:	2253      	movs	r2, #83	@ 0x53
 80030ba:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030bc:	4b2f      	ldr	r3, [pc, #188]	@ (800317c <MX_TIM8_Init+0xfc>)
 80030be:	2200      	movs	r2, #0
 80030c0:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 100;
 80030c2:	4b2e      	ldr	r3, [pc, #184]	@ (800317c <MX_TIM8_Init+0xfc>)
 80030c4:	2264      	movs	r2, #100	@ 0x64
 80030c6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030c8:	4b2c      	ldr	r3, [pc, #176]	@ (800317c <MX_TIM8_Init+0xfc>)
 80030ca:	2200      	movs	r2, #0
 80030cc:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80030ce:	4b2b      	ldr	r3, [pc, #172]	@ (800317c <MX_TIM8_Init+0xfc>)
 80030d0:	2200      	movs	r2, #0
 80030d2:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030d4:	4b29      	ldr	r3, [pc, #164]	@ (800317c <MX_TIM8_Init+0xfc>)
 80030d6:	2200      	movs	r2, #0
 80030d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80030da:	4828      	ldr	r0, [pc, #160]	@ (800317c <MX_TIM8_Init+0xfc>)
 80030dc:	f005 f8fa 	bl	80082d4 <HAL_TIM_PWM_Init>
 80030e0:	4603      	mov	r3, r0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d001      	beq.n	80030ea <MX_TIM8_Init+0x6a>
  {
    Error_Handler();
 80030e6:	f000 fa13 	bl	8003510 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 80030ea:	2340      	movs	r3, #64	@ 0x40
 80030ec:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030ee:	2300      	movs	r3, #0
 80030f0:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80030f2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80030f6:	4619      	mov	r1, r3
 80030f8:	4820      	ldr	r0, [pc, #128]	@ (800317c <MX_TIM8_Init+0xfc>)
 80030fa:	f006 f825 	bl	8009148 <HAL_TIMEx_MasterConfigSynchronization>
 80030fe:	4603      	mov	r3, r0
 8003100:	2b00      	cmp	r3, #0
 8003102:	d001      	beq.n	8003108 <MX_TIM8_Init+0x88>
  {
    Error_Handler();
 8003104:	f000 fa04 	bl	8003510 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003108:	2360      	movs	r3, #96	@ 0x60
 800310a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 50;
 800310c:	2332      	movs	r3, #50	@ 0x32
 800310e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8003110:	2302      	movs	r3, #2
 8003112:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003114:	2300      	movs	r3, #0
 8003116:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003118:	2300      	movs	r3, #0
 800311a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800311c:	2300      	movs	r3, #0
 800311e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003120:	2300      	movs	r3, #0
 8003122:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003124:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003128:	2200      	movs	r2, #0
 800312a:	4619      	mov	r1, r3
 800312c:	4813      	ldr	r0, [pc, #76]	@ (800317c <MX_TIM8_Init+0xfc>)
 800312e:	f005 fb49 	bl	80087c4 <HAL_TIM_PWM_ConfigChannel>
 8003132:	4603      	mov	r3, r0
 8003134:	2b00      	cmp	r3, #0
 8003136:	d001      	beq.n	800313c <MX_TIM8_Init+0xbc>
  {
    Error_Handler();
 8003138:	f000 f9ea 	bl	8003510 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800313c:	2300      	movs	r3, #0
 800313e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003140:	2300      	movs	r3, #0
 8003142:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003144:	2300      	movs	r3, #0
 8003146:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003148:	2300      	movs	r3, #0
 800314a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800314c:	2300      	movs	r3, #0
 800314e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003150:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003154:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003156:	2300      	movs	r3, #0
 8003158:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800315a:	1d3b      	adds	r3, r7, #4
 800315c:	4619      	mov	r1, r3
 800315e:	4807      	ldr	r0, [pc, #28]	@ (800317c <MX_TIM8_Init+0xfc>)
 8003160:	f006 f86e 	bl	8009240 <HAL_TIMEx_ConfigBreakDeadTime>
 8003164:	4603      	mov	r3, r0
 8003166:	2b00      	cmp	r3, #0
 8003168:	d001      	beq.n	800316e <MX_TIM8_Init+0xee>
  {
    Error_Handler();
 800316a:	f000 f9d1 	bl	8003510 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800316e:	4803      	ldr	r0, [pc, #12]	@ (800317c <MX_TIM8_Init+0xfc>)
 8003170:	f002 fd58 	bl	8005c24 <HAL_TIM_MspPostInit>

}
 8003174:	bf00      	nop
 8003176:	3748      	adds	r7, #72	@ 0x48
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}
 800317c:	20000e3c 	.word	0x20000e3c
 8003180:	40010400 	.word	0x40010400

08003184 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b086      	sub	sp, #24
 8003188:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800318a:	1d3b      	adds	r3, r7, #4
 800318c:	2200      	movs	r2, #0
 800318e:	601a      	str	r2, [r3, #0]
 8003190:	605a      	str	r2, [r3, #4]
 8003192:	609a      	str	r2, [r3, #8]
 8003194:	60da      	str	r2, [r3, #12]
 8003196:	611a      	str	r2, [r3, #16]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8003198:	4b16      	ldr	r3, [pc, #88]	@ (80031f4 <MX_TIM9_Init+0x70>)
 800319a:	4a17      	ldr	r2, [pc, #92]	@ (80031f8 <MX_TIM9_Init+0x74>)
 800319c:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 800319e:	4b15      	ldr	r3, [pc, #84]	@ (80031f4 <MX_TIM9_Init+0x70>)
 80031a0:	2200      	movs	r2, #0
 80031a2:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031a4:	4b13      	ldr	r3, [pc, #76]	@ (80031f4 <MX_TIM9_Init+0x70>)
 80031a6:	2200      	movs	r2, #0
 80031a8:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 80031aa:	4b12      	ldr	r3, [pc, #72]	@ (80031f4 <MX_TIM9_Init+0x70>)
 80031ac:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80031b0:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031b2:	4b10      	ldr	r3, [pc, #64]	@ (80031f4 <MX_TIM9_Init+0x70>)
 80031b4:	2200      	movs	r2, #0
 80031b6:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80031b8:	4b0e      	ldr	r3, [pc, #56]	@ (80031f4 <MX_TIM9_Init+0x70>)
 80031ba:	2200      	movs	r2, #0
 80031bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80031be:	480d      	ldr	r0, [pc, #52]	@ (80031f4 <MX_TIM9_Init+0x70>)
 80031c0:	f004 ffc8 	bl	8008154 <HAL_TIM_Base_Init>
 80031c4:	4603      	mov	r3, r0
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d001      	beq.n	80031ce <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 80031ca:	f000 f9a1 	bl	8003510 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 80031ce:	2307      	movs	r3, #7
 80031d0:	607b      	str	r3, [r7, #4]
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 80031d2:	2310      	movs	r3, #16
 80031d4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 80031d6:	1d3b      	adds	r3, r7, #4
 80031d8:	4619      	mov	r1, r3
 80031da:	4806      	ldr	r0, [pc, #24]	@ (80031f4 <MX_TIM9_Init+0x70>)
 80031dc:	f005 fbb4 	bl	8008948 <HAL_TIM_SlaveConfigSynchro>
 80031e0:	4603      	mov	r3, r0
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d001      	beq.n	80031ea <MX_TIM9_Init+0x66>
  {
    Error_Handler();
 80031e6:	f000 f993 	bl	8003510 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 80031ea:	bf00      	nop
 80031ec:	3718      	adds	r7, #24
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}
 80031f2:	bf00      	nop
 80031f4:	20000e84 	.word	0x20000e84
 80031f8:	40014000 	.word	0x40014000

080031fc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003200:	4b11      	ldr	r3, [pc, #68]	@ (8003248 <MX_USART2_UART_Init+0x4c>)
 8003202:	4a12      	ldr	r2, [pc, #72]	@ (800324c <MX_USART2_UART_Init+0x50>)
 8003204:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003206:	4b10      	ldr	r3, [pc, #64]	@ (8003248 <MX_USART2_UART_Init+0x4c>)
 8003208:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800320c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800320e:	4b0e      	ldr	r3, [pc, #56]	@ (8003248 <MX_USART2_UART_Init+0x4c>)
 8003210:	2200      	movs	r2, #0
 8003212:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003214:	4b0c      	ldr	r3, [pc, #48]	@ (8003248 <MX_USART2_UART_Init+0x4c>)
 8003216:	2200      	movs	r2, #0
 8003218:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800321a:	4b0b      	ldr	r3, [pc, #44]	@ (8003248 <MX_USART2_UART_Init+0x4c>)
 800321c:	2200      	movs	r2, #0
 800321e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003220:	4b09      	ldr	r3, [pc, #36]	@ (8003248 <MX_USART2_UART_Init+0x4c>)
 8003222:	220c      	movs	r2, #12
 8003224:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003226:	4b08      	ldr	r3, [pc, #32]	@ (8003248 <MX_USART2_UART_Init+0x4c>)
 8003228:	2200      	movs	r2, #0
 800322a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800322c:	4b06      	ldr	r3, [pc, #24]	@ (8003248 <MX_USART2_UART_Init+0x4c>)
 800322e:	2200      	movs	r2, #0
 8003230:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003232:	4805      	ldr	r0, [pc, #20]	@ (8003248 <MX_USART2_UART_Init+0x4c>)
 8003234:	f006 f86a 	bl	800930c <HAL_UART_Init>
 8003238:	4603      	mov	r3, r0
 800323a:	2b00      	cmp	r3, #0
 800323c:	d001      	beq.n	8003242 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800323e:	f000 f967 	bl	8003510 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003242:	bf00      	nop
 8003244:	bd80      	pop	{r7, pc}
 8003246:	bf00      	nop
 8003248:	20000ecc 	.word	0x20000ecc
 800324c:	40004400 	.word	0x40004400

08003250 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b082      	sub	sp, #8
 8003254:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003256:	2300      	movs	r3, #0
 8003258:	607b      	str	r3, [r7, #4]
 800325a:	4b0c      	ldr	r3, [pc, #48]	@ (800328c <MX_DMA_Init+0x3c>)
 800325c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800325e:	4a0b      	ldr	r2, [pc, #44]	@ (800328c <MX_DMA_Init+0x3c>)
 8003260:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003264:	6313      	str	r3, [r2, #48]	@ 0x30
 8003266:	4b09      	ldr	r3, [pc, #36]	@ (800328c <MX_DMA_Init+0x3c>)
 8003268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800326a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800326e:	607b      	str	r3, [r7, #4]
 8003270:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8003272:	2200      	movs	r2, #0
 8003274:	2100      	movs	r1, #0
 8003276:	2010      	movs	r0, #16
 8003278:	f003 f9ad 	bl	80065d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800327c:	2010      	movs	r0, #16
 800327e:	f003 f9c6 	bl	800660e <HAL_NVIC_EnableIRQ>

}
 8003282:	bf00      	nop
 8003284:	3708      	adds	r7, #8
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}
 800328a:	bf00      	nop
 800328c:	40023800 	.word	0x40023800

08003290 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b08c      	sub	sp, #48	@ 0x30
 8003294:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003296:	f107 031c 	add.w	r3, r7, #28
 800329a:	2200      	movs	r2, #0
 800329c:	601a      	str	r2, [r3, #0]
 800329e:	605a      	str	r2, [r3, #4]
 80032a0:	609a      	str	r2, [r3, #8]
 80032a2:	60da      	str	r2, [r3, #12]
 80032a4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80032a6:	2300      	movs	r3, #0
 80032a8:	61bb      	str	r3, [r7, #24]
 80032aa:	4b93      	ldr	r3, [pc, #588]	@ (80034f8 <MX_GPIO_Init+0x268>)
 80032ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ae:	4a92      	ldr	r2, [pc, #584]	@ (80034f8 <MX_GPIO_Init+0x268>)
 80032b0:	f043 0310 	orr.w	r3, r3, #16
 80032b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80032b6:	4b90      	ldr	r3, [pc, #576]	@ (80034f8 <MX_GPIO_Init+0x268>)
 80032b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ba:	f003 0310 	and.w	r3, r3, #16
 80032be:	61bb      	str	r3, [r7, #24]
 80032c0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80032c2:	2300      	movs	r3, #0
 80032c4:	617b      	str	r3, [r7, #20]
 80032c6:	4b8c      	ldr	r3, [pc, #560]	@ (80034f8 <MX_GPIO_Init+0x268>)
 80032c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ca:	4a8b      	ldr	r2, [pc, #556]	@ (80034f8 <MX_GPIO_Init+0x268>)
 80032cc:	f043 0304 	orr.w	r3, r3, #4
 80032d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80032d2:	4b89      	ldr	r3, [pc, #548]	@ (80034f8 <MX_GPIO_Init+0x268>)
 80032d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032d6:	f003 0304 	and.w	r3, r3, #4
 80032da:	617b      	str	r3, [r7, #20]
 80032dc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80032de:	2300      	movs	r3, #0
 80032e0:	613b      	str	r3, [r7, #16]
 80032e2:	4b85      	ldr	r3, [pc, #532]	@ (80034f8 <MX_GPIO_Init+0x268>)
 80032e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032e6:	4a84      	ldr	r2, [pc, #528]	@ (80034f8 <MX_GPIO_Init+0x268>)
 80032e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80032ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80032ee:	4b82      	ldr	r3, [pc, #520]	@ (80034f8 <MX_GPIO_Init+0x268>)
 80032f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032f6:	613b      	str	r3, [r7, #16]
 80032f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80032fa:	2300      	movs	r3, #0
 80032fc:	60fb      	str	r3, [r7, #12]
 80032fe:	4b7e      	ldr	r3, [pc, #504]	@ (80034f8 <MX_GPIO_Init+0x268>)
 8003300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003302:	4a7d      	ldr	r2, [pc, #500]	@ (80034f8 <MX_GPIO_Init+0x268>)
 8003304:	f043 0301 	orr.w	r3, r3, #1
 8003308:	6313      	str	r3, [r2, #48]	@ 0x30
 800330a:	4b7b      	ldr	r3, [pc, #492]	@ (80034f8 <MX_GPIO_Init+0x268>)
 800330c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800330e:	f003 0301 	and.w	r3, r3, #1
 8003312:	60fb      	str	r3, [r7, #12]
 8003314:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003316:	2300      	movs	r3, #0
 8003318:	60bb      	str	r3, [r7, #8]
 800331a:	4b77      	ldr	r3, [pc, #476]	@ (80034f8 <MX_GPIO_Init+0x268>)
 800331c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800331e:	4a76      	ldr	r2, [pc, #472]	@ (80034f8 <MX_GPIO_Init+0x268>)
 8003320:	f043 0308 	orr.w	r3, r3, #8
 8003324:	6313      	str	r3, [r2, #48]	@ 0x30
 8003326:	4b74      	ldr	r3, [pc, #464]	@ (80034f8 <MX_GPIO_Init+0x268>)
 8003328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800332a:	f003 0308 	and.w	r3, r3, #8
 800332e:	60bb      	str	r3, [r7, #8]
 8003330:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003332:	2300      	movs	r3, #0
 8003334:	607b      	str	r3, [r7, #4]
 8003336:	4b70      	ldr	r3, [pc, #448]	@ (80034f8 <MX_GPIO_Init+0x268>)
 8003338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800333a:	4a6f      	ldr	r2, [pc, #444]	@ (80034f8 <MX_GPIO_Init+0x268>)
 800333c:	f043 0302 	orr.w	r3, r3, #2
 8003340:	6313      	str	r3, [r2, #48]	@ 0x30
 8003342:	4b6d      	ldr	r3, [pc, #436]	@ (80034f8 <MX_GPIO_Init+0x268>)
 8003344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003346:	f003 0302 	and.w	r3, r3, #2
 800334a:	607b      	str	r3, [r7, #4]
 800334c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, O13_Pin|O11_Pin|O12_Pin, GPIO_PIN_SET);
 800334e:	2201      	movs	r2, #1
 8003350:	2107      	movs	r1, #7
 8003352:	486a      	ldr	r0, [pc, #424]	@ (80034fc <MX_GPIO_Init+0x26c>)
 8003354:	f004 fa1a 	bl	800778c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, O14_Pin|O15_Pin|O16_Pin|O17_Pin, GPIO_PIN_RESET);
 8003358:	2200      	movs	r2, #0
 800335a:	2178      	movs	r1, #120	@ 0x78
 800335c:	4867      	ldr	r0, [pc, #412]	@ (80034fc <MX_GPIO_Init+0x26c>)
 800335e:	f004 fa15 	bl	800778c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, O18_Pin|output_x_sig_Pin|output_z_sig_Pin, GPIO_PIN_RESET);
 8003362:	2200      	movs	r2, #0
 8003364:	f44f 510a 	mov.w	r1, #8832	@ 0x2280
 8003368:	4865      	ldr	r0, [pc, #404]	@ (8003500 <MX_GPIO_Init+0x270>)
 800336a:	f004 fa0f 	bl	800778c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(output_y_sig_GPIO_Port, output_y_sig_Pin, GPIO_PIN_RESET);
 800336e:	2200      	movs	r2, #0
 8003370:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003374:	4863      	ldr	r0, [pc, #396]	@ (8003504 <MX_GPIO_Init+0x274>)
 8003376:	f004 fa09 	bl	800778c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, O1_Pin|O2_Pin|O3_Pin|O4_Pin
 800337a:	2200      	movs	r2, #0
 800337c:	21f8      	movs	r1, #248	@ 0xf8
 800337e:	4862      	ldr	r0, [pc, #392]	@ (8003508 <MX_GPIO_Init+0x278>)
 8003380:	f004 fa04 	bl	800778c <HAL_GPIO_WritePin>
                          |O5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, O6_Pin|O7_Pin|O8_Pin|O9_Pin, GPIO_PIN_RESET);
 8003384:	2200      	movs	r2, #0
 8003386:	f44f 719c 	mov.w	r1, #312	@ 0x138
 800338a:	4860      	ldr	r0, [pc, #384]	@ (800350c <MX_GPIO_Init+0x27c>)
 800338c:	f004 f9fe 	bl	800778c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(O10_GPIO_Port, O10_Pin, GPIO_PIN_SET);
 8003390:	2201      	movs	r2, #1
 8003392:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003396:	485d      	ldr	r0, [pc, #372]	@ (800350c <MX_GPIO_Init+0x27c>)
 8003398:	f004 f9f8 	bl	800778c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : O13_Pin O14_Pin O15_Pin O16_Pin
                           O17_Pin O11_Pin O12_Pin */
  GPIO_InitStruct.Pin = O13_Pin|O14_Pin|O15_Pin|O16_Pin
 800339c:	237f      	movs	r3, #127	@ 0x7f
 800339e:	61fb      	str	r3, [r7, #28]
                          |O17_Pin|O11_Pin|O12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033a0:	2301      	movs	r3, #1
 80033a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033a4:	2300      	movs	r3, #0
 80033a6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033a8:	2300      	movs	r3, #0
 80033aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80033ac:	f107 031c 	add.w	r3, r7, #28
 80033b0:	4619      	mov	r1, r3
 80033b2:	4852      	ldr	r0, [pc, #328]	@ (80034fc <MX_GPIO_Init+0x26c>)
 80033b4:	f004 f836 	bl	8007424 <HAL_GPIO_Init>

  /*Configure GPIO pins : O18_Pin output_x_sig_Pin output_z_sig_Pin */
  GPIO_InitStruct.Pin = O18_Pin|output_x_sig_Pin|output_z_sig_Pin;
 80033b8:	f44f 530a 	mov.w	r3, #8832	@ 0x2280
 80033bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033be:	2301      	movs	r3, #1
 80033c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033c2:	2300      	movs	r3, #0
 80033c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033c6:	2300      	movs	r3, #0
 80033c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80033ca:	f107 031c 	add.w	r3, r7, #28
 80033ce:	4619      	mov	r1, r3
 80033d0:	484b      	ldr	r0, [pc, #300]	@ (8003500 <MX_GPIO_Init+0x270>)
 80033d2:	f004 f827 	bl	8007424 <HAL_GPIO_Init>

  /*Configure GPIO pins : i1_home_x_Pin i2_home_y_Pin i3_home_z_Pin i4_estop_Pin
                           i5_stop_Pin PC5 */
  GPIO_InitStruct.Pin = i1_home_x_Pin|i2_home_y_Pin|i3_home_z_Pin|i4_estop_Pin
 80033d6:	233f      	movs	r3, #63	@ 0x3f
 80033d8:	61fb      	str	r3, [r7, #28]
                          |i5_stop_Pin|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80033da:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80033de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033e0:	2300      	movs	r3, #0
 80033e2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80033e4:	f107 031c 	add.w	r3, r7, #28
 80033e8:	4619      	mov	r1, r3
 80033ea:	4845      	ldr	r0, [pc, #276]	@ (8003500 <MX_GPIO_Init+0x270>)
 80033ec:	f004 f81a 	bl	8007424 <HAL_GPIO_Init>

  /*Configure GPIO pins : i9_pressure_Pin PE8 PE9 i12_vacum1_Pin
                           i13_vacum2_Pin i15_Door_R_Pin i16_start_Pin i17_reset_Pin */
  GPIO_InitStruct.Pin = i9_pressure_Pin|GPIO_PIN_8|GPIO_PIN_9|i12_vacum1_Pin
 80033f0:	f64e 7380 	movw	r3, #61312	@ 0xef80
 80033f4:	61fb      	str	r3, [r7, #28]
                          |i13_vacum2_Pin|i15_Door_R_Pin|i16_start_Pin|i17_reset_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80033f6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80033fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033fc:	2300      	movs	r3, #0
 80033fe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003400:	f107 031c 	add.w	r3, r7, #28
 8003404:	4619      	mov	r1, r3
 8003406:	483d      	ldr	r0, [pc, #244]	@ (80034fc <MX_GPIO_Init+0x26c>)
 8003408:	f004 f80c 	bl	8007424 <HAL_GPIO_Init>

  /*Configure GPIO pin : i14_Door_L_Pin */
  GPIO_InitStruct.Pin = i14_Door_L_Pin;
 800340c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003410:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003412:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8003416:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003418:	2300      	movs	r3, #0
 800341a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(i14_Door_L_GPIO_Port, &GPIO_InitStruct);
 800341c:	f107 031c 	add.w	r3, r7, #28
 8003420:	4619      	mov	r1, r3
 8003422:	4836      	ldr	r0, [pc, #216]	@ (80034fc <MX_GPIO_Init+0x26c>)
 8003424:	f003 fffe 	bl	8007424 <HAL_GPIO_Init>

  /*Configure GPIO pin : output_y_sig_Pin */
  GPIO_InitStruct.Pin = output_y_sig_Pin;
 8003428:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800342c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800342e:	2301      	movs	r3, #1
 8003430:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003432:	2300      	movs	r3, #0
 8003434:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003436:	2300      	movs	r3, #0
 8003438:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(output_y_sig_GPIO_Port, &GPIO_InitStruct);
 800343a:	f107 031c 	add.w	r3, r7, #28
 800343e:	4619      	mov	r1, r3
 8003440:	4830      	ldr	r0, [pc, #192]	@ (8003504 <MX_GPIO_Init+0x274>)
 8003442:	f003 ffef 	bl	8007424 <HAL_GPIO_Init>

  /*Configure GPIO pins : O1_Pin O2_Pin O3_Pin O4_Pin
                           O5_Pin */
  GPIO_InitStruct.Pin = O1_Pin|O2_Pin|O3_Pin|O4_Pin
 8003446:	23f8      	movs	r3, #248	@ 0xf8
 8003448:	61fb      	str	r3, [r7, #28]
                          |O5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800344a:	2301      	movs	r3, #1
 800344c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800344e:	2300      	movs	r3, #0
 8003450:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003452:	2300      	movs	r3, #0
 8003454:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003456:	f107 031c 	add.w	r3, r7, #28
 800345a:	4619      	mov	r1, r3
 800345c:	482a      	ldr	r0, [pc, #168]	@ (8003508 <MX_GPIO_Init+0x278>)
 800345e:	f003 ffe1 	bl	8007424 <HAL_GPIO_Init>

  /*Configure GPIO pins : O6_Pin O7_Pin O8_Pin O9_Pin
                           O10_Pin */
  GPIO_InitStruct.Pin = O6_Pin|O7_Pin|O8_Pin|O9_Pin
 8003462:	f44f 734e 	mov.w	r3, #824	@ 0x338
 8003466:	61fb      	str	r3, [r7, #28]
                          |O10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003468:	2301      	movs	r3, #1
 800346a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800346c:	2300      	movs	r3, #0
 800346e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003470:	2300      	movs	r3, #0
 8003472:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003474:	f107 031c 	add.w	r3, r7, #28
 8003478:	4619      	mov	r1, r3
 800347a:	4824      	ldr	r0, [pc, #144]	@ (800350c <MX_GPIO_Init+0x27c>)
 800347c:	f003 ffd2 	bl	8007424 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 10, 0);
 8003480:	2200      	movs	r2, #0
 8003482:	210a      	movs	r1, #10
 8003484:	2006      	movs	r0, #6
 8003486:	f003 f8a6 	bl	80065d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800348a:	2006      	movs	r0, #6
 800348c:	f003 f8bf 	bl	800660e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 10, 0);
 8003490:	2200      	movs	r2, #0
 8003492:	210a      	movs	r1, #10
 8003494:	2007      	movs	r0, #7
 8003496:	f003 f89e 	bl	80065d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800349a:	2007      	movs	r0, #7
 800349c:	f003 f8b7 	bl	800660e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 10, 0);
 80034a0:	2200      	movs	r2, #0
 80034a2:	210a      	movs	r1, #10
 80034a4:	2008      	movs	r0, #8
 80034a6:	f003 f896 	bl	80065d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80034aa:	2008      	movs	r0, #8
 80034ac:	f003 f8af 	bl	800660e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 1, 0);
 80034b0:	2200      	movs	r2, #0
 80034b2:	2101      	movs	r1, #1
 80034b4:	2009      	movs	r0, #9
 80034b6:	f003 f88e 	bl	80065d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80034ba:	2009      	movs	r0, #9
 80034bc:	f003 f8a7 	bl	800660e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 3, 0);
 80034c0:	2200      	movs	r2, #0
 80034c2:	2103      	movs	r1, #3
 80034c4:	200a      	movs	r0, #10
 80034c6:	f003 f886 	bl	80065d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80034ca:	200a      	movs	r0, #10
 80034cc:	f003 f89f 	bl	800660e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 2, 0);
 80034d0:	2200      	movs	r2, #0
 80034d2:	2102      	movs	r1, #2
 80034d4:	2017      	movs	r0, #23
 80034d6:	f003 f87e 	bl	80065d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80034da:	2017      	movs	r0, #23
 80034dc:	f003 f897 	bl	800660e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 4, 0);
 80034e0:	2200      	movs	r2, #0
 80034e2:	2104      	movs	r1, #4
 80034e4:	2028      	movs	r0, #40	@ 0x28
 80034e6:	f003 f876 	bl	80065d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80034ea:	2028      	movs	r0, #40	@ 0x28
 80034ec:	f003 f88f 	bl	800660e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80034f0:	bf00      	nop
 80034f2:	3730      	adds	r7, #48	@ 0x30
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bd80      	pop	{r7, pc}
 80034f8:	40023800 	.word	0x40023800
 80034fc:	40021000 	.word	0x40021000
 8003500:	40020800 	.word	0x40020800
 8003504:	40020000 	.word	0x40020000
 8003508:	40020c00 	.word	0x40020c00
 800350c:	40020400 	.word	0x40020400

08003510 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003510:	b480      	push	{r7}
 8003512:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003514:	b672      	cpsid	i
}
 8003516:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003518:	bf00      	nop
 800351a:	e7fd      	b.n	8003518 <Error_Handler+0x8>

0800351c <crc16>:
 uint8_t TxData[256];
extern UART_HandleTypeDef huart2;

///* Table of CRC values for high-order byte */
uint16_t crc16(uint8_t *buffer, uint16_t buffer_length)
{
 800351c:	b480      	push	{r7}
 800351e:	b085      	sub	sp, #20
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
 8003524:	460b      	mov	r3, r1
 8003526:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8003528:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800352c:	81fb      	strh	r3, [r7, #14]

    for (uint16_t i = 0; i < buffer_length; i++)
 800352e:	2300      	movs	r3, #0
 8003530:	81bb      	strh	r3, [r7, #12]
 8003532:	e022      	b.n	800357a <crc16+0x5e>
    {
        crc ^= buffer[i];
 8003534:	89bb      	ldrh	r3, [r7, #12]
 8003536:	687a      	ldr	r2, [r7, #4]
 8003538:	4413      	add	r3, r2
 800353a:	781b      	ldrb	r3, [r3, #0]
 800353c:	461a      	mov	r2, r3
 800353e:	89fb      	ldrh	r3, [r7, #14]
 8003540:	4053      	eors	r3, r2
 8003542:	81fb      	strh	r3, [r7, #14]
        for (uint8_t bit = 0; bit < 8; bit++)
 8003544:	2300      	movs	r3, #0
 8003546:	72fb      	strb	r3, [r7, #11]
 8003548:	e011      	b.n	800356e <crc16+0x52>
        {
            if (crc & 0x0001)
 800354a:	89fb      	ldrh	r3, [r7, #14]
 800354c:	f003 0301 	and.w	r3, r3, #1
 8003550:	2b00      	cmp	r3, #0
 8003552:	d006      	beq.n	8003562 <crc16+0x46>
                crc = (crc >> 1) ^ 0xA001;   //
 8003554:	89fb      	ldrh	r3, [r7, #14]
 8003556:	085b      	lsrs	r3, r3, #1
 8003558:	b29a      	uxth	r2, r3
 800355a:	4b0d      	ldr	r3, [pc, #52]	@ (8003590 <crc16+0x74>)
 800355c:	4053      	eors	r3, r2
 800355e:	81fb      	strh	r3, [r7, #14]
 8003560:	e002      	b.n	8003568 <crc16+0x4c>
            else
                crc >>= 1;
 8003562:	89fb      	ldrh	r3, [r7, #14]
 8003564:	085b      	lsrs	r3, r3, #1
 8003566:	81fb      	strh	r3, [r7, #14]
        for (uint8_t bit = 0; bit < 8; bit++)
 8003568:	7afb      	ldrb	r3, [r7, #11]
 800356a:	3301      	adds	r3, #1
 800356c:	72fb      	strb	r3, [r7, #11]
 800356e:	7afb      	ldrb	r3, [r7, #11]
 8003570:	2b07      	cmp	r3, #7
 8003572:	d9ea      	bls.n	800354a <crc16+0x2e>
    for (uint16_t i = 0; i < buffer_length; i++)
 8003574:	89bb      	ldrh	r3, [r7, #12]
 8003576:	3301      	adds	r3, #1
 8003578:	81bb      	strh	r3, [r7, #12]
 800357a:	89ba      	ldrh	r2, [r7, #12]
 800357c:	887b      	ldrh	r3, [r7, #2]
 800357e:	429a      	cmp	r2, r3
 8003580:	d3d8      	bcc.n	8003534 <crc16+0x18>
        }
    }

    return crc;
 8003582:	89fb      	ldrh	r3, [r7, #14]
}
 8003584:	4618      	mov	r0, r3
 8003586:	3714      	adds	r7, #20
 8003588:	46bd      	mov	sp, r7
 800358a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358e:	4770      	bx	lr
 8003590:	ffffa001 	.word	0xffffa001

08003594 <sendData>:
		0,  	0,  	0,  	0,  	0, 		0,  	0,  	0,  	0,  	0,  // 	270-279 40271-40280
		0,  	0,  	0,  	0,  	0, 		0,  	0,  	0,  	0,  	0,  // 	280-289 40281-40290
		0,  	0,  	0,  	0,  	0, 		0,  	0,  	0,  	0,  	0,  // 	290-299 40291-40300
};
void sendData (uint8_t *data, int size)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b084      	sub	sp, #16
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
 800359c:	6039      	str	r1, [r7, #0]
	// we will calculate the CRC in this function itself
	uint16_t crc = crc16(data, size);
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	b29b      	uxth	r3, r3
 80035a2:	4619      	mov	r1, r3
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f7ff ffb9 	bl	800351c <crc16>
 80035aa:	4603      	mov	r3, r0
 80035ac:	81fb      	strh	r3, [r7, #14]
	data[size] = crc&0xFF;   // CRC LOW
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	4413      	add	r3, r2
 80035b4:	89fa      	ldrh	r2, [r7, #14]
 80035b6:	b2d2      	uxtb	r2, r2
 80035b8:	701a      	strb	r2, [r3, #0]
	data[size+1] = (crc>>8)&0xFF;  // CRC HIGH
 80035ba:	89fb      	ldrh	r3, [r7, #14]
 80035bc:	0a1b      	lsrs	r3, r3, #8
 80035be:	b299      	uxth	r1, r3
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	3301      	adds	r3, #1
 80035c4:	687a      	ldr	r2, [r7, #4]
 80035c6:	4413      	add	r3, r2
 80035c8:	b2ca      	uxtb	r2, r1
 80035ca:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit(&huart2, data, size+2, 1000);
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	b29b      	uxth	r3, r3
 80035d0:	3302      	adds	r3, #2
 80035d2:	b29a      	uxth	r2, r3
 80035d4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80035d8:	6879      	ldr	r1, [r7, #4]
 80035da:	4803      	ldr	r0, [pc, #12]	@ (80035e8 <sendData+0x54>)
 80035dc:	f005 fee6 	bl	80093ac <HAL_UART_Transmit>
}
 80035e0:	bf00      	nop
 80035e2:	3710      	adds	r7, #16
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}
 80035e8:	20000ecc 	.word	0x20000ecc

080035ec <modbusException>:

void modbusException (uint8_t exceptioncode)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b082      	sub	sp, #8
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	4603      	mov	r3, r0
 80035f4:	71fb      	strb	r3, [r7, #7]
	//| SLAVE_ID | FUNCTION_CODE | Exception code | CRC     |
	//| 1 BYTE   |  1 BYTE       |    1 BYTE      | 2 BYTES |

	TxData[0] = RxData[0];       // slave ID
 80035f6:	4b0b      	ldr	r3, [pc, #44]	@ (8003624 <modbusException+0x38>)
 80035f8:	781a      	ldrb	r2, [r3, #0]
 80035fa:	4b0b      	ldr	r3, [pc, #44]	@ (8003628 <modbusException+0x3c>)
 80035fc:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1]|0x80;  // adding 1 to the MSB of the function code
 80035fe:	4b09      	ldr	r3, [pc, #36]	@ (8003624 <modbusException+0x38>)
 8003600:	785b      	ldrb	r3, [r3, #1]
 8003602:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003606:	b2da      	uxtb	r2, r3
 8003608:	4b07      	ldr	r3, [pc, #28]	@ (8003628 <modbusException+0x3c>)
 800360a:	705a      	strb	r2, [r3, #1]
	TxData[2] = exceptioncode;   // Load the Exception code
 800360c:	4a06      	ldr	r2, [pc, #24]	@ (8003628 <modbusException+0x3c>)
 800360e:	79fb      	ldrb	r3, [r7, #7]
 8003610:	7093      	strb	r3, [r2, #2]
	sendData(TxData, 3);         // send Data... CRC will be calculated in the function
 8003612:	2103      	movs	r1, #3
 8003614:	4804      	ldr	r0, [pc, #16]	@ (8003628 <modbusException+0x3c>)
 8003616:	f7ff ffbd 	bl	8003594 <sendData>
}
 800361a:	bf00      	nop
 800361c:	3708      	adds	r7, #8
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}
 8003622:	bf00      	nop
 8003624:	20000f74 	.word	0x20000f74
 8003628:	20001074 	.word	0x20001074

0800362c <readHoldingRegs>:


uint8_t readHoldingRegs (void)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b084      	sub	sp, #16
 8003630:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 8003632:	4b35      	ldr	r3, [pc, #212]	@ (8003708 <readHoldingRegs+0xdc>)
 8003634:	789b      	ldrb	r3, [r3, #2]
 8003636:	021b      	lsls	r3, r3, #8
 8003638:	b21a      	sxth	r2, r3
 800363a:	4b33      	ldr	r3, [pc, #204]	@ (8003708 <readHoldingRegs+0xdc>)
 800363c:	78db      	ldrb	r3, [r3, #3]
 800363e:	b21b      	sxth	r3, r3
 8003640:	4313      	orrs	r3, r2
 8003642:	b21b      	sxth	r3, r3
 8003644:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 8003646:	4b30      	ldr	r3, [pc, #192]	@ (8003708 <readHoldingRegs+0xdc>)
 8003648:	791b      	ldrb	r3, [r3, #4]
 800364a:	021b      	lsls	r3, r3, #8
 800364c:	b21a      	sxth	r2, r3
 800364e:	4b2e      	ldr	r3, [pc, #184]	@ (8003708 <readHoldingRegs+0xdc>)
 8003650:	795b      	ldrb	r3, [r3, #5]
 8003652:	b21b      	sxth	r3, r3
 8003654:	4313      	orrs	r3, r2
 8003656:	b21b      	sxth	r3, r3
 8003658:	807b      	strh	r3, [r7, #2]
	if ((numRegs<Min_NumRegs)||(numRegs>Max_NumRegs))  // maximum no. of Registers as per the PDF
 800365a:	887b      	ldrh	r3, [r7, #2]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d003      	beq.n	8003668 <readHoldingRegs+0x3c>
 8003660:	887b      	ldrh	r3, [r7, #2]
 8003662:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8003666:	d304      	bcc.n	8003672 <readHoldingRegs+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 8003668:	2003      	movs	r0, #3
 800366a:	f7ff ffbf 	bl	80035ec <modbusException>
		return 0;
 800366e:	2300      	movs	r3, #0
 8003670:	e045      	b.n	80036fe <readHoldingRegs+0xd2>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 8003672:	89fa      	ldrh	r2, [r7, #14]
 8003674:	887b      	ldrh	r3, [r7, #2]
 8003676:	4413      	add	r3, r2
 8003678:	b29b      	uxth	r3, r3
 800367a:	3b01      	subs	r3, #1
 800367c:	803b      	strh	r3, [r7, #0]
	if (endAddr>Max_NumRegs)  // end Register can not be more than 299 as we only have record of 300 Registers in total
 800367e:	883b      	ldrh	r3, [r7, #0]
 8003680:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8003684:	d304      	bcc.n	8003690 <readHoldingRegs+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 8003686:	2002      	movs	r0, #2
 8003688:	f7ff ffb0 	bl	80035ec <modbusException>
		return 0;
 800368c:	2300      	movs	r3, #0
 800368e:	e036      	b.n	80036fe <readHoldingRegs+0xd2>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 8003690:	4b1e      	ldr	r3, [pc, #120]	@ (800370c <readHoldingRegs+0xe0>)
 8003692:	2201      	movs	r2, #1
 8003694:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 8003696:	4b1c      	ldr	r3, [pc, #112]	@ (8003708 <readHoldingRegs+0xdc>)
 8003698:	785a      	ldrb	r2, [r3, #1]
 800369a:	4b1c      	ldr	r3, [pc, #112]	@ (800370c <readHoldingRegs+0xe0>)
 800369c:	705a      	strb	r2, [r3, #1]
	TxData[2] = numRegs*2;  // Byte count
 800369e:	887b      	ldrh	r3, [r7, #2]
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	005b      	lsls	r3, r3, #1
 80036a4:	b2da      	uxtb	r2, r3
 80036a6:	4b19      	ldr	r3, [pc, #100]	@ (800370c <readHoldingRegs+0xe0>)
 80036a8:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 80036aa:	2303      	movs	r3, #3
 80036ac:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 80036ae:	2300      	movs	r3, #0
 80036b0:	607b      	str	r3, [r7, #4]
 80036b2:	e01b      	b.n	80036ec <readHoldingRegs+0xc0>
	{
		TxData[indx++] = (Holding_Registers_Database[startAddr]>>8)&0xFF;  // extract the higher byte
 80036b4:	89fb      	ldrh	r3, [r7, #14]
 80036b6:	4a16      	ldr	r2, [pc, #88]	@ (8003710 <readHoldingRegs+0xe4>)
 80036b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80036bc:	0a1b      	lsrs	r3, r3, #8
 80036be:	b299      	uxth	r1, r3
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	1c5a      	adds	r2, r3, #1
 80036c4:	60ba      	str	r2, [r7, #8]
 80036c6:	b2c9      	uxtb	r1, r1
 80036c8:	4a10      	ldr	r2, [pc, #64]	@ (800370c <readHoldingRegs+0xe0>)
 80036ca:	54d1      	strb	r1, [r2, r3]
		TxData[indx++] = (Holding_Registers_Database[startAddr])&0xFF;   // extract the lower byte
 80036cc:	89fb      	ldrh	r3, [r7, #14]
 80036ce:	4a10      	ldr	r2, [pc, #64]	@ (8003710 <readHoldingRegs+0xe4>)
 80036d0:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	1c5a      	adds	r2, r3, #1
 80036d8:	60ba      	str	r2, [r7, #8]
 80036da:	b2c9      	uxtb	r1, r1
 80036dc:	4a0b      	ldr	r2, [pc, #44]	@ (800370c <readHoldingRegs+0xe0>)
 80036de:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 80036e0:	89fb      	ldrh	r3, [r7, #14]
 80036e2:	3301      	adds	r3, #1
 80036e4:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	3301      	adds	r3, #1
 80036ea:	607b      	str	r3, [r7, #4]
 80036ec:	887b      	ldrh	r3, [r7, #2]
 80036ee:	687a      	ldr	r2, [r7, #4]
 80036f0:	429a      	cmp	r2, r3
 80036f2:	dbdf      	blt.n	80036b4 <readHoldingRegs+0x88>
	}

	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 80036f4:	68b9      	ldr	r1, [r7, #8]
 80036f6:	4805      	ldr	r0, [pc, #20]	@ (800370c <readHoldingRegs+0xe0>)
 80036f8:	f7ff ff4c 	bl	8003594 <sendData>
	return 1;   // success
 80036fc:	2301      	movs	r3, #1
}
 80036fe:	4618      	mov	r0, r3
 8003700:	3710      	adds	r7, #16
 8003702:	46bd      	mov	sp, r7
 8003704:	bd80      	pop	{r7, pc}
 8003706:	bf00      	nop
 8003708:	20000f74 	.word	0x20000f74
 800370c:	20001074 	.word	0x20001074
 8003710:	200011c4 	.word	0x200011c4

08003714 <readInputRegs>:

uint8_t readInputRegs (void)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b084      	sub	sp, #16
 8003718:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800371a:	4b35      	ldr	r3, [pc, #212]	@ (80037f0 <readInputRegs+0xdc>)
 800371c:	789b      	ldrb	r3, [r3, #2]
 800371e:	021b      	lsls	r3, r3, #8
 8003720:	b21a      	sxth	r2, r3
 8003722:	4b33      	ldr	r3, [pc, #204]	@ (80037f0 <readInputRegs+0xdc>)
 8003724:	78db      	ldrb	r3, [r3, #3]
 8003726:	b21b      	sxth	r3, r3
 8003728:	4313      	orrs	r3, r2
 800372a:	b21b      	sxth	r3, r3
 800372c:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 800372e:	4b30      	ldr	r3, [pc, #192]	@ (80037f0 <readInputRegs+0xdc>)
 8003730:	791b      	ldrb	r3, [r3, #4]
 8003732:	021b      	lsls	r3, r3, #8
 8003734:	b21a      	sxth	r2, r3
 8003736:	4b2e      	ldr	r3, [pc, #184]	@ (80037f0 <readInputRegs+0xdc>)
 8003738:	795b      	ldrb	r3, [r3, #5]
 800373a:	b21b      	sxth	r3, r3
 800373c:	4313      	orrs	r3, r2
 800373e:	b21b      	sxth	r3, r3
 8003740:	807b      	strh	r3, [r7, #2]
	if ((numRegs<Min_NumRegs)||(numRegs>Max_NumRegs))  // maximum no. of Registers as per the PDF
 8003742:	887b      	ldrh	r3, [r7, #2]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d003      	beq.n	8003750 <readInputRegs+0x3c>
 8003748:	887b      	ldrh	r3, [r7, #2]
 800374a:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800374e:	d304      	bcc.n	800375a <readInputRegs+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 8003750:	2003      	movs	r0, #3
 8003752:	f7ff ff4b 	bl	80035ec <modbusException>
		return 0;
 8003756:	2300      	movs	r3, #0
 8003758:	e045      	b.n	80037e6 <readInputRegs+0xd2>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 800375a:	89fa      	ldrh	r2, [r7, #14]
 800375c:	887b      	ldrh	r3, [r7, #2]
 800375e:	4413      	add	r3, r2
 8003760:	b29b      	uxth	r3, r3
 8003762:	3b01      	subs	r3, #1
 8003764:	803b      	strh	r3, [r7, #0]
	if (endAddr>Max_NumRegs)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 8003766:	883b      	ldrh	r3, [r7, #0]
 8003768:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800376c:	d304      	bcc.n	8003778 <readInputRegs+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800376e:	2002      	movs	r0, #2
 8003770:	f7ff ff3c 	bl	80035ec <modbusException>
		return 0;
 8003774:	2300      	movs	r3, #0
 8003776:	e036      	b.n	80037e6 <readInputRegs+0xd2>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 8003778:	4b1e      	ldr	r3, [pc, #120]	@ (80037f4 <readInputRegs+0xe0>)
 800377a:	2201      	movs	r2, #1
 800377c:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800377e:	4b1c      	ldr	r3, [pc, #112]	@ (80037f0 <readInputRegs+0xdc>)
 8003780:	785a      	ldrb	r2, [r3, #1]
 8003782:	4b1c      	ldr	r3, [pc, #112]	@ (80037f4 <readInputRegs+0xe0>)
 8003784:	705a      	strb	r2, [r3, #1]
	TxData[2] = numRegs*2;  // Byte count
 8003786:	887b      	ldrh	r3, [r7, #2]
 8003788:	b2db      	uxtb	r3, r3
 800378a:	005b      	lsls	r3, r3, #1
 800378c:	b2da      	uxtb	r2, r3
 800378e:	4b19      	ldr	r3, [pc, #100]	@ (80037f4 <readInputRegs+0xe0>)
 8003790:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 8003792:	2303      	movs	r3, #3
 8003794:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 8003796:	2300      	movs	r3, #0
 8003798:	607b      	str	r3, [r7, #4]
 800379a:	e01b      	b.n	80037d4 <readInputRegs+0xc0>
	{
		TxData[indx++] = (Input_Registers_Database[startAddr]>>8)&0xFF;  // extract the higher byte
 800379c:	89fb      	ldrh	r3, [r7, #14]
 800379e:	4a16      	ldr	r2, [pc, #88]	@ (80037f8 <readInputRegs+0xe4>)
 80037a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80037a4:	0a1b      	lsrs	r3, r3, #8
 80037a6:	b299      	uxth	r1, r3
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	1c5a      	adds	r2, r3, #1
 80037ac:	60ba      	str	r2, [r7, #8]
 80037ae:	b2c9      	uxtb	r1, r1
 80037b0:	4a10      	ldr	r2, [pc, #64]	@ (80037f4 <readInputRegs+0xe0>)
 80037b2:	54d1      	strb	r1, [r2, r3]
		TxData[indx++] = (Input_Registers_Database[startAddr])&0xFF;   // extract the lower byte
 80037b4:	89fb      	ldrh	r3, [r7, #14]
 80037b6:	4a10      	ldr	r2, [pc, #64]	@ (80037f8 <readInputRegs+0xe4>)
 80037b8:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80037bc:	68bb      	ldr	r3, [r7, #8]
 80037be:	1c5a      	adds	r2, r3, #1
 80037c0:	60ba      	str	r2, [r7, #8]
 80037c2:	b2c9      	uxtb	r1, r1
 80037c4:	4a0b      	ldr	r2, [pc, #44]	@ (80037f4 <readInputRegs+0xe0>)
 80037c6:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 80037c8:	89fb      	ldrh	r3, [r7, #14]
 80037ca:	3301      	adds	r3, #1
 80037cc:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	3301      	adds	r3, #1
 80037d2:	607b      	str	r3, [r7, #4]
 80037d4:	887b      	ldrh	r3, [r7, #2]
 80037d6:	687a      	ldr	r2, [r7, #4]
 80037d8:	429a      	cmp	r2, r3
 80037da:	dbdf      	blt.n	800379c <readInputRegs+0x88>
	}

	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 80037dc:	68b9      	ldr	r1, [r7, #8]
 80037de:	4805      	ldr	r0, [pc, #20]	@ (80037f4 <readInputRegs+0xe0>)
 80037e0:	f7ff fed8 	bl	8003594 <sendData>
	return 1;   // success
 80037e4:	2301      	movs	r3, #1
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3710      	adds	r7, #16
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}
 80037ee:	bf00      	nop
 80037f0:	20000f74 	.word	0x20000f74
 80037f4:	20001074 	.word	0x20001074
 80037f8:	200009fc 	.word	0x200009fc

080037fc <readCoils>:

uint8_t readCoils (void)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b088      	sub	sp, #32
 8003800:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 8003802:	4b52      	ldr	r3, [pc, #328]	@ (800394c <readCoils+0x150>)
 8003804:	789b      	ldrb	r3, [r3, #2]
 8003806:	021b      	lsls	r3, r3, #8
 8003808:	b21a      	sxth	r2, r3
 800380a:	4b50      	ldr	r3, [pc, #320]	@ (800394c <readCoils+0x150>)
 800380c:	78db      	ldrb	r3, [r3, #3]
 800380e:	b21b      	sxth	r3, r3
 8003810:	4313      	orrs	r3, r2
 8003812:	b21b      	sxth	r3, r3
 8003814:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 8003816:	4b4d      	ldr	r3, [pc, #308]	@ (800394c <readCoils+0x150>)
 8003818:	791b      	ldrb	r3, [r3, #4]
 800381a:	021b      	lsls	r3, r3, #8
 800381c:	b21a      	sxth	r2, r3
 800381e:	4b4b      	ldr	r3, [pc, #300]	@ (800394c <readCoils+0x150>)
 8003820:	795b      	ldrb	r3, [r3, #5]
 8003822:	b21b      	sxth	r3, r3
 8003824:	4313      	orrs	r3, r2
 8003826:	b21b      	sxth	r3, r3
 8003828:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>2000))  // maximum no. of coils as per the PDF
 800382a:	893b      	ldrh	r3, [r7, #8]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d003      	beq.n	8003838 <readCoils+0x3c>
 8003830:	893b      	ldrh	r3, [r7, #8]
 8003832:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8003836:	d904      	bls.n	8003842 <readCoils+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 8003838:	2003      	movs	r0, #3
 800383a:	f7ff fed7 	bl	80035ec <modbusException>
		return 0;
 800383e:	2300      	movs	r3, #0
 8003840:	e080      	b.n	8003944 <readCoils+0x148>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 8003842:	897a      	ldrh	r2, [r7, #10]
 8003844:	893b      	ldrh	r3, [r7, #8]
 8003846:	4413      	add	r3, r2
 8003848:	b29b      	uxth	r3, r3
 800384a:	3b01      	subs	r3, #1
 800384c:	80fb      	strh	r3, [r7, #6]
	if (endAddr>199)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 800384e:	88fb      	ldrh	r3, [r7, #6]
 8003850:	2bc7      	cmp	r3, #199	@ 0xc7
 8003852:	d904      	bls.n	800385e <readCoils+0x62>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 8003854:	2002      	movs	r0, #2
 8003856:	f7ff fec9 	bl	80035ec <modbusException>
		return 0;
 800385a:	2300      	movs	r3, #0
 800385c:	e072      	b.n	8003944 <readCoils+0x148>
	}


	//reset TxData buffer
	memset (TxData, '\0', 256);
 800385e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003862:	2100      	movs	r1, #0
 8003864:	483a      	ldr	r0, [pc, #232]	@ (8003950 <readCoils+0x154>)
 8003866:	f006 ff8b 	bl	800a780 <memset>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800386a:	4b39      	ldr	r3, [pc, #228]	@ (8003950 <readCoils+0x154>)
 800386c:	2201      	movs	r2, #1
 800386e:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 8003870:	4b36      	ldr	r3, [pc, #216]	@ (800394c <readCoils+0x150>)
 8003872:	785a      	ldrb	r2, [r3, #1]
 8003874:	4b36      	ldr	r3, [pc, #216]	@ (8003950 <readCoils+0x154>)
 8003876:	705a      	strb	r2, [r3, #1]
	TxData[2] = (numCoils/8) + ((numCoils%8)>0 ? 1:0);  // Byte count
 8003878:	893b      	ldrh	r3, [r7, #8]
 800387a:	08db      	lsrs	r3, r3, #3
 800387c:	b29b      	uxth	r3, r3
 800387e:	b2db      	uxtb	r3, r3
 8003880:	893a      	ldrh	r2, [r7, #8]
 8003882:	f002 0207 	and.w	r2, r2, #7
 8003886:	b292      	uxth	r2, r2
 8003888:	2a00      	cmp	r2, #0
 800388a:	bf14      	ite	ne
 800388c:	2201      	movne	r2, #1
 800388e:	2200      	moveq	r2, #0
 8003890:	b2d2      	uxtb	r2, r2
 8003892:	4413      	add	r3, r2
 8003894:	b2da      	uxtb	r2, r3
 8003896:	4b2e      	ldr	r3, [pc, #184]	@ (8003950 <readCoils+0x154>)
 8003898:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800389a:	2303      	movs	r3, #3
 800389c:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr/8;  // which byte we have to start extracting the data from
 800389e:	897b      	ldrh	r3, [r7, #10]
 80038a0:	08db      	lsrs	r3, r3, #3
 80038a2:	b29b      	uxth	r3, r3
 80038a4:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 80038a6:	897b      	ldrh	r3, [r7, #10]
 80038a8:	f003 0307 	and.w	r3, r3, #7
 80038ac:	82fb      	strh	r3, [r7, #22]
	int indxPosition = 0;  // The shift position in the current indx of the TxData buffer
 80038ae:	2300      	movs	r3, #0
 80038b0:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData buffer
	for (int i=0; i<numCoils; i++)
 80038b2:	2300      	movs	r3, #0
 80038b4:	60fb      	str	r3, [r7, #12]
 80038b6:	e033      	b.n	8003920 <readCoils+0x124>
	{
		TxData[indx] |= ((Coils_Database[startByte] >> bitPosition) &0x01) << indxPosition;
 80038b8:	4a25      	ldr	r2, [pc, #148]	@ (8003950 <readCoils+0x154>)
 80038ba:	69fb      	ldr	r3, [r7, #28]
 80038bc:	4413      	add	r3, r2
 80038be:	781b      	ldrb	r3, [r3, #0]
 80038c0:	b25a      	sxtb	r2, r3
 80038c2:	4924      	ldr	r1, [pc, #144]	@ (8003954 <readCoils+0x158>)
 80038c4:	69bb      	ldr	r3, [r7, #24]
 80038c6:	440b      	add	r3, r1
 80038c8:	781b      	ldrb	r3, [r3, #0]
 80038ca:	4619      	mov	r1, r3
 80038cc:	8afb      	ldrh	r3, [r7, #22]
 80038ce:	fa41 f303 	asr.w	r3, r1, r3
 80038d2:	f003 0101 	and.w	r1, r3, #1
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	fa01 f303 	lsl.w	r3, r1, r3
 80038dc:	b25b      	sxtb	r3, r3
 80038de:	4313      	orrs	r3, r2
 80038e0:	b25b      	sxtb	r3, r3
 80038e2:	b2d9      	uxtb	r1, r3
 80038e4:	4a1a      	ldr	r2, [pc, #104]	@ (8003950 <readCoils+0x154>)
 80038e6:	69fb      	ldr	r3, [r7, #28]
 80038e8:	4413      	add	r3, r2
 80038ea:	460a      	mov	r2, r1
 80038ec:	701a      	strb	r2, [r3, #0]
		indxPosition++; bitPosition++;
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	3301      	adds	r3, #1
 80038f2:	613b      	str	r3, [r7, #16]
 80038f4:	8afb      	ldrh	r3, [r7, #22]
 80038f6:	3301      	adds	r3, #1
 80038f8:	82fb      	strh	r3, [r7, #22]
		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	2b07      	cmp	r3, #7
 80038fe:	dd04      	ble.n	800390a <readCoils+0x10e>
		{
			indxPosition = 0;
 8003900:	2300      	movs	r3, #0
 8003902:	613b      	str	r3, [r7, #16]
			indx++;
 8003904:	69fb      	ldr	r3, [r7, #28]
 8003906:	3301      	adds	r3, #1
 8003908:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800390a:	8afb      	ldrh	r3, [r7, #22]
 800390c:	2b07      	cmp	r3, #7
 800390e:	d904      	bls.n	800391a <readCoils+0x11e>
		{
			bitPosition=0;
 8003910:	2300      	movs	r3, #0
 8003912:	82fb      	strh	r3, [r7, #22]
			startByte++;
 8003914:	69bb      	ldr	r3, [r7, #24]
 8003916:	3301      	adds	r3, #1
 8003918:	61bb      	str	r3, [r7, #24]
	for (int i=0; i<numCoils; i++)
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	3301      	adds	r3, #1
 800391e:	60fb      	str	r3, [r7, #12]
 8003920:	893b      	ldrh	r3, [r7, #8]
 8003922:	68fa      	ldr	r2, [r7, #12]
 8003924:	429a      	cmp	r2, r3
 8003926:	dbc7      	blt.n	80038b8 <readCoils+0xbc>
		}
	}

	if (numCoils%8 != 0)indx++;  // increment the indx variable, only if the numcoils is not a multiple of 8
 8003928:	893b      	ldrh	r3, [r7, #8]
 800392a:	f003 0307 	and.w	r3, r3, #7
 800392e:	b29b      	uxth	r3, r3
 8003930:	2b00      	cmp	r3, #0
 8003932:	d002      	beq.n	800393a <readCoils+0x13e>
 8003934:	69fb      	ldr	r3, [r7, #28]
 8003936:	3301      	adds	r3, #1
 8003938:	61fb      	str	r3, [r7, #28]
	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800393a:	69f9      	ldr	r1, [r7, #28]
 800393c:	4804      	ldr	r0, [pc, #16]	@ (8003950 <readCoils+0x154>)
 800393e:	f7ff fe29 	bl	8003594 <sendData>
	return 1;   // success
 8003942:	2301      	movs	r3, #1
}
 8003944:	4618      	mov	r0, r3
 8003946:	3720      	adds	r7, #32
 8003948:	46bd      	mov	sp, r7
 800394a:	bd80      	pop	{r7, pc}
 800394c:	20000f74 	.word	0x20000f74
 8003950:	20001074 	.word	0x20001074
 8003954:	200011a8 	.word	0x200011a8

08003958 <readInputs>:

uint8_t readInputs (void)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b088      	sub	sp, #32
 800395c:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800395e:	4b53      	ldr	r3, [pc, #332]	@ (8003aac <readInputs+0x154>)
 8003960:	789b      	ldrb	r3, [r3, #2]
 8003962:	021b      	lsls	r3, r3, #8
 8003964:	b21a      	sxth	r2, r3
 8003966:	4b51      	ldr	r3, [pc, #324]	@ (8003aac <readInputs+0x154>)
 8003968:	78db      	ldrb	r3, [r3, #3]
 800396a:	b21b      	sxth	r3, r3
 800396c:	4313      	orrs	r3, r2
 800396e:	b21b      	sxth	r3, r3
 8003970:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 8003972:	4b4e      	ldr	r3, [pc, #312]	@ (8003aac <readInputs+0x154>)
 8003974:	791b      	ldrb	r3, [r3, #4]
 8003976:	021b      	lsls	r3, r3, #8
 8003978:	b21a      	sxth	r2, r3
 800397a:	4b4c      	ldr	r3, [pc, #304]	@ (8003aac <readInputs+0x154>)
 800397c:	795b      	ldrb	r3, [r3, #5]
 800397e:	b21b      	sxth	r3, r3
 8003980:	4313      	orrs	r3, r2
 8003982:	b21b      	sxth	r3, r3
 8003984:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>2000))  // maximum no. of coils as per the PDF
 8003986:	893b      	ldrh	r3, [r7, #8]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d003      	beq.n	8003994 <readInputs+0x3c>
 800398c:	893b      	ldrh	r3, [r7, #8]
 800398e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8003992:	d904      	bls.n	800399e <readInputs+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 8003994:	2003      	movs	r0, #3
 8003996:	f7ff fe29 	bl	80035ec <modbusException>
		return 0;
 800399a:	2300      	movs	r3, #0
 800399c:	e081      	b.n	8003aa2 <readInputs+0x14a>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 800399e:	897a      	ldrh	r2, [r7, #10]
 80039a0:	893b      	ldrh	r3, [r7, #8]
 80039a2:	4413      	add	r3, r2
 80039a4:	b29b      	uxth	r3, r3
 80039a6:	3b01      	subs	r3, #1
 80039a8:	80fb      	strh	r3, [r7, #6]
	if (endAddr>400)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 80039aa:	88fb      	ldrh	r3, [r7, #6]
 80039ac:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80039b0:	d904      	bls.n	80039bc <readInputs+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 80039b2:	2002      	movs	r0, #2
 80039b4:	f7ff fe1a 	bl	80035ec <modbusException>
		return 0;
 80039b8:	2300      	movs	r3, #0
 80039ba:	e072      	b.n	8003aa2 <readInputs+0x14a>
	}


	//reset TxData buffer
	memset (TxData, '\0', 256);
 80039bc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80039c0:	2100      	movs	r1, #0
 80039c2:	483b      	ldr	r0, [pc, #236]	@ (8003ab0 <readInputs+0x158>)
 80039c4:	f006 fedc 	bl	800a780 <memset>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 80039c8:	4b39      	ldr	r3, [pc, #228]	@ (8003ab0 <readInputs+0x158>)
 80039ca:	2201      	movs	r2, #1
 80039cc:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 80039ce:	4b37      	ldr	r3, [pc, #220]	@ (8003aac <readInputs+0x154>)
 80039d0:	785a      	ldrb	r2, [r3, #1]
 80039d2:	4b37      	ldr	r3, [pc, #220]	@ (8003ab0 <readInputs+0x158>)
 80039d4:	705a      	strb	r2, [r3, #1]
	TxData[2] = (numCoils/8) + ((numCoils%8)>0 ? 1:0);  // Byte count
 80039d6:	893b      	ldrh	r3, [r7, #8]
 80039d8:	08db      	lsrs	r3, r3, #3
 80039da:	b29b      	uxth	r3, r3
 80039dc:	b2db      	uxtb	r3, r3
 80039de:	893a      	ldrh	r2, [r7, #8]
 80039e0:	f002 0207 	and.w	r2, r2, #7
 80039e4:	b292      	uxth	r2, r2
 80039e6:	2a00      	cmp	r2, #0
 80039e8:	bf14      	ite	ne
 80039ea:	2201      	movne	r2, #1
 80039ec:	2200      	moveq	r2, #0
 80039ee:	b2d2      	uxtb	r2, r2
 80039f0:	4413      	add	r3, r2
 80039f2:	b2da      	uxtb	r2, r3
 80039f4:	4b2e      	ldr	r3, [pc, #184]	@ (8003ab0 <readInputs+0x158>)
 80039f6:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 80039f8:	2303      	movs	r3, #3
 80039fa:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr/8;  // which byte we have to start extracting the data from
 80039fc:	897b      	ldrh	r3, [r7, #10]
 80039fe:	08db      	lsrs	r3, r3, #3
 8003a00:	b29b      	uxth	r3, r3
 8003a02:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 8003a04:	897b      	ldrh	r3, [r7, #10]
 8003a06:	f003 0307 	and.w	r3, r3, #7
 8003a0a:	82fb      	strh	r3, [r7, #22]
	int indxPosition = 0;  // The shift position in the current indx of the TxData buffer
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData buffer
	for (int i=0; i<numCoils; i++)
 8003a10:	2300      	movs	r3, #0
 8003a12:	60fb      	str	r3, [r7, #12]
 8003a14:	e033      	b.n	8003a7e <readInputs+0x126>
	{
		TxData[indx] |= ((Inputs_Database[startByte] >> bitPosition) &0x01) << indxPosition;
 8003a16:	4a26      	ldr	r2, [pc, #152]	@ (8003ab0 <readInputs+0x158>)
 8003a18:	69fb      	ldr	r3, [r7, #28]
 8003a1a:	4413      	add	r3, r2
 8003a1c:	781b      	ldrb	r3, [r3, #0]
 8003a1e:	b25a      	sxtb	r2, r3
 8003a20:	4924      	ldr	r1, [pc, #144]	@ (8003ab4 <readInputs+0x15c>)
 8003a22:	69bb      	ldr	r3, [r7, #24]
 8003a24:	440b      	add	r3, r1
 8003a26:	781b      	ldrb	r3, [r3, #0]
 8003a28:	4619      	mov	r1, r3
 8003a2a:	8afb      	ldrh	r3, [r7, #22]
 8003a2c:	fa41 f303 	asr.w	r3, r1, r3
 8003a30:	f003 0101 	and.w	r1, r3, #1
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	fa01 f303 	lsl.w	r3, r1, r3
 8003a3a:	b25b      	sxtb	r3, r3
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	b25b      	sxtb	r3, r3
 8003a40:	b2d9      	uxtb	r1, r3
 8003a42:	4a1b      	ldr	r2, [pc, #108]	@ (8003ab0 <readInputs+0x158>)
 8003a44:	69fb      	ldr	r3, [r7, #28]
 8003a46:	4413      	add	r3, r2
 8003a48:	460a      	mov	r2, r1
 8003a4a:	701a      	strb	r2, [r3, #0]
		indxPosition++; bitPosition++;
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	3301      	adds	r3, #1
 8003a50:	613b      	str	r3, [r7, #16]
 8003a52:	8afb      	ldrh	r3, [r7, #22]
 8003a54:	3301      	adds	r3, #1
 8003a56:	82fb      	strh	r3, [r7, #22]
		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	2b07      	cmp	r3, #7
 8003a5c:	dd04      	ble.n	8003a68 <readInputs+0x110>
		{
			indxPosition = 0;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	613b      	str	r3, [r7, #16]
			indx++;
 8003a62:	69fb      	ldr	r3, [r7, #28]
 8003a64:	3301      	adds	r3, #1
 8003a66:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 8003a68:	8afb      	ldrh	r3, [r7, #22]
 8003a6a:	2b07      	cmp	r3, #7
 8003a6c:	d904      	bls.n	8003a78 <readInputs+0x120>
		{
			bitPosition=0;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	82fb      	strh	r3, [r7, #22]
			startByte++;
 8003a72:	69bb      	ldr	r3, [r7, #24]
 8003a74:	3301      	adds	r3, #1
 8003a76:	61bb      	str	r3, [r7, #24]
	for (int i=0; i<numCoils; i++)
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	3301      	adds	r3, #1
 8003a7c:	60fb      	str	r3, [r7, #12]
 8003a7e:	893b      	ldrh	r3, [r7, #8]
 8003a80:	68fa      	ldr	r2, [r7, #12]
 8003a82:	429a      	cmp	r2, r3
 8003a84:	dbc7      	blt.n	8003a16 <readInputs+0xbe>
		}
	}

	if (numCoils%8 != 0)indx++;  // increment the indx variable, only if the numcoils is not a multiple of 8
 8003a86:	893b      	ldrh	r3, [r7, #8]
 8003a88:	f003 0307 	and.w	r3, r3, #7
 8003a8c:	b29b      	uxth	r3, r3
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d002      	beq.n	8003a98 <readInputs+0x140>
 8003a92:	69fb      	ldr	r3, [r7, #28]
 8003a94:	3301      	adds	r3, #1
 8003a96:	61fb      	str	r3, [r7, #28]
	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 8003a98:	69f9      	ldr	r1, [r7, #28]
 8003a9a:	4805      	ldr	r0, [pc, #20]	@ (8003ab0 <readInputs+0x158>)
 8003a9c:	f7ff fd7a 	bl	8003594 <sendData>
	return 1;   // success
 8003aa0:	2301      	movs	r3, #1
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3720      	adds	r7, #32
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}
 8003aaa:	bf00      	nop
 8003aac:	20000f74 	.word	0x20000f74
 8003ab0:	20001074 	.word	0x20001074
 8003ab4:	20001174 	.word	0x20001174

08003ab8 <writeHoldingRegs>:

uint8_t writeHoldingRegs (void)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b084      	sub	sp, #16
 8003abc:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 8003abe:	4b39      	ldr	r3, [pc, #228]	@ (8003ba4 <writeHoldingRegs+0xec>)
 8003ac0:	789b      	ldrb	r3, [r3, #2]
 8003ac2:	021b      	lsls	r3, r3, #8
 8003ac4:	b21a      	sxth	r2, r3
 8003ac6:	4b37      	ldr	r3, [pc, #220]	@ (8003ba4 <writeHoldingRegs+0xec>)
 8003ac8:	78db      	ldrb	r3, [r3, #3]
 8003aca:	b21b      	sxth	r3, r3
 8003acc:	4313      	orrs	r3, r2
 8003ace:	b21b      	sxth	r3, r3
 8003ad0:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 8003ad2:	4b34      	ldr	r3, [pc, #208]	@ (8003ba4 <writeHoldingRegs+0xec>)
 8003ad4:	791b      	ldrb	r3, [r3, #4]
 8003ad6:	021b      	lsls	r3, r3, #8
 8003ad8:	b21a      	sxth	r2, r3
 8003ada:	4b32      	ldr	r3, [pc, #200]	@ (8003ba4 <writeHoldingRegs+0xec>)
 8003adc:	795b      	ldrb	r3, [r3, #5]
 8003ade:	b21b      	sxth	r3, r3
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	b21b      	sxth	r3, r3
 8003ae4:	807b      	strh	r3, [r7, #2]
	if ((numRegs<Min_NumRegs)||(numRegs>Max_NumRegs))  // maximum no. of Registers as per the PDF
 8003ae6:	887b      	ldrh	r3, [r7, #2]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d003      	beq.n	8003af4 <writeHoldingRegs+0x3c>
 8003aec:	887b      	ldrh	r3, [r7, #2]
 8003aee:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8003af2:	d304      	bcc.n	8003afe <writeHoldingRegs+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 8003af4:	2003      	movs	r0, #3
 8003af6:	f7ff fd79 	bl	80035ec <modbusException>
		return 0;
 8003afa:	2300      	movs	r3, #0
 8003afc:	e04d      	b.n	8003b9a <writeHoldingRegs+0xe2>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 8003afe:	89fa      	ldrh	r2, [r7, #14]
 8003b00:	887b      	ldrh	r3, [r7, #2]
 8003b02:	4413      	add	r3, r2
 8003b04:	b29b      	uxth	r3, r3
 8003b06:	3b01      	subs	r3, #1
 8003b08:	803b      	strh	r3, [r7, #0]
	if (endAddr>Max_NumRegs)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 8003b0a:	883b      	ldrh	r3, [r7, #0]
 8003b0c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8003b10:	d304      	bcc.n	8003b1c <writeHoldingRegs+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 8003b12:	2002      	movs	r0, #2
 8003b14:	f7ff fd6a 	bl	80035ec <modbusException>
		return 0;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	e03e      	b.n	8003b9a <writeHoldingRegs+0xe2>

	/* start saving 16 bit data
	 * Data starts from RxData[7] and we need to combine 2 bytes together
	 * 16 bit Data = firstByte<<8|secondByte
	 */
	int indx = 7;  // we need to keep track of index in RxData
 8003b1c:	2307      	movs	r3, #7
 8003b1e:	60bb      	str	r3, [r7, #8]
	for (int i=0; i<numRegs; i++)
 8003b20:	2300      	movs	r3, #0
 8003b22:	607b      	str	r3, [r7, #4]
 8003b24:	e019      	b.n	8003b5a <writeHoldingRegs+0xa2>
	{
		Holding_Registers_Database[startAddr++] = (RxData[indx++]<<8)|RxData[indx++];
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	1c5a      	adds	r2, r3, #1
 8003b2a:	60ba      	str	r2, [r7, #8]
 8003b2c:	4a1d      	ldr	r2, [pc, #116]	@ (8003ba4 <writeHoldingRegs+0xec>)
 8003b2e:	5cd3      	ldrb	r3, [r2, r3]
 8003b30:	021b      	lsls	r3, r3, #8
 8003b32:	b21a      	sxth	r2, r3
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	1c59      	adds	r1, r3, #1
 8003b38:	60b9      	str	r1, [r7, #8]
 8003b3a:	491a      	ldr	r1, [pc, #104]	@ (8003ba4 <writeHoldingRegs+0xec>)
 8003b3c:	5ccb      	ldrb	r3, [r1, r3]
 8003b3e:	b21b      	sxth	r3, r3
 8003b40:	4313      	orrs	r3, r2
 8003b42:	b219      	sxth	r1, r3
 8003b44:	89fb      	ldrh	r3, [r7, #14]
 8003b46:	1c5a      	adds	r2, r3, #1
 8003b48:	81fa      	strh	r2, [r7, #14]
 8003b4a:	461a      	mov	r2, r3
 8003b4c:	b289      	uxth	r1, r1
 8003b4e:	4b16      	ldr	r3, [pc, #88]	@ (8003ba8 <writeHoldingRegs+0xf0>)
 8003b50:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (int i=0; i<numRegs; i++)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	3301      	adds	r3, #1
 8003b58:	607b      	str	r3, [r7, #4]
 8003b5a:	887b      	ldrh	r3, [r7, #2]
 8003b5c:	687a      	ldr	r2, [r7, #4]
 8003b5e:	429a      	cmp	r2, r3
 8003b60:	dbe1      	blt.n	8003b26 <writeHoldingRegs+0x6e>
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | num of Regs    | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES      | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 8003b62:	4b12      	ldr	r3, [pc, #72]	@ (8003bac <writeHoldingRegs+0xf4>)
 8003b64:	2201      	movs	r2, #1
 8003b66:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 8003b68:	4b0e      	ldr	r3, [pc, #56]	@ (8003ba4 <writeHoldingRegs+0xec>)
 8003b6a:	785a      	ldrb	r2, [r3, #1]
 8003b6c:	4b0f      	ldr	r3, [pc, #60]	@ (8003bac <writeHoldingRegs+0xf4>)
 8003b6e:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 8003b70:	4b0c      	ldr	r3, [pc, #48]	@ (8003ba4 <writeHoldingRegs+0xec>)
 8003b72:	789a      	ldrb	r2, [r3, #2]
 8003b74:	4b0d      	ldr	r3, [pc, #52]	@ (8003bac <writeHoldingRegs+0xf4>)
 8003b76:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 8003b78:	4b0a      	ldr	r3, [pc, #40]	@ (8003ba4 <writeHoldingRegs+0xec>)
 8003b7a:	78da      	ldrb	r2, [r3, #3]
 8003b7c:	4b0b      	ldr	r3, [pc, #44]	@ (8003bac <writeHoldingRegs+0xf4>)
 8003b7e:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // num of Regs HIGH Byte
 8003b80:	4b08      	ldr	r3, [pc, #32]	@ (8003ba4 <writeHoldingRegs+0xec>)
 8003b82:	791a      	ldrb	r2, [r3, #4]
 8003b84:	4b09      	ldr	r3, [pc, #36]	@ (8003bac <writeHoldingRegs+0xf4>)
 8003b86:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // num of Regs LOW Byte
 8003b88:	4b06      	ldr	r3, [pc, #24]	@ (8003ba4 <writeHoldingRegs+0xec>)
 8003b8a:	795a      	ldrb	r2, [r3, #5]
 8003b8c:	4b07      	ldr	r3, [pc, #28]	@ (8003bac <writeHoldingRegs+0xf4>)
 8003b8e:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 8003b90:	2106      	movs	r1, #6
 8003b92:	4806      	ldr	r0, [pc, #24]	@ (8003bac <writeHoldingRegs+0xf4>)
 8003b94:	f7ff fcfe 	bl	8003594 <sendData>
	return 1;   // success
 8003b98:	2301      	movs	r3, #1
}
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	3710      	adds	r7, #16
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}
 8003ba2:	bf00      	nop
 8003ba4:	20000f74 	.word	0x20000f74
 8003ba8:	200011c4 	.word	0x200011c4
 8003bac:	20001074 	.word	0x20001074

08003bb0 <writeSingleReg>:

uint8_t writeSingleReg (void)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b082      	sub	sp, #8
 8003bb4:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 8003bb6:	4b20      	ldr	r3, [pc, #128]	@ (8003c38 <writeSingleReg+0x88>)
 8003bb8:	789b      	ldrb	r3, [r3, #2]
 8003bba:	021b      	lsls	r3, r3, #8
 8003bbc:	b21a      	sxth	r2, r3
 8003bbe:	4b1e      	ldr	r3, [pc, #120]	@ (8003c38 <writeSingleReg+0x88>)
 8003bc0:	78db      	ldrb	r3, [r3, #3]
 8003bc2:	b21b      	sxth	r3, r3
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	b21b      	sxth	r3, r3
 8003bc8:	80fb      	strh	r3, [r7, #6]

	if (startAddr>Max_NumRegs)  // The Register Address can not be more than 299 as we only have record of 300 Registers in total
 8003bca:	88fb      	ldrh	r3, [r7, #6]
 8003bcc:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8003bd0:	d304      	bcc.n	8003bdc <writeSingleReg+0x2c>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 8003bd2:	2002      	movs	r0, #2
 8003bd4:	f7ff fd0a 	bl	80035ec <modbusException>
		return 0;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	e029      	b.n	8003c30 <writeSingleReg+0x80>

	/* Save the 16 bit data
	 * Data is the combination of 2 bytes, RxData[4] and RxData[5]
	 */

	Holding_Registers_Database[startAddr] = (RxData[4]<<8)|RxData[5];
 8003bdc:	4b16      	ldr	r3, [pc, #88]	@ (8003c38 <writeSingleReg+0x88>)
 8003bde:	791b      	ldrb	r3, [r3, #4]
 8003be0:	021b      	lsls	r3, r3, #8
 8003be2:	b21a      	sxth	r2, r3
 8003be4:	4b14      	ldr	r3, [pc, #80]	@ (8003c38 <writeSingleReg+0x88>)
 8003be6:	795b      	ldrb	r3, [r3, #5]
 8003be8:	b21b      	sxth	r3, r3
 8003bea:	4313      	orrs	r3, r2
 8003bec:	b21a      	sxth	r2, r3
 8003bee:	88fb      	ldrh	r3, [r7, #6]
 8003bf0:	b291      	uxth	r1, r2
 8003bf2:	4a12      	ldr	r2, [pc, #72]	@ (8003c3c <writeSingleReg+0x8c>)
 8003bf4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 8003bf8:	4b11      	ldr	r3, [pc, #68]	@ (8003c40 <writeSingleReg+0x90>)
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 8003bfe:	4b0e      	ldr	r3, [pc, #56]	@ (8003c38 <writeSingleReg+0x88>)
 8003c00:	785a      	ldrb	r2, [r3, #1]
 8003c02:	4b0f      	ldr	r3, [pc, #60]	@ (8003c40 <writeSingleReg+0x90>)
 8003c04:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 8003c06:	4b0c      	ldr	r3, [pc, #48]	@ (8003c38 <writeSingleReg+0x88>)
 8003c08:	789a      	ldrb	r2, [r3, #2]
 8003c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8003c40 <writeSingleReg+0x90>)
 8003c0c:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 8003c0e:	4b0a      	ldr	r3, [pc, #40]	@ (8003c38 <writeSingleReg+0x88>)
 8003c10:	78da      	ldrb	r2, [r3, #3]
 8003c12:	4b0b      	ldr	r3, [pc, #44]	@ (8003c40 <writeSingleReg+0x90>)
 8003c14:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // Reg Data HIGH Byte
 8003c16:	4b08      	ldr	r3, [pc, #32]	@ (8003c38 <writeSingleReg+0x88>)
 8003c18:	791a      	ldrb	r2, [r3, #4]
 8003c1a:	4b09      	ldr	r3, [pc, #36]	@ (8003c40 <writeSingleReg+0x90>)
 8003c1c:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // Reg Data LOW  Byte
 8003c1e:	4b06      	ldr	r3, [pc, #24]	@ (8003c38 <writeSingleReg+0x88>)
 8003c20:	795a      	ldrb	r2, [r3, #5]
 8003c22:	4b07      	ldr	r3, [pc, #28]	@ (8003c40 <writeSingleReg+0x90>)
 8003c24:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 8003c26:	2106      	movs	r1, #6
 8003c28:	4805      	ldr	r0, [pc, #20]	@ (8003c40 <writeSingleReg+0x90>)
 8003c2a:	f7ff fcb3 	bl	8003594 <sendData>
	return 1;   // success
 8003c2e:	2301      	movs	r3, #1
}
 8003c30:	4618      	mov	r0, r3
 8003c32:	3708      	adds	r7, #8
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bd80      	pop	{r7, pc}
 8003c38:	20000f74 	.word	0x20000f74
 8003c3c:	200011c4 	.word	0x200011c4
 8003c40:	20001074 	.word	0x20001074

08003c44 <writeSingleCoil>:

uint8_t writeSingleCoil (void)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b084      	sub	sp, #16
 8003c48:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 8003c4a:	4b38      	ldr	r3, [pc, #224]	@ (8003d2c <writeSingleCoil+0xe8>)
 8003c4c:	789b      	ldrb	r3, [r3, #2]
 8003c4e:	021b      	lsls	r3, r3, #8
 8003c50:	b21a      	sxth	r2, r3
 8003c52:	4b36      	ldr	r3, [pc, #216]	@ (8003d2c <writeSingleCoil+0xe8>)
 8003c54:	78db      	ldrb	r3, [r3, #3]
 8003c56:	b21b      	sxth	r3, r3
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	b21b      	sxth	r3, r3
 8003c5c:	81fb      	strh	r3, [r7, #14]

	if (startAddr>199)  // The Coil Address can not be more than 199 as we only have record of 200 Coils in total
 8003c5e:	89fb      	ldrh	r3, [r7, #14]
 8003c60:	2bc7      	cmp	r3, #199	@ 0xc7
 8003c62:	d904      	bls.n	8003c6e <writeSingleCoil+0x2a>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 8003c64:	2002      	movs	r0, #2
 8003c66:	f7ff fcc1 	bl	80035ec <modbusException>
		return 0;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	e05a      	b.n	8003d24 <writeSingleCoil+0xe0>
	}

	/* Calculation for the bit in the database, where the modification will be done */
	int startByte = startAddr/8;  // which byte we have to start writing the data into
 8003c6e:	89fb      	ldrh	r3, [r7, #14]
 8003c70:	08db      	lsrs	r3, r3, #3
 8003c72:	b29b      	uxth	r3, r3
 8003c74:	60bb      	str	r3, [r7, #8]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 8003c76:	89fb      	ldrh	r3, [r7, #14]
 8003c78:	f003 0307 	and.w	r3, r3, #7
 8003c7c:	80fb      	strh	r3, [r7, #6]
	 * A value of FF 00 hex requests the coil to be ON.
	 * A value of 00 00 requests it to be OFF.
	 * All other values are illegal and will not affect the coil.
	 */

	if ((RxData[4] == 0xFF) && (RxData[5] == 0x00))
 8003c7e:	4b2b      	ldr	r3, [pc, #172]	@ (8003d2c <writeSingleCoil+0xe8>)
 8003c80:	791b      	ldrb	r3, [r3, #4]
 8003c82:	2bff      	cmp	r3, #255	@ 0xff
 8003c84:	d116      	bne.n	8003cb4 <writeSingleCoil+0x70>
 8003c86:	4b29      	ldr	r3, [pc, #164]	@ (8003d2c <writeSingleCoil+0xe8>)
 8003c88:	795b      	ldrb	r3, [r3, #5]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d112      	bne.n	8003cb4 <writeSingleCoil+0x70>
	{
		Coils_Database[startByte] |= 1<<bitPosition; // Replace that bit with 1
 8003c8e:	4a28      	ldr	r2, [pc, #160]	@ (8003d30 <writeSingleCoil+0xec>)
 8003c90:	68bb      	ldr	r3, [r7, #8]
 8003c92:	4413      	add	r3, r2
 8003c94:	781b      	ldrb	r3, [r3, #0]
 8003c96:	b25a      	sxtb	r2, r3
 8003c98:	88fb      	ldrh	r3, [r7, #6]
 8003c9a:	2101      	movs	r1, #1
 8003c9c:	fa01 f303 	lsl.w	r3, r1, r3
 8003ca0:	b25b      	sxtb	r3, r3
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	b25b      	sxtb	r3, r3
 8003ca6:	b2d9      	uxtb	r1, r3
 8003ca8:	4a21      	ldr	r2, [pc, #132]	@ (8003d30 <writeSingleCoil+0xec>)
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	4413      	add	r3, r2
 8003cae:	460a      	mov	r2, r1
 8003cb0:	701a      	strb	r2, [r3, #0]
 8003cb2:	e01b      	b.n	8003cec <writeSingleCoil+0xa8>
	}

	else if ((RxData[4] == 0x00) && (RxData[5] == 0x00))
 8003cb4:	4b1d      	ldr	r3, [pc, #116]	@ (8003d2c <writeSingleCoil+0xe8>)
 8003cb6:	791b      	ldrb	r3, [r3, #4]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d117      	bne.n	8003cec <writeSingleCoil+0xa8>
 8003cbc:	4b1b      	ldr	r3, [pc, #108]	@ (8003d2c <writeSingleCoil+0xe8>)
 8003cbe:	795b      	ldrb	r3, [r3, #5]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d113      	bne.n	8003cec <writeSingleCoil+0xa8>
	{
		Coils_Database[startByte] &= ~(1<<bitPosition); // Replace that bit with 0
 8003cc4:	4a1a      	ldr	r2, [pc, #104]	@ (8003d30 <writeSingleCoil+0xec>)
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	4413      	add	r3, r2
 8003cca:	781b      	ldrb	r3, [r3, #0]
 8003ccc:	b25a      	sxtb	r2, r3
 8003cce:	88fb      	ldrh	r3, [r7, #6]
 8003cd0:	2101      	movs	r1, #1
 8003cd2:	fa01 f303 	lsl.w	r3, r1, r3
 8003cd6:	b25b      	sxtb	r3, r3
 8003cd8:	43db      	mvns	r3, r3
 8003cda:	b25b      	sxtb	r3, r3
 8003cdc:	4013      	ands	r3, r2
 8003cde:	b25b      	sxtb	r3, r3
 8003ce0:	b2d9      	uxtb	r1, r3
 8003ce2:	4a13      	ldr	r2, [pc, #76]	@ (8003d30 <writeSingleCoil+0xec>)
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	4413      	add	r3, r2
 8003ce8:	460a      	mov	r2, r1
 8003cea:	701a      	strb	r2, [r3, #0]
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 8003cec:	4b11      	ldr	r3, [pc, #68]	@ (8003d34 <writeSingleCoil+0xf0>)
 8003cee:	2201      	movs	r2, #1
 8003cf0:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 8003cf2:	4b0e      	ldr	r3, [pc, #56]	@ (8003d2c <writeSingleCoil+0xe8>)
 8003cf4:	785a      	ldrb	r2, [r3, #1]
 8003cf6:	4b0f      	ldr	r3, [pc, #60]	@ (8003d34 <writeSingleCoil+0xf0>)
 8003cf8:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 8003cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8003d2c <writeSingleCoil+0xe8>)
 8003cfc:	789a      	ldrb	r2, [r3, #2]
 8003cfe:	4b0d      	ldr	r3, [pc, #52]	@ (8003d34 <writeSingleCoil+0xf0>)
 8003d00:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 8003d02:	4b0a      	ldr	r3, [pc, #40]	@ (8003d2c <writeSingleCoil+0xe8>)
 8003d04:	78da      	ldrb	r2, [r3, #3]
 8003d06:	4b0b      	ldr	r3, [pc, #44]	@ (8003d34 <writeSingleCoil+0xf0>)
 8003d08:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // Coil Data HIGH Byte
 8003d0a:	4b08      	ldr	r3, [pc, #32]	@ (8003d2c <writeSingleCoil+0xe8>)
 8003d0c:	791a      	ldrb	r2, [r3, #4]
 8003d0e:	4b09      	ldr	r3, [pc, #36]	@ (8003d34 <writeSingleCoil+0xf0>)
 8003d10:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // Coil Data LOW  Byte
 8003d12:	4b06      	ldr	r3, [pc, #24]	@ (8003d2c <writeSingleCoil+0xe8>)
 8003d14:	795a      	ldrb	r2, [r3, #5]
 8003d16:	4b07      	ldr	r3, [pc, #28]	@ (8003d34 <writeSingleCoil+0xf0>)
 8003d18:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 8003d1a:	2106      	movs	r1, #6
 8003d1c:	4805      	ldr	r0, [pc, #20]	@ (8003d34 <writeSingleCoil+0xf0>)
 8003d1e:	f7ff fc39 	bl	8003594 <sendData>
	return 1;   // success
 8003d22:	2301      	movs	r3, #1
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	3710      	adds	r7, #16
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bd80      	pop	{r7, pc}
 8003d2c:	20000f74 	.word	0x20000f74
 8003d30:	200011a8 	.word	0x200011a8
 8003d34:	20001074 	.word	0x20001074

08003d38 <writeMultiCoils>:

uint8_t writeMultiCoils (void)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b088      	sub	sp, #32
 8003d3c:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 8003d3e:	4b56      	ldr	r3, [pc, #344]	@ (8003e98 <writeMultiCoils+0x160>)
 8003d40:	789b      	ldrb	r3, [r3, #2]
 8003d42:	021b      	lsls	r3, r3, #8
 8003d44:	b21a      	sxth	r2, r3
 8003d46:	4b54      	ldr	r3, [pc, #336]	@ (8003e98 <writeMultiCoils+0x160>)
 8003d48:	78db      	ldrb	r3, [r3, #3]
 8003d4a:	b21b      	sxth	r3, r3
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	b21b      	sxth	r3, r3
 8003d50:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 8003d52:	4b51      	ldr	r3, [pc, #324]	@ (8003e98 <writeMultiCoils+0x160>)
 8003d54:	791b      	ldrb	r3, [r3, #4]
 8003d56:	021b      	lsls	r3, r3, #8
 8003d58:	b21a      	sxth	r2, r3
 8003d5a:	4b4f      	ldr	r3, [pc, #316]	@ (8003e98 <writeMultiCoils+0x160>)
 8003d5c:	795b      	ldrb	r3, [r3, #5]
 8003d5e:	b21b      	sxth	r3, r3
 8003d60:	4313      	orrs	r3, r2
 8003d62:	b21b      	sxth	r3, r3
 8003d64:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>1968))  // maximum no. of coils as per the PDF
 8003d66:	893b      	ldrh	r3, [r7, #8]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d003      	beq.n	8003d74 <writeMultiCoils+0x3c>
 8003d6c:	893b      	ldrh	r3, [r7, #8]
 8003d6e:	f5b3 6ff6 	cmp.w	r3, #1968	@ 0x7b0
 8003d72:	d904      	bls.n	8003d7e <writeMultiCoils+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 8003d74:	2003      	movs	r0, #3
 8003d76:	f7ff fc39 	bl	80035ec <modbusException>
		return 0;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	e088      	b.n	8003e90 <writeMultiCoils+0x158>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 8003d7e:	897a      	ldrh	r2, [r7, #10]
 8003d80:	893b      	ldrh	r3, [r7, #8]
 8003d82:	4413      	add	r3, r2
 8003d84:	b29b      	uxth	r3, r3
 8003d86:	3b01      	subs	r3, #1
 8003d88:	80fb      	strh	r3, [r7, #6]
	if (endAddr>199)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 8003d8a:	88fb      	ldrh	r3, [r7, #6]
 8003d8c:	2bc7      	cmp	r3, #199	@ 0xc7
 8003d8e:	d904      	bls.n	8003d9a <writeMultiCoils+0x62>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 8003d90:	2002      	movs	r0, #2
 8003d92:	f7ff fc2b 	bl	80035ec <modbusException>
		return 0;
 8003d96:	2300      	movs	r3, #0
 8003d98:	e07a      	b.n	8003e90 <writeMultiCoils+0x158>
	}

	/* Calculation for the bit in the database, where the modification will be done */
	int startByte = startAddr/8;  // which byte we have to start writing the data into
 8003d9a:	897b      	ldrh	r3, [r7, #10]
 8003d9c:	08db      	lsrs	r3, r3, #3
 8003d9e:	b29b      	uxth	r3, r3
 8003da0:	61fb      	str	r3, [r7, #28]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 8003da2:	897b      	ldrh	r3, [r7, #10]
 8003da4:	f003 0307 	and.w	r3, r3, #7
 8003da8:	837b      	strh	r3, [r7, #26]
	int indxPosition = 0;  // The shift position in the current indx of the RxData buffer
 8003daa:	2300      	movs	r3, #0
 8003dac:	617b      	str	r3, [r7, #20]

	int indx = 7;  // we need to keep track of index in RxData
 8003dae:	2307      	movs	r3, #7
 8003db0:	613b      	str	r3, [r7, #16]
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy from the next byte of the RxData
	 * This keeps going until the number of coils required have been modified
	 */

	// Modify the bits as per the Byte received
	for (int i=0; i<numCoils; i++)
 8003db2:	2300      	movs	r3, #0
 8003db4:	60fb      	str	r3, [r7, #12]
 8003db6:	e04b      	b.n	8003e50 <writeMultiCoils+0x118>
	{
		if (((RxData[indx]>>indxPosition)&0x01) == 1)
 8003db8:	4a37      	ldr	r2, [pc, #220]	@ (8003e98 <writeMultiCoils+0x160>)
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	4413      	add	r3, r2
 8003dbe:	781b      	ldrb	r3, [r3, #0]
 8003dc0:	461a      	mov	r2, r3
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	fa42 f303 	asr.w	r3, r2, r3
 8003dc8:	f003 0301 	and.w	r3, r3, #1
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d012      	beq.n	8003df6 <writeMultiCoils+0xbe>
		{
			Coils_Database[startByte] |= 1<<bitPosition;  // replace that bit with 1
 8003dd0:	4a32      	ldr	r2, [pc, #200]	@ (8003e9c <writeMultiCoils+0x164>)
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	4413      	add	r3, r2
 8003dd6:	781b      	ldrb	r3, [r3, #0]
 8003dd8:	b25a      	sxtb	r2, r3
 8003dda:	8b7b      	ldrh	r3, [r7, #26]
 8003ddc:	2101      	movs	r1, #1
 8003dde:	fa01 f303 	lsl.w	r3, r1, r3
 8003de2:	b25b      	sxtb	r3, r3
 8003de4:	4313      	orrs	r3, r2
 8003de6:	b25b      	sxtb	r3, r3
 8003de8:	b2d9      	uxtb	r1, r3
 8003dea:	4a2c      	ldr	r2, [pc, #176]	@ (8003e9c <writeMultiCoils+0x164>)
 8003dec:	69fb      	ldr	r3, [r7, #28]
 8003dee:	4413      	add	r3, r2
 8003df0:	460a      	mov	r2, r1
 8003df2:	701a      	strb	r2, [r3, #0]
 8003df4:	e013      	b.n	8003e1e <writeMultiCoils+0xe6>
		}
		else
		{
			Coils_Database[startByte] &= ~(1<<bitPosition);  // replace that bit with 0
 8003df6:	4a29      	ldr	r2, [pc, #164]	@ (8003e9c <writeMultiCoils+0x164>)
 8003df8:	69fb      	ldr	r3, [r7, #28]
 8003dfa:	4413      	add	r3, r2
 8003dfc:	781b      	ldrb	r3, [r3, #0]
 8003dfe:	b25a      	sxtb	r2, r3
 8003e00:	8b7b      	ldrh	r3, [r7, #26]
 8003e02:	2101      	movs	r1, #1
 8003e04:	fa01 f303 	lsl.w	r3, r1, r3
 8003e08:	b25b      	sxtb	r3, r3
 8003e0a:	43db      	mvns	r3, r3
 8003e0c:	b25b      	sxtb	r3, r3
 8003e0e:	4013      	ands	r3, r2
 8003e10:	b25b      	sxtb	r3, r3
 8003e12:	b2d9      	uxtb	r1, r3
 8003e14:	4a21      	ldr	r2, [pc, #132]	@ (8003e9c <writeMultiCoils+0x164>)
 8003e16:	69fb      	ldr	r3, [r7, #28]
 8003e18:	4413      	add	r3, r2
 8003e1a:	460a      	mov	r2, r1
 8003e1c:	701a      	strb	r2, [r3, #0]
		}

		bitPosition++; indxPosition++;
 8003e1e:	8b7b      	ldrh	r3, [r7, #26]
 8003e20:	3301      	adds	r3, #1
 8003e22:	837b      	strh	r3, [r7, #26]
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	3301      	adds	r3, #1
 8003e28:	617b      	str	r3, [r7, #20]

		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	2b07      	cmp	r3, #7
 8003e2e:	dd04      	ble.n	8003e3a <writeMultiCoils+0x102>
		{
			indxPosition = 0;
 8003e30:	2300      	movs	r3, #0
 8003e32:	617b      	str	r3, [r7, #20]
			indx++;
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	3301      	adds	r3, #1
 8003e38:	613b      	str	r3, [r7, #16]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 8003e3a:	8b7b      	ldrh	r3, [r7, #26]
 8003e3c:	2b07      	cmp	r3, #7
 8003e3e:	d904      	bls.n	8003e4a <writeMultiCoils+0x112>
		{
			bitPosition=0;
 8003e40:	2300      	movs	r3, #0
 8003e42:	837b      	strh	r3, [r7, #26]
			startByte++;
 8003e44:	69fb      	ldr	r3, [r7, #28]
 8003e46:	3301      	adds	r3, #1
 8003e48:	61fb      	str	r3, [r7, #28]
	for (int i=0; i<numCoils; i++)
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	3301      	adds	r3, #1
 8003e4e:	60fb      	str	r3, [r7, #12]
 8003e50:	893b      	ldrh	r3, [r7, #8]
 8003e52:	68fa      	ldr	r2, [r7, #12]
 8003e54:	429a      	cmp	r2, r3
 8003e56:	dbaf      	blt.n	8003db8 <writeMultiCoils+0x80>
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 8003e58:	4b11      	ldr	r3, [pc, #68]	@ (8003ea0 <writeMultiCoils+0x168>)
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 8003e5e:	4b0e      	ldr	r3, [pc, #56]	@ (8003e98 <writeMultiCoils+0x160>)
 8003e60:	785a      	ldrb	r2, [r3, #1]
 8003e62:	4b0f      	ldr	r3, [pc, #60]	@ (8003ea0 <writeMultiCoils+0x168>)
 8003e64:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 8003e66:	4b0c      	ldr	r3, [pc, #48]	@ (8003e98 <writeMultiCoils+0x160>)
 8003e68:	789a      	ldrb	r2, [r3, #2]
 8003e6a:	4b0d      	ldr	r3, [pc, #52]	@ (8003ea0 <writeMultiCoils+0x168>)
 8003e6c:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 8003e6e:	4b0a      	ldr	r3, [pc, #40]	@ (8003e98 <writeMultiCoils+0x160>)
 8003e70:	78da      	ldrb	r2, [r3, #3]
 8003e72:	4b0b      	ldr	r3, [pc, #44]	@ (8003ea0 <writeMultiCoils+0x168>)
 8003e74:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // num of coils HIGH Byte
 8003e76:	4b08      	ldr	r3, [pc, #32]	@ (8003e98 <writeMultiCoils+0x160>)
 8003e78:	791a      	ldrb	r2, [r3, #4]
 8003e7a:	4b09      	ldr	r3, [pc, #36]	@ (8003ea0 <writeMultiCoils+0x168>)
 8003e7c:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // num of coils LOW  Byte
 8003e7e:	4b06      	ldr	r3, [pc, #24]	@ (8003e98 <writeMultiCoils+0x160>)
 8003e80:	795a      	ldrb	r2, [r3, #5]
 8003e82:	4b07      	ldr	r3, [pc, #28]	@ (8003ea0 <writeMultiCoils+0x168>)
 8003e84:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 8003e86:	2106      	movs	r1, #6
 8003e88:	4805      	ldr	r0, [pc, #20]	@ (8003ea0 <writeMultiCoils+0x168>)
 8003e8a:	f7ff fb83 	bl	8003594 <sendData>
	return 1;   // success
 8003e8e:	2301      	movs	r3, #1
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	3720      	adds	r7, #32
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}
 8003e98:	20000f74 	.word	0x20000f74
 8003e9c:	200011a8 	.word	0x200011a8
 8003ea0:	20001074 	.word	0x20001074

08003ea4 <HAL_UARTEx_RxEventCallback>:
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b082      	sub	sp, #8
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
 8003eac:	460b      	mov	r3, r1
 8003eae:	807b      	strh	r3, [r7, #2]

	if(huart-> Instance == USART2){
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a2a      	ldr	r2, [pc, #168]	@ (8003f60 <HAL_UARTEx_RxEventCallback+0xbc>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d14e      	bne.n	8003f58 <HAL_UARTEx_RxEventCallback+0xb4>
	if (RxData[0] == SLAVE_ID)
 8003eba:	4b2a      	ldr	r3, [pc, #168]	@ (8003f64 <HAL_UARTEx_RxEventCallback+0xc0>)
 8003ebc:	781b      	ldrb	r3, [r3, #0]
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d144      	bne.n	8003f4c <HAL_UARTEx_RxEventCallback+0xa8>
		{
			switch (RxData[1]){
 8003ec2:	4b28      	ldr	r3, [pc, #160]	@ (8003f64 <HAL_UARTEx_RxEventCallback+0xc0>)
 8003ec4:	785b      	ldrb	r3, [r3, #1]
 8003ec6:	3b01      	subs	r3, #1
 8003ec8:	2b0f      	cmp	r3, #15
 8003eca:	d83b      	bhi.n	8003f44 <HAL_UARTEx_RxEventCallback+0xa0>
 8003ecc:	a201      	add	r2, pc, #4	@ (adr r2, 8003ed4 <HAL_UARTEx_RxEventCallback+0x30>)
 8003ece:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ed2:	bf00      	nop
 8003ed4:	08003f15 	.word	0x08003f15
 8003ed8:	08003f1b 	.word	0x08003f1b
 8003edc:	08003f21 	.word	0x08003f21
 8003ee0:	08003f27 	.word	0x08003f27
 8003ee4:	08003f2d 	.word	0x08003f2d
 8003ee8:	08003f33 	.word	0x08003f33
 8003eec:	08003f45 	.word	0x08003f45
 8003ef0:	08003f45 	.word	0x08003f45
 8003ef4:	08003f45 	.word	0x08003f45
 8003ef8:	08003f45 	.word	0x08003f45
 8003efc:	08003f45 	.word	0x08003f45
 8003f00:	08003f45 	.word	0x08003f45
 8003f04:	08003f45 	.word	0x08003f45
 8003f08:	08003f45 	.word	0x08003f45
 8003f0c:	08003f39 	.word	0x08003f39
 8003f10:	08003f3f 	.word	0x08003f3f
			case 0x01:
				readCoils();
 8003f14:	f7ff fc72 	bl	80037fc <readCoils>
				break;
 8003f18:	e018      	b.n	8003f4c <HAL_UARTEx_RxEventCallback+0xa8>
			case 0x02:
				readInputs();
 8003f1a:	f7ff fd1d 	bl	8003958 <readInputs>
				break;
 8003f1e:	e015      	b.n	8003f4c <HAL_UARTEx_RxEventCallback+0xa8>
			case 0x03:
				readHoldingRegs();
 8003f20:	f7ff fb84 	bl	800362c <readHoldingRegs>
				break;
 8003f24:	e012      	b.n	8003f4c <HAL_UARTEx_RxEventCallback+0xa8>
			case 0x04:
				readInputRegs();
 8003f26:	f7ff fbf5 	bl	8003714 <readInputRegs>
				break;
 8003f2a:	e00f      	b.n	8003f4c <HAL_UARTEx_RxEventCallback+0xa8>
			case 0x05:
				writeSingleCoil();
 8003f2c:	f7ff fe8a 	bl	8003c44 <writeSingleCoil>
				break;
 8003f30:	e00c      	b.n	8003f4c <HAL_UARTEx_RxEventCallback+0xa8>
			case 0x06:
				writeSingleReg();
 8003f32:	f7ff fe3d 	bl	8003bb0 <writeSingleReg>
				break;
 8003f36:	e009      	b.n	8003f4c <HAL_UARTEx_RxEventCallback+0xa8>
			case 0x0F:
				writeMultiCoils();
 8003f38:	f7ff fefe 	bl	8003d38 <writeMultiCoils>
				break;
 8003f3c:	e006      	b.n	8003f4c <HAL_UARTEx_RxEventCallback+0xa8>
			case 0x10:
				writeHoldingRegs();
 8003f3e:	f7ff fdbb 	bl	8003ab8 <writeHoldingRegs>
				break;
 8003f42:	e003      	b.n	8003f4c <HAL_UARTEx_RxEventCallback+0xa8>
			default:
				modbusException(ILLEGAL_FUNCTION);
 8003f44:	2001      	movs	r0, #1
 8003f46:	f7ff fb51 	bl	80035ec <modbusException>
				break;
 8003f4a:	bf00      	nop
			}
		}
	//HAL_UARTEx_ReceiveToIdle_IT(&huart2, RxData, 256);
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RxData, 256);
 8003f4c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003f50:	4904      	ldr	r1, [pc, #16]	@ (8003f64 <HAL_UARTEx_RxEventCallback+0xc0>)
 8003f52:	4805      	ldr	r0, [pc, #20]	@ (8003f68 <HAL_UARTEx_RxEventCallback+0xc4>)
 8003f54:	f005 fab5 	bl	80094c2 <HAL_UARTEx_ReceiveToIdle_DMA>
	}
}
 8003f58:	bf00      	nop
 8003f5a:	3708      	adds	r7, #8
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}
 8003f60:	40004400 	.word	0x40004400
 8003f64:	20000f74 	.word	0x20000f74
 8003f68:	20000ecc 	.word	0x20000ecc

08003f6c <Set_Speed_Motor_x>:
		.current_pos = 0 ,
		.old_pos = 0,
};


void Set_Speed_Motor_x(uint16_t f, uint16_t f_max){
 8003f6c:	b480      	push	{r7}
 8003f6e:	b083      	sub	sp, #12
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	4603      	mov	r3, r0
 8003f74:	460a      	mov	r2, r1
 8003f76:	80fb      	strh	r3, [r7, #6]
 8003f78:	4613      	mov	r3, r2
 8003f7a:	80bb      	strh	r3, [r7, #4]
	if(f > f_max) f = f_max;
 8003f7c:	88fa      	ldrh	r2, [r7, #6]
 8003f7e:	88bb      	ldrh	r3, [r7, #4]
 8003f80:	429a      	cmp	r2, r3
 8003f82:	d901      	bls.n	8003f88 <Set_Speed_Motor_x+0x1c>
 8003f84:	88bb      	ldrh	r3, [r7, #4]
 8003f86:	80fb      	strh	r3, [r7, #6]
	set_speed_x(2000000/f);
 8003f88:	88fb      	ldrh	r3, [r7, #6]
 8003f8a:	4a0f      	ldr	r2, [pc, #60]	@ (8003fc8 <Set_Speed_Motor_x+0x5c>)
 8003f8c:	fb92 f2f3 	sdiv	r2, r2, r3
 8003f90:	4b0e      	ldr	r3, [pc, #56]	@ (8003fcc <Set_Speed_Motor_x+0x60>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003f96:	88fb      	ldrh	r3, [r7, #6]
 8003f98:	4a0b      	ldr	r2, [pc, #44]	@ (8003fc8 <Set_Speed_Motor_x+0x5c>)
 8003f9a:	fb92 f3f3 	sdiv	r3, r2, r3
 8003f9e:	461a      	mov	r2, r3
 8003fa0:	4b0a      	ldr	r3, [pc, #40]	@ (8003fcc <Set_Speed_Motor_x+0x60>)
 8003fa2:	60da      	str	r2, [r3, #12]
	set_pulse_x(2000000/f/2);
 8003fa4:	88fb      	ldrh	r3, [r7, #6]
 8003fa6:	4a08      	ldr	r2, [pc, #32]	@ (8003fc8 <Set_Speed_Motor_x+0x5c>)
 8003fa8:	fb92 f3f3 	sdiv	r3, r2, r3
 8003fac:	0fda      	lsrs	r2, r3, #31
 8003fae:	4413      	add	r3, r2
 8003fb0:	105b      	asrs	r3, r3, #1
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	4b05      	ldr	r3, [pc, #20]	@ (8003fcc <Set_Speed_Motor_x+0x60>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8003fba:	bf00      	nop
 8003fbc:	370c      	adds	r7, #12
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc4:	4770      	bx	lr
 8003fc6:	bf00      	nop
 8003fc8:	001e8480 	.word	0x001e8480
 8003fcc:	20000e3c 	.word	0x20000e3c

08003fd0 <Set_Speed_Motor_y>:
void Set_Speed_Motor_y(uint16_t f, uint16_t f_max){
 8003fd0:	b480      	push	{r7}
 8003fd2:	b083      	sub	sp, #12
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	460a      	mov	r2, r1
 8003fda:	80fb      	strh	r3, [r7, #6]
 8003fdc:	4613      	mov	r3, r2
 8003fde:	80bb      	strh	r3, [r7, #4]
	if(f > f_max) f = f_max;
 8003fe0:	88fa      	ldrh	r2, [r7, #6]
 8003fe2:	88bb      	ldrh	r3, [r7, #4]
 8003fe4:	429a      	cmp	r2, r3
 8003fe6:	d901      	bls.n	8003fec <Set_Speed_Motor_y+0x1c>
 8003fe8:	88bb      	ldrh	r3, [r7, #4]
 8003fea:	80fb      	strh	r3, [r7, #6]
	set_speed_y(2000000/f);
 8003fec:	88fb      	ldrh	r3, [r7, #6]
 8003fee:	4a0f      	ldr	r2, [pc, #60]	@ (800402c <Set_Speed_Motor_y+0x5c>)
 8003ff0:	fb92 f2f3 	sdiv	r2, r2, r3
 8003ff4:	4b0e      	ldr	r3, [pc, #56]	@ (8004030 <Set_Speed_Motor_y+0x60>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003ffa:	88fb      	ldrh	r3, [r7, #6]
 8003ffc:	4a0b      	ldr	r2, [pc, #44]	@ (800402c <Set_Speed_Motor_y+0x5c>)
 8003ffe:	fb92 f3f3 	sdiv	r3, r2, r3
 8004002:	461a      	mov	r2, r3
 8004004:	4b0a      	ldr	r3, [pc, #40]	@ (8004030 <Set_Speed_Motor_y+0x60>)
 8004006:	60da      	str	r2, [r3, #12]
	set_pulse_y(2000000/f/2);
 8004008:	88fb      	ldrh	r3, [r7, #6]
 800400a:	4a08      	ldr	r2, [pc, #32]	@ (800402c <Set_Speed_Motor_y+0x5c>)
 800400c:	fb92 f3f3 	sdiv	r3, r2, r3
 8004010:	0fda      	lsrs	r2, r3, #31
 8004012:	4413      	add	r3, r2
 8004014:	105b      	asrs	r3, r3, #1
 8004016:	461a      	mov	r2, r3
 8004018:	4b05      	ldr	r3, [pc, #20]	@ (8004030 <Set_Speed_Motor_y+0x60>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800401e:	bf00      	nop
 8004020:	370c      	adds	r7, #12
 8004022:	46bd      	mov	sp, r7
 8004024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004028:	4770      	bx	lr
 800402a:	bf00      	nop
 800402c:	001e8480 	.word	0x001e8480
 8004030:	20000c8c 	.word	0x20000c8c

08004034 <Set_Speed_Motor_z>:
void Set_Speed_Motor_z(uint16_t f, uint16_t f_max){
 8004034:	b480      	push	{r7}
 8004036:	b083      	sub	sp, #12
 8004038:	af00      	add	r7, sp, #0
 800403a:	4603      	mov	r3, r0
 800403c:	460a      	mov	r2, r1
 800403e:	80fb      	strh	r3, [r7, #6]
 8004040:	4613      	mov	r3, r2
 8004042:	80bb      	strh	r3, [r7, #4]
	if(f > f_max) f = f_max;
 8004044:	88fa      	ldrh	r2, [r7, #6]
 8004046:	88bb      	ldrh	r3, [r7, #4]
 8004048:	429a      	cmp	r2, r3
 800404a:	d901      	bls.n	8004050 <Set_Speed_Motor_z+0x1c>
 800404c:	88bb      	ldrh	r3, [r7, #4]
 800404e:	80fb      	strh	r3, [r7, #6]
	set_speed_z(1000000/f);
 8004050:	88fb      	ldrh	r3, [r7, #6]
 8004052:	4a0f      	ldr	r2, [pc, #60]	@ (8004090 <Set_Speed_Motor_z+0x5c>)
 8004054:	fb92 f2f3 	sdiv	r2, r2, r3
 8004058:	4b0e      	ldr	r3, [pc, #56]	@ (8004094 <Set_Speed_Motor_z+0x60>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800405e:	88fb      	ldrh	r3, [r7, #6]
 8004060:	4a0b      	ldr	r2, [pc, #44]	@ (8004090 <Set_Speed_Motor_z+0x5c>)
 8004062:	fb92 f3f3 	sdiv	r3, r2, r3
 8004066:	461a      	mov	r2, r3
 8004068:	4b0a      	ldr	r3, [pc, #40]	@ (8004094 <Set_Speed_Motor_z+0x60>)
 800406a:	60da      	str	r2, [r3, #12]
	set_pulse_z(1000000/f/2);
 800406c:	88fb      	ldrh	r3, [r7, #6]
 800406e:	4a08      	ldr	r2, [pc, #32]	@ (8004090 <Set_Speed_Motor_z+0x5c>)
 8004070:	fb92 f3f3 	sdiv	r3, r2, r3
 8004074:	0fda      	lsrs	r2, r3, #31
 8004076:	4413      	add	r3, r2
 8004078:	105b      	asrs	r3, r3, #1
 800407a:	461a      	mov	r2, r3
 800407c:	4b05      	ldr	r3, [pc, #20]	@ (8004094 <Set_Speed_Motor_z+0x60>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8004082:	bf00      	nop
 8004084:	370c      	adds	r7, #12
 8004086:	46bd      	mov	sp, r7
 8004088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408c:	4770      	bx	lr
 800408e:	bf00      	nop
 8004090:	000f4240 	.word	0x000f4240
 8004094:	20000d1c 	.word	0x20000d1c

08004098 <excute_move_x_left>:


void excute_move_x_left(void){
 8004098:	b580      	push	{r7, lr}
 800409a:	af00      	add	r7, sp, #0
	output_x_sig_left();
 800409c:	2201      	movs	r2, #1
 800409e:	2180      	movs	r1, #128	@ 0x80
 80040a0:	4804      	ldr	r0, [pc, #16]	@ (80040b4 <excute_move_x_left+0x1c>)
 80040a2:	f003 fb73 	bl	800778c <HAL_GPIO_WritePin>
	output_x_pull_start();
 80040a6:	2100      	movs	r1, #0
 80040a8:	4803      	ldr	r0, [pc, #12]	@ (80040b8 <excute_move_x_left+0x20>)
 80040aa:	f004 f963 	bl	8008374 <HAL_TIM_PWM_Start>
}
 80040ae:	bf00      	nop
 80040b0:	bd80      	pop	{r7, pc}
 80040b2:	bf00      	nop
 80040b4:	40020800 	.word	0x40020800
 80040b8:	20000e3c 	.word	0x20000e3c

080040bc <excute_move_x_right>:
void excute_move_x_right(void){
 80040bc:	b580      	push	{r7, lr}
 80040be:	af00      	add	r7, sp, #0
	output_x_sig_right();
 80040c0:	2200      	movs	r2, #0
 80040c2:	2180      	movs	r1, #128	@ 0x80
 80040c4:	4804      	ldr	r0, [pc, #16]	@ (80040d8 <excute_move_x_right+0x1c>)
 80040c6:	f003 fb61 	bl	800778c <HAL_GPIO_WritePin>
	output_x_pull_start();
 80040ca:	2100      	movs	r1, #0
 80040cc:	4803      	ldr	r0, [pc, #12]	@ (80040dc <excute_move_x_right+0x20>)
 80040ce:	f004 f951 	bl	8008374 <HAL_TIM_PWM_Start>
}
 80040d2:	bf00      	nop
 80040d4:	bd80      	pop	{r7, pc}
 80040d6:	bf00      	nop
 80040d8:	40020800 	.word	0x40020800
 80040dc:	20000e3c 	.word	0x20000e3c

080040e0 <excute_move_y_forward>:
void excute_move_y_forward(void){
 80040e0:	b580      	push	{r7, lr}
 80040e2:	af00      	add	r7, sp, #0
	output_y_sig_forward();
 80040e4:	2200      	movs	r2, #0
 80040e6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80040ea:	4804      	ldr	r0, [pc, #16]	@ (80040fc <excute_move_y_forward+0x1c>)
 80040ec:	f003 fb4e 	bl	800778c <HAL_GPIO_WritePin>
	output_y_pull_start();
 80040f0:	2100      	movs	r1, #0
 80040f2:	4803      	ldr	r0, [pc, #12]	@ (8004100 <excute_move_y_forward+0x20>)
 80040f4:	f004 f93e 	bl	8008374 <HAL_TIM_PWM_Start>
}
 80040f8:	bf00      	nop
 80040fa:	bd80      	pop	{r7, pc}
 80040fc:	40020000 	.word	0x40020000
 8004100:	20000c8c 	.word	0x20000c8c

08004104 <excute_move_y_backward>:
void excute_move_y_backward(void){
 8004104:	b580      	push	{r7, lr}
 8004106:	af00      	add	r7, sp, #0
	output_y_sig_backward();
 8004108:	2201      	movs	r2, #1
 800410a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800410e:	4804      	ldr	r0, [pc, #16]	@ (8004120 <excute_move_y_backward+0x1c>)
 8004110:	f003 fb3c 	bl	800778c <HAL_GPIO_WritePin>
	output_y_pull_start();
 8004114:	2100      	movs	r1, #0
 8004116:	4803      	ldr	r0, [pc, #12]	@ (8004124 <excute_move_y_backward+0x20>)
 8004118:	f004 f92c 	bl	8008374 <HAL_TIM_PWM_Start>
}
 800411c:	bf00      	nop
 800411e:	bd80      	pop	{r7, pc}
 8004120:	40020000 	.word	0x40020000
 8004124:	20000c8c 	.word	0x20000c8c

08004128 <excute_move_z_up>:
void excute_move_z_up(void){
 8004128:	b580      	push	{r7, lr}
 800412a:	af00      	add	r7, sp, #0
	output_z_sig_up();
 800412c:	2201      	movs	r2, #1
 800412e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004132:	4804      	ldr	r0, [pc, #16]	@ (8004144 <excute_move_z_up+0x1c>)
 8004134:	f003 fb2a 	bl	800778c <HAL_GPIO_WritePin>
	output_z_pull_start();
 8004138:	2108      	movs	r1, #8
 800413a:	4803      	ldr	r0, [pc, #12]	@ (8004148 <excute_move_z_up+0x20>)
 800413c:	f004 f91a 	bl	8008374 <HAL_TIM_PWM_Start>
}
 8004140:	bf00      	nop
 8004142:	bd80      	pop	{r7, pc}
 8004144:	40020800 	.word	0x40020800
 8004148:	20000d1c 	.word	0x20000d1c

0800414c <excute_move_z_down>:
void excute_move_z_down(void){
 800414c:	b580      	push	{r7, lr}
 800414e:	af00      	add	r7, sp, #0
	output_z_sig_down();
 8004150:	2200      	movs	r2, #0
 8004152:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004156:	4804      	ldr	r0, [pc, #16]	@ (8004168 <excute_move_z_down+0x1c>)
 8004158:	f003 fb18 	bl	800778c <HAL_GPIO_WritePin>
	output_z_pull_start();
 800415c:	2108      	movs	r1, #8
 800415e:	4803      	ldr	r0, [pc, #12]	@ (800416c <excute_move_z_down+0x20>)
 8004160:	f004 f908 	bl	8008374 <HAL_TIM_PWM_Start>
}
 8004164:	bf00      	nop
 8004166:	bd80      	pop	{r7, pc}
 8004168:	40020800 	.word	0x40020800
 800416c:	20000d1c 	.word	0x20000d1c

08004170 <move_x_left>:


void move_x_left(uint16_t d){
 8004170:	b580      	push	{r7, lr}
 8004172:	b082      	sub	sp, #8
 8004174:	af00      	add	r7, sp, #0
 8004176:	4603      	mov	r3, r0
 8004178:	80fb      	strh	r3, [r7, #6]
	AxisX.dir = DIR_NEG;
 800417a:	4b0b      	ldr	r3, [pc, #44]	@ (80041a8 <move_x_left+0x38>)
 800417c:	22ff      	movs	r2, #255	@ 0xff
 800417e:	701a      	strb	r2, [r3, #0]
	reset_counter_timer_x();
 8004180:	4b0a      	ldr	r3, [pc, #40]	@ (80041ac <move_x_left+0x3c>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	2200      	movs	r2, #0
 8004186:	625a      	str	r2, [r3, #36]	@ 0x24
	set_x_target_pull(d-1);
 8004188:	88fb      	ldrh	r3, [r7, #6]
 800418a:	1e5a      	subs	r2, r3, #1
 800418c:	4b08      	ldr	r3, [pc, #32]	@ (80041b0 <move_x_left+0x40>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004192:	88fb      	ldrh	r3, [r7, #6]
 8004194:	3b01      	subs	r3, #1
 8004196:	461a      	mov	r2, r3
 8004198:	4b05      	ldr	r3, [pc, #20]	@ (80041b0 <move_x_left+0x40>)
 800419a:	60da      	str	r2, [r3, #12]
	excute_move_x_left();
 800419c:	f7ff ff7c 	bl	8004098 <excute_move_x_left>
}
 80041a0:	bf00      	nop
 80041a2:	3708      	adds	r7, #8
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}
 80041a8:	20000a9c 	.word	0x20000a9c
 80041ac:	20000e3c 	.word	0x20000e3c
 80041b0:	20000d64 	.word	0x20000d64

080041b4 <move_x_right>:


void move_x_right(uint16_t d){
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b082      	sub	sp, #8
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	4603      	mov	r3, r0
 80041bc:	80fb      	strh	r3, [r7, #6]
	AxisX.dir = DIR_POS;
 80041be:	4b0b      	ldr	r3, [pc, #44]	@ (80041ec <move_x_right+0x38>)
 80041c0:	2201      	movs	r2, #1
 80041c2:	701a      	strb	r2, [r3, #0]
	reset_counter_timer_x();
 80041c4:	4b0a      	ldr	r3, [pc, #40]	@ (80041f0 <move_x_right+0x3c>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	2200      	movs	r2, #0
 80041ca:	625a      	str	r2, [r3, #36]	@ 0x24
	set_x_target_pull(d-1);
 80041cc:	88fb      	ldrh	r3, [r7, #6]
 80041ce:	1e5a      	subs	r2, r3, #1
 80041d0:	4b08      	ldr	r3, [pc, #32]	@ (80041f4 <move_x_right+0x40>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80041d6:	88fb      	ldrh	r3, [r7, #6]
 80041d8:	3b01      	subs	r3, #1
 80041da:	461a      	mov	r2, r3
 80041dc:	4b05      	ldr	r3, [pc, #20]	@ (80041f4 <move_x_right+0x40>)
 80041de:	60da      	str	r2, [r3, #12]
	excute_move_x_right();
 80041e0:	f7ff ff6c 	bl	80040bc <excute_move_x_right>
}
 80041e4:	bf00      	nop
 80041e6:	3708      	adds	r7, #8
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}
 80041ec:	20000a9c 	.word	0x20000a9c
 80041f0:	20000e3c 	.word	0x20000e3c
 80041f4:	20000d64 	.word	0x20000d64

080041f8 <move_y_forward>:

void move_y_forward(uint16_t d){
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b082      	sub	sp, #8
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	4603      	mov	r3, r0
 8004200:	80fb      	strh	r3, [r7, #6]
	AxisY.dir = DIR_POS;
 8004202:	4b0b      	ldr	r3, [pc, #44]	@ (8004230 <move_y_forward+0x38>)
 8004204:	2201      	movs	r2, #1
 8004206:	701a      	strb	r2, [r3, #0]
	reset_counter_timer_y();
 8004208:	4b0a      	ldr	r3, [pc, #40]	@ (8004234 <move_y_forward+0x3c>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	2200      	movs	r2, #0
 800420e:	625a      	str	r2, [r3, #36]	@ 0x24
	set_y_target_pull(d-1);
 8004210:	88fb      	ldrh	r3, [r7, #6]
 8004212:	1e5a      	subs	r2, r3, #1
 8004214:	4b08      	ldr	r3, [pc, #32]	@ (8004238 <move_y_forward+0x40>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	62da      	str	r2, [r3, #44]	@ 0x2c
 800421a:	88fb      	ldrh	r3, [r7, #6]
 800421c:	3b01      	subs	r3, #1
 800421e:	461a      	mov	r2, r3
 8004220:	4b05      	ldr	r3, [pc, #20]	@ (8004238 <move_y_forward+0x40>)
 8004222:	60da      	str	r2, [r3, #12]
	excute_move_y_forward();
 8004224:	f7ff ff5c 	bl	80040e0 <excute_move_y_forward>
}
 8004228:	bf00      	nop
 800422a:	3708      	adds	r7, #8
 800422c:	46bd      	mov	sp, r7
 800422e:	bd80      	pop	{r7, pc}
 8004230:	20000aa4 	.word	0x20000aa4
 8004234:	20000c8c 	.word	0x20000c8c
 8004238:	20000cd4 	.word	0x20000cd4

0800423c <move_y_backward>:

void move_y_backward(uint16_t d){
 800423c:	b580      	push	{r7, lr}
 800423e:	b082      	sub	sp, #8
 8004240:	af00      	add	r7, sp, #0
 8004242:	4603      	mov	r3, r0
 8004244:	80fb      	strh	r3, [r7, #6]
	AxisY.dir = DIR_NEG;
 8004246:	4b0b      	ldr	r3, [pc, #44]	@ (8004274 <move_y_backward+0x38>)
 8004248:	22ff      	movs	r2, #255	@ 0xff
 800424a:	701a      	strb	r2, [r3, #0]
	reset_counter_timer_y();
 800424c:	4b0a      	ldr	r3, [pc, #40]	@ (8004278 <move_y_backward+0x3c>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	2200      	movs	r2, #0
 8004252:	625a      	str	r2, [r3, #36]	@ 0x24
	set_y_target_pull(d-1);
 8004254:	88fb      	ldrh	r3, [r7, #6]
 8004256:	1e5a      	subs	r2, r3, #1
 8004258:	4b08      	ldr	r3, [pc, #32]	@ (800427c <move_y_backward+0x40>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800425e:	88fb      	ldrh	r3, [r7, #6]
 8004260:	3b01      	subs	r3, #1
 8004262:	461a      	mov	r2, r3
 8004264:	4b05      	ldr	r3, [pc, #20]	@ (800427c <move_y_backward+0x40>)
 8004266:	60da      	str	r2, [r3, #12]
	excute_move_y_backward();
 8004268:	f7ff ff4c 	bl	8004104 <excute_move_y_backward>
}
 800426c:	bf00      	nop
 800426e:	3708      	adds	r7, #8
 8004270:	46bd      	mov	sp, r7
 8004272:	bd80      	pop	{r7, pc}
 8004274:	20000aa4 	.word	0x20000aa4
 8004278:	20000c8c 	.word	0x20000c8c
 800427c:	20000cd4 	.word	0x20000cd4

08004280 <move_z_up>:

void move_z_up(uint16_t d){
 8004280:	b580      	push	{r7, lr}
 8004282:	b082      	sub	sp, #8
 8004284:	af00      	add	r7, sp, #0
 8004286:	4603      	mov	r3, r0
 8004288:	80fb      	strh	r3, [r7, #6]
	AxisZ.dir = DIR_NEG;
 800428a:	4b0b      	ldr	r3, [pc, #44]	@ (80042b8 <move_z_up+0x38>)
 800428c:	22ff      	movs	r2, #255	@ 0xff
 800428e:	701a      	strb	r2, [r3, #0]
	reset_counter_timer_z();
 8004290:	4b0a      	ldr	r3, [pc, #40]	@ (80042bc <move_z_up+0x3c>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	2200      	movs	r2, #0
 8004296:	625a      	str	r2, [r3, #36]	@ 0x24
	set_z_target_pull(d-1);
 8004298:	88fb      	ldrh	r3, [r7, #6]
 800429a:	1e5a      	subs	r2, r3, #1
 800429c:	4b08      	ldr	r3, [pc, #32]	@ (80042c0 <move_z_up+0x40>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80042a2:	88fb      	ldrh	r3, [r7, #6]
 80042a4:	3b01      	subs	r3, #1
 80042a6:	461a      	mov	r2, r3
 80042a8:	4b05      	ldr	r3, [pc, #20]	@ (80042c0 <move_z_up+0x40>)
 80042aa:	60da      	str	r2, [r3, #12]
	excute_move_z_up();
 80042ac:	f7ff ff3c 	bl	8004128 <excute_move_z_up>
}
 80042b0:	bf00      	nop
 80042b2:	3708      	adds	r7, #8
 80042b4:	46bd      	mov	sp, r7
 80042b6:	bd80      	pop	{r7, pc}
 80042b8:	20000aac 	.word	0x20000aac
 80042bc:	20000d1c 	.word	0x20000d1c
 80042c0:	20000e84 	.word	0x20000e84

080042c4 <move_z_down>:

void move_z_down(uint16_t d){
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b082      	sub	sp, #8
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	4603      	mov	r3, r0
 80042cc:	80fb      	strh	r3, [r7, #6]
	AxisZ.dir = DIR_POS;
 80042ce:	4b0b      	ldr	r3, [pc, #44]	@ (80042fc <move_z_down+0x38>)
 80042d0:	2201      	movs	r2, #1
 80042d2:	701a      	strb	r2, [r3, #0]
	reset_counter_timer_z();
 80042d4:	4b0a      	ldr	r3, [pc, #40]	@ (8004300 <move_z_down+0x3c>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	2200      	movs	r2, #0
 80042da:	625a      	str	r2, [r3, #36]	@ 0x24
	set_z_target_pull(d-1);
 80042dc:	88fb      	ldrh	r3, [r7, #6]
 80042de:	1e5a      	subs	r2, r3, #1
 80042e0:	4b08      	ldr	r3, [pc, #32]	@ (8004304 <move_z_down+0x40>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80042e6:	88fb      	ldrh	r3, [r7, #6]
 80042e8:	3b01      	subs	r3, #1
 80042ea:	461a      	mov	r2, r3
 80042ec:	4b05      	ldr	r3, [pc, #20]	@ (8004304 <move_z_down+0x40>)
 80042ee:	60da      	str	r2, [r3, #12]
	excute_move_z_down();
 80042f0:	f7ff ff2c 	bl	800414c <excute_move_z_down>
}
 80042f4:	bf00      	nop
 80042f6:	3708      	adds	r7, #8
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd80      	pop	{r7, pc}
 80042fc:	20000aac 	.word	0x20000aac
 8004300:	20000d1c 	.word	0x20000d1c
 8004304:	20000e84 	.word	0x20000e84

08004308 <abs_diff_u16>:

static inline uint16_t abs_diff_u16(uint16_t a, uint16_t b)
{
 8004308:	b480      	push	{r7}
 800430a:	b083      	sub	sp, #12
 800430c:	af00      	add	r7, sp, #0
 800430e:	4603      	mov	r3, r0
 8004310:	460a      	mov	r2, r1
 8004312:	80fb      	strh	r3, [r7, #6]
 8004314:	4613      	mov	r3, r2
 8004316:	80bb      	strh	r3, [r7, #4]
    return (a > b) ? (a - b) : (b - a);
 8004318:	88fa      	ldrh	r2, [r7, #6]
 800431a:	88bb      	ldrh	r3, [r7, #4]
 800431c:	429a      	cmp	r2, r3
 800431e:	d904      	bls.n	800432a <abs_diff_u16+0x22>
 8004320:	88fa      	ldrh	r2, [r7, #6]
 8004322:	88bb      	ldrh	r3, [r7, #4]
 8004324:	1ad3      	subs	r3, r2, r3
 8004326:	b29b      	uxth	r3, r3
 8004328:	e003      	b.n	8004332 <abs_diff_u16+0x2a>
 800432a:	88ba      	ldrh	r2, [r7, #4]
 800432c:	88fb      	ldrh	r3, [r7, #6]
 800432e:	1ad3      	subs	r3, r2, r3
 8004330:	b29b      	uxth	r3, r3
}
 8004332:	4618      	mov	r0, r3
 8004334:	370c      	adds	r7, #12
 8004336:	46bd      	mov	sp, r7
 8004338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433c:	4770      	bx	lr
	...

08004340 <move_axis>:

// move z -> x,y
void move_axis(uint16_t xd, uint16_t yd, uint16_t zd)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b084      	sub	sp, #16
 8004344:	af00      	add	r7, sp, #0
 8004346:	4603      	mov	r3, r0
 8004348:	80fb      	strh	r3, [r7, #6]
 800434a:	460b      	mov	r3, r1
 800434c:	80bb      	strh	r3, [r7, #4]
 800434e:	4613      	mov	r3, r2
 8004350:	807b      	strh	r3, [r7, #2]
    /* Check gii hn */
    if (xd > max_x || yd > max_y || zd > max_z) {
 8004352:	88fb      	ldrh	r3, [r7, #6]
 8004354:	f24d 62d8 	movw	r2, #55000	@ 0xd6d8
 8004358:	4293      	cmp	r3, r2
 800435a:	f200 808d 	bhi.w	8004478 <move_axis+0x138>
 800435e:	88bb      	ldrh	r3, [r7, #4]
 8004360:	f248 22dc 	movw	r2, #33500	@ 0x82dc
 8004364:	4293      	cmp	r3, r2
 8004366:	f200 8087 	bhi.w	8004478 <move_axis+0x138>
 800436a:	887b      	ldrh	r3, [r7, #2]
 800436c:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 8004370:	4293      	cmp	r3, r2
 8004372:	f200 8081 	bhi.w	8004478 <move_axis+0x138>
        return;
    }
    /* ================= Z AXIS ================= */
    uint16_t dz = abs_diff_u16(AxisZ.current_pos, zd);
 8004376:	4b42      	ldr	r3, [pc, #264]	@ (8004480 <move_axis+0x140>)
 8004378:	885b      	ldrh	r3, [r3, #2]
 800437a:	b29b      	uxth	r3, r3
 800437c:	887a      	ldrh	r2, [r7, #2]
 800437e:	4611      	mov	r1, r2
 8004380:	4618      	mov	r0, r3
 8004382:	f7ff ffc1 	bl	8004308 <abs_diff_u16>
 8004386:	4603      	mov	r3, r0
 8004388:	81fb      	strh	r3, [r7, #14]
    if (dz > 1 && AxisZ.mode == STOP) {
 800438a:	89fb      	ldrh	r3, [r7, #14]
 800438c:	2b01      	cmp	r3, #1
 800438e:	d91b      	bls.n	80043c8 <move_axis+0x88>
 8004390:	4b3b      	ldr	r3, [pc, #236]	@ (8004480 <move_axis+0x140>)
 8004392:	799b      	ldrb	r3, [r3, #6]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d117      	bne.n	80043c8 <move_axis+0x88>
        Set_Speed_Motor_z(speed_run_z, speed_z_max);
 8004398:	f241 3188 	movw	r1, #5000	@ 0x1388
 800439c:	f241 3088 	movw	r0, #5000	@ 0x1388
 80043a0:	f7ff fe48 	bl	8004034 <Set_Speed_Motor_z>
        AxisZ.mode = MOVE_AUTO;
 80043a4:	4b36      	ldr	r3, [pc, #216]	@ (8004480 <move_axis+0x140>)
 80043a6:	2201      	movs	r2, #1
 80043a8:	719a      	strb	r2, [r3, #6]

        if (AxisZ.current_pos > zd) {
 80043aa:	4b35      	ldr	r3, [pc, #212]	@ (8004480 <move_axis+0x140>)
 80043ac:	885b      	ldrh	r3, [r3, #2]
 80043ae:	b29b      	uxth	r3, r3
 80043b0:	887a      	ldrh	r2, [r7, #2]
 80043b2:	429a      	cmp	r2, r3
 80043b4:	d204      	bcs.n	80043c0 <move_axis+0x80>
            move_z_up(dz);
 80043b6:	89fb      	ldrh	r3, [r7, #14]
 80043b8:	4618      	mov	r0, r3
 80043ba:	f7ff ff61 	bl	8004280 <move_z_up>
 80043be:	e003      	b.n	80043c8 <move_axis+0x88>
        } else {
            move_z_down(dz);
 80043c0:	89fb      	ldrh	r3, [r7, #14]
 80043c2:	4618      	mov	r0, r3
 80043c4:	f7ff ff7e 	bl	80042c4 <move_z_down>
        }
    }
#ifdef truc_z_len_het
    while(AxisZ.mode != STOP);
 80043c8:	bf00      	nop
 80043ca:	4b2d      	ldr	r3, [pc, #180]	@ (8004480 <move_axis+0x140>)
 80043cc:	799b      	ldrb	r3, [r3, #6]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d1fb      	bne.n	80043ca <move_axis+0x8a>
#endif
    /* ================= X AXIS ================= */
    uint16_t dx = abs_diff_u16(AxisX.current_pos, xd);
 80043d2:	4b2c      	ldr	r3, [pc, #176]	@ (8004484 <move_axis+0x144>)
 80043d4:	885b      	ldrh	r3, [r3, #2]
 80043d6:	b29b      	uxth	r3, r3
 80043d8:	88fa      	ldrh	r2, [r7, #6]
 80043da:	4611      	mov	r1, r2
 80043dc:	4618      	mov	r0, r3
 80043de:	f7ff ff93 	bl	8004308 <abs_diff_u16>
 80043e2:	4603      	mov	r3, r0
 80043e4:	81bb      	strh	r3, [r7, #12]
    if (dx > 1 && AxisX.mode == STOP) {
 80043e6:	89bb      	ldrh	r3, [r7, #12]
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	d91b      	bls.n	8004424 <move_axis+0xe4>
 80043ec:	4b25      	ldr	r3, [pc, #148]	@ (8004484 <move_axis+0x144>)
 80043ee:	799b      	ldrb	r3, [r3, #6]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d117      	bne.n	8004424 <move_axis+0xe4>
        Set_Speed_Motor_x(speed_run, speed_x_max);
 80043f4:	f649 4140 	movw	r1, #40000	@ 0x9c40
 80043f8:	f247 5030 	movw	r0, #30000	@ 0x7530
 80043fc:	f7ff fdb6 	bl	8003f6c <Set_Speed_Motor_x>
        AxisX.mode = MOVE_AUTO;
 8004400:	4b20      	ldr	r3, [pc, #128]	@ (8004484 <move_axis+0x144>)
 8004402:	2201      	movs	r2, #1
 8004404:	719a      	strb	r2, [r3, #6]

        if (AxisX.current_pos > xd) {
 8004406:	4b1f      	ldr	r3, [pc, #124]	@ (8004484 <move_axis+0x144>)
 8004408:	885b      	ldrh	r3, [r3, #2]
 800440a:	b29b      	uxth	r3, r3
 800440c:	88fa      	ldrh	r2, [r7, #6]
 800440e:	429a      	cmp	r2, r3
 8004410:	d204      	bcs.n	800441c <move_axis+0xdc>
            move_x_left(dx);
 8004412:	89bb      	ldrh	r3, [r7, #12]
 8004414:	4618      	mov	r0, r3
 8004416:	f7ff feab 	bl	8004170 <move_x_left>
 800441a:	e003      	b.n	8004424 <move_axis+0xe4>
        } else {
            move_x_right(dx);
 800441c:	89bb      	ldrh	r3, [r7, #12]
 800441e:	4618      	mov	r0, r3
 8004420:	f7ff fec8 	bl	80041b4 <move_x_right>
        }
    }

    /* ================= Y AXIS ================= */
    uint16_t dy = abs_diff_u16(AxisY.current_pos, yd);
 8004424:	4b18      	ldr	r3, [pc, #96]	@ (8004488 <move_axis+0x148>)
 8004426:	885b      	ldrh	r3, [r3, #2]
 8004428:	b29b      	uxth	r3, r3
 800442a:	88ba      	ldrh	r2, [r7, #4]
 800442c:	4611      	mov	r1, r2
 800442e:	4618      	mov	r0, r3
 8004430:	f7ff ff6a 	bl	8004308 <abs_diff_u16>
 8004434:	4603      	mov	r3, r0
 8004436:	817b      	strh	r3, [r7, #10]
    if (dy > 1 && AxisY.mode == STOP) {
 8004438:	897b      	ldrh	r3, [r7, #10]
 800443a:	2b01      	cmp	r3, #1
 800443c:	d91d      	bls.n	800447a <move_axis+0x13a>
 800443e:	4b12      	ldr	r3, [pc, #72]	@ (8004488 <move_axis+0x148>)
 8004440:	799b      	ldrb	r3, [r3, #6]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d119      	bne.n	800447a <move_axis+0x13a>
        Set_Speed_Motor_y(speed_run, speed_y_max);
 8004446:	f649 4140 	movw	r1, #40000	@ 0x9c40
 800444a:	f247 5030 	movw	r0, #30000	@ 0x7530
 800444e:	f7ff fdbf 	bl	8003fd0 <Set_Speed_Motor_y>
        AxisY.mode = MOVE_AUTO;
 8004452:	4b0d      	ldr	r3, [pc, #52]	@ (8004488 <move_axis+0x148>)
 8004454:	2201      	movs	r2, #1
 8004456:	719a      	strb	r2, [r3, #6]

        if (AxisY.current_pos > yd) {
 8004458:	4b0b      	ldr	r3, [pc, #44]	@ (8004488 <move_axis+0x148>)
 800445a:	885b      	ldrh	r3, [r3, #2]
 800445c:	b29b      	uxth	r3, r3
 800445e:	88ba      	ldrh	r2, [r7, #4]
 8004460:	429a      	cmp	r2, r3
 8004462:	d204      	bcs.n	800446e <move_axis+0x12e>
            move_y_backward(dy);
 8004464:	897b      	ldrh	r3, [r7, #10]
 8004466:	4618      	mov	r0, r3
 8004468:	f7ff fee8 	bl	800423c <move_y_backward>
 800446c:	e005      	b.n	800447a <move_axis+0x13a>
        } else {
            move_y_forward(dy);
 800446e:	897b      	ldrh	r3, [r7, #10]
 8004470:	4618      	mov	r0, r3
 8004472:	f7ff fec1 	bl	80041f8 <move_y_forward>
 8004476:	e000      	b.n	800447a <move_axis+0x13a>
        return;
 8004478:	bf00      	nop
        }
    }
}
 800447a:	3710      	adds	r7, #16
 800447c:	46bd      	mov	sp, r7
 800447e:	bd80      	pop	{r7, pc}
 8004480:	20000aac 	.word	0x20000aac
 8004484:	20000a9c 	.word	0x20000a9c
 8004488:	20000aa4 	.word	0x20000aa4

0800448c <move_axis1>:

// move x,y -> z
void move_axis1(uint16_t xd, uint16_t yd, uint16_t zd)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b084      	sub	sp, #16
 8004490:	af00      	add	r7, sp, #0
 8004492:	4603      	mov	r3, r0
 8004494:	80fb      	strh	r3, [r7, #6]
 8004496:	460b      	mov	r3, r1
 8004498:	80bb      	strh	r3, [r7, #4]
 800449a:	4613      	mov	r3, r2
 800449c:	807b      	strh	r3, [r7, #2]
    /* Check gii hn */
    if (xd > max_x || yd > max_y || zd > max_z) {
 800449e:	88fb      	ldrh	r3, [r7, #6]
 80044a0:	f24d 62d8 	movw	r2, #55000	@ 0xd6d8
 80044a4:	4293      	cmp	r3, r2
 80044a6:	f200 8091 	bhi.w	80045cc <move_axis1+0x140>
 80044aa:	88bb      	ldrh	r3, [r7, #4]
 80044ac:	f248 22dc 	movw	r2, #33500	@ 0x82dc
 80044b0:	4293      	cmp	r3, r2
 80044b2:	f200 808b 	bhi.w	80045cc <move_axis1+0x140>
 80044b6:	887b      	ldrh	r3, [r7, #2]
 80044b8:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 80044bc:	4293      	cmp	r3, r2
 80044be:	f200 8085 	bhi.w	80045cc <move_axis1+0x140>
        return;
    }

    /* ================= X AXIS ================= */
    uint16_t dx = abs_diff_u16(AxisX.current_pos, xd);
 80044c2:	4b44      	ldr	r3, [pc, #272]	@ (80045d4 <move_axis1+0x148>)
 80044c4:	885b      	ldrh	r3, [r3, #2]
 80044c6:	b29b      	uxth	r3, r3
 80044c8:	88fa      	ldrh	r2, [r7, #6]
 80044ca:	4611      	mov	r1, r2
 80044cc:	4618      	mov	r0, r3
 80044ce:	f7ff ff1b 	bl	8004308 <abs_diff_u16>
 80044d2:	4603      	mov	r3, r0
 80044d4:	81fb      	strh	r3, [r7, #14]
    if (dx > 1 && AxisX.mode == STOP) {
 80044d6:	89fb      	ldrh	r3, [r7, #14]
 80044d8:	2b01      	cmp	r3, #1
 80044da:	d91b      	bls.n	8004514 <move_axis1+0x88>
 80044dc:	4b3d      	ldr	r3, [pc, #244]	@ (80045d4 <move_axis1+0x148>)
 80044de:	799b      	ldrb	r3, [r3, #6]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d117      	bne.n	8004514 <move_axis1+0x88>
        Set_Speed_Motor_x(speed_run, speed_x_max);
 80044e4:	f649 4140 	movw	r1, #40000	@ 0x9c40
 80044e8:	f247 5030 	movw	r0, #30000	@ 0x7530
 80044ec:	f7ff fd3e 	bl	8003f6c <Set_Speed_Motor_x>
        AxisX.mode = MOVE_AUTO;
 80044f0:	4b38      	ldr	r3, [pc, #224]	@ (80045d4 <move_axis1+0x148>)
 80044f2:	2201      	movs	r2, #1
 80044f4:	719a      	strb	r2, [r3, #6]

        if (AxisX.current_pos > xd) {
 80044f6:	4b37      	ldr	r3, [pc, #220]	@ (80045d4 <move_axis1+0x148>)
 80044f8:	885b      	ldrh	r3, [r3, #2]
 80044fa:	b29b      	uxth	r3, r3
 80044fc:	88fa      	ldrh	r2, [r7, #6]
 80044fe:	429a      	cmp	r2, r3
 8004500:	d204      	bcs.n	800450c <move_axis1+0x80>
            move_x_left(dx);
 8004502:	89fb      	ldrh	r3, [r7, #14]
 8004504:	4618      	mov	r0, r3
 8004506:	f7ff fe33 	bl	8004170 <move_x_left>
 800450a:	e003      	b.n	8004514 <move_axis1+0x88>
        } else {
            move_x_right(dx);
 800450c:	89fb      	ldrh	r3, [r7, #14]
 800450e:	4618      	mov	r0, r3
 8004510:	f7ff fe50 	bl	80041b4 <move_x_right>
        }
    }

    /* ================= Y AXIS ================= */
    uint16_t dy = abs_diff_u16(AxisY.current_pos, yd);
 8004514:	4b30      	ldr	r3, [pc, #192]	@ (80045d8 <move_axis1+0x14c>)
 8004516:	885b      	ldrh	r3, [r3, #2]
 8004518:	b29b      	uxth	r3, r3
 800451a:	88ba      	ldrh	r2, [r7, #4]
 800451c:	4611      	mov	r1, r2
 800451e:	4618      	mov	r0, r3
 8004520:	f7ff fef2 	bl	8004308 <abs_diff_u16>
 8004524:	4603      	mov	r3, r0
 8004526:	81bb      	strh	r3, [r7, #12]
    if (dy > 1 && AxisY.mode == STOP) {
 8004528:	89bb      	ldrh	r3, [r7, #12]
 800452a:	2b01      	cmp	r3, #1
 800452c:	d91b      	bls.n	8004566 <move_axis1+0xda>
 800452e:	4b2a      	ldr	r3, [pc, #168]	@ (80045d8 <move_axis1+0x14c>)
 8004530:	799b      	ldrb	r3, [r3, #6]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d117      	bne.n	8004566 <move_axis1+0xda>
        Set_Speed_Motor_y(speed_run, speed_y_max);
 8004536:	f649 4140 	movw	r1, #40000	@ 0x9c40
 800453a:	f247 5030 	movw	r0, #30000	@ 0x7530
 800453e:	f7ff fd47 	bl	8003fd0 <Set_Speed_Motor_y>
        AxisY.mode = MOVE_AUTO;
 8004542:	4b25      	ldr	r3, [pc, #148]	@ (80045d8 <move_axis1+0x14c>)
 8004544:	2201      	movs	r2, #1
 8004546:	719a      	strb	r2, [r3, #6]

        if (AxisY.current_pos > yd) {
 8004548:	4b23      	ldr	r3, [pc, #140]	@ (80045d8 <move_axis1+0x14c>)
 800454a:	885b      	ldrh	r3, [r3, #2]
 800454c:	b29b      	uxth	r3, r3
 800454e:	88ba      	ldrh	r2, [r7, #4]
 8004550:	429a      	cmp	r2, r3
 8004552:	d204      	bcs.n	800455e <move_axis1+0xd2>
            move_y_backward(dy);
 8004554:	89bb      	ldrh	r3, [r7, #12]
 8004556:	4618      	mov	r0, r3
 8004558:	f7ff fe70 	bl	800423c <move_y_backward>
 800455c:	e003      	b.n	8004566 <move_axis1+0xda>
        } else {
            move_y_forward(dy);
 800455e:	89bb      	ldrh	r3, [r7, #12]
 8004560:	4618      	mov	r0, r3
 8004562:	f7ff fe49 	bl	80041f8 <move_y_forward>
        }
    }
    while ( !(AxisX.mode == STOP && AxisY.mode == STOP ));
 8004566:	bf00      	nop
 8004568:	4b1a      	ldr	r3, [pc, #104]	@ (80045d4 <move_axis1+0x148>)
 800456a:	799b      	ldrb	r3, [r3, #6]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d1fb      	bne.n	8004568 <move_axis1+0xdc>
 8004570:	4b19      	ldr	r3, [pc, #100]	@ (80045d8 <move_axis1+0x14c>)
 8004572:	799b      	ldrb	r3, [r3, #6]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d1f7      	bne.n	8004568 <move_axis1+0xdc>

    /* ================= Z AXIS ================= */
    uint16_t dz = abs_diff_u16(AxisZ.current_pos, zd);
 8004578:	4b18      	ldr	r3, [pc, #96]	@ (80045dc <move_axis1+0x150>)
 800457a:	885b      	ldrh	r3, [r3, #2]
 800457c:	b29b      	uxth	r3, r3
 800457e:	887a      	ldrh	r2, [r7, #2]
 8004580:	4611      	mov	r1, r2
 8004582:	4618      	mov	r0, r3
 8004584:	f7ff fec0 	bl	8004308 <abs_diff_u16>
 8004588:	4603      	mov	r3, r0
 800458a:	817b      	strh	r3, [r7, #10]
    if (dz > 1 && AxisZ.mode == STOP) {
 800458c:	897b      	ldrh	r3, [r7, #10]
 800458e:	2b01      	cmp	r3, #1
 8004590:	d91d      	bls.n	80045ce <move_axis1+0x142>
 8004592:	4b12      	ldr	r3, [pc, #72]	@ (80045dc <move_axis1+0x150>)
 8004594:	799b      	ldrb	r3, [r3, #6]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d119      	bne.n	80045ce <move_axis1+0x142>
        Set_Speed_Motor_z(speed_run_z, speed_z_max);
 800459a:	f241 3188 	movw	r1, #5000	@ 0x1388
 800459e:	f241 3088 	movw	r0, #5000	@ 0x1388
 80045a2:	f7ff fd47 	bl	8004034 <Set_Speed_Motor_z>
        AxisZ.mode = MOVE_AUTO;
 80045a6:	4b0d      	ldr	r3, [pc, #52]	@ (80045dc <move_axis1+0x150>)
 80045a8:	2201      	movs	r2, #1
 80045aa:	719a      	strb	r2, [r3, #6]

        if (AxisZ.current_pos > zd) {
 80045ac:	4b0b      	ldr	r3, [pc, #44]	@ (80045dc <move_axis1+0x150>)
 80045ae:	885b      	ldrh	r3, [r3, #2]
 80045b0:	b29b      	uxth	r3, r3
 80045b2:	887a      	ldrh	r2, [r7, #2]
 80045b4:	429a      	cmp	r2, r3
 80045b6:	d204      	bcs.n	80045c2 <move_axis1+0x136>
            move_z_up(dz);
 80045b8:	897b      	ldrh	r3, [r7, #10]
 80045ba:	4618      	mov	r0, r3
 80045bc:	f7ff fe60 	bl	8004280 <move_z_up>
 80045c0:	e005      	b.n	80045ce <move_axis1+0x142>
        } else {
            move_z_down(dz);
 80045c2:	897b      	ldrh	r3, [r7, #10]
 80045c4:	4618      	mov	r0, r3
 80045c6:	f7ff fe7d 	bl	80042c4 <move_z_down>
 80045ca:	e000      	b.n	80045ce <move_axis1+0x142>
        return;
 80045cc:	bf00      	nop
        }
    }
}
 80045ce:	3710      	adds	r7, #16
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bd80      	pop	{r7, pc}
 80045d4:	20000a9c 	.word	0x20000a9c
 80045d8:	20000aa4 	.word	0x20000aa4
 80045dc:	20000aac 	.word	0x20000aac

080045e0 <Control_motor_x>:

void Control_motor_x(){
 80045e0:	b580      	push	{r7, lr}
 80045e2:	af00      	add	r7, sp, #0
	switch(AxisX.mode) {
 80045e4:	4b4b      	ldr	r3, [pc, #300]	@ (8004714 <Control_motor_x+0x134>)
 80045e6:	799b      	ldrb	r3, [r3, #6]
 80045e8:	2b05      	cmp	r3, #5
 80045ea:	f200 8091 	bhi.w	8004710 <Control_motor_x+0x130>
 80045ee:	a201      	add	r2, pc, #4	@ (adr r2, 80045f4 <Control_motor_x+0x14>)
 80045f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045f4:	08004707 	.word	0x08004707
 80045f8:	0800460d 	.word	0x0800460d
 80045fc:	0800463f 	.word	0x0800463f
 8004600:	080046bb 	.word	0x080046bb
 8004604:	080046d1 	.word	0x080046d1
 8004608:	080046f1 	.word	0x080046f1
	case MOVE_AUTO:
		AxisX.current_pos = AxisX.old_pos + (AxisX.dir*( get_counter_timer_slave_x() ) );
 800460c:	4b41      	ldr	r3, [pc, #260]	@ (8004714 <Control_motor_x+0x134>)
 800460e:	889b      	ldrh	r3, [r3, #4]
 8004610:	b29a      	uxth	r2, r3
 8004612:	4b40      	ldr	r3, [pc, #256]	@ (8004714 <Control_motor_x+0x134>)
 8004614:	781b      	ldrb	r3, [r3, #0]
 8004616:	b25b      	sxtb	r3, r3
 8004618:	b299      	uxth	r1, r3
 800461a:	4b3f      	ldr	r3, [pc, #252]	@ (8004718 <Control_motor_x+0x138>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004620:	b29b      	uxth	r3, r3
 8004622:	fb11 f303 	smulbb	r3, r1, r3
 8004626:	b29b      	uxth	r3, r3
 8004628:	4413      	add	r3, r2
 800462a:	b29a      	uxth	r2, r3
 800462c:	4b39      	ldr	r3, [pc, #228]	@ (8004714 <Control_motor_x+0x134>)
 800462e:	805a      	strh	r2, [r3, #2]
		Set_HMI_X_Axis(AxisX.current_pos);
 8004630:	4b38      	ldr	r3, [pc, #224]	@ (8004714 <Control_motor_x+0x134>)
 8004632:	885b      	ldrh	r3, [r3, #2]
 8004634:	b29b      	uxth	r3, r3
 8004636:	4618      	mov	r0, r3
 8004638:	f000 fafc 	bl	8004c34 <Set_HMI_X_Axis>
		break;
 800463c:	e068      	b.n	8004710 <Control_motor_x+0x130>
	case MOVE_MANUAL:
		AxisX.current_pos = AxisX.old_pos + (AxisX.dir*( get_counter_timer_slave_x()  ) );
 800463e:	4b35      	ldr	r3, [pc, #212]	@ (8004714 <Control_motor_x+0x134>)
 8004640:	889b      	ldrh	r3, [r3, #4]
 8004642:	b29a      	uxth	r2, r3
 8004644:	4b33      	ldr	r3, [pc, #204]	@ (8004714 <Control_motor_x+0x134>)
 8004646:	781b      	ldrb	r3, [r3, #0]
 8004648:	b25b      	sxtb	r3, r3
 800464a:	b299      	uxth	r1, r3
 800464c:	4b32      	ldr	r3, [pc, #200]	@ (8004718 <Control_motor_x+0x138>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004652:	b29b      	uxth	r3, r3
 8004654:	fb11 f303 	smulbb	r3, r1, r3
 8004658:	b29b      	uxth	r3, r3
 800465a:	4413      	add	r3, r2
 800465c:	b29a      	uxth	r2, r3
 800465e:	4b2d      	ldr	r3, [pc, #180]	@ (8004714 <Control_motor_x+0x134>)
 8004660:	805a      	strh	r2, [r3, #2]
		Set_HMI_X_Axis(AxisX.current_pos);
 8004662:	4b2c      	ldr	r3, [pc, #176]	@ (8004714 <Control_motor_x+0x134>)
 8004664:	885b      	ldrh	r3, [r3, #2]
 8004666:	b29b      	uxth	r3, r3
 8004668:	4618      	mov	r0, r3
 800466a:	f000 fae3 	bl	8004c34 <Set_HMI_X_Axis>
		Set_Speed_Motor_x( (get_counter_timer_slave_x()) + speed_default, speed_x_max);
 800466e:	4b2a      	ldr	r3, [pc, #168]	@ (8004718 <Control_motor_x+0x138>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004674:	b29b      	uxth	r3, r3
 8004676:	3332      	adds	r3, #50	@ 0x32
 8004678:	b29b      	uxth	r3, r3
 800467a:	f649 4140 	movw	r1, #40000	@ 0x9c40
 800467e:	4618      	mov	r0, r3
 8004680:	f7ff fc74 	bl	8003f6c <Set_Speed_Motor_x>
		if((Control_motor->bits.x_Left == 0 ) && (Control_motor->bits.x_Right == 0 )){
 8004684:	4b25      	ldr	r3, [pc, #148]	@ (800471c <Control_motor_x+0x13c>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	781b      	ldrb	r3, [r3, #0]
 800468a:	f003 0301 	and.w	r3, r3, #1
 800468e:	b2db      	uxtb	r3, r3
 8004690:	2b00      	cmp	r3, #0
 8004692:	d13a      	bne.n	800470a <Control_motor_x+0x12a>
 8004694:	4b21      	ldr	r3, [pc, #132]	@ (800471c <Control_motor_x+0x13c>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	781b      	ldrb	r3, [r3, #0]
 800469a:	f003 0302 	and.w	r3, r3, #2
 800469e:	b2db      	uxtb	r3, r3
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d132      	bne.n	800470a <Control_motor_x+0x12a>
			if(get_counter_timer_x() <= get_pulse_x() ){
 80046a4:	4b1e      	ldr	r3, [pc, #120]	@ (8004720 <Control_motor_x+0x140>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80046aa:	4b1d      	ldr	r3, [pc, #116]	@ (8004720 <Control_motor_x+0x140>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d82a      	bhi.n	800470a <Control_motor_x+0x12a>
			Stop_motor_x();
 80046b4:	f000 f97a 	bl	80049ac <Stop_motor_x>
			}
		}
		break;
 80046b8:	e027      	b.n	800470a <Control_motor_x+0x12a>
	case MOVE_HOME1:
		Set_Speed_Motor_x(speed_home1_x, speed_x_max);
 80046ba:	f649 4140 	movw	r1, #40000	@ 0x9c40
 80046be:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 80046c2:	f7ff fc53 	bl	8003f6c <Set_Speed_Motor_x>
		move_x_left(max_x+1000);
 80046c6:	f64d 20c0 	movw	r0, #56000	@ 0xdac0
 80046ca:	f7ff fd51 	bl	8004170 <move_x_left>
		break;
 80046ce:	e01f      	b.n	8004710 <Control_motor_x+0x130>
	case MOVE_HOME2:
		if( get_counter_timer_slave_x() == 0 ){
 80046d0:	4b11      	ldr	r3, [pc, #68]	@ (8004718 <Control_motor_x+0x138>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d119      	bne.n	800470e <Control_motor_x+0x12e>
		Set_Speed_Motor_x(speed_home2_x, speed_x_max);
 80046da:	f649 4140 	movw	r1, #40000	@ 0x9c40
 80046de:	f241 3088 	movw	r0, #5000	@ 0x1388
 80046e2:	f7ff fc43 	bl	8003f6c <Set_Speed_Motor_x>
		move_x_right(2000);
 80046e6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80046ea:	f7ff fd63 	bl	80041b4 <move_x_right>
		}
		break;
 80046ee:	e00e      	b.n	800470e <Control_motor_x+0x12e>
	case MOVE_HOME3:
		Set_Speed_Motor_x(speed_home3_x, speed_x_max);
 80046f0:	f649 4140 	movw	r1, #40000	@ 0x9c40
 80046f4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80046f8:	f7ff fc38 	bl	8003f6c <Set_Speed_Motor_x>
		move_x_left(max_x);
 80046fc:	f24d 60d8 	movw	r0, #55000	@ 0xd6d8
 8004700:	f7ff fd36 	bl	8004170 <move_x_left>
		break;
 8004704:	e004      	b.n	8004710 <Control_motor_x+0x130>
	case STOP:

		break;
 8004706:	bf00      	nop
 8004708:	e002      	b.n	8004710 <Control_motor_x+0x130>
		break;
 800470a:	bf00      	nop
 800470c:	e000      	b.n	8004710 <Control_motor_x+0x130>
		break;
 800470e:	bf00      	nop
	}
}
 8004710:	bf00      	nop
 8004712:	bd80      	pop	{r7, pc}
 8004714:	20000a9c 	.word	0x20000a9c
 8004718:	20000d64 	.word	0x20000d64
 800471c:	20000a60 	.word	0x20000a60
 8004720:	20000e3c 	.word	0x20000e3c

08004724 <Control_motor_y>:

void Control_motor_y(){
 8004724:	b580      	push	{r7, lr}
 8004726:	af00      	add	r7, sp, #0
	switch(AxisY.mode) {
 8004728:	4b4b      	ldr	r3, [pc, #300]	@ (8004858 <Control_motor_y+0x134>)
 800472a:	799b      	ldrb	r3, [r3, #6]
 800472c:	2b05      	cmp	r3, #5
 800472e:	f200 8091 	bhi.w	8004854 <Control_motor_y+0x130>
 8004732:	a201      	add	r2, pc, #4	@ (adr r2, 8004738 <Control_motor_y+0x14>)
 8004734:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004738:	0800484b 	.word	0x0800484b
 800473c:	08004751 	.word	0x08004751
 8004740:	08004783 	.word	0x08004783
 8004744:	080047ff 	.word	0x080047ff
 8004748:	08004815 	.word	0x08004815
 800474c:	08004835 	.word	0x08004835
	case MOVE_AUTO:
		AxisY.current_pos = AxisY.old_pos + (AxisY.dir*( get_counter_timer_slave_y()  ) );
 8004750:	4b41      	ldr	r3, [pc, #260]	@ (8004858 <Control_motor_y+0x134>)
 8004752:	889b      	ldrh	r3, [r3, #4]
 8004754:	b29a      	uxth	r2, r3
 8004756:	4b40      	ldr	r3, [pc, #256]	@ (8004858 <Control_motor_y+0x134>)
 8004758:	781b      	ldrb	r3, [r3, #0]
 800475a:	b25b      	sxtb	r3, r3
 800475c:	b299      	uxth	r1, r3
 800475e:	4b3f      	ldr	r3, [pc, #252]	@ (800485c <Control_motor_y+0x138>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004764:	b29b      	uxth	r3, r3
 8004766:	fb11 f303 	smulbb	r3, r1, r3
 800476a:	b29b      	uxth	r3, r3
 800476c:	4413      	add	r3, r2
 800476e:	b29a      	uxth	r2, r3
 8004770:	4b39      	ldr	r3, [pc, #228]	@ (8004858 <Control_motor_y+0x134>)
 8004772:	805a      	strh	r2, [r3, #2]
		Set_HMI_Y_Axis(AxisY.current_pos);
 8004774:	4b38      	ldr	r3, [pc, #224]	@ (8004858 <Control_motor_y+0x134>)
 8004776:	885b      	ldrh	r3, [r3, #2]
 8004778:	b29b      	uxth	r3, r3
 800477a:	4618      	mov	r0, r3
 800477c:	f000 fa6a 	bl	8004c54 <Set_HMI_Y_Axis>
		break;
 8004780:	e068      	b.n	8004854 <Control_motor_y+0x130>
	case MOVE_MANUAL:
		AxisY.current_pos = AxisY.old_pos + (AxisY.dir*( get_counter_timer_slave_y()  ) );
 8004782:	4b35      	ldr	r3, [pc, #212]	@ (8004858 <Control_motor_y+0x134>)
 8004784:	889b      	ldrh	r3, [r3, #4]
 8004786:	b29a      	uxth	r2, r3
 8004788:	4b33      	ldr	r3, [pc, #204]	@ (8004858 <Control_motor_y+0x134>)
 800478a:	781b      	ldrb	r3, [r3, #0]
 800478c:	b25b      	sxtb	r3, r3
 800478e:	b299      	uxth	r1, r3
 8004790:	4b32      	ldr	r3, [pc, #200]	@ (800485c <Control_motor_y+0x138>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004796:	b29b      	uxth	r3, r3
 8004798:	fb11 f303 	smulbb	r3, r1, r3
 800479c:	b29b      	uxth	r3, r3
 800479e:	4413      	add	r3, r2
 80047a0:	b29a      	uxth	r2, r3
 80047a2:	4b2d      	ldr	r3, [pc, #180]	@ (8004858 <Control_motor_y+0x134>)
 80047a4:	805a      	strh	r2, [r3, #2]
				Set_HMI_Y_Axis(AxisY.current_pos);
 80047a6:	4b2c      	ldr	r3, [pc, #176]	@ (8004858 <Control_motor_y+0x134>)
 80047a8:	885b      	ldrh	r3, [r3, #2]
 80047aa:	b29b      	uxth	r3, r3
 80047ac:	4618      	mov	r0, r3
 80047ae:	f000 fa51 	bl	8004c54 <Set_HMI_Y_Axis>
				Set_Speed_Motor_y( (get_counter_timer_slave_y()) + speed_default, speed_y_max);
 80047b2:	4b2a      	ldr	r3, [pc, #168]	@ (800485c <Control_motor_y+0x138>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047b8:	b29b      	uxth	r3, r3
 80047ba:	3332      	adds	r3, #50	@ 0x32
 80047bc:	b29b      	uxth	r3, r3
 80047be:	f649 4140 	movw	r1, #40000	@ 0x9c40
 80047c2:	4618      	mov	r0, r3
 80047c4:	f7ff fc04 	bl	8003fd0 <Set_Speed_Motor_y>
		if((Control_motor->bits.y_Forward == 0 ) && (Control_motor->bits.y_Backward == 0 )){
 80047c8:	4b25      	ldr	r3, [pc, #148]	@ (8004860 <Control_motor_y+0x13c>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	781b      	ldrb	r3, [r3, #0]
 80047ce:	f003 0304 	and.w	r3, r3, #4
 80047d2:	b2db      	uxtb	r3, r3
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d13a      	bne.n	800484e <Control_motor_y+0x12a>
 80047d8:	4b21      	ldr	r3, [pc, #132]	@ (8004860 <Control_motor_y+0x13c>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	781b      	ldrb	r3, [r3, #0]
 80047de:	f003 0308 	and.w	r3, r3, #8
 80047e2:	b2db      	uxtb	r3, r3
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d132      	bne.n	800484e <Control_motor_y+0x12a>
			if(get_counter_timer_y() <= get_pulse_y() ){
 80047e8:	4b1e      	ldr	r3, [pc, #120]	@ (8004864 <Control_motor_y+0x140>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80047ee:	4b1d      	ldr	r3, [pc, #116]	@ (8004864 <Control_motor_y+0x140>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d82a      	bhi.n	800484e <Control_motor_y+0x12a>
					Stop_motor_y();
 80047f8:	f000 f934 	bl	8004a64 <Stop_motor_y>
					}
				}
		break;
 80047fc:	e027      	b.n	800484e <Control_motor_y+0x12a>
	case MOVE_HOME1:
		Set_Speed_Motor_y(speed_home1_y, speed_y_max);
 80047fe:	f649 4140 	movw	r1, #40000	@ 0x9c40
 8004802:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8004806:	f7ff fbe3 	bl	8003fd0 <Set_Speed_Motor_y>
		move_y_backward(max_y + 500);
 800480a:	f248 40d0 	movw	r0, #34000	@ 0x84d0
 800480e:	f7ff fd15 	bl	800423c <move_y_backward>
		break;
 8004812:	e01f      	b.n	8004854 <Control_motor_y+0x130>
	case MOVE_HOME2:
		if( get_counter_timer_slave_y() == 0 ){
 8004814:	4b11      	ldr	r3, [pc, #68]	@ (800485c <Control_motor_y+0x138>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800481a:	2b00      	cmp	r3, #0
 800481c:	d119      	bne.n	8004852 <Control_motor_y+0x12e>
		Set_Speed_Motor_y(speed_home2_y, speed_y_max);
 800481e:	f649 4140 	movw	r1, #40000	@ 0x9c40
 8004822:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8004826:	f7ff fbd3 	bl	8003fd0 <Set_Speed_Motor_y>
		move_y_forward(2000);
 800482a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800482e:	f7ff fce3 	bl	80041f8 <move_y_forward>
		}
		break;
 8004832:	e00e      	b.n	8004852 <Control_motor_y+0x12e>
	case MOVE_HOME3:
		Set_Speed_Motor_y(speed_home3_y, speed_y_max);
 8004834:	f649 4140 	movw	r1, #40000	@ 0x9c40
 8004838:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800483c:	f7ff fbc8 	bl	8003fd0 <Set_Speed_Motor_y>
		move_y_backward(max_y );
 8004840:	f248 20dc 	movw	r0, #33500	@ 0x82dc
 8004844:	f7ff fcfa 	bl	800423c <move_y_backward>
		break;
 8004848:	e004      	b.n	8004854 <Control_motor_y+0x130>
	case STOP:
		break;
 800484a:	bf00      	nop
 800484c:	e002      	b.n	8004854 <Control_motor_y+0x130>
		break;
 800484e:	bf00      	nop
 8004850:	e000      	b.n	8004854 <Control_motor_y+0x130>
		break;
 8004852:	bf00      	nop
	}
}
 8004854:	bf00      	nop
 8004856:	bd80      	pop	{r7, pc}
 8004858:	20000aa4 	.word	0x20000aa4
 800485c:	20000cd4 	.word	0x20000cd4
 8004860:	20000a60 	.word	0x20000a60
 8004864:	20000c8c 	.word	0x20000c8c

08004868 <Control_motor_z>:
void Control_motor_z(){
 8004868:	b580      	push	{r7, lr}
 800486a:	af00      	add	r7, sp, #0
	switch(AxisZ.mode) {
 800486c:	4b4b      	ldr	r3, [pc, #300]	@ (800499c <Control_motor_z+0x134>)
 800486e:	799b      	ldrb	r3, [r3, #6]
 8004870:	2b05      	cmp	r3, #5
 8004872:	f200 8091 	bhi.w	8004998 <Control_motor_z+0x130>
 8004876:	a201      	add	r2, pc, #4	@ (adr r2, 800487c <Control_motor_z+0x14>)
 8004878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800487c:	0800498f 	.word	0x0800498f
 8004880:	08004895 	.word	0x08004895
 8004884:	080048c7 	.word	0x080048c7
 8004888:	08004943 	.word	0x08004943
 800488c:	08004959 	.word	0x08004959
 8004890:	08004979 	.word	0x08004979
	case MOVE_AUTO:
		AxisZ.current_pos = AxisZ.old_pos + (AxisZ.dir*(get_counter_timer_slave_z() ) );
 8004894:	4b41      	ldr	r3, [pc, #260]	@ (800499c <Control_motor_z+0x134>)
 8004896:	889b      	ldrh	r3, [r3, #4]
 8004898:	b29a      	uxth	r2, r3
 800489a:	4b40      	ldr	r3, [pc, #256]	@ (800499c <Control_motor_z+0x134>)
 800489c:	781b      	ldrb	r3, [r3, #0]
 800489e:	b25b      	sxtb	r3, r3
 80048a0:	b299      	uxth	r1, r3
 80048a2:	4b3f      	ldr	r3, [pc, #252]	@ (80049a0 <Control_motor_z+0x138>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048a8:	b29b      	uxth	r3, r3
 80048aa:	fb11 f303 	smulbb	r3, r1, r3
 80048ae:	b29b      	uxth	r3, r3
 80048b0:	4413      	add	r3, r2
 80048b2:	b29a      	uxth	r2, r3
 80048b4:	4b39      	ldr	r3, [pc, #228]	@ (800499c <Control_motor_z+0x134>)
 80048b6:	805a      	strh	r2, [r3, #2]
				Set_HMI_Z_Axis(AxisZ.current_pos);
 80048b8:	4b38      	ldr	r3, [pc, #224]	@ (800499c <Control_motor_z+0x134>)
 80048ba:	885b      	ldrh	r3, [r3, #2]
 80048bc:	b29b      	uxth	r3, r3
 80048be:	4618      	mov	r0, r3
 80048c0:	f000 f9d8 	bl	8004c74 <Set_HMI_Z_Axis>
		break;
 80048c4:	e068      	b.n	8004998 <Control_motor_z+0x130>
	case MOVE_MANUAL:

		AxisZ.current_pos = AxisZ.old_pos + (AxisZ.dir*(get_counter_timer_slave_z() ) );
 80048c6:	4b35      	ldr	r3, [pc, #212]	@ (800499c <Control_motor_z+0x134>)
 80048c8:	889b      	ldrh	r3, [r3, #4]
 80048ca:	b29a      	uxth	r2, r3
 80048cc:	4b33      	ldr	r3, [pc, #204]	@ (800499c <Control_motor_z+0x134>)
 80048ce:	781b      	ldrb	r3, [r3, #0]
 80048d0:	b25b      	sxtb	r3, r3
 80048d2:	b299      	uxth	r1, r3
 80048d4:	4b32      	ldr	r3, [pc, #200]	@ (80049a0 <Control_motor_z+0x138>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048da:	b29b      	uxth	r3, r3
 80048dc:	fb11 f303 	smulbb	r3, r1, r3
 80048e0:	b29b      	uxth	r3, r3
 80048e2:	4413      	add	r3, r2
 80048e4:	b29a      	uxth	r2, r3
 80048e6:	4b2d      	ldr	r3, [pc, #180]	@ (800499c <Control_motor_z+0x134>)
 80048e8:	805a      	strh	r2, [r3, #2]
				Set_HMI_Z_Axis(AxisZ.current_pos);
 80048ea:	4b2c      	ldr	r3, [pc, #176]	@ (800499c <Control_motor_z+0x134>)
 80048ec:	885b      	ldrh	r3, [r3, #2]
 80048ee:	b29b      	uxth	r3, r3
 80048f0:	4618      	mov	r0, r3
 80048f2:	f000 f9bf 	bl	8004c74 <Set_HMI_Z_Axis>
				Set_Speed_Motor_z((get_counter_timer_slave_z()) + speed_default, speed_z_max);
 80048f6:	4b2a      	ldr	r3, [pc, #168]	@ (80049a0 <Control_motor_z+0x138>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048fc:	b29b      	uxth	r3, r3
 80048fe:	3332      	adds	r3, #50	@ 0x32
 8004900:	b29b      	uxth	r3, r3
 8004902:	f241 3188 	movw	r1, #5000	@ 0x1388
 8004906:	4618      	mov	r0, r3
 8004908:	f7ff fb94 	bl	8004034 <Set_Speed_Motor_z>
		if((Control_motor->bits.z_Up == 0 ) && (Control_motor->bits.z_Down == 0 )){
 800490c:	4b25      	ldr	r3, [pc, #148]	@ (80049a4 <Control_motor_z+0x13c>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	781b      	ldrb	r3, [r3, #0]
 8004912:	f003 0310 	and.w	r3, r3, #16
 8004916:	b2db      	uxtb	r3, r3
 8004918:	2b00      	cmp	r3, #0
 800491a:	d13a      	bne.n	8004992 <Control_motor_z+0x12a>
 800491c:	4b21      	ldr	r3, [pc, #132]	@ (80049a4 <Control_motor_z+0x13c>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	781b      	ldrb	r3, [r3, #0]
 8004922:	f003 0320 	and.w	r3, r3, #32
 8004926:	b2db      	uxtb	r3, r3
 8004928:	2b00      	cmp	r3, #0
 800492a:	d132      	bne.n	8004992 <Control_motor_z+0x12a>
			if(get_counter_timer_z() < get_pulse_z() ){
 800492c:	4b1e      	ldr	r3, [pc, #120]	@ (80049a8 <Control_motor_z+0x140>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004932:	4b1d      	ldr	r3, [pc, #116]	@ (80049a8 <Control_motor_z+0x140>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004938:	429a      	cmp	r2, r3
 800493a:	d22a      	bcs.n	8004992 <Control_motor_z+0x12a>
				Stop_motor_z();
 800493c:	f000 f8ee 	bl	8004b1c <Stop_motor_z>
					}
				}
		break;
 8004940:	e027      	b.n	8004992 <Control_motor_z+0x12a>
	case MOVE_HOME1:
		Set_Speed_Motor_z(speed_home1_z, speed_z_max);
 8004942:	f241 3188 	movw	r1, #5000	@ 0x1388
 8004946:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800494a:	f7ff fb73 	bl	8004034 <Set_Speed_Motor_z>
		// cng thm trnh trng hp i t max vo
		move_z_up(max_z + 1000);
 800494e:	f243 60b0 	movw	r0, #14000	@ 0x36b0
 8004952:	f7ff fc95 	bl	8004280 <move_z_up>
		break;
 8004956:	e01f      	b.n	8004998 <Control_motor_z+0x130>
	case MOVE_HOME2:
		if( get_counter_timer_slave_z() == 0 ){
 8004958:	4b11      	ldr	r3, [pc, #68]	@ (80049a0 <Control_motor_z+0x138>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800495e:	2b00      	cmp	r3, #0
 8004960:	d119      	bne.n	8004996 <Control_motor_z+0x12e>
		Set_Speed_Motor_z(speed_home2_z, speed_z_max);
 8004962:	f241 3188 	movw	r1, #5000	@ 0x1388
 8004966:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800496a:	f7ff fb63 	bl	8004034 <Set_Speed_Motor_z>
		move_z_down(2500);
 800496e:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8004972:	f7ff fca7 	bl	80042c4 <move_z_down>
		}
		break;
 8004976:	e00e      	b.n	8004996 <Control_motor_z+0x12e>
	case MOVE_HOME3:
		Set_Speed_Motor_z(speed_home3_z, speed_z_max);
 8004978:	f241 3188 	movw	r1, #5000	@ 0x1388
 800497c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004980:	f7ff fb58 	bl	8004034 <Set_Speed_Motor_z>
		move_z_up(max_z);
 8004984:	f243 20c8 	movw	r0, #13000	@ 0x32c8
 8004988:	f7ff fc7a 	bl	8004280 <move_z_up>
		break;
 800498c:	e004      	b.n	8004998 <Control_motor_z+0x130>
	case STOP:
		break;
 800498e:	bf00      	nop
 8004990:	e002      	b.n	8004998 <Control_motor_z+0x130>
		break;
 8004992:	bf00      	nop
 8004994:	e000      	b.n	8004998 <Control_motor_z+0x130>
		break;
 8004996:	bf00      	nop
	}
}
 8004998:	bf00      	nop
 800499a:	bd80      	pop	{r7, pc}
 800499c:	20000aac 	.word	0x20000aac
 80049a0:	20000e84 	.word	0x20000e84
 80049a4:	20000a60 	.word	0x20000a60
 80049a8:	20000d1c 	.word	0x20000d1c

080049ac <Stop_motor_x>:
void Stop_motor_x(void)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	af00      	add	r7, sp, #0
    output_x_pull_stop();
 80049b0:	2100      	movs	r1, #0
 80049b2:	4829      	ldr	r0, [pc, #164]	@ (8004a58 <Stop_motor_x+0xac>)
 80049b4:	f003 fda6 	bl	8008504 <HAL_TIM_PWM_Stop>
    switch (AxisX.mode) {
 80049b8:	4b28      	ldr	r3, [pc, #160]	@ (8004a5c <Stop_motor_x+0xb0>)
 80049ba:	799b      	ldrb	r3, [r3, #6]
 80049bc:	2b04      	cmp	r3, #4
 80049be:	d03c      	beq.n	8004a3a <Stop_motor_x+0x8e>
 80049c0:	2b04      	cmp	r3, #4
 80049c2:	dc3e      	bgt.n	8004a42 <Stop_motor_x+0x96>
 80049c4:	2b01      	cmp	r3, #1
 80049c6:	d01e      	beq.n	8004a06 <Stop_motor_x+0x5a>
 80049c8:	2b02      	cmp	r3, #2
 80049ca:	d13a      	bne.n	8004a42 <Stop_motor_x+0x96>
    case MOVE_MANUAL:
        AxisX.current_pos =
            AxisX.old_pos + (AxisX.dir * get_counter_timer_slave_x());
 80049cc:	4b23      	ldr	r3, [pc, #140]	@ (8004a5c <Stop_motor_x+0xb0>)
 80049ce:	889b      	ldrh	r3, [r3, #4]
 80049d0:	b29a      	uxth	r2, r3
 80049d2:	4b22      	ldr	r3, [pc, #136]	@ (8004a5c <Stop_motor_x+0xb0>)
 80049d4:	781b      	ldrb	r3, [r3, #0]
 80049d6:	b25b      	sxtb	r3, r3
 80049d8:	b299      	uxth	r1, r3
 80049da:	4b21      	ldr	r3, [pc, #132]	@ (8004a60 <Stop_motor_x+0xb4>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049e0:	b29b      	uxth	r3, r3
 80049e2:	fb11 f303 	smulbb	r3, r1, r3
 80049e6:	b29b      	uxth	r3, r3
 80049e8:	4413      	add	r3, r2
 80049ea:	b29a      	uxth	r2, r3
        AxisX.current_pos =
 80049ec:	4b1b      	ldr	r3, [pc, #108]	@ (8004a5c <Stop_motor_x+0xb0>)
 80049ee:	805a      	strh	r2, [r3, #2]
        Set_HMI_X_Axis(AxisX.current_pos);
 80049f0:	4b1a      	ldr	r3, [pc, #104]	@ (8004a5c <Stop_motor_x+0xb0>)
 80049f2:	885b      	ldrh	r3, [r3, #2]
 80049f4:	b29b      	uxth	r3, r3
 80049f6:	4618      	mov	r0, r3
 80049f8:	f000 f91c 	bl	8004c34 <Set_HMI_X_Axis>
        reset_counter_timer_slave_x();
 80049fc:	4b18      	ldr	r3, [pc, #96]	@ (8004a60 <Stop_motor_x+0xb4>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	2200      	movs	r2, #0
 8004a02:	625a      	str	r2, [r3, #36]	@ 0x24
        break;
 8004a04:	e01e      	b.n	8004a44 <Stop_motor_x+0x98>

    case MOVE_AUTO:
        AxisX.current_pos =
            AxisX.old_pos + (AxisX.dir * (get_x_target_pull() + 1));
 8004a06:	4b15      	ldr	r3, [pc, #84]	@ (8004a5c <Stop_motor_x+0xb0>)
 8004a08:	889b      	ldrh	r3, [r3, #4]
 8004a0a:	b29a      	uxth	r2, r3
 8004a0c:	4b13      	ldr	r3, [pc, #76]	@ (8004a5c <Stop_motor_x+0xb0>)
 8004a0e:	781b      	ldrb	r3, [r3, #0]
 8004a10:	b25b      	sxtb	r3, r3
 8004a12:	b299      	uxth	r1, r3
 8004a14:	4b12      	ldr	r3, [pc, #72]	@ (8004a60 <Stop_motor_x+0xb4>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a1a:	3301      	adds	r3, #1
 8004a1c:	b29b      	uxth	r3, r3
 8004a1e:	fb11 f303 	smulbb	r3, r1, r3
 8004a22:	b29b      	uxth	r3, r3
 8004a24:	4413      	add	r3, r2
 8004a26:	b29a      	uxth	r2, r3
        AxisX.current_pos =
 8004a28:	4b0c      	ldr	r3, [pc, #48]	@ (8004a5c <Stop_motor_x+0xb0>)
 8004a2a:	805a      	strh	r2, [r3, #2]
        Set_HMI_X_Axis(AxisX.current_pos);
 8004a2c:	4b0b      	ldr	r3, [pc, #44]	@ (8004a5c <Stop_motor_x+0xb0>)
 8004a2e:	885b      	ldrh	r3, [r3, #2]
 8004a30:	b29b      	uxth	r3, r3
 8004a32:	4618      	mov	r0, r3
 8004a34:	f000 f8fe 	bl	8004c34 <Set_HMI_X_Axis>
        break;
 8004a38:	e004      	b.n	8004a44 <Stop_motor_x+0x98>
    case MOVE_HOME2:
        AxisX.mode = MOVE_HOME3;
 8004a3a:	4b08      	ldr	r3, [pc, #32]	@ (8004a5c <Stop_motor_x+0xb0>)
 8004a3c:	2205      	movs	r2, #5
 8004a3e:	719a      	strb	r2, [r3, #6]
        return;   // thot hm, KHNG set STOP (gi ng logic c)
 8004a40:	e008      	b.n	8004a54 <Stop_motor_x+0xa8>
    default:
        break;
 8004a42:	bf00      	nop
    }

    AxisX.mode = STOP;
 8004a44:	4b05      	ldr	r3, [pc, #20]	@ (8004a5c <Stop_motor_x+0xb0>)
 8004a46:	2200      	movs	r2, #0
 8004a48:	719a      	strb	r2, [r3, #6]
    AxisX.old_pos = AxisX.current_pos;
 8004a4a:	4b04      	ldr	r3, [pc, #16]	@ (8004a5c <Stop_motor_x+0xb0>)
 8004a4c:	885b      	ldrh	r3, [r3, #2]
 8004a4e:	b29a      	uxth	r2, r3
 8004a50:	4b02      	ldr	r3, [pc, #8]	@ (8004a5c <Stop_motor_x+0xb0>)
 8004a52:	809a      	strh	r2, [r3, #4]
}
 8004a54:	bd80      	pop	{r7, pc}
 8004a56:	bf00      	nop
 8004a58:	20000e3c 	.word	0x20000e3c
 8004a5c:	20000a9c 	.word	0x20000a9c
 8004a60:	20000d64 	.word	0x20000d64

08004a64 <Stop_motor_y>:


void Stop_motor_y(void)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	af00      	add	r7, sp, #0
    output_y_pull_stop();
 8004a68:	2100      	movs	r1, #0
 8004a6a:	4829      	ldr	r0, [pc, #164]	@ (8004b10 <Stop_motor_y+0xac>)
 8004a6c:	f003 fd4a 	bl	8008504 <HAL_TIM_PWM_Stop>
    switch (AxisY.mode) {
 8004a70:	4b28      	ldr	r3, [pc, #160]	@ (8004b14 <Stop_motor_y+0xb0>)
 8004a72:	799b      	ldrb	r3, [r3, #6]
 8004a74:	2b04      	cmp	r3, #4
 8004a76:	d03c      	beq.n	8004af2 <Stop_motor_y+0x8e>
 8004a78:	2b04      	cmp	r3, #4
 8004a7a:	dc3e      	bgt.n	8004afa <Stop_motor_y+0x96>
 8004a7c:	2b01      	cmp	r3, #1
 8004a7e:	d01e      	beq.n	8004abe <Stop_motor_y+0x5a>
 8004a80:	2b02      	cmp	r3, #2
 8004a82:	d13a      	bne.n	8004afa <Stop_motor_y+0x96>
    case MOVE_MANUAL:
        AxisY.current_pos =
            AxisY.old_pos + (AxisY.dir * get_counter_timer_slave_y());
 8004a84:	4b23      	ldr	r3, [pc, #140]	@ (8004b14 <Stop_motor_y+0xb0>)
 8004a86:	889b      	ldrh	r3, [r3, #4]
 8004a88:	b29a      	uxth	r2, r3
 8004a8a:	4b22      	ldr	r3, [pc, #136]	@ (8004b14 <Stop_motor_y+0xb0>)
 8004a8c:	781b      	ldrb	r3, [r3, #0]
 8004a8e:	b25b      	sxtb	r3, r3
 8004a90:	b299      	uxth	r1, r3
 8004a92:	4b21      	ldr	r3, [pc, #132]	@ (8004b18 <Stop_motor_y+0xb4>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a98:	b29b      	uxth	r3, r3
 8004a9a:	fb11 f303 	smulbb	r3, r1, r3
 8004a9e:	b29b      	uxth	r3, r3
 8004aa0:	4413      	add	r3, r2
 8004aa2:	b29a      	uxth	r2, r3
        AxisY.current_pos =
 8004aa4:	4b1b      	ldr	r3, [pc, #108]	@ (8004b14 <Stop_motor_y+0xb0>)
 8004aa6:	805a      	strh	r2, [r3, #2]
        Set_HMI_Y_Axis(AxisY.current_pos);
 8004aa8:	4b1a      	ldr	r3, [pc, #104]	@ (8004b14 <Stop_motor_y+0xb0>)
 8004aaa:	885b      	ldrh	r3, [r3, #2]
 8004aac:	b29b      	uxth	r3, r3
 8004aae:	4618      	mov	r0, r3
 8004ab0:	f000 f8d0 	bl	8004c54 <Set_HMI_Y_Axis>
        reset_counter_timer_slave_y();
 8004ab4:	4b18      	ldr	r3, [pc, #96]	@ (8004b18 <Stop_motor_y+0xb4>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	625a      	str	r2, [r3, #36]	@ 0x24
        break;
 8004abc:	e01e      	b.n	8004afc <Stop_motor_y+0x98>
    case MOVE_AUTO:
        AxisY.current_pos =
            AxisY.old_pos + (AxisY.dir * (get_y_target_pull() + 1));
 8004abe:	4b15      	ldr	r3, [pc, #84]	@ (8004b14 <Stop_motor_y+0xb0>)
 8004ac0:	889b      	ldrh	r3, [r3, #4]
 8004ac2:	b29a      	uxth	r2, r3
 8004ac4:	4b13      	ldr	r3, [pc, #76]	@ (8004b14 <Stop_motor_y+0xb0>)
 8004ac6:	781b      	ldrb	r3, [r3, #0]
 8004ac8:	b25b      	sxtb	r3, r3
 8004aca:	b299      	uxth	r1, r3
 8004acc:	4b12      	ldr	r3, [pc, #72]	@ (8004b18 <Stop_motor_y+0xb4>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ad2:	3301      	adds	r3, #1
 8004ad4:	b29b      	uxth	r3, r3
 8004ad6:	fb11 f303 	smulbb	r3, r1, r3
 8004ada:	b29b      	uxth	r3, r3
 8004adc:	4413      	add	r3, r2
 8004ade:	b29a      	uxth	r2, r3
        AxisY.current_pos =
 8004ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8004b14 <Stop_motor_y+0xb0>)
 8004ae2:	805a      	strh	r2, [r3, #2]
        Set_HMI_Y_Axis(AxisY.current_pos);
 8004ae4:	4b0b      	ldr	r3, [pc, #44]	@ (8004b14 <Stop_motor_y+0xb0>)
 8004ae6:	885b      	ldrh	r3, [r3, #2]
 8004ae8:	b29b      	uxth	r3, r3
 8004aea:	4618      	mov	r0, r3
 8004aec:	f000 f8b2 	bl	8004c54 <Set_HMI_Y_Axis>
        break;
 8004af0:	e004      	b.n	8004afc <Stop_motor_y+0x98>
    case MOVE_HOME2:
        AxisY.mode = MOVE_HOME3;
 8004af2:	4b08      	ldr	r3, [pc, #32]	@ (8004b14 <Stop_motor_y+0xb0>)
 8004af4:	2205      	movs	r2, #5
 8004af6:	719a      	strb	r2, [r3, #6]
        return;
 8004af8:	e008      	b.n	8004b0c <Stop_motor_y+0xa8>
    default:
        break;
 8004afa:	bf00      	nop
    }
    AxisY.mode = STOP;
 8004afc:	4b05      	ldr	r3, [pc, #20]	@ (8004b14 <Stop_motor_y+0xb0>)
 8004afe:	2200      	movs	r2, #0
 8004b00:	719a      	strb	r2, [r3, #6]
    AxisY.old_pos = AxisY.current_pos;
 8004b02:	4b04      	ldr	r3, [pc, #16]	@ (8004b14 <Stop_motor_y+0xb0>)
 8004b04:	885b      	ldrh	r3, [r3, #2]
 8004b06:	b29a      	uxth	r2, r3
 8004b08:	4b02      	ldr	r3, [pc, #8]	@ (8004b14 <Stop_motor_y+0xb0>)
 8004b0a:	809a      	strh	r2, [r3, #4]
}
 8004b0c:	bd80      	pop	{r7, pc}
 8004b0e:	bf00      	nop
 8004b10:	20000c8c 	.word	0x20000c8c
 8004b14:	20000aa4 	.word	0x20000aa4
 8004b18:	20000cd4 	.word	0x20000cd4

08004b1c <Stop_motor_z>:


void Stop_motor_z(void)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	af00      	add	r7, sp, #0
    output_z_pull_stop();
 8004b20:	2108      	movs	r1, #8
 8004b22:	4829      	ldr	r0, [pc, #164]	@ (8004bc8 <Stop_motor_z+0xac>)
 8004b24:	f003 fcee 	bl	8008504 <HAL_TIM_PWM_Stop>
    switch (AxisZ.mode) {
 8004b28:	4b28      	ldr	r3, [pc, #160]	@ (8004bcc <Stop_motor_z+0xb0>)
 8004b2a:	799b      	ldrb	r3, [r3, #6]
 8004b2c:	2b04      	cmp	r3, #4
 8004b2e:	d03c      	beq.n	8004baa <Stop_motor_z+0x8e>
 8004b30:	2b04      	cmp	r3, #4
 8004b32:	dc3e      	bgt.n	8004bb2 <Stop_motor_z+0x96>
 8004b34:	2b01      	cmp	r3, #1
 8004b36:	d01e      	beq.n	8004b76 <Stop_motor_z+0x5a>
 8004b38:	2b02      	cmp	r3, #2
 8004b3a:	d13a      	bne.n	8004bb2 <Stop_motor_z+0x96>
    case MOVE_MANUAL:
        AxisZ.current_pos =
            AxisZ.old_pos + (AxisZ.dir * get_counter_timer_slave_z());
 8004b3c:	4b23      	ldr	r3, [pc, #140]	@ (8004bcc <Stop_motor_z+0xb0>)
 8004b3e:	889b      	ldrh	r3, [r3, #4]
 8004b40:	b29a      	uxth	r2, r3
 8004b42:	4b22      	ldr	r3, [pc, #136]	@ (8004bcc <Stop_motor_z+0xb0>)
 8004b44:	781b      	ldrb	r3, [r3, #0]
 8004b46:	b25b      	sxtb	r3, r3
 8004b48:	b299      	uxth	r1, r3
 8004b4a:	4b21      	ldr	r3, [pc, #132]	@ (8004bd0 <Stop_motor_z+0xb4>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b50:	b29b      	uxth	r3, r3
 8004b52:	fb11 f303 	smulbb	r3, r1, r3
 8004b56:	b29b      	uxth	r3, r3
 8004b58:	4413      	add	r3, r2
 8004b5a:	b29a      	uxth	r2, r3
        AxisZ.current_pos =
 8004b5c:	4b1b      	ldr	r3, [pc, #108]	@ (8004bcc <Stop_motor_z+0xb0>)
 8004b5e:	805a      	strh	r2, [r3, #2]
        Set_HMI_Z_Axis(AxisZ.current_pos);
 8004b60:	4b1a      	ldr	r3, [pc, #104]	@ (8004bcc <Stop_motor_z+0xb0>)
 8004b62:	885b      	ldrh	r3, [r3, #2]
 8004b64:	b29b      	uxth	r3, r3
 8004b66:	4618      	mov	r0, r3
 8004b68:	f000 f884 	bl	8004c74 <Set_HMI_Z_Axis>
        reset_counter_timer_slave_z();
 8004b6c:	4b18      	ldr	r3, [pc, #96]	@ (8004bd0 <Stop_motor_z+0xb4>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	2200      	movs	r2, #0
 8004b72:	625a      	str	r2, [r3, #36]	@ 0x24
        break;
 8004b74:	e01e      	b.n	8004bb4 <Stop_motor_z+0x98>
    case MOVE_AUTO:
        AxisZ.current_pos =
            AxisZ.old_pos + (AxisZ.dir * (get_z_target_pull() + 1));
 8004b76:	4b15      	ldr	r3, [pc, #84]	@ (8004bcc <Stop_motor_z+0xb0>)
 8004b78:	889b      	ldrh	r3, [r3, #4]
 8004b7a:	b29a      	uxth	r2, r3
 8004b7c:	4b13      	ldr	r3, [pc, #76]	@ (8004bcc <Stop_motor_z+0xb0>)
 8004b7e:	781b      	ldrb	r3, [r3, #0]
 8004b80:	b25b      	sxtb	r3, r3
 8004b82:	b299      	uxth	r1, r3
 8004b84:	4b12      	ldr	r3, [pc, #72]	@ (8004bd0 <Stop_motor_z+0xb4>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b8a:	3301      	adds	r3, #1
 8004b8c:	b29b      	uxth	r3, r3
 8004b8e:	fb11 f303 	smulbb	r3, r1, r3
 8004b92:	b29b      	uxth	r3, r3
 8004b94:	4413      	add	r3, r2
 8004b96:	b29a      	uxth	r2, r3
        AxisZ.current_pos =
 8004b98:	4b0c      	ldr	r3, [pc, #48]	@ (8004bcc <Stop_motor_z+0xb0>)
 8004b9a:	805a      	strh	r2, [r3, #2]
        Set_HMI_Z_Axis(AxisZ.current_pos);
 8004b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8004bcc <Stop_motor_z+0xb0>)
 8004b9e:	885b      	ldrh	r3, [r3, #2]
 8004ba0:	b29b      	uxth	r3, r3
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f000 f866 	bl	8004c74 <Set_HMI_Z_Axis>
        break;
 8004ba8:	e004      	b.n	8004bb4 <Stop_motor_z+0x98>
    case MOVE_HOME2:
        AxisZ.mode = MOVE_HOME3;
 8004baa:	4b08      	ldr	r3, [pc, #32]	@ (8004bcc <Stop_motor_z+0xb0>)
 8004bac:	2205      	movs	r2, #5
 8004bae:	719a      	strb	r2, [r3, #6]
        return;
 8004bb0:	e008      	b.n	8004bc4 <Stop_motor_z+0xa8>
    default:
        break;
 8004bb2:	bf00      	nop
    }
    AxisZ.mode = STOP;
 8004bb4:	4b05      	ldr	r3, [pc, #20]	@ (8004bcc <Stop_motor_z+0xb0>)
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	719a      	strb	r2, [r3, #6]
    AxisZ.old_pos = AxisZ.current_pos;
 8004bba:	4b04      	ldr	r3, [pc, #16]	@ (8004bcc <Stop_motor_z+0xb0>)
 8004bbc:	885b      	ldrh	r3, [r3, #2]
 8004bbe:	b29a      	uxth	r2, r3
 8004bc0:	4b02      	ldr	r3, [pc, #8]	@ (8004bcc <Stop_motor_z+0xb0>)
 8004bc2:	809a      	strh	r2, [r3, #4]
}
 8004bc4:	bd80      	pop	{r7, pc}
 8004bc6:	bf00      	nop
 8004bc8:	20000d1c 	.word	0x20000d1c
 8004bcc:	20000aac 	.word	0x20000aac
 8004bd0:	20000e84 	.word	0x20000e84

08004bd4 <AllAxisStop>:

static inline bool AllAxisStop(void)
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	af00      	add	r7, sp, #0
    return (AxisX.mode == STOP &&
 8004bd8:	4b0b      	ldr	r3, [pc, #44]	@ (8004c08 <AllAxisStop+0x34>)
 8004bda:	799b      	ldrb	r3, [r3, #6]
            AxisY.mode == STOP &&
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d109      	bne.n	8004bf4 <AllAxisStop+0x20>
 8004be0:	4b0a      	ldr	r3, [pc, #40]	@ (8004c0c <AllAxisStop+0x38>)
 8004be2:	799b      	ldrb	r3, [r3, #6]
    return (AxisX.mode == STOP &&
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d105      	bne.n	8004bf4 <AllAxisStop+0x20>
            AxisZ.mode == STOP);
 8004be8:	4b09      	ldr	r3, [pc, #36]	@ (8004c10 <AllAxisStop+0x3c>)
 8004bea:	799b      	ldrb	r3, [r3, #6]
            AxisY.mode == STOP &&
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d101      	bne.n	8004bf4 <AllAxisStop+0x20>
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e000      	b.n	8004bf6 <AllAxisStop+0x22>
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	f003 0301 	and.w	r3, r3, #1
 8004bfa:	b2db      	uxtb	r3, r3
}
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c04:	4770      	bx	lr
 8004c06:	bf00      	nop
 8004c08:	20000a9c 	.word	0x20000a9c
 8004c0c:	20000aa4 	.word	0x20000aa4
 8004c10:	20000aac 	.word	0x20000aac

08004c14 <wait_handler_stop>:

void wait_handler_stop(){
 8004c14:	b580      	push	{r7, lr}
 8004c16:	af00      	add	r7, sp, #0
	while (!AllAxisStop())
 8004c18:	e000      	b.n	8004c1c <wait_handler_stop+0x8>
	{
		__NOP();
 8004c1a:	bf00      	nop
	while (!AllAxisStop())
 8004c1c:	f7ff ffda 	bl	8004bd4 <AllAxisStop>
 8004c20:	4603      	mov	r3, r0
 8004c22:	f083 0301 	eor.w	r3, r3, #1
 8004c26:	b2db      	uxtb	r3, r3
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d1f6      	bne.n	8004c1a <wait_handler_stop+0x6>
	}

}
 8004c2c:	bf00      	nop
 8004c2e:	bf00      	nop
 8004c30:	bd80      	pop	{r7, pc}
	...

08004c34 <Set_HMI_X_Axis>:
 void Set_HMI_X_Axis(uint16_t value){
 8004c34:	b480      	push	{r7}
 8004c36:	b083      	sub	sp, #12
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	80fb      	strh	r3, [r7, #6]
	 Input_Registers_Database[11] = value;
 8004c3e:	4a04      	ldr	r2, [pc, #16]	@ (8004c50 <Set_HMI_X_Axis+0x1c>)
 8004c40:	88fb      	ldrh	r3, [r7, #6]
 8004c42:	82d3      	strh	r3, [r2, #22]
	//Holding_Registers_Database[0] = value;
}
 8004c44:	bf00      	nop
 8004c46:	370c      	adds	r7, #12
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4e:	4770      	bx	lr
 8004c50:	200009fc 	.word	0x200009fc

08004c54 <Set_HMI_Y_Axis>:
 void Set_HMI_Y_Axis(uint16_t value){
 8004c54:	b480      	push	{r7}
 8004c56:	b083      	sub	sp, #12
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	80fb      	strh	r3, [r7, #6]
	 Input_Registers_Database[12] = value ;
 8004c5e:	4a04      	ldr	r2, [pc, #16]	@ (8004c70 <Set_HMI_Y_Axis+0x1c>)
 8004c60:	88fb      	ldrh	r3, [r7, #6]
 8004c62:	8313      	strh	r3, [r2, #24]
	//Holding_Registers_Database[1] = value;
}
 8004c64:	bf00      	nop
 8004c66:	370c      	adds	r7, #12
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6e:	4770      	bx	lr
 8004c70:	200009fc 	.word	0x200009fc

08004c74 <Set_HMI_Z_Axis>:
void Set_HMI_Z_Axis(uint16_t value){
 8004c74:	b480      	push	{r7}
 8004c76:	b083      	sub	sp, #12
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	80fb      	strh	r3, [r7, #6]
	Input_Registers_Database[13] = value ;
 8004c7e:	4a04      	ldr	r2, [pc, #16]	@ (8004c90 <Set_HMI_Z_Axis+0x1c>)
 8004c80:	88fb      	ldrh	r3, [r7, #6]
 8004c82:	8353      	strh	r3, [r2, #26]
	//Holding_Registers_Database[2] = value;
}
 8004c84:	bf00      	nop
 8004c86:	370c      	adds	r7, #12
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8e:	4770      	bx	lr
 8004c90:	200009fc 	.word	0x200009fc

08004c94 <Get_HMI_X_Axis>:

uint16_t Get_HMI_X_Axis(void){
 8004c94:	b480      	push	{r7}
 8004c96:	af00      	add	r7, sp, #0
	return Holding_Registers_Database[0];
 8004c98:	4b03      	ldr	r3, [pc, #12]	@ (8004ca8 <Get_HMI_X_Axis+0x14>)
 8004c9a:	881b      	ldrh	r3, [r3, #0]
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca4:	4770      	bx	lr
 8004ca6:	bf00      	nop
 8004ca8:	200011c4 	.word	0x200011c4

08004cac <Get_HMI_Y_Axis>:
uint16_t Get_HMI_Y_Axis(void){
 8004cac:	b480      	push	{r7}
 8004cae:	af00      	add	r7, sp, #0
	return Holding_Registers_Database[1];
 8004cb0:	4b03      	ldr	r3, [pc, #12]	@ (8004cc0 <Get_HMI_Y_Axis+0x14>)
 8004cb2:	885b      	ldrh	r3, [r3, #2]
}
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbc:	4770      	bx	lr
 8004cbe:	bf00      	nop
 8004cc0:	200011c4 	.word	0x200011c4

08004cc4 <Get_HMI_Z_Axis>:
uint16_t Get_HMI_Z_Axis(void){
 8004cc4:	b480      	push	{r7}
 8004cc6:	af00      	add	r7, sp, #0
	return Holding_Registers_Database[2];
 8004cc8:	4b03      	ldr	r3, [pc, #12]	@ (8004cd8 <Get_HMI_Z_Axis+0x14>)
 8004cca:	889b      	ldrh	r3, [r3, #4]
}
 8004ccc:	4618      	mov	r0, r3
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr
 8004cd6:	bf00      	nop
 8004cd8:	200011c4 	.word	0x200011c4

08004cdc <Handle_X_Left>:

    return (Coils_Database[byte_index] >> bit_pos) & 0x01;
}


void Handle_X_Left (void){
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O1_GPIO_Port, O1_Pin);
	if(AxisX.current_pos <= 0) {
 8004ce0:	4b0a      	ldr	r3, [pc, #40]	@ (8004d0c <Handle_X_Left+0x30>)
 8004ce2:	885b      	ldrh	r3, [r3, #2]
 8004ce4:	b29b      	uxth	r3, r3
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d00d      	beq.n	8004d06 <Handle_X_Left+0x2a>
		return;
		}
	if(AxisX.mode == STOP) {
 8004cea:	4b08      	ldr	r3, [pc, #32]	@ (8004d0c <Handle_X_Left+0x30>)
 8004cec:	799b      	ldrb	r3, [r3, #6]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d10a      	bne.n	8004d08 <Handle_X_Left+0x2c>
		AxisX.mode =  MOVE_MANUAL;
 8004cf2:	4b06      	ldr	r3, [pc, #24]	@ (8004d0c <Handle_X_Left+0x30>)
 8004cf4:	2202      	movs	r2, #2
 8004cf6:	719a      	strb	r2, [r3, #6]
		move_x_left(AxisX.current_pos);
 8004cf8:	4b04      	ldr	r3, [pc, #16]	@ (8004d0c <Handle_X_Left+0x30>)
 8004cfa:	885b      	ldrh	r3, [r3, #2]
 8004cfc:	b29b      	uxth	r3, r3
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f7ff fa36 	bl	8004170 <move_x_left>
 8004d04:	e000      	b.n	8004d08 <Handle_X_Left+0x2c>
		return;
 8004d06:	bf00      	nop
		}
}
 8004d08:	bd80      	pop	{r7, pc}
 8004d0a:	bf00      	nop
 8004d0c:	20000a9c 	.word	0x20000a9c

08004d10 <Handle_X_Right>:
void Handle_X_Right (void){
 8004d10:	b580      	push	{r7, lr}
 8004d12:	af00      	add	r7, sp, #0
	//  HAL_GPIO_TogglePin(O2_GPIO_Port, O2_Pin);
	if(AxisX.current_pos >= max_x){
 8004d14:	4b0c      	ldr	r3, [pc, #48]	@ (8004d48 <Handle_X_Right+0x38>)
 8004d16:	885b      	ldrh	r3, [r3, #2]
 8004d18:	b29b      	uxth	r3, r3
 8004d1a:	f24d 62d7 	movw	r2, #54999	@ 0xd6d7
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d810      	bhi.n	8004d44 <Handle_X_Right+0x34>
		return;
	}
	if(AxisX.mode == STOP) {
 8004d22:	4b09      	ldr	r3, [pc, #36]	@ (8004d48 <Handle_X_Right+0x38>)
 8004d24:	799b      	ldrb	r3, [r3, #6]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d10d      	bne.n	8004d46 <Handle_X_Right+0x36>
	  AxisX.mode =  MOVE_MANUAL;
 8004d2a:	4b07      	ldr	r3, [pc, #28]	@ (8004d48 <Handle_X_Right+0x38>)
 8004d2c:	2202      	movs	r2, #2
 8004d2e:	719a      	strb	r2, [r3, #6]
	  move_x_right(max_x - AxisX.current_pos);
 8004d30:	4b05      	ldr	r3, [pc, #20]	@ (8004d48 <Handle_X_Right+0x38>)
 8004d32:	885b      	ldrh	r3, [r3, #2]
 8004d34:	b29a      	uxth	r2, r3
 8004d36:	4b05      	ldr	r3, [pc, #20]	@ (8004d4c <Handle_X_Right+0x3c>)
 8004d38:	1a9b      	subs	r3, r3, r2
 8004d3a:	b29b      	uxth	r3, r3
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	f7ff fa39 	bl	80041b4 <move_x_right>
 8004d42:	e000      	b.n	8004d46 <Handle_X_Right+0x36>
		return;
 8004d44:	bf00      	nop
	}

}
 8004d46:	bd80      	pop	{r7, pc}
 8004d48:	20000a9c 	.word	0x20000a9c
 8004d4c:	ffffd6d8 	.word	0xffffd6d8

08004d50 <Handle_Y_Forward>:
void Handle_Y_Forward(void){
 8004d50:	b580      	push	{r7, lr}
 8004d52:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O3_GPIO_Port, O3_Pin);
	if(AxisY.current_pos >= max_y) {
 8004d54:	4b0c      	ldr	r3, [pc, #48]	@ (8004d88 <Handle_Y_Forward+0x38>)
 8004d56:	885b      	ldrh	r3, [r3, #2]
 8004d58:	b29b      	uxth	r3, r3
 8004d5a:	f248 22db 	movw	r2, #33499	@ 0x82db
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d810      	bhi.n	8004d84 <Handle_Y_Forward+0x34>
		return;
		}
	if(AxisY.mode == STOP){
 8004d62:	4b09      	ldr	r3, [pc, #36]	@ (8004d88 <Handle_Y_Forward+0x38>)
 8004d64:	799b      	ldrb	r3, [r3, #6]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d10d      	bne.n	8004d86 <Handle_Y_Forward+0x36>
		AxisY.mode = MOVE_MANUAL;
 8004d6a:	4b07      	ldr	r3, [pc, #28]	@ (8004d88 <Handle_Y_Forward+0x38>)
 8004d6c:	2202      	movs	r2, #2
 8004d6e:	719a      	strb	r2, [r3, #6]
		move_y_forward(max_y- AxisY.current_pos);
 8004d70:	4b05      	ldr	r3, [pc, #20]	@ (8004d88 <Handle_Y_Forward+0x38>)
 8004d72:	885b      	ldrh	r3, [r3, #2]
 8004d74:	b29a      	uxth	r2, r3
 8004d76:	4b05      	ldr	r3, [pc, #20]	@ (8004d8c <Handle_Y_Forward+0x3c>)
 8004d78:	1a9b      	subs	r3, r3, r2
 8004d7a:	b29b      	uxth	r3, r3
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	f7ff fa3b 	bl	80041f8 <move_y_forward>
 8004d82:	e000      	b.n	8004d86 <Handle_Y_Forward+0x36>
		return;
 8004d84:	bf00      	nop
	}
}
 8004d86:	bd80      	pop	{r7, pc}
 8004d88:	20000aa4 	.word	0x20000aa4
 8004d8c:	ffff82dc 	.word	0xffff82dc

08004d90 <Handle_Y_Backward>:
void Handle_Y_Backward(void){
 8004d90:	b580      	push	{r7, lr}
 8004d92:	af00      	add	r7, sp, #0
//	 HAL_GPIO_TogglePin(O4_GPIO_Port, O4_Pin);
	if(AxisY.current_pos <= 0  ){
 8004d94:	4b0a      	ldr	r3, [pc, #40]	@ (8004dc0 <Handle_Y_Backward+0x30>)
 8004d96:	885b      	ldrh	r3, [r3, #2]
 8004d98:	b29b      	uxth	r3, r3
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d00d      	beq.n	8004dba <Handle_Y_Backward+0x2a>
		return ;
	}
	if(AxisY.mode == STOP){
 8004d9e:	4b08      	ldr	r3, [pc, #32]	@ (8004dc0 <Handle_Y_Backward+0x30>)
 8004da0:	799b      	ldrb	r3, [r3, #6]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d10a      	bne.n	8004dbc <Handle_Y_Backward+0x2c>
		AxisY.mode = MOVE_MANUAL;
 8004da6:	4b06      	ldr	r3, [pc, #24]	@ (8004dc0 <Handle_Y_Backward+0x30>)
 8004da8:	2202      	movs	r2, #2
 8004daa:	719a      	strb	r2, [r3, #6]
		move_y_backward( AxisY.current_pos);
 8004dac:	4b04      	ldr	r3, [pc, #16]	@ (8004dc0 <Handle_Y_Backward+0x30>)
 8004dae:	885b      	ldrh	r3, [r3, #2]
 8004db0:	b29b      	uxth	r3, r3
 8004db2:	4618      	mov	r0, r3
 8004db4:	f7ff fa42 	bl	800423c <move_y_backward>
 8004db8:	e000      	b.n	8004dbc <Handle_Y_Backward+0x2c>
		return ;
 8004dba:	bf00      	nop
	}
}
 8004dbc:	bd80      	pop	{r7, pc}
 8004dbe:	bf00      	nop
 8004dc0:	20000aa4 	.word	0x20000aa4

08004dc4 <Handle_Z_Up>:
void Handle_Z_Up(void){
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	af00      	add	r7, sp, #0
//	 HAL_GPIO_TogglePin(O5_GPIO_Port, O5_Pin);
	if(AxisZ.current_pos <=0  ){
 8004dc8:	4b0a      	ldr	r3, [pc, #40]	@ (8004df4 <Handle_Z_Up+0x30>)
 8004dca:	885b      	ldrh	r3, [r3, #2]
 8004dcc:	b29b      	uxth	r3, r3
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d00d      	beq.n	8004dee <Handle_Z_Up+0x2a>
			return ;
		}
	if(AxisZ.mode == STOP) {
 8004dd2:	4b08      	ldr	r3, [pc, #32]	@ (8004df4 <Handle_Z_Up+0x30>)
 8004dd4:	799b      	ldrb	r3, [r3, #6]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d10a      	bne.n	8004df0 <Handle_Z_Up+0x2c>
		AxisZ.mode = MOVE_MANUAL;
 8004dda:	4b06      	ldr	r3, [pc, #24]	@ (8004df4 <Handle_Z_Up+0x30>)
 8004ddc:	2202      	movs	r2, #2
 8004dde:	719a      	strb	r2, [r3, #6]
		move_z_up(AxisZ.current_pos);
 8004de0:	4b04      	ldr	r3, [pc, #16]	@ (8004df4 <Handle_Z_Up+0x30>)
 8004de2:	885b      	ldrh	r3, [r3, #2]
 8004de4:	b29b      	uxth	r3, r3
 8004de6:	4618      	mov	r0, r3
 8004de8:	f7ff fa4a 	bl	8004280 <move_z_up>
 8004dec:	e000      	b.n	8004df0 <Handle_Z_Up+0x2c>
			return ;
 8004dee:	bf00      	nop
	}
}
 8004df0:	bd80      	pop	{r7, pc}
 8004df2:	bf00      	nop
 8004df4:	20000aac 	.word	0x20000aac

08004df8 <Handle_Z_Down>:
void Handle_Z_Down(void){
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O6_GPIO_Port, O6_Pin);
	if(AxisZ.current_pos >=max_z  ){
 8004dfc:	4b0d      	ldr	r3, [pc, #52]	@ (8004e34 <Handle_Z_Down+0x3c>)
 8004dfe:	885b      	ldrh	r3, [r3, #2]
 8004e00:	b29b      	uxth	r3, r3
 8004e02:	f243 22c7 	movw	r2, #12999	@ 0x32c7
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d811      	bhi.n	8004e2e <Handle_Z_Down+0x36>
			return ;
		}
	if(AxisZ.mode == STOP) {
 8004e0a:	4b0a      	ldr	r3, [pc, #40]	@ (8004e34 <Handle_Z_Down+0x3c>)
 8004e0c:	799b      	ldrb	r3, [r3, #6]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d10e      	bne.n	8004e30 <Handle_Z_Down+0x38>
		AxisZ.mode = MOVE_MANUAL;
 8004e12:	4b08      	ldr	r3, [pc, #32]	@ (8004e34 <Handle_Z_Down+0x3c>)
 8004e14:	2202      	movs	r2, #2
 8004e16:	719a      	strb	r2, [r3, #6]
		move_z_down(max_z-AxisZ.current_pos);
 8004e18:	4b06      	ldr	r3, [pc, #24]	@ (8004e34 <Handle_Z_Down+0x3c>)
 8004e1a:	885b      	ldrh	r3, [r3, #2]
 8004e1c:	b29b      	uxth	r3, r3
 8004e1e:	f5c3 534b 	rsb	r3, r3, #12992	@ 0x32c0
 8004e22:	3308      	adds	r3, #8
 8004e24:	b29b      	uxth	r3, r3
 8004e26:	4618      	mov	r0, r3
 8004e28:	f7ff fa4c 	bl	80042c4 <move_z_down>
 8004e2c:	e000      	b.n	8004e30 <Handle_Z_Down+0x38>
			return ;
 8004e2e:	bf00      	nop
	}

}
 8004e30:	bd80      	pop	{r7, pc}
 8004e32:	bf00      	nop
 8004e34:	20000aac 	.word	0x20000aac

08004e38 <Handle_Set>:

void Handle_Set(void){
 8004e38:	b5b0      	push	{r4, r5, r7, lr}
 8004e3a:	af00      	add	r7, sp, #0
	//HAL_GPIO_TogglePin(O7_GPIO_Port, O7_Pin);
	if(AxisX.mode == STOP && AxisY.mode == STOP && AxisZ.mode == STOP ){
 8004e3c:	4b0e      	ldr	r3, [pc, #56]	@ (8004e78 <Handle_Set+0x40>)
 8004e3e:	799b      	ldrb	r3, [r3, #6]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d117      	bne.n	8004e74 <Handle_Set+0x3c>
 8004e44:	4b0d      	ldr	r3, [pc, #52]	@ (8004e7c <Handle_Set+0x44>)
 8004e46:	799b      	ldrb	r3, [r3, #6]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d113      	bne.n	8004e74 <Handle_Set+0x3c>
 8004e4c:	4b0c      	ldr	r3, [pc, #48]	@ (8004e80 <Handle_Set+0x48>)
 8004e4e:	799b      	ldrb	r3, [r3, #6]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d10f      	bne.n	8004e74 <Handle_Set+0x3c>
	move_axis(Get_HMI_X_Axis(),Get_HMI_Y_Axis(), Get_HMI_Z_Axis());
 8004e54:	f7ff ff1e 	bl	8004c94 <Get_HMI_X_Axis>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	461c      	mov	r4, r3
 8004e5c:	f7ff ff26 	bl	8004cac <Get_HMI_Y_Axis>
 8004e60:	4603      	mov	r3, r0
 8004e62:	461d      	mov	r5, r3
 8004e64:	f7ff ff2e 	bl	8004cc4 <Get_HMI_Z_Axis>
 8004e68:	4603      	mov	r3, r0
 8004e6a:	461a      	mov	r2, r3
 8004e6c:	4629      	mov	r1, r5
 8004e6e:	4620      	mov	r0, r4
 8004e70:	f7ff fa66 	bl	8004340 <move_axis>
	}
}
 8004e74:	bf00      	nop
 8004e76:	bdb0      	pop	{r4, r5, r7, pc}
 8004e78:	20000a9c 	.word	0x20000a9c
 8004e7c:	20000aa4 	.word	0x20000aa4
 8004e80:	20000aac 	.word	0x20000aac

08004e84 <Handle_Home>:
void Handle_Home(void){
 8004e84:	b580      	push	{r7, lr}
 8004e86:	af00      	add	r7, sp, #0
	//HAL_GPIO_TogglePin(O8_GPIO_Port, O8_Pin);
	Open_Popup(popup_home);
 8004e88:	2201      	movs	r2, #1
 8004e8a:	2102      	movs	r1, #2
 8004e8c:	482e      	ldr	r0, [pc, #184]	@ (8004f48 <Handle_Home+0xc4>)
 8004e8e:	f7fd fd15 	bl	80028bc <SetBit>
	 HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 8004e92:	2028      	movs	r0, #40	@ 0x28
 8004e94:	f001 fbc9 	bl	800662a <HAL_NVIC_DisableIRQ>
	// HAL_TIM_Base_Stop_IT(&htim6);
	 Cylinder1_Go_Up;
 8004e98:	2201      	movs	r2, #1
 8004e9a:	2108      	movs	r1, #8
 8004e9c:	482b      	ldr	r0, [pc, #172]	@ (8004f4c <Handle_Home+0xc8>)
 8004e9e:	f002 fc75 	bl	800778c <HAL_GPIO_WritePin>
	 Cylinder2_Go_Up;
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	2110      	movs	r1, #16
 8004ea6:	4829      	ldr	r0, [pc, #164]	@ (8004f4c <Handle_Home+0xc8>)
 8004ea8:	f002 fc70 	bl	800778c <HAL_GPIO_WritePin>
	if(get_home_z() != home_z){
 8004eac:	2104      	movs	r1, #4
 8004eae:	4828      	ldr	r0, [pc, #160]	@ (8004f50 <Handle_Home+0xcc>)
 8004eb0:	f002 fc54 	bl	800775c <HAL_GPIO_ReadPin>
 8004eb4:	4603      	mov	r3, r0
 8004eb6:	2b01      	cmp	r3, #1
 8004eb8:	d00b      	beq.n	8004ed2 <Handle_Home+0x4e>
		if(AxisZ.mode == STOP ){
 8004eba:	4b26      	ldr	r3, [pc, #152]	@ (8004f54 <Handle_Home+0xd0>)
 8004ebc:	799b      	ldrb	r3, [r3, #6]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d107      	bne.n	8004ed2 <Handle_Home+0x4e>
			if(AxisZ.current_pos >0){
 8004ec2:	4b24      	ldr	r3, [pc, #144]	@ (8004f54 <Handle_Home+0xd0>)
 8004ec4:	885b      	ldrh	r3, [r3, #2]
 8004ec6:	b29b      	uxth	r3, r3
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d002      	beq.n	8004ed2 <Handle_Home+0x4e>
			AxisZ.mode = MOVE_HOME1;
 8004ecc:	4b21      	ldr	r3, [pc, #132]	@ (8004f54 <Handle_Home+0xd0>)
 8004ece:	2203      	movs	r2, #3
 8004ed0:	719a      	strb	r2, [r3, #6]
				}
			}
	}
	while(AxisZ.current_pos > 3000);
 8004ed2:	bf00      	nop
 8004ed4:	4b1f      	ldr	r3, [pc, #124]	@ (8004f54 <Handle_Home+0xd0>)
 8004ed6:	885b      	ldrh	r3, [r3, #2]
 8004ed8:	b29b      	uxth	r3, r3
 8004eda:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d8f8      	bhi.n	8004ed4 <Handle_Home+0x50>
	if(get_home_x() != home_x){
 8004ee2:	2101      	movs	r1, #1
 8004ee4:	481a      	ldr	r0, [pc, #104]	@ (8004f50 <Handle_Home+0xcc>)
 8004ee6:	f002 fc39 	bl	800775c <HAL_GPIO_ReadPin>
 8004eea:	4603      	mov	r3, r0
 8004eec:	2b01      	cmp	r3, #1
 8004eee:	d00b      	beq.n	8004f08 <Handle_Home+0x84>
		if(AxisX.mode == STOP ){
 8004ef0:	4b19      	ldr	r3, [pc, #100]	@ (8004f58 <Handle_Home+0xd4>)
 8004ef2:	799b      	ldrb	r3, [r3, #6]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d107      	bne.n	8004f08 <Handle_Home+0x84>
			if(AxisX.current_pos >0){
 8004ef8:	4b17      	ldr	r3, [pc, #92]	@ (8004f58 <Handle_Home+0xd4>)
 8004efa:	885b      	ldrh	r3, [r3, #2]
 8004efc:	b29b      	uxth	r3, r3
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d002      	beq.n	8004f08 <Handle_Home+0x84>
				AxisX.mode = MOVE_HOME1;
 8004f02:	4b15      	ldr	r3, [pc, #84]	@ (8004f58 <Handle_Home+0xd4>)
 8004f04:	2203      	movs	r2, #3
 8004f06:	719a      	strb	r2, [r3, #6]
				}
			}
	}
	if(get_home_y() != home_y){
 8004f08:	2102      	movs	r1, #2
 8004f0a:	4811      	ldr	r0, [pc, #68]	@ (8004f50 <Handle_Home+0xcc>)
 8004f0c:	f002 fc26 	bl	800775c <HAL_GPIO_ReadPin>
 8004f10:	4603      	mov	r3, r0
 8004f12:	2b01      	cmp	r3, #1
 8004f14:	d00b      	beq.n	8004f2e <Handle_Home+0xaa>
		if(AxisY.mode == STOP ){
 8004f16:	4b11      	ldr	r3, [pc, #68]	@ (8004f5c <Handle_Home+0xd8>)
 8004f18:	799b      	ldrb	r3, [r3, #6]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d107      	bne.n	8004f2e <Handle_Home+0xaa>
			if(AxisY.current_pos > 0){
 8004f1e:	4b0f      	ldr	r3, [pc, #60]	@ (8004f5c <Handle_Home+0xd8>)
 8004f20:	885b      	ldrh	r3, [r3, #2]
 8004f22:	b29b      	uxth	r3, r3
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d002      	beq.n	8004f2e <Handle_Home+0xaa>
			AxisY.mode = MOVE_HOME1;
 8004f28:	4b0c      	ldr	r3, [pc, #48]	@ (8004f5c <Handle_Home+0xd8>)
 8004f2a:	2203      	movs	r2, #3
 8004f2c:	719a      	strb	r2, [r3, #6]
				}
			}
	}
	  wait_handler_stop();
 8004f2e:	f7ff fe71 	bl	8004c14 <wait_handler_stop>
	  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004f32:	2028      	movs	r0, #40	@ 0x28
 8004f34:	f001 fb6b 	bl	800660e <HAL_NVIC_EnableIRQ>
	//  HAL_TIM_Base_Start_IT(&htim6);
	  Close_Popup(popup_home);
 8004f38:	2201      	movs	r2, #1
 8004f3a:	2102      	movs	r1, #2
 8004f3c:	4802      	ldr	r0, [pc, #8]	@ (8004f48 <Handle_Home+0xc4>)
 8004f3e:	f7fd fcf1 	bl	8002924 <ClearBit>
}
 8004f42:	bf00      	nop
 8004f44:	bd80      	pop	{r7, pc}
 8004f46:	bf00      	nop
 8004f48:	20001196 	.word	0x20001196
 8004f4c:	40020c00 	.word	0x40020c00
 8004f50:	40020800 	.word	0x40020800
 8004f54:	20000aac 	.word	0x20000aac
 8004f58:	20000a9c 	.word	0x20000a9c
 8004f5c:	20000aa4 	.word	0x20000aa4

08004f60 <Handle_pick_handler1>:


//Cylinder_and_save
void Handle_pick_handler1(void){
 8004f60:	b580      	push	{r7, lr}
 8004f62:	af00      	add	r7, sp, #0
//	if(PickRubber(1)){
//		Control_Vacum_Indicator->bits.pick1 = 1;
//	}
	Control_Vacum_Indicator->bits.pick1 = PickRubber(1);
 8004f64:	2001      	movs	r0, #1
 8004f66:	f7fc fadd 	bl	8001524 <PickRubber>
 8004f6a:	4603      	mov	r3, r0
 8004f6c:	4619      	mov	r1, r3
 8004f6e:	4b06      	ldr	r3, [pc, #24]	@ (8004f88 <Handle_pick_handler1+0x28>)
 8004f70:	681a      	ldr	r2, [r3, #0]
 8004f72:	460b      	mov	r3, r1
 8004f74:	f003 0301 	and.w	r3, r3, #1
 8004f78:	b2d9      	uxtb	r1, r3
 8004f7a:	7813      	ldrb	r3, [r2, #0]
 8004f7c:	f361 0382 	bfi	r3, r1, #2, #1
 8004f80:	7013      	strb	r3, [r2, #0]
}
 8004f82:	bf00      	nop
 8004f84:	bd80      	pop	{r7, pc}
 8004f86:	bf00      	nop
 8004f88:	20000a70 	.word	0x20000a70

08004f8c <Handle_release_handler1>:
void Handle_release_handler1(void){
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	af00      	add	r7, sp, #0
//	if(ReleaseRubber(1)){
//		Control_Vacum_Indicator->bits.realse1 = 1;
//	}
	Control_Vacum_Indicator->bits.release1 = ReleaseRubber(1);
 8004f90:	2001      	movs	r0, #1
 8004f92:	f7fc fb37 	bl	8001604 <ReleaseRubber>
 8004f96:	4603      	mov	r3, r0
 8004f98:	4619      	mov	r1, r3
 8004f9a:	4b06      	ldr	r3, [pc, #24]	@ (8004fb4 <Handle_release_handler1+0x28>)
 8004f9c:	681a      	ldr	r2, [r3, #0]
 8004f9e:	460b      	mov	r3, r1
 8004fa0:	f003 0301 	and.w	r3, r3, #1
 8004fa4:	b2d9      	uxtb	r1, r3
 8004fa6:	7813      	ldrb	r3, [r2, #0]
 8004fa8:	f361 03c3 	bfi	r3, r1, #3, #1
 8004fac:	7013      	strb	r3, [r2, #0]
}
 8004fae:	bf00      	nop
 8004fb0:	bd80      	pop	{r7, pc}
 8004fb2:	bf00      	nop
 8004fb4:	20000a70 	.word	0x20000a70

08004fb8 <Handle_pick_handler2>:
void Handle_pick_handler2(void){
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	af00      	add	r7, sp, #0
//	if(PickRubber(2)){
//		Control_Vacum_Indicator->bits.pick2 = 1;
//	}
	Control_Vacum_Indicator->bits.pick1 =  PickRubber(2);
 8004fbc:	2002      	movs	r0, #2
 8004fbe:	f7fc fab1 	bl	8001524 <PickRubber>
 8004fc2:	4603      	mov	r3, r0
 8004fc4:	4619      	mov	r1, r3
 8004fc6:	4b06      	ldr	r3, [pc, #24]	@ (8004fe0 <Handle_pick_handler2+0x28>)
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	460b      	mov	r3, r1
 8004fcc:	f003 0301 	and.w	r3, r3, #1
 8004fd0:	b2d9      	uxtb	r1, r3
 8004fd2:	7813      	ldrb	r3, [r2, #0]
 8004fd4:	f361 0382 	bfi	r3, r1, #2, #1
 8004fd8:	7013      	strb	r3, [r2, #0]
}
 8004fda:	bf00      	nop
 8004fdc:	bd80      	pop	{r7, pc}
 8004fde:	bf00      	nop
 8004fe0:	20000a70 	.word	0x20000a70

08004fe4 <Handle_release_handler2>:
void Handle_release_handler2(void){
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	af00      	add	r7, sp, #0
//	if(ReleaseRubber(2)){
//		Control_Vacum_Indicator->bits.realse2 = 1;
//	}
	Control_Vacum_Indicator->bits.release2 = ReleaseRubber(2);
 8004fe8:	2002      	movs	r0, #2
 8004fea:	f7fc fb0b 	bl	8001604 <ReleaseRubber>
 8004fee:	4603      	mov	r3, r0
 8004ff0:	4619      	mov	r1, r3
 8004ff2:	4b06      	ldr	r3, [pc, #24]	@ (800500c <Handle_release_handler2+0x28>)
 8004ff4:	681a      	ldr	r2, [r3, #0]
 8004ff6:	460b      	mov	r3, r1
 8004ff8:	f003 0301 	and.w	r3, r3, #1
 8004ffc:	b2d9      	uxtb	r1, r3
 8004ffe:	7813      	ldrb	r3, [r2, #0]
 8005000:	f361 1345 	bfi	r3, r1, #5, #1
 8005004:	7013      	strb	r3, [r2, #0]
}
 8005006:	bf00      	nop
 8005008:	bd80      	pop	{r7, pc}
 800500a:	bf00      	nop
 800500c:	20000a70 	.word	0x20000a70

08005010 <Handle_save1>:
void Handle_save1(void){
 8005010:	b580      	push	{r7, lr}
 8005012:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O7_GPIO_Port, O7_Pin);

	switch(__builtin_ffs(Rubber_and_tray_indicator->all)){
 8005014:	4b50      	ldr	r3, [pc, #320]	@ (8005158 <Handle_save1+0x148>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	881b      	ldrh	r3, [r3, #0]
 800501a:	461a      	mov	r2, r3
 800501c:	fa92 f3a2 	rbit	r3, r2
 8005020:	fab3 f383 	clz	r3, r3
 8005024:	2a00      	cmp	r2, #0
 8005026:	d101      	bne.n	800502c <Handle_save1+0x1c>
 8005028:	f04f 33ff 	mov.w	r3, #4294967295
 800502c:	3301      	adds	r3, #1
 800502e:	2b03      	cmp	r3, #3
 8005030:	d05e      	beq.n	80050f0 <Handle_save1+0xe0>
 8005032:	2b03      	cmp	r3, #3
 8005034:	f300 8088 	bgt.w	8005148 <Handle_save1+0x138>
 8005038:	2b01      	cmp	r3, #1
 800503a:	d002      	beq.n	8005042 <Handle_save1+0x32>
 800503c:	2b02      	cmp	r3, #2
 800503e:	d02b      	beq.n	8005098 <Handle_save1+0x88>
 8005040:	e082      	b.n	8005148 <Handle_save1+0x138>
	case 1:
		Rubber_Mark[0].x = AxisX.current_pos;
 8005042:	4b46      	ldr	r3, [pc, #280]	@ (800515c <Handle_save1+0x14c>)
 8005044:	885b      	ldrh	r3, [r3, #2]
 8005046:	b29a      	uxth	r2, r3
 8005048:	4b45      	ldr	r3, [pc, #276]	@ (8005160 <Handle_save1+0x150>)
 800504a:	801a      	strh	r2, [r3, #0]
		Rubber_Mark[0].y = AxisY.current_pos;
 800504c:	4b45      	ldr	r3, [pc, #276]	@ (8005164 <Handle_save1+0x154>)
 800504e:	885b      	ldrh	r3, [r3, #2]
 8005050:	b29a      	uxth	r2, r3
 8005052:	4b43      	ldr	r3, [pc, #268]	@ (8005160 <Handle_save1+0x150>)
 8005054:	805a      	strh	r2, [r3, #2]
		Mark[0] =  Rubber_Mark[0].x;
 8005056:	4b44      	ldr	r3, [pc, #272]	@ (8005168 <Handle_save1+0x158>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4a41      	ldr	r2, [pc, #260]	@ (8005160 <Handle_save1+0x150>)
 800505c:	8812      	ldrh	r2, [r2, #0]
 800505e:	801a      	strh	r2, [r3, #0]
		Mark[1] =  Rubber_Mark[0].y;
 8005060:	4b41      	ldr	r3, [pc, #260]	@ (8005168 <Handle_save1+0x158>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	3302      	adds	r3, #2
 8005066:	4a3e      	ldr	r2, [pc, #248]	@ (8005160 <Handle_save1+0x150>)
 8005068:	8852      	ldrh	r2, [r2, #2]
 800506a:	801a      	strh	r2, [r3, #0]
		data[0] =  Rubber_Mark[0].raw;
 800506c:	4b3c      	ldr	r3, [pc, #240]	@ (8005160 <Handle_save1+0x150>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4a3e      	ldr	r2, [pc, #248]	@ (800516c <Handle_save1+0x15c>)
 8005072:	6013      	str	r3, [r2, #0]

		Rubber_and_tray_indicator->bits.tray_rubber_p1 = Flash_Write_Data (FlashStart, (uint32_t*)data, 10);
 8005074:	4b3e      	ldr	r3, [pc, #248]	@ (8005170 <Handle_save1+0x160>)
 8005076:	220a      	movs	r2, #10
 8005078:	493c      	ldr	r1, [pc, #240]	@ (800516c <Handle_save1+0x15c>)
 800507a:	4618      	mov	r0, r3
 800507c:	f7fd fd00 	bl	8002a80 <Flash_Write_Data>
 8005080:	4601      	mov	r1, r0
 8005082:	4b35      	ldr	r3, [pc, #212]	@ (8005158 <Handle_save1+0x148>)
 8005084:	681a      	ldr	r2, [r3, #0]
 8005086:	460b      	mov	r3, r1
 8005088:	f003 0301 	and.w	r3, r3, #1
 800508c:	b2d9      	uxtb	r1, r3
 800508e:	7813      	ldrb	r3, [r2, #0]
 8005090:	f361 0300 	bfi	r3, r1, #0, #1
 8005094:	7013      	strb	r3, [r2, #0]
		break;
 8005096:	e057      	b.n	8005148 <Handle_save1+0x138>
	case 2:
		Rubber_Mark[1].x = AxisX.current_pos;
 8005098:	4b30      	ldr	r3, [pc, #192]	@ (800515c <Handle_save1+0x14c>)
 800509a:	885b      	ldrh	r3, [r3, #2]
 800509c:	b29a      	uxth	r2, r3
 800509e:	4b30      	ldr	r3, [pc, #192]	@ (8005160 <Handle_save1+0x150>)
 80050a0:	809a      	strh	r2, [r3, #4]
		Rubber_Mark[1].y = AxisY.current_pos;
 80050a2:	4b30      	ldr	r3, [pc, #192]	@ (8005164 <Handle_save1+0x154>)
 80050a4:	885b      	ldrh	r3, [r3, #2]
 80050a6:	b29a      	uxth	r2, r3
 80050a8:	4b2d      	ldr	r3, [pc, #180]	@ (8005160 <Handle_save1+0x150>)
 80050aa:	80da      	strh	r2, [r3, #6]
		Mark[2] =  Rubber_Mark[1].x;
 80050ac:	4b2e      	ldr	r3, [pc, #184]	@ (8005168 <Handle_save1+0x158>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	3304      	adds	r3, #4
 80050b2:	4a2b      	ldr	r2, [pc, #172]	@ (8005160 <Handle_save1+0x150>)
 80050b4:	8892      	ldrh	r2, [r2, #4]
 80050b6:	801a      	strh	r2, [r3, #0]
		Mark[3] =  Rubber_Mark[1].y;
 80050b8:	4b2b      	ldr	r3, [pc, #172]	@ (8005168 <Handle_save1+0x158>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	3306      	adds	r3, #6
 80050be:	4a28      	ldr	r2, [pc, #160]	@ (8005160 <Handle_save1+0x150>)
 80050c0:	88d2      	ldrh	r2, [r2, #6]
 80050c2:	801a      	strh	r2, [r3, #0]
		data[1] =  Rubber_Mark[1].raw;
 80050c4:	4b26      	ldr	r3, [pc, #152]	@ (8005160 <Handle_save1+0x150>)
 80050c6:	685b      	ldr	r3, [r3, #4]
 80050c8:	4a28      	ldr	r2, [pc, #160]	@ (800516c <Handle_save1+0x15c>)
 80050ca:	6053      	str	r3, [r2, #4]
		Rubber_and_tray_indicator->bits.tray_rubber_p2 = Flash_Write_Data (FlashStart, (uint32_t*)data, 10);
 80050cc:	4b28      	ldr	r3, [pc, #160]	@ (8005170 <Handle_save1+0x160>)
 80050ce:	220a      	movs	r2, #10
 80050d0:	4926      	ldr	r1, [pc, #152]	@ (800516c <Handle_save1+0x15c>)
 80050d2:	4618      	mov	r0, r3
 80050d4:	f7fd fcd4 	bl	8002a80 <Flash_Write_Data>
 80050d8:	4601      	mov	r1, r0
 80050da:	4b1f      	ldr	r3, [pc, #124]	@ (8005158 <Handle_save1+0x148>)
 80050dc:	681a      	ldr	r2, [r3, #0]
 80050de:	460b      	mov	r3, r1
 80050e0:	f003 0301 	and.w	r3, r3, #1
 80050e4:	b2d9      	uxtb	r1, r3
 80050e6:	7813      	ldrb	r3, [r2, #0]
 80050e8:	f361 0341 	bfi	r3, r1, #1, #1
 80050ec:	7013      	strb	r3, [r2, #0]
		break;
 80050ee:	e02b      	b.n	8005148 <Handle_save1+0x138>
	case 3:
		Rubber_Mark[2].x = AxisX.current_pos;
 80050f0:	4b1a      	ldr	r3, [pc, #104]	@ (800515c <Handle_save1+0x14c>)
 80050f2:	885b      	ldrh	r3, [r3, #2]
 80050f4:	b29a      	uxth	r2, r3
 80050f6:	4b1a      	ldr	r3, [pc, #104]	@ (8005160 <Handle_save1+0x150>)
 80050f8:	811a      	strh	r2, [r3, #8]
		Rubber_Mark[2].y = AxisY.current_pos;
 80050fa:	4b1a      	ldr	r3, [pc, #104]	@ (8005164 <Handle_save1+0x154>)
 80050fc:	885b      	ldrh	r3, [r3, #2]
 80050fe:	b29a      	uxth	r2, r3
 8005100:	4b17      	ldr	r3, [pc, #92]	@ (8005160 <Handle_save1+0x150>)
 8005102:	815a      	strh	r2, [r3, #10]
		Mark[4] =  Rubber_Mark[2].x;
 8005104:	4b18      	ldr	r3, [pc, #96]	@ (8005168 <Handle_save1+0x158>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	3308      	adds	r3, #8
 800510a:	4a15      	ldr	r2, [pc, #84]	@ (8005160 <Handle_save1+0x150>)
 800510c:	8912      	ldrh	r2, [r2, #8]
 800510e:	801a      	strh	r2, [r3, #0]
		Mark[5] =  Rubber_Mark[2].y;
 8005110:	4b15      	ldr	r3, [pc, #84]	@ (8005168 <Handle_save1+0x158>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	330a      	adds	r3, #10
 8005116:	4a12      	ldr	r2, [pc, #72]	@ (8005160 <Handle_save1+0x150>)
 8005118:	8952      	ldrh	r2, [r2, #10]
 800511a:	801a      	strh	r2, [r3, #0]
		data[2] =  Rubber_Mark[2].raw;
 800511c:	4b10      	ldr	r3, [pc, #64]	@ (8005160 <Handle_save1+0x150>)
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	4a12      	ldr	r2, [pc, #72]	@ (800516c <Handle_save1+0x15c>)
 8005122:	6093      	str	r3, [r2, #8]
		Rubber_and_tray_indicator->bits.tray_rubber_p3 = Flash_Write_Data (FlashStart, (uint32_t*)data, 10);
 8005124:	4b12      	ldr	r3, [pc, #72]	@ (8005170 <Handle_save1+0x160>)
 8005126:	220a      	movs	r2, #10
 8005128:	4910      	ldr	r1, [pc, #64]	@ (800516c <Handle_save1+0x15c>)
 800512a:	4618      	mov	r0, r3
 800512c:	f7fd fca8 	bl	8002a80 <Flash_Write_Data>
 8005130:	4601      	mov	r1, r0
 8005132:	4b09      	ldr	r3, [pc, #36]	@ (8005158 <Handle_save1+0x148>)
 8005134:	681a      	ldr	r2, [r3, #0]
 8005136:	460b      	mov	r3, r1
 8005138:	f003 0301 	and.w	r3, r3, #1
 800513c:	b2d9      	uxtb	r1, r3
 800513e:	7813      	ldrb	r3, [r2, #0]
 8005140:	f361 0382 	bfi	r3, r1, #2, #1
 8005144:	7013      	strb	r3, [r2, #0]
		break;
 8005146:	bf00      	nop
	}
	Calculate_Tray_Point(Rubber_Tray, Rubber_Mark, RUBBER_ROWS, RUBBER_COLS);
 8005148:	2314      	movs	r3, #20
 800514a:	220a      	movs	r2, #10
 800514c:	4904      	ldr	r1, [pc, #16]	@ (8005160 <Handle_save1+0x150>)
 800514e:	4809      	ldr	r0, [pc, #36]	@ (8005174 <Handle_save1+0x164>)
 8005150:	f7fc fb86 	bl	8001860 <Calculate_Tray_Point>
}
 8005154:	bf00      	nop
 8005156:	bd80      	pop	{r7, pc}
 8005158:	20000a6c 	.word	0x20000a6c
 800515c:	20000a9c 	.word	0x20000a9c
 8005160:	2000141c 	.word	0x2000141c
 8005164:	20000aa4 	.word	0x20000aa4
 8005168:	20000a74 	.word	0x20000a74
 800516c:	20001440 	.word	0x20001440
 8005170:	0800c000 	.word	0x0800c000
 8005174:	20000008 	.word	0x20000008

08005178 <Handle_save2>:
void Handle_save2(void){
 8005178:	b580      	push	{r7, lr}
 800517a:	af00      	add	r7, sp, #0
	//HAL_GPIO_TogglePin(O8_GPIO_Port, O8_Pin);
	switch(__builtin_ffs(Rubber_and_tray_indicator->all)){
 800517c:	4b51      	ldr	r3, [pc, #324]	@ (80052c4 <Handle_save2+0x14c>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	881b      	ldrh	r3, [r3, #0]
 8005182:	461a      	mov	r2, r3
 8005184:	fa92 f3a2 	rbit	r3, r2
 8005188:	fab3 f383 	clz	r3, r3
 800518c:	2a00      	cmp	r2, #0
 800518e:	d101      	bne.n	8005194 <Handle_save2+0x1c>
 8005190:	f04f 33ff 	mov.w	r3, #4294967295
 8005194:	3301      	adds	r3, #1
 8005196:	2b06      	cmp	r3, #6
 8005198:	d05f      	beq.n	800525a <Handle_save2+0xe2>
 800519a:	2b06      	cmp	r3, #6
 800519c:	f300 8089 	bgt.w	80052b2 <Handle_save2+0x13a>
 80051a0:	2b04      	cmp	r3, #4
 80051a2:	d002      	beq.n	80051aa <Handle_save2+0x32>
 80051a4:	2b05      	cmp	r3, #5
 80051a6:	d02c      	beq.n	8005202 <Handle_save2+0x8a>
 80051a8:	e083      	b.n	80052b2 <Handle_save2+0x13a>
	case 4:
				Tray1_Mark[0].x = AxisX.current_pos;
 80051aa:	4b47      	ldr	r3, [pc, #284]	@ (80052c8 <Handle_save2+0x150>)
 80051ac:	885b      	ldrh	r3, [r3, #2]
 80051ae:	b29a      	uxth	r2, r3
 80051b0:	4b46      	ldr	r3, [pc, #280]	@ (80052cc <Handle_save2+0x154>)
 80051b2:	801a      	strh	r2, [r3, #0]
				Tray1_Mark[0].y = AxisY.current_pos;
 80051b4:	4b46      	ldr	r3, [pc, #280]	@ (80052d0 <Handle_save2+0x158>)
 80051b6:	885b      	ldrh	r3, [r3, #2]
 80051b8:	b29a      	uxth	r2, r3
 80051ba:	4b44      	ldr	r3, [pc, #272]	@ (80052cc <Handle_save2+0x154>)
 80051bc:	805a      	strh	r2, [r3, #2]
				Mark[6] =  Tray1_Mark[0].x;
 80051be:	4b45      	ldr	r3, [pc, #276]	@ (80052d4 <Handle_save2+0x15c>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	330c      	adds	r3, #12
 80051c4:	4a41      	ldr	r2, [pc, #260]	@ (80052cc <Handle_save2+0x154>)
 80051c6:	8812      	ldrh	r2, [r2, #0]
 80051c8:	801a      	strh	r2, [r3, #0]
				Mark[7] =  Tray1_Mark[0].y;
 80051ca:	4b42      	ldr	r3, [pc, #264]	@ (80052d4 <Handle_save2+0x15c>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	330e      	adds	r3, #14
 80051d0:	4a3e      	ldr	r2, [pc, #248]	@ (80052cc <Handle_save2+0x154>)
 80051d2:	8852      	ldrh	r2, [r2, #2]
 80051d4:	801a      	strh	r2, [r3, #0]
				data[3] =  Tray1_Mark[0].raw;
 80051d6:	4b3d      	ldr	r3, [pc, #244]	@ (80052cc <Handle_save2+0x154>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a3f      	ldr	r2, [pc, #252]	@ (80052d8 <Handle_save2+0x160>)
 80051dc:	60d3      	str	r3, [r2, #12]
				Rubber_and_tray_indicator->bits.tray1_p1 = Flash_Write_Data (FlashStart, (uint32_t*)data, 10);
 80051de:	4b3f      	ldr	r3, [pc, #252]	@ (80052dc <Handle_save2+0x164>)
 80051e0:	220a      	movs	r2, #10
 80051e2:	493d      	ldr	r1, [pc, #244]	@ (80052d8 <Handle_save2+0x160>)
 80051e4:	4618      	mov	r0, r3
 80051e6:	f7fd fc4b 	bl	8002a80 <Flash_Write_Data>
 80051ea:	4601      	mov	r1, r0
 80051ec:	4b35      	ldr	r3, [pc, #212]	@ (80052c4 <Handle_save2+0x14c>)
 80051ee:	681a      	ldr	r2, [r3, #0]
 80051f0:	460b      	mov	r3, r1
 80051f2:	f003 0301 	and.w	r3, r3, #1
 80051f6:	b2d9      	uxtb	r1, r3
 80051f8:	7813      	ldrb	r3, [r2, #0]
 80051fa:	f361 03c3 	bfi	r3, r1, #3, #1
 80051fe:	7013      	strb	r3, [r2, #0]

		break;
 8005200:	e057      	b.n	80052b2 <Handle_save2+0x13a>
	case 5:
				Tray1_Mark[1].x = AxisX.current_pos;
 8005202:	4b31      	ldr	r3, [pc, #196]	@ (80052c8 <Handle_save2+0x150>)
 8005204:	885b      	ldrh	r3, [r3, #2]
 8005206:	b29a      	uxth	r2, r3
 8005208:	4b30      	ldr	r3, [pc, #192]	@ (80052cc <Handle_save2+0x154>)
 800520a:	809a      	strh	r2, [r3, #4]
				Tray1_Mark[1].y = AxisY.current_pos;
 800520c:	4b30      	ldr	r3, [pc, #192]	@ (80052d0 <Handle_save2+0x158>)
 800520e:	885b      	ldrh	r3, [r3, #2]
 8005210:	b29a      	uxth	r2, r3
 8005212:	4b2e      	ldr	r3, [pc, #184]	@ (80052cc <Handle_save2+0x154>)
 8005214:	80da      	strh	r2, [r3, #6]
				Mark[8] =  Tray1_Mark[1].x;
 8005216:	4b2f      	ldr	r3, [pc, #188]	@ (80052d4 <Handle_save2+0x15c>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	3310      	adds	r3, #16
 800521c:	4a2b      	ldr	r2, [pc, #172]	@ (80052cc <Handle_save2+0x154>)
 800521e:	8892      	ldrh	r2, [r2, #4]
 8005220:	801a      	strh	r2, [r3, #0]
				Mark[9] =  Tray1_Mark[1].y;
 8005222:	4b2c      	ldr	r3, [pc, #176]	@ (80052d4 <Handle_save2+0x15c>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	3312      	adds	r3, #18
 8005228:	4a28      	ldr	r2, [pc, #160]	@ (80052cc <Handle_save2+0x154>)
 800522a:	88d2      	ldrh	r2, [r2, #6]
 800522c:	801a      	strh	r2, [r3, #0]
				data[4] =  Tray1_Mark[1].raw;
 800522e:	4b27      	ldr	r3, [pc, #156]	@ (80052cc <Handle_save2+0x154>)
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	4a29      	ldr	r2, [pc, #164]	@ (80052d8 <Handle_save2+0x160>)
 8005234:	6113      	str	r3, [r2, #16]
				Rubber_and_tray_indicator->bits.tray1_p2 = Flash_Write_Data (FlashStart, (uint32_t*)data, 10);
 8005236:	4b29      	ldr	r3, [pc, #164]	@ (80052dc <Handle_save2+0x164>)
 8005238:	220a      	movs	r2, #10
 800523a:	4927      	ldr	r1, [pc, #156]	@ (80052d8 <Handle_save2+0x160>)
 800523c:	4618      	mov	r0, r3
 800523e:	f7fd fc1f 	bl	8002a80 <Flash_Write_Data>
 8005242:	4601      	mov	r1, r0
 8005244:	4b1f      	ldr	r3, [pc, #124]	@ (80052c4 <Handle_save2+0x14c>)
 8005246:	681a      	ldr	r2, [r3, #0]
 8005248:	460b      	mov	r3, r1
 800524a:	f003 0301 	and.w	r3, r3, #1
 800524e:	b2d9      	uxtb	r1, r3
 8005250:	7813      	ldrb	r3, [r2, #0]
 8005252:	f361 1304 	bfi	r3, r1, #4, #1
 8005256:	7013      	strb	r3, [r2, #0]
		break;
 8005258:	e02b      	b.n	80052b2 <Handle_save2+0x13a>
	case 6:
				Tray1_Mark[2].x = AxisX.current_pos;
 800525a:	4b1b      	ldr	r3, [pc, #108]	@ (80052c8 <Handle_save2+0x150>)
 800525c:	885b      	ldrh	r3, [r3, #2]
 800525e:	b29a      	uxth	r2, r3
 8005260:	4b1a      	ldr	r3, [pc, #104]	@ (80052cc <Handle_save2+0x154>)
 8005262:	811a      	strh	r2, [r3, #8]
				Tray1_Mark[2].y = AxisY.current_pos;
 8005264:	4b1a      	ldr	r3, [pc, #104]	@ (80052d0 <Handle_save2+0x158>)
 8005266:	885b      	ldrh	r3, [r3, #2]
 8005268:	b29a      	uxth	r2, r3
 800526a:	4b18      	ldr	r3, [pc, #96]	@ (80052cc <Handle_save2+0x154>)
 800526c:	815a      	strh	r2, [r3, #10]
				Mark[10] =  Tray1_Mark[2].x;
 800526e:	4b19      	ldr	r3, [pc, #100]	@ (80052d4 <Handle_save2+0x15c>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	3314      	adds	r3, #20
 8005274:	4a15      	ldr	r2, [pc, #84]	@ (80052cc <Handle_save2+0x154>)
 8005276:	8912      	ldrh	r2, [r2, #8]
 8005278:	801a      	strh	r2, [r3, #0]
				Mark[11] =  Tray1_Mark[2].y;
 800527a:	4b16      	ldr	r3, [pc, #88]	@ (80052d4 <Handle_save2+0x15c>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	3316      	adds	r3, #22
 8005280:	4a12      	ldr	r2, [pc, #72]	@ (80052cc <Handle_save2+0x154>)
 8005282:	8952      	ldrh	r2, [r2, #10]
 8005284:	801a      	strh	r2, [r3, #0]
				data[5] =  Tray1_Mark[2].raw;
 8005286:	4b11      	ldr	r3, [pc, #68]	@ (80052cc <Handle_save2+0x154>)
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	4a13      	ldr	r2, [pc, #76]	@ (80052d8 <Handle_save2+0x160>)
 800528c:	6153      	str	r3, [r2, #20]
				Rubber_and_tray_indicator->bits.tray1_p3 = Flash_Write_Data (FlashStart, (uint32_t*)data, 10);
 800528e:	4b13      	ldr	r3, [pc, #76]	@ (80052dc <Handle_save2+0x164>)
 8005290:	220a      	movs	r2, #10
 8005292:	4911      	ldr	r1, [pc, #68]	@ (80052d8 <Handle_save2+0x160>)
 8005294:	4618      	mov	r0, r3
 8005296:	f7fd fbf3 	bl	8002a80 <Flash_Write_Data>
 800529a:	4601      	mov	r1, r0
 800529c:	4b09      	ldr	r3, [pc, #36]	@ (80052c4 <Handle_save2+0x14c>)
 800529e:	681a      	ldr	r2, [r3, #0]
 80052a0:	460b      	mov	r3, r1
 80052a2:	f003 0301 	and.w	r3, r3, #1
 80052a6:	b2d9      	uxtb	r1, r3
 80052a8:	7813      	ldrb	r3, [r2, #0]
 80052aa:	f361 1345 	bfi	r3, r1, #5, #1
 80052ae:	7013      	strb	r3, [r2, #0]
		break;
 80052b0:	bf00      	nop
	}
	Calculate_Tray_Point(Tray1, Tray1_Mark, TRAY_ROWS, TRAY_COLS);
 80052b2:	2304      	movs	r3, #4
 80052b4:	2206      	movs	r2, #6
 80052b6:	4905      	ldr	r1, [pc, #20]	@ (80052cc <Handle_save2+0x154>)
 80052b8:	4809      	ldr	r0, [pc, #36]	@ (80052e0 <Handle_save2+0x168>)
 80052ba:	f7fc fad1 	bl	8001860 <Calculate_Tray_Point>
}
 80052be:	bf00      	nop
 80052c0:	bd80      	pop	{r7, pc}
 80052c2:	bf00      	nop
 80052c4:	20000a6c 	.word	0x20000a6c
 80052c8:	20000a9c 	.word	0x20000a9c
 80052cc:	20001428 	.word	0x20001428
 80052d0:	20000aa4 	.word	0x20000aa4
 80052d4:	20000a74 	.word	0x20000a74
 80052d8:	20001440 	.word	0x20001440
 80052dc:	0800c000 	.word	0x0800c000
 80052e0:	20000b18 	.word	0x20000b18

080052e4 <Handle_save3>:
void Handle_save3(void){
 80052e4:	b580      	push	{r7, lr}
 80052e6:	af00      	add	r7, sp, #0
	// HAL_GPIO_TogglePin(O9_GPIO_Port, O9_Pin);
	switch(__builtin_ffs(Rubber_and_tray_indicator->all)){
 80052e8:	4b51      	ldr	r3, [pc, #324]	@ (8005430 <Handle_save3+0x14c>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	881b      	ldrh	r3, [r3, #0]
 80052ee:	461a      	mov	r2, r3
 80052f0:	fa92 f3a2 	rbit	r3, r2
 80052f4:	fab3 f383 	clz	r3, r3
 80052f8:	2a00      	cmp	r2, #0
 80052fa:	d101      	bne.n	8005300 <Handle_save3+0x1c>
 80052fc:	f04f 33ff 	mov.w	r3, #4294967295
 8005300:	3301      	adds	r3, #1
 8005302:	2b09      	cmp	r3, #9
 8005304:	d05f      	beq.n	80053c6 <Handle_save3+0xe2>
 8005306:	2b09      	cmp	r3, #9
 8005308:	f300 8089 	bgt.w	800541e <Handle_save3+0x13a>
 800530c:	2b07      	cmp	r3, #7
 800530e:	d002      	beq.n	8005316 <Handle_save3+0x32>
 8005310:	2b08      	cmp	r3, #8
 8005312:	d02c      	beq.n	800536e <Handle_save3+0x8a>
 8005314:	e083      	b.n	800541e <Handle_save3+0x13a>
	case 7:
				Tray2_Mark[0].x = AxisX.current_pos;
 8005316:	4b47      	ldr	r3, [pc, #284]	@ (8005434 <Handle_save3+0x150>)
 8005318:	885b      	ldrh	r3, [r3, #2]
 800531a:	b29a      	uxth	r2, r3
 800531c:	4b46      	ldr	r3, [pc, #280]	@ (8005438 <Handle_save3+0x154>)
 800531e:	801a      	strh	r2, [r3, #0]
				Tray2_Mark[0].y = AxisY.current_pos;
 8005320:	4b46      	ldr	r3, [pc, #280]	@ (800543c <Handle_save3+0x158>)
 8005322:	885b      	ldrh	r3, [r3, #2]
 8005324:	b29a      	uxth	r2, r3
 8005326:	4b44      	ldr	r3, [pc, #272]	@ (8005438 <Handle_save3+0x154>)
 8005328:	805a      	strh	r2, [r3, #2]
				Mark[12] =  Tray2_Mark[0].x;
 800532a:	4b45      	ldr	r3, [pc, #276]	@ (8005440 <Handle_save3+0x15c>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	3318      	adds	r3, #24
 8005330:	4a41      	ldr	r2, [pc, #260]	@ (8005438 <Handle_save3+0x154>)
 8005332:	8812      	ldrh	r2, [r2, #0]
 8005334:	801a      	strh	r2, [r3, #0]
				Mark[13] =  Tray2_Mark[0].y;
 8005336:	4b42      	ldr	r3, [pc, #264]	@ (8005440 <Handle_save3+0x15c>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	331a      	adds	r3, #26
 800533c:	4a3e      	ldr	r2, [pc, #248]	@ (8005438 <Handle_save3+0x154>)
 800533e:	8852      	ldrh	r2, [r2, #2]
 8005340:	801a      	strh	r2, [r3, #0]
				data[6] =  Tray2_Mark[0].raw;
 8005342:	4b3d      	ldr	r3, [pc, #244]	@ (8005438 <Handle_save3+0x154>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	4a3f      	ldr	r2, [pc, #252]	@ (8005444 <Handle_save3+0x160>)
 8005348:	6193      	str	r3, [r2, #24]
				Rubber_and_tray_indicator->bits.tray2_p1 = Flash_Write_Data (FlashStart, (uint32_t*)data, 10);
 800534a:	4b3f      	ldr	r3, [pc, #252]	@ (8005448 <Handle_save3+0x164>)
 800534c:	220a      	movs	r2, #10
 800534e:	493d      	ldr	r1, [pc, #244]	@ (8005444 <Handle_save3+0x160>)
 8005350:	4618      	mov	r0, r3
 8005352:	f7fd fb95 	bl	8002a80 <Flash_Write_Data>
 8005356:	4601      	mov	r1, r0
 8005358:	4b35      	ldr	r3, [pc, #212]	@ (8005430 <Handle_save3+0x14c>)
 800535a:	681a      	ldr	r2, [r3, #0]
 800535c:	460b      	mov	r3, r1
 800535e:	f003 0301 	and.w	r3, r3, #1
 8005362:	b2d9      	uxtb	r1, r3
 8005364:	7813      	ldrb	r3, [r2, #0]
 8005366:	f361 1386 	bfi	r3, r1, #6, #1
 800536a:	7013      	strb	r3, [r2, #0]
		break;
 800536c:	e057      	b.n	800541e <Handle_save3+0x13a>
	case 8:
				Tray2_Mark[1].x = AxisX.current_pos;
 800536e:	4b31      	ldr	r3, [pc, #196]	@ (8005434 <Handle_save3+0x150>)
 8005370:	885b      	ldrh	r3, [r3, #2]
 8005372:	b29a      	uxth	r2, r3
 8005374:	4b30      	ldr	r3, [pc, #192]	@ (8005438 <Handle_save3+0x154>)
 8005376:	809a      	strh	r2, [r3, #4]
				Tray2_Mark[1].y = AxisY.current_pos;
 8005378:	4b30      	ldr	r3, [pc, #192]	@ (800543c <Handle_save3+0x158>)
 800537a:	885b      	ldrh	r3, [r3, #2]
 800537c:	b29a      	uxth	r2, r3
 800537e:	4b2e      	ldr	r3, [pc, #184]	@ (8005438 <Handle_save3+0x154>)
 8005380:	80da      	strh	r2, [r3, #6]
				Mark[14] =  Tray2_Mark[1].x;
 8005382:	4b2f      	ldr	r3, [pc, #188]	@ (8005440 <Handle_save3+0x15c>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	331c      	adds	r3, #28
 8005388:	4a2b      	ldr	r2, [pc, #172]	@ (8005438 <Handle_save3+0x154>)
 800538a:	8892      	ldrh	r2, [r2, #4]
 800538c:	801a      	strh	r2, [r3, #0]
				Mark[15] =  Tray2_Mark[1].y;
 800538e:	4b2c      	ldr	r3, [pc, #176]	@ (8005440 <Handle_save3+0x15c>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	331e      	adds	r3, #30
 8005394:	4a28      	ldr	r2, [pc, #160]	@ (8005438 <Handle_save3+0x154>)
 8005396:	88d2      	ldrh	r2, [r2, #6]
 8005398:	801a      	strh	r2, [r3, #0]
				data[7] =  Tray2_Mark[1].raw;
 800539a:	4b27      	ldr	r3, [pc, #156]	@ (8005438 <Handle_save3+0x154>)
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	4a29      	ldr	r2, [pc, #164]	@ (8005444 <Handle_save3+0x160>)
 80053a0:	61d3      	str	r3, [r2, #28]
				Rubber_and_tray_indicator->bits.tray2_p2 = Flash_Write_Data (FlashStart, (uint32_t*)data, 10);
 80053a2:	4b29      	ldr	r3, [pc, #164]	@ (8005448 <Handle_save3+0x164>)
 80053a4:	220a      	movs	r2, #10
 80053a6:	4927      	ldr	r1, [pc, #156]	@ (8005444 <Handle_save3+0x160>)
 80053a8:	4618      	mov	r0, r3
 80053aa:	f7fd fb69 	bl	8002a80 <Flash_Write_Data>
 80053ae:	4601      	mov	r1, r0
 80053b0:	4b1f      	ldr	r3, [pc, #124]	@ (8005430 <Handle_save3+0x14c>)
 80053b2:	681a      	ldr	r2, [r3, #0]
 80053b4:	460b      	mov	r3, r1
 80053b6:	f003 0301 	and.w	r3, r3, #1
 80053ba:	b2d9      	uxtb	r1, r3
 80053bc:	7813      	ldrb	r3, [r2, #0]
 80053be:	f361 13c7 	bfi	r3, r1, #7, #1
 80053c2:	7013      	strb	r3, [r2, #0]
		break;
 80053c4:	e02b      	b.n	800541e <Handle_save3+0x13a>
	case 9:
				Tray2_Mark[2].x = AxisX.current_pos;
 80053c6:	4b1b      	ldr	r3, [pc, #108]	@ (8005434 <Handle_save3+0x150>)
 80053c8:	885b      	ldrh	r3, [r3, #2]
 80053ca:	b29a      	uxth	r2, r3
 80053cc:	4b1a      	ldr	r3, [pc, #104]	@ (8005438 <Handle_save3+0x154>)
 80053ce:	811a      	strh	r2, [r3, #8]
				Tray2_Mark[2].y = AxisY.current_pos;
 80053d0:	4b1a      	ldr	r3, [pc, #104]	@ (800543c <Handle_save3+0x158>)
 80053d2:	885b      	ldrh	r3, [r3, #2]
 80053d4:	b29a      	uxth	r2, r3
 80053d6:	4b18      	ldr	r3, [pc, #96]	@ (8005438 <Handle_save3+0x154>)
 80053d8:	815a      	strh	r2, [r3, #10]
				Mark[16] =  Tray2_Mark[2].x;
 80053da:	4b19      	ldr	r3, [pc, #100]	@ (8005440 <Handle_save3+0x15c>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	3320      	adds	r3, #32
 80053e0:	4a15      	ldr	r2, [pc, #84]	@ (8005438 <Handle_save3+0x154>)
 80053e2:	8912      	ldrh	r2, [r2, #8]
 80053e4:	801a      	strh	r2, [r3, #0]
				Mark[17] =  Tray2_Mark[2].y;
 80053e6:	4b16      	ldr	r3, [pc, #88]	@ (8005440 <Handle_save3+0x15c>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	3322      	adds	r3, #34	@ 0x22
 80053ec:	4a12      	ldr	r2, [pc, #72]	@ (8005438 <Handle_save3+0x154>)
 80053ee:	8952      	ldrh	r2, [r2, #10]
 80053f0:	801a      	strh	r2, [r3, #0]
				data[8] =  Tray2_Mark[2].raw;
 80053f2:	4b11      	ldr	r3, [pc, #68]	@ (8005438 <Handle_save3+0x154>)
 80053f4:	689b      	ldr	r3, [r3, #8]
 80053f6:	4a13      	ldr	r2, [pc, #76]	@ (8005444 <Handle_save3+0x160>)
 80053f8:	6213      	str	r3, [r2, #32]
				Rubber_and_tray_indicator->bits.tray2_p3 = Flash_Write_Data (FlashStart, (uint32_t*)data, 10);
 80053fa:	4b13      	ldr	r3, [pc, #76]	@ (8005448 <Handle_save3+0x164>)
 80053fc:	220a      	movs	r2, #10
 80053fe:	4911      	ldr	r1, [pc, #68]	@ (8005444 <Handle_save3+0x160>)
 8005400:	4618      	mov	r0, r3
 8005402:	f7fd fb3d 	bl	8002a80 <Flash_Write_Data>
 8005406:	4601      	mov	r1, r0
 8005408:	4b09      	ldr	r3, [pc, #36]	@ (8005430 <Handle_save3+0x14c>)
 800540a:	681a      	ldr	r2, [r3, #0]
 800540c:	460b      	mov	r3, r1
 800540e:	f003 0301 	and.w	r3, r3, #1
 8005412:	b2d9      	uxtb	r1, r3
 8005414:	7853      	ldrb	r3, [r2, #1]
 8005416:	f361 0300 	bfi	r3, r1, #0, #1
 800541a:	7053      	strb	r3, [r2, #1]
		break;
 800541c:	bf00      	nop
	}
	Calculate_Tray_Point(Tray2, Tray2_Mark, TRAY_ROWS, TRAY_COLS);
 800541e:	2304      	movs	r3, #4
 8005420:	2206      	movs	r2, #6
 8005422:	4905      	ldr	r1, [pc, #20]	@ (8005438 <Handle_save3+0x154>)
 8005424:	4809      	ldr	r0, [pc, #36]	@ (800544c <Handle_save3+0x168>)
 8005426:	f7fc fa1b 	bl	8001860 <Calculate_Tray_Point>
}
 800542a:	bf00      	nop
 800542c:	bd80      	pop	{r7, pc}
 800542e:	bf00      	nop
 8005430:	20000a6c 	.word	0x20000a6c
 8005434:	20000a9c 	.word	0x20000a9c
 8005438:	20001434 	.word	0x20001434
 800543c:	20000aa4 	.word	0x20000aa4
 8005440:	20000a74 	.word	0x20000a74
 8005444:	20001440 	.word	0x20001440
 8005448:	0800c000 	.word	0x0800c000
 800544c:	20000bcc 	.word	0x20000bcc

08005450 <Handle_load>:
void Handle_load(void){
 8005450:	b580      	push	{r7, lr}
 8005452:	b082      	sub	sp, #8
 8005454:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O10_GPIO_Port, O10_Pin);

	int test_builtin1 = __builtin_ffs(Rubber_and_tray_indicator->all);
 8005456:	4b1c      	ldr	r3, [pc, #112]	@ (80054c8 <Handle_load+0x78>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	881b      	ldrh	r3, [r3, #0]
 800545c:	461a      	mov	r2, r3
 800545e:	fa92 f3a2 	rbit	r3, r2
 8005462:	fab3 f383 	clz	r3, r3
 8005466:	2a00      	cmp	r2, #0
 8005468:	d101      	bne.n	800546e <Handle_load+0x1e>
 800546a:	f04f 33ff 	mov.w	r3, #4294967295
 800546e:	3301      	adds	r3, #1
 8005470:	607b      	str	r3, [r7, #4]
		if (test_builtin1 > 0) {
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2b00      	cmp	r3, #0
 8005476:	dd1c      	ble.n	80054b2 <Handle_load+0x62>
		    test_builtin1 -= 1;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	3b01      	subs	r3, #1
 800547c:	607b      	str	r3, [r7, #4]
		    if (test_builtin1 < (int)(sizeof(Move_tray_table) / sizeof(Move_tray_table[0]))) {
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2b08      	cmp	r3, #8
 8005482:	dc16      	bgt.n	80054b2 <Handle_load+0x62>
		    	if(AxisX.mode == STOP && AxisY.mode == STOP && AxisZ.mode == STOP ){
 8005484:	4b11      	ldr	r3, [pc, #68]	@ (80054cc <Handle_load+0x7c>)
 8005486:	799b      	ldrb	r3, [r3, #6]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d112      	bne.n	80054b2 <Handle_load+0x62>
 800548c:	4b10      	ldr	r3, [pc, #64]	@ (80054d0 <Handle_load+0x80>)
 800548e:	799b      	ldrb	r3, [r3, #6]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d10e      	bne.n	80054b2 <Handle_load+0x62>
 8005494:	4b0f      	ldr	r3, [pc, #60]	@ (80054d4 <Handle_load+0x84>)
 8005496:	799b      	ldrb	r3, [r3, #6]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d10a      	bne.n	80054b2 <Handle_load+0x62>
		    		Move_tray_table[test_builtin1]();
 800549c:	4a0e      	ldr	r2, [pc, #56]	@ (80054d8 <Handle_load+0x88>)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80054a4:	4798      	blx	r3
		        	Cylinder_and_save->bits.load = 0;
 80054a6:	4b0d      	ldr	r3, [pc, #52]	@ (80054dc <Handle_load+0x8c>)
 80054a8:	681a      	ldr	r2, [r3, #0]
 80054aa:	7813      	ldrb	r3, [r2, #0]
 80054ac:	f36f 13c7 	bfc	r3, #7, #1
 80054b0:	7013      	strb	r3, [r2, #0]
				}
		    }
		}
		Cylinder_and_save->bits.load = 0;
 80054b2:	4b0a      	ldr	r3, [pc, #40]	@ (80054dc <Handle_load+0x8c>)
 80054b4:	681a      	ldr	r2, [r3, #0]
 80054b6:	7813      	ldrb	r3, [r2, #0]
 80054b8:	f36f 13c7 	bfc	r3, #7, #1
 80054bc:	7013      	strb	r3, [r2, #0]
}
 80054be:	bf00      	nop
 80054c0:	3708      	adds	r7, #8
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bd80      	pop	{r7, pc}
 80054c6:	bf00      	nop
 80054c8:	20000a6c 	.word	0x20000a6c
 80054cc:	20000a9c 	.word	0x20000a9c
 80054d0:	20000aa4 	.word	0x20000aa4
 80054d4:	20000aac 	.word	0x20000aac
 80054d8:	20000a78 	.word	0x20000a78
 80054dc:	20000a64 	.word	0x20000a64

080054e0 <Handle_tray_rubber_p1>:

//Rubber_and_tray
void Handle_tray_rubber_p1(void){
 80054e0:	b480      	push	{r7}
 80054e2:	af00      	add	r7, sp, #0
	Rubber_and_tray_indicator->all &= (~0x3ff);
 80054e4:	4b0d      	ldr	r3, [pc, #52]	@ (800551c <Handle_tray_rubber_p1+0x3c>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	881b      	ldrh	r3, [r3, #0]
 80054ea:	4a0c      	ldr	r2, [pc, #48]	@ (800551c <Handle_tray_rubber_p1+0x3c>)
 80054ec:	6812      	ldr	r2, [r2, #0]
 80054ee:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80054f2:	f023 0303 	bic.w	r3, r3, #3
 80054f6:	b29b      	uxth	r3, r3
 80054f8:	8013      	strh	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.tray_rubber_p1 = 1;
 80054fa:	4b08      	ldr	r3, [pc, #32]	@ (800551c <Handle_tray_rubber_p1+0x3c>)
 80054fc:	681a      	ldr	r2, [r3, #0]
 80054fe:	7813      	ldrb	r3, [r2, #0]
 8005500:	f043 0301 	orr.w	r3, r3, #1
 8005504:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray->bits.tray_rubber_p1 = 0 ;
 8005506:	4b06      	ldr	r3, [pc, #24]	@ (8005520 <Handle_tray_rubber_p1+0x40>)
 8005508:	681a      	ldr	r2, [r3, #0]
 800550a:	7813      	ldrb	r3, [r2, #0]
 800550c:	f36f 0300 	bfc	r3, #0, #1
 8005510:	7013      	strb	r3, [r2, #0]
}
 8005512:	bf00      	nop
 8005514:	46bd      	mov	sp, r7
 8005516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551a:	4770      	bx	lr
 800551c:	20000a6c 	.word	0x20000a6c
 8005520:	20000a68 	.word	0x20000a68

08005524 <Handle_tray_rubber_p2>:
void Handle_tray_rubber_p2(void){
 8005524:	b480      	push	{r7}
 8005526:	af00      	add	r7, sp, #0
	Rubber_and_tray_indicator->all &= (~0x3ff);
 8005528:	4b0d      	ldr	r3, [pc, #52]	@ (8005560 <Handle_tray_rubber_p2+0x3c>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	881b      	ldrh	r3, [r3, #0]
 800552e:	4a0c      	ldr	r2, [pc, #48]	@ (8005560 <Handle_tray_rubber_p2+0x3c>)
 8005530:	6812      	ldr	r2, [r2, #0]
 8005532:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005536:	f023 0303 	bic.w	r3, r3, #3
 800553a:	b29b      	uxth	r3, r3
 800553c:	8013      	strh	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.tray_rubber_p2 = 1;
 800553e:	4b08      	ldr	r3, [pc, #32]	@ (8005560 <Handle_tray_rubber_p2+0x3c>)
 8005540:	681a      	ldr	r2, [r3, #0]
 8005542:	7813      	ldrb	r3, [r2, #0]
 8005544:	f043 0302 	orr.w	r3, r3, #2
 8005548:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray->bits.tray_rubber_p2 = 0 ;
 800554a:	4b06      	ldr	r3, [pc, #24]	@ (8005564 <Handle_tray_rubber_p2+0x40>)
 800554c:	681a      	ldr	r2, [r3, #0]
 800554e:	7813      	ldrb	r3, [r2, #0]
 8005550:	f36f 0341 	bfc	r3, #1, #1
 8005554:	7013      	strb	r3, [r2, #0]
}
 8005556:	bf00      	nop
 8005558:	46bd      	mov	sp, r7
 800555a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555e:	4770      	bx	lr
 8005560:	20000a6c 	.word	0x20000a6c
 8005564:	20000a68 	.word	0x20000a68

08005568 <Handle_tray_rubber_p3>:
void Handle_tray_rubber_p3(void){
 8005568:	b480      	push	{r7}
 800556a:	af00      	add	r7, sp, #0
	Rubber_and_tray_indicator->all &= (~0x3ff);
 800556c:	4b0d      	ldr	r3, [pc, #52]	@ (80055a4 <Handle_tray_rubber_p3+0x3c>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	881b      	ldrh	r3, [r3, #0]
 8005572:	4a0c      	ldr	r2, [pc, #48]	@ (80055a4 <Handle_tray_rubber_p3+0x3c>)
 8005574:	6812      	ldr	r2, [r2, #0]
 8005576:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800557a:	f023 0303 	bic.w	r3, r3, #3
 800557e:	b29b      	uxth	r3, r3
 8005580:	8013      	strh	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.tray_rubber_p3 = 1;
 8005582:	4b08      	ldr	r3, [pc, #32]	@ (80055a4 <Handle_tray_rubber_p3+0x3c>)
 8005584:	681a      	ldr	r2, [r3, #0]
 8005586:	7813      	ldrb	r3, [r2, #0]
 8005588:	f043 0304 	orr.w	r3, r3, #4
 800558c:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray->bits.tray_rubber_p3 = 0 ;
 800558e:	4b06      	ldr	r3, [pc, #24]	@ (80055a8 <Handle_tray_rubber_p3+0x40>)
 8005590:	681a      	ldr	r2, [r3, #0]
 8005592:	7813      	ldrb	r3, [r2, #0]
 8005594:	f36f 0382 	bfc	r3, #2, #1
 8005598:	7013      	strb	r3, [r2, #0]
}
 800559a:	bf00      	nop
 800559c:	46bd      	mov	sp, r7
 800559e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a2:	4770      	bx	lr
 80055a4:	20000a6c 	.word	0x20000a6c
 80055a8:	20000a68 	.word	0x20000a68

080055ac <Handle_tray1_p1>:
void Handle_tray1_p1(void){
 80055ac:	b480      	push	{r7}
 80055ae:	af00      	add	r7, sp, #0
	Rubber_and_tray_indicator->all &= (~0x3ff);
 80055b0:	4b0d      	ldr	r3, [pc, #52]	@ (80055e8 <Handle_tray1_p1+0x3c>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	881b      	ldrh	r3, [r3, #0]
 80055b6:	4a0c      	ldr	r2, [pc, #48]	@ (80055e8 <Handle_tray1_p1+0x3c>)
 80055b8:	6812      	ldr	r2, [r2, #0]
 80055ba:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80055be:	f023 0303 	bic.w	r3, r3, #3
 80055c2:	b29b      	uxth	r3, r3
 80055c4:	8013      	strh	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.tray1_p1 = 1;
 80055c6:	4b08      	ldr	r3, [pc, #32]	@ (80055e8 <Handle_tray1_p1+0x3c>)
 80055c8:	681a      	ldr	r2, [r3, #0]
 80055ca:	7813      	ldrb	r3, [r2, #0]
 80055cc:	f043 0308 	orr.w	r3, r3, #8
 80055d0:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray->bits.tray1_p1 = 0 ;
 80055d2:	4b06      	ldr	r3, [pc, #24]	@ (80055ec <Handle_tray1_p1+0x40>)
 80055d4:	681a      	ldr	r2, [r3, #0]
 80055d6:	7813      	ldrb	r3, [r2, #0]
 80055d8:	f36f 03c3 	bfc	r3, #3, #1
 80055dc:	7013      	strb	r3, [r2, #0]
}
 80055de:	bf00      	nop
 80055e0:	46bd      	mov	sp, r7
 80055e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e6:	4770      	bx	lr
 80055e8:	20000a6c 	.word	0x20000a6c
 80055ec:	20000a68 	.word	0x20000a68

080055f0 <Handle_tray1_p2>:
void Handle_tray1_p2(void){
 80055f0:	b480      	push	{r7}
 80055f2:	af00      	add	r7, sp, #0
	Rubber_and_tray_indicator->all &= (~0x3ff);
 80055f4:	4b0d      	ldr	r3, [pc, #52]	@ (800562c <Handle_tray1_p2+0x3c>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	881b      	ldrh	r3, [r3, #0]
 80055fa:	4a0c      	ldr	r2, [pc, #48]	@ (800562c <Handle_tray1_p2+0x3c>)
 80055fc:	6812      	ldr	r2, [r2, #0]
 80055fe:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005602:	f023 0303 	bic.w	r3, r3, #3
 8005606:	b29b      	uxth	r3, r3
 8005608:	8013      	strh	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.tray1_p2 = 1;
 800560a:	4b08      	ldr	r3, [pc, #32]	@ (800562c <Handle_tray1_p2+0x3c>)
 800560c:	681a      	ldr	r2, [r3, #0]
 800560e:	7813      	ldrb	r3, [r2, #0]
 8005610:	f043 0310 	orr.w	r3, r3, #16
 8005614:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray->bits.tray1_p2 = 0 ;
 8005616:	4b06      	ldr	r3, [pc, #24]	@ (8005630 <Handle_tray1_p2+0x40>)
 8005618:	681a      	ldr	r2, [r3, #0]
 800561a:	7813      	ldrb	r3, [r2, #0]
 800561c:	f36f 1304 	bfc	r3, #4, #1
 8005620:	7013      	strb	r3, [r2, #0]
}
 8005622:	bf00      	nop
 8005624:	46bd      	mov	sp, r7
 8005626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562a:	4770      	bx	lr
 800562c:	20000a6c 	.word	0x20000a6c
 8005630:	20000a68 	.word	0x20000a68

08005634 <Handle_tray1_p3>:
void Handle_tray1_p3(void){
 8005634:	b480      	push	{r7}
 8005636:	af00      	add	r7, sp, #0
	Rubber_and_tray_indicator->all &= (~0x3ff);
 8005638:	4b0d      	ldr	r3, [pc, #52]	@ (8005670 <Handle_tray1_p3+0x3c>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	881b      	ldrh	r3, [r3, #0]
 800563e:	4a0c      	ldr	r2, [pc, #48]	@ (8005670 <Handle_tray1_p3+0x3c>)
 8005640:	6812      	ldr	r2, [r2, #0]
 8005642:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005646:	f023 0303 	bic.w	r3, r3, #3
 800564a:	b29b      	uxth	r3, r3
 800564c:	8013      	strh	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.tray1_p3 = 1;
 800564e:	4b08      	ldr	r3, [pc, #32]	@ (8005670 <Handle_tray1_p3+0x3c>)
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	7813      	ldrb	r3, [r2, #0]
 8005654:	f043 0320 	orr.w	r3, r3, #32
 8005658:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray->bits.tray1_p3 = 0 ;
 800565a:	4b06      	ldr	r3, [pc, #24]	@ (8005674 <Handle_tray1_p3+0x40>)
 800565c:	681a      	ldr	r2, [r3, #0]
 800565e:	7813      	ldrb	r3, [r2, #0]
 8005660:	f36f 1345 	bfc	r3, #5, #1
 8005664:	7013      	strb	r3, [r2, #0]
}
 8005666:	bf00      	nop
 8005668:	46bd      	mov	sp, r7
 800566a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566e:	4770      	bx	lr
 8005670:	20000a6c 	.word	0x20000a6c
 8005674:	20000a68 	.word	0x20000a68

08005678 <Handle_tray2_p1>:
void Handle_tray2_p1(void){
 8005678:	b480      	push	{r7}
 800567a:	af00      	add	r7, sp, #0
	Rubber_and_tray_indicator->all &= (~0x3ff);
 800567c:	4b0d      	ldr	r3, [pc, #52]	@ (80056b4 <Handle_tray2_p1+0x3c>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	881b      	ldrh	r3, [r3, #0]
 8005682:	4a0c      	ldr	r2, [pc, #48]	@ (80056b4 <Handle_tray2_p1+0x3c>)
 8005684:	6812      	ldr	r2, [r2, #0]
 8005686:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800568a:	f023 0303 	bic.w	r3, r3, #3
 800568e:	b29b      	uxth	r3, r3
 8005690:	8013      	strh	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.tray2_p1 = 1;
 8005692:	4b08      	ldr	r3, [pc, #32]	@ (80056b4 <Handle_tray2_p1+0x3c>)
 8005694:	681a      	ldr	r2, [r3, #0]
 8005696:	7813      	ldrb	r3, [r2, #0]
 8005698:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800569c:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray->bits.tray2_p1 = 0 ;
 800569e:	4b06      	ldr	r3, [pc, #24]	@ (80056b8 <Handle_tray2_p1+0x40>)
 80056a0:	681a      	ldr	r2, [r3, #0]
 80056a2:	7813      	ldrb	r3, [r2, #0]
 80056a4:	f36f 1386 	bfc	r3, #6, #1
 80056a8:	7013      	strb	r3, [r2, #0]
}
 80056aa:	bf00      	nop
 80056ac:	46bd      	mov	sp, r7
 80056ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b2:	4770      	bx	lr
 80056b4:	20000a6c 	.word	0x20000a6c
 80056b8:	20000a68 	.word	0x20000a68

080056bc <Handle_tray2_p2>:
void Handle_tray2_p2(void){
 80056bc:	b480      	push	{r7}
 80056be:	af00      	add	r7, sp, #0
	Rubber_and_tray_indicator->all &= (~0x3ff);
 80056c0:	4b0d      	ldr	r3, [pc, #52]	@ (80056f8 <Handle_tray2_p2+0x3c>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	881b      	ldrh	r3, [r3, #0]
 80056c6:	4a0c      	ldr	r2, [pc, #48]	@ (80056f8 <Handle_tray2_p2+0x3c>)
 80056c8:	6812      	ldr	r2, [r2, #0]
 80056ca:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80056ce:	f023 0303 	bic.w	r3, r3, #3
 80056d2:	b29b      	uxth	r3, r3
 80056d4:	8013      	strh	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.tray2_p2 = 1;
 80056d6:	4b08      	ldr	r3, [pc, #32]	@ (80056f8 <Handle_tray2_p2+0x3c>)
 80056d8:	681a      	ldr	r2, [r3, #0]
 80056da:	7813      	ldrb	r3, [r2, #0]
 80056dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80056e0:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray->bits.tray2_p2 = 0 ;
 80056e2:	4b06      	ldr	r3, [pc, #24]	@ (80056fc <Handle_tray2_p2+0x40>)
 80056e4:	681a      	ldr	r2, [r3, #0]
 80056e6:	7813      	ldrb	r3, [r2, #0]
 80056e8:	f36f 13c7 	bfc	r3, #7, #1
 80056ec:	7013      	strb	r3, [r2, #0]
}
 80056ee:	bf00      	nop
 80056f0:	46bd      	mov	sp, r7
 80056f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f6:	4770      	bx	lr
 80056f8:	20000a6c 	.word	0x20000a6c
 80056fc:	20000a68 	.word	0x20000a68

08005700 <Handle_tray2_p3>:
void Handle_tray2_p3(void){
 8005700:	b480      	push	{r7}
 8005702:	af00      	add	r7, sp, #0
	Rubber_and_tray_indicator->all &= (~0x3ff);
 8005704:	4b0d      	ldr	r3, [pc, #52]	@ (800573c <Handle_tray2_p3+0x3c>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	881b      	ldrh	r3, [r3, #0]
 800570a:	4a0c      	ldr	r2, [pc, #48]	@ (800573c <Handle_tray2_p3+0x3c>)
 800570c:	6812      	ldr	r2, [r2, #0]
 800570e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005712:	f023 0303 	bic.w	r3, r3, #3
 8005716:	b29b      	uxth	r3, r3
 8005718:	8013      	strh	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.tray2_p3 = 1;
 800571a:	4b08      	ldr	r3, [pc, #32]	@ (800573c <Handle_tray2_p3+0x3c>)
 800571c:	681a      	ldr	r2, [r3, #0]
 800571e:	7853      	ldrb	r3, [r2, #1]
 8005720:	f043 0301 	orr.w	r3, r3, #1
 8005724:	7053      	strb	r3, [r2, #1]
	Rubber_and_tray->bits.tray2_p3 = 0 ;
 8005726:	4b06      	ldr	r3, [pc, #24]	@ (8005740 <Handle_tray2_p3+0x40>)
 8005728:	681a      	ldr	r2, [r3, #0]
 800572a:	7853      	ldrb	r3, [r2, #1]
 800572c:	f36f 0300 	bfc	r3, #0, #1
 8005730:	7053      	strb	r3, [r2, #1]
}
 8005732:	bf00      	nop
 8005734:	46bd      	mov	sp, r7
 8005736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573a:	4770      	bx	lr
 800573c:	20000a6c 	.word	0x20000a6c
 8005740:	20000a68 	.word	0x20000a68

08005744 <Move_tray_rubber_p1>:

void Move_tray_rubber_p1(void){
 8005744:	b580      	push	{r7, lr}
 8005746:	af00      	add	r7, sp, #0
		Rubber_and_tray->bits.tray_rubber_p1 = 0 ;
 8005748:	4b0d      	ldr	r3, [pc, #52]	@ (8005780 <Move_tray_rubber_p1+0x3c>)
 800574a:	681a      	ldr	r2, [r3, #0]
 800574c:	7813      	ldrb	r3, [r2, #0]
 800574e:	f36f 0300 	bfc	r3, #0, #1
 8005752:	7013      	strb	r3, [r2, #0]
		move_axis(Mark[0], Mark[1], AxisZ.current_pos);
 8005754:	4b0b      	ldr	r3, [pc, #44]	@ (8005784 <Move_tray_rubber_p1+0x40>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	8818      	ldrh	r0, [r3, #0]
 800575a:	4b0a      	ldr	r3, [pc, #40]	@ (8005784 <Move_tray_rubber_p1+0x40>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	3302      	adds	r3, #2
 8005760:	881b      	ldrh	r3, [r3, #0]
 8005762:	4a09      	ldr	r2, [pc, #36]	@ (8005788 <Move_tray_rubber_p1+0x44>)
 8005764:	8852      	ldrh	r2, [r2, #2]
 8005766:	b292      	uxth	r2, r2
 8005768:	4619      	mov	r1, r3
 800576a:	f7fe fde9 	bl	8004340 <move_axis>
		Rubber_and_tray_indicator->bits.tray_rubber_p1 = 0 ;
 800576e:	4b07      	ldr	r3, [pc, #28]	@ (800578c <Move_tray_rubber_p1+0x48>)
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	7813      	ldrb	r3, [r2, #0]
 8005774:	f36f 0300 	bfc	r3, #0, #1
 8005778:	7013      	strb	r3, [r2, #0]
}
 800577a:	bf00      	nop
 800577c:	bd80      	pop	{r7, pc}
 800577e:	bf00      	nop
 8005780:	20000a68 	.word	0x20000a68
 8005784:	20000a74 	.word	0x20000a74
 8005788:	20000aac 	.word	0x20000aac
 800578c:	20000a6c 	.word	0x20000a6c

08005790 <Move_tray_rubber_p2>:
void Move_tray_rubber_p2(void){
 8005790:	b580      	push	{r7, lr}
 8005792:	af00      	add	r7, sp, #0
		Rubber_and_tray->bits.tray_rubber_p2 = 0 ;
 8005794:	4b0d      	ldr	r3, [pc, #52]	@ (80057cc <Move_tray_rubber_p2+0x3c>)
 8005796:	681a      	ldr	r2, [r3, #0]
 8005798:	7813      	ldrb	r3, [r2, #0]
 800579a:	f36f 0341 	bfc	r3, #1, #1
 800579e:	7013      	strb	r3, [r2, #0]
		move_axis(Mark[2], Mark[3], AxisZ.current_pos);
 80057a0:	4b0b      	ldr	r3, [pc, #44]	@ (80057d0 <Move_tray_rubber_p2+0x40>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	3304      	adds	r3, #4
 80057a6:	8818      	ldrh	r0, [r3, #0]
 80057a8:	4b09      	ldr	r3, [pc, #36]	@ (80057d0 <Move_tray_rubber_p2+0x40>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	3306      	adds	r3, #6
 80057ae:	881b      	ldrh	r3, [r3, #0]
 80057b0:	4a08      	ldr	r2, [pc, #32]	@ (80057d4 <Move_tray_rubber_p2+0x44>)
 80057b2:	8852      	ldrh	r2, [r2, #2]
 80057b4:	b292      	uxth	r2, r2
 80057b6:	4619      	mov	r1, r3
 80057b8:	f7fe fdc2 	bl	8004340 <move_axis>
		Rubber_and_tray_indicator->bits.tray_rubber_p2 = 0 ;
 80057bc:	4b06      	ldr	r3, [pc, #24]	@ (80057d8 <Move_tray_rubber_p2+0x48>)
 80057be:	681a      	ldr	r2, [r3, #0]
 80057c0:	7813      	ldrb	r3, [r2, #0]
 80057c2:	f36f 0341 	bfc	r3, #1, #1
 80057c6:	7013      	strb	r3, [r2, #0]
}
 80057c8:	bf00      	nop
 80057ca:	bd80      	pop	{r7, pc}
 80057cc:	20000a68 	.word	0x20000a68
 80057d0:	20000a74 	.word	0x20000a74
 80057d4:	20000aac 	.word	0x20000aac
 80057d8:	20000a6c 	.word	0x20000a6c

080057dc <Move_tray_rubber_p3>:
void Move_tray_rubber_p3(void){
 80057dc:	b580      	push	{r7, lr}
 80057de:	af00      	add	r7, sp, #0
		Rubber_and_tray->bits.tray_rubber_p3 = 0 ;
 80057e0:	4b0d      	ldr	r3, [pc, #52]	@ (8005818 <Move_tray_rubber_p3+0x3c>)
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	7813      	ldrb	r3, [r2, #0]
 80057e6:	f36f 0382 	bfc	r3, #2, #1
 80057ea:	7013      	strb	r3, [r2, #0]
		move_axis(Mark[4], Mark[5], AxisZ.current_pos);
 80057ec:	4b0b      	ldr	r3, [pc, #44]	@ (800581c <Move_tray_rubber_p3+0x40>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	3308      	adds	r3, #8
 80057f2:	8818      	ldrh	r0, [r3, #0]
 80057f4:	4b09      	ldr	r3, [pc, #36]	@ (800581c <Move_tray_rubber_p3+0x40>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	330a      	adds	r3, #10
 80057fa:	881b      	ldrh	r3, [r3, #0]
 80057fc:	4a08      	ldr	r2, [pc, #32]	@ (8005820 <Move_tray_rubber_p3+0x44>)
 80057fe:	8852      	ldrh	r2, [r2, #2]
 8005800:	b292      	uxth	r2, r2
 8005802:	4619      	mov	r1, r3
 8005804:	f7fe fd9c 	bl	8004340 <move_axis>
		Rubber_and_tray_indicator->bits.tray_rubber_p3 = 0 ;
 8005808:	4b06      	ldr	r3, [pc, #24]	@ (8005824 <Move_tray_rubber_p3+0x48>)
 800580a:	681a      	ldr	r2, [r3, #0]
 800580c:	7813      	ldrb	r3, [r2, #0]
 800580e:	f36f 0382 	bfc	r3, #2, #1
 8005812:	7013      	strb	r3, [r2, #0]
}
 8005814:	bf00      	nop
 8005816:	bd80      	pop	{r7, pc}
 8005818:	20000a68 	.word	0x20000a68
 800581c:	20000a74 	.word	0x20000a74
 8005820:	20000aac 	.word	0x20000aac
 8005824:	20000a6c 	.word	0x20000a6c

08005828 <Move_tray1_p1>:
void Move_tray1_p1(void){
 8005828:	b580      	push	{r7, lr}
 800582a:	af00      	add	r7, sp, #0
		Rubber_and_tray->bits.tray1_p1 = 0 ;
 800582c:	4b0d      	ldr	r3, [pc, #52]	@ (8005864 <Move_tray1_p1+0x3c>)
 800582e:	681a      	ldr	r2, [r3, #0]
 8005830:	7813      	ldrb	r3, [r2, #0]
 8005832:	f36f 03c3 	bfc	r3, #3, #1
 8005836:	7013      	strb	r3, [r2, #0]
		move_axis(Mark[6], Mark[7], AxisZ.current_pos);
 8005838:	4b0b      	ldr	r3, [pc, #44]	@ (8005868 <Move_tray1_p1+0x40>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	330c      	adds	r3, #12
 800583e:	8818      	ldrh	r0, [r3, #0]
 8005840:	4b09      	ldr	r3, [pc, #36]	@ (8005868 <Move_tray1_p1+0x40>)
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	330e      	adds	r3, #14
 8005846:	881b      	ldrh	r3, [r3, #0]
 8005848:	4a08      	ldr	r2, [pc, #32]	@ (800586c <Move_tray1_p1+0x44>)
 800584a:	8852      	ldrh	r2, [r2, #2]
 800584c:	b292      	uxth	r2, r2
 800584e:	4619      	mov	r1, r3
 8005850:	f7fe fd76 	bl	8004340 <move_axis>
		Rubber_and_tray_indicator->bits.tray1_p1 = 0 ;
 8005854:	4b06      	ldr	r3, [pc, #24]	@ (8005870 <Move_tray1_p1+0x48>)
 8005856:	681a      	ldr	r2, [r3, #0]
 8005858:	7813      	ldrb	r3, [r2, #0]
 800585a:	f36f 03c3 	bfc	r3, #3, #1
 800585e:	7013      	strb	r3, [r2, #0]
}
 8005860:	bf00      	nop
 8005862:	bd80      	pop	{r7, pc}
 8005864:	20000a68 	.word	0x20000a68
 8005868:	20000a74 	.word	0x20000a74
 800586c:	20000aac 	.word	0x20000aac
 8005870:	20000a6c 	.word	0x20000a6c

08005874 <Move_tray1_p2>:
void Move_tray1_p2(void){
 8005874:	b580      	push	{r7, lr}
 8005876:	af00      	add	r7, sp, #0
		Rubber_and_tray->bits.tray1_p2 = 0 ;
 8005878:	4b0d      	ldr	r3, [pc, #52]	@ (80058b0 <Move_tray1_p2+0x3c>)
 800587a:	681a      	ldr	r2, [r3, #0]
 800587c:	7813      	ldrb	r3, [r2, #0]
 800587e:	f36f 1304 	bfc	r3, #4, #1
 8005882:	7013      	strb	r3, [r2, #0]
		move_axis(Mark[8], Mark[9], AxisZ.current_pos);
 8005884:	4b0b      	ldr	r3, [pc, #44]	@ (80058b4 <Move_tray1_p2+0x40>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	3310      	adds	r3, #16
 800588a:	8818      	ldrh	r0, [r3, #0]
 800588c:	4b09      	ldr	r3, [pc, #36]	@ (80058b4 <Move_tray1_p2+0x40>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	3312      	adds	r3, #18
 8005892:	881b      	ldrh	r3, [r3, #0]
 8005894:	4a08      	ldr	r2, [pc, #32]	@ (80058b8 <Move_tray1_p2+0x44>)
 8005896:	8852      	ldrh	r2, [r2, #2]
 8005898:	b292      	uxth	r2, r2
 800589a:	4619      	mov	r1, r3
 800589c:	f7fe fd50 	bl	8004340 <move_axis>
		Rubber_and_tray_indicator->bits.tray1_p2 = 0 ;
 80058a0:	4b06      	ldr	r3, [pc, #24]	@ (80058bc <Move_tray1_p2+0x48>)
 80058a2:	681a      	ldr	r2, [r3, #0]
 80058a4:	7813      	ldrb	r3, [r2, #0]
 80058a6:	f36f 1304 	bfc	r3, #4, #1
 80058aa:	7013      	strb	r3, [r2, #0]
}
 80058ac:	bf00      	nop
 80058ae:	bd80      	pop	{r7, pc}
 80058b0:	20000a68 	.word	0x20000a68
 80058b4:	20000a74 	.word	0x20000a74
 80058b8:	20000aac 	.word	0x20000aac
 80058bc:	20000a6c 	.word	0x20000a6c

080058c0 <Move_tray1_p3>:
void Move_tray1_p3(void){
 80058c0:	b580      	push	{r7, lr}
 80058c2:	af00      	add	r7, sp, #0
		Rubber_and_tray->bits.tray1_p3 = 0 ;
 80058c4:	4b0d      	ldr	r3, [pc, #52]	@ (80058fc <Move_tray1_p3+0x3c>)
 80058c6:	681a      	ldr	r2, [r3, #0]
 80058c8:	7813      	ldrb	r3, [r2, #0]
 80058ca:	f36f 1345 	bfc	r3, #5, #1
 80058ce:	7013      	strb	r3, [r2, #0]
		move_axis(Mark[10], Mark[11], AxisZ.current_pos);
 80058d0:	4b0b      	ldr	r3, [pc, #44]	@ (8005900 <Move_tray1_p3+0x40>)
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	3314      	adds	r3, #20
 80058d6:	8818      	ldrh	r0, [r3, #0]
 80058d8:	4b09      	ldr	r3, [pc, #36]	@ (8005900 <Move_tray1_p3+0x40>)
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	3316      	adds	r3, #22
 80058de:	881b      	ldrh	r3, [r3, #0]
 80058e0:	4a08      	ldr	r2, [pc, #32]	@ (8005904 <Move_tray1_p3+0x44>)
 80058e2:	8852      	ldrh	r2, [r2, #2]
 80058e4:	b292      	uxth	r2, r2
 80058e6:	4619      	mov	r1, r3
 80058e8:	f7fe fd2a 	bl	8004340 <move_axis>
		Rubber_and_tray_indicator->bits.tray1_p3 = 0 ;
 80058ec:	4b06      	ldr	r3, [pc, #24]	@ (8005908 <Move_tray1_p3+0x48>)
 80058ee:	681a      	ldr	r2, [r3, #0]
 80058f0:	7813      	ldrb	r3, [r2, #0]
 80058f2:	f36f 1345 	bfc	r3, #5, #1
 80058f6:	7013      	strb	r3, [r2, #0]
}
 80058f8:	bf00      	nop
 80058fa:	bd80      	pop	{r7, pc}
 80058fc:	20000a68 	.word	0x20000a68
 8005900:	20000a74 	.word	0x20000a74
 8005904:	20000aac 	.word	0x20000aac
 8005908:	20000a6c 	.word	0x20000a6c

0800590c <Move_tray2_p1>:
void Move_tray2_p1(void){
 800590c:	b580      	push	{r7, lr}
 800590e:	af00      	add	r7, sp, #0
		Rubber_and_tray->bits.tray2_p1 = 0 ;
 8005910:	4b0d      	ldr	r3, [pc, #52]	@ (8005948 <Move_tray2_p1+0x3c>)
 8005912:	681a      	ldr	r2, [r3, #0]
 8005914:	7813      	ldrb	r3, [r2, #0]
 8005916:	f36f 1386 	bfc	r3, #6, #1
 800591a:	7013      	strb	r3, [r2, #0]
		move_axis(Mark[12], Mark[13], AxisZ.current_pos);
 800591c:	4b0b      	ldr	r3, [pc, #44]	@ (800594c <Move_tray2_p1+0x40>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	3318      	adds	r3, #24
 8005922:	8818      	ldrh	r0, [r3, #0]
 8005924:	4b09      	ldr	r3, [pc, #36]	@ (800594c <Move_tray2_p1+0x40>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	331a      	adds	r3, #26
 800592a:	881b      	ldrh	r3, [r3, #0]
 800592c:	4a08      	ldr	r2, [pc, #32]	@ (8005950 <Move_tray2_p1+0x44>)
 800592e:	8852      	ldrh	r2, [r2, #2]
 8005930:	b292      	uxth	r2, r2
 8005932:	4619      	mov	r1, r3
 8005934:	f7fe fd04 	bl	8004340 <move_axis>
		Rubber_and_tray_indicator->bits.tray2_p1 = 0 ;
 8005938:	4b06      	ldr	r3, [pc, #24]	@ (8005954 <Move_tray2_p1+0x48>)
 800593a:	681a      	ldr	r2, [r3, #0]
 800593c:	7813      	ldrb	r3, [r2, #0]
 800593e:	f36f 1386 	bfc	r3, #6, #1
 8005942:	7013      	strb	r3, [r2, #0]
}
 8005944:	bf00      	nop
 8005946:	bd80      	pop	{r7, pc}
 8005948:	20000a68 	.word	0x20000a68
 800594c:	20000a74 	.word	0x20000a74
 8005950:	20000aac 	.word	0x20000aac
 8005954:	20000a6c 	.word	0x20000a6c

08005958 <Move_tray2_p2>:
void Move_tray2_p2(void){
 8005958:	b580      	push	{r7, lr}
 800595a:	af00      	add	r7, sp, #0
		Rubber_and_tray->bits.tray2_p2 = 0 ;
 800595c:	4b0d      	ldr	r3, [pc, #52]	@ (8005994 <Move_tray2_p2+0x3c>)
 800595e:	681a      	ldr	r2, [r3, #0]
 8005960:	7813      	ldrb	r3, [r2, #0]
 8005962:	f36f 13c7 	bfc	r3, #7, #1
 8005966:	7013      	strb	r3, [r2, #0]
		move_axis(Mark[14], Mark[15], AxisZ.current_pos);
 8005968:	4b0b      	ldr	r3, [pc, #44]	@ (8005998 <Move_tray2_p2+0x40>)
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	331c      	adds	r3, #28
 800596e:	8818      	ldrh	r0, [r3, #0]
 8005970:	4b09      	ldr	r3, [pc, #36]	@ (8005998 <Move_tray2_p2+0x40>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	331e      	adds	r3, #30
 8005976:	881b      	ldrh	r3, [r3, #0]
 8005978:	4a08      	ldr	r2, [pc, #32]	@ (800599c <Move_tray2_p2+0x44>)
 800597a:	8852      	ldrh	r2, [r2, #2]
 800597c:	b292      	uxth	r2, r2
 800597e:	4619      	mov	r1, r3
 8005980:	f7fe fcde 	bl	8004340 <move_axis>
		Rubber_and_tray_indicator->bits.tray2_p2 = 0 ;
 8005984:	4b06      	ldr	r3, [pc, #24]	@ (80059a0 <Move_tray2_p2+0x48>)
 8005986:	681a      	ldr	r2, [r3, #0]
 8005988:	7813      	ldrb	r3, [r2, #0]
 800598a:	f36f 13c7 	bfc	r3, #7, #1
 800598e:	7013      	strb	r3, [r2, #0]
}
 8005990:	bf00      	nop
 8005992:	bd80      	pop	{r7, pc}
 8005994:	20000a68 	.word	0x20000a68
 8005998:	20000a74 	.word	0x20000a74
 800599c:	20000aac 	.word	0x20000aac
 80059a0:	20000a6c 	.word	0x20000a6c

080059a4 <Move_tray2_p3>:
void Move_tray2_p3(void){
 80059a4:	b580      	push	{r7, lr}
 80059a6:	af00      	add	r7, sp, #0
		Rubber_and_tray->bits.tray2_p3 = 0 ;
 80059a8:	4b0d      	ldr	r3, [pc, #52]	@ (80059e0 <Move_tray2_p3+0x3c>)
 80059aa:	681a      	ldr	r2, [r3, #0]
 80059ac:	7853      	ldrb	r3, [r2, #1]
 80059ae:	f36f 0300 	bfc	r3, #0, #1
 80059b2:	7053      	strb	r3, [r2, #1]
		move_axis(Mark[16], Mark[17], AxisZ.current_pos);
 80059b4:	4b0b      	ldr	r3, [pc, #44]	@ (80059e4 <Move_tray2_p3+0x40>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	3320      	adds	r3, #32
 80059ba:	8818      	ldrh	r0, [r3, #0]
 80059bc:	4b09      	ldr	r3, [pc, #36]	@ (80059e4 <Move_tray2_p3+0x40>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	3322      	adds	r3, #34	@ 0x22
 80059c2:	881b      	ldrh	r3, [r3, #0]
 80059c4:	4a08      	ldr	r2, [pc, #32]	@ (80059e8 <Move_tray2_p3+0x44>)
 80059c6:	8852      	ldrh	r2, [r2, #2]
 80059c8:	b292      	uxth	r2, r2
 80059ca:	4619      	mov	r1, r3
 80059cc:	f7fe fcb8 	bl	8004340 <move_axis>
		Rubber_and_tray_indicator->bits.tray2_p3 = 0 ;
 80059d0:	4b06      	ldr	r3, [pc, #24]	@ (80059ec <Move_tray2_p3+0x48>)
 80059d2:	681a      	ldr	r2, [r3, #0]
 80059d4:	7853      	ldrb	r3, [r2, #1]
 80059d6:	f36f 0300 	bfc	r3, #0, #1
 80059da:	7053      	strb	r3, [r2, #1]
}
 80059dc:	bf00      	nop
 80059de:	bd80      	pop	{r7, pc}
 80059e0:	20000a68 	.word	0x20000a68
 80059e4:	20000a74 	.word	0x20000a74
 80059e8:	20000aac 	.word	0x20000aac
 80059ec:	20000a6c 	.word	0x20000a6c

080059f0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b083      	sub	sp, #12
 80059f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80059f6:	2300      	movs	r3, #0
 80059f8:	607b      	str	r3, [r7, #4]
 80059fa:	4b10      	ldr	r3, [pc, #64]	@ (8005a3c <HAL_MspInit+0x4c>)
 80059fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059fe:	4a0f      	ldr	r2, [pc, #60]	@ (8005a3c <HAL_MspInit+0x4c>)
 8005a00:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005a04:	6453      	str	r3, [r2, #68]	@ 0x44
 8005a06:	4b0d      	ldr	r3, [pc, #52]	@ (8005a3c <HAL_MspInit+0x4c>)
 8005a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a0e:	607b      	str	r3, [r7, #4]
 8005a10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005a12:	2300      	movs	r3, #0
 8005a14:	603b      	str	r3, [r7, #0]
 8005a16:	4b09      	ldr	r3, [pc, #36]	@ (8005a3c <HAL_MspInit+0x4c>)
 8005a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a1a:	4a08      	ldr	r2, [pc, #32]	@ (8005a3c <HAL_MspInit+0x4c>)
 8005a1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a20:	6413      	str	r3, [r2, #64]	@ 0x40
 8005a22:	4b06      	ldr	r3, [pc, #24]	@ (8005a3c <HAL_MspInit+0x4c>)
 8005a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a2a:	603b      	str	r3, [r7, #0]
 8005a2c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005a2e:	bf00      	nop
 8005a30:	370c      	adds	r7, #12
 8005a32:	46bd      	mov	sp, r7
 8005a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a38:	4770      	bx	lr
 8005a3a:	bf00      	nop
 8005a3c:	40023800 	.word	0x40023800

08005a40 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b086      	sub	sp, #24
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a22      	ldr	r2, [pc, #136]	@ (8005ad8 <HAL_TIM_PWM_MspInit+0x98>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d116      	bne.n	8005a80 <HAL_TIM_PWM_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005a52:	2300      	movs	r3, #0
 8005a54:	617b      	str	r3, [r7, #20]
 8005a56:	4b21      	ldr	r3, [pc, #132]	@ (8005adc <HAL_TIM_PWM_MspInit+0x9c>)
 8005a58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a5a:	4a20      	ldr	r2, [pc, #128]	@ (8005adc <HAL_TIM_PWM_MspInit+0x9c>)
 8005a5c:	f043 0301 	orr.w	r3, r3, #1
 8005a60:	6453      	str	r3, [r2, #68]	@ 0x44
 8005a62:	4b1e      	ldr	r3, [pc, #120]	@ (8005adc <HAL_TIM_PWM_MspInit+0x9c>)
 8005a64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a66:	f003 0301 	and.w	r3, r3, #1
 8005a6a:	617b      	str	r3, [r7, #20]
 8005a6c:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 12, 0);
 8005a6e:	2200      	movs	r2, #0
 8005a70:	210c      	movs	r1, #12
 8005a72:	2018      	movs	r0, #24
 8005a74:	f000 fdaf 	bl	80065d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8005a78:	2018      	movs	r0, #24
 8005a7a:	f000 fdc8 	bl	800660e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8005a7e:	e026      	b.n	8005ace <HAL_TIM_PWM_MspInit+0x8e>
  else if(htim_pwm->Instance==TIM3)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a16      	ldr	r2, [pc, #88]	@ (8005ae0 <HAL_TIM_PWM_MspInit+0xa0>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d10e      	bne.n	8005aa8 <HAL_TIM_PWM_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	613b      	str	r3, [r7, #16]
 8005a8e:	4b13      	ldr	r3, [pc, #76]	@ (8005adc <HAL_TIM_PWM_MspInit+0x9c>)
 8005a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a92:	4a12      	ldr	r2, [pc, #72]	@ (8005adc <HAL_TIM_PWM_MspInit+0x9c>)
 8005a94:	f043 0302 	orr.w	r3, r3, #2
 8005a98:	6413      	str	r3, [r2, #64]	@ 0x40
 8005a9a:	4b10      	ldr	r3, [pc, #64]	@ (8005adc <HAL_TIM_PWM_MspInit+0x9c>)
 8005a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a9e:	f003 0302 	and.w	r3, r3, #2
 8005aa2:	613b      	str	r3, [r7, #16]
 8005aa4:	693b      	ldr	r3, [r7, #16]
}
 8005aa6:	e012      	b.n	8005ace <HAL_TIM_PWM_MspInit+0x8e>
  else if(htim_pwm->Instance==TIM8)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4a0d      	ldr	r2, [pc, #52]	@ (8005ae4 <HAL_TIM_PWM_MspInit+0xa4>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d10d      	bne.n	8005ace <HAL_TIM_PWM_MspInit+0x8e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	60fb      	str	r3, [r7, #12]
 8005ab6:	4b09      	ldr	r3, [pc, #36]	@ (8005adc <HAL_TIM_PWM_MspInit+0x9c>)
 8005ab8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005aba:	4a08      	ldr	r2, [pc, #32]	@ (8005adc <HAL_TIM_PWM_MspInit+0x9c>)
 8005abc:	f043 0302 	orr.w	r3, r3, #2
 8005ac0:	6453      	str	r3, [r2, #68]	@ 0x44
 8005ac2:	4b06      	ldr	r3, [pc, #24]	@ (8005adc <HAL_TIM_PWM_MspInit+0x9c>)
 8005ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ac6:	f003 0302 	and.w	r3, r3, #2
 8005aca:	60fb      	str	r3, [r7, #12]
 8005acc:	68fb      	ldr	r3, [r7, #12]
}
 8005ace:	bf00      	nop
 8005ad0:	3718      	adds	r7, #24
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}
 8005ad6:	bf00      	nop
 8005ad8:	40010000 	.word	0x40010000
 8005adc:	40023800 	.word	0x40023800
 8005ae0:	40000400 	.word	0x40000400
 8005ae4:	40010400 	.word	0x40010400

08005ae8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b088      	sub	sp, #32
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005af8:	d116      	bne.n	8005b28 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005afa:	2300      	movs	r3, #0
 8005afc:	61fb      	str	r3, [r7, #28]
 8005afe:	4b44      	ldr	r3, [pc, #272]	@ (8005c10 <HAL_TIM_Base_MspInit+0x128>)
 8005b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b02:	4a43      	ldr	r2, [pc, #268]	@ (8005c10 <HAL_TIM_Base_MspInit+0x128>)
 8005b04:	f043 0301 	orr.w	r3, r3, #1
 8005b08:	6413      	str	r3, [r2, #64]	@ 0x40
 8005b0a:	4b41      	ldr	r3, [pc, #260]	@ (8005c10 <HAL_TIM_Base_MspInit+0x128>)
 8005b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b0e:	f003 0301 	and.w	r3, r3, #1
 8005b12:	61fb      	str	r3, [r7, #28]
 8005b14:	69fb      	ldr	r3, [r7, #28]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 12, 0);
 8005b16:	2200      	movs	r2, #0
 8005b18:	210c      	movs	r1, #12
 8005b1a:	201c      	movs	r0, #28
 8005b1c:	f000 fd5b 	bl	80065d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005b20:	201c      	movs	r0, #28
 8005b22:	f000 fd74 	bl	800660e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 8005b26:	e06e      	b.n	8005c06 <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM5)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4a39      	ldr	r2, [pc, #228]	@ (8005c14 <HAL_TIM_Base_MspInit+0x12c>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d116      	bne.n	8005b60 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005b32:	2300      	movs	r3, #0
 8005b34:	61bb      	str	r3, [r7, #24]
 8005b36:	4b36      	ldr	r3, [pc, #216]	@ (8005c10 <HAL_TIM_Base_MspInit+0x128>)
 8005b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b3a:	4a35      	ldr	r2, [pc, #212]	@ (8005c10 <HAL_TIM_Base_MspInit+0x128>)
 8005b3c:	f043 0308 	orr.w	r3, r3, #8
 8005b40:	6413      	str	r3, [r2, #64]	@ 0x40
 8005b42:	4b33      	ldr	r3, [pc, #204]	@ (8005c10 <HAL_TIM_Base_MspInit+0x128>)
 8005b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b46:	f003 0308 	and.w	r3, r3, #8
 8005b4a:	61bb      	str	r3, [r7, #24]
 8005b4c:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM5_IRQn, 12, 0);
 8005b4e:	2200      	movs	r2, #0
 8005b50:	210c      	movs	r1, #12
 8005b52:	2032      	movs	r0, #50	@ 0x32
 8005b54:	f000 fd3f 	bl	80065d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8005b58:	2032      	movs	r0, #50	@ 0x32
 8005b5a:	f000 fd58 	bl	800660e <HAL_NVIC_EnableIRQ>
}
 8005b5e:	e052      	b.n	8005c06 <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM6)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a2c      	ldr	r2, [pc, #176]	@ (8005c18 <HAL_TIM_Base_MspInit+0x130>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d116      	bne.n	8005b98 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	617b      	str	r3, [r7, #20]
 8005b6e:	4b28      	ldr	r3, [pc, #160]	@ (8005c10 <HAL_TIM_Base_MspInit+0x128>)
 8005b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b72:	4a27      	ldr	r2, [pc, #156]	@ (8005c10 <HAL_TIM_Base_MspInit+0x128>)
 8005b74:	f043 0310 	orr.w	r3, r3, #16
 8005b78:	6413      	str	r3, [r2, #64]	@ 0x40
 8005b7a:	4b25      	ldr	r3, [pc, #148]	@ (8005c10 <HAL_TIM_Base_MspInit+0x128>)
 8005b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b7e:	f003 0310 	and.w	r3, r3, #16
 8005b82:	617b      	str	r3, [r7, #20]
 8005b84:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 15, 0);
 8005b86:	2200      	movs	r2, #0
 8005b88:	210f      	movs	r1, #15
 8005b8a:	2036      	movs	r0, #54	@ 0x36
 8005b8c:	f000 fd23 	bl	80065d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005b90:	2036      	movs	r0, #54	@ 0x36
 8005b92:	f000 fd3c 	bl	800660e <HAL_NVIC_EnableIRQ>
}
 8005b96:	e036      	b.n	8005c06 <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM7)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4a1f      	ldr	r2, [pc, #124]	@ (8005c1c <HAL_TIM_Base_MspInit+0x134>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d116      	bne.n	8005bd0 <HAL_TIM_Base_MspInit+0xe8>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	613b      	str	r3, [r7, #16]
 8005ba6:	4b1a      	ldr	r3, [pc, #104]	@ (8005c10 <HAL_TIM_Base_MspInit+0x128>)
 8005ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005baa:	4a19      	ldr	r2, [pc, #100]	@ (8005c10 <HAL_TIM_Base_MspInit+0x128>)
 8005bac:	f043 0320 	orr.w	r3, r3, #32
 8005bb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8005bb2:	4b17      	ldr	r3, [pc, #92]	@ (8005c10 <HAL_TIM_Base_MspInit+0x128>)
 8005bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bb6:	f003 0320 	and.w	r3, r3, #32
 8005bba:	613b      	str	r3, [r7, #16]
 8005bbc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 13, 0);
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	210d      	movs	r1, #13
 8005bc2:	2037      	movs	r0, #55	@ 0x37
 8005bc4:	f000 fd07 	bl	80065d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8005bc8:	2037      	movs	r0, #55	@ 0x37
 8005bca:	f000 fd20 	bl	800660e <HAL_NVIC_EnableIRQ>
}
 8005bce:	e01a      	b.n	8005c06 <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM9)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4a12      	ldr	r2, [pc, #72]	@ (8005c20 <HAL_TIM_Base_MspInit+0x138>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d115      	bne.n	8005c06 <HAL_TIM_Base_MspInit+0x11e>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8005bda:	2300      	movs	r3, #0
 8005bdc:	60fb      	str	r3, [r7, #12]
 8005bde:	4b0c      	ldr	r3, [pc, #48]	@ (8005c10 <HAL_TIM_Base_MspInit+0x128>)
 8005be0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005be2:	4a0b      	ldr	r2, [pc, #44]	@ (8005c10 <HAL_TIM_Base_MspInit+0x128>)
 8005be4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005be8:	6453      	str	r3, [r2, #68]	@ 0x44
 8005bea:	4b09      	ldr	r3, [pc, #36]	@ (8005c10 <HAL_TIM_Base_MspInit+0x128>)
 8005bec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005bf2:	60fb      	str	r3, [r7, #12]
 8005bf4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 12, 0);
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	210c      	movs	r1, #12
 8005bfa:	2018      	movs	r0, #24
 8005bfc:	f000 fceb 	bl	80065d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8005c00:	2018      	movs	r0, #24
 8005c02:	f000 fd04 	bl	800660e <HAL_NVIC_EnableIRQ>
}
 8005c06:	bf00      	nop
 8005c08:	3720      	adds	r7, #32
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd80      	pop	{r7, pc}
 8005c0e:	bf00      	nop
 8005c10:	40023800 	.word	0x40023800
 8005c14:	40000c00 	.word	0x40000c00
 8005c18:	40001000 	.word	0x40001000
 8005c1c:	40001400 	.word	0x40001400
 8005c20:	40014000 	.word	0x40014000

08005c24 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b08a      	sub	sp, #40	@ 0x28
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c2c:	f107 0314 	add.w	r3, r7, #20
 8005c30:	2200      	movs	r2, #0
 8005c32:	601a      	str	r2, [r3, #0]
 8005c34:	605a      	str	r2, [r3, #4]
 8005c36:	609a      	str	r2, [r3, #8]
 8005c38:	60da      	str	r2, [r3, #12]
 8005c3a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a37      	ldr	r2, [pc, #220]	@ (8005d20 <HAL_TIM_MspPostInit+0xfc>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d11f      	bne.n	8005c86 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005c46:	2300      	movs	r3, #0
 8005c48:	613b      	str	r3, [r7, #16]
 8005c4a:	4b36      	ldr	r3, [pc, #216]	@ (8005d24 <HAL_TIM_MspPostInit+0x100>)
 8005c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c4e:	4a35      	ldr	r2, [pc, #212]	@ (8005d24 <HAL_TIM_MspPostInit+0x100>)
 8005c50:	f043 0301 	orr.w	r3, r3, #1
 8005c54:	6313      	str	r3, [r2, #48]	@ 0x30
 8005c56:	4b33      	ldr	r3, [pc, #204]	@ (8005d24 <HAL_TIM_MspPostInit+0x100>)
 8005c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c5a:	f003 0301 	and.w	r3, r3, #1
 8005c5e:	613b      	str	r3, [r7, #16]
 8005c60:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = output_y_pull_Pin;
 8005c62:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005c66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c68:	2302      	movs	r3, #2
 8005c6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005c6c:	2302      	movs	r3, #2
 8005c6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005c70:	2303      	movs	r3, #3
 8005c72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005c74:	2301      	movs	r3, #1
 8005c76:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(output_y_pull_GPIO_Port, &GPIO_InitStruct);
 8005c78:	f107 0314 	add.w	r3, r7, #20
 8005c7c:	4619      	mov	r1, r3
 8005c7e:	482a      	ldr	r0, [pc, #168]	@ (8005d28 <HAL_TIM_MspPostInit+0x104>)
 8005c80:	f001 fbd0 	bl	8007424 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8005c84:	e047      	b.n	8005d16 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM3)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	4a28      	ldr	r2, [pc, #160]	@ (8005d2c <HAL_TIM_MspPostInit+0x108>)
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d11f      	bne.n	8005cd0 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005c90:	2300      	movs	r3, #0
 8005c92:	60fb      	str	r3, [r7, #12]
 8005c94:	4b23      	ldr	r3, [pc, #140]	@ (8005d24 <HAL_TIM_MspPostInit+0x100>)
 8005c96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c98:	4a22      	ldr	r2, [pc, #136]	@ (8005d24 <HAL_TIM_MspPostInit+0x100>)
 8005c9a:	f043 0304 	orr.w	r3, r3, #4
 8005c9e:	6313      	str	r3, [r2, #48]	@ 0x30
 8005ca0:	4b20      	ldr	r3, [pc, #128]	@ (8005d24 <HAL_TIM_MspPostInit+0x100>)
 8005ca2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ca4:	f003 0304 	and.w	r3, r3, #4
 8005ca8:	60fb      	str	r3, [r7, #12]
 8005caa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = output_z_pull_Pin;
 8005cac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005cb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005cb2:	2302      	movs	r3, #2
 8005cb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005cb6:	2302      	movs	r3, #2
 8005cb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005cba:	2303      	movs	r3, #3
 8005cbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005cbe:	2302      	movs	r3, #2
 8005cc0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(output_z_pull_GPIO_Port, &GPIO_InitStruct);
 8005cc2:	f107 0314 	add.w	r3, r7, #20
 8005cc6:	4619      	mov	r1, r3
 8005cc8:	4819      	ldr	r0, [pc, #100]	@ (8005d30 <HAL_TIM_MspPostInit+0x10c>)
 8005cca:	f001 fbab 	bl	8007424 <HAL_GPIO_Init>
}
 8005cce:	e022      	b.n	8005d16 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM8)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4a17      	ldr	r2, [pc, #92]	@ (8005d34 <HAL_TIM_MspPostInit+0x110>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d11d      	bne.n	8005d16 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005cda:	2300      	movs	r3, #0
 8005cdc:	60bb      	str	r3, [r7, #8]
 8005cde:	4b11      	ldr	r3, [pc, #68]	@ (8005d24 <HAL_TIM_MspPostInit+0x100>)
 8005ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ce2:	4a10      	ldr	r2, [pc, #64]	@ (8005d24 <HAL_TIM_MspPostInit+0x100>)
 8005ce4:	f043 0304 	orr.w	r3, r3, #4
 8005ce8:	6313      	str	r3, [r2, #48]	@ 0x30
 8005cea:	4b0e      	ldr	r3, [pc, #56]	@ (8005d24 <HAL_TIM_MspPostInit+0x100>)
 8005cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cee:	f003 0304 	and.w	r3, r3, #4
 8005cf2:	60bb      	str	r3, [r7, #8]
 8005cf4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = output_x_pull_Pin;
 8005cf6:	2340      	movs	r3, #64	@ 0x40
 8005cf8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005cfa:	2302      	movs	r3, #2
 8005cfc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005cfe:	2302      	movs	r3, #2
 8005d00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005d02:	2303      	movs	r3, #3
 8005d04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8005d06:	2303      	movs	r3, #3
 8005d08:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(output_x_pull_GPIO_Port, &GPIO_InitStruct);
 8005d0a:	f107 0314 	add.w	r3, r7, #20
 8005d0e:	4619      	mov	r1, r3
 8005d10:	4807      	ldr	r0, [pc, #28]	@ (8005d30 <HAL_TIM_MspPostInit+0x10c>)
 8005d12:	f001 fb87 	bl	8007424 <HAL_GPIO_Init>
}
 8005d16:	bf00      	nop
 8005d18:	3728      	adds	r7, #40	@ 0x28
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	bd80      	pop	{r7, pc}
 8005d1e:	bf00      	nop
 8005d20:	40010000 	.word	0x40010000
 8005d24:	40023800 	.word	0x40023800
 8005d28:	40020000 	.word	0x40020000
 8005d2c:	40000400 	.word	0x40000400
 8005d30:	40020800 	.word	0x40020800
 8005d34:	40010400 	.word	0x40010400

08005d38 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b08a      	sub	sp, #40	@ 0x28
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d40:	f107 0314 	add.w	r3, r7, #20
 8005d44:	2200      	movs	r2, #0
 8005d46:	601a      	str	r2, [r3, #0]
 8005d48:	605a      	str	r2, [r3, #4]
 8005d4a:	609a      	str	r2, [r3, #8]
 8005d4c:	60da      	str	r2, [r3, #12]
 8005d4e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	4a34      	ldr	r2, [pc, #208]	@ (8005e28 <HAL_UART_MspInit+0xf0>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d161      	bne.n	8005e1e <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	613b      	str	r3, [r7, #16]
 8005d5e:	4b33      	ldr	r3, [pc, #204]	@ (8005e2c <HAL_UART_MspInit+0xf4>)
 8005d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d62:	4a32      	ldr	r2, [pc, #200]	@ (8005e2c <HAL_UART_MspInit+0xf4>)
 8005d64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d68:	6413      	str	r3, [r2, #64]	@ 0x40
 8005d6a:	4b30      	ldr	r3, [pc, #192]	@ (8005e2c <HAL_UART_MspInit+0xf4>)
 8005d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d72:	613b      	str	r3, [r7, #16]
 8005d74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005d76:	2300      	movs	r3, #0
 8005d78:	60fb      	str	r3, [r7, #12]
 8005d7a:	4b2c      	ldr	r3, [pc, #176]	@ (8005e2c <HAL_UART_MspInit+0xf4>)
 8005d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d7e:	4a2b      	ldr	r2, [pc, #172]	@ (8005e2c <HAL_UART_MspInit+0xf4>)
 8005d80:	f043 0301 	orr.w	r3, r3, #1
 8005d84:	6313      	str	r3, [r2, #48]	@ 0x30
 8005d86:	4b29      	ldr	r3, [pc, #164]	@ (8005e2c <HAL_UART_MspInit+0xf4>)
 8005d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d8a:	f003 0301 	and.w	r3, r3, #1
 8005d8e:	60fb      	str	r3, [r7, #12]
 8005d90:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005d92:	230c      	movs	r3, #12
 8005d94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d96:	2302      	movs	r3, #2
 8005d98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005d9e:	2303      	movs	r3, #3
 8005da0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005da2:	2307      	movs	r3, #7
 8005da4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005da6:	f107 0314 	add.w	r3, r7, #20
 8005daa:	4619      	mov	r1, r3
 8005dac:	4820      	ldr	r0, [pc, #128]	@ (8005e30 <HAL_UART_MspInit+0xf8>)
 8005dae:	f001 fb39 	bl	8007424 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8005db2:	4b20      	ldr	r3, [pc, #128]	@ (8005e34 <HAL_UART_MspInit+0xfc>)
 8005db4:	4a20      	ldr	r2, [pc, #128]	@ (8005e38 <HAL_UART_MspInit+0x100>)
 8005db6:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8005db8:	4b1e      	ldr	r3, [pc, #120]	@ (8005e34 <HAL_UART_MspInit+0xfc>)
 8005dba:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8005dbe:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005dc0:	4b1c      	ldr	r3, [pc, #112]	@ (8005e34 <HAL_UART_MspInit+0xfc>)
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005dc6:	4b1b      	ldr	r3, [pc, #108]	@ (8005e34 <HAL_UART_MspInit+0xfc>)
 8005dc8:	2200      	movs	r2, #0
 8005dca:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005dcc:	4b19      	ldr	r3, [pc, #100]	@ (8005e34 <HAL_UART_MspInit+0xfc>)
 8005dce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005dd2:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005dd4:	4b17      	ldr	r3, [pc, #92]	@ (8005e34 <HAL_UART_MspInit+0xfc>)
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005dda:	4b16      	ldr	r3, [pc, #88]	@ (8005e34 <HAL_UART_MspInit+0xfc>)
 8005ddc:	2200      	movs	r2, #0
 8005dde:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8005de0:	4b14      	ldr	r3, [pc, #80]	@ (8005e34 <HAL_UART_MspInit+0xfc>)
 8005de2:	2200      	movs	r2, #0
 8005de4:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005de6:	4b13      	ldr	r3, [pc, #76]	@ (8005e34 <HAL_UART_MspInit+0xfc>)
 8005de8:	2200      	movs	r2, #0
 8005dea:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005dec:	4b11      	ldr	r3, [pc, #68]	@ (8005e34 <HAL_UART_MspInit+0xfc>)
 8005dee:	2200      	movs	r2, #0
 8005df0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8005df2:	4810      	ldr	r0, [pc, #64]	@ (8005e34 <HAL_UART_MspInit+0xfc>)
 8005df4:	f000 fc34 	bl	8006660 <HAL_DMA_Init>
 8005df8:	4603      	mov	r3, r0
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d001      	beq.n	8005e02 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8005dfe:	f7fd fb87 	bl	8003510 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	4a0b      	ldr	r2, [pc, #44]	@ (8005e34 <HAL_UART_MspInit+0xfc>)
 8005e06:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005e08:	4a0a      	ldr	r2, [pc, #40]	@ (8005e34 <HAL_UART_MspInit+0xfc>)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 14, 0);
 8005e0e:	2200      	movs	r2, #0
 8005e10:	210e      	movs	r1, #14
 8005e12:	2026      	movs	r0, #38	@ 0x26
 8005e14:	f000 fbdf 	bl	80065d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005e18:	2026      	movs	r0, #38	@ 0x26
 8005e1a:	f000 fbf8 	bl	800660e <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8005e1e:	bf00      	nop
 8005e20:	3728      	adds	r7, #40	@ 0x28
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bd80      	pop	{r7, pc}
 8005e26:	bf00      	nop
 8005e28:	40004400 	.word	0x40004400
 8005e2c:	40023800 	.word	0x40023800
 8005e30:	40020000 	.word	0x40020000
 8005e34:	20000f14 	.word	0x20000f14
 8005e38:	40026088 	.word	0x40026088

08005e3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005e40:	bf00      	nop
 8005e42:	e7fd      	b.n	8005e40 <NMI_Handler+0x4>

08005e44 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005e44:	b480      	push	{r7}
 8005e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005e48:	bf00      	nop
 8005e4a:	e7fd      	b.n	8005e48 <HardFault_Handler+0x4>

08005e4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005e50:	bf00      	nop
 8005e52:	e7fd      	b.n	8005e50 <MemManage_Handler+0x4>

08005e54 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005e54:	b480      	push	{r7}
 8005e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005e58:	bf00      	nop
 8005e5a:	e7fd      	b.n	8005e58 <BusFault_Handler+0x4>

08005e5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005e60:	bf00      	nop
 8005e62:	e7fd      	b.n	8005e60 <UsageFault_Handler+0x4>

08005e64 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005e64:	b480      	push	{r7}
 8005e66:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005e68:	bf00      	nop
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e70:	4770      	bx	lr

08005e72 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005e72:	b480      	push	{r7}
 8005e74:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005e76:	bf00      	nop
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7e:	4770      	bx	lr

08005e80 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005e80:	b480      	push	{r7}
 8005e82:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005e84:	bf00      	nop
 8005e86:	46bd      	mov	sp, r7
 8005e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8c:	4770      	bx	lr

08005e8e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005e8e:	b580      	push	{r7, lr}
 8005e90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005e92:	f000 fa5d 	bl	8006350 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005e96:	bf00      	nop
 8005e98:	bd80      	pop	{r7, pc}
	...

08005e9c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
//	if(get_home_x() == home_x){
	//	  HAL_GPIO_TogglePin(O3_GPIO_Port, O3_Pin);
		switch(AxisX.mode){
 8005ea0:	4b1d      	ldr	r3, [pc, #116]	@ (8005f18 <EXTI0_IRQHandler+0x7c>)
 8005ea2:	799b      	ldrb	r3, [r3, #6]
 8005ea4:	2b03      	cmp	r3, #3
 8005ea6:	d002      	beq.n	8005eae <EXTI0_IRQHandler+0x12>
 8005ea8:	2b05      	cmp	r3, #5
 8005eaa:	d018      	beq.n	8005ede <EXTI0_IRQHandler+0x42>
 8005eac:	e02f      	b.n	8005f0e <EXTI0_IRQHandler+0x72>
		case MOVE_HOME1:
			output_x_pull_stop();
 8005eae:	2100      	movs	r1, #0
 8005eb0:	481a      	ldr	r0, [pc, #104]	@ (8005f1c <EXTI0_IRQHandler+0x80>)
 8005eb2:	f002 fb27 	bl	8008504 <HAL_TIM_PWM_Stop>
			reset_counter_timer_slave_x();
 8005eb6:	4b1a      	ldr	r3, [pc, #104]	@ (8005f20 <EXTI0_IRQHandler+0x84>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	625a      	str	r2, [r3, #36]	@ 0x24
			AxisX.mode = MOVE_HOME2;
 8005ebe:	4b16      	ldr	r3, [pc, #88]	@ (8005f18 <EXTI0_IRQHandler+0x7c>)
 8005ec0:	2204      	movs	r2, #4
 8005ec2:	719a      	strb	r2, [r3, #6]
			AxisX.current_pos = 0;
 8005ec4:	4b14      	ldr	r3, [pc, #80]	@ (8005f18 <EXTI0_IRQHandler+0x7c>)
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	805a      	strh	r2, [r3, #2]
			Set_HMI_X_Axis(AxisX.current_pos);
 8005eca:	4b13      	ldr	r3, [pc, #76]	@ (8005f18 <EXTI0_IRQHandler+0x7c>)
 8005ecc:	885b      	ldrh	r3, [r3, #2]
 8005ece:	b29b      	uxth	r3, r3
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	f7fe feaf 	bl	8004c34 <Set_HMI_X_Axis>
			AxisX.old_pos = 0;
 8005ed6:	4b10      	ldr	r3, [pc, #64]	@ (8005f18 <EXTI0_IRQHandler+0x7c>)
 8005ed8:	2200      	movs	r2, #0
 8005eda:	809a      	strh	r2, [r3, #4]
			break;
 8005edc:	e017      	b.n	8005f0e <EXTI0_IRQHandler+0x72>
		case MOVE_HOME3:
			output_x_pull_stop();
 8005ede:	2100      	movs	r1, #0
 8005ee0:	480e      	ldr	r0, [pc, #56]	@ (8005f1c <EXTI0_IRQHandler+0x80>)
 8005ee2:	f002 fb0f 	bl	8008504 <HAL_TIM_PWM_Stop>
			reset_counter_timer_slave_x();
 8005ee6:	4b0e      	ldr	r3, [pc, #56]	@ (8005f20 <EXTI0_IRQHandler+0x84>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	2200      	movs	r2, #0
 8005eec:	625a      	str	r2, [r3, #36]	@ 0x24
			AxisX.current_pos = 0;
 8005eee:	4b0a      	ldr	r3, [pc, #40]	@ (8005f18 <EXTI0_IRQHandler+0x7c>)
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	805a      	strh	r2, [r3, #2]
			Set_HMI_X_Axis(AxisX.current_pos);
 8005ef4:	4b08      	ldr	r3, [pc, #32]	@ (8005f18 <EXTI0_IRQHandler+0x7c>)
 8005ef6:	885b      	ldrh	r3, [r3, #2]
 8005ef8:	b29b      	uxth	r3, r3
 8005efa:	4618      	mov	r0, r3
 8005efc:	f7fe fe9a 	bl	8004c34 <Set_HMI_X_Axis>
			AxisX.mode  = STOP;
 8005f00:	4b05      	ldr	r3, [pc, #20]	@ (8005f18 <EXTI0_IRQHandler+0x7c>)
 8005f02:	2200      	movs	r2, #0
 8005f04:	719a      	strb	r2, [r3, #6]
			AxisX.old_pos = 0;
 8005f06:	4b04      	ldr	r3, [pc, #16]	@ (8005f18 <EXTI0_IRQHandler+0x7c>)
 8005f08:	2200      	movs	r2, #0
 8005f0a:	809a      	strh	r2, [r3, #4]
			break;
 8005f0c:	bf00      	nop
	  }
 // }
  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(i1_home_x_Pin);
 8005f0e:	2001      	movs	r0, #1
 8005f10:	f001 fc70 	bl	80077f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8005f14:	bf00      	nop
 8005f16:	bd80      	pop	{r7, pc}
 8005f18:	20000a9c 	.word	0x20000a9c
 8005f1c:	20000e3c 	.word	0x20000e3c
 8005f20:	20000d64 	.word	0x20000d64

08005f24 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */
	if(get_home_y() == home_y){
 8005f28:	2102      	movs	r1, #2
 8005f2a:	4821      	ldr	r0, [pc, #132]	@ (8005fb0 <EXTI1_IRQHandler+0x8c>)
 8005f2c:	f001 fc16 	bl	800775c <HAL_GPIO_ReadPin>
 8005f30:	4603      	mov	r3, r0
 8005f32:	2b01      	cmp	r3, #1
 8005f34:	d136      	bne.n	8005fa4 <EXTI1_IRQHandler+0x80>
	//	  HAL_GPIO_TogglePin(O3_GPIO_Port, O3_Pin);
		switch(AxisY.mode){
 8005f36:	4b1f      	ldr	r3, [pc, #124]	@ (8005fb4 <EXTI1_IRQHandler+0x90>)
 8005f38:	799b      	ldrb	r3, [r3, #6]
 8005f3a:	2b03      	cmp	r3, #3
 8005f3c:	d002      	beq.n	8005f44 <EXTI1_IRQHandler+0x20>
 8005f3e:	2b05      	cmp	r3, #5
 8005f40:	d018      	beq.n	8005f74 <EXTI1_IRQHandler+0x50>
 8005f42:	e02f      	b.n	8005fa4 <EXTI1_IRQHandler+0x80>
		case MOVE_HOME1:
			output_y_pull_stop();
 8005f44:	2100      	movs	r1, #0
 8005f46:	481c      	ldr	r0, [pc, #112]	@ (8005fb8 <EXTI1_IRQHandler+0x94>)
 8005f48:	f002 fadc 	bl	8008504 <HAL_TIM_PWM_Stop>
			reset_counter_timer_slave_y();
 8005f4c:	4b1b      	ldr	r3, [pc, #108]	@ (8005fbc <EXTI1_IRQHandler+0x98>)
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	2200      	movs	r2, #0
 8005f52:	625a      	str	r2, [r3, #36]	@ 0x24
			AxisY.mode = MOVE_HOME2;
 8005f54:	4b17      	ldr	r3, [pc, #92]	@ (8005fb4 <EXTI1_IRQHandler+0x90>)
 8005f56:	2204      	movs	r2, #4
 8005f58:	719a      	strb	r2, [r3, #6]
			AxisY.current_pos = 0;
 8005f5a:	4b16      	ldr	r3, [pc, #88]	@ (8005fb4 <EXTI1_IRQHandler+0x90>)
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	805a      	strh	r2, [r3, #2]
			Set_HMI_Y_Axis(AxisY.current_pos);
 8005f60:	4b14      	ldr	r3, [pc, #80]	@ (8005fb4 <EXTI1_IRQHandler+0x90>)
 8005f62:	885b      	ldrh	r3, [r3, #2]
 8005f64:	b29b      	uxth	r3, r3
 8005f66:	4618      	mov	r0, r3
 8005f68:	f7fe fe74 	bl	8004c54 <Set_HMI_Y_Axis>
			AxisY.old_pos = 0;
 8005f6c:	4b11      	ldr	r3, [pc, #68]	@ (8005fb4 <EXTI1_IRQHandler+0x90>)
 8005f6e:	2200      	movs	r2, #0
 8005f70:	809a      	strh	r2, [r3, #4]
			break;
 8005f72:	e017      	b.n	8005fa4 <EXTI1_IRQHandler+0x80>
		case MOVE_HOME3:
			output_y_pull_stop();
 8005f74:	2100      	movs	r1, #0
 8005f76:	4810      	ldr	r0, [pc, #64]	@ (8005fb8 <EXTI1_IRQHandler+0x94>)
 8005f78:	f002 fac4 	bl	8008504 <HAL_TIM_PWM_Stop>
			reset_counter_timer_slave_y();
 8005f7c:	4b0f      	ldr	r3, [pc, #60]	@ (8005fbc <EXTI1_IRQHandler+0x98>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	2200      	movs	r2, #0
 8005f82:	625a      	str	r2, [r3, #36]	@ 0x24
			AxisY.current_pos = 0;
 8005f84:	4b0b      	ldr	r3, [pc, #44]	@ (8005fb4 <EXTI1_IRQHandler+0x90>)
 8005f86:	2200      	movs	r2, #0
 8005f88:	805a      	strh	r2, [r3, #2]
			Set_HMI_Y_Axis(AxisY.current_pos);
 8005f8a:	4b0a      	ldr	r3, [pc, #40]	@ (8005fb4 <EXTI1_IRQHandler+0x90>)
 8005f8c:	885b      	ldrh	r3, [r3, #2]
 8005f8e:	b29b      	uxth	r3, r3
 8005f90:	4618      	mov	r0, r3
 8005f92:	f7fe fe5f 	bl	8004c54 <Set_HMI_Y_Axis>
			AxisY.mode  = STOP;
 8005f96:	4b07      	ldr	r3, [pc, #28]	@ (8005fb4 <EXTI1_IRQHandler+0x90>)
 8005f98:	2200      	movs	r2, #0
 8005f9a:	719a      	strb	r2, [r3, #6]
			AxisY.old_pos = 0;
 8005f9c:	4b05      	ldr	r3, [pc, #20]	@ (8005fb4 <EXTI1_IRQHandler+0x90>)
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	809a      	strh	r2, [r3, #4]
			break;
 8005fa2:	bf00      	nop
	  }
  }
  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(i2_home_y_Pin);
 8005fa4:	2002      	movs	r0, #2
 8005fa6:	f001 fc25 	bl	80077f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8005faa:	bf00      	nop
 8005fac:	bd80      	pop	{r7, pc}
 8005fae:	bf00      	nop
 8005fb0:	40020800 	.word	0x40020800
 8005fb4:	20000aa4 	.word	0x20000aa4
 8005fb8:	20000c8c 	.word	0x20000c8c
 8005fbc:	20000cd4 	.word	0x20000cd4

08005fc0 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */
	 if(get_home_z() == home_z){
 8005fc4:	2104      	movs	r1, #4
 8005fc6:	4821      	ldr	r0, [pc, #132]	@ (800604c <EXTI2_IRQHandler+0x8c>)
 8005fc8:	f001 fbc8 	bl	800775c <HAL_GPIO_ReadPin>
 8005fcc:	4603      	mov	r3, r0
 8005fce:	2b01      	cmp	r3, #1
 8005fd0:	d136      	bne.n	8006040 <EXTI2_IRQHandler+0x80>
//	  HAL_GPIO_TogglePin(O3_GPIO_Port, O3_Pin);
		switch(AxisZ.mode){
 8005fd2:	4b1f      	ldr	r3, [pc, #124]	@ (8006050 <EXTI2_IRQHandler+0x90>)
 8005fd4:	799b      	ldrb	r3, [r3, #6]
 8005fd6:	2b03      	cmp	r3, #3
 8005fd8:	d002      	beq.n	8005fe0 <EXTI2_IRQHandler+0x20>
 8005fda:	2b05      	cmp	r3, #5
 8005fdc:	d018      	beq.n	8006010 <EXTI2_IRQHandler+0x50>
 8005fde:	e02f      	b.n	8006040 <EXTI2_IRQHandler+0x80>
		case MOVE_HOME1:
			output_z_pull_stop();
 8005fe0:	2108      	movs	r1, #8
 8005fe2:	481c      	ldr	r0, [pc, #112]	@ (8006054 <EXTI2_IRQHandler+0x94>)
 8005fe4:	f002 fa8e 	bl	8008504 <HAL_TIM_PWM_Stop>
			reset_counter_timer_slave_z();
 8005fe8:	4b1b      	ldr	r3, [pc, #108]	@ (8006058 <EXTI2_IRQHandler+0x98>)
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	2200      	movs	r2, #0
 8005fee:	625a      	str	r2, [r3, #36]	@ 0x24
			AxisZ.mode = MOVE_HOME2;
 8005ff0:	4b17      	ldr	r3, [pc, #92]	@ (8006050 <EXTI2_IRQHandler+0x90>)
 8005ff2:	2204      	movs	r2, #4
 8005ff4:	719a      	strb	r2, [r3, #6]
			AxisZ.current_pos = 0;
 8005ff6:	4b16      	ldr	r3, [pc, #88]	@ (8006050 <EXTI2_IRQHandler+0x90>)
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	805a      	strh	r2, [r3, #2]
			Set_HMI_Z_Axis(AxisZ.current_pos);
 8005ffc:	4b14      	ldr	r3, [pc, #80]	@ (8006050 <EXTI2_IRQHandler+0x90>)
 8005ffe:	885b      	ldrh	r3, [r3, #2]
 8006000:	b29b      	uxth	r3, r3
 8006002:	4618      	mov	r0, r3
 8006004:	f7fe fe36 	bl	8004c74 <Set_HMI_Z_Axis>
			AxisZ.old_pos = 0;
 8006008:	4b11      	ldr	r3, [pc, #68]	@ (8006050 <EXTI2_IRQHandler+0x90>)
 800600a:	2200      	movs	r2, #0
 800600c:	809a      	strh	r2, [r3, #4]
		  break;
 800600e:	e017      	b.n	8006040 <EXTI2_IRQHandler+0x80>
	  case MOVE_HOME3:
			output_z_pull_stop();
 8006010:	2108      	movs	r1, #8
 8006012:	4810      	ldr	r0, [pc, #64]	@ (8006054 <EXTI2_IRQHandler+0x94>)
 8006014:	f002 fa76 	bl	8008504 <HAL_TIM_PWM_Stop>
			reset_counter_timer_slave_z();
 8006018:	4b0f      	ldr	r3, [pc, #60]	@ (8006058 <EXTI2_IRQHandler+0x98>)
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	2200      	movs	r2, #0
 800601e:	625a      	str	r2, [r3, #36]	@ 0x24
			AxisZ.current_pos = 0;
 8006020:	4b0b      	ldr	r3, [pc, #44]	@ (8006050 <EXTI2_IRQHandler+0x90>)
 8006022:	2200      	movs	r2, #0
 8006024:	805a      	strh	r2, [r3, #2]
			Set_HMI_Z_Axis(AxisZ.current_pos);
 8006026:	4b0a      	ldr	r3, [pc, #40]	@ (8006050 <EXTI2_IRQHandler+0x90>)
 8006028:	885b      	ldrh	r3, [r3, #2]
 800602a:	b29b      	uxth	r3, r3
 800602c:	4618      	mov	r0, r3
 800602e:	f7fe fe21 	bl	8004c74 <Set_HMI_Z_Axis>
			AxisZ.mode  = STOP;
 8006032:	4b07      	ldr	r3, [pc, #28]	@ (8006050 <EXTI2_IRQHandler+0x90>)
 8006034:	2200      	movs	r2, #0
 8006036:	719a      	strb	r2, [r3, #6]
			AxisZ.old_pos = 0;
 8006038:	4b05      	ldr	r3, [pc, #20]	@ (8006050 <EXTI2_IRQHandler+0x90>)
 800603a:	2200      	movs	r2, #0
 800603c:	809a      	strh	r2, [r3, #4]
		  break;
 800603e:	bf00      	nop
	  }
  }
  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(i3_home_z_Pin);
 8006040:	2004      	movs	r0, #4
 8006042:	f001 fbd7 	bl	80077f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8006046:	bf00      	nop
 8006048:	bd80      	pop	{r7, pc}
 800604a:	bf00      	nop
 800604c:	40020800 	.word	0x40020800
 8006050:	20000aac 	.word	0x20000aac
 8006054:	20000d1c 	.word	0x20000d1c
 8006058:	20000e84 	.word	0x20000e84

0800605c <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(i4_estop_Pin);
 8006060:	2008      	movs	r0, #8
 8006062:	f001 fbc7 	bl	80077f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8006066:	bf00      	nop
 8006068:	bd80      	pop	{r7, pc}

0800606a <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800606a:	b580      	push	{r7, lr}
 800606c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(i5_stop_Pin);
 800606e:	2010      	movs	r0, #16
 8006070:	f001 fbc0 	bl	80077f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8006074:	bf00      	nop
 8006076:	bd80      	pop	{r7, pc}

08006078 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800607c:	4802      	ldr	r0, [pc, #8]	@ (8006088 <DMA1_Stream5_IRQHandler+0x10>)
 800607e:	f000 fc87 	bl	8006990 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8006082:	bf00      	nop
 8006084:	bd80      	pop	{r7, pc}
 8006086:	bf00      	nop
 8006088:	20000f14 	.word	0x20000f14

0800608c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8006090:	2020      	movs	r0, #32
 8006092:	f001 fbaf 	bl	80077f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(i9_pressure_Pin);
 8006096:	2080      	movs	r0, #128	@ 0x80
 8006098:	f001 fbac 	bl	80077f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800609c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80060a0:	f001 fba8 	bl	80077f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 80060a4:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80060a8:	f001 fba4 	bl	80077f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80060ac:	bf00      	nop
 80060ae:	bd80      	pop	{r7, pc}

080060b0 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */
  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80060b4:	4808      	ldr	r0, [pc, #32]	@ (80060d8 <TIM1_BRK_TIM9_IRQHandler+0x28>)
 80060b6:	f002 fa95 	bl	80085e4 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 80060ba:	4808      	ldr	r0, [pc, #32]	@ (80060dc <TIM1_BRK_TIM9_IRQHandler+0x2c>)
 80060bc:	f002 fa92 	bl	80085e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */
	if(AxisZ.mode == MOVE_MANUAL){
 80060c0:	4b07      	ldr	r3, [pc, #28]	@ (80060e0 <TIM1_BRK_TIM9_IRQHandler+0x30>)
 80060c2:	799b      	ldrb	r3, [r3, #6]
 80060c4:	2b02      	cmp	r3, #2
 80060c6:	d102      	bne.n	80060ce <TIM1_BRK_TIM9_IRQHandler+0x1e>
		AxisZ.mode = MOVE_AUTO;}
 80060c8:	4b05      	ldr	r3, [pc, #20]	@ (80060e0 <TIM1_BRK_TIM9_IRQHandler+0x30>)
 80060ca:	2201      	movs	r2, #1
 80060cc:	719a      	strb	r2, [r3, #6]
		Stop_motor_z();
 80060ce:	f7fe fd25 	bl	8004b1c <Stop_motor_z>

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80060d2:	bf00      	nop
 80060d4:	bd80      	pop	{r7, pc}
 80060d6:	bf00      	nop
 80060d8:	20000c8c 	.word	0x20000c8c
 80060dc:	20000e84 	.word	0x20000e84
 80060e0:	20000aac 	.word	0x20000aac

080060e4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80060e8:	4806      	ldr	r0, [pc, #24]	@ (8006104 <TIM2_IRQHandler+0x20>)
 80060ea:	f002 fa7b 	bl	80085e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
	if(AxisY.mode == MOVE_MANUAL){
 80060ee:	4b06      	ldr	r3, [pc, #24]	@ (8006108 <TIM2_IRQHandler+0x24>)
 80060f0:	799b      	ldrb	r3, [r3, #6]
 80060f2:	2b02      	cmp	r3, #2
 80060f4:	d102      	bne.n	80060fc <TIM2_IRQHandler+0x18>
		AxisY.mode = MOVE_AUTO;}
 80060f6:	4b04      	ldr	r3, [pc, #16]	@ (8006108 <TIM2_IRQHandler+0x24>)
 80060f8:	2201      	movs	r2, #1
 80060fa:	719a      	strb	r2, [r3, #6]
		Stop_motor_y();
 80060fc:	f7fe fcb2 	bl	8004a64 <Stop_motor_y>

  /* USER CODE END TIM2_IRQn 1 */
}
 8006100:	bf00      	nop
 8006102:	bd80      	pop	{r7, pc}
 8006104:	20000cd4 	.word	0x20000cd4
 8006108:	20000aa4 	.word	0x20000aa4

0800610c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8006110:	4802      	ldr	r0, [pc, #8]	@ (800611c <USART2_IRQHandler+0x10>)
 8006112:	f003 fa2f 	bl	8009574 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8006116:	bf00      	nop
 8006118:	bd80      	pop	{r7, pc}
 800611a:	bf00      	nop
 800611c:	20000ecc 	.word	0x20000ecc

08006120 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	af00      	add	r7, sp, #0
//			Stop_motor_x();
//			Stop_motor_y();
//			Stop_motor_z();
//	}
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(i12_vacum1_Pin);
 8006124:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8006128:	f001 fb64 	bl	80077f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(i13_vacum2_Pin);
 800612c:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8006130:	f001 fb60 	bl	80077f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(i14_Door_L_Pin);
 8006134:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8006138:	f001 fb5c 	bl	80077f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(i15_Door_R_Pin);
 800613c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8006140:	f001 fb58 	bl	80077f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(i16_start_Pin);
 8006144:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8006148:	f001 fb54 	bl	80077f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(i17_reset_Pin);
 800614c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8006150:	f001 fb50 	bl	80077f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8006154:	bf00      	nop
 8006156:	bd80      	pop	{r7, pc}

08006158 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8006158:	b580      	push	{r7, lr}
 800615a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	if(AxisX.mode == MOVE_MANUAL){
 800615c:	4b06      	ldr	r3, [pc, #24]	@ (8006178 <TIM5_IRQHandler+0x20>)
 800615e:	799b      	ldrb	r3, [r3, #6]
 8006160:	2b02      	cmp	r3, #2
 8006162:	d102      	bne.n	800616a <TIM5_IRQHandler+0x12>
		AxisX.mode = MOVE_AUTO;}
 8006164:	4b04      	ldr	r3, [pc, #16]	@ (8006178 <TIM5_IRQHandler+0x20>)
 8006166:	2201      	movs	r2, #1
 8006168:	719a      	strb	r2, [r3, #6]
		Stop_motor_x();
 800616a:	f7fe fc1f 	bl	80049ac <Stop_motor_x>
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800616e:	4803      	ldr	r0, [pc, #12]	@ (800617c <TIM5_IRQHandler+0x24>)
 8006170:	f002 fa38 	bl	80085e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8006174:	bf00      	nop
 8006176:	bd80      	pop	{r7, pc}
 8006178:	20000a9c 	.word	0x20000a9c
 800617c:	20000d64 	.word	0x20000d64

08006180 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	task_timer6();
 8006184:	f7fc faae 	bl	80026e4 <task_timer6>

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8006188:	4802      	ldr	r0, [pc, #8]	@ (8006194 <TIM6_DAC_IRQHandler+0x14>)
 800618a:	f002 fa2b 	bl	80085e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800618e:	bf00      	nop
 8006190:	bd80      	pop	{r7, pc}
 8006192:	bf00      	nop
 8006194:	20000dac 	.word	0x20000dac

08006198 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */
  Tick++;
 800619c:	4b05      	ldr	r3, [pc, #20]	@ (80061b4 <TIM7_IRQHandler+0x1c>)
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	3301      	adds	r3, #1
 80061a2:	4a04      	ldr	r2, [pc, #16]	@ (80061b4 <TIM7_IRQHandler+0x1c>)
 80061a4:	6013      	str	r3, [r2, #0]
  task_timer7();
 80061a6:	f7fc fac5 	bl	8002734 <task_timer7>
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80061aa:	4803      	ldr	r0, [pc, #12]	@ (80061b8 <TIM7_IRQHandler+0x20>)
 80061ac:	f002 fa1a 	bl	80085e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80061b0:	bf00      	nop
 80061b2:	bd80      	pop	{r7, pc}
 80061b4:	20001468 	.word	0x20001468
 80061b8:	20000df4 	.word	0x20000df4

080061bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80061bc:	b480      	push	{r7}
 80061be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80061c0:	4b06      	ldr	r3, [pc, #24]	@ (80061dc <SystemInit+0x20>)
 80061c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061c6:	4a05      	ldr	r2, [pc, #20]	@ (80061dc <SystemInit+0x20>)
 80061c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80061cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80061d0:	bf00      	nop
 80061d2:	46bd      	mov	sp, r7
 80061d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d8:	4770      	bx	lr
 80061da:	bf00      	nop
 80061dc:	e000ed00 	.word	0xe000ed00

080061e0 <delay_us>:
 */

#include <tick.h>
extern uint32_t Tick;
void delay_us(uint32_t us)
{
 80061e0:	b480      	push	{r7}
 80061e2:	b085      	sub	sp, #20
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
	  uint32_t tmp = Tick + us;
 80061e8:	4b08      	ldr	r3, [pc, #32]	@ (800620c <delay_us+0x2c>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	687a      	ldr	r2, [r7, #4]
 80061ee:	4413      	add	r3, r2
 80061f0:	60fb      	str	r3, [r7, #12]
	    while(Tick < tmp){
 80061f2:	bf00      	nop
 80061f4:	4b05      	ldr	r3, [pc, #20]	@ (800620c <delay_us+0x2c>)
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	68fa      	ldr	r2, [r7, #12]
 80061fa:	429a      	cmp	r2, r3
 80061fc:	d8fa      	bhi.n	80061f4 <delay_us+0x14>
	  	//  __NOP();
	    }
}
 80061fe:	bf00      	nop
 8006200:	bf00      	nop
 8006202:	3714      	adds	r7, #20
 8006204:	46bd      	mov	sp, r7
 8006206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620a:	4770      	bx	lr
 800620c:	20001468 	.word	0x20001468

08006210 <Timer_Check>:

uint8_t Timer_Check(uint8_t id, uint32_t interval)
{
 8006210:	b480      	push	{r7}
 8006212:	b083      	sub	sp, #12
 8006214:	af00      	add	r7, sp, #0
 8006216:	4603      	mov	r3, r0
 8006218:	6039      	str	r1, [r7, #0]
 800621a:	71fb      	strb	r3, [r7, #7]
    static uint32_t previousMillis[10] = {0};

    if (Tick - previousMillis[id] >= interval)
 800621c:	4b0c      	ldr	r3, [pc, #48]	@ (8006250 <Timer_Check+0x40>)
 800621e:	681a      	ldr	r2, [r3, #0]
 8006220:	79fb      	ldrb	r3, [r7, #7]
 8006222:	490c      	ldr	r1, [pc, #48]	@ (8006254 <Timer_Check+0x44>)
 8006224:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006228:	1ad3      	subs	r3, r2, r3
 800622a:	683a      	ldr	r2, [r7, #0]
 800622c:	429a      	cmp	r2, r3
 800622e:	d807      	bhi.n	8006240 <Timer_Check+0x30>
    {
        previousMillis[id] = Tick;
 8006230:	79fb      	ldrb	r3, [r7, #7]
 8006232:	4a07      	ldr	r2, [pc, #28]	@ (8006250 <Timer_Check+0x40>)
 8006234:	6812      	ldr	r2, [r2, #0]
 8006236:	4907      	ldr	r1, [pc, #28]	@ (8006254 <Timer_Check+0x44>)
 8006238:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        return 1;
 800623c:	2301      	movs	r3, #1
 800623e:	e000      	b.n	8006242 <Timer_Check+0x32>
    }
    return 0;
 8006240:	2300      	movs	r3, #0
}
 8006242:	4618      	mov	r0, r3
 8006244:	370c      	adds	r7, #12
 8006246:	46bd      	mov	sp, r7
 8006248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624c:	4770      	bx	lr
 800624e:	bf00      	nop
 8006250:	20001468 	.word	0x20001468
 8006254:	2000146c 	.word	0x2000146c

08006258 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8006258:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8006290 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800625c:	f7ff ffae 	bl	80061bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006260:	480c      	ldr	r0, [pc, #48]	@ (8006294 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8006262:	490d      	ldr	r1, [pc, #52]	@ (8006298 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8006264:	4a0d      	ldr	r2, [pc, #52]	@ (800629c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8006266:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006268:	e002      	b.n	8006270 <LoopCopyDataInit>

0800626a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800626a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800626c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800626e:	3304      	adds	r3, #4

08006270 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006270:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006272:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006274:	d3f9      	bcc.n	800626a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006276:	4a0a      	ldr	r2, [pc, #40]	@ (80062a0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8006278:	4c0a      	ldr	r4, [pc, #40]	@ (80062a4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800627a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800627c:	e001      	b.n	8006282 <LoopFillZerobss>

0800627e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800627e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006280:	3204      	adds	r2, #4

08006282 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006282:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006284:	d3fb      	bcc.n	800627e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8006286:	f004 fa83 	bl	800a790 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800628a:	f7fc fc89 	bl	8002ba0 <main>
  bx  lr    
 800628e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8006290:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8006294:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006298:	20000ae0 	.word	0x20000ae0
  ldr r2, =_sidata
 800629c:	0800a824 	.word	0x0800a824
  ldr r2, =_sbss
 80062a0:	20000ae0 	.word	0x20000ae0
  ldr r4, =_ebss
 80062a4:	20001498 	.word	0x20001498

080062a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80062a8:	e7fe      	b.n	80062a8 <ADC_IRQHandler>
	...

080062ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80062b0:	4b0e      	ldr	r3, [pc, #56]	@ (80062ec <HAL_Init+0x40>)
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4a0d      	ldr	r2, [pc, #52]	@ (80062ec <HAL_Init+0x40>)
 80062b6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80062ba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80062bc:	4b0b      	ldr	r3, [pc, #44]	@ (80062ec <HAL_Init+0x40>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4a0a      	ldr	r2, [pc, #40]	@ (80062ec <HAL_Init+0x40>)
 80062c2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80062c6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80062c8:	4b08      	ldr	r3, [pc, #32]	@ (80062ec <HAL_Init+0x40>)
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4a07      	ldr	r2, [pc, #28]	@ (80062ec <HAL_Init+0x40>)
 80062ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80062d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80062d4:	2003      	movs	r0, #3
 80062d6:	f000 f973 	bl	80065c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80062da:	200f      	movs	r0, #15
 80062dc:	f000 f808 	bl	80062f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80062e0:	f7ff fb86 	bl	80059f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80062e4:	2300      	movs	r3, #0
}
 80062e6:	4618      	mov	r0, r3
 80062e8:	bd80      	pop	{r7, pc}
 80062ea:	bf00      	nop
 80062ec:	40023c00 	.word	0x40023c00

080062f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b082      	sub	sp, #8
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80062f8:	4b12      	ldr	r3, [pc, #72]	@ (8006344 <HAL_InitTick+0x54>)
 80062fa:	681a      	ldr	r2, [r3, #0]
 80062fc:	4b12      	ldr	r3, [pc, #72]	@ (8006348 <HAL_InitTick+0x58>)
 80062fe:	781b      	ldrb	r3, [r3, #0]
 8006300:	4619      	mov	r1, r3
 8006302:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006306:	fbb3 f3f1 	udiv	r3, r3, r1
 800630a:	fbb2 f3f3 	udiv	r3, r2, r3
 800630e:	4618      	mov	r0, r3
 8006310:	f000 f999 	bl	8006646 <HAL_SYSTICK_Config>
 8006314:	4603      	mov	r3, r0
 8006316:	2b00      	cmp	r3, #0
 8006318:	d001      	beq.n	800631e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800631a:	2301      	movs	r3, #1
 800631c:	e00e      	b.n	800633c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2b0f      	cmp	r3, #15
 8006322:	d80a      	bhi.n	800633a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006324:	2200      	movs	r2, #0
 8006326:	6879      	ldr	r1, [r7, #4]
 8006328:	f04f 30ff 	mov.w	r0, #4294967295
 800632c:	f000 f953 	bl	80065d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006330:	4a06      	ldr	r2, [pc, #24]	@ (800634c <HAL_InitTick+0x5c>)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006336:	2300      	movs	r3, #0
 8006338:	e000      	b.n	800633c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800633a:	2301      	movs	r3, #1
}
 800633c:	4618      	mov	r0, r3
 800633e:	3708      	adds	r7, #8
 8006340:	46bd      	mov	sp, r7
 8006342:	bd80      	pop	{r7, pc}
 8006344:	20000ab4 	.word	0x20000ab4
 8006348:	20000abc 	.word	0x20000abc
 800634c:	20000ab8 	.word	0x20000ab8

08006350 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006350:	b480      	push	{r7}
 8006352:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006354:	4b06      	ldr	r3, [pc, #24]	@ (8006370 <HAL_IncTick+0x20>)
 8006356:	781b      	ldrb	r3, [r3, #0]
 8006358:	461a      	mov	r2, r3
 800635a:	4b06      	ldr	r3, [pc, #24]	@ (8006374 <HAL_IncTick+0x24>)
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4413      	add	r3, r2
 8006360:	4a04      	ldr	r2, [pc, #16]	@ (8006374 <HAL_IncTick+0x24>)
 8006362:	6013      	str	r3, [r2, #0]
}
 8006364:	bf00      	nop
 8006366:	46bd      	mov	sp, r7
 8006368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636c:	4770      	bx	lr
 800636e:	bf00      	nop
 8006370:	20000abc 	.word	0x20000abc
 8006374:	20001494 	.word	0x20001494

08006378 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006378:	b480      	push	{r7}
 800637a:	af00      	add	r7, sp, #0
  return uwTick;
 800637c:	4b03      	ldr	r3, [pc, #12]	@ (800638c <HAL_GetTick+0x14>)
 800637e:	681b      	ldr	r3, [r3, #0]
}
 8006380:	4618      	mov	r0, r3
 8006382:	46bd      	mov	sp, r7
 8006384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006388:	4770      	bx	lr
 800638a:	bf00      	nop
 800638c:	20001494 	.word	0x20001494

08006390 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b084      	sub	sp, #16
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006398:	f7ff ffee 	bl	8006378 <HAL_GetTick>
 800639c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063a8:	d005      	beq.n	80063b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80063aa:	4b0a      	ldr	r3, [pc, #40]	@ (80063d4 <HAL_Delay+0x44>)
 80063ac:	781b      	ldrb	r3, [r3, #0]
 80063ae:	461a      	mov	r2, r3
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	4413      	add	r3, r2
 80063b4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80063b6:	bf00      	nop
 80063b8:	f7ff ffde 	bl	8006378 <HAL_GetTick>
 80063bc:	4602      	mov	r2, r0
 80063be:	68bb      	ldr	r3, [r7, #8]
 80063c0:	1ad3      	subs	r3, r2, r3
 80063c2:	68fa      	ldr	r2, [r7, #12]
 80063c4:	429a      	cmp	r2, r3
 80063c6:	d8f7      	bhi.n	80063b8 <HAL_Delay+0x28>
  {
  }
}
 80063c8:	bf00      	nop
 80063ca:	bf00      	nop
 80063cc:	3710      	adds	r7, #16
 80063ce:	46bd      	mov	sp, r7
 80063d0:	bd80      	pop	{r7, pc}
 80063d2:	bf00      	nop
 80063d4:	20000abc 	.word	0x20000abc

080063d8 <__NVIC_SetPriorityGrouping>:
{
 80063d8:	b480      	push	{r7}
 80063da:	b085      	sub	sp, #20
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	f003 0307 	and.w	r3, r3, #7
 80063e6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80063e8:	4b0c      	ldr	r3, [pc, #48]	@ (800641c <__NVIC_SetPriorityGrouping+0x44>)
 80063ea:	68db      	ldr	r3, [r3, #12]
 80063ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80063ee:	68ba      	ldr	r2, [r7, #8]
 80063f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80063f4:	4013      	ands	r3, r2
 80063f6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80063fc:	68bb      	ldr	r3, [r7, #8]
 80063fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006400:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006404:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006408:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800640a:	4a04      	ldr	r2, [pc, #16]	@ (800641c <__NVIC_SetPriorityGrouping+0x44>)
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	60d3      	str	r3, [r2, #12]
}
 8006410:	bf00      	nop
 8006412:	3714      	adds	r7, #20
 8006414:	46bd      	mov	sp, r7
 8006416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641a:	4770      	bx	lr
 800641c:	e000ed00 	.word	0xe000ed00

08006420 <__NVIC_GetPriorityGrouping>:
{
 8006420:	b480      	push	{r7}
 8006422:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006424:	4b04      	ldr	r3, [pc, #16]	@ (8006438 <__NVIC_GetPriorityGrouping+0x18>)
 8006426:	68db      	ldr	r3, [r3, #12]
 8006428:	0a1b      	lsrs	r3, r3, #8
 800642a:	f003 0307 	and.w	r3, r3, #7
}
 800642e:	4618      	mov	r0, r3
 8006430:	46bd      	mov	sp, r7
 8006432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006436:	4770      	bx	lr
 8006438:	e000ed00 	.word	0xe000ed00

0800643c <__NVIC_EnableIRQ>:
{
 800643c:	b480      	push	{r7}
 800643e:	b083      	sub	sp, #12
 8006440:	af00      	add	r7, sp, #0
 8006442:	4603      	mov	r3, r0
 8006444:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006446:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800644a:	2b00      	cmp	r3, #0
 800644c:	db0b      	blt.n	8006466 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800644e:	79fb      	ldrb	r3, [r7, #7]
 8006450:	f003 021f 	and.w	r2, r3, #31
 8006454:	4907      	ldr	r1, [pc, #28]	@ (8006474 <__NVIC_EnableIRQ+0x38>)
 8006456:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800645a:	095b      	lsrs	r3, r3, #5
 800645c:	2001      	movs	r0, #1
 800645e:	fa00 f202 	lsl.w	r2, r0, r2
 8006462:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006466:	bf00      	nop
 8006468:	370c      	adds	r7, #12
 800646a:	46bd      	mov	sp, r7
 800646c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006470:	4770      	bx	lr
 8006472:	bf00      	nop
 8006474:	e000e100 	.word	0xe000e100

08006478 <__NVIC_DisableIRQ>:
{
 8006478:	b480      	push	{r7}
 800647a:	b083      	sub	sp, #12
 800647c:	af00      	add	r7, sp, #0
 800647e:	4603      	mov	r3, r0
 8006480:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006486:	2b00      	cmp	r3, #0
 8006488:	db12      	blt.n	80064b0 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800648a:	79fb      	ldrb	r3, [r7, #7]
 800648c:	f003 021f 	and.w	r2, r3, #31
 8006490:	490a      	ldr	r1, [pc, #40]	@ (80064bc <__NVIC_DisableIRQ+0x44>)
 8006492:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006496:	095b      	lsrs	r3, r3, #5
 8006498:	2001      	movs	r0, #1
 800649a:	fa00 f202 	lsl.w	r2, r0, r2
 800649e:	3320      	adds	r3, #32
 80064a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80064a4:	f3bf 8f4f 	dsb	sy
}
 80064a8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80064aa:	f3bf 8f6f 	isb	sy
}
 80064ae:	bf00      	nop
}
 80064b0:	bf00      	nop
 80064b2:	370c      	adds	r7, #12
 80064b4:	46bd      	mov	sp, r7
 80064b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ba:	4770      	bx	lr
 80064bc:	e000e100 	.word	0xe000e100

080064c0 <__NVIC_SetPriority>:
{
 80064c0:	b480      	push	{r7}
 80064c2:	b083      	sub	sp, #12
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	4603      	mov	r3, r0
 80064c8:	6039      	str	r1, [r7, #0]
 80064ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80064cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	db0a      	blt.n	80064ea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	b2da      	uxtb	r2, r3
 80064d8:	490c      	ldr	r1, [pc, #48]	@ (800650c <__NVIC_SetPriority+0x4c>)
 80064da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064de:	0112      	lsls	r2, r2, #4
 80064e0:	b2d2      	uxtb	r2, r2
 80064e2:	440b      	add	r3, r1
 80064e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80064e8:	e00a      	b.n	8006500 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80064ea:	683b      	ldr	r3, [r7, #0]
 80064ec:	b2da      	uxtb	r2, r3
 80064ee:	4908      	ldr	r1, [pc, #32]	@ (8006510 <__NVIC_SetPriority+0x50>)
 80064f0:	79fb      	ldrb	r3, [r7, #7]
 80064f2:	f003 030f 	and.w	r3, r3, #15
 80064f6:	3b04      	subs	r3, #4
 80064f8:	0112      	lsls	r2, r2, #4
 80064fa:	b2d2      	uxtb	r2, r2
 80064fc:	440b      	add	r3, r1
 80064fe:	761a      	strb	r2, [r3, #24]
}
 8006500:	bf00      	nop
 8006502:	370c      	adds	r7, #12
 8006504:	46bd      	mov	sp, r7
 8006506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650a:	4770      	bx	lr
 800650c:	e000e100 	.word	0xe000e100
 8006510:	e000ed00 	.word	0xe000ed00

08006514 <NVIC_EncodePriority>:
{
 8006514:	b480      	push	{r7}
 8006516:	b089      	sub	sp, #36	@ 0x24
 8006518:	af00      	add	r7, sp, #0
 800651a:	60f8      	str	r0, [r7, #12]
 800651c:	60b9      	str	r1, [r7, #8]
 800651e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	f003 0307 	and.w	r3, r3, #7
 8006526:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006528:	69fb      	ldr	r3, [r7, #28]
 800652a:	f1c3 0307 	rsb	r3, r3, #7
 800652e:	2b04      	cmp	r3, #4
 8006530:	bf28      	it	cs
 8006532:	2304      	movcs	r3, #4
 8006534:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006536:	69fb      	ldr	r3, [r7, #28]
 8006538:	3304      	adds	r3, #4
 800653a:	2b06      	cmp	r3, #6
 800653c:	d902      	bls.n	8006544 <NVIC_EncodePriority+0x30>
 800653e:	69fb      	ldr	r3, [r7, #28]
 8006540:	3b03      	subs	r3, #3
 8006542:	e000      	b.n	8006546 <NVIC_EncodePriority+0x32>
 8006544:	2300      	movs	r3, #0
 8006546:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006548:	f04f 32ff 	mov.w	r2, #4294967295
 800654c:	69bb      	ldr	r3, [r7, #24]
 800654e:	fa02 f303 	lsl.w	r3, r2, r3
 8006552:	43da      	mvns	r2, r3
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	401a      	ands	r2, r3
 8006558:	697b      	ldr	r3, [r7, #20]
 800655a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800655c:	f04f 31ff 	mov.w	r1, #4294967295
 8006560:	697b      	ldr	r3, [r7, #20]
 8006562:	fa01 f303 	lsl.w	r3, r1, r3
 8006566:	43d9      	mvns	r1, r3
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800656c:	4313      	orrs	r3, r2
}
 800656e:	4618      	mov	r0, r3
 8006570:	3724      	adds	r7, #36	@ 0x24
 8006572:	46bd      	mov	sp, r7
 8006574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006578:	4770      	bx	lr
	...

0800657c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b082      	sub	sp, #8
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	3b01      	subs	r3, #1
 8006588:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800658c:	d301      	bcc.n	8006592 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800658e:	2301      	movs	r3, #1
 8006590:	e00f      	b.n	80065b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006592:	4a0a      	ldr	r2, [pc, #40]	@ (80065bc <SysTick_Config+0x40>)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	3b01      	subs	r3, #1
 8006598:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800659a:	210f      	movs	r1, #15
 800659c:	f04f 30ff 	mov.w	r0, #4294967295
 80065a0:	f7ff ff8e 	bl	80064c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80065a4:	4b05      	ldr	r3, [pc, #20]	@ (80065bc <SysTick_Config+0x40>)
 80065a6:	2200      	movs	r2, #0
 80065a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80065aa:	4b04      	ldr	r3, [pc, #16]	@ (80065bc <SysTick_Config+0x40>)
 80065ac:	2207      	movs	r2, #7
 80065ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80065b0:	2300      	movs	r3, #0
}
 80065b2:	4618      	mov	r0, r3
 80065b4:	3708      	adds	r7, #8
 80065b6:	46bd      	mov	sp, r7
 80065b8:	bd80      	pop	{r7, pc}
 80065ba:	bf00      	nop
 80065bc:	e000e010 	.word	0xe000e010

080065c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80065c0:	b580      	push	{r7, lr}
 80065c2:	b082      	sub	sp, #8
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80065c8:	6878      	ldr	r0, [r7, #4]
 80065ca:	f7ff ff05 	bl	80063d8 <__NVIC_SetPriorityGrouping>
}
 80065ce:	bf00      	nop
 80065d0:	3708      	adds	r7, #8
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bd80      	pop	{r7, pc}

080065d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80065d6:	b580      	push	{r7, lr}
 80065d8:	b086      	sub	sp, #24
 80065da:	af00      	add	r7, sp, #0
 80065dc:	4603      	mov	r3, r0
 80065de:	60b9      	str	r1, [r7, #8]
 80065e0:	607a      	str	r2, [r7, #4]
 80065e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80065e4:	2300      	movs	r3, #0
 80065e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80065e8:	f7ff ff1a 	bl	8006420 <__NVIC_GetPriorityGrouping>
 80065ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80065ee:	687a      	ldr	r2, [r7, #4]
 80065f0:	68b9      	ldr	r1, [r7, #8]
 80065f2:	6978      	ldr	r0, [r7, #20]
 80065f4:	f7ff ff8e 	bl	8006514 <NVIC_EncodePriority>
 80065f8:	4602      	mov	r2, r0
 80065fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80065fe:	4611      	mov	r1, r2
 8006600:	4618      	mov	r0, r3
 8006602:	f7ff ff5d 	bl	80064c0 <__NVIC_SetPriority>
}
 8006606:	bf00      	nop
 8006608:	3718      	adds	r7, #24
 800660a:	46bd      	mov	sp, r7
 800660c:	bd80      	pop	{r7, pc}

0800660e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800660e:	b580      	push	{r7, lr}
 8006610:	b082      	sub	sp, #8
 8006612:	af00      	add	r7, sp, #0
 8006614:	4603      	mov	r3, r0
 8006616:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006618:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800661c:	4618      	mov	r0, r3
 800661e:	f7ff ff0d 	bl	800643c <__NVIC_EnableIRQ>
}
 8006622:	bf00      	nop
 8006624:	3708      	adds	r7, #8
 8006626:	46bd      	mov	sp, r7
 8006628:	bd80      	pop	{r7, pc}

0800662a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800662a:	b580      	push	{r7, lr}
 800662c:	b082      	sub	sp, #8
 800662e:	af00      	add	r7, sp, #0
 8006630:	4603      	mov	r3, r0
 8006632:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8006634:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006638:	4618      	mov	r0, r3
 800663a:	f7ff ff1d 	bl	8006478 <__NVIC_DisableIRQ>
}
 800663e:	bf00      	nop
 8006640:	3708      	adds	r7, #8
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}

08006646 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006646:	b580      	push	{r7, lr}
 8006648:	b082      	sub	sp, #8
 800664a:	af00      	add	r7, sp, #0
 800664c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800664e:	6878      	ldr	r0, [r7, #4]
 8006650:	f7ff ff94 	bl	800657c <SysTick_Config>
 8006654:	4603      	mov	r3, r0
}
 8006656:	4618      	mov	r0, r3
 8006658:	3708      	adds	r7, #8
 800665a:	46bd      	mov	sp, r7
 800665c:	bd80      	pop	{r7, pc}
	...

08006660 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b086      	sub	sp, #24
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006668:	2300      	movs	r3, #0
 800666a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800666c:	f7ff fe84 	bl	8006378 <HAL_GetTick>
 8006670:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d101      	bne.n	800667c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006678:	2301      	movs	r3, #1
 800667a:	e099      	b.n	80067b0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2202      	movs	r2, #2
 8006680:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2200      	movs	r2, #0
 8006688:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	681a      	ldr	r2, [r3, #0]
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f022 0201 	bic.w	r2, r2, #1
 800669a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800669c:	e00f      	b.n	80066be <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800669e:	f7ff fe6b 	bl	8006378 <HAL_GetTick>
 80066a2:	4602      	mov	r2, r0
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	1ad3      	subs	r3, r2, r3
 80066a8:	2b05      	cmp	r3, #5
 80066aa:	d908      	bls.n	80066be <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2220      	movs	r2, #32
 80066b0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2203      	movs	r2, #3
 80066b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80066ba:	2303      	movs	r3, #3
 80066bc:	e078      	b.n	80067b0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f003 0301 	and.w	r3, r3, #1
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d1e8      	bne.n	800669e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80066d4:	697a      	ldr	r2, [r7, #20]
 80066d6:	4b38      	ldr	r3, [pc, #224]	@ (80067b8 <HAL_DMA_Init+0x158>)
 80066d8:	4013      	ands	r3, r2
 80066da:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	685a      	ldr	r2, [r3, #4]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	689b      	ldr	r3, [r3, #8]
 80066e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80066ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	691b      	ldr	r3, [r3, #16]
 80066f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80066f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	699b      	ldr	r3, [r3, #24]
 80066fc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006702:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6a1b      	ldr	r3, [r3, #32]
 8006708:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800670a:	697a      	ldr	r2, [r7, #20]
 800670c:	4313      	orrs	r3, r2
 800670e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006714:	2b04      	cmp	r3, #4
 8006716:	d107      	bne.n	8006728 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006720:	4313      	orrs	r3, r2
 8006722:	697a      	ldr	r2, [r7, #20]
 8006724:	4313      	orrs	r3, r2
 8006726:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	697a      	ldr	r2, [r7, #20]
 800672e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	695b      	ldr	r3, [r3, #20]
 8006736:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006738:	697b      	ldr	r3, [r7, #20]
 800673a:	f023 0307 	bic.w	r3, r3, #7
 800673e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006744:	697a      	ldr	r2, [r7, #20]
 8006746:	4313      	orrs	r3, r2
 8006748:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800674e:	2b04      	cmp	r3, #4
 8006750:	d117      	bne.n	8006782 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006756:	697a      	ldr	r2, [r7, #20]
 8006758:	4313      	orrs	r3, r2
 800675a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006760:	2b00      	cmp	r3, #0
 8006762:	d00e      	beq.n	8006782 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006764:	6878      	ldr	r0, [r7, #4]
 8006766:	f000 fb01 	bl	8006d6c <DMA_CheckFifoParam>
 800676a:	4603      	mov	r3, r0
 800676c:	2b00      	cmp	r3, #0
 800676e:	d008      	beq.n	8006782 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2240      	movs	r2, #64	@ 0x40
 8006774:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2201      	movs	r2, #1
 800677a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800677e:	2301      	movs	r3, #1
 8006780:	e016      	b.n	80067b0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	697a      	ldr	r2, [r7, #20]
 8006788:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800678a:	6878      	ldr	r0, [r7, #4]
 800678c:	f000 fab8 	bl	8006d00 <DMA_CalcBaseAndBitshift>
 8006790:	4603      	mov	r3, r0
 8006792:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006798:	223f      	movs	r2, #63	@ 0x3f
 800679a:	409a      	lsls	r2, r3
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2200      	movs	r2, #0
 80067a4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2201      	movs	r2, #1
 80067aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80067ae:	2300      	movs	r3, #0
}
 80067b0:	4618      	mov	r0, r3
 80067b2:	3718      	adds	r7, #24
 80067b4:	46bd      	mov	sp, r7
 80067b6:	bd80      	pop	{r7, pc}
 80067b8:	f010803f 	.word	0xf010803f

080067bc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	b086      	sub	sp, #24
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	60f8      	str	r0, [r7, #12]
 80067c4:	60b9      	str	r1, [r7, #8]
 80067c6:	607a      	str	r2, [r7, #4]
 80067c8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80067ca:	2300      	movs	r3, #0
 80067cc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067d2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80067da:	2b01      	cmp	r3, #1
 80067dc:	d101      	bne.n	80067e2 <HAL_DMA_Start_IT+0x26>
 80067de:	2302      	movs	r3, #2
 80067e0:	e040      	b.n	8006864 <HAL_DMA_Start_IT+0xa8>
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	2201      	movs	r2, #1
 80067e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80067f0:	b2db      	uxtb	r3, r3
 80067f2:	2b01      	cmp	r3, #1
 80067f4:	d12f      	bne.n	8006856 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	2202      	movs	r2, #2
 80067fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	2200      	movs	r2, #0
 8006802:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	687a      	ldr	r2, [r7, #4]
 8006808:	68b9      	ldr	r1, [r7, #8]
 800680a:	68f8      	ldr	r0, [r7, #12]
 800680c:	f000 fa4a 	bl	8006ca4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006814:	223f      	movs	r2, #63	@ 0x3f
 8006816:	409a      	lsls	r2, r3
 8006818:	693b      	ldr	r3, [r7, #16]
 800681a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	681a      	ldr	r2, [r3, #0]
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f042 0216 	orr.w	r2, r2, #22
 800682a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006830:	2b00      	cmp	r3, #0
 8006832:	d007      	beq.n	8006844 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	681a      	ldr	r2, [r3, #0]
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f042 0208 	orr.w	r2, r2, #8
 8006842:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	681a      	ldr	r2, [r3, #0]
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f042 0201 	orr.w	r2, r2, #1
 8006852:	601a      	str	r2, [r3, #0]
 8006854:	e005      	b.n	8006862 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	2200      	movs	r2, #0
 800685a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800685e:	2302      	movs	r3, #2
 8006860:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006862:	7dfb      	ldrb	r3, [r7, #23]
}
 8006864:	4618      	mov	r0, r3
 8006866:	3718      	adds	r7, #24
 8006868:	46bd      	mov	sp, r7
 800686a:	bd80      	pop	{r7, pc}

0800686c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b084      	sub	sp, #16
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006878:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800687a:	f7ff fd7d 	bl	8006378 <HAL_GetTick>
 800687e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006886:	b2db      	uxtb	r3, r3
 8006888:	2b02      	cmp	r3, #2
 800688a:	d008      	beq.n	800689e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2280      	movs	r2, #128	@ 0x80
 8006890:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	2200      	movs	r2, #0
 8006896:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800689a:	2301      	movs	r3, #1
 800689c:	e052      	b.n	8006944 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	681a      	ldr	r2, [r3, #0]
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f022 0216 	bic.w	r2, r2, #22
 80068ac:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	695a      	ldr	r2, [r3, #20]
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80068bc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d103      	bne.n	80068ce <HAL_DMA_Abort+0x62>
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d007      	beq.n	80068de <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	681a      	ldr	r2, [r3, #0]
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f022 0208 	bic.w	r2, r2, #8
 80068dc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	681a      	ldr	r2, [r3, #0]
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f022 0201 	bic.w	r2, r2, #1
 80068ec:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80068ee:	e013      	b.n	8006918 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80068f0:	f7ff fd42 	bl	8006378 <HAL_GetTick>
 80068f4:	4602      	mov	r2, r0
 80068f6:	68bb      	ldr	r3, [r7, #8]
 80068f8:	1ad3      	subs	r3, r2, r3
 80068fa:	2b05      	cmp	r3, #5
 80068fc:	d90c      	bls.n	8006918 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2220      	movs	r2, #32
 8006902:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2203      	movs	r2, #3
 8006908:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2200      	movs	r2, #0
 8006910:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8006914:	2303      	movs	r3, #3
 8006916:	e015      	b.n	8006944 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f003 0301 	and.w	r3, r3, #1
 8006922:	2b00      	cmp	r3, #0
 8006924:	d1e4      	bne.n	80068f0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800692a:	223f      	movs	r2, #63	@ 0x3f
 800692c:	409a      	lsls	r2, r3
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	2201      	movs	r2, #1
 8006936:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2200      	movs	r2, #0
 800693e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8006942:	2300      	movs	r3, #0
}
 8006944:	4618      	mov	r0, r3
 8006946:	3710      	adds	r7, #16
 8006948:	46bd      	mov	sp, r7
 800694a:	bd80      	pop	{r7, pc}

0800694c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800694c:	b480      	push	{r7}
 800694e:	b083      	sub	sp, #12
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800695a:	b2db      	uxtb	r3, r3
 800695c:	2b02      	cmp	r3, #2
 800695e:	d004      	beq.n	800696a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2280      	movs	r2, #128	@ 0x80
 8006964:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8006966:	2301      	movs	r3, #1
 8006968:	e00c      	b.n	8006984 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	2205      	movs	r2, #5
 800696e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	681a      	ldr	r2, [r3, #0]
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f022 0201 	bic.w	r2, r2, #1
 8006980:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006982:	2300      	movs	r3, #0
}
 8006984:	4618      	mov	r0, r3
 8006986:	370c      	adds	r7, #12
 8006988:	46bd      	mov	sp, r7
 800698a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698e:	4770      	bx	lr

08006990 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b086      	sub	sp, #24
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006998:	2300      	movs	r3, #0
 800699a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800699c:	4b8e      	ldr	r3, [pc, #568]	@ (8006bd8 <HAL_DMA_IRQHandler+0x248>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	4a8e      	ldr	r2, [pc, #568]	@ (8006bdc <HAL_DMA_IRQHandler+0x24c>)
 80069a2:	fba2 2303 	umull	r2, r3, r2, r3
 80069a6:	0a9b      	lsrs	r3, r3, #10
 80069a8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069ae:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80069b0:	693b      	ldr	r3, [r7, #16]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069ba:	2208      	movs	r2, #8
 80069bc:	409a      	lsls	r2, r3
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	4013      	ands	r3, r2
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d01a      	beq.n	80069fc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f003 0304 	and.w	r3, r3, #4
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d013      	beq.n	80069fc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	681a      	ldr	r2, [r3, #0]
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f022 0204 	bic.w	r2, r2, #4
 80069e2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069e8:	2208      	movs	r2, #8
 80069ea:	409a      	lsls	r2, r3
 80069ec:	693b      	ldr	r3, [r7, #16]
 80069ee:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069f4:	f043 0201 	orr.w	r2, r3, #1
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a00:	2201      	movs	r2, #1
 8006a02:	409a      	lsls	r2, r3
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	4013      	ands	r3, r2
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d012      	beq.n	8006a32 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	695b      	ldr	r3, [r3, #20]
 8006a12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d00b      	beq.n	8006a32 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a1e:	2201      	movs	r2, #1
 8006a20:	409a      	lsls	r2, r3
 8006a22:	693b      	ldr	r3, [r7, #16]
 8006a24:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a2a:	f043 0202 	orr.w	r2, r3, #2
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a36:	2204      	movs	r2, #4
 8006a38:	409a      	lsls	r2, r3
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	4013      	ands	r3, r2
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d012      	beq.n	8006a68 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f003 0302 	and.w	r3, r3, #2
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d00b      	beq.n	8006a68 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a54:	2204      	movs	r2, #4
 8006a56:	409a      	lsls	r2, r3
 8006a58:	693b      	ldr	r3, [r7, #16]
 8006a5a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a60:	f043 0204 	orr.w	r2, r3, #4
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a6c:	2210      	movs	r2, #16
 8006a6e:	409a      	lsls	r2, r3
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	4013      	ands	r3, r2
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d043      	beq.n	8006b00 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f003 0308 	and.w	r3, r3, #8
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d03c      	beq.n	8006b00 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a8a:	2210      	movs	r2, #16
 8006a8c:	409a      	lsls	r2, r3
 8006a8e:	693b      	ldr	r3, [r7, #16]
 8006a90:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d018      	beq.n	8006ad2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d108      	bne.n	8006ac0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d024      	beq.n	8006b00 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aba:	6878      	ldr	r0, [r7, #4]
 8006abc:	4798      	blx	r3
 8006abe:	e01f      	b.n	8006b00 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d01b      	beq.n	8006b00 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006acc:	6878      	ldr	r0, [r7, #4]
 8006ace:	4798      	blx	r3
 8006ad0:	e016      	b.n	8006b00 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d107      	bne.n	8006af0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	681a      	ldr	r2, [r3, #0]
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f022 0208 	bic.w	r2, r2, #8
 8006aee:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d003      	beq.n	8006b00 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006afc:	6878      	ldr	r0, [r7, #4]
 8006afe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b04:	2220      	movs	r2, #32
 8006b06:	409a      	lsls	r2, r3
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	4013      	ands	r3, r2
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	f000 808f 	beq.w	8006c30 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f003 0310 	and.w	r3, r3, #16
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	f000 8087 	beq.w	8006c30 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b26:	2220      	movs	r2, #32
 8006b28:	409a      	lsls	r2, r3
 8006b2a:	693b      	ldr	r3, [r7, #16]
 8006b2c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006b34:	b2db      	uxtb	r3, r3
 8006b36:	2b05      	cmp	r3, #5
 8006b38:	d136      	bne.n	8006ba8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	681a      	ldr	r2, [r3, #0]
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f022 0216 	bic.w	r2, r2, #22
 8006b48:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	695a      	ldr	r2, [r3, #20]
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006b58:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d103      	bne.n	8006b6a <HAL_DMA_IRQHandler+0x1da>
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d007      	beq.n	8006b7a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	681a      	ldr	r2, [r3, #0]
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f022 0208 	bic.w	r2, r2, #8
 8006b78:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b7e:	223f      	movs	r2, #63	@ 0x3f
 8006b80:	409a      	lsls	r2, r3
 8006b82:	693b      	ldr	r3, [r7, #16]
 8006b84:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	2201      	movs	r2, #1
 8006b8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	2200      	movs	r2, #0
 8006b92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d07e      	beq.n	8006c9c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ba2:	6878      	ldr	r0, [r7, #4]
 8006ba4:	4798      	blx	r3
        }
        return;
 8006ba6:	e079      	b.n	8006c9c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d01d      	beq.n	8006bf2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d10d      	bne.n	8006be0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d031      	beq.n	8006c30 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bd0:	6878      	ldr	r0, [r7, #4]
 8006bd2:	4798      	blx	r3
 8006bd4:	e02c      	b.n	8006c30 <HAL_DMA_IRQHandler+0x2a0>
 8006bd6:	bf00      	nop
 8006bd8:	20000ab4 	.word	0x20000ab4
 8006bdc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d023      	beq.n	8006c30 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bec:	6878      	ldr	r0, [r7, #4]
 8006bee:	4798      	blx	r3
 8006bf0:	e01e      	b.n	8006c30 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d10f      	bne.n	8006c20 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	681a      	ldr	r2, [r3, #0]
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f022 0210 	bic.w	r2, r2, #16
 8006c0e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2201      	movs	r2, #1
 8006c14:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d003      	beq.n	8006c30 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c2c:	6878      	ldr	r0, [r7, #4]
 8006c2e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d032      	beq.n	8006c9e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c3c:	f003 0301 	and.w	r3, r3, #1
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d022      	beq.n	8006c8a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2205      	movs	r2, #5
 8006c48:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	681a      	ldr	r2, [r3, #0]
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f022 0201 	bic.w	r2, r2, #1
 8006c5a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	3301      	adds	r3, #1
 8006c60:	60bb      	str	r3, [r7, #8]
 8006c62:	697a      	ldr	r2, [r7, #20]
 8006c64:	429a      	cmp	r2, r3
 8006c66:	d307      	bcc.n	8006c78 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f003 0301 	and.w	r3, r3, #1
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d1f2      	bne.n	8006c5c <HAL_DMA_IRQHandler+0x2cc>
 8006c76:	e000      	b.n	8006c7a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006c78:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2201      	movs	r2, #1
 8006c7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2200      	movs	r2, #0
 8006c86:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d005      	beq.n	8006c9e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c96:	6878      	ldr	r0, [r7, #4]
 8006c98:	4798      	blx	r3
 8006c9a:	e000      	b.n	8006c9e <HAL_DMA_IRQHandler+0x30e>
        return;
 8006c9c:	bf00      	nop
    }
  }
}
 8006c9e:	3718      	adds	r7, #24
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	bd80      	pop	{r7, pc}

08006ca4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006ca4:	b480      	push	{r7}
 8006ca6:	b085      	sub	sp, #20
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	60f8      	str	r0, [r7, #12]
 8006cac:	60b9      	str	r1, [r7, #8]
 8006cae:	607a      	str	r2, [r7, #4]
 8006cb0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	681a      	ldr	r2, [r3, #0]
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006cc0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	683a      	ldr	r2, [r7, #0]
 8006cc8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	689b      	ldr	r3, [r3, #8]
 8006cce:	2b40      	cmp	r3, #64	@ 0x40
 8006cd0:	d108      	bne.n	8006ce4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	687a      	ldr	r2, [r7, #4]
 8006cd8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	68ba      	ldr	r2, [r7, #8]
 8006ce0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006ce2:	e007      	b.n	8006cf4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	68ba      	ldr	r2, [r7, #8]
 8006cea:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	687a      	ldr	r2, [r7, #4]
 8006cf2:	60da      	str	r2, [r3, #12]
}
 8006cf4:	bf00      	nop
 8006cf6:	3714      	adds	r7, #20
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfe:	4770      	bx	lr

08006d00 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006d00:	b480      	push	{r7}
 8006d02:	b085      	sub	sp, #20
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	b2db      	uxtb	r3, r3
 8006d0e:	3b10      	subs	r3, #16
 8006d10:	4a14      	ldr	r2, [pc, #80]	@ (8006d64 <DMA_CalcBaseAndBitshift+0x64>)
 8006d12:	fba2 2303 	umull	r2, r3, r2, r3
 8006d16:	091b      	lsrs	r3, r3, #4
 8006d18:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006d1a:	4a13      	ldr	r2, [pc, #76]	@ (8006d68 <DMA_CalcBaseAndBitshift+0x68>)
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	4413      	add	r3, r2
 8006d20:	781b      	ldrb	r3, [r3, #0]
 8006d22:	461a      	mov	r2, r3
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	2b03      	cmp	r3, #3
 8006d2c:	d909      	bls.n	8006d42 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8006d36:	f023 0303 	bic.w	r3, r3, #3
 8006d3a:	1d1a      	adds	r2, r3, #4
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	659a      	str	r2, [r3, #88]	@ 0x58
 8006d40:	e007      	b.n	8006d52 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8006d4a:	f023 0303 	bic.w	r3, r3, #3
 8006d4e:	687a      	ldr	r2, [r7, #4]
 8006d50:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006d56:	4618      	mov	r0, r3
 8006d58:	3714      	adds	r7, #20
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d60:	4770      	bx	lr
 8006d62:	bf00      	nop
 8006d64:	aaaaaaab 	.word	0xaaaaaaab
 8006d68:	0800a80c 	.word	0x0800a80c

08006d6c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006d6c:	b480      	push	{r7}
 8006d6e:	b085      	sub	sp, #20
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d74:	2300      	movs	r3, #0
 8006d76:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d7c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	699b      	ldr	r3, [r3, #24]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d11f      	bne.n	8006dc6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006d86:	68bb      	ldr	r3, [r7, #8]
 8006d88:	2b03      	cmp	r3, #3
 8006d8a:	d856      	bhi.n	8006e3a <DMA_CheckFifoParam+0xce>
 8006d8c:	a201      	add	r2, pc, #4	@ (adr r2, 8006d94 <DMA_CheckFifoParam+0x28>)
 8006d8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d92:	bf00      	nop
 8006d94:	08006da5 	.word	0x08006da5
 8006d98:	08006db7 	.word	0x08006db7
 8006d9c:	08006da5 	.word	0x08006da5
 8006da0:	08006e3b 	.word	0x08006e3b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006da8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d046      	beq.n	8006e3e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006db0:	2301      	movs	r3, #1
 8006db2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006db4:	e043      	b.n	8006e3e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dba:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006dbe:	d140      	bne.n	8006e42 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006dc4:	e03d      	b.n	8006e42 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	699b      	ldr	r3, [r3, #24]
 8006dca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006dce:	d121      	bne.n	8006e14 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006dd0:	68bb      	ldr	r3, [r7, #8]
 8006dd2:	2b03      	cmp	r3, #3
 8006dd4:	d837      	bhi.n	8006e46 <DMA_CheckFifoParam+0xda>
 8006dd6:	a201      	add	r2, pc, #4	@ (adr r2, 8006ddc <DMA_CheckFifoParam+0x70>)
 8006dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ddc:	08006ded 	.word	0x08006ded
 8006de0:	08006df3 	.word	0x08006df3
 8006de4:	08006ded 	.word	0x08006ded
 8006de8:	08006e05 	.word	0x08006e05
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006dec:	2301      	movs	r3, #1
 8006dee:	73fb      	strb	r3, [r7, #15]
      break;
 8006df0:	e030      	b.n	8006e54 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006df6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d025      	beq.n	8006e4a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006dfe:	2301      	movs	r3, #1
 8006e00:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006e02:	e022      	b.n	8006e4a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e08:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006e0c:	d11f      	bne.n	8006e4e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006e0e:	2301      	movs	r3, #1
 8006e10:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006e12:	e01c      	b.n	8006e4e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	2b02      	cmp	r3, #2
 8006e18:	d903      	bls.n	8006e22 <DMA_CheckFifoParam+0xb6>
 8006e1a:	68bb      	ldr	r3, [r7, #8]
 8006e1c:	2b03      	cmp	r3, #3
 8006e1e:	d003      	beq.n	8006e28 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006e20:	e018      	b.n	8006e54 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006e22:	2301      	movs	r3, #1
 8006e24:	73fb      	strb	r3, [r7, #15]
      break;
 8006e26:	e015      	b.n	8006e54 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e2c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d00e      	beq.n	8006e52 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006e34:	2301      	movs	r3, #1
 8006e36:	73fb      	strb	r3, [r7, #15]
      break;
 8006e38:	e00b      	b.n	8006e52 <DMA_CheckFifoParam+0xe6>
      break;
 8006e3a:	bf00      	nop
 8006e3c:	e00a      	b.n	8006e54 <DMA_CheckFifoParam+0xe8>
      break;
 8006e3e:	bf00      	nop
 8006e40:	e008      	b.n	8006e54 <DMA_CheckFifoParam+0xe8>
      break;
 8006e42:	bf00      	nop
 8006e44:	e006      	b.n	8006e54 <DMA_CheckFifoParam+0xe8>
      break;
 8006e46:	bf00      	nop
 8006e48:	e004      	b.n	8006e54 <DMA_CheckFifoParam+0xe8>
      break;
 8006e4a:	bf00      	nop
 8006e4c:	e002      	b.n	8006e54 <DMA_CheckFifoParam+0xe8>
      break;   
 8006e4e:	bf00      	nop
 8006e50:	e000      	b.n	8006e54 <DMA_CheckFifoParam+0xe8>
      break;
 8006e52:	bf00      	nop
    }
  } 
  
  return status; 
 8006e54:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e56:	4618      	mov	r0, r3
 8006e58:	3714      	adds	r7, #20
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e60:	4770      	bx	lr
 8006e62:	bf00      	nop

08006e64 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b086      	sub	sp, #24
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	60f8      	str	r0, [r7, #12]
 8006e6c:	60b9      	str	r1, [r7, #8]
 8006e6e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8006e72:	4b23      	ldr	r3, [pc, #140]	@ (8006f00 <HAL_FLASH_Program+0x9c>)
 8006e74:	7e1b      	ldrb	r3, [r3, #24]
 8006e76:	2b01      	cmp	r3, #1
 8006e78:	d101      	bne.n	8006e7e <HAL_FLASH_Program+0x1a>
 8006e7a:	2302      	movs	r3, #2
 8006e7c:	e03b      	b.n	8006ef6 <HAL_FLASH_Program+0x92>
 8006e7e:	4b20      	ldr	r3, [pc, #128]	@ (8006f00 <HAL_FLASH_Program+0x9c>)
 8006e80:	2201      	movs	r2, #1
 8006e82:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006e84:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8006e88:	f000 f87c 	bl	8006f84 <FLASH_WaitForLastOperation>
 8006e8c:	4603      	mov	r3, r0
 8006e8e:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8006e90:	7dfb      	ldrb	r3, [r7, #23]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d12b      	bne.n	8006eee <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d105      	bne.n	8006ea8 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8006e9c:	783b      	ldrb	r3, [r7, #0]
 8006e9e:	4619      	mov	r1, r3
 8006ea0:	68b8      	ldr	r0, [r7, #8]
 8006ea2:	f000 f927 	bl	80070f4 <FLASH_Program_Byte>
 8006ea6:	e016      	b.n	8006ed6 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	2b01      	cmp	r3, #1
 8006eac:	d105      	bne.n	8006eba <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8006eae:	883b      	ldrh	r3, [r7, #0]
 8006eb0:	4619      	mov	r1, r3
 8006eb2:	68b8      	ldr	r0, [r7, #8]
 8006eb4:	f000 f8fa 	bl	80070ac <FLASH_Program_HalfWord>
 8006eb8:	e00d      	b.n	8006ed6 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	2b02      	cmp	r3, #2
 8006ebe:	d105      	bne.n	8006ecc <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8006ec0:	683b      	ldr	r3, [r7, #0]
 8006ec2:	4619      	mov	r1, r3
 8006ec4:	68b8      	ldr	r0, [r7, #8]
 8006ec6:	f000 f8cf 	bl	8007068 <FLASH_Program_Word>
 8006eca:	e004      	b.n	8006ed6 <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8006ecc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ed0:	68b8      	ldr	r0, [r7, #8]
 8006ed2:	f000 f897 	bl	8007004 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006ed6:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8006eda:	f000 f853 	bl	8006f84 <FLASH_WaitForLastOperation>
 8006ede:	4603      	mov	r3, r0
 8006ee0:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8006ee2:	4b08      	ldr	r3, [pc, #32]	@ (8006f04 <HAL_FLASH_Program+0xa0>)
 8006ee4:	691b      	ldr	r3, [r3, #16]
 8006ee6:	4a07      	ldr	r2, [pc, #28]	@ (8006f04 <HAL_FLASH_Program+0xa0>)
 8006ee8:	f023 0301 	bic.w	r3, r3, #1
 8006eec:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8006eee:	4b04      	ldr	r3, [pc, #16]	@ (8006f00 <HAL_FLASH_Program+0x9c>)
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	761a      	strb	r2, [r3, #24]

  return status;
 8006ef4:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	3718      	adds	r7, #24
 8006efa:	46bd      	mov	sp, r7
 8006efc:	bd80      	pop	{r7, pc}
 8006efe:	bf00      	nop
 8006f00:	20000ac0 	.word	0x20000ac0
 8006f04:	40023c00 	.word	0x40023c00

08006f08 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8006f08:	b480      	push	{r7}
 8006f0a:	b083      	sub	sp, #12
 8006f0c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8006f0e:	2300      	movs	r3, #0
 8006f10:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8006f12:	4b0b      	ldr	r3, [pc, #44]	@ (8006f40 <HAL_FLASH_Unlock+0x38>)
 8006f14:	691b      	ldr	r3, [r3, #16]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	da0b      	bge.n	8006f32 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8006f1a:	4b09      	ldr	r3, [pc, #36]	@ (8006f40 <HAL_FLASH_Unlock+0x38>)
 8006f1c:	4a09      	ldr	r2, [pc, #36]	@ (8006f44 <HAL_FLASH_Unlock+0x3c>)
 8006f1e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8006f20:	4b07      	ldr	r3, [pc, #28]	@ (8006f40 <HAL_FLASH_Unlock+0x38>)
 8006f22:	4a09      	ldr	r2, [pc, #36]	@ (8006f48 <HAL_FLASH_Unlock+0x40>)
 8006f24:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8006f26:	4b06      	ldr	r3, [pc, #24]	@ (8006f40 <HAL_FLASH_Unlock+0x38>)
 8006f28:	691b      	ldr	r3, [r3, #16]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	da01      	bge.n	8006f32 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8006f2e:	2301      	movs	r3, #1
 8006f30:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8006f32:	79fb      	ldrb	r3, [r7, #7]
}
 8006f34:	4618      	mov	r0, r3
 8006f36:	370c      	adds	r7, #12
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3e:	4770      	bx	lr
 8006f40:	40023c00 	.word	0x40023c00
 8006f44:	45670123 	.word	0x45670123
 8006f48:	cdef89ab 	.word	0xcdef89ab

08006f4c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8006f4c:	b480      	push	{r7}
 8006f4e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8006f50:	4b05      	ldr	r3, [pc, #20]	@ (8006f68 <HAL_FLASH_Lock+0x1c>)
 8006f52:	691b      	ldr	r3, [r3, #16]
 8006f54:	4a04      	ldr	r2, [pc, #16]	@ (8006f68 <HAL_FLASH_Lock+0x1c>)
 8006f56:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006f5a:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8006f5c:	2300      	movs	r3, #0
}
 8006f5e:	4618      	mov	r0, r3
 8006f60:	46bd      	mov	sp, r7
 8006f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f66:	4770      	bx	lr
 8006f68:	40023c00 	.word	0x40023c00

08006f6c <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_PGA: FLASH Programming Alignment error flag
  *            @arg HAL_FLASH_ERROR_WRP: FLASH Write protected error flag
  *            @arg HAL_FLASH_ERROR_OPERATION: FLASH operation Error flag
  */
uint32_t HAL_FLASH_GetError(void)
{
 8006f6c:	b480      	push	{r7}
 8006f6e:	af00      	add	r7, sp, #0
  return pFlash.ErrorCode;
 8006f70:	4b03      	ldr	r3, [pc, #12]	@ (8006f80 <HAL_FLASH_GetError+0x14>)
 8006f72:	69db      	ldr	r3, [r3, #28]
}
 8006f74:	4618      	mov	r0, r3
 8006f76:	46bd      	mov	sp, r7
 8006f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7c:	4770      	bx	lr
 8006f7e:	bf00      	nop
 8006f80:	20000ac0 	.word	0x20000ac0

08006f84 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8006f84:	b580      	push	{r7, lr}
 8006f86:	b084      	sub	sp, #16
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006f90:	4b1a      	ldr	r3, [pc, #104]	@ (8006ffc <FLASH_WaitForLastOperation+0x78>)
 8006f92:	2200      	movs	r2, #0
 8006f94:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8006f96:	f7ff f9ef 	bl	8006378 <HAL_GetTick>
 8006f9a:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8006f9c:	e010      	b.n	8006fc0 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fa4:	d00c      	beq.n	8006fc0 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d007      	beq.n	8006fbc <FLASH_WaitForLastOperation+0x38>
 8006fac:	f7ff f9e4 	bl	8006378 <HAL_GetTick>
 8006fb0:	4602      	mov	r2, r0
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	1ad3      	subs	r3, r2, r3
 8006fb6:	687a      	ldr	r2, [r7, #4]
 8006fb8:	429a      	cmp	r2, r3
 8006fba:	d201      	bcs.n	8006fc0 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8006fbc:	2303      	movs	r3, #3
 8006fbe:	e019      	b.n	8006ff4 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8006fc0:	4b0f      	ldr	r3, [pc, #60]	@ (8007000 <FLASH_WaitForLastOperation+0x7c>)
 8006fc2:	68db      	ldr	r3, [r3, #12]
 8006fc4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d1e8      	bne.n	8006f9e <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8006fcc:	4b0c      	ldr	r3, [pc, #48]	@ (8007000 <FLASH_WaitForLastOperation+0x7c>)
 8006fce:	68db      	ldr	r3, [r3, #12]
 8006fd0:	f003 0301 	and.w	r3, r3, #1
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d002      	beq.n	8006fde <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8006fd8:	4b09      	ldr	r3, [pc, #36]	@ (8007000 <FLASH_WaitForLastOperation+0x7c>)
 8006fda:	2201      	movs	r2, #1
 8006fdc:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8006fde:	4b08      	ldr	r3, [pc, #32]	@ (8007000 <FLASH_WaitForLastOperation+0x7c>)
 8006fe0:	68db      	ldr	r3, [r3, #12]
 8006fe2:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d003      	beq.n	8006ff2 <FLASH_WaitForLastOperation+0x6e>
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8006fea:	f000 f8a5 	bl	8007138 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	e000      	b.n	8006ff4 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8006ff2:	2300      	movs	r3, #0

}
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	3710      	adds	r7, #16
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	bd80      	pop	{r7, pc}
 8006ffc:	20000ac0 	.word	0x20000ac0
 8007000:	40023c00 	.word	0x40023c00

08007004 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8007004:	b480      	push	{r7}
 8007006:	b085      	sub	sp, #20
 8007008:	af00      	add	r7, sp, #0
 800700a:	60f8      	str	r0, [r7, #12]
 800700c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8007010:	4b14      	ldr	r3, [pc, #80]	@ (8007064 <FLASH_Program_DoubleWord+0x60>)
 8007012:	691b      	ldr	r3, [r3, #16]
 8007014:	4a13      	ldr	r2, [pc, #76]	@ (8007064 <FLASH_Program_DoubleWord+0x60>)
 8007016:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800701a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 800701c:	4b11      	ldr	r3, [pc, #68]	@ (8007064 <FLASH_Program_DoubleWord+0x60>)
 800701e:	691b      	ldr	r3, [r3, #16]
 8007020:	4a10      	ldr	r2, [pc, #64]	@ (8007064 <FLASH_Program_DoubleWord+0x60>)
 8007022:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8007026:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8007028:	4b0e      	ldr	r3, [pc, #56]	@ (8007064 <FLASH_Program_DoubleWord+0x60>)
 800702a:	691b      	ldr	r3, [r3, #16]
 800702c:	4a0d      	ldr	r2, [pc, #52]	@ (8007064 <FLASH_Program_DoubleWord+0x60>)
 800702e:	f043 0301 	orr.w	r3, r3, #1
 8007032:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	683a      	ldr	r2, [r7, #0]
 8007038:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800703a:	f3bf 8f6f 	isb	sy
}
 800703e:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8007040:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007044:	f04f 0200 	mov.w	r2, #0
 8007048:	f04f 0300 	mov.w	r3, #0
 800704c:	000a      	movs	r2, r1
 800704e:	2300      	movs	r3, #0
 8007050:	68f9      	ldr	r1, [r7, #12]
 8007052:	3104      	adds	r1, #4
 8007054:	4613      	mov	r3, r2
 8007056:	600b      	str	r3, [r1, #0]
}
 8007058:	bf00      	nop
 800705a:	3714      	adds	r7, #20
 800705c:	46bd      	mov	sp, r7
 800705e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007062:	4770      	bx	lr
 8007064:	40023c00 	.word	0x40023c00

08007068 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8007068:	b480      	push	{r7}
 800706a:	b083      	sub	sp, #12
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]
 8007070:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8007072:	4b0d      	ldr	r3, [pc, #52]	@ (80070a8 <FLASH_Program_Word+0x40>)
 8007074:	691b      	ldr	r3, [r3, #16]
 8007076:	4a0c      	ldr	r2, [pc, #48]	@ (80070a8 <FLASH_Program_Word+0x40>)
 8007078:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800707c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800707e:	4b0a      	ldr	r3, [pc, #40]	@ (80070a8 <FLASH_Program_Word+0x40>)
 8007080:	691b      	ldr	r3, [r3, #16]
 8007082:	4a09      	ldr	r2, [pc, #36]	@ (80070a8 <FLASH_Program_Word+0x40>)
 8007084:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007088:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800708a:	4b07      	ldr	r3, [pc, #28]	@ (80070a8 <FLASH_Program_Word+0x40>)
 800708c:	691b      	ldr	r3, [r3, #16]
 800708e:	4a06      	ldr	r2, [pc, #24]	@ (80070a8 <FLASH_Program_Word+0x40>)
 8007090:	f043 0301 	orr.w	r3, r3, #1
 8007094:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	683a      	ldr	r2, [r7, #0]
 800709a:	601a      	str	r2, [r3, #0]
}
 800709c:	bf00      	nop
 800709e:	370c      	adds	r7, #12
 80070a0:	46bd      	mov	sp, r7
 80070a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a6:	4770      	bx	lr
 80070a8:	40023c00 	.word	0x40023c00

080070ac <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80070ac:	b480      	push	{r7}
 80070ae:	b083      	sub	sp, #12
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
 80070b4:	460b      	mov	r3, r1
 80070b6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80070b8:	4b0d      	ldr	r3, [pc, #52]	@ (80070f0 <FLASH_Program_HalfWord+0x44>)
 80070ba:	691b      	ldr	r3, [r3, #16]
 80070bc:	4a0c      	ldr	r2, [pc, #48]	@ (80070f0 <FLASH_Program_HalfWord+0x44>)
 80070be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80070c2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80070c4:	4b0a      	ldr	r3, [pc, #40]	@ (80070f0 <FLASH_Program_HalfWord+0x44>)
 80070c6:	691b      	ldr	r3, [r3, #16]
 80070c8:	4a09      	ldr	r2, [pc, #36]	@ (80070f0 <FLASH_Program_HalfWord+0x44>)
 80070ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80070ce:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80070d0:	4b07      	ldr	r3, [pc, #28]	@ (80070f0 <FLASH_Program_HalfWord+0x44>)
 80070d2:	691b      	ldr	r3, [r3, #16]
 80070d4:	4a06      	ldr	r2, [pc, #24]	@ (80070f0 <FLASH_Program_HalfWord+0x44>)
 80070d6:	f043 0301 	orr.w	r3, r3, #1
 80070da:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	887a      	ldrh	r2, [r7, #2]
 80070e0:	801a      	strh	r2, [r3, #0]
}
 80070e2:	bf00      	nop
 80070e4:	370c      	adds	r7, #12
 80070e6:	46bd      	mov	sp, r7
 80070e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ec:	4770      	bx	lr
 80070ee:	bf00      	nop
 80070f0:	40023c00 	.word	0x40023c00

080070f4 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80070f4:	b480      	push	{r7}
 80070f6:	b083      	sub	sp, #12
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
 80070fc:	460b      	mov	r3, r1
 80070fe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8007100:	4b0c      	ldr	r3, [pc, #48]	@ (8007134 <FLASH_Program_Byte+0x40>)
 8007102:	691b      	ldr	r3, [r3, #16]
 8007104:	4a0b      	ldr	r2, [pc, #44]	@ (8007134 <FLASH_Program_Byte+0x40>)
 8007106:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800710a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 800710c:	4b09      	ldr	r3, [pc, #36]	@ (8007134 <FLASH_Program_Byte+0x40>)
 800710e:	4a09      	ldr	r2, [pc, #36]	@ (8007134 <FLASH_Program_Byte+0x40>)
 8007110:	691b      	ldr	r3, [r3, #16]
 8007112:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8007114:	4b07      	ldr	r3, [pc, #28]	@ (8007134 <FLASH_Program_Byte+0x40>)
 8007116:	691b      	ldr	r3, [r3, #16]
 8007118:	4a06      	ldr	r2, [pc, #24]	@ (8007134 <FLASH_Program_Byte+0x40>)
 800711a:	f043 0301 	orr.w	r3, r3, #1
 800711e:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	78fa      	ldrb	r2, [r7, #3]
 8007124:	701a      	strb	r2, [r3, #0]
}
 8007126:	bf00      	nop
 8007128:	370c      	adds	r7, #12
 800712a:	46bd      	mov	sp, r7
 800712c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007130:	4770      	bx	lr
 8007132:	bf00      	nop
 8007134:	40023c00 	.word	0x40023c00

08007138 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8007138:	b480      	push	{r7}
 800713a:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800713c:	4b27      	ldr	r3, [pc, #156]	@ (80071dc <FLASH_SetErrorCode+0xa4>)
 800713e:	68db      	ldr	r3, [r3, #12]
 8007140:	f003 0310 	and.w	r3, r3, #16
 8007144:	2b00      	cmp	r3, #0
 8007146:	d008      	beq.n	800715a <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8007148:	4b25      	ldr	r3, [pc, #148]	@ (80071e0 <FLASH_SetErrorCode+0xa8>)
 800714a:	69db      	ldr	r3, [r3, #28]
 800714c:	f043 0310 	orr.w	r3, r3, #16
 8007150:	4a23      	ldr	r2, [pc, #140]	@ (80071e0 <FLASH_SetErrorCode+0xa8>)
 8007152:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8007154:	4b21      	ldr	r3, [pc, #132]	@ (80071dc <FLASH_SetErrorCode+0xa4>)
 8007156:	2210      	movs	r2, #16
 8007158:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800715a:	4b20      	ldr	r3, [pc, #128]	@ (80071dc <FLASH_SetErrorCode+0xa4>)
 800715c:	68db      	ldr	r3, [r3, #12]
 800715e:	f003 0320 	and.w	r3, r3, #32
 8007162:	2b00      	cmp	r3, #0
 8007164:	d008      	beq.n	8007178 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8007166:	4b1e      	ldr	r3, [pc, #120]	@ (80071e0 <FLASH_SetErrorCode+0xa8>)
 8007168:	69db      	ldr	r3, [r3, #28]
 800716a:	f043 0308 	orr.w	r3, r3, #8
 800716e:	4a1c      	ldr	r2, [pc, #112]	@ (80071e0 <FLASH_SetErrorCode+0xa8>)
 8007170:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8007172:	4b1a      	ldr	r3, [pc, #104]	@ (80071dc <FLASH_SetErrorCode+0xa4>)
 8007174:	2220      	movs	r2, #32
 8007176:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8007178:	4b18      	ldr	r3, [pc, #96]	@ (80071dc <FLASH_SetErrorCode+0xa4>)
 800717a:	68db      	ldr	r3, [r3, #12]
 800717c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007180:	2b00      	cmp	r3, #0
 8007182:	d008      	beq.n	8007196 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8007184:	4b16      	ldr	r3, [pc, #88]	@ (80071e0 <FLASH_SetErrorCode+0xa8>)
 8007186:	69db      	ldr	r3, [r3, #28]
 8007188:	f043 0304 	orr.w	r3, r3, #4
 800718c:	4a14      	ldr	r2, [pc, #80]	@ (80071e0 <FLASH_SetErrorCode+0xa8>)
 800718e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8007190:	4b12      	ldr	r3, [pc, #72]	@ (80071dc <FLASH_SetErrorCode+0xa4>)
 8007192:	2240      	movs	r2, #64	@ 0x40
 8007194:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8007196:	4b11      	ldr	r3, [pc, #68]	@ (80071dc <FLASH_SetErrorCode+0xa4>)
 8007198:	68db      	ldr	r3, [r3, #12]
 800719a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d008      	beq.n	80071b4 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80071a2:	4b0f      	ldr	r3, [pc, #60]	@ (80071e0 <FLASH_SetErrorCode+0xa8>)
 80071a4:	69db      	ldr	r3, [r3, #28]
 80071a6:	f043 0302 	orr.w	r3, r3, #2
 80071aa:	4a0d      	ldr	r2, [pc, #52]	@ (80071e0 <FLASH_SetErrorCode+0xa8>)
 80071ac:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80071ae:	4b0b      	ldr	r3, [pc, #44]	@ (80071dc <FLASH_SetErrorCode+0xa4>)
 80071b0:	2280      	movs	r2, #128	@ 0x80
 80071b2:	60da      	str	r2, [r3, #12]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80071b4:	4b09      	ldr	r3, [pc, #36]	@ (80071dc <FLASH_SetErrorCode+0xa4>)
 80071b6:	68db      	ldr	r3, [r3, #12]
 80071b8:	f003 0302 	and.w	r3, r3, #2
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d008      	beq.n	80071d2 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80071c0:	4b07      	ldr	r3, [pc, #28]	@ (80071e0 <FLASH_SetErrorCode+0xa8>)
 80071c2:	69db      	ldr	r3, [r3, #28]
 80071c4:	f043 0320 	orr.w	r3, r3, #32
 80071c8:	4a05      	ldr	r2, [pc, #20]	@ (80071e0 <FLASH_SetErrorCode+0xa8>)
 80071ca:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80071cc:	4b03      	ldr	r3, [pc, #12]	@ (80071dc <FLASH_SetErrorCode+0xa4>)
 80071ce:	2202      	movs	r2, #2
 80071d0:	60da      	str	r2, [r3, #12]
  }
}
 80071d2:	bf00      	nop
 80071d4:	46bd      	mov	sp, r7
 80071d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071da:	4770      	bx	lr
 80071dc:	40023c00 	.word	0x40023c00
 80071e0:	20000ac0 	.word	0x20000ac0

080071e4 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b084      	sub	sp, #16
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
 80071ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 80071ee:	2300      	movs	r3, #0
 80071f0:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80071f2:	4b31      	ldr	r3, [pc, #196]	@ (80072b8 <HAL_FLASHEx_Erase+0xd4>)
 80071f4:	7e1b      	ldrb	r3, [r3, #24]
 80071f6:	2b01      	cmp	r3, #1
 80071f8:	d101      	bne.n	80071fe <HAL_FLASHEx_Erase+0x1a>
 80071fa:	2302      	movs	r3, #2
 80071fc:	e058      	b.n	80072b0 <HAL_FLASHEx_Erase+0xcc>
 80071fe:	4b2e      	ldr	r3, [pc, #184]	@ (80072b8 <HAL_FLASHEx_Erase+0xd4>)
 8007200:	2201      	movs	r2, #1
 8007202:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007204:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8007208:	f7ff febc 	bl	8006f84 <FLASH_WaitForLastOperation>
 800720c:	4603      	mov	r3, r0
 800720e:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8007210:	7bfb      	ldrb	r3, [r7, #15]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d148      	bne.n	80072a8 <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8007216:	683b      	ldr	r3, [r7, #0]
 8007218:	f04f 32ff 	mov.w	r2, #4294967295
 800721c:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	2b01      	cmp	r3, #1
 8007224:	d115      	bne.n	8007252 <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	691b      	ldr	r3, [r3, #16]
 800722a:	b2da      	uxtb	r2, r3
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	685b      	ldr	r3, [r3, #4]
 8007230:	4619      	mov	r1, r3
 8007232:	4610      	mov	r0, r2
 8007234:	f000 f844 	bl	80072c0 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007238:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800723c:	f7ff fea2 	bl	8006f84 <FLASH_WaitForLastOperation>
 8007240:	4603      	mov	r3, r0
 8007242:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8007244:	4b1d      	ldr	r3, [pc, #116]	@ (80072bc <HAL_FLASHEx_Erase+0xd8>)
 8007246:	691b      	ldr	r3, [r3, #16]
 8007248:	4a1c      	ldr	r2, [pc, #112]	@ (80072bc <HAL_FLASHEx_Erase+0xd8>)
 800724a:	f023 0304 	bic.w	r3, r3, #4
 800724e:	6113      	str	r3, [r2, #16]
 8007250:	e028      	b.n	80072a4 <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	689b      	ldr	r3, [r3, #8]
 8007256:	60bb      	str	r3, [r7, #8]
 8007258:	e01c      	b.n	8007294 <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	691b      	ldr	r3, [r3, #16]
 800725e:	b2db      	uxtb	r3, r3
 8007260:	4619      	mov	r1, r3
 8007262:	68b8      	ldr	r0, [r7, #8]
 8007264:	f000 f850 	bl	8007308 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007268:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800726c:	f7ff fe8a 	bl	8006f84 <FLASH_WaitForLastOperation>
 8007270:	4603      	mov	r3, r0
 8007272:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8007274:	4b11      	ldr	r3, [pc, #68]	@ (80072bc <HAL_FLASHEx_Erase+0xd8>)
 8007276:	691b      	ldr	r3, [r3, #16]
 8007278:	4a10      	ldr	r2, [pc, #64]	@ (80072bc <HAL_FLASHEx_Erase+0xd8>)
 800727a:	f023 037a 	bic.w	r3, r3, #122	@ 0x7a
 800727e:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8007280:	7bfb      	ldrb	r3, [r7, #15]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d003      	beq.n	800728e <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	68ba      	ldr	r2, [r7, #8]
 800728a:	601a      	str	r2, [r3, #0]
          break;
 800728c:	e00a      	b.n	80072a4 <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800728e:	68bb      	ldr	r3, [r7, #8]
 8007290:	3301      	adds	r3, #1
 8007292:	60bb      	str	r3, [r7, #8]
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	68da      	ldr	r2, [r3, #12]
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	689b      	ldr	r3, [r3, #8]
 800729c:	4413      	add	r3, r2
 800729e:	68ba      	ldr	r2, [r7, #8]
 80072a0:	429a      	cmp	r2, r3
 80072a2:	d3da      	bcc.n	800725a <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80072a4:	f000 f878 	bl	8007398 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80072a8:	4b03      	ldr	r3, [pc, #12]	@ (80072b8 <HAL_FLASHEx_Erase+0xd4>)
 80072aa:	2200      	movs	r2, #0
 80072ac:	761a      	strb	r2, [r3, #24]

  return status;
 80072ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80072b0:	4618      	mov	r0, r3
 80072b2:	3710      	adds	r7, #16
 80072b4:	46bd      	mov	sp, r7
 80072b6:	bd80      	pop	{r7, pc}
 80072b8:	20000ac0 	.word	0x20000ac0
 80072bc:	40023c00 	.word	0x40023c00

080072c0 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 80072c0:	b480      	push	{r7}
 80072c2:	b083      	sub	sp, #12
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	4603      	mov	r3, r0
 80072c8:	6039      	str	r1, [r7, #0]
 80072ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80072cc:	4b0d      	ldr	r3, [pc, #52]	@ (8007304 <FLASH_MassErase+0x44>)
 80072ce:	691b      	ldr	r3, [r3, #16]
 80072d0:	4a0c      	ldr	r2, [pc, #48]	@ (8007304 <FLASH_MassErase+0x44>)
 80072d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80072d6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 80072d8:	4b0a      	ldr	r3, [pc, #40]	@ (8007304 <FLASH_MassErase+0x44>)
 80072da:	691b      	ldr	r3, [r3, #16]
 80072dc:	4a09      	ldr	r2, [pc, #36]	@ (8007304 <FLASH_MassErase+0x44>)
 80072de:	f043 0304 	orr.w	r3, r3, #4
 80072e2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 80072e4:	4b07      	ldr	r3, [pc, #28]	@ (8007304 <FLASH_MassErase+0x44>)
 80072e6:	691a      	ldr	r2, [r3, #16]
 80072e8:	79fb      	ldrb	r3, [r7, #7]
 80072ea:	021b      	lsls	r3, r3, #8
 80072ec:	4313      	orrs	r3, r2
 80072ee:	4a05      	ldr	r2, [pc, #20]	@ (8007304 <FLASH_MassErase+0x44>)
 80072f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072f4:	6113      	str	r3, [r2, #16]
}
 80072f6:	bf00      	nop
 80072f8:	370c      	adds	r7, #12
 80072fa:	46bd      	mov	sp, r7
 80072fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007300:	4770      	bx	lr
 8007302:	bf00      	nop
 8007304:	40023c00 	.word	0x40023c00

08007308 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8007308:	b480      	push	{r7}
 800730a:	b085      	sub	sp, #20
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
 8007310:	460b      	mov	r3, r1
 8007312:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8007314:	2300      	movs	r3, #0
 8007316:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8007318:	78fb      	ldrb	r3, [r7, #3]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d102      	bne.n	8007324 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 800731e:	2300      	movs	r3, #0
 8007320:	60fb      	str	r3, [r7, #12]
 8007322:	e010      	b.n	8007346 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8007324:	78fb      	ldrb	r3, [r7, #3]
 8007326:	2b01      	cmp	r3, #1
 8007328:	d103      	bne.n	8007332 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800732a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800732e:	60fb      	str	r3, [r7, #12]
 8007330:	e009      	b.n	8007346 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8007332:	78fb      	ldrb	r3, [r7, #3]
 8007334:	2b02      	cmp	r3, #2
 8007336:	d103      	bne.n	8007340 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8007338:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800733c:	60fb      	str	r3, [r7, #12]
 800733e:	e002      	b.n	8007346 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8007340:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8007344:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8007346:	4b13      	ldr	r3, [pc, #76]	@ (8007394 <FLASH_Erase_Sector+0x8c>)
 8007348:	691b      	ldr	r3, [r3, #16]
 800734a:	4a12      	ldr	r2, [pc, #72]	@ (8007394 <FLASH_Erase_Sector+0x8c>)
 800734c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007350:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8007352:	4b10      	ldr	r3, [pc, #64]	@ (8007394 <FLASH_Erase_Sector+0x8c>)
 8007354:	691a      	ldr	r2, [r3, #16]
 8007356:	490f      	ldr	r1, [pc, #60]	@ (8007394 <FLASH_Erase_Sector+0x8c>)
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	4313      	orrs	r3, r2
 800735c:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800735e:	4b0d      	ldr	r3, [pc, #52]	@ (8007394 <FLASH_Erase_Sector+0x8c>)
 8007360:	691b      	ldr	r3, [r3, #16]
 8007362:	4a0c      	ldr	r2, [pc, #48]	@ (8007394 <FLASH_Erase_Sector+0x8c>)
 8007364:	f023 0378 	bic.w	r3, r3, #120	@ 0x78
 8007368:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800736a:	4b0a      	ldr	r3, [pc, #40]	@ (8007394 <FLASH_Erase_Sector+0x8c>)
 800736c:	691a      	ldr	r2, [r3, #16]
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	00db      	lsls	r3, r3, #3
 8007372:	4313      	orrs	r3, r2
 8007374:	4a07      	ldr	r2, [pc, #28]	@ (8007394 <FLASH_Erase_Sector+0x8c>)
 8007376:	f043 0302 	orr.w	r3, r3, #2
 800737a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800737c:	4b05      	ldr	r3, [pc, #20]	@ (8007394 <FLASH_Erase_Sector+0x8c>)
 800737e:	691b      	ldr	r3, [r3, #16]
 8007380:	4a04      	ldr	r2, [pc, #16]	@ (8007394 <FLASH_Erase_Sector+0x8c>)
 8007382:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007386:	6113      	str	r3, [r2, #16]
}
 8007388:	bf00      	nop
 800738a:	3714      	adds	r7, #20
 800738c:	46bd      	mov	sp, r7
 800738e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007392:	4770      	bx	lr
 8007394:	40023c00 	.word	0x40023c00

08007398 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8007398:	b480      	push	{r7}
 800739a:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 800739c:	4b20      	ldr	r3, [pc, #128]	@ (8007420 <FLASH_FlushCaches+0x88>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d017      	beq.n	80073d8 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80073a8:	4b1d      	ldr	r3, [pc, #116]	@ (8007420 <FLASH_FlushCaches+0x88>)
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	4a1c      	ldr	r2, [pc, #112]	@ (8007420 <FLASH_FlushCaches+0x88>)
 80073ae:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80073b2:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80073b4:	4b1a      	ldr	r3, [pc, #104]	@ (8007420 <FLASH_FlushCaches+0x88>)
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4a19      	ldr	r2, [pc, #100]	@ (8007420 <FLASH_FlushCaches+0x88>)
 80073ba:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80073be:	6013      	str	r3, [r2, #0]
 80073c0:	4b17      	ldr	r3, [pc, #92]	@ (8007420 <FLASH_FlushCaches+0x88>)
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	4a16      	ldr	r2, [pc, #88]	@ (8007420 <FLASH_FlushCaches+0x88>)
 80073c6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80073ca:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80073cc:	4b14      	ldr	r3, [pc, #80]	@ (8007420 <FLASH_FlushCaches+0x88>)
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	4a13      	ldr	r2, [pc, #76]	@ (8007420 <FLASH_FlushCaches+0x88>)
 80073d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80073d6:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80073d8:	4b11      	ldr	r3, [pc, #68]	@ (8007420 <FLASH_FlushCaches+0x88>)
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d017      	beq.n	8007414 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80073e4:	4b0e      	ldr	r3, [pc, #56]	@ (8007420 <FLASH_FlushCaches+0x88>)
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	4a0d      	ldr	r2, [pc, #52]	@ (8007420 <FLASH_FlushCaches+0x88>)
 80073ea:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80073ee:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80073f0:	4b0b      	ldr	r3, [pc, #44]	@ (8007420 <FLASH_FlushCaches+0x88>)
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	4a0a      	ldr	r2, [pc, #40]	@ (8007420 <FLASH_FlushCaches+0x88>)
 80073f6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80073fa:	6013      	str	r3, [r2, #0]
 80073fc:	4b08      	ldr	r3, [pc, #32]	@ (8007420 <FLASH_FlushCaches+0x88>)
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	4a07      	ldr	r2, [pc, #28]	@ (8007420 <FLASH_FlushCaches+0x88>)
 8007402:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007406:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8007408:	4b05      	ldr	r3, [pc, #20]	@ (8007420 <FLASH_FlushCaches+0x88>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	4a04      	ldr	r2, [pc, #16]	@ (8007420 <FLASH_FlushCaches+0x88>)
 800740e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007412:	6013      	str	r3, [r2, #0]
  }
}
 8007414:	bf00      	nop
 8007416:	46bd      	mov	sp, r7
 8007418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741c:	4770      	bx	lr
 800741e:	bf00      	nop
 8007420:	40023c00 	.word	0x40023c00

08007424 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007424:	b480      	push	{r7}
 8007426:	b089      	sub	sp, #36	@ 0x24
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
 800742c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800742e:	2300      	movs	r3, #0
 8007430:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8007432:	2300      	movs	r3, #0
 8007434:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8007436:	2300      	movs	r3, #0
 8007438:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800743a:	2300      	movs	r3, #0
 800743c:	61fb      	str	r3, [r7, #28]
 800743e:	e16b      	b.n	8007718 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007440:	2201      	movs	r2, #1
 8007442:	69fb      	ldr	r3, [r7, #28]
 8007444:	fa02 f303 	lsl.w	r3, r2, r3
 8007448:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	697a      	ldr	r2, [r7, #20]
 8007450:	4013      	ands	r3, r2
 8007452:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007454:	693a      	ldr	r2, [r7, #16]
 8007456:	697b      	ldr	r3, [r7, #20]
 8007458:	429a      	cmp	r2, r3
 800745a:	f040 815a 	bne.w	8007712 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	685b      	ldr	r3, [r3, #4]
 8007462:	f003 0303 	and.w	r3, r3, #3
 8007466:	2b01      	cmp	r3, #1
 8007468:	d005      	beq.n	8007476 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	685b      	ldr	r3, [r3, #4]
 800746e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007472:	2b02      	cmp	r3, #2
 8007474:	d130      	bne.n	80074d8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	689b      	ldr	r3, [r3, #8]
 800747a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800747c:	69fb      	ldr	r3, [r7, #28]
 800747e:	005b      	lsls	r3, r3, #1
 8007480:	2203      	movs	r2, #3
 8007482:	fa02 f303 	lsl.w	r3, r2, r3
 8007486:	43db      	mvns	r3, r3
 8007488:	69ba      	ldr	r2, [r7, #24]
 800748a:	4013      	ands	r3, r2
 800748c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800748e:	683b      	ldr	r3, [r7, #0]
 8007490:	68da      	ldr	r2, [r3, #12]
 8007492:	69fb      	ldr	r3, [r7, #28]
 8007494:	005b      	lsls	r3, r3, #1
 8007496:	fa02 f303 	lsl.w	r3, r2, r3
 800749a:	69ba      	ldr	r2, [r7, #24]
 800749c:	4313      	orrs	r3, r2
 800749e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	69ba      	ldr	r2, [r7, #24]
 80074a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	685b      	ldr	r3, [r3, #4]
 80074aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80074ac:	2201      	movs	r2, #1
 80074ae:	69fb      	ldr	r3, [r7, #28]
 80074b0:	fa02 f303 	lsl.w	r3, r2, r3
 80074b4:	43db      	mvns	r3, r3
 80074b6:	69ba      	ldr	r2, [r7, #24]
 80074b8:	4013      	ands	r3, r2
 80074ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	685b      	ldr	r3, [r3, #4]
 80074c0:	091b      	lsrs	r3, r3, #4
 80074c2:	f003 0201 	and.w	r2, r3, #1
 80074c6:	69fb      	ldr	r3, [r7, #28]
 80074c8:	fa02 f303 	lsl.w	r3, r2, r3
 80074cc:	69ba      	ldr	r2, [r7, #24]
 80074ce:	4313      	orrs	r3, r2
 80074d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	69ba      	ldr	r2, [r7, #24]
 80074d6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	685b      	ldr	r3, [r3, #4]
 80074dc:	f003 0303 	and.w	r3, r3, #3
 80074e0:	2b03      	cmp	r3, #3
 80074e2:	d017      	beq.n	8007514 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	68db      	ldr	r3, [r3, #12]
 80074e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80074ea:	69fb      	ldr	r3, [r7, #28]
 80074ec:	005b      	lsls	r3, r3, #1
 80074ee:	2203      	movs	r2, #3
 80074f0:	fa02 f303 	lsl.w	r3, r2, r3
 80074f4:	43db      	mvns	r3, r3
 80074f6:	69ba      	ldr	r2, [r7, #24]
 80074f8:	4013      	ands	r3, r2
 80074fa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80074fc:	683b      	ldr	r3, [r7, #0]
 80074fe:	689a      	ldr	r2, [r3, #8]
 8007500:	69fb      	ldr	r3, [r7, #28]
 8007502:	005b      	lsls	r3, r3, #1
 8007504:	fa02 f303 	lsl.w	r3, r2, r3
 8007508:	69ba      	ldr	r2, [r7, #24]
 800750a:	4313      	orrs	r3, r2
 800750c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	69ba      	ldr	r2, [r7, #24]
 8007512:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007514:	683b      	ldr	r3, [r7, #0]
 8007516:	685b      	ldr	r3, [r3, #4]
 8007518:	f003 0303 	and.w	r3, r3, #3
 800751c:	2b02      	cmp	r3, #2
 800751e:	d123      	bne.n	8007568 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007520:	69fb      	ldr	r3, [r7, #28]
 8007522:	08da      	lsrs	r2, r3, #3
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	3208      	adds	r2, #8
 8007528:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800752c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800752e:	69fb      	ldr	r3, [r7, #28]
 8007530:	f003 0307 	and.w	r3, r3, #7
 8007534:	009b      	lsls	r3, r3, #2
 8007536:	220f      	movs	r2, #15
 8007538:	fa02 f303 	lsl.w	r3, r2, r3
 800753c:	43db      	mvns	r3, r3
 800753e:	69ba      	ldr	r2, [r7, #24]
 8007540:	4013      	ands	r3, r2
 8007542:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007544:	683b      	ldr	r3, [r7, #0]
 8007546:	691a      	ldr	r2, [r3, #16]
 8007548:	69fb      	ldr	r3, [r7, #28]
 800754a:	f003 0307 	and.w	r3, r3, #7
 800754e:	009b      	lsls	r3, r3, #2
 8007550:	fa02 f303 	lsl.w	r3, r2, r3
 8007554:	69ba      	ldr	r2, [r7, #24]
 8007556:	4313      	orrs	r3, r2
 8007558:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800755a:	69fb      	ldr	r3, [r7, #28]
 800755c:	08da      	lsrs	r2, r3, #3
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	3208      	adds	r2, #8
 8007562:	69b9      	ldr	r1, [r7, #24]
 8007564:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800756e:	69fb      	ldr	r3, [r7, #28]
 8007570:	005b      	lsls	r3, r3, #1
 8007572:	2203      	movs	r2, #3
 8007574:	fa02 f303 	lsl.w	r3, r2, r3
 8007578:	43db      	mvns	r3, r3
 800757a:	69ba      	ldr	r2, [r7, #24]
 800757c:	4013      	ands	r3, r2
 800757e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	685b      	ldr	r3, [r3, #4]
 8007584:	f003 0203 	and.w	r2, r3, #3
 8007588:	69fb      	ldr	r3, [r7, #28]
 800758a:	005b      	lsls	r3, r3, #1
 800758c:	fa02 f303 	lsl.w	r3, r2, r3
 8007590:	69ba      	ldr	r2, [r7, #24]
 8007592:	4313      	orrs	r3, r2
 8007594:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	69ba      	ldr	r2, [r7, #24]
 800759a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	685b      	ldr	r3, [r3, #4]
 80075a0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	f000 80b4 	beq.w	8007712 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80075aa:	2300      	movs	r3, #0
 80075ac:	60fb      	str	r3, [r7, #12]
 80075ae:	4b60      	ldr	r3, [pc, #384]	@ (8007730 <HAL_GPIO_Init+0x30c>)
 80075b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075b2:	4a5f      	ldr	r2, [pc, #380]	@ (8007730 <HAL_GPIO_Init+0x30c>)
 80075b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80075b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80075ba:	4b5d      	ldr	r3, [pc, #372]	@ (8007730 <HAL_GPIO_Init+0x30c>)
 80075bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80075c2:	60fb      	str	r3, [r7, #12]
 80075c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80075c6:	4a5b      	ldr	r2, [pc, #364]	@ (8007734 <HAL_GPIO_Init+0x310>)
 80075c8:	69fb      	ldr	r3, [r7, #28]
 80075ca:	089b      	lsrs	r3, r3, #2
 80075cc:	3302      	adds	r3, #2
 80075ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80075d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80075d4:	69fb      	ldr	r3, [r7, #28]
 80075d6:	f003 0303 	and.w	r3, r3, #3
 80075da:	009b      	lsls	r3, r3, #2
 80075dc:	220f      	movs	r2, #15
 80075de:	fa02 f303 	lsl.w	r3, r2, r3
 80075e2:	43db      	mvns	r3, r3
 80075e4:	69ba      	ldr	r2, [r7, #24]
 80075e6:	4013      	ands	r3, r2
 80075e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	4a52      	ldr	r2, [pc, #328]	@ (8007738 <HAL_GPIO_Init+0x314>)
 80075ee:	4293      	cmp	r3, r2
 80075f0:	d02b      	beq.n	800764a <HAL_GPIO_Init+0x226>
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	4a51      	ldr	r2, [pc, #324]	@ (800773c <HAL_GPIO_Init+0x318>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d025      	beq.n	8007646 <HAL_GPIO_Init+0x222>
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	4a50      	ldr	r2, [pc, #320]	@ (8007740 <HAL_GPIO_Init+0x31c>)
 80075fe:	4293      	cmp	r3, r2
 8007600:	d01f      	beq.n	8007642 <HAL_GPIO_Init+0x21e>
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	4a4f      	ldr	r2, [pc, #316]	@ (8007744 <HAL_GPIO_Init+0x320>)
 8007606:	4293      	cmp	r3, r2
 8007608:	d019      	beq.n	800763e <HAL_GPIO_Init+0x21a>
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	4a4e      	ldr	r2, [pc, #312]	@ (8007748 <HAL_GPIO_Init+0x324>)
 800760e:	4293      	cmp	r3, r2
 8007610:	d013      	beq.n	800763a <HAL_GPIO_Init+0x216>
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	4a4d      	ldr	r2, [pc, #308]	@ (800774c <HAL_GPIO_Init+0x328>)
 8007616:	4293      	cmp	r3, r2
 8007618:	d00d      	beq.n	8007636 <HAL_GPIO_Init+0x212>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	4a4c      	ldr	r2, [pc, #304]	@ (8007750 <HAL_GPIO_Init+0x32c>)
 800761e:	4293      	cmp	r3, r2
 8007620:	d007      	beq.n	8007632 <HAL_GPIO_Init+0x20e>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	4a4b      	ldr	r2, [pc, #300]	@ (8007754 <HAL_GPIO_Init+0x330>)
 8007626:	4293      	cmp	r3, r2
 8007628:	d101      	bne.n	800762e <HAL_GPIO_Init+0x20a>
 800762a:	2307      	movs	r3, #7
 800762c:	e00e      	b.n	800764c <HAL_GPIO_Init+0x228>
 800762e:	2308      	movs	r3, #8
 8007630:	e00c      	b.n	800764c <HAL_GPIO_Init+0x228>
 8007632:	2306      	movs	r3, #6
 8007634:	e00a      	b.n	800764c <HAL_GPIO_Init+0x228>
 8007636:	2305      	movs	r3, #5
 8007638:	e008      	b.n	800764c <HAL_GPIO_Init+0x228>
 800763a:	2304      	movs	r3, #4
 800763c:	e006      	b.n	800764c <HAL_GPIO_Init+0x228>
 800763e:	2303      	movs	r3, #3
 8007640:	e004      	b.n	800764c <HAL_GPIO_Init+0x228>
 8007642:	2302      	movs	r3, #2
 8007644:	e002      	b.n	800764c <HAL_GPIO_Init+0x228>
 8007646:	2301      	movs	r3, #1
 8007648:	e000      	b.n	800764c <HAL_GPIO_Init+0x228>
 800764a:	2300      	movs	r3, #0
 800764c:	69fa      	ldr	r2, [r7, #28]
 800764e:	f002 0203 	and.w	r2, r2, #3
 8007652:	0092      	lsls	r2, r2, #2
 8007654:	4093      	lsls	r3, r2
 8007656:	69ba      	ldr	r2, [r7, #24]
 8007658:	4313      	orrs	r3, r2
 800765a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800765c:	4935      	ldr	r1, [pc, #212]	@ (8007734 <HAL_GPIO_Init+0x310>)
 800765e:	69fb      	ldr	r3, [r7, #28]
 8007660:	089b      	lsrs	r3, r3, #2
 8007662:	3302      	adds	r3, #2
 8007664:	69ba      	ldr	r2, [r7, #24]
 8007666:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800766a:	4b3b      	ldr	r3, [pc, #236]	@ (8007758 <HAL_GPIO_Init+0x334>)
 800766c:	689b      	ldr	r3, [r3, #8]
 800766e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007670:	693b      	ldr	r3, [r7, #16]
 8007672:	43db      	mvns	r3, r3
 8007674:	69ba      	ldr	r2, [r7, #24]
 8007676:	4013      	ands	r3, r2
 8007678:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800767a:	683b      	ldr	r3, [r7, #0]
 800767c:	685b      	ldr	r3, [r3, #4]
 800767e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007682:	2b00      	cmp	r3, #0
 8007684:	d003      	beq.n	800768e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8007686:	69ba      	ldr	r2, [r7, #24]
 8007688:	693b      	ldr	r3, [r7, #16]
 800768a:	4313      	orrs	r3, r2
 800768c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800768e:	4a32      	ldr	r2, [pc, #200]	@ (8007758 <HAL_GPIO_Init+0x334>)
 8007690:	69bb      	ldr	r3, [r7, #24]
 8007692:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007694:	4b30      	ldr	r3, [pc, #192]	@ (8007758 <HAL_GPIO_Init+0x334>)
 8007696:	68db      	ldr	r3, [r3, #12]
 8007698:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800769a:	693b      	ldr	r3, [r7, #16]
 800769c:	43db      	mvns	r3, r3
 800769e:	69ba      	ldr	r2, [r7, #24]
 80076a0:	4013      	ands	r3, r2
 80076a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	685b      	ldr	r3, [r3, #4]
 80076a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d003      	beq.n	80076b8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80076b0:	69ba      	ldr	r2, [r7, #24]
 80076b2:	693b      	ldr	r3, [r7, #16]
 80076b4:	4313      	orrs	r3, r2
 80076b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80076b8:	4a27      	ldr	r2, [pc, #156]	@ (8007758 <HAL_GPIO_Init+0x334>)
 80076ba:	69bb      	ldr	r3, [r7, #24]
 80076bc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80076be:	4b26      	ldr	r3, [pc, #152]	@ (8007758 <HAL_GPIO_Init+0x334>)
 80076c0:	685b      	ldr	r3, [r3, #4]
 80076c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80076c4:	693b      	ldr	r3, [r7, #16]
 80076c6:	43db      	mvns	r3, r3
 80076c8:	69ba      	ldr	r2, [r7, #24]
 80076ca:	4013      	ands	r3, r2
 80076cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80076ce:	683b      	ldr	r3, [r7, #0]
 80076d0:	685b      	ldr	r3, [r3, #4]
 80076d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d003      	beq.n	80076e2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80076da:	69ba      	ldr	r2, [r7, #24]
 80076dc:	693b      	ldr	r3, [r7, #16]
 80076de:	4313      	orrs	r3, r2
 80076e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80076e2:	4a1d      	ldr	r2, [pc, #116]	@ (8007758 <HAL_GPIO_Init+0x334>)
 80076e4:	69bb      	ldr	r3, [r7, #24]
 80076e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80076e8:	4b1b      	ldr	r3, [pc, #108]	@ (8007758 <HAL_GPIO_Init+0x334>)
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80076ee:	693b      	ldr	r3, [r7, #16]
 80076f0:	43db      	mvns	r3, r3
 80076f2:	69ba      	ldr	r2, [r7, #24]
 80076f4:	4013      	ands	r3, r2
 80076f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	685b      	ldr	r3, [r3, #4]
 80076fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007700:	2b00      	cmp	r3, #0
 8007702:	d003      	beq.n	800770c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8007704:	69ba      	ldr	r2, [r7, #24]
 8007706:	693b      	ldr	r3, [r7, #16]
 8007708:	4313      	orrs	r3, r2
 800770a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800770c:	4a12      	ldr	r2, [pc, #72]	@ (8007758 <HAL_GPIO_Init+0x334>)
 800770e:	69bb      	ldr	r3, [r7, #24]
 8007710:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007712:	69fb      	ldr	r3, [r7, #28]
 8007714:	3301      	adds	r3, #1
 8007716:	61fb      	str	r3, [r7, #28]
 8007718:	69fb      	ldr	r3, [r7, #28]
 800771a:	2b0f      	cmp	r3, #15
 800771c:	f67f ae90 	bls.w	8007440 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007720:	bf00      	nop
 8007722:	bf00      	nop
 8007724:	3724      	adds	r7, #36	@ 0x24
 8007726:	46bd      	mov	sp, r7
 8007728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772c:	4770      	bx	lr
 800772e:	bf00      	nop
 8007730:	40023800 	.word	0x40023800
 8007734:	40013800 	.word	0x40013800
 8007738:	40020000 	.word	0x40020000
 800773c:	40020400 	.word	0x40020400
 8007740:	40020800 	.word	0x40020800
 8007744:	40020c00 	.word	0x40020c00
 8007748:	40021000 	.word	0x40021000
 800774c:	40021400 	.word	0x40021400
 8007750:	40021800 	.word	0x40021800
 8007754:	40021c00 	.word	0x40021c00
 8007758:	40013c00 	.word	0x40013c00

0800775c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800775c:	b480      	push	{r7}
 800775e:	b085      	sub	sp, #20
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
 8007764:	460b      	mov	r3, r1
 8007766:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	691a      	ldr	r2, [r3, #16]
 800776c:	887b      	ldrh	r3, [r7, #2]
 800776e:	4013      	ands	r3, r2
 8007770:	2b00      	cmp	r3, #0
 8007772:	d002      	beq.n	800777a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007774:	2301      	movs	r3, #1
 8007776:	73fb      	strb	r3, [r7, #15]
 8007778:	e001      	b.n	800777e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800777a:	2300      	movs	r3, #0
 800777c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800777e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007780:	4618      	mov	r0, r3
 8007782:	3714      	adds	r7, #20
 8007784:	46bd      	mov	sp, r7
 8007786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778a:	4770      	bx	lr

0800778c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800778c:	b480      	push	{r7}
 800778e:	b083      	sub	sp, #12
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
 8007794:	460b      	mov	r3, r1
 8007796:	807b      	strh	r3, [r7, #2]
 8007798:	4613      	mov	r3, r2
 800779a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800779c:	787b      	ldrb	r3, [r7, #1]
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d003      	beq.n	80077aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80077a2:	887a      	ldrh	r2, [r7, #2]
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80077a8:	e003      	b.n	80077b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80077aa:	887b      	ldrh	r3, [r7, #2]
 80077ac:	041a      	lsls	r2, r3, #16
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	619a      	str	r2, [r3, #24]
}
 80077b2:	bf00      	nop
 80077b4:	370c      	adds	r7, #12
 80077b6:	46bd      	mov	sp, r7
 80077b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077bc:	4770      	bx	lr

080077be <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80077be:	b480      	push	{r7}
 80077c0:	b085      	sub	sp, #20
 80077c2:	af00      	add	r7, sp, #0
 80077c4:	6078      	str	r0, [r7, #4]
 80077c6:	460b      	mov	r3, r1
 80077c8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	695b      	ldr	r3, [r3, #20]
 80077ce:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80077d0:	887a      	ldrh	r2, [r7, #2]
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	4013      	ands	r3, r2
 80077d6:	041a      	lsls	r2, r3, #16
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	43d9      	mvns	r1, r3
 80077dc:	887b      	ldrh	r3, [r7, #2]
 80077de:	400b      	ands	r3, r1
 80077e0:	431a      	orrs	r2, r3
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	619a      	str	r2, [r3, #24]
}
 80077e6:	bf00      	nop
 80077e8:	3714      	adds	r7, #20
 80077ea:	46bd      	mov	sp, r7
 80077ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f0:	4770      	bx	lr
	...

080077f4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	b082      	sub	sp, #8
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	4603      	mov	r3, r0
 80077fc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80077fe:	4b08      	ldr	r3, [pc, #32]	@ (8007820 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007800:	695a      	ldr	r2, [r3, #20]
 8007802:	88fb      	ldrh	r3, [r7, #6]
 8007804:	4013      	ands	r3, r2
 8007806:	2b00      	cmp	r3, #0
 8007808:	d006      	beq.n	8007818 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800780a:	4a05      	ldr	r2, [pc, #20]	@ (8007820 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800780c:	88fb      	ldrh	r3, [r7, #6]
 800780e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007810:	88fb      	ldrh	r3, [r7, #6]
 8007812:	4618      	mov	r0, r3
 8007814:	f7fb f804 	bl	8002820 <HAL_GPIO_EXTI_Callback>
  }
}
 8007818:	bf00      	nop
 800781a:	3708      	adds	r7, #8
 800781c:	46bd      	mov	sp, r7
 800781e:	bd80      	pop	{r7, pc}
 8007820:	40013c00 	.word	0x40013c00

08007824 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007824:	b580      	push	{r7, lr}
 8007826:	b086      	sub	sp, #24
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2b00      	cmp	r3, #0
 8007830:	d101      	bne.n	8007836 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007832:	2301      	movs	r3, #1
 8007834:	e267      	b.n	8007d06 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	f003 0301 	and.w	r3, r3, #1
 800783e:	2b00      	cmp	r3, #0
 8007840:	d075      	beq.n	800792e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007842:	4b88      	ldr	r3, [pc, #544]	@ (8007a64 <HAL_RCC_OscConfig+0x240>)
 8007844:	689b      	ldr	r3, [r3, #8]
 8007846:	f003 030c 	and.w	r3, r3, #12
 800784a:	2b04      	cmp	r3, #4
 800784c:	d00c      	beq.n	8007868 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800784e:	4b85      	ldr	r3, [pc, #532]	@ (8007a64 <HAL_RCC_OscConfig+0x240>)
 8007850:	689b      	ldr	r3, [r3, #8]
 8007852:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007856:	2b08      	cmp	r3, #8
 8007858:	d112      	bne.n	8007880 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800785a:	4b82      	ldr	r3, [pc, #520]	@ (8007a64 <HAL_RCC_OscConfig+0x240>)
 800785c:	685b      	ldr	r3, [r3, #4]
 800785e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007862:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007866:	d10b      	bne.n	8007880 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007868:	4b7e      	ldr	r3, [pc, #504]	@ (8007a64 <HAL_RCC_OscConfig+0x240>)
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007870:	2b00      	cmp	r3, #0
 8007872:	d05b      	beq.n	800792c <HAL_RCC_OscConfig+0x108>
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	685b      	ldr	r3, [r3, #4]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d157      	bne.n	800792c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800787c:	2301      	movs	r3, #1
 800787e:	e242      	b.n	8007d06 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	685b      	ldr	r3, [r3, #4]
 8007884:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007888:	d106      	bne.n	8007898 <HAL_RCC_OscConfig+0x74>
 800788a:	4b76      	ldr	r3, [pc, #472]	@ (8007a64 <HAL_RCC_OscConfig+0x240>)
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	4a75      	ldr	r2, [pc, #468]	@ (8007a64 <HAL_RCC_OscConfig+0x240>)
 8007890:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007894:	6013      	str	r3, [r2, #0]
 8007896:	e01d      	b.n	80078d4 <HAL_RCC_OscConfig+0xb0>
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	685b      	ldr	r3, [r3, #4]
 800789c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80078a0:	d10c      	bne.n	80078bc <HAL_RCC_OscConfig+0x98>
 80078a2:	4b70      	ldr	r3, [pc, #448]	@ (8007a64 <HAL_RCC_OscConfig+0x240>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	4a6f      	ldr	r2, [pc, #444]	@ (8007a64 <HAL_RCC_OscConfig+0x240>)
 80078a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80078ac:	6013      	str	r3, [r2, #0]
 80078ae:	4b6d      	ldr	r3, [pc, #436]	@ (8007a64 <HAL_RCC_OscConfig+0x240>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	4a6c      	ldr	r2, [pc, #432]	@ (8007a64 <HAL_RCC_OscConfig+0x240>)
 80078b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80078b8:	6013      	str	r3, [r2, #0]
 80078ba:	e00b      	b.n	80078d4 <HAL_RCC_OscConfig+0xb0>
 80078bc:	4b69      	ldr	r3, [pc, #420]	@ (8007a64 <HAL_RCC_OscConfig+0x240>)
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	4a68      	ldr	r2, [pc, #416]	@ (8007a64 <HAL_RCC_OscConfig+0x240>)
 80078c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80078c6:	6013      	str	r3, [r2, #0]
 80078c8:	4b66      	ldr	r3, [pc, #408]	@ (8007a64 <HAL_RCC_OscConfig+0x240>)
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	4a65      	ldr	r2, [pc, #404]	@ (8007a64 <HAL_RCC_OscConfig+0x240>)
 80078ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80078d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	685b      	ldr	r3, [r3, #4]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d013      	beq.n	8007904 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80078dc:	f7fe fd4c 	bl	8006378 <HAL_GetTick>
 80078e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80078e2:	e008      	b.n	80078f6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80078e4:	f7fe fd48 	bl	8006378 <HAL_GetTick>
 80078e8:	4602      	mov	r2, r0
 80078ea:	693b      	ldr	r3, [r7, #16]
 80078ec:	1ad3      	subs	r3, r2, r3
 80078ee:	2b64      	cmp	r3, #100	@ 0x64
 80078f0:	d901      	bls.n	80078f6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80078f2:	2303      	movs	r3, #3
 80078f4:	e207      	b.n	8007d06 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80078f6:	4b5b      	ldr	r3, [pc, #364]	@ (8007a64 <HAL_RCC_OscConfig+0x240>)
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d0f0      	beq.n	80078e4 <HAL_RCC_OscConfig+0xc0>
 8007902:	e014      	b.n	800792e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007904:	f7fe fd38 	bl	8006378 <HAL_GetTick>
 8007908:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800790a:	e008      	b.n	800791e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800790c:	f7fe fd34 	bl	8006378 <HAL_GetTick>
 8007910:	4602      	mov	r2, r0
 8007912:	693b      	ldr	r3, [r7, #16]
 8007914:	1ad3      	subs	r3, r2, r3
 8007916:	2b64      	cmp	r3, #100	@ 0x64
 8007918:	d901      	bls.n	800791e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800791a:	2303      	movs	r3, #3
 800791c:	e1f3      	b.n	8007d06 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800791e:	4b51      	ldr	r3, [pc, #324]	@ (8007a64 <HAL_RCC_OscConfig+0x240>)
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007926:	2b00      	cmp	r3, #0
 8007928:	d1f0      	bne.n	800790c <HAL_RCC_OscConfig+0xe8>
 800792a:	e000      	b.n	800792e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800792c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	f003 0302 	and.w	r3, r3, #2
 8007936:	2b00      	cmp	r3, #0
 8007938:	d063      	beq.n	8007a02 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800793a:	4b4a      	ldr	r3, [pc, #296]	@ (8007a64 <HAL_RCC_OscConfig+0x240>)
 800793c:	689b      	ldr	r3, [r3, #8]
 800793e:	f003 030c 	and.w	r3, r3, #12
 8007942:	2b00      	cmp	r3, #0
 8007944:	d00b      	beq.n	800795e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007946:	4b47      	ldr	r3, [pc, #284]	@ (8007a64 <HAL_RCC_OscConfig+0x240>)
 8007948:	689b      	ldr	r3, [r3, #8]
 800794a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800794e:	2b08      	cmp	r3, #8
 8007950:	d11c      	bne.n	800798c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007952:	4b44      	ldr	r3, [pc, #272]	@ (8007a64 <HAL_RCC_OscConfig+0x240>)
 8007954:	685b      	ldr	r3, [r3, #4]
 8007956:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800795a:	2b00      	cmp	r3, #0
 800795c:	d116      	bne.n	800798c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800795e:	4b41      	ldr	r3, [pc, #260]	@ (8007a64 <HAL_RCC_OscConfig+0x240>)
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	f003 0302 	and.w	r3, r3, #2
 8007966:	2b00      	cmp	r3, #0
 8007968:	d005      	beq.n	8007976 <HAL_RCC_OscConfig+0x152>
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	68db      	ldr	r3, [r3, #12]
 800796e:	2b01      	cmp	r3, #1
 8007970:	d001      	beq.n	8007976 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007972:	2301      	movs	r3, #1
 8007974:	e1c7      	b.n	8007d06 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007976:	4b3b      	ldr	r3, [pc, #236]	@ (8007a64 <HAL_RCC_OscConfig+0x240>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	691b      	ldr	r3, [r3, #16]
 8007982:	00db      	lsls	r3, r3, #3
 8007984:	4937      	ldr	r1, [pc, #220]	@ (8007a64 <HAL_RCC_OscConfig+0x240>)
 8007986:	4313      	orrs	r3, r2
 8007988:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800798a:	e03a      	b.n	8007a02 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	68db      	ldr	r3, [r3, #12]
 8007990:	2b00      	cmp	r3, #0
 8007992:	d020      	beq.n	80079d6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007994:	4b34      	ldr	r3, [pc, #208]	@ (8007a68 <HAL_RCC_OscConfig+0x244>)
 8007996:	2201      	movs	r2, #1
 8007998:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800799a:	f7fe fced 	bl	8006378 <HAL_GetTick>
 800799e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80079a0:	e008      	b.n	80079b4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80079a2:	f7fe fce9 	bl	8006378 <HAL_GetTick>
 80079a6:	4602      	mov	r2, r0
 80079a8:	693b      	ldr	r3, [r7, #16]
 80079aa:	1ad3      	subs	r3, r2, r3
 80079ac:	2b02      	cmp	r3, #2
 80079ae:	d901      	bls.n	80079b4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80079b0:	2303      	movs	r3, #3
 80079b2:	e1a8      	b.n	8007d06 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80079b4:	4b2b      	ldr	r3, [pc, #172]	@ (8007a64 <HAL_RCC_OscConfig+0x240>)
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	f003 0302 	and.w	r3, r3, #2
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d0f0      	beq.n	80079a2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80079c0:	4b28      	ldr	r3, [pc, #160]	@ (8007a64 <HAL_RCC_OscConfig+0x240>)
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	691b      	ldr	r3, [r3, #16]
 80079cc:	00db      	lsls	r3, r3, #3
 80079ce:	4925      	ldr	r1, [pc, #148]	@ (8007a64 <HAL_RCC_OscConfig+0x240>)
 80079d0:	4313      	orrs	r3, r2
 80079d2:	600b      	str	r3, [r1, #0]
 80079d4:	e015      	b.n	8007a02 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80079d6:	4b24      	ldr	r3, [pc, #144]	@ (8007a68 <HAL_RCC_OscConfig+0x244>)
 80079d8:	2200      	movs	r2, #0
 80079da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80079dc:	f7fe fccc 	bl	8006378 <HAL_GetTick>
 80079e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80079e2:	e008      	b.n	80079f6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80079e4:	f7fe fcc8 	bl	8006378 <HAL_GetTick>
 80079e8:	4602      	mov	r2, r0
 80079ea:	693b      	ldr	r3, [r7, #16]
 80079ec:	1ad3      	subs	r3, r2, r3
 80079ee:	2b02      	cmp	r3, #2
 80079f0:	d901      	bls.n	80079f6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80079f2:	2303      	movs	r3, #3
 80079f4:	e187      	b.n	8007d06 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80079f6:	4b1b      	ldr	r3, [pc, #108]	@ (8007a64 <HAL_RCC_OscConfig+0x240>)
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f003 0302 	and.w	r3, r3, #2
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d1f0      	bne.n	80079e4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f003 0308 	and.w	r3, r3, #8
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d036      	beq.n	8007a7c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	695b      	ldr	r3, [r3, #20]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d016      	beq.n	8007a44 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007a16:	4b15      	ldr	r3, [pc, #84]	@ (8007a6c <HAL_RCC_OscConfig+0x248>)
 8007a18:	2201      	movs	r2, #1
 8007a1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a1c:	f7fe fcac 	bl	8006378 <HAL_GetTick>
 8007a20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007a22:	e008      	b.n	8007a36 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007a24:	f7fe fca8 	bl	8006378 <HAL_GetTick>
 8007a28:	4602      	mov	r2, r0
 8007a2a:	693b      	ldr	r3, [r7, #16]
 8007a2c:	1ad3      	subs	r3, r2, r3
 8007a2e:	2b02      	cmp	r3, #2
 8007a30:	d901      	bls.n	8007a36 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007a32:	2303      	movs	r3, #3
 8007a34:	e167      	b.n	8007d06 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007a36:	4b0b      	ldr	r3, [pc, #44]	@ (8007a64 <HAL_RCC_OscConfig+0x240>)
 8007a38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a3a:	f003 0302 	and.w	r3, r3, #2
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d0f0      	beq.n	8007a24 <HAL_RCC_OscConfig+0x200>
 8007a42:	e01b      	b.n	8007a7c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007a44:	4b09      	ldr	r3, [pc, #36]	@ (8007a6c <HAL_RCC_OscConfig+0x248>)
 8007a46:	2200      	movs	r2, #0
 8007a48:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007a4a:	f7fe fc95 	bl	8006378 <HAL_GetTick>
 8007a4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007a50:	e00e      	b.n	8007a70 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007a52:	f7fe fc91 	bl	8006378 <HAL_GetTick>
 8007a56:	4602      	mov	r2, r0
 8007a58:	693b      	ldr	r3, [r7, #16]
 8007a5a:	1ad3      	subs	r3, r2, r3
 8007a5c:	2b02      	cmp	r3, #2
 8007a5e:	d907      	bls.n	8007a70 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007a60:	2303      	movs	r3, #3
 8007a62:	e150      	b.n	8007d06 <HAL_RCC_OscConfig+0x4e2>
 8007a64:	40023800 	.word	0x40023800
 8007a68:	42470000 	.word	0x42470000
 8007a6c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007a70:	4b88      	ldr	r3, [pc, #544]	@ (8007c94 <HAL_RCC_OscConfig+0x470>)
 8007a72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a74:	f003 0302 	and.w	r3, r3, #2
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d1ea      	bne.n	8007a52 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f003 0304 	and.w	r3, r3, #4
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	f000 8097 	beq.w	8007bb8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007a8e:	4b81      	ldr	r3, [pc, #516]	@ (8007c94 <HAL_RCC_OscConfig+0x470>)
 8007a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d10f      	bne.n	8007aba <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	60bb      	str	r3, [r7, #8]
 8007a9e:	4b7d      	ldr	r3, [pc, #500]	@ (8007c94 <HAL_RCC_OscConfig+0x470>)
 8007aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007aa2:	4a7c      	ldr	r2, [pc, #496]	@ (8007c94 <HAL_RCC_OscConfig+0x470>)
 8007aa4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007aa8:	6413      	str	r3, [r2, #64]	@ 0x40
 8007aaa:	4b7a      	ldr	r3, [pc, #488]	@ (8007c94 <HAL_RCC_OscConfig+0x470>)
 8007aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007aae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007ab2:	60bb      	str	r3, [r7, #8]
 8007ab4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007ab6:	2301      	movs	r3, #1
 8007ab8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007aba:	4b77      	ldr	r3, [pc, #476]	@ (8007c98 <HAL_RCC_OscConfig+0x474>)
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d118      	bne.n	8007af8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007ac6:	4b74      	ldr	r3, [pc, #464]	@ (8007c98 <HAL_RCC_OscConfig+0x474>)
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	4a73      	ldr	r2, [pc, #460]	@ (8007c98 <HAL_RCC_OscConfig+0x474>)
 8007acc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007ad0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007ad2:	f7fe fc51 	bl	8006378 <HAL_GetTick>
 8007ad6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007ad8:	e008      	b.n	8007aec <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007ada:	f7fe fc4d 	bl	8006378 <HAL_GetTick>
 8007ade:	4602      	mov	r2, r0
 8007ae0:	693b      	ldr	r3, [r7, #16]
 8007ae2:	1ad3      	subs	r3, r2, r3
 8007ae4:	2b02      	cmp	r3, #2
 8007ae6:	d901      	bls.n	8007aec <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007ae8:	2303      	movs	r3, #3
 8007aea:	e10c      	b.n	8007d06 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007aec:	4b6a      	ldr	r3, [pc, #424]	@ (8007c98 <HAL_RCC_OscConfig+0x474>)
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d0f0      	beq.n	8007ada <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	689b      	ldr	r3, [r3, #8]
 8007afc:	2b01      	cmp	r3, #1
 8007afe:	d106      	bne.n	8007b0e <HAL_RCC_OscConfig+0x2ea>
 8007b00:	4b64      	ldr	r3, [pc, #400]	@ (8007c94 <HAL_RCC_OscConfig+0x470>)
 8007b02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b04:	4a63      	ldr	r2, [pc, #396]	@ (8007c94 <HAL_RCC_OscConfig+0x470>)
 8007b06:	f043 0301 	orr.w	r3, r3, #1
 8007b0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8007b0c:	e01c      	b.n	8007b48 <HAL_RCC_OscConfig+0x324>
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	689b      	ldr	r3, [r3, #8]
 8007b12:	2b05      	cmp	r3, #5
 8007b14:	d10c      	bne.n	8007b30 <HAL_RCC_OscConfig+0x30c>
 8007b16:	4b5f      	ldr	r3, [pc, #380]	@ (8007c94 <HAL_RCC_OscConfig+0x470>)
 8007b18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b1a:	4a5e      	ldr	r2, [pc, #376]	@ (8007c94 <HAL_RCC_OscConfig+0x470>)
 8007b1c:	f043 0304 	orr.w	r3, r3, #4
 8007b20:	6713      	str	r3, [r2, #112]	@ 0x70
 8007b22:	4b5c      	ldr	r3, [pc, #368]	@ (8007c94 <HAL_RCC_OscConfig+0x470>)
 8007b24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b26:	4a5b      	ldr	r2, [pc, #364]	@ (8007c94 <HAL_RCC_OscConfig+0x470>)
 8007b28:	f043 0301 	orr.w	r3, r3, #1
 8007b2c:	6713      	str	r3, [r2, #112]	@ 0x70
 8007b2e:	e00b      	b.n	8007b48 <HAL_RCC_OscConfig+0x324>
 8007b30:	4b58      	ldr	r3, [pc, #352]	@ (8007c94 <HAL_RCC_OscConfig+0x470>)
 8007b32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b34:	4a57      	ldr	r2, [pc, #348]	@ (8007c94 <HAL_RCC_OscConfig+0x470>)
 8007b36:	f023 0301 	bic.w	r3, r3, #1
 8007b3a:	6713      	str	r3, [r2, #112]	@ 0x70
 8007b3c:	4b55      	ldr	r3, [pc, #340]	@ (8007c94 <HAL_RCC_OscConfig+0x470>)
 8007b3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b40:	4a54      	ldr	r2, [pc, #336]	@ (8007c94 <HAL_RCC_OscConfig+0x470>)
 8007b42:	f023 0304 	bic.w	r3, r3, #4
 8007b46:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	689b      	ldr	r3, [r3, #8]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d015      	beq.n	8007b7c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b50:	f7fe fc12 	bl	8006378 <HAL_GetTick>
 8007b54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007b56:	e00a      	b.n	8007b6e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007b58:	f7fe fc0e 	bl	8006378 <HAL_GetTick>
 8007b5c:	4602      	mov	r2, r0
 8007b5e:	693b      	ldr	r3, [r7, #16]
 8007b60:	1ad3      	subs	r3, r2, r3
 8007b62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b66:	4293      	cmp	r3, r2
 8007b68:	d901      	bls.n	8007b6e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007b6a:	2303      	movs	r3, #3
 8007b6c:	e0cb      	b.n	8007d06 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007b6e:	4b49      	ldr	r3, [pc, #292]	@ (8007c94 <HAL_RCC_OscConfig+0x470>)
 8007b70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b72:	f003 0302 	and.w	r3, r3, #2
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d0ee      	beq.n	8007b58 <HAL_RCC_OscConfig+0x334>
 8007b7a:	e014      	b.n	8007ba6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007b7c:	f7fe fbfc 	bl	8006378 <HAL_GetTick>
 8007b80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007b82:	e00a      	b.n	8007b9a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007b84:	f7fe fbf8 	bl	8006378 <HAL_GetTick>
 8007b88:	4602      	mov	r2, r0
 8007b8a:	693b      	ldr	r3, [r7, #16]
 8007b8c:	1ad3      	subs	r3, r2, r3
 8007b8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d901      	bls.n	8007b9a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007b96:	2303      	movs	r3, #3
 8007b98:	e0b5      	b.n	8007d06 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007b9a:	4b3e      	ldr	r3, [pc, #248]	@ (8007c94 <HAL_RCC_OscConfig+0x470>)
 8007b9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b9e:	f003 0302 	and.w	r3, r3, #2
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d1ee      	bne.n	8007b84 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007ba6:	7dfb      	ldrb	r3, [r7, #23]
 8007ba8:	2b01      	cmp	r3, #1
 8007baa:	d105      	bne.n	8007bb8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007bac:	4b39      	ldr	r3, [pc, #228]	@ (8007c94 <HAL_RCC_OscConfig+0x470>)
 8007bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bb0:	4a38      	ldr	r2, [pc, #224]	@ (8007c94 <HAL_RCC_OscConfig+0x470>)
 8007bb2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007bb6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	699b      	ldr	r3, [r3, #24]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	f000 80a1 	beq.w	8007d04 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007bc2:	4b34      	ldr	r3, [pc, #208]	@ (8007c94 <HAL_RCC_OscConfig+0x470>)
 8007bc4:	689b      	ldr	r3, [r3, #8]
 8007bc6:	f003 030c 	and.w	r3, r3, #12
 8007bca:	2b08      	cmp	r3, #8
 8007bcc:	d05c      	beq.n	8007c88 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	699b      	ldr	r3, [r3, #24]
 8007bd2:	2b02      	cmp	r3, #2
 8007bd4:	d141      	bne.n	8007c5a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007bd6:	4b31      	ldr	r3, [pc, #196]	@ (8007c9c <HAL_RCC_OscConfig+0x478>)
 8007bd8:	2200      	movs	r2, #0
 8007bda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007bdc:	f7fe fbcc 	bl	8006378 <HAL_GetTick>
 8007be0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007be2:	e008      	b.n	8007bf6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007be4:	f7fe fbc8 	bl	8006378 <HAL_GetTick>
 8007be8:	4602      	mov	r2, r0
 8007bea:	693b      	ldr	r3, [r7, #16]
 8007bec:	1ad3      	subs	r3, r2, r3
 8007bee:	2b02      	cmp	r3, #2
 8007bf0:	d901      	bls.n	8007bf6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007bf2:	2303      	movs	r3, #3
 8007bf4:	e087      	b.n	8007d06 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007bf6:	4b27      	ldr	r3, [pc, #156]	@ (8007c94 <HAL_RCC_OscConfig+0x470>)
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d1f0      	bne.n	8007be4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	69da      	ldr	r2, [r3, #28]
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	6a1b      	ldr	r3, [r3, #32]
 8007c0a:	431a      	orrs	r2, r3
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c10:	019b      	lsls	r3, r3, #6
 8007c12:	431a      	orrs	r2, r3
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c18:	085b      	lsrs	r3, r3, #1
 8007c1a:	3b01      	subs	r3, #1
 8007c1c:	041b      	lsls	r3, r3, #16
 8007c1e:	431a      	orrs	r2, r3
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c24:	061b      	lsls	r3, r3, #24
 8007c26:	491b      	ldr	r1, [pc, #108]	@ (8007c94 <HAL_RCC_OscConfig+0x470>)
 8007c28:	4313      	orrs	r3, r2
 8007c2a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007c2c:	4b1b      	ldr	r3, [pc, #108]	@ (8007c9c <HAL_RCC_OscConfig+0x478>)
 8007c2e:	2201      	movs	r2, #1
 8007c30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c32:	f7fe fba1 	bl	8006378 <HAL_GetTick>
 8007c36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007c38:	e008      	b.n	8007c4c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007c3a:	f7fe fb9d 	bl	8006378 <HAL_GetTick>
 8007c3e:	4602      	mov	r2, r0
 8007c40:	693b      	ldr	r3, [r7, #16]
 8007c42:	1ad3      	subs	r3, r2, r3
 8007c44:	2b02      	cmp	r3, #2
 8007c46:	d901      	bls.n	8007c4c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007c48:	2303      	movs	r3, #3
 8007c4a:	e05c      	b.n	8007d06 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007c4c:	4b11      	ldr	r3, [pc, #68]	@ (8007c94 <HAL_RCC_OscConfig+0x470>)
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d0f0      	beq.n	8007c3a <HAL_RCC_OscConfig+0x416>
 8007c58:	e054      	b.n	8007d04 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007c5a:	4b10      	ldr	r3, [pc, #64]	@ (8007c9c <HAL_RCC_OscConfig+0x478>)
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c60:	f7fe fb8a 	bl	8006378 <HAL_GetTick>
 8007c64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007c66:	e008      	b.n	8007c7a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007c68:	f7fe fb86 	bl	8006378 <HAL_GetTick>
 8007c6c:	4602      	mov	r2, r0
 8007c6e:	693b      	ldr	r3, [r7, #16]
 8007c70:	1ad3      	subs	r3, r2, r3
 8007c72:	2b02      	cmp	r3, #2
 8007c74:	d901      	bls.n	8007c7a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007c76:	2303      	movs	r3, #3
 8007c78:	e045      	b.n	8007d06 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007c7a:	4b06      	ldr	r3, [pc, #24]	@ (8007c94 <HAL_RCC_OscConfig+0x470>)
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d1f0      	bne.n	8007c68 <HAL_RCC_OscConfig+0x444>
 8007c86:	e03d      	b.n	8007d04 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	699b      	ldr	r3, [r3, #24]
 8007c8c:	2b01      	cmp	r3, #1
 8007c8e:	d107      	bne.n	8007ca0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007c90:	2301      	movs	r3, #1
 8007c92:	e038      	b.n	8007d06 <HAL_RCC_OscConfig+0x4e2>
 8007c94:	40023800 	.word	0x40023800
 8007c98:	40007000 	.word	0x40007000
 8007c9c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007ca0:	4b1b      	ldr	r3, [pc, #108]	@ (8007d10 <HAL_RCC_OscConfig+0x4ec>)
 8007ca2:	685b      	ldr	r3, [r3, #4]
 8007ca4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	699b      	ldr	r3, [r3, #24]
 8007caa:	2b01      	cmp	r3, #1
 8007cac:	d028      	beq.n	8007d00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007cb8:	429a      	cmp	r2, r3
 8007cba:	d121      	bne.n	8007d00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007cc6:	429a      	cmp	r2, r3
 8007cc8:	d11a      	bne.n	8007d00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007cca:	68fa      	ldr	r2, [r7, #12]
 8007ccc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007cd0:	4013      	ands	r3, r2
 8007cd2:	687a      	ldr	r2, [r7, #4]
 8007cd4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007cd6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007cd8:	4293      	cmp	r3, r2
 8007cda:	d111      	bne.n	8007d00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ce6:	085b      	lsrs	r3, r3, #1
 8007ce8:	3b01      	subs	r3, #1
 8007cea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007cec:	429a      	cmp	r2, r3
 8007cee:	d107      	bne.n	8007d00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cfa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007cfc:	429a      	cmp	r2, r3
 8007cfe:	d001      	beq.n	8007d04 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007d00:	2301      	movs	r3, #1
 8007d02:	e000      	b.n	8007d06 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007d04:	2300      	movs	r3, #0
}
 8007d06:	4618      	mov	r0, r3
 8007d08:	3718      	adds	r7, #24
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	bd80      	pop	{r7, pc}
 8007d0e:	bf00      	nop
 8007d10:	40023800 	.word	0x40023800

08007d14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b084      	sub	sp, #16
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
 8007d1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d101      	bne.n	8007d28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007d24:	2301      	movs	r3, #1
 8007d26:	e0cc      	b.n	8007ec2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007d28:	4b68      	ldr	r3, [pc, #416]	@ (8007ecc <HAL_RCC_ClockConfig+0x1b8>)
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	f003 0307 	and.w	r3, r3, #7
 8007d30:	683a      	ldr	r2, [r7, #0]
 8007d32:	429a      	cmp	r2, r3
 8007d34:	d90c      	bls.n	8007d50 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007d36:	4b65      	ldr	r3, [pc, #404]	@ (8007ecc <HAL_RCC_ClockConfig+0x1b8>)
 8007d38:	683a      	ldr	r2, [r7, #0]
 8007d3a:	b2d2      	uxtb	r2, r2
 8007d3c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d3e:	4b63      	ldr	r3, [pc, #396]	@ (8007ecc <HAL_RCC_ClockConfig+0x1b8>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f003 0307 	and.w	r3, r3, #7
 8007d46:	683a      	ldr	r2, [r7, #0]
 8007d48:	429a      	cmp	r2, r3
 8007d4a:	d001      	beq.n	8007d50 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007d4c:	2301      	movs	r3, #1
 8007d4e:	e0b8      	b.n	8007ec2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f003 0302 	and.w	r3, r3, #2
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d020      	beq.n	8007d9e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f003 0304 	and.w	r3, r3, #4
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d005      	beq.n	8007d74 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007d68:	4b59      	ldr	r3, [pc, #356]	@ (8007ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8007d6a:	689b      	ldr	r3, [r3, #8]
 8007d6c:	4a58      	ldr	r2, [pc, #352]	@ (8007ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8007d6e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007d72:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	f003 0308 	and.w	r3, r3, #8
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d005      	beq.n	8007d8c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007d80:	4b53      	ldr	r3, [pc, #332]	@ (8007ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8007d82:	689b      	ldr	r3, [r3, #8]
 8007d84:	4a52      	ldr	r2, [pc, #328]	@ (8007ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8007d86:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007d8a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007d8c:	4b50      	ldr	r3, [pc, #320]	@ (8007ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8007d8e:	689b      	ldr	r3, [r3, #8]
 8007d90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	689b      	ldr	r3, [r3, #8]
 8007d98:	494d      	ldr	r1, [pc, #308]	@ (8007ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8007d9a:	4313      	orrs	r3, r2
 8007d9c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f003 0301 	and.w	r3, r3, #1
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d044      	beq.n	8007e34 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	685b      	ldr	r3, [r3, #4]
 8007dae:	2b01      	cmp	r3, #1
 8007db0:	d107      	bne.n	8007dc2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007db2:	4b47      	ldr	r3, [pc, #284]	@ (8007ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d119      	bne.n	8007df2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007dbe:	2301      	movs	r3, #1
 8007dc0:	e07f      	b.n	8007ec2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	685b      	ldr	r3, [r3, #4]
 8007dc6:	2b02      	cmp	r3, #2
 8007dc8:	d003      	beq.n	8007dd2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007dce:	2b03      	cmp	r3, #3
 8007dd0:	d107      	bne.n	8007de2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007dd2:	4b3f      	ldr	r3, [pc, #252]	@ (8007ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d109      	bne.n	8007df2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007dde:	2301      	movs	r3, #1
 8007de0:	e06f      	b.n	8007ec2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007de2:	4b3b      	ldr	r3, [pc, #236]	@ (8007ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	f003 0302 	and.w	r3, r3, #2
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d101      	bne.n	8007df2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007dee:	2301      	movs	r3, #1
 8007df0:	e067      	b.n	8007ec2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007df2:	4b37      	ldr	r3, [pc, #220]	@ (8007ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8007df4:	689b      	ldr	r3, [r3, #8]
 8007df6:	f023 0203 	bic.w	r2, r3, #3
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	685b      	ldr	r3, [r3, #4]
 8007dfe:	4934      	ldr	r1, [pc, #208]	@ (8007ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8007e00:	4313      	orrs	r3, r2
 8007e02:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007e04:	f7fe fab8 	bl	8006378 <HAL_GetTick>
 8007e08:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007e0a:	e00a      	b.n	8007e22 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007e0c:	f7fe fab4 	bl	8006378 <HAL_GetTick>
 8007e10:	4602      	mov	r2, r0
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	1ad3      	subs	r3, r2, r3
 8007e16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e1a:	4293      	cmp	r3, r2
 8007e1c:	d901      	bls.n	8007e22 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007e1e:	2303      	movs	r3, #3
 8007e20:	e04f      	b.n	8007ec2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007e22:	4b2b      	ldr	r3, [pc, #172]	@ (8007ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8007e24:	689b      	ldr	r3, [r3, #8]
 8007e26:	f003 020c 	and.w	r2, r3, #12
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	685b      	ldr	r3, [r3, #4]
 8007e2e:	009b      	lsls	r3, r3, #2
 8007e30:	429a      	cmp	r2, r3
 8007e32:	d1eb      	bne.n	8007e0c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007e34:	4b25      	ldr	r3, [pc, #148]	@ (8007ecc <HAL_RCC_ClockConfig+0x1b8>)
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f003 0307 	and.w	r3, r3, #7
 8007e3c:	683a      	ldr	r2, [r7, #0]
 8007e3e:	429a      	cmp	r2, r3
 8007e40:	d20c      	bcs.n	8007e5c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007e42:	4b22      	ldr	r3, [pc, #136]	@ (8007ecc <HAL_RCC_ClockConfig+0x1b8>)
 8007e44:	683a      	ldr	r2, [r7, #0]
 8007e46:	b2d2      	uxtb	r2, r2
 8007e48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007e4a:	4b20      	ldr	r3, [pc, #128]	@ (8007ecc <HAL_RCC_ClockConfig+0x1b8>)
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f003 0307 	and.w	r3, r3, #7
 8007e52:	683a      	ldr	r2, [r7, #0]
 8007e54:	429a      	cmp	r2, r3
 8007e56:	d001      	beq.n	8007e5c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007e58:	2301      	movs	r3, #1
 8007e5a:	e032      	b.n	8007ec2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f003 0304 	and.w	r3, r3, #4
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d008      	beq.n	8007e7a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007e68:	4b19      	ldr	r3, [pc, #100]	@ (8007ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8007e6a:	689b      	ldr	r3, [r3, #8]
 8007e6c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	68db      	ldr	r3, [r3, #12]
 8007e74:	4916      	ldr	r1, [pc, #88]	@ (8007ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8007e76:	4313      	orrs	r3, r2
 8007e78:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	f003 0308 	and.w	r3, r3, #8
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d009      	beq.n	8007e9a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007e86:	4b12      	ldr	r3, [pc, #72]	@ (8007ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8007e88:	689b      	ldr	r3, [r3, #8]
 8007e8a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	691b      	ldr	r3, [r3, #16]
 8007e92:	00db      	lsls	r3, r3, #3
 8007e94:	490e      	ldr	r1, [pc, #56]	@ (8007ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8007e96:	4313      	orrs	r3, r2
 8007e98:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007e9a:	f000 f821 	bl	8007ee0 <HAL_RCC_GetSysClockFreq>
 8007e9e:	4602      	mov	r2, r0
 8007ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8007ed0 <HAL_RCC_ClockConfig+0x1bc>)
 8007ea2:	689b      	ldr	r3, [r3, #8]
 8007ea4:	091b      	lsrs	r3, r3, #4
 8007ea6:	f003 030f 	and.w	r3, r3, #15
 8007eaa:	490a      	ldr	r1, [pc, #40]	@ (8007ed4 <HAL_RCC_ClockConfig+0x1c0>)
 8007eac:	5ccb      	ldrb	r3, [r1, r3]
 8007eae:	fa22 f303 	lsr.w	r3, r2, r3
 8007eb2:	4a09      	ldr	r2, [pc, #36]	@ (8007ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8007eb4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007eb6:	4b09      	ldr	r3, [pc, #36]	@ (8007edc <HAL_RCC_ClockConfig+0x1c8>)
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	4618      	mov	r0, r3
 8007ebc:	f7fe fa18 	bl	80062f0 <HAL_InitTick>

  return HAL_OK;
 8007ec0:	2300      	movs	r3, #0
}
 8007ec2:	4618      	mov	r0, r3
 8007ec4:	3710      	adds	r7, #16
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	bd80      	pop	{r7, pc}
 8007eca:	bf00      	nop
 8007ecc:	40023c00 	.word	0x40023c00
 8007ed0:	40023800 	.word	0x40023800
 8007ed4:	0800a7f4 	.word	0x0800a7f4
 8007ed8:	20000ab4 	.word	0x20000ab4
 8007edc:	20000ab8 	.word	0x20000ab8

08007ee0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007ee0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007ee4:	b094      	sub	sp, #80	@ 0x50
 8007ee6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007ee8:	2300      	movs	r3, #0
 8007eea:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8007eec:	2300      	movs	r3, #0
 8007eee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007ef8:	4b79      	ldr	r3, [pc, #484]	@ (80080e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8007efa:	689b      	ldr	r3, [r3, #8]
 8007efc:	f003 030c 	and.w	r3, r3, #12
 8007f00:	2b08      	cmp	r3, #8
 8007f02:	d00d      	beq.n	8007f20 <HAL_RCC_GetSysClockFreq+0x40>
 8007f04:	2b08      	cmp	r3, #8
 8007f06:	f200 80e1 	bhi.w	80080cc <HAL_RCC_GetSysClockFreq+0x1ec>
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d002      	beq.n	8007f14 <HAL_RCC_GetSysClockFreq+0x34>
 8007f0e:	2b04      	cmp	r3, #4
 8007f10:	d003      	beq.n	8007f1a <HAL_RCC_GetSysClockFreq+0x3a>
 8007f12:	e0db      	b.n	80080cc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007f14:	4b73      	ldr	r3, [pc, #460]	@ (80080e4 <HAL_RCC_GetSysClockFreq+0x204>)
 8007f16:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007f18:	e0db      	b.n	80080d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007f1a:	4b73      	ldr	r3, [pc, #460]	@ (80080e8 <HAL_RCC_GetSysClockFreq+0x208>)
 8007f1c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007f1e:	e0d8      	b.n	80080d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007f20:	4b6f      	ldr	r3, [pc, #444]	@ (80080e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8007f22:	685b      	ldr	r3, [r3, #4]
 8007f24:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007f28:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007f2a:	4b6d      	ldr	r3, [pc, #436]	@ (80080e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8007f2c:	685b      	ldr	r3, [r3, #4]
 8007f2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d063      	beq.n	8007ffe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007f36:	4b6a      	ldr	r3, [pc, #424]	@ (80080e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8007f38:	685b      	ldr	r3, [r3, #4]
 8007f3a:	099b      	lsrs	r3, r3, #6
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007f40:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8007f42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f48:	633b      	str	r3, [r7, #48]	@ 0x30
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f4e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8007f52:	4622      	mov	r2, r4
 8007f54:	462b      	mov	r3, r5
 8007f56:	f04f 0000 	mov.w	r0, #0
 8007f5a:	f04f 0100 	mov.w	r1, #0
 8007f5e:	0159      	lsls	r1, r3, #5
 8007f60:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007f64:	0150      	lsls	r0, r2, #5
 8007f66:	4602      	mov	r2, r0
 8007f68:	460b      	mov	r3, r1
 8007f6a:	4621      	mov	r1, r4
 8007f6c:	1a51      	subs	r1, r2, r1
 8007f6e:	6139      	str	r1, [r7, #16]
 8007f70:	4629      	mov	r1, r5
 8007f72:	eb63 0301 	sbc.w	r3, r3, r1
 8007f76:	617b      	str	r3, [r7, #20]
 8007f78:	f04f 0200 	mov.w	r2, #0
 8007f7c:	f04f 0300 	mov.w	r3, #0
 8007f80:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007f84:	4659      	mov	r1, fp
 8007f86:	018b      	lsls	r3, r1, #6
 8007f88:	4651      	mov	r1, sl
 8007f8a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007f8e:	4651      	mov	r1, sl
 8007f90:	018a      	lsls	r2, r1, #6
 8007f92:	4651      	mov	r1, sl
 8007f94:	ebb2 0801 	subs.w	r8, r2, r1
 8007f98:	4659      	mov	r1, fp
 8007f9a:	eb63 0901 	sbc.w	r9, r3, r1
 8007f9e:	f04f 0200 	mov.w	r2, #0
 8007fa2:	f04f 0300 	mov.w	r3, #0
 8007fa6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007faa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007fae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007fb2:	4690      	mov	r8, r2
 8007fb4:	4699      	mov	r9, r3
 8007fb6:	4623      	mov	r3, r4
 8007fb8:	eb18 0303 	adds.w	r3, r8, r3
 8007fbc:	60bb      	str	r3, [r7, #8]
 8007fbe:	462b      	mov	r3, r5
 8007fc0:	eb49 0303 	adc.w	r3, r9, r3
 8007fc4:	60fb      	str	r3, [r7, #12]
 8007fc6:	f04f 0200 	mov.w	r2, #0
 8007fca:	f04f 0300 	mov.w	r3, #0
 8007fce:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007fd2:	4629      	mov	r1, r5
 8007fd4:	024b      	lsls	r3, r1, #9
 8007fd6:	4621      	mov	r1, r4
 8007fd8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007fdc:	4621      	mov	r1, r4
 8007fde:	024a      	lsls	r2, r1, #9
 8007fe0:	4610      	mov	r0, r2
 8007fe2:	4619      	mov	r1, r3
 8007fe4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007fea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007fec:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007ff0:	f7f8 fcd8 	bl	80009a4 <__aeabi_uldivmod>
 8007ff4:	4602      	mov	r2, r0
 8007ff6:	460b      	mov	r3, r1
 8007ff8:	4613      	mov	r3, r2
 8007ffa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007ffc:	e058      	b.n	80080b0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007ffe:	4b38      	ldr	r3, [pc, #224]	@ (80080e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008000:	685b      	ldr	r3, [r3, #4]
 8008002:	099b      	lsrs	r3, r3, #6
 8008004:	2200      	movs	r2, #0
 8008006:	4618      	mov	r0, r3
 8008008:	4611      	mov	r1, r2
 800800a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800800e:	623b      	str	r3, [r7, #32]
 8008010:	2300      	movs	r3, #0
 8008012:	627b      	str	r3, [r7, #36]	@ 0x24
 8008014:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8008018:	4642      	mov	r2, r8
 800801a:	464b      	mov	r3, r9
 800801c:	f04f 0000 	mov.w	r0, #0
 8008020:	f04f 0100 	mov.w	r1, #0
 8008024:	0159      	lsls	r1, r3, #5
 8008026:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800802a:	0150      	lsls	r0, r2, #5
 800802c:	4602      	mov	r2, r0
 800802e:	460b      	mov	r3, r1
 8008030:	4641      	mov	r1, r8
 8008032:	ebb2 0a01 	subs.w	sl, r2, r1
 8008036:	4649      	mov	r1, r9
 8008038:	eb63 0b01 	sbc.w	fp, r3, r1
 800803c:	f04f 0200 	mov.w	r2, #0
 8008040:	f04f 0300 	mov.w	r3, #0
 8008044:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008048:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800804c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8008050:	ebb2 040a 	subs.w	r4, r2, sl
 8008054:	eb63 050b 	sbc.w	r5, r3, fp
 8008058:	f04f 0200 	mov.w	r2, #0
 800805c:	f04f 0300 	mov.w	r3, #0
 8008060:	00eb      	lsls	r3, r5, #3
 8008062:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008066:	00e2      	lsls	r2, r4, #3
 8008068:	4614      	mov	r4, r2
 800806a:	461d      	mov	r5, r3
 800806c:	4643      	mov	r3, r8
 800806e:	18e3      	adds	r3, r4, r3
 8008070:	603b      	str	r3, [r7, #0]
 8008072:	464b      	mov	r3, r9
 8008074:	eb45 0303 	adc.w	r3, r5, r3
 8008078:	607b      	str	r3, [r7, #4]
 800807a:	f04f 0200 	mov.w	r2, #0
 800807e:	f04f 0300 	mov.w	r3, #0
 8008082:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008086:	4629      	mov	r1, r5
 8008088:	028b      	lsls	r3, r1, #10
 800808a:	4621      	mov	r1, r4
 800808c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008090:	4621      	mov	r1, r4
 8008092:	028a      	lsls	r2, r1, #10
 8008094:	4610      	mov	r0, r2
 8008096:	4619      	mov	r1, r3
 8008098:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800809a:	2200      	movs	r2, #0
 800809c:	61bb      	str	r3, [r7, #24]
 800809e:	61fa      	str	r2, [r7, #28]
 80080a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80080a4:	f7f8 fc7e 	bl	80009a4 <__aeabi_uldivmod>
 80080a8:	4602      	mov	r2, r0
 80080aa:	460b      	mov	r3, r1
 80080ac:	4613      	mov	r3, r2
 80080ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80080b0:	4b0b      	ldr	r3, [pc, #44]	@ (80080e0 <HAL_RCC_GetSysClockFreq+0x200>)
 80080b2:	685b      	ldr	r3, [r3, #4]
 80080b4:	0c1b      	lsrs	r3, r3, #16
 80080b6:	f003 0303 	and.w	r3, r3, #3
 80080ba:	3301      	adds	r3, #1
 80080bc:	005b      	lsls	r3, r3, #1
 80080be:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80080c0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80080c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80080c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80080c8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80080ca:	e002      	b.n	80080d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80080cc:	4b05      	ldr	r3, [pc, #20]	@ (80080e4 <HAL_RCC_GetSysClockFreq+0x204>)
 80080ce:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80080d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80080d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80080d4:	4618      	mov	r0, r3
 80080d6:	3750      	adds	r7, #80	@ 0x50
 80080d8:	46bd      	mov	sp, r7
 80080da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80080de:	bf00      	nop
 80080e0:	40023800 	.word	0x40023800
 80080e4:	00f42400 	.word	0x00f42400
 80080e8:	007a1200 	.word	0x007a1200

080080ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80080ec:	b480      	push	{r7}
 80080ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80080f0:	4b03      	ldr	r3, [pc, #12]	@ (8008100 <HAL_RCC_GetHCLKFreq+0x14>)
 80080f2:	681b      	ldr	r3, [r3, #0]
}
 80080f4:	4618      	mov	r0, r3
 80080f6:	46bd      	mov	sp, r7
 80080f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fc:	4770      	bx	lr
 80080fe:	bf00      	nop
 8008100:	20000ab4 	.word	0x20000ab4

08008104 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008104:	b580      	push	{r7, lr}
 8008106:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008108:	f7ff fff0 	bl	80080ec <HAL_RCC_GetHCLKFreq>
 800810c:	4602      	mov	r2, r0
 800810e:	4b05      	ldr	r3, [pc, #20]	@ (8008124 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008110:	689b      	ldr	r3, [r3, #8]
 8008112:	0a9b      	lsrs	r3, r3, #10
 8008114:	f003 0307 	and.w	r3, r3, #7
 8008118:	4903      	ldr	r1, [pc, #12]	@ (8008128 <HAL_RCC_GetPCLK1Freq+0x24>)
 800811a:	5ccb      	ldrb	r3, [r1, r3]
 800811c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008120:	4618      	mov	r0, r3
 8008122:	bd80      	pop	{r7, pc}
 8008124:	40023800 	.word	0x40023800
 8008128:	0800a804 	.word	0x0800a804

0800812c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800812c:	b580      	push	{r7, lr}
 800812e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008130:	f7ff ffdc 	bl	80080ec <HAL_RCC_GetHCLKFreq>
 8008134:	4602      	mov	r2, r0
 8008136:	4b05      	ldr	r3, [pc, #20]	@ (800814c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008138:	689b      	ldr	r3, [r3, #8]
 800813a:	0b5b      	lsrs	r3, r3, #13
 800813c:	f003 0307 	and.w	r3, r3, #7
 8008140:	4903      	ldr	r1, [pc, #12]	@ (8008150 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008142:	5ccb      	ldrb	r3, [r1, r3]
 8008144:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008148:	4618      	mov	r0, r3
 800814a:	bd80      	pop	{r7, pc}
 800814c:	40023800 	.word	0x40023800
 8008150:	0800a804 	.word	0x0800a804

08008154 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008154:	b580      	push	{r7, lr}
 8008156:	b082      	sub	sp, #8
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d101      	bne.n	8008166 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008162:	2301      	movs	r3, #1
 8008164:	e041      	b.n	80081ea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800816c:	b2db      	uxtb	r3, r3
 800816e:	2b00      	cmp	r3, #0
 8008170:	d106      	bne.n	8008180 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	2200      	movs	r2, #0
 8008176:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800817a:	6878      	ldr	r0, [r7, #4]
 800817c:	f7fd fcb4 	bl	8005ae8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2202      	movs	r2, #2
 8008184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681a      	ldr	r2, [r3, #0]
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	3304      	adds	r3, #4
 8008190:	4619      	mov	r1, r3
 8008192:	4610      	mov	r0, r2
 8008194:	f000 fc4c 	bl	8008a30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2201      	movs	r2, #1
 800819c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2201      	movs	r2, #1
 80081a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2201      	movs	r2, #1
 80081ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2201      	movs	r2, #1
 80081b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2201      	movs	r2, #1
 80081bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2201      	movs	r2, #1
 80081c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2201      	movs	r2, #1
 80081cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2201      	movs	r2, #1
 80081d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2201      	movs	r2, #1
 80081dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2201      	movs	r2, #1
 80081e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80081e8:	2300      	movs	r3, #0
}
 80081ea:	4618      	mov	r0, r3
 80081ec:	3708      	adds	r7, #8
 80081ee:	46bd      	mov	sp, r7
 80081f0:	bd80      	pop	{r7, pc}
	...

080081f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80081f4:	b480      	push	{r7}
 80081f6:	b085      	sub	sp, #20
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008202:	b2db      	uxtb	r3, r3
 8008204:	2b01      	cmp	r3, #1
 8008206:	d001      	beq.n	800820c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008208:	2301      	movs	r3, #1
 800820a:	e04e      	b.n	80082aa <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2202      	movs	r2, #2
 8008210:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	68da      	ldr	r2, [r3, #12]
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	f042 0201 	orr.w	r2, r2, #1
 8008222:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	4a23      	ldr	r2, [pc, #140]	@ (80082b8 <HAL_TIM_Base_Start_IT+0xc4>)
 800822a:	4293      	cmp	r3, r2
 800822c:	d022      	beq.n	8008274 <HAL_TIM_Base_Start_IT+0x80>
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008236:	d01d      	beq.n	8008274 <HAL_TIM_Base_Start_IT+0x80>
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	4a1f      	ldr	r2, [pc, #124]	@ (80082bc <HAL_TIM_Base_Start_IT+0xc8>)
 800823e:	4293      	cmp	r3, r2
 8008240:	d018      	beq.n	8008274 <HAL_TIM_Base_Start_IT+0x80>
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	4a1e      	ldr	r2, [pc, #120]	@ (80082c0 <HAL_TIM_Base_Start_IT+0xcc>)
 8008248:	4293      	cmp	r3, r2
 800824a:	d013      	beq.n	8008274 <HAL_TIM_Base_Start_IT+0x80>
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	4a1c      	ldr	r2, [pc, #112]	@ (80082c4 <HAL_TIM_Base_Start_IT+0xd0>)
 8008252:	4293      	cmp	r3, r2
 8008254:	d00e      	beq.n	8008274 <HAL_TIM_Base_Start_IT+0x80>
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	4a1b      	ldr	r2, [pc, #108]	@ (80082c8 <HAL_TIM_Base_Start_IT+0xd4>)
 800825c:	4293      	cmp	r3, r2
 800825e:	d009      	beq.n	8008274 <HAL_TIM_Base_Start_IT+0x80>
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	4a19      	ldr	r2, [pc, #100]	@ (80082cc <HAL_TIM_Base_Start_IT+0xd8>)
 8008266:	4293      	cmp	r3, r2
 8008268:	d004      	beq.n	8008274 <HAL_TIM_Base_Start_IT+0x80>
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	4a18      	ldr	r2, [pc, #96]	@ (80082d0 <HAL_TIM_Base_Start_IT+0xdc>)
 8008270:	4293      	cmp	r3, r2
 8008272:	d111      	bne.n	8008298 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	689b      	ldr	r3, [r3, #8]
 800827a:	f003 0307 	and.w	r3, r3, #7
 800827e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	2b06      	cmp	r3, #6
 8008284:	d010      	beq.n	80082a8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	681a      	ldr	r2, [r3, #0]
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	f042 0201 	orr.w	r2, r2, #1
 8008294:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008296:	e007      	b.n	80082a8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	681a      	ldr	r2, [r3, #0]
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	f042 0201 	orr.w	r2, r2, #1
 80082a6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80082a8:	2300      	movs	r3, #0
}
 80082aa:	4618      	mov	r0, r3
 80082ac:	3714      	adds	r7, #20
 80082ae:	46bd      	mov	sp, r7
 80082b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b4:	4770      	bx	lr
 80082b6:	bf00      	nop
 80082b8:	40010000 	.word	0x40010000
 80082bc:	40000400 	.word	0x40000400
 80082c0:	40000800 	.word	0x40000800
 80082c4:	40000c00 	.word	0x40000c00
 80082c8:	40010400 	.word	0x40010400
 80082cc:	40014000 	.word	0x40014000
 80082d0:	40001800 	.word	0x40001800

080082d4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b082      	sub	sp, #8
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d101      	bne.n	80082e6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80082e2:	2301      	movs	r3, #1
 80082e4:	e041      	b.n	800836a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80082ec:	b2db      	uxtb	r3, r3
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d106      	bne.n	8008300 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	2200      	movs	r2, #0
 80082f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80082fa:	6878      	ldr	r0, [r7, #4]
 80082fc:	f7fd fba0 	bl	8005a40 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2202      	movs	r2, #2
 8008304:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681a      	ldr	r2, [r3, #0]
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	3304      	adds	r3, #4
 8008310:	4619      	mov	r1, r3
 8008312:	4610      	mov	r0, r2
 8008314:	f000 fb8c 	bl	8008a30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	2201      	movs	r2, #1
 800831c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	2201      	movs	r2, #1
 8008324:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	2201      	movs	r2, #1
 800832c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2201      	movs	r2, #1
 8008334:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2201      	movs	r2, #1
 800833c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2201      	movs	r2, #1
 8008344:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2201      	movs	r2, #1
 800834c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	2201      	movs	r2, #1
 8008354:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2201      	movs	r2, #1
 800835c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2201      	movs	r2, #1
 8008364:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008368:	2300      	movs	r3, #0
}
 800836a:	4618      	mov	r0, r3
 800836c:	3708      	adds	r7, #8
 800836e:	46bd      	mov	sp, r7
 8008370:	bd80      	pop	{r7, pc}
	...

08008374 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008374:	b580      	push	{r7, lr}
 8008376:	b084      	sub	sp, #16
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]
 800837c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800837e:	683b      	ldr	r3, [r7, #0]
 8008380:	2b00      	cmp	r3, #0
 8008382:	d109      	bne.n	8008398 <HAL_TIM_PWM_Start+0x24>
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800838a:	b2db      	uxtb	r3, r3
 800838c:	2b01      	cmp	r3, #1
 800838e:	bf14      	ite	ne
 8008390:	2301      	movne	r3, #1
 8008392:	2300      	moveq	r3, #0
 8008394:	b2db      	uxtb	r3, r3
 8008396:	e022      	b.n	80083de <HAL_TIM_PWM_Start+0x6a>
 8008398:	683b      	ldr	r3, [r7, #0]
 800839a:	2b04      	cmp	r3, #4
 800839c:	d109      	bne.n	80083b2 <HAL_TIM_PWM_Start+0x3e>
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80083a4:	b2db      	uxtb	r3, r3
 80083a6:	2b01      	cmp	r3, #1
 80083a8:	bf14      	ite	ne
 80083aa:	2301      	movne	r3, #1
 80083ac:	2300      	moveq	r3, #0
 80083ae:	b2db      	uxtb	r3, r3
 80083b0:	e015      	b.n	80083de <HAL_TIM_PWM_Start+0x6a>
 80083b2:	683b      	ldr	r3, [r7, #0]
 80083b4:	2b08      	cmp	r3, #8
 80083b6:	d109      	bne.n	80083cc <HAL_TIM_PWM_Start+0x58>
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80083be:	b2db      	uxtb	r3, r3
 80083c0:	2b01      	cmp	r3, #1
 80083c2:	bf14      	ite	ne
 80083c4:	2301      	movne	r3, #1
 80083c6:	2300      	moveq	r3, #0
 80083c8:	b2db      	uxtb	r3, r3
 80083ca:	e008      	b.n	80083de <HAL_TIM_PWM_Start+0x6a>
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80083d2:	b2db      	uxtb	r3, r3
 80083d4:	2b01      	cmp	r3, #1
 80083d6:	bf14      	ite	ne
 80083d8:	2301      	movne	r3, #1
 80083da:	2300      	moveq	r3, #0
 80083dc:	b2db      	uxtb	r3, r3
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d001      	beq.n	80083e6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80083e2:	2301      	movs	r3, #1
 80083e4:	e07c      	b.n	80084e0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d104      	bne.n	80083f6 <HAL_TIM_PWM_Start+0x82>
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	2202      	movs	r2, #2
 80083f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80083f4:	e013      	b.n	800841e <HAL_TIM_PWM_Start+0xaa>
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	2b04      	cmp	r3, #4
 80083fa:	d104      	bne.n	8008406 <HAL_TIM_PWM_Start+0x92>
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2202      	movs	r2, #2
 8008400:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008404:	e00b      	b.n	800841e <HAL_TIM_PWM_Start+0xaa>
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	2b08      	cmp	r3, #8
 800840a:	d104      	bne.n	8008416 <HAL_TIM_PWM_Start+0xa2>
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2202      	movs	r2, #2
 8008410:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008414:	e003      	b.n	800841e <HAL_TIM_PWM_Start+0xaa>
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	2202      	movs	r2, #2
 800841a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	2201      	movs	r2, #1
 8008424:	6839      	ldr	r1, [r7, #0]
 8008426:	4618      	mov	r0, r3
 8008428:	f000 fe68 	bl	80090fc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	4a2d      	ldr	r2, [pc, #180]	@ (80084e8 <HAL_TIM_PWM_Start+0x174>)
 8008432:	4293      	cmp	r3, r2
 8008434:	d004      	beq.n	8008440 <HAL_TIM_PWM_Start+0xcc>
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	4a2c      	ldr	r2, [pc, #176]	@ (80084ec <HAL_TIM_PWM_Start+0x178>)
 800843c:	4293      	cmp	r3, r2
 800843e:	d101      	bne.n	8008444 <HAL_TIM_PWM_Start+0xd0>
 8008440:	2301      	movs	r3, #1
 8008442:	e000      	b.n	8008446 <HAL_TIM_PWM_Start+0xd2>
 8008444:	2300      	movs	r3, #0
 8008446:	2b00      	cmp	r3, #0
 8008448:	d007      	beq.n	800845a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008458:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	4a22      	ldr	r2, [pc, #136]	@ (80084e8 <HAL_TIM_PWM_Start+0x174>)
 8008460:	4293      	cmp	r3, r2
 8008462:	d022      	beq.n	80084aa <HAL_TIM_PWM_Start+0x136>
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800846c:	d01d      	beq.n	80084aa <HAL_TIM_PWM_Start+0x136>
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	4a1f      	ldr	r2, [pc, #124]	@ (80084f0 <HAL_TIM_PWM_Start+0x17c>)
 8008474:	4293      	cmp	r3, r2
 8008476:	d018      	beq.n	80084aa <HAL_TIM_PWM_Start+0x136>
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	4a1d      	ldr	r2, [pc, #116]	@ (80084f4 <HAL_TIM_PWM_Start+0x180>)
 800847e:	4293      	cmp	r3, r2
 8008480:	d013      	beq.n	80084aa <HAL_TIM_PWM_Start+0x136>
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	4a1c      	ldr	r2, [pc, #112]	@ (80084f8 <HAL_TIM_PWM_Start+0x184>)
 8008488:	4293      	cmp	r3, r2
 800848a:	d00e      	beq.n	80084aa <HAL_TIM_PWM_Start+0x136>
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	4a16      	ldr	r2, [pc, #88]	@ (80084ec <HAL_TIM_PWM_Start+0x178>)
 8008492:	4293      	cmp	r3, r2
 8008494:	d009      	beq.n	80084aa <HAL_TIM_PWM_Start+0x136>
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	4a18      	ldr	r2, [pc, #96]	@ (80084fc <HAL_TIM_PWM_Start+0x188>)
 800849c:	4293      	cmp	r3, r2
 800849e:	d004      	beq.n	80084aa <HAL_TIM_PWM_Start+0x136>
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	4a16      	ldr	r2, [pc, #88]	@ (8008500 <HAL_TIM_PWM_Start+0x18c>)
 80084a6:	4293      	cmp	r3, r2
 80084a8:	d111      	bne.n	80084ce <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	689b      	ldr	r3, [r3, #8]
 80084b0:	f003 0307 	and.w	r3, r3, #7
 80084b4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	2b06      	cmp	r3, #6
 80084ba:	d010      	beq.n	80084de <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	681a      	ldr	r2, [r3, #0]
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	f042 0201 	orr.w	r2, r2, #1
 80084ca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80084cc:	e007      	b.n	80084de <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	681a      	ldr	r2, [r3, #0]
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	f042 0201 	orr.w	r2, r2, #1
 80084dc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80084de:	2300      	movs	r3, #0
}
 80084e0:	4618      	mov	r0, r3
 80084e2:	3710      	adds	r7, #16
 80084e4:	46bd      	mov	sp, r7
 80084e6:	bd80      	pop	{r7, pc}
 80084e8:	40010000 	.word	0x40010000
 80084ec:	40010400 	.word	0x40010400
 80084f0:	40000400 	.word	0x40000400
 80084f4:	40000800 	.word	0x40000800
 80084f8:	40000c00 	.word	0x40000c00
 80084fc:	40014000 	.word	0x40014000
 8008500:	40001800 	.word	0x40001800

08008504 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008504:	b580      	push	{r7, lr}
 8008506:	b082      	sub	sp, #8
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
 800850c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	2200      	movs	r2, #0
 8008514:	6839      	ldr	r1, [r7, #0]
 8008516:	4618      	mov	r0, r3
 8008518:	f000 fdf0 	bl	80090fc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	4a2e      	ldr	r2, [pc, #184]	@ (80085dc <HAL_TIM_PWM_Stop+0xd8>)
 8008522:	4293      	cmp	r3, r2
 8008524:	d004      	beq.n	8008530 <HAL_TIM_PWM_Stop+0x2c>
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	4a2d      	ldr	r2, [pc, #180]	@ (80085e0 <HAL_TIM_PWM_Stop+0xdc>)
 800852c:	4293      	cmp	r3, r2
 800852e:	d101      	bne.n	8008534 <HAL_TIM_PWM_Stop+0x30>
 8008530:	2301      	movs	r3, #1
 8008532:	e000      	b.n	8008536 <HAL_TIM_PWM_Stop+0x32>
 8008534:	2300      	movs	r3, #0
 8008536:	2b00      	cmp	r3, #0
 8008538:	d017      	beq.n	800856a <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	6a1a      	ldr	r2, [r3, #32]
 8008540:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008544:	4013      	ands	r3, r2
 8008546:	2b00      	cmp	r3, #0
 8008548:	d10f      	bne.n	800856a <HAL_TIM_PWM_Stop+0x66>
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	6a1a      	ldr	r2, [r3, #32]
 8008550:	f240 4344 	movw	r3, #1092	@ 0x444
 8008554:	4013      	ands	r3, r2
 8008556:	2b00      	cmp	r3, #0
 8008558:	d107      	bne.n	800856a <HAL_TIM_PWM_Stop+0x66>
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008568:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	6a1a      	ldr	r2, [r3, #32]
 8008570:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008574:	4013      	ands	r3, r2
 8008576:	2b00      	cmp	r3, #0
 8008578:	d10f      	bne.n	800859a <HAL_TIM_PWM_Stop+0x96>
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	6a1a      	ldr	r2, [r3, #32]
 8008580:	f240 4344 	movw	r3, #1092	@ 0x444
 8008584:	4013      	ands	r3, r2
 8008586:	2b00      	cmp	r3, #0
 8008588:	d107      	bne.n	800859a <HAL_TIM_PWM_Stop+0x96>
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	681a      	ldr	r2, [r3, #0]
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	f022 0201 	bic.w	r2, r2, #1
 8008598:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800859a:	683b      	ldr	r3, [r7, #0]
 800859c:	2b00      	cmp	r3, #0
 800859e:	d104      	bne.n	80085aa <HAL_TIM_PWM_Stop+0xa6>
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	2201      	movs	r2, #1
 80085a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80085a8:	e013      	b.n	80085d2 <HAL_TIM_PWM_Stop+0xce>
 80085aa:	683b      	ldr	r3, [r7, #0]
 80085ac:	2b04      	cmp	r3, #4
 80085ae:	d104      	bne.n	80085ba <HAL_TIM_PWM_Stop+0xb6>
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2201      	movs	r2, #1
 80085b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80085b8:	e00b      	b.n	80085d2 <HAL_TIM_PWM_Stop+0xce>
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	2b08      	cmp	r3, #8
 80085be:	d104      	bne.n	80085ca <HAL_TIM_PWM_Stop+0xc6>
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2201      	movs	r2, #1
 80085c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80085c8:	e003      	b.n	80085d2 <HAL_TIM_PWM_Stop+0xce>
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	2201      	movs	r2, #1
 80085ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 80085d2:	2300      	movs	r3, #0
}
 80085d4:	4618      	mov	r0, r3
 80085d6:	3708      	adds	r7, #8
 80085d8:	46bd      	mov	sp, r7
 80085da:	bd80      	pop	{r7, pc}
 80085dc:	40010000 	.word	0x40010000
 80085e0:	40010400 	.word	0x40010400

080085e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b084      	sub	sp, #16
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	68db      	ldr	r3, [r3, #12]
 80085f2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	691b      	ldr	r3, [r3, #16]
 80085fa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80085fc:	68bb      	ldr	r3, [r7, #8]
 80085fe:	f003 0302 	and.w	r3, r3, #2
 8008602:	2b00      	cmp	r3, #0
 8008604:	d020      	beq.n	8008648 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	f003 0302 	and.w	r3, r3, #2
 800860c:	2b00      	cmp	r3, #0
 800860e:	d01b      	beq.n	8008648 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	f06f 0202 	mvn.w	r2, #2
 8008618:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	2201      	movs	r2, #1
 800861e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	699b      	ldr	r3, [r3, #24]
 8008626:	f003 0303 	and.w	r3, r3, #3
 800862a:	2b00      	cmp	r3, #0
 800862c:	d003      	beq.n	8008636 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800862e:	6878      	ldr	r0, [r7, #4]
 8008630:	f000 f9e0 	bl	80089f4 <HAL_TIM_IC_CaptureCallback>
 8008634:	e005      	b.n	8008642 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008636:	6878      	ldr	r0, [r7, #4]
 8008638:	f000 f9d2 	bl	80089e0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800863c:	6878      	ldr	r0, [r7, #4]
 800863e:	f000 f9e3 	bl	8008a08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	2200      	movs	r2, #0
 8008646:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008648:	68bb      	ldr	r3, [r7, #8]
 800864a:	f003 0304 	and.w	r3, r3, #4
 800864e:	2b00      	cmp	r3, #0
 8008650:	d020      	beq.n	8008694 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	f003 0304 	and.w	r3, r3, #4
 8008658:	2b00      	cmp	r3, #0
 800865a:	d01b      	beq.n	8008694 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f06f 0204 	mvn.w	r2, #4
 8008664:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2202      	movs	r2, #2
 800866a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	699b      	ldr	r3, [r3, #24]
 8008672:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008676:	2b00      	cmp	r3, #0
 8008678:	d003      	beq.n	8008682 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800867a:	6878      	ldr	r0, [r7, #4]
 800867c:	f000 f9ba 	bl	80089f4 <HAL_TIM_IC_CaptureCallback>
 8008680:	e005      	b.n	800868e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008682:	6878      	ldr	r0, [r7, #4]
 8008684:	f000 f9ac 	bl	80089e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008688:	6878      	ldr	r0, [r7, #4]
 800868a:	f000 f9bd 	bl	8008a08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	2200      	movs	r2, #0
 8008692:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	f003 0308 	and.w	r3, r3, #8
 800869a:	2b00      	cmp	r3, #0
 800869c:	d020      	beq.n	80086e0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	f003 0308 	and.w	r3, r3, #8
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d01b      	beq.n	80086e0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	f06f 0208 	mvn.w	r2, #8
 80086b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2204      	movs	r2, #4
 80086b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	69db      	ldr	r3, [r3, #28]
 80086be:	f003 0303 	and.w	r3, r3, #3
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d003      	beq.n	80086ce <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80086c6:	6878      	ldr	r0, [r7, #4]
 80086c8:	f000 f994 	bl	80089f4 <HAL_TIM_IC_CaptureCallback>
 80086cc:	e005      	b.n	80086da <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80086ce:	6878      	ldr	r0, [r7, #4]
 80086d0:	f000 f986 	bl	80089e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80086d4:	6878      	ldr	r0, [r7, #4]
 80086d6:	f000 f997 	bl	8008a08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	2200      	movs	r2, #0
 80086de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80086e0:	68bb      	ldr	r3, [r7, #8]
 80086e2:	f003 0310 	and.w	r3, r3, #16
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d020      	beq.n	800872c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	f003 0310 	and.w	r3, r3, #16
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d01b      	beq.n	800872c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	f06f 0210 	mvn.w	r2, #16
 80086fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	2208      	movs	r2, #8
 8008702:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	69db      	ldr	r3, [r3, #28]
 800870a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800870e:	2b00      	cmp	r3, #0
 8008710:	d003      	beq.n	800871a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008712:	6878      	ldr	r0, [r7, #4]
 8008714:	f000 f96e 	bl	80089f4 <HAL_TIM_IC_CaptureCallback>
 8008718:	e005      	b.n	8008726 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800871a:	6878      	ldr	r0, [r7, #4]
 800871c:	f000 f960 	bl	80089e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008720:	6878      	ldr	r0, [r7, #4]
 8008722:	f000 f971 	bl	8008a08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2200      	movs	r2, #0
 800872a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	f003 0301 	and.w	r3, r3, #1
 8008732:	2b00      	cmp	r3, #0
 8008734:	d00c      	beq.n	8008750 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	f003 0301 	and.w	r3, r3, #1
 800873c:	2b00      	cmp	r3, #0
 800873e:	d007      	beq.n	8008750 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	f06f 0201 	mvn.w	r2, #1
 8008748:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800874a:	6878      	ldr	r0, [r7, #4]
 800874c:	f000 f93e 	bl	80089cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008750:	68bb      	ldr	r3, [r7, #8]
 8008752:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008756:	2b00      	cmp	r3, #0
 8008758:	d00c      	beq.n	8008774 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008760:	2b00      	cmp	r3, #0
 8008762:	d007      	beq.n	8008774 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800876c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800876e:	6878      	ldr	r0, [r7, #4]
 8008770:	f000 fdc2 	bl	80092f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008774:	68bb      	ldr	r3, [r7, #8]
 8008776:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800877a:	2b00      	cmp	r3, #0
 800877c:	d00c      	beq.n	8008798 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008784:	2b00      	cmp	r3, #0
 8008786:	d007      	beq.n	8008798 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008790:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008792:	6878      	ldr	r0, [r7, #4]
 8008794:	f000 f942 	bl	8008a1c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008798:	68bb      	ldr	r3, [r7, #8]
 800879a:	f003 0320 	and.w	r3, r3, #32
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d00c      	beq.n	80087bc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	f003 0320 	and.w	r3, r3, #32
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d007      	beq.n	80087bc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	f06f 0220 	mvn.w	r2, #32
 80087b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80087b6:	6878      	ldr	r0, [r7, #4]
 80087b8:	f000 fd94 	bl	80092e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80087bc:	bf00      	nop
 80087be:	3710      	adds	r7, #16
 80087c0:	46bd      	mov	sp, r7
 80087c2:	bd80      	pop	{r7, pc}

080087c4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b086      	sub	sp, #24
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	60f8      	str	r0, [r7, #12]
 80087cc:	60b9      	str	r1, [r7, #8]
 80087ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80087d0:	2300      	movs	r3, #0
 80087d2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80087da:	2b01      	cmp	r3, #1
 80087dc:	d101      	bne.n	80087e2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80087de:	2302      	movs	r3, #2
 80087e0:	e0ae      	b.n	8008940 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	2201      	movs	r2, #1
 80087e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	2b0c      	cmp	r3, #12
 80087ee:	f200 809f 	bhi.w	8008930 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80087f2:	a201      	add	r2, pc, #4	@ (adr r2, 80087f8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80087f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087f8:	0800882d 	.word	0x0800882d
 80087fc:	08008931 	.word	0x08008931
 8008800:	08008931 	.word	0x08008931
 8008804:	08008931 	.word	0x08008931
 8008808:	0800886d 	.word	0x0800886d
 800880c:	08008931 	.word	0x08008931
 8008810:	08008931 	.word	0x08008931
 8008814:	08008931 	.word	0x08008931
 8008818:	080088af 	.word	0x080088af
 800881c:	08008931 	.word	0x08008931
 8008820:	08008931 	.word	0x08008931
 8008824:	08008931 	.word	0x08008931
 8008828:	080088ef 	.word	0x080088ef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	68b9      	ldr	r1, [r7, #8]
 8008832:	4618      	mov	r0, r3
 8008834:	f000 f9a2 	bl	8008b7c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	699a      	ldr	r2, [r3, #24]
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	f042 0208 	orr.w	r2, r2, #8
 8008846:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	699a      	ldr	r2, [r3, #24]
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	f022 0204 	bic.w	r2, r2, #4
 8008856:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	6999      	ldr	r1, [r3, #24]
 800885e:	68bb      	ldr	r3, [r7, #8]
 8008860:	691a      	ldr	r2, [r3, #16]
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	430a      	orrs	r2, r1
 8008868:	619a      	str	r2, [r3, #24]
      break;
 800886a:	e064      	b.n	8008936 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	68b9      	ldr	r1, [r7, #8]
 8008872:	4618      	mov	r0, r3
 8008874:	f000 f9f2 	bl	8008c5c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	699a      	ldr	r2, [r3, #24]
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008886:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	699a      	ldr	r2, [r3, #24]
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008896:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	6999      	ldr	r1, [r3, #24]
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	691b      	ldr	r3, [r3, #16]
 80088a2:	021a      	lsls	r2, r3, #8
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	430a      	orrs	r2, r1
 80088aa:	619a      	str	r2, [r3, #24]
      break;
 80088ac:	e043      	b.n	8008936 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	68b9      	ldr	r1, [r7, #8]
 80088b4:	4618      	mov	r0, r3
 80088b6:	f000 fa47 	bl	8008d48 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	69da      	ldr	r2, [r3, #28]
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	f042 0208 	orr.w	r2, r2, #8
 80088c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	69da      	ldr	r2, [r3, #28]
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	f022 0204 	bic.w	r2, r2, #4
 80088d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	69d9      	ldr	r1, [r3, #28]
 80088e0:	68bb      	ldr	r3, [r7, #8]
 80088e2:	691a      	ldr	r2, [r3, #16]
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	430a      	orrs	r2, r1
 80088ea:	61da      	str	r2, [r3, #28]
      break;
 80088ec:	e023      	b.n	8008936 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	68b9      	ldr	r1, [r7, #8]
 80088f4:	4618      	mov	r0, r3
 80088f6:	f000 fa9b 	bl	8008e30 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	69da      	ldr	r2, [r3, #28]
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008908:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	69da      	ldr	r2, [r3, #28]
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008918:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	69d9      	ldr	r1, [r3, #28]
 8008920:	68bb      	ldr	r3, [r7, #8]
 8008922:	691b      	ldr	r3, [r3, #16]
 8008924:	021a      	lsls	r2, r3, #8
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	430a      	orrs	r2, r1
 800892c:	61da      	str	r2, [r3, #28]
      break;
 800892e:	e002      	b.n	8008936 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008930:	2301      	movs	r3, #1
 8008932:	75fb      	strb	r3, [r7, #23]
      break;
 8008934:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	2200      	movs	r2, #0
 800893a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800893e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008940:	4618      	mov	r0, r3
 8008942:	3718      	adds	r7, #24
 8008944:	46bd      	mov	sp, r7
 8008946:	bd80      	pop	{r7, pc}

08008948 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b082      	sub	sp, #8
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
 8008950:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008958:	2b01      	cmp	r3, #1
 800895a:	d101      	bne.n	8008960 <HAL_TIM_SlaveConfigSynchro+0x18>
 800895c:	2302      	movs	r3, #2
 800895e:	e031      	b.n	80089c4 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	2201      	movs	r2, #1
 8008964:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	2202      	movs	r2, #2
 800896c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8008970:	6839      	ldr	r1, [r7, #0]
 8008972:	6878      	ldr	r0, [r7, #4]
 8008974:	f000 fab2 	bl	8008edc <TIM_SlaveTimer_SetConfig>
 8008978:	4603      	mov	r3, r0
 800897a:	2b00      	cmp	r3, #0
 800897c:	d009      	beq.n	8008992 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	2201      	movs	r2, #1
 8008982:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	2200      	movs	r2, #0
 800898a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 800898e:	2301      	movs	r3, #1
 8008990:	e018      	b.n	80089c4 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	68da      	ldr	r2, [r3, #12]
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80089a0:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	68da      	ldr	r2, [r3, #12]
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80089b0:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	2201      	movs	r2, #1
 80089b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	2200      	movs	r2, #0
 80089be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80089c2:	2300      	movs	r3, #0
}
 80089c4:	4618      	mov	r0, r3
 80089c6:	3708      	adds	r7, #8
 80089c8:	46bd      	mov	sp, r7
 80089ca:	bd80      	pop	{r7, pc}

080089cc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80089cc:	b480      	push	{r7}
 80089ce:	b083      	sub	sp, #12
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80089d4:	bf00      	nop
 80089d6:	370c      	adds	r7, #12
 80089d8:	46bd      	mov	sp, r7
 80089da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089de:	4770      	bx	lr

080089e0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80089e0:	b480      	push	{r7}
 80089e2:	b083      	sub	sp, #12
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80089e8:	bf00      	nop
 80089ea:	370c      	adds	r7, #12
 80089ec:	46bd      	mov	sp, r7
 80089ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f2:	4770      	bx	lr

080089f4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80089f4:	b480      	push	{r7}
 80089f6:	b083      	sub	sp, #12
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80089fc:	bf00      	nop
 80089fe:	370c      	adds	r7, #12
 8008a00:	46bd      	mov	sp, r7
 8008a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a06:	4770      	bx	lr

08008a08 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008a08:	b480      	push	{r7}
 8008a0a:	b083      	sub	sp, #12
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008a10:	bf00      	nop
 8008a12:	370c      	adds	r7, #12
 8008a14:	46bd      	mov	sp, r7
 8008a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1a:	4770      	bx	lr

08008a1c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008a1c:	b480      	push	{r7}
 8008a1e:	b083      	sub	sp, #12
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008a24:	bf00      	nop
 8008a26:	370c      	adds	r7, #12
 8008a28:	46bd      	mov	sp, r7
 8008a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2e:	4770      	bx	lr

08008a30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008a30:	b480      	push	{r7}
 8008a32:	b085      	sub	sp, #20
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
 8008a38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	4a43      	ldr	r2, [pc, #268]	@ (8008b50 <TIM_Base_SetConfig+0x120>)
 8008a44:	4293      	cmp	r3, r2
 8008a46:	d013      	beq.n	8008a70 <TIM_Base_SetConfig+0x40>
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a4e:	d00f      	beq.n	8008a70 <TIM_Base_SetConfig+0x40>
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	4a40      	ldr	r2, [pc, #256]	@ (8008b54 <TIM_Base_SetConfig+0x124>)
 8008a54:	4293      	cmp	r3, r2
 8008a56:	d00b      	beq.n	8008a70 <TIM_Base_SetConfig+0x40>
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	4a3f      	ldr	r2, [pc, #252]	@ (8008b58 <TIM_Base_SetConfig+0x128>)
 8008a5c:	4293      	cmp	r3, r2
 8008a5e:	d007      	beq.n	8008a70 <TIM_Base_SetConfig+0x40>
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	4a3e      	ldr	r2, [pc, #248]	@ (8008b5c <TIM_Base_SetConfig+0x12c>)
 8008a64:	4293      	cmp	r3, r2
 8008a66:	d003      	beq.n	8008a70 <TIM_Base_SetConfig+0x40>
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	4a3d      	ldr	r2, [pc, #244]	@ (8008b60 <TIM_Base_SetConfig+0x130>)
 8008a6c:	4293      	cmp	r3, r2
 8008a6e:	d108      	bne.n	8008a82 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008a78:	683b      	ldr	r3, [r7, #0]
 8008a7a:	685b      	ldr	r3, [r3, #4]
 8008a7c:	68fa      	ldr	r2, [r7, #12]
 8008a7e:	4313      	orrs	r3, r2
 8008a80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	4a32      	ldr	r2, [pc, #200]	@ (8008b50 <TIM_Base_SetConfig+0x120>)
 8008a86:	4293      	cmp	r3, r2
 8008a88:	d02b      	beq.n	8008ae2 <TIM_Base_SetConfig+0xb2>
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a90:	d027      	beq.n	8008ae2 <TIM_Base_SetConfig+0xb2>
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	4a2f      	ldr	r2, [pc, #188]	@ (8008b54 <TIM_Base_SetConfig+0x124>)
 8008a96:	4293      	cmp	r3, r2
 8008a98:	d023      	beq.n	8008ae2 <TIM_Base_SetConfig+0xb2>
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	4a2e      	ldr	r2, [pc, #184]	@ (8008b58 <TIM_Base_SetConfig+0x128>)
 8008a9e:	4293      	cmp	r3, r2
 8008aa0:	d01f      	beq.n	8008ae2 <TIM_Base_SetConfig+0xb2>
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	4a2d      	ldr	r2, [pc, #180]	@ (8008b5c <TIM_Base_SetConfig+0x12c>)
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	d01b      	beq.n	8008ae2 <TIM_Base_SetConfig+0xb2>
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	4a2c      	ldr	r2, [pc, #176]	@ (8008b60 <TIM_Base_SetConfig+0x130>)
 8008aae:	4293      	cmp	r3, r2
 8008ab0:	d017      	beq.n	8008ae2 <TIM_Base_SetConfig+0xb2>
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	4a2b      	ldr	r2, [pc, #172]	@ (8008b64 <TIM_Base_SetConfig+0x134>)
 8008ab6:	4293      	cmp	r3, r2
 8008ab8:	d013      	beq.n	8008ae2 <TIM_Base_SetConfig+0xb2>
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	4a2a      	ldr	r2, [pc, #168]	@ (8008b68 <TIM_Base_SetConfig+0x138>)
 8008abe:	4293      	cmp	r3, r2
 8008ac0:	d00f      	beq.n	8008ae2 <TIM_Base_SetConfig+0xb2>
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	4a29      	ldr	r2, [pc, #164]	@ (8008b6c <TIM_Base_SetConfig+0x13c>)
 8008ac6:	4293      	cmp	r3, r2
 8008ac8:	d00b      	beq.n	8008ae2 <TIM_Base_SetConfig+0xb2>
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	4a28      	ldr	r2, [pc, #160]	@ (8008b70 <TIM_Base_SetConfig+0x140>)
 8008ace:	4293      	cmp	r3, r2
 8008ad0:	d007      	beq.n	8008ae2 <TIM_Base_SetConfig+0xb2>
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	4a27      	ldr	r2, [pc, #156]	@ (8008b74 <TIM_Base_SetConfig+0x144>)
 8008ad6:	4293      	cmp	r3, r2
 8008ad8:	d003      	beq.n	8008ae2 <TIM_Base_SetConfig+0xb2>
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	4a26      	ldr	r2, [pc, #152]	@ (8008b78 <TIM_Base_SetConfig+0x148>)
 8008ade:	4293      	cmp	r3, r2
 8008ae0:	d108      	bne.n	8008af4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008ae8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008aea:	683b      	ldr	r3, [r7, #0]
 8008aec:	68db      	ldr	r3, [r3, #12]
 8008aee:	68fa      	ldr	r2, [r7, #12]
 8008af0:	4313      	orrs	r3, r2
 8008af2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	695b      	ldr	r3, [r3, #20]
 8008afe:	4313      	orrs	r3, r2
 8008b00:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	689a      	ldr	r2, [r3, #8]
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	681a      	ldr	r2, [r3, #0]
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	4a0e      	ldr	r2, [pc, #56]	@ (8008b50 <TIM_Base_SetConfig+0x120>)
 8008b16:	4293      	cmp	r3, r2
 8008b18:	d003      	beq.n	8008b22 <TIM_Base_SetConfig+0xf2>
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	4a10      	ldr	r2, [pc, #64]	@ (8008b60 <TIM_Base_SetConfig+0x130>)
 8008b1e:	4293      	cmp	r3, r2
 8008b20:	d103      	bne.n	8008b2a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	691a      	ldr	r2, [r3, #16]
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f043 0204 	orr.w	r2, r3, #4
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	2201      	movs	r2, #1
 8008b3a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	68fa      	ldr	r2, [r7, #12]
 8008b40:	601a      	str	r2, [r3, #0]
}
 8008b42:	bf00      	nop
 8008b44:	3714      	adds	r7, #20
 8008b46:	46bd      	mov	sp, r7
 8008b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4c:	4770      	bx	lr
 8008b4e:	bf00      	nop
 8008b50:	40010000 	.word	0x40010000
 8008b54:	40000400 	.word	0x40000400
 8008b58:	40000800 	.word	0x40000800
 8008b5c:	40000c00 	.word	0x40000c00
 8008b60:	40010400 	.word	0x40010400
 8008b64:	40014000 	.word	0x40014000
 8008b68:	40014400 	.word	0x40014400
 8008b6c:	40014800 	.word	0x40014800
 8008b70:	40001800 	.word	0x40001800
 8008b74:	40001c00 	.word	0x40001c00
 8008b78:	40002000 	.word	0x40002000

08008b7c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008b7c:	b480      	push	{r7}
 8008b7e:	b087      	sub	sp, #28
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
 8008b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	6a1b      	ldr	r3, [r3, #32]
 8008b8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	6a1b      	ldr	r3, [r3, #32]
 8008b90:	f023 0201 	bic.w	r2, r3, #1
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	685b      	ldr	r3, [r3, #4]
 8008b9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	699b      	ldr	r3, [r3, #24]
 8008ba2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008baa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	f023 0303 	bic.w	r3, r3, #3
 8008bb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	68fa      	ldr	r2, [r7, #12]
 8008bba:	4313      	orrs	r3, r2
 8008bbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008bbe:	697b      	ldr	r3, [r7, #20]
 8008bc0:	f023 0302 	bic.w	r3, r3, #2
 8008bc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008bc6:	683b      	ldr	r3, [r7, #0]
 8008bc8:	689b      	ldr	r3, [r3, #8]
 8008bca:	697a      	ldr	r2, [r7, #20]
 8008bcc:	4313      	orrs	r3, r2
 8008bce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	4a20      	ldr	r2, [pc, #128]	@ (8008c54 <TIM_OC1_SetConfig+0xd8>)
 8008bd4:	4293      	cmp	r3, r2
 8008bd6:	d003      	beq.n	8008be0 <TIM_OC1_SetConfig+0x64>
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	4a1f      	ldr	r2, [pc, #124]	@ (8008c58 <TIM_OC1_SetConfig+0xdc>)
 8008bdc:	4293      	cmp	r3, r2
 8008bde:	d10c      	bne.n	8008bfa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008be0:	697b      	ldr	r3, [r7, #20]
 8008be2:	f023 0308 	bic.w	r3, r3, #8
 8008be6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008be8:	683b      	ldr	r3, [r7, #0]
 8008bea:	68db      	ldr	r3, [r3, #12]
 8008bec:	697a      	ldr	r2, [r7, #20]
 8008bee:	4313      	orrs	r3, r2
 8008bf0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008bf2:	697b      	ldr	r3, [r7, #20]
 8008bf4:	f023 0304 	bic.w	r3, r3, #4
 8008bf8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	4a15      	ldr	r2, [pc, #84]	@ (8008c54 <TIM_OC1_SetConfig+0xd8>)
 8008bfe:	4293      	cmp	r3, r2
 8008c00:	d003      	beq.n	8008c0a <TIM_OC1_SetConfig+0x8e>
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	4a14      	ldr	r2, [pc, #80]	@ (8008c58 <TIM_OC1_SetConfig+0xdc>)
 8008c06:	4293      	cmp	r3, r2
 8008c08:	d111      	bne.n	8008c2e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008c0a:	693b      	ldr	r3, [r7, #16]
 8008c0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008c10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008c12:	693b      	ldr	r3, [r7, #16]
 8008c14:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008c18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008c1a:	683b      	ldr	r3, [r7, #0]
 8008c1c:	695b      	ldr	r3, [r3, #20]
 8008c1e:	693a      	ldr	r2, [r7, #16]
 8008c20:	4313      	orrs	r3, r2
 8008c22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008c24:	683b      	ldr	r3, [r7, #0]
 8008c26:	699b      	ldr	r3, [r3, #24]
 8008c28:	693a      	ldr	r2, [r7, #16]
 8008c2a:	4313      	orrs	r3, r2
 8008c2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	693a      	ldr	r2, [r7, #16]
 8008c32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	68fa      	ldr	r2, [r7, #12]
 8008c38:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008c3a:	683b      	ldr	r3, [r7, #0]
 8008c3c:	685a      	ldr	r2, [r3, #4]
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	697a      	ldr	r2, [r7, #20]
 8008c46:	621a      	str	r2, [r3, #32]
}
 8008c48:	bf00      	nop
 8008c4a:	371c      	adds	r7, #28
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c52:	4770      	bx	lr
 8008c54:	40010000 	.word	0x40010000
 8008c58:	40010400 	.word	0x40010400

08008c5c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008c5c:	b480      	push	{r7}
 8008c5e:	b087      	sub	sp, #28
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	6078      	str	r0, [r7, #4]
 8008c64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	6a1b      	ldr	r3, [r3, #32]
 8008c6a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	6a1b      	ldr	r3, [r3, #32]
 8008c70:	f023 0210 	bic.w	r2, r3, #16
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	685b      	ldr	r3, [r3, #4]
 8008c7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	699b      	ldr	r3, [r3, #24]
 8008c82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008c8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008c92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008c94:	683b      	ldr	r3, [r7, #0]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	021b      	lsls	r3, r3, #8
 8008c9a:	68fa      	ldr	r2, [r7, #12]
 8008c9c:	4313      	orrs	r3, r2
 8008c9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008ca0:	697b      	ldr	r3, [r7, #20]
 8008ca2:	f023 0320 	bic.w	r3, r3, #32
 8008ca6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008ca8:	683b      	ldr	r3, [r7, #0]
 8008caa:	689b      	ldr	r3, [r3, #8]
 8008cac:	011b      	lsls	r3, r3, #4
 8008cae:	697a      	ldr	r2, [r7, #20]
 8008cb0:	4313      	orrs	r3, r2
 8008cb2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	4a22      	ldr	r2, [pc, #136]	@ (8008d40 <TIM_OC2_SetConfig+0xe4>)
 8008cb8:	4293      	cmp	r3, r2
 8008cba:	d003      	beq.n	8008cc4 <TIM_OC2_SetConfig+0x68>
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	4a21      	ldr	r2, [pc, #132]	@ (8008d44 <TIM_OC2_SetConfig+0xe8>)
 8008cc0:	4293      	cmp	r3, r2
 8008cc2:	d10d      	bne.n	8008ce0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008cc4:	697b      	ldr	r3, [r7, #20]
 8008cc6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008cca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008ccc:	683b      	ldr	r3, [r7, #0]
 8008cce:	68db      	ldr	r3, [r3, #12]
 8008cd0:	011b      	lsls	r3, r3, #4
 8008cd2:	697a      	ldr	r2, [r7, #20]
 8008cd4:	4313      	orrs	r3, r2
 8008cd6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008cd8:	697b      	ldr	r3, [r7, #20]
 8008cda:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008cde:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	4a17      	ldr	r2, [pc, #92]	@ (8008d40 <TIM_OC2_SetConfig+0xe4>)
 8008ce4:	4293      	cmp	r3, r2
 8008ce6:	d003      	beq.n	8008cf0 <TIM_OC2_SetConfig+0x94>
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	4a16      	ldr	r2, [pc, #88]	@ (8008d44 <TIM_OC2_SetConfig+0xe8>)
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d113      	bne.n	8008d18 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008cf0:	693b      	ldr	r3, [r7, #16]
 8008cf2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008cf6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008cf8:	693b      	ldr	r3, [r7, #16]
 8008cfa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008cfe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008d00:	683b      	ldr	r3, [r7, #0]
 8008d02:	695b      	ldr	r3, [r3, #20]
 8008d04:	009b      	lsls	r3, r3, #2
 8008d06:	693a      	ldr	r2, [r7, #16]
 8008d08:	4313      	orrs	r3, r2
 8008d0a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008d0c:	683b      	ldr	r3, [r7, #0]
 8008d0e:	699b      	ldr	r3, [r3, #24]
 8008d10:	009b      	lsls	r3, r3, #2
 8008d12:	693a      	ldr	r2, [r7, #16]
 8008d14:	4313      	orrs	r3, r2
 8008d16:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	693a      	ldr	r2, [r7, #16]
 8008d1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	68fa      	ldr	r2, [r7, #12]
 8008d22:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008d24:	683b      	ldr	r3, [r7, #0]
 8008d26:	685a      	ldr	r2, [r3, #4]
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	697a      	ldr	r2, [r7, #20]
 8008d30:	621a      	str	r2, [r3, #32]
}
 8008d32:	bf00      	nop
 8008d34:	371c      	adds	r7, #28
 8008d36:	46bd      	mov	sp, r7
 8008d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d3c:	4770      	bx	lr
 8008d3e:	bf00      	nop
 8008d40:	40010000 	.word	0x40010000
 8008d44:	40010400 	.word	0x40010400

08008d48 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008d48:	b480      	push	{r7}
 8008d4a:	b087      	sub	sp, #28
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
 8008d50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	6a1b      	ldr	r3, [r3, #32]
 8008d56:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	6a1b      	ldr	r3, [r3, #32]
 8008d5c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	685b      	ldr	r3, [r3, #4]
 8008d68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	69db      	ldr	r3, [r3, #28]
 8008d6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	f023 0303 	bic.w	r3, r3, #3
 8008d7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	68fa      	ldr	r2, [r7, #12]
 8008d86:	4313      	orrs	r3, r2
 8008d88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008d8a:	697b      	ldr	r3, [r7, #20]
 8008d8c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008d90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008d92:	683b      	ldr	r3, [r7, #0]
 8008d94:	689b      	ldr	r3, [r3, #8]
 8008d96:	021b      	lsls	r3, r3, #8
 8008d98:	697a      	ldr	r2, [r7, #20]
 8008d9a:	4313      	orrs	r3, r2
 8008d9c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	4a21      	ldr	r2, [pc, #132]	@ (8008e28 <TIM_OC3_SetConfig+0xe0>)
 8008da2:	4293      	cmp	r3, r2
 8008da4:	d003      	beq.n	8008dae <TIM_OC3_SetConfig+0x66>
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	4a20      	ldr	r2, [pc, #128]	@ (8008e2c <TIM_OC3_SetConfig+0xe4>)
 8008daa:	4293      	cmp	r3, r2
 8008dac:	d10d      	bne.n	8008dca <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008dae:	697b      	ldr	r3, [r7, #20]
 8008db0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008db4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	68db      	ldr	r3, [r3, #12]
 8008dba:	021b      	lsls	r3, r3, #8
 8008dbc:	697a      	ldr	r2, [r7, #20]
 8008dbe:	4313      	orrs	r3, r2
 8008dc0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008dc2:	697b      	ldr	r3, [r7, #20]
 8008dc4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008dc8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	4a16      	ldr	r2, [pc, #88]	@ (8008e28 <TIM_OC3_SetConfig+0xe0>)
 8008dce:	4293      	cmp	r3, r2
 8008dd0:	d003      	beq.n	8008dda <TIM_OC3_SetConfig+0x92>
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	4a15      	ldr	r2, [pc, #84]	@ (8008e2c <TIM_OC3_SetConfig+0xe4>)
 8008dd6:	4293      	cmp	r3, r2
 8008dd8:	d113      	bne.n	8008e02 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008dda:	693b      	ldr	r3, [r7, #16]
 8008ddc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008de0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008de2:	693b      	ldr	r3, [r7, #16]
 8008de4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008de8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	695b      	ldr	r3, [r3, #20]
 8008dee:	011b      	lsls	r3, r3, #4
 8008df0:	693a      	ldr	r2, [r7, #16]
 8008df2:	4313      	orrs	r3, r2
 8008df4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008df6:	683b      	ldr	r3, [r7, #0]
 8008df8:	699b      	ldr	r3, [r3, #24]
 8008dfa:	011b      	lsls	r3, r3, #4
 8008dfc:	693a      	ldr	r2, [r7, #16]
 8008dfe:	4313      	orrs	r3, r2
 8008e00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	693a      	ldr	r2, [r7, #16]
 8008e06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	68fa      	ldr	r2, [r7, #12]
 8008e0c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008e0e:	683b      	ldr	r3, [r7, #0]
 8008e10:	685a      	ldr	r2, [r3, #4]
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	697a      	ldr	r2, [r7, #20]
 8008e1a:	621a      	str	r2, [r3, #32]
}
 8008e1c:	bf00      	nop
 8008e1e:	371c      	adds	r7, #28
 8008e20:	46bd      	mov	sp, r7
 8008e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e26:	4770      	bx	lr
 8008e28:	40010000 	.word	0x40010000
 8008e2c:	40010400 	.word	0x40010400

08008e30 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008e30:	b480      	push	{r7}
 8008e32:	b087      	sub	sp, #28
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	6078      	str	r0, [r7, #4]
 8008e38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	6a1b      	ldr	r3, [r3, #32]
 8008e3e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	6a1b      	ldr	r3, [r3, #32]
 8008e44:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	685b      	ldr	r3, [r3, #4]
 8008e50:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	69db      	ldr	r3, [r3, #28]
 8008e56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008e5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008e66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008e68:	683b      	ldr	r3, [r7, #0]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	021b      	lsls	r3, r3, #8
 8008e6e:	68fa      	ldr	r2, [r7, #12]
 8008e70:	4313      	orrs	r3, r2
 8008e72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008e74:	693b      	ldr	r3, [r7, #16]
 8008e76:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008e7a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008e7c:	683b      	ldr	r3, [r7, #0]
 8008e7e:	689b      	ldr	r3, [r3, #8]
 8008e80:	031b      	lsls	r3, r3, #12
 8008e82:	693a      	ldr	r2, [r7, #16]
 8008e84:	4313      	orrs	r3, r2
 8008e86:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	4a12      	ldr	r2, [pc, #72]	@ (8008ed4 <TIM_OC4_SetConfig+0xa4>)
 8008e8c:	4293      	cmp	r3, r2
 8008e8e:	d003      	beq.n	8008e98 <TIM_OC4_SetConfig+0x68>
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	4a11      	ldr	r2, [pc, #68]	@ (8008ed8 <TIM_OC4_SetConfig+0xa8>)
 8008e94:	4293      	cmp	r3, r2
 8008e96:	d109      	bne.n	8008eac <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008e98:	697b      	ldr	r3, [r7, #20]
 8008e9a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008e9e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008ea0:	683b      	ldr	r3, [r7, #0]
 8008ea2:	695b      	ldr	r3, [r3, #20]
 8008ea4:	019b      	lsls	r3, r3, #6
 8008ea6:	697a      	ldr	r2, [r7, #20]
 8008ea8:	4313      	orrs	r3, r2
 8008eaa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	697a      	ldr	r2, [r7, #20]
 8008eb0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	68fa      	ldr	r2, [r7, #12]
 8008eb6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008eb8:	683b      	ldr	r3, [r7, #0]
 8008eba:	685a      	ldr	r2, [r3, #4]
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	693a      	ldr	r2, [r7, #16]
 8008ec4:	621a      	str	r2, [r3, #32]
}
 8008ec6:	bf00      	nop
 8008ec8:	371c      	adds	r7, #28
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed0:	4770      	bx	lr
 8008ed2:	bf00      	nop
 8008ed4:	40010000 	.word	0x40010000
 8008ed8:	40010400 	.word	0x40010400

08008edc <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8008edc:	b580      	push	{r7, lr}
 8008ede:	b086      	sub	sp, #24
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
 8008ee4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	689b      	ldr	r3, [r3, #8]
 8008ef0:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008ef2:	693b      	ldr	r3, [r7, #16]
 8008ef4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ef8:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8008efa:	683b      	ldr	r3, [r7, #0]
 8008efc:	685b      	ldr	r3, [r3, #4]
 8008efe:	693a      	ldr	r2, [r7, #16]
 8008f00:	4313      	orrs	r3, r2
 8008f02:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8008f04:	693b      	ldr	r3, [r7, #16]
 8008f06:	f023 0307 	bic.w	r3, r3, #7
 8008f0a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8008f0c:	683b      	ldr	r3, [r7, #0]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	693a      	ldr	r2, [r7, #16]
 8008f12:	4313      	orrs	r3, r2
 8008f14:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	693a      	ldr	r2, [r7, #16]
 8008f1c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8008f1e:	683b      	ldr	r3, [r7, #0]
 8008f20:	685b      	ldr	r3, [r3, #4]
 8008f22:	2b70      	cmp	r3, #112	@ 0x70
 8008f24:	d01a      	beq.n	8008f5c <TIM_SlaveTimer_SetConfig+0x80>
 8008f26:	2b70      	cmp	r3, #112	@ 0x70
 8008f28:	d860      	bhi.n	8008fec <TIM_SlaveTimer_SetConfig+0x110>
 8008f2a:	2b60      	cmp	r3, #96	@ 0x60
 8008f2c:	d054      	beq.n	8008fd8 <TIM_SlaveTimer_SetConfig+0xfc>
 8008f2e:	2b60      	cmp	r3, #96	@ 0x60
 8008f30:	d85c      	bhi.n	8008fec <TIM_SlaveTimer_SetConfig+0x110>
 8008f32:	2b50      	cmp	r3, #80	@ 0x50
 8008f34:	d046      	beq.n	8008fc4 <TIM_SlaveTimer_SetConfig+0xe8>
 8008f36:	2b50      	cmp	r3, #80	@ 0x50
 8008f38:	d858      	bhi.n	8008fec <TIM_SlaveTimer_SetConfig+0x110>
 8008f3a:	2b40      	cmp	r3, #64	@ 0x40
 8008f3c:	d019      	beq.n	8008f72 <TIM_SlaveTimer_SetConfig+0x96>
 8008f3e:	2b40      	cmp	r3, #64	@ 0x40
 8008f40:	d854      	bhi.n	8008fec <TIM_SlaveTimer_SetConfig+0x110>
 8008f42:	2b30      	cmp	r3, #48	@ 0x30
 8008f44:	d055      	beq.n	8008ff2 <TIM_SlaveTimer_SetConfig+0x116>
 8008f46:	2b30      	cmp	r3, #48	@ 0x30
 8008f48:	d850      	bhi.n	8008fec <TIM_SlaveTimer_SetConfig+0x110>
 8008f4a:	2b20      	cmp	r3, #32
 8008f4c:	d051      	beq.n	8008ff2 <TIM_SlaveTimer_SetConfig+0x116>
 8008f4e:	2b20      	cmp	r3, #32
 8008f50:	d84c      	bhi.n	8008fec <TIM_SlaveTimer_SetConfig+0x110>
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d04d      	beq.n	8008ff2 <TIM_SlaveTimer_SetConfig+0x116>
 8008f56:	2b10      	cmp	r3, #16
 8008f58:	d04b      	beq.n	8008ff2 <TIM_SlaveTimer_SetConfig+0x116>
 8008f5a:	e047      	b.n	8008fec <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8008f60:	683b      	ldr	r3, [r7, #0]
 8008f62:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8008f64:	683b      	ldr	r3, [r7, #0]
 8008f66:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8008f68:	683b      	ldr	r3, [r7, #0]
 8008f6a:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8008f6c:	f000 f8a6 	bl	80090bc <TIM_ETR_SetConfig>
      break;
 8008f70:	e040      	b.n	8008ff4 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8008f72:	683b      	ldr	r3, [r7, #0]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	2b05      	cmp	r3, #5
 8008f78:	d101      	bne.n	8008f7e <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8008f7a:	2301      	movs	r3, #1
 8008f7c:	e03b      	b.n	8008ff6 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	6a1b      	ldr	r3, [r3, #32]
 8008f84:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	6a1a      	ldr	r2, [r3, #32]
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	f022 0201 	bic.w	r2, r2, #1
 8008f94:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	699b      	ldr	r3, [r3, #24]
 8008f9c:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008f9e:	68bb      	ldr	r3, [r7, #8]
 8008fa0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008fa4:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8008fa6:	683b      	ldr	r3, [r7, #0]
 8008fa8:	691b      	ldr	r3, [r3, #16]
 8008faa:	011b      	lsls	r3, r3, #4
 8008fac:	68ba      	ldr	r2, [r7, #8]
 8008fae:	4313      	orrs	r3, r2
 8008fb0:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	68ba      	ldr	r2, [r7, #8]
 8008fb8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	68fa      	ldr	r2, [r7, #12]
 8008fc0:	621a      	str	r2, [r3, #32]
      break;
 8008fc2:	e017      	b.n	8008ff4 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8008fc8:	683b      	ldr	r3, [r7, #0]
 8008fca:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8008fcc:	683b      	ldr	r3, [r7, #0]
 8008fce:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008fd0:	461a      	mov	r2, r3
 8008fd2:	f000 f814 	bl	8008ffe <TIM_TI1_ConfigInputStage>
      break;
 8008fd6:	e00d      	b.n	8008ff4 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8008fdc:	683b      	ldr	r3, [r7, #0]
 8008fde:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8008fe0:	683b      	ldr	r3, [r7, #0]
 8008fe2:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008fe4:	461a      	mov	r2, r3
 8008fe6:	f000 f839 	bl	800905c <TIM_TI2_ConfigInputStage>
      break;
 8008fea:	e003      	b.n	8008ff4 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8008fec:	2301      	movs	r3, #1
 8008fee:	75fb      	strb	r3, [r7, #23]
      break;
 8008ff0:	e000      	b.n	8008ff4 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8008ff2:	bf00      	nop
  }

  return status;
 8008ff4:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ff6:	4618      	mov	r0, r3
 8008ff8:	3718      	adds	r7, #24
 8008ffa:	46bd      	mov	sp, r7
 8008ffc:	bd80      	pop	{r7, pc}

08008ffe <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008ffe:	b480      	push	{r7}
 8009000:	b087      	sub	sp, #28
 8009002:	af00      	add	r7, sp, #0
 8009004:	60f8      	str	r0, [r7, #12]
 8009006:	60b9      	str	r1, [r7, #8]
 8009008:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	6a1b      	ldr	r3, [r3, #32]
 800900e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	6a1b      	ldr	r3, [r3, #32]
 8009014:	f023 0201 	bic.w	r2, r3, #1
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	699b      	ldr	r3, [r3, #24]
 8009020:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009022:	693b      	ldr	r3, [r7, #16]
 8009024:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009028:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	011b      	lsls	r3, r3, #4
 800902e:	693a      	ldr	r2, [r7, #16]
 8009030:	4313      	orrs	r3, r2
 8009032:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009034:	697b      	ldr	r3, [r7, #20]
 8009036:	f023 030a 	bic.w	r3, r3, #10
 800903a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800903c:	697a      	ldr	r2, [r7, #20]
 800903e:	68bb      	ldr	r3, [r7, #8]
 8009040:	4313      	orrs	r3, r2
 8009042:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	693a      	ldr	r2, [r7, #16]
 8009048:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	697a      	ldr	r2, [r7, #20]
 800904e:	621a      	str	r2, [r3, #32]
}
 8009050:	bf00      	nop
 8009052:	371c      	adds	r7, #28
 8009054:	46bd      	mov	sp, r7
 8009056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800905a:	4770      	bx	lr

0800905c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800905c:	b480      	push	{r7}
 800905e:	b087      	sub	sp, #28
 8009060:	af00      	add	r7, sp, #0
 8009062:	60f8      	str	r0, [r7, #12]
 8009064:	60b9      	str	r1, [r7, #8]
 8009066:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	6a1b      	ldr	r3, [r3, #32]
 800906c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	6a1b      	ldr	r3, [r3, #32]
 8009072:	f023 0210 	bic.w	r2, r3, #16
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	699b      	ldr	r3, [r3, #24]
 800907e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009080:	693b      	ldr	r3, [r7, #16]
 8009082:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009086:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	031b      	lsls	r3, r3, #12
 800908c:	693a      	ldr	r2, [r7, #16]
 800908e:	4313      	orrs	r3, r2
 8009090:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009092:	697b      	ldr	r3, [r7, #20]
 8009094:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009098:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800909a:	68bb      	ldr	r3, [r7, #8]
 800909c:	011b      	lsls	r3, r3, #4
 800909e:	697a      	ldr	r2, [r7, #20]
 80090a0:	4313      	orrs	r3, r2
 80090a2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	693a      	ldr	r2, [r7, #16]
 80090a8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	697a      	ldr	r2, [r7, #20]
 80090ae:	621a      	str	r2, [r3, #32]
}
 80090b0:	bf00      	nop
 80090b2:	371c      	adds	r7, #28
 80090b4:	46bd      	mov	sp, r7
 80090b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ba:	4770      	bx	lr

080090bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80090bc:	b480      	push	{r7}
 80090be:	b087      	sub	sp, #28
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	60f8      	str	r0, [r7, #12]
 80090c4:	60b9      	str	r1, [r7, #8]
 80090c6:	607a      	str	r2, [r7, #4]
 80090c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	689b      	ldr	r3, [r3, #8]
 80090ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80090d0:	697b      	ldr	r3, [r7, #20]
 80090d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80090d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80090d8:	683b      	ldr	r3, [r7, #0]
 80090da:	021a      	lsls	r2, r3, #8
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	431a      	orrs	r2, r3
 80090e0:	68bb      	ldr	r3, [r7, #8]
 80090e2:	4313      	orrs	r3, r2
 80090e4:	697a      	ldr	r2, [r7, #20]
 80090e6:	4313      	orrs	r3, r2
 80090e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	697a      	ldr	r2, [r7, #20]
 80090ee:	609a      	str	r2, [r3, #8]
}
 80090f0:	bf00      	nop
 80090f2:	371c      	adds	r7, #28
 80090f4:	46bd      	mov	sp, r7
 80090f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fa:	4770      	bx	lr

080090fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80090fc:	b480      	push	{r7}
 80090fe:	b087      	sub	sp, #28
 8009100:	af00      	add	r7, sp, #0
 8009102:	60f8      	str	r0, [r7, #12]
 8009104:	60b9      	str	r1, [r7, #8]
 8009106:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009108:	68bb      	ldr	r3, [r7, #8]
 800910a:	f003 031f 	and.w	r3, r3, #31
 800910e:	2201      	movs	r2, #1
 8009110:	fa02 f303 	lsl.w	r3, r2, r3
 8009114:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	6a1a      	ldr	r2, [r3, #32]
 800911a:	697b      	ldr	r3, [r7, #20]
 800911c:	43db      	mvns	r3, r3
 800911e:	401a      	ands	r2, r3
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	6a1a      	ldr	r2, [r3, #32]
 8009128:	68bb      	ldr	r3, [r7, #8]
 800912a:	f003 031f 	and.w	r3, r3, #31
 800912e:	6879      	ldr	r1, [r7, #4]
 8009130:	fa01 f303 	lsl.w	r3, r1, r3
 8009134:	431a      	orrs	r2, r3
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	621a      	str	r2, [r3, #32]
}
 800913a:	bf00      	nop
 800913c:	371c      	adds	r7, #28
 800913e:	46bd      	mov	sp, r7
 8009140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009144:	4770      	bx	lr
	...

08009148 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009148:	b480      	push	{r7}
 800914a:	b085      	sub	sp, #20
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]
 8009150:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009158:	2b01      	cmp	r3, #1
 800915a:	d101      	bne.n	8009160 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800915c:	2302      	movs	r3, #2
 800915e:	e05a      	b.n	8009216 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2201      	movs	r2, #1
 8009164:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2202      	movs	r2, #2
 800916c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	685b      	ldr	r3, [r3, #4]
 8009176:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	689b      	ldr	r3, [r3, #8]
 800917e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009186:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009188:	683b      	ldr	r3, [r7, #0]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	68fa      	ldr	r2, [r7, #12]
 800918e:	4313      	orrs	r3, r2
 8009190:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	68fa      	ldr	r2, [r7, #12]
 8009198:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	4a21      	ldr	r2, [pc, #132]	@ (8009224 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80091a0:	4293      	cmp	r3, r2
 80091a2:	d022      	beq.n	80091ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80091ac:	d01d      	beq.n	80091ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	4a1d      	ldr	r2, [pc, #116]	@ (8009228 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80091b4:	4293      	cmp	r3, r2
 80091b6:	d018      	beq.n	80091ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	4a1b      	ldr	r2, [pc, #108]	@ (800922c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80091be:	4293      	cmp	r3, r2
 80091c0:	d013      	beq.n	80091ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	4a1a      	ldr	r2, [pc, #104]	@ (8009230 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80091c8:	4293      	cmp	r3, r2
 80091ca:	d00e      	beq.n	80091ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	4a18      	ldr	r2, [pc, #96]	@ (8009234 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80091d2:	4293      	cmp	r3, r2
 80091d4:	d009      	beq.n	80091ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	4a17      	ldr	r2, [pc, #92]	@ (8009238 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80091dc:	4293      	cmp	r3, r2
 80091de:	d004      	beq.n	80091ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	4a15      	ldr	r2, [pc, #84]	@ (800923c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80091e6:	4293      	cmp	r3, r2
 80091e8:	d10c      	bne.n	8009204 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80091ea:	68bb      	ldr	r3, [r7, #8]
 80091ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80091f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80091f2:	683b      	ldr	r3, [r7, #0]
 80091f4:	685b      	ldr	r3, [r3, #4]
 80091f6:	68ba      	ldr	r2, [r7, #8]
 80091f8:	4313      	orrs	r3, r2
 80091fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	68ba      	ldr	r2, [r7, #8]
 8009202:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	2201      	movs	r2, #1
 8009208:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	2200      	movs	r2, #0
 8009210:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009214:	2300      	movs	r3, #0
}
 8009216:	4618      	mov	r0, r3
 8009218:	3714      	adds	r7, #20
 800921a:	46bd      	mov	sp, r7
 800921c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009220:	4770      	bx	lr
 8009222:	bf00      	nop
 8009224:	40010000 	.word	0x40010000
 8009228:	40000400 	.word	0x40000400
 800922c:	40000800 	.word	0x40000800
 8009230:	40000c00 	.word	0x40000c00
 8009234:	40010400 	.word	0x40010400
 8009238:	40014000 	.word	0x40014000
 800923c:	40001800 	.word	0x40001800

08009240 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009240:	b480      	push	{r7}
 8009242:	b085      	sub	sp, #20
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
 8009248:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800924a:	2300      	movs	r3, #0
 800924c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009254:	2b01      	cmp	r3, #1
 8009256:	d101      	bne.n	800925c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009258:	2302      	movs	r3, #2
 800925a:	e03d      	b.n	80092d8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	2201      	movs	r2, #1
 8009260:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800926a:	683b      	ldr	r3, [r7, #0]
 800926c:	68db      	ldr	r3, [r3, #12]
 800926e:	4313      	orrs	r3, r2
 8009270:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009278:	683b      	ldr	r3, [r7, #0]
 800927a:	689b      	ldr	r3, [r3, #8]
 800927c:	4313      	orrs	r3, r2
 800927e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8009286:	683b      	ldr	r3, [r7, #0]
 8009288:	685b      	ldr	r3, [r3, #4]
 800928a:	4313      	orrs	r3, r2
 800928c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	4313      	orrs	r3, r2
 800929a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	691b      	ldr	r3, [r3, #16]
 80092a6:	4313      	orrs	r3, r2
 80092a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80092b0:	683b      	ldr	r3, [r7, #0]
 80092b2:	695b      	ldr	r3, [r3, #20]
 80092b4:	4313      	orrs	r3, r2
 80092b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80092be:	683b      	ldr	r3, [r7, #0]
 80092c0:	69db      	ldr	r3, [r3, #28]
 80092c2:	4313      	orrs	r3, r2
 80092c4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	68fa      	ldr	r2, [r7, #12]
 80092cc:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	2200      	movs	r2, #0
 80092d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80092d6:	2300      	movs	r3, #0
}
 80092d8:	4618      	mov	r0, r3
 80092da:	3714      	adds	r7, #20
 80092dc:	46bd      	mov	sp, r7
 80092de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e2:	4770      	bx	lr

080092e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80092e4:	b480      	push	{r7}
 80092e6:	b083      	sub	sp, #12
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80092ec:	bf00      	nop
 80092ee:	370c      	adds	r7, #12
 80092f0:	46bd      	mov	sp, r7
 80092f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f6:	4770      	bx	lr

080092f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80092f8:	b480      	push	{r7}
 80092fa:	b083      	sub	sp, #12
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009300:	bf00      	nop
 8009302:	370c      	adds	r7, #12
 8009304:	46bd      	mov	sp, r7
 8009306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930a:	4770      	bx	lr

0800930c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800930c:	b580      	push	{r7, lr}
 800930e:	b082      	sub	sp, #8
 8009310:	af00      	add	r7, sp, #0
 8009312:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	2b00      	cmp	r3, #0
 8009318:	d101      	bne.n	800931e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800931a:	2301      	movs	r3, #1
 800931c:	e042      	b.n	80093a4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009324:	b2db      	uxtb	r3, r3
 8009326:	2b00      	cmp	r3, #0
 8009328:	d106      	bne.n	8009338 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	2200      	movs	r2, #0
 800932e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009332:	6878      	ldr	r0, [r7, #4]
 8009334:	f7fc fd00 	bl	8005d38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	2224      	movs	r2, #36	@ 0x24
 800933c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	68da      	ldr	r2, [r3, #12]
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800934e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009350:	6878      	ldr	r0, [r7, #4]
 8009352:	f000 ffa1 	bl	800a298 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	691a      	ldr	r2, [r3, #16]
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009364:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	695a      	ldr	r2, [r3, #20]
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009374:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	68da      	ldr	r2, [r3, #12]
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009384:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	2200      	movs	r2, #0
 800938a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	2220      	movs	r2, #32
 8009390:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	2220      	movs	r2, #32
 8009398:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	2200      	movs	r2, #0
 80093a0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80093a2:	2300      	movs	r3, #0
}
 80093a4:	4618      	mov	r0, r3
 80093a6:	3708      	adds	r7, #8
 80093a8:	46bd      	mov	sp, r7
 80093aa:	bd80      	pop	{r7, pc}

080093ac <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80093ac:	b580      	push	{r7, lr}
 80093ae:	b08a      	sub	sp, #40	@ 0x28
 80093b0:	af02      	add	r7, sp, #8
 80093b2:	60f8      	str	r0, [r7, #12]
 80093b4:	60b9      	str	r1, [r7, #8]
 80093b6:	603b      	str	r3, [r7, #0]
 80093b8:	4613      	mov	r3, r2
 80093ba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80093bc:	2300      	movs	r3, #0
 80093be:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80093c6:	b2db      	uxtb	r3, r3
 80093c8:	2b20      	cmp	r3, #32
 80093ca:	d175      	bne.n	80094b8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80093cc:	68bb      	ldr	r3, [r7, #8]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d002      	beq.n	80093d8 <HAL_UART_Transmit+0x2c>
 80093d2:	88fb      	ldrh	r3, [r7, #6]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d101      	bne.n	80093dc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80093d8:	2301      	movs	r3, #1
 80093da:	e06e      	b.n	80094ba <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	2200      	movs	r2, #0
 80093e0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	2221      	movs	r2, #33	@ 0x21
 80093e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80093ea:	f7fc ffc5 	bl	8006378 <HAL_GetTick>
 80093ee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	88fa      	ldrh	r2, [r7, #6]
 80093f4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	88fa      	ldrh	r2, [r7, #6]
 80093fa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	689b      	ldr	r3, [r3, #8]
 8009400:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009404:	d108      	bne.n	8009418 <HAL_UART_Transmit+0x6c>
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	691b      	ldr	r3, [r3, #16]
 800940a:	2b00      	cmp	r3, #0
 800940c:	d104      	bne.n	8009418 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800940e:	2300      	movs	r3, #0
 8009410:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009412:	68bb      	ldr	r3, [r7, #8]
 8009414:	61bb      	str	r3, [r7, #24]
 8009416:	e003      	b.n	8009420 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009418:	68bb      	ldr	r3, [r7, #8]
 800941a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800941c:	2300      	movs	r3, #0
 800941e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009420:	e02e      	b.n	8009480 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009422:	683b      	ldr	r3, [r7, #0]
 8009424:	9300      	str	r3, [sp, #0]
 8009426:	697b      	ldr	r3, [r7, #20]
 8009428:	2200      	movs	r2, #0
 800942a:	2180      	movs	r1, #128	@ 0x80
 800942c:	68f8      	ldr	r0, [r7, #12]
 800942e:	f000 fc71 	bl	8009d14 <UART_WaitOnFlagUntilTimeout>
 8009432:	4603      	mov	r3, r0
 8009434:	2b00      	cmp	r3, #0
 8009436:	d005      	beq.n	8009444 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	2220      	movs	r2, #32
 800943c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8009440:	2303      	movs	r3, #3
 8009442:	e03a      	b.n	80094ba <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8009444:	69fb      	ldr	r3, [r7, #28]
 8009446:	2b00      	cmp	r3, #0
 8009448:	d10b      	bne.n	8009462 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800944a:	69bb      	ldr	r3, [r7, #24]
 800944c:	881b      	ldrh	r3, [r3, #0]
 800944e:	461a      	mov	r2, r3
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009458:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800945a:	69bb      	ldr	r3, [r7, #24]
 800945c:	3302      	adds	r3, #2
 800945e:	61bb      	str	r3, [r7, #24]
 8009460:	e007      	b.n	8009472 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009462:	69fb      	ldr	r3, [r7, #28]
 8009464:	781a      	ldrb	r2, [r3, #0]
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800946c:	69fb      	ldr	r3, [r7, #28]
 800946e:	3301      	adds	r3, #1
 8009470:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009476:	b29b      	uxth	r3, r3
 8009478:	3b01      	subs	r3, #1
 800947a:	b29a      	uxth	r2, r3
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009484:	b29b      	uxth	r3, r3
 8009486:	2b00      	cmp	r3, #0
 8009488:	d1cb      	bne.n	8009422 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800948a:	683b      	ldr	r3, [r7, #0]
 800948c:	9300      	str	r3, [sp, #0]
 800948e:	697b      	ldr	r3, [r7, #20]
 8009490:	2200      	movs	r2, #0
 8009492:	2140      	movs	r1, #64	@ 0x40
 8009494:	68f8      	ldr	r0, [r7, #12]
 8009496:	f000 fc3d 	bl	8009d14 <UART_WaitOnFlagUntilTimeout>
 800949a:	4603      	mov	r3, r0
 800949c:	2b00      	cmp	r3, #0
 800949e:	d005      	beq.n	80094ac <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	2220      	movs	r2, #32
 80094a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80094a8:	2303      	movs	r3, #3
 80094aa:	e006      	b.n	80094ba <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	2220      	movs	r2, #32
 80094b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80094b4:	2300      	movs	r3, #0
 80094b6:	e000      	b.n	80094ba <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80094b8:	2302      	movs	r3, #2
  }
}
 80094ba:	4618      	mov	r0, r3
 80094bc:	3720      	adds	r7, #32
 80094be:	46bd      	mov	sp, r7
 80094c0:	bd80      	pop	{r7, pc}

080094c2 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80094c2:	b580      	push	{r7, lr}
 80094c4:	b08c      	sub	sp, #48	@ 0x30
 80094c6:	af00      	add	r7, sp, #0
 80094c8:	60f8      	str	r0, [r7, #12]
 80094ca:	60b9      	str	r1, [r7, #8]
 80094cc:	4613      	mov	r3, r2
 80094ce:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80094d6:	b2db      	uxtb	r3, r3
 80094d8:	2b20      	cmp	r3, #32
 80094da:	d146      	bne.n	800956a <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 80094dc:	68bb      	ldr	r3, [r7, #8]
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d002      	beq.n	80094e8 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80094e2:	88fb      	ldrh	r3, [r7, #6]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d101      	bne.n	80094ec <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80094e8:	2301      	movs	r3, #1
 80094ea:	e03f      	b.n	800956c <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	2201      	movs	r2, #1
 80094f0:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	2200      	movs	r2, #0
 80094f6:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80094f8:	88fb      	ldrh	r3, [r7, #6]
 80094fa:	461a      	mov	r2, r3
 80094fc:	68b9      	ldr	r1, [r7, #8]
 80094fe:	68f8      	ldr	r0, [r7, #12]
 8009500:	f000 fc62 	bl	8009dc8 <UART_Start_Receive_DMA>
 8009504:	4603      	mov	r3, r0
 8009506:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800950e:	2b01      	cmp	r3, #1
 8009510:	d125      	bne.n	800955e <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009512:	2300      	movs	r3, #0
 8009514:	613b      	str	r3, [r7, #16]
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	613b      	str	r3, [r7, #16]
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	685b      	ldr	r3, [r3, #4]
 8009524:	613b      	str	r3, [r7, #16]
 8009526:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	330c      	adds	r3, #12
 800952e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009530:	69bb      	ldr	r3, [r7, #24]
 8009532:	e853 3f00 	ldrex	r3, [r3]
 8009536:	617b      	str	r3, [r7, #20]
   return(result);
 8009538:	697b      	ldr	r3, [r7, #20]
 800953a:	f043 0310 	orr.w	r3, r3, #16
 800953e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	330c      	adds	r3, #12
 8009546:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009548:	627a      	str	r2, [r7, #36]	@ 0x24
 800954a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800954c:	6a39      	ldr	r1, [r7, #32]
 800954e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009550:	e841 2300 	strex	r3, r2, [r1]
 8009554:	61fb      	str	r3, [r7, #28]
   return(result);
 8009556:	69fb      	ldr	r3, [r7, #28]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d1e5      	bne.n	8009528 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 800955c:	e002      	b.n	8009564 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 800955e:	2301      	movs	r3, #1
 8009560:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8009564:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009568:	e000      	b.n	800956c <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 800956a:	2302      	movs	r3, #2
  }
}
 800956c:	4618      	mov	r0, r3
 800956e:	3730      	adds	r7, #48	@ 0x30
 8009570:	46bd      	mov	sp, r7
 8009572:	bd80      	pop	{r7, pc}

08009574 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009574:	b580      	push	{r7, lr}
 8009576:	b0ba      	sub	sp, #232	@ 0xe8
 8009578:	af00      	add	r7, sp, #0
 800957a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	68db      	ldr	r3, [r3, #12]
 800958c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	695b      	ldr	r3, [r3, #20]
 8009596:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800959a:	2300      	movs	r3, #0
 800959c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80095a0:	2300      	movs	r3, #0
 80095a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80095a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095aa:	f003 030f 	and.w	r3, r3, #15
 80095ae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80095b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d10f      	bne.n	80095da <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80095ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095be:	f003 0320 	and.w	r3, r3, #32
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d009      	beq.n	80095da <HAL_UART_IRQHandler+0x66>
 80095c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80095ca:	f003 0320 	and.w	r3, r3, #32
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d003      	beq.n	80095da <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80095d2:	6878      	ldr	r0, [r7, #4]
 80095d4:	f000 fda2 	bl	800a11c <UART_Receive_IT>
      return;
 80095d8:	e273      	b.n	8009ac2 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80095da:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80095de:	2b00      	cmp	r3, #0
 80095e0:	f000 80de 	beq.w	80097a0 <HAL_UART_IRQHandler+0x22c>
 80095e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80095e8:	f003 0301 	and.w	r3, r3, #1
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d106      	bne.n	80095fe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80095f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80095f4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	f000 80d1 	beq.w	80097a0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80095fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009602:	f003 0301 	and.w	r3, r3, #1
 8009606:	2b00      	cmp	r3, #0
 8009608:	d00b      	beq.n	8009622 <HAL_UART_IRQHandler+0xae>
 800960a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800960e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009612:	2b00      	cmp	r3, #0
 8009614:	d005      	beq.n	8009622 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800961a:	f043 0201 	orr.w	r2, r3, #1
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009622:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009626:	f003 0304 	and.w	r3, r3, #4
 800962a:	2b00      	cmp	r3, #0
 800962c:	d00b      	beq.n	8009646 <HAL_UART_IRQHandler+0xd2>
 800962e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009632:	f003 0301 	and.w	r3, r3, #1
 8009636:	2b00      	cmp	r3, #0
 8009638:	d005      	beq.n	8009646 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800963e:	f043 0202 	orr.w	r2, r3, #2
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009646:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800964a:	f003 0302 	and.w	r3, r3, #2
 800964e:	2b00      	cmp	r3, #0
 8009650:	d00b      	beq.n	800966a <HAL_UART_IRQHandler+0xf6>
 8009652:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009656:	f003 0301 	and.w	r3, r3, #1
 800965a:	2b00      	cmp	r3, #0
 800965c:	d005      	beq.n	800966a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009662:	f043 0204 	orr.w	r2, r3, #4
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800966a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800966e:	f003 0308 	and.w	r3, r3, #8
 8009672:	2b00      	cmp	r3, #0
 8009674:	d011      	beq.n	800969a <HAL_UART_IRQHandler+0x126>
 8009676:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800967a:	f003 0320 	and.w	r3, r3, #32
 800967e:	2b00      	cmp	r3, #0
 8009680:	d105      	bne.n	800968e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009682:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009686:	f003 0301 	and.w	r3, r3, #1
 800968a:	2b00      	cmp	r3, #0
 800968c:	d005      	beq.n	800969a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009692:	f043 0208 	orr.w	r2, r3, #8
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800969e:	2b00      	cmp	r3, #0
 80096a0:	f000 820a 	beq.w	8009ab8 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80096a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80096a8:	f003 0320 	and.w	r3, r3, #32
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d008      	beq.n	80096c2 <HAL_UART_IRQHandler+0x14e>
 80096b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80096b4:	f003 0320 	and.w	r3, r3, #32
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d002      	beq.n	80096c2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80096bc:	6878      	ldr	r0, [r7, #4]
 80096be:	f000 fd2d 	bl	800a11c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	695b      	ldr	r3, [r3, #20]
 80096c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096cc:	2b40      	cmp	r3, #64	@ 0x40
 80096ce:	bf0c      	ite	eq
 80096d0:	2301      	moveq	r3, #1
 80096d2:	2300      	movne	r3, #0
 80096d4:	b2db      	uxtb	r3, r3
 80096d6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80096de:	f003 0308 	and.w	r3, r3, #8
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d103      	bne.n	80096ee <HAL_UART_IRQHandler+0x17a>
 80096e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d04f      	beq.n	800978e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80096ee:	6878      	ldr	r0, [r7, #4]
 80096f0:	f000 fc38 	bl	8009f64 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	695b      	ldr	r3, [r3, #20]
 80096fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096fe:	2b40      	cmp	r3, #64	@ 0x40
 8009700:	d141      	bne.n	8009786 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	3314      	adds	r3, #20
 8009708:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800970c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009710:	e853 3f00 	ldrex	r3, [r3]
 8009714:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009718:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800971c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009720:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	3314      	adds	r3, #20
 800972a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800972e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009732:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009736:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800973a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800973e:	e841 2300 	strex	r3, r2, [r1]
 8009742:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009746:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800974a:	2b00      	cmp	r3, #0
 800974c:	d1d9      	bne.n	8009702 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009752:	2b00      	cmp	r3, #0
 8009754:	d013      	beq.n	800977e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800975a:	4a8a      	ldr	r2, [pc, #552]	@ (8009984 <HAL_UART_IRQHandler+0x410>)
 800975c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009762:	4618      	mov	r0, r3
 8009764:	f7fd f8f2 	bl	800694c <HAL_DMA_Abort_IT>
 8009768:	4603      	mov	r3, r0
 800976a:	2b00      	cmp	r3, #0
 800976c:	d016      	beq.n	800979c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009772:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009774:	687a      	ldr	r2, [r7, #4]
 8009776:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009778:	4610      	mov	r0, r2
 800977a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800977c:	e00e      	b.n	800979c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800977e:	6878      	ldr	r0, [r7, #4]
 8009780:	f000 f9c0 	bl	8009b04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009784:	e00a      	b.n	800979c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009786:	6878      	ldr	r0, [r7, #4]
 8009788:	f000 f9bc 	bl	8009b04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800978c:	e006      	b.n	800979c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800978e:	6878      	ldr	r0, [r7, #4]
 8009790:	f000 f9b8 	bl	8009b04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	2200      	movs	r2, #0
 8009798:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800979a:	e18d      	b.n	8009ab8 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800979c:	bf00      	nop
    return;
 800979e:	e18b      	b.n	8009ab8 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097a4:	2b01      	cmp	r3, #1
 80097a6:	f040 8167 	bne.w	8009a78 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80097aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80097ae:	f003 0310 	and.w	r3, r3, #16
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	f000 8160 	beq.w	8009a78 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80097b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80097bc:	f003 0310 	and.w	r3, r3, #16
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	f000 8159 	beq.w	8009a78 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80097c6:	2300      	movs	r3, #0
 80097c8:	60bb      	str	r3, [r7, #8]
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	60bb      	str	r3, [r7, #8]
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	685b      	ldr	r3, [r3, #4]
 80097d8:	60bb      	str	r3, [r7, #8]
 80097da:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	695b      	ldr	r3, [r3, #20]
 80097e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097e6:	2b40      	cmp	r3, #64	@ 0x40
 80097e8:	f040 80ce 	bne.w	8009988 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	685b      	ldr	r3, [r3, #4]
 80097f4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80097f8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	f000 80a9 	beq.w	8009954 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009806:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800980a:	429a      	cmp	r2, r3
 800980c:	f080 80a2 	bcs.w	8009954 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009816:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800981c:	69db      	ldr	r3, [r3, #28]
 800981e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009822:	f000 8088 	beq.w	8009936 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	330c      	adds	r3, #12
 800982c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009830:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009834:	e853 3f00 	ldrex	r3, [r3]
 8009838:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800983c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009840:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009844:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	330c      	adds	r3, #12
 800984e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8009852:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009856:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800985a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800985e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009862:	e841 2300 	strex	r3, r2, [r1]
 8009866:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800986a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800986e:	2b00      	cmp	r3, #0
 8009870:	d1d9      	bne.n	8009826 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	3314      	adds	r3, #20
 8009878:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800987a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800987c:	e853 3f00 	ldrex	r3, [r3]
 8009880:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009882:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009884:	f023 0301 	bic.w	r3, r3, #1
 8009888:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	3314      	adds	r3, #20
 8009892:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009896:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800989a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800989c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800989e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80098a2:	e841 2300 	strex	r3, r2, [r1]
 80098a6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80098a8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d1e1      	bne.n	8009872 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	3314      	adds	r3, #20
 80098b4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80098b8:	e853 3f00 	ldrex	r3, [r3]
 80098bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80098be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80098c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80098c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	3314      	adds	r3, #20
 80098ce:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80098d2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80098d4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098d6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80098d8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80098da:	e841 2300 	strex	r3, r2, [r1]
 80098de:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80098e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d1e3      	bne.n	80098ae <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	2220      	movs	r2, #32
 80098ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	2200      	movs	r2, #0
 80098f2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	330c      	adds	r3, #12
 80098fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80098fe:	e853 3f00 	ldrex	r3, [r3]
 8009902:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009904:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009906:	f023 0310 	bic.w	r3, r3, #16
 800990a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	330c      	adds	r3, #12
 8009914:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8009918:	65ba      	str	r2, [r7, #88]	@ 0x58
 800991a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800991c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800991e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009920:	e841 2300 	strex	r3, r2, [r1]
 8009924:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009926:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009928:	2b00      	cmp	r3, #0
 800992a:	d1e3      	bne.n	80098f4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009930:	4618      	mov	r0, r3
 8009932:	f7fc ff9b 	bl	800686c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	2202      	movs	r2, #2
 800993a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009944:	b29b      	uxth	r3, r3
 8009946:	1ad3      	subs	r3, r2, r3
 8009948:	b29b      	uxth	r3, r3
 800994a:	4619      	mov	r1, r3
 800994c:	6878      	ldr	r0, [r7, #4]
 800994e:	f7fa faa9 	bl	8003ea4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8009952:	e0b3      	b.n	8009abc <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009958:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800995c:	429a      	cmp	r2, r3
 800995e:	f040 80ad 	bne.w	8009abc <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009966:	69db      	ldr	r3, [r3, #28]
 8009968:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800996c:	f040 80a6 	bne.w	8009abc <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	2202      	movs	r2, #2
 8009974:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800997a:	4619      	mov	r1, r3
 800997c:	6878      	ldr	r0, [r7, #4]
 800997e:	f7fa fa91 	bl	8003ea4 <HAL_UARTEx_RxEventCallback>
      return;
 8009982:	e09b      	b.n	8009abc <HAL_UART_IRQHandler+0x548>
 8009984:	0800a02b 	.word	0x0800a02b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009990:	b29b      	uxth	r3, r3
 8009992:	1ad3      	subs	r3, r2, r3
 8009994:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800999c:	b29b      	uxth	r3, r3
 800999e:	2b00      	cmp	r3, #0
 80099a0:	f000 808e 	beq.w	8009ac0 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80099a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	f000 8089 	beq.w	8009ac0 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	330c      	adds	r3, #12
 80099b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099b8:	e853 3f00 	ldrex	r3, [r3]
 80099bc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80099be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80099c4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	330c      	adds	r3, #12
 80099ce:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80099d2:	647a      	str	r2, [r7, #68]	@ 0x44
 80099d4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099d6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80099d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80099da:	e841 2300 	strex	r3, r2, [r1]
 80099de:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80099e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d1e3      	bne.n	80099ae <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	3314      	adds	r3, #20
 80099ec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099f0:	e853 3f00 	ldrex	r3, [r3]
 80099f4:	623b      	str	r3, [r7, #32]
   return(result);
 80099f6:	6a3b      	ldr	r3, [r7, #32]
 80099f8:	f023 0301 	bic.w	r3, r3, #1
 80099fc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	3314      	adds	r3, #20
 8009a06:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009a0a:	633a      	str	r2, [r7, #48]	@ 0x30
 8009a0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a0e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009a10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a12:	e841 2300 	strex	r3, r2, [r1]
 8009a16:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009a18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d1e3      	bne.n	80099e6 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	2220      	movs	r2, #32
 8009a22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	2200      	movs	r2, #0
 8009a2a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	330c      	adds	r3, #12
 8009a32:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a34:	693b      	ldr	r3, [r7, #16]
 8009a36:	e853 3f00 	ldrex	r3, [r3]
 8009a3a:	60fb      	str	r3, [r7, #12]
   return(result);
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	f023 0310 	bic.w	r3, r3, #16
 8009a42:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	330c      	adds	r3, #12
 8009a4c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8009a50:	61fa      	str	r2, [r7, #28]
 8009a52:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a54:	69b9      	ldr	r1, [r7, #24]
 8009a56:	69fa      	ldr	r2, [r7, #28]
 8009a58:	e841 2300 	strex	r3, r2, [r1]
 8009a5c:	617b      	str	r3, [r7, #20]
   return(result);
 8009a5e:	697b      	ldr	r3, [r7, #20]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d1e3      	bne.n	8009a2c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	2202      	movs	r2, #2
 8009a68:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009a6a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009a6e:	4619      	mov	r1, r3
 8009a70:	6878      	ldr	r0, [r7, #4]
 8009a72:	f7fa fa17 	bl	8003ea4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009a76:	e023      	b.n	8009ac0 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009a78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d009      	beq.n	8009a98 <HAL_UART_IRQHandler+0x524>
 8009a84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d003      	beq.n	8009a98 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8009a90:	6878      	ldr	r0, [r7, #4]
 8009a92:	f000 fadb 	bl	800a04c <UART_Transmit_IT>
    return;
 8009a96:	e014      	b.n	8009ac2 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009a98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d00e      	beq.n	8009ac2 <HAL_UART_IRQHandler+0x54e>
 8009aa4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009aa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d008      	beq.n	8009ac2 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8009ab0:	6878      	ldr	r0, [r7, #4]
 8009ab2:	f000 fb1b 	bl	800a0ec <UART_EndTransmit_IT>
    return;
 8009ab6:	e004      	b.n	8009ac2 <HAL_UART_IRQHandler+0x54e>
    return;
 8009ab8:	bf00      	nop
 8009aba:	e002      	b.n	8009ac2 <HAL_UART_IRQHandler+0x54e>
      return;
 8009abc:	bf00      	nop
 8009abe:	e000      	b.n	8009ac2 <HAL_UART_IRQHandler+0x54e>
      return;
 8009ac0:	bf00      	nop
  }
}
 8009ac2:	37e8      	adds	r7, #232	@ 0xe8
 8009ac4:	46bd      	mov	sp, r7
 8009ac6:	bd80      	pop	{r7, pc}

08009ac8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009ac8:	b480      	push	{r7}
 8009aca:	b083      	sub	sp, #12
 8009acc:	af00      	add	r7, sp, #0
 8009ace:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009ad0:	bf00      	nop
 8009ad2:	370c      	adds	r7, #12
 8009ad4:	46bd      	mov	sp, r7
 8009ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ada:	4770      	bx	lr

08009adc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009adc:	b480      	push	{r7}
 8009ade:	b083      	sub	sp, #12
 8009ae0:	af00      	add	r7, sp, #0
 8009ae2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009ae4:	bf00      	nop
 8009ae6:	370c      	adds	r7, #12
 8009ae8:	46bd      	mov	sp, r7
 8009aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aee:	4770      	bx	lr

08009af0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009af0:	b480      	push	{r7}
 8009af2:	b083      	sub	sp, #12
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009af8:	bf00      	nop
 8009afa:	370c      	adds	r7, #12
 8009afc:	46bd      	mov	sp, r7
 8009afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b02:	4770      	bx	lr

08009b04 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009b04:	b480      	push	{r7}
 8009b06:	b083      	sub	sp, #12
 8009b08:	af00      	add	r7, sp, #0
 8009b0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009b0c:	bf00      	nop
 8009b0e:	370c      	adds	r7, #12
 8009b10:	46bd      	mov	sp, r7
 8009b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b16:	4770      	bx	lr

08009b18 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009b18:	b580      	push	{r7, lr}
 8009b1a:	b09c      	sub	sp, #112	@ 0x70
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b24:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d172      	bne.n	8009c1a <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8009b34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b36:	2200      	movs	r2, #0
 8009b38:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009b3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	330c      	adds	r3, #12
 8009b40:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b44:	e853 3f00 	ldrex	r3, [r3]
 8009b48:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009b4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009b4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009b50:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009b52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	330c      	adds	r3, #12
 8009b58:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009b5a:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009b5c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b5e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009b60:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009b62:	e841 2300 	strex	r3, r2, [r1]
 8009b66:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009b68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d1e5      	bne.n	8009b3a <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	3314      	adds	r3, #20
 8009b74:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b78:	e853 3f00 	ldrex	r3, [r3]
 8009b7c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009b7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b80:	f023 0301 	bic.w	r3, r3, #1
 8009b84:	667b      	str	r3, [r7, #100]	@ 0x64
 8009b86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	3314      	adds	r3, #20
 8009b8c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009b8e:	647a      	str	r2, [r7, #68]	@ 0x44
 8009b90:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b92:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009b94:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009b96:	e841 2300 	strex	r3, r2, [r1]
 8009b9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009b9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d1e5      	bne.n	8009b6e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009ba2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	3314      	adds	r3, #20
 8009ba8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bac:	e853 3f00 	ldrex	r3, [r3]
 8009bb0:	623b      	str	r3, [r7, #32]
   return(result);
 8009bb2:	6a3b      	ldr	r3, [r7, #32]
 8009bb4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009bb8:	663b      	str	r3, [r7, #96]	@ 0x60
 8009bba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	3314      	adds	r3, #20
 8009bc0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009bc2:	633a      	str	r2, [r7, #48]	@ 0x30
 8009bc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bc6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009bc8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009bca:	e841 2300 	strex	r3, r2, [r1]
 8009bce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009bd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d1e5      	bne.n	8009ba2 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009bd6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009bd8:	2220      	movs	r2, #32
 8009bda:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009bde:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009be2:	2b01      	cmp	r3, #1
 8009be4:	d119      	bne.n	8009c1a <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009be6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	330c      	adds	r3, #12
 8009bec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bee:	693b      	ldr	r3, [r7, #16]
 8009bf0:	e853 3f00 	ldrex	r3, [r3]
 8009bf4:	60fb      	str	r3, [r7, #12]
   return(result);
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	f023 0310 	bic.w	r3, r3, #16
 8009bfc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009bfe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	330c      	adds	r3, #12
 8009c04:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009c06:	61fa      	str	r2, [r7, #28]
 8009c08:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c0a:	69b9      	ldr	r1, [r7, #24]
 8009c0c:	69fa      	ldr	r2, [r7, #28]
 8009c0e:	e841 2300 	strex	r3, r2, [r1]
 8009c12:	617b      	str	r3, [r7, #20]
   return(result);
 8009c14:	697b      	ldr	r3, [r7, #20]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d1e5      	bne.n	8009be6 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009c1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c1c:	2200      	movs	r2, #0
 8009c1e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c24:	2b01      	cmp	r3, #1
 8009c26:	d106      	bne.n	8009c36 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009c28:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c2a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009c2c:	4619      	mov	r1, r3
 8009c2e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009c30:	f7fa f938 	bl	8003ea4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009c34:	e002      	b.n	8009c3c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8009c36:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009c38:	f7ff ff50 	bl	8009adc <HAL_UART_RxCpltCallback>
}
 8009c3c:	bf00      	nop
 8009c3e:	3770      	adds	r7, #112	@ 0x70
 8009c40:	46bd      	mov	sp, r7
 8009c42:	bd80      	pop	{r7, pc}

08009c44 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009c44:	b580      	push	{r7, lr}
 8009c46:	b084      	sub	sp, #16
 8009c48:	af00      	add	r7, sp, #0
 8009c4a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c50:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	2201      	movs	r2, #1
 8009c56:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c5c:	2b01      	cmp	r3, #1
 8009c5e:	d108      	bne.n	8009c72 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009c64:	085b      	lsrs	r3, r3, #1
 8009c66:	b29b      	uxth	r3, r3
 8009c68:	4619      	mov	r1, r3
 8009c6a:	68f8      	ldr	r0, [r7, #12]
 8009c6c:	f7fa f91a 	bl	8003ea4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009c70:	e002      	b.n	8009c78 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8009c72:	68f8      	ldr	r0, [r7, #12]
 8009c74:	f7ff ff3c 	bl	8009af0 <HAL_UART_RxHalfCpltCallback>
}
 8009c78:	bf00      	nop
 8009c7a:	3710      	adds	r7, #16
 8009c7c:	46bd      	mov	sp, r7
 8009c7e:	bd80      	pop	{r7, pc}

08009c80 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009c80:	b580      	push	{r7, lr}
 8009c82:	b084      	sub	sp, #16
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009c88:	2300      	movs	r3, #0
 8009c8a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c90:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009c92:	68bb      	ldr	r3, [r7, #8]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	695b      	ldr	r3, [r3, #20]
 8009c98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009c9c:	2b80      	cmp	r3, #128	@ 0x80
 8009c9e:	bf0c      	ite	eq
 8009ca0:	2301      	moveq	r3, #1
 8009ca2:	2300      	movne	r3, #0
 8009ca4:	b2db      	uxtb	r3, r3
 8009ca6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009ca8:	68bb      	ldr	r3, [r7, #8]
 8009caa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009cae:	b2db      	uxtb	r3, r3
 8009cb0:	2b21      	cmp	r3, #33	@ 0x21
 8009cb2:	d108      	bne.n	8009cc6 <UART_DMAError+0x46>
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d005      	beq.n	8009cc6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009cba:	68bb      	ldr	r3, [r7, #8]
 8009cbc:	2200      	movs	r2, #0
 8009cbe:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8009cc0:	68b8      	ldr	r0, [r7, #8]
 8009cc2:	f000 f927 	bl	8009f14 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009cc6:	68bb      	ldr	r3, [r7, #8]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	695b      	ldr	r3, [r3, #20]
 8009ccc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009cd0:	2b40      	cmp	r3, #64	@ 0x40
 8009cd2:	bf0c      	ite	eq
 8009cd4:	2301      	moveq	r3, #1
 8009cd6:	2300      	movne	r3, #0
 8009cd8:	b2db      	uxtb	r3, r3
 8009cda:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009cdc:	68bb      	ldr	r3, [r7, #8]
 8009cde:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009ce2:	b2db      	uxtb	r3, r3
 8009ce4:	2b22      	cmp	r3, #34	@ 0x22
 8009ce6:	d108      	bne.n	8009cfa <UART_DMAError+0x7a>
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d005      	beq.n	8009cfa <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009cee:	68bb      	ldr	r3, [r7, #8]
 8009cf0:	2200      	movs	r2, #0
 8009cf2:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8009cf4:	68b8      	ldr	r0, [r7, #8]
 8009cf6:	f000 f935 	bl	8009f64 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009cfa:	68bb      	ldr	r3, [r7, #8]
 8009cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009cfe:	f043 0210 	orr.w	r2, r3, #16
 8009d02:	68bb      	ldr	r3, [r7, #8]
 8009d04:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009d06:	68b8      	ldr	r0, [r7, #8]
 8009d08:	f7ff fefc 	bl	8009b04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009d0c:	bf00      	nop
 8009d0e:	3710      	adds	r7, #16
 8009d10:	46bd      	mov	sp, r7
 8009d12:	bd80      	pop	{r7, pc}

08009d14 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009d14:	b580      	push	{r7, lr}
 8009d16:	b086      	sub	sp, #24
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	60f8      	str	r0, [r7, #12]
 8009d1c:	60b9      	str	r1, [r7, #8]
 8009d1e:	603b      	str	r3, [r7, #0]
 8009d20:	4613      	mov	r3, r2
 8009d22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009d24:	e03b      	b.n	8009d9e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009d26:	6a3b      	ldr	r3, [r7, #32]
 8009d28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d2c:	d037      	beq.n	8009d9e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d2e:	f7fc fb23 	bl	8006378 <HAL_GetTick>
 8009d32:	4602      	mov	r2, r0
 8009d34:	683b      	ldr	r3, [r7, #0]
 8009d36:	1ad3      	subs	r3, r2, r3
 8009d38:	6a3a      	ldr	r2, [r7, #32]
 8009d3a:	429a      	cmp	r2, r3
 8009d3c:	d302      	bcc.n	8009d44 <UART_WaitOnFlagUntilTimeout+0x30>
 8009d3e:	6a3b      	ldr	r3, [r7, #32]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d101      	bne.n	8009d48 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009d44:	2303      	movs	r3, #3
 8009d46:	e03a      	b.n	8009dbe <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	68db      	ldr	r3, [r3, #12]
 8009d4e:	f003 0304 	and.w	r3, r3, #4
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d023      	beq.n	8009d9e <UART_WaitOnFlagUntilTimeout+0x8a>
 8009d56:	68bb      	ldr	r3, [r7, #8]
 8009d58:	2b80      	cmp	r3, #128	@ 0x80
 8009d5a:	d020      	beq.n	8009d9e <UART_WaitOnFlagUntilTimeout+0x8a>
 8009d5c:	68bb      	ldr	r3, [r7, #8]
 8009d5e:	2b40      	cmp	r3, #64	@ 0x40
 8009d60:	d01d      	beq.n	8009d9e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	f003 0308 	and.w	r3, r3, #8
 8009d6c:	2b08      	cmp	r3, #8
 8009d6e:	d116      	bne.n	8009d9e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8009d70:	2300      	movs	r3, #0
 8009d72:	617b      	str	r3, [r7, #20]
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	617b      	str	r3, [r7, #20]
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	685b      	ldr	r3, [r3, #4]
 8009d82:	617b      	str	r3, [r7, #20]
 8009d84:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009d86:	68f8      	ldr	r0, [r7, #12]
 8009d88:	f000 f8ec 	bl	8009f64 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	2208      	movs	r2, #8
 8009d90:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	2200      	movs	r2, #0
 8009d96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009d9a:	2301      	movs	r3, #1
 8009d9c:	e00f      	b.n	8009dbe <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	681a      	ldr	r2, [r3, #0]
 8009da4:	68bb      	ldr	r3, [r7, #8]
 8009da6:	4013      	ands	r3, r2
 8009da8:	68ba      	ldr	r2, [r7, #8]
 8009daa:	429a      	cmp	r2, r3
 8009dac:	bf0c      	ite	eq
 8009dae:	2301      	moveq	r3, #1
 8009db0:	2300      	movne	r3, #0
 8009db2:	b2db      	uxtb	r3, r3
 8009db4:	461a      	mov	r2, r3
 8009db6:	79fb      	ldrb	r3, [r7, #7]
 8009db8:	429a      	cmp	r2, r3
 8009dba:	d0b4      	beq.n	8009d26 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009dbc:	2300      	movs	r3, #0
}
 8009dbe:	4618      	mov	r0, r3
 8009dc0:	3718      	adds	r7, #24
 8009dc2:	46bd      	mov	sp, r7
 8009dc4:	bd80      	pop	{r7, pc}
	...

08009dc8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009dc8:	b580      	push	{r7, lr}
 8009dca:	b098      	sub	sp, #96	@ 0x60
 8009dcc:	af00      	add	r7, sp, #0
 8009dce:	60f8      	str	r0, [r7, #12]
 8009dd0:	60b9      	str	r1, [r7, #8]
 8009dd2:	4613      	mov	r3, r2
 8009dd4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8009dd6:	68ba      	ldr	r2, [r7, #8]
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	88fa      	ldrh	r2, [r7, #6]
 8009de0:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	2200      	movs	r2, #0
 8009de6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	2222      	movs	r2, #34	@ 0x22
 8009dec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009df4:	4a44      	ldr	r2, [pc, #272]	@ (8009f08 <UART_Start_Receive_DMA+0x140>)
 8009df6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009dfc:	4a43      	ldr	r2, [pc, #268]	@ (8009f0c <UART_Start_Receive_DMA+0x144>)
 8009dfe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e04:	4a42      	ldr	r2, [pc, #264]	@ (8009f10 <UART_Start_Receive_DMA+0x148>)
 8009e06:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e0c:	2200      	movs	r2, #0
 8009e0e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8009e10:	f107 0308 	add.w	r3, r7, #8
 8009e14:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	3304      	adds	r3, #4
 8009e20:	4619      	mov	r1, r3
 8009e22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009e24:	681a      	ldr	r2, [r3, #0]
 8009e26:	88fb      	ldrh	r3, [r7, #6]
 8009e28:	f7fc fcc8 	bl	80067bc <HAL_DMA_Start_IT>
 8009e2c:	4603      	mov	r3, r0
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d008      	beq.n	8009e44 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	2210      	movs	r2, #16
 8009e36:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	2220      	movs	r2, #32
 8009e3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8009e40:	2301      	movs	r3, #1
 8009e42:	e05d      	b.n	8009f00 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8009e44:	2300      	movs	r3, #0
 8009e46:	613b      	str	r3, [r7, #16]
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	613b      	str	r3, [r7, #16]
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	685b      	ldr	r3, [r3, #4]
 8009e56:	613b      	str	r3, [r7, #16]
 8009e58:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	691b      	ldr	r3, [r3, #16]
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d019      	beq.n	8009e96 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	330c      	adds	r3, #12
 8009e68:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009e6c:	e853 3f00 	ldrex	r3, [r3]
 8009e70:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009e72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009e78:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	330c      	adds	r3, #12
 8009e80:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009e82:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8009e84:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e86:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8009e88:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009e8a:	e841 2300 	strex	r3, r2, [r1]
 8009e8e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009e90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d1e5      	bne.n	8009e62 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	3314      	adds	r3, #20
 8009e9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ea0:	e853 3f00 	ldrex	r3, [r3]
 8009ea4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009ea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ea8:	f043 0301 	orr.w	r3, r3, #1
 8009eac:	657b      	str	r3, [r7, #84]	@ 0x54
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	3314      	adds	r3, #20
 8009eb4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009eb6:	63ba      	str	r2, [r7, #56]	@ 0x38
 8009eb8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eba:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009ebc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009ebe:	e841 2300 	strex	r3, r2, [r1]
 8009ec2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d1e5      	bne.n	8009e96 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	3314      	adds	r3, #20
 8009ed0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ed2:	69bb      	ldr	r3, [r7, #24]
 8009ed4:	e853 3f00 	ldrex	r3, [r3]
 8009ed8:	617b      	str	r3, [r7, #20]
   return(result);
 8009eda:	697b      	ldr	r3, [r7, #20]
 8009edc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ee0:	653b      	str	r3, [r7, #80]	@ 0x50
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	3314      	adds	r3, #20
 8009ee8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009eea:	627a      	str	r2, [r7, #36]	@ 0x24
 8009eec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eee:	6a39      	ldr	r1, [r7, #32]
 8009ef0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009ef2:	e841 2300 	strex	r3, r2, [r1]
 8009ef6:	61fb      	str	r3, [r7, #28]
   return(result);
 8009ef8:	69fb      	ldr	r3, [r7, #28]
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d1e5      	bne.n	8009eca <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8009efe:	2300      	movs	r3, #0
}
 8009f00:	4618      	mov	r0, r3
 8009f02:	3760      	adds	r7, #96	@ 0x60
 8009f04:	46bd      	mov	sp, r7
 8009f06:	bd80      	pop	{r7, pc}
 8009f08:	08009b19 	.word	0x08009b19
 8009f0c:	08009c45 	.word	0x08009c45
 8009f10:	08009c81 	.word	0x08009c81

08009f14 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009f14:	b480      	push	{r7}
 8009f16:	b089      	sub	sp, #36	@ 0x24
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	330c      	adds	r3, #12
 8009f22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	e853 3f00 	ldrex	r3, [r3]
 8009f2a:	60bb      	str	r3, [r7, #8]
   return(result);
 8009f2c:	68bb      	ldr	r3, [r7, #8]
 8009f2e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009f32:	61fb      	str	r3, [r7, #28]
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	330c      	adds	r3, #12
 8009f3a:	69fa      	ldr	r2, [r7, #28]
 8009f3c:	61ba      	str	r2, [r7, #24]
 8009f3e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f40:	6979      	ldr	r1, [r7, #20]
 8009f42:	69ba      	ldr	r2, [r7, #24]
 8009f44:	e841 2300 	strex	r3, r2, [r1]
 8009f48:	613b      	str	r3, [r7, #16]
   return(result);
 8009f4a:	693b      	ldr	r3, [r7, #16]
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d1e5      	bne.n	8009f1c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	2220      	movs	r2, #32
 8009f54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8009f58:	bf00      	nop
 8009f5a:	3724      	adds	r7, #36	@ 0x24
 8009f5c:	46bd      	mov	sp, r7
 8009f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f62:	4770      	bx	lr

08009f64 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009f64:	b480      	push	{r7}
 8009f66:	b095      	sub	sp, #84	@ 0x54
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	330c      	adds	r3, #12
 8009f72:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f76:	e853 3f00 	ldrex	r3, [r3]
 8009f7a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009f7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f7e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009f82:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	330c      	adds	r3, #12
 8009f8a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009f8c:	643a      	str	r2, [r7, #64]	@ 0x40
 8009f8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f90:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009f92:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009f94:	e841 2300 	strex	r3, r2, [r1]
 8009f98:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009f9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d1e5      	bne.n	8009f6c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	3314      	adds	r3, #20
 8009fa6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fa8:	6a3b      	ldr	r3, [r7, #32]
 8009faa:	e853 3f00 	ldrex	r3, [r3]
 8009fae:	61fb      	str	r3, [r7, #28]
   return(result);
 8009fb0:	69fb      	ldr	r3, [r7, #28]
 8009fb2:	f023 0301 	bic.w	r3, r3, #1
 8009fb6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	3314      	adds	r3, #20
 8009fbe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009fc0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009fc2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fc4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009fc6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009fc8:	e841 2300 	strex	r3, r2, [r1]
 8009fcc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d1e5      	bne.n	8009fa0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fd8:	2b01      	cmp	r3, #1
 8009fda:	d119      	bne.n	800a010 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	330c      	adds	r3, #12
 8009fe2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	e853 3f00 	ldrex	r3, [r3]
 8009fea:	60bb      	str	r3, [r7, #8]
   return(result);
 8009fec:	68bb      	ldr	r3, [r7, #8]
 8009fee:	f023 0310 	bic.w	r3, r3, #16
 8009ff2:	647b      	str	r3, [r7, #68]	@ 0x44
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	330c      	adds	r3, #12
 8009ffa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009ffc:	61ba      	str	r2, [r7, #24]
 8009ffe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a000:	6979      	ldr	r1, [r7, #20]
 800a002:	69ba      	ldr	r2, [r7, #24]
 800a004:	e841 2300 	strex	r3, r2, [r1]
 800a008:	613b      	str	r3, [r7, #16]
   return(result);
 800a00a:	693b      	ldr	r3, [r7, #16]
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d1e5      	bne.n	8009fdc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	2220      	movs	r2, #32
 800a014:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	2200      	movs	r2, #0
 800a01c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800a01e:	bf00      	nop
 800a020:	3754      	adds	r7, #84	@ 0x54
 800a022:	46bd      	mov	sp, r7
 800a024:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a028:	4770      	bx	lr

0800a02a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a02a:	b580      	push	{r7, lr}
 800a02c:	b084      	sub	sp, #16
 800a02e:	af00      	add	r7, sp, #0
 800a030:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a036:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	2200      	movs	r2, #0
 800a03c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a03e:	68f8      	ldr	r0, [r7, #12]
 800a040:	f7ff fd60 	bl	8009b04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a044:	bf00      	nop
 800a046:	3710      	adds	r7, #16
 800a048:	46bd      	mov	sp, r7
 800a04a:	bd80      	pop	{r7, pc}

0800a04c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a04c:	b480      	push	{r7}
 800a04e:	b085      	sub	sp, #20
 800a050:	af00      	add	r7, sp, #0
 800a052:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a05a:	b2db      	uxtb	r3, r3
 800a05c:	2b21      	cmp	r3, #33	@ 0x21
 800a05e:	d13e      	bne.n	800a0de <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	689b      	ldr	r3, [r3, #8]
 800a064:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a068:	d114      	bne.n	800a094 <UART_Transmit_IT+0x48>
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	691b      	ldr	r3, [r3, #16]
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d110      	bne.n	800a094 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	6a1b      	ldr	r3, [r3, #32]
 800a076:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	881b      	ldrh	r3, [r3, #0]
 800a07c:	461a      	mov	r2, r3
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a086:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	6a1b      	ldr	r3, [r3, #32]
 800a08c:	1c9a      	adds	r2, r3, #2
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	621a      	str	r2, [r3, #32]
 800a092:	e008      	b.n	800a0a6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	6a1b      	ldr	r3, [r3, #32]
 800a098:	1c59      	adds	r1, r3, #1
 800a09a:	687a      	ldr	r2, [r7, #4]
 800a09c:	6211      	str	r1, [r2, #32]
 800a09e:	781a      	ldrb	r2, [r3, #0]
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a0aa:	b29b      	uxth	r3, r3
 800a0ac:	3b01      	subs	r3, #1
 800a0ae:	b29b      	uxth	r3, r3
 800a0b0:	687a      	ldr	r2, [r7, #4]
 800a0b2:	4619      	mov	r1, r3
 800a0b4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d10f      	bne.n	800a0da <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	68da      	ldr	r2, [r3, #12]
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a0c8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	68da      	ldr	r2, [r3, #12]
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a0d8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a0da:	2300      	movs	r3, #0
 800a0dc:	e000      	b.n	800a0e0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a0de:	2302      	movs	r3, #2
  }
}
 800a0e0:	4618      	mov	r0, r3
 800a0e2:	3714      	adds	r7, #20
 800a0e4:	46bd      	mov	sp, r7
 800a0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ea:	4770      	bx	lr

0800a0ec <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a0ec:	b580      	push	{r7, lr}
 800a0ee:	b082      	sub	sp, #8
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	68da      	ldr	r2, [r3, #12]
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a102:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	2220      	movs	r2, #32
 800a108:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a10c:	6878      	ldr	r0, [r7, #4]
 800a10e:	f7ff fcdb 	bl	8009ac8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a112:	2300      	movs	r3, #0
}
 800a114:	4618      	mov	r0, r3
 800a116:	3708      	adds	r7, #8
 800a118:	46bd      	mov	sp, r7
 800a11a:	bd80      	pop	{r7, pc}

0800a11c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a11c:	b580      	push	{r7, lr}
 800a11e:	b08c      	sub	sp, #48	@ 0x30
 800a120:	af00      	add	r7, sp, #0
 800a122:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800a124:	2300      	movs	r3, #0
 800a126:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800a128:	2300      	movs	r3, #0
 800a12a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a132:	b2db      	uxtb	r3, r3
 800a134:	2b22      	cmp	r3, #34	@ 0x22
 800a136:	f040 80aa 	bne.w	800a28e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	689b      	ldr	r3, [r3, #8]
 800a13e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a142:	d115      	bne.n	800a170 <UART_Receive_IT+0x54>
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	691b      	ldr	r3, [r3, #16]
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d111      	bne.n	800a170 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a150:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	685b      	ldr	r3, [r3, #4]
 800a158:	b29b      	uxth	r3, r3
 800a15a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a15e:	b29a      	uxth	r2, r3
 800a160:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a162:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a168:	1c9a      	adds	r2, r3, #2
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	629a      	str	r2, [r3, #40]	@ 0x28
 800a16e:	e024      	b.n	800a1ba <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a174:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	689b      	ldr	r3, [r3, #8]
 800a17a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a17e:	d007      	beq.n	800a190 <UART_Receive_IT+0x74>
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	689b      	ldr	r3, [r3, #8]
 800a184:	2b00      	cmp	r3, #0
 800a186:	d10a      	bne.n	800a19e <UART_Receive_IT+0x82>
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	691b      	ldr	r3, [r3, #16]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d106      	bne.n	800a19e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	685b      	ldr	r3, [r3, #4]
 800a196:	b2da      	uxtb	r2, r3
 800a198:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a19a:	701a      	strb	r2, [r3, #0]
 800a19c:	e008      	b.n	800a1b0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	685b      	ldr	r3, [r3, #4]
 800a1a4:	b2db      	uxtb	r3, r3
 800a1a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a1aa:	b2da      	uxtb	r2, r3
 800a1ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1ae:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1b4:	1c5a      	adds	r2, r3, #1
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a1be:	b29b      	uxth	r3, r3
 800a1c0:	3b01      	subs	r3, #1
 800a1c2:	b29b      	uxth	r3, r3
 800a1c4:	687a      	ldr	r2, [r7, #4]
 800a1c6:	4619      	mov	r1, r3
 800a1c8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d15d      	bne.n	800a28a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	68da      	ldr	r2, [r3, #12]
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	f022 0220 	bic.w	r2, r2, #32
 800a1dc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	68da      	ldr	r2, [r3, #12]
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a1ec:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	695a      	ldr	r2, [r3, #20]
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	f022 0201 	bic.w	r2, r2, #1
 800a1fc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	2220      	movs	r2, #32
 800a202:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	2200      	movs	r2, #0
 800a20a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a210:	2b01      	cmp	r3, #1
 800a212:	d135      	bne.n	800a280 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	2200      	movs	r2, #0
 800a218:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	330c      	adds	r3, #12
 800a220:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a222:	697b      	ldr	r3, [r7, #20]
 800a224:	e853 3f00 	ldrex	r3, [r3]
 800a228:	613b      	str	r3, [r7, #16]
   return(result);
 800a22a:	693b      	ldr	r3, [r7, #16]
 800a22c:	f023 0310 	bic.w	r3, r3, #16
 800a230:	627b      	str	r3, [r7, #36]	@ 0x24
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	330c      	adds	r3, #12
 800a238:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a23a:	623a      	str	r2, [r7, #32]
 800a23c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a23e:	69f9      	ldr	r1, [r7, #28]
 800a240:	6a3a      	ldr	r2, [r7, #32]
 800a242:	e841 2300 	strex	r3, r2, [r1]
 800a246:	61bb      	str	r3, [r7, #24]
   return(result);
 800a248:	69bb      	ldr	r3, [r7, #24]
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d1e5      	bne.n	800a21a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	f003 0310 	and.w	r3, r3, #16
 800a258:	2b10      	cmp	r3, #16
 800a25a:	d10a      	bne.n	800a272 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a25c:	2300      	movs	r3, #0
 800a25e:	60fb      	str	r3, [r7, #12]
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	60fb      	str	r3, [r7, #12]
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	685b      	ldr	r3, [r3, #4]
 800a26e:	60fb      	str	r3, [r7, #12]
 800a270:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a276:	4619      	mov	r1, r3
 800a278:	6878      	ldr	r0, [r7, #4]
 800a27a:	f7f9 fe13 	bl	8003ea4 <HAL_UARTEx_RxEventCallback>
 800a27e:	e002      	b.n	800a286 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a280:	6878      	ldr	r0, [r7, #4]
 800a282:	f7ff fc2b 	bl	8009adc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a286:	2300      	movs	r3, #0
 800a288:	e002      	b.n	800a290 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800a28a:	2300      	movs	r3, #0
 800a28c:	e000      	b.n	800a290 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800a28e:	2302      	movs	r3, #2
  }
}
 800a290:	4618      	mov	r0, r3
 800a292:	3730      	adds	r7, #48	@ 0x30
 800a294:	46bd      	mov	sp, r7
 800a296:	bd80      	pop	{r7, pc}

0800a298 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a298:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a29c:	b0c0      	sub	sp, #256	@ 0x100
 800a29e:	af00      	add	r7, sp, #0
 800a2a0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a2a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	691b      	ldr	r3, [r3, #16]
 800a2ac:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800a2b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2b4:	68d9      	ldr	r1, [r3, #12]
 800a2b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2ba:	681a      	ldr	r2, [r3, #0]
 800a2bc:	ea40 0301 	orr.w	r3, r0, r1
 800a2c0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a2c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2c6:	689a      	ldr	r2, [r3, #8]
 800a2c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2cc:	691b      	ldr	r3, [r3, #16]
 800a2ce:	431a      	orrs	r2, r3
 800a2d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2d4:	695b      	ldr	r3, [r3, #20]
 800a2d6:	431a      	orrs	r2, r3
 800a2d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2dc:	69db      	ldr	r3, [r3, #28]
 800a2de:	4313      	orrs	r3, r2
 800a2e0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a2e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	68db      	ldr	r3, [r3, #12]
 800a2ec:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800a2f0:	f021 010c 	bic.w	r1, r1, #12
 800a2f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2f8:	681a      	ldr	r2, [r3, #0]
 800a2fa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800a2fe:	430b      	orrs	r3, r1
 800a300:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a302:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	695b      	ldr	r3, [r3, #20]
 800a30a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800a30e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a312:	6999      	ldr	r1, [r3, #24]
 800a314:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a318:	681a      	ldr	r2, [r3, #0]
 800a31a:	ea40 0301 	orr.w	r3, r0, r1
 800a31e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a320:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a324:	681a      	ldr	r2, [r3, #0]
 800a326:	4b8f      	ldr	r3, [pc, #572]	@ (800a564 <UART_SetConfig+0x2cc>)
 800a328:	429a      	cmp	r2, r3
 800a32a:	d005      	beq.n	800a338 <UART_SetConfig+0xa0>
 800a32c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a330:	681a      	ldr	r2, [r3, #0]
 800a332:	4b8d      	ldr	r3, [pc, #564]	@ (800a568 <UART_SetConfig+0x2d0>)
 800a334:	429a      	cmp	r2, r3
 800a336:	d104      	bne.n	800a342 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a338:	f7fd fef8 	bl	800812c <HAL_RCC_GetPCLK2Freq>
 800a33c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800a340:	e003      	b.n	800a34a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a342:	f7fd fedf 	bl	8008104 <HAL_RCC_GetPCLK1Freq>
 800a346:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a34a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a34e:	69db      	ldr	r3, [r3, #28]
 800a350:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a354:	f040 810c 	bne.w	800a570 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a358:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a35c:	2200      	movs	r2, #0
 800a35e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a362:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800a366:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800a36a:	4622      	mov	r2, r4
 800a36c:	462b      	mov	r3, r5
 800a36e:	1891      	adds	r1, r2, r2
 800a370:	65b9      	str	r1, [r7, #88]	@ 0x58
 800a372:	415b      	adcs	r3, r3
 800a374:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a376:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800a37a:	4621      	mov	r1, r4
 800a37c:	eb12 0801 	adds.w	r8, r2, r1
 800a380:	4629      	mov	r1, r5
 800a382:	eb43 0901 	adc.w	r9, r3, r1
 800a386:	f04f 0200 	mov.w	r2, #0
 800a38a:	f04f 0300 	mov.w	r3, #0
 800a38e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a392:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a396:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a39a:	4690      	mov	r8, r2
 800a39c:	4699      	mov	r9, r3
 800a39e:	4623      	mov	r3, r4
 800a3a0:	eb18 0303 	adds.w	r3, r8, r3
 800a3a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a3a8:	462b      	mov	r3, r5
 800a3aa:	eb49 0303 	adc.w	r3, r9, r3
 800a3ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a3b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a3b6:	685b      	ldr	r3, [r3, #4]
 800a3b8:	2200      	movs	r2, #0
 800a3ba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a3be:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800a3c2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a3c6:	460b      	mov	r3, r1
 800a3c8:	18db      	adds	r3, r3, r3
 800a3ca:	653b      	str	r3, [r7, #80]	@ 0x50
 800a3cc:	4613      	mov	r3, r2
 800a3ce:	eb42 0303 	adc.w	r3, r2, r3
 800a3d2:	657b      	str	r3, [r7, #84]	@ 0x54
 800a3d4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800a3d8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800a3dc:	f7f6 fae2 	bl	80009a4 <__aeabi_uldivmod>
 800a3e0:	4602      	mov	r2, r0
 800a3e2:	460b      	mov	r3, r1
 800a3e4:	4b61      	ldr	r3, [pc, #388]	@ (800a56c <UART_SetConfig+0x2d4>)
 800a3e6:	fba3 2302 	umull	r2, r3, r3, r2
 800a3ea:	095b      	lsrs	r3, r3, #5
 800a3ec:	011c      	lsls	r4, r3, #4
 800a3ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a3f8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800a3fc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800a400:	4642      	mov	r2, r8
 800a402:	464b      	mov	r3, r9
 800a404:	1891      	adds	r1, r2, r2
 800a406:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a408:	415b      	adcs	r3, r3
 800a40a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a40c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800a410:	4641      	mov	r1, r8
 800a412:	eb12 0a01 	adds.w	sl, r2, r1
 800a416:	4649      	mov	r1, r9
 800a418:	eb43 0b01 	adc.w	fp, r3, r1
 800a41c:	f04f 0200 	mov.w	r2, #0
 800a420:	f04f 0300 	mov.w	r3, #0
 800a424:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a428:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a42c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a430:	4692      	mov	sl, r2
 800a432:	469b      	mov	fp, r3
 800a434:	4643      	mov	r3, r8
 800a436:	eb1a 0303 	adds.w	r3, sl, r3
 800a43a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a43e:	464b      	mov	r3, r9
 800a440:	eb4b 0303 	adc.w	r3, fp, r3
 800a444:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a448:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a44c:	685b      	ldr	r3, [r3, #4]
 800a44e:	2200      	movs	r2, #0
 800a450:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a454:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800a458:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800a45c:	460b      	mov	r3, r1
 800a45e:	18db      	adds	r3, r3, r3
 800a460:	643b      	str	r3, [r7, #64]	@ 0x40
 800a462:	4613      	mov	r3, r2
 800a464:	eb42 0303 	adc.w	r3, r2, r3
 800a468:	647b      	str	r3, [r7, #68]	@ 0x44
 800a46a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800a46e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800a472:	f7f6 fa97 	bl	80009a4 <__aeabi_uldivmod>
 800a476:	4602      	mov	r2, r0
 800a478:	460b      	mov	r3, r1
 800a47a:	4611      	mov	r1, r2
 800a47c:	4b3b      	ldr	r3, [pc, #236]	@ (800a56c <UART_SetConfig+0x2d4>)
 800a47e:	fba3 2301 	umull	r2, r3, r3, r1
 800a482:	095b      	lsrs	r3, r3, #5
 800a484:	2264      	movs	r2, #100	@ 0x64
 800a486:	fb02 f303 	mul.w	r3, r2, r3
 800a48a:	1acb      	subs	r3, r1, r3
 800a48c:	00db      	lsls	r3, r3, #3
 800a48e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800a492:	4b36      	ldr	r3, [pc, #216]	@ (800a56c <UART_SetConfig+0x2d4>)
 800a494:	fba3 2302 	umull	r2, r3, r3, r2
 800a498:	095b      	lsrs	r3, r3, #5
 800a49a:	005b      	lsls	r3, r3, #1
 800a49c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800a4a0:	441c      	add	r4, r3
 800a4a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a4ac:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800a4b0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800a4b4:	4642      	mov	r2, r8
 800a4b6:	464b      	mov	r3, r9
 800a4b8:	1891      	adds	r1, r2, r2
 800a4ba:	63b9      	str	r1, [r7, #56]	@ 0x38
 800a4bc:	415b      	adcs	r3, r3
 800a4be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a4c0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800a4c4:	4641      	mov	r1, r8
 800a4c6:	1851      	adds	r1, r2, r1
 800a4c8:	6339      	str	r1, [r7, #48]	@ 0x30
 800a4ca:	4649      	mov	r1, r9
 800a4cc:	414b      	adcs	r3, r1
 800a4ce:	637b      	str	r3, [r7, #52]	@ 0x34
 800a4d0:	f04f 0200 	mov.w	r2, #0
 800a4d4:	f04f 0300 	mov.w	r3, #0
 800a4d8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800a4dc:	4659      	mov	r1, fp
 800a4de:	00cb      	lsls	r3, r1, #3
 800a4e0:	4651      	mov	r1, sl
 800a4e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a4e6:	4651      	mov	r1, sl
 800a4e8:	00ca      	lsls	r2, r1, #3
 800a4ea:	4610      	mov	r0, r2
 800a4ec:	4619      	mov	r1, r3
 800a4ee:	4603      	mov	r3, r0
 800a4f0:	4642      	mov	r2, r8
 800a4f2:	189b      	adds	r3, r3, r2
 800a4f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a4f8:	464b      	mov	r3, r9
 800a4fa:	460a      	mov	r2, r1
 800a4fc:	eb42 0303 	adc.w	r3, r2, r3
 800a500:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a504:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a508:	685b      	ldr	r3, [r3, #4]
 800a50a:	2200      	movs	r2, #0
 800a50c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a510:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800a514:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a518:	460b      	mov	r3, r1
 800a51a:	18db      	adds	r3, r3, r3
 800a51c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a51e:	4613      	mov	r3, r2
 800a520:	eb42 0303 	adc.w	r3, r2, r3
 800a524:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a526:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a52a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800a52e:	f7f6 fa39 	bl	80009a4 <__aeabi_uldivmod>
 800a532:	4602      	mov	r2, r0
 800a534:	460b      	mov	r3, r1
 800a536:	4b0d      	ldr	r3, [pc, #52]	@ (800a56c <UART_SetConfig+0x2d4>)
 800a538:	fba3 1302 	umull	r1, r3, r3, r2
 800a53c:	095b      	lsrs	r3, r3, #5
 800a53e:	2164      	movs	r1, #100	@ 0x64
 800a540:	fb01 f303 	mul.w	r3, r1, r3
 800a544:	1ad3      	subs	r3, r2, r3
 800a546:	00db      	lsls	r3, r3, #3
 800a548:	3332      	adds	r3, #50	@ 0x32
 800a54a:	4a08      	ldr	r2, [pc, #32]	@ (800a56c <UART_SetConfig+0x2d4>)
 800a54c:	fba2 2303 	umull	r2, r3, r2, r3
 800a550:	095b      	lsrs	r3, r3, #5
 800a552:	f003 0207 	and.w	r2, r3, #7
 800a556:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	4422      	add	r2, r4
 800a55e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a560:	e106      	b.n	800a770 <UART_SetConfig+0x4d8>
 800a562:	bf00      	nop
 800a564:	40011000 	.word	0x40011000
 800a568:	40011400 	.word	0x40011400
 800a56c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a570:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a574:	2200      	movs	r2, #0
 800a576:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a57a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800a57e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800a582:	4642      	mov	r2, r8
 800a584:	464b      	mov	r3, r9
 800a586:	1891      	adds	r1, r2, r2
 800a588:	6239      	str	r1, [r7, #32]
 800a58a:	415b      	adcs	r3, r3
 800a58c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a58e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a592:	4641      	mov	r1, r8
 800a594:	1854      	adds	r4, r2, r1
 800a596:	4649      	mov	r1, r9
 800a598:	eb43 0501 	adc.w	r5, r3, r1
 800a59c:	f04f 0200 	mov.w	r2, #0
 800a5a0:	f04f 0300 	mov.w	r3, #0
 800a5a4:	00eb      	lsls	r3, r5, #3
 800a5a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a5aa:	00e2      	lsls	r2, r4, #3
 800a5ac:	4614      	mov	r4, r2
 800a5ae:	461d      	mov	r5, r3
 800a5b0:	4643      	mov	r3, r8
 800a5b2:	18e3      	adds	r3, r4, r3
 800a5b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a5b8:	464b      	mov	r3, r9
 800a5ba:	eb45 0303 	adc.w	r3, r5, r3
 800a5be:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a5c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a5c6:	685b      	ldr	r3, [r3, #4]
 800a5c8:	2200      	movs	r2, #0
 800a5ca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a5ce:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a5d2:	f04f 0200 	mov.w	r2, #0
 800a5d6:	f04f 0300 	mov.w	r3, #0
 800a5da:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800a5de:	4629      	mov	r1, r5
 800a5e0:	008b      	lsls	r3, r1, #2
 800a5e2:	4621      	mov	r1, r4
 800a5e4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a5e8:	4621      	mov	r1, r4
 800a5ea:	008a      	lsls	r2, r1, #2
 800a5ec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800a5f0:	f7f6 f9d8 	bl	80009a4 <__aeabi_uldivmod>
 800a5f4:	4602      	mov	r2, r0
 800a5f6:	460b      	mov	r3, r1
 800a5f8:	4b60      	ldr	r3, [pc, #384]	@ (800a77c <UART_SetConfig+0x4e4>)
 800a5fa:	fba3 2302 	umull	r2, r3, r3, r2
 800a5fe:	095b      	lsrs	r3, r3, #5
 800a600:	011c      	lsls	r4, r3, #4
 800a602:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a606:	2200      	movs	r2, #0
 800a608:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a60c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800a610:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800a614:	4642      	mov	r2, r8
 800a616:	464b      	mov	r3, r9
 800a618:	1891      	adds	r1, r2, r2
 800a61a:	61b9      	str	r1, [r7, #24]
 800a61c:	415b      	adcs	r3, r3
 800a61e:	61fb      	str	r3, [r7, #28]
 800a620:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a624:	4641      	mov	r1, r8
 800a626:	1851      	adds	r1, r2, r1
 800a628:	6139      	str	r1, [r7, #16]
 800a62a:	4649      	mov	r1, r9
 800a62c:	414b      	adcs	r3, r1
 800a62e:	617b      	str	r3, [r7, #20]
 800a630:	f04f 0200 	mov.w	r2, #0
 800a634:	f04f 0300 	mov.w	r3, #0
 800a638:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a63c:	4659      	mov	r1, fp
 800a63e:	00cb      	lsls	r3, r1, #3
 800a640:	4651      	mov	r1, sl
 800a642:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a646:	4651      	mov	r1, sl
 800a648:	00ca      	lsls	r2, r1, #3
 800a64a:	4610      	mov	r0, r2
 800a64c:	4619      	mov	r1, r3
 800a64e:	4603      	mov	r3, r0
 800a650:	4642      	mov	r2, r8
 800a652:	189b      	adds	r3, r3, r2
 800a654:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a658:	464b      	mov	r3, r9
 800a65a:	460a      	mov	r2, r1
 800a65c:	eb42 0303 	adc.w	r3, r2, r3
 800a660:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a664:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a668:	685b      	ldr	r3, [r3, #4]
 800a66a:	2200      	movs	r2, #0
 800a66c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a66e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800a670:	f04f 0200 	mov.w	r2, #0
 800a674:	f04f 0300 	mov.w	r3, #0
 800a678:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800a67c:	4649      	mov	r1, r9
 800a67e:	008b      	lsls	r3, r1, #2
 800a680:	4641      	mov	r1, r8
 800a682:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a686:	4641      	mov	r1, r8
 800a688:	008a      	lsls	r2, r1, #2
 800a68a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800a68e:	f7f6 f989 	bl	80009a4 <__aeabi_uldivmod>
 800a692:	4602      	mov	r2, r0
 800a694:	460b      	mov	r3, r1
 800a696:	4611      	mov	r1, r2
 800a698:	4b38      	ldr	r3, [pc, #224]	@ (800a77c <UART_SetConfig+0x4e4>)
 800a69a:	fba3 2301 	umull	r2, r3, r3, r1
 800a69e:	095b      	lsrs	r3, r3, #5
 800a6a0:	2264      	movs	r2, #100	@ 0x64
 800a6a2:	fb02 f303 	mul.w	r3, r2, r3
 800a6a6:	1acb      	subs	r3, r1, r3
 800a6a8:	011b      	lsls	r3, r3, #4
 800a6aa:	3332      	adds	r3, #50	@ 0x32
 800a6ac:	4a33      	ldr	r2, [pc, #204]	@ (800a77c <UART_SetConfig+0x4e4>)
 800a6ae:	fba2 2303 	umull	r2, r3, r2, r3
 800a6b2:	095b      	lsrs	r3, r3, #5
 800a6b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a6b8:	441c      	add	r4, r3
 800a6ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a6be:	2200      	movs	r2, #0
 800a6c0:	673b      	str	r3, [r7, #112]	@ 0x70
 800a6c2:	677a      	str	r2, [r7, #116]	@ 0x74
 800a6c4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800a6c8:	4642      	mov	r2, r8
 800a6ca:	464b      	mov	r3, r9
 800a6cc:	1891      	adds	r1, r2, r2
 800a6ce:	60b9      	str	r1, [r7, #8]
 800a6d0:	415b      	adcs	r3, r3
 800a6d2:	60fb      	str	r3, [r7, #12]
 800a6d4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a6d8:	4641      	mov	r1, r8
 800a6da:	1851      	adds	r1, r2, r1
 800a6dc:	6039      	str	r1, [r7, #0]
 800a6de:	4649      	mov	r1, r9
 800a6e0:	414b      	adcs	r3, r1
 800a6e2:	607b      	str	r3, [r7, #4]
 800a6e4:	f04f 0200 	mov.w	r2, #0
 800a6e8:	f04f 0300 	mov.w	r3, #0
 800a6ec:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a6f0:	4659      	mov	r1, fp
 800a6f2:	00cb      	lsls	r3, r1, #3
 800a6f4:	4651      	mov	r1, sl
 800a6f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a6fa:	4651      	mov	r1, sl
 800a6fc:	00ca      	lsls	r2, r1, #3
 800a6fe:	4610      	mov	r0, r2
 800a700:	4619      	mov	r1, r3
 800a702:	4603      	mov	r3, r0
 800a704:	4642      	mov	r2, r8
 800a706:	189b      	adds	r3, r3, r2
 800a708:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a70a:	464b      	mov	r3, r9
 800a70c:	460a      	mov	r2, r1
 800a70e:	eb42 0303 	adc.w	r3, r2, r3
 800a712:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a714:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a718:	685b      	ldr	r3, [r3, #4]
 800a71a:	2200      	movs	r2, #0
 800a71c:	663b      	str	r3, [r7, #96]	@ 0x60
 800a71e:	667a      	str	r2, [r7, #100]	@ 0x64
 800a720:	f04f 0200 	mov.w	r2, #0
 800a724:	f04f 0300 	mov.w	r3, #0
 800a728:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800a72c:	4649      	mov	r1, r9
 800a72e:	008b      	lsls	r3, r1, #2
 800a730:	4641      	mov	r1, r8
 800a732:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a736:	4641      	mov	r1, r8
 800a738:	008a      	lsls	r2, r1, #2
 800a73a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800a73e:	f7f6 f931 	bl	80009a4 <__aeabi_uldivmod>
 800a742:	4602      	mov	r2, r0
 800a744:	460b      	mov	r3, r1
 800a746:	4b0d      	ldr	r3, [pc, #52]	@ (800a77c <UART_SetConfig+0x4e4>)
 800a748:	fba3 1302 	umull	r1, r3, r3, r2
 800a74c:	095b      	lsrs	r3, r3, #5
 800a74e:	2164      	movs	r1, #100	@ 0x64
 800a750:	fb01 f303 	mul.w	r3, r1, r3
 800a754:	1ad3      	subs	r3, r2, r3
 800a756:	011b      	lsls	r3, r3, #4
 800a758:	3332      	adds	r3, #50	@ 0x32
 800a75a:	4a08      	ldr	r2, [pc, #32]	@ (800a77c <UART_SetConfig+0x4e4>)
 800a75c:	fba2 2303 	umull	r2, r3, r2, r3
 800a760:	095b      	lsrs	r3, r3, #5
 800a762:	f003 020f 	and.w	r2, r3, #15
 800a766:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	4422      	add	r2, r4
 800a76e:	609a      	str	r2, [r3, #8]
}
 800a770:	bf00      	nop
 800a772:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800a776:	46bd      	mov	sp, r7
 800a778:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a77c:	51eb851f 	.word	0x51eb851f

0800a780 <memset>:
 800a780:	4402      	add	r2, r0
 800a782:	4603      	mov	r3, r0
 800a784:	4293      	cmp	r3, r2
 800a786:	d100      	bne.n	800a78a <memset+0xa>
 800a788:	4770      	bx	lr
 800a78a:	f803 1b01 	strb.w	r1, [r3], #1
 800a78e:	e7f9      	b.n	800a784 <memset+0x4>

0800a790 <__libc_init_array>:
 800a790:	b570      	push	{r4, r5, r6, lr}
 800a792:	4d0d      	ldr	r5, [pc, #52]	@ (800a7c8 <__libc_init_array+0x38>)
 800a794:	4c0d      	ldr	r4, [pc, #52]	@ (800a7cc <__libc_init_array+0x3c>)
 800a796:	1b64      	subs	r4, r4, r5
 800a798:	10a4      	asrs	r4, r4, #2
 800a79a:	2600      	movs	r6, #0
 800a79c:	42a6      	cmp	r6, r4
 800a79e:	d109      	bne.n	800a7b4 <__libc_init_array+0x24>
 800a7a0:	4d0b      	ldr	r5, [pc, #44]	@ (800a7d0 <__libc_init_array+0x40>)
 800a7a2:	4c0c      	ldr	r4, [pc, #48]	@ (800a7d4 <__libc_init_array+0x44>)
 800a7a4:	f000 f818 	bl	800a7d8 <_init>
 800a7a8:	1b64      	subs	r4, r4, r5
 800a7aa:	10a4      	asrs	r4, r4, #2
 800a7ac:	2600      	movs	r6, #0
 800a7ae:	42a6      	cmp	r6, r4
 800a7b0:	d105      	bne.n	800a7be <__libc_init_array+0x2e>
 800a7b2:	bd70      	pop	{r4, r5, r6, pc}
 800a7b4:	f855 3b04 	ldr.w	r3, [r5], #4
 800a7b8:	4798      	blx	r3
 800a7ba:	3601      	adds	r6, #1
 800a7bc:	e7ee      	b.n	800a79c <__libc_init_array+0xc>
 800a7be:	f855 3b04 	ldr.w	r3, [r5], #4
 800a7c2:	4798      	blx	r3
 800a7c4:	3601      	adds	r6, #1
 800a7c6:	e7f2      	b.n	800a7ae <__libc_init_array+0x1e>
 800a7c8:	0800a81c 	.word	0x0800a81c
 800a7cc:	0800a81c 	.word	0x0800a81c
 800a7d0:	0800a81c 	.word	0x0800a81c
 800a7d4:	0800a820 	.word	0x0800a820

0800a7d8 <_init>:
 800a7d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7da:	bf00      	nop
 800a7dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7de:	bc08      	pop	{r3}
 800a7e0:	469e      	mov	lr, r3
 800a7e2:	4770      	bx	lr

0800a7e4 <_fini>:
 800a7e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7e6:	bf00      	nop
 800a7e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7ea:	bc08      	pop	{r3}
 800a7ec:	469e      	mov	lr, r3
 800a7ee:	4770      	bx	lr
