{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696453618640 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696453618640 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 04 18:06:58 2023 " "Processing started: Wed Oct 04 18:06:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696453618640 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1696453618640 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off modulo_VGA_interface -c vga --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off modulo_VGA_interface -c vga --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1696453618640 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1696453618940 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1696453618940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Interface " "Found entity 1: VGA_Interface" {  } { { "VGA_Interface.v" "" { Text "C:/Users/Prodenge/Documents/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/VGA_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696453626320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696453626320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_interface_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_interface_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Interface_tb " "Found entity 1: VGA_Interface_tb" {  } { { "VGA_Interface_tb.v" "" { Text "C:/Users/Prodenge/Documents/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/VGA_Interface_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696453626320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696453626320 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Interface_tb " "Elaborating entity \"VGA_Interface_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1696453626343 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk VGA_Interface_tb.v(49) " "Verilog HDL warning at VGA_Interface_tb.v(49): assignments to clk create a combinational loop" {  } { { "VGA_Interface_tb.v" "" { Text "C:/Users/Prodenge/Documents/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/VGA_Interface_tb.v" 49 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1696453626350 "|VGA_Interface_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Erro: Sinal de sincronismo horizontal desativado! VGA_Interface_tb.v(63) " "Verilog HDL Display System Task info at VGA_Interface_tb.v(63): Erro: Sinal de sincronismo horizontal desativado!" {  } { { "VGA_Interface_tb.v" "" { Text "C:/Users/Prodenge/Documents/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/VGA_Interface_tb.v" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1696453626350 "|VGA_Interface_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Erro: Sinal de sincronismo vertical desativado! VGA_Interface_tb.v(64) " "Verilog HDL Display System Task info at VGA_Interface_tb.v(64): Erro: Sinal de sincronismo vertical desativado!" {  } { { "VGA_Interface_tb.v" "" { Text "C:/Users/Prodenge/Documents/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/VGA_Interface_tb.v" 64 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1696453626350 "|VGA_Interface_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Erro: Posição fora dos limites da tela! VGA_Interface_tb.v(68) " "Verilog HDL Display System Task info at VGA_Interface_tb.v(68): Erro: Posição fora dos limites da tela!" {  } { { "VGA_Interface_tb.v" "" { Text "C:/Users/Prodenge/Documents/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/VGA_Interface_tb.v" 68 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1696453626350 "|VGA_Interface_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Interface_tb.v(71) " "Verilog HDL assignment warning at VGA_Interface_tb.v(71): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Interface_tb.v" "" { Text "C:/Users/Prodenge/Documents/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/VGA_Interface_tb.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696453626350 "|VGA_Interface_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Interface_tb.v(72) " "Verilog HDL assignment warning at VGA_Interface_tb.v(72): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Interface_tb.v" "" { Text "C:/Users/Prodenge/Documents/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/VGA_Interface_tb.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696453626350 "|VGA_Interface_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Erro: Posição fora dos limites da tela! h_pos_test= 801, v_pos_test= 526 VGA_Interface_tb.v(76) " "Verilog HDL Display System Task info at VGA_Interface_tb.v(76): Erro: Posição fora dos limites da tela! h_pos_test= 801, v_pos_test= 526" {  } { { "VGA_Interface_tb.v" "" { Text "C:/Users/Prodenge/Documents/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/VGA_Interface_tb.v" 76 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1696453626350 "|VGA_Interface_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "VGA_Interface_tb.v(82) " "Verilog HDL warning at VGA_Interface_tb.v(82): ignoring unsupported system task" {  } { { "VGA_Interface_tb.v" "" { Text "C:/Users/Prodenge/Documents/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/VGA_Interface_tb.v" 82 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1696453626350 "|VGA_Interface_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Interface VGA_Interface:uut " "Elaborating entity \"VGA_Interface\" for hierarchy \"VGA_Interface:uut\"" {  } { { "VGA_Interface_tb.v" "uut" { Text "C:/Users/Prodenge/Documents/GitHub/plataforma-jogos-laboratorio-iv/modulo_background/VGA_Interface_tb.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696453626371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696453626420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 04 18:07:06 2023 " "Processing ended: Wed Oct 04 18:07:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696453626420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696453626420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696453626420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1696453626420 ""}
