CS552 Final Project.

Implementing WISC-SP13 instruction set in for a pipelined processor.

-- Currently working on unpipelined design for demo1.
   -- The control unit is getting there
   -- The alu control will need some updating as well
   -- we will make a separate branch control module
   -- proc.v then needs to be implemented
