Analysis & Synthesis report for logisimTopLevelShell
Tue Mar 12 00:31:19 2024
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Mar 12 00:31:19 2024           ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; logisimTopLevelShell                        ;
; Top-level Entity Name              ; logisimTopLevelShell                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                  ;
+------------------------------------------------------------------+----------------------+----------------------+
; Option                                                           ; Setting              ; Default Value        ;
+------------------------------------------------------------------+----------------------+----------------------+
; Device                                                           ; 10M50DAF484C7G       ;                      ;
; Top-level entity name                                            ; logisimTopLevelShell ; logisimTopLevelShell ;
; Family name                                                      ; MAX 10               ; Cyclone V            ;
; Optimization Technique                                           ; Area                 ; Balanced             ;
; Use smart compilation                                            ; Off                  ; Off                  ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                   ; On                   ;
; Enable compact report table                                      ; Off                  ; Off                  ;
; Restructure Multiplexers                                         ; Auto                 ; Auto                 ;
; Create Debugging Nodes for IP Cores                              ; Off                  ; Off                  ;
; Preserve fewer node names                                        ; On                   ; On                   ;
; Intel FPGA IP Evaluation Mode                                    ; Enable               ; Enable               ;
; Verilog Version                                                  ; Verilog_2001         ; Verilog_2001         ;
; VHDL Version                                                     ; VHDL_1993            ; VHDL_1993            ;
; State Machine Processing                                         ; Auto                 ; Auto                 ;
; Safe State Machine                                               ; Off                  ; Off                  ;
; Extract Verilog State Machines                                   ; On                   ; On                   ;
; Extract VHDL State Machines                                      ; On                   ; On                   ;
; Ignore Verilog initial constructs                                ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                       ; 5000                 ; 5000                 ;
; Iteration limit for non-constant Verilog loops                   ; 250                  ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                   ; On                   ;
; Infer RAMs from Raw Logic                                        ; On                   ; On                   ;
; Parallel Synthesis                                               ; On                   ; On                   ;
; DSP Block Balancing                                              ; Auto                 ; Auto                 ;
; NOT Gate Push-Back                                               ; On                   ; On                   ;
; Power-Up Don't Care                                              ; On                   ; On                   ;
; Remove Redundant Logic Cells                                     ; Off                  ; Off                  ;
; Remove Duplicate Registers                                       ; On                   ; On                   ;
; Ignore CARRY Buffers                                             ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                           ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                            ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                        ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                             ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                              ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                                   ; Off                  ; Off                  ;
; Carry Chain Length                                               ; 70                   ; 70                   ;
; Auto Carry Chains                                                ; On                   ; On                   ;
; Auto Open-Drain Pins                                             ; On                   ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                  ; Off                  ;
; Auto ROM Replacement                                             ; On                   ; On                   ;
; Auto RAM Replacement                                             ; On                   ; On                   ;
; Auto DSP Block Replacement                                       ; On                   ; On                   ;
; Auto Shift Register Replacement                                  ; Auto                 ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                 ; Auto                 ;
; Auto Clock Enable Replacement                                    ; On                   ; On                   ;
; Strict RAM Replacement                                           ; Off                  ; Off                  ;
; Allow Synchronous Control Signals                                ; On                   ; On                   ;
; Force Use of Synchronous Clear Signals                           ; Off                  ; Off                  ;
; Auto RAM Block Balancing                                         ; On                   ; On                   ;
; Auto RAM to Logic Cell Conversion                                ; Off                  ; Off                  ;
; Auto Resource Sharing                                            ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                               ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                               ; Off                  ; Off                  ;
; Allow Any Shift Register Size For Recognition                    ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing              ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives                ; Off                  ; Off                  ;
; Timing-Driven Synthesis                                          ; On                   ; On                   ;
; Report Parameter Settings                                        ; On                   ; On                   ;
; Report Source Assignments                                        ; On                   ; On                   ;
; Report Connectivity Checks                                       ; On                   ; On                   ;
; Ignore Maximum Fan-Out Assignments                               ; Off                  ; Off                  ;
; Synchronization Register Chain Length                            ; 2                    ; 2                    ;
; Power Optimization During Synthesis                              ; Normal compilation   ; Normal compilation   ;
; HDL message level                                                ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages                  ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                 ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                 ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                  ; 100                  ;
; Clock MUX Protection                                             ; On                   ; On                   ;
; Auto Gated Clock Conversion                                      ; Off                  ; Off                  ;
; Block Design Naming                                              ; Auto                 ; Auto                 ;
; SDC constraint protection                                        ; Off                  ; Off                  ;
; Synthesis Effort                                                 ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                   ; On                   ;
; Pre-Mapping Resynthesis Optimization                             ; Off                  ; Off                  ;
; Analysis & Synthesis Message Level                               ; Medium               ; Medium               ;
; Disable Register Merging Across Hierarchies                      ; Auto                 ; Auto                 ;
; Resource Aware Inference For Block RAM                           ; On                   ; On                   ;
+------------------------------------------------------------------+----------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Copyright (C) 2021  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Mar 12 00:31:06 2024
Info: Command: quartus_map logisimTopLevelShell --optimize=area
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/lolon/onedrive/epfl/semester_project/shared_folder/lolo/uc_davis/vhdl-verilog-g-sensor/hdl/inshallah/main/vhdl/base/logisimclockcomponent_entity.vhd
    Info (12023): Found entity 1: LogisimClockComponent File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/base/LogisimClockComponent_entity.vhd Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/lolon/onedrive/epfl/semester_project/shared_folder/lolo/uc_davis/vhdl-verilog-g-sensor/hdl/inshallah/main/vhdl/base/logisimtickgenerator_entity.vhd
    Info (12023): Found entity 1: logisimTickGenerator File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/base/logisimTickGenerator_entity.vhd Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/lolon/onedrive/epfl/semester_project/shared_folder/lolo/uc_davis/vhdl-verilog-g-sensor/hdl/inshallah/main/vhdl/circuit/accel_entity.vhd
    Info (12023): Found entity 1: accel File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/accel_entity.vhd Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/lolon/onedrive/epfl/semester_project/shared_folder/lolo/uc_davis/vhdl-verilog-g-sensor/hdl/inshallah/main/vhdl/circuit/main_entity.vhd
    Info (12023): Found entity 1: main File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/main_entity.vhd Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/lolon/onedrive/epfl/semester_project/shared_folder/lolo/uc_davis/vhdl-verilog-g-sensor/hdl/inshallah/main/vhdl/toplevel/logisimtoplevelshell_entity.vhd
    Info (12023): Found entity 1: logisimTopLevelShell File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/toplevel/logisimTopLevelShell_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /users/lolon/onedrive/epfl/semester_project/shared_folder/lolo/uc_davis/vhdl-verilog-g-sensor/hdl/inshallah/main/vhdl/base/logisimclockcomponent_behavior.vhd
    Info (12022): Found design unit 1: LogisimClockComponent-platformIndependent File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/base/LogisimClockComponent_behavior.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file /users/lolon/onedrive/epfl/semester_project/shared_folder/lolo/uc_davis/vhdl-verilog-g-sensor/hdl/inshallah/main/vhdl/base/logisimtickgenerator_behavior.vhd
    Info (12022): Found design unit 1: logisimTickGenerator-platformIndependent File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/base/logisimTickGenerator_behavior.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file /users/lolon/onedrive/epfl/semester_project/shared_folder/lolo/uc_davis/vhdl-verilog-g-sensor/hdl/inshallah/main/vhdl/circuit/accel_behavior.vhd
    Info (12022): Found design unit 1: accel-rtl File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/accel_behavior.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /users/lolon/onedrive/epfl/semester_project/shared_folder/lolo/uc_davis/vhdl-verilog-g-sensor/hdl/inshallah/main/vhdl/circuit/main_behavior.vhd
    Info (12022): Found design unit 1: main-platformIndependent File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/main_behavior.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file /users/lolon/onedrive/epfl/semester_project/shared_folder/lolo/uc_davis/vhdl-verilog-g-sensor/hdl/inshallah/main/vhdl/toplevel/logisimtoplevelshell_behavior.vhd
    Info (12022): Found design unit 1: logisimTopLevelShell-platformIndependent File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/toplevel/logisimTopLevelShell_behavior.vhd Line: 11
Info (12127): Elaborating entity "logisimTopLevelShell" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at logisimTopLevelShell_behavior.vhd(52): object "s_Output_bus_2" assigned a value but never read File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/toplevel/logisimTopLevelShell_behavior.vhd Line: 52
Warning (10036): Verilog HDL or VHDL warning at logisimTopLevelShell_behavior.vhd(53): object "s_Output_bus_3" assigned a value but never read File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/toplevel/logisimTopLevelShell_behavior.vhd Line: 53
Warning (10036): Verilog HDL or VHDL warning at logisimTopLevelShell_behavior.vhd(54): object "s_Output_bus_4" assigned a value but never read File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/toplevel/logisimTopLevelShell_behavior.vhd Line: 54
Warning (10036): Verilog HDL or VHDL warning at logisimTopLevelShell_behavior.vhd(55): object "s_Output_bus_5" assigned a value but never read File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/toplevel/logisimTopLevelShell_behavior.vhd Line: 55
Warning (10036): Verilog HDL or VHDL warning at logisimTopLevelShell_behavior.vhd(56): object "s_Output_bus_6" assigned a value but never read File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/toplevel/logisimTopLevelShell_behavior.vhd Line: 56
Warning (10036): Verilog HDL or VHDL warning at logisimTopLevelShell_behavior.vhd(57): object "s_Output_bus_7" assigned a value but never read File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/toplevel/logisimTopLevelShell_behavior.vhd Line: 57
Info (12128): Elaborating entity "logisimTickGenerator" for hierarchy "logisimTickGenerator:BASE_0" File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/toplevel/logisimTopLevelShell_behavior.vhd Line: 90
Info (12128): Elaborating entity "LogisimClockComponent" for hierarchy "LogisimClockComponent:BASE_1" File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/toplevel/logisimTopLevelShell_behavior.vhd Line: 96
Warning (10445): VHDL Subtype or Type Declaration warning at LogisimClockComponent_behavior.vhd(62): subtype or type has null range File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/base/LogisimClockComponent_behavior.vhd Line: 62
Info (12128): Elaborating entity "main" for hierarchy "main:CIRCUIT_0" File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/toplevel/logisimTopLevelShell_behavior.vhd Line: 108
Warning (10541): VHDL Signal Declaration warning at main_behavior.vhd(49): used implicit default value for signal "s_logisimBus9" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/main_behavior.vhd Line: 49
Info (12128): Elaborating entity "accel" for hierarchy "main:CIRCUIT_0|accel:accel_1" File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/main_behavior.vhd Line: 83
Warning (10541): VHDL Signal Declaration warning at accel_entity.vhd(29): used implicit default value for signal "HEX1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/accel_entity.vhd Line: 29
Warning (10541): VHDL Signal Declaration warning at accel_entity.vhd(30): used implicit default value for signal "HEX2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/accel_entity.vhd Line: 30
Warning (10541): VHDL Signal Declaration warning at accel_entity.vhd(31): used implicit default value for signal "HEX3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/accel_entity.vhd Line: 31
Warning (10541): VHDL Signal Declaration warning at accel_entity.vhd(32): used implicit default value for signal "HEX4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/accel_entity.vhd Line: 32
Warning (10541): VHDL Signal Declaration warning at accel_entity.vhd(33): used implicit default value for signal "HEX5" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/accel_entity.vhd Line: 33
Warning (10541): VHDL Signal Declaration warning at accel_entity.vhd(34): used implicit default value for signal "LEDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/accel_entity.vhd Line: 34
Warning (10036): Verilog HDL or VHDL warning at accel_behavior.vhd(28): object "data_update" assigned a value but never read File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/accel_behavior.vhd Line: 28
Warning (10036): Verilog HDL or VHDL warning at accel_behavior.vhd(30): object "data_y" assigned a value but never read File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/accel_behavior.vhd Line: 30
Warning (10540): VHDL Signal Declaration warning at accel_behavior.vhd(32): used explicit default value for signal "zero" because signal was never assigned a value File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/accel_behavior.vhd Line: 32
Warning (10873): Using initial value X (don't care) for net "HEX0[7]" at accel_entity.vhd(28) File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/accel_entity.vhd Line: 28
Error (12006): Node instance "ip_inst" instantiates undefined entity "ip". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/accel_behavior.vhd Line: 76
Error (12006): Node instance "controller" instantiates undefined entity "spi_control". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/accel_behavior.vhd Line: 83
Error (12006): Node instance "seg_0" instantiates undefined entity "seg7". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl/Inshallah/main/vhdl/circuit/accel_behavior.vhd Line: 96
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 19 warnings
    Error: Peak virtual memory: 4785 megabytes
    Error: Processing ended: Tue Mar 12 00:31:19 2024
    Error: Elapsed time: 00:00:13
    Error: Total CPU time (on all processors): 00:00:25


