set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {first_lab_ent.vo first_lab_ent_v.sdo}}
	{{"Fast Model"} {first_lab_ent_fast.vo first_lab_ent_v_fast.sdo}}
}
