
Lab4_Exercise.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003914  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08003a20  08003a20  00013a20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003ad0  08003ad0  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08003ad0  08003ad0  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003ad0  08003ad0  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003ad0  08003ad0  00013ad0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003ad4  08003ad4  00013ad4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08003ad8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000174  20000074  08003b4c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001e8  08003b4c  000201e8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d16b  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f0a  00000000  00000000  0002d208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cc0  00000000  00000000  0002f118  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bf8  00000000  00000000  0002fdd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017cea  00000000  00000000  000309d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e60d  00000000  00000000  000486ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088808  00000000  00000000  00056cc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000df4cf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003884  00000000  00000000  000df520  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000074 	.word	0x20000074
 8000128:	00000000 	.word	0x00000000
 800012c:	08003a08 	.word	0x08003a08

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000078 	.word	0x20000078
 8000148:	08003a08 	.word	0x08003a08

0800014c <LED_BTN_toggle>:

uint32_t pressedCounter = 0;
uint8_t ledToggleTaskAdded = 0;

void LED_BTN_toggle(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_BTN_GPIO_Port, LED_BTN_Pin);
 8000150:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000154:	4802      	ldr	r0, [pc, #8]	; (8000160 <LED_BTN_toggle+0x14>)
 8000156:	f001 f976 	bl	8001446 <HAL_GPIO_TogglePin>
}
 800015a:	bf00      	nop
 800015c:	bd80      	pop	{r7, pc}
 800015e:	bf00      	nop
 8000160:	40010c00 	.word	0x40010c00

08000164 <read_button>:

void read_button(void)
{
 8000164:	b580      	push	{r7, lr}
 8000166:	b082      	sub	sp, #8
 8000168:	af00      	add	r7, sp, #0
	GPIO_PinState curBtnReadVal = HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin);
 800016a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800016e:	482f      	ldr	r0, [pc, #188]	; (800022c <read_button+0xc8>)
 8000170:	f001 f93a 	bl	80013e8 <HAL_GPIO_ReadPin>
 8000174:	4603      	mov	r3, r0
 8000176:	71fb      	strb	r3, [r7, #7]
	if (prevBtnReadVal[0] == prevBtnReadVal[1] && prevBtnReadVal[1] == curBtnReadVal)
 8000178:	4b2d      	ldr	r3, [pc, #180]	; (8000230 <read_button+0xcc>)
 800017a:	781a      	ldrb	r2, [r3, #0]
 800017c:	4b2c      	ldr	r3, [pc, #176]	; (8000230 <read_button+0xcc>)
 800017e:	785b      	ldrb	r3, [r3, #1]
 8000180:	429a      	cmp	r2, r3
 8000182:	d147      	bne.n	8000214 <read_button+0xb0>
 8000184:	4b2a      	ldr	r3, [pc, #168]	; (8000230 <read_button+0xcc>)
 8000186:	785b      	ldrb	r3, [r3, #1]
 8000188:	79fa      	ldrb	r2, [r7, #7]
 800018a:	429a      	cmp	r2, r3
 800018c:	d142      	bne.n	8000214 <read_button+0xb0>
	{
		if (curBtnReadVal != buttonState)
 800018e:	4b29      	ldr	r3, [pc, #164]	; (8000234 <read_button+0xd0>)
 8000190:	781b      	ldrb	r3, [r3, #0]
 8000192:	79fa      	ldrb	r2, [r7, #7]
 8000194:	429a      	cmp	r2, r3
 8000196:	d01e      	beq.n	80001d6 <read_button+0x72>
		{
			buttonState = curBtnReadVal;
 8000198:	4a26      	ldr	r2, [pc, #152]	; (8000234 <read_button+0xd0>)
 800019a:	79fb      	ldrb	r3, [r7, #7]
 800019c:	7013      	strb	r3, [r2, #0]
			if (buttonState == PRESSED)
 800019e:	4b25      	ldr	r3, [pc, #148]	; (8000234 <read_button+0xd0>)
 80001a0:	781b      	ldrb	r3, [r3, #0]
 80001a2:	2b00      	cmp	r3, #0
 80001a4:	d105      	bne.n	80001b2 <read_button+0x4e>
			{
				HAL_GPIO_TogglePin(LED_BTN_GPIO_Port, LED_BTN_Pin);
 80001a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001aa:	4820      	ldr	r0, [pc, #128]	; (800022c <read_button+0xc8>)
 80001ac:	f001 f94b 	bl	8001446 <HAL_GPIO_TogglePin>
 80001b0:	e030      	b.n	8000214 <read_button+0xb0>
			}else
			{
				if (ledToggleTaskAdded == 1)
 80001b2:	4b21      	ldr	r3, [pc, #132]	; (8000238 <read_button+0xd4>)
 80001b4:	781b      	ldrb	r3, [r3, #0]
 80001b6:	2b01      	cmp	r3, #1
 80001b8:	d109      	bne.n	80001ce <read_button+0x6a>
				{
					SCH_Delete_Task(SCH_Find_Task(LED_BTN_toggle));
 80001ba:	4820      	ldr	r0, [pc, #128]	; (800023c <read_button+0xd8>)
 80001bc:	f000 fc04 	bl	80009c8 <SCH_Find_Task>
 80001c0:	4603      	mov	r3, r0
 80001c2:	4618      	mov	r0, r3
 80001c4:	f000 fa6a 	bl	800069c <SCH_Delete_Task>
					ledToggleTaskAdded = 0;
 80001c8:	4b1b      	ldr	r3, [pc, #108]	; (8000238 <read_button+0xd4>)
 80001ca:	2200      	movs	r2, #0
 80001cc:	701a      	strb	r2, [r3, #0]
				}
				pressedCounter = 0;
 80001ce:	4b1c      	ldr	r3, [pc, #112]	; (8000240 <read_button+0xdc>)
 80001d0:	2200      	movs	r2, #0
 80001d2:	601a      	str	r2, [r3, #0]
 80001d4:	e01e      	b.n	8000214 <read_button+0xb0>
			}
		}else
		{
			if (buttonState == PRESSED)
 80001d6:	4b17      	ldr	r3, [pc, #92]	; (8000234 <read_button+0xd0>)
 80001d8:	781b      	ldrb	r3, [r3, #0]
 80001da:	2b00      	cmp	r3, #0
 80001dc:	d11a      	bne.n	8000214 <read_button+0xb0>
			{
				//check for press more than 1s
				++pressedCounter;
 80001de:	4b18      	ldr	r3, [pc, #96]	; (8000240 <read_button+0xdc>)
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	3301      	adds	r3, #1
 80001e4:	4a16      	ldr	r2, [pc, #88]	; (8000240 <read_button+0xdc>)
 80001e6:	6013      	str	r3, [r2, #0]
				if (pressedCounter * TICK_DURATION >= 1000)
 80001e8:	4b15      	ldr	r3, [pc, #84]	; (8000240 <read_button+0xdc>)
 80001ea:	681a      	ldr	r2, [r3, #0]
 80001ec:	4613      	mov	r3, r2
 80001ee:	009b      	lsls	r3, r3, #2
 80001f0:	4413      	add	r3, r2
 80001f2:	005b      	lsls	r3, r3, #1
 80001f4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80001f8:	d30c      	bcc.n	8000214 <read_button+0xb0>
				{
					if (ledToggleTaskAdded == 0)
 80001fa:	4b0f      	ldr	r3, [pc, #60]	; (8000238 <read_button+0xd4>)
 80001fc:	781b      	ldrb	r3, [r3, #0]
 80001fe:	2b00      	cmp	r3, #0
 8000200:	d108      	bne.n	8000214 <read_button+0xb0>
					{
						SCH_Add_Task(LED_BTN_toggle, 0, 500);
 8000202:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000206:	2100      	movs	r1, #0
 8000208:	480c      	ldr	r0, [pc, #48]	; (800023c <read_button+0xd8>)
 800020a:	f000 fb0b 	bl	8000824 <SCH_Add_Task>
						ledToggleTaskAdded = 1;
 800020e:	4b0a      	ldr	r3, [pc, #40]	; (8000238 <read_button+0xd4>)
 8000210:	2201      	movs	r2, #1
 8000212:	701a      	strb	r2, [r3, #0]
					}
				}
			}
		}
	}
	prevBtnReadVal[0] = prevBtnReadVal[1];
 8000214:	4b06      	ldr	r3, [pc, #24]	; (8000230 <read_button+0xcc>)
 8000216:	785a      	ldrb	r2, [r3, #1]
 8000218:	4b05      	ldr	r3, [pc, #20]	; (8000230 <read_button+0xcc>)
 800021a:	701a      	strb	r2, [r3, #0]
	prevBtnReadVal[1] = curBtnReadVal;
 800021c:	4a04      	ldr	r2, [pc, #16]	; (8000230 <read_button+0xcc>)
 800021e:	79fb      	ldrb	r3, [r7, #7]
 8000220:	7053      	strb	r3, [r2, #1]
}
 8000222:	bf00      	nop
 8000224:	3708      	adds	r7, #8
 8000226:	46bd      	mov	sp, r7
 8000228:	bd80      	pop	{r7, pc}
 800022a:	bf00      	nop
 800022c:	40010c00 	.word	0x40010c00
 8000230:	20000000 	.word	0x20000000
 8000234:	20000002 	.word	0x20000002
 8000238:	20000094 	.word	0x20000094
 800023c:	0800014d 	.word	0x0800014d
 8000240:	20000090 	.word	0x20000090

08000244 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000248:	f000 fd30 	bl	8000cac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800024c:	f000 f842 	bl	80002d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000250:	f000 f8f2 	bl	8000438 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000254:	f000 f87a 	bl	800034c <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000258:	f000 f8c4 	bl	80003e4 <MX_USART1_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  SCH_Init();
 800025c:	f000 f9f6 	bl	800064c <SCH_Init>
  SCH_Add_Task(LED05_blink, 0, 500);
 8000260:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000264:	2100      	movs	r1, #0
 8000266:	4814      	ldr	r0, [pc, #80]	; (80002b8 <main+0x74>)
 8000268:	f000 fadc 	bl	8000824 <SCH_Add_Task>
  SCH_Add_Task(LED1_blink, 0, 1000);
 800026c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000270:	2100      	movs	r1, #0
 8000272:	4812      	ldr	r0, [pc, #72]	; (80002bc <main+0x78>)
 8000274:	f000 fad6 	bl	8000824 <SCH_Add_Task>
  SCH_Add_Task(LED15_blink, 0, 1500);
 8000278:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800027c:	2100      	movs	r1, #0
 800027e:	4810      	ldr	r0, [pc, #64]	; (80002c0 <main+0x7c>)
 8000280:	f000 fad0 	bl	8000824 <SCH_Add_Task>
  SCH_Add_Task(LED2_blink, 0, 2000);
 8000284:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000288:	2100      	movs	r1, #0
 800028a:	480e      	ldr	r0, [pc, #56]	; (80002c4 <main+0x80>)
 800028c:	f000 faca 	bl	8000824 <SCH_Add_Task>
  SCH_Add_Task(LED25_blink, 0, 2500);
 8000290:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8000294:	2100      	movs	r1, #0
 8000296:	480c      	ldr	r0, [pc, #48]	; (80002c8 <main+0x84>)
 8000298:	f000 fac4 	bl	8000824 <SCH_Add_Task>
  SCH_Add_Task(print10ms, 0, 10);
 800029c:	220a      	movs	r2, #10
 800029e:	2100      	movs	r1, #0
 80002a0:	480a      	ldr	r0, [pc, #40]	; (80002cc <main+0x88>)
 80002a2:	f000 fabf 	bl	8000824 <SCH_Add_Task>
//  SCH_Add_Task(print500ms, 2000, 500);
  SCH_Add_Task(read_button, 0, 10);
 80002a6:	220a      	movs	r2, #10
 80002a8:	2100      	movs	r1, #0
 80002aa:	4809      	ldr	r0, [pc, #36]	; (80002d0 <main+0x8c>)
 80002ac:	f000 faba 	bl	8000824 <SCH_Add_Task>

  while (1)
  {
	  SCH_Dispatch_Tasks();
 80002b0:	f000 fa86 	bl	80007c0 <SCH_Dispatch_Tasks>
 80002b4:	e7fc      	b.n	80002b0 <main+0x6c>
 80002b6:	bf00      	nop
 80002b8:	080004fd 	.word	0x080004fd
 80002bc:	0800051d 	.word	0x0800051d
 80002c0:	0800053d 	.word	0x0800053d
 80002c4:	0800055d 	.word	0x0800055d
 80002c8:	0800057d 	.word	0x0800057d
 80002cc:	0800059d 	.word	0x0800059d
 80002d0:	08000165 	.word	0x08000165

080002d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b090      	sub	sp, #64	; 0x40
 80002d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002da:	f107 0318 	add.w	r3, r7, #24
 80002de:	2228      	movs	r2, #40	; 0x28
 80002e0:	2100      	movs	r1, #0
 80002e2:	4618      	mov	r0, r3
 80002e4:	f002 ff0e 	bl	8003104 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002e8:	1d3b      	adds	r3, r7, #4
 80002ea:	2200      	movs	r2, #0
 80002ec:	601a      	str	r2, [r3, #0]
 80002ee:	605a      	str	r2, [r3, #4]
 80002f0:	609a      	str	r2, [r3, #8]
 80002f2:	60da      	str	r2, [r3, #12]
 80002f4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002f6:	2302      	movs	r3, #2
 80002f8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002fa:	2301      	movs	r3, #1
 80002fc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002fe:	2310      	movs	r3, #16
 8000300:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000302:	2300      	movs	r3, #0
 8000304:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000306:	f107 0318 	add.w	r3, r7, #24
 800030a:	4618      	mov	r0, r3
 800030c:	f001 f8b4 	bl	8001478 <HAL_RCC_OscConfig>
 8000310:	4603      	mov	r3, r0
 8000312:	2b00      	cmp	r3, #0
 8000314:	d001      	beq.n	800031a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000316:	f000 f97d 	bl	8000614 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800031a:	230f      	movs	r3, #15
 800031c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800031e:	2300      	movs	r3, #0
 8000320:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000322:	2300      	movs	r3, #0
 8000324:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000326:	2300      	movs	r3, #0
 8000328:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800032a:	2300      	movs	r3, #0
 800032c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800032e:	1d3b      	adds	r3, r7, #4
 8000330:	2100      	movs	r1, #0
 8000332:	4618      	mov	r0, r3
 8000334:	f001 fb22 	bl	800197c <HAL_RCC_ClockConfig>
 8000338:	4603      	mov	r3, r0
 800033a:	2b00      	cmp	r3, #0
 800033c:	d001      	beq.n	8000342 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800033e:	f000 f969 	bl	8000614 <Error_Handler>
  }
}
 8000342:	bf00      	nop
 8000344:	3740      	adds	r7, #64	; 0x40
 8000346:	46bd      	mov	sp, r7
 8000348:	bd80      	pop	{r7, pc}
	...

0800034c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800034c:	b580      	push	{r7, lr}
 800034e:	b086      	sub	sp, #24
 8000350:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000352:	f107 0308 	add.w	r3, r7, #8
 8000356:	2200      	movs	r2, #0
 8000358:	601a      	str	r2, [r3, #0]
 800035a:	605a      	str	r2, [r3, #4]
 800035c:	609a      	str	r2, [r3, #8]
 800035e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000360:	463b      	mov	r3, r7
 8000362:	2200      	movs	r2, #0
 8000364:	601a      	str	r2, [r3, #0]
 8000366:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000368:	4b1d      	ldr	r3, [pc, #116]	; (80003e0 <MX_TIM2_Init+0x94>)
 800036a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800036e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000370:	4b1b      	ldr	r3, [pc, #108]	; (80003e0 <MX_TIM2_Init+0x94>)
 8000372:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000376:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000378:	4b19      	ldr	r3, [pc, #100]	; (80003e0 <MX_TIM2_Init+0x94>)
 800037a:	2200      	movs	r2, #0
 800037c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800037e:	4b18      	ldr	r3, [pc, #96]	; (80003e0 <MX_TIM2_Init+0x94>)
 8000380:	2209      	movs	r2, #9
 8000382:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000384:	4b16      	ldr	r3, [pc, #88]	; (80003e0 <MX_TIM2_Init+0x94>)
 8000386:	2200      	movs	r2, #0
 8000388:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800038a:	4b15      	ldr	r3, [pc, #84]	; (80003e0 <MX_TIM2_Init+0x94>)
 800038c:	2200      	movs	r2, #0
 800038e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000390:	4813      	ldr	r0, [pc, #76]	; (80003e0 <MX_TIM2_Init+0x94>)
 8000392:	f001 fc81 	bl	8001c98 <HAL_TIM_Base_Init>
 8000396:	4603      	mov	r3, r0
 8000398:	2b00      	cmp	r3, #0
 800039a:	d001      	beq.n	80003a0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800039c:	f000 f93a 	bl	8000614 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80003a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80003a4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80003a6:	f107 0308 	add.w	r3, r7, #8
 80003aa:	4619      	mov	r1, r3
 80003ac:	480c      	ldr	r0, [pc, #48]	; (80003e0 <MX_TIM2_Init+0x94>)
 80003ae:	f001 fe17 	bl	8001fe0 <HAL_TIM_ConfigClockSource>
 80003b2:	4603      	mov	r3, r0
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	d001      	beq.n	80003bc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80003b8:	f000 f92c 	bl	8000614 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003bc:	2300      	movs	r3, #0
 80003be:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003c0:	2300      	movs	r3, #0
 80003c2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80003c4:	463b      	mov	r3, r7
 80003c6:	4619      	mov	r1, r3
 80003c8:	4805      	ldr	r0, [pc, #20]	; (80003e0 <MX_TIM2_Init+0x94>)
 80003ca:	f001 ffe3 	bl	8002394 <HAL_TIMEx_MasterConfigSynchronization>
 80003ce:	4603      	mov	r3, r0
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d001      	beq.n	80003d8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80003d4:	f000 f91e 	bl	8000614 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80003d8:	bf00      	nop
 80003da:	3718      	adds	r7, #24
 80003dc:	46bd      	mov	sp, r7
 80003de:	bd80      	pop	{r7, pc}
 80003e0:	20000098 	.word	0x20000098

080003e4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80003e4:	b580      	push	{r7, lr}
 80003e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80003e8:	4b11      	ldr	r3, [pc, #68]	; (8000430 <MX_USART1_UART_Init+0x4c>)
 80003ea:	4a12      	ldr	r2, [pc, #72]	; (8000434 <MX_USART1_UART_Init+0x50>)
 80003ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80003ee:	4b10      	ldr	r3, [pc, #64]	; (8000430 <MX_USART1_UART_Init+0x4c>)
 80003f0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80003f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80003f6:	4b0e      	ldr	r3, [pc, #56]	; (8000430 <MX_USART1_UART_Init+0x4c>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80003fc:	4b0c      	ldr	r3, [pc, #48]	; (8000430 <MX_USART1_UART_Init+0x4c>)
 80003fe:	2200      	movs	r2, #0
 8000400:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000402:	4b0b      	ldr	r3, [pc, #44]	; (8000430 <MX_USART1_UART_Init+0x4c>)
 8000404:	2200      	movs	r2, #0
 8000406:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000408:	4b09      	ldr	r3, [pc, #36]	; (8000430 <MX_USART1_UART_Init+0x4c>)
 800040a:	220c      	movs	r2, #12
 800040c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800040e:	4b08      	ldr	r3, [pc, #32]	; (8000430 <MX_USART1_UART_Init+0x4c>)
 8000410:	2200      	movs	r2, #0
 8000412:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000414:	4b06      	ldr	r3, [pc, #24]	; (8000430 <MX_USART1_UART_Init+0x4c>)
 8000416:	2200      	movs	r2, #0
 8000418:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800041a:	4805      	ldr	r0, [pc, #20]	; (8000430 <MX_USART1_UART_Init+0x4c>)
 800041c:	f002 f824 	bl	8002468 <HAL_UART_Init>
 8000420:	4603      	mov	r3, r0
 8000422:	2b00      	cmp	r3, #0
 8000424:	d001      	beq.n	800042a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000426:	f000 f8f5 	bl	8000614 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800042a:	bf00      	nop
 800042c:	bd80      	pop	{r7, pc}
 800042e:	bf00      	nop
 8000430:	200000e0 	.word	0x200000e0
 8000434:	40013800 	.word	0x40013800

08000438 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	b086      	sub	sp, #24
 800043c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800043e:	f107 0308 	add.w	r3, r7, #8
 8000442:	2200      	movs	r2, #0
 8000444:	601a      	str	r2, [r3, #0]
 8000446:	605a      	str	r2, [r3, #4]
 8000448:	609a      	str	r2, [r3, #8]
 800044a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800044c:	4b28      	ldr	r3, [pc, #160]	; (80004f0 <MX_GPIO_Init+0xb8>)
 800044e:	699b      	ldr	r3, [r3, #24]
 8000450:	4a27      	ldr	r2, [pc, #156]	; (80004f0 <MX_GPIO_Init+0xb8>)
 8000452:	f043 0304 	orr.w	r3, r3, #4
 8000456:	6193      	str	r3, [r2, #24]
 8000458:	4b25      	ldr	r3, [pc, #148]	; (80004f0 <MX_GPIO_Init+0xb8>)
 800045a:	699b      	ldr	r3, [r3, #24]
 800045c:	f003 0304 	and.w	r3, r3, #4
 8000460:	607b      	str	r3, [r7, #4]
 8000462:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000464:	4b22      	ldr	r3, [pc, #136]	; (80004f0 <MX_GPIO_Init+0xb8>)
 8000466:	699b      	ldr	r3, [r3, #24]
 8000468:	4a21      	ldr	r2, [pc, #132]	; (80004f0 <MX_GPIO_Init+0xb8>)
 800046a:	f043 0308 	orr.w	r3, r3, #8
 800046e:	6193      	str	r3, [r2, #24]
 8000470:	4b1f      	ldr	r3, [pc, #124]	; (80004f0 <MX_GPIO_Init+0xb8>)
 8000472:	699b      	ldr	r3, [r3, #24]
 8000474:	f003 0308 	and.w	r3, r3, #8
 8000478:	603b      	str	r3, [r7, #0]
 800047a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED25_Pin|LED2_Pin|LED15_Pin|LED1_Pin
 800047c:	2200      	movs	r2, #0
 800047e:	213e      	movs	r1, #62	; 0x3e
 8000480:	481c      	ldr	r0, [pc, #112]	; (80004f4 <MX_GPIO_Init+0xbc>)
 8000482:	f000 ffc8 	bl	8001416 <HAL_GPIO_WritePin>
                          |LED05_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BTN_GPIO_Port, LED_BTN_Pin, GPIO_PIN_RESET);
 8000486:	2200      	movs	r2, #0
 8000488:	f44f 7180 	mov.w	r1, #256	; 0x100
 800048c:	481a      	ldr	r0, [pc, #104]	; (80004f8 <MX_GPIO_Init+0xc0>)
 800048e:	f000 ffc2 	bl	8001416 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED25_Pin LED2_Pin LED15_Pin LED1_Pin
                           LED05_Pin */
  GPIO_InitStruct.Pin = LED25_Pin|LED2_Pin|LED15_Pin|LED1_Pin
 8000492:	233e      	movs	r3, #62	; 0x3e
 8000494:	60bb      	str	r3, [r7, #8]
                          |LED05_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000496:	2301      	movs	r3, #1
 8000498:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800049a:	2300      	movs	r3, #0
 800049c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800049e:	2302      	movs	r3, #2
 80004a0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004a2:	f107 0308 	add.w	r3, r7, #8
 80004a6:	4619      	mov	r1, r3
 80004a8:	4812      	ldr	r0, [pc, #72]	; (80004f4 <MX_GPIO_Init+0xbc>)
 80004aa:	f000 fe21 	bl	80010f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 80004ae:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80004b2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004b4:	2300      	movs	r3, #0
 80004b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80004b8:	2301      	movs	r3, #1
 80004ba:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 80004bc:	f107 0308 	add.w	r3, r7, #8
 80004c0:	4619      	mov	r1, r3
 80004c2:	480d      	ldr	r0, [pc, #52]	; (80004f8 <MX_GPIO_Init+0xc0>)
 80004c4:	f000 fe14 	bl	80010f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_BTN_Pin */
  GPIO_InitStruct.Pin = LED_BTN_Pin;
 80004c8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80004cc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004ce:	2301      	movs	r3, #1
 80004d0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004d2:	2300      	movs	r3, #0
 80004d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004d6:	2302      	movs	r3, #2
 80004d8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LED_BTN_GPIO_Port, &GPIO_InitStruct);
 80004da:	f107 0308 	add.w	r3, r7, #8
 80004de:	4619      	mov	r1, r3
 80004e0:	4805      	ldr	r0, [pc, #20]	; (80004f8 <MX_GPIO_Init+0xc0>)
 80004e2:	f000 fe05 	bl	80010f0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80004e6:	bf00      	nop
 80004e8:	3718      	adds	r7, #24
 80004ea:	46bd      	mov	sp, r7
 80004ec:	bd80      	pop	{r7, pc}
 80004ee:	bf00      	nop
 80004f0:	40021000 	.word	0x40021000
 80004f4:	40010800 	.word	0x40010800
 80004f8:	40010c00 	.word	0x40010c00

080004fc <LED05_blink>:

/* USER CODE BEGIN 4 */
void LED05_blink()
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED05_GPIO_Port, LED05_Pin);
 8000500:	2120      	movs	r1, #32
 8000502:	4804      	ldr	r0, [pc, #16]	; (8000514 <LED05_blink+0x18>)
 8000504:	f000 ff9f 	bl	8001446 <HAL_GPIO_TogglePin>
	print_time("LED 0.5s");
 8000508:	4803      	ldr	r0, [pc, #12]	; (8000518 <LED05_blink+0x1c>)
 800050a:	f000 f85f 	bl	80005cc <print_time>
}
 800050e:	bf00      	nop
 8000510:	bd80      	pop	{r7, pc}
 8000512:	bf00      	nop
 8000514:	40010800 	.word	0x40010800
 8000518:	08003a20 	.word	0x08003a20

0800051c <LED1_blink>:

void LED1_blink()
{
 800051c:	b580      	push	{r7, lr}
 800051e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8000520:	2110      	movs	r1, #16
 8000522:	4804      	ldr	r0, [pc, #16]	; (8000534 <LED1_blink+0x18>)
 8000524:	f000 ff8f 	bl	8001446 <HAL_GPIO_TogglePin>
	print_time("LED 1s");
 8000528:	4803      	ldr	r0, [pc, #12]	; (8000538 <LED1_blink+0x1c>)
 800052a:	f000 f84f 	bl	80005cc <print_time>
}
 800052e:	bf00      	nop
 8000530:	bd80      	pop	{r7, pc}
 8000532:	bf00      	nop
 8000534:	40010800 	.word	0x40010800
 8000538:	08003a2c 	.word	0x08003a2c

0800053c <LED15_blink>:

void LED15_blink()
{
 800053c:	b580      	push	{r7, lr}
 800053e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED15_GPIO_Port, LED15_Pin);
 8000540:	2108      	movs	r1, #8
 8000542:	4804      	ldr	r0, [pc, #16]	; (8000554 <LED15_blink+0x18>)
 8000544:	f000 ff7f 	bl	8001446 <HAL_GPIO_TogglePin>
	print_time("LED 1.5s");
 8000548:	4803      	ldr	r0, [pc, #12]	; (8000558 <LED15_blink+0x1c>)
 800054a:	f000 f83f 	bl	80005cc <print_time>
}
 800054e:	bf00      	nop
 8000550:	bd80      	pop	{r7, pc}
 8000552:	bf00      	nop
 8000554:	40010800 	.word	0x40010800
 8000558:	08003a34 	.word	0x08003a34

0800055c <LED2_blink>:

void LED2_blink()
{
 800055c:	b580      	push	{r7, lr}
 800055e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8000560:	2104      	movs	r1, #4
 8000562:	4804      	ldr	r0, [pc, #16]	; (8000574 <LED2_blink+0x18>)
 8000564:	f000 ff6f 	bl	8001446 <HAL_GPIO_TogglePin>
	print_time("LED 2s");
 8000568:	4803      	ldr	r0, [pc, #12]	; (8000578 <LED2_blink+0x1c>)
 800056a:	f000 f82f 	bl	80005cc <print_time>
}
 800056e:	bf00      	nop
 8000570:	bd80      	pop	{r7, pc}
 8000572:	bf00      	nop
 8000574:	40010800 	.word	0x40010800
 8000578:	08003a40 	.word	0x08003a40

0800057c <LED25_blink>:

void LED25_blink()
{
 800057c:	b580      	push	{r7, lr}
 800057e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED25_GPIO_Port, LED25_Pin);
 8000580:	2102      	movs	r1, #2
 8000582:	4804      	ldr	r0, [pc, #16]	; (8000594 <LED25_blink+0x18>)
 8000584:	f000 ff5f 	bl	8001446 <HAL_GPIO_TogglePin>
	print_time("LED 2.5s");
 8000588:	4803      	ldr	r0, [pc, #12]	; (8000598 <LED25_blink+0x1c>)
 800058a:	f000 f81f 	bl	80005cc <print_time>
}
 800058e:	bf00      	nop
 8000590:	bd80      	pop	{r7, pc}
 8000592:	bf00      	nop
 8000594:	40010800 	.word	0x40010800
 8000598:	08003a48 	.word	0x08003a48

0800059c <print10ms>:

void print10ms()
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b088      	sub	sp, #32
 80005a0:	af00      	add	r7, sp, #0
//	print_time("10ms");
	char data[30];
	sprintf(data, "%d %d", SCH_tasks_G[0].delay, SCH_tasks_G[1].delay);
 80005a2:	4b08      	ldr	r3, [pc, #32]	; (80005c4 <print10ms+0x28>)
 80005a4:	685a      	ldr	r2, [r3, #4]
 80005a6:	4b07      	ldr	r3, [pc, #28]	; (80005c4 <print10ms+0x28>)
 80005a8:	695b      	ldr	r3, [r3, #20]
 80005aa:	4638      	mov	r0, r7
 80005ac:	4906      	ldr	r1, [pc, #24]	; (80005c8 <print10ms+0x2c>)
 80005ae:	f002 fdb1 	bl	8003114 <siprintf>
	print_time(data);
 80005b2:	463b      	mov	r3, r7
 80005b4:	4618      	mov	r0, r3
 80005b6:	f000 f809 	bl	80005cc <print_time>
}
 80005ba:	bf00      	nop
 80005bc:	3720      	adds	r7, #32
 80005be:	46bd      	mov	sp, r7
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	bf00      	nop
 80005c4:	2000012c 	.word	0x2000012c
 80005c8:	08003a54 	.word	0x08003a54

080005cc <print_time>:
{
	print_time("500ms");
}

void print_time(const char *msg)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b09c      	sub	sp, #112	; 0x70
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
	char data[100];
	uint8_t len = sprintf(data, "%s: %lu\r", msg, display_counter);
 80005d4:	4b0c      	ldr	r3, [pc, #48]	; (8000608 <print_time+0x3c>)
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	f107 0008 	add.w	r0, r7, #8
 80005dc:	687a      	ldr	r2, [r7, #4]
 80005de:	490b      	ldr	r1, [pc, #44]	; (800060c <print_time+0x40>)
 80005e0:	f002 fd98 	bl	8003114 <siprintf>
 80005e4:	4603      	mov	r3, r0
 80005e6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	HAL_UART_Transmit(&huart1, (uint8_t*)data, len, 500);
 80005ea:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80005ee:	b29a      	uxth	r2, r3
 80005f0:	f107 0108 	add.w	r1, r7, #8
 80005f4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80005f8:	4805      	ldr	r0, [pc, #20]	; (8000610 <print_time+0x44>)
 80005fa:	f001 ff85 	bl	8002508 <HAL_UART_Transmit>
}
 80005fe:	bf00      	nop
 8000600:	3770      	adds	r7, #112	; 0x70
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	20000128 	.word	0x20000128
 800060c:	08003a64 	.word	0x08003a64
 8000610:	200000e0 	.word	0x200000e0

08000614 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000618:	b672      	cpsid	i
}
 800061a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800061c:	e7fe      	b.n	800061c <Error_Handler+0x8>
	...

08000620 <Timer_Init>:

sTask SCH_tasks_G[SCH_MAX_TASKS];
uint8_t numOfTasks = 0;

void Timer_Init()
{
 8000620:	b580      	push	{r7, lr}
 8000622:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8000624:	4802      	ldr	r0, [pc, #8]	; (8000630 <Timer_Init+0x10>)
 8000626:	f001 fb87 	bl	8001d38 <HAL_TIM_Base_Start_IT>
}
 800062a:	bf00      	nop
 800062c:	bd80      	pop	{r7, pc}
 800062e:	bf00      	nop
 8000630:	20000098 	.word	0x20000098

08000634 <SCH_Report_Status>:

void SCH_Report_Status()
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0

}
 8000638:	bf00      	nop
 800063a:	46bd      	mov	sp, r7
 800063c:	bc80      	pop	{r7}
 800063e:	4770      	bx	lr

08000640 <SCH_Go_To_Sleep>:

void SCH_Go_To_Sleep()
{
 8000640:	b480      	push	{r7}
 8000642:	af00      	add	r7, sp, #0

}
 8000644:	bf00      	nop
 8000646:	46bd      	mov	sp, r7
 8000648:	bc80      	pop	{r7}
 800064a:	4770      	bx	lr

0800064c <SCH_Init>:

void SCH_Init(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af00      	add	r7, sp, #0
	// Reset the value of non-empty tasks
	for (uint8_t i = 0; i < SCH_MAX_TASKS; ++i)
 8000652:	2300      	movs	r3, #0
 8000654:	71fb      	strb	r3, [r7, #7]
 8000656:	e006      	b.n	8000666 <SCH_Init+0x1a>
	{
		SCH_Delete_Task(i);
 8000658:	79fb      	ldrb	r3, [r7, #7]
 800065a:	4618      	mov	r0, r3
 800065c:	f000 f81e 	bl	800069c <SCH_Delete_Task>
	for (uint8_t i = 0; i < SCH_MAX_TASKS; ++i)
 8000660:	79fb      	ldrb	r3, [r7, #7]
 8000662:	3301      	adds	r3, #1
 8000664:	71fb      	strb	r3, [r7, #7]
 8000666:	79fb      	ldrb	r3, [r7, #7]
 8000668:	2b09      	cmp	r3, #9
 800066a:	d9f5      	bls.n	8000658 <SCH_Init+0xc>
	}
	Timer_Init();
 800066c:	f7ff ffd8 	bl	8000620 <Timer_Init>
}
 8000670:	bf00      	nop
 8000672:	3708      	adds	r7, #8
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}

08000678 <SCH_Update>:

void SCH_Update(void)
{
 8000678:	b480      	push	{r7}
 800067a:	af00      	add	r7, sp, #0
	if (SCH_tasks_G[0].delay > 0)
 800067c:	4b06      	ldr	r3, [pc, #24]	; (8000698 <SCH_Update+0x20>)
 800067e:	685b      	ldr	r3, [r3, #4]
 8000680:	2b00      	cmp	r3, #0
 8000682:	d004      	beq.n	800068e <SCH_Update+0x16>
	{
		--SCH_tasks_G[0].delay;
 8000684:	4b04      	ldr	r3, [pc, #16]	; (8000698 <SCH_Update+0x20>)
 8000686:	685b      	ldr	r3, [r3, #4]
 8000688:	3b01      	subs	r3, #1
 800068a:	4a03      	ldr	r2, [pc, #12]	; (8000698 <SCH_Update+0x20>)
 800068c:	6053      	str	r3, [r2, #4]
	}
}
 800068e:	bf00      	nop
 8000690:	46bd      	mov	sp, r7
 8000692:	bc80      	pop	{r7}
 8000694:	4770      	bx	lr
 8000696:	bf00      	nop
 8000698:	2000012c 	.word	0x2000012c

0800069c <SCH_Delete_Task>:

void SCH_Delete_Task(uint8_t index)
{
 800069c:	b480      	push	{r7}
 800069e:	b085      	sub	sp, #20
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	4603      	mov	r3, r0
 80006a4:	71fb      	strb	r3, [r7, #7]
	if (index < numOfTasks)
 80006a6:	4b44      	ldr	r3, [pc, #272]	; (80007b8 <SCH_Delete_Task+0x11c>)
 80006a8:	781b      	ldrb	r3, [r3, #0]
 80006aa:	79fa      	ldrb	r2, [r7, #7]
 80006ac:	429a      	cmp	r2, r3
 80006ae:	d27e      	bcs.n	80007ae <SCH_Delete_Task+0x112>
	{
		if (index < numOfTasks - 1)
 80006b0:	79fa      	ldrb	r2, [r7, #7]
 80006b2:	4b41      	ldr	r3, [pc, #260]	; (80007b8 <SCH_Delete_Task+0x11c>)
 80006b4:	781b      	ldrb	r3, [r3, #0]
 80006b6:	3b01      	subs	r3, #1
 80006b8:	429a      	cmp	r2, r3
 80006ba:	da14      	bge.n	80006e6 <SCH_Delete_Task+0x4a>
		{
			SCH_tasks_G[index + 1].delay += SCH_tasks_G[index].delay;
 80006bc:	79fb      	ldrb	r3, [r7, #7]
 80006be:	3301      	adds	r3, #1
 80006c0:	4a3e      	ldr	r2, [pc, #248]	; (80007bc <SCH_Delete_Task+0x120>)
 80006c2:	011b      	lsls	r3, r3, #4
 80006c4:	4413      	add	r3, r2
 80006c6:	3304      	adds	r3, #4
 80006c8:	6819      	ldr	r1, [r3, #0]
 80006ca:	79fb      	ldrb	r3, [r7, #7]
 80006cc:	4a3b      	ldr	r2, [pc, #236]	; (80007bc <SCH_Delete_Task+0x120>)
 80006ce:	011b      	lsls	r3, r3, #4
 80006d0:	4413      	add	r3, r2
 80006d2:	3304      	adds	r3, #4
 80006d4:	681a      	ldr	r2, [r3, #0]
 80006d6:	79fb      	ldrb	r3, [r7, #7]
 80006d8:	3301      	adds	r3, #1
 80006da:	440a      	add	r2, r1
 80006dc:	4937      	ldr	r1, [pc, #220]	; (80007bc <SCH_Delete_Task+0x120>)
 80006de:	011b      	lsls	r3, r3, #4
 80006e0:	440b      	add	r3, r1
 80006e2:	3304      	adds	r3, #4
 80006e4:	601a      	str	r2, [r3, #0]
		}
		for (uint8_t i = index; i < numOfTasks - 1; ++i)
 80006e6:	79fb      	ldrb	r3, [r7, #7]
 80006e8:	73fb      	strb	r3, [r7, #15]
 80006ea:	e035      	b.n	8000758 <SCH_Delete_Task+0xbc>
		{
			SCH_tasks_G[i].delay = SCH_tasks_G[i + 1].delay;
 80006ec:	7bfb      	ldrb	r3, [r7, #15]
 80006ee:	1c5a      	adds	r2, r3, #1
 80006f0:	7bfb      	ldrb	r3, [r7, #15]
 80006f2:	4932      	ldr	r1, [pc, #200]	; (80007bc <SCH_Delete_Task+0x120>)
 80006f4:	0112      	lsls	r2, r2, #4
 80006f6:	440a      	add	r2, r1
 80006f8:	3204      	adds	r2, #4
 80006fa:	6812      	ldr	r2, [r2, #0]
 80006fc:	492f      	ldr	r1, [pc, #188]	; (80007bc <SCH_Delete_Task+0x120>)
 80006fe:	011b      	lsls	r3, r3, #4
 8000700:	440b      	add	r3, r1
 8000702:	3304      	adds	r3, #4
 8000704:	601a      	str	r2, [r3, #0]
			SCH_tasks_G[i].period = SCH_tasks_G[i + 1].period;
 8000706:	7bfb      	ldrb	r3, [r7, #15]
 8000708:	1c5a      	adds	r2, r3, #1
 800070a:	7bfb      	ldrb	r3, [r7, #15]
 800070c:	492b      	ldr	r1, [pc, #172]	; (80007bc <SCH_Delete_Task+0x120>)
 800070e:	0112      	lsls	r2, r2, #4
 8000710:	440a      	add	r2, r1
 8000712:	3208      	adds	r2, #8
 8000714:	6812      	ldr	r2, [r2, #0]
 8000716:	4929      	ldr	r1, [pc, #164]	; (80007bc <SCH_Delete_Task+0x120>)
 8000718:	011b      	lsls	r3, r3, #4
 800071a:	440b      	add	r3, r1
 800071c:	3308      	adds	r3, #8
 800071e:	601a      	str	r2, [r3, #0]
			SCH_tasks_G[i].pTask = SCH_tasks_G[i + 1].pTask;
 8000720:	7bfb      	ldrb	r3, [r7, #15]
 8000722:	1c5a      	adds	r2, r3, #1
 8000724:	7bfb      	ldrb	r3, [r7, #15]
 8000726:	4925      	ldr	r1, [pc, #148]	; (80007bc <SCH_Delete_Task+0x120>)
 8000728:	0112      	lsls	r2, r2, #4
 800072a:	440a      	add	r2, r1
 800072c:	6812      	ldr	r2, [r2, #0]
 800072e:	4923      	ldr	r1, [pc, #140]	; (80007bc <SCH_Delete_Task+0x120>)
 8000730:	011b      	lsls	r3, r3, #4
 8000732:	440b      	add	r3, r1
 8000734:	601a      	str	r2, [r3, #0]
			SCH_tasks_G[i].runMe = SCH_tasks_G[i + 1].runMe;
 8000736:	7bfb      	ldrb	r3, [r7, #15]
 8000738:	1c5a      	adds	r2, r3, #1
 800073a:	7bfb      	ldrb	r3, [r7, #15]
 800073c:	491f      	ldr	r1, [pc, #124]	; (80007bc <SCH_Delete_Task+0x120>)
 800073e:	0112      	lsls	r2, r2, #4
 8000740:	440a      	add	r2, r1
 8000742:	320c      	adds	r2, #12
 8000744:	7811      	ldrb	r1, [r2, #0]
 8000746:	4a1d      	ldr	r2, [pc, #116]	; (80007bc <SCH_Delete_Task+0x120>)
 8000748:	011b      	lsls	r3, r3, #4
 800074a:	4413      	add	r3, r2
 800074c:	330c      	adds	r3, #12
 800074e:	460a      	mov	r2, r1
 8000750:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = index; i < numOfTasks - 1; ++i)
 8000752:	7bfb      	ldrb	r3, [r7, #15]
 8000754:	3301      	adds	r3, #1
 8000756:	73fb      	strb	r3, [r7, #15]
 8000758:	7bfa      	ldrb	r2, [r7, #15]
 800075a:	4b17      	ldr	r3, [pc, #92]	; (80007b8 <SCH_Delete_Task+0x11c>)
 800075c:	781b      	ldrb	r3, [r3, #0]
 800075e:	3b01      	subs	r3, #1
 8000760:	429a      	cmp	r2, r3
 8000762:	dbc3      	blt.n	80006ec <SCH_Delete_Task+0x50>
		}
		--numOfTasks;
 8000764:	4b14      	ldr	r3, [pc, #80]	; (80007b8 <SCH_Delete_Task+0x11c>)
 8000766:	781b      	ldrb	r3, [r3, #0]
 8000768:	3b01      	subs	r3, #1
 800076a:	b2da      	uxtb	r2, r3
 800076c:	4b12      	ldr	r3, [pc, #72]	; (80007b8 <SCH_Delete_Task+0x11c>)
 800076e:	701a      	strb	r2, [r3, #0]
		SCH_tasks_G[numOfTasks].pTask = 0;
 8000770:	4b11      	ldr	r3, [pc, #68]	; (80007b8 <SCH_Delete_Task+0x11c>)
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	4a11      	ldr	r2, [pc, #68]	; (80007bc <SCH_Delete_Task+0x120>)
 8000776:	011b      	lsls	r3, r3, #4
 8000778:	4413      	add	r3, r2
 800077a:	2200      	movs	r2, #0
 800077c:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[numOfTasks].delay = 0;
 800077e:	4b0e      	ldr	r3, [pc, #56]	; (80007b8 <SCH_Delete_Task+0x11c>)
 8000780:	781b      	ldrb	r3, [r3, #0]
 8000782:	4a0e      	ldr	r2, [pc, #56]	; (80007bc <SCH_Delete_Task+0x120>)
 8000784:	011b      	lsls	r3, r3, #4
 8000786:	4413      	add	r3, r2
 8000788:	3304      	adds	r3, #4
 800078a:	2200      	movs	r2, #0
 800078c:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[numOfTasks].period = 0;
 800078e:	4b0a      	ldr	r3, [pc, #40]	; (80007b8 <SCH_Delete_Task+0x11c>)
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	4a0a      	ldr	r2, [pc, #40]	; (80007bc <SCH_Delete_Task+0x120>)
 8000794:	011b      	lsls	r3, r3, #4
 8000796:	4413      	add	r3, r2
 8000798:	3308      	adds	r3, #8
 800079a:	2200      	movs	r2, #0
 800079c:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[numOfTasks].runMe = 0;
 800079e:	4b06      	ldr	r3, [pc, #24]	; (80007b8 <SCH_Delete_Task+0x11c>)
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	4a06      	ldr	r2, [pc, #24]	; (80007bc <SCH_Delete_Task+0x120>)
 80007a4:	011b      	lsls	r3, r3, #4
 80007a6:	4413      	add	r3, r2
 80007a8:	330c      	adds	r3, #12
 80007aa:	2200      	movs	r2, #0
 80007ac:	701a      	strb	r2, [r3, #0]
	}
}
 80007ae:	bf00      	nop
 80007b0:	3714      	adds	r7, #20
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bc80      	pop	{r7}
 80007b6:	4770      	bx	lr
 80007b8:	200001cc 	.word	0x200001cc
 80007bc:	2000012c 	.word	0x2000012c

080007c0 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0
	while (numOfTasks > 0 && SCH_tasks_G[0].delay == 0)
 80007c4:	e01b      	b.n	80007fe <SCH_Dispatch_Tasks+0x3e>
	{
		// Run the task
		(*SCH_tasks_G[0].pTask)();
 80007c6:	4b15      	ldr	r3, [pc, #84]	; (800081c <SCH_Dispatch_Tasks+0x5c>)
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	4798      	blx	r3
		if (SCH_tasks_G[0].period > 0)
 80007cc:	4b13      	ldr	r3, [pc, #76]	; (800081c <SCH_Dispatch_Tasks+0x5c>)
 80007ce:	689b      	ldr	r3, [r3, #8]
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d011      	beq.n	80007f8 <SCH_Dispatch_Tasks+0x38>
		{
			SCH_Add_Task(SCH_tasks_G[0].pTask, SCH_tasks_G[0].period * TICK_DURATION,
 80007d4:	4b11      	ldr	r3, [pc, #68]	; (800081c <SCH_Dispatch_Tasks+0x5c>)
 80007d6:	6818      	ldr	r0, [r3, #0]
 80007d8:	4b10      	ldr	r3, [pc, #64]	; (800081c <SCH_Dispatch_Tasks+0x5c>)
 80007da:	689a      	ldr	r2, [r3, #8]
 80007dc:	4613      	mov	r3, r2
 80007de:	009b      	lsls	r3, r3, #2
 80007e0:	4413      	add	r3, r2
 80007e2:	005b      	lsls	r3, r3, #1
 80007e4:	4619      	mov	r1, r3
					SCH_tasks_G[0].period * TICK_DURATION);
 80007e6:	4b0d      	ldr	r3, [pc, #52]	; (800081c <SCH_Dispatch_Tasks+0x5c>)
 80007e8:	689a      	ldr	r2, [r3, #8]
			SCH_Add_Task(SCH_tasks_G[0].pTask, SCH_tasks_G[0].period * TICK_DURATION,
 80007ea:	4613      	mov	r3, r2
 80007ec:	009b      	lsls	r3, r3, #2
 80007ee:	4413      	add	r3, r2
 80007f0:	005b      	lsls	r3, r3, #1
 80007f2:	461a      	mov	r2, r3
 80007f4:	f000 f816 	bl	8000824 <SCH_Add_Task>
		}
		SCH_Delete_Task(0);
 80007f8:	2000      	movs	r0, #0
 80007fa:	f7ff ff4f 	bl	800069c <SCH_Delete_Task>
	while (numOfTasks > 0 && SCH_tasks_G[0].delay == 0)
 80007fe:	4b08      	ldr	r3, [pc, #32]	; (8000820 <SCH_Dispatch_Tasks+0x60>)
 8000800:	781b      	ldrb	r3, [r3, #0]
 8000802:	2b00      	cmp	r3, #0
 8000804:	d003      	beq.n	800080e <SCH_Dispatch_Tasks+0x4e>
 8000806:	4b05      	ldr	r3, [pc, #20]	; (800081c <SCH_Dispatch_Tasks+0x5c>)
 8000808:	685b      	ldr	r3, [r3, #4]
 800080a:	2b00      	cmp	r3, #0
 800080c:	d0db      	beq.n	80007c6 <SCH_Dispatch_Tasks+0x6>
	}
//	char data[20];
//	sprintf(data, "%d %d", SCH_tasks_G[0].runMe, SCH_tasks_G[1].delay);
//	print_time(data);

	SCH_Report_Status();
 800080e:	f7ff ff11 	bl	8000634 <SCH_Report_Status>
	SCH_Go_To_Sleep();
 8000812:	f7ff ff15 	bl	8000640 <SCH_Go_To_Sleep>
}
 8000816:	bf00      	nop
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	2000012c 	.word	0x2000012c
 8000820:	200001cc 	.word	0x200001cc

08000824 <SCH_Add_Task>:

// delay and period parameter is in ms unit
void SCH_Add_Task(void (*pFunction)(void), uint32_t delay, uint32_t period)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b086      	sub	sp, #24
 8000828:	af00      	add	r7, sp, #0
 800082a:	60f8      	str	r0, [r7, #12]
 800082c:	60b9      	str	r1, [r7, #8]
 800082e:	607a      	str	r2, [r7, #4]
	// execute immediately
	if (delay == 0)
 8000830:	68bb      	ldr	r3, [r7, #8]
 8000832:	2b00      	cmp	r3, #0
 8000834:	d10b      	bne.n	800084e <SCH_Add_Task+0x2a>
	{
		(*pFunction)();
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	4798      	blx	r3
		if (period > 0)
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	2b00      	cmp	r3, #0
 800083e:	f000 80b8 	beq.w	80009b2 <SCH_Add_Task+0x18e>
		{
			SCH_Add_Task(pFunction, period, period);
 8000842:	687a      	ldr	r2, [r7, #4]
 8000844:	6879      	ldr	r1, [r7, #4]
 8000846:	68f8      	ldr	r0, [r7, #12]
 8000848:	f7ff ffec 	bl	8000824 <SCH_Add_Task>
			SCH_tasks_G[insertPosition].pTask = pFunction;
			SCH_tasks_G[insertPosition].runMe = 0;
			++numOfTasks;
		}
	}
}
 800084c:	e0b1      	b.n	80009b2 <SCH_Add_Task+0x18e>
		delay /= TICK_DURATION;
 800084e:	68bb      	ldr	r3, [r7, #8]
 8000850:	4a5a      	ldr	r2, [pc, #360]	; (80009bc <SCH_Add_Task+0x198>)
 8000852:	fba2 2303 	umull	r2, r3, r2, r3
 8000856:	08db      	lsrs	r3, r3, #3
 8000858:	60bb      	str	r3, [r7, #8]
		period /= TICK_DURATION;
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	4a57      	ldr	r2, [pc, #348]	; (80009bc <SCH_Add_Task+0x198>)
 800085e:	fba2 2303 	umull	r2, r3, r2, r3
 8000862:	08db      	lsrs	r3, r3, #3
 8000864:	607b      	str	r3, [r7, #4]
		if (numOfTasks < SCH_MAX_TASKS)
 8000866:	4b56      	ldr	r3, [pc, #344]	; (80009c0 <SCH_Add_Task+0x19c>)
 8000868:	781b      	ldrb	r3, [r3, #0]
 800086a:	2b09      	cmp	r3, #9
 800086c:	f200 80a1 	bhi.w	80009b2 <SCH_Add_Task+0x18e>
			uint32_t curSumDelay = 0;
 8000870:	2300      	movs	r3, #0
 8000872:	617b      	str	r3, [r7, #20]
			uint8_t insertPosition = numOfTasks;
 8000874:	4b52      	ldr	r3, [pc, #328]	; (80009c0 <SCH_Add_Task+0x19c>)
 8000876:	781b      	ldrb	r3, [r3, #0]
 8000878:	74fb      	strb	r3, [r7, #19]
			for (uint8_t i = 0; i < numOfTasks; ++i)
 800087a:	2300      	movs	r3, #0
 800087c:	74bb      	strb	r3, [r7, #18]
 800087e:	e012      	b.n	80008a6 <SCH_Add_Task+0x82>
				curSumDelay += SCH_tasks_G[i].delay;
 8000880:	7cbb      	ldrb	r3, [r7, #18]
 8000882:	4a50      	ldr	r2, [pc, #320]	; (80009c4 <SCH_Add_Task+0x1a0>)
 8000884:	011b      	lsls	r3, r3, #4
 8000886:	4413      	add	r3, r2
 8000888:	3304      	adds	r3, #4
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	697a      	ldr	r2, [r7, #20]
 800088e:	4413      	add	r3, r2
 8000890:	617b      	str	r3, [r7, #20]
				if (curSumDelay > delay)
 8000892:	697a      	ldr	r2, [r7, #20]
 8000894:	68bb      	ldr	r3, [r7, #8]
 8000896:	429a      	cmp	r2, r3
 8000898:	d902      	bls.n	80008a0 <SCH_Add_Task+0x7c>
					insertPosition = i;
 800089a:	7cbb      	ldrb	r3, [r7, #18]
 800089c:	74fb      	strb	r3, [r7, #19]
					break;
 800089e:	e007      	b.n	80008b0 <SCH_Add_Task+0x8c>
			for (uint8_t i = 0; i < numOfTasks; ++i)
 80008a0:	7cbb      	ldrb	r3, [r7, #18]
 80008a2:	3301      	adds	r3, #1
 80008a4:	74bb      	strb	r3, [r7, #18]
 80008a6:	4b46      	ldr	r3, [pc, #280]	; (80009c0 <SCH_Add_Task+0x19c>)
 80008a8:	781b      	ldrb	r3, [r3, #0]
 80008aa:	7cba      	ldrb	r2, [r7, #18]
 80008ac:	429a      	cmp	r2, r3
 80008ae:	d3e7      	bcc.n	8000880 <SCH_Add_Task+0x5c>
			if (insertPosition != numOfTasks)
 80008b0:	4b43      	ldr	r3, [pc, #268]	; (80009c0 <SCH_Add_Task+0x19c>)
 80008b2:	781b      	ldrb	r3, [r3, #0]
 80008b4:	7cfa      	ldrb	r2, [r7, #19]
 80008b6:	429a      	cmp	r2, r3
 80008b8:	d058      	beq.n	800096c <SCH_Add_Task+0x148>
				curSumDelay -= SCH_tasks_G[insertPosition].delay;
 80008ba:	7cfb      	ldrb	r3, [r7, #19]
 80008bc:	4a41      	ldr	r2, [pc, #260]	; (80009c4 <SCH_Add_Task+0x1a0>)
 80008be:	011b      	lsls	r3, r3, #4
 80008c0:	4413      	add	r3, r2
 80008c2:	3304      	adds	r3, #4
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	697a      	ldr	r2, [r7, #20]
 80008c8:	1ad3      	subs	r3, r2, r3
 80008ca:	617b      	str	r3, [r7, #20]
				for (uint8_t i = numOfTasks; i > insertPosition; --i)
 80008cc:	4b3c      	ldr	r3, [pc, #240]	; (80009c0 <SCH_Add_Task+0x19c>)
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	747b      	strb	r3, [r7, #17]
 80008d2:	e035      	b.n	8000940 <SCH_Add_Task+0x11c>
					SCH_tasks_G[i].delay = SCH_tasks_G[i - 1].delay;
 80008d4:	7c7b      	ldrb	r3, [r7, #17]
 80008d6:	1e5a      	subs	r2, r3, #1
 80008d8:	7c7b      	ldrb	r3, [r7, #17]
 80008da:	493a      	ldr	r1, [pc, #232]	; (80009c4 <SCH_Add_Task+0x1a0>)
 80008dc:	0112      	lsls	r2, r2, #4
 80008de:	440a      	add	r2, r1
 80008e0:	3204      	adds	r2, #4
 80008e2:	6812      	ldr	r2, [r2, #0]
 80008e4:	4937      	ldr	r1, [pc, #220]	; (80009c4 <SCH_Add_Task+0x1a0>)
 80008e6:	011b      	lsls	r3, r3, #4
 80008e8:	440b      	add	r3, r1
 80008ea:	3304      	adds	r3, #4
 80008ec:	601a      	str	r2, [r3, #0]
					SCH_tasks_G[i].period = SCH_tasks_G[i - 1].period;
 80008ee:	7c7b      	ldrb	r3, [r7, #17]
 80008f0:	1e5a      	subs	r2, r3, #1
 80008f2:	7c7b      	ldrb	r3, [r7, #17]
 80008f4:	4933      	ldr	r1, [pc, #204]	; (80009c4 <SCH_Add_Task+0x1a0>)
 80008f6:	0112      	lsls	r2, r2, #4
 80008f8:	440a      	add	r2, r1
 80008fa:	3208      	adds	r2, #8
 80008fc:	6812      	ldr	r2, [r2, #0]
 80008fe:	4931      	ldr	r1, [pc, #196]	; (80009c4 <SCH_Add_Task+0x1a0>)
 8000900:	011b      	lsls	r3, r3, #4
 8000902:	440b      	add	r3, r1
 8000904:	3308      	adds	r3, #8
 8000906:	601a      	str	r2, [r3, #0]
					SCH_tasks_G[i].pTask = SCH_tasks_G[i - 1].pTask;
 8000908:	7c7b      	ldrb	r3, [r7, #17]
 800090a:	1e5a      	subs	r2, r3, #1
 800090c:	7c7b      	ldrb	r3, [r7, #17]
 800090e:	492d      	ldr	r1, [pc, #180]	; (80009c4 <SCH_Add_Task+0x1a0>)
 8000910:	0112      	lsls	r2, r2, #4
 8000912:	440a      	add	r2, r1
 8000914:	6812      	ldr	r2, [r2, #0]
 8000916:	492b      	ldr	r1, [pc, #172]	; (80009c4 <SCH_Add_Task+0x1a0>)
 8000918:	011b      	lsls	r3, r3, #4
 800091a:	440b      	add	r3, r1
 800091c:	601a      	str	r2, [r3, #0]
					SCH_tasks_G[i].runMe = SCH_tasks_G[i - 1].runMe;
 800091e:	7c7b      	ldrb	r3, [r7, #17]
 8000920:	1e5a      	subs	r2, r3, #1
 8000922:	7c7b      	ldrb	r3, [r7, #17]
 8000924:	4927      	ldr	r1, [pc, #156]	; (80009c4 <SCH_Add_Task+0x1a0>)
 8000926:	0112      	lsls	r2, r2, #4
 8000928:	440a      	add	r2, r1
 800092a:	320c      	adds	r2, #12
 800092c:	7811      	ldrb	r1, [r2, #0]
 800092e:	4a25      	ldr	r2, [pc, #148]	; (80009c4 <SCH_Add_Task+0x1a0>)
 8000930:	011b      	lsls	r3, r3, #4
 8000932:	4413      	add	r3, r2
 8000934:	330c      	adds	r3, #12
 8000936:	460a      	mov	r2, r1
 8000938:	701a      	strb	r2, [r3, #0]
				for (uint8_t i = numOfTasks; i > insertPosition; --i)
 800093a:	7c7b      	ldrb	r3, [r7, #17]
 800093c:	3b01      	subs	r3, #1
 800093e:	747b      	strb	r3, [r7, #17]
 8000940:	7c7a      	ldrb	r2, [r7, #17]
 8000942:	7cfb      	ldrb	r3, [r7, #19]
 8000944:	429a      	cmp	r2, r3
 8000946:	d8c5      	bhi.n	80008d4 <SCH_Add_Task+0xb0>
				SCH_tasks_G[insertPosition + 1].delay -= (delay - curSumDelay);
 8000948:	7cfb      	ldrb	r3, [r7, #19]
 800094a:	3301      	adds	r3, #1
 800094c:	4a1d      	ldr	r2, [pc, #116]	; (80009c4 <SCH_Add_Task+0x1a0>)
 800094e:	011b      	lsls	r3, r3, #4
 8000950:	4413      	add	r3, r2
 8000952:	3304      	adds	r3, #4
 8000954:	6819      	ldr	r1, [r3, #0]
 8000956:	697a      	ldr	r2, [r7, #20]
 8000958:	68bb      	ldr	r3, [r7, #8]
 800095a:	1ad2      	subs	r2, r2, r3
 800095c:	7cfb      	ldrb	r3, [r7, #19]
 800095e:	3301      	adds	r3, #1
 8000960:	440a      	add	r2, r1
 8000962:	4918      	ldr	r1, [pc, #96]	; (80009c4 <SCH_Add_Task+0x1a0>)
 8000964:	011b      	lsls	r3, r3, #4
 8000966:	440b      	add	r3, r1
 8000968:	3304      	adds	r3, #4
 800096a:	601a      	str	r2, [r3, #0]
			SCH_tasks_G[insertPosition].delay = delay - curSumDelay;
 800096c:	7cfb      	ldrb	r3, [r7, #19]
 800096e:	68b9      	ldr	r1, [r7, #8]
 8000970:	697a      	ldr	r2, [r7, #20]
 8000972:	1a8a      	subs	r2, r1, r2
 8000974:	4913      	ldr	r1, [pc, #76]	; (80009c4 <SCH_Add_Task+0x1a0>)
 8000976:	011b      	lsls	r3, r3, #4
 8000978:	440b      	add	r3, r1
 800097a:	3304      	adds	r3, #4
 800097c:	601a      	str	r2, [r3, #0]
			SCH_tasks_G[insertPosition].period = period;
 800097e:	7cfb      	ldrb	r3, [r7, #19]
 8000980:	4a10      	ldr	r2, [pc, #64]	; (80009c4 <SCH_Add_Task+0x1a0>)
 8000982:	011b      	lsls	r3, r3, #4
 8000984:	4413      	add	r3, r2
 8000986:	3308      	adds	r3, #8
 8000988:	687a      	ldr	r2, [r7, #4]
 800098a:	601a      	str	r2, [r3, #0]
			SCH_tasks_G[insertPosition].pTask = pFunction;
 800098c:	7cfb      	ldrb	r3, [r7, #19]
 800098e:	4a0d      	ldr	r2, [pc, #52]	; (80009c4 <SCH_Add_Task+0x1a0>)
 8000990:	011b      	lsls	r3, r3, #4
 8000992:	4413      	add	r3, r2
 8000994:	68fa      	ldr	r2, [r7, #12]
 8000996:	601a      	str	r2, [r3, #0]
			SCH_tasks_G[insertPosition].runMe = 0;
 8000998:	7cfb      	ldrb	r3, [r7, #19]
 800099a:	4a0a      	ldr	r2, [pc, #40]	; (80009c4 <SCH_Add_Task+0x1a0>)
 800099c:	011b      	lsls	r3, r3, #4
 800099e:	4413      	add	r3, r2
 80009a0:	330c      	adds	r3, #12
 80009a2:	2200      	movs	r2, #0
 80009a4:	701a      	strb	r2, [r3, #0]
			++numOfTasks;
 80009a6:	4b06      	ldr	r3, [pc, #24]	; (80009c0 <SCH_Add_Task+0x19c>)
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	3301      	adds	r3, #1
 80009ac:	b2da      	uxtb	r2, r3
 80009ae:	4b04      	ldr	r3, [pc, #16]	; (80009c0 <SCH_Add_Task+0x19c>)
 80009b0:	701a      	strb	r2, [r3, #0]
}
 80009b2:	bf00      	nop
 80009b4:	3718      	adds	r7, #24
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	cccccccd 	.word	0xcccccccd
 80009c0:	200001cc 	.word	0x200001cc
 80009c4:	2000012c 	.word	0x2000012c

080009c8 <SCH_Find_Task>:

// Get index of a task based on the respective function pointer
uint8_t SCH_Find_Task(void (*pFunction)(void))
{
 80009c8:	b480      	push	{r7}
 80009ca:	b085      	sub	sp, #20
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
	for (uint8_t i = 0; i < SCH_MAX_TASKS; ++i)
 80009d0:	2300      	movs	r3, #0
 80009d2:	73fb      	strb	r3, [r7, #15]
 80009d4:	e00c      	b.n	80009f0 <SCH_Find_Task+0x28>
	{
		if (SCH_tasks_G[i].pTask == pFunction)
 80009d6:	7bfb      	ldrb	r3, [r7, #15]
 80009d8:	4a0a      	ldr	r2, [pc, #40]	; (8000a04 <SCH_Find_Task+0x3c>)
 80009da:	011b      	lsls	r3, r3, #4
 80009dc:	4413      	add	r3, r2
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	687a      	ldr	r2, [r7, #4]
 80009e2:	429a      	cmp	r2, r3
 80009e4:	d101      	bne.n	80009ea <SCH_Find_Task+0x22>
		{
			return i;
 80009e6:	7bfb      	ldrb	r3, [r7, #15]
 80009e8:	e006      	b.n	80009f8 <SCH_Find_Task+0x30>
	for (uint8_t i = 0; i < SCH_MAX_TASKS; ++i)
 80009ea:	7bfb      	ldrb	r3, [r7, #15]
 80009ec:	3301      	adds	r3, #1
 80009ee:	73fb      	strb	r3, [r7, #15]
 80009f0:	7bfb      	ldrb	r3, [r7, #15]
 80009f2:	2b09      	cmp	r3, #9
 80009f4:	d9ef      	bls.n	80009d6 <SCH_Find_Task+0xe>
		}
	}

	// SCH_MAX_TASKS return value means the given task hasn't been added yet
	return SCH_MAX_TASKS;
 80009f6:	230a      	movs	r3, #10
}
 80009f8:	4618      	mov	r0, r3
 80009fa:	3714      	adds	r7, #20
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bc80      	pop	{r7}
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop
 8000a04:	2000012c 	.word	0x2000012c

08000a08 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b082      	sub	sp, #8
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == htim2.Instance)
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	681a      	ldr	r2, [r3, #0]
 8000a14:	4b07      	ldr	r3, [pc, #28]	; (8000a34 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	429a      	cmp	r2, r3
 8000a1a:	d106      	bne.n	8000a2a <HAL_TIM_PeriodElapsedCallback+0x22>
	{
		++display_counter;
 8000a1c:	4b06      	ldr	r3, [pc, #24]	; (8000a38 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	3301      	adds	r3, #1
 8000a22:	4a05      	ldr	r2, [pc, #20]	; (8000a38 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000a24:	6013      	str	r3, [r2, #0]
		SCH_Update();
 8000a26:	f7ff fe27 	bl	8000678 <SCH_Update>
	}
}
 8000a2a:	bf00      	nop
 8000a2c:	3708      	adds	r7, #8
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	20000098 	.word	0x20000098
 8000a38:	20000128 	.word	0x20000128

08000a3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b083      	sub	sp, #12
 8000a40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000a42:	4b0e      	ldr	r3, [pc, #56]	; (8000a7c <HAL_MspInit+0x40>)
 8000a44:	699b      	ldr	r3, [r3, #24]
 8000a46:	4a0d      	ldr	r2, [pc, #52]	; (8000a7c <HAL_MspInit+0x40>)
 8000a48:	f043 0301 	orr.w	r3, r3, #1
 8000a4c:	6193      	str	r3, [r2, #24]
 8000a4e:	4b0b      	ldr	r3, [pc, #44]	; (8000a7c <HAL_MspInit+0x40>)
 8000a50:	699b      	ldr	r3, [r3, #24]
 8000a52:	f003 0301 	and.w	r3, r3, #1
 8000a56:	607b      	str	r3, [r7, #4]
 8000a58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a5a:	4b08      	ldr	r3, [pc, #32]	; (8000a7c <HAL_MspInit+0x40>)
 8000a5c:	69db      	ldr	r3, [r3, #28]
 8000a5e:	4a07      	ldr	r2, [pc, #28]	; (8000a7c <HAL_MspInit+0x40>)
 8000a60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a64:	61d3      	str	r3, [r2, #28]
 8000a66:	4b05      	ldr	r3, [pc, #20]	; (8000a7c <HAL_MspInit+0x40>)
 8000a68:	69db      	ldr	r3, [r3, #28]
 8000a6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a6e:	603b      	str	r3, [r7, #0]
 8000a70:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a72:	bf00      	nop
 8000a74:	370c      	adds	r7, #12
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bc80      	pop	{r7}
 8000a7a:	4770      	bx	lr
 8000a7c:	40021000 	.word	0x40021000

08000a80 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b084      	sub	sp, #16
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000a90:	d113      	bne.n	8000aba <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000a92:	4b0c      	ldr	r3, [pc, #48]	; (8000ac4 <HAL_TIM_Base_MspInit+0x44>)
 8000a94:	69db      	ldr	r3, [r3, #28]
 8000a96:	4a0b      	ldr	r2, [pc, #44]	; (8000ac4 <HAL_TIM_Base_MspInit+0x44>)
 8000a98:	f043 0301 	orr.w	r3, r3, #1
 8000a9c:	61d3      	str	r3, [r2, #28]
 8000a9e:	4b09      	ldr	r3, [pc, #36]	; (8000ac4 <HAL_TIM_Base_MspInit+0x44>)
 8000aa0:	69db      	ldr	r3, [r3, #28]
 8000aa2:	f003 0301 	and.w	r3, r3, #1
 8000aa6:	60fb      	str	r3, [r7, #12]
 8000aa8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000aaa:	2200      	movs	r2, #0
 8000aac:	2100      	movs	r1, #0
 8000aae:	201c      	movs	r0, #28
 8000ab0:	f000 fa35 	bl	8000f1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000ab4:	201c      	movs	r0, #28
 8000ab6:	f000 fa4e 	bl	8000f56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000aba:	bf00      	nop
 8000abc:	3710      	adds	r7, #16
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	40021000 	.word	0x40021000

08000ac8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b088      	sub	sp, #32
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ad0:	f107 0310 	add.w	r3, r7, #16
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	601a      	str	r2, [r3, #0]
 8000ad8:	605a      	str	r2, [r3, #4]
 8000ada:	609a      	str	r2, [r3, #8]
 8000adc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	4a20      	ldr	r2, [pc, #128]	; (8000b64 <HAL_UART_MspInit+0x9c>)
 8000ae4:	4293      	cmp	r3, r2
 8000ae6:	d139      	bne.n	8000b5c <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000ae8:	4b1f      	ldr	r3, [pc, #124]	; (8000b68 <HAL_UART_MspInit+0xa0>)
 8000aea:	699b      	ldr	r3, [r3, #24]
 8000aec:	4a1e      	ldr	r2, [pc, #120]	; (8000b68 <HAL_UART_MspInit+0xa0>)
 8000aee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000af2:	6193      	str	r3, [r2, #24]
 8000af4:	4b1c      	ldr	r3, [pc, #112]	; (8000b68 <HAL_UART_MspInit+0xa0>)
 8000af6:	699b      	ldr	r3, [r3, #24]
 8000af8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000afc:	60fb      	str	r3, [r7, #12]
 8000afe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b00:	4b19      	ldr	r3, [pc, #100]	; (8000b68 <HAL_UART_MspInit+0xa0>)
 8000b02:	699b      	ldr	r3, [r3, #24]
 8000b04:	4a18      	ldr	r2, [pc, #96]	; (8000b68 <HAL_UART_MspInit+0xa0>)
 8000b06:	f043 0304 	orr.w	r3, r3, #4
 8000b0a:	6193      	str	r3, [r2, #24]
 8000b0c:	4b16      	ldr	r3, [pc, #88]	; (8000b68 <HAL_UART_MspInit+0xa0>)
 8000b0e:	699b      	ldr	r3, [r3, #24]
 8000b10:	f003 0304 	and.w	r3, r3, #4
 8000b14:	60bb      	str	r3, [r7, #8]
 8000b16:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000b18:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b1c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b1e:	2302      	movs	r3, #2
 8000b20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b22:	2303      	movs	r3, #3
 8000b24:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b26:	f107 0310 	add.w	r3, r7, #16
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	480f      	ldr	r0, [pc, #60]	; (8000b6c <HAL_UART_MspInit+0xa4>)
 8000b2e:	f000 fadf 	bl	80010f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000b32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b36:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b40:	f107 0310 	add.w	r3, r7, #16
 8000b44:	4619      	mov	r1, r3
 8000b46:	4809      	ldr	r0, [pc, #36]	; (8000b6c <HAL_UART_MspInit+0xa4>)
 8000b48:	f000 fad2 	bl	80010f0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	2100      	movs	r1, #0
 8000b50:	2025      	movs	r0, #37	; 0x25
 8000b52:	f000 f9e4 	bl	8000f1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000b56:	2025      	movs	r0, #37	; 0x25
 8000b58:	f000 f9fd 	bl	8000f56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000b5c:	bf00      	nop
 8000b5e:	3720      	adds	r7, #32
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	40013800 	.word	0x40013800
 8000b68:	40021000 	.word	0x40021000
 8000b6c:	40010800 	.word	0x40010800

08000b70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b74:	e7fe      	b.n	8000b74 <NMI_Handler+0x4>

08000b76 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b76:	b480      	push	{r7}
 8000b78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b7a:	e7fe      	b.n	8000b7a <HardFault_Handler+0x4>

08000b7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b80:	e7fe      	b.n	8000b80 <MemManage_Handler+0x4>

08000b82 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b82:	b480      	push	{r7}
 8000b84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b86:	e7fe      	b.n	8000b86 <BusFault_Handler+0x4>

08000b88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b8c:	e7fe      	b.n	8000b8c <UsageFault_Handler+0x4>

08000b8e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b8e:	b480      	push	{r7}
 8000b90:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b92:	bf00      	nop
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bc80      	pop	{r7}
 8000b98:	4770      	bx	lr

08000b9a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b9a:	b480      	push	{r7}
 8000b9c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b9e:	bf00      	nop
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bc80      	pop	{r7}
 8000ba4:	4770      	bx	lr

08000ba6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ba6:	b480      	push	{r7}
 8000ba8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000baa:	bf00      	nop
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bc80      	pop	{r7}
 8000bb0:	4770      	bx	lr

08000bb2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bb2:	b580      	push	{r7, lr}
 8000bb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bb6:	f000 f8bf 	bl	8000d38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bba:	bf00      	nop
 8000bbc:	bd80      	pop	{r7, pc}
	...

08000bc0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000bc4:	4802      	ldr	r0, [pc, #8]	; (8000bd0 <TIM2_IRQHandler+0x10>)
 8000bc6:	f001 f903 	bl	8001dd0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000bca:	bf00      	nop
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	20000098 	.word	0x20000098

08000bd4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000bd8:	4802      	ldr	r0, [pc, #8]	; (8000be4 <USART1_IRQHandler+0x10>)
 8000bda:	f001 fd19 	bl	8002610 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000bde:	bf00      	nop
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	200000e0 	.word	0x200000e0

08000be8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b086      	sub	sp, #24
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bf0:	4a14      	ldr	r2, [pc, #80]	; (8000c44 <_sbrk+0x5c>)
 8000bf2:	4b15      	ldr	r3, [pc, #84]	; (8000c48 <_sbrk+0x60>)
 8000bf4:	1ad3      	subs	r3, r2, r3
 8000bf6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bfc:	4b13      	ldr	r3, [pc, #76]	; (8000c4c <_sbrk+0x64>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d102      	bne.n	8000c0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c04:	4b11      	ldr	r3, [pc, #68]	; (8000c4c <_sbrk+0x64>)
 8000c06:	4a12      	ldr	r2, [pc, #72]	; (8000c50 <_sbrk+0x68>)
 8000c08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c0a:	4b10      	ldr	r3, [pc, #64]	; (8000c4c <_sbrk+0x64>)
 8000c0c:	681a      	ldr	r2, [r3, #0]
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	4413      	add	r3, r2
 8000c12:	693a      	ldr	r2, [r7, #16]
 8000c14:	429a      	cmp	r2, r3
 8000c16:	d207      	bcs.n	8000c28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c18:	f002 fa4a 	bl	80030b0 <__errno>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	220c      	movs	r2, #12
 8000c20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c22:	f04f 33ff 	mov.w	r3, #4294967295
 8000c26:	e009      	b.n	8000c3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c28:	4b08      	ldr	r3, [pc, #32]	; (8000c4c <_sbrk+0x64>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c2e:	4b07      	ldr	r3, [pc, #28]	; (8000c4c <_sbrk+0x64>)
 8000c30:	681a      	ldr	r2, [r3, #0]
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	4413      	add	r3, r2
 8000c36:	4a05      	ldr	r2, [pc, #20]	; (8000c4c <_sbrk+0x64>)
 8000c38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c3a:	68fb      	ldr	r3, [r7, #12]
}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	3718      	adds	r7, #24
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	20002800 	.word	0x20002800
 8000c48:	00000400 	.word	0x00000400
 8000c4c:	200001d0 	.word	0x200001d0
 8000c50:	200001e8 	.word	0x200001e8

08000c54 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c58:	bf00      	nop
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bc80      	pop	{r7}
 8000c5e:	4770      	bx	lr

08000c60 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c60:	f7ff fff8 	bl	8000c54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c64:	480b      	ldr	r0, [pc, #44]	; (8000c94 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000c66:	490c      	ldr	r1, [pc, #48]	; (8000c98 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000c68:	4a0c      	ldr	r2, [pc, #48]	; (8000c9c <LoopFillZerobss+0x16>)
  movs r3, #0
 8000c6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c6c:	e002      	b.n	8000c74 <LoopCopyDataInit>

08000c6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c72:	3304      	adds	r3, #4

08000c74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c78:	d3f9      	bcc.n	8000c6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c7a:	4a09      	ldr	r2, [pc, #36]	; (8000ca0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000c7c:	4c09      	ldr	r4, [pc, #36]	; (8000ca4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c80:	e001      	b.n	8000c86 <LoopFillZerobss>

08000c82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c84:	3204      	adds	r2, #4

08000c86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c88:	d3fb      	bcc.n	8000c82 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c8a:	f002 fa17 	bl	80030bc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c8e:	f7ff fad9 	bl	8000244 <main>
  bx lr
 8000c92:	4770      	bx	lr
  ldr r0, =_sdata
 8000c94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c98:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000c9c:	08003ad8 	.word	0x08003ad8
  ldr r2, =_sbss
 8000ca0:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000ca4:	200001e8 	.word	0x200001e8

08000ca8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ca8:	e7fe      	b.n	8000ca8 <ADC1_2_IRQHandler>
	...

08000cac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cb0:	4b08      	ldr	r3, [pc, #32]	; (8000cd4 <HAL_Init+0x28>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4a07      	ldr	r2, [pc, #28]	; (8000cd4 <HAL_Init+0x28>)
 8000cb6:	f043 0310 	orr.w	r3, r3, #16
 8000cba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cbc:	2003      	movs	r0, #3
 8000cbe:	f000 f923 	bl	8000f08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cc2:	200f      	movs	r0, #15
 8000cc4:	f000 f808 	bl	8000cd8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cc8:	f7ff feb8 	bl	8000a3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ccc:	2300      	movs	r3, #0
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	40022000 	.word	0x40022000

08000cd8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ce0:	4b12      	ldr	r3, [pc, #72]	; (8000d2c <HAL_InitTick+0x54>)
 8000ce2:	681a      	ldr	r2, [r3, #0]
 8000ce4:	4b12      	ldr	r3, [pc, #72]	; (8000d30 <HAL_InitTick+0x58>)
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	4619      	mov	r1, r3
 8000cea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cee:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f000 f93b 	bl	8000f72 <HAL_SYSTICK_Config>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d001      	beq.n	8000d06 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d02:	2301      	movs	r3, #1
 8000d04:	e00e      	b.n	8000d24 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	2b0f      	cmp	r3, #15
 8000d0a:	d80a      	bhi.n	8000d22 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	6879      	ldr	r1, [r7, #4]
 8000d10:	f04f 30ff 	mov.w	r0, #4294967295
 8000d14:	f000 f903 	bl	8000f1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d18:	4a06      	ldr	r2, [pc, #24]	; (8000d34 <HAL_InitTick+0x5c>)
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	e000      	b.n	8000d24 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d22:	2301      	movs	r3, #1
}
 8000d24:	4618      	mov	r0, r3
 8000d26:	3708      	adds	r7, #8
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	20000004 	.word	0x20000004
 8000d30:	2000000c 	.word	0x2000000c
 8000d34:	20000008 	.word	0x20000008

08000d38 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d3c:	4b05      	ldr	r3, [pc, #20]	; (8000d54 <HAL_IncTick+0x1c>)
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	461a      	mov	r2, r3
 8000d42:	4b05      	ldr	r3, [pc, #20]	; (8000d58 <HAL_IncTick+0x20>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	4413      	add	r3, r2
 8000d48:	4a03      	ldr	r2, [pc, #12]	; (8000d58 <HAL_IncTick+0x20>)
 8000d4a:	6013      	str	r3, [r2, #0]
}
 8000d4c:	bf00      	nop
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bc80      	pop	{r7}
 8000d52:	4770      	bx	lr
 8000d54:	2000000c 	.word	0x2000000c
 8000d58:	200001d4 	.word	0x200001d4

08000d5c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  return uwTick;
 8000d60:	4b02      	ldr	r3, [pc, #8]	; (8000d6c <HAL_GetTick+0x10>)
 8000d62:	681b      	ldr	r3, [r3, #0]
}
 8000d64:	4618      	mov	r0, r3
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bc80      	pop	{r7}
 8000d6a:	4770      	bx	lr
 8000d6c:	200001d4 	.word	0x200001d4

08000d70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b085      	sub	sp, #20
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	f003 0307 	and.w	r3, r3, #7
 8000d7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d80:	4b0c      	ldr	r3, [pc, #48]	; (8000db4 <__NVIC_SetPriorityGrouping+0x44>)
 8000d82:	68db      	ldr	r3, [r3, #12]
 8000d84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d86:	68ba      	ldr	r2, [r7, #8]
 8000d88:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d8c:	4013      	ands	r3, r2
 8000d8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d94:	68bb      	ldr	r3, [r7, #8]
 8000d96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d98:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000da0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000da2:	4a04      	ldr	r2, [pc, #16]	; (8000db4 <__NVIC_SetPriorityGrouping+0x44>)
 8000da4:	68bb      	ldr	r3, [r7, #8]
 8000da6:	60d3      	str	r3, [r2, #12]
}
 8000da8:	bf00      	nop
 8000daa:	3714      	adds	r7, #20
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bc80      	pop	{r7}
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	e000ed00 	.word	0xe000ed00

08000db8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dbc:	4b04      	ldr	r3, [pc, #16]	; (8000dd0 <__NVIC_GetPriorityGrouping+0x18>)
 8000dbe:	68db      	ldr	r3, [r3, #12]
 8000dc0:	0a1b      	lsrs	r3, r3, #8
 8000dc2:	f003 0307 	and.w	r3, r3, #7
}
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bc80      	pop	{r7}
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop
 8000dd0:	e000ed00 	.word	0xe000ed00

08000dd4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b083      	sub	sp, #12
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	4603      	mov	r3, r0
 8000ddc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	db0b      	blt.n	8000dfe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000de6:	79fb      	ldrb	r3, [r7, #7]
 8000de8:	f003 021f 	and.w	r2, r3, #31
 8000dec:	4906      	ldr	r1, [pc, #24]	; (8000e08 <__NVIC_EnableIRQ+0x34>)
 8000dee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000df2:	095b      	lsrs	r3, r3, #5
 8000df4:	2001      	movs	r0, #1
 8000df6:	fa00 f202 	lsl.w	r2, r0, r2
 8000dfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000dfe:	bf00      	nop
 8000e00:	370c      	adds	r7, #12
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bc80      	pop	{r7}
 8000e06:	4770      	bx	lr
 8000e08:	e000e100 	.word	0xe000e100

08000e0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b083      	sub	sp, #12
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	4603      	mov	r3, r0
 8000e14:	6039      	str	r1, [r7, #0]
 8000e16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	db0a      	blt.n	8000e36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	b2da      	uxtb	r2, r3
 8000e24:	490c      	ldr	r1, [pc, #48]	; (8000e58 <__NVIC_SetPriority+0x4c>)
 8000e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e2a:	0112      	lsls	r2, r2, #4
 8000e2c:	b2d2      	uxtb	r2, r2
 8000e2e:	440b      	add	r3, r1
 8000e30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e34:	e00a      	b.n	8000e4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	b2da      	uxtb	r2, r3
 8000e3a:	4908      	ldr	r1, [pc, #32]	; (8000e5c <__NVIC_SetPriority+0x50>)
 8000e3c:	79fb      	ldrb	r3, [r7, #7]
 8000e3e:	f003 030f 	and.w	r3, r3, #15
 8000e42:	3b04      	subs	r3, #4
 8000e44:	0112      	lsls	r2, r2, #4
 8000e46:	b2d2      	uxtb	r2, r2
 8000e48:	440b      	add	r3, r1
 8000e4a:	761a      	strb	r2, [r3, #24]
}
 8000e4c:	bf00      	nop
 8000e4e:	370c      	adds	r7, #12
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bc80      	pop	{r7}
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop
 8000e58:	e000e100 	.word	0xe000e100
 8000e5c:	e000ed00 	.word	0xe000ed00

08000e60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b089      	sub	sp, #36	; 0x24
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	60f8      	str	r0, [r7, #12]
 8000e68:	60b9      	str	r1, [r7, #8]
 8000e6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	f003 0307 	and.w	r3, r3, #7
 8000e72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e74:	69fb      	ldr	r3, [r7, #28]
 8000e76:	f1c3 0307 	rsb	r3, r3, #7
 8000e7a:	2b04      	cmp	r3, #4
 8000e7c:	bf28      	it	cs
 8000e7e:	2304      	movcs	r3, #4
 8000e80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e82:	69fb      	ldr	r3, [r7, #28]
 8000e84:	3304      	adds	r3, #4
 8000e86:	2b06      	cmp	r3, #6
 8000e88:	d902      	bls.n	8000e90 <NVIC_EncodePriority+0x30>
 8000e8a:	69fb      	ldr	r3, [r7, #28]
 8000e8c:	3b03      	subs	r3, #3
 8000e8e:	e000      	b.n	8000e92 <NVIC_EncodePriority+0x32>
 8000e90:	2300      	movs	r3, #0
 8000e92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e94:	f04f 32ff 	mov.w	r2, #4294967295
 8000e98:	69bb      	ldr	r3, [r7, #24]
 8000e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9e:	43da      	mvns	r2, r3
 8000ea0:	68bb      	ldr	r3, [r7, #8]
 8000ea2:	401a      	ands	r2, r3
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ea8:	f04f 31ff 	mov.w	r1, #4294967295
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	fa01 f303 	lsl.w	r3, r1, r3
 8000eb2:	43d9      	mvns	r1, r3
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000eb8:	4313      	orrs	r3, r2
         );
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	3724      	adds	r7, #36	; 0x24
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bc80      	pop	{r7}
 8000ec2:	4770      	bx	lr

08000ec4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	3b01      	subs	r3, #1
 8000ed0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ed4:	d301      	bcc.n	8000eda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	e00f      	b.n	8000efa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000eda:	4a0a      	ldr	r2, [pc, #40]	; (8000f04 <SysTick_Config+0x40>)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	3b01      	subs	r3, #1
 8000ee0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ee2:	210f      	movs	r1, #15
 8000ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ee8:	f7ff ff90 	bl	8000e0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000eec:	4b05      	ldr	r3, [pc, #20]	; (8000f04 <SysTick_Config+0x40>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ef2:	4b04      	ldr	r3, [pc, #16]	; (8000f04 <SysTick_Config+0x40>)
 8000ef4:	2207      	movs	r2, #7
 8000ef6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ef8:	2300      	movs	r3, #0
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	3708      	adds	r7, #8
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	e000e010 	.word	0xe000e010

08000f08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f10:	6878      	ldr	r0, [r7, #4]
 8000f12:	f7ff ff2d 	bl	8000d70 <__NVIC_SetPriorityGrouping>
}
 8000f16:	bf00      	nop
 8000f18:	3708      	adds	r7, #8
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}

08000f1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f1e:	b580      	push	{r7, lr}
 8000f20:	b086      	sub	sp, #24
 8000f22:	af00      	add	r7, sp, #0
 8000f24:	4603      	mov	r3, r0
 8000f26:	60b9      	str	r1, [r7, #8]
 8000f28:	607a      	str	r2, [r7, #4]
 8000f2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f30:	f7ff ff42 	bl	8000db8 <__NVIC_GetPriorityGrouping>
 8000f34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f36:	687a      	ldr	r2, [r7, #4]
 8000f38:	68b9      	ldr	r1, [r7, #8]
 8000f3a:	6978      	ldr	r0, [r7, #20]
 8000f3c:	f7ff ff90 	bl	8000e60 <NVIC_EncodePriority>
 8000f40:	4602      	mov	r2, r0
 8000f42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f46:	4611      	mov	r1, r2
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f7ff ff5f 	bl	8000e0c <__NVIC_SetPriority>
}
 8000f4e:	bf00      	nop
 8000f50:	3718      	adds	r7, #24
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}

08000f56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f56:	b580      	push	{r7, lr}
 8000f58:	b082      	sub	sp, #8
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f64:	4618      	mov	r0, r3
 8000f66:	f7ff ff35 	bl	8000dd4 <__NVIC_EnableIRQ>
}
 8000f6a:	bf00      	nop
 8000f6c:	3708      	adds	r7, #8
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}

08000f72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f72:	b580      	push	{r7, lr}
 8000f74:	b082      	sub	sp, #8
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f7a:	6878      	ldr	r0, [r7, #4]
 8000f7c:	f7ff ffa2 	bl	8000ec4 <SysTick_Config>
 8000f80:	4603      	mov	r3, r0
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3708      	adds	r7, #8
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}

08000f8a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000f8a:	b480      	push	{r7}
 8000f8c:	b085      	sub	sp, #20
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000f92:	2300      	movs	r3, #0
 8000f94:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	2b02      	cmp	r3, #2
 8000fa0:	d008      	beq.n	8000fb4 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	2204      	movs	r2, #4
 8000fa6:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	2200      	movs	r2, #0
 8000fac:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	e020      	b.n	8000ff6 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	681a      	ldr	r2, [r3, #0]
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	f022 020e 	bic.w	r2, r2, #14
 8000fc2:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	681a      	ldr	r2, [r3, #0]
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f022 0201 	bic.w	r2, r2, #1
 8000fd2:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fdc:	2101      	movs	r1, #1
 8000fde:	fa01 f202 	lsl.w	r2, r1, r2
 8000fe2:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	2200      	movs	r2, #0
 8000ff0:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000ff4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3714      	adds	r7, #20
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bc80      	pop	{r7}
 8000ffe:	4770      	bx	lr

08001000 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001008:	2300      	movs	r3, #0
 800100a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001012:	b2db      	uxtb	r3, r3
 8001014:	2b02      	cmp	r3, #2
 8001016:	d005      	beq.n	8001024 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	2204      	movs	r2, #4
 800101c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800101e:	2301      	movs	r3, #1
 8001020:	73fb      	strb	r3, [r7, #15]
 8001022:	e051      	b.n	80010c8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	681a      	ldr	r2, [r3, #0]
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f022 020e 	bic.w	r2, r2, #14
 8001032:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	681a      	ldr	r2, [r3, #0]
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f022 0201 	bic.w	r2, r2, #1
 8001042:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a22      	ldr	r2, [pc, #136]	; (80010d4 <HAL_DMA_Abort_IT+0xd4>)
 800104a:	4293      	cmp	r3, r2
 800104c:	d029      	beq.n	80010a2 <HAL_DMA_Abort_IT+0xa2>
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	4a21      	ldr	r2, [pc, #132]	; (80010d8 <HAL_DMA_Abort_IT+0xd8>)
 8001054:	4293      	cmp	r3, r2
 8001056:	d022      	beq.n	800109e <HAL_DMA_Abort_IT+0x9e>
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a1f      	ldr	r2, [pc, #124]	; (80010dc <HAL_DMA_Abort_IT+0xdc>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d01a      	beq.n	8001098 <HAL_DMA_Abort_IT+0x98>
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	4a1e      	ldr	r2, [pc, #120]	; (80010e0 <HAL_DMA_Abort_IT+0xe0>)
 8001068:	4293      	cmp	r3, r2
 800106a:	d012      	beq.n	8001092 <HAL_DMA_Abort_IT+0x92>
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a1c      	ldr	r2, [pc, #112]	; (80010e4 <HAL_DMA_Abort_IT+0xe4>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d00a      	beq.n	800108c <HAL_DMA_Abort_IT+0x8c>
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4a1b      	ldr	r2, [pc, #108]	; (80010e8 <HAL_DMA_Abort_IT+0xe8>)
 800107c:	4293      	cmp	r3, r2
 800107e:	d102      	bne.n	8001086 <HAL_DMA_Abort_IT+0x86>
 8001080:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001084:	e00e      	b.n	80010a4 <HAL_DMA_Abort_IT+0xa4>
 8001086:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800108a:	e00b      	b.n	80010a4 <HAL_DMA_Abort_IT+0xa4>
 800108c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001090:	e008      	b.n	80010a4 <HAL_DMA_Abort_IT+0xa4>
 8001092:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001096:	e005      	b.n	80010a4 <HAL_DMA_Abort_IT+0xa4>
 8001098:	f44f 7380 	mov.w	r3, #256	; 0x100
 800109c:	e002      	b.n	80010a4 <HAL_DMA_Abort_IT+0xa4>
 800109e:	2310      	movs	r3, #16
 80010a0:	e000      	b.n	80010a4 <HAL_DMA_Abort_IT+0xa4>
 80010a2:	2301      	movs	r3, #1
 80010a4:	4a11      	ldr	r2, [pc, #68]	; (80010ec <HAL_DMA_Abort_IT+0xec>)
 80010a6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2201      	movs	r2, #1
 80010ac:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	2200      	movs	r2, #0
 80010b4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d003      	beq.n	80010c8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010c4:	6878      	ldr	r0, [r7, #4]
 80010c6:	4798      	blx	r3
    } 
  }
  return status;
 80010c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	3710      	adds	r7, #16
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	40020008 	.word	0x40020008
 80010d8:	4002001c 	.word	0x4002001c
 80010dc:	40020030 	.word	0x40020030
 80010e0:	40020044 	.word	0x40020044
 80010e4:	40020058 	.word	0x40020058
 80010e8:	4002006c 	.word	0x4002006c
 80010ec:	40020000 	.word	0x40020000

080010f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010f0:	b480      	push	{r7}
 80010f2:	b08b      	sub	sp, #44	; 0x2c
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80010fa:	2300      	movs	r3, #0
 80010fc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80010fe:	2300      	movs	r3, #0
 8001100:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001102:	e161      	b.n	80013c8 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001104:	2201      	movs	r2, #1
 8001106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001108:	fa02 f303 	lsl.w	r3, r2, r3
 800110c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	69fa      	ldr	r2, [r7, #28]
 8001114:	4013      	ands	r3, r2
 8001116:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001118:	69ba      	ldr	r2, [r7, #24]
 800111a:	69fb      	ldr	r3, [r7, #28]
 800111c:	429a      	cmp	r2, r3
 800111e:	f040 8150 	bne.w	80013c2 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	4a97      	ldr	r2, [pc, #604]	; (8001384 <HAL_GPIO_Init+0x294>)
 8001128:	4293      	cmp	r3, r2
 800112a:	d05e      	beq.n	80011ea <HAL_GPIO_Init+0xfa>
 800112c:	4a95      	ldr	r2, [pc, #596]	; (8001384 <HAL_GPIO_Init+0x294>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d875      	bhi.n	800121e <HAL_GPIO_Init+0x12e>
 8001132:	4a95      	ldr	r2, [pc, #596]	; (8001388 <HAL_GPIO_Init+0x298>)
 8001134:	4293      	cmp	r3, r2
 8001136:	d058      	beq.n	80011ea <HAL_GPIO_Init+0xfa>
 8001138:	4a93      	ldr	r2, [pc, #588]	; (8001388 <HAL_GPIO_Init+0x298>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d86f      	bhi.n	800121e <HAL_GPIO_Init+0x12e>
 800113e:	4a93      	ldr	r2, [pc, #588]	; (800138c <HAL_GPIO_Init+0x29c>)
 8001140:	4293      	cmp	r3, r2
 8001142:	d052      	beq.n	80011ea <HAL_GPIO_Init+0xfa>
 8001144:	4a91      	ldr	r2, [pc, #580]	; (800138c <HAL_GPIO_Init+0x29c>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d869      	bhi.n	800121e <HAL_GPIO_Init+0x12e>
 800114a:	4a91      	ldr	r2, [pc, #580]	; (8001390 <HAL_GPIO_Init+0x2a0>)
 800114c:	4293      	cmp	r3, r2
 800114e:	d04c      	beq.n	80011ea <HAL_GPIO_Init+0xfa>
 8001150:	4a8f      	ldr	r2, [pc, #572]	; (8001390 <HAL_GPIO_Init+0x2a0>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d863      	bhi.n	800121e <HAL_GPIO_Init+0x12e>
 8001156:	4a8f      	ldr	r2, [pc, #572]	; (8001394 <HAL_GPIO_Init+0x2a4>)
 8001158:	4293      	cmp	r3, r2
 800115a:	d046      	beq.n	80011ea <HAL_GPIO_Init+0xfa>
 800115c:	4a8d      	ldr	r2, [pc, #564]	; (8001394 <HAL_GPIO_Init+0x2a4>)
 800115e:	4293      	cmp	r3, r2
 8001160:	d85d      	bhi.n	800121e <HAL_GPIO_Init+0x12e>
 8001162:	2b12      	cmp	r3, #18
 8001164:	d82a      	bhi.n	80011bc <HAL_GPIO_Init+0xcc>
 8001166:	2b12      	cmp	r3, #18
 8001168:	d859      	bhi.n	800121e <HAL_GPIO_Init+0x12e>
 800116a:	a201      	add	r2, pc, #4	; (adr r2, 8001170 <HAL_GPIO_Init+0x80>)
 800116c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001170:	080011eb 	.word	0x080011eb
 8001174:	080011c5 	.word	0x080011c5
 8001178:	080011d7 	.word	0x080011d7
 800117c:	08001219 	.word	0x08001219
 8001180:	0800121f 	.word	0x0800121f
 8001184:	0800121f 	.word	0x0800121f
 8001188:	0800121f 	.word	0x0800121f
 800118c:	0800121f 	.word	0x0800121f
 8001190:	0800121f 	.word	0x0800121f
 8001194:	0800121f 	.word	0x0800121f
 8001198:	0800121f 	.word	0x0800121f
 800119c:	0800121f 	.word	0x0800121f
 80011a0:	0800121f 	.word	0x0800121f
 80011a4:	0800121f 	.word	0x0800121f
 80011a8:	0800121f 	.word	0x0800121f
 80011ac:	0800121f 	.word	0x0800121f
 80011b0:	0800121f 	.word	0x0800121f
 80011b4:	080011cd 	.word	0x080011cd
 80011b8:	080011e1 	.word	0x080011e1
 80011bc:	4a76      	ldr	r2, [pc, #472]	; (8001398 <HAL_GPIO_Init+0x2a8>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	d013      	beq.n	80011ea <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80011c2:	e02c      	b.n	800121e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	68db      	ldr	r3, [r3, #12]
 80011c8:	623b      	str	r3, [r7, #32]
          break;
 80011ca:	e029      	b.n	8001220 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	68db      	ldr	r3, [r3, #12]
 80011d0:	3304      	adds	r3, #4
 80011d2:	623b      	str	r3, [r7, #32]
          break;
 80011d4:	e024      	b.n	8001220 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	68db      	ldr	r3, [r3, #12]
 80011da:	3308      	adds	r3, #8
 80011dc:	623b      	str	r3, [r7, #32]
          break;
 80011de:	e01f      	b.n	8001220 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	330c      	adds	r3, #12
 80011e6:	623b      	str	r3, [r7, #32]
          break;
 80011e8:	e01a      	b.n	8001220 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	689b      	ldr	r3, [r3, #8]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d102      	bne.n	80011f8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80011f2:	2304      	movs	r3, #4
 80011f4:	623b      	str	r3, [r7, #32]
          break;
 80011f6:	e013      	b.n	8001220 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	689b      	ldr	r3, [r3, #8]
 80011fc:	2b01      	cmp	r3, #1
 80011fe:	d105      	bne.n	800120c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001200:	2308      	movs	r3, #8
 8001202:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	69fa      	ldr	r2, [r7, #28]
 8001208:	611a      	str	r2, [r3, #16]
          break;
 800120a:	e009      	b.n	8001220 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800120c:	2308      	movs	r3, #8
 800120e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	69fa      	ldr	r2, [r7, #28]
 8001214:	615a      	str	r2, [r3, #20]
          break;
 8001216:	e003      	b.n	8001220 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001218:	2300      	movs	r3, #0
 800121a:	623b      	str	r3, [r7, #32]
          break;
 800121c:	e000      	b.n	8001220 <HAL_GPIO_Init+0x130>
          break;
 800121e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001220:	69bb      	ldr	r3, [r7, #24]
 8001222:	2bff      	cmp	r3, #255	; 0xff
 8001224:	d801      	bhi.n	800122a <HAL_GPIO_Init+0x13a>
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	e001      	b.n	800122e <HAL_GPIO_Init+0x13e>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	3304      	adds	r3, #4
 800122e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001230:	69bb      	ldr	r3, [r7, #24]
 8001232:	2bff      	cmp	r3, #255	; 0xff
 8001234:	d802      	bhi.n	800123c <HAL_GPIO_Init+0x14c>
 8001236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001238:	009b      	lsls	r3, r3, #2
 800123a:	e002      	b.n	8001242 <HAL_GPIO_Init+0x152>
 800123c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800123e:	3b08      	subs	r3, #8
 8001240:	009b      	lsls	r3, r3, #2
 8001242:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001244:	697b      	ldr	r3, [r7, #20]
 8001246:	681a      	ldr	r2, [r3, #0]
 8001248:	210f      	movs	r1, #15
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	fa01 f303 	lsl.w	r3, r1, r3
 8001250:	43db      	mvns	r3, r3
 8001252:	401a      	ands	r2, r3
 8001254:	6a39      	ldr	r1, [r7, #32]
 8001256:	693b      	ldr	r3, [r7, #16]
 8001258:	fa01 f303 	lsl.w	r3, r1, r3
 800125c:	431a      	orrs	r2, r3
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800126a:	2b00      	cmp	r3, #0
 800126c:	f000 80a9 	beq.w	80013c2 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001270:	4b4a      	ldr	r3, [pc, #296]	; (800139c <HAL_GPIO_Init+0x2ac>)
 8001272:	699b      	ldr	r3, [r3, #24]
 8001274:	4a49      	ldr	r2, [pc, #292]	; (800139c <HAL_GPIO_Init+0x2ac>)
 8001276:	f043 0301 	orr.w	r3, r3, #1
 800127a:	6193      	str	r3, [r2, #24]
 800127c:	4b47      	ldr	r3, [pc, #284]	; (800139c <HAL_GPIO_Init+0x2ac>)
 800127e:	699b      	ldr	r3, [r3, #24]
 8001280:	f003 0301 	and.w	r3, r3, #1
 8001284:	60bb      	str	r3, [r7, #8]
 8001286:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001288:	4a45      	ldr	r2, [pc, #276]	; (80013a0 <HAL_GPIO_Init+0x2b0>)
 800128a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800128c:	089b      	lsrs	r3, r3, #2
 800128e:	3302      	adds	r3, #2
 8001290:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001294:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001298:	f003 0303 	and.w	r3, r3, #3
 800129c:	009b      	lsls	r3, r3, #2
 800129e:	220f      	movs	r2, #15
 80012a0:	fa02 f303 	lsl.w	r3, r2, r3
 80012a4:	43db      	mvns	r3, r3
 80012a6:	68fa      	ldr	r2, [r7, #12]
 80012a8:	4013      	ands	r3, r2
 80012aa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	4a3d      	ldr	r2, [pc, #244]	; (80013a4 <HAL_GPIO_Init+0x2b4>)
 80012b0:	4293      	cmp	r3, r2
 80012b2:	d00d      	beq.n	80012d0 <HAL_GPIO_Init+0x1e0>
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	4a3c      	ldr	r2, [pc, #240]	; (80013a8 <HAL_GPIO_Init+0x2b8>)
 80012b8:	4293      	cmp	r3, r2
 80012ba:	d007      	beq.n	80012cc <HAL_GPIO_Init+0x1dc>
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	4a3b      	ldr	r2, [pc, #236]	; (80013ac <HAL_GPIO_Init+0x2bc>)
 80012c0:	4293      	cmp	r3, r2
 80012c2:	d101      	bne.n	80012c8 <HAL_GPIO_Init+0x1d8>
 80012c4:	2302      	movs	r3, #2
 80012c6:	e004      	b.n	80012d2 <HAL_GPIO_Init+0x1e2>
 80012c8:	2303      	movs	r3, #3
 80012ca:	e002      	b.n	80012d2 <HAL_GPIO_Init+0x1e2>
 80012cc:	2301      	movs	r3, #1
 80012ce:	e000      	b.n	80012d2 <HAL_GPIO_Init+0x1e2>
 80012d0:	2300      	movs	r3, #0
 80012d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012d4:	f002 0203 	and.w	r2, r2, #3
 80012d8:	0092      	lsls	r2, r2, #2
 80012da:	4093      	lsls	r3, r2
 80012dc:	68fa      	ldr	r2, [r7, #12]
 80012de:	4313      	orrs	r3, r2
 80012e0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80012e2:	492f      	ldr	r1, [pc, #188]	; (80013a0 <HAL_GPIO_Init+0x2b0>)
 80012e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012e6:	089b      	lsrs	r3, r3, #2
 80012e8:	3302      	adds	r3, #2
 80012ea:	68fa      	ldr	r2, [r7, #12]
 80012ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d006      	beq.n	800130a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80012fc:	4b2c      	ldr	r3, [pc, #176]	; (80013b0 <HAL_GPIO_Init+0x2c0>)
 80012fe:	689a      	ldr	r2, [r3, #8]
 8001300:	492b      	ldr	r1, [pc, #172]	; (80013b0 <HAL_GPIO_Init+0x2c0>)
 8001302:	69bb      	ldr	r3, [r7, #24]
 8001304:	4313      	orrs	r3, r2
 8001306:	608b      	str	r3, [r1, #8]
 8001308:	e006      	b.n	8001318 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800130a:	4b29      	ldr	r3, [pc, #164]	; (80013b0 <HAL_GPIO_Init+0x2c0>)
 800130c:	689a      	ldr	r2, [r3, #8]
 800130e:	69bb      	ldr	r3, [r7, #24]
 8001310:	43db      	mvns	r3, r3
 8001312:	4927      	ldr	r1, [pc, #156]	; (80013b0 <HAL_GPIO_Init+0x2c0>)
 8001314:	4013      	ands	r3, r2
 8001316:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001320:	2b00      	cmp	r3, #0
 8001322:	d006      	beq.n	8001332 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001324:	4b22      	ldr	r3, [pc, #136]	; (80013b0 <HAL_GPIO_Init+0x2c0>)
 8001326:	68da      	ldr	r2, [r3, #12]
 8001328:	4921      	ldr	r1, [pc, #132]	; (80013b0 <HAL_GPIO_Init+0x2c0>)
 800132a:	69bb      	ldr	r3, [r7, #24]
 800132c:	4313      	orrs	r3, r2
 800132e:	60cb      	str	r3, [r1, #12]
 8001330:	e006      	b.n	8001340 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001332:	4b1f      	ldr	r3, [pc, #124]	; (80013b0 <HAL_GPIO_Init+0x2c0>)
 8001334:	68da      	ldr	r2, [r3, #12]
 8001336:	69bb      	ldr	r3, [r7, #24]
 8001338:	43db      	mvns	r3, r3
 800133a:	491d      	ldr	r1, [pc, #116]	; (80013b0 <HAL_GPIO_Init+0x2c0>)
 800133c:	4013      	ands	r3, r2
 800133e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001348:	2b00      	cmp	r3, #0
 800134a:	d006      	beq.n	800135a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800134c:	4b18      	ldr	r3, [pc, #96]	; (80013b0 <HAL_GPIO_Init+0x2c0>)
 800134e:	685a      	ldr	r2, [r3, #4]
 8001350:	4917      	ldr	r1, [pc, #92]	; (80013b0 <HAL_GPIO_Init+0x2c0>)
 8001352:	69bb      	ldr	r3, [r7, #24]
 8001354:	4313      	orrs	r3, r2
 8001356:	604b      	str	r3, [r1, #4]
 8001358:	e006      	b.n	8001368 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800135a:	4b15      	ldr	r3, [pc, #84]	; (80013b0 <HAL_GPIO_Init+0x2c0>)
 800135c:	685a      	ldr	r2, [r3, #4]
 800135e:	69bb      	ldr	r3, [r7, #24]
 8001360:	43db      	mvns	r3, r3
 8001362:	4913      	ldr	r1, [pc, #76]	; (80013b0 <HAL_GPIO_Init+0x2c0>)
 8001364:	4013      	ands	r3, r2
 8001366:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001370:	2b00      	cmp	r3, #0
 8001372:	d01f      	beq.n	80013b4 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001374:	4b0e      	ldr	r3, [pc, #56]	; (80013b0 <HAL_GPIO_Init+0x2c0>)
 8001376:	681a      	ldr	r2, [r3, #0]
 8001378:	490d      	ldr	r1, [pc, #52]	; (80013b0 <HAL_GPIO_Init+0x2c0>)
 800137a:	69bb      	ldr	r3, [r7, #24]
 800137c:	4313      	orrs	r3, r2
 800137e:	600b      	str	r3, [r1, #0]
 8001380:	e01f      	b.n	80013c2 <HAL_GPIO_Init+0x2d2>
 8001382:	bf00      	nop
 8001384:	10320000 	.word	0x10320000
 8001388:	10310000 	.word	0x10310000
 800138c:	10220000 	.word	0x10220000
 8001390:	10210000 	.word	0x10210000
 8001394:	10120000 	.word	0x10120000
 8001398:	10110000 	.word	0x10110000
 800139c:	40021000 	.word	0x40021000
 80013a0:	40010000 	.word	0x40010000
 80013a4:	40010800 	.word	0x40010800
 80013a8:	40010c00 	.word	0x40010c00
 80013ac:	40011000 	.word	0x40011000
 80013b0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80013b4:	4b0b      	ldr	r3, [pc, #44]	; (80013e4 <HAL_GPIO_Init+0x2f4>)
 80013b6:	681a      	ldr	r2, [r3, #0]
 80013b8:	69bb      	ldr	r3, [r7, #24]
 80013ba:	43db      	mvns	r3, r3
 80013bc:	4909      	ldr	r1, [pc, #36]	; (80013e4 <HAL_GPIO_Init+0x2f4>)
 80013be:	4013      	ands	r3, r2
 80013c0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80013c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013c4:	3301      	adds	r3, #1
 80013c6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	681a      	ldr	r2, [r3, #0]
 80013cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013ce:	fa22 f303 	lsr.w	r3, r2, r3
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	f47f ae96 	bne.w	8001104 <HAL_GPIO_Init+0x14>
  }
}
 80013d8:	bf00      	nop
 80013da:	bf00      	nop
 80013dc:	372c      	adds	r7, #44	; 0x2c
 80013de:	46bd      	mov	sp, r7
 80013e0:	bc80      	pop	{r7}
 80013e2:	4770      	bx	lr
 80013e4:	40010400 	.word	0x40010400

080013e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b085      	sub	sp, #20
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	460b      	mov	r3, r1
 80013f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	689a      	ldr	r2, [r3, #8]
 80013f8:	887b      	ldrh	r3, [r7, #2]
 80013fa:	4013      	ands	r3, r2
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d002      	beq.n	8001406 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001400:	2301      	movs	r3, #1
 8001402:	73fb      	strb	r3, [r7, #15]
 8001404:	e001      	b.n	800140a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001406:	2300      	movs	r3, #0
 8001408:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800140a:	7bfb      	ldrb	r3, [r7, #15]
}
 800140c:	4618      	mov	r0, r3
 800140e:	3714      	adds	r7, #20
 8001410:	46bd      	mov	sp, r7
 8001412:	bc80      	pop	{r7}
 8001414:	4770      	bx	lr

08001416 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001416:	b480      	push	{r7}
 8001418:	b083      	sub	sp, #12
 800141a:	af00      	add	r7, sp, #0
 800141c:	6078      	str	r0, [r7, #4]
 800141e:	460b      	mov	r3, r1
 8001420:	807b      	strh	r3, [r7, #2]
 8001422:	4613      	mov	r3, r2
 8001424:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001426:	787b      	ldrb	r3, [r7, #1]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d003      	beq.n	8001434 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800142c:	887a      	ldrh	r2, [r7, #2]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001432:	e003      	b.n	800143c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001434:	887b      	ldrh	r3, [r7, #2]
 8001436:	041a      	lsls	r2, r3, #16
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	611a      	str	r2, [r3, #16]
}
 800143c:	bf00      	nop
 800143e:	370c      	adds	r7, #12
 8001440:	46bd      	mov	sp, r7
 8001442:	bc80      	pop	{r7}
 8001444:	4770      	bx	lr

08001446 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001446:	b480      	push	{r7}
 8001448:	b085      	sub	sp, #20
 800144a:	af00      	add	r7, sp, #0
 800144c:	6078      	str	r0, [r7, #4]
 800144e:	460b      	mov	r3, r1
 8001450:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	68db      	ldr	r3, [r3, #12]
 8001456:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001458:	887a      	ldrh	r2, [r7, #2]
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	4013      	ands	r3, r2
 800145e:	041a      	lsls	r2, r3, #16
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	43d9      	mvns	r1, r3
 8001464:	887b      	ldrh	r3, [r7, #2]
 8001466:	400b      	ands	r3, r1
 8001468:	431a      	orrs	r2, r3
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	611a      	str	r2, [r3, #16]
}
 800146e:	bf00      	nop
 8001470:	3714      	adds	r7, #20
 8001472:	46bd      	mov	sp, r7
 8001474:	bc80      	pop	{r7}
 8001476:	4770      	bx	lr

08001478 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b086      	sub	sp, #24
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d101      	bne.n	800148a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001486:	2301      	movs	r3, #1
 8001488:	e272      	b.n	8001970 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f003 0301 	and.w	r3, r3, #1
 8001492:	2b00      	cmp	r3, #0
 8001494:	f000 8087 	beq.w	80015a6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001498:	4b92      	ldr	r3, [pc, #584]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	f003 030c 	and.w	r3, r3, #12
 80014a0:	2b04      	cmp	r3, #4
 80014a2:	d00c      	beq.n	80014be <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80014a4:	4b8f      	ldr	r3, [pc, #572]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	f003 030c 	and.w	r3, r3, #12
 80014ac:	2b08      	cmp	r3, #8
 80014ae:	d112      	bne.n	80014d6 <HAL_RCC_OscConfig+0x5e>
 80014b0:	4b8c      	ldr	r3, [pc, #560]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014bc:	d10b      	bne.n	80014d6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014be:	4b89      	ldr	r3, [pc, #548]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d06c      	beq.n	80015a4 <HAL_RCC_OscConfig+0x12c>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d168      	bne.n	80015a4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80014d2:	2301      	movs	r3, #1
 80014d4:	e24c      	b.n	8001970 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014de:	d106      	bne.n	80014ee <HAL_RCC_OscConfig+0x76>
 80014e0:	4b80      	ldr	r3, [pc, #512]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a7f      	ldr	r2, [pc, #508]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 80014e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014ea:	6013      	str	r3, [r2, #0]
 80014ec:	e02e      	b.n	800154c <HAL_RCC_OscConfig+0xd4>
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d10c      	bne.n	8001510 <HAL_RCC_OscConfig+0x98>
 80014f6:	4b7b      	ldr	r3, [pc, #492]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4a7a      	ldr	r2, [pc, #488]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 80014fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001500:	6013      	str	r3, [r2, #0]
 8001502:	4b78      	ldr	r3, [pc, #480]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a77      	ldr	r2, [pc, #476]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 8001508:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800150c:	6013      	str	r3, [r2, #0]
 800150e:	e01d      	b.n	800154c <HAL_RCC_OscConfig+0xd4>
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001518:	d10c      	bne.n	8001534 <HAL_RCC_OscConfig+0xbc>
 800151a:	4b72      	ldr	r3, [pc, #456]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	4a71      	ldr	r2, [pc, #452]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 8001520:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001524:	6013      	str	r3, [r2, #0]
 8001526:	4b6f      	ldr	r3, [pc, #444]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4a6e      	ldr	r2, [pc, #440]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 800152c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001530:	6013      	str	r3, [r2, #0]
 8001532:	e00b      	b.n	800154c <HAL_RCC_OscConfig+0xd4>
 8001534:	4b6b      	ldr	r3, [pc, #428]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a6a      	ldr	r2, [pc, #424]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 800153a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800153e:	6013      	str	r3, [r2, #0]
 8001540:	4b68      	ldr	r3, [pc, #416]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a67      	ldr	r2, [pc, #412]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 8001546:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800154a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d013      	beq.n	800157c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001554:	f7ff fc02 	bl	8000d5c <HAL_GetTick>
 8001558:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800155a:	e008      	b.n	800156e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800155c:	f7ff fbfe 	bl	8000d5c <HAL_GetTick>
 8001560:	4602      	mov	r2, r0
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	1ad3      	subs	r3, r2, r3
 8001566:	2b64      	cmp	r3, #100	; 0x64
 8001568:	d901      	bls.n	800156e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800156a:	2303      	movs	r3, #3
 800156c:	e200      	b.n	8001970 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800156e:	4b5d      	ldr	r3, [pc, #372]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001576:	2b00      	cmp	r3, #0
 8001578:	d0f0      	beq.n	800155c <HAL_RCC_OscConfig+0xe4>
 800157a:	e014      	b.n	80015a6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800157c:	f7ff fbee 	bl	8000d5c <HAL_GetTick>
 8001580:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001582:	e008      	b.n	8001596 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001584:	f7ff fbea 	bl	8000d5c <HAL_GetTick>
 8001588:	4602      	mov	r2, r0
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	2b64      	cmp	r3, #100	; 0x64
 8001590:	d901      	bls.n	8001596 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001592:	2303      	movs	r3, #3
 8001594:	e1ec      	b.n	8001970 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001596:	4b53      	ldr	r3, [pc, #332]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d1f0      	bne.n	8001584 <HAL_RCC_OscConfig+0x10c>
 80015a2:	e000      	b.n	80015a6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f003 0302 	and.w	r3, r3, #2
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d063      	beq.n	800167a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80015b2:	4b4c      	ldr	r3, [pc, #304]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 80015b4:	685b      	ldr	r3, [r3, #4]
 80015b6:	f003 030c 	and.w	r3, r3, #12
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d00b      	beq.n	80015d6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80015be:	4b49      	ldr	r3, [pc, #292]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	f003 030c 	and.w	r3, r3, #12
 80015c6:	2b08      	cmp	r3, #8
 80015c8:	d11c      	bne.n	8001604 <HAL_RCC_OscConfig+0x18c>
 80015ca:	4b46      	ldr	r3, [pc, #280]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d116      	bne.n	8001604 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015d6:	4b43      	ldr	r3, [pc, #268]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f003 0302 	and.w	r3, r3, #2
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d005      	beq.n	80015ee <HAL_RCC_OscConfig+0x176>
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	691b      	ldr	r3, [r3, #16]
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d001      	beq.n	80015ee <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80015ea:	2301      	movs	r3, #1
 80015ec:	e1c0      	b.n	8001970 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015ee:	4b3d      	ldr	r3, [pc, #244]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	695b      	ldr	r3, [r3, #20]
 80015fa:	00db      	lsls	r3, r3, #3
 80015fc:	4939      	ldr	r1, [pc, #228]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 80015fe:	4313      	orrs	r3, r2
 8001600:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001602:	e03a      	b.n	800167a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	691b      	ldr	r3, [r3, #16]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d020      	beq.n	800164e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800160c:	4b36      	ldr	r3, [pc, #216]	; (80016e8 <HAL_RCC_OscConfig+0x270>)
 800160e:	2201      	movs	r2, #1
 8001610:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001612:	f7ff fba3 	bl	8000d5c <HAL_GetTick>
 8001616:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001618:	e008      	b.n	800162c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800161a:	f7ff fb9f 	bl	8000d5c <HAL_GetTick>
 800161e:	4602      	mov	r2, r0
 8001620:	693b      	ldr	r3, [r7, #16]
 8001622:	1ad3      	subs	r3, r2, r3
 8001624:	2b02      	cmp	r3, #2
 8001626:	d901      	bls.n	800162c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001628:	2303      	movs	r3, #3
 800162a:	e1a1      	b.n	8001970 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800162c:	4b2d      	ldr	r3, [pc, #180]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f003 0302 	and.w	r3, r3, #2
 8001634:	2b00      	cmp	r3, #0
 8001636:	d0f0      	beq.n	800161a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001638:	4b2a      	ldr	r3, [pc, #168]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	695b      	ldr	r3, [r3, #20]
 8001644:	00db      	lsls	r3, r3, #3
 8001646:	4927      	ldr	r1, [pc, #156]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 8001648:	4313      	orrs	r3, r2
 800164a:	600b      	str	r3, [r1, #0]
 800164c:	e015      	b.n	800167a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800164e:	4b26      	ldr	r3, [pc, #152]	; (80016e8 <HAL_RCC_OscConfig+0x270>)
 8001650:	2200      	movs	r2, #0
 8001652:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001654:	f7ff fb82 	bl	8000d5c <HAL_GetTick>
 8001658:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800165a:	e008      	b.n	800166e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800165c:	f7ff fb7e 	bl	8000d5c <HAL_GetTick>
 8001660:	4602      	mov	r2, r0
 8001662:	693b      	ldr	r3, [r7, #16]
 8001664:	1ad3      	subs	r3, r2, r3
 8001666:	2b02      	cmp	r3, #2
 8001668:	d901      	bls.n	800166e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800166a:	2303      	movs	r3, #3
 800166c:	e180      	b.n	8001970 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800166e:	4b1d      	ldr	r3, [pc, #116]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f003 0302 	and.w	r3, r3, #2
 8001676:	2b00      	cmp	r3, #0
 8001678:	d1f0      	bne.n	800165c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f003 0308 	and.w	r3, r3, #8
 8001682:	2b00      	cmp	r3, #0
 8001684:	d03a      	beq.n	80016fc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	699b      	ldr	r3, [r3, #24]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d019      	beq.n	80016c2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800168e:	4b17      	ldr	r3, [pc, #92]	; (80016ec <HAL_RCC_OscConfig+0x274>)
 8001690:	2201      	movs	r2, #1
 8001692:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001694:	f7ff fb62 	bl	8000d5c <HAL_GetTick>
 8001698:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800169a:	e008      	b.n	80016ae <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800169c:	f7ff fb5e 	bl	8000d5c <HAL_GetTick>
 80016a0:	4602      	mov	r2, r0
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	1ad3      	subs	r3, r2, r3
 80016a6:	2b02      	cmp	r3, #2
 80016a8:	d901      	bls.n	80016ae <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80016aa:	2303      	movs	r3, #3
 80016ac:	e160      	b.n	8001970 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016ae:	4b0d      	ldr	r3, [pc, #52]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 80016b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016b2:	f003 0302 	and.w	r3, r3, #2
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d0f0      	beq.n	800169c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80016ba:	2001      	movs	r0, #1
 80016bc:	f000 face 	bl	8001c5c <RCC_Delay>
 80016c0:	e01c      	b.n	80016fc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016c2:	4b0a      	ldr	r3, [pc, #40]	; (80016ec <HAL_RCC_OscConfig+0x274>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016c8:	f7ff fb48 	bl	8000d5c <HAL_GetTick>
 80016cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016ce:	e00f      	b.n	80016f0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016d0:	f7ff fb44 	bl	8000d5c <HAL_GetTick>
 80016d4:	4602      	mov	r2, r0
 80016d6:	693b      	ldr	r3, [r7, #16]
 80016d8:	1ad3      	subs	r3, r2, r3
 80016da:	2b02      	cmp	r3, #2
 80016dc:	d908      	bls.n	80016f0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80016de:	2303      	movs	r3, #3
 80016e0:	e146      	b.n	8001970 <HAL_RCC_OscConfig+0x4f8>
 80016e2:	bf00      	nop
 80016e4:	40021000 	.word	0x40021000
 80016e8:	42420000 	.word	0x42420000
 80016ec:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016f0:	4b92      	ldr	r3, [pc, #584]	; (800193c <HAL_RCC_OscConfig+0x4c4>)
 80016f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016f4:	f003 0302 	and.w	r3, r3, #2
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d1e9      	bne.n	80016d0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f003 0304 	and.w	r3, r3, #4
 8001704:	2b00      	cmp	r3, #0
 8001706:	f000 80a6 	beq.w	8001856 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800170a:	2300      	movs	r3, #0
 800170c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800170e:	4b8b      	ldr	r3, [pc, #556]	; (800193c <HAL_RCC_OscConfig+0x4c4>)
 8001710:	69db      	ldr	r3, [r3, #28]
 8001712:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001716:	2b00      	cmp	r3, #0
 8001718:	d10d      	bne.n	8001736 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800171a:	4b88      	ldr	r3, [pc, #544]	; (800193c <HAL_RCC_OscConfig+0x4c4>)
 800171c:	69db      	ldr	r3, [r3, #28]
 800171e:	4a87      	ldr	r2, [pc, #540]	; (800193c <HAL_RCC_OscConfig+0x4c4>)
 8001720:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001724:	61d3      	str	r3, [r2, #28]
 8001726:	4b85      	ldr	r3, [pc, #532]	; (800193c <HAL_RCC_OscConfig+0x4c4>)
 8001728:	69db      	ldr	r3, [r3, #28]
 800172a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800172e:	60bb      	str	r3, [r7, #8]
 8001730:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001732:	2301      	movs	r3, #1
 8001734:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001736:	4b82      	ldr	r3, [pc, #520]	; (8001940 <HAL_RCC_OscConfig+0x4c8>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800173e:	2b00      	cmp	r3, #0
 8001740:	d118      	bne.n	8001774 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001742:	4b7f      	ldr	r3, [pc, #508]	; (8001940 <HAL_RCC_OscConfig+0x4c8>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4a7e      	ldr	r2, [pc, #504]	; (8001940 <HAL_RCC_OscConfig+0x4c8>)
 8001748:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800174c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800174e:	f7ff fb05 	bl	8000d5c <HAL_GetTick>
 8001752:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001754:	e008      	b.n	8001768 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001756:	f7ff fb01 	bl	8000d5c <HAL_GetTick>
 800175a:	4602      	mov	r2, r0
 800175c:	693b      	ldr	r3, [r7, #16]
 800175e:	1ad3      	subs	r3, r2, r3
 8001760:	2b64      	cmp	r3, #100	; 0x64
 8001762:	d901      	bls.n	8001768 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001764:	2303      	movs	r3, #3
 8001766:	e103      	b.n	8001970 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001768:	4b75      	ldr	r3, [pc, #468]	; (8001940 <HAL_RCC_OscConfig+0x4c8>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001770:	2b00      	cmp	r3, #0
 8001772:	d0f0      	beq.n	8001756 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	68db      	ldr	r3, [r3, #12]
 8001778:	2b01      	cmp	r3, #1
 800177a:	d106      	bne.n	800178a <HAL_RCC_OscConfig+0x312>
 800177c:	4b6f      	ldr	r3, [pc, #444]	; (800193c <HAL_RCC_OscConfig+0x4c4>)
 800177e:	6a1b      	ldr	r3, [r3, #32]
 8001780:	4a6e      	ldr	r2, [pc, #440]	; (800193c <HAL_RCC_OscConfig+0x4c4>)
 8001782:	f043 0301 	orr.w	r3, r3, #1
 8001786:	6213      	str	r3, [r2, #32]
 8001788:	e02d      	b.n	80017e6 <HAL_RCC_OscConfig+0x36e>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	68db      	ldr	r3, [r3, #12]
 800178e:	2b00      	cmp	r3, #0
 8001790:	d10c      	bne.n	80017ac <HAL_RCC_OscConfig+0x334>
 8001792:	4b6a      	ldr	r3, [pc, #424]	; (800193c <HAL_RCC_OscConfig+0x4c4>)
 8001794:	6a1b      	ldr	r3, [r3, #32]
 8001796:	4a69      	ldr	r2, [pc, #420]	; (800193c <HAL_RCC_OscConfig+0x4c4>)
 8001798:	f023 0301 	bic.w	r3, r3, #1
 800179c:	6213      	str	r3, [r2, #32]
 800179e:	4b67      	ldr	r3, [pc, #412]	; (800193c <HAL_RCC_OscConfig+0x4c4>)
 80017a0:	6a1b      	ldr	r3, [r3, #32]
 80017a2:	4a66      	ldr	r2, [pc, #408]	; (800193c <HAL_RCC_OscConfig+0x4c4>)
 80017a4:	f023 0304 	bic.w	r3, r3, #4
 80017a8:	6213      	str	r3, [r2, #32]
 80017aa:	e01c      	b.n	80017e6 <HAL_RCC_OscConfig+0x36e>
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	68db      	ldr	r3, [r3, #12]
 80017b0:	2b05      	cmp	r3, #5
 80017b2:	d10c      	bne.n	80017ce <HAL_RCC_OscConfig+0x356>
 80017b4:	4b61      	ldr	r3, [pc, #388]	; (800193c <HAL_RCC_OscConfig+0x4c4>)
 80017b6:	6a1b      	ldr	r3, [r3, #32]
 80017b8:	4a60      	ldr	r2, [pc, #384]	; (800193c <HAL_RCC_OscConfig+0x4c4>)
 80017ba:	f043 0304 	orr.w	r3, r3, #4
 80017be:	6213      	str	r3, [r2, #32]
 80017c0:	4b5e      	ldr	r3, [pc, #376]	; (800193c <HAL_RCC_OscConfig+0x4c4>)
 80017c2:	6a1b      	ldr	r3, [r3, #32]
 80017c4:	4a5d      	ldr	r2, [pc, #372]	; (800193c <HAL_RCC_OscConfig+0x4c4>)
 80017c6:	f043 0301 	orr.w	r3, r3, #1
 80017ca:	6213      	str	r3, [r2, #32]
 80017cc:	e00b      	b.n	80017e6 <HAL_RCC_OscConfig+0x36e>
 80017ce:	4b5b      	ldr	r3, [pc, #364]	; (800193c <HAL_RCC_OscConfig+0x4c4>)
 80017d0:	6a1b      	ldr	r3, [r3, #32]
 80017d2:	4a5a      	ldr	r2, [pc, #360]	; (800193c <HAL_RCC_OscConfig+0x4c4>)
 80017d4:	f023 0301 	bic.w	r3, r3, #1
 80017d8:	6213      	str	r3, [r2, #32]
 80017da:	4b58      	ldr	r3, [pc, #352]	; (800193c <HAL_RCC_OscConfig+0x4c4>)
 80017dc:	6a1b      	ldr	r3, [r3, #32]
 80017de:	4a57      	ldr	r2, [pc, #348]	; (800193c <HAL_RCC_OscConfig+0x4c4>)
 80017e0:	f023 0304 	bic.w	r3, r3, #4
 80017e4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	68db      	ldr	r3, [r3, #12]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d015      	beq.n	800181a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017ee:	f7ff fab5 	bl	8000d5c <HAL_GetTick>
 80017f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017f4:	e00a      	b.n	800180c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017f6:	f7ff fab1 	bl	8000d5c <HAL_GetTick>
 80017fa:	4602      	mov	r2, r0
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	1ad3      	subs	r3, r2, r3
 8001800:	f241 3288 	movw	r2, #5000	; 0x1388
 8001804:	4293      	cmp	r3, r2
 8001806:	d901      	bls.n	800180c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001808:	2303      	movs	r3, #3
 800180a:	e0b1      	b.n	8001970 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800180c:	4b4b      	ldr	r3, [pc, #300]	; (800193c <HAL_RCC_OscConfig+0x4c4>)
 800180e:	6a1b      	ldr	r3, [r3, #32]
 8001810:	f003 0302 	and.w	r3, r3, #2
 8001814:	2b00      	cmp	r3, #0
 8001816:	d0ee      	beq.n	80017f6 <HAL_RCC_OscConfig+0x37e>
 8001818:	e014      	b.n	8001844 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800181a:	f7ff fa9f 	bl	8000d5c <HAL_GetTick>
 800181e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001820:	e00a      	b.n	8001838 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001822:	f7ff fa9b 	bl	8000d5c <HAL_GetTick>
 8001826:	4602      	mov	r2, r0
 8001828:	693b      	ldr	r3, [r7, #16]
 800182a:	1ad3      	subs	r3, r2, r3
 800182c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001830:	4293      	cmp	r3, r2
 8001832:	d901      	bls.n	8001838 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001834:	2303      	movs	r3, #3
 8001836:	e09b      	b.n	8001970 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001838:	4b40      	ldr	r3, [pc, #256]	; (800193c <HAL_RCC_OscConfig+0x4c4>)
 800183a:	6a1b      	ldr	r3, [r3, #32]
 800183c:	f003 0302 	and.w	r3, r3, #2
 8001840:	2b00      	cmp	r3, #0
 8001842:	d1ee      	bne.n	8001822 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001844:	7dfb      	ldrb	r3, [r7, #23]
 8001846:	2b01      	cmp	r3, #1
 8001848:	d105      	bne.n	8001856 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800184a:	4b3c      	ldr	r3, [pc, #240]	; (800193c <HAL_RCC_OscConfig+0x4c4>)
 800184c:	69db      	ldr	r3, [r3, #28]
 800184e:	4a3b      	ldr	r2, [pc, #236]	; (800193c <HAL_RCC_OscConfig+0x4c4>)
 8001850:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001854:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	69db      	ldr	r3, [r3, #28]
 800185a:	2b00      	cmp	r3, #0
 800185c:	f000 8087 	beq.w	800196e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001860:	4b36      	ldr	r3, [pc, #216]	; (800193c <HAL_RCC_OscConfig+0x4c4>)
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	f003 030c 	and.w	r3, r3, #12
 8001868:	2b08      	cmp	r3, #8
 800186a:	d061      	beq.n	8001930 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	69db      	ldr	r3, [r3, #28]
 8001870:	2b02      	cmp	r3, #2
 8001872:	d146      	bne.n	8001902 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001874:	4b33      	ldr	r3, [pc, #204]	; (8001944 <HAL_RCC_OscConfig+0x4cc>)
 8001876:	2200      	movs	r2, #0
 8001878:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800187a:	f7ff fa6f 	bl	8000d5c <HAL_GetTick>
 800187e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001880:	e008      	b.n	8001894 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001882:	f7ff fa6b 	bl	8000d5c <HAL_GetTick>
 8001886:	4602      	mov	r2, r0
 8001888:	693b      	ldr	r3, [r7, #16]
 800188a:	1ad3      	subs	r3, r2, r3
 800188c:	2b02      	cmp	r3, #2
 800188e:	d901      	bls.n	8001894 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001890:	2303      	movs	r3, #3
 8001892:	e06d      	b.n	8001970 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001894:	4b29      	ldr	r3, [pc, #164]	; (800193c <HAL_RCC_OscConfig+0x4c4>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800189c:	2b00      	cmp	r3, #0
 800189e:	d1f0      	bne.n	8001882 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6a1b      	ldr	r3, [r3, #32]
 80018a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018a8:	d108      	bne.n	80018bc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80018aa:	4b24      	ldr	r3, [pc, #144]	; (800193c <HAL_RCC_OscConfig+0x4c4>)
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	689b      	ldr	r3, [r3, #8]
 80018b6:	4921      	ldr	r1, [pc, #132]	; (800193c <HAL_RCC_OscConfig+0x4c4>)
 80018b8:	4313      	orrs	r3, r2
 80018ba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018bc:	4b1f      	ldr	r3, [pc, #124]	; (800193c <HAL_RCC_OscConfig+0x4c4>)
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6a19      	ldr	r1, [r3, #32]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018cc:	430b      	orrs	r3, r1
 80018ce:	491b      	ldr	r1, [pc, #108]	; (800193c <HAL_RCC_OscConfig+0x4c4>)
 80018d0:	4313      	orrs	r3, r2
 80018d2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018d4:	4b1b      	ldr	r3, [pc, #108]	; (8001944 <HAL_RCC_OscConfig+0x4cc>)
 80018d6:	2201      	movs	r2, #1
 80018d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018da:	f7ff fa3f 	bl	8000d5c <HAL_GetTick>
 80018de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018e0:	e008      	b.n	80018f4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018e2:	f7ff fa3b 	bl	8000d5c <HAL_GetTick>
 80018e6:	4602      	mov	r2, r0
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	1ad3      	subs	r3, r2, r3
 80018ec:	2b02      	cmp	r3, #2
 80018ee:	d901      	bls.n	80018f4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80018f0:	2303      	movs	r3, #3
 80018f2:	e03d      	b.n	8001970 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018f4:	4b11      	ldr	r3, [pc, #68]	; (800193c <HAL_RCC_OscConfig+0x4c4>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d0f0      	beq.n	80018e2 <HAL_RCC_OscConfig+0x46a>
 8001900:	e035      	b.n	800196e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001902:	4b10      	ldr	r3, [pc, #64]	; (8001944 <HAL_RCC_OscConfig+0x4cc>)
 8001904:	2200      	movs	r2, #0
 8001906:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001908:	f7ff fa28 	bl	8000d5c <HAL_GetTick>
 800190c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800190e:	e008      	b.n	8001922 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001910:	f7ff fa24 	bl	8000d5c <HAL_GetTick>
 8001914:	4602      	mov	r2, r0
 8001916:	693b      	ldr	r3, [r7, #16]
 8001918:	1ad3      	subs	r3, r2, r3
 800191a:	2b02      	cmp	r3, #2
 800191c:	d901      	bls.n	8001922 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800191e:	2303      	movs	r3, #3
 8001920:	e026      	b.n	8001970 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001922:	4b06      	ldr	r3, [pc, #24]	; (800193c <HAL_RCC_OscConfig+0x4c4>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800192a:	2b00      	cmp	r3, #0
 800192c:	d1f0      	bne.n	8001910 <HAL_RCC_OscConfig+0x498>
 800192e:	e01e      	b.n	800196e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	69db      	ldr	r3, [r3, #28]
 8001934:	2b01      	cmp	r3, #1
 8001936:	d107      	bne.n	8001948 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	e019      	b.n	8001970 <HAL_RCC_OscConfig+0x4f8>
 800193c:	40021000 	.word	0x40021000
 8001940:	40007000 	.word	0x40007000
 8001944:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001948:	4b0b      	ldr	r3, [pc, #44]	; (8001978 <HAL_RCC_OscConfig+0x500>)
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6a1b      	ldr	r3, [r3, #32]
 8001958:	429a      	cmp	r2, r3
 800195a:	d106      	bne.n	800196a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001966:	429a      	cmp	r2, r3
 8001968:	d001      	beq.n	800196e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	e000      	b.n	8001970 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800196e:	2300      	movs	r3, #0
}
 8001970:	4618      	mov	r0, r3
 8001972:	3718      	adds	r7, #24
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}
 8001978:	40021000 	.word	0x40021000

0800197c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b084      	sub	sp, #16
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
 8001984:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d101      	bne.n	8001990 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800198c:	2301      	movs	r3, #1
 800198e:	e0d0      	b.n	8001b32 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001990:	4b6a      	ldr	r3, [pc, #424]	; (8001b3c <HAL_RCC_ClockConfig+0x1c0>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f003 0307 	and.w	r3, r3, #7
 8001998:	683a      	ldr	r2, [r7, #0]
 800199a:	429a      	cmp	r2, r3
 800199c:	d910      	bls.n	80019c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800199e:	4b67      	ldr	r3, [pc, #412]	; (8001b3c <HAL_RCC_ClockConfig+0x1c0>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f023 0207 	bic.w	r2, r3, #7
 80019a6:	4965      	ldr	r1, [pc, #404]	; (8001b3c <HAL_RCC_ClockConfig+0x1c0>)
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	4313      	orrs	r3, r2
 80019ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019ae:	4b63      	ldr	r3, [pc, #396]	; (8001b3c <HAL_RCC_ClockConfig+0x1c0>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f003 0307 	and.w	r3, r3, #7
 80019b6:	683a      	ldr	r2, [r7, #0]
 80019b8:	429a      	cmp	r2, r3
 80019ba:	d001      	beq.n	80019c0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80019bc:	2301      	movs	r3, #1
 80019be:	e0b8      	b.n	8001b32 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f003 0302 	and.w	r3, r3, #2
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d020      	beq.n	8001a0e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f003 0304 	and.w	r3, r3, #4
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d005      	beq.n	80019e4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019d8:	4b59      	ldr	r3, [pc, #356]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	4a58      	ldr	r2, [pc, #352]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 80019de:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80019e2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f003 0308 	and.w	r3, r3, #8
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d005      	beq.n	80019fc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019f0:	4b53      	ldr	r3, [pc, #332]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	4a52      	ldr	r2, [pc, #328]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 80019f6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80019fa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019fc:	4b50      	ldr	r3, [pc, #320]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	689b      	ldr	r3, [r3, #8]
 8001a08:	494d      	ldr	r1, [pc, #308]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f003 0301 	and.w	r3, r3, #1
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d040      	beq.n	8001a9c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	2b01      	cmp	r3, #1
 8001a20:	d107      	bne.n	8001a32 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a22:	4b47      	ldr	r3, [pc, #284]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d115      	bne.n	8001a5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	e07f      	b.n	8001b32 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	2b02      	cmp	r3, #2
 8001a38:	d107      	bne.n	8001a4a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a3a:	4b41      	ldr	r3, [pc, #260]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d109      	bne.n	8001a5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e073      	b.n	8001b32 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a4a:	4b3d      	ldr	r3, [pc, #244]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f003 0302 	and.w	r3, r3, #2
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d101      	bne.n	8001a5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a56:	2301      	movs	r3, #1
 8001a58:	e06b      	b.n	8001b32 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a5a:	4b39      	ldr	r3, [pc, #228]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	f023 0203 	bic.w	r2, r3, #3
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	4936      	ldr	r1, [pc, #216]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a6c:	f7ff f976 	bl	8000d5c <HAL_GetTick>
 8001a70:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a72:	e00a      	b.n	8001a8a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a74:	f7ff f972 	bl	8000d5c <HAL_GetTick>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	1ad3      	subs	r3, r2, r3
 8001a7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d901      	bls.n	8001a8a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a86:	2303      	movs	r3, #3
 8001a88:	e053      	b.n	8001b32 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a8a:	4b2d      	ldr	r3, [pc, #180]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	f003 020c 	and.w	r2, r3, #12
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	009b      	lsls	r3, r3, #2
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	d1eb      	bne.n	8001a74 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a9c:	4b27      	ldr	r3, [pc, #156]	; (8001b3c <HAL_RCC_ClockConfig+0x1c0>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f003 0307 	and.w	r3, r3, #7
 8001aa4:	683a      	ldr	r2, [r7, #0]
 8001aa6:	429a      	cmp	r2, r3
 8001aa8:	d210      	bcs.n	8001acc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aaa:	4b24      	ldr	r3, [pc, #144]	; (8001b3c <HAL_RCC_ClockConfig+0x1c0>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f023 0207 	bic.w	r2, r3, #7
 8001ab2:	4922      	ldr	r1, [pc, #136]	; (8001b3c <HAL_RCC_ClockConfig+0x1c0>)
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	4313      	orrs	r3, r2
 8001ab8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001aba:	4b20      	ldr	r3, [pc, #128]	; (8001b3c <HAL_RCC_ClockConfig+0x1c0>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f003 0307 	and.w	r3, r3, #7
 8001ac2:	683a      	ldr	r2, [r7, #0]
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d001      	beq.n	8001acc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	e032      	b.n	8001b32 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f003 0304 	and.w	r3, r3, #4
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d008      	beq.n	8001aea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ad8:	4b19      	ldr	r3, [pc, #100]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	68db      	ldr	r3, [r3, #12]
 8001ae4:	4916      	ldr	r1, [pc, #88]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 8001ae6:	4313      	orrs	r3, r2
 8001ae8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f003 0308 	and.w	r3, r3, #8
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d009      	beq.n	8001b0a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001af6:	4b12      	ldr	r3, [pc, #72]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	691b      	ldr	r3, [r3, #16]
 8001b02:	00db      	lsls	r3, r3, #3
 8001b04:	490e      	ldr	r1, [pc, #56]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 8001b06:	4313      	orrs	r3, r2
 8001b08:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001b0a:	f000 f821 	bl	8001b50 <HAL_RCC_GetSysClockFreq>
 8001b0e:	4602      	mov	r2, r0
 8001b10:	4b0b      	ldr	r3, [pc, #44]	; (8001b40 <HAL_RCC_ClockConfig+0x1c4>)
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	091b      	lsrs	r3, r3, #4
 8001b16:	f003 030f 	and.w	r3, r3, #15
 8001b1a:	490a      	ldr	r1, [pc, #40]	; (8001b44 <HAL_RCC_ClockConfig+0x1c8>)
 8001b1c:	5ccb      	ldrb	r3, [r1, r3]
 8001b1e:	fa22 f303 	lsr.w	r3, r2, r3
 8001b22:	4a09      	ldr	r2, [pc, #36]	; (8001b48 <HAL_RCC_ClockConfig+0x1cc>)
 8001b24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001b26:	4b09      	ldr	r3, [pc, #36]	; (8001b4c <HAL_RCC_ClockConfig+0x1d0>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f7ff f8d4 	bl	8000cd8 <HAL_InitTick>

  return HAL_OK;
 8001b30:	2300      	movs	r3, #0
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	3710      	adds	r7, #16
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	40022000 	.word	0x40022000
 8001b40:	40021000 	.word	0x40021000
 8001b44:	08003a70 	.word	0x08003a70
 8001b48:	20000004 	.word	0x20000004
 8001b4c:	20000008 	.word	0x20000008

08001b50 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b087      	sub	sp, #28
 8001b54:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001b56:	2300      	movs	r3, #0
 8001b58:	60fb      	str	r3, [r7, #12]
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	60bb      	str	r3, [r7, #8]
 8001b5e:	2300      	movs	r3, #0
 8001b60:	617b      	str	r3, [r7, #20]
 8001b62:	2300      	movs	r3, #0
 8001b64:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001b66:	2300      	movs	r3, #0
 8001b68:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001b6a:	4b1e      	ldr	r3, [pc, #120]	; (8001be4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	f003 030c 	and.w	r3, r3, #12
 8001b76:	2b04      	cmp	r3, #4
 8001b78:	d002      	beq.n	8001b80 <HAL_RCC_GetSysClockFreq+0x30>
 8001b7a:	2b08      	cmp	r3, #8
 8001b7c:	d003      	beq.n	8001b86 <HAL_RCC_GetSysClockFreq+0x36>
 8001b7e:	e027      	b.n	8001bd0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001b80:	4b19      	ldr	r3, [pc, #100]	; (8001be8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001b82:	613b      	str	r3, [r7, #16]
      break;
 8001b84:	e027      	b.n	8001bd6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	0c9b      	lsrs	r3, r3, #18
 8001b8a:	f003 030f 	and.w	r3, r3, #15
 8001b8e:	4a17      	ldr	r2, [pc, #92]	; (8001bec <HAL_RCC_GetSysClockFreq+0x9c>)
 8001b90:	5cd3      	ldrb	r3, [r2, r3]
 8001b92:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d010      	beq.n	8001bc0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001b9e:	4b11      	ldr	r3, [pc, #68]	; (8001be4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	0c5b      	lsrs	r3, r3, #17
 8001ba4:	f003 0301 	and.w	r3, r3, #1
 8001ba8:	4a11      	ldr	r2, [pc, #68]	; (8001bf0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001baa:	5cd3      	ldrb	r3, [r2, r3]
 8001bac:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4a0d      	ldr	r2, [pc, #52]	; (8001be8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001bb2:	fb03 f202 	mul.w	r2, r3, r2
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bbc:	617b      	str	r3, [r7, #20]
 8001bbe:	e004      	b.n	8001bca <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	4a0c      	ldr	r2, [pc, #48]	; (8001bf4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001bc4:	fb02 f303 	mul.w	r3, r2, r3
 8001bc8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	613b      	str	r3, [r7, #16]
      break;
 8001bce:	e002      	b.n	8001bd6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001bd0:	4b05      	ldr	r3, [pc, #20]	; (8001be8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001bd2:	613b      	str	r3, [r7, #16]
      break;
 8001bd4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001bd6:	693b      	ldr	r3, [r7, #16]
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	371c      	adds	r7, #28
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bc80      	pop	{r7}
 8001be0:	4770      	bx	lr
 8001be2:	bf00      	nop
 8001be4:	40021000 	.word	0x40021000
 8001be8:	007a1200 	.word	0x007a1200
 8001bec:	08003a88 	.word	0x08003a88
 8001bf0:	08003a98 	.word	0x08003a98
 8001bf4:	003d0900 	.word	0x003d0900

08001bf8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001bfc:	4b02      	ldr	r3, [pc, #8]	; (8001c08 <HAL_RCC_GetHCLKFreq+0x10>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bc80      	pop	{r7}
 8001c06:	4770      	bx	lr
 8001c08:	20000004 	.word	0x20000004

08001c0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001c10:	f7ff fff2 	bl	8001bf8 <HAL_RCC_GetHCLKFreq>
 8001c14:	4602      	mov	r2, r0
 8001c16:	4b05      	ldr	r3, [pc, #20]	; (8001c2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	0a1b      	lsrs	r3, r3, #8
 8001c1c:	f003 0307 	and.w	r3, r3, #7
 8001c20:	4903      	ldr	r1, [pc, #12]	; (8001c30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c22:	5ccb      	ldrb	r3, [r1, r3]
 8001c24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	40021000 	.word	0x40021000
 8001c30:	08003a80 	.word	0x08003a80

08001c34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001c38:	f7ff ffde 	bl	8001bf8 <HAL_RCC_GetHCLKFreq>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	4b05      	ldr	r3, [pc, #20]	; (8001c54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	0adb      	lsrs	r3, r3, #11
 8001c44:	f003 0307 	and.w	r3, r3, #7
 8001c48:	4903      	ldr	r1, [pc, #12]	; (8001c58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c4a:	5ccb      	ldrb	r3, [r1, r3]
 8001c4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	40021000 	.word	0x40021000
 8001c58:	08003a80 	.word	0x08003a80

08001c5c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b085      	sub	sp, #20
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001c64:	4b0a      	ldr	r3, [pc, #40]	; (8001c90 <RCC_Delay+0x34>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a0a      	ldr	r2, [pc, #40]	; (8001c94 <RCC_Delay+0x38>)
 8001c6a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c6e:	0a5b      	lsrs	r3, r3, #9
 8001c70:	687a      	ldr	r2, [r7, #4]
 8001c72:	fb02 f303 	mul.w	r3, r2, r3
 8001c76:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001c78:	bf00      	nop
  }
  while (Delay --);
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	1e5a      	subs	r2, r3, #1
 8001c7e:	60fa      	str	r2, [r7, #12]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d1f9      	bne.n	8001c78 <RCC_Delay+0x1c>
}
 8001c84:	bf00      	nop
 8001c86:	bf00      	nop
 8001c88:	3714      	adds	r7, #20
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bc80      	pop	{r7}
 8001c8e:	4770      	bx	lr
 8001c90:	20000004 	.word	0x20000004
 8001c94:	10624dd3 	.word	0x10624dd3

08001c98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b082      	sub	sp, #8
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d101      	bne.n	8001caa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e041      	b.n	8001d2e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001cb0:	b2db      	uxtb	r3, r3
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d106      	bne.n	8001cc4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	2200      	movs	r2, #0
 8001cba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001cbe:	6878      	ldr	r0, [r7, #4]
 8001cc0:	f7fe fede 	bl	8000a80 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2202      	movs	r2, #2
 8001cc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681a      	ldr	r2, [r3, #0]
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	3304      	adds	r3, #4
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	4610      	mov	r0, r2
 8001cd8:	f000 fa6e 	bl	80021b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2201      	movs	r2, #1
 8001ce0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2201      	movs	r2, #1
 8001cf0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2201      	movs	r2, #1
 8001d00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2201      	movs	r2, #1
 8001d08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2201      	movs	r2, #1
 8001d10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2201      	movs	r2, #1
 8001d18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2201      	movs	r2, #1
 8001d20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2201      	movs	r2, #1
 8001d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001d2c:	2300      	movs	r3, #0
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	3708      	adds	r7, #8
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
	...

08001d38 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b085      	sub	sp, #20
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d46:	b2db      	uxtb	r3, r3
 8001d48:	2b01      	cmp	r3, #1
 8001d4a:	d001      	beq.n	8001d50 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	e035      	b.n	8001dbc <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2202      	movs	r2, #2
 8001d54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	68da      	ldr	r2, [r3, #12]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f042 0201 	orr.w	r2, r2, #1
 8001d66:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a16      	ldr	r2, [pc, #88]	; (8001dc8 <HAL_TIM_Base_Start_IT+0x90>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d009      	beq.n	8001d86 <HAL_TIM_Base_Start_IT+0x4e>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d7a:	d004      	beq.n	8001d86 <HAL_TIM_Base_Start_IT+0x4e>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a12      	ldr	r2, [pc, #72]	; (8001dcc <HAL_TIM_Base_Start_IT+0x94>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d111      	bne.n	8001daa <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	689b      	ldr	r3, [r3, #8]
 8001d8c:	f003 0307 	and.w	r3, r3, #7
 8001d90:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	2b06      	cmp	r3, #6
 8001d96:	d010      	beq.n	8001dba <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	681a      	ldr	r2, [r3, #0]
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f042 0201 	orr.w	r2, r2, #1
 8001da6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001da8:	e007      	b.n	8001dba <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f042 0201 	orr.w	r2, r2, #1
 8001db8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001dba:	2300      	movs	r3, #0
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	3714      	adds	r7, #20
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bc80      	pop	{r7}
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	40012c00 	.word	0x40012c00
 8001dcc:	40000400 	.word	0x40000400

08001dd0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	691b      	ldr	r3, [r3, #16]
 8001dde:	f003 0302 	and.w	r3, r3, #2
 8001de2:	2b02      	cmp	r3, #2
 8001de4:	d122      	bne.n	8001e2c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	68db      	ldr	r3, [r3, #12]
 8001dec:	f003 0302 	and.w	r3, r3, #2
 8001df0:	2b02      	cmp	r3, #2
 8001df2:	d11b      	bne.n	8001e2c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f06f 0202 	mvn.w	r2, #2
 8001dfc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2201      	movs	r2, #1
 8001e02:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	699b      	ldr	r3, [r3, #24]
 8001e0a:	f003 0303 	and.w	r3, r3, #3
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d003      	beq.n	8001e1a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001e12:	6878      	ldr	r0, [r7, #4]
 8001e14:	f000 f9b4 	bl	8002180 <HAL_TIM_IC_CaptureCallback>
 8001e18:	e005      	b.n	8001e26 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e1a:	6878      	ldr	r0, [r7, #4]
 8001e1c:	f000 f9a7 	bl	800216e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e20:	6878      	ldr	r0, [r7, #4]
 8001e22:	f000 f9b6 	bl	8002192 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	691b      	ldr	r3, [r3, #16]
 8001e32:	f003 0304 	and.w	r3, r3, #4
 8001e36:	2b04      	cmp	r3, #4
 8001e38:	d122      	bne.n	8001e80 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	68db      	ldr	r3, [r3, #12]
 8001e40:	f003 0304 	and.w	r3, r3, #4
 8001e44:	2b04      	cmp	r3, #4
 8001e46:	d11b      	bne.n	8001e80 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f06f 0204 	mvn.w	r2, #4
 8001e50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2202      	movs	r2, #2
 8001e56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	699b      	ldr	r3, [r3, #24]
 8001e5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d003      	beq.n	8001e6e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e66:	6878      	ldr	r0, [r7, #4]
 8001e68:	f000 f98a 	bl	8002180 <HAL_TIM_IC_CaptureCallback>
 8001e6c:	e005      	b.n	8001e7a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e6e:	6878      	ldr	r0, [r7, #4]
 8001e70:	f000 f97d 	bl	800216e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e74:	6878      	ldr	r0, [r7, #4]
 8001e76:	f000 f98c 	bl	8002192 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	691b      	ldr	r3, [r3, #16]
 8001e86:	f003 0308 	and.w	r3, r3, #8
 8001e8a:	2b08      	cmp	r3, #8
 8001e8c:	d122      	bne.n	8001ed4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	68db      	ldr	r3, [r3, #12]
 8001e94:	f003 0308 	and.w	r3, r3, #8
 8001e98:	2b08      	cmp	r3, #8
 8001e9a:	d11b      	bne.n	8001ed4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f06f 0208 	mvn.w	r2, #8
 8001ea4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2204      	movs	r2, #4
 8001eaa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	69db      	ldr	r3, [r3, #28]
 8001eb2:	f003 0303 	and.w	r3, r3, #3
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d003      	beq.n	8001ec2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f000 f960 	bl	8002180 <HAL_TIM_IC_CaptureCallback>
 8001ec0:	e005      	b.n	8001ece <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ec2:	6878      	ldr	r0, [r7, #4]
 8001ec4:	f000 f953 	bl	800216e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ec8:	6878      	ldr	r0, [r7, #4]
 8001eca:	f000 f962 	bl	8002192 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	691b      	ldr	r3, [r3, #16]
 8001eda:	f003 0310 	and.w	r3, r3, #16
 8001ede:	2b10      	cmp	r3, #16
 8001ee0:	d122      	bne.n	8001f28 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	f003 0310 	and.w	r3, r3, #16
 8001eec:	2b10      	cmp	r3, #16
 8001eee:	d11b      	bne.n	8001f28 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f06f 0210 	mvn.w	r2, #16
 8001ef8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2208      	movs	r2, #8
 8001efe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	69db      	ldr	r3, [r3, #28]
 8001f06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d003      	beq.n	8001f16 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f0e:	6878      	ldr	r0, [r7, #4]
 8001f10:	f000 f936 	bl	8002180 <HAL_TIM_IC_CaptureCallback>
 8001f14:	e005      	b.n	8001f22 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f16:	6878      	ldr	r0, [r7, #4]
 8001f18:	f000 f929 	bl	800216e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f1c:	6878      	ldr	r0, [r7, #4]
 8001f1e:	f000 f938 	bl	8002192 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2200      	movs	r2, #0
 8001f26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	691b      	ldr	r3, [r3, #16]
 8001f2e:	f003 0301 	and.w	r3, r3, #1
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d10e      	bne.n	8001f54 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	f003 0301 	and.w	r3, r3, #1
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	d107      	bne.n	8001f54 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f06f 0201 	mvn.w	r2, #1
 8001f4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f4e:	6878      	ldr	r0, [r7, #4]
 8001f50:	f7fe fd5a 	bl	8000a08 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	691b      	ldr	r3, [r3, #16]
 8001f5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f5e:	2b80      	cmp	r3, #128	; 0x80
 8001f60:	d10e      	bne.n	8001f80 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	68db      	ldr	r3, [r3, #12]
 8001f68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f6c:	2b80      	cmp	r3, #128	; 0x80
 8001f6e:	d107      	bne.n	8001f80 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001f78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f000 fa6b 	bl	8002456 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	691b      	ldr	r3, [r3, #16]
 8001f86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f8a:	2b40      	cmp	r3, #64	; 0x40
 8001f8c:	d10e      	bne.n	8001fac <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	68db      	ldr	r3, [r3, #12]
 8001f94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f98:	2b40      	cmp	r3, #64	; 0x40
 8001f9a:	d107      	bne.n	8001fac <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001fa4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001fa6:	6878      	ldr	r0, [r7, #4]
 8001fa8:	f000 f8fc 	bl	80021a4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	691b      	ldr	r3, [r3, #16]
 8001fb2:	f003 0320 	and.w	r3, r3, #32
 8001fb6:	2b20      	cmp	r3, #32
 8001fb8:	d10e      	bne.n	8001fd8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	68db      	ldr	r3, [r3, #12]
 8001fc0:	f003 0320 	and.w	r3, r3, #32
 8001fc4:	2b20      	cmp	r3, #32
 8001fc6:	d107      	bne.n	8001fd8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f06f 0220 	mvn.w	r2, #32
 8001fd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001fd2:	6878      	ldr	r0, [r7, #4]
 8001fd4:	f000 fa36 	bl	8002444 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001fd8:	bf00      	nop
 8001fda:	3708      	adds	r7, #8
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}

08001fe0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b084      	sub	sp, #16
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
 8001fe8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001fea:	2300      	movs	r3, #0
 8001fec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d101      	bne.n	8001ffc <HAL_TIM_ConfigClockSource+0x1c>
 8001ff8:	2302      	movs	r3, #2
 8001ffa:	e0b4      	b.n	8002166 <HAL_TIM_ConfigClockSource+0x186>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2201      	movs	r2, #1
 8002000:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2202      	movs	r2, #2
 8002008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800201a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800201c:	68bb      	ldr	r3, [r7, #8]
 800201e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002022:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	68ba      	ldr	r2, [r7, #8]
 800202a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002034:	d03e      	beq.n	80020b4 <HAL_TIM_ConfigClockSource+0xd4>
 8002036:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800203a:	f200 8087 	bhi.w	800214c <HAL_TIM_ConfigClockSource+0x16c>
 800203e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002042:	f000 8086 	beq.w	8002152 <HAL_TIM_ConfigClockSource+0x172>
 8002046:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800204a:	d87f      	bhi.n	800214c <HAL_TIM_ConfigClockSource+0x16c>
 800204c:	2b70      	cmp	r3, #112	; 0x70
 800204e:	d01a      	beq.n	8002086 <HAL_TIM_ConfigClockSource+0xa6>
 8002050:	2b70      	cmp	r3, #112	; 0x70
 8002052:	d87b      	bhi.n	800214c <HAL_TIM_ConfigClockSource+0x16c>
 8002054:	2b60      	cmp	r3, #96	; 0x60
 8002056:	d050      	beq.n	80020fa <HAL_TIM_ConfigClockSource+0x11a>
 8002058:	2b60      	cmp	r3, #96	; 0x60
 800205a:	d877      	bhi.n	800214c <HAL_TIM_ConfigClockSource+0x16c>
 800205c:	2b50      	cmp	r3, #80	; 0x50
 800205e:	d03c      	beq.n	80020da <HAL_TIM_ConfigClockSource+0xfa>
 8002060:	2b50      	cmp	r3, #80	; 0x50
 8002062:	d873      	bhi.n	800214c <HAL_TIM_ConfigClockSource+0x16c>
 8002064:	2b40      	cmp	r3, #64	; 0x40
 8002066:	d058      	beq.n	800211a <HAL_TIM_ConfigClockSource+0x13a>
 8002068:	2b40      	cmp	r3, #64	; 0x40
 800206a:	d86f      	bhi.n	800214c <HAL_TIM_ConfigClockSource+0x16c>
 800206c:	2b30      	cmp	r3, #48	; 0x30
 800206e:	d064      	beq.n	800213a <HAL_TIM_ConfigClockSource+0x15a>
 8002070:	2b30      	cmp	r3, #48	; 0x30
 8002072:	d86b      	bhi.n	800214c <HAL_TIM_ConfigClockSource+0x16c>
 8002074:	2b20      	cmp	r3, #32
 8002076:	d060      	beq.n	800213a <HAL_TIM_ConfigClockSource+0x15a>
 8002078:	2b20      	cmp	r3, #32
 800207a:	d867      	bhi.n	800214c <HAL_TIM_ConfigClockSource+0x16c>
 800207c:	2b00      	cmp	r3, #0
 800207e:	d05c      	beq.n	800213a <HAL_TIM_ConfigClockSource+0x15a>
 8002080:	2b10      	cmp	r3, #16
 8002082:	d05a      	beq.n	800213a <HAL_TIM_ConfigClockSource+0x15a>
 8002084:	e062      	b.n	800214c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6818      	ldr	r0, [r3, #0]
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	6899      	ldr	r1, [r3, #8]
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	685a      	ldr	r2, [r3, #4]
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	68db      	ldr	r3, [r3, #12]
 8002096:	f000 f95e 	bl	8002356 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80020a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	68ba      	ldr	r2, [r7, #8]
 80020b0:	609a      	str	r2, [r3, #8]
      break;
 80020b2:	e04f      	b.n	8002154 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6818      	ldr	r0, [r3, #0]
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	6899      	ldr	r1, [r3, #8]
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	685a      	ldr	r2, [r3, #4]
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	68db      	ldr	r3, [r3, #12]
 80020c4:	f000 f947 	bl	8002356 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	689a      	ldr	r2, [r3, #8]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80020d6:	609a      	str	r2, [r3, #8]
      break;
 80020d8:	e03c      	b.n	8002154 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6818      	ldr	r0, [r3, #0]
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	6859      	ldr	r1, [r3, #4]
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	68db      	ldr	r3, [r3, #12]
 80020e6:	461a      	mov	r2, r3
 80020e8:	f000 f8be 	bl	8002268 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	2150      	movs	r1, #80	; 0x50
 80020f2:	4618      	mov	r0, r3
 80020f4:	f000 f915 	bl	8002322 <TIM_ITRx_SetConfig>
      break;
 80020f8:	e02c      	b.n	8002154 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6818      	ldr	r0, [r3, #0]
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	6859      	ldr	r1, [r3, #4]
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	68db      	ldr	r3, [r3, #12]
 8002106:	461a      	mov	r2, r3
 8002108:	f000 f8dc 	bl	80022c4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	2160      	movs	r1, #96	; 0x60
 8002112:	4618      	mov	r0, r3
 8002114:	f000 f905 	bl	8002322 <TIM_ITRx_SetConfig>
      break;
 8002118:	e01c      	b.n	8002154 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6818      	ldr	r0, [r3, #0]
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	6859      	ldr	r1, [r3, #4]
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	68db      	ldr	r3, [r3, #12]
 8002126:	461a      	mov	r2, r3
 8002128:	f000 f89e 	bl	8002268 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	2140      	movs	r1, #64	; 0x40
 8002132:	4618      	mov	r0, r3
 8002134:	f000 f8f5 	bl	8002322 <TIM_ITRx_SetConfig>
      break;
 8002138:	e00c      	b.n	8002154 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4619      	mov	r1, r3
 8002144:	4610      	mov	r0, r2
 8002146:	f000 f8ec 	bl	8002322 <TIM_ITRx_SetConfig>
      break;
 800214a:	e003      	b.n	8002154 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800214c:	2301      	movs	r3, #1
 800214e:	73fb      	strb	r3, [r7, #15]
      break;
 8002150:	e000      	b.n	8002154 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002152:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2201      	movs	r2, #1
 8002158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2200      	movs	r2, #0
 8002160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002164:	7bfb      	ldrb	r3, [r7, #15]
}
 8002166:	4618      	mov	r0, r3
 8002168:	3710      	adds	r7, #16
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}

0800216e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800216e:	b480      	push	{r7}
 8002170:	b083      	sub	sp, #12
 8002172:	af00      	add	r7, sp, #0
 8002174:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002176:	bf00      	nop
 8002178:	370c      	adds	r7, #12
 800217a:	46bd      	mov	sp, r7
 800217c:	bc80      	pop	{r7}
 800217e:	4770      	bx	lr

08002180 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002188:	bf00      	nop
 800218a:	370c      	adds	r7, #12
 800218c:	46bd      	mov	sp, r7
 800218e:	bc80      	pop	{r7}
 8002190:	4770      	bx	lr

08002192 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002192:	b480      	push	{r7}
 8002194:	b083      	sub	sp, #12
 8002196:	af00      	add	r7, sp, #0
 8002198:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800219a:	bf00      	nop
 800219c:	370c      	adds	r7, #12
 800219e:	46bd      	mov	sp, r7
 80021a0:	bc80      	pop	{r7}
 80021a2:	4770      	bx	lr

080021a4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b083      	sub	sp, #12
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80021ac:	bf00      	nop
 80021ae:	370c      	adds	r7, #12
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bc80      	pop	{r7}
 80021b4:	4770      	bx	lr
	...

080021b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b085      	sub	sp, #20
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
 80021c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	4a25      	ldr	r2, [pc, #148]	; (8002260 <TIM_Base_SetConfig+0xa8>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d007      	beq.n	80021e0 <TIM_Base_SetConfig+0x28>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021d6:	d003      	beq.n	80021e0 <TIM_Base_SetConfig+0x28>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	4a22      	ldr	r2, [pc, #136]	; (8002264 <TIM_Base_SetConfig+0xac>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d108      	bne.n	80021f2 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80021e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	68fa      	ldr	r2, [r7, #12]
 80021ee:	4313      	orrs	r3, r2
 80021f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4a1a      	ldr	r2, [pc, #104]	; (8002260 <TIM_Base_SetConfig+0xa8>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d007      	beq.n	800220a <TIM_Base_SetConfig+0x52>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002200:	d003      	beq.n	800220a <TIM_Base_SetConfig+0x52>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4a17      	ldr	r2, [pc, #92]	; (8002264 <TIM_Base_SetConfig+0xac>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d108      	bne.n	800221c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002210:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	68db      	ldr	r3, [r3, #12]
 8002216:	68fa      	ldr	r2, [r7, #12]
 8002218:	4313      	orrs	r3, r2
 800221a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	695b      	ldr	r3, [r3, #20]
 8002226:	4313      	orrs	r3, r2
 8002228:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	68fa      	ldr	r2, [r7, #12]
 800222e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	689a      	ldr	r2, [r3, #8]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	4a07      	ldr	r2, [pc, #28]	; (8002260 <TIM_Base_SetConfig+0xa8>)
 8002244:	4293      	cmp	r3, r2
 8002246:	d103      	bne.n	8002250 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	691a      	ldr	r2, [r3, #16]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2201      	movs	r2, #1
 8002254:	615a      	str	r2, [r3, #20]
}
 8002256:	bf00      	nop
 8002258:	3714      	adds	r7, #20
 800225a:	46bd      	mov	sp, r7
 800225c:	bc80      	pop	{r7}
 800225e:	4770      	bx	lr
 8002260:	40012c00 	.word	0x40012c00
 8002264:	40000400 	.word	0x40000400

08002268 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002268:	b480      	push	{r7}
 800226a:	b087      	sub	sp, #28
 800226c:	af00      	add	r7, sp, #0
 800226e:	60f8      	str	r0, [r7, #12]
 8002270:	60b9      	str	r1, [r7, #8]
 8002272:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	6a1b      	ldr	r3, [r3, #32]
 8002278:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	6a1b      	ldr	r3, [r3, #32]
 800227e:	f023 0201 	bic.w	r2, r3, #1
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	699b      	ldr	r3, [r3, #24]
 800228a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002292:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	011b      	lsls	r3, r3, #4
 8002298:	693a      	ldr	r2, [r7, #16]
 800229a:	4313      	orrs	r3, r2
 800229c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	f023 030a 	bic.w	r3, r3, #10
 80022a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80022a6:	697a      	ldr	r2, [r7, #20]
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	4313      	orrs	r3, r2
 80022ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	693a      	ldr	r2, [r7, #16]
 80022b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	697a      	ldr	r2, [r7, #20]
 80022b8:	621a      	str	r2, [r3, #32]
}
 80022ba:	bf00      	nop
 80022bc:	371c      	adds	r7, #28
 80022be:	46bd      	mov	sp, r7
 80022c0:	bc80      	pop	{r7}
 80022c2:	4770      	bx	lr

080022c4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b087      	sub	sp, #28
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	60f8      	str	r0, [r7, #12]
 80022cc:	60b9      	str	r1, [r7, #8]
 80022ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	6a1b      	ldr	r3, [r3, #32]
 80022d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	6a1b      	ldr	r3, [r3, #32]
 80022da:	f023 0210 	bic.w	r2, r3, #16
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	699b      	ldr	r3, [r3, #24]
 80022e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80022e8:	693b      	ldr	r3, [r7, #16]
 80022ea:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80022ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	031b      	lsls	r3, r3, #12
 80022f4:	693a      	ldr	r2, [r7, #16]
 80022f6:	4313      	orrs	r3, r2
 80022f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002300:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002302:	68bb      	ldr	r3, [r7, #8]
 8002304:	011b      	lsls	r3, r3, #4
 8002306:	697a      	ldr	r2, [r7, #20]
 8002308:	4313      	orrs	r3, r2
 800230a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	693a      	ldr	r2, [r7, #16]
 8002310:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	697a      	ldr	r2, [r7, #20]
 8002316:	621a      	str	r2, [r3, #32]
}
 8002318:	bf00      	nop
 800231a:	371c      	adds	r7, #28
 800231c:	46bd      	mov	sp, r7
 800231e:	bc80      	pop	{r7}
 8002320:	4770      	bx	lr

08002322 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002322:	b480      	push	{r7}
 8002324:	b085      	sub	sp, #20
 8002326:	af00      	add	r7, sp, #0
 8002328:	6078      	str	r0, [r7, #4]
 800232a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	689b      	ldr	r3, [r3, #8]
 8002330:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002338:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800233a:	683a      	ldr	r2, [r7, #0]
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	4313      	orrs	r3, r2
 8002340:	f043 0307 	orr.w	r3, r3, #7
 8002344:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	68fa      	ldr	r2, [r7, #12]
 800234a:	609a      	str	r2, [r3, #8]
}
 800234c:	bf00      	nop
 800234e:	3714      	adds	r7, #20
 8002350:	46bd      	mov	sp, r7
 8002352:	bc80      	pop	{r7}
 8002354:	4770      	bx	lr

08002356 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002356:	b480      	push	{r7}
 8002358:	b087      	sub	sp, #28
 800235a:	af00      	add	r7, sp, #0
 800235c:	60f8      	str	r0, [r7, #12]
 800235e:	60b9      	str	r1, [r7, #8]
 8002360:	607a      	str	r2, [r7, #4]
 8002362:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	689b      	ldr	r3, [r3, #8]
 8002368:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002370:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	021a      	lsls	r2, r3, #8
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	431a      	orrs	r2, r3
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	4313      	orrs	r3, r2
 800237e:	697a      	ldr	r2, [r7, #20]
 8002380:	4313      	orrs	r3, r2
 8002382:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	697a      	ldr	r2, [r7, #20]
 8002388:	609a      	str	r2, [r3, #8]
}
 800238a:	bf00      	nop
 800238c:	371c      	adds	r7, #28
 800238e:	46bd      	mov	sp, r7
 8002390:	bc80      	pop	{r7}
 8002392:	4770      	bx	lr

08002394 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002394:	b480      	push	{r7}
 8002396:	b085      	sub	sp, #20
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
 800239c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023a4:	2b01      	cmp	r3, #1
 80023a6:	d101      	bne.n	80023ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80023a8:	2302      	movs	r3, #2
 80023aa:	e041      	b.n	8002430 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2201      	movs	r2, #1
 80023b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2202      	movs	r2, #2
 80023b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	68fa      	ldr	r2, [r7, #12]
 80023da:	4313      	orrs	r3, r2
 80023dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	68fa      	ldr	r2, [r7, #12]
 80023e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a14      	ldr	r2, [pc, #80]	; (800243c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d009      	beq.n	8002404 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023f8:	d004      	beq.n	8002404 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a10      	ldr	r2, [pc, #64]	; (8002440 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d10c      	bne.n	800241e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800240a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	68ba      	ldr	r2, [r7, #8]
 8002412:	4313      	orrs	r3, r2
 8002414:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	68ba      	ldr	r2, [r7, #8]
 800241c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2201      	movs	r2, #1
 8002422:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2200      	movs	r2, #0
 800242a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800242e:	2300      	movs	r3, #0
}
 8002430:	4618      	mov	r0, r3
 8002432:	3714      	adds	r7, #20
 8002434:	46bd      	mov	sp, r7
 8002436:	bc80      	pop	{r7}
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	40012c00 	.word	0x40012c00
 8002440:	40000400 	.word	0x40000400

08002444 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002444:	b480      	push	{r7}
 8002446:	b083      	sub	sp, #12
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800244c:	bf00      	nop
 800244e:	370c      	adds	r7, #12
 8002450:	46bd      	mov	sp, r7
 8002452:	bc80      	pop	{r7}
 8002454:	4770      	bx	lr

08002456 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002456:	b480      	push	{r7}
 8002458:	b083      	sub	sp, #12
 800245a:	af00      	add	r7, sp, #0
 800245c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800245e:	bf00      	nop
 8002460:	370c      	adds	r7, #12
 8002462:	46bd      	mov	sp, r7
 8002464:	bc80      	pop	{r7}
 8002466:	4770      	bx	lr

08002468 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b082      	sub	sp, #8
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d101      	bne.n	800247a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e042      	b.n	8002500 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002480:	b2db      	uxtb	r3, r3
 8002482:	2b00      	cmp	r3, #0
 8002484:	d106      	bne.n	8002494 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2200      	movs	r2, #0
 800248a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800248e:	6878      	ldr	r0, [r7, #4]
 8002490:	f7fe fb1a 	bl	8000ac8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2224      	movs	r2, #36	; 0x24
 8002498:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	68da      	ldr	r2, [r3, #12]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80024aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80024ac:	6878      	ldr	r0, [r7, #4]
 80024ae:	f000 fd71 	bl	8002f94 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	691a      	ldr	r2, [r3, #16]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80024c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	695a      	ldr	r2, [r3, #20]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80024d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	68da      	ldr	r2, [r3, #12]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80024e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2200      	movs	r2, #0
 80024e6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2220      	movs	r2, #32
 80024ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2220      	movs	r2, #32
 80024f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2200      	movs	r2, #0
 80024fc:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80024fe:	2300      	movs	r3, #0
}
 8002500:	4618      	mov	r0, r3
 8002502:	3708      	adds	r7, #8
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}

08002508 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b08a      	sub	sp, #40	; 0x28
 800250c:	af02      	add	r7, sp, #8
 800250e:	60f8      	str	r0, [r7, #12]
 8002510:	60b9      	str	r1, [r7, #8]
 8002512:	603b      	str	r3, [r7, #0]
 8002514:	4613      	mov	r3, r2
 8002516:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002518:	2300      	movs	r3, #0
 800251a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002522:	b2db      	uxtb	r3, r3
 8002524:	2b20      	cmp	r3, #32
 8002526:	d16d      	bne.n	8002604 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d002      	beq.n	8002534 <HAL_UART_Transmit+0x2c>
 800252e:	88fb      	ldrh	r3, [r7, #6]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d101      	bne.n	8002538 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002534:	2301      	movs	r3, #1
 8002536:	e066      	b.n	8002606 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	2200      	movs	r2, #0
 800253c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	2221      	movs	r2, #33	; 0x21
 8002542:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002546:	f7fe fc09 	bl	8000d5c <HAL_GetTick>
 800254a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	88fa      	ldrh	r2, [r7, #6]
 8002550:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	88fa      	ldrh	r2, [r7, #6]
 8002556:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002560:	d108      	bne.n	8002574 <HAL_UART_Transmit+0x6c>
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	691b      	ldr	r3, [r3, #16]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d104      	bne.n	8002574 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800256a:	2300      	movs	r3, #0
 800256c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800256e:	68bb      	ldr	r3, [r7, #8]
 8002570:	61bb      	str	r3, [r7, #24]
 8002572:	e003      	b.n	800257c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002574:	68bb      	ldr	r3, [r7, #8]
 8002576:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002578:	2300      	movs	r3, #0
 800257a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800257c:	e02a      	b.n	80025d4 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	9300      	str	r3, [sp, #0]
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	2200      	movs	r2, #0
 8002586:	2180      	movs	r1, #128	; 0x80
 8002588:	68f8      	ldr	r0, [r7, #12]
 800258a:	f000 faf9 	bl	8002b80 <UART_WaitOnFlagUntilTimeout>
 800258e:	4603      	mov	r3, r0
 8002590:	2b00      	cmp	r3, #0
 8002592:	d001      	beq.n	8002598 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8002594:	2303      	movs	r3, #3
 8002596:	e036      	b.n	8002606 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8002598:	69fb      	ldr	r3, [r7, #28]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d10b      	bne.n	80025b6 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800259e:	69bb      	ldr	r3, [r7, #24]
 80025a0:	881b      	ldrh	r3, [r3, #0]
 80025a2:	461a      	mov	r2, r3
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80025ac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80025ae:	69bb      	ldr	r3, [r7, #24]
 80025b0:	3302      	adds	r3, #2
 80025b2:	61bb      	str	r3, [r7, #24]
 80025b4:	e007      	b.n	80025c6 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	781a      	ldrb	r2, [r3, #0]
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80025c0:	69fb      	ldr	r3, [r7, #28]
 80025c2:	3301      	adds	r3, #1
 80025c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80025ca:	b29b      	uxth	r3, r3
 80025cc:	3b01      	subs	r3, #1
 80025ce:	b29a      	uxth	r2, r3
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80025d8:	b29b      	uxth	r3, r3
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d1cf      	bne.n	800257e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	9300      	str	r3, [sp, #0]
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	2200      	movs	r2, #0
 80025e6:	2140      	movs	r1, #64	; 0x40
 80025e8:	68f8      	ldr	r0, [r7, #12]
 80025ea:	f000 fac9 	bl	8002b80 <UART_WaitOnFlagUntilTimeout>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d001      	beq.n	80025f8 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80025f4:	2303      	movs	r3, #3
 80025f6:	e006      	b.n	8002606 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	2220      	movs	r2, #32
 80025fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002600:	2300      	movs	r3, #0
 8002602:	e000      	b.n	8002606 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002604:	2302      	movs	r3, #2
  }
}
 8002606:	4618      	mov	r0, r3
 8002608:	3720      	adds	r7, #32
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
	...

08002610 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b0ba      	sub	sp, #232	; 0xe8
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	68db      	ldr	r3, [r3, #12]
 8002628:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	695b      	ldr	r3, [r3, #20]
 8002632:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002636:	2300      	movs	r3, #0
 8002638:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800263c:	2300      	movs	r3, #0
 800263e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002642:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002646:	f003 030f 	and.w	r3, r3, #15
 800264a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800264e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002652:	2b00      	cmp	r3, #0
 8002654:	d10f      	bne.n	8002676 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002656:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800265a:	f003 0320 	and.w	r3, r3, #32
 800265e:	2b00      	cmp	r3, #0
 8002660:	d009      	beq.n	8002676 <HAL_UART_IRQHandler+0x66>
 8002662:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002666:	f003 0320 	and.w	r3, r3, #32
 800266a:	2b00      	cmp	r3, #0
 800266c:	d003      	beq.n	8002676 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800266e:	6878      	ldr	r0, [r7, #4]
 8002670:	f000 fbd1 	bl	8002e16 <UART_Receive_IT>
      return;
 8002674:	e25b      	b.n	8002b2e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002676:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800267a:	2b00      	cmp	r3, #0
 800267c:	f000 80de 	beq.w	800283c <HAL_UART_IRQHandler+0x22c>
 8002680:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002684:	f003 0301 	and.w	r3, r3, #1
 8002688:	2b00      	cmp	r3, #0
 800268a:	d106      	bne.n	800269a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800268c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002690:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002694:	2b00      	cmp	r3, #0
 8002696:	f000 80d1 	beq.w	800283c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800269a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800269e:	f003 0301 	and.w	r3, r3, #1
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d00b      	beq.n	80026be <HAL_UART_IRQHandler+0xae>
 80026a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80026aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d005      	beq.n	80026be <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026b6:	f043 0201 	orr.w	r2, r3, #1
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80026be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80026c2:	f003 0304 	and.w	r3, r3, #4
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d00b      	beq.n	80026e2 <HAL_UART_IRQHandler+0xd2>
 80026ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80026ce:	f003 0301 	and.w	r3, r3, #1
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d005      	beq.n	80026e2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026da:	f043 0202 	orr.w	r2, r3, #2
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80026e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80026e6:	f003 0302 	and.w	r3, r3, #2
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d00b      	beq.n	8002706 <HAL_UART_IRQHandler+0xf6>
 80026ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80026f2:	f003 0301 	and.w	r3, r3, #1
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d005      	beq.n	8002706 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026fe:	f043 0204 	orr.w	r2, r3, #4
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002706:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800270a:	f003 0308 	and.w	r3, r3, #8
 800270e:	2b00      	cmp	r3, #0
 8002710:	d011      	beq.n	8002736 <HAL_UART_IRQHandler+0x126>
 8002712:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002716:	f003 0320 	and.w	r3, r3, #32
 800271a:	2b00      	cmp	r3, #0
 800271c:	d105      	bne.n	800272a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800271e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002722:	f003 0301 	and.w	r3, r3, #1
 8002726:	2b00      	cmp	r3, #0
 8002728:	d005      	beq.n	8002736 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800272e:	f043 0208 	orr.w	r2, r3, #8
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800273a:	2b00      	cmp	r3, #0
 800273c:	f000 81f2 	beq.w	8002b24 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002740:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002744:	f003 0320 	and.w	r3, r3, #32
 8002748:	2b00      	cmp	r3, #0
 800274a:	d008      	beq.n	800275e <HAL_UART_IRQHandler+0x14e>
 800274c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002750:	f003 0320 	and.w	r3, r3, #32
 8002754:	2b00      	cmp	r3, #0
 8002756:	d002      	beq.n	800275e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002758:	6878      	ldr	r0, [r7, #4]
 800275a:	f000 fb5c 	bl	8002e16 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	695b      	ldr	r3, [r3, #20]
 8002764:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002768:	2b00      	cmp	r3, #0
 800276a:	bf14      	ite	ne
 800276c:	2301      	movne	r3, #1
 800276e:	2300      	moveq	r3, #0
 8002770:	b2db      	uxtb	r3, r3
 8002772:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800277a:	f003 0308 	and.w	r3, r3, #8
 800277e:	2b00      	cmp	r3, #0
 8002780:	d103      	bne.n	800278a <HAL_UART_IRQHandler+0x17a>
 8002782:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002786:	2b00      	cmp	r3, #0
 8002788:	d04f      	beq.n	800282a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800278a:	6878      	ldr	r0, [r7, #4]
 800278c:	f000 fa66 	bl	8002c5c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	695b      	ldr	r3, [r3, #20]
 8002796:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800279a:	2b00      	cmp	r3, #0
 800279c:	d041      	beq.n	8002822 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	3314      	adds	r3, #20
 80027a4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80027ac:	e853 3f00 	ldrex	r3, [r3]
 80027b0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80027b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80027b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80027bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	3314      	adds	r3, #20
 80027c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80027ca:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80027ce:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027d2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80027d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80027da:	e841 2300 	strex	r3, r2, [r1]
 80027de:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80027e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d1d9      	bne.n	800279e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d013      	beq.n	800281a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027f6:	4a7e      	ldr	r2, [pc, #504]	; (80029f0 <HAL_UART_IRQHandler+0x3e0>)
 80027f8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027fe:	4618      	mov	r0, r3
 8002800:	f7fe fbfe 	bl	8001000 <HAL_DMA_Abort_IT>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d016      	beq.n	8002838 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800280e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002810:	687a      	ldr	r2, [r7, #4]
 8002812:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002814:	4610      	mov	r0, r2
 8002816:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002818:	e00e      	b.n	8002838 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	f000 f99c 	bl	8002b58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002820:	e00a      	b.n	8002838 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002822:	6878      	ldr	r0, [r7, #4]
 8002824:	f000 f998 	bl	8002b58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002828:	e006      	b.n	8002838 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f000 f994 	bl	8002b58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2200      	movs	r2, #0
 8002834:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8002836:	e175      	b.n	8002b24 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002838:	bf00      	nop
    return;
 800283a:	e173      	b.n	8002b24 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002840:	2b01      	cmp	r3, #1
 8002842:	f040 814f 	bne.w	8002ae4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002846:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800284a:	f003 0310 	and.w	r3, r3, #16
 800284e:	2b00      	cmp	r3, #0
 8002850:	f000 8148 	beq.w	8002ae4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002854:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002858:	f003 0310 	and.w	r3, r3, #16
 800285c:	2b00      	cmp	r3, #0
 800285e:	f000 8141 	beq.w	8002ae4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002862:	2300      	movs	r3, #0
 8002864:	60bb      	str	r3, [r7, #8]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	60bb      	str	r3, [r7, #8]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	60bb      	str	r3, [r7, #8]
 8002876:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	695b      	ldr	r3, [r3, #20]
 800287e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002882:	2b00      	cmp	r3, #0
 8002884:	f000 80b6 	beq.w	80029f4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002894:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002898:	2b00      	cmp	r3, #0
 800289a:	f000 8145 	beq.w	8002b28 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80028a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80028a6:	429a      	cmp	r2, r3
 80028a8:	f080 813e 	bcs.w	8002b28 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80028b2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028b8:	699b      	ldr	r3, [r3, #24]
 80028ba:	2b20      	cmp	r3, #32
 80028bc:	f000 8088 	beq.w	80029d0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	330c      	adds	r3, #12
 80028c6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028ca:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80028ce:	e853 3f00 	ldrex	r3, [r3]
 80028d2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80028d6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80028da:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80028de:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	330c      	adds	r3, #12
 80028e8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80028ec:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80028f0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028f4:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80028f8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80028fc:	e841 2300 	strex	r3, r2, [r1]
 8002900:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002904:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002908:	2b00      	cmp	r3, #0
 800290a:	d1d9      	bne.n	80028c0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	3314      	adds	r3, #20
 8002912:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002914:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002916:	e853 3f00 	ldrex	r3, [r3]
 800291a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800291c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800291e:	f023 0301 	bic.w	r3, r3, #1
 8002922:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	3314      	adds	r3, #20
 800292c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002930:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002934:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002936:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002938:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800293c:	e841 2300 	strex	r3, r2, [r1]
 8002940:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002942:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002944:	2b00      	cmp	r3, #0
 8002946:	d1e1      	bne.n	800290c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	3314      	adds	r3, #20
 800294e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002950:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002952:	e853 3f00 	ldrex	r3, [r3]
 8002956:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002958:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800295a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800295e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	3314      	adds	r3, #20
 8002968:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800296c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800296e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002970:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002972:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002974:	e841 2300 	strex	r3, r2, [r1]
 8002978:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800297a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800297c:	2b00      	cmp	r3, #0
 800297e:	d1e3      	bne.n	8002948 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2220      	movs	r2, #32
 8002984:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2200      	movs	r2, #0
 800298c:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	330c      	adds	r3, #12
 8002994:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002996:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002998:	e853 3f00 	ldrex	r3, [r3]
 800299c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800299e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80029a0:	f023 0310 	bic.w	r3, r3, #16
 80029a4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	330c      	adds	r3, #12
 80029ae:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80029b2:	65ba      	str	r2, [r7, #88]	; 0x58
 80029b4:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029b6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80029b8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80029ba:	e841 2300 	strex	r3, r2, [r1]
 80029be:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80029c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d1e3      	bne.n	800298e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029ca:	4618      	mov	r0, r3
 80029cc:	f7fe fadd 	bl	8000f8a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2202      	movs	r2, #2
 80029d4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80029de:	b29b      	uxth	r3, r3
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	b29b      	uxth	r3, r3
 80029e4:	4619      	mov	r1, r3
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	f000 f8bf 	bl	8002b6a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80029ec:	e09c      	b.n	8002b28 <HAL_UART_IRQHandler+0x518>
 80029ee:	bf00      	nop
 80029f0:	08002d21 	.word	0x08002d21
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80029fc:	b29b      	uxth	r3, r3
 80029fe:	1ad3      	subs	r3, r2, r3
 8002a00:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002a08:	b29b      	uxth	r3, r3
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	f000 808e 	beq.w	8002b2c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002a10:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	f000 8089 	beq.w	8002b2c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	330c      	adds	r3, #12
 8002a20:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a24:	e853 3f00 	ldrex	r3, [r3]
 8002a28:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002a2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a2c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002a30:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	330c      	adds	r3, #12
 8002a3a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002a3e:	647a      	str	r2, [r7, #68]	; 0x44
 8002a40:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a42:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002a44:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002a46:	e841 2300 	strex	r3, r2, [r1]
 8002a4a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002a4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d1e3      	bne.n	8002a1a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	3314      	adds	r3, #20
 8002a58:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a5c:	e853 3f00 	ldrex	r3, [r3]
 8002a60:	623b      	str	r3, [r7, #32]
   return(result);
 8002a62:	6a3b      	ldr	r3, [r7, #32]
 8002a64:	f023 0301 	bic.w	r3, r3, #1
 8002a68:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	3314      	adds	r3, #20
 8002a72:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002a76:	633a      	str	r2, [r7, #48]	; 0x30
 8002a78:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a7a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002a7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a7e:	e841 2300 	strex	r3, r2, [r1]
 8002a82:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002a84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d1e3      	bne.n	8002a52 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2220      	movs	r2, #32
 8002a8e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2200      	movs	r2, #0
 8002a96:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	330c      	adds	r3, #12
 8002a9e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	e853 3f00 	ldrex	r3, [r3]
 8002aa6:	60fb      	str	r3, [r7, #12]
   return(result);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	f023 0310 	bic.w	r3, r3, #16
 8002aae:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	330c      	adds	r3, #12
 8002ab8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002abc:	61fa      	str	r2, [r7, #28]
 8002abe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ac0:	69b9      	ldr	r1, [r7, #24]
 8002ac2:	69fa      	ldr	r2, [r7, #28]
 8002ac4:	e841 2300 	strex	r3, r2, [r1]
 8002ac8:	617b      	str	r3, [r7, #20]
   return(result);
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d1e3      	bne.n	8002a98 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2202      	movs	r2, #2
 8002ad4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002ad6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002ada:	4619      	mov	r1, r3
 8002adc:	6878      	ldr	r0, [r7, #4]
 8002ade:	f000 f844 	bl	8002b6a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002ae2:	e023      	b.n	8002b2c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002ae4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ae8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d009      	beq.n	8002b04 <HAL_UART_IRQHandler+0x4f4>
 8002af0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002af4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d003      	beq.n	8002b04 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002afc:	6878      	ldr	r0, [r7, #4]
 8002afe:	f000 f923 	bl	8002d48 <UART_Transmit_IT>
    return;
 8002b02:	e014      	b.n	8002b2e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002b04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d00e      	beq.n	8002b2e <HAL_UART_IRQHandler+0x51e>
 8002b10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002b14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d008      	beq.n	8002b2e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002b1c:	6878      	ldr	r0, [r7, #4]
 8002b1e:	f000 f962 	bl	8002de6 <UART_EndTransmit_IT>
    return;
 8002b22:	e004      	b.n	8002b2e <HAL_UART_IRQHandler+0x51e>
    return;
 8002b24:	bf00      	nop
 8002b26:	e002      	b.n	8002b2e <HAL_UART_IRQHandler+0x51e>
      return;
 8002b28:	bf00      	nop
 8002b2a:	e000      	b.n	8002b2e <HAL_UART_IRQHandler+0x51e>
      return;
 8002b2c:	bf00      	nop
  }
}
 8002b2e:	37e8      	adds	r7, #232	; 0xe8
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}

08002b34 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b083      	sub	sp, #12
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002b3c:	bf00      	nop
 8002b3e:	370c      	adds	r7, #12
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bc80      	pop	{r7}
 8002b44:	4770      	bx	lr

08002b46 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002b46:	b480      	push	{r7}
 8002b48:	b083      	sub	sp, #12
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002b4e:	bf00      	nop
 8002b50:	370c      	adds	r7, #12
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bc80      	pop	{r7}
 8002b56:	4770      	bx	lr

08002b58 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002b60:	bf00      	nop
 8002b62:	370c      	adds	r7, #12
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bc80      	pop	{r7}
 8002b68:	4770      	bx	lr

08002b6a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002b6a:	b480      	push	{r7}
 8002b6c:	b083      	sub	sp, #12
 8002b6e:	af00      	add	r7, sp, #0
 8002b70:	6078      	str	r0, [r7, #4]
 8002b72:	460b      	mov	r3, r1
 8002b74:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002b76:	bf00      	nop
 8002b78:	370c      	adds	r7, #12
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bc80      	pop	{r7}
 8002b7e:	4770      	bx	lr

08002b80 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b090      	sub	sp, #64	; 0x40
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	60f8      	str	r0, [r7, #12]
 8002b88:	60b9      	str	r1, [r7, #8]
 8002b8a:	603b      	str	r3, [r7, #0]
 8002b8c:	4613      	mov	r3, r2
 8002b8e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b90:	e050      	b.n	8002c34 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b92:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002b94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b98:	d04c      	beq.n	8002c34 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002b9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d007      	beq.n	8002bb0 <UART_WaitOnFlagUntilTimeout+0x30>
 8002ba0:	f7fe f8dc 	bl	8000d5c <HAL_GetTick>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	1ad3      	subs	r3, r2, r3
 8002baa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002bac:	429a      	cmp	r2, r3
 8002bae:	d241      	bcs.n	8002c34 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	330c      	adds	r3, #12
 8002bb6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bba:	e853 3f00 	ldrex	r3, [r3]
 8002bbe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bc2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002bc6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	330c      	adds	r3, #12
 8002bce:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002bd0:	637a      	str	r2, [r7, #52]	; 0x34
 8002bd2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bd4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002bd6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002bd8:	e841 2300 	strex	r3, r2, [r1]
 8002bdc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002bde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d1e5      	bne.n	8002bb0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	3314      	adds	r3, #20
 8002bea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	e853 3f00 	ldrex	r3, [r3]
 8002bf2:	613b      	str	r3, [r7, #16]
   return(result);
 8002bf4:	693b      	ldr	r3, [r7, #16]
 8002bf6:	f023 0301 	bic.w	r3, r3, #1
 8002bfa:	63bb      	str	r3, [r7, #56]	; 0x38
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	3314      	adds	r3, #20
 8002c02:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002c04:	623a      	str	r2, [r7, #32]
 8002c06:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c08:	69f9      	ldr	r1, [r7, #28]
 8002c0a:	6a3a      	ldr	r2, [r7, #32]
 8002c0c:	e841 2300 	strex	r3, r2, [r1]
 8002c10:	61bb      	str	r3, [r7, #24]
   return(result);
 8002c12:	69bb      	ldr	r3, [r7, #24]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d1e5      	bne.n	8002be4 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	2220      	movs	r2, #32
 8002c1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2220      	movs	r2, #32
 8002c24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8002c30:	2303      	movs	r3, #3
 8002c32:	e00f      	b.n	8002c54 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	68ba      	ldr	r2, [r7, #8]
 8002c40:	429a      	cmp	r2, r3
 8002c42:	bf0c      	ite	eq
 8002c44:	2301      	moveq	r3, #1
 8002c46:	2300      	movne	r3, #0
 8002c48:	b2db      	uxtb	r3, r3
 8002c4a:	461a      	mov	r2, r3
 8002c4c:	79fb      	ldrb	r3, [r7, #7]
 8002c4e:	429a      	cmp	r2, r3
 8002c50:	d09f      	beq.n	8002b92 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002c52:	2300      	movs	r3, #0
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	3740      	adds	r7, #64	; 0x40
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}

08002c5c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b095      	sub	sp, #84	; 0x54
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	330c      	adds	r3, #12
 8002c6a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c6e:	e853 3f00 	ldrex	r3, [r3]
 8002c72:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002c74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c76:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002c7a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	330c      	adds	r3, #12
 8002c82:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002c84:	643a      	str	r2, [r7, #64]	; 0x40
 8002c86:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c88:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002c8a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002c8c:	e841 2300 	strex	r3, r2, [r1]
 8002c90:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002c92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d1e5      	bne.n	8002c64 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	3314      	adds	r3, #20
 8002c9e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ca0:	6a3b      	ldr	r3, [r7, #32]
 8002ca2:	e853 3f00 	ldrex	r3, [r3]
 8002ca6:	61fb      	str	r3, [r7, #28]
   return(result);
 8002ca8:	69fb      	ldr	r3, [r7, #28]
 8002caa:	f023 0301 	bic.w	r3, r3, #1
 8002cae:	64bb      	str	r3, [r7, #72]	; 0x48
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	3314      	adds	r3, #20
 8002cb6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002cb8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002cba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cbc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002cbe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002cc0:	e841 2300 	strex	r3, r2, [r1]
 8002cc4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d1e5      	bne.n	8002c98 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d119      	bne.n	8002d08 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	330c      	adds	r3, #12
 8002cda:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	e853 3f00 	ldrex	r3, [r3]
 8002ce2:	60bb      	str	r3, [r7, #8]
   return(result);
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	f023 0310 	bic.w	r3, r3, #16
 8002cea:	647b      	str	r3, [r7, #68]	; 0x44
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	330c      	adds	r3, #12
 8002cf2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002cf4:	61ba      	str	r2, [r7, #24]
 8002cf6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cf8:	6979      	ldr	r1, [r7, #20]
 8002cfa:	69ba      	ldr	r2, [r7, #24]
 8002cfc:	e841 2300 	strex	r3, r2, [r1]
 8002d00:	613b      	str	r3, [r7, #16]
   return(result);
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d1e5      	bne.n	8002cd4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2220      	movs	r2, #32
 8002d0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2200      	movs	r2, #0
 8002d14:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002d16:	bf00      	nop
 8002d18:	3754      	adds	r7, #84	; 0x54
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bc80      	pop	{r7}
 8002d1e:	4770      	bx	lr

08002d20 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b084      	sub	sp, #16
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d2c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	2200      	movs	r2, #0
 8002d32:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	2200      	movs	r2, #0
 8002d38:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002d3a:	68f8      	ldr	r0, [r7, #12]
 8002d3c:	f7ff ff0c 	bl	8002b58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002d40:	bf00      	nop
 8002d42:	3710      	adds	r7, #16
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}

08002d48 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b085      	sub	sp, #20
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d56:	b2db      	uxtb	r3, r3
 8002d58:	2b21      	cmp	r3, #33	; 0x21
 8002d5a:	d13e      	bne.n	8002dda <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d64:	d114      	bne.n	8002d90 <UART_Transmit_IT+0x48>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	691b      	ldr	r3, [r3, #16]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d110      	bne.n	8002d90 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6a1b      	ldr	r3, [r3, #32]
 8002d72:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	881b      	ldrh	r3, [r3, #0]
 8002d78:	461a      	mov	r2, r3
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d82:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6a1b      	ldr	r3, [r3, #32]
 8002d88:	1c9a      	adds	r2, r3, #2
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	621a      	str	r2, [r3, #32]
 8002d8e:	e008      	b.n	8002da2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6a1b      	ldr	r3, [r3, #32]
 8002d94:	1c59      	adds	r1, r3, #1
 8002d96:	687a      	ldr	r2, [r7, #4]
 8002d98:	6211      	str	r1, [r2, #32]
 8002d9a:	781a      	ldrb	r2, [r3, #0]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002da6:	b29b      	uxth	r3, r3
 8002da8:	3b01      	subs	r3, #1
 8002daa:	b29b      	uxth	r3, r3
 8002dac:	687a      	ldr	r2, [r7, #4]
 8002dae:	4619      	mov	r1, r3
 8002db0:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d10f      	bne.n	8002dd6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	68da      	ldr	r2, [r3, #12]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002dc4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	68da      	ldr	r2, [r3, #12]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002dd4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	e000      	b.n	8002ddc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002dda:	2302      	movs	r3, #2
  }
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	3714      	adds	r7, #20
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bc80      	pop	{r7}
 8002de4:	4770      	bx	lr

08002de6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002de6:	b580      	push	{r7, lr}
 8002de8:	b082      	sub	sp, #8
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	68da      	ldr	r2, [r3, #12]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002dfc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2220      	movs	r2, #32
 8002e02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	f7ff fe94 	bl	8002b34 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002e0c:	2300      	movs	r3, #0
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3708      	adds	r7, #8
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}

08002e16 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002e16:	b580      	push	{r7, lr}
 8002e18:	b08c      	sub	sp, #48	; 0x30
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	2b22      	cmp	r3, #34	; 0x22
 8002e28:	f040 80ae 	bne.w	8002f88 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e34:	d117      	bne.n	8002e66 <UART_Receive_IT+0x50>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	691b      	ldr	r3, [r3, #16]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d113      	bne.n	8002e66 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e46:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	b29b      	uxth	r3, r3
 8002e50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e54:	b29a      	uxth	r2, r3
 8002e56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e58:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e5e:	1c9a      	adds	r2, r3, #2
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	629a      	str	r2, [r3, #40]	; 0x28
 8002e64:	e026      	b.n	8002eb4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e6a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e78:	d007      	beq.n	8002e8a <UART_Receive_IT+0x74>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	689b      	ldr	r3, [r3, #8]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d10a      	bne.n	8002e98 <UART_Receive_IT+0x82>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	691b      	ldr	r3, [r3, #16]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d106      	bne.n	8002e98 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	b2da      	uxtb	r2, r3
 8002e92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e94:	701a      	strb	r2, [r3, #0]
 8002e96:	e008      	b.n	8002eaa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	b2db      	uxtb	r3, r3
 8002ea0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002ea4:	b2da      	uxtb	r2, r3
 8002ea6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ea8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eae:	1c5a      	adds	r2, r3, #1
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002eb8:	b29b      	uxth	r3, r3
 8002eba:	3b01      	subs	r3, #1
 8002ebc:	b29b      	uxth	r3, r3
 8002ebe:	687a      	ldr	r2, [r7, #4]
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d15d      	bne.n	8002f84 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	68da      	ldr	r2, [r3, #12]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f022 0220 	bic.w	r2, r2, #32
 8002ed6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	68da      	ldr	r2, [r3, #12]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002ee6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	695a      	ldr	r2, [r3, #20]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f022 0201 	bic.w	r2, r2, #1
 8002ef6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2220      	movs	r2, #32
 8002efc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2200      	movs	r2, #0
 8002f04:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f0a:	2b01      	cmp	r3, #1
 8002f0c:	d135      	bne.n	8002f7a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2200      	movs	r2, #0
 8002f12:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	330c      	adds	r3, #12
 8002f1a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	e853 3f00 	ldrex	r3, [r3]
 8002f22:	613b      	str	r3, [r7, #16]
   return(result);
 8002f24:	693b      	ldr	r3, [r7, #16]
 8002f26:	f023 0310 	bic.w	r3, r3, #16
 8002f2a:	627b      	str	r3, [r7, #36]	; 0x24
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	330c      	adds	r3, #12
 8002f32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f34:	623a      	str	r2, [r7, #32]
 8002f36:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f38:	69f9      	ldr	r1, [r7, #28]
 8002f3a:	6a3a      	ldr	r2, [r7, #32]
 8002f3c:	e841 2300 	strex	r3, r2, [r1]
 8002f40:	61bb      	str	r3, [r7, #24]
   return(result);
 8002f42:	69bb      	ldr	r3, [r7, #24]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d1e5      	bne.n	8002f14 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 0310 	and.w	r3, r3, #16
 8002f52:	2b10      	cmp	r3, #16
 8002f54:	d10a      	bne.n	8002f6c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002f56:	2300      	movs	r3, #0
 8002f58:	60fb      	str	r3, [r7, #12]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	60fb      	str	r3, [r7, #12]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	60fb      	str	r3, [r7, #12]
 8002f6a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002f70:	4619      	mov	r1, r3
 8002f72:	6878      	ldr	r0, [r7, #4]
 8002f74:	f7ff fdf9 	bl	8002b6a <HAL_UARTEx_RxEventCallback>
 8002f78:	e002      	b.n	8002f80 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002f7a:	6878      	ldr	r0, [r7, #4]
 8002f7c:	f7ff fde3 	bl	8002b46 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002f80:	2300      	movs	r3, #0
 8002f82:	e002      	b.n	8002f8a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002f84:	2300      	movs	r3, #0
 8002f86:	e000      	b.n	8002f8a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002f88:	2302      	movs	r3, #2
  }
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	3730      	adds	r7, #48	; 0x30
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
	...

08002f94 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b084      	sub	sp, #16
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	691b      	ldr	r3, [r3, #16]
 8002fa2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	68da      	ldr	r2, [r3, #12]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	430a      	orrs	r2, r1
 8002fb0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	689a      	ldr	r2, [r3, #8]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	691b      	ldr	r3, [r3, #16]
 8002fba:	431a      	orrs	r2, r3
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	695b      	ldr	r3, [r3, #20]
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	68db      	ldr	r3, [r3, #12]
 8002fca:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002fce:	f023 030c 	bic.w	r3, r3, #12
 8002fd2:	687a      	ldr	r2, [r7, #4]
 8002fd4:	6812      	ldr	r2, [r2, #0]
 8002fd6:	68b9      	ldr	r1, [r7, #8]
 8002fd8:	430b      	orrs	r3, r1
 8002fda:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	695b      	ldr	r3, [r3, #20]
 8002fe2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	699a      	ldr	r2, [r3, #24]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	430a      	orrs	r2, r1
 8002ff0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a2c      	ldr	r2, [pc, #176]	; (80030a8 <UART_SetConfig+0x114>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d103      	bne.n	8003004 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002ffc:	f7fe fe1a 	bl	8001c34 <HAL_RCC_GetPCLK2Freq>
 8003000:	60f8      	str	r0, [r7, #12]
 8003002:	e002      	b.n	800300a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003004:	f7fe fe02 	bl	8001c0c <HAL_RCC_GetPCLK1Freq>
 8003008:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800300a:	68fa      	ldr	r2, [r7, #12]
 800300c:	4613      	mov	r3, r2
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	4413      	add	r3, r2
 8003012:	009a      	lsls	r2, r3, #2
 8003014:	441a      	add	r2, r3
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003020:	4a22      	ldr	r2, [pc, #136]	; (80030ac <UART_SetConfig+0x118>)
 8003022:	fba2 2303 	umull	r2, r3, r2, r3
 8003026:	095b      	lsrs	r3, r3, #5
 8003028:	0119      	lsls	r1, r3, #4
 800302a:	68fa      	ldr	r2, [r7, #12]
 800302c:	4613      	mov	r3, r2
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	4413      	add	r3, r2
 8003032:	009a      	lsls	r2, r3, #2
 8003034:	441a      	add	r2, r3
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	009b      	lsls	r3, r3, #2
 800303c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003040:	4b1a      	ldr	r3, [pc, #104]	; (80030ac <UART_SetConfig+0x118>)
 8003042:	fba3 0302 	umull	r0, r3, r3, r2
 8003046:	095b      	lsrs	r3, r3, #5
 8003048:	2064      	movs	r0, #100	; 0x64
 800304a:	fb00 f303 	mul.w	r3, r0, r3
 800304e:	1ad3      	subs	r3, r2, r3
 8003050:	011b      	lsls	r3, r3, #4
 8003052:	3332      	adds	r3, #50	; 0x32
 8003054:	4a15      	ldr	r2, [pc, #84]	; (80030ac <UART_SetConfig+0x118>)
 8003056:	fba2 2303 	umull	r2, r3, r2, r3
 800305a:	095b      	lsrs	r3, r3, #5
 800305c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003060:	4419      	add	r1, r3
 8003062:	68fa      	ldr	r2, [r7, #12]
 8003064:	4613      	mov	r3, r2
 8003066:	009b      	lsls	r3, r3, #2
 8003068:	4413      	add	r3, r2
 800306a:	009a      	lsls	r2, r3, #2
 800306c:	441a      	add	r2, r3
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	009b      	lsls	r3, r3, #2
 8003074:	fbb2 f2f3 	udiv	r2, r2, r3
 8003078:	4b0c      	ldr	r3, [pc, #48]	; (80030ac <UART_SetConfig+0x118>)
 800307a:	fba3 0302 	umull	r0, r3, r3, r2
 800307e:	095b      	lsrs	r3, r3, #5
 8003080:	2064      	movs	r0, #100	; 0x64
 8003082:	fb00 f303 	mul.w	r3, r0, r3
 8003086:	1ad3      	subs	r3, r2, r3
 8003088:	011b      	lsls	r3, r3, #4
 800308a:	3332      	adds	r3, #50	; 0x32
 800308c:	4a07      	ldr	r2, [pc, #28]	; (80030ac <UART_SetConfig+0x118>)
 800308e:	fba2 2303 	umull	r2, r3, r2, r3
 8003092:	095b      	lsrs	r3, r3, #5
 8003094:	f003 020f 	and.w	r2, r3, #15
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	440a      	add	r2, r1
 800309e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80030a0:	bf00      	nop
 80030a2:	3710      	adds	r7, #16
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bd80      	pop	{r7, pc}
 80030a8:	40013800 	.word	0x40013800
 80030ac:	51eb851f 	.word	0x51eb851f

080030b0 <__errno>:
 80030b0:	4b01      	ldr	r3, [pc, #4]	; (80030b8 <__errno+0x8>)
 80030b2:	6818      	ldr	r0, [r3, #0]
 80030b4:	4770      	bx	lr
 80030b6:	bf00      	nop
 80030b8:	20000010 	.word	0x20000010

080030bc <__libc_init_array>:
 80030bc:	b570      	push	{r4, r5, r6, lr}
 80030be:	2600      	movs	r6, #0
 80030c0:	4d0c      	ldr	r5, [pc, #48]	; (80030f4 <__libc_init_array+0x38>)
 80030c2:	4c0d      	ldr	r4, [pc, #52]	; (80030f8 <__libc_init_array+0x3c>)
 80030c4:	1b64      	subs	r4, r4, r5
 80030c6:	10a4      	asrs	r4, r4, #2
 80030c8:	42a6      	cmp	r6, r4
 80030ca:	d109      	bne.n	80030e0 <__libc_init_array+0x24>
 80030cc:	f000 fc9c 	bl	8003a08 <_init>
 80030d0:	2600      	movs	r6, #0
 80030d2:	4d0a      	ldr	r5, [pc, #40]	; (80030fc <__libc_init_array+0x40>)
 80030d4:	4c0a      	ldr	r4, [pc, #40]	; (8003100 <__libc_init_array+0x44>)
 80030d6:	1b64      	subs	r4, r4, r5
 80030d8:	10a4      	asrs	r4, r4, #2
 80030da:	42a6      	cmp	r6, r4
 80030dc:	d105      	bne.n	80030ea <__libc_init_array+0x2e>
 80030de:	bd70      	pop	{r4, r5, r6, pc}
 80030e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80030e4:	4798      	blx	r3
 80030e6:	3601      	adds	r6, #1
 80030e8:	e7ee      	b.n	80030c8 <__libc_init_array+0xc>
 80030ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80030ee:	4798      	blx	r3
 80030f0:	3601      	adds	r6, #1
 80030f2:	e7f2      	b.n	80030da <__libc_init_array+0x1e>
 80030f4:	08003ad0 	.word	0x08003ad0
 80030f8:	08003ad0 	.word	0x08003ad0
 80030fc:	08003ad0 	.word	0x08003ad0
 8003100:	08003ad4 	.word	0x08003ad4

08003104 <memset>:
 8003104:	4603      	mov	r3, r0
 8003106:	4402      	add	r2, r0
 8003108:	4293      	cmp	r3, r2
 800310a:	d100      	bne.n	800310e <memset+0xa>
 800310c:	4770      	bx	lr
 800310e:	f803 1b01 	strb.w	r1, [r3], #1
 8003112:	e7f9      	b.n	8003108 <memset+0x4>

08003114 <siprintf>:
 8003114:	b40e      	push	{r1, r2, r3}
 8003116:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800311a:	b500      	push	{lr}
 800311c:	b09c      	sub	sp, #112	; 0x70
 800311e:	ab1d      	add	r3, sp, #116	; 0x74
 8003120:	9002      	str	r0, [sp, #8]
 8003122:	9006      	str	r0, [sp, #24]
 8003124:	9107      	str	r1, [sp, #28]
 8003126:	9104      	str	r1, [sp, #16]
 8003128:	4808      	ldr	r0, [pc, #32]	; (800314c <siprintf+0x38>)
 800312a:	4909      	ldr	r1, [pc, #36]	; (8003150 <siprintf+0x3c>)
 800312c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003130:	9105      	str	r1, [sp, #20]
 8003132:	6800      	ldr	r0, [r0, #0]
 8003134:	a902      	add	r1, sp, #8
 8003136:	9301      	str	r3, [sp, #4]
 8003138:	f000 f868 	bl	800320c <_svfiprintf_r>
 800313c:	2200      	movs	r2, #0
 800313e:	9b02      	ldr	r3, [sp, #8]
 8003140:	701a      	strb	r2, [r3, #0]
 8003142:	b01c      	add	sp, #112	; 0x70
 8003144:	f85d eb04 	ldr.w	lr, [sp], #4
 8003148:	b003      	add	sp, #12
 800314a:	4770      	bx	lr
 800314c:	20000010 	.word	0x20000010
 8003150:	ffff0208 	.word	0xffff0208

08003154 <__ssputs_r>:
 8003154:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003158:	688e      	ldr	r6, [r1, #8]
 800315a:	4682      	mov	sl, r0
 800315c:	429e      	cmp	r6, r3
 800315e:	460c      	mov	r4, r1
 8003160:	4690      	mov	r8, r2
 8003162:	461f      	mov	r7, r3
 8003164:	d838      	bhi.n	80031d8 <__ssputs_r+0x84>
 8003166:	898a      	ldrh	r2, [r1, #12]
 8003168:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800316c:	d032      	beq.n	80031d4 <__ssputs_r+0x80>
 800316e:	6825      	ldr	r5, [r4, #0]
 8003170:	6909      	ldr	r1, [r1, #16]
 8003172:	3301      	adds	r3, #1
 8003174:	eba5 0901 	sub.w	r9, r5, r1
 8003178:	6965      	ldr	r5, [r4, #20]
 800317a:	444b      	add	r3, r9
 800317c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003180:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003184:	106d      	asrs	r5, r5, #1
 8003186:	429d      	cmp	r5, r3
 8003188:	bf38      	it	cc
 800318a:	461d      	movcc	r5, r3
 800318c:	0553      	lsls	r3, r2, #21
 800318e:	d531      	bpl.n	80031f4 <__ssputs_r+0xa0>
 8003190:	4629      	mov	r1, r5
 8003192:	f000 fb6f 	bl	8003874 <_malloc_r>
 8003196:	4606      	mov	r6, r0
 8003198:	b950      	cbnz	r0, 80031b0 <__ssputs_r+0x5c>
 800319a:	230c      	movs	r3, #12
 800319c:	f04f 30ff 	mov.w	r0, #4294967295
 80031a0:	f8ca 3000 	str.w	r3, [sl]
 80031a4:	89a3      	ldrh	r3, [r4, #12]
 80031a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80031aa:	81a3      	strh	r3, [r4, #12]
 80031ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80031b0:	464a      	mov	r2, r9
 80031b2:	6921      	ldr	r1, [r4, #16]
 80031b4:	f000 face 	bl	8003754 <memcpy>
 80031b8:	89a3      	ldrh	r3, [r4, #12]
 80031ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80031be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80031c2:	81a3      	strh	r3, [r4, #12]
 80031c4:	6126      	str	r6, [r4, #16]
 80031c6:	444e      	add	r6, r9
 80031c8:	6026      	str	r6, [r4, #0]
 80031ca:	463e      	mov	r6, r7
 80031cc:	6165      	str	r5, [r4, #20]
 80031ce:	eba5 0509 	sub.w	r5, r5, r9
 80031d2:	60a5      	str	r5, [r4, #8]
 80031d4:	42be      	cmp	r6, r7
 80031d6:	d900      	bls.n	80031da <__ssputs_r+0x86>
 80031d8:	463e      	mov	r6, r7
 80031da:	4632      	mov	r2, r6
 80031dc:	4641      	mov	r1, r8
 80031de:	6820      	ldr	r0, [r4, #0]
 80031e0:	f000 fac6 	bl	8003770 <memmove>
 80031e4:	68a3      	ldr	r3, [r4, #8]
 80031e6:	2000      	movs	r0, #0
 80031e8:	1b9b      	subs	r3, r3, r6
 80031ea:	60a3      	str	r3, [r4, #8]
 80031ec:	6823      	ldr	r3, [r4, #0]
 80031ee:	4433      	add	r3, r6
 80031f0:	6023      	str	r3, [r4, #0]
 80031f2:	e7db      	b.n	80031ac <__ssputs_r+0x58>
 80031f4:	462a      	mov	r2, r5
 80031f6:	f000 fbb1 	bl	800395c <_realloc_r>
 80031fa:	4606      	mov	r6, r0
 80031fc:	2800      	cmp	r0, #0
 80031fe:	d1e1      	bne.n	80031c4 <__ssputs_r+0x70>
 8003200:	4650      	mov	r0, sl
 8003202:	6921      	ldr	r1, [r4, #16]
 8003204:	f000 face 	bl	80037a4 <_free_r>
 8003208:	e7c7      	b.n	800319a <__ssputs_r+0x46>
	...

0800320c <_svfiprintf_r>:
 800320c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003210:	4698      	mov	r8, r3
 8003212:	898b      	ldrh	r3, [r1, #12]
 8003214:	4607      	mov	r7, r0
 8003216:	061b      	lsls	r3, r3, #24
 8003218:	460d      	mov	r5, r1
 800321a:	4614      	mov	r4, r2
 800321c:	b09d      	sub	sp, #116	; 0x74
 800321e:	d50e      	bpl.n	800323e <_svfiprintf_r+0x32>
 8003220:	690b      	ldr	r3, [r1, #16]
 8003222:	b963      	cbnz	r3, 800323e <_svfiprintf_r+0x32>
 8003224:	2140      	movs	r1, #64	; 0x40
 8003226:	f000 fb25 	bl	8003874 <_malloc_r>
 800322a:	6028      	str	r0, [r5, #0]
 800322c:	6128      	str	r0, [r5, #16]
 800322e:	b920      	cbnz	r0, 800323a <_svfiprintf_r+0x2e>
 8003230:	230c      	movs	r3, #12
 8003232:	603b      	str	r3, [r7, #0]
 8003234:	f04f 30ff 	mov.w	r0, #4294967295
 8003238:	e0d1      	b.n	80033de <_svfiprintf_r+0x1d2>
 800323a:	2340      	movs	r3, #64	; 0x40
 800323c:	616b      	str	r3, [r5, #20]
 800323e:	2300      	movs	r3, #0
 8003240:	9309      	str	r3, [sp, #36]	; 0x24
 8003242:	2320      	movs	r3, #32
 8003244:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003248:	2330      	movs	r3, #48	; 0x30
 800324a:	f04f 0901 	mov.w	r9, #1
 800324e:	f8cd 800c 	str.w	r8, [sp, #12]
 8003252:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80033f8 <_svfiprintf_r+0x1ec>
 8003256:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800325a:	4623      	mov	r3, r4
 800325c:	469a      	mov	sl, r3
 800325e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003262:	b10a      	cbz	r2, 8003268 <_svfiprintf_r+0x5c>
 8003264:	2a25      	cmp	r2, #37	; 0x25
 8003266:	d1f9      	bne.n	800325c <_svfiprintf_r+0x50>
 8003268:	ebba 0b04 	subs.w	fp, sl, r4
 800326c:	d00b      	beq.n	8003286 <_svfiprintf_r+0x7a>
 800326e:	465b      	mov	r3, fp
 8003270:	4622      	mov	r2, r4
 8003272:	4629      	mov	r1, r5
 8003274:	4638      	mov	r0, r7
 8003276:	f7ff ff6d 	bl	8003154 <__ssputs_r>
 800327a:	3001      	adds	r0, #1
 800327c:	f000 80aa 	beq.w	80033d4 <_svfiprintf_r+0x1c8>
 8003280:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003282:	445a      	add	r2, fp
 8003284:	9209      	str	r2, [sp, #36]	; 0x24
 8003286:	f89a 3000 	ldrb.w	r3, [sl]
 800328a:	2b00      	cmp	r3, #0
 800328c:	f000 80a2 	beq.w	80033d4 <_svfiprintf_r+0x1c8>
 8003290:	2300      	movs	r3, #0
 8003292:	f04f 32ff 	mov.w	r2, #4294967295
 8003296:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800329a:	f10a 0a01 	add.w	sl, sl, #1
 800329e:	9304      	str	r3, [sp, #16]
 80032a0:	9307      	str	r3, [sp, #28]
 80032a2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80032a6:	931a      	str	r3, [sp, #104]	; 0x68
 80032a8:	4654      	mov	r4, sl
 80032aa:	2205      	movs	r2, #5
 80032ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80032b0:	4851      	ldr	r0, [pc, #324]	; (80033f8 <_svfiprintf_r+0x1ec>)
 80032b2:	f000 fa41 	bl	8003738 <memchr>
 80032b6:	9a04      	ldr	r2, [sp, #16]
 80032b8:	b9d8      	cbnz	r0, 80032f2 <_svfiprintf_r+0xe6>
 80032ba:	06d0      	lsls	r0, r2, #27
 80032bc:	bf44      	itt	mi
 80032be:	2320      	movmi	r3, #32
 80032c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80032c4:	0711      	lsls	r1, r2, #28
 80032c6:	bf44      	itt	mi
 80032c8:	232b      	movmi	r3, #43	; 0x2b
 80032ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80032ce:	f89a 3000 	ldrb.w	r3, [sl]
 80032d2:	2b2a      	cmp	r3, #42	; 0x2a
 80032d4:	d015      	beq.n	8003302 <_svfiprintf_r+0xf6>
 80032d6:	4654      	mov	r4, sl
 80032d8:	2000      	movs	r0, #0
 80032da:	f04f 0c0a 	mov.w	ip, #10
 80032de:	9a07      	ldr	r2, [sp, #28]
 80032e0:	4621      	mov	r1, r4
 80032e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80032e6:	3b30      	subs	r3, #48	; 0x30
 80032e8:	2b09      	cmp	r3, #9
 80032ea:	d94e      	bls.n	800338a <_svfiprintf_r+0x17e>
 80032ec:	b1b0      	cbz	r0, 800331c <_svfiprintf_r+0x110>
 80032ee:	9207      	str	r2, [sp, #28]
 80032f0:	e014      	b.n	800331c <_svfiprintf_r+0x110>
 80032f2:	eba0 0308 	sub.w	r3, r0, r8
 80032f6:	fa09 f303 	lsl.w	r3, r9, r3
 80032fa:	4313      	orrs	r3, r2
 80032fc:	46a2      	mov	sl, r4
 80032fe:	9304      	str	r3, [sp, #16]
 8003300:	e7d2      	b.n	80032a8 <_svfiprintf_r+0x9c>
 8003302:	9b03      	ldr	r3, [sp, #12]
 8003304:	1d19      	adds	r1, r3, #4
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	9103      	str	r1, [sp, #12]
 800330a:	2b00      	cmp	r3, #0
 800330c:	bfbb      	ittet	lt
 800330e:	425b      	neglt	r3, r3
 8003310:	f042 0202 	orrlt.w	r2, r2, #2
 8003314:	9307      	strge	r3, [sp, #28]
 8003316:	9307      	strlt	r3, [sp, #28]
 8003318:	bfb8      	it	lt
 800331a:	9204      	strlt	r2, [sp, #16]
 800331c:	7823      	ldrb	r3, [r4, #0]
 800331e:	2b2e      	cmp	r3, #46	; 0x2e
 8003320:	d10c      	bne.n	800333c <_svfiprintf_r+0x130>
 8003322:	7863      	ldrb	r3, [r4, #1]
 8003324:	2b2a      	cmp	r3, #42	; 0x2a
 8003326:	d135      	bne.n	8003394 <_svfiprintf_r+0x188>
 8003328:	9b03      	ldr	r3, [sp, #12]
 800332a:	3402      	adds	r4, #2
 800332c:	1d1a      	adds	r2, r3, #4
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	9203      	str	r2, [sp, #12]
 8003332:	2b00      	cmp	r3, #0
 8003334:	bfb8      	it	lt
 8003336:	f04f 33ff 	movlt.w	r3, #4294967295
 800333a:	9305      	str	r3, [sp, #20]
 800333c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80033fc <_svfiprintf_r+0x1f0>
 8003340:	2203      	movs	r2, #3
 8003342:	4650      	mov	r0, sl
 8003344:	7821      	ldrb	r1, [r4, #0]
 8003346:	f000 f9f7 	bl	8003738 <memchr>
 800334a:	b140      	cbz	r0, 800335e <_svfiprintf_r+0x152>
 800334c:	2340      	movs	r3, #64	; 0x40
 800334e:	eba0 000a 	sub.w	r0, r0, sl
 8003352:	fa03 f000 	lsl.w	r0, r3, r0
 8003356:	9b04      	ldr	r3, [sp, #16]
 8003358:	3401      	adds	r4, #1
 800335a:	4303      	orrs	r3, r0
 800335c:	9304      	str	r3, [sp, #16]
 800335e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003362:	2206      	movs	r2, #6
 8003364:	4826      	ldr	r0, [pc, #152]	; (8003400 <_svfiprintf_r+0x1f4>)
 8003366:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800336a:	f000 f9e5 	bl	8003738 <memchr>
 800336e:	2800      	cmp	r0, #0
 8003370:	d038      	beq.n	80033e4 <_svfiprintf_r+0x1d8>
 8003372:	4b24      	ldr	r3, [pc, #144]	; (8003404 <_svfiprintf_r+0x1f8>)
 8003374:	bb1b      	cbnz	r3, 80033be <_svfiprintf_r+0x1b2>
 8003376:	9b03      	ldr	r3, [sp, #12]
 8003378:	3307      	adds	r3, #7
 800337a:	f023 0307 	bic.w	r3, r3, #7
 800337e:	3308      	adds	r3, #8
 8003380:	9303      	str	r3, [sp, #12]
 8003382:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003384:	4433      	add	r3, r6
 8003386:	9309      	str	r3, [sp, #36]	; 0x24
 8003388:	e767      	b.n	800325a <_svfiprintf_r+0x4e>
 800338a:	460c      	mov	r4, r1
 800338c:	2001      	movs	r0, #1
 800338e:	fb0c 3202 	mla	r2, ip, r2, r3
 8003392:	e7a5      	b.n	80032e0 <_svfiprintf_r+0xd4>
 8003394:	2300      	movs	r3, #0
 8003396:	f04f 0c0a 	mov.w	ip, #10
 800339a:	4619      	mov	r1, r3
 800339c:	3401      	adds	r4, #1
 800339e:	9305      	str	r3, [sp, #20]
 80033a0:	4620      	mov	r0, r4
 80033a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80033a6:	3a30      	subs	r2, #48	; 0x30
 80033a8:	2a09      	cmp	r2, #9
 80033aa:	d903      	bls.n	80033b4 <_svfiprintf_r+0x1a8>
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d0c5      	beq.n	800333c <_svfiprintf_r+0x130>
 80033b0:	9105      	str	r1, [sp, #20]
 80033b2:	e7c3      	b.n	800333c <_svfiprintf_r+0x130>
 80033b4:	4604      	mov	r4, r0
 80033b6:	2301      	movs	r3, #1
 80033b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80033bc:	e7f0      	b.n	80033a0 <_svfiprintf_r+0x194>
 80033be:	ab03      	add	r3, sp, #12
 80033c0:	9300      	str	r3, [sp, #0]
 80033c2:	462a      	mov	r2, r5
 80033c4:	4638      	mov	r0, r7
 80033c6:	4b10      	ldr	r3, [pc, #64]	; (8003408 <_svfiprintf_r+0x1fc>)
 80033c8:	a904      	add	r1, sp, #16
 80033ca:	f3af 8000 	nop.w
 80033ce:	1c42      	adds	r2, r0, #1
 80033d0:	4606      	mov	r6, r0
 80033d2:	d1d6      	bne.n	8003382 <_svfiprintf_r+0x176>
 80033d4:	89ab      	ldrh	r3, [r5, #12]
 80033d6:	065b      	lsls	r3, r3, #25
 80033d8:	f53f af2c 	bmi.w	8003234 <_svfiprintf_r+0x28>
 80033dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80033de:	b01d      	add	sp, #116	; 0x74
 80033e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80033e4:	ab03      	add	r3, sp, #12
 80033e6:	9300      	str	r3, [sp, #0]
 80033e8:	462a      	mov	r2, r5
 80033ea:	4638      	mov	r0, r7
 80033ec:	4b06      	ldr	r3, [pc, #24]	; (8003408 <_svfiprintf_r+0x1fc>)
 80033ee:	a904      	add	r1, sp, #16
 80033f0:	f000 f87c 	bl	80034ec <_printf_i>
 80033f4:	e7eb      	b.n	80033ce <_svfiprintf_r+0x1c2>
 80033f6:	bf00      	nop
 80033f8:	08003a9a 	.word	0x08003a9a
 80033fc:	08003aa0 	.word	0x08003aa0
 8003400:	08003aa4 	.word	0x08003aa4
 8003404:	00000000 	.word	0x00000000
 8003408:	08003155 	.word	0x08003155

0800340c <_printf_common>:
 800340c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003410:	4616      	mov	r6, r2
 8003412:	4699      	mov	r9, r3
 8003414:	688a      	ldr	r2, [r1, #8]
 8003416:	690b      	ldr	r3, [r1, #16]
 8003418:	4607      	mov	r7, r0
 800341a:	4293      	cmp	r3, r2
 800341c:	bfb8      	it	lt
 800341e:	4613      	movlt	r3, r2
 8003420:	6033      	str	r3, [r6, #0]
 8003422:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003426:	460c      	mov	r4, r1
 8003428:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800342c:	b10a      	cbz	r2, 8003432 <_printf_common+0x26>
 800342e:	3301      	adds	r3, #1
 8003430:	6033      	str	r3, [r6, #0]
 8003432:	6823      	ldr	r3, [r4, #0]
 8003434:	0699      	lsls	r1, r3, #26
 8003436:	bf42      	ittt	mi
 8003438:	6833      	ldrmi	r3, [r6, #0]
 800343a:	3302      	addmi	r3, #2
 800343c:	6033      	strmi	r3, [r6, #0]
 800343e:	6825      	ldr	r5, [r4, #0]
 8003440:	f015 0506 	ands.w	r5, r5, #6
 8003444:	d106      	bne.n	8003454 <_printf_common+0x48>
 8003446:	f104 0a19 	add.w	sl, r4, #25
 800344a:	68e3      	ldr	r3, [r4, #12]
 800344c:	6832      	ldr	r2, [r6, #0]
 800344e:	1a9b      	subs	r3, r3, r2
 8003450:	42ab      	cmp	r3, r5
 8003452:	dc28      	bgt.n	80034a6 <_printf_common+0x9a>
 8003454:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003458:	1e13      	subs	r3, r2, #0
 800345a:	6822      	ldr	r2, [r4, #0]
 800345c:	bf18      	it	ne
 800345e:	2301      	movne	r3, #1
 8003460:	0692      	lsls	r2, r2, #26
 8003462:	d42d      	bmi.n	80034c0 <_printf_common+0xb4>
 8003464:	4649      	mov	r1, r9
 8003466:	4638      	mov	r0, r7
 8003468:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800346c:	47c0      	blx	r8
 800346e:	3001      	adds	r0, #1
 8003470:	d020      	beq.n	80034b4 <_printf_common+0xa8>
 8003472:	6823      	ldr	r3, [r4, #0]
 8003474:	68e5      	ldr	r5, [r4, #12]
 8003476:	f003 0306 	and.w	r3, r3, #6
 800347a:	2b04      	cmp	r3, #4
 800347c:	bf18      	it	ne
 800347e:	2500      	movne	r5, #0
 8003480:	6832      	ldr	r2, [r6, #0]
 8003482:	f04f 0600 	mov.w	r6, #0
 8003486:	68a3      	ldr	r3, [r4, #8]
 8003488:	bf08      	it	eq
 800348a:	1aad      	subeq	r5, r5, r2
 800348c:	6922      	ldr	r2, [r4, #16]
 800348e:	bf08      	it	eq
 8003490:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003494:	4293      	cmp	r3, r2
 8003496:	bfc4      	itt	gt
 8003498:	1a9b      	subgt	r3, r3, r2
 800349a:	18ed      	addgt	r5, r5, r3
 800349c:	341a      	adds	r4, #26
 800349e:	42b5      	cmp	r5, r6
 80034a0:	d11a      	bne.n	80034d8 <_printf_common+0xcc>
 80034a2:	2000      	movs	r0, #0
 80034a4:	e008      	b.n	80034b8 <_printf_common+0xac>
 80034a6:	2301      	movs	r3, #1
 80034a8:	4652      	mov	r2, sl
 80034aa:	4649      	mov	r1, r9
 80034ac:	4638      	mov	r0, r7
 80034ae:	47c0      	blx	r8
 80034b0:	3001      	adds	r0, #1
 80034b2:	d103      	bne.n	80034bc <_printf_common+0xb0>
 80034b4:	f04f 30ff 	mov.w	r0, #4294967295
 80034b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80034bc:	3501      	adds	r5, #1
 80034be:	e7c4      	b.n	800344a <_printf_common+0x3e>
 80034c0:	2030      	movs	r0, #48	; 0x30
 80034c2:	18e1      	adds	r1, r4, r3
 80034c4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80034c8:	1c5a      	adds	r2, r3, #1
 80034ca:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80034ce:	4422      	add	r2, r4
 80034d0:	3302      	adds	r3, #2
 80034d2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80034d6:	e7c5      	b.n	8003464 <_printf_common+0x58>
 80034d8:	2301      	movs	r3, #1
 80034da:	4622      	mov	r2, r4
 80034dc:	4649      	mov	r1, r9
 80034de:	4638      	mov	r0, r7
 80034e0:	47c0      	blx	r8
 80034e2:	3001      	adds	r0, #1
 80034e4:	d0e6      	beq.n	80034b4 <_printf_common+0xa8>
 80034e6:	3601      	adds	r6, #1
 80034e8:	e7d9      	b.n	800349e <_printf_common+0x92>
	...

080034ec <_printf_i>:
 80034ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80034f0:	7e0f      	ldrb	r7, [r1, #24]
 80034f2:	4691      	mov	r9, r2
 80034f4:	2f78      	cmp	r7, #120	; 0x78
 80034f6:	4680      	mov	r8, r0
 80034f8:	460c      	mov	r4, r1
 80034fa:	469a      	mov	sl, r3
 80034fc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80034fe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003502:	d807      	bhi.n	8003514 <_printf_i+0x28>
 8003504:	2f62      	cmp	r7, #98	; 0x62
 8003506:	d80a      	bhi.n	800351e <_printf_i+0x32>
 8003508:	2f00      	cmp	r7, #0
 800350a:	f000 80d9 	beq.w	80036c0 <_printf_i+0x1d4>
 800350e:	2f58      	cmp	r7, #88	; 0x58
 8003510:	f000 80a4 	beq.w	800365c <_printf_i+0x170>
 8003514:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003518:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800351c:	e03a      	b.n	8003594 <_printf_i+0xa8>
 800351e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003522:	2b15      	cmp	r3, #21
 8003524:	d8f6      	bhi.n	8003514 <_printf_i+0x28>
 8003526:	a101      	add	r1, pc, #4	; (adr r1, 800352c <_printf_i+0x40>)
 8003528:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800352c:	08003585 	.word	0x08003585
 8003530:	08003599 	.word	0x08003599
 8003534:	08003515 	.word	0x08003515
 8003538:	08003515 	.word	0x08003515
 800353c:	08003515 	.word	0x08003515
 8003540:	08003515 	.word	0x08003515
 8003544:	08003599 	.word	0x08003599
 8003548:	08003515 	.word	0x08003515
 800354c:	08003515 	.word	0x08003515
 8003550:	08003515 	.word	0x08003515
 8003554:	08003515 	.word	0x08003515
 8003558:	080036a7 	.word	0x080036a7
 800355c:	080035c9 	.word	0x080035c9
 8003560:	08003689 	.word	0x08003689
 8003564:	08003515 	.word	0x08003515
 8003568:	08003515 	.word	0x08003515
 800356c:	080036c9 	.word	0x080036c9
 8003570:	08003515 	.word	0x08003515
 8003574:	080035c9 	.word	0x080035c9
 8003578:	08003515 	.word	0x08003515
 800357c:	08003515 	.word	0x08003515
 8003580:	08003691 	.word	0x08003691
 8003584:	682b      	ldr	r3, [r5, #0]
 8003586:	1d1a      	adds	r2, r3, #4
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	602a      	str	r2, [r5, #0]
 800358c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003590:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003594:	2301      	movs	r3, #1
 8003596:	e0a4      	b.n	80036e2 <_printf_i+0x1f6>
 8003598:	6820      	ldr	r0, [r4, #0]
 800359a:	6829      	ldr	r1, [r5, #0]
 800359c:	0606      	lsls	r6, r0, #24
 800359e:	f101 0304 	add.w	r3, r1, #4
 80035a2:	d50a      	bpl.n	80035ba <_printf_i+0xce>
 80035a4:	680e      	ldr	r6, [r1, #0]
 80035a6:	602b      	str	r3, [r5, #0]
 80035a8:	2e00      	cmp	r6, #0
 80035aa:	da03      	bge.n	80035b4 <_printf_i+0xc8>
 80035ac:	232d      	movs	r3, #45	; 0x2d
 80035ae:	4276      	negs	r6, r6
 80035b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80035b4:	230a      	movs	r3, #10
 80035b6:	485e      	ldr	r0, [pc, #376]	; (8003730 <_printf_i+0x244>)
 80035b8:	e019      	b.n	80035ee <_printf_i+0x102>
 80035ba:	680e      	ldr	r6, [r1, #0]
 80035bc:	f010 0f40 	tst.w	r0, #64	; 0x40
 80035c0:	602b      	str	r3, [r5, #0]
 80035c2:	bf18      	it	ne
 80035c4:	b236      	sxthne	r6, r6
 80035c6:	e7ef      	b.n	80035a8 <_printf_i+0xbc>
 80035c8:	682b      	ldr	r3, [r5, #0]
 80035ca:	6820      	ldr	r0, [r4, #0]
 80035cc:	1d19      	adds	r1, r3, #4
 80035ce:	6029      	str	r1, [r5, #0]
 80035d0:	0601      	lsls	r1, r0, #24
 80035d2:	d501      	bpl.n	80035d8 <_printf_i+0xec>
 80035d4:	681e      	ldr	r6, [r3, #0]
 80035d6:	e002      	b.n	80035de <_printf_i+0xf2>
 80035d8:	0646      	lsls	r6, r0, #25
 80035da:	d5fb      	bpl.n	80035d4 <_printf_i+0xe8>
 80035dc:	881e      	ldrh	r6, [r3, #0]
 80035de:	2f6f      	cmp	r7, #111	; 0x6f
 80035e0:	bf0c      	ite	eq
 80035e2:	2308      	moveq	r3, #8
 80035e4:	230a      	movne	r3, #10
 80035e6:	4852      	ldr	r0, [pc, #328]	; (8003730 <_printf_i+0x244>)
 80035e8:	2100      	movs	r1, #0
 80035ea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80035ee:	6865      	ldr	r5, [r4, #4]
 80035f0:	2d00      	cmp	r5, #0
 80035f2:	bfa8      	it	ge
 80035f4:	6821      	ldrge	r1, [r4, #0]
 80035f6:	60a5      	str	r5, [r4, #8]
 80035f8:	bfa4      	itt	ge
 80035fa:	f021 0104 	bicge.w	r1, r1, #4
 80035fe:	6021      	strge	r1, [r4, #0]
 8003600:	b90e      	cbnz	r6, 8003606 <_printf_i+0x11a>
 8003602:	2d00      	cmp	r5, #0
 8003604:	d04d      	beq.n	80036a2 <_printf_i+0x1b6>
 8003606:	4615      	mov	r5, r2
 8003608:	fbb6 f1f3 	udiv	r1, r6, r3
 800360c:	fb03 6711 	mls	r7, r3, r1, r6
 8003610:	5dc7      	ldrb	r7, [r0, r7]
 8003612:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003616:	4637      	mov	r7, r6
 8003618:	42bb      	cmp	r3, r7
 800361a:	460e      	mov	r6, r1
 800361c:	d9f4      	bls.n	8003608 <_printf_i+0x11c>
 800361e:	2b08      	cmp	r3, #8
 8003620:	d10b      	bne.n	800363a <_printf_i+0x14e>
 8003622:	6823      	ldr	r3, [r4, #0]
 8003624:	07de      	lsls	r6, r3, #31
 8003626:	d508      	bpl.n	800363a <_printf_i+0x14e>
 8003628:	6923      	ldr	r3, [r4, #16]
 800362a:	6861      	ldr	r1, [r4, #4]
 800362c:	4299      	cmp	r1, r3
 800362e:	bfde      	ittt	le
 8003630:	2330      	movle	r3, #48	; 0x30
 8003632:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003636:	f105 35ff 	addle.w	r5, r5, #4294967295
 800363a:	1b52      	subs	r2, r2, r5
 800363c:	6122      	str	r2, [r4, #16]
 800363e:	464b      	mov	r3, r9
 8003640:	4621      	mov	r1, r4
 8003642:	4640      	mov	r0, r8
 8003644:	f8cd a000 	str.w	sl, [sp]
 8003648:	aa03      	add	r2, sp, #12
 800364a:	f7ff fedf 	bl	800340c <_printf_common>
 800364e:	3001      	adds	r0, #1
 8003650:	d14c      	bne.n	80036ec <_printf_i+0x200>
 8003652:	f04f 30ff 	mov.w	r0, #4294967295
 8003656:	b004      	add	sp, #16
 8003658:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800365c:	4834      	ldr	r0, [pc, #208]	; (8003730 <_printf_i+0x244>)
 800365e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003662:	6829      	ldr	r1, [r5, #0]
 8003664:	6823      	ldr	r3, [r4, #0]
 8003666:	f851 6b04 	ldr.w	r6, [r1], #4
 800366a:	6029      	str	r1, [r5, #0]
 800366c:	061d      	lsls	r5, r3, #24
 800366e:	d514      	bpl.n	800369a <_printf_i+0x1ae>
 8003670:	07df      	lsls	r7, r3, #31
 8003672:	bf44      	itt	mi
 8003674:	f043 0320 	orrmi.w	r3, r3, #32
 8003678:	6023      	strmi	r3, [r4, #0]
 800367a:	b91e      	cbnz	r6, 8003684 <_printf_i+0x198>
 800367c:	6823      	ldr	r3, [r4, #0]
 800367e:	f023 0320 	bic.w	r3, r3, #32
 8003682:	6023      	str	r3, [r4, #0]
 8003684:	2310      	movs	r3, #16
 8003686:	e7af      	b.n	80035e8 <_printf_i+0xfc>
 8003688:	6823      	ldr	r3, [r4, #0]
 800368a:	f043 0320 	orr.w	r3, r3, #32
 800368e:	6023      	str	r3, [r4, #0]
 8003690:	2378      	movs	r3, #120	; 0x78
 8003692:	4828      	ldr	r0, [pc, #160]	; (8003734 <_printf_i+0x248>)
 8003694:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003698:	e7e3      	b.n	8003662 <_printf_i+0x176>
 800369a:	0659      	lsls	r1, r3, #25
 800369c:	bf48      	it	mi
 800369e:	b2b6      	uxthmi	r6, r6
 80036a0:	e7e6      	b.n	8003670 <_printf_i+0x184>
 80036a2:	4615      	mov	r5, r2
 80036a4:	e7bb      	b.n	800361e <_printf_i+0x132>
 80036a6:	682b      	ldr	r3, [r5, #0]
 80036a8:	6826      	ldr	r6, [r4, #0]
 80036aa:	1d18      	adds	r0, r3, #4
 80036ac:	6961      	ldr	r1, [r4, #20]
 80036ae:	6028      	str	r0, [r5, #0]
 80036b0:	0635      	lsls	r5, r6, #24
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	d501      	bpl.n	80036ba <_printf_i+0x1ce>
 80036b6:	6019      	str	r1, [r3, #0]
 80036b8:	e002      	b.n	80036c0 <_printf_i+0x1d4>
 80036ba:	0670      	lsls	r0, r6, #25
 80036bc:	d5fb      	bpl.n	80036b6 <_printf_i+0x1ca>
 80036be:	8019      	strh	r1, [r3, #0]
 80036c0:	2300      	movs	r3, #0
 80036c2:	4615      	mov	r5, r2
 80036c4:	6123      	str	r3, [r4, #16]
 80036c6:	e7ba      	b.n	800363e <_printf_i+0x152>
 80036c8:	682b      	ldr	r3, [r5, #0]
 80036ca:	2100      	movs	r1, #0
 80036cc:	1d1a      	adds	r2, r3, #4
 80036ce:	602a      	str	r2, [r5, #0]
 80036d0:	681d      	ldr	r5, [r3, #0]
 80036d2:	6862      	ldr	r2, [r4, #4]
 80036d4:	4628      	mov	r0, r5
 80036d6:	f000 f82f 	bl	8003738 <memchr>
 80036da:	b108      	cbz	r0, 80036e0 <_printf_i+0x1f4>
 80036dc:	1b40      	subs	r0, r0, r5
 80036de:	6060      	str	r0, [r4, #4]
 80036e0:	6863      	ldr	r3, [r4, #4]
 80036e2:	6123      	str	r3, [r4, #16]
 80036e4:	2300      	movs	r3, #0
 80036e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80036ea:	e7a8      	b.n	800363e <_printf_i+0x152>
 80036ec:	462a      	mov	r2, r5
 80036ee:	4649      	mov	r1, r9
 80036f0:	4640      	mov	r0, r8
 80036f2:	6923      	ldr	r3, [r4, #16]
 80036f4:	47d0      	blx	sl
 80036f6:	3001      	adds	r0, #1
 80036f8:	d0ab      	beq.n	8003652 <_printf_i+0x166>
 80036fa:	6823      	ldr	r3, [r4, #0]
 80036fc:	079b      	lsls	r3, r3, #30
 80036fe:	d413      	bmi.n	8003728 <_printf_i+0x23c>
 8003700:	68e0      	ldr	r0, [r4, #12]
 8003702:	9b03      	ldr	r3, [sp, #12]
 8003704:	4298      	cmp	r0, r3
 8003706:	bfb8      	it	lt
 8003708:	4618      	movlt	r0, r3
 800370a:	e7a4      	b.n	8003656 <_printf_i+0x16a>
 800370c:	2301      	movs	r3, #1
 800370e:	4632      	mov	r2, r6
 8003710:	4649      	mov	r1, r9
 8003712:	4640      	mov	r0, r8
 8003714:	47d0      	blx	sl
 8003716:	3001      	adds	r0, #1
 8003718:	d09b      	beq.n	8003652 <_printf_i+0x166>
 800371a:	3501      	adds	r5, #1
 800371c:	68e3      	ldr	r3, [r4, #12]
 800371e:	9903      	ldr	r1, [sp, #12]
 8003720:	1a5b      	subs	r3, r3, r1
 8003722:	42ab      	cmp	r3, r5
 8003724:	dcf2      	bgt.n	800370c <_printf_i+0x220>
 8003726:	e7eb      	b.n	8003700 <_printf_i+0x214>
 8003728:	2500      	movs	r5, #0
 800372a:	f104 0619 	add.w	r6, r4, #25
 800372e:	e7f5      	b.n	800371c <_printf_i+0x230>
 8003730:	08003aab 	.word	0x08003aab
 8003734:	08003abc 	.word	0x08003abc

08003738 <memchr>:
 8003738:	4603      	mov	r3, r0
 800373a:	b510      	push	{r4, lr}
 800373c:	b2c9      	uxtb	r1, r1
 800373e:	4402      	add	r2, r0
 8003740:	4293      	cmp	r3, r2
 8003742:	4618      	mov	r0, r3
 8003744:	d101      	bne.n	800374a <memchr+0x12>
 8003746:	2000      	movs	r0, #0
 8003748:	e003      	b.n	8003752 <memchr+0x1a>
 800374a:	7804      	ldrb	r4, [r0, #0]
 800374c:	3301      	adds	r3, #1
 800374e:	428c      	cmp	r4, r1
 8003750:	d1f6      	bne.n	8003740 <memchr+0x8>
 8003752:	bd10      	pop	{r4, pc}

08003754 <memcpy>:
 8003754:	440a      	add	r2, r1
 8003756:	4291      	cmp	r1, r2
 8003758:	f100 33ff 	add.w	r3, r0, #4294967295
 800375c:	d100      	bne.n	8003760 <memcpy+0xc>
 800375e:	4770      	bx	lr
 8003760:	b510      	push	{r4, lr}
 8003762:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003766:	4291      	cmp	r1, r2
 8003768:	f803 4f01 	strb.w	r4, [r3, #1]!
 800376c:	d1f9      	bne.n	8003762 <memcpy+0xe>
 800376e:	bd10      	pop	{r4, pc}

08003770 <memmove>:
 8003770:	4288      	cmp	r0, r1
 8003772:	b510      	push	{r4, lr}
 8003774:	eb01 0402 	add.w	r4, r1, r2
 8003778:	d902      	bls.n	8003780 <memmove+0x10>
 800377a:	4284      	cmp	r4, r0
 800377c:	4623      	mov	r3, r4
 800377e:	d807      	bhi.n	8003790 <memmove+0x20>
 8003780:	1e43      	subs	r3, r0, #1
 8003782:	42a1      	cmp	r1, r4
 8003784:	d008      	beq.n	8003798 <memmove+0x28>
 8003786:	f811 2b01 	ldrb.w	r2, [r1], #1
 800378a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800378e:	e7f8      	b.n	8003782 <memmove+0x12>
 8003790:	4601      	mov	r1, r0
 8003792:	4402      	add	r2, r0
 8003794:	428a      	cmp	r2, r1
 8003796:	d100      	bne.n	800379a <memmove+0x2a>
 8003798:	bd10      	pop	{r4, pc}
 800379a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800379e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80037a2:	e7f7      	b.n	8003794 <memmove+0x24>

080037a4 <_free_r>:
 80037a4:	b538      	push	{r3, r4, r5, lr}
 80037a6:	4605      	mov	r5, r0
 80037a8:	2900      	cmp	r1, #0
 80037aa:	d040      	beq.n	800382e <_free_r+0x8a>
 80037ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80037b0:	1f0c      	subs	r4, r1, #4
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	bfb8      	it	lt
 80037b6:	18e4      	addlt	r4, r4, r3
 80037b8:	f000 f910 	bl	80039dc <__malloc_lock>
 80037bc:	4a1c      	ldr	r2, [pc, #112]	; (8003830 <_free_r+0x8c>)
 80037be:	6813      	ldr	r3, [r2, #0]
 80037c0:	b933      	cbnz	r3, 80037d0 <_free_r+0x2c>
 80037c2:	6063      	str	r3, [r4, #4]
 80037c4:	6014      	str	r4, [r2, #0]
 80037c6:	4628      	mov	r0, r5
 80037c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80037cc:	f000 b90c 	b.w	80039e8 <__malloc_unlock>
 80037d0:	42a3      	cmp	r3, r4
 80037d2:	d908      	bls.n	80037e6 <_free_r+0x42>
 80037d4:	6820      	ldr	r0, [r4, #0]
 80037d6:	1821      	adds	r1, r4, r0
 80037d8:	428b      	cmp	r3, r1
 80037da:	bf01      	itttt	eq
 80037dc:	6819      	ldreq	r1, [r3, #0]
 80037de:	685b      	ldreq	r3, [r3, #4]
 80037e0:	1809      	addeq	r1, r1, r0
 80037e2:	6021      	streq	r1, [r4, #0]
 80037e4:	e7ed      	b.n	80037c2 <_free_r+0x1e>
 80037e6:	461a      	mov	r2, r3
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	b10b      	cbz	r3, 80037f0 <_free_r+0x4c>
 80037ec:	42a3      	cmp	r3, r4
 80037ee:	d9fa      	bls.n	80037e6 <_free_r+0x42>
 80037f0:	6811      	ldr	r1, [r2, #0]
 80037f2:	1850      	adds	r0, r2, r1
 80037f4:	42a0      	cmp	r0, r4
 80037f6:	d10b      	bne.n	8003810 <_free_r+0x6c>
 80037f8:	6820      	ldr	r0, [r4, #0]
 80037fa:	4401      	add	r1, r0
 80037fc:	1850      	adds	r0, r2, r1
 80037fe:	4283      	cmp	r3, r0
 8003800:	6011      	str	r1, [r2, #0]
 8003802:	d1e0      	bne.n	80037c6 <_free_r+0x22>
 8003804:	6818      	ldr	r0, [r3, #0]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	4401      	add	r1, r0
 800380a:	6011      	str	r1, [r2, #0]
 800380c:	6053      	str	r3, [r2, #4]
 800380e:	e7da      	b.n	80037c6 <_free_r+0x22>
 8003810:	d902      	bls.n	8003818 <_free_r+0x74>
 8003812:	230c      	movs	r3, #12
 8003814:	602b      	str	r3, [r5, #0]
 8003816:	e7d6      	b.n	80037c6 <_free_r+0x22>
 8003818:	6820      	ldr	r0, [r4, #0]
 800381a:	1821      	adds	r1, r4, r0
 800381c:	428b      	cmp	r3, r1
 800381e:	bf01      	itttt	eq
 8003820:	6819      	ldreq	r1, [r3, #0]
 8003822:	685b      	ldreq	r3, [r3, #4]
 8003824:	1809      	addeq	r1, r1, r0
 8003826:	6021      	streq	r1, [r4, #0]
 8003828:	6063      	str	r3, [r4, #4]
 800382a:	6054      	str	r4, [r2, #4]
 800382c:	e7cb      	b.n	80037c6 <_free_r+0x22>
 800382e:	bd38      	pop	{r3, r4, r5, pc}
 8003830:	200001d8 	.word	0x200001d8

08003834 <sbrk_aligned>:
 8003834:	b570      	push	{r4, r5, r6, lr}
 8003836:	4e0e      	ldr	r6, [pc, #56]	; (8003870 <sbrk_aligned+0x3c>)
 8003838:	460c      	mov	r4, r1
 800383a:	6831      	ldr	r1, [r6, #0]
 800383c:	4605      	mov	r5, r0
 800383e:	b911      	cbnz	r1, 8003846 <sbrk_aligned+0x12>
 8003840:	f000 f8bc 	bl	80039bc <_sbrk_r>
 8003844:	6030      	str	r0, [r6, #0]
 8003846:	4621      	mov	r1, r4
 8003848:	4628      	mov	r0, r5
 800384a:	f000 f8b7 	bl	80039bc <_sbrk_r>
 800384e:	1c43      	adds	r3, r0, #1
 8003850:	d00a      	beq.n	8003868 <sbrk_aligned+0x34>
 8003852:	1cc4      	adds	r4, r0, #3
 8003854:	f024 0403 	bic.w	r4, r4, #3
 8003858:	42a0      	cmp	r0, r4
 800385a:	d007      	beq.n	800386c <sbrk_aligned+0x38>
 800385c:	1a21      	subs	r1, r4, r0
 800385e:	4628      	mov	r0, r5
 8003860:	f000 f8ac 	bl	80039bc <_sbrk_r>
 8003864:	3001      	adds	r0, #1
 8003866:	d101      	bne.n	800386c <sbrk_aligned+0x38>
 8003868:	f04f 34ff 	mov.w	r4, #4294967295
 800386c:	4620      	mov	r0, r4
 800386e:	bd70      	pop	{r4, r5, r6, pc}
 8003870:	200001dc 	.word	0x200001dc

08003874 <_malloc_r>:
 8003874:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003878:	1ccd      	adds	r5, r1, #3
 800387a:	f025 0503 	bic.w	r5, r5, #3
 800387e:	3508      	adds	r5, #8
 8003880:	2d0c      	cmp	r5, #12
 8003882:	bf38      	it	cc
 8003884:	250c      	movcc	r5, #12
 8003886:	2d00      	cmp	r5, #0
 8003888:	4607      	mov	r7, r0
 800388a:	db01      	blt.n	8003890 <_malloc_r+0x1c>
 800388c:	42a9      	cmp	r1, r5
 800388e:	d905      	bls.n	800389c <_malloc_r+0x28>
 8003890:	230c      	movs	r3, #12
 8003892:	2600      	movs	r6, #0
 8003894:	603b      	str	r3, [r7, #0]
 8003896:	4630      	mov	r0, r6
 8003898:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800389c:	4e2e      	ldr	r6, [pc, #184]	; (8003958 <_malloc_r+0xe4>)
 800389e:	f000 f89d 	bl	80039dc <__malloc_lock>
 80038a2:	6833      	ldr	r3, [r6, #0]
 80038a4:	461c      	mov	r4, r3
 80038a6:	bb34      	cbnz	r4, 80038f6 <_malloc_r+0x82>
 80038a8:	4629      	mov	r1, r5
 80038aa:	4638      	mov	r0, r7
 80038ac:	f7ff ffc2 	bl	8003834 <sbrk_aligned>
 80038b0:	1c43      	adds	r3, r0, #1
 80038b2:	4604      	mov	r4, r0
 80038b4:	d14d      	bne.n	8003952 <_malloc_r+0xde>
 80038b6:	6834      	ldr	r4, [r6, #0]
 80038b8:	4626      	mov	r6, r4
 80038ba:	2e00      	cmp	r6, #0
 80038bc:	d140      	bne.n	8003940 <_malloc_r+0xcc>
 80038be:	6823      	ldr	r3, [r4, #0]
 80038c0:	4631      	mov	r1, r6
 80038c2:	4638      	mov	r0, r7
 80038c4:	eb04 0803 	add.w	r8, r4, r3
 80038c8:	f000 f878 	bl	80039bc <_sbrk_r>
 80038cc:	4580      	cmp	r8, r0
 80038ce:	d13a      	bne.n	8003946 <_malloc_r+0xd2>
 80038d0:	6821      	ldr	r1, [r4, #0]
 80038d2:	3503      	adds	r5, #3
 80038d4:	1a6d      	subs	r5, r5, r1
 80038d6:	f025 0503 	bic.w	r5, r5, #3
 80038da:	3508      	adds	r5, #8
 80038dc:	2d0c      	cmp	r5, #12
 80038de:	bf38      	it	cc
 80038e0:	250c      	movcc	r5, #12
 80038e2:	4638      	mov	r0, r7
 80038e4:	4629      	mov	r1, r5
 80038e6:	f7ff ffa5 	bl	8003834 <sbrk_aligned>
 80038ea:	3001      	adds	r0, #1
 80038ec:	d02b      	beq.n	8003946 <_malloc_r+0xd2>
 80038ee:	6823      	ldr	r3, [r4, #0]
 80038f0:	442b      	add	r3, r5
 80038f2:	6023      	str	r3, [r4, #0]
 80038f4:	e00e      	b.n	8003914 <_malloc_r+0xa0>
 80038f6:	6822      	ldr	r2, [r4, #0]
 80038f8:	1b52      	subs	r2, r2, r5
 80038fa:	d41e      	bmi.n	800393a <_malloc_r+0xc6>
 80038fc:	2a0b      	cmp	r2, #11
 80038fe:	d916      	bls.n	800392e <_malloc_r+0xba>
 8003900:	1961      	adds	r1, r4, r5
 8003902:	42a3      	cmp	r3, r4
 8003904:	6025      	str	r5, [r4, #0]
 8003906:	bf18      	it	ne
 8003908:	6059      	strne	r1, [r3, #4]
 800390a:	6863      	ldr	r3, [r4, #4]
 800390c:	bf08      	it	eq
 800390e:	6031      	streq	r1, [r6, #0]
 8003910:	5162      	str	r2, [r4, r5]
 8003912:	604b      	str	r3, [r1, #4]
 8003914:	4638      	mov	r0, r7
 8003916:	f104 060b 	add.w	r6, r4, #11
 800391a:	f000 f865 	bl	80039e8 <__malloc_unlock>
 800391e:	f026 0607 	bic.w	r6, r6, #7
 8003922:	1d23      	adds	r3, r4, #4
 8003924:	1af2      	subs	r2, r6, r3
 8003926:	d0b6      	beq.n	8003896 <_malloc_r+0x22>
 8003928:	1b9b      	subs	r3, r3, r6
 800392a:	50a3      	str	r3, [r4, r2]
 800392c:	e7b3      	b.n	8003896 <_malloc_r+0x22>
 800392e:	6862      	ldr	r2, [r4, #4]
 8003930:	42a3      	cmp	r3, r4
 8003932:	bf0c      	ite	eq
 8003934:	6032      	streq	r2, [r6, #0]
 8003936:	605a      	strne	r2, [r3, #4]
 8003938:	e7ec      	b.n	8003914 <_malloc_r+0xa0>
 800393a:	4623      	mov	r3, r4
 800393c:	6864      	ldr	r4, [r4, #4]
 800393e:	e7b2      	b.n	80038a6 <_malloc_r+0x32>
 8003940:	4634      	mov	r4, r6
 8003942:	6876      	ldr	r6, [r6, #4]
 8003944:	e7b9      	b.n	80038ba <_malloc_r+0x46>
 8003946:	230c      	movs	r3, #12
 8003948:	4638      	mov	r0, r7
 800394a:	603b      	str	r3, [r7, #0]
 800394c:	f000 f84c 	bl	80039e8 <__malloc_unlock>
 8003950:	e7a1      	b.n	8003896 <_malloc_r+0x22>
 8003952:	6025      	str	r5, [r4, #0]
 8003954:	e7de      	b.n	8003914 <_malloc_r+0xa0>
 8003956:	bf00      	nop
 8003958:	200001d8 	.word	0x200001d8

0800395c <_realloc_r>:
 800395c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003960:	4680      	mov	r8, r0
 8003962:	4614      	mov	r4, r2
 8003964:	460e      	mov	r6, r1
 8003966:	b921      	cbnz	r1, 8003972 <_realloc_r+0x16>
 8003968:	4611      	mov	r1, r2
 800396a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800396e:	f7ff bf81 	b.w	8003874 <_malloc_r>
 8003972:	b92a      	cbnz	r2, 8003980 <_realloc_r+0x24>
 8003974:	f7ff ff16 	bl	80037a4 <_free_r>
 8003978:	4625      	mov	r5, r4
 800397a:	4628      	mov	r0, r5
 800397c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003980:	f000 f838 	bl	80039f4 <_malloc_usable_size_r>
 8003984:	4284      	cmp	r4, r0
 8003986:	4607      	mov	r7, r0
 8003988:	d802      	bhi.n	8003990 <_realloc_r+0x34>
 800398a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800398e:	d812      	bhi.n	80039b6 <_realloc_r+0x5a>
 8003990:	4621      	mov	r1, r4
 8003992:	4640      	mov	r0, r8
 8003994:	f7ff ff6e 	bl	8003874 <_malloc_r>
 8003998:	4605      	mov	r5, r0
 800399a:	2800      	cmp	r0, #0
 800399c:	d0ed      	beq.n	800397a <_realloc_r+0x1e>
 800399e:	42bc      	cmp	r4, r7
 80039a0:	4622      	mov	r2, r4
 80039a2:	4631      	mov	r1, r6
 80039a4:	bf28      	it	cs
 80039a6:	463a      	movcs	r2, r7
 80039a8:	f7ff fed4 	bl	8003754 <memcpy>
 80039ac:	4631      	mov	r1, r6
 80039ae:	4640      	mov	r0, r8
 80039b0:	f7ff fef8 	bl	80037a4 <_free_r>
 80039b4:	e7e1      	b.n	800397a <_realloc_r+0x1e>
 80039b6:	4635      	mov	r5, r6
 80039b8:	e7df      	b.n	800397a <_realloc_r+0x1e>
	...

080039bc <_sbrk_r>:
 80039bc:	b538      	push	{r3, r4, r5, lr}
 80039be:	2300      	movs	r3, #0
 80039c0:	4d05      	ldr	r5, [pc, #20]	; (80039d8 <_sbrk_r+0x1c>)
 80039c2:	4604      	mov	r4, r0
 80039c4:	4608      	mov	r0, r1
 80039c6:	602b      	str	r3, [r5, #0]
 80039c8:	f7fd f90e 	bl	8000be8 <_sbrk>
 80039cc:	1c43      	adds	r3, r0, #1
 80039ce:	d102      	bne.n	80039d6 <_sbrk_r+0x1a>
 80039d0:	682b      	ldr	r3, [r5, #0]
 80039d2:	b103      	cbz	r3, 80039d6 <_sbrk_r+0x1a>
 80039d4:	6023      	str	r3, [r4, #0]
 80039d6:	bd38      	pop	{r3, r4, r5, pc}
 80039d8:	200001e0 	.word	0x200001e0

080039dc <__malloc_lock>:
 80039dc:	4801      	ldr	r0, [pc, #4]	; (80039e4 <__malloc_lock+0x8>)
 80039de:	f000 b811 	b.w	8003a04 <__retarget_lock_acquire_recursive>
 80039e2:	bf00      	nop
 80039e4:	200001e4 	.word	0x200001e4

080039e8 <__malloc_unlock>:
 80039e8:	4801      	ldr	r0, [pc, #4]	; (80039f0 <__malloc_unlock+0x8>)
 80039ea:	f000 b80c 	b.w	8003a06 <__retarget_lock_release_recursive>
 80039ee:	bf00      	nop
 80039f0:	200001e4 	.word	0x200001e4

080039f4 <_malloc_usable_size_r>:
 80039f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80039f8:	1f18      	subs	r0, r3, #4
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	bfbc      	itt	lt
 80039fe:	580b      	ldrlt	r3, [r1, r0]
 8003a00:	18c0      	addlt	r0, r0, r3
 8003a02:	4770      	bx	lr

08003a04 <__retarget_lock_acquire_recursive>:
 8003a04:	4770      	bx	lr

08003a06 <__retarget_lock_release_recursive>:
 8003a06:	4770      	bx	lr

08003a08 <_init>:
 8003a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a0a:	bf00      	nop
 8003a0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a0e:	bc08      	pop	{r3}
 8003a10:	469e      	mov	lr, r3
 8003a12:	4770      	bx	lr

08003a14 <_fini>:
 8003a14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a16:	bf00      	nop
 8003a18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a1a:	bc08      	pop	{r3}
 8003a1c:	469e      	mov	lr, r3
 8003a1e:	4770      	bx	lr
