Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,24
design__inferred_latch__count,0
design__instance__count,4082
design__instance__area,53227.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0008348837727680802
power__switching__total,0.00025526920217089355
power__leakage__total,9.639726386012626E-7
power__total,0.0010911169229075313
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2757199546718131
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.27822350766314813
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10941364790541433
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.407272782582021
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.109414
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.3117987900567091
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.317780560860263
timing__hold__ws__corner:nom_slow_1p08V_125C,0.60041040505489
timing__setup__ws__corner:nom_slow_1p08V_125C,10.926912128842718
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.600410
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,11.573189
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.29045319749236137
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.29380890219034794
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29393066590401745
timing__setup__ws__corner:nom_typ_1p20V_25C,11.22445190785726
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.293931
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,14.554645
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2757199546718131
clock__skew__worst_setup,0.27822350766314813
timing__hold__ws,0.10941364790541433
timing__setup__ws,10.926912128842718
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109414
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,11.573189
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,4082
design__instance__area__stdcell,53227.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.885508
design__instance__utilization__stdcell,0.885508
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,1
design__instance__area__class:buffer,9.072
design__instance__count__class:inverter,221
design__instance__area__class:inverter,1239.24
design__instance__count__class:sequential_cell,284
design__instance__area__class:sequential_cell,13397.5
design__instance__count__class:multi_input_combinational_cell,2891
design__instance__area__class:multi_input_combinational_cell,29306.2
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,592
design__instance__area__class:timing_repair_buffer,8547.64
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,124424
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,10
design__instance__area__class:clock_inverter,97.9776
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,397
antenna__violating__nets,12
antenna__violating__pins,12
route__antenna_violation__count,12
antenna_diodes_count,34
design__instance__count__class:antenna_cell,34
design__instance__area__class:antenna_cell,185.069
route__net,4340
route__net__special,2
route__drc_errors__iter:0,2661
route__wirelength__iter:0,135002
route__drc_errors__iter:1,1472
route__wirelength__iter:1,133854
route__drc_errors__iter:2,1401
route__wirelength__iter:2,133464
route__drc_errors__iter:3,175
route__wirelength__iter:3,132893
route__drc_errors__iter:4,12
route__wirelength__iter:4,132830
route__drc_errors__iter:5,3
route__wirelength__iter:5,132827
route__drc_errors__iter:6,0
route__wirelength__iter:6,132804
route__drc_errors,0
route__wirelength,132804
route__vias,26464
route__vias__singlecut,26464
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,554.565
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,253
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,253
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,253
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,253
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000155384
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000143894
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000065564
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000143894
design_powergrid__voltage__worst,0.0000143894
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000155384
design_powergrid__drop__worst__net:VPWR,0.0000155384
design_powergrid__voltage__worst__net:VGND,0.0000143894
design_powergrid__drop__worst__net:VGND,0.0000143894
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000672000000000000003472049037167579399465466849505901336669921875
ir__drop__worst,0.00001550000000000000067502427258947506061304011382162570953369140625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
