;redcode
;assert 1
	SPL 0, <-32
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 10, 20
	CMP -207, <-120
	SLT <121, 6
	JMP 12, #710
	SUB @121, 107
	SUB #-12, @200
	SLT 0, -0
	SUB #-12, 600
	JMP 0, #2
	SUB 12, @710
	DJN -1, @-25
	SUB #-12, @200
	SUB #-12, 600
	JMZ 109, 606
	SUB @121, 103
	JMP @-12, #200
	SPL -0, 900
	SPL -0, 900
	JMP 100, 201
	SUB -0, 900
	JMP <121, 106
	SUB @821, 106
	SUB #0, -0
	JMP <121, 107
	JMP 100, 201
	JMP 100, 201
	SUB 12, @710
	SUB @121, 103
	JMN <121, 107
	JMN <121, 107
	SUB 725, 76
	JMN -0, 900
	MOV -1, <-20
	MOV -1, <20
	MOV -1, <20
	JMN <121, 106
	MOV -7, <-20
	JMP @12, #203
	JMN <121, 107
	DJN -1, @-20
	SPL 0, <-32
	SPL 0, <-32
	MOV -7, <-20
	MOV -7, <-20
	JMZ @12, #203
	SUB @121, 107
