// Seed: 2651382434
module module_0;
  wire id_1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output wand id_2,
    output tri1 id_3,
    input tri id_4,
    input uwire id_5,
    input wor id_6,
    output tri id_7,
    input supply0 id_8,
    input tri id_9,
    inout wor id_10
);
  wire id_12;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    input tri0 id_1,
    input tri id_2,
    input wor id_3,
    input supply0 id_4,
    input supply0 id_5,
    output uwire id_6,
    input wire id_7,
    input uwire id_8,
    input supply0 id_9,
    output tri id_10,
    input tri id_11,
    input supply0 id_12,
    input tri id_13,
    input wor id_14,
    output wand id_15
);
  always_latch @(1 or((id_0 && id_13)));
  module_0 modCall_1 ();
endmodule
