/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: allenum.h,v 1.360.2.11.4.1 Broadcom SDK $
 * $Copyright: Copyright 2008 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:	allenum.h
 * Purpose:	Enumerated types for fields, memories, registers
 * Supports:	bcm5600_c0
 *		bcm5680_b0
 *		bcm5605_a0
 *		bcm5615_a0
 *		bcm5690_a0
 *		bcm5670_a0
 *		bcm5673_a0
 *		bcm5674_a0
 *		bcm5665_a0
 *		bcm5665_b0
 *		bcm5650_c0
 *		bcm5695_a0
 *		bcm5675_a0
 *		bcm56601_a0
 *		bcm56601_b0
 *		bcm56601_c0
 *		bcm56602_a0
 *		bcm56602_b0
 *		bcm56602_c0
 *		bcm56504_a0
 *		bcm56504_b0
 *		bcm56304_b0
 *		bcm56314_a0
 *		bcm56102_a0
 *		bcm56112_a0
 *		bcm56800_a0
 *		bcm56218_a0
 *		bcm56514_a0
 *		bcm56624_a0
 *		bcm56680_a0
 *		bcm56224_a0
 *		bcm56224_b0
 *		bcm56820_a0
 *		bcm56725_a0
 */

#ifndef _SOC_ALLENUM_H
#define _SOC_ALLENUM_H


#ifndef EXTERN
# ifdef __cplusplus
#  define EXTERN extern "C"
# else
#  define EXTERN extern
# endif
#endif

/****************************************************************
 *
 * BCM Chip Support options.
 *
 * If NO_BCM_<chip> is defined, do not define BCM_<chip>.  This
 * avoids adding support for the chip.  NO_BCM_<chip> can be added
 * to Make.local.
 ****************************************************************/

#ifdef BCM_ESW_SUPPORT
#if !defined(NO_BCM_5600_C0)
#define BCM_5600_C0
#endif

#if !defined(NO_BCM_5680_B0)
#define BCM_5680_B0
#endif

#if !defined(NO_BCM_5605_A0)
#define BCM_5605_A0
#endif

#if !defined(NO_BCM_5615_A0)
#define BCM_5615_A0
#endif

#if !defined(NO_BCM_5690_A0)
#define BCM_5690_A0
#endif

#if !defined(NO_BCM_5670_A0)
#define BCM_5670_A0
#endif

#if !defined(NO_BCM_5673_A0)
#define BCM_5673_A0
#endif

#if !defined(NO_BCM_5674_A0)
#define BCM_5674_A0
#endif

#if !defined(NO_BCM_5665_A0)
#define BCM_5665_A0
#endif

#if !defined(NO_BCM_5665_B0)
#define BCM_5665_B0
#endif

#if !defined(NO_BCM_5650_C0)
#define BCM_5650_C0
#endif

#if !defined(NO_BCM_5695_A0)
#define BCM_5695_A0
#endif

#if !defined(NO_BCM_5675_A0)
#define BCM_5675_A0
#endif

#if !defined(NO_BCM_56601_A0)
#define BCM_56601_A0
#endif

#if !defined(NO_BCM_56601_B0)
#define BCM_56601_B0
#endif

#if !defined(NO_BCM_56601_C0)
#define BCM_56601_C0
#endif

#if !defined(NO_BCM_56602_A0)
#define BCM_56602_A0
#endif

#if !defined(NO_BCM_56602_B0)
#define BCM_56602_B0
#endif

#if !defined(NO_BCM_56602_C0)
#define BCM_56602_C0
#endif

#if !defined(NO_BCM_56504_A0)
#define BCM_56504_A0
#endif

#if !defined(NO_BCM_56504_B0)
#define BCM_56504_B0
#endif

#if !defined(NO_BCM_56304_B0)
#define BCM_56304_B0
#endif

#if !defined(NO_BCM_56314_A0)
#define BCM_56314_A0
#endif

#if !defined(NO_BCM_56102_A0)
#define BCM_56102_A0
#endif

#if !defined(NO_BCM_56112_A0)
#define BCM_56112_A0
#endif

#if !defined(NO_BCM_56800_A0)
#define BCM_56800_A0
#endif

#if !defined(NO_BCM_56580_A0)
#define BCM_56800_A0
#define BCM_56580_A0
#endif

#if !defined(NO_BCM_56700_A0)
#define BCM_56800_A0
#define BCM_56700_A0
#endif

#if !defined(NO_BCM_56218_A0)
#define BCM_56218_A0
#endif

#if !defined(NO_BCM_56514_A0)
#define BCM_56514_A0
#endif

#if !defined(NO_BCM_56624_A0)
#define BCM_56624_A0
#endif

#if !defined(NO_BCM_56680_A0)
#define BCM_56680_A0
#endif

#if !defined(NO_BCM_56224_A0)
#define BCM_56224_A0
#endif

#if !defined(NO_BCM_56224_B0)
#define BCM_56224_B0
#endif

#if !defined(NO_BCM_56820_A0)
#define BCM_56820_A0
#endif

#if !defined(NO_BCM_56725_A0)
#define BCM_56725_A0
#endif

#endif

typedef int soc_reg_t;

#define INVALIDr -1
#define ACL_END_OVRDr 0
#define ACL_START_OVRDr 1
#define AGE_TIMERr 2
#define AGINGCTRMEMDEBUGr 3
#define AGINGEXPMEMDEBUGr 4
#define AGING_THRESHOLDr 5
#define ANCTLr 6
#define ANLPAr 7
#define ANNPGr 8
#define ANSTTr 9
#define ARB_EOP_DEBUGr 10
#define ARL_AGE_TIMERr 11
#define ARL_CAM_BIST_CTRLr 12
#define ARL_CAM_BIST_STATUS_S2r 13
#define ARL_CAM_BIST_STATUS_S3r 14
#define ARL_CAM_BIST_STATUS_S5r 15
#define ARL_CAM_BIST_STATUS_S6r 16
#define ARL_CAM_BIST_STATUS_S8r 17
#define ARL_CAM_DEBUGr 18
#define ARL_CONTROLr 19
#define ARL_DEFAULT_DEFAULT_ROUTER_IPr 20
#define ARL_DEFIP_HI_PARITY_STATUSr 21
#define ARL_DEFIP_LO_PARITY_STATUSr 22
#define ARL_IPIC_CONFIG_DEBUGr 23
#define ARL_L2_PARITY_STATUSr 24
#define ARL_L3_PARITY_STATUSr 25
#define ARL_MEMBIST_STATUSr 26
#define ARL_PARADDR_DEFIPr 27
#define ARL_PARADDR_IPMCr 28
#define ARL_PARADDR_L2r 29
#define ARL_PARADDR_L3r 30
#define ARL_PARADDR_L2MCr 31
#define ARL_PARADDR_L2_STATICr 32
#define ARL_PARADDR_L2_VALIDr 33
#define ARL_PARADDR_L3IFr 34
#define ARL_PARADDR_L3_VALIDr 35
#define ARL_PARADDR_QVLANr 36
#define ARL_PARADDR_SPFr 37
#define ARL_PARADDR_STGr 38
#define ARL_PARERRr 39
#define ARL_QVLAN_PARITY_STATUSr 40
#define ARL_SPARE_REG0r 41
#define ARL_SPARE_REG1r 42
#define ARL_SPARE_REG2r 43
#define ARL_XPIC_CONFIG_DEBUGr 44
#define ASFCONFIGr 45
#define ASFPORTSPEEDr 46
#define ASF_PORT_SPEEDr 47
#define AUX_ARB_CONTROLr 48
#define AUX_ARB_CONTROL_2r 49
#define BACKPRESSUREDISCARDr 50
#define BACKPRESSUREWARNr 51
#define BCAST_BLOCK_MASKr 52
#define BCAST_BLOCK_MASK_64r 53
#define BCAST_BLOCK_MASK_HIr 54
#define BCAST_RATE_CONTROLr 55
#define BCAST_RATE_CONTROL_M0r 56
#define BCAST_RATE_CONTROL_M1r 57
#define BCAST_STORM_CONTROLr 58
#define BIGINGBUFFERTHRESr 59
#define BISR_DEBUG_DATAr 60
#define BISR_LOAD_STATUSr 61
#define BISTMEMFAILUREr 62
#define BKPMETERINGBUCKETr 63
#define BKPMETERINGCONFIGr 64
#define BKPMETERINGCONFIG1r 65
#define BKPMETERINGCONFIG_64r 66
#define BKPMETERINGCONFIG_EXTr 67
#define BKPMETERINGDISCSTATUSr 68
#define BKPMETERINGDISCSTATUS_64r 69
#define BKPMETERINGDISCSTATUS_HIr 70
#define BKPMETERINGSTATUSr 71
#define BKPMETERINGSTATUS_HIr 72
#define BKPMETERINGWARNSTATUSr 73
#define BKPMETERINGWARNSTATUS_64r 74
#define BKP_DISCr 75
#define BKP_DISC_BMAPr 76
#define BKP_DISC_BMAP_HIr 77
#define BKP_DISC_PRIORITYr 78
#define BOUNDARY_MPLSr 79
#define BOUNDARY_V4_PREFIXr 80
#define BOUNDARY_V6_PREFIXr 81
#define BPDU0r 82
#define BPDU1r 83
#define BPDU2r 84
#define BPDU3r 85
#define BPDU4r 86
#define BPDU5r 87
#define BSAFE_GLB_CMD_CTRLr 88
#define BSAFE_GLB_CMD_DATA_INr 89
#define BSAFE_GLB_CMD_DATA_OUTr 90
#define BSAFE_GLB_DEV_STATUSr 91
#define BSAFE_GLB_INT_CTRLr 92
#define BSAFE_GLB_MEM_PARAMr 93
#define BSAFE_GLB_MEM_TST_CTLr 94
#define BSAFE_GLB_PRESCALEr 95
#define BSAFE_GLB_PROD_CFGr 96
#define BSAFE_GLB_TIMERr 97
#define BSAFE_GLB_UHSM_CFGr 98
#define CABCONTROLr 99
#define CAM_BIST_STATUS_S2r 100
#define CAM_BIST_STATUS_S3r 101
#define CAM_BIST_STATUS_S5r 102
#define CAM_BIST_STATUS_S6r 103
#define CAM_BIST_STATUS_S8r 104
#define CAR1r 105
#define CAR2r 106
#define CBL_ATTRIBUTEr 107
#define CBPCELLCRCERRPTRr 108
#define CBPCELLHDRMEMDEBUGr 109
#define CBPCELLHDRPARITYERRPTRr 110
#define CBPCONTROLr 111
#define CBPDATAMEM0DEBUGr 112
#define CBPDATAMEM10DEBUGr 113
#define CBPDATAMEM11DEBUGr 114
#define CBPDATAMEM12DEBUGr 115
#define CBPDATAMEM13DEBUGr 116
#define CBPDATAMEM14DEBUGr 117
#define CBPDATAMEM15DEBUGr 118
#define CBPDATAMEM1DEBUGr 119
#define CBPDATAMEM2DEBUGr 120
#define CBPDATAMEM3DEBUGr 121
#define CBPDATAMEM4DEBUGr 122
#define CBPDATAMEM5DEBUGr 123
#define CBPDATAMEM6DEBUGr 124
#define CBPDATAMEM7DEBUGr 125
#define CBPDATAMEM8DEBUGr 126
#define CBPDATAMEM9DEBUGr 127
#define CBPDATAMEMDEBUGr 128
#define CBPPKTHDR0MEMDEBUGr 129
#define CBPPKTHDR1MEMDEBUGr 130
#define CBPPKTHDR2MEMDEBUGr 131
#define CBPPKTHDRCPUMEMDEBUGr 132
#define CBPPKTHDRMEM0DEBUGr 133
#define CBPPKTHDRMEM1DEBUGr 134
#define CBPPKTHDRPARITYERRPTRr 135
#define CBP_FULLr 136
#define CCPMEMDEBUGr 137
#define CCPPARITYERRORPTRr 138
#define CELLASSEMBLY_PARITY_ERRORSr 139
#define CELLCHKMEMDEBUGr 140
#define CELLCRCERRCOUNTr 141
#define CELLCRCERRPOINTERr 142
#define CELLLINKMEMDEBUGr 143
#define CELLPTR_RELEASE_MGR_PARITYERRORSr 144
#define CELL_OVERLAPSr 145
#define CFAPCONFIGr 146
#define CFAPDEBUGSCR0r 147
#define CFAPDEBUGSCR1r 148
#define CFAPDEBUGSCR2r 149
#define CFAPFULLCLEARPOINTr 150
#define CFAPFULLSETPOINTr 151
#define CFAPFULLTHRESHOLDr 152
#define CFAPMEMDEBUGr 153
#define CFAPOTPCONFIGr 154
#define CFAPPARITYERRORPTRr 155
#define CFAPPOOLSIZEr 156
#define CFAPREADPOINTERr 157
#define CFAP_DROP_PKT_CNTr 158
#define CFG_RAM_DBGCTRLr 159
#define CHGROUPSELECTIONr 160
#define CHIP_CONFIGr 161
#define CHIP_CONFIG_ECC_STATUSr 162
#define CMDWORD_SHADOW_BSEr 163
#define CMDWORD_SHADOW_CSEr 164
#define CMDWORD_SHADOW_HSEr 165
#define CMICMINTIMERr 166
#define CMICTXCOSMASKr 167
#define CMIC_1000_BASE_X_MODEr 168
#define CMIC_64BIT_STATS_CFGr 169
#define CMIC_ARL_DMA_ADDRr 170
#define CMIC_ARL_DMA_CNTr 171
#define CMIC_ARL_MBUF0r 172
#define CMIC_ARL_MBUF1r 173
#define CMIC_ARL_MBUF2r 174
#define CMIC_ARL_MBUF3r 175
#define CMIC_CHIP_PARITY_INTR_ENABLEr 176
#define CMIC_CHIP_PARITY_INTR_STATUSr 177
#define CMIC_CLK_ENABLEr 178
#define CMIC_CLK_GATE_RESET_CONTROLr 179
#define CMIC_CMICE_BISR_REG_RD_DATAr 180
#define CMIC_CONFIGr 181
#define CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0r 182
#define CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1r 183
#define CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2r 184
#define CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3r 185
#define CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0r 186
#define CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1r 187
#define CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2r 188
#define CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3r 189
#define CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_0r 190
#define CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_1r 191
#define CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_2r 192
#define CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_3r 193
#define CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_0r 194
#define CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_1r 195
#define CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2r 196
#define CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3r 197
#define CMIC_COS_AVAILABLEr 198
#define CMIC_COS_AVAILABLE0r 199
#define CMIC_COS_AVAILABLE1r 200
#define CMIC_COS_AVAILABLE2r 201
#define CMIC_COS_AVAILABLE3r 202
#define CMIC_COS_AVAILABLE4r 203
#define CMIC_COS_AVAILABLE5r 204
#define CMIC_COS_AVAILABLE6r 205
#define CMIC_COS_AVAILABLE7r 206
#define CMIC_COS_CTRL_RXr 207
#define CMIC_COS_CTRL_RX_0r 208
#define CMIC_COS_CTRL_RX_1r 209
#define CMIC_COS_CTRL_RX_2r 210
#define CMIC_COS_CTRL_RX_3r 211
#define CMIC_COS_CTRL_RX_4r 212
#define CMIC_COS_CTRL_RX_5r 213
#define CMIC_COS_CTRL_RX_6r 214
#define CMIC_COS_CTRL_RX_7r 215
#define CMIC_COS_CTRL_RX_HIr 216
#define CMIC_DEVICE_IDr 217
#define CMIC_DEV_REV_IDr 218
#define CMIC_DMA_CTRLr 219
#define CMIC_DMA_DESC0r 220
#define CMIC_DMA_DESC1r 221
#define CMIC_DMA_DESC2r 222
#define CMIC_DMA_DESC3r 223
#define CMIC_DMA_STATr 224
#define CMIC_ENDIANESS_SELr 225
#define CMIC_FIFO_CH0_RD_DMA_CFGr 226
#define CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr 227
#define CMIC_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr 228
#define CMIC_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr 229
#define CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr 230
#define CMIC_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr 231
#define CMIC_FIFO_CH1_RD_DMA_CFGr 232
#define CMIC_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr 233
#define CMIC_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr 234
#define CMIC_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr 235
#define CMIC_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr 236
#define CMIC_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr 237
#define CMIC_FIFO_CH2_RD_DMA_CFGr 238
#define CMIC_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr 239
#define CMIC_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr 240
#define CMIC_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr 241
#define CMIC_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr 242
#define CMIC_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr 243
#define CMIC_FIFO_CH3_RD_DMA_CFGr 244
#define CMIC_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr 245
#define CMIC_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr 246
#define CMIC_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr 247
#define CMIC_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr 248
#define CMIC_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr 249
#define CMIC_FIFO_DMA_SB_ARB_CTRLr 250
#define CMIC_FIFO_RD_DMA_DEBUGr 251
#define CMIC_GFPORT_CLOCK_CONFIGr 252
#define CMIC_HGTX_CTRLr 253
#define CMIC_HGTX_CTRL1r 254
#define CMIC_HGTX_CTRL2r 255
#define CMIC_HOL0_AVAILABLE_MOD0r 256
#define CMIC_HOL0_AVAILABLE_MOD1r 257
#define CMIC_HOL1_AVAILABLE_MOD0r 258
#define CMIC_HOL1_AVAILABLE_MOD1r 259
#define CMIC_HOL2_AVAILABLE_MOD0r 260
#define CMIC_HOL2_AVAILABLE_MOD1r 261
#define CMIC_HOL3_AVAILABLE_MOD0r 262
#define CMIC_HOL3_AVAILABLE_MOD1r 263
#define CMIC_HOL4_AVAILABLE_MOD0r 264
#define CMIC_HOL4_AVAILABLE_MOD1r 265
#define CMIC_HOL5_AVAILABLE_MOD0r 266
#define CMIC_HOL5_AVAILABLE_MOD1r 267
#define CMIC_HOL6_AVAILABLE_MOD0r 268
#define CMIC_HOL6_AVAILABLE_MOD1r 269
#define CMIC_HOL7_AVAILABLE_MOD0r 270
#define CMIC_HOL7_AVAILABLE_MOD1r 271
#define CMIC_HOL_STATr 272
#define CMIC_I2C_CTRLr 273
#define CMIC_I2C_DATAr 274
#define CMIC_I2C_RESETr 275
#define CMIC_I2C_SLAVE_ADDRr 276
#define CMIC_I2C_SLAVE_XADDRr 277
#define CMIC_I2C_STATr 278
#define CMIC_IGBP_DISCARDr 279
#define CMIC_IGBP_DISCARD_MOD0r 280
#define CMIC_IGBP_DISCARD_MOD1r 281
#define CMIC_IGBP_WARNr 282
#define CMIC_IGBP_WARN_MOD0r 283
#define CMIC_IGBP_WARN_MOD1r 284
#define CMIC_INT_PHY_SCANr 285
#define CMIC_IPIC_STATS_CFGr 286
#define CMIC_IRQ_MASKr 287
#define CMIC_IRQ_STATr 288
#define CMIC_JTAGr 289
#define CMIC_LEDUP_CTRLr 290
#define CMIC_LEDUP_DATA_RAMr 291
#define CMIC_LEDUP_PROGRAM_RAMr 292
#define CMIC_LEDUP_STATUSr 293
#define CMIC_LED_CONTROLr 294
#define CMIC_LED_PORT_ORDER_REMAP_0_4r 295
#define CMIC_LED_PORT_ORDER_REMAP_10_14r 296
#define CMIC_LED_PORT_ORDER_REMAP_15_19r 297
#define CMIC_LED_PORT_ORDER_REMAP_20_24r 298
#define CMIC_LED_PORT_ORDER_REMAP_25_29r 299
#define CMIC_LED_PORT_ORDER_REMAP_30_34r 300
#define CMIC_LED_PORT_ORDER_REMAP_35_39r 301
#define CMIC_LED_PORT_ORDER_REMAP_40_44r 302
#define CMIC_LED_PORT_ORDER_REMAP_45_49r 303
#define CMIC_LED_PORT_ORDER_REMAP_50_54r 304
#define CMIC_LED_PORT_ORDER_REMAP_5_9r 305
#define CMIC_LED_STATUSr 306
#define CMIC_LINK_STATr 307
#define CMIC_LINK_STAT_HIr 308
#define CMIC_LINK_STAT_MOD0r 309
#define CMIC_LINK_STAT_MOD1r 310
#define CMIC_MEM_FAILr 311
#define CMIC_MIIM_ADDRESSr 312
#define CMIC_MIIM_AUTO_SCAN_ADDRESSr 313
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r 314
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r 315
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r 316
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r 317
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r 318
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r 319
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r 320
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r 321
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r 322
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r 323
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r 324
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r 325
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r 326
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r 327
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r 328
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r 329
#define CMIC_MIIM_INT_SEL_MAPr 330
#define CMIC_MIIM_INT_SEL_MAP_HIr 331
#define CMIC_MIIM_PARAMr 332
#define CMIC_MIIM_PORT_TYPE_MAPr 333
#define CMIC_MIIM_PORT_TYPE_MAP_BUS2r 334
#define CMIC_MIIM_PORT_TYPE_MAP_BUS2_HIr 335
#define CMIC_MIIM_PORT_TYPE_MAP_HIr 336
#define CMIC_MIIM_PROTOCOL_MAPr 337
#define CMIC_MIIM_PROTOCOL_MAP_HIr 338
#define CMIC_MIIM_READ_DATAr 339
#define CMIC_MIRRORED_PORTS_TXr 340
#define CMIC_MIRRORED_PORTS_TX_MOD0r 341
#define CMIC_MIRRORED_PORTS_TX_MOD1r 342
#define CMIC_MIRROR_TO_PORTSr 343
#define CMIC_MIRROR_TO_PORTS_MOD0r 344
#define CMIC_MIRROR_TO_PORTS_MOD1r 345
#define CMIC_MISC_CONTROLr 346
#define CMIC_MISC_STATUSr 347
#define CMIC_MMUIRQ_MASKr 348
#define CMIC_MMUIRQ_STATr 349
#define CMIC_MMU_COSLC_COUNT_ADDRr 350
#define CMIC_MMU_COSLC_COUNT_DATAr 351
#define CMIC_PCIE_MISCELr 352
#define CMIC_PKT_COSr 353
#define CMIC_PKT_COS_HIr 354
#define CMIC_PKT_COUNT_FROMCPUr 355
#define CMIC_PKT_COUNT_FROMCPU_MHr 356
#define CMIC_PKT_COUNT_SCHANr 357
#define CMIC_PKT_COUNT_SCHAN_REPr 358
#define CMIC_PKT_COUNT_TOCPUDr 359
#define CMIC_PKT_COUNT_TOCPUDMr 360
#define CMIC_PKT_COUNT_TOCPUEr 361
#define CMIC_PKT_COUNT_TOCPUEMr 362
#define CMIC_PKT_COUNT_TOCPUNr 363
#define CMIC_PKT_CTRLr 364
#define CMIC_PKT_ETHER_SIGr 365
#define CMIC_PKT_HEADERr 366
#define CMIC_PKT_LMAC0_HIr 367
#define CMIC_PKT_LMAC0_LOr 368
#define CMIC_PKT_LMAC1_HIr 369
#define CMIC_PKT_LMAC1_LOr 370
#define CMIC_PKT_PORTSr 371
#define CMIC_PKT_PORTS_HIr 372
#define CMIC_PKT_PRI_MAP_TABLEr 373
#define CMIC_PKT_REASONr 374
#define CMIC_PKT_REASON_DIRECTr 375
#define CMIC_PKT_REASON_DIRECT_HIr 376
#define CMIC_PKT_REASON_HIr 377
#define CMIC_PKT_REASON_MINIr 378
#define CMIC_PKT_REASON_MINI_HIr 379
#define CMIC_PKT_RMACr 380
#define CMIC_PKT_RMAC_HIr 381
#define CMIC_PKT_RMH0r 382
#define CMIC_PKT_RMH1r 383
#define CMIC_PKT_RMH2r 384
#define CMIC_PKT_RMH3r 385
#define CMIC_PKT_VLANr 386
#define CMIC_RATE_ADJUSTr 387
#define CMIC_RATE_ADJUST_I2Cr 388
#define CMIC_RATE_ADJUST_INT_MDIOr 389
#define CMIC_RATE_ADJUST_STDMAr 390
#define CMIC_SBUS_RING_MAPr 391
#define CMIC_SBUS_TIMEOUTr 392
#define CMIC_SCAN_PORTSr 393
#define CMIC_SCAN_PORTS_HIr 394
#define CMIC_SCAN_PORTS_MOD0r 395
#define CMIC_SCAN_PORTS_MOD1r 396
#define CMIC_SCHAN_CTRLr 397
#define CMIC_SCHAN_ERRr 398
#define CMIC_SCHAN_MESSAGEr 399
#define CMIC_SCHAN_MESSAGE_EXTr 400
#define CMIC_SCHAN_RCPU_RPIO_MESSAGEr 401
#define CMIC_SKIP_STATS_CFGr 402
#define CMIC_SLAM_DMA_CFGr 403
#define CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr 404
#define CMIC_SLAM_DMA_ENTRY_COUNTr 405
#define CMIC_SLAM_DMA_PCIMEM_START_ADDRr 406
#define CMIC_SLAM_DMA_SBUS_START_ADDRr 407
#define CMIC_SOFT_RESET_REGr 408
#define CMIC_SPARE1r 409
#define CMIC_SPARE2r 410
#define CMIC_STAT_DMA_ADDRr 411
#define CMIC_STAT_DMA_BLKNUM_MAP_15_8r 412
#define CMIC_STAT_DMA_BLKNUM_MAP_23_16r 413
#define CMIC_STAT_DMA_BLKNUM_MAP_31_24r 414
#define CMIC_STAT_DMA_BLKNUM_MAP_39_32r 415
#define CMIC_STAT_DMA_BLKNUM_MAP_47_40r 416
#define CMIC_STAT_DMA_BLKNUM_MAP_55_48r 417
#define CMIC_STAT_DMA_BLKNUM_MAP_63_56r 418
#define CMIC_STAT_DMA_BLKNUM_MAP_7_0r 419
#define CMIC_STAT_DMA_CURRENTr 420
#define CMIC_STAT_DMA_EGR_STATS_CFGr 421
#define CMIC_STAT_DMA_ING_STATS_CFGr 422
#define CMIC_STAT_DMA_MAC_STATS_CFGr 423
#define CMIC_STAT_DMA_MMU_PORTS0r 424
#define CMIC_STAT_DMA_MMU_PORTS1r 425
#define CMIC_STAT_DMA_MMU_SETUPr 426
#define CMIC_STAT_DMA_PORTNUM_MAP_11_6r 427
#define CMIC_STAT_DMA_PORTNUM_MAP_11_8r 428
#define CMIC_STAT_DMA_PORTNUM_MAP_15_8r 429
#define CMIC_STAT_DMA_PORTNUM_MAP_15_12r 430
#define CMIC_STAT_DMA_PORTNUM_MAP_17_12r 431
#define CMIC_STAT_DMA_PORTNUM_MAP_19_16r 432
#define CMIC_STAT_DMA_PORTNUM_MAP_23_16r 433
#define CMIC_STAT_DMA_PORTNUM_MAP_23_18r 434
#define CMIC_STAT_DMA_PORTNUM_MAP_23_20r 435
#define CMIC_STAT_DMA_PORTNUM_MAP_27_24r 436
#define CMIC_STAT_DMA_PORTNUM_MAP_31_24r 437
#define CMIC_STAT_DMA_PORTNUM_MAP_31_28r 438
#define CMIC_STAT_DMA_PORTNUM_MAP_35_32r 439
#define CMIC_STAT_DMA_PORTNUM_MAP_39_36r 440
#define CMIC_STAT_DMA_PORTNUM_MAP_3_0r 441
#define CMIC_STAT_DMA_PORTNUM_MAP_43_40r 442
#define CMIC_STAT_DMA_PORTNUM_MAP_47_44r 443
#define CMIC_STAT_DMA_PORTNUM_MAP_51_48r 444
#define CMIC_STAT_DMA_PORTNUM_MAP_55_52r 445
#define CMIC_STAT_DMA_PORTNUM_MAP_59_56r 446
#define CMIC_STAT_DMA_PORTNUM_MAP_5_0r 447
#define CMIC_STAT_DMA_PORTNUM_MAP_63_60r 448
#define CMIC_STAT_DMA_PORTNUM_MAP_7_0r 449
#define CMIC_STAT_DMA_PORTNUM_MAP_7_4r 450
#define CMIC_STAT_DMA_PORTSr 451
#define CMIC_STAT_DMA_PORTS_HIr 452
#define CMIC_STAT_DMA_PORTS_MOD0r 453
#define CMIC_STAT_DMA_PORTS_MOD1r 454
#define CMIC_STAT_DMA_PORT_TYPE_MAPr 455
#define CMIC_STAT_DMA_PORT_TYPE_MAP_HIr 456
#define CMIC_STAT_DMA_SBUS_START_ADDRESSr 457
#define CMIC_STAT_DMA_SETUPr 458
#define CMIC_STRAP_OPTIONSr 459
#define CMIC_SWITCH_FEATURE_ENABLEr 460
#define CMIC_SW_PIO_ACK_DATA_BEAT_COUNTr 461
#define CMIC_TABLE_DMA_CFGr 462
#define CMIC_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr 463
#define CMIC_TABLE_DMA_ENTRY_COUNTr 464
#define CMIC_TABLE_DMA_PCIMEM_START_ADDRr 465
#define CMIC_TABLE_DMA_SBUS_START_ADDRr 466
#define CMIC_TABLE_DMA_STARTr 467
#define CMIC_TAP_CONTROLr 468
#define CMIC_TO_CORE_PLL_CONTROL_1r 469
#define CMIC_TO_CORE_PLL_CONTROL_2r 470
#define CMIC_TO_CORE_PLL_X2_1_CONTROL_1r 471
#define CMIC_TO_CORE_PLL_X2_1_CONTROL_2r 472
#define CMIC_TO_CORE_PLL_X2_2_CONTROL_1r 473
#define CMIC_TO_CORE_PLL_X2_2_CONTROL_2r 474
#define CMIC_TO_CORE_PLL_X2_3_CONTROL_1r 475
#define CMIC_TO_CORE_PLL_X2_3_CONTROL_2r 476
#define CMIC_XGXS0_PLL_CONTROL_1r 477
#define CMIC_XGXS0_PLL_CONTROL_2r 478
#define CMIC_XGXS0_PLL_CONTROL_3r 479
#define CMIC_XGXS0_PLL_CONTROL_4r 480
#define CMIC_XGXS0_PLL_STATUSr 481
#define CMIC_XGXS1_PLL_CONTROL_1r 482
#define CMIC_XGXS1_PLL_CONTROL_2r 483
#define CMIC_XGXS1_PLL_CONTROL_3r 484
#define CMIC_XGXS1_PLL_CONTROL_4r 485
#define CMIC_XGXS1_PLL_STATUSr 486
#define CMIC_XGXS2_PLL_CONTROL_1r 487
#define CMIC_XGXS2_PLL_CONTROL_2r 488
#define CMIC_XGXS2_PLL_CONTROL_3r 489
#define CMIC_XGXS2_PLL_CONTROL_4r 490
#define CMIC_XGXS2_PLL_STATUSr 491
#define CMIC_XGXS_MDIO_CONFIG_0r 492
#define CMIC_XGXS_MDIO_CONFIG_1r 493
#define CMIC_XGXS_MDIO_CONFIG_2r 494
#define CMIC_XGXS_MDIO_CONFIG_3r 495
#define CMIC_XGXS_MDIO_CONFIG_4r 496
#define CMIC_XGXS_MDIO_CONFIG_5r 497
#define CMIC_XGXS_MDIO_CONFIG_6r 498
#define CMIC_XGXS_MDIO_CONFIG_7r 499
#define CMIC_XGXS_MDIO_CONFIG_8r 500
#define CMIC_XGXS_MDIO_CONFIG_9r 501
#define CMIC_XGXS_MDIO_CONFIG_10r 502
#define CMIC_XGXS_MDIO_CONFIG_11r 503
#define CMIC_XGXS_MDIO_CONFIG_12r 504
#define CMIC_XGXS_MDIO_CONFIG_13r 505
#define CMIC_XGXS_MDIO_CONFIG_14r 506
#define CMIC_XGXS_MDIO_CONFIG_15r 507
#define CMIC_XGXS_MDIO_CONFIG_16r 508
#define CMIC_XGXS_MDIO_CONFIG_17r 509
#define CMIC_XGXS_MDIO_CONFIG_18r 510
#define CMIC_XGXS_MDIO_CONFIG_19r 511
#define CMIC_XGXS_MDIO_CONFIG_20r 512
#define CMIC_XGXS_MDIO_CONFIG_21r 513
#define CMIC_XGXS_MDIO_CONFIG_22r 514
#define CMIC_XGXS_MDIO_CONFIG_23r 515
#define CMIC_XGXS_MDIO_CONFIG_24r 516
#define CMIC_XGXS_PLL_CONTROL_1r 517
#define CMIC_XGXS_PLL_CONTROL_2r 518
#define CMIC_XGXS_PLL_CONTROL_3r 519
#define CMIC_XGXS_PLL_CONTROL_4r 520
#define CMIC_XGXS_PLL_STATUSr 521
#define CNG0COSDROPRATEr 522
#define CNG1COSDROPRATEr 523
#define CNGCOSCELLLIMIT0r 524
#define CNGCOSCELLLIMIT1r 525
#define CNGCOSPKTLIMITr 526
#define CNGCOSPKTLIMIT0r 527
#define CNGCOSPKTLIMIT1r 528
#define CNGDROPCOUNTr 529
#define CNGDROPCOUNT0r 530
#define CNGDROPCOUNT1r 531
#define CNGDYNCELLLIMIT0r 532
#define CNGDYNCELLLIMIT1r 533
#define CNGPORTPKTLIMIT0r 534
#define CNGPORTPKTLIMIT1r 535
#define CNGTOTALDYNCELLLIMIT0r 536
#define CNGTOTALDYNCELLLIMIT1r 537
#define CNG_MAPr 538
#define COMMAND_CONFIGr 539
#define CONFIGr 540
#define CONFIG2r 541
#define COPYCOUNTCTLr 542
#define COPYCOUNT_PARITYr 543
#define COSARBSELr 544
#define COSLCCOUNTr 545
#define COSMASKr 546
#define COSMASK_CPUr 547
#define COSMASK_CPU1r 548
#define COSPKTCOUNTr 549
#define COSWEIGHTSr 550
#define COS_ENABLEr 551
#define COS_MAP_SELr 552
#define COS_MODEr 553
#define COS_SELr 554
#define COS_SEL_2r 555
#define CPATHBISRDBGRDDATAr 556
#define CPUPKTMAXBUCKETr 557
#define CPUPKTMAXBUCKETCONFIGr 558
#define CPUPKTPORTMAXBUCKETr 559
#define CPUPKTPORTMAXBUCKETCONFIGr 560
#define CPUSLOTMINTIMERr 561
#define CPU_BWr 562
#define CPU_CONTROLr 563
#define CPU_CONTROL_0r 564
#define CPU_CONTROL_1r 565
#define CPU_CONTROL_2r 566
#define CPU_CONTROL_3r 567
#define CPU_CONTROL_Mr 568
#define CPU_COS_CAM_BIST_CONFIGr 569
#define CPU_COS_CAM_BIST_DBG_DATAr 570
#define CPU_COS_CAM_BIST_STATUSr 571
#define CPU_COS_CAM_DBGCTRLr 572
#define CPU_COS_SELr 573
#define CPU_COS_SEL_2r 574
#define CPU_PRIORITY_SELr 575
#define CPU_PRIORITY_SEL_2r 576
#define CPU_SLOT_COUNTr 577
#define CSE_CONFIGr 578
#define CSE_DTU_ATE_STS0r 579
#define CSE_DTU_ATE_STS1r 580
#define CSE_DTU_ATE_STS2r 581
#define CSE_DTU_ATE_TMODEr 582
#define CSE_DTU_LTE_ADR0r 583
#define CSE_DTU_LTE_ADR1r 584
#define CSE_DTU_LTE_D0F_0r 585
#define CSE_DTU_LTE_D0F_1r 586
#define CSE_DTU_LTE_D0R_0r 587
#define CSE_DTU_LTE_D0R_1r 588
#define CSE_DTU_LTE_D1F_0r 589
#define CSE_DTU_LTE_D1F_1r 590
#define CSE_DTU_LTE_D1R_0r 591
#define CSE_DTU_LTE_D1R_1r 592
#define CSE_DTU_LTE_STS_DONEr 593
#define CSE_DTU_LTE_STS_ERR_ADRr 594
#define CSE_DTU_LTE_STS_ERR_DF_0r 595
#define CSE_DTU_LTE_STS_ERR_DF_1r 596
#define CSE_DTU_LTE_STS_ERR_DR_0r 597
#define CSE_DTU_LTE_STS_ERR_DR_1r 598
#define CSE_DTU_LTE_TMODE0r 599
#define CSE_DTU_LTE_TMODE1r 600
#define CSE_DTU_MODEr 601
#define DDR72_CONFIG_REG1_ISr 602
#define DDR72_CONFIG_REG2_ISr 603
#define DDR72_CONFIG_REG3_ISr 604
#define DDR72_STATUS_REG1_ISr 605
#define DDR72_STATUS_REG2_ISr 606
#define DEBUG0r 607
#define DEBUG1r 608
#define DEBUGCONFIGr 609
#define DEBUG_BSEr 610
#define DEBUG_CSEr 611
#define DEBUG_HSEr 612
#define DEF_VLAN_CONTROLr 613
#define DEQ_AGINGMASKr 614
#define DEQ_AGINGMASK_64r 615
#define DEQ_AGINGMASK_CPU_PORTr 616
#define DEQ_BYPASSMMUr 617
#define DEQ_CBPERRPTRr 618
#define DEQ_LENGTHERRPTRr 619
#define DEQ_PKTHDR0ERRPTRr 620
#define DEQ_PKTHDR2ERRPTRr 621
#define DEQ_PKTHDRCPUERRPTRr 622
#define DEQ_SPAREr 623
#define DEST_MIRRr 624
#define DLFBC_RATE_CONTROLr 625
#define DLFBC_RATE_CONTROL_M0r 626
#define DLFBC_RATE_CONTROL_M1r 627
#define DLFBC_STORM_CONTROLr 628
#define DLF_RATE_CONTROLr 629
#define DLF_TRUNK_BITMAPr 630
#define DLF_TRUNK_BLOCK_MASKr 631
#define DLLCONFIGr 632
#define DMUX_TRUNKSELr 633
#define DOS_CONTROLr 634
#define DOS_CONTROL_2r 635
#define DPATHBISRDBGRDDATAr 636
#define DQSINTARGETr 637
#define DQSOUTTARGETr 638
#define DROPPEDCELLCOUNTr 639
#define DROPPEDPACKETCOUNTr 640
#define DROPPEDPKTCOUNTr 641
#define DROP_BYTE_CNTr 642
#define DROP_BYTE_CNT_INGr 643
#define DROP_CBPr 644
#define DROP_PKT_CNTr 645
#define DROP_PKT_CNT_INGr 646
#define DROP_PKT_CNT_REDr 647
#define DROP_PKT_CNT_YELr 648
#define DROP_PORT_EGRPKTUSECOSr 649
#define DROP_XQ_PARITYr 650
#define DSCP_CONTROLr 651
#define DSCP_DBGCTRLr 652
#define DSCP_TABLE_PARITY_CONTROLr 653
#define DSCP_TABLE_PARITY_STATUSr 654
#define DT_CONFIG1r 655
#define DYNAMICCELLCOUNTr 656
#define DYNCELLCOUNTr 657
#define DYNCELLLIMITr 658
#define DYNPKTCNTPORTr 659
#define DYNRESETLIMPORTr 660
#define DYNXQCNTPORTr 661
#define E2ECC_HOL_ENr 662
#define E2ECC_HOL_PBMr 663
#define E2ECC_MAX_TX_TIMERr 664
#define E2ECC_MIN_TX_TIMERr 665
#define E2ECONFIGr 666
#define E2EFC_CNT_ATTRr 667
#define E2EFC_CNT_DISC_LIMITr 668
#define E2EFC_CNT_RESET_LIMITr 669
#define E2EFC_CNT_SET_LIMITr 670
#define E2EFC_CNT_VALr 671
#define E2EFC_CONFIGr 672
#define E2EFC_HG_MAX_TX_TIMERr 673
#define E2EFC_HG_MIN_TX_TIMERr 674
#define E2EFC_IBP_ENr 675
#define E2EFC_IBP_HG_RMODr 676
#define E2EFC_PARITYERRORPTRr 677
#define E2EFC_RX_RMODIDr 678
#define E2EFC_RX_RMT_IBP0r 679
#define E2EFC_RX_RMT_IBP1r 680
#define E2EFC_RX_RMT_TIMEOUTr 681
#define E2EFC_TX_RMODIDr 682
#define E2EFC_TX_RMT_DISC0r 683
#define E2EFC_TX_RMT_DISC1r 684
#define E2EFC_TX_RMT_IBP0r 685
#define E2EFC_TX_RMT_IBP1r 686
#define E2EHOLCCDEBUG0r 687
#define E2EHOLCCDEBUG1r 688
#define E2EHOLCCDEBUG2r 689
#define E2EHOLCCDEBUG3r 690
#define E2EIBPBKPSTATUSr 691
#define E2EIBPCELLCOUNTr 692
#define E2EIBPCELLCOUNT1r 693
#define E2EIBPCELLCOUNT2r 694
#define E2EIBPCELLCOUNT3r 695
#define E2EIBPCELLRESETLIMIT1r 696
#define E2EIBPCELLRESETLIMIT2r 697
#define E2EIBPCELLRESETLIMIT3r 698
#define E2EIBPCELLSETLIMITr 699
#define E2EIBPCELLSETLIMIT1r 700
#define E2EIBPCELLSETLIMIT2r 701
#define E2EIBPCELLSETLIMIT3r 702
#define E2EIBPDISCARDSETLIMITr 703
#define E2EIBPDISCSTATUSr 704
#define E2EIBPFCBITMAP1r 705
#define E2EIBPFCBITMAP2r 706
#define E2EIBPFCBITMAP3r 707
#define E2EIBPFCDEBUGr 708
#define E2EIBPPKTCOUNTr 709
#define E2EIBPPKTCOUNT1r 710
#define E2EIBPPKTCOUNT2r 711
#define E2EIBPPKTCOUNT3r 712
#define E2EIBPPKTRESETLIMIT1r 713
#define E2EIBPPKTRESETLIMIT2r 714
#define E2EIBPPKTRESETLIMIT3r 715
#define E2EIBPPKTSETLIMITr 716
#define E2EIBPPKTSETLIMIT1r 717
#define E2EIBPPKTSETLIMIT2r 718
#define E2EIBPPKTSETLIMIT3r 719
#define E2E_DROP_COUNTr 720
#define E2E_HOL_ENr 721
#define E2E_HOL_PBMr 722
#define E2E_HOL_RX_DA_LSr 723
#define E2E_HOL_RX_DA_MSr 724
#define E2E_HOL_RX_LENGTH_TYPEr 725
#define E2E_HOL_RX_OPCODEr 726
#define E2E_IBP_RX_DA_LSr 727
#define E2E_IBP_RX_DA_MSr 728
#define E2E_IBP_RX_LENGTH_TYPEr 729
#define E2E_IBP_RX_OPCODEr 730
#define E2E_LOCAL_BMPr 731
#define E2E_MAX_TX_TIMERr 732
#define E2E_MIN_TX_TIMERr 733
#define E2E_MODULE_CONFIGr 734
#define E2E_RX_BP_STATUSr 735
#define E2E_XQ_CTRLr 736
#define ECCP_1B_ERR_INT_CTRr 737
#define ECCP_1B_ERR_INT_STATr 738
#define ECC_SINGLE_BIT_ERRORSr 739
#define ECN_CONFIGr 740
#define ECRCr 741
#define ECRC_LIMITr 742
#define EDATABUF_RAM_CONTROLr 743
#define EDATABUF_RAM_DBGCTRLr 744
#define EFP_CAM_BIST_CONFIGr 745
#define EFP_CAM_BIST_CONTROLr 746
#define EFP_CAM_BIST_DBG_DATAr 747
#define EFP_CAM_BIST_DEBUG_DATA_VALIDr 748
#define EFP_CAM_BIST_DEBUG_SENDr 749
#define EFP_CAM_BIST_ENABLEr 750
#define EFP_CAM_BIST_S10_STATUSr 751
#define EFP_CAM_BIST_S12_STATUSr 752
#define EFP_CAM_BIST_S14_STATUSr 753
#define EFP_CAM_BIST_S15_STATUSr 754
#define EFP_CAM_BIST_S2_STATUSr 755
#define EFP_CAM_BIST_S3_STATUSr 756
#define EFP_CAM_BIST_S5_STATUSr 757
#define EFP_CAM_BIST_S6_STATUSr 758
#define EFP_CAM_BIST_S8_STATUSr 759
#define EFP_CAM_BIST_STATUSr 760
#define EFP_CAM_CONTROL_3_THRU_0r 761
#define EFP_CAM_DEBUG_DATA_0r 762
#define EFP_CAM_DEBUG_DATA_1r 763
#define EFP_CAM_DEBUG_DATA_2r 764
#define EFP_CAM_DEBUG_DATA_3r 765
#define EFP_CAM_DEBUG_DATA_4r 766
#define EFP_CAM_DEBUG_DATA_5r 767
#define EFP_CAM_DEBUG_GLOBAL_MASKr 768
#define EFP_CAM_DEBUG_SENDr 769
#define EFP_METER_CONTROLr 770
#define EFP_METER_CONTROL_2r 771
#define EFP_RAM_CONTROLr 772
#define EFP_SLICE_CONTROLr 773
#define EFP_SLICE_MAPr 774
#define EGRCELLLIMITCG0COSr 775
#define EGRCELLLIMITCG1COSr 776
#define EGRCELLLIMITCOSr 777
#define EGRCELLLIMIT_E2Er 778
#define EGRDROPPKTCOUNTr 779
#define EGRESSCELLREQUESTCOUNTr 780
#define EGRFREEPTRr 781
#define EGRMETERINGBUCKETr 782
#define EGRMETERINGCONFIGr 783
#define EGRMETERINGCONFIG1r 784
#define EGRMETERINGCONFIG_64r 785
#define EGRPKTLIMITCNGCOSr 786
#define EGRPKTLIMITCOSr 787
#define EGRPKTRESETCOSr 788
#define EGRPOINTERCOSr 789
#define EGRSHAPEPARITYERRORPTRr 790
#define EGRTXPKTCTRr 791
#define EGRTXPKTCTR0r 792
#define EGRTXPKTCTR1r 793
#define EGRTXPKTCTR2r 794
#define EGRTXPKTCTR3r 795
#define EGRTXPKTCTR4r 796
#define EGRTXPKTCTR5r 797
#define EGRTXPKTCTR6r 798
#define EGRTXPKTCTR7r 799
#define EGRTXPKTCTRCONFIGr 800
#define EGRTXPKTCTRCONFIG0r 801
#define EGRTXPKTCTRCONFIG1r 802
#define EGRTXPKTCTRCONFIG2r 803
#define EGRTXPKTCTRCONFIG3r 804
#define EGRTXPKTCTRCONFIG4r 805
#define EGRTXPKTCTRCONFIG5r 806
#define EGRTXPKTCTRCONFIG6r 807
#define EGRTXPKTCTRCONFIG7r 808
#define EGR_ACCU_8BEATSr 809
#define EGR_BKP_DISr 810
#define EGR_BUCKET_COUNT_READr 811
#define EGR_BUFFER_PARITYr 812
#define EGR_BYPASS_CTRLr 813
#define EGR_CONFIGr 814
#define EGR_CONFIG2r 815
#define EGR_CONFIG3r 816
#define EGR_CONFIG_1r 817
#define EGR_DBGr 818
#define EGR_DROP_VECTORr 819
#define EGR_DROP_VECTOR_Xr 820
#define EGR_DROP_VECTOR_Yr 821
#define EGR_DROP_VEC_DBGr 822
#define EGR_ECC_CONTROLr 823
#define EGR_ECC_STATUSr 824
#define EGR_EM_MTP_INDEXr 825
#define EGR_ENABLEr 826
#define EGR_EVENT_DEBUGr 827
#define EGR_FLEXIBLE_IPV6_EXT_HDRr 828
#define EGR_FLOWCTL_BUCKET_COUNTr 829
#define EGR_FLOWCTL_CFGr 830
#define EGR_FLOWCTL_COUNTr 831
#define EGR_FP_COUNTER_TABLE_DEBUGr 832
#define EGR_FUSE_REGS_ADDRr 833
#define EGR_FUSE_REGS_DATAr 834
#define EGR_GRE_VERr 835
#define EGR_HW_RESET_CONTROL_0r 836
#define EGR_HW_RESET_CONTROL_1r 837
#define EGR_IM_MTP_INDEXr 838
#define EGR_INITBUF_ECC_CONTROLr 839
#define EGR_INITBUF_ECC_STATUS_DBEr 840
#define EGR_INITBUF_ECC_STATUS_SBEr 841
#define EGR_IPFIX_AGE_CONTROLr 842
#define EGR_IPFIX_CONFIGr 843
#define EGR_IPFIX_CURRENT_TIMEr 844
#define EGR_IPFIX_EXPORT_FIFO_COUNTERr 845
#define EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr 846
#define EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr 847
#define EGR_IPFIX_EXPORT_FIFO_READ_PTRr 848
#define EGR_IPFIX_EXPORT_FIFO_WRITE_PTRr 849
#define EGR_IPFIX_HASH_CONTROLr 850
#define EGR_IPFIX_MAXIMUM_IDLE_AGE_SETr 851
#define EGR_IPFIX_MINIMUM_LIVE_TIME_SETr 852
#define EGR_IPFIX_MISSED_BUCKET_FULL_COUNTr 853
#define EGR_IPFIX_MISSED_EXPORT_FULL_COUNTr 854
#define EGR_IPFIX_MISSED_PORT_LIMIT_COUNTr 855
#define EGR_IPFIX_PORT_CONFIGr 856
#define EGR_IPFIX_PORT_LIMIT_STATUSr 857
#define EGR_IPFIX_PORT_RECORD_COUNTr 858
#define EGR_IPFIX_PORT_RECORD_LIMIT_SETr 859
#define EGR_IPFIX_PORT_SAMPLING_COUNTERr 860
#define EGR_IPFIX_RAM_CONTROLr 861
#define EGR_IPFIX_SAMPLING_LIMIT_SETr 862
#define EGR_IPFIX_SESSION_PARITY_CONTROLr 863
#define EGR_IPFIX_SESSION_PARITY_STATUSr 864
#define EGR_IPMC_CFG0r 865
#define EGR_IPMC_CFG1r 866
#define EGR_IPMC_CFG2r 867
#define EGR_IP_TUNNEL_PARITY_CONTROLr 868
#define EGR_IP_TUNNEL_PARITY_STATUSr 869
#define EGR_L3_INTF_PARITY_CONTROLr 870
#define EGR_L3_INTF_PARITY_STATUSr 871
#define EGR_L3_NEXT_HOP_PARITY_CONTROLr 872
#define EGR_L3_NEXT_HOP_PARITY_STATUSr 873
#define EGR_MAP_MH_PRI0r 874
#define EGR_MAP_MH_PRI1r 875
#define EGR_MASK_PARITY_CONTROLr 876
#define EGR_MASK_PARITY_STATUSr 877
#define EGR_MAXTIMEr 878
#define EGR_MC_CONTROL_1r 879
#define EGR_MC_CONTROL_2r 880
#define EGR_MIP_HDRr 881
#define EGR_MMU_REQUESTSr 882
#define EGR_MODMAP_CTRLr 883
#define EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_CONTROLr 884
#define EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUSr 885
#define EGR_MTU_SIZEr 886
#define EGR_NEW_MODID_PORTr 887
#define EGR_NEXT_HOP_PARITY_CONTROLr 888
#define EGR_NEXT_HOP_PARITY_STATUSr 889
#define EGR_OUTER_TPIDr 890
#define EGR_OUTER_TPID_0r 891
#define EGR_OUTER_TPID_1r 892
#define EGR_OUTER_TPID_2r 893
#define EGR_OUTER_TPID_3r 894
#define EGR_PERQ_XMT_COUNTERSr 895
#define EGR_PKT_MODS_CONTROLr 896
#define EGR_PORTr 897
#define EGR_PORT_L3UC_MODSr 898
#define EGR_PORT_L3UC_MODS_TABLEr 899
#define EGR_PORT_MTUr 900
#define EGR_PORT_REQUESTSr 901
#define EGR_PVLAN_EPORT_CONTROLr 902
#define EGR_PW_INIT_COUNTERS_PARITY_CONTROLr 903
#define EGR_PW_INIT_COUNTERS_PARITY_STATUSr 904
#define EGR_Q_BEGINr 905
#define EGR_Q_ENDr 906
#define EGR_RSPANr 907
#define EGR_RSPAN_VLAN_TAGr 908
#define EGR_SBS_CONTROLr 909
#define EGR_SF_SRC_MODID_CHECKr 910
#define EGR_SHAPING_CONTROLr 911
#define EGR_SPARE_REG0r 912
#define EGR_SRC_PORTr 913
#define EGR_SYS_RSVD_VIDr 914
#define EGR_TUNNEL_CONTROLr 915
#define EGR_TUNNEL_ID_MASKr 916
#define EGR_TUNNEL_PIMDR1_CFG0r 917
#define EGR_TUNNEL_PIMDR1_CFG1r 918
#define EGR_TUNNEL_PIMDR2_CFG0r 919
#define EGR_TUNNEL_PIMDR2_CFG1r 920
#define EGR_UDP_TUNNELr 921
#define EGR_VLAN_CONTROLr 922
#define EGR_VLAN_CONTROL_1r 923
#define EGR_VLAN_CONTROL_2r 924
#define EGR_VLAN_CONTROL_3r 925
#define EGR_VLAN_PARITY_CONTROLr 926
#define EGR_VLAN_PARITY_STATUSr 927
#define EGR_VLAN_STG_ADDR_MASKr 928
#define EGR_VLAN_TABLE_PARITY_CONTROLr 929
#define EGR_VLAN_TABLE_PARITY_STATUSr 930
#define EGR_VLAN_XLATE_HASH_CONTROLr 931
#define EGR_VLAN_XLATE_PARITY_CONTROLr 932
#define EGR_VLAN_XLATE_PARITY_STATUSr 933
#define EGR_VXLT_CAM_BIST_CONFIGr 934
#define EGR_VXLT_CAM_BIST_CONTROLr 935
#define EGR_VXLT_CAM_BIST_DBG_DATAr 936
#define EGR_VXLT_CAM_BIST_S10_STATUSr 937
#define EGR_VXLT_CAM_BIST_S2_STATUSr 938
#define EGR_VXLT_CAM_BIST_S3_STATUSr 939
#define EGR_VXLT_CAM_BIST_S5_STATUSr 940
#define EGR_VXLT_CAM_BIST_S6_STATUSr 941
#define EGR_VXLT_CAM_BIST_S8_STATUSr 942
#define EGR_VXLT_CAM_BIST_STATUSr 943
#define EGR_VXLT_CAM_CONTROLr 944
#define EHCPM_RAM_DBGCTRLr 945
#define EL3_RAM_CONTROLr 946
#define EL3_RAM_DBGCTRLr 947
#define EL3_TM_REG_1r 948
#define EMIRROR_CONTROLr 949
#define EMIRROR_CONTROL1r 950
#define EMIRROR_CONTROL1_64r 951
#define EMIRROR_CONTROL_64r 952
#define EMIRROR_CONTROL_HIr 953
#define EMMU_FUSE_DEBUG0r 954
#define EMMU_FUSE_DEBUG1r 955
#define EMMU_FUSE_DEBUG2r 956
#define EM_MTP_INDEXr 957
#define ENQ_IPMCGRP_TBL_PARITYERRORPTRr 958
#define ENQ_IPMCGRP_TBL_PARITYERROR_STATUSr 959
#define EN_IFILTERr 960
#define EPC_BIST1r 961
#define EPC_BIST2r 962
#define EPC_BPDU1r 963
#define EPC_BPDU2r 964
#define EPC_BPDU4r 965
#define EPC_BPDU5r 966
#define EPC_BPDU6r 967
#define EPC_BPDU7r 968
#define EPC_BPDU8r 969
#define EPC_BPDU9r 970
#define EPC_BPDU10r 971
#define EPC_EGR_DBGr 972
#define EPC_EGR_PKT_DROP_CTLr 973
#define EPC_EGR_SNGL_OUTr 974
#define EPC_EGR_SNGL_PKTr 975
#define EPC_FFP_CONFIGr 976
#define EPC_HOLr 977
#define EPC_INGRESS_DEBUGr 978
#define EPC_LINKr 979
#define EPC_LINK_BMAPr 980
#define EPC_LINK_BMAP_64r 981
#define EPC_LINK_BMAP_HIr 982
#define EPC_PFM0r 983
#define EPC_PFM1r 984
#define EPC_RATE_N_IPr 985
#define EPC_STAD1r 986
#define EPC_VLAN_FWD_STATEr 987
#define EP_BISRr 988
#define EP_INTR_ENABLEr 989
#define EP_INTR_STATUSr 990
#define EP_PARITY_INTR_STATUSr 991
#define ES01_ADFPCNTR_DED_INFOr 992
#define ES01_ADFPCNTR_SEC_INFOr 993
#define ES01_ADL2DST_DED_INFOr 994
#define ES01_ADL2DST_SEC_INFOr 995
#define ES01_ADL2SRC_DED_INFOr 996
#define ES01_ADL2SRC_SEC_INFOr 997
#define ES01_ADL3DST_DED_INFOr 998
#define ES01_ADL3DST_SEC_INFOr 999
#define ES01_ADL3SRC_DED_INFOr 1000
#define ES01_ADL3SRC_SEC_INFOr 1001
#define ES01_ADREQ0FIFO_RS_CTLr 1002
#define ES01_ADREQ0FIFO_RS_STATUSr 1003
#define ES01_ADREQ1FIFO_RS_CTLr 1004
#define ES01_ADREQ1FIFO_RS_STATUSr 1005
#define ES01_BYT_CNT_WRAP_INFOr 1006
#define ES01_INTR_CLEARr 1007
#define ES01_INTR_ENABLEr 1008
#define ES01_INTR_STATUSr 1009
#define ES01_MISC_CTLr 1010
#define ES01_MISC_STATUSr 1011
#define ES01_PKT_CNT_WRAP_INFOr 1012
#define ES0_DDR36_CONFIG_REG1_ISr 1013
#define ES0_DDR36_CONFIG_REG2_ISr 1014
#define ES0_DDR36_CONFIG_REG3_ISr 1015
#define ES0_DDR36_STATUS_REG1_ISr 1016
#define ES0_DDR36_STATUS_REG2_ISr 1017
#define ES0_DTU_ATE_STS0r 1018
#define ES0_DTU_ATE_STS1r 1019
#define ES0_DTU_ATE_STS2r 1020
#define ES0_DTU_ATE_STS3r 1021
#define ES0_DTU_ATE_STS4r 1022
#define ES0_DTU_ATE_TMODEr 1023
#define ES0_DTU_LTE_ADR0r 1024
#define ES0_DTU_LTE_ADR1r 1025
#define ES0_DTU_LTE_D0F_0r 1026
#define ES0_DTU_LTE_D0F_1r 1027
#define ES0_DTU_LTE_D0R_0r 1028
#define ES0_DTU_LTE_D0R_1r 1029
#define ES0_DTU_LTE_D1F_0r 1030
#define ES0_DTU_LTE_D1F_1r 1031
#define ES0_DTU_LTE_D1R_0r 1032
#define ES0_DTU_LTE_D1R_1r 1033
#define ES0_DTU_LTE_STS_DONEr 1034
#define ES0_DTU_LTE_STS_ERR_ADRr 1035
#define ES0_DTU_LTE_STS_ERR_DF_0r 1036
#define ES0_DTU_LTE_STS_ERR_DF_1r 1037
#define ES0_DTU_LTE_STS_ERR_DR_0r 1038
#define ES0_DTU_LTE_STS_ERR_DR_1r 1039
#define ES0_DTU_LTE_TMODE0r 1040
#define ES0_DTU_LTE_TMODE1r 1041
#define ES0_DTU_MODEr 1042
#define ES0_MCU_ENr 1043
#define ES0_MCU_STATUSr 1044
#define ES0_SRAM_CTLr 1045
#define ES1_DDR36_CONFIG_REG1_ISr 1046
#define ES1_DDR36_CONFIG_REG2_ISr 1047
#define ES1_DDR36_CONFIG_REG3_ISr 1048
#define ES1_DDR36_STATUS_REG1_ISr 1049
#define ES1_DDR36_STATUS_REG2_ISr 1050
#define ES1_DTU_ATE_STS0r 1051
#define ES1_DTU_ATE_STS1r 1052
#define ES1_DTU_ATE_STS2r 1053
#define ES1_DTU_ATE_STS3r 1054
#define ES1_DTU_ATE_STS4r 1055
#define ES1_DTU_ATE_TMODEr 1056
#define ES1_DTU_LTE_ADR0r 1057
#define ES1_DTU_LTE_ADR1r 1058
#define ES1_DTU_LTE_D0F_0r 1059
#define ES1_DTU_LTE_D0F_1r 1060
#define ES1_DTU_LTE_D0R_0r 1061
#define ES1_DTU_LTE_D0R_1r 1062
#define ES1_DTU_LTE_D1F_0r 1063
#define ES1_DTU_LTE_D1F_1r 1064
#define ES1_DTU_LTE_D1R_0r 1065
#define ES1_DTU_LTE_D1R_1r 1066
#define ES1_DTU_LTE_STS_DONEr 1067
#define ES1_DTU_LTE_STS_ERR_ADRr 1068
#define ES1_DTU_LTE_STS_ERR_DF_0r 1069
#define ES1_DTU_LTE_STS_ERR_DF_1r 1070
#define ES1_DTU_LTE_STS_ERR_DR_0r 1071
#define ES1_DTU_LTE_STS_ERR_DR_1r 1072
#define ES1_DTU_LTE_TMODE0r 1073
#define ES1_DTU_LTE_TMODE1r 1074
#define ES1_DTU_MODEr 1075
#define ES1_MCU_ENr 1076
#define ES1_MCU_STATUSr 1077
#define ES1_SRAM_CTLr 1078
#define ESA0r 1079
#define ESA1r 1080
#define ESA2r 1081
#define ESCONFIGr 1082
#define ESM_AGE_CNTr 1083
#define ESM_CTLr 1084
#define ESM_ERR_CTLr 1085
#define ESM_KEYGEN_CTLr 1086
#define ESM_L2_AGE_CTLr 1087
#define ESM_L2_AGE_STATUSr 1088
#define ESM_MISC_STATUSr 1089
#define ESM_MODE_PER_PORTr 1090
#define ESM_PER_PORT_AGE_CONTROLr 1091
#define ESM_PER_PORT_REPL_CONTROLr 1092
#define ESM_PPA_STATUSr 1093
#define ESTDMCONFIGr 1094
#define ES_BYPASSMMUr 1095
#define ES_CPU_SCHEDULERr 1096
#define ES_QUEUE_TO_PRIOr 1097
#define ETC_CTLr 1098
#define ETU_ATE_CONFIG_REG2_ISr 1099
#define ETU_BKGND_PROC_ERR_INFOr 1100
#define ETU_BKGND_PROC_SEC_INFOr 1101
#define ETU_DDR72_CONFIG_REG1_ISr 1102
#define ETU_DDR72_CONFIG_REG2_ISr 1103
#define ETU_DDR72_CONFIG_REG3_ISr 1104
#define ETU_DDR72_STATUS_REG1_ISr 1105
#define ETU_DDR72_STATUS_REG2_ISr 1106
#define ETU_DDR72_STATUS_REG3_ISr 1107
#define ETU_DFT_CTLr 1108
#define ETU_DFT_CTL2r 1109
#define ETU_DTU_ATE_CAPT_DATr 1110
#define ETU_DTU_ATE_CONFIG_REG1_ISr 1111
#define ETU_DTU_ATE_EXP_DATr 1112
#define ETU_DTU_ATE_STS1r 1113
#define ETU_ET_INST_REQr 1114
#define ETU_ET_INST_STATUSr 1115
#define ETU_INST_OPCr 1116
#define ETU_INTR_CLEARr 1117
#define ETU_INTR_ENABLEr 1118
#define ETU_INTR_STATUSr 1119
#define ETU_INT_MEM_RSTr 1120
#define ETU_L2MODFIFO_STATUSr 1121
#define ETU_L2SEARCH72_INSTr 1122
#define ETU_LTE_BIST_CTLr 1123
#define ETU_LTE_BIST_REF_SEARCH0r 1124
#define ETU_LTE_BIST_REF_SEARCH1r 1125
#define ETU_LTE_BIST_STATUSr 1126
#define ETU_LUREQFIFO_RS_CTLr 1127
#define ETU_LUREQFIFO_RS_STATUSr 1128
#define ETU_RDDATA72_INSTr 1129
#define ETU_RDMASK72_INSTr 1130
#define ETU_RSLT_DAT0r 1131
#define ETU_RSLT_DAT1r 1132
#define ETU_RSLT_DAT2r 1133
#define ETU_S0_RBUS_PERR_INFOr 1134
#define ETU_S1_RBUS_PERR_INFOr 1135
#define ETU_SBUS_CMD_ERR_INFO1r 1136
#define ETU_SBUS_CMD_ERR_INFO2r 1137
#define ETU_SBUS_CMD_SEC_INFOr 1138
#define ETU_SEARCH0_RESULTr 1139
#define ETU_SEARCH1_RESULTr 1140
#define ETU_WRDM72_INSTr 1141
#define EVLAN_RAM_DBGCTRLr 1142
#define EVLAN_TM_REG_1r 1143
#define EVTX_ENTRY_SRCH_AVAILr 1144
#define EVXLT_RAM_CONTROL_1r 1145
#define EVXLT_RAM_CONTROL_2r 1146
#define EVXLT_RAM_DBGCTRLr 1147
#define EVXLT_TM_REG_1r 1148
#define EXT_TCAM_ATTRr 1149
#define EXT_TCAM_CONFIG_0r 1150
#define FE_CLRTr 1151
#define FE_EXCESSIVE_DEFER_LIMITr 1152
#define FE_IPGRr 1153
#define FE_IPGTr 1154
#define FE_MAC1r 1155
#define FE_MAC2r 1156
#define FE_MAXFr 1157
#define FE_SUPPr 1158
#define FE_TESTr 1159
#define FFP_BISTr 1160
#define FFP_CAMBIST_EFSTAT_S2r 1161
#define FFP_CAMBIST_EFSTAT_S3r 1162
#define FFP_CAMBIST_EFSTAT_S5r 1163
#define FFP_CAMBIST_EFSTAT_S6r 1164
#define FFP_CAMBIST_EPSTAT_S2r 1165
#define FFP_CAMBIST_EPSTAT_S3r 1166
#define FFP_CAMBIST_EPSTAT_S5r 1167
#define FFP_CAMBIST_EPSTAT_S6r 1168
#define FFP_CAMBIST_OFSTAT_S2r 1169
#define FFP_CAMBIST_OFSTAT_S3r 1170
#define FFP_CAMBIST_OFSTAT_S5r 1171
#define FFP_CAMBIST_OFSTAT_S6r 1172
#define FFP_CAMBIST_OPSTAT_S2r 1173
#define FFP_CAMBIST_OPSTAT_S3r 1174
#define FFP_CAMBIST_OPSTAT_S5r 1175
#define FFP_CAMBIST_OPSTAT_S6r 1176
#define FFP_IRULERESULTr 1177
#define FFP_TEST_CTRLr 1178
#define FLEXIBLE_IPV6_EXT_HDRr 1179
#define FLOWCONTROLr 1180
#define FLUSH_CONTROLr 1181
#define FP_CAM_BIST_CONFIGr 1182
#define FP_CAM_BIST_CONTROLr 1183
#define FP_CAM_BIST_DBG_DATAr 1184
#define FP_CAM_BIST_DBG_DATA_VALIDr 1185
#define FP_CAM_BIST_DEBUG_SENDr 1186
#define FP_CAM_BIST_ENABLEr 1187
#define FP_CAM_BIST_ENABLE_LOWERr 1188
#define FP_CAM_BIST_ENABLE_ONE_TCAMr 1189
#define FP_CAM_BIST_ENABLE_TWO_TCAMr 1190
#define FP_CAM_BIST_ENABLE_UPPERr 1191
#define FP_CAM_BIST_S10_STATUSr 1192
#define FP_CAM_BIST_S12_STATUSr 1193
#define FP_CAM_BIST_S14_STATUSr 1194
#define FP_CAM_BIST_S15_STATUSr 1195
#define FP_CAM_BIST_S2_STATUSr 1196
#define FP_CAM_BIST_S3_STATUSr 1197
#define FP_CAM_BIST_S5_STATUSr 1198
#define FP_CAM_BIST_S6_STATUSr 1199
#define FP_CAM_BIST_S8_STATUSr 1200
#define FP_CAM_BIST_STATUSr 1201
#define FP_CAM_CONTROLr 1202
#define FP_CAM_CONTROL_15r 1203
#define FP_CAM_CONTROL_14_THRU_10r 1204
#define FP_CAM_CONTROL_4_THRU_0r 1205
#define FP_CAM_CONTROL_9_THRU_5r 1206
#define FP_CAM_CONTROL_LOWERr 1207
#define FP_CAM_CONTROL_SLICE_11_8r 1208
#define FP_CAM_CONTROL_SLICE_15_8r 1209
#define FP_CAM_CONTROL_SLICE_7_0r 1210
#define FP_CAM_CONTROL_TM_7_THRU_0r 1211
#define FP_CAM_CONTROL_UPPERr 1212
#define FP_CAM_DEBUG_CONTROLr 1213
#define FP_CAM_DEBUG_DATAr 1214
#define FP_CAM_DEBUG_DATA_0r 1215
#define FP_CAM_DEBUG_DATA_1r 1216
#define FP_CAM_DEBUG_DATA_2r 1217
#define FP_CAM_DEBUG_DATA_3r 1218
#define FP_CAM_DEBUG_DATA_4r 1219
#define FP_CAM_DEBUG_DATA_5r 1220
#define FP_CAM_DEBUG_GLOBAL_MASKr 1221
#define FP_CAM_DEBUG_SENDr 1222
#define FP_CAM_ENABLEr 1223
#define FP_CAM_SAM_1r 1224
#define FP_CAM_SAM_2r 1225
#define FP_DOUBLE_WIDE_F4_SELECTr 1226
#define FP_F4_SELECTr 1227
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_15_8r 1228
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_7_0r 1229
#define FP_METER_CONTROLr 1230
#define FP_METER_SELECTr 1231
#define FP_METER_TM_CONTROLr 1232
#define FP_NON_ROTATED_CAM_CONTROLr 1233
#define FP_POLICY_CONTROLr 1234
#define FP_POLICY_PARITY_CONTROLr 1235
#define FP_POLICY_PARITY_STATUSr 1236
#define FP_POLICY_TABLE_TM_CONTROLr 1237
#define FP_POLICY_TM_LOWERr 1238
#define FP_POLICY_TM_UPPERr 1239
#define FP_RAM_DBGCTRLr 1240
#define FP_ROTATED_CAM_CONTROLr 1241
#define FP_SLICE_CONFIGr 1242
#define FP_SLICE_ENABLEr 1243
#define FP_SLICE_INDEX_CONTROLr 1244
#define FP_SLICE_METER_MAP_ENABLEr 1245
#define FREE_CELLPTRS_CG0_CH0r 1246
#define FREE_CELLPTRS_CG0_CH1r 1247
#define FREE_CELLPTRS_CG1_CH0r 1248
#define FREE_CELLPTRS_CG1_CH1r 1249
#define FREE_CELLPTRS_CH0r 1250
#define FREE_CELLPTRS_CH1r 1251
#define FRM_LENGTHr 1252
#define FUSE_REGS_FP_TCAM0r 1253
#define FUSE_REGS_ING_L3_NEXT_HOP_0r 1254
#define FUSE_REGS_L2_ENTRY_0r 1255
#define FUSE_REGS_L2_ENTRY_1r 1256
#define FUSE_REGS_VLAN_MAC_0r 1257
#define GCAR1r 1258
#define GCAR2r 1259
#define GCCCOUNTr 1260
#define GE0_GBODE_CELL_CNTr 1261
#define GE0_GBODE_CELL_REQ_CNTr 1262
#define GE0_GBOD_OVRFLWr 1263
#define GE10_GBODE_CELL_CNTr 1264
#define GE10_GBODE_CELL_REQ_CNTr 1265
#define GE10_GBOD_OVRFLWr 1266
#define GE11_GBODE_CELL_CNTr 1267
#define GE11_GBODE_CELL_REQ_CNTr 1268
#define GE11_GBOD_OVRFLWr 1269
#define GE1_GBODE_CELL_CNTr 1270
#define GE1_GBODE_CELL_REQ_CNTr 1271
#define GE1_GBOD_OVRFLWr 1272
#define GE2_GBODE_CELL_CNTr 1273
#define GE2_GBODE_CELL_REQ_CNTr 1274
#define GE2_GBOD_OVRFLWr 1275
#define GE3_GBODE_CELL_CNTr 1276
#define GE3_GBODE_CELL_REQ_CNTr 1277
#define GE3_GBOD_OVRFLWr 1278
#define GE4_GBODE_CELL_CNTr 1279
#define GE4_GBODE_CELL_REQ_CNTr 1280
#define GE4_GBOD_OVRFLWr 1281
#define GE5_GBODE_CELL_CNTr 1282
#define GE5_GBODE_CELL_REQ_CNTr 1283
#define GE5_GBOD_OVRFLWr 1284
#define GE6_GBODE_CELL_CNTr 1285
#define GE6_GBODE_CELL_REQ_CNTr 1286
#define GE6_GBOD_OVRFLWr 1287
#define GE7_GBODE_CELL_CNTr 1288
#define GE7_GBODE_CELL_REQ_CNTr 1289
#define GE7_GBOD_OVRFLWr 1290
#define GE8_GBODE_CELL_CNTr 1291
#define GE8_GBODE_CELL_REQ_CNTr 1292
#define GE8_GBOD_OVRFLWr 1293
#define GE9_GBODE_CELL_CNTr 1294
#define GE9_GBODE_CELL_REQ_CNTr 1295
#define GE9_GBOD_OVRFLWr 1296
#define GEGR_ENABLEr 1297
#define GE_EGR_PKT_DROP_CTLr 1298
#define GE_GBODE_CELL_CNTr 1299
#define GE_GBODE_CELL_REQ_CNTr 1300
#define GE_GBOD_OVRFLWr 1301
#define GE_PORT_CONFIGr 1302
#define GHOLD0r 1303
#define GHOLD1r 1304
#define GHOLD2r 1305
#define GHOLD3r 1306
#define GHOLD4r 1307
#define GHOLD5r 1308
#define GHOLD6r 1309
#define GHOLD7r 1310
#define GHOLD8r 1311
#define GHOLD9r 1312
#define GHOLD10r 1313
#define GHOLD11r 1314
#define GHOLD12r 1315
#define GHOLD13r 1316
#define GIMBPr 1317
#define GIMRPr 1318
#define GLOBAL_HDRM_COUNTr 1319
#define GLOBAL_HDRM_LIMITr 1320
#define GLOBAL_MPLS_RANGE_1_LOWERr 1321
#define GLOBAL_MPLS_RANGE_1_UPPERr 1322
#define GLOBAL_MPLS_RANGE_2_LOWERr 1323
#define GLOBAL_MPLS_RANGE_2_UPPERr 1324
#define GLOBAL_SHARED_FILL_STATE_CONFIGr 1325
#define GLOBAL_WREDAVGQSIZE_CELLr 1326
#define GLOBAL_WREDAVGQSIZE_PACKETr 1327
#define GLOBAL_WREDCONFIG_CELLr 1328
#define GLOBAL_WREDCONFIG_PACKETr 1329
#define GLOBAL_WREDPARAM_CELLr 1330
#define GLOBAL_WREDPARAM_NONTCP_CELLr 1331
#define GLOBAL_WREDPARAM_NONTCP_PACKETr 1332
#define GLOBAL_WREDPARAM_PACKETr 1333
#define GLOBAL_WREDPARAM_RED_CELLr 1334
#define GLOBAL_WREDPARAM_RED_PACKETr 1335
#define GLOBAL_WREDPARAM_YELLOW_CELLr 1336
#define GLOBAL_WREDPARAM_YELLOW_PACKETr 1337
#define GMACC0r 1338
#define GMACC1r 1339
#define GMACC2r 1340
#define GPCSCr 1341
#define GPC_BPDU0_HIr 1342
#define GPC_BPDU0_LOr 1343
#define GPC_BPDU1_HIr 1344
#define GPC_BPDU1_LOr 1345
#define GPC_BPDU2_HIr 1346
#define GPC_BPDU2_LOr 1347
#define GPC_BPDU3_HIr 1348
#define GPC_BPDU3_LOr 1349
#define GPC_BPDU4_HIr 1350
#define GPC_BPDU4_LOr 1351
#define GPC_BPDU5_HIr 1352
#define GPC_BPDU5_LOr 1353
#define GPC_EGR_DBGr 1354
#define GPC_EGR_PKT_DROP_CTLr 1355
#define GPC_EGR_SNGL_OUTr 1356
#define GPC_EGR_SNGL_PKTr 1357
#define GPC_FFP_CONFIGr 1358
#define GPC_INGRESS_DEBUGr 1359
#define GPC_IO_CONFIGr 1360
#define GPC_VLAN_FWD_STATEr 1361
#define GPDISCr 1362
#define GPORT_CNTMAXSIZEr 1363
#define GPORT_CONFIGr 1364
#define GPORT_DROP_ON_WRONG_SOP_S0_CNTr 1365
#define GPORT_DROP_ON_WRONG_SOP_S1_CNTr 1366
#define GPORT_DROP_ON_WRONG_SOP_S3_CNTr 1367
#define GPORT_DROP_ON_WRONG_SOP_S4_CNTr 1368
#define GPORT_MAC_CRS_SELr 1369
#define GPORT_RSV_MASKr 1370
#define GPORT_SGNDET_EARLYCRSr 1371
#define GPORT_SGN_DET_SELr 1372
#define GPORT_SOP_S0r 1373
#define GPORT_SOP_S1r 1374
#define GPORT_SOP_S3r 1375
#define GPORT_SOP_S4r 1376
#define GPORT_STAT_UPDATE_MASKr 1377
#define GPORT_TPIDr 1378
#define GR64r 1379
#define GR127r 1380
#define GR255r 1381
#define GR511r 1382
#define GR1023r 1383
#define GR1518r 1384
#define GR2047r 1385
#define GR4095r 1386
#define GR9216r 1387
#define GRALNr 1388
#define GRBCAr 1389
#define GRBYTr 1390
#define GRCDEr 1391
#define GRDISCr 1392
#define GRDROPr 1393
#define GRFCRr 1394
#define GRFCSr 1395
#define GRFILDRr 1396
#define GRFLRr 1397
#define GRFRGr 1398
#define GRIMDRr 1399
#define GRIPCr 1400
#define GRIPCHKr 1401
#define GRIPDr 1402
#define GRIPHEr 1403
#define GRJBRr 1404
#define GRMCr 1405
#define GRMCAr 1406
#define GRMGVr 1407
#define GRMTUEr 1408
#define GROVRr 1409
#define GRPKTr 1410
#define GRPOKr 1411
#define GRPORTDr 1412
#define GRUCr 1413
#define GRUNDr 1414
#define GRXCFr 1415
#define GRXPFr 1416
#define GRXPPr 1417
#define GRXUOr 1418
#define GSA0r 1419
#define GSA1r 1420
#define GT64r 1421
#define GT127r 1422
#define GT255r 1423
#define GT511r 1424
#define GT1023r 1425
#define GT1518r 1426
#define GT2047r 1427
#define GT4095r 1428
#define GT9216r 1429
#define GTABRTr 1430
#define GTAGEr 1431
#define GTBCAr 1432
#define GTBYTr 1433
#define GTCEr 1434
#define GTCFIDRr 1435
#define GTDFRr 1436
#define GTEDFr 1437
#define GTFCSr 1438
#define GTFRGr 1439
#define GTH_CAR1r 1440
#define GTH_CAR2r 1441
#define GTH_ESA0r 1442
#define GTH_ESA1r 1443
#define GTH_ESA2r 1444
#define GTH_FE_CLRTr 1445
#define GTH_FE_IPGRr 1446
#define GTH_FE_IPGTr 1447
#define GTH_FE_MAC1r 1448
#define GTH_FE_MAC2r 1449
#define GTH_FE_MAXFr 1450
#define GTH_FE_SUPPr 1451
#define GTH_FE_TESTr 1452
#define GTH_IMBPr 1453
#define GTH_IMRPr 1454
#define GTH_RALNr 1455
#define GTH_RBCAr 1456
#define GTH_RBYTr 1457
#define GTH_RCDEr 1458
#define GTH_RDISCr 1459
#define GTH_RFCRr 1460
#define GTH_RFCSr 1461
#define GTH_RFLRr 1462
#define GTH_RFRGr 1463
#define GTH_RIMDRr 1464
#define GTH_RIPCr 1465
#define GTH_RIPCHKr 1466
#define GTH_RIPDr 1467
#define GTH_RJBRr 1468
#define GTH_RMCr 1469
#define GTH_RMCAr 1470
#define GTH_ROVRr 1471
#define GTH_RPKTr 1472
#define GTH_RUCr 1473
#define GTH_RUNDr 1474
#define GTH_RXCFr 1475
#define GTH_RXPFr 1476
#define GTH_RXUOr 1477
#define GTH_TABRTr 1478
#define GTH_TAGEr 1479
#define GTH_TBCAr 1480
#define GTH_TBYTr 1481
#define GTH_TCFIDRr 1482
#define GTH_TDFRr 1483
#define GTH_TEDFr 1484
#define GTH_TFCSr 1485
#define GTH_TFRGr 1486
#define GTH_TIMDRr 1487
#define GTH_TIMTLDr 1488
#define GTH_TIPr 1489
#define GTH_TIPDr 1490
#define GTH_TIPXr 1491
#define GTH_TJBRr 1492
#define GTH_TLCLr 1493
#define GTH_TMCAr 1494
#define GTH_TMCLr 1495
#define GTH_TNCLr 1496
#define GTH_TOVRr 1497
#define GTH_TPKTr 1498
#define GTH_TR64r 1499
#define GTH_TR127r 1500
#define GTH_TR255r 1501
#define GTH_TR511r 1502
#define GTH_TR1023r 1503
#define GTH_TRMAXr 1504
#define GTH_TRMGVr 1505
#define GTH_TSCLr 1506
#define GTH_TVLANr 1507
#define GTH_TXCFr 1508
#define GTH_TXCLr 1509
#define GTH_TXPFr 1510
#define GTIMDRr 1511
#define GTIMTLDr 1512
#define GTIPr 1513
#define GTIPAGEr 1514
#define GTIPDr 1515
#define GTIPXr 1516
#define GTJBRr 1517
#define GTLCLr 1518
#define GTMCAr 1519
#define GTMCLr 1520
#define GTMGVr 1521
#define GTMRPr 1522
#define GTNCLr 1523
#define GTOVRr 1524
#define GTPKTr 1525
#define GTPOKr 1526
#define GTPRGr 1527
#define GTR64r 1528
#define GTR127r 1529
#define GTR255r 1530
#define GTR511r 1531
#define GTR1023r 1532
#define GTR1518r 1533
#define GTR2047r 1534
#define GTR4095r 1535
#define GTR9216r 1536
#define GTRMAXr 1537
#define GTRMGVr 1538
#define GTSCLr 1539
#define GTUCr 1540
#define GTVLANr 1541
#define GTXCFr 1542
#define GTXCLr 1543
#define GTXPFr 1544
#define GTXPPr 1545
#define GXPORT_LAG_FAILOVER_CONFIGr 1546
#define GXPORT_LAG_FAILOVER_STATUSr 1547
#define HASH_CONTROLr 1548
#define HASH_OUTPUTr 1549
#define HG0_INGPKTCELLUSEr 1550
#define HG12_INGPKTCELLUSEr 1551
#define HGOPT0r 1552
#define HGOPT1r 1553
#define HG_BP_CFGr 1554
#define HG_BP_STATUSr 1555
#define HG_LOOKUP_DESTINATIONr 1556
#define HG_TRUNK_BITMAPr 1557
#define HG_TRUNK_FAILOVER_ENABLEr 1558
#define HG_TRUNK_GROUPr 1559
#define HG_TRUNK_GROUP_HIr 1560
#define HIGHWATERMARKERr 1561
#define HIGIG_BITMAPr 1562
#define HIGIG_SIMPLEX_CONFIGr 1563
#define HIGIG_TRUNK_CONTROLr 1564
#define HIGIG_TRUNK_GROUPr 1565
#define HIG_MH_CHKr 1566
#define HOLBLOCKINGMARKERr 1567
#define HOLCELLRESETLIMITr 1568
#define HOLCOSCELLMAXLIMITr 1569
#define HOLCOSCELLSETLIMITr 1570
#define HOLCOSMINXQCNTr 1571
#define HOLCOSPKTRESETLIMITr 1572
#define HOLCOSPKTSETLIMITr 1573
#define HOLCOSSTATUSr 1574
#define HOLCOSSTATUS_HIr 1575
#define HOLDr 1576
#define HOLD12DROPCOUNTr 1577
#define HOLDROP_PKT_CNTr 1578
#define HOLD_COS0r 1579
#define HOLD_COS1r 1580
#define HOLD_COS2r 1581
#define HOLD_COS3r 1582
#define HOLD_COS4r 1583
#define HOLD_COS5r 1584
#define HOLD_COS6r 1585
#define HOLD_COS7r 1586
#define HOLD_COS0_Xr 1587
#define HOLD_COS0_Yr 1588
#define HOLD_COS1_Xr 1589
#define HOLD_COS1_Yr 1590
#define HOLD_COS2_Xr 1591
#define HOLD_COS2_Yr 1592
#define HOLD_COS3_Xr 1593
#define HOLD_COS3_Yr 1594
#define HOLD_COS4_Xr 1595
#define HOLD_COS4_Yr 1596
#define HOLD_COS5_Xr 1597
#define HOLD_COS5_Yr 1598
#define HOLD_COS6_Xr 1599
#define HOLD_COS6_Yr 1600
#define HOLD_COS7_Xr 1601
#define HOLD_COS7_Yr 1602
#define HOLD_COS_PORT_SELECTr 1603
#define HOLD_COS_QMr 1604
#define HOLD_COS_QM_Xr 1605
#define HOLD_COS_QM_Yr 1606
#define HOLD_COS_SCr 1607
#define HOLD_COS_SC_Xr 1608
#define HOLD_COS_SC_Yr 1609
#define HOLD_Xr 1610
#define HOLD_Yr 1611
#define HOLPKTRESETLIMITr 1612
#define HOLSTATUSr 1613
#define HOLSTATUS_E2Er 1614
#define HOL_MIN_TIMEr 1615
#define HOL_STATUS_UPDATE_TIMEr 1616
#define HOL_STAT_BMAPr 1617
#define HOL_STAT_BMAP_HIr 1618
#define HOL_STAT_CPUr 1619
#define HOL_STAT_PORTr 1620
#define HSE_DTU_ATE_STS0r 1621
#define HSE_DTU_ATE_STS1r 1622
#define HSE_DTU_ATE_STS2r 1623
#define HSE_DTU_ATE_TMODEr 1624
#define HSE_DTU_LTE_ADR0r 1625
#define HSE_DTU_LTE_ADR1r 1626
#define HSE_DTU_LTE_D0F_0r 1627
#define HSE_DTU_LTE_D0F_1r 1628
#define HSE_DTU_LTE_D0F_2r 1629
#define HSE_DTU_LTE_D0F_3r 1630
#define HSE_DTU_LTE_D0R_0r 1631
#define HSE_DTU_LTE_D0R_1r 1632
#define HSE_DTU_LTE_D0R_2r 1633
#define HSE_DTU_LTE_D0R_3r 1634
#define HSE_DTU_LTE_D1F_0r 1635
#define HSE_DTU_LTE_D1F_1r 1636
#define HSE_DTU_LTE_D1F_2r 1637
#define HSE_DTU_LTE_D1F_3r 1638
#define HSE_DTU_LTE_D1R_0r 1639
#define HSE_DTU_LTE_D1R_1r 1640
#define HSE_DTU_LTE_D1R_2r 1641
#define HSE_DTU_LTE_D1R_3r 1642
#define HSE_DTU_LTE_STS_DONEr 1643
#define HSE_DTU_LTE_STS_ERR_ADRr 1644
#define HSE_DTU_LTE_STS_ERR_DF_0r 1645
#define HSE_DTU_LTE_STS_ERR_DF_1r 1646
#define HSE_DTU_LTE_STS_ERR_DF_2r 1647
#define HSE_DTU_LTE_STS_ERR_DF_3r 1648
#define HSE_DTU_LTE_STS_ERR_DR_0r 1649
#define HSE_DTU_LTE_STS_ERR_DR_1r 1650
#define HSE_DTU_LTE_STS_ERR_DR_2r 1651
#define HSE_DTU_LTE_STS_ERR_DR_3r 1652
#define HSE_DTU_LTE_TMODE0r 1653
#define HSE_DTU_LTE_TMODE1r 1654
#define HSE_DTU_MODEr 1655
#define HTLS_UPLINK_CONTROLr 1656
#define HTLS_UPLINK_DAr 1657
#define HTLS_UPLINK_SAr 1658
#define HTLS_UPLINK_TUNNELr 1659
#define HTLS_VC_LABELr 1660
#define IARB_LEARN_CONTROLr 1661
#define IARB_TDM_CONTROLr 1662
#define IARB_TDM_MAPr 1663
#define IBCASTr 1664
#define IBCAST_BLOCK_MASKr 1665
#define IBCAST_BLOCK_MASK_64r 1666
#define IBCAST_BLOCK_MASK_HIr 1667
#define IBKP_DISCr 1668
#define IBKP_WARNr 1669
#define IBPBKPSTATUSr 1670
#define IBPBKPSTATUS_HIr 1671
#define IBPCELLCOUNTr 1672
#define IBPCELLRESETLIMITr 1673
#define IBPCELLSETLIMITr 1674
#define IBPCOSPKTCOUNTr 1675
#define IBPCOSPKTSETLIMITr 1676
#define IBPCOUNTr 1677
#define IBPDISCARDSETLIMITr 1678
#define IBPDISCSTATUSr 1679
#define IBPDISCSTATUS_HIr 1680
#define IBPPKTCOUNTr 1681
#define IBPPKTRESETLIMITr 1682
#define IBPPKTSETLIMITr 1683
#define IBP_DROP_PKT_CNTr 1684
#define IBP_MIN_TIMEr 1685
#define IBP_STATUS_UPDATE_TIMEr 1686
#define ICBP_FULLr 1687
#define ICONFIGr 1688
#define ICONTROL_OPCODE_BITMAPr 1689
#define ICOS_MAP_SELr 1690
#define ICOS_SELr 1691
#define ICOS_SEL_2r 1692
#define ICPU_CONTROLr 1693
#define ICTRLr 1694
#define IDLF_TRUNK_BLOCK_MASKr 1695
#define IE2E_CONTROLr 1696
#define IE2E_MAX_RATEr 1697
#define IEGRBLKr 1698
#define IEGR_DBGr 1699
#define IEGR_ENABLEr 1700
#define IEGR_PORTr 1701
#define IEGR_PORT_L3UC_MODSr 1702
#define IEGR_SNGL_OUTr 1703
#define IEGR_SNGL_PKTr 1704
#define IEMIRROR_CONTROLr 1705
#define IEMIRROR_CONTROL1r 1706
#define IEMIRROR_CONTROL1_64r 1707
#define IEMIRROR_CONTROL_64r 1708
#define IEMIRROR_CONTROL_HIr 1709
#define IESMIF_CONTROLr 1710
#define IESMIF_CONTROL2r 1711
#define IESMIF_ECB_ECC_STATUS_DBEr 1712
#define IESMIF_ECB_ECC_STATUS_SBEr 1713
#define IESMIF_ECB_SBE_SYNDROME12r 1714
#define IESMIF_INTR_CLEARr 1715
#define IESMIF_INTR_ENABLEr 1716
#define IESMIF_INTR_STATUSr 1717
#define IESMIF_STATUS2r 1718
#define IESMIF_STATUS3r 1719
#define IESMIF_STATUS4r 1720
#define IESMIF_STATUS5r 1721
#define IESMIF_STATUS6r 1722
#define IESMIF_STATUS7r 1723
#define IFP_POLICY_TABLE_PARITY_CONTROLr 1724
#define IFP_POLICY_TABLE_PARITY_STATUSr 1725
#define IGMP_MLD_PKT_CONTROLr 1726
#define IGR_CONFIGr 1727
#define IGR_DEBUGr 1728
#define IGR_IPORTr 1729
#define IGR_PORTr 1730
#define IGR_VLAN_CONTROLr 1731
#define IHG_LOOKUPr 1732
#define IHIGIG_CONTROLr 1733
#define IHOLDr 1734
#define IHOLD0r 1735
#define IHOLD1r 1736
#define IHOLD2r 1737
#define IHOLD3r 1738
#define IHOLD4r 1739
#define IHOLD5r 1740
#define IHOLD6r 1741
#define IHOLD7r 1742
#define IHOLD8r 1743
#define IHOLD9r 1744
#define IHOLD10r 1745
#define IHOLD11r 1746
#define IHOLD12r 1747
#define IHOLD13r 1748
#define IHOLSTATUSr 1749
#define IHOL_D0r 1750
#define IHOL_D1r 1751
#define IHOL_D2r 1752
#define IHOL_D3r 1753
#define IHOL_MH0r 1754
#define IHOL_MH1r 1755
#define IHOL_MH2r 1756
#define IHOL_RX_DA_LSr 1757
#define IHOL_RX_DA_MSr 1758
#define IHOL_RX_LENGTH_TYPEr 1759
#define IHOL_RX_OPCODEr 1760
#define IIBP_D0r 1761
#define IIBP_D1r 1762
#define IIBP_D2r 1763
#define IIBP_D3r 1764
#define IIBP_MH0r 1765
#define IIBP_MH1r 1766
#define IIBP_MH2r 1767
#define IIBP_RX_DA_LSr 1768
#define IIBP_RX_DA_MSr 1769
#define IIBP_RX_LENGTH_TYPEr 1770
#define IIBP_RX_OPCODEr 1771
#define IIF_ENTRY_SRCH_AVAILr 1772
#define IIMBPr 1773
#define IIMRPr 1774
#define IING_DBGr 1775
#define IING_EGRMSKBMAPr 1776
#define IING_EGRMSKBMAP_64r 1777
#define IIPMCr 1778
#define IIPMC_TRUNK_BLOCK_MASKr 1779
#define IIPPKTSr 1780
#define IIRSEL_TM_REG_1r 1781
#define IKNOWN_MCAST_BLOCK_MASKr 1782
#define IKNOWN_MCAST_BLOCK_MASK_64r 1783
#define IL2LU_TM_REG_1r 1784
#define IL2MC_TM_REG_1r 1785
#define IL3LU_TM_REG_1r 1786
#define IL3MC_ERBFIFO_STATUSr 1787
#define IL3MC_ERB_CTLr 1788
#define IL3MC_ERB_INTR_CLEARr 1789
#define IL3MC_ERB_INTR_ENABLEr 1790
#define IL3MC_ERB_INTR_STATUSr 1791
#define IL3MC_EXTFP_POLICY_DED_INFOr 1792
#define IL3MC_EXTFP_POLICY_SEC_INFOr 1793
#define IL3MC_FP0RSPFIFO_RS_CTLr 1794
#define IL3MC_FP0RSPFIFO_RS_STATUSr 1795
#define IL3MC_FP1RSPFIFO_RS_CTLr 1796
#define IL3MC_FP1RSPFIFO_RS_STATUSr 1797
#define IL3MC_FPCREQFIFO_WS_STATUSr 1798
#define IL3MC_IPCF_PTR_MISMATCH_INFOr 1799
#define IL3MC_L2L3RSPFIFO_RS_CTLr 1800
#define IL3MC_L2L3RSPFIFO_RS_STATUSr 1801
#define IL3MC_TM_REG_1r 1802
#define ILINKr 1803
#define ILLEGAL_TYPE_CNTr 1804
#define ILLEGAL_TYPE_CNT_CG0r 1805
#define ILLEGAL_TYPE_CNT_CG1r 1806
#define ILNKBLKr 1807
#define ILOCAL_SW_DISABLE_DEFAULT_PBMr 1808
#define ILOCAL_SW_DISABLE_DEFAULT_PBM_64r 1809
#define ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRRr 1810
#define ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64r 1811
#define ILPM_TM_REG_1r 1812
#define ILPM_TM_REG_2r 1813
#define ILTOMCr 1814
#define IMBPr 1815
#define IMC_TRUNK_BLOCK_MASKr 1816
#define IMIRRORr 1817
#define IMIRROR_BITMAPr 1818
#define IMIRROR_CONTROLr 1819
#define IMIRROR_DEST_BITMAPr 1820
#define IMMU_FUSE_DEBUG0r 1821
#define IMMU_FUSE_DEBUG1r 1822
#define IMMU_FUSE_DEBUG2r 1823
#define IMODPORT_15_8r 1824
#define IMODPORT_23_16r 1825
#define IMODPORT_31_24r 1826
#define IMODPORT_39_32r 1827
#define IMODPORT_47_40r 1828
#define IMODPORT_55_48r 1829
#define IMODPORT_63_56r 1830
#define IMODPORT_7_0r 1831
#define IMRPr 1832
#define IMRP4r 1833
#define IMRP6r 1834
#define IM_MTP_INDEXr 1835
#define INGBUFFERTHRESr 1836
#define INGCELLLIMITDISCARDCG0r 1837
#define INGCELLLIMITDISCARDCG1r 1838
#define INGCELLLIMITIBPCG0r 1839
#define INGCELLLIMITIBPCG1r 1840
#define INGLIMITr 1841
#define INGLIMITDISCARDr 1842
#define INGLIMITRESETr 1843
#define INGPKTLIMITSCOSr 1844
#define INGRESSBACKPRESSUREr 1845
#define INGRESS_DEBUGr 1846
#define INGR_METER_CTRLr 1847
#define INGR_METER_STATUSr 1848
#define ING_BYPASS_CTRLr 1849
#define ING_CNTLr 1850
#define ING_CONFIGr 1851
#define ING_CONFIG_64r 1852
#define ING_COS_MAPr 1853
#define ING_COS_MODEr 1854
#define ING_CPUTOBMAPr 1855
#define ING_CTRLr 1856
#define ING_CTRL2r 1857
#define ING_EGRMSKBMAPr 1858
#define ING_EGRMSKBMAP_64r 1859
#define ING_EN_EFILTER_BITMAPr 1860
#define ING_EN_EFILTER_BITMAP_64r 1861
#define ING_EPC_LNKBMAPr 1862
#define ING_EVENT_DEBUGr 1863
#define ING_EVENT_DEBUG_2r 1864
#define ING_EVENT_DEBUG_2_Xr 1865
#define ING_EVENT_DEBUG_2_Yr 1866
#define ING_EVENT_DEBUG_Xr 1867
#define ING_EVENT_DEBUG_Yr 1868
#define ING_HGTRUNKr 1869
#define ING_HW_RESET_CONTROL_1r 1870
#define ING_HW_RESET_CONTROL_2r 1871
#define ING_HW_RESET_CONTROL_2_Xr 1872
#define ING_HW_RESET_CONTROL_2_Yr 1873
#define ING_IPFIX_CONFIGr 1874
#define ING_IPFIX_CURRENT_TIMEr 1875
#define ING_IPFIX_EXPORT_FIFO_COUNTERr 1876
#define ING_IPFIX_EXPORT_FIFO_PARITY_CONTROLr 1877
#define ING_IPFIX_EXPORT_FIFO_PARITY_STATUSr 1878
#define ING_IPFIX_EXPORT_FIFO_READ_PTRr 1879
#define ING_IPFIX_EXPORT_FIFO_WRITE_PTRr 1880
#define ING_IPFIX_HASH_CONTROLr 1881
#define ING_IPFIX_MAXIMUM_IDLE_AGE_SETr 1882
#define ING_IPFIX_MINIMUM_LIVE_TIME_SETr 1883
#define ING_IPFIX_MISSED_BUCKET_FULL_COUNTr 1884
#define ING_IPFIX_MISSED_EXPORT_FULL_COUNTr 1885
#define ING_IPFIX_MISSED_PORT_LIMIT_COUNTr 1886
#define ING_IPFIX_PORT_CONFIGr 1887
#define ING_IPFIX_PORT_LIMIT_STATUSr 1888
#define ING_IPFIX_PORT_RECORD_COUNTr 1889
#define ING_IPFIX_PORT_RECORD_LIMIT_SETr 1890
#define ING_IPFIX_PORT_SAMPLING_COUNTERr 1891
#define ING_IPFIX_SAMPLING_LIMIT_SETr 1892
#define ING_IPFIX_SESSION_PARITY_CONTROLr 1893
#define ING_IPFIX_SESSION_PARITY_STATUSr 1894
#define ING_IPMC_PTR_CTRLr 1895
#define ING_L3_NEXT_HOP_DBGCTRLr 1896
#define ING_L3_NEXT_HOP_DEBUGr 1897
#define ING_L3_NEXT_HOP_PARITY_CONTROLr 1898
#define ING_L3_NEXT_HOP_PARITY_STATUSr 1899
#define ING_MIRTOBMAPr 1900
#define ING_MISC_CONFIGr 1901
#define ING_MISC_CONFIG2r 1902
#define ING_MISC_PORT_CONFIGr 1903
#define ING_MODMAP_CTRLr 1904
#define ING_MPLS_INNER_TPIDr 1905
#define ING_MPLS_TPIDr 1906
#define ING_MPLS_TPID_0r 1907
#define ING_MPLS_TPID_1r 1908
#define ING_MPLS_TPID_2r 1909
#define ING_MPLS_TPID_3r 1910
#define ING_OUTER_TPIDr 1911
#define ING_OUTER_TPID_0r 1912
#define ING_OUTER_TPID_1r 1913
#define ING_OUTER_TPID_2r 1914
#define ING_OUTER_TPID_3r 1915
#define ING_PRTTODEVIDr 1916
#define ING_Q_BEGINr 1917
#define ING_SRCMODFILTERr 1918
#define ING_SYS_RSVD_VIDr 1919
#define INITIAL_ING_L3_NEXT_HOP_PARITY_CONTROLr 1920
#define INITIAL_ING_L3_NEXT_HOP_PARITY_STATUSr 1921
#define INITIAL_NHOP_PARITY_CONTROLr 1922
#define INITIAL_NHOP_PARITY_STATUSr 1923
#define INITIATEBIST1r 1924
#define INITIATEBIST2r 1925
#define INIT_DONE_STATUSr 1926
#define INONIPr 1927
#define INPUT_PORT_RX_ENABLEr 1928
#define INPUT_PORT_RX_ENABLE_64r 1929
#define IP0_BISRr 1930
#define IP0_BISR_REGr 1931
#define IP0_EP_BISR_RD_DATAr 1932
#define IP0_INTR_ENABLEr 1933
#define IP0_INTR_STATUSr 1934
#define IP1_BISRr 1935
#define IP1_BISR_RD_DATAr 1936
#define IP1_BISR_REGr 1937
#define IP1_INTR_ENABLEr 1938
#define IP1_INTR_STATUSr 1939
#define IP1_PARITY_INTR_STATUSr 1940
#define IP2_BISRr 1941
#define IP2_BISR_RD_DATAr 1942
#define IP2_BISR_REGr 1943
#define IP2_INTR_ENABLEr 1944
#define IP2_INTR_STATUSr 1945
#define IP2_PARITY_INTR_STATUSr 1946
#define IP3_BISRr 1947
#define IP3_BISR_REGr 1948
#define IP3_INTR_ENABLEr 1949
#define IP3_INTR_STATUSr 1950
#define IP3_PARITY_INTR_STATUSr 1951
#define IP4_BISR_REGr 1952
#define IP4_PARITY_STATUSr 1953
#define IPARS_TM_REG_1r 1954
#define IPAUSE_D0r 1955
#define IPAUSE_D1r 1956
#define IPAUSE_D2r 1957
#define IPAUSE_D3r 1958
#define IPAUSE_MH0r 1959
#define IPAUSE_MH1r 1960
#define IPAUSE_MH2r 1961
#define IPAUSE_RX_DA_LSr 1962
#define IPAUSE_RX_DA_MSr 1963
#define IPAUSE_RX_LENGTH_TYPEr 1964
#define IPAUSE_RX_OPCODEr 1965
#define IPAUSE_TX_PKT_XOFF_VALr 1966
#define IPAUSE_WATCHDOG_INIT_VALr 1967
#define IPAUSE_WATCHDOG_THRESHr 1968
#define IPDISCr 1969
#define IPFIX_AGE_CONTROLr 1970
#define IPFIX_RAM_CONTROLr 1971
#define IPG_HD_BKP_CNTLr 1972
#define IPIC_SPARE_REG0r 1973
#define IPIC_SPARE_REG1r 1974
#define IPIC_SPARE_REG2r 1975
#define IPIC_SPARE_REG3r 1976
#define IPMCGROUPMEMDEBUGr 1977
#define IPMCGROUPTBLMEMDEBUGr 1978
#define IPMCIDXINCACONFIGr 1979
#define IPMCIDXINCAENr 1980
#define IPMCIDXINCBCONFIGr 1981
#define IPMCIDXINCBENr 1982
#define IPMCIDXINCCCONFIGr 1983
#define IPMCIDXINCCENr 1984
#define IPMCIDXINCCONFIGr 1985
#define IPMCINTFTBLMEMDEBUGr 1986
#define IPMCREPLICATIONCFGr 1987
#define IPMCREPLICATIONCFG0r 1988
#define IPMCREPLICATIONCFG1r 1989
#define IPMCREPLICATIONCOUNTr 1990
#define IPMCREPLICATIONCOUNT0r 1991
#define IPMCREPLICATIONCOUNT1r 1992
#define IPMCREPOVERLMTPBMr 1993
#define IPMCREP_SRCHFAIL_64r 1994
#define IPMCVLANMEMDEBUGr 1995
#define IPMC_ENTRY_V6r 1996
#define IPMC_ENTRY_V4_AVAILr 1997
#define IPMC_ENTRY_V4_BLKCNTr 1998
#define IPMC_ENTRY_V6_AVAILr 1999
#define IPMC_ENTRY_V6_BLKCNTr 2000
#define IPMC_ENTRY_VLDr 2001
#define IPMC_L2_MTUr 2002
#define IPMC_L2_MTU_0r 2003
#define IPMC_L2_MTU_1r 2004
#define IPMC_L2_MTU_2r 2005
#define IPMC_L2_MTU_3r 2006
#define IPMC_L2_MTU_4r 2007
#define IPMC_L2_MTU_5r 2008
#define IPMC_L2_MTU_6r 2009
#define IPMC_L2_MTU_7r 2010
#define IPMC_L3_MTUr 2011
#define IPMC_L3_MTU_0r 2012
#define IPMC_L3_MTU_1r 2013
#define IPMC_L3_MTU_2r 2014
#define IPMC_L3_MTU_3r 2015
#define IPMC_L3_MTU_4r 2016
#define IPMC_L3_MTU_5r 2017
#define IPMC_L3_MTU_6r 2018
#define IPMC_L3_MTU_7r 2019
#define IPMC_MTU_CONFIGr 2020
#define IPMC_TRUNK_BLOCK_MASKr 2021
#define IPMC_V4_MAPPING_0r 2022
#define IPMC_V6_MAPPING_0r 2023
#define IPV4IPMCIDXINCCONFIGr 2024
#define IPV6IPMCIDXINCCONFIGr 2025
#define IPV6_MIN_FRAG_SIZEr 2026
#define IR64r 2027
#define IR127r 2028
#define IR255r 2029
#define IR511r 2030
#define IR1023r 2031
#define IR1518r 2032
#define IR2047r 2033
#define IR4095r 2034
#define IR8191r 2035
#define IR9216r 2036
#define IR16383r 2037
#define IRAGEr 2038
#define IRBCAr 2039
#define IRBYTr 2040
#define IRDISCr 2041
#define IRDROPr 2042
#define IRERBYTr 2043
#define IRERPKTr 2044
#define IRFCSr 2045
#define IRFLRr 2046
#define IRFRGr 2047
#define IRHOLr 2048
#define IRIBPr 2049
#define IRJBRr 2050
#define IRJUNKr 2051
#define IRMAXr 2052
#define IRMCAr 2053
#define IRMEBr 2054
#define IRMEGr 2055
#define IROVRr 2056
#define IRPKTr 2057
#define IRPOKr 2058
#define IRPSEr 2059
#define IRSEL_TM_REG_1r 2060
#define IRUCr 2061
#define IRUNDr 2062
#define IRXCFr 2063
#define IRXPFr 2064
#define IRXPPr 2065
#define IRXUOr 2066
#define ISDISCr 2067
#define ISMODBLKr 2068
#define ISTAT_CAUSEr 2069
#define ISW1_TM_REG_1r 2070
#define ISW2_TM_REG_1r 2071
#define IT64r 2072
#define IT127r 2073
#define IT255r 2074
#define IT511r 2075
#define IT1023r 2076
#define IT1518r 2077
#define IT2047r 2078
#define IT4095r 2079
#define IT8191r 2080
#define IT9216r 2081
#define IT16383r 2082
#define ITABRTr 2083
#define ITAGEr 2084
#define ITBCAr 2085
#define ITBYTr 2086
#define ITERRr 2087
#define ITFCSr 2088
#define ITFRGr 2089
#define ITHOLr 2090
#define ITIBPr 2091
#define ITIPr 2092
#define ITIPDr 2093
#define ITMAXr 2094
#define ITMCAr 2095
#define ITOVRr 2096
#define ITPKTr 2097
#define ITPOKr 2098
#define ITPRGr 2099
#define ITPSEr 2100
#define ITR64r 2101
#define ITR127r 2102
#define ITR255r 2103
#define ITR511r 2104
#define ITR1023r 2105
#define ITR1522r 2106
#define ITRMAXr 2107
#define ITUCr 2108
#define ITUFLr 2109
#define ITXPFr 2110
#define ITXPPr 2111
#define IUCASTr 2112
#define IUMC_TRUNK_BLOCK_MASKr 2113
#define IUNHGIr 2114
#define IUNKHDRr 2115
#define IUNKNOWN_MCAST_BLOCK_MASKr 2116
#define IUNKNOWN_MCAST_BLOCK_MASK_64r 2117
#define IUNKNOWN_MCAST_BLOCK_MASK_HIr 2118
#define IUNKNOWN_OPCODEr 2119
#define IUNKNOWN_OPCODE_HIr 2120
#define IUNKNOWN_UCAST_BLOCK_MASKr 2121
#define IUNKNOWN_UCAST_BLOCK_MASK_64r 2122
#define IUNKNOWN_UCAST_BLOCK_MASK_HIr 2123
#define IUNKOPCr 2124
#define IUSER_TRUNK_HASH_SELECTr 2125
#define IVLAN_CONTROLr 2126
#define IVLAN_TM_REG_1r 2127
#define IVTX_ENTRY_SRCH_AVAILr 2128
#define IVXLT_TM_REG_1r 2129
#define IVXLT_TM_REG_2r 2130
#define KNOWN_MCAST_BLOCK_MASKr 2131
#define KNOWN_MCAST_BLOCK_MASK_64r 2132
#define L2MC_DBGCTRLr 2133
#define L2MC_PARITY_CONTROLr 2134
#define L2MC_PARITY_STATUSr 2135
#define L2_AGE_DEBUGr 2136
#define L2_AGE_DEBUG_2r 2137
#define L2_AGE_TIMERr 2138
#define L2_AUX_HASH_CONTROLr 2139
#define L2_ENTRY_ADDR_MASKr 2140
#define L2_ENTRY_CONTROLr 2141
#define L2_ENTRY_DBGCTRL0r 2142
#define L2_ENTRY_DBGCTRL1r 2143
#define L2_ENTRY_DBGCTRL_0r 2144
#define L2_ENTRY_DBGCTRL_1r 2145
#define L2_ENTRY_PARITY_CONTROLr 2146
#define L2_ENTRY_PARITY_STATUSr 2147
#define L2_ENTRY_PARITY_STATUS_0r 2148
#define L2_ENTRY_PARITY_STATUS_1r 2149
#define L2_HITDA_DBGCTRLr 2150
#define L2_HITSA_DBGCTRLr 2151
#define L2_HIT_CONTROLr 2152
#define L2_HIT_DBGCTRLr 2153
#define L2_ISr 2154
#define L2_LEARN_CONTROLr 2155
#define L2_MOD_FIFO_CNTr 2156
#define L2_MOD_FIFO_DBGCTRLr 2157
#define L2_MOD_FIFO_RD_PTRr 2158
#define L2_MOD_FIFO_STATUSr 2159
#define L2_MOD_FIFO_WR_PTRr 2160
#define L2_PP_CTr 2161
#define L2_PP_SAMr 2162
#define L2_USER_ENTRY_CAM_BIST_CONFIGr 2163
#define L2_USER_ENTRY_CAM_BIST_CONTROLr 2164
#define L2_USER_ENTRY_CAM_BIST_DBGCTRLr 2165
#define L2_USER_ENTRY_CAM_BIST_DBG_DATAr 2166
#define L2_USER_ENTRY_CAM_BIST_ENABLEr 2167
#define L2_USER_ENTRY_CAM_BIST_S10_STATUSr 2168
#define L2_USER_ENTRY_CAM_BIST_S2_STATUSr 2169
#define L2_USER_ENTRY_CAM_BIST_S3_STATUSr 2170
#define L2_USER_ENTRY_CAM_BIST_S5_STATUSr 2171
#define L2_USER_ENTRY_CAM_BIST_S6_STATUSr 2172
#define L2_USER_ENTRY_CAM_BIST_S8_STATUSr 2173
#define L2_USER_ENTRY_CAM_BIST_STATUSr 2174
#define L2_USER_ENTRY_CAM_CONTROLr 2175
#define L2_USER_ENTRY_CAM_DBGCTRLr 2176
#define L2_USER_ENTRY_DATA_DBGCTRLr 2177
#define L2_USER_ENTRY_DBGCTRLr 2178
#define L2_USER_SAMr 2179
#define L3MC_DBGCTRLr 2180
#define L3MC_PARITY_CONTROLr 2181
#define L3MC_PARITY_STATUSr 2182
#define L3_AUX_HASH_CONTROLr 2183
#define L3_DEFIP_128_CAM_BIST_CONFIGr 2184
#define L3_DEFIP_128_CAM_BIST_CONTROLr 2185
#define L3_DEFIP_128_CAM_BIST_DBG_DATAr 2186
#define L3_DEFIP_128_CAM_BIST_STATUSr 2187
#define L3_DEFIP_128_CAM_DBGCTRLr 2188
#define L3_DEFIP_128_CAM_DBGCTRL0r 2189
#define L3_DEFIP_128_CAM_ENABLEr 2190
#define L3_DEFIP_128_DATA_DBGCTRLr 2191
#define L3_DEFIP_CAM_BIST_CONFIGr 2192
#define L3_DEFIP_CAM_BIST_CONTROLr 2193
#define L3_DEFIP_CAM_BIST_DBGCTRLr 2194
#define L3_DEFIP_CAM_BIST_DBG_DATAr 2195
#define L3_DEFIP_CAM_BIST_S10_STATUSr 2196
#define L3_DEFIP_CAM_BIST_S12_STATUSr 2197
#define L3_DEFIP_CAM_BIST_S2_STATUSr 2198
#define L3_DEFIP_CAM_BIST_S3_STATUSr 2199
#define L3_DEFIP_CAM_BIST_S5_STATUSr 2200
#define L3_DEFIP_CAM_BIST_S6_STATUSr 2201
#define L3_DEFIP_CAM_BIST_S8_STATUSr 2202
#define L3_DEFIP_CAM_BIST_STATUSr 2203
#define L3_DEFIP_CAM_CONTROL0r 2204
#define L3_DEFIP_CAM_CONTROL1r 2205
#define L3_DEFIP_CAM_DBGCTRL0r 2206
#define L3_DEFIP_CAM_DBGCTRL1r 2207
#define L3_DEFIP_CAM_DBGCTRL2r 2208
#define L3_DEFIP_CAM_DBGCTRL3r 2209
#define L3_DEFIP_CAM_DEBUG_DATA_0r 2210
#define L3_DEFIP_CAM_DEBUG_DATA_1r 2211
#define L3_DEFIP_CAM_DEBUG_DATA_2r 2212
#define L3_DEFIP_CAM_DEBUG_SENDr 2213
#define L3_DEFIP_CAM_ENABLEr 2214
#define L3_DEFIP_DATA_DBGCTRLr 2215
#define L3_DEFIP_PARITY_CONTROLr 2216
#define L3_DEFIP_PARITY_STATUSr 2217
#define L3_DEFIP_RPF_CONTROLr 2218
#define L3_ECMP_DBGCTRLr 2219
#define L3_ENTRY_ADDR_MASKr 2220
#define L3_ENTRY_CONTROLr 2221
#define L3_ENTRY_DBGCTRL0r 2222
#define L3_ENTRY_DBGCTRL1r 2223
#define L3_ENTRY_PARITY_CONTROLr 2224
#define L3_ENTRY_PARITY_STATUSr 2225
#define L3_ENTRY_PARITY_STATUS_0r 2226
#define L3_ENTRY_PARITY_STATUS_1r 2227
#define L3_HIT_DEBUGr 2228
#define L3_IIF_PARITY_CONTROLr 2229
#define L3_IIF_PARITY_STATUSr 2230
#define L3_IPMC_PARITY_CONTROLr 2231
#define L3_IPMC_PARITY_STATUSr 2232
#define L3_MTU_VALUES_PARITY_CONTROLr 2233
#define L3_MTU_VALUES_PARITY_STATUSr 2234
#define L3_TUNNEL_CAM_BIST_CONFIGr 2235
#define L3_TUNNEL_CAM_BIST_DBG_DATAr 2236
#define L3_TUNNEL_CAM_BIST_S10_STATUSr 2237
#define L3_TUNNEL_CAM_BIST_S2_STATUSr 2238
#define L3_TUNNEL_CAM_BIST_S3_STATUSr 2239
#define L3_TUNNEL_CAM_BIST_S5_STATUSr 2240
#define L3_TUNNEL_CAM_BIST_S6_STATUSr 2241
#define L3_TUNNEL_CAM_BIST_S8_STATUSr 2242
#define L3_TUNNEL_CAM_BIST_STATUSr 2243
#define L3_TUNNEL_CAM_CONTROLr 2244
#define L3_TUNNEL_CAM_DBGCTRLr 2245
#define LCCCOUNTr 2246
#define LINK_STATUSr 2247
#define LINK_STATUS_64r 2248
#define LLC_MATCHr 2249
#define LOCAL_SW_DISABLE_CTRLr 2250
#define LOCAL_SW_DISABLE_DEFAULT_PBMr 2251
#define LOCAL_SW_DISABLE_DEFAULT_PBM_64r 2252
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRr 2253
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64r 2254
#define LOWWATERMARKERr 2255
#define LPM_DUP_MAPPING_0r 2256
#define LPM_DUP_MAPPING_1r 2257
#define LPM_END_OVRDr 2258
#define LPM_ENTRY_DUPr 2259
#define LPM_ENTRY_DUP_AVAILr 2260
#define LPM_ENTRY_DUP_BLKCNTr 2261
#define LPM_ENTRY_SRCH_AVAILr 2262
#define LPM_ENTRY_SRCH_BLKCNTr 2263
#define LPM_ENTRY_VLDr 2264
#define LPM_SRCH_MAPPING_0r 2265
#define LPM_SRCH_MAPPING_1r 2266
#define LPM_START_OVRDr 2267
#define LPM_TOTAL_OVRDr 2268
#define LWMCOSCELLSETLIMITr 2269
#define MAC_0r 2270
#define MAC_1r 2271
#define MAC_BLOCK_TABLEr 2272
#define MAC_CNTMAXSZr 2273
#define MAC_CORESPARE0r 2274
#define MAC_CTRLr 2275
#define MAC_LIMIT_CONFIGr 2276
#define MAC_LIMIT_ENABLEr 2277
#define MAC_LIMIT_RAM_DBGCTRLr 2278
#define MAC_MODEr 2279
#define MAC_RXCTRLr 2280
#define MAC_RXLLFCMSGCNTr 2281
#define MAC_RXLLFCMSGFLDSr 2282
#define MAC_RXLSSCTRLr 2283
#define MAC_RXLSSSTATr 2284
#define MAC_RXMACSAr 2285
#define MAC_RXMAXSZr 2286
#define MAC_RXMUXCTRLr 2287
#define MAC_RXSPARE0r 2288
#define MAC_TXCTRLr 2289
#define MAC_TXLLFCCTRLr 2290
#define MAC_TXLLFCMSGFLDSr 2291
#define MAC_TXMACSAr 2292
#define MAC_TXMAXSZr 2293
#define MAC_TXMUXCTRLr 2294
#define MAC_TXPPPCTRLr 2295
#define MAC_TXPSETHRr 2296
#define MAC_TXSPARE0r 2297
#define MAC_TX_STATUSr 2298
#define MAC_XGXS_CTRLr 2299
#define MAC_XGXS_STATr 2300
#define MAXBUCKETr 2301
#define MAXBUCKETCONFIGr 2302
#define MAXBUCKETCONFIG1r 2303
#define MAXBUCKETCONFIG_64r 2304
#define MAXBUCKETMEMDEBUGr 2305
#define MAXBWCOMMITMENTr 2306
#define MAXFRr 2307
#define MCAST_RATE_CONTROLr 2308
#define MCAST_RATE_CONTROL_M0r 2309
#define MCAST_RATE_CONTROL_M1r 2310
#define MCAST_STORM_CONTROLr 2311
#define MCU_CHN0_ARB_STATE_1r 2312
#define MCU_CHN0_ARB_STATE_2r 2313
#define MCU_CHN0_AREFr 2314
#define MCU_CHN0_AREF_STATEr 2315
#define MCU_CHN0_ATE_CTRLr 2316
#define MCU_CHN0_ATE_STS1r 2317
#define MCU_CHN0_ATE_STS2r 2318
#define MCU_CHN0_BIST_CTRLr 2319
#define MCU_CHN0_CMDQ_STATEr 2320
#define MCU_CHN0_CONFIGr 2321
#define MCU_CHN0_CONFIG_32r 2322
#define MCU_CHN0_CPUREQ_STATEr 2323
#define MCU_CHN0_CTLr 2324
#define MCU_CHN0_CTL_STATEr 2325
#define MCU_CHN0_CTS_STATEr 2326
#define MCU_CHN0_DDR_REG1r 2327
#define MCU_CHN0_DDR_REG2r 2328
#define MCU_CHN0_DDR_REG3r 2329
#define MCU_CHN0_DDR_STS1r 2330
#define MCU_CHN0_DDR_STS2r 2331
#define MCU_CHN0_DEBUG_CMDQr 2332
#define MCU_CHN0_DEBUG_CTRLr 2333
#define MCU_CHN0_DEBUG_RTQr 2334
#define MCU_CHN0_DEBUG_WDQr 2335
#define MCU_CHN0_DELAY_CTLr 2336
#define MCU_CHN0_EXT_MODEREG_FCr 2337
#define MCU_CHN0_INIT_STATEr 2338
#define MCU_CHN0_MEM_CMDr 2339
#define MCU_CHN0_MODEr 2340
#define MCU_CHN0_MODEREG_FCr 2341
#define MCU_CHN0_MODEREG_RLr 2342
#define MCU_CHN0_MRS_CTRLr 2343
#define MCU_CHN0_PAD_CTLr 2344
#define MCU_CHN0_RDRTNQ_STATE_1r 2345
#define MCU_CHN0_RDRTNQ_STATE_2r 2346
#define MCU_CHN0_RDRTNQ_STATE_3r 2347
#define MCU_CHN0_RDRTNQ_STATE_4r 2348
#define MCU_CHN0_REQ_CMDr 2349
#define MCU_CHN0_REQ_DESCPr 2350
#define MCU_CHN0_TIMINGr 2351
#define MCU_CHN0_TIMING_32r 2352
#define MCU_CHN0_WRDATAQ_STATE_1r 2353
#define MCU_CHN0_WRDATAQ_STATE_2r 2354
#define MCU_CHN1_ARB_STATE_1r 2355
#define MCU_CHN1_ARB_STATE_2r 2356
#define MCU_CHN1_AREFr 2357
#define MCU_CHN1_AREF_STATEr 2358
#define MCU_CHN1_ATE_CTRLr 2359
#define MCU_CHN1_ATE_STS1r 2360
#define MCU_CHN1_ATE_STS2r 2361
#define MCU_CHN1_BIST_CTRLr 2362
#define MCU_CHN1_CMDQ_STATEr 2363
#define MCU_CHN1_CONFIGr 2364
#define MCU_CHN1_CONFIG_32r 2365
#define MCU_CHN1_CPUREQ_STATEr 2366
#define MCU_CHN1_CTLr 2367
#define MCU_CHN1_CTL_STATEr 2368
#define MCU_CHN1_CTS_STATEr 2369
#define MCU_CHN1_DDR_REG1r 2370
#define MCU_CHN1_DDR_REG2r 2371
#define MCU_CHN1_DDR_REG3r 2372
#define MCU_CHN1_DDR_STS1r 2373
#define MCU_CHN1_DDR_STS2r 2374
#define MCU_CHN1_DEBUG_CMDQr 2375
#define MCU_CHN1_DEBUG_CTRLr 2376
#define MCU_CHN1_DEBUG_RTQr 2377
#define MCU_CHN1_DEBUG_WDQr 2378
#define MCU_CHN1_DELAY_CTLr 2379
#define MCU_CHN1_EXT_MODEREG_FCr 2380
#define MCU_CHN1_INIT_STATEr 2381
#define MCU_CHN1_MEM_CMDr 2382
#define MCU_CHN1_MODEr 2383
#define MCU_CHN1_MODEREG_FCr 2384
#define MCU_CHN1_MODEREG_RLr 2385
#define MCU_CHN1_MRS_CTRLr 2386
#define MCU_CHN1_PAD_CTLr 2387
#define MCU_CHN1_RDRTNQ_STATE_1r 2388
#define MCU_CHN1_RDRTNQ_STATE_2r 2389
#define MCU_CHN1_RDRTNQ_STATE_3r 2390
#define MCU_CHN1_RDRTNQ_STATE_4r 2391
#define MCU_CHN1_REQ_CMDr 2392
#define MCU_CHN1_REQ_DESCPr 2393
#define MCU_CHN1_TIMINGr 2394
#define MCU_CHN1_TIMING_32r 2395
#define MCU_CHN1_WRDATAQ_STATE_1r 2396
#define MCU_CHN1_WRDATAQ_STATE_2r 2397
#define MCU_CHN2_ARB_STATE_1r 2398
#define MCU_CHN2_ARB_STATE_2r 2399
#define MCU_CHN2_AREF_STATEr 2400
#define MCU_CHN2_CMDQ_STATEr 2401
#define MCU_CHN2_CONFIGr 2402
#define MCU_CHN2_CPUREQ_STATEr 2403
#define MCU_CHN2_CTLr 2404
#define MCU_CHN2_CTL_STATEr 2405
#define MCU_CHN2_CTS_STATEr 2406
#define MCU_CHN2_DELAY_CTLr 2407
#define MCU_CHN2_INIT_STATEr 2408
#define MCU_CHN2_MEM_CMDr 2409
#define MCU_CHN2_MODEr 2410
#define MCU_CHN2_PAD_CTLr 2411
#define MCU_CHN2_RDRTNQ_STATE_1r 2412
#define MCU_CHN2_RDRTNQ_STATE_2r 2413
#define MCU_CHN2_RDRTNQ_STATE_3r 2414
#define MCU_CHN2_RDRTNQ_STATE_4r 2415
#define MCU_CHN2_TIMINGr 2416
#define MCU_CHN2_WRDATAQ_STATE_1r 2417
#define MCU_CHN2_WRDATAQ_STATE_2r 2418
#define MCU_CHN3_ARB_STATE_1r 2419
#define MCU_CHN3_ARB_STATE_2r 2420
#define MCU_CHN3_AREF_STATEr 2421
#define MCU_CHN3_CMDQ_STATEr 2422
#define MCU_CHN3_CONFIGr 2423
#define MCU_CHN3_CPUREQ_STATEr 2424
#define MCU_CHN3_CTLr 2425
#define MCU_CHN3_CTL_STATEr 2426
#define MCU_CHN3_CTS_STATEr 2427
#define MCU_CHN3_DELAY_CTLr 2428
#define MCU_CHN3_INIT_STATEr 2429
#define MCU_CHN3_MEM_CMDr 2430
#define MCU_CHN3_MODEr 2431
#define MCU_CHN3_PAD_CTLr 2432
#define MCU_CHN3_RDRTNQ_STATE_1r 2433
#define MCU_CHN3_RDRTNQ_STATE_2r 2434
#define MCU_CHN3_RDRTNQ_STATE_3r 2435
#define MCU_CHN3_RDRTNQ_STATE_4r 2436
#define MCU_CHN3_TIMINGr 2437
#define MCU_CHN3_WRDATAQ_STATE_1r 2438
#define MCU_CHN3_WRDATAQ_STATE_2r 2439
#define MCU_DLL_CONTROLr 2440
#define MCU_DLL_STATUSr 2441
#define MCU_ISr 2442
#define MCU_MAIN_CONFIGr 2443
#define MCU_MAIN_CONTROLr 2444
#define MCU_MAIN_STATUSr 2445
#define MCU_PLL_CONTROLr 2446
#define MCU_PLL_STATUSr 2447
#define MC_CONTROL_1r 2448
#define MC_CONTROL_2r 2449
#define MC_CONTROL_3r 2450
#define MC_CONTROL_4r 2451
#define MC_CONTROL_5r 2452
#define MC_TRUNK_BLOCK_MASKr 2453
#define MEM0DLYr 2454
#define MEM1DLYr 2455
#define MEM1_IPMCGRP_TBL_PARITYERRORPTRr 2456
#define MEM1_IPMCGRP_TBL_PARITYERROR_STATUSr 2457
#define MEM1_IPMCVLAN_TBL_PARITYERRORPTRr 2458
#define MEM1_IPMCVLAN_TBL_PARITYERROR_STATUSr 2459
#define MEMCONFIGr 2460
#define MEMFAILINTMASKr 2461
#define MEMFAILINTSTATUSr 2462
#define MEMFAILMSGBITMAPr 2463
#define MEMFAILMSGCOUNTr 2464
#define MEMORYERRORCNTr 2465
#define MEMORYERRORCNTCHr 2466
#define MEMORYPTRERRORCNTCHr 2467
#define MEM_FAIL_INT_CTRr 2468
#define MEM_FAIL_INT_ENr 2469
#define MEM_FAIL_INT_STATr 2470
#define METER_ATTRIBUTESr 2471
#define METER_CTLr 2472
#define METER_DEF0_0r 2473
#define METER_DEF0_1r 2474
#define METER_DEF1_0r 2475
#define METER_DEF1_1r 2476
#define METER_DEF2_0r 2477
#define METER_DEF2_1r 2478
#define METER_DEF3_0r 2479
#define METER_DEF3_1r 2480
#define METER_DEF4_0r 2481
#define METER_DEF4_1r 2482
#define METER_DEF5_0r 2483
#define METER_DEF5_1r 2484
#define METER_DEF6_0r 2485
#define METER_DEF6_1r 2486
#define METER_DEF7_0r 2487
#define METER_DEF7_1r 2488
#define MIBPSTATr 2489
#define MINBUCKETr 2490
#define MINBUCKETCONFIGr 2491
#define MINBUCKETCONFIG1r 2492
#define MINBUCKETCONFIG_64r 2493
#define MINBUCKETMEMDEBUGr 2494
#define MINBWGUARANTEEr 2495
#define MINSPCONFIGr 2496
#define MIRRORr 2497
#define MIRROR_CONTROLr 2498
#define MIRROR_DEST_BITMAPr 2499
#define MISCCONFIGr 2500
#define MISCCONFIG2r 2501
#define MISCCONFIG_2r 2502
#define MMU0_FUSE_DEBUGr 2503
#define MMU1_FUSE_DEBUGr 2504
#define MMUECCOVERRIDEr 2505
#define MMUFLUSHCONTROLr 2506
#define MMUMBISTENr 2507
#define MMUMBISTSTATUSr 2508
#define MMUPORTENABLEr 2509
#define MMUPORTENABLEMOD0r 2510
#define MMUPORTENABLEMOD1r 2511
#define MMUPORTENABLE_HIr 2512
#define MMUPORTSTOREENABLEr 2513
#define MMUPORTSTOREENABLEMOD0r 2514
#define MMUPORTSTOREENABLEMOD1r 2515
#define MMUPORTTXENABLEr 2516
#define MMUPORTTXENABLE_HIr 2517
#define MMU_CELLCNTCOSr 2518
#define MMU_CELLCNTINGr 2519
#define MMU_CELLCNTTOTALr 2520
#define MMU_CELLLMTCOSr 2521
#define MMU_CELLLMTCOS_LOWERr 2522
#define MMU_CELLLMTCOS_UPPERr 2523
#define MMU_CELLLMTINGr 2524
#define MMU_CELLLMTTOTALr 2525
#define MMU_CELLLMTTOTAL_LOWERr 2526
#define MMU_CELLLMTTOTAL_UPPERr 2527
#define MMU_CFGr 2528
#define MMU_EGR_CTRLr 2529
#define MMU_EGR_PARADr 2530
#define MMU_EGS_PRIMODr 2531
#define MMU_EGS_WGTCOSr 2532
#define MMU_ERRSTATr 2533
#define MMU_ERR_VECTORr 2534
#define MMU_ING_PARADr 2535
#define MMU_INTCLRr 2536
#define MMU_INTCNTLr 2537
#define MMU_INTCTRLr 2538
#define MMU_INTSTATr 2539
#define MMU_LLA_PARADr 2540
#define MMU_LLFC_RX_CONFIGr 2541
#define MMU_LLFC_TX_CONFIG_1r 2542
#define MMU_LLFC_TX_CONFIG_2r 2543
#define MMU_MEMFAILSTATUSr 2544
#define MMU_PARITYERRORr 2545
#define MMU_PARITYERROR_CCPr 2546
#define MMU_PARITYERROR_CFAPr 2547
#define MMU_PARITYERROR_XQ0r 2548
#define MMU_PARITYERROR_XQ1r 2549
#define MMU_PARITYERROR_XQ2r 2550
#define MMU_PKTCNTCOSr 2551
#define MMU_PKTCNTINGr 2552
#define MMU_PKTLMTCOSr 2553
#define MMU_PKTLMTCOS_LOWERr 2554
#define MMU_PKTLMTCOS_UPPERr 2555
#define MMU_PKTLMTINGr 2556
#define MMU_PP_DBE_CNTr 2557
#define MMU_PP_DBE_LOGr 2558
#define MMU_PP_ECC_CNTLr 2559
#define MMU_PP_ECC_CTRLr 2560
#define MMU_PP_SBE_CNTr 2561
#define MMU_PP_SBE_LOGr 2562
#define MMU_SPARE_REG0r 2563
#define MMU_SPARE_REG1r 2564
#define MMU_SPARE_REG2r 2565
#define MMU_SPARE_REG3r 2566
#define MMU_SPARE_REG4r 2567
#define MMU_STATUSr 2568
#define MMU_TO_XPORT_BKPr 2569
#define MMU_UPK_ERRLOGr 2570
#define MMU_XQ_EGRMAXTIMEr 2571
#define MMU_XQ_PARADr 2572
#define MODMAP_CTRLr 2573
#define MODPORT_15_8r 2574
#define MODPORT_23_16r 2575
#define MODPORT_31_24r 2576
#define MODPORT_7_0r 2577
#define MODPORT_MAPr 2578
#define MODPORT_MAP_EM_PARITY_CONTROLr 2579
#define MODPORT_MAP_EM_PARITY_STATUSr 2580
#define MODPORT_MAP_IM_PARITY_CONTROLr 2581
#define MODPORT_MAP_IM_PARITY_STATUSr 2582
#define MODPORT_MAP_SELr 2583
#define MODPORT_MAP_SW_PARITY_CONTROLr 2584
#define MODPORT_MAP_SW_PARITY_STATUSr 2585
#define MOD_FIFO_CNTr 2586
#define MOTP_CHECKSUM_STATUSr 2587
#define MPLS_ENTRY_DBGCTRLr 2588
#define MPLS_ENTRY_HASH_CONTROLr 2589
#define MPLS_ENTRY_PARITY_CONTROLr 2590
#define MPLS_ENTRY_PARITY_STATUSr 2591
#define MPLS_MEMORY_DBGCTRLr 2592
#define MPLS_STATION_CAM_BIST_CONFIGr 2593
#define MPLS_STATION_CAM_BIST_CONTROLr 2594
#define MPLS_STATION_CAM_BIST_DBG_DATAr 2595
#define MPLS_STATION_CAM_BIST_STATUSr 2596
#define MPLS_STATION_CAM_DBGCTRLr 2597
#define MRCUSE0r 2598
#define MRCUSE1r 2599
#define MRPCOSr 2600
#define MSYS_FUSE_BITSr 2601
#define MTC0COSr 2602
#define MTC1COSr 2603
#define MTCCOSr 2604
#define MTCREQr 2605
#define MTPCNGDr 2606
#define MTPCNGDRr 2607
#define MTPCNGDYr 2608
#define MTPCOSr 2609
#define MTPCOSDr 2610
#define MTPHOLDr 2611
#define MTRI_CONFIGr 2612
#define MTRI_IFGr 2613
#define MTRO_CONFIGr 2614
#define MULTICAST_FREEPTR_STATUSr 2615
#define MVL_ISr 2616
#define MWRQSIZEr 2617
#define NONUCAST_TRUNK_BLOCK_MASKr 2618
#define OP_BUFFER_LIMIT_REDr 2619
#define OP_BUFFER_LIMIT_RED_CELLr 2620
#define OP_BUFFER_LIMIT_RED_PACKETr 2621
#define OP_BUFFER_LIMIT_RESUME_REDr 2622
#define OP_BUFFER_LIMIT_RESUME_RED_CELLr 2623
#define OP_BUFFER_LIMIT_RESUME_RED_PACKETr 2624
#define OP_BUFFER_LIMIT_RESUME_YELLOWr 2625
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLr 2626
#define OP_BUFFER_LIMIT_RESUME_YELLOW_PACKETr 2627
#define OP_BUFFER_LIMIT_YELLOWr 2628
#define OP_BUFFER_LIMIT_YELLOW_CELLr 2629
#define OP_BUFFER_LIMIT_YELLOW_PACKETr 2630
#define OP_BUFFER_SHARED_COUNTr 2631
#define OP_BUFFER_SHARED_COUNT_CELLr 2632
#define OP_BUFFER_SHARED_COUNT_PACKETr 2633
#define OP_BUFFER_SHARED_LIMITr 2634
#define OP_BUFFER_SHARED_LIMIT_CELLr 2635
#define OP_BUFFER_SHARED_LIMIT_PACKETr 2636
#define OP_BUFFER_SHARED_LIMIT_RESUMEr 2637
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLr 2638
#define OP_BUFFER_SHARED_LIMIT_RESUME_PACKETr 2639
#define OP_BUFFER_TOTAL_COUNTr 2640
#define OP_BUFFER_TOTAL_COUNT_CELLr 2641
#define OP_BUFFER_TOTAL_COUNT_PACKETr 2642
#define OP_PORT_CONFIGr 2643
#define OP_PORT_CONFIG_CELLr 2644
#define OP_PORT_CONFIG_PACKETr 2645
#define OP_PORT_DROP_STATE_BMPr 2646
#define OP_PORT_DROP_STATE_CELL_BMP0r 2647
#define OP_PORT_DROP_STATE_CELL_BMP1r 2648
#define OP_PORT_DROP_STATE_PACKET_BMP0r 2649
#define OP_PORT_DROP_STATE_PACKET_BMP1r 2650
#define OP_PORT_LIMIT_REDr 2651
#define OP_PORT_LIMIT_RED_CELLr 2652
#define OP_PORT_LIMIT_RED_PACKETr 2653
#define OP_PORT_LIMIT_YELLOWr 2654
#define OP_PORT_LIMIT_YELLOW_CELLr 2655
#define OP_PORT_LIMIT_YELLOW_PACKETr 2656
#define OP_PORT_SHARED_COUNTr 2657
#define OP_PORT_SHARED_COUNT_CELLr 2658
#define OP_PORT_SHARED_COUNT_PACKETr 2659
#define OP_PORT_TOTAL_COUNTr 2660
#define OP_PORT_TOTAL_COUNT_CELLr 2661
#define OP_PORT_TOTAL_COUNT_PACKETr 2662
#define OP_QUEUE_CONFIGr 2663
#define OP_QUEUE_CONFIG1_CELLr 2664
#define OP_QUEUE_CONFIG1_PACKETr 2665
#define OP_QUEUE_CONFIG_CELLr 2666
#define OP_QUEUE_CONFIG_PACKETr 2667
#define OP_QUEUE_LIMIT_REDr 2668
#define OP_QUEUE_LIMIT_RED_CELLr 2669
#define OP_QUEUE_LIMIT_RED_PACKETr 2670
#define OP_QUEUE_LIMIT_YELLOWr 2671
#define OP_QUEUE_LIMIT_YELLOW_CELLr 2672
#define OP_QUEUE_LIMIT_YELLOW_PACKETr 2673
#define OP_QUEUE_MIN_COUNTr 2674
#define OP_QUEUE_MIN_COUNT_CELLr 2675
#define OP_QUEUE_MIN_COUNT_PACKETr 2676
#define OP_QUEUE_RESET_OFFSETr 2677
#define OP_QUEUE_RESET_OFFSET_CELLr 2678
#define OP_QUEUE_RESET_OFFSET_PACKETr 2679
#define OP_QUEUE_RESET_VALUEr 2680
#define OP_QUEUE_RESET_VALUE_CELLr 2681
#define OP_QUEUE_RESET_VALUE_PACKETr 2682
#define OP_QUEUE_SHARED_COUNTr 2683
#define OP_QUEUE_SHARED_COUNT_CELLr 2684
#define OP_QUEUE_SHARED_COUNT_PACKETr 2685
#define OP_QUEUE_TOTAL_COUNTr 2686
#define OP_QUEUE_TOTAL_COUNT_CELLr 2687
#define OP_QUEUE_TOTAL_COUNT_PACKETr 2688
#define OP_THR_CONFIGr 2689
#define OTPC_CNTRLr 2690
#define OTPC_CPUADDR_REGr 2691
#define OTPC_CPU_DATAr 2692
#define OTPC_CPU_STATUSr 2693
#define OTPC_CPU_WRITE_REGr 2694
#define OTPC_MODE_REGr 2695
#define OTPC_SOFT_RESET_CNTRLr 2696
#define OUTPUT_PORT_RX_ENABLEr 2697
#define OUTPUT_PORT_RX_ENABLE_64r 2698
#define PARITY_ERR_ADDRr 2699
#define PARS_RAM_DBGCTRLr 2700
#define PAR_ADR_EGR_VLAN_XLATEr 2701
#define PAR_ADR_IGR_VLAN_XLATEr 2702
#define PAR_ADR_IPMC_GROUP_V4r 2703
#define PAR_ADR_IPMC_GROUP_V6r 2704
#define PAR_ADR_L2_ENTRYr 2705
#define PAR_ADR_L2_ENTRY_EXTr 2706
#define PAR_ADR_L3_DEFIP_ALGr 2707
#define PAR_ADR_L3_DEFIP_ALG_EXTr 2708
#define PAR_ADR_L3_ENTRY_V4r 2709
#define PAR_ADR_L3_ENTRY_V6r 2710
#define PAR_ADR_L3_INTF_TABLEr 2711
#define PAR_ADR_L3_LPM_HITBITr 2712
#define PAR_ADR_NEXT_HOP_EXTr 2713
#define PAR_ADR_NEXT_HOP_INTr 2714
#define PAR_ADR_VRF_VFI_INTFr 2715
#define PAR_ERR_MASK_BSEr 2716
#define PAR_ERR_MASK_CSEr 2717
#define PAR_ERR_MASK_HSEr 2718
#define PAR_ERR_STATUS_BSEr 2719
#define PAR_ERR_STATUS_CSEr 2720
#define PAR_ERR_STATUS_HSEr 2721
#define PAUSE_CONTROLr 2722
#define PAUSE_QUANTr 2723
#define PBM_ZEROr 2724
#define PERR_PTR_CTRr 2725
#define PERR_PTR_EXPr 2726
#define PERR_STATr 2727
#define PER_PORT_AGE_CONTROLr 2728
#define PER_PORT_REPL_CONTROLr 2729
#define PFAPCONFIGr 2730
#define PFAPDEBUGSCR0r 2731
#define PFAPDEBUGSCR1r 2732
#define PFAPDEBUGSCR2r 2733
#define PFAPFULLTHRESHOLDr 2734
#define PFAPMEMDEBUGr 2735
#define PFAPPARITYERRORPTRr 2736
#define PFAPREADPOINTERr 2737
#define PG_COUNTr 2738
#define PG_COUNT_CELLr 2739
#define PG_COUNT_PACKETr 2740
#define PG_GBL_HDRM_COUNTr 2741
#define PG_HDRM_COUNTr 2742
#define PG_HDRM_COUNT_CELLr 2743
#define PG_HDRM_COUNT_PACKETr 2744
#define PG_HDRM_LIMITr 2745
#define PG_HDRM_LIMIT_CELLr 2746
#define PG_HDRM_LIMIT_PACKETr 2747
#define PG_MINr 2748
#define PG_MIN_CELLr 2749
#define PG_MIN_COUNTr 2750
#define PG_MIN_COUNT_CELLr 2751
#define PG_MIN_COUNT_PACKETr 2752
#define PG_MIN_PACKETr 2753
#define PG_PORT_MIN_COUNTr 2754
#define PG_PORT_MIN_COUNT_CELLr 2755
#define PG_PORT_MIN_COUNT_PACKETr 2756
#define PG_RESET_FLOORr 2757
#define PG_RESET_FLOOR_CELLr 2758
#define PG_RESET_OFFSETr 2759
#define PG_RESET_OFFSET_CELLr 2760
#define PG_RESET_OFFSET_PACKETr 2761
#define PG_RESET_SELr 2762
#define PG_RESET_VALUEr 2763
#define PG_RESET_VALUE_CELLr 2764
#define PG_RESET_VALUE_PACKETr 2765
#define PG_SHARED_COUNTr 2766
#define PG_SHARED_COUNT_CELLr 2767
#define PG_SHARED_COUNT_PACKETr 2768
#define PG_THRESH_SELr 2769
#define PKTAGETIMERr 2770
#define PKTAGINGLIMITr 2771
#define PKTAGINGLIMIT0r 2772
#define PKTAGINGLIMIT1r 2773
#define PKTAGINGTIMERr 2774
#define PKTBUF_ESM_DROPCNTr 2775
#define PKTBUF_ESM_OFFSETr 2776
#define PKTLENGTHMEMDEBUGr 2777
#define PKTLINKMEMDEBUGr 2778
#define PKTMAXBUCKETr 2779
#define PKTMAXBUCKETCONFIGr 2780
#define PKTPORTMAXBUCKETr 2781
#define PKTPORTMAXBUCKETCONFIGr 2782
#define PKTSIZEADJUSTr 2783
#define PKTSIZECORRECTIONr 2784
#define PKTS_RECEIVED_LSBr 2785
#define PKTS_RECEIVED_MSBr 2786
#define PKTS_TRANSMITTED_LSBr 2787
#define PKTS_TRANSMITTED_MSBr 2788
#define PKT_DROP_ENABLEr 2789
#define POL_START_OVRDr 2790
#define PORTARBITER_THRESHOLDr 2791
#define PORTCONFIGr 2792
#define PORTSPEEDMOD0_P0_23r 2793
#define PORTSPEEDMOD0_P24_28r 2794
#define PORTSPEEDMOD1_P0_23r 2795
#define PORT_BRIDGE_BMAPr 2796
#define PORT_BRIDGE_BMAP_64r 2797
#define PORT_BRIDGE_BMAP_HIr 2798
#define PORT_BRIDGE_MIRROR_BMAPr 2799
#define PORT_COUNTr 2800
#define PORT_COUNT_CELLr 2801
#define PORT_COUNT_PACKETr 2802
#define PORT_FC_STATUSr 2803
#define PORT_MAX_PKT_SIZEr 2804
#define PORT_MINr 2805
#define PORT_MIN_CELLr 2806
#define PORT_MIN_COUNTr 2807
#define PORT_MIN_COUNT_CELLr 2808
#define PORT_MIN_COUNT_PACKETr 2809
#define PORT_MIN_PACKETr 2810
#define PORT_PAUSE_ENABLE_64r 2811
#define PORT_PRI_GRPr 2812
#define PORT_PRI_GRP0r 2813
#define PORT_PRI_GRP1r 2814
#define PORT_PRI_XON_ENABLEr 2815
#define PORT_QM_MINr 2816
#define PORT_QM_MIN_CELLr 2817
#define PORT_QM_MIN_COUNTr 2818
#define PORT_QM_MIN_COUNT_CELLr 2819
#define PORT_QM_MIN_COUNT_PACKETr 2820
#define PORT_QM_MIN_PACKETr 2821
#define PORT_QM_SHARED_COUNTr 2822
#define PORT_QM_SHARED_COUNT_CELLr 2823
#define PORT_QM_SHARED_COUNT_PACKETr 2824
#define PORT_SCHEDULING_SPEEDr 2825
#define PORT_SC_MINr 2826
#define PORT_SC_MIN_CELLr 2827
#define PORT_SC_MIN_COUNTr 2828
#define PORT_SC_MIN_COUNT_CELLr 2829
#define PORT_SC_MIN_COUNT_PACKETr 2830
#define PORT_SC_MIN_PACKETr 2831
#define PORT_SC_SHARED_COUNTr 2832
#define PORT_SC_SHARED_COUNT_CELLr 2833
#define PORT_SC_SHARED_COUNT_PACKETr 2834
#define PORT_SHARED_COUNTr 2835
#define PORT_SHARED_COUNT_CELLr 2836
#define PORT_SHARED_COUNT_PACKETr 2837
#define PORT_SHARED_LIMITr 2838
#define PORT_SHARED_LIMIT_CELLr 2839
#define PORT_SHARED_LIMIT_PACKETr 2840
#define PORT_WREDAVGQSIZE_CELLr 2841
#define PORT_WREDAVGQSIZE_PACKETr 2842
#define PORT_WREDCONFIG_CELLr 2843
#define PORT_WREDCONFIG_PACKETr 2844
#define PORT_WREDPARAM_CELLr 2845
#define PORT_WREDPARAM_NONTCP_CELLr 2846
#define PORT_WREDPARAM_NONTCP_PACKETr 2847
#define PORT_WREDPARAM_PACKETr 2848
#define PORT_WREDPARAM_RED_CELLr 2849
#define PORT_WREDPARAM_RED_PACKETr 2850
#define PORT_WREDPARAM_YELLOW_CELLr 2851
#define PORT_WREDPARAM_YELLOW_PACKETr 2852
#define PPFC_ENr 2853
#define PPFC_TX_PKT_XOFF_TIMER_0_1_VALr 2854
#define PPFC_TX_PKT_XOFF_TIMER_2_3_VALr 2855
#define PPFC_TX_PKT_XOFF_TIMER_4_5_VALr 2856
#define PPFC_TX_PKT_XOFF_TIMER_6_7_VALr 2857
#define PPPEMPTYr 2858
#define PPPEMPTYSTATUSr 2859
#define PPPEMPTYSTATUS_HIr 2860
#define PPPFULLr 2861
#define PPP_CTRLr 2862
#define PPP_REFRESH_CTRLr 2863
#define PRI2COSr 2864
#define PRI2COS_2r 2865
#define PRIO2COSr 2866
#define PRIO2COS_CBFCr 2867
#define PRIO2COS_LLFCr 2868
#define PRIORITY_CONTROLr 2869
#define PROTOCOLERRORSr 2870
#define PROTOCOL_PKT_CONTROLr 2871
#define PROT_DEBUGr 2872
#define PRTABLE_DEFAULTr 2873
#define PRTABLE_ENTRYr 2874
#define PTRCTRLCONFIGr 2875
#define PTR_FIFO_PARITY_CG0_CH0r 2876
#define PTR_FIFO_PARITY_CG0_CH1r 2877
#define PTR_FIFO_PARITY_CG1_CH0r 2878
#define PTR_FIFO_PARITY_CG1_CH1r 2879
#define PTR_FIFO_PARITY_CH0r 2880
#define PTR_FIFO_PARITY_CH1r 2881
#define PT_DEBUGr 2882
#define PURGE_PKT_CNTr 2883
#define QDR36_CONFIG_REG1_ISr 2884
#define QDR36_CONFIG_REG2_ISr 2885
#define QDR36_CONFIG_REG3_ISr 2886
#define QDR36_STATUS_REG1_ISr 2887
#define QDR36_STATUS_REG2_ISr 2888
#define QE_INTEROP_CONFIGr 2889
#define QGPORT_CONFIGr 2890
#define QGPORT_MAC_XGXS_CTRLr 2891
#define QGPORT_MAC_XGXS_STAT_GS0r 2892
#define QGPORT_MAC_XGXS_STAT_GS1r 2893
#define QGPORT_MAC_XGXS_STAT_GS2r 2894
#define QGPORT_MAC_XGXS_STAT_GS3r 2895
#define RALNr 2896
#define RBCAr 2897
#define RBYTr 2898
#define RCDEr 2899
#define RDBGC0r 2900
#define RDBGC1r 2901
#define RDBGC2r 2902
#define RDBGC3r 2903
#define RDBGC4r 2904
#define RDBGC5r 2905
#define RDBGC6r 2906
#define RDBGC7r 2907
#define RDBGC8r 2908
#define RDBGC0_SELECTr 2909
#define RDBGC1_SELECTr 2910
#define RDBGC2_SELECTr 2911
#define RDBGC3_SELECTr 2912
#define RDBGC4_SELECTr 2913
#define RDBGC5_SELECTr 2914
#define RDBGC6_SELECTr 2915
#define RDBGC7_SELECTr 2916
#define RDBGC8_SELECTr 2917
#define RDBGC_SELECT_2r 2918
#define RDISCr 2919
#define RDROPr 2920
#define RED_CNG_DROP_CNTr 2921
#define REMOTE_CPU_DA_LSr 2922
#define REMOTE_CPU_DA_MSr 2923
#define REMOTE_CPU_LENGTH_TYPEr 2924
#define REROUTINGr 2925
#define RESETLIMITSr 2926
#define RESURRECTr 2927
#define RESURRECTMOD0r 2928
#define RESURRECTMOD1r 2929
#define REVCDr 2930
#define RFCRr 2931
#define RFCSr 2932
#define RFILDRr 2933
#define RFLRr 2934
#define RFRGr 2935
#define RHTLSDr 2936
#define RILNRr 2937
#define RILRTr 2938
#define RIMDRr 2939
#define RIPCr 2940
#define RIPC4r 2941
#define RIPC6r 2942
#define RIPCHKr 2943
#define RIPDr 2944
#define RIPD4r 2945
#define RIPD6r 2946
#define RIPHEr 2947
#define RIPHE4r 2948
#define RIPHE6r 2949
#define RJBRr 2950
#define RMCAr 2951
#define RMCASTr 2952
#define RM_START_OVRDr 2953
#define ROVRr 2954
#define RPDISCr 2955
#define RPKTr 2956
#define RPORTDr 2957
#define RRBYTr 2958
#define RRPKTr 2959
#define RSEL1_RAM_CONTROLr 2960
#define RSEL1_RAM_DBGCTRLr 2961
#define RSEL2_RAM_CONTROLr 2962
#define RSEL2_RAM_DBGCTRLr 2963
#define RSV_MASKr 2964
#define RSV_READr 2965
#define RTAG7_HASH_CONTROLr 2966
#define RTAG7_HASH_ECMPr 2967
#define RTAG7_HASH_FIELD_BMAP_1r 2968
#define RTAG7_HASH_FIELD_BMAP_2r 2969
#define RTAG7_HASH_FIELD_BMAP_3r 2970
#define RTAG7_HASH_FIELD_BMAP_4r 2971
#define RTAG7_HASH_FIELD_BMAP_5r 2972
#define RTAG7_HASH_HG_TRUNKr 2973
#define RTAG7_HASH_HG_TRUNK_FAILOVERr 2974
#define RTAG7_HASH_LBIDr 2975
#define RTAG7_HASH_PLFSr 2976
#define RTAG7_HASH_SEED_Ar 2977
#define RTAG7_HASH_SEED_Br 2978
#define RTAG7_HASH_TRUNKr 2979
#define RUCr 2980
#define RUCASTr 2981
#define RUNDr 2982
#define RXCFr 2983
#define RXE2EIBPBKPSTATUSr 2984
#define RXFIFO_STATr 2985
#define RXPFr 2986
#define RXUOr 2987
#define S1V_CONFIGr 2988
#define S1V_COSMASKr 2989
#define S1V_COSWEIGHTSr 2990
#define S1V_MINSPCONFIGr 2991
#define S1V_WDRRCOUNTr 2992
#define SAFC_PRI2COS_MAPPING_1r 2993
#define SAFC_PRI2COS_MAPPING_2r 2994
#define SAFC_RX_CONFIG_XPORT0r 2995
#define SAFC_RX_CONFIG_XPORT1r 2996
#define SAFC_RX_CONFIG_XPORT2r 2997
#define SAFC_RX_CONFIG_XPORT3r 2998
#define SBS_CONTROLr 2999
#define SCHEDULERCONFIGMOD0_P24r 3000
#define SCHEDULERCONFIGMOD0_P25r 3001
#define SCHEDULERCONFIGMOD0_P26r 3002
#define SCHEDULERCONFIGMOD0_P27r 3003
#define SCHEDULERCONFIGMOD0_P28r 3004
#define SCHEDULERCONFIGMOD0_P0_7r 3005
#define SCHEDULERCONFIGMOD0_P16_23r 3006
#define SCHEDULERCONFIGMOD0_P8_15r 3007
#define SCHEDULERCONFIGMOD1_P24r 3008
#define SCHEDULERCONFIGMOD1_P0_7r 3009
#define SCHEDULERCONFIGMOD1_P16_23r 3010
#define SCHEDULERCONFIGMOD1_P8_15r 3011
#define SCHEDULERCONTROLr 3012
#define SC_BYTE_METER_CONFIGr 3013
#define SDRAMCONTROLr 3014
#define SDRAMCONTROL2r 3015
#define SEER_CONFIGr 3016
#define SEER_HG_L2_LOOKUP_CONFIGr 3017
#define SFAPPOOLSIZEr 3018
#define SFAPREADPOINTERr 3019
#define SFD_OFFSETr 3020
#define SFLOW_EGR_RAND_SEEDr 3021
#define SFLOW_EGR_THRESHOLDr 3022
#define SFLOW_ING_RAND_SEEDr 3023
#define SFLOW_ING_THRESHOLDr 3024
#define SHAPERMAXBWCOSr 3025
#define SHAPERMAXBWPORTr 3026
#define SIMPLEREDCONFIGr 3027
#define SMALLINGBUFFERTHRESr 3028
#define SMII_DLL_CONTROLr 3029
#define SOFTRESETPBMr 3030
#define SOFTRESETPBM_HIr 3031
#define SOURCE_VP_PARITY_CONTROLr 3032
#define SOURCE_VP_PARITY_STATUSr 3033
#define SPORT_CTL_REGr 3034
#define SRCMOD2IBPr 3035
#define SRC_MODID_BLOCK_PARITY_CONTROLr 3036
#define SRC_MODID_BLOCK_PARITY_STATUSr 3037
#define SRC_TRUNK_PARITY_CONTROLr 3038
#define SRC_TRUNK_PARITY_STATUSr 3039
#define START_BY_START_ERROR_64r 3040
#define START_BY_START_ERR_STATr 3041
#define STATUS_BSEr 3042
#define STATUS_CSEr 3043
#define STATUS_HSEr 3044
#define STAT_CAUSEr 3045
#define STORM_CONTROL_METER_CONFIGr 3046
#define STORM_CONTROL_METER_MAPPINGr 3047
#define SUBNET_VLAN_CAM_BIST_ENABLEr 3048
#define SUBNET_VLAN_CAM_BIST_S10_STATUSr 3049
#define SUBNET_VLAN_CAM_BIST_S2_STATUSr 3050
#define SUBNET_VLAN_CAM_BIST_S3_STATUSr 3051
#define SUBNET_VLAN_CAM_BIST_S5_STATUSr 3052
#define SUBNET_VLAN_CAM_BIST_S6_STATUSr 3053
#define SUBNET_VLAN_CAM_BIST_S8_STATUSr 3054
#define SUBNET_VLAN_CAM_BIST_STATUSr 3055
#define SUBNET_VLAN_SAMr 3056
#define SUM_LWMSr 3057
#define SW1_RAM_DBGCTRLr 3058
#define SW2_FP_DST_ACTION_CONTROLr 3059
#define SW2_HW_CONTROLr 3060
#define SW2_RAM_CONTROL_1r 3061
#define SW2_RAM_CONTROL_2r 3062
#define SW2_RAM_CONTROL_3r 3063
#define SW2_RAM_CONTROL_4r 3064
#define SW_SRCH_ADDRr 3065
#define SW_SRCH_DATA0r 3066
#define SW_SRCH_DATA1r 3067
#define SW_SRCH_DATA2r 3068
#define SW_SRCH_DATA3r 3069
#define SYS_CONTROLr 3070
#define SYS_MAC_ACTIONr 3071
#define SYS_MAC_COUNTr 3072
#define SYS_MAC_LIMITr 3073
#define SYS_MAC_LIMIT_CONTROLr 3074
#define TABRTr 3075
#define TAGEr 3076
#define TAG_0r 3077
#define TAG_1r 3078
#define TBCAr 3079
#define TBYTr 3080
#define TCAM_TYPE1_IP_0r 3081
#define TCAM_TYPE1_IP_1r 3082
#define TCAM_TYPE1_IP_2r 3083
#define TCAM_TYPE2_T144_CONFIGr 3084
#define TCAM_TYPE2_T72_CONFIGr 3085
#define TCAM_TYPE2_UD_CONFIGr 3086
#define TCEr 3087
#define TCFIDRr 3088
#define TDBGC0r 3089
#define TDBGC1r 3090
#define TDBGC2r 3091
#define TDBGC3r 3092
#define TDBGC4r 3093
#define TDBGC5r 3094
#define TDBGC6r 3095
#define TDBGC7r 3096
#define TDBGC8r 3097
#define TDBGC9r 3098
#define TDBGC10r 3099
#define TDBGC11r 3100
#define TDBGC12r 3101
#define TDBGC13r 3102
#define TDBGC14r 3103
#define TDBGC0_SELECTr 3104
#define TDBGC10_SELECTr 3105
#define TDBGC11_SELECTr 3106
#define TDBGC1_SELECTr 3107
#define TDBGC2_SELECTr 3108
#define TDBGC3_SELECTr 3109
#define TDBGC4_SELECTr 3110
#define TDBGC5_SELECTr 3111
#define TDBGC6_SELECTr 3112
#define TDBGC7_SELECTr 3113
#define TDBGC8_SELECTr 3114
#define TDBGC9_SELECTr 3115
#define TDBGC_SELECTr 3116
#define TDFRr 3117
#define TDM_ENr 3118
#define TEDFr 3119
#define TEST2r 3120
#define TFCSr 3121
#define TFRGr 3122
#define THDI_BYPASSr 3123
#define THDO_BYPASSr 3124
#define THRESHOLD_CONTROLr 3125
#define TIMDRr 3126
#define TIMTLDr 3127
#define TIPr 3128
#define TIPAGEr 3129
#define TIPDr 3130
#define TIPXr 3131
#define TJBRr 3132
#define TLCLr 3133
#define TMCAr 3134
#define TMCLr 3135
#define TNCLr 3136
#define TNL_PROT_CHKr 3137
#define TNL_PROT_VALr 3138
#define TOQEMPTYr 3139
#define TOQEMPTY_64r 3140
#define TOQEMPTY_CPU_PORT_0r 3141
#define TOQEMPTY_CPU_PORT_1r 3142
#define TOQ_ACTIVATEQr 3143
#define TOQ_ACTIVATEQ_64r 3144
#define TOQ_ACTIVATEQ_CPU_PORT_0r 3145
#define TOQ_ACTIVATEQ_CPU_PORT_1r 3146
#define TOQ_CELLHDRERRPTRr 3147
#define TOQ_CELLLINKERRPTRr 3148
#define TOQ_CONFIGr 3149
#define TOQ_DIS_IPMC_REPLICATIONr 3150
#define TOQ_DIS_IPMC_REPLICATION_64r 3151
#define TOQ_ENQIPMCGRPERRPTR0r 3152
#define TOQ_ENQIPMCGRPERRPTR1r 3153
#define TOQ_ERRINTRr 3154
#define TOQ_ERRINTR1r 3155
#define TOQ_ERRINTR0_64r 3156
#define TOQ_FAST_FLUSHr 3157
#define TOQ_IPMCERRINTRr 3158
#define TOQ_IPMCGRPERRPTR0r 3159
#define TOQ_IPMCGRPERRPTR1r 3160
#define TOQ_IPMCVLANERRPTRr 3161
#define TOQ_IPMC_FAST_FLUSH_64r 3162
#define TOQ_IPMC_REPLICATION_STATr 3163
#define TOQ_IPMC_REPLICATION_STAT_64r 3164
#define TOQ_PKTHDR1ERRPTRr 3165
#define TOQ_PKTLINKERRINTRr 3166
#define TOQ_PKTLINKERRPTRr 3167
#define TOQ_QUEUESTATr 3168
#define TOQ_QUEUESTAT_64r 3169
#define TOQ_QUEUESTAT_CPU_PORT_0r 3170
#define TOQ_QUEUESTAT_CPU_PORT_1r 3171
#define TOQ_SPAREr 3172
#define TOTALDYNCELLLIMITr 3173
#define TOTALDYNCELLRESETLIMITr 3174
#define TOTALDYNCELLSETLIMITr 3175
#define TOTALDYNCELLUSEDr 3176
#define TOTAL_BUFFER_COUNTr 3177
#define TOTAL_BUFFER_COUNT_CELLr 3178
#define TOTAL_BUFFER_COUNT_PACKETr 3179
#define TOTAL_SHARED_COUNTr 3180
#define TOTAL_SHARED_COUNT_CELLr 3181
#define TOTAL_SHARED_COUNT_PACKETr 3182
#define TOTAL_SHARED_LIMITr 3183
#define TOTAL_SHARED_LIMIT_CELLr 3184
#define TOTAL_SHARED_LIMIT_PACKETr 3185
#define TOVRr 3186
#define TPCEr 3187
#define TPKTr 3188
#define TR64r 3189
#define TR127r 3190
#define TR255r 3191
#define TR511r 3192
#define TR1023r 3193
#define TR1518r 3194
#define TR2047r 3195
#define TR4095r 3196
#define TR9216r 3197
#define TRMAXr 3198
#define TRMGVr 3199
#define TSCLr 3200
#define TSPDRr 3201
#define TUNNEL_CAM_BIST_ENABLEr 3202
#define TUNNEL_CAM_BIST_S2_STATUSr 3203
#define TUNNEL_CAM_BIST_S3_STATUSr 3204
#define TUNNEL_CAM_BIST_S5_STATUSr 3205
#define TUNNEL_CAM_BIST_S6_STATUSr 3206
#define TUNNEL_CAM_BIST_S8_STATUSr 3207
#define TUNNEL_CAM_BIST_STATUSr 3208
#define TUNNEL_SAMr 3209
#define TVLANr 3210
#define TXCFr 3211
#define TXCLr 3212
#define TXFIFO_STATr 3213
#define TXLLFCMSGCNTr 3214
#define TXPFr 3215
#define TX_CNT_CONFIGr 3216
#define TX_IPG_LENGTHr 3217
#define TX_PKT_CNTr 3218
#define UDF_CONFIGr 3219
#define UDF_ETHERTYPE_MATCHr 3220
#define UDF_IPPROTO_MATCHr 3221
#define UL_BIST_REG0r 3222
#define UL_BIST_REG1r 3223
#define UL_BIST_REG2r 3224
#define UL_BIST_REG3r 3225
#define UNKNOWN_HGI_BITMAPr 3226
#define UNKNOWN_MCAST_BLOCK_MASKr 3227
#define UNKNOWN_MCAST_BLOCK_MASK_64r 3228
#define UNKNOWN_MCAST_BLOCK_MASK_HIr 3229
#define UNKNOWN_UCAST_BLOCK_MASKr 3230
#define UNKNOWN_UCAST_BLOCK_MASK_64r 3231
#define UNKNOWN_UCAST_BLOCK_MASK_HIr 3232
#define USER_TRUNK_HASH_SELECTr 3233
#define USE_EGRESS_PKT_SIZEr 3234
#define VFP_CAM_BIST_CONFIGr 3235
#define VFP_CAM_BIST_CONTROLr 3236
#define VFP_CAM_BIST_DBG_DATAr 3237
#define VFP_CAM_BIST_S10_STATUSr 3238
#define VFP_CAM_BIST_S12_STATUSr 3239
#define VFP_CAM_BIST_S14_STATUSr 3240
#define VFP_CAM_BIST_S15_STATUSr 3241
#define VFP_CAM_BIST_S2_STATUSr 3242
#define VFP_CAM_BIST_S3_STATUSr 3243
#define VFP_CAM_BIST_S5_STATUSr 3244
#define VFP_CAM_BIST_S6_STATUSr 3245
#define VFP_CAM_BIST_S8_STATUSr 3246
#define VFP_CAM_BIST_STATUSr 3247
#define VFP_CAM_CONTROL_3_THRU_0r 3248
#define VFP_CAM_CONTROL_SLICE_3_0r 3249
#define VFP_CAM_CONTROL_TM_7_THRU_0r 3250
#define VFP_CAM_DEBUG_DATA_0r 3251
#define VFP_CAM_DEBUG_DATA_1r 3252
#define VFP_CAM_DEBUG_DATA_2r 3253
#define VFP_CAM_DEBUG_DATA_3r 3254
#define VFP_CAM_DEBUG_DATA_4r 3255
#define VFP_CAM_DEBUG_DATA_5r 3256
#define VFP_CAM_DEBUG_GLOBAL_MASKr 3257
#define VFP_CAM_DEBUG_SENDr 3258
#define VFP_KEY_CONTROLr 3259
#define VFP_KEY_CONTROL_2r 3260
#define VFP_POLICY_TABLE_PARITY_CONTROLr 3261
#define VFP_POLICY_TABLE_PARITY_STATUSr 3262
#define VFP_POLICY_TABLE_RAM_CONTROLr 3263
#define VFP_SLICE_CONTROLr 3264
#define VFP_SLICE_MAPr 3265
#define VIRT_PORT_EGRPKTUSECOSr 3266
#define VIRT_XQ_PARITYr 3267
#define VLAN_CONTROLr 3268
#define VLAN_CTRLr 3269
#define VLAN_DBGCTRLr 3270
#define VLAN_DEFAULTr 3271
#define VLAN_ING_PRI_CNG_MAP_DBGCTRLr 3272
#define VLAN_MAC_AUX_HASH_CONTROLr 3273
#define VLAN_MAC_DBGCTRLr 3274
#define VLAN_MAC_OR_XLATE_PARITY_CONTROLr 3275
#define VLAN_MAC_OR_XLATE_PARITY_STATUSr 3276
#define VLAN_PARITY_CONTROLr 3277
#define VLAN_PARITY_STATUSr 3278
#define VLAN_PROTOCOLr 3279
#define VLAN_PROTOCOL_DATAr 3280
#define VLAN_PROTOCOL_DATA_DBGCTRLr 3281
#define VLAN_STG_ADDR_MASKr 3282
#define VLAN_STG_DBGCTRLr 3283
#define VLAN_SUBNET_CAM_BIST_CONFIGr 3284
#define VLAN_SUBNET_CAM_BIST_CONTROLr 3285
#define VLAN_SUBNET_CAM_BIST_DBG_DATAr 3286
#define VLAN_SUBNET_CAM_BIST_DEBUG_DATA_VALIDr 3287
#define VLAN_SUBNET_CAM_BIST_DEBUG_SENDr 3288
#define VLAN_SUBNET_CAM_BIST_S10_STATUSr 3289
#define VLAN_SUBNET_CAM_BIST_S2_STATUSr 3290
#define VLAN_SUBNET_CAM_BIST_S3_STATUSr 3291
#define VLAN_SUBNET_CAM_BIST_S5_STATUSr 3292
#define VLAN_SUBNET_CAM_BIST_S6_STATUSr 3293
#define VLAN_SUBNET_CAM_BIST_S8_STATUSr 3294
#define VLAN_SUBNET_CAM_BIST_STATUSr 3295
#define VLAN_SUBNET_CAM_CONTROLr 3296
#define VLAN_SUBNET_CAM_DBGCTRLr 3297
#define VLAN_SUBNET_DATA_DBGCTRLr 3298
#define VLAN_XLATE_CAM_BIST_CONFIGr 3299
#define VLAN_XLATE_CAM_BIST_CONTROLr 3300
#define VLAN_XLATE_CAM_BIST_DBG_DATAr 3301
#define VLAN_XLATE_CAM_BIST_DEBUG_DATA_VALIDr 3302
#define VLAN_XLATE_CAM_BIST_DEBUG_SENDr 3303
#define VLAN_XLATE_CAM_BIST_S10_STATUSr 3304
#define VLAN_XLATE_CAM_BIST_S2_STATUSr 3305
#define VLAN_XLATE_CAM_BIST_S3_STATUSr 3306
#define VLAN_XLATE_CAM_BIST_S5_STATUSr 3307
#define VLAN_XLATE_CAM_BIST_S6_STATUSr 3308
#define VLAN_XLATE_CAM_BIST_S8_STATUSr 3309
#define VLAN_XLATE_CAM_BIST_STATUSr 3310
#define VLAN_XLATE_CAM_CONTROLr 3311
#define VLAN_XLATE_CAM_DBGCTRLr 3312
#define VLAN_XLATE_DATA_DBGCTRLr 3313
#define VLAN_XLATE_DATA_DBGCTRL_0r 3314
#define VLAN_XLATE_DATA_DBGCTRL_1r 3315
#define VLAN_XLATE_DBGCTRLr 3316
#define VLAN_XLATE_HASH_CONTROLr 3317
#define VLAN_XLATE_PARITY_CONTROLr 3318
#define VLAN_XLATE_PARITY_STATUSr 3319
#define VRF_MASKr 3320
#define WDRRCOUNTr 3321
#define WFQCONFIGMOD0_P24r 3322
#define WFQCONFIGMOD0_P25r 3323
#define WFQCONFIGMOD0_P26r 3324
#define WFQCONFIGMOD0_P27r 3325
#define WFQCONFIGMOD0_P28r 3326
#define WFQCONFIGMOD0_P0_7r 3327
#define WFQCONFIGMOD0_P16_23r 3328
#define WFQCONFIGMOD0_P8_15r 3329
#define WFQCONFIGMOD1_P24r 3330
#define WFQCONFIGMOD1_P0_7r 3331
#define WFQCONFIGMOD1_P16_23r 3332
#define WFQCONFIGMOD1_P8_15r 3333
#define WFQCONFIG_GENERALr 3334
#define WFQCONFIG_MASKSr 3335
#define WFQMINBWCOSr 3336
#define WFQWEIGHTSr 3337
#define WREDAVERAGINGTIMEr 3338
#define WREDAVGQSIZE_CELLr 3339
#define WREDAVGQSIZE_PACKETr 3340
#define WREDCNGPARAMETERCOSr 3341
#define WREDCONFIG_CELLr 3342
#define WREDCONFIG_PACKETr 3343
#define WREDFUNCTIONr 3344
#define WREDMEMDEBUG_CFG_CELLr 3345
#define WREDMEMDEBUG_CFG_PACKETr 3346
#define WREDMEMDEBUG_THD_0_CELLr 3347
#define WREDMEMDEBUG_THD_0_PACKETr 3348
#define WREDMEMDEBUG_THD_1_CELLr 3349
#define WREDMEMDEBUG_THD_1_PACKETr 3350
#define WREDPARAMCOSr 3351
#define WREDPARAMETERCOSr 3352
#define WREDPARAMREDCOSr 3353
#define WREDPARAMYELCOSr 3354
#define WREDPARAM_CELLr 3355
#define WREDPARAM_NONTCP_CELLr 3356
#define WREDPARAM_NONTCP_PACKETr 3357
#define WREDPARAM_PACKETr 3358
#define WREDPARAM_RED_CELLr 3359
#define WREDPARAM_RED_PACKETr 3360
#define WREDPARAM_YELLOW_CELLr 3361
#define WREDPARAM_YELLOW_PACKETr 3362
#define WRED_PARITY_ERROR_BITMAPr 3363
#define WRED_PARITY_ERROR_INFOr 3364
#define WRRWEIGHTSr 3365
#define WRRWEIGHT_COSr 3366
#define XBOD_OVRFLWr 3367
#define XEGR_ENABLEr 3368
#define XGPORT_EXTRA_XGXS_NEWCTL_REGr 3369
#define XGPORT_EXTRA_XGXS_NEWSTATUS0_REGr 3370
#define XGPORT_EXTRA_XGXS_NEWSTATUS1_REGr 3371
#define XGPORT_EXTRA_XGXS_NEWSTATUS2_REGr 3372
#define XGPORT_EXTRA_XGXS_NEWSTATUS3_REGr 3373
#define XGPORT_MODE_REGr 3374
#define XGPORT_SERDES_CTLr 3375
#define XGPORT_XGXS_CTRLr 3376
#define XGPORT_XGXS_NEWCTL_REGr 3377
#define XGPORT_XGXS_NEWSTATUS0_REGr 3378
#define XGPORT_XGXS_NEWSTATUS1_REGr 3379
#define XGPORT_XGXS_NEWSTATUS2_REGr 3380
#define XGPORT_XGXS_NEWSTATUS3_REGr 3381
#define XGPORT_XGXS_STATr 3382
#define XHBADE2Er 3383
#define XHOLD0r 3384
#define XHOLD1r 3385
#define XHOLD2r 3386
#define XHOL_D0r 3387
#define XHOL_D1r 3388
#define XHOL_D2r 3389
#define XHOL_D3r 3390
#define XHOL_MH0r 3391
#define XHOL_MH1r 3392
#define XHOL_MH2r 3393
#define XHOL_MH3r 3394
#define XH_E2E_CONTROLr 3395
#define XIBP_D0r 3396
#define XIBP_D1r 3397
#define XIBP_D2r 3398
#define XIBP_D3r 3399
#define XIBP_MH0r 3400
#define XIBP_MH1r 3401
#define XIBP_MH2r 3402
#define XIBP_MH3r 3403
#define XIMBPr 3404
#define XIMRPr 3405
#define XLBADE2Er 3406
#define XL_E2E_CONTROLr 3407
#define XMODIDr 3408
#define XMODID_ENr 3409
#define XPAUSE_CTRL_RX_DA_LSr 3410
#define XPAUSE_CTRL_RX_DA_MSr 3411
#define XPAUSE_CTRL_RX_LENGTH_TYPEr 3412
#define XPAUSE_CTRL_RX_OPCODEr 3413
#define XPAUSE_D0r 3414
#define XPAUSE_D1r 3415
#define XPAUSE_D2r 3416
#define XPAUSE_D3r 3417
#define XPAUSE_MH0r 3418
#define XPAUSE_MH1r 3419
#define XPAUSE_MH2r 3420
#define XPAUSE_MH3r 3421
#define XPAUSE_RX_DA_LSr 3422
#define XPAUSE_RX_DA_MSr 3423
#define XPAUSE_RX_LENGTH_TYPEr 3424
#define XPAUSE_RX_OPCODEr 3425
#define XPAUSE_TX_PKT_XOFF_VALr 3426
#define XPAUSE_WATCHDOG_INIT_VALr 3427
#define XPAUSE_WATCHDOG_THRESHr 3428
#define XPC_PARERRr 3429
#define XPC_PARERR_ADDR0r 3430
#define XPC_PARERR_ADDR1r 3431
#define XPC_PARERR_ADDR2r 3432
#define XPC_PARERR_ADDR3r 3433
#define XPC_PARERR_ADDR4r 3434
#define XPC_PARERR_ADDR5r 3435
#define XPC_PARERR_ADDR6r 3436
#define XPC_PARERR_ADDR7r 3437
#define XPC_PARERR_ADDR8r 3438
#define XPC_PARERR_ADDR9r 3439
#define XPC_PARERR_ADDR10r 3440
#define XPC_PARITY_DIAGr 3441
#define XPC_SPARE_REG0r 3442
#define XPC_SPARE_REG1r 3443
#define XPC_SPARE_REG2r 3444
#define XPC_SPARE_REG3r 3445
#define XPDISCr 3446
#define XPORT_CONFIGr 3447
#define XPORT_MODE_REGr 3448
#define XPORT_TO_MMU_BKPr 3449
#define XPORT_TO_MMU_BKP_HGr 3450
#define XPORT_XGXS_NEWCTL_REGr 3451
#define XPORT_XGXS_NEWSTATUS0_REGr 3452
#define XPORT_XGXS_NEWSTATUS1_REGr 3453
#define XPORT_XGXS_NEWSTATUS2_REGr 3454
#define XPORT_XGXS_NEWSTATUS3_REGr 3455
#define XP_EGR_PKT_DROP_CTLr 3456
#define XP_XBODE_CELL_CNTr 3457
#define XP_XBODE_CELL_REQ_CNTr 3458
#define XQCOSARBSELr 3459
#define XQCOSENTRIES0_3r 3460
#define XQCOSENTRIES4_7r 3461
#define XQCOSPTRr 3462
#define XQCOSRANGE1_0r 3463
#define XQCOSRANGE3_0r 3464
#define XQCOSRANGE3_2r 3465
#define XQCOSRANGE5_4r 3466
#define XQCOSRANGE7_4r 3467
#define XQCOSRANGE7_6r 3468
#define XQEMPTYr 3469
#define XQMEMDEBUGr 3470
#define XQPARITYr 3471
#define XQPARITYERRORPBMr 3472
#define XQPARITYERRORPBM_HIr 3473
#define XQPARITYERRORPTRr 3474
#define XQREADPOINTERr 3475
#define XQ_CTRLr 3476
#define XQ_MEM_FUSEr 3477
#define XQ_MISCr 3478
#define XQ_PARITYr 3479
#define XRDISCr 3480
#define XRDROPr 3481
#define XRFILDRr 3482
#define XRIMDRr 3483
#define XRIPCr 3484
#define XRIPDr 3485
#define XRIPHEr 3486
#define XRITPIDr 3487
#define XRPORTDr 3488
#define XRSTPIDr 3489
#define XRTPIDr 3490
#define XRUCr 3491
#define XRV0r 3492
#define XRV1r 3493
#define XTABRTr 3494
#define XTAGEr 3495
#define XTCEr 3496
#define XTCFIDRr 3497
#define XTHOLr 3498
#define XTIBPr 3499
#define XTIMDRr 3500
#define XTIMTLDr 3501
#define XTIPr 3502
#define XTIPAGEr 3503
#define XTIPDr 3504
#define XTIPREPr 3505
#define XTMSTDRr 3506
#define XTPSEr 3507
#define XTSTPIDr 3508
#define XTV0r 3509
#define XTV1r 3510
#define XTVLANr 3511
#define X_CPU_SLOT_COUNTr 3512
#define X_TDM_ENr 3513
#define YELLOW_CNG_DROP_CNTr 3514
#define Y_CPU_SLOT_COUNTr 3515
#define Y_TDM_ENr 3516
#define NUM_SOC_REG 3517

typedef int soc_mem_t;

#define INVALIDm -1
#define ALTERNATE_EMIRROR_BITMAPm 0
#define ARB_TDM_TABLEm 1
#define ARLm 2
#define ARL_CNTm 3
#define BSAFE_CMD_DATA_INm 4
#define BSAFE_CMD_DATA_OUTm 5
#define C0_CELLm 6
#define C0_CPU_RQm 7
#define C0_CPU_WQm 8
#define C0_RQm 9
#define C0_WQm 10
#define C1_CELLm 11
#define C1_CPU_RQm 12
#define C1_CPU_WQm 13
#define C1_RQm 14
#define C1_WQm 15
#define C2_CELLm 16
#define C2_RQm 17
#define C2_WQm 18
#define C3_RQm 19
#define C3_WQm 20
#define CELL_BUFm 21
#define COMMAND_MEMORY_BSEm 22
#define COMMAND_MEMORY_CSEm 23
#define COMMAND_MEMORY_HSEm 24
#define CPU_COS_MAPm 25
#define CPU_COS_MAP_DATA_ONLYm 26
#define CPU_COS_MAP_ONLYm 27
#define CPU_TS_MAPm 28
#define DEFIPm 29
#define DEFIP_ALLm 30
#define DEFIP_ENTRYm 31
#define DEFIP_HIm 32
#define DEFIP_HITm 33
#define DEFIP_HIT_HIm 34
#define DEFIP_HIT_LOm 35
#define DEFIP_HI_ALLm 36
#define DEFIP_LOm 37
#define DEFIP_LO_ALLm 38
#define DSCPm 39
#define DSCP_PRIORITY_TABLEm 40
#define DSCP_TABLEm 41
#define E2E_HOL_STATUSm 42
#define EFP_COUNTER_TABLEm 43
#define EFP_COUNTER_TABLE_Xm 44
#define EFP_COUNTER_TABLE_Ym 45
#define EFP_METER_TABLEm 46
#define EFP_METER_TABLE_Xm 47
#define EFP_METER_TABLE_Ym 48
#define EFP_POLICY_TABLEm 49
#define EFP_TCAMm 50
#define EGRESS_ADJACENT_MACm 51
#define EGRESS_DSCP_EXPm 52
#define EGRESS_IPMC_LSm 53
#define EGRESS_IPMC_MSm 54
#define EGRESS_IP_TUNNELm 55
#define EGRESS_SPVLAN_IDm 56
#define EGRESS_VLAN_STGm 57
#define EGR_DSCP_ECN_MAPm 58
#define EGR_DSCP_TABLEm 59
#define EGR_EM_MTP_INDEXm 60
#define EGR_ERSPANm 61
#define EGR_IM_MTP_INDEXm 62
#define EGR_IPFIX_DSCP_XLATE_TABLEm 63
#define EGR_IPFIX_EOP_BUFFERm 64
#define EGR_IPFIX_EXPORT_FIFOm 65
#define EGR_IPFIX_IPV4_MASK_SET_Am 66
#define EGR_IPFIX_IPV6_MASK_SET_Am 67
#define EGR_IPFIX_PROFILEm 68
#define EGR_IPFIX_SESSION_TABLEm 69
#define EGR_IPMCm 70
#define EGR_IP_TUNNELm 71
#define EGR_IP_TUNNEL_IPV6m 72
#define EGR_IP_TUNNEL_MPLSm 73
#define EGR_L3_INTFm 74
#define EGR_L3_NEXT_HOPm 75
#define EGR_MAC_DA_PROFILEm 76
#define EGR_MASKm 77
#define EGR_MOD_MAP_TABLEm 78
#define EGR_MPLS_EXP_MAPPING_1m 79
#define EGR_MPLS_EXP_MAPPING_2m 80
#define EGR_MPLS_EXP_PRI_MAPPINGm 81
#define EGR_MPLS_PRI_MAPPINGm 82
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLEm 83
#define EGR_PERQ_XMT_COUNTERSm 84
#define EGR_PRI_CNG_MAPm 85
#define EGR_PW_INIT_COUNTERSm 86
#define EGR_VLANm 87
#define EGR_VLAN_STGm 88
#define EGR_VLAN_TAG_ACTION_PROFILEm 89
#define EGR_VLAN_XLATEm 90
#define EGR_VLAN_XLATE_DATA_ONLYm 91
#define EGR_VLAN_XLATE_MASKm 92
#define EGR_VLAN_XLATE_ONLYm 93
#define EGR_VLAN_XLATE_SCRATCHm 94
#define EM_MTP_INDEXm 95
#define ESM_RANGE_CHECKm 96
#define ET_INST_OPC_TABLEm 97
#define ET_PA_XLATm 98
#define ET_UINST_MEMm 99
#define EXT_ACL144_TCAMm 100
#define EXT_ACL144_TCAM_IPV4m 101
#define EXT_ACL144_TCAM_IPV6m 102
#define EXT_ACL144_TCAM_L2m 103
#define EXT_ACL288_TCAMm 104
#define EXT_ACL288_TCAM_IPV4m 105
#define EXT_ACL288_TCAM_L2m 106
#define EXT_ACL360_TCAM_DATAm 107
#define EXT_ACL360_TCAM_DATA_IPV6_SHORTm 108
#define EXT_ACL360_TCAM_MASKm 109
#define EXT_ACL432_TCAM_DATAm 110
#define EXT_ACL432_TCAM_DATA_IPV6_LONGm 111
#define EXT_ACL432_TCAM_DATA_L2_IPV4m 112
#define EXT_ACL432_TCAM_DATA_L2_IPV6m 113
#define EXT_ACL432_TCAM_MASKm 114
#define EXT_DEFIP_DATAm 115
#define EXT_DEFIP_DATA_IPV4m 116
#define EXT_DEFIP_DATA_IPV6_64m 117
#define EXT_DEFIP_DATA_IPV6_128m 118
#define EXT_DST_HIT_BITSm 119
#define EXT_DST_HIT_BITS_IPV4m 120
#define EXT_DST_HIT_BITS_IPV6_64m 121
#define EXT_DST_HIT_BITS_IPV6_128m 122
#define EXT_DST_HIT_BITS_L2m 123
#define EXT_FP_CNTRm 124
#define EXT_FP_CNTR8m 125
#define EXT_FP_CNTR8_ACL144_IPV4m 126
#define EXT_FP_CNTR8_ACL144_IPV6m 127
#define EXT_FP_CNTR8_ACL144_L2m 128
#define EXT_FP_CNTR8_ACL288_IPV4m 129
#define EXT_FP_CNTR8_ACL288_L2m 130
#define EXT_FP_CNTR8_ACL360_IPV6_SHORTm 131
#define EXT_FP_CNTR8_ACL432_IPV6_LONGm 132
#define EXT_FP_CNTR8_ACL432_L2_IPV4m 133
#define EXT_FP_CNTR8_ACL432_L2_IPV6m 134
#define EXT_FP_CNTR_ACL144_IPV4m 135
#define EXT_FP_CNTR_ACL144_IPV6m 136
#define EXT_FP_CNTR_ACL144_L2m 137
#define EXT_FP_CNTR_ACL288_IPV4m 138
#define EXT_FP_CNTR_ACL288_L2m 139
#define EXT_FP_CNTR_ACL360_IPV6_SHORTm 140
#define EXT_FP_CNTR_ACL432_IPV6_LONGm 141
#define EXT_FP_CNTR_ACL432_L2_IPV4m 142
#define EXT_FP_CNTR_ACL432_L2_IPV6m 143
#define EXT_FP_POLICYm 144
#define EXT_FP_POLICY_ACL144_IPV4m 145
#define EXT_FP_POLICY_ACL144_IPV6m 146
#define EXT_FP_POLICY_ACL144_L2m 147
#define EXT_FP_POLICY_ACL288_IPV4m 148
#define EXT_FP_POLICY_ACL288_L2m 149
#define EXT_FP_POLICY_ACL360_IPV6_SHORTm 150
#define EXT_FP_POLICY_ACL432_IPV6_LONGm 151
#define EXT_FP_POLICY_ACL432_L2_IPV4m 152
#define EXT_FP_POLICY_ACL432_L2_IPV6m 153
#define EXT_IFP_ACTION_PROFILEm 154
#define EXT_IPV4_DEFIPm 155
#define EXT_IPV4_DEFIP_TCAMm 156
#define EXT_IPV6_128_DEFIPm 157
#define EXT_IPV6_128_DEFIP_TCAMm 158
#define EXT_IPV6_64_DEFIPm 159
#define EXT_IPV6_64_DEFIP_TCAMm 160
#define EXT_L2_ENTRYm 161
#define EXT_L2_ENTRY_DATAm 162
#define EXT_L2_ENTRY_TCAMm 163
#define EXT_L2_MOD_FIFOm 164
#define EXT_SRC_HIT_BITSm 165
#define EXT_SRC_HIT_BITS_IPV4m 166
#define EXT_SRC_HIT_BITS_IPV6_64m 167
#define EXT_SRC_HIT_BITS_IPV6_128m 168
#define EXT_SRC_HIT_BITS_L2m 169
#define FE_IPMC_VECm 170
#define FE_IPMC_VLANm 171
#define FILTER_FFPCOUNTERSm 172
#define FILTER_FFPPACKETCOUNTERSm 173
#define FILTER_IMASKm 174
#define FILTER_IRULEm 175
#define FILTER_METERINGm 176
#define FP_COUNTER_EXTm 177
#define FP_COUNTER_INTm 178
#define FP_COUNTER_TABLEm 179
#define FP_COUNTER_TABLE_Xm 180
#define FP_COUNTER_TABLE_Ym 181
#define FP_EXTERNALm 182
#define FP_GLOBAL_MASK_TCAMm 183
#define FP_INTERNALm 184
#define FP_METER_TABLEm 185
#define FP_METER_TABLE_EXTm 186
#define FP_METER_TABLE_INTm 187
#define FP_METER_TABLE_Xm 188
#define FP_METER_TABLE_Ym 189
#define FP_POLICY_EXTERNALm 190
#define FP_POLICY_INTERNALm 191
#define FP_POLICY_TABLEm 192
#define FP_PORT_FIELD_SELm 193
#define FP_PORT_METER_MAPm 194
#define FP_RANGE_CHECKm 195
#define FP_SC_BCAST_METER_TABLEm 196
#define FP_SC_DLF_METER_TABLEm 197
#define FP_SC_MCAST_METER_TABLEm 198
#define FP_SC_METER_TABLEm 199
#define FP_SLICE_ENTRY_PORT_SELm 200
#define FP_SLICE_KEY_CONTROLm 201
#define FP_SLICE_MAPm 202
#define FP_STORM_CONTROL_METERSm 203
#define FP_TCAMm 204
#define FP_TCAM_EXTERNALm 205
#define FP_TCAM_INTERNALm 206
#define FP_TCAM_PLUS_POLICYm 207
#define FP_TCAM_Xm 208
#define FP_TCAM_Ym 209
#define FP_TCP_UDP_PORT_RANGEm 210
#define FP_UDF_OFFSETm 211
#define GBPm 212
#define GE_IPMC_VECm 213
#define GE_IPMC_VLANm 214
#define GFILTER_FFPCOUNTERSm 215
#define GFILTER_FFPPACKETCOUNTERSm 216
#define GFILTER_FFP_IN_PROFILE_COUNTERSm 217
#define GFILTER_FFP_OUT_PROFILE_COUNTERSm 218
#define GFILTER_IMASKm 219
#define GFILTER_IRULEm 220
#define GFILTER_IRULELOOKUPm 221
#define GFILTER_IRULE_TEST0m 222
#define GFILTER_IRULE_TEST1m 223
#define GFILTER_IRULE_TEST2m 224
#define GFILTER_IRULE_TEST3m 225
#define GFILTER_METERINGm 226
#define HASHINPUTm 227
#define HASH_TRAP_INFOm 228
#define HG_PORT_TABLEm 229
#define HG_TRUNK_FAILOVER_SETm 230
#define IFP_PORT_FIELD_SELm 231
#define IFP_REDIRECTION_PROFILEm 232
#define IGR_VLAN_RANGE_TBLm 233
#define IGR_VLAN_XLATEm 234
#define IM_MTP_INDEXm 235
#define ING_DVP_TABLEm 236
#define ING_IPFIX_DSCP_XLATE_TABLEm 237
#define ING_IPFIX_EOP_BUFFERm 238
#define ING_IPFIX_EXPORT_FIFOm 239
#define ING_IPFIX_IPV4_MASK_SET_Am 240
#define ING_IPFIX_IPV4_MASK_SET_Bm 241
#define ING_IPFIX_IPV6_MASK_SET_Am 242
#define ING_IPFIX_IPV6_MASK_SET_Bm 243
#define ING_IPFIX_PROFILEm 244
#define ING_IPFIX_SESSION_TABLEm 245
#define ING_L3_NEXT_HOPm 246
#define ING_L3_NEXT_HOP_Am 247
#define ING_L3_NEXT_HOP_Bm 248
#define ING_MOD_MAP_TABLEm 249
#define ING_MPLS_EXP_MAPPINGm 250
#define ING_PRI_CNG_MAPm 251
#define ING_PW_TERM_COUNTERSm 252
#define ING_PW_TERM_SEQ_NUMm 253
#define ING_VLAN_RANGEm 254
#define ING_VLAN_TAG_ACTION_PROFILEm 255
#define INITIAL_ING_L3_NEXT_HOPm 256
#define INITIAL_L3_ECMPm 257
#define INITIAL_L3_ECMP_COUNTm 258
#define IPMC_GROUP_V4m 259
#define IPMC_GROUP_V6m 260
#define IPORT_TABLEm 261
#define IPV4_IN_IPV6_PREFIX_MATCH_TABLEm 262
#define IPV6_PROXY_ENABLE_TABLEm 263
#define L2MCm 264
#define L2MC_TABLEm 265
#define L2Xm 266
#define L2X_BASEm 267
#define L2X_HITm 268
#define L2X_MCm 269
#define L2X_PARITYm 270
#define L2X_STATICm 271
#define L2X_VALIDm 272
#define L2_ENTRY_EXTERNALm 273
#define L2_ENTRY_INTERNALm 274
#define L2_ENTRY_ONLYm 275
#define L2_ENTRY_OVERFLOWm 276
#define L2_ENTRY_SCRATCHm 277
#define L2_HITDA_ONLYm 278
#define L2_HITSA_ONLYm 279
#define L2_MOD_FIFOm 280
#define L2_USER_ENTRYm 281
#define L2_USER_ENTRY_DATAm 282
#define L2_USER_ENTRY_DATA_ONLYm 283
#define L2_USER_ENTRY_ONLYm 284
#define L2_USER_ENTRY_TCAMm 285
#define L3INTFm 286
#define L3INTF_EGR_FILTER_LISTm 287
#define L3INTF_IGR_FILTER_LISTm 288
#define L3INTF_QOSm 289
#define L3Xm 290
#define L3X_BASEm 291
#define L3X_HITm 292
#define L3X_PARITYm 293
#define L3X_VALIDm 294
#define L3_DEFIPm 295
#define L3_DEFIP_128m 296
#define L3_DEFIP_128_DATA_ONLYm 297
#define L3_DEFIP_128_HIT_ONLYm 298
#define L3_DEFIP_128_ONLYm 299
#define L3_DEFIP_ALGm 300
#define L3_DEFIP_CAMm 301
#define L3_DEFIP_DATAm 302
#define L3_DEFIP_DATA_ONLYm 303
#define L3_DEFIP_HIT_ONLYm 304
#define L3_DEFIP_ONLYm 305
#define L3_DEFIP_TCAMm 306
#define L3_DEF_IPm 307
#define L3_ECMPm 308
#define L3_ECMP_COUNTm 309
#define L3_ENTRY_HIT_ONLYm 310
#define L3_ENTRY_IPV4_MULTICASTm 311
#define L3_ENTRY_IPV4_MULTICAST_SCRATCHm 312
#define L3_ENTRY_IPV4_UNICASTm 313
#define L3_ENTRY_IPV4_UNICAST_SCRATCHm 314
#define L3_ENTRY_IPV6_MULTICASTm 315
#define L3_ENTRY_IPV6_MULTICAST_SCRATCHm 316
#define L3_ENTRY_IPV6_UNICASTm 317
#define L3_ENTRY_IPV6_UNICAST_SCRATCHm 318
#define L3_ENTRY_ONLYm 319
#define L3_ENTRY_V4m 320
#define L3_ENTRY_V6m 321
#define L3_ENTRY_VALID_ONLYm 322
#define L3_IIFm 323
#define L3_INTFm 324
#define L3_IPMCm 325
#define L3_L3m 326
#define L3_L3INTFm 327
#define L3_LPM_HITBITm 328
#define L3_MTU_VALUESm 329
#define L3_TUNNELm 330
#define L3_TUNNEL_DATAm 331
#define L3_TUNNEL_TCAMm 332
#define LPORT_TABm 333
#define MAC_BLOCKm 334
#define MAC_LIMIT_PORT_MAP_TABLEm 335
#define MAC_LIMIT_TRUNK_MAP_TABLEm 336
#define MARLm 337
#define MCU_CHANNEL3_DATAm 338
#define MEM_EGR_MODMAPm 339
#define MEM_INGBUFm 340
#define MEM_ING_MODMAPm 341
#define MEM_ING_SRCMODBLKm 342
#define MEM_IPMCm 343
#define MEM_LLAm 344
#define MEM_MCm 345
#define MEM_PPm 346
#define MEM_TRUNK_PORT_POOLm 347
#define MEM_UCm 348
#define MEM_VIDm 349
#define MEM_XQm 350
#define MEM_XQ_PTRSm 351
#define MMU_AGING_CTRm 352
#define MMU_AGING_EXPm 353
#define MMU_CBPCELLHEADERm 354
#define MMU_CBPDATA0m 355
#define MMU_CBPDATA1m 356
#define MMU_CBPDATA2m 357
#define MMU_CBPDATA3m 358
#define MMU_CBPDATA4m 359
#define MMU_CBPDATA5m 360
#define MMU_CBPDATA6m 361
#define MMU_CBPDATA7m 362
#define MMU_CBPDATA8m 363
#define MMU_CBPDATA9m 364
#define MMU_CBPDATA10m 365
#define MMU_CBPDATA11m 366
#define MMU_CBPDATA12m 367
#define MMU_CBPDATA13m 368
#define MMU_CBPDATA14m 369
#define MMU_CBPDATA15m 370
#define MMU_CBPDATA16m 371
#define MMU_CBPDATA17m 372
#define MMU_CBPDATA18m 373
#define MMU_CBPDATA19m 374
#define MMU_CBPDATA20m 375
#define MMU_CBPDATA21m 376
#define MMU_CBPDATA22m 377
#define MMU_CBPDATA23m 378
#define MMU_CBPDATA24m 379
#define MMU_CBPDATA25m 380
#define MMU_CBPDATA26m 381
#define MMU_CBPDATA27m 382
#define MMU_CBPDATA28m 383
#define MMU_CBPDATA29m 384
#define MMU_CBPDATA30m 385
#define MMU_CBPDATA31m 386
#define MMU_CBPPKTHEADER0m 387
#define MMU_CBPPKTHEADER1m 388
#define MMU_CBPPKTHEADER2m 389
#define MMU_CBPPKTHEADER0_MEM0m 390
#define MMU_CBPPKTHEADER0_MEM1m 391
#define MMU_CBPPKTHEADER0_MEM2m 392
#define MMU_CBPPKTHEADER0_MEM3m 393
#define MMU_CBPPKTHEADER1_MEM0m 394
#define MMU_CBPPKTHEADER1_MEM1m 395
#define MMU_CBPPKTHEADER1_MEM2m 396
#define MMU_CBPPKTHEADERCPUm 397
#define MMU_CBPPKTLENGTHm 398
#define MMU_CCPm 399
#define MMU_CCPTRm 400
#define MMU_CCP_MEMm 401
#define MMU_CELLCHKm 402
#define MMU_CELLLINKm 403
#define MMU_CELLPTRSWAP_CG0_CH0_HIm 404
#define MMU_CELLPTRSWAP_CG0_CH0_LOm 405
#define MMU_CELLPTRSWAP_CG0_CH1_HIm 406
#define MMU_CELLPTRSWAP_CG0_CH1_LOm 407
#define MMU_CELLPTRSWAP_CG1_CH0_HIm 408
#define MMU_CELLPTRSWAP_CG1_CH0_LOm 409
#define MMU_CELLPTRSWAP_CG1_CH1_LOm 410
#define MMU_CELLPTRSWAP_CH0_HIm 411
#define MMU_CELLPTRSWAP_CH0_LOm 412
#define MMU_CELLPTRSWAP_CH1_HIm 413
#define MMU_CELLPTRSWAP_CH1_LOm 414
#define MMU_CFAPm 415
#define MMU_CFAP_MEMm 416
#define MMU_FIRSTCELLPTR_CG0m 417
#define MMU_FIRSTCELLPTR_CG1m 418
#define MMU_IBPSTATUSm 419
#define MMU_IBSm 420
#define MMU_IBS_CG0_CH0m 421
#define MMU_IBS_CG0_CH1m 422
#define MMU_IBS_CG1_CH0m 423
#define MMU_IBS_CG1_CH1m 424
#define MMU_INGPKTCELLLIMITIBPm 425
#define MMU_INGPKTCELLUSEm 426
#define MMU_IPMCBITMAP_CG0m 427
#define MMU_IPMCBITMAP_CG1m 428
#define MMU_IPMC_GROUP_TBL0m 429
#define MMU_IPMC_GROUP_TBL1m 430
#define MMU_IPMC_GROUP_TBL2m 431
#define MMU_IPMC_GROUP_TBL3m 432
#define MMU_IPMC_GROUP_TBL4m 433
#define MMU_IPMC_GROUP_TBL5m 434
#define MMU_IPMC_GROUP_TBL6m 435
#define MMU_IPMC_GROUP_TBL7m 436
#define MMU_IPMC_GROUP_TBL8m 437
#define MMU_IPMC_INDEXm 438
#define MMU_IPMC_PTRm 439
#define MMU_IPMC_REP_10G_MEMORYm 440
#define MMU_IPMC_VLAN_TBLm 441
#define MMU_IPMC_VLAN_TBL_MEM0m 442
#define MMU_IPMC_VLAN_TBL_MEM1m 443
#define MMU_MAX_BUCKET_GPORTm 444
#define MMU_MEMORIES1_AGING_CTRm 445
#define MMU_MEMORIES1_AGING_EXPm 446
#define MMU_MEMORIES1_CAB0m 447
#define MMU_MEMORIES1_CAB1m 448
#define MMU_MEMORIES1_CAB2m 449
#define MMU_MEMORIES1_CAB3m 450
#define MMU_MEMORIES1_CBPDATA0m 451
#define MMU_MEMORIES1_CBPDATA1m 452
#define MMU_MEMORIES1_CBPDATA2m 453
#define MMU_MEMORIES1_CBPDATA3m 454
#define MMU_MEMORIES1_CBPHEADERm 455
#define MMU_MEMORIES1_CCPm 456
#define MMU_MEMORIES1_CFAPm 457
#define MMU_MEMORIES1_E2EHOL_BM_0m 458
#define MMU_MEMORIES1_E2EHOL_BM_1m 459
#define MMU_MEMORIES1_E2EHOL_BM_2m 460
#define MMU_MEMORIES1_IPMCREPm 461
#define MMU_MEMORIES1_IPMC_GROUP_TBLm 462
#define MMU_MEMORIES1_IPMC_VLAN_TBLm 463
#define MMU_MEMORIES1_MSTP_TBLm 464
#define MMU_MEMORIES1_PIDm 465
#define MMU_MEMORIES1_PPPm 466
#define MMU_MEMORIES1_SFAPm 467
#define MMU_MEMORIES1_ST_PORT_TBLm 468
#define MMU_MEMORIES2_EGR_TRUNK_MAPm 469
#define MMU_MEMORIES2_SRC_TRUNK_MAPm 470
#define MMU_MEMORIES2_XQ0m 471
#define MMU_MEMORIES2_XQ1m 472
#define MMU_MEMORIES2_XQ2m 473
#define MMU_MEMORIES2_XQ3m 474
#define MMU_MEMORIES2_XQ4m 475
#define MMU_MEMORIES2_XQ5m 476
#define MMU_MEMORIES2_XQ6m 477
#define MMU_MEMORIES2_XQ7m 478
#define MMU_MEMORIES2_XQ8m 479
#define MMU_MEMORIES2_XQ9m 480
#define MMU_MEMORIES2_XQ10m 481
#define MMU_MEMORIES2_XQ11m 482
#define MMU_MEMORIES2_XQ12m 483
#define MMU_MEMORIES2_XQ13m 484
#define MMU_MEMORIES2_XQ14m 485
#define MMU_MEMORIES2_XQ15m 486
#define MMU_MEMORIES3_XQ16m 487
#define MMU_MEMORIES3_XQ17m 488
#define MMU_MEMORIES3_XQ18m 489
#define MMU_MEMORIES3_XQ19m 490
#define MMU_MEMORIES3_XQ20m 491
#define MMU_MEMORIES3_XQ21m 492
#define MMU_MEMORIES3_XQ22m 493
#define MMU_MEMORIES3_XQ23m 494
#define MMU_MEMORIES3_XQ24m 495
#define MMU_MEMORIES3_XQ25m 496
#define MMU_MEMORIES3_XQ26m 497
#define MMU_MEMORIES3_XQ27m 498
#define MMU_MEMORIES3_XQ28m 499
#define MMU_MEMORIES3_XQ29m 500
#define MMU_MEMORIES3_XQ30m 501
#define MMU_MEMORIES3_XQ31m 502
#define MMU_MIN_BUCKET_GPORTm 503
#define MMU_PBM_COS_CCPTR_STATUS_CG0m 504
#define MMU_PBM_COS_CCPTR_STATUS_CG1m 505
#define MMU_PFAP_MEMm 506
#define MMU_PKTLINK0m 507
#define MMU_PKTLINK1m 508
#define MMU_PKTLINK2m 509
#define MMU_PKTLINK3m 510
#define MMU_PKTLINK4m 511
#define MMU_PKTLINK5m 512
#define MMU_PKTLINK6m 513
#define MMU_PKTLINK7m 514
#define MMU_PKTLINK8m 515
#define MMU_PKTLINK9m 516
#define MMU_PKTLINK10m 517
#define MMU_PKTLINK11m 518
#define MMU_PKTLINK12m 519
#define MMU_PKTLINK13m 520
#define MMU_PKTLINK14m 521
#define MMU_PKTLINK15m 522
#define MMU_PKTLINK16m 523
#define MMU_PKTLINK17m 524
#define MMU_PKTLINK18m 525
#define MMU_PKTLINK19m 526
#define MMU_PKTLINK20m 527
#define MMU_PKTLINK21m 528
#define MMU_PKTLINK22m 529
#define MMU_PKTLINK23m 530
#define MMU_PKTLINK24m 531
#define MMU_PKTLINK25m 532
#define MMU_PKTLINK26m 533
#define MMU_PKTLINK27m 534
#define MMU_PKTLINK28m 535
#define MMU_PKTLINK29m 536
#define MMU_PKTLINK30m 537
#define MMU_PKTLINK31m 538
#define MMU_PKTLINK32m 539
#define MMU_PKTLINK33m 540
#define MMU_PKTLINK34m 541
#define MMU_PKTLINK35m 542
#define MMU_PKTLINK36m 543
#define MMU_PKTLINK37m 544
#define MMU_PKTLINK38m 545
#define MMU_PKTLINK39m 546
#define MMU_PKTLINK40m 547
#define MMU_PKTLINK41m 548
#define MMU_PKTLINK42m 549
#define MMU_PKTLINK43m 550
#define MMU_PKTLINK44m 551
#define MMU_PKTLINK45m 552
#define MMU_PKTLINK46m 553
#define MMU_PKTLINK47m 554
#define MMU_PKTLINK48m 555
#define MMU_PKTLINK49m 556
#define MMU_PKTLINK50m 557
#define MMU_PKTLINK51m 558
#define MMU_PKTLINK52m 559
#define MMU_PKTLINK53m 560
#define MMU_PTRCACHE_CG0_CH0m 561
#define MMU_PTRCACHE_CG0_CH1m 562
#define MMU_PTRCACHE_CG1_CH0m 563
#define MMU_PTRCACHE_CG1_CH1m 564
#define MMU_PTRCACHE_CH0m 565
#define MMU_PTRCACHE_CH1m 566
#define MMU_WAIT_QUEUE_BITMAP_CG0_CH0m 567
#define MMU_WAIT_QUEUE_BITMAP_CG0_CH1m 568
#define MMU_WAIT_QUEUE_BITMAP_CG1_CH0m 569
#define MMU_WAIT_QUEUE_BITMAP_CG1_CH1m 570
#define MMU_WAIT_QUEUE_CG0_CH0_HIm 571
#define MMU_WAIT_QUEUE_CG0_CH0_LOm 572
#define MMU_WAIT_QUEUE_CG0_CH1_HIm 573
#define MMU_WAIT_QUEUE_CG0_CH1_LOm 574
#define MMU_WAIT_QUEUE_CG1_CH0_HIm 575
#define MMU_WAIT_QUEUE_CG1_CH0_LOm 576
#define MMU_WAIT_QUEUE_CG1_CH1_HIm 577
#define MMU_WAIT_QUEUE_CG1_CH1_LOm 578
#define MMU_WAIT_QUEUE_CH0_HIm 579
#define MMU_WAIT_QUEUE_CH0_LOm 580
#define MMU_WAIT_QUEUE_CH1_HIm 581
#define MMU_WAIT_QUEUE_CH1_LOm 582
#define MMU_WRED_CFG_CELLm 583
#define MMU_WRED_CFG_PACKETm 584
#define MMU_WRED_PORT_CFG_CELLm 585
#define MMU_WRED_PORT_CFG_PACKETm 586
#define MMU_WRED_PORT_THD_0_CELLm 587
#define MMU_WRED_PORT_THD_0_PACKETm 588
#define MMU_WRED_PORT_THD_1_CELLm 589
#define MMU_WRED_PORT_THD_1_PACKETm 590
#define MMU_WRED_THD_0_CELLm 591
#define MMU_WRED_THD_0_PACKETm 592
#define MMU_WRED_THD_1_CELLm 593
#define MMU_WRED_THD_1_PACKETm 594
#define MMU_XQ0m 595
#define MMU_XQ1m 596
#define MMU_XQ2m 597
#define MMU_XQ3m 598
#define MMU_XQ4m 599
#define MMU_XQ5m 600
#define MMU_XQ6m 601
#define MMU_XQ7m 602
#define MMU_XQ8m 603
#define MMU_XQ9m 604
#define MMU_XQ10m 605
#define MMU_XQ11m 606
#define MMU_XQ12m 607
#define MMU_XQ13m 608
#define MMU_XQ14m 609
#define MMU_XQ15m 610
#define MMU_XQ16m 611
#define MMU_XQ17m 612
#define MMU_XQ18m 613
#define MMU_XQ19m 614
#define MMU_XQ20m 615
#define MMU_XQ21m 616
#define MMU_XQ22m 617
#define MMU_XQ23m 618
#define MMU_XQ24m 619
#define MMU_XQ25m 620
#define MMU_XQ26m 621
#define MMU_XQ27m 622
#define MMU_XQ28m 623
#define MMU_XQ29m 624
#define MMU_XQ30m 625
#define MMU_XQ31m 626
#define MMU_XQ32m 627
#define MMU_XQ33m 628
#define MMU_XQ34m 629
#define MMU_XQ35m 630
#define MMU_XQ36m 631
#define MMU_XQ37m 632
#define MMU_XQ38m 633
#define MMU_XQ39m 634
#define MMU_XQ40m 635
#define MMU_XQ41m 636
#define MMU_XQ42m 637
#define MMU_XQ43m 638
#define MMU_XQ44m 639
#define MMU_XQ45m 640
#define MMU_XQ46m 641
#define MMU_XQ47m 642
#define MMU_XQ48m 643
#define MMU_XQ49m 644
#define MMU_XQ50m 645
#define MMU_XQ51m 646
#define MMU_XQ52m 647
#define MMU_XQ53m 648
#define MMU_XQ54m 649
#define MMU_XQ55m 650
#define MODPORT_MAPm 651
#define MODPORT_MAP_EMm 652
#define MODPORT_MAP_IMm 653
#define MODPORT_MAP_SWm 654
#define MPLS_ENTRYm 655
#define MPLS_ENTRY_SCRATCHm 656
#define MPLS_EXPm 657
#define MPLS_STATION_TCAMm 658
#define MY_STATIONm 659
#define NEXT_HOP_EXTm 660
#define NEXT_HOP_INTm 661
#define NONUCAST_TRUNK_BLOCK_MASKm 662
#define PORT_CBL_TABLEm 663
#define PORT_COS_MAPm 664
#define PORT_LAG_FAILOVER_SETm 665
#define PORT_OR_TRUNK_MAC_ACTIONm 666
#define PORT_OR_TRUNK_MAC_COUNTm 667
#define PORT_OR_TRUNK_MAC_LIMITm 668
#define PORT_TABm 669
#define PORT_TAB1m 670
#define PR_TABm 671
#define PTABLEm 672
#define SOURCE_TRUNK_MAP_TABLEm 673
#define SOURCE_VPm 674
#define SRC_MODID_BLOCKm 675
#define STGm 676
#define STG_TABm 677
#define SYSTEM_CONFIG_TABLEm 678
#define TCP_FNm 679
#define TOP_ENTRYm 680
#define TOS_FNm 681
#define TRNK_DSTm 682
#define TRUNK32_CONFIG_TABLEm 683
#define TRUNK32_PORT_TABLEm 684
#define TRUNK_BITMAPm 685
#define TRUNK_CBL_TABLEm 686
#define TRUNK_EGR_MASKm 687
#define TRUNK_GROUPm 688
#define TRUNK_VLAN_RANGE_IDXm 689
#define TTABLE_TBMAPm 690
#define TTABLE_TTRm 691
#define TTL_FNm 692
#define UDF_OFFSETm 693
#define VFIm 694
#define VFI_BITMAPm 695
#define VFP_POLICY_TABLEm 696
#define VFP_TCAMm 697
#define VLAN_COS_MAPm 698
#define VLAN_DATAm 699
#define VLAN_MACm 700
#define VLAN_MAC_ENTRYm 701
#define VLAN_MAC_SCRATCHm 702
#define VLAN_MAC_VALIDm 703
#define VLAN_OR_VFI_MAC_COUNTm 704
#define VLAN_OR_VFI_MAC_LIMITm 705
#define VLAN_PROFILE_2m 706
#define VLAN_PROFILE_TABm 707
#define VLAN_PROTOCOLm 708
#define VLAN_PROTOCOL_DATAm 709
#define VLAN_RANGE_IDXm 710
#define VLAN_SUBNETm 711
#define VLAN_SUBNET_DATAm 712
#define VLAN_SUBNET_DATA_ONLYm 713
#define VLAN_SUBNET_ONLYm 714
#define VLAN_SUBNET_TCAMm 715
#define VLAN_TABm 716
#define VLAN_XLATEm 717
#define VLAN_XLATE_DATA_ONLYm 718
#define VLAN_XLATE_MASKm 719
#define VLAN_XLATE_ONLYm 720
#define VLAN_XLATE_SCRATCHm 721
#define VPLSTABLEm 722
#define VPLS_BITMAP_TABLEm 723
#define VPLS_LABELm 724
#define VRF_VFI_INTFm 725
#define VTABLEm 726
#define XFILTER_FFPCOUNTERSm 727
#define XFILTER_FFPCOUNTERS_TEST0m 728
#define XFILTER_FFPCOUNTERS_TEST1m 729
#define XFILTER_FFPIPBYTECOUNTERSm 730
#define XFILTER_FFPIPBYTECOUNTERS_TEST0m 731
#define XFILTER_FFPIPBYTECOUNTERS_TEST1m 732
#define XFILTER_FFPIPPACKETCOUNTERSm 733
#define XFILTER_FFPIPPACKETCOUNTERS_TEST0m 734
#define XFILTER_FFPIPPACKETCOUNTERS_TEST1m 735
#define XFILTER_FFPOPBYTECOUNTERSm 736
#define XFILTER_FFPOPBYTECOUNTERS_TEST0m 737
#define XFILTER_FFPOPBYTECOUNTERS_TEST1m 738
#define XFILTER_FFPOPPACKETCOUNTERSm 739
#define XFILTER_FFPOPPACKETCOUNTERS_TEST0m 740
#define XFILTER_FFPOPPACKETCOUNTERS_TEST1m 741
#define XFILTER_METERINGm 742
#define XFILTER_METERING_TEST0m 743
#define XFILTER_METERING_TEST1m 744
#define XFILTER_METERING_TEST2m 745
#define XFILTER_METERING_TEST3m 746
#define X_ARB_TDM_TABLEm 747
#define Y_ARB_TDM_TABLEm 748
#define NUM_SOC_MEM 749

typedef int soc_field_t;

/* NOTE: 'FIELDf' is the zero value */
#define INVALIDf -1
#define FIELDf 0
#define A0_DLLBYP_TXDESKf 1
#define A0_TX_DLLDSK_LOCKEDf 2
#define AAAKf 3
#define AARB_ECO_OFFf 4
#define ABORTf 5
#define ABORT_DMA_CH0f 6
#define ABORT_DMA_CH1f 7
#define ABORT_DMA_CH2f 8
#define ABORT_DMA_CH3f 9
#define ABORT_STAT_DMAf 10
#define ABORT_TBL_DMAf 11
#define ACCESS_MODEf 12
#define ACL_END_ADDRf 13
#define ACL_START_ADDRf 14
#define ACTIONf 15
#define ACTIVATEQf 16
#define ACTIVEf 17
#define ACTIVE_PORT_BITMAPf 18
#define ACTUAL_ADDROUTf 19
#define ACTUAL_AINDEXf 20
#define ACTUAL_BITPOSf 21
#define ACT_LOW_INTf 22
#define AD28_TBXf 23
#define ADD144_IPf 24
#define ADD72_IPf 25
#define ADDMUXf 26
#define ADDRf 27
#define ADDR1f 28
#define ADDR2f 29
#define ADDRESSf 30
#define ADDRESS_0f 31
#define ADDRESS_1f 32
#define ADDRFAILf 33
#define ADDR_ADJ_DIRf 34
#define ADDR_ADJ_VALf 35
#define ADDR_CLASS_2f 36
#define ADDR_PAD_DRIVEf 37
#define ADDR_PAD_SLEWf 38
#define ADDR_SAMP_ERRf 39
#define ADDR_SM_STATEf 40
#define ADD_INNER_TAGf 41
#define ADD_VIDf 42
#define ADFPCNTR_DEDf 43
#define ADFPCNTR_SECf 44
#define ADJ_MAC_INDEXf 45
#define ADL2DST_DEDf 46
#define ADL2DST_SECf 47
#define ADL2SRC_DEDf 48
#define ADL2SRC_SECf 49
#define ADL2_DEDf 50
#define ADL2_SECf 51
#define ADL3DST_DEDf 52
#define ADL3DST_SECf 53
#define ADL3SRC_DEDf 54
#define ADL3SRC_SECf 55
#define ADL3_DEDf 56
#define ADL3_SECf 57
#define ADMIf 58
#define ADPADf 59
#define ADREQ0FIFOCOUNT_GTE_HITHRf 60
#define ADREQ0FIFO_FULLf 61
#define ADREQ0FIFO_OVERFLOWf 62
#define ADREQ0FIFO_TMf 63
#define ADREQ1FIFOCOUNT_GTE_HITHRf 64
#define ADREQ1FIFO_FULLf 65
#define ADREQ1FIFO_OVERFLOWf 66
#define ADREQ1FIFO_TMf 67
#define ADRSf 68
#define ADR_MODEf 69
#define ADVf 70
#define AD_EXT_CNTRf 71
#define AD_EXT_L2f 72
#define AD_EXT_L3f 73
#define AD_EXT_L4f 74
#define AD_MODEf 75
#define AD_RSVDf 76
#define AD_TBXf 77
#define AFIFO_RSTf 78
#define AGEENf 79
#define AGE_CMD_COMPLETEf 80
#define AGE_COUNTf 81
#define AGE_ENf 82
#define AGE_ENAf 83
#define AGE_ENABLEf 84
#define AGE_IPFIX_ERRf 85
#define AGE_MAXCNTf 86
#define AGE_PERIODf 87
#define AGE_PROCf 88
#define AGE_PROC_BUSYf 89
#define AGE_START_ADDRf 90
#define AGE_TESTf 91
#define AGE_TICK_COUNTf 92
#define AGE_TICK_OVERFLOWf 93
#define AGE_VALf 94
#define AGGRESSIVEf 95
#define AGINGLIMITCOS0f 96
#define AGINGLIMITCOS1f 97
#define AGINGLIMITCOS2f 98
#define AGINGLIMITCOS3f 99
#define AGINGLIMITCOS4f 100
#define AGINGLIMITCOS5f 101
#define AGINGLIMITCOS6f 102
#define AGINGLIMITCOS7f 103
#define AGINGLIMITPRI0f 104
#define AGINGLIMITPRI1f 105
#define AGINGLIMITPRI10f 106
#define AGINGLIMITPRI11f 107
#define AGINGLIMITPRI12f 108
#define AGINGLIMITPRI13f 109
#define AGINGLIMITPRI14f 110
#define AGINGLIMITPRI15f 111
#define AGINGLIMITPRI2f 112
#define AGINGLIMITPRI3f 113
#define AGINGLIMITPRI4f 114
#define AGINGLIMITPRI5f 115
#define AGINGLIMITPRI6f 116
#define AGINGLIMITPRI7f 117
#define AGINGLIMITPRI8f 118
#define AGINGLIMITPRI9f 119
#define AGINGMASKf 120
#define AGINGMBISTDONEf 121
#define AGINGMBISTENf 122
#define AGINGMBISTGOf 123
#define AGINGTICKSELf 124
#define AGING_CTRf 125
#define AGING_CTR_PAR_ERRf 126
#define AGING_CTR_PAR_ERR_ENf 127
#define AGING_EXPf 128
#define AGING_EXP_PAR_ERRf 129
#define AGING_EXP_PAR_ERR_ENf 130
#define AINDEXf 131
#define AINDEX_STATUSf 132
#define ALGORITHMf 133
#define ALLOWED_PORT_BITMAPf 134
#define ALLOWED_PORT_BITMAP_HIf 135
#define ALLOWED_PORT_BITMAP_LOf 136
#define ALLOW_GLOBAL_ROUTEf 137
#define ALLOW_IPMC_INDEX_WRAP_AROUNDf 138
#define ALLOW_L2MC_INDEX_WRAP_AROUNDf 139
#define ALLOW_MOVE_IN_CLASSf 140
#define ALLOW_SRC_MODf 141
#define ALL_GLOBAL_MASK_TCAMS_TM_7_0f 142
#define ALL_TCAMS_TM_7_0f 143
#define ALTERNATE_EMIRROR_BITMAP_TMf 144
#define ALTERNATE_EMIRROR_BITMAP_WWf 145
#define ALWAYS_APPLY_CPU_PRI_SELf 146
#define ALWAYS_CRC_REGENf 147
#define ALWAYS_DRIVE_DBUSf 148
#define ALWAYS_SET_HG_HDR_DONOT_LEARNf 149
#define ANACK2f 150
#define ANCPLTf 151
#define ANENf 152
#define ANERRf 153
#define ANMSGf 154
#define ANNPf 155
#define ANTOGf 156
#define ANYSTARTf 157
#define APPLY_EGR_MASK_ON_L2f 158
#define APPLY_EGR_MASK_ON_L3f 159
#define APPLY_EGR_MASK_ON_UC_ONLYf 160
#define APPLY_MTU_CHECK_ON_HIGIG_IPMCf 161
#define APPLY_SRCMOD_BLOCK_ON_UC_ONLYf 162
#define APRE_BITf 163
#define ARBIT_CNT_CONFIGf 164
#define ARB_STATE_0f 165
#define ARB_STATE_1f 166
#define ARB_STATE_2f 167
#define ARB_STATE_3f 168
#define AREF_COUNTf 169
#define AREF_IDLEf 170
#define AREF_STATE_0f 171
#define AREF_STATE_1f 172
#define AREF_STATE_2f 173
#define AREF_STATE_3f 174
#define AREF_WAIT_TIMEf 175
#define ARESETf 176
#define ARL_BUCKET_OVRf 177
#define ARL_CONFIGf 178
#define ARL_DEFIP_ERRf 179
#define ARL_DMA_CNT0f 180
#define ARL_DMA_DONEf 181
#define ARL_DMA_ENf 182
#define ARL_DMA_XFERf 183
#define ARL_DMA_XFER_DONEf 184
#define ARL_DONE_FAILUREf 185
#define ARL_ERRORf 186
#define ARL_INITf 187
#define ARL_INTERFACE_DONE_FAILUREf 188
#define ARL_IPMC_ERRf 189
#define ARL_L2MC_ERRf 190
#define ARL_L2RAM_1_ERRf 191
#define ARL_L2RAM_2_ERRf 192
#define ARL_L2RAM_3_ERRf 193
#define ARL_L2RAM_4_ERRf 194
#define ARL_L2RAM_5_ERRf 195
#define ARL_L2RAM_6_ERRf 196
#define ARL_L2RAM_7_ERRf 197
#define ARL_L2RAM_8_ERRf 198
#define ARL_L2_PARITY_ERRORf 199
#define ARL_L2_STATIC_ERRf 200
#define ARL_L2_VALID_ERRf 201
#define ARL_L3IF_ERRf 202
#define ARL_L3RAM_1_ERRf 203
#define ARL_L3RAM_2_ERRf 204
#define ARL_L3RAM_3_ERRf 205
#define ARL_L3RAM_4_ERRf 206
#define ARL_L3RAM_5_ERRf 207
#define ARL_L3RAM_6_ERRf 208
#define ARL_L3RAM_7_ERRf 209
#define ARL_L3RAM_8_ERRf 210
#define ARL_L3_PARITY_ERRORf 211
#define ARL_L3_VALID_ERRf 212
#define ARL_LATENCYf 213
#define ARL_LPM_HI_PARITY_ERRORf 214
#define ARL_LPM_LO_PARITY_ERRORf 215
#define ARL_MBUFf 216
#define ARL_MBUF_DROPf 217
#define ARL_MSG_DROPPEDf 218
#define ARL_MSG_RCV_OFFf 219
#define ARL_PHASEf 220
#define ARL_QVLAN_ERRf 221
#define ARL_QVLAN_PARITY_ERRORf 222
#define ARL_RDY_MSG0f 223
#define ARL_RDY_MSG1f 224
#define ARL_RDY_MSG2f 225
#define ARL_RDY_MSG3f 226
#define ARL_REQUESTf 227
#define ARL_SPF_ERRf 228
#define ARL_STG_ERRf 229
#define ARL_TO_FFP_DONE_FAILUREf 230
#define ARP_RARP_TO_FPf 231
#define ARP_REPLY_DROPf 232
#define ARP_REPLY_TO_CPUf 233
#define ARP_REQUEST_DROPf 234
#define ARP_REQUEST_TO_CPUf 235
#define ARP_VALIDATION_ENf 236
#define ASF_CELL_NUMf 237
#define ASF_ENf 238
#define ASF_ENABLEf 239
#define ASF_PKT_SIZEf 240
#define ASF_PORT_SPEEDf 241
#define ASF_QUEUE_SIZEf 242
#define ASMDRf 243
#define ASM_FIFO_ERRf 244
#define ASM_IGMU_ERRf 245
#define ASM_PARITY_ERRf 246
#define ASM_PKTID_ERRf 247
#define ASSOCIATED_DATAf 248
#define ATE_ERR_THRESHf 249
#define ATE_TEST_ENABLEf 250
#define ATTEN_FREFf 251
#define AUTONEG_COMPLETEf 252
#define AUTOSf 253
#define AUTOZf 254
#define AUTO_CLEAR_ENf 255
#define AUTO_PADf 256
#define AUX_ING_L3_NEXT_HOP_TMf 257
#define AVAIL_RESETf 258
#define AVGIPGf 259
#define AVGQSIZEf 260
#define AVGQSIZE_CELLf 261
#define AVGQSIZE_PACKETf 262
#define BANKADDRf 263
#define BANKCNTf 264
#define BANKCNT_THRSHf 265
#define BCAST_ENf 266
#define BCAST_ENABLEf 267
#define BCAST_MASK_SELf 268
#define BCAST_METER_INDEXf 269
#define BCM5632_ENf 270
#define BEATSf 271
#define BEAT_COUNTf 272
#define BE_CHECK_ENf 273
#define BIASGEN_DAC_CTRLf 274
#define BIASGEN_DAC_ENf 275
#define BIASGEN_RESETf 276
#define BIASIN_ENf 277
#define BIAS_CTRLf 278
#define BIGMACRSTLf 279
#define BIGMAC_RESETf 280
#define BIG_ICMPV6_PKTf 281
#define BIG_ICMPV6_PKT_SIZEf 282
#define BIG_ICMP_PKTf 283
#define BIG_ICMP_PKT_SIZEf 284
#define BIG_ING_BUF_CELL_OBSf 285
#define BIG_ING_BUF_OVERFLOWf 286
#define BISRRDDATAf 287
#define BISR_LOAD_DONEf 288
#define BISR_LOAD_GOf 289
#define BISR_RD_DATAf 290
#define BISR_RD_DATA_HIf 291
#define BISTEND_ADDRf 292
#define BISTFAIL_COUNTf 293
#define BIST_DBG_COMPARE_ENf 294
#define BIST_DBG_DATA_SLICE_OR_STATUS_SELf 295
#define BIST_DBG_DATA_VALIDf 296
#define BIST_DEBUG_COMPARE_ENf 297
#define BIST_DONEf 298
#define BIST_DONE0f 299
#define BIST_DONE1f 300
#define BIST_DONE2f 301
#define BIST_DONE3f 302
#define BIST_DONE_ALLf 303
#define BIST_ENf 304
#define BIST_EN0f 305
#define BIST_EN1f 306
#define BIST_EN2f 307
#define BIST_EN3f 308
#define BIST_EN4f 309
#define BIST_EN5f 310
#define BIST_EN6f 311
#define BIST_EN7f 312
#define BIST_ENABLEf 313
#define BIST_ERRORf 314
#define BIST_ERR_ANYf 315
#define BIST_ERR_CNTf 316
#define BIST_FAILf 317
#define BIST_GOf 318
#define BIST_MODEf 319
#define BIST_PASSf 320
#define BIST_PASSFAILf 321
#define BIST_SKIP_ERROR_CNTf 322
#define BIST_STATUSf 323
#define BITMAPf 324
#define BITMAP_HIf 325
#define BITMAP_LOf 326
#define BITPOSf 327
#define BIT_MASKf 328
#define BIT_MODEf 329
#define BIT_POSf 330
#define BIT_VALf 331
#define BK2BK_ESM_ELIGIBLEf 332
#define BKGND_PROC_ERRf 333
#define BKGND_PROC_SECf 334
#define BKPDISCARD_ACCT_ENf 335
#define BKPDISCARD_ENf 336
#define BKP_DISC_PRIORITY_UPDATE_ENABLEf 337
#define BKSCAN_DISABLEf 338
#define BKT_SIZEf 339
#define BKT_UPDATE_SEL_BMPf 340
#define BLf 341
#define BLK_BITMAPf 342
#define BLK_BITMAP_0f 343
#define BLK_BITMAP_1f 344
#define BLK_BITMAP_HIf 345
#define BLK_BITMAP_LOf 346
#define BLOCKCOUNTf 347
#define BLOCKED_PORTS_FP_DISABLEf 348
#define BLOCK_COUNTf 349
#define BLOCK_MASKf 350
#define BLOCK_MASK_0f 351
#define BLOCK_MASK_1f 352
#define BLOCK_MASK_Af 353
#define BLOCK_MASK_Bf 354
#define BLOCK_MASK_HIf 355
#define BLOCK_MASK_LOf 356
#define BLOCK_MOP_ALSOf 357
#define BMAPf 358
#define BOND_FEATURE_ENf 359
#define BOUNDARY_MPLS_BITSf 360
#define BPDUf 361
#define BPDU1f 362
#define BPDU2f 363
#define BPDU2HIf 364
#define BPDU2LOf 365
#define BPDU3f 366
#define BPDU3HIf 367
#define BPDU3LOf 368
#define BPDU4f 369
#define BPDU4HIf 370
#define BPDU4LOf 371
#define BPDU5HIf 372
#define BPDU5LOf 373
#define BPDU_HIf 374
#define BPDU_INVALID_VLAN_DROPf 375
#define BPDU_LOf 376
#define BP_NO_BOFFf 377
#define BRKLINKf 378
#define BSAFE_OP_DONEf 379
#define BSE_CMDMEM_DONEf 380
#define BSIZEf 381
#define BTf 382
#define BUBBLE_CNTLf 383
#define BUCKETf 384
#define BUCKETAGEf 385
#define BUCKETCOUNTf 386
#define BUCKETSIZEf 387
#define BUCKET_BITMAPf 388
#define BUCKET_COUNTf 389
#define BUCKET_IDXf 390
#define BUCKET_IDX_0f 391
#define BUCKET_IDX_1f 392
#define BUCKET_INDEXf 393
#define BUCKET_MAXf 394
#define BUCKET_MIN_HIGHf 395
#define BUCKET_MIN_LOWf 396
#define BURST_STAT_SELf 397
#define BUSf 398
#define BUS0_1_SELf 399
#define BUS2_SELf 400
#define BUSYf 401
#define BUS_ENf 402
#define BWf 403
#define BW_TIMER_VALUEf 404
#define BYPASSf 405
#define BYPASSMMUf 406
#define BYPASS_SDMODf 407
#define BYPASS_VALf 408
#define BYP_BIASGENf 409
#define BYTELANE0f 410
#define BYTELANE1f 411
#define BYTELANE2f 412
#define BYTELANE3f 413
#define BYTESf 414
#define BYTE_COUNTf 415
#define BYTE_COUNT0f 416
#define BYTE_COUNT1f 417
#define BYTE_COUNT2f 418
#define BYTE_COUNT3f 419
#define BYTE_COUNT4f 420
#define BYTE_COUNT5f 421
#define BYTE_COUNT6f 422
#define BYTE_COUNT7f 423
#define BYTE_COUNTERf 424
#define BYTE_COUNTER_HIf 425
#define BYTE_COUNTER_LOf 426
#define BYTE_MODEf 427
#define BYT_CNT_WRAPf 428
#define C45_SELf 429
#define CAB0f 430
#define CAB0_DONEf 431
#define CAB1f 432
#define CAB1_DONEf 433
#define CAB2f 434
#define CAB2_DONEf 435
#define CAB3f 436
#define CAB3_DONEf 437
#define CABBOOTOUTTIMERf 438
#define CABEB_ENf 439
#define CAM0_SAMf 440
#define CAM0_TMf 441
#define CAM1_SAMf 442
#define CAM1_TMf 443
#define CAM2_SAMf 444
#define CAM2_TMf 445
#define CAM3_SAMf 446
#define CAM3_TMf 447
#define CAM4_SAMf 448
#define CAM4_TMf 449
#define CAM5_SAMf 450
#define CAM5_TMf 451
#define CAM6_TMf 452
#define CAM7_TMf 453
#define CAMBIST_GOf 454
#define CAMMBIST_DONEf 455
#define CAM_0_ENABLEf 456
#define CAM_1_ENABLEf 457
#define CAM_2_ENABLEf 458
#define CAM_3_ENABLEf 459
#define CAM_4_ENABLEf 460
#define CAM_5_ENABLEf 461
#define CAM_6_ENABLEf 462
#define CAM_7_ENABLEf 463
#define CAM_BIST_DONEf 464
#define CAM_BIST_ENf 465
#define CAM_BIST_ENABLE_SLICE_0f 466
#define CAM_BIST_ENABLE_SLICE_0_LOWERf 467
#define CAM_BIST_ENABLE_SLICE_0_UPPERf 468
#define CAM_BIST_ENABLE_SLICE_1f 469
#define CAM_BIST_ENABLE_SLICE_1_LOWERf 470
#define CAM_BIST_ENABLE_SLICE_1_UPPERf 471
#define CAM_BIST_ENABLE_SLICE_2f 472
#define CAM_BIST_ENABLE_SLICE_2_LOWERf 473
#define CAM_BIST_ENABLE_SLICE_2_UPPERf 474
#define CAM_BIST_ENABLE_SLICE_3f 475
#define CAM_BIST_ENABLE_SLICE_3_LOWERf 476
#define CAM_BIST_ENABLE_SLICE_3_UPPERf 477
#define CAM_BIST_GOf 478
#define CAM_BIST_SKIP_COUNTf 479
#define CAM_BIST_STATUSf 480
#define CAM_BIST_STATUS_DATA_SEL_f 481
#define CAM_CONTROL_SLICE_0f 482
#define CAM_CONTROL_SLICE_1f 483
#define CAM_CONTROL_SLICE_2f 484
#define CAM_CONTROL_SLICE_3f 485
#define CAM_CTRLf 486
#define CAM_DEBUG_ENABLE_SLICE_0f 487
#define CAM_DEBUG_ENABLE_SLICE_0_LOWERf 488
#define CAM_DEBUG_ENABLE_SLICE_0_UPPERf 489
#define CAM_DEBUG_ENABLE_SLICE_1f 490
#define CAM_DEBUG_ENABLE_SLICE_1_LOWERf 491
#define CAM_DEBUG_ENABLE_SLICE_1_UPPERf 492
#define CAM_DEBUG_ENABLE_SLICE_2f 493
#define CAM_DEBUG_ENABLE_SLICE_2_LOWERf 494
#define CAM_DEBUG_ENABLE_SLICE_2_UPPERf 495
#define CAM_DEBUG_ENABLE_SLICE_3f 496
#define CAM_DEBUG_ENABLE_SLICE_3_LOWERf 497
#define CAM_DEBUG_ENABLE_SLICE_3_UPPERf 498
#define CAM_S10_STATUSf 499
#define CAM_S12_STATUSf 500
#define CAM_S14_STATUSf 501
#define CAM_S15_STATUSf 502
#define CAM_S2_STATUSf 503
#define CAM_S3_STATUSf 504
#define CAM_S5_STATUSf 505
#define CAM_S6_STATUSf 506
#define CAM_S8_STATUSf 507
#define CAM_SIZEf 508
#define CAPFORCESLOWDOWNf 509
#define CAPFORCESLOWDOWN_ENf 510
#define CAPRESTARTf 511
#define CAPSELECTM_ENf 512
#define CAPSELECT_3_0f 513
#define CAPSELECT_4f 514
#define CAPTURED_DATAf 515
#define CAPTURE_SELf 516
#define CAPT_DATAf 517
#define CAP_AVERAGEf 518
#define CAP_RETRY_ENf 519
#define CBD0f 520
#define CBD1f 521
#define CBD2f 522
#define CBD3f 523
#define CBHf 524
#define CBI_REQUESTf 525
#define CBLDROPf 526
#define CBL_TMf 527
#define CBP0_DONEf 528
#define CBP1_DONEf 529
#define CBP2_DONEf 530
#define CBP3_DONEf 531
#define CBPCELLHDRPARITYERRORf 532
#define CBPCELLHDRPARITYERRORINTMASKf 533
#define CBPD0MBISTDONEf 534
#define CBPD0MBISTENf 535
#define CBPD0MBISTGOf 536
#define CBPD1MBISTDONEf 537
#define CBPD1MBISTENf 538
#define CBPD1MBISTGOf 539
#define CBPD2MBISTDONEf 540
#define CBPD2MBISTENf 541
#define CBPD2MBISTGOf 542
#define CBPD3MBISTDONEf 543
#define CBPD3MBISTENf 544
#define CBPD3MBISTGOf 545
#define CBPDATAf 546
#define CBPDATA0f 547
#define CBPDATA1f 548
#define CBPDATA2f 549
#define CBPDATA3f 550
#define CBPERRORPOINTERf 551
#define CBPFULLSTATUSf 552
#define CBPHEADERf 553
#define CBPHMBISTDONEf 554
#define CBPHMBISTENf 555
#define CBPHMBISTGOf 556
#define CBPH_DONEf 557
#define CBPPKTHDRPARITYERRORf 558
#define CBPPKTHDRPARITYERRORINTMASKf 559
#define CBP_FULLf 560
#define CCMf 561
#define CCPf 562
#define CCP0_1B_ERRf 563
#define CCP1_1B_ERRf 564
#define CCPPARITYERRORf 565
#define CCPPARITYERRORINTMASKf 566
#define CCPPARITYERRORPTRf 567
#define CCP_DATAf 568
#define CCP_DONEf 569
#define CCP_PARITYf 570
#define CCP_PAR_ERRf 571
#define CCP_PAR_ERR_ENf 572
#define CCR_Mf 573
#define CCR_Nf 574
#define CDf 575
#define CELLCOUNTf 576
#define CELLCRCf 577
#define CELLCRCCHECKENf 578
#define CELLCRCERRCOUNTf 579
#define CELLCRCERRORf 580
#define CELLCRCERRORSf 581
#define CELLCRCERRPOINTERf 582
#define CELLDISCARDSTATUSf 583
#define CELLDISCARDSTATUS_HG0f 584
#define CELLDISCARDSTATUS_HG12f 585
#define CELLHOLSTATUSf 586
#define CELLIBPSTATUSf 587
#define CELLIBPSTATUS_HG0f 588
#define CELLIBPSTATUS_HG12f 589
#define CELLMAXLIMITf 590
#define CELLMAXRESUMELIMITf 591
#define CELLNOTIPERRORf 592
#define CELLNOTIPINTMASKf 593
#define CELLNOTIPSHUTDOWNENf 594
#define CELLPOINTERf 595
#define CELLPTRf 596
#define CELLREQUESTCOUNTf 597
#define CELLRESETLIMITf 598
#define CELLSETLIMITf 599
#define CELLSIZEf 600
#define CELL_CNTf 601
#define CELL_COUNTf 602
#define CELL_CRC_SUMf 603
#define CELL_DATA_ERROR_INTRf 604
#define CELL_DISC_LIMITf 605
#define CELL_LENGTHf 606
#define CELL_PKT_LENGTHf 607
#define CELL_PORT_BITMAPf 608
#define CELL_RESET_LIMITf 609
#define CELL_SET_LIMITf 610
#define CFAPf 611
#define CFAPCCPMBISTDONEf 612
#define CFAPCCPMBISTENf 613
#define CFAPCCPMBISTGOf 614
#define CFAPFAILERRORf 615
#define CFAPFAILINTMASKf 616
#define CFAPFAILSHUTDOWNENf 617
#define CFAPFULLCLEARPOINTf 618
#define CFAPFULLRESETPOINTf 619
#define CFAPFULLSETPOINTf 620
#define CFAPINITf 621
#define CFAPPARITYERRORf 622
#define CFAPPARITYERRORINTMASKf 623
#define CFAPPARITYERRORPTRf 624
#define CFAPPOOLSIZEf 625
#define CFAPREADPOINTERf 626
#define CFAP_1B_ERRf 627
#define CFAP_DATAf 628
#define CFAP_DONEf 629
#define CFAP_MEM_FAILf 630
#define CFAP_MEM_FAIL_ENf 631
#define CFAP_PARITYf 632
#define CFAP_PAR_ERRf 633
#define CFAP_PAR_ERR_ENf 634
#define CFG_PTABLE_TMf 635
#define CFIf 636
#define CFI0_CNGf 637
#define CFI1_CNGf 638
#define CFI_0_MAPPINGf 639
#define CFI_1_MAPPINGf 640
#define CFI_AS_CNGf 641
#define CFI_OR_L3DISABLEf 642
#define CH0_ABORT_DMAf 643
#define CH0_CHAIN_DONEf 644
#define CH0_COS_BMPf 645
#define CH0_COS_BMP_HIf 646
#define CH0_DESC_DONEf 647
#define CH0_DIRECTIONf 648
#define CH0_DMA_ACTIVEf 649
#define CH0_DMA_ENf 650
#define CH0_DROP_RX_PKT_ON_CHAIN_ENDf 651
#define CH0_DROP_TX_PRTS_ZEROf 652
#define CH0_NO_MOD_PBMPf 653
#define CH0_SEL_INTR_ON_DESC_OR_PKTf 654
#define CH1_ABORT_DMAf 655
#define CH1_CHAIN_DONEf 656
#define CH1_COS_BMPf 657
#define CH1_COS_BMP_HIf 658
#define CH1_DESC_DONEf 659
#define CH1_DIRECTIONf 660
#define CH1_DMA_ACTIVEf 661
#define CH1_DMA_ENf 662
#define CH1_DROP_RX_PKT_ON_CHAIN_ENDf 663
#define CH1_DROP_TX_PRTS_ZEROf 664
#define CH1_NO_MOD_PBMPf 665
#define CH1_SEL_INTR_ON_DESC_OR_PKTf 666
#define CH2_ABORT_DMAf 667
#define CH2_CHAIN_DONEf 668
#define CH2_COS_BMPf 669
#define CH2_COS_BMP_HIf 670
#define CH2_DESC_DONEf 671
#define CH2_DIRECTIONf 672
#define CH2_DMA_ACTIVEf 673
#define CH2_DMA_ENf 674
#define CH2_DROP_RX_PKT_ON_CHAIN_ENDf 675
#define CH2_DROP_TX_PRTS_ZEROf 676
#define CH2_NO_MOD_PBMPf 677
#define CH2_SEL_INTR_ON_DESC_OR_PKTf 678
#define CH3_ABORT_DMAf 679
#define CH3_CHAIN_DONEf 680
#define CH3_COS_BMPf 681
#define CH3_COS_BMP_HIf 682
#define CH3_DESC_DONEf 683
#define CH3_DIRECTIONf 684
#define CH3_DMA_ACTIVEf 685
#define CH3_DMA_ENf 686
#define CH3_DROP_RX_PKT_ON_CHAIN_ENDf 687
#define CH3_DROP_TX_PRTS_ZEROf 688
#define CH3_NO_MOD_PBMPf 689
#define CH3_SEL_INTR_ON_DESC_OR_PKTf 690
#define CHAINf 691
#define CHAINTYPEf 692
#define CHAIN_INDEXf 693
#define CHAIN_VALIDf 694
#define CHANGE_CNGf 695
#define CHANGE_CPU_COSf 696
#define CHANGE_DSCPf 697
#define CHANGE_DSCP_TOSf 698
#define CHANGE_INT_PRIORITYf 699
#define CHANGE_PKT_PRIORITYf 700
#define CHANGE_PRIORITYf 701
#define CHANGE_VLANf 702
#define CHANNEL_DELAY_DDR333f 703
#define CHANNEL_DELAY_OTHERSf 704
#define CHECK_DAf 705
#define CHERRORPOINTERf 706
#define CHIPIDf 707
#define CHIP_CONFIG_BITSf 708
#define CHIP_FUNC_INTR_0f 709
#define CHIP_FUNC_INTR_1f 710
#define CHIP_FUNC_INTR_2f 711
#define CHIP_FUNC_INTR_3f 712
#define CHIP_FUNC_INTR_4f 713
#define CHIP_FUNC_INTR_5f 714
#define CHN0_INIT_DONEf 715
#define CHN1_INIT_DONEf 716
#define CHN2_INIT_DONEf 717
#define CHN3_INIT_DONEf 718
#define CHNRESETf 719
#define CHN_INITf 720
#define CHN_INIT_DONEf 721
#define CHN_RESERVEDf 722
#define CHN_RESETf 723
#define CIFf 724
#define CIF_LOST2_HITHRf 725
#define CIF_LOST2_HITHR0f 726
#define CIF_LOST2_HITHR1f 727
#define CIN_PIN_G_COLORf 728
#define CIN_PIN_G_DEC_Cf 729
#define CIN_PIN_G_DEC_Pf 730
#define CIN_PIN_R_COLORf 731
#define CIN_PIN_R_DEC_Cf 732
#define CIN_PIN_R_DEC_Pf 733
#define CIN_PIN_Y_COLORf 734
#define CIN_PIN_Y_DEC_Cf 735
#define CIN_PIN_Y_DEC_Pf 736
#define CIN_POUT_G_COLORf 737
#define CIN_POUT_G_DEC_Cf 738
#define CIN_POUT_G_DEC_Pf 739
#define CIN_POUT_R_COLORf 740
#define CIN_POUT_R_DEC_Cf 741
#define CIN_POUT_R_DEC_Pf 742
#define CIN_POUT_Y_COLORf 743
#define CIN_POUT_Y_DEC_Cf 744
#define CIN_POUT_Y_DEC_Pf 745
#define CLf 746
#define CLASSIFICATION_TAGf 747
#define CLASSIFICATION_TAG_HIf 748
#define CLASSIFICATION_TAG_UPPERf 749
#define CLASS_BASED_SMf 750
#define CLASS_BASED_SM_ENABLEf 751
#define CLASS_BASED_SM_PREVENTED_DROPf 752
#define CLASS_BASED_SM_PREVENTED_TOCPUf 753
#define CLASS_IDf 754
#define CLASS_ID0f 755
#define CLASS_ID1f 756
#define CLASS_ID_0f 757
#define CLASS_ID_1f 758
#define CLASS_ID_2f 759
#define CLASS_ID_3f 760
#define CLASS_TAGf 761
#define CLAUSE_22_REGADRf 762
#define CLAUSE_45_DTYPEf 763
#define CLAUSE_45_REGADRf 764
#define CLEAR_LEARN_TRAPf 765
#define CLEAR_STATUSf 766
#define CLERRORPOINTERf 767
#define CLKB_PAD_NDRIVEf 768
#define CLKB_PAD_NSLEWf 769
#define CLKB_PAD_PDRIVEf 770
#define CLKB_PAD_PSLEWf 771
#define CLKSRCSELf 772
#define CLKS_BETWEEN_PKTSf 773
#define CLK_CLASS_2f 774
#define CLK_DRVf 775
#define CLK_ENABLEf 776
#define CLK_GRANf 777
#define CLK_OUT_ENf 778
#define CLK_PAD_NDRIVEf 779
#define CLK_PAD_NSLEWf 780
#define CLK_PAD_PDRIVEf 781
#define CLK_PAD_PSLEWf 782
#define CLOCKSf 783
#define CLRCNTf 784
#define CLRDROPCTRf 785
#define CLR_CMIC_FIFOf 786
#define CLR_CNTf 787
#define CLR_STATUSf 788
#define CLR_STICKYf 789
#define CMDf 790
#define CMDERRf 791
#define CMDQ_EMPTYf 792
#define CMDQ_ENTRY0_CELLPTRf 793
#define CMDQ_ENTRY0_CMDf 794
#define CMDQ_ENTRY0_DSIBSf 795
#define CMDQ_ENTRY0_PIDf 796
#define CMDQ_ENTRY1_CELLPTRf 797
#define CMDQ_ENTRY1_CMDf 798
#define CMDQ_ENTRY1_DSIBSf 799
#define CMDQ_ENTRY1_PIDf 800
#define CMDQ_FULLf 801
#define CMDQ_POP_ERRORf 802
#define CMDQ_PUSH_ERRORf 803
#define CMDQ_READ_PTRf 804
#define CMDQ_WRITE_PTRf 805
#define CMDWORD_SHADOW_BSE_BITSf 806
#define CMDWORD_SHADOW_CSE_BITSf 807
#define CMDWORD_SHADOW_HSE_BITSf 808
#define CMD_DINf 809
#define CMD_DOUTf 810
#define CMD_IRDYf 811
#define CMD_ISYNCf 812
#define CMD_ORDYf 813
#define CMD_OSYNCf 814
#define CMICARBITERDELAYf 815
#define CMICMINTIMERf 816
#define CMICSLOTSELf 817
#define CMICTXCOSMASKf 818
#define CMIC_BSAFE_CLKGEN_RST_Lf 819
#define CMIC_BSAFE_RST_Lf 820
#define CMIC_DDR0_RST_Lf 821
#define CMIC_DDR1_RST_Lf 822
#define CMIC_EP_RST_Lf 823
#define CMIC_ERRORSf 824
#define CMIC_ESM_RST_Lf 825
#define CMIC_FP_RST_Lf 826
#define CMIC_G2P50_RST_Lf 827
#define CMIC_G2P51_RST_Lf 828
#define CMIC_G2P52_RST_Lf 829
#define CMIC_G2P53_RST_Lf 830
#define CMIC_GP_RST_Lf 831
#define CMIC_GX12_RST_Lf 832
#define CMIC_GX2_RST_Lf 833
#define CMIC_GX4_RST_Lf 834
#define CMIC_GX8_0_RST_Lf 835
#define CMIC_GX8_1_RST_Lf 836
#define CMIC_GX8_2_RST_Lf 837
#define CMIC_GX9_RST_Lf 838
#define CMIC_GXP_RST_Lf 839
#define CMIC_HIG_HDR_UDF20_ENf 840
#define CMIC_HIG_HDR_UDF21_ENf 841
#define CMIC_HIG_HDR_UDF22_ENf 842
#define CMIC_IP_RST_Lf 843
#define CMIC_MMU_RST_Lf 844
#define CMIC_PVT_RST_Lf 845
#define CMIC_SB0_DDR_RST_Lf 846
#define CMIC_SB1_DDR_RST_Lf 847
#define CMIC_SP_RST_Lf 848
#define CMIC_TCAM_RST_Lf 849
#define CMIC_TDM_CONTROLf 850
#define CMIC_XGP0_RST_Lf 851
#define CMIC_XGP1_RST_Lf 852
#define CMIC_XGP2_RST_Lf 853
#define CMIC_XGP3_RST_Lf 854
#define CMIC_XGPLL_LOCKf 855
#define CMIC_XGXS_RST_Lf 856
#define CMIC_XG_PLL0_RST_Lf 857
#define CMIC_XG_PLL1_RST_Lf 858
#define CMIC_XG_PLL_LOCKf 859
#define CMIC_XG_PLL_RST_Lf 860
#define CMIC_XP0_RST_Lf 861
#define CMIC_XP1_RST_Lf 862
#define CMIC_XP2_RST_Lf 863
#define CMIC_XP3_RST_Lf 864
#define CMIC_XP_RST_Lf 865
#define CMLf 866
#define CML_FLAGS_MOVEf 867
#define CML_FLAGS_NEWf 868
#define CMPRf 869
#define CMP_EM_RDAT_FRf 870
#define CNf 871
#define CNGf 872
#define CNG00TOCFIf 873
#define CNG01TOCFIf 874
#define CNG10TOCFIf 875
#define CNG11TOCFIf 876
#define CNGCELLSETLIMITf 877
#define CNGDYNCELLLIMITf 878
#define CNGPKTSETLIMITf 879
#define CNGPKTSETLIMIT0f 880
#define CNGPKTSETLIMIT1f 881
#define CNGPORTPKTLIMIT0f 882
#define CNGPORTPKTLIMIT1f 883
#define CNGTOTALDYNCELLLIMITf 884
#define CNG_DROP_ENf 885
#define CNP_ES_COUNT_WRAPf 886
#define CNP_EXT_SEARCHf 887
#define CNP_EXT_SEARCH_COUNTf 888
#define CNTf 889
#define CNTL_FRM_ENAf 890
#define CNTMAXSIZEf 891
#define CNT_0f 892
#define CNT_1f 893
#define CODEf 894
#define COLADDRf 895
#define COL_WINf 896
#define COMMANDf 897
#define COMMAND_DONEf 898
#define COMMAND_WORDf 899
#define COMPLETEf 900
#define CONCURRENT_AP_MODEf 901
#define CONDf 902
#define CONFIGf 903
#define COPYCOUNTf 904
#define COPYCOUNTPOINTERf 905
#define COPYTO_CPUf 906
#define COPY_COUNTf 907
#define COPY_E2E_TO_CPUf 908
#define COPY_PSE_TO_CPUf 909
#define COPY_TO_CPUf 910
#define COR_1B_ERRf 911
#define COSf 912
#define COS0f 913
#define COS0OR4_HOL_BITMAPf 914
#define COS0THDMODEf 915
#define COS0WEIGHTf 916
#define COS0_23_BMPf 917
#define COS0_7_BMPf 918
#define COS0_ENDADDRESSf 919
#define COS0_HOL_BITMAPf 920
#define COS0_HOL_BITMAP_HIf 921
#define COS0_HOL_BITMAP_LOf 922
#define COS0_IS_SPf 923
#define COS1f 924
#define COS10f 925
#define COS11f 926
#define COS12f 927
#define COS13f 928
#define COS14f 929
#define COS15f 930
#define COS15_14_BMPf 931
#define COS1OR5_HOL_BITMAPf 932
#define COS1THDMODEf 933
#define COS1WEIGHTf 934
#define COS1_ENDADDRESSf 935
#define COS1_HOL_BITMAPf 936
#define COS1_HOL_BITMAP_HIf 937
#define COS1_HOL_BITMAP_LOf 938
#define COS1_IS_SPf 939
#define COS2f 940
#define COS2OR6_HOL_BITMAPf 941
#define COS2THDMODEf 942
#define COS2WEIGHTf 943
#define COS2_ENDADDRESSf 944
#define COS2_HOL_BITMAPf 945
#define COS2_HOL_BITMAP_HIf 946
#define COS2_HOL_BITMAP_LOf 947
#define COS2_IS_SPf 948
#define COS3f 949
#define COS3OR7_HOL_BITMAPf 950
#define COS3THDMODEf 951
#define COS3WEIGHTf 952
#define COS3_ENDADDRESSf 953
#define COS3_HOL_BITMAPf 954
#define COS3_HOL_BITMAP_HIf 955
#define COS3_HOL_BITMAP_LOf 956
#define COS3_IS_SPf 957
#define COS4f 958
#define COS4THDMODEf 959
#define COS4WEIGHTf 960
#define COS4_ENDADDRESSf 961
#define COS4_HOL_BITMAPf 962
#define COS4_HOL_BITMAP_HIf 963
#define COS4_HOL_BITMAP_LOf 964
#define COS4_IS_SPf 965
#define COS5f 966
#define COS5THDMODEf 967
#define COS5WEIGHTf 968
#define COS5_ENDADDRESSf 969
#define COS5_HOL_BITMAPf 970
#define COS5_HOL_BITMAP_HIf 971
#define COS5_HOL_BITMAP_LOf 972
#define COS5_IS_SPf 973
#define COS6f 974
#define COS6THDMODEf 975
#define COS6WEIGHTf 976
#define COS6_ENDADDRESSf 977
#define COS6_HOL_BITMAPf 978
#define COS6_HOL_BITMAP_HIf 979
#define COS6_HOL_BITMAP_LOf 980
#define COS6_IS_SPf 981
#define COS7f 982
#define COS7THDMODEf 983
#define COS7WEIGHTf 984
#define COS7_ENDADDRESSf 985
#define COS7_HOL_BITMAPf 986
#define COS7_HOL_BITMAP_HIf 987
#define COS7_HOL_BITMAP_LOf 988
#define COS7_IS_SPf 989
#define COS8f 990
#define COS8_IS_SPf 991
#define COS9f 992
#define COS9_IS_SPf 993
#define COSARBf 994
#define COSLC_COUNTf 995
#define COSMASKf 996
#define COSMASKRXENf 997
#define COSQUEUESTATf 998
#define COSWEIGHTSf 999
#define COS_DSTf 1000
#define COS_IS_SPf 1001
#define COS_PRIf 1002
#define COS_RX_ENf 1003
#define COS_SRCf 1004
#define COUNTf 1005
#define COUNTERf 1006
#define COUNTER_INDEXf 1007
#define COUNTER_MODEf 1008
#define COUNT_GTE_HITHRf 1009
#define COUNT_HI_THRf 1010
#define COUNT_LO_THRf 1011
#define COUNT_MARGINf 1012
#define COUNT_VALUEf 1013
#define COUT_PIN_G_COLORf 1014
#define COUT_PIN_G_DEC_Cf 1015
#define COUT_PIN_G_DEC_Pf 1016
#define COUT_PIN_R_COLORf 1017
#define COUT_PIN_R_DEC_Cf 1018
#define COUT_PIN_R_DEC_Pf 1019
#define COUT_PIN_Y_COLORf 1020
#define COUT_PIN_Y_DEC_Cf 1021
#define COUT_PIN_Y_DEC_Pf 1022
#define COUT_POUT_G_COLORf 1023
#define COUT_POUT_G_DEC_Cf 1024
#define COUT_POUT_G_DEC_Pf 1025
#define COUT_POUT_R_COLORf 1026
#define COUT_POUT_R_DEC_Cf 1027
#define COUT_POUT_R_DEC_Pf 1028
#define COUT_POUT_Y_COLORf 1029
#define COUT_POUT_Y_DEC_Cf 1030
#define COUT_POUT_Y_DEC_Pf 1031
#define CPf 1032
#define CPBUSCHECKOFFf 1033
#define CPBUS_PHASEf 1034
#define CPORT_THRESHOLDf 1035
#define CPUf 1036
#define CPUPKTMETER_FASTCLKf 1037
#define CPUREQ_IDLEf 1038
#define CPUREQ_READYf 1039
#define CPUREQ_READ_RETURN_QUEUEf 1040
#define CPUREQ_STATE_0f 1041
#define CPUREQ_STATE_1f 1042
#define CPUREQ_STATE_2f 1043
#define CPUREQ_STATE_3f 1044
#define CPUREQ_WRITE_DATA_QUEUEf 1045
#define CPUSLOTMINTIMERf 1046
#define CPU_BIST_ENf 1047
#define CPU_CELL_WAIT_COUNTf 1048
#define CPU_COSf 1049
#define CPU_COS_MAP_TCAM_TMf 1050
#define CPU_DEFAULT_PRIORITYf 1051
#define CPU_FPCOPY_PRIORITYf 1052
#define CPU_ICMP_REDIRECT_PRIORITYf 1053
#define CPU_LKUPFAIL_PRIORITYf 1054
#define CPU_MAC_LIMIT_PRIORITYf 1055
#define CPU_MEMBIST_ENf 1056
#define CPU_MH_CONTROL_PRIORITYf 1057
#define CPU_MIRROR_PRIORITYf 1058
#define CPU_MTUFAIL_PRIORITYf 1059
#define CPU_NOTIFIEDf 1060
#define CPU_NOTIFYf 1061
#define CPU_OPCODEf 1062
#define CPU_PORT_BLOCK_MASKf 1063
#define CPU_PRIf 1064
#define CPU_PROTOCOL_PRIORITYf 1065
#define CPU_PROTO_ARP_PRIORITYf 1066
#define CPU_PROTO_BPDU_PRIORITYf 1067
#define CPU_PROTO_DHCP_PRIORITYf 1068
#define CPU_PROTO_EXCEPTIONS_PRIORITYf 1069
#define CPU_PROTO_IGMP_PRIORITYf 1070
#define CPU_PROTO_IPMC_RESERVED_PRIORITYf 1071
#define CPU_PROTO_IP_OPTIONS_PRIORITYf 1072
#define CPU_QUEUE_IDf 1073
#define CPU_SFLOW_PRIORITYf 1074
#define CPU_SPANNING_TREE_STATEf 1075
#define CPU_STATS_PORT_NUMf 1076
#define CPU_TCf 1077
#define CPU_TC_ENABLEf 1078
#define CPU_VFPCOPY_PRIORITYf 1079
#define CP_END_END_FAILUREf 1080
#define CP_START_AND_END_END_FAILUREf 1081
#define CP_START_START_FAILUREf 1082
#define CRCf 1083
#define CRCENf 1084
#define CRCERRORINTMASKf 1085
#define CRCGENDISf 1086
#define CRC_ENf 1087
#define CRC_FWDf 1088
#define CRC_MODEf 1089
#define CRC_REGEN_MODEf 1090
#define CRPf 1091
#define CRRU_ARBSELf 1092
#define CSE_CMDMEM_DONEf 1093
#define CSE_SEL_EM_LATENCY7f 1094
#define CT0f 1095
#define CT1f 1096
#define CT2f 1097
#define CT3f 1098
#define CTAP_ADJf 1099
#define CTL_STATE_0f 1100
#define CTL_STATE_1f 1101
#define CTL_STATE_2f 1102
#define CTL_STATE_3f 1103
#define CTRREADCLEARENf 1104
#define CTR_ERRf 1105
#define CTS_IDLEf 1106
#define CTS_READYf 1107
#define CTS_READ_RETURN_QUEUEf 1108
#define CTS_STATE_0f 1109
#define CTS_STATE_1f 1110
#define CTS_STATE_2f 1111
#define CTS_STATE_3f 1112
#define CTS_WRITE_DATA_QUEUEf 1113
#define CT_SLICE0f 1114
#define CT_SLICE1f 1115
#define CT_SLICE2f 1116
#define CT_SLICE3f 1117
#define CT_SLICE4f 1118
#define CT_SLICE5f 1119
#define CT_SLICE6f 1120
#define CT_SLICE7f 1121
#define CURPCf 1122
#define CUR_ENTRY_ADRf 1123
#define CVIDf 1124
#define CVLAN_CFI_AS_CNGf 1125
#define CW_CHECK_CTRLf 1126
#define CW_INSERT_FLAGf 1127
#define CW_PRESENTf 1128
#define CZf 1129
#define C_DROP_BITf 1130
#define DAf 1131
#define DATf 1132
#define DATAf 1133
#define DATA0f 1134
#define DATA1f 1135
#define DATA10f 1136
#define DATA11f 1137
#define DATA12f 1138
#define DATA13f 1139
#define DATA14f 1140
#define DATA15f 1141
#define DATA16f 1142
#define DATA2f 1143
#define DATA3f 1144
#define DATA4f 1145
#define DATA5f 1146
#define DATA6f 1147
#define DATA7f 1148
#define DATA8f 1149
#define DATA9f 1150
#define DATAMATCHf 1151
#define DATAOFFSET1f 1152
#define DATAOFFSET2f 1153
#define DATAOFFSET3f 1154
#define DATAOFFSET4f 1155
#define DATAOFFSET5f 1156
#define DATAOFFSET6f 1157
#define DATAOFFSET7f 1158
#define DATAOFFSET8f 1159
#define DATASIZEf 1160
#define DATAWIDTHf 1161
#define DATA_AGRf 1162
#define DATA_BYTES_0_3f 1163
#define DATA_BYTES_12_15f 1164
#define DATA_BYTES_4_7f 1165
#define DATA_BYTES_8_11f 1166
#define DATA_CLASS_2f 1167
#define DATA_INFOf 1168
#define DATA_KEYf 1169
#define DATA_LENf 1170
#define DATA_MASKf 1171
#define DATA_PAD_DRIVEf 1172
#define DATA_PAD_SLEWf 1173
#define DBG_DATAf 1174
#define DBUS0f 1175
#define DBUS1f 1176
#define DCBS_FIFO_OVERFLOWf 1177
#define DCBS_FIFO_UNDERFLOWf 1178
#define DCCf 1179
#define DCRC12f 1180
#define DDR0_ECHO_IN_SELf 1181
#define DDR1_ECHO_IN_SELf 1182
#define DDR_ADDRf 1183
#define DDR_SDRAMENf 1184
#define DDR_SDRAM_BSELf 1185
#define DDR_SDRAM_CLSELf 1186
#define DDR_SDRAM_TRPf 1187
#define DDR_SDRAM_WIDTH_SELf 1188
#define DDR_SPEEDf 1189
#define DEADADDRESS1f 1190
#define DEADADDRESS2f 1191
#define DEADADDRESSCOUNTf 1192
#define DEBUG_DATAf 1193
#define DEBUG_EGRESS_TABLES_INITf 1194
#define DEBUG_ENf 1195
#define DEBUG_EN0f 1196
#define DEBUG_EN1f 1197
#define DEBUG_EN2f 1198
#define DEBUG_EN3f 1199
#define DEBUG_EN4f 1200
#define DEBUG_EN5f 1201
#define DEBUG_EN6f 1202
#define DEBUG_EN7f 1203
#define DEBUG_ONf 1204
#define DEBUG_RESERVEDf 1205
#define DEBUG_RESERVED_BIT0f 1206
#define DEBUG_RESERVED_BIT15TO14f 1207
#define DEBUG_RULE_INIT_DONT_USEf 1208
#define DEBUG_SELf 1209
#define DECAP_FCSf 1210
#define DECAP_IPTUNNELf 1211
#define DECAP_USE_EXP_FOR_INNERf 1212
#define DECAP_USE_EXP_FOR_PRIf 1213
#define DECAP_USE_TTLf 1214
#define DEFAULTROUTEf 1215
#define DEFAULTROUTE0f 1216
#define DEFAULTROUTE1f 1217
#define DEFAULT_MISSf 1218
#define DEFAULT_PRIf 1219
#define DEFAULT_ROUTEf 1220
#define DEFAULT_VIDf 1221
#define DEFIP_CAM_BIST_SKIP_COUNTf 1222
#define DEFIP_HITf 1223
#define DEFIP_HIT_CT0f 1224
#define DEFIP_HIT_CT1f 1225
#define DEFIP_HIT_CT2f 1226
#define DEFIP_HIT_SAMf 1227
#define DEFIP_PARITYf 1228
#define DEFIP_RPF_ENABLEf 1229
#define DEFIP_TABLE_HI_MBIST_DONEf 1230
#define DEFIP_TABLE_HI_MBIST_ENf 1231
#define DEFIP_TABLE_HI_MBIST_GOf 1232
#define DEFIP_TABLE_LO_MBIST_DONEf 1233
#define DEFIP_TABLE_LO_MBIST_ENf 1234
#define DEFIP_TABLE_LO_MBIST_GOf 1235
#define DEFIP_TMf 1236
#define DEL23TAPf 1237
#define DEL31TAPf 1238
#define DELETE_OR_REPL_BMf 1239
#define DEL_CRCf 1240
#define DEQ0_CELLCRC_ERRf 1241
#define DEQ0_CELLCRC_ERR_ENf 1242
#define DEQ0_LENGTH_PAR_ERRf 1243
#define DEQ0_LENGTH_PAR_ERR_ENf 1244
#define DEQ0_NOT_IP_ERRf 1245
#define DEQ0_NOT_IP_ERR_ENf 1246
#define DEQ1_CELLCRC_ERRf 1247
#define DEQ1_CELLCRC_ERR_ENf 1248
#define DEQ1_LENGTH_PAR_ERRf 1249
#define DEQ1_LENGTH_PAR_ERR_ENf 1250
#define DEQ1_NOT_IP_ERRf 1251
#define DEQ1_NOT_IP_ERR_ENf 1252
#define DEQ_ECC_REPAIR_ENf 1253
#define DEQ_PKTHDR0_ERRf 1254
#define DEQ_PKTHDR0_ERR_ENf 1255
#define DEQ_PKTHDR2_ERR_ENf 1256
#define DEQ_PKTHDR2_PAR_ERRf 1257
#define DEQ_PKTHDR_CPU_ERRf 1258
#define DEQ_PKTHDR_CPU_ERR_ENf 1259
#define DESTINATIONf 1260
#define DESTINATION_1f 1261
#define DEST_ADDRf 1262
#define DEST_ADDR_HIf 1263
#define DEST_ADDR_LOf 1264
#define DEST_ADDR_LOWERf 1265
#define DEST_ADDR_UPPERf 1266
#define DEST_BITMAPf 1267
#define DEST_BITMAP_0f 1268
#define DEST_BITMAP_1f 1269
#define DEST_TYPEf 1270
#define DET_2BIT_ERRf 1271
#define DEVICE_IDf 1272
#define DEV_IDf 1273
#define DHCP_PKT_DROPf 1274
#define DHCP_PKT_TO_CPUf 1275
#define DICf 1276
#define DIFFCLKf 1277
#define DIFFSERVf 1278
#define DIPf 1279
#define DIP_MASKf 1280
#define DISABLEf 1281
#define DISABLECRCMSGSf 1282
#define DISABLELOCKLOSSMSGSf 1283
#define DISABLEPARITYMSGSf 1284
#define DISABLE_ALLf 1285
#define DISABLE_CELL_SEQUENCE_PTR_DROPf 1286
#define DISABLE_COPY_TO_CPU_FOR_CPU_PORTf 1287
#define DISABLE_CRC_REGENf 1288
#define DISABLE_E2E_HOL_CHECKf 1289
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_Af 1290
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_Bf 1291
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV4_Af 1292
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV4_Bf 1293
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV6_Af 1294
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV6_Bf 1295
#define DISABLE_HASH_INNER_IPV4_OVER_IPV4_Af 1296
#define DISABLE_HASH_INNER_IPV4_OVER_IPV4_Bf 1297
#define DISABLE_HASH_INNER_IPV4_OVER_IPV6_Af 1298
#define DISABLE_HASH_INNER_IPV4_OVER_IPV6_Bf 1299
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_Af 1300
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_Bf 1301
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV4_Af 1302
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV4_Bf 1303
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV6_Af 1304
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV6_Bf 1305
#define DISABLE_HASH_INNER_IPV6_OVER_IPV4_Af 1306
#define DISABLE_HASH_INNER_IPV6_OVER_IPV4_Bf 1307
#define DISABLE_HASH_INNER_IPV6_OVER_IPV6_Af 1308
#define DISABLE_HASH_INNER_IPV6_OVER_IPV6_Bf 1309
#define DISABLE_HASH_IPV4_Af 1310
#define DISABLE_HASH_IPV4_Bf 1311
#define DISABLE_HASH_IPV6_Af 1312
#define DISABLE_HASH_IPV6_Bf 1313
#define DISABLE_HASH_MPLS_Af 1314
#define DISABLE_HASH_MPLS_Bf 1315
#define DISABLE_HWSRCHf 1316
#define DISABLE_MASTER_DLLf 1317
#define DISABLE_MCU_SIZE_PTR_DROPf 1318
#define DISABLE_MIRROR_CHANGEf 1319
#define DISABLE_MIRROR_CHECKSf 1320
#define DISABLE_MIRROR_SRCMODBLKf 1321
#define DISABLE_S3MII_REF_CLKf 1322
#define DISABLE_SA_REPLACEf 1323
#define DISABLE_SCBf 1324
#define DISABLE_SLAVE_DLLf 1325
#define DISABLE_STATIC_MOVE_DROPf 1326
#define DISABLE_TTL_CHECKf 1327
#define DISABLE_TTL_DECREMENTf 1328
#define DISABLE_VLAN_CHECKSf 1329
#define DISABLE_VT_IF_IFP_CHANGE_VLANf 1330
#define DISCARDf 1331
#define DISCARDED_FLOWS_MODEf 1332
#define DISCARDLIMITf 1333
#define DISCARDSETLIMITf 1334
#define DISCARD_PKTLIMITf 1335
#define DISCARD_THDf 1336
#define DISCARD_TIMERf 1337
#define DISC_STAGEf 1338
#define DIS_RLD_STAT_UPDATEf 1339
#define DIVIDENDf 1340
#define DIVISORf 1341
#define DIV_BY_2f 1342
#define DLFBC_ENf 1343
#define DLFBC_ENABLEf 1344
#define DLFBC_METER_INDEXf 1345
#define DLF_AS_UNICASTf 1346
#define DLL90_OFFSET0_QKf 1347
#define DLL90_OFFSET1f 1348
#define DLL90_OFFSET2f 1349
#define DLL90_OFFSET3f 1350
#define DLL90_OFFSET_QKf 1351
#define DLL90_OFFSET_QK4f 1352
#define DLL90_OFFSET_QKBf 1353
#define DLL90_OFFSET_QKB4f 1354
#define DLL90_OFFSET_TXf 1355
#define DLL90_OFFSET_TX4f 1356
#define DLLBYP_QK90f 1357
#define DLLBYP_QKB90f 1358
#define DLLBYP_QKBDESKf 1359
#define DLLBYP_QKDESKf 1360
#define DLLBYP_TX90f 1361
#define DLLBYP_TXDESKf 1362
#define DLLRESETf 1363
#define DLL_BIAS_BYPASSf 1364
#define DLL_BIAS_GEN_LOCKEDf 1365
#define DLL_DELAYf 1366
#define DLL_ENABLEf 1367
#define DLL_LOCKEDf 1368
#define DLL_LOCK_CNTf 1369
#define DLL_LOCK_STATUS_SELf 1370
#define DLL_MON_SELf 1371
#define DLL_PHASEf 1372
#define DLL_TEST_MODEf 1373
#define DLY_CH1f 1374
#define DLY_CH2f 1375
#define DLY_CH3f 1376
#define DMA_GARBAGE_COLLECT_ENf 1377
#define DMA_RESETf 1378
#define DMUX_ENABLEf 1379
#define DM_CNTf 1380
#define DOE0f 1381
#define DOE1f 1382
#define DONEf 1383
#define DONOT_CHANGE_INNER_HDR_DSCPf 1384
#define DONTKILL_SBUSCMDf 1385
#define DONT_PRUNE_VLANf 1386
#define DONT_REGEN_CRCf 1387
#define DOSATTACK_TOCPUf 1388
#define DOUBLE_BIT_ERRf 1389
#define DOUBLE_BIT_ERR0f 1390
#define DOUBLE_BIT_ERR1f 1391
#define DOUBLE_BIT_ERR2f 1392
#define DOUBLE_WIDE_KEY_SELECTf 1393
#define DOUBLE_WIDE_MODEf 1394
#define DOUBLE_WIDE_MODE_MASKf 1395
#define DOUTf 1396
#define DO_NOT_APPLY_SRCMOD_BLOCK_ON_SCf 1397
#define DO_NOT_CHANGE_TTLf 1398
#define DO_NOT_COPY_FROM_CPU_TO_CPUf 1399
#define DO_NOT_LEARNf 1400
#define DO_NOT_LEARN_DHCPf 1401
#define DO_NOT_LEARN_ENABLEf 1402
#define DO_NOT_LEARN_MACSAf 1403
#define DO_NOT_URPFf 1404
#define DPCf 1405
#define DPEO_ERR_CNTf 1406
#define DPEO_ERR_FALLf 1407
#define DPEO_ERR_RISEf 1408
#define DPEO_FALLf 1409
#define DPEO_RISEf 1410
#define DPEO_SYNC_DLYf 1411
#define DPR0f 1412
#define DPR1f 1413
#define DPRERR0f 1414
#define DPRERR1f 1415
#define DQI_ADJ_DIRf 1416
#define DQI_ADJ_VALf 1417
#define DQS0INTARGETf 1418
#define DQS0OUTTARGETf 1419
#define DQS1INTARGETf 1420
#define DQS1OUTTARGETf 1421
#define DQS2INTARGETf 1422
#define DQS2OUTTARGETf 1423
#define DQS3INTARGETf 1424
#define DQS3OUTTARGETf 1425
#define DQS_PINSf 1426
#define DRACO1_5_MIRRORf 1427
#define DRACOMODEENf 1428
#define DRACO_1_5_MIRRORING_MODE_ENf 1429
#define DRESETf 1430
#define DROPf 1431
#define DROPENDPOINTf 1432
#define DROPPEDCELLCOUNTf 1433
#define DROPPEDPKTCOUNTf 1434
#define DROPPED_CELLf 1435
#define DROPPKTCOUNTf 1436
#define DROPRATEf 1437
#define DROPSTARTPOINTf 1438
#define DROP_BPDUf 1439
#define DROP_ENf 1440
#define DROP_ENABLEf 1441
#define DROP_IF_SIP_EQUALS_DIPf 1442
#define DROP_INDICATORf 1443
#define DROP_MASKf 1444
#define DROP_ON_WRONG_SOP_EN_S0f 1445
#define DROP_ON_WRONG_SOP_EN_S1f 1446
#define DROP_ON_WRONG_SOP_EN_S3f 1447
#define DROP_ON_WRONG_SOP_EN_S4f 1448
#define DROP_PACKET_ON_PARITY_ERRORf 1449
#define DROP_PRECEDENCEf 1450
#define DROP_RESERVEDf 1451
#define DROP_STATEf 1452
#define DROP_THRESHOLDf 1453
#define DROP_TX_PRT_BITS0_CH0f 1454
#define DROP_TX_PRT_BITS0_CH1f 1455
#define DROP_TX_PRT_BITS0_CH2f 1456
#define DROP_TX_PRT_BITS0_CH3f 1457
#define DROP_VECTORf 1458
#define DRRDf 1459
#define DRV_STR_0f 1460
#define DRV_STR_1f 1461
#define DSf 1462
#define DSCPf 1463
#define DSCP_KEYf 1464
#define DSCP_SELf 1465
#define DSCP_TMf 1466
#define DSCP_WWf 1467
#define DSE_MODEf 1468
#define DSFRAGf 1469
#define DSICMPf 1470
#define DSL2HEf 1471
#define DSL3HEf 1472
#define DSL4HEf 1473
#define DSTDISCf 1474
#define DST_CONTAINER_MODEf 1475
#define DST_DISCARDf 1476
#define DST_DISCARD0f 1477
#define DST_DISCARD1f 1478
#define DST_DISCARD_0f 1479
#define DST_DISCARD_1f 1480
#define DST_DISCARD_2f 1481
#define DST_DISCARD_3f 1482
#define DST_HBIT_TMf 1483
#define DST_HBIT_WWf 1484
#define DST_HG_LOOKUP_BITMAPf 1485
#define DST_HITf 1486
#define DST_MODIDf 1487
#define DST_PORTf 1488
#define DST_PORTIDf 1489
#define DTRDf 1490
#define DTU_ENf 1491
#define DTU_LTE_ADR0f 1492
#define DTU_LTE_ADR1f 1493
#define DTU_LTE_D0F_0f 1494
#define DTU_LTE_D0F_1f 1495
#define DTU_LTE_D0F_2f 1496
#define DTU_LTE_D0F_3f 1497
#define DTU_LTE_D0R_0f 1498
#define DTU_LTE_D0R_1f 1499
#define DTU_LTE_D0R_2f 1500
#define DTU_LTE_D0R_3f 1501
#define DTU_LTE_D1F_0f 1502
#define DTU_LTE_D1F_1f 1503
#define DTU_LTE_D1F_2f 1504
#define DTU_LTE_D1F_3f 1505
#define DTU_LTE_D1R_0f 1506
#define DTU_LTE_D1R_1f 1507
#define DTU_LTE_D1R_2f 1508
#define DTU_LTE_D1R_3f 1509
#define DT_ITAG_ACTIONf 1510
#define DT_MODEf 1511
#define DT_OTAG_ACTIONf 1512
#define DT_PITAG_ACTIONf 1513
#define DT_POTAG_ACTIONf 1514
#define DUAL_MODID_ENf 1515
#define DUAL_MODID_ENABLEf 1516
#define DUMMYf 1517
#define DUMMYTAG_ENABLEf 1518
#define DUMMY_INDEXf 1519
#define DUMMY_VALf 1520
#define DUPf 1521
#define DUPLEX_STATUSf 1522
#define DURATIONSELECTf 1523
#define DVPf 1524
#define DVP_IS_NETWORK_PORTf 1525
#define DVP_RES_INFOf 1526
#define DVP_TMf 1527
#define DWF1f 1528
#define DWF1_MASKf 1529
#define DWF2f 1530
#define DWF2_MASKf 1531
#define DWF3f 1532
#define DWF3_MASKf 1533
#define DWF4f 1534
#define DWF4_MASKf 1535
#define DWRESERVEDf 1536
#define DWRESERVED_MASKf 1537
#define DW_DOUBLE_WIDE_MODEf 1538
#define DW_DOUBLE_WIDE_MODE_MASKf 1539
#define DYNAMICCELLCOUNTf 1540
#define DYNAMICSPACEENABLEf 1541
#define DYNAMIC_MEMORY_ENf 1542
#define DYNCELLLIMITf 1543
#define DYNCELLRESETLIMITf 1544
#define DYNCELLRESETLIMITSELf 1545
#define DYNCELLSETLIMITf 1546
#define DYNPKTCNTPORTf 1547
#define DYNRESETLIMPORTf 1548
#define DYNXQCNTPORTf 1549
#define DYN_XQ_ENf 1550
#define D_BYTES_0_3f 1551
#define D_BYTES_12_15f 1552
#define D_BYTES_4_7f 1553
#define D_BYTES_8_11f 1554
#define D_HITf 1555
#define E2EFC_ERR_ENf 1556
#define E2EFC_PAR_ERRf 1557
#define E2EFC_PRI_BKPf 1558
#define E2EHOLCCDONEf 1559
#define E2EHOLCCSTARTf 1560
#define E2EHOLCCSTATUS_P0f 1561
#define E2EHOLCCSTATUS_P1f 1562
#define E2EHOLCCSTATUS_P10f 1563
#define E2EHOLCCSTATUS_P11f 1564
#define E2EHOLCCSTATUS_P12f 1565
#define E2EHOLCCSTATUS_P13f 1566
#define E2EHOLCCSTATUS_P2f 1567
#define E2EHOLCCSTATUS_P3f 1568
#define E2EHOLCCSTATUS_P4f 1569
#define E2EHOLCCSTATUS_P5f 1570
#define E2EHOLCCSTATUS_P6f 1571
#define E2EHOLCCSTATUS_P7f 1572
#define E2EHOLCCSTATUS_P8f 1573
#define E2EHOLCCSTATUS_P9f 1574
#define E2EHOL_BM_0f 1575
#define E2EHOL_BM_1f 1576
#define E2EHOL_BM_2f 1577
#define E2EIBPFCBITMAP1f 1578
#define E2EIBPFCBITMAP2f 1579
#define E2EIBPFCBITMAP3f 1580
#define E2EIBPFCDONEf 1581
#define E2EIBPFCMODf 1582
#define E2EIBPFCSTARTf 1583
#define E2EIBPFCSTATUSf 1584
#define E2EPORT_BITMAPf 1585
#define E2ESTATUSTIMERLIMITf 1586
#define E2E_DIFFf 1587
#define E2E_ENf 1588
#define E2E_HOL_ENf 1589
#define E2E_HOL_STATUS_TMf 1590
#define E2E_HOL_STATUS_WWf 1591
#define E2E_IBP_ENf 1592
#define E2E_MARGINf 1593
#define E2E_MAXTIMER_SELf 1594
#define E2E_MINTIMER_SELf 1595
#define E2E_RESETf 1596
#define E2E_XQ_ENABLEf 1597
#define EARLY_CRSf 1598
#define EARLY_E2E_SELECTf 1599
#define ECAM_UPDATE_A0f 1600
#define ECB_BP_CLR_THRf 1601
#define ECB_BP_SET_THRf 1602
#define ECB_COUNTf 1603
#define ECB_DED_COUNTf 1604
#define ECB_DED_COUNT_WRAPf 1605
#define ECB_DED_ERRf 1606
#define ECB_EMPTYf 1607
#define ECB_ER_CUR_COUNTf 1608
#define ECB_FIFO_DEPTHf 1609
#define ECB_FULLf 1610
#define ECB_HI_ACCUMf 1611
#define ECB_INJECT_PERRf 1612
#define ECB_PERR_MODE_SINGLEf 1613
#define ECB_RPf 1614
#define ECB_SEC_COUNTf 1615
#define ECB_SEC_COUNT_WRAPf 1616
#define ECB_SEC_ERRf 1617
#define ECB_SHOW_CUR_COUNTf 1618
#define ECB_WPf 1619
#define ECCf 1620
#define ECC0f 1621
#define ECC0_ALLf 1622
#define ECC1f 1623
#define ECC1_ALLf 1624
#define ECC2f 1625
#define ECC2_ALLf 1626
#define ECC3f 1627
#define ECC3_ALLf 1628
#define ECC4f 1629
#define ECC4_ALLf 1630
#define ECC5f 1631
#define ECC5_ALLf 1632
#define ECC6f 1633
#define ECC6_ALLf 1634
#define ECC7f 1635
#define ECC7_ALLf 1636
#define ECCPf 1637
#define ECCP0f 1638
#define ECCP1f 1639
#define ECCP2f 1640
#define ECCP3f 1641
#define ECCP4f 1642
#define ECCP5f 1643
#define ECCP6f 1644
#define ECCP7f 1645
#define ECCPBITSf 1646
#define ECC_ALLf 1647
#define ECC_ENf 1648
#define ECC_FIX_ENf 1649
#define ECHO_IN_SELf 1650
#define ECMDTf 1651
#define ECMPf 1652
#define ECMP0f 1653
#define ECMP1f 1654
#define ECMP_COUNTf 1655
#define ECMP_COUNT0f 1656
#define ECMP_COUNT1f 1657
#define ECMP_COUNT_TMf 1658
#define ECMP_HASH_NO_TCP_UDP_PORTSf 1659
#define ECMP_HASH_SELf 1660
#define ECMP_HASH_SELECTf 1661
#define ECMP_HASH_UDFf 1662
#define ECMP_HASH_USE_DIPf 1663
#define ECMP_HASH_USE_RTAG7f 1664
#define ECMP_INDEXf 1665
#define ECMP_NH_INFOf 1666
#define ECMP_PTRf 1667
#define ECMP_PTR0f 1668
#define ECMP_PTR1f 1669
#define ECMP_TMf 1670
#define ECMP_UNUSEDf 1671
#define ECMP_UNUSED0f 1672
#define ECMP_UNUSED1f 1673
#define ECNf 1674
#define ECN_CNGf 1675
#define ECN_MARKING_ENABLEf 1676
#define ECN_MODEf 1677
#define ECN_RFC3168f 1678
#define EFP_BYPASSf 1679
#define EFP_CAM_SAMf 1680
#define EFP_CAM_SLICE_0_TMf 1681
#define EFP_CAM_SLICE_1_TMf 1682
#define EFP_CAM_SLICE_2_TMf 1683
#define EFP_CAM_SLICE_3_TMf 1684
#define EFP_CAM_TM_7_THRU_0f 1685
#define EFP_COUNTER_TABLE_TMf 1686
#define EFP_COUNTER_TMf 1687
#define EFP_FILTER_ENABLEf 1688
#define EFP_POLICY_SLICE_0_TMf 1689
#define EFP_POLICY_SLICE_1_TMf 1690
#define EFP_POLICY_SLICE_2_TMf 1691
#define EFP_POLICY_SLICE_3_TMf 1692
#define EFP_POLICY_SPAREf 1693
#define EFP_POLICY_TMf 1694
#define EFP_POLICY_WWf 1695
#define EFP_REFRESH_ENABLEf 1696
#define EGRCELLRESETLIMITf 1697
#define EGRESS_DSCPf 1698
#define EGRESS_EXPf 1699
#define EGRESS_FILTER_LISTf 1700
#define EGRESS_MASKf 1701
#define EGRESS_MASK_HIf 1702
#define EGRESS_MASK_LOf 1703
#define EGRESS_MASK_M0f 1704
#define EGRESS_MASK_M1f 1705
#define EGRESS_MIRRORf 1706
#define EGRESS_PORTf 1707
#define EGRMASKf 1708
#define EGRPKTRESETLIMITf 1709
#define EGRSMODf 1710
#define EGR_DISABLE_IPMC_REPLICATIONf 1711
#define EGR_DSCP_TMf 1712
#define EGR_ETH_BLK_NUMf 1713
#define EGR_IPFIX_EXPORT_PAR_ERRf 1714
#define EGR_IPFIX_SESS_PAR_ERRf 1715
#define EGR_IPMCDATA_ERRf 1716
#define EGR_IPMCLS_ERRf 1717
#define EGR_IPMCMS_ERRf 1718
#define EGR_IPMC_TMf 1719
#define EGR_IP_TUNNEL_PAR_ERRf 1720
#define EGR_IP_TUNNEL_TMf 1721
#define EGR_L3_INTF_PAR_ERRf 1722
#define EGR_L3_INTF_TMf 1723
#define EGR_L3_NEXT_HOP_TMf 1724
#define EGR_MAC_DA_PROFILE_TMf 1725
#define EGR_MAP_ENf 1726
#define EGR_MASK_PAR_ERRf 1727
#define EGR_MASK_TMf 1728
#define EGR_MASK_WWf 1729
#define EGR_MOD_MAP_IDf 1730
#define EGR_MOD_MAP_TMf 1731
#define EGR_MPLS_EXP_MAPPING_1_TMf 1732
#define EGR_MPLS_EXP_MAPPING_2_TMf 1733
#define EGR_MPLS_LABEL_PAR_ERRf 1734
#define EGR_MPLS_PRI_MAPPING_TMf 1735
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_TMf 1736
#define EGR_NHOP_PAR_ERRf 1737
#define EGR_PEf 1738
#define EGR_PERQ_XMT_COUNTERS_TMf 1739
#define EGR_PE_CLRf 1740
#define EGR_PE_ENf 1741
#define EGR_PORT_GROUP_IDf 1742
#define EGR_PORT_RESERVED0f 1743
#define EGR_PORT_RESERVED1f 1744
#define EGR_PORT_RESERVED2f 1745
#define EGR_PRI_CNG_MAP_TMf 1746
#define EGR_PW_COUNT_PAR_ERRf 1747
#define EGR_PW_INIT_COUNTERS_TMf 1748
#define EGR_SPVLAN_ERRf 1749
#define EGR_STATS_PIPELINE_STAGE_NUMf 1750
#define EGR_STAT_COUNTERS_NUMf 1751
#define EGR_VLANSTG_ERRf 1752
#define EGR_VLAN_PAR_ERRf 1753
#define EGR_VLAN_STG_TMf 1754
#define EGR_VLAN_TMf 1755
#define EGR_VLAN_XLATE_TMf 1756
#define EGR_VXLT_PAR_ERRf 1757
#define EGS_ERRf 1758
#define EL3_BYPASSf 1759
#define EM0_LOCAL_MTPf 1760
#define EM0_MTP_INDEXf 1761
#define EM1_LOCAL_MTPf 1762
#define EM1_MTP_INDEXf 1763
#define EMIRRORf 1764
#define EMPTYf 1765
#define EM_COSf 1766
#define EM_COS_ENABLEf 1767
#define EM_IF_TYPE_QDR2f 1768
#define EM_LATENCYf 1769
#define EM_LATENCY7f 1770
#define EM_LOCAL_MTPf 1771
#define EM_MODEf 1772
#define EM_MTP_INDEXf 1773
#define EM_MTP_INDEX0f 1774
#define EM_MTP_INDEX1f 1775
#define EM_SRCMOD_CHANGEf 1776
#define ENf 1777
#define ENABLEf 1778
#define ENABLEMEMFAILMETERINGf 1779
#define ENABLEMSGPOLLINGf 1780
#define ENABLE_1KTIMESf 1781
#define ENABLE_CH01f 1782
#define ENABLE_CH23f 1783
#define ENABLE_CHN0f 1784
#define ENABLE_CHN1f 1785
#define ENABLE_DDRf 1786
#define ENABLE_DQ_ODTf 1787
#define ENABLE_DRACO1_5_HASHf 1788
#define ENABLE_DRRf 1789
#define ENABLE_FP_FOR_MIRROR_PKTSf 1790
#define ENABLE_FROMCPU_PACKETf 1791
#define ENABLE_HG0f 1792
#define ENABLE_HG12f 1793
#define ENABLE_INTRf 1794
#define ENABLE_MEM_CG0f 1795
#define ENABLE_MEM_CG1f 1796
#define ENABLE_MULTIPLE_SBUS_CMDSf 1797
#define ENABLE_ODTf 1798
#define ENABLE_ODT_CKf 1799
#define ENABLE_QK_ODTf 1800
#define ENABLE_SCHAN_REQUESTf 1801
#define ENABLE_SIMPLEXf 1802
#define ENABLE_TCAMf 1803
#define ENABLE_TOCPU_PACKETf 1804
#define ENABLE_VALf 1805
#define ENA_EXT_CONFIGf 1806
#define ENBL_JABBRf 1807
#define ENB_CLKOUTf 1808
#define ENCAP_INCOMING_TAG_STATUSf 1809
#define ENDCELLLENGTHf 1810
#define END_CELLf 1811
#define ENGMRf 1812
#define ENIFILTER_DROP_TOCPUf 1813
#define ENQIGPERR0f 1814
#define ENQIGPERR1f 1815
#define ENQIGPERR2f 1816
#define ENQIGPERR3f 1817
#define ENQIGPERR4f 1818
#define ENQIGPERR5f 1819
#define ENQIGPERR6f 1820
#define ENQ_IPMC_TBL_PAR_ERRf 1821
#define ENQ_IPMC_TBL_PAR_ERR_ENf 1822
#define ENTRIESf 1823
#define ENTRIES_FIFOf 1824
#define ENTRIES_PER_PORTf 1825
#define ENTRIES_PER_PORT_127_96f 1826
#define ENTRIES_PER_PORT_31_0f 1827
#define ENTRIES_PER_PORT_63_32f 1828
#define ENTRIES_PER_PORT_95_64f 1829
#define ENTRY0f 1830
#define ENTRY1f 1831
#define ENTRY2f 1832
#define ENTRY3f 1833
#define ENTRY4f 1834
#define ENTRY5f 1835
#define ENTRY6f 1836
#define ENTRY7f 1837
#define ENTRY_ADRf 1838
#define ENTRY_BMf 1839
#define ENTRY_IDXf 1840
#define ENTRY_INDEXf 1841
#define ENTRY_INFO_UPPERf 1842
#define ENTRY_LIMITf 1843
#define ENTRY_LOCf 1844
#define ENTRY_OVERFLOWf 1845
#define ENTRY_TYPEf 1846
#define ENTRY_TYPE_COPYf 1847
#define EN_ALIGN_ERR_UE_S0_HITf 1848
#define EN_ALIGN_ERR_UE_S1_HITf 1849
#define EN_BIG_ENDIAN_BUS_4_NRM_DMAf 1850
#define EN_BIG_ENDIAN_BUS_4_PIOf 1851
#define EN_BIG_ENDIAN_BUS_4_PKT_DMAf 1852
#define EN_BIG_ENDIAN_WORDS_4_STAT_DMAf 1853
#define EN_CMLBUF1f 1854
#define EN_CMLBUF2f 1855
#define EN_CMLBUF3f 1856
#define EN_CPU_OPTIMIZATIONf 1857
#define EN_ECC_CHK_DEFIP_DATf 1858
#define EN_ECC_CHK_FP_CNTR_DATf 1859
#define EN_ECC_CHK_FP_POLICY_DATf 1860
#define EN_ECC_CHK_L2DATf 1861
#define EN_ECC_GEN_DEFIP_DATf 1862
#define EN_ECC_GEN_FP_CNTR_DATf 1863
#define EN_ECC_GEN_FP_POLICY_DATf 1864
#define EN_ECC_GEN_L2DATf 1865
#define EN_EFILTERf 1866
#define EN_EXT_SEARCH_REQf 1867
#define EN_IFILTERf 1868
#define EN_IPDAf 1869
#define EN_IPMACDAf 1870
#define EN_IPMACSAf 1871
#define EN_IPMC_AGE_OUTf 1872
#define EN_IPSAf 1873
#define EN_IPTYPEf 1874
#define EN_IPVIDf 1875
#define EN_IP_LNGTH_ADJf 1876
#define EN_L4DSf 1877
#define EN_L4SSf 1878
#define EN_MACDAf 1879
#define EN_MACSAf 1880
#define EN_PCI_RST_ON_INITf 1881
#define EN_PTR_MISMATCHf 1882
#define EN_PURGE_ON_DEDf 1883
#define EN_RD_TCAMf 1884
#define EN_RLD_OPNf 1885
#define EN_SG_OPNf 1886
#define EN_TYPEf 1887
#define EN_VIDf 1888
#define EN_WDQ_EMPTYf 1889
#define EN_XQ_TESTf 1890
#define EN_XQ_TEST2f 1891
#define EN_XQ_TEST3f 1892
#define EOP_BUF_HI_TMf 1893
#define EOP_BUF_LO_TMf 1894
#define EOSf 1895
#define EPC0_CLK_ENABLEf 1896
#define EPC1_CLK_ENABLEf 1897
#define EPC2_CLK_ENABLEf 1898
#define EPIC_ERRORSf 1899
#define EPORTf 1900
#define EP_GP_CTRL_BUF_TMf 1901
#define EP_GP_DATA_BUF_TMf 1902
#define EP_INITBUF_DBEf 1903
#define EP_INITBUF_SBEf 1904
#define EP_INITBUF_TMf 1905
#define EP_INTRf 1906
#define EP_RESI_BUF_TMf 1907
#define EP_XP_DATA_BUF_TMf 1908
#define ERB_FULLf 1909
#define ERB_IPCF_PTRf 1910
#define ERB_LIMIT_COUNTf 1911
#define ERB_OVERFLOWf 1912
#define ERB_SHOW_CUR_COUNTf 1913
#define ERB_UNDERRUNf 1914
#define ERRBITf 1915
#define ERRCOUNTf 1916
#define ERRORf 1917
#define ERROREDNEXTCELLPOINTERf 1918
#define ERRORPOINTERf 1919
#define ERRORSf 1920
#define ERROR_BMPf 1921
#define ERROR_CNTf 1922
#define ERR_ADDRf 1923
#define ERR_ADRf 1924
#define ERR_BITMAPf 1925
#define ERR_CNTf 1926
#define ERR_CODEf 1927
#define ERR_DF_0f 1928
#define ERR_DF_1f 1929
#define ERR_DF_2f 1930
#define ERR_DF_3f 1931
#define ERR_DR_0f 1932
#define ERR_DR_1f 1933
#define ERR_DR_2f 1934
#define ERR_DR_3f 1935
#define ERR_INFOf 1936
#define ERR_INFO2_AVAILf 1937
#define ERR_PKT_ENf 1938
#define ERR_THRESHf 1939
#define ERSPAN_ENABLEf 1940
#define ER_SFLOWf 1941
#define ESM_AGE_ENABLEf 1942
#define ESM_BP_ENABLEf 1943
#define ESM_ELIGIBLE_MODEf 1944
#define ESM_ENABLEf 1945
#define ESM_RSP_WORDf 1946
#define ESU_ASF_HI_ACCUMf 1947
#define ES_CNTR_PA_BASEf 1948
#define ES_ID_FP_CNTRf 1949
#define ES_ID_FP_POLICYf 1950
#define ES_ID_L2_DATAf 1951
#define ES_ID_L3_DATAf 1952
#define ES_PA_BASEf 1953
#define ES_WIDTHf 1954
#define ETHERIIf 1955
#define ETHERTYPEf 1956
#define ETH_SPEEDf 1957
#define ETPAXLAT_TMf 1958
#define ETPAXLAT_WWf 1959
#define ET_DPEO_ERRf 1960
#define ET_DPEO_PERRf 1961
#define ET_INST_REQ_COMPLETEf 1962
#define ET_NO_RD_ACKf 1963
#define ET_NO_RVf 1964
#define ET_PAf 1965
#define ET_PA_XLATf 1966
#define ET_RBUS_PERRf 1967
#define ET_RD_DAT_PERRf 1968
#define ET_S0_MWS_ERRf 1969
#define ET_S0_NORV_ERRf 1970
#define ET_S0_RBUS_PERRf 1971
#define ET_S1_MWS_ERRf 1972
#define ET_S1_NORV_ERRf 1973
#define ET_S1_RBUS_PERRf 1974
#define ET_UINST_MEMf 1975
#define ET_WIDTHf 1976
#define EVEN_METER_TMf 1977
#define EVEN_PARITYf 1978
#define EVEN_PARITY_0f 1979
#define EVEN_PARITY_1f 1980
#define EVEN_PARITY_2f 1981
#define EVEN_PARITY_3f 1982
#define EVEN_PARITY_LOWERf 1983
#define EVEN_PARITY_UPPERf 1984
#define EVTX_ENTRY_SRCH_AVAIL_BITSf 1985
#define EVXLT_BYPASSf 1986
#define EWRAPf 1987
#define EXCL_IPMC_BITf 1988
#define EXCL_NON_PENDINGf 1989
#define EXCL_PENDINGf 1990
#define EXCL_STATICf 1991
#define EXC_DEFf 1992
#define EXPf 1993
#define EXPECTED_ADDROUTf 1994
#define EXPECTED_AINDEXf 1995
#define EXPECTED_DATAf 1996
#define EXPIREf 1997
#define EXPORT_TM0f 1998
#define EXPORT_TM1f 1999
#define EXP_DATAf 2000
#define EXP_ERRf 2001
#define EXP_MAPPING_PTRf 2002
#define EXTENDED_DCB_ENABLEf 2003
#define EXTFP_CNTR_DEDf 2004
#define EXTFP_CNTR_SECf 2005
#define EXTFP_POLICY_DEDf 2006
#define EXTFP_POLICY_SECf 2007
#define EXT_COUNTER_MODEf 2008
#define EXT_DISf 2009
#define EXT_DST_HIT_BITSf 2010
#define EXT_IFP_ACTION_TMf 2011
#define EXT_L2_FWD_ENf 2012
#define EXT_L2_MOD_FIFOf 2013
#define EXT_LU_ERRf 2014
#define EXT_MDIO_MSTR_DISf 2015
#define EXT_PARITY_DISf 2016
#define EXT_RESET_L_LPBACKf 2017
#define EXT_SRC_HIT_BITSf 2018
#define EXT_TABLE_CONFIGf 2019
#define EXT_TCAM_INT_POLf 2020
#define EXT_TCAM_MODEf 2021
#define EXT_TCAM_NONIPf 2022
#define EXT_TCAM_RESETf 2023
#define EXT_TCAM_RSTf 2024
#define EXT_TCAM_SE_O_L_PINf 2025
#define EXT_TCAM_SLOWf 2026
#define E_Tf 2027
#define F0f 2028
#define F0_MASKf 2029
#define F1f 2030
#define F1_MASKf 2031
#define F2f 2032
#define F2_MASKf 2033
#define F3f 2034
#define F3_MASKf 2035
#define F4f 2036
#define F4_MASKf 2037
#define FAILOVER_SET_SIZEf 2038
#define FAIL_ADDRf 2039
#define FAIL_ADDR0f 2040
#define FAIL_ADDR0_0f 2041
#define FAIL_ADDR0_1f 2042
#define FAIL_ADDR0_2f 2043
#define FAIL_ADDR0_3f 2044
#define FAIL_ADDR1f 2045
#define FAIL_ADDR1_0f 2046
#define FAIL_ADDR1_1f 2047
#define FAIL_ADDR1_2f 2048
#define FAIL_ADDR1_3f 2049
#define FAIL_CNTf 2050
#define FAIL_CNT0f 2051
#define FAIL_CNT1f 2052
#define FAIL_CNT2f 2053
#define FAIL_CNT3f 2054
#define FASTREROUTE_LABELf 2055
#define FAST_BIST_ENf 2056
#define FB_A0_COMPATIBLEf 2057
#define FCD_DBUS_DPRf 2058
#define FCD_DPEO_0f 2059
#define FCD_DPEO_1f 2060
#define FCD_IBUSf 2061
#define FCD_RBUSf 2062
#define FCD_RD_ACKf 2063
#define FCD_RVf 2064
#define FCD_SMFL_0f 2065
#define FCD_SMFL_1f 2066
#define FCNTf 2067
#define FCRAM_MODEf 2068
#define FCRXf 2069
#define FCTXf 2070
#define FDf 2071
#define FE0f 2072
#define FE1f 2073
#define FE10f 2074
#define FE11f 2075
#define FE12f 2076
#define FE13f 2077
#define FE14f 2078
#define FE15f 2079
#define FE16f 2080
#define FE17f 2081
#define FE18f 2082
#define FE19f 2083
#define FE2f 2084
#define FE20f 2085
#define FE21f 2086
#define FE22f 2087
#define FE23f 2088
#define FE3f 2089
#define FE4f 2090
#define FE5f 2091
#define FE6f 2092
#define FE7f 2093
#define FE8f 2094
#define FE9f 2095
#define FFf 2096
#define FFP_DEBUG_LATENCYf 2097
#define FFP_DEBUG_LATENCY_ENf 2098
#define FFP_DONE_FAILUREf 2099
#define FFP_IRULE0_ERRf 2100
#define FFP_IRULE1_ERRf 2101
#define FFP_MASK_SELECTf 2102
#define FFP_METER0_ERRf 2103
#define FFP_METER1_ERRf 2104
#define FFP_PHASEf 2105
#define FFP_RULE_INITf 2106
#define FFP_STP_MASK_ENf 2107
#define FFP_STP_MASK_ENABLEf 2108
#define FID_IDf 2109
#define FIELD0f 2110
#define FIELD1f 2111
#define FIELD2f 2112
#define FIELD3f 2113
#define FIELD4f 2114
#define FIELD5f 2115
#define FIELD6f 2116
#define FIELD7f 2117
#define FIELD_SELECTf 2118
#define FIFOCOUNTf 2119
#define FIFO_CH0_DMA_HOSTMEM_OVERFLOWf 2120
#define FIFO_CH0_DMA_HOSTMEM_TIMEOUTf 2121
#define FIFO_CH0_DMA_INTRf 2122
#define FIFO_CH1_DMA_HOSTMEM_OVERFLOWf 2123
#define FIFO_CH1_DMA_HOSTMEM_TIMEOUTf 2124
#define FIFO_CH1_DMA_INTRf 2125
#define FIFO_CH2_DMA_HOSTMEM_OVERFLOWf 2126
#define FIFO_CH2_DMA_HOSTMEM_TIMEOUTf 2127
#define FIFO_CH2_DMA_INTRf 2128
#define FIFO_CH3_DMA_HOSTMEM_OVERFLOWf 2129
#define FIFO_CH3_DMA_HOSTMEM_TIMEOUTf 2130
#define FIFO_CH3_DMA_INTRf 2131
#define FIFO_COUNTf 2132
#define FIFO_MODEf 2133
#define FIFO_REASON_CODEf 2134
#define FILTERf 2135
#define FILTER_ENABLEf 2136
#define FIL_ENf 2137
#define FIRSTENDf 2138
#define FIRSTSTARTf 2139
#define FIRST_PACKETf 2140
#define FIXEDf 2141
#define FIXED_MASKf 2142
#define FIX_IPMCf 2143
#define FLCHKf 2144
#define FLOOD_BPDUf 2145
#define FLOW_ENf 2146
#define FLOW_LABELf 2147
#define FLUSHf 2148
#define FMASKf 2149
#define FN0f 2150
#define FN1f 2151
#define FORCE_ERRf 2152
#define FORCE_PORT_BITMAPf 2153
#define FORCE_PPP_XONf 2154
#define FORCE_QUIETf 2155
#define FORCE_STATIC_MH_PFMf 2156
#define FOREVERf 2157
#define FORMATf 2158
#define FP0RSPFIFOCOUNT_GTE_HITHRf 2159
#define FP0RSPFIFO_FULLf 2160
#define FP0RSPFIFO_OVERFLOWf 2161
#define FP0RSPFIFO_TMf 2162
#define FP1RSPFIFOCOUNT_GTE_HITHRf 2163
#define FP1RSPFIFO_FULLf 2164
#define FP1RSPFIFO_OVERFLOWf 2165
#define FP1RSPFIFO_TMf 2166
#define FPCF_ENf 2167
#define FPCF_RDMODEf 2168
#define FPCREQFIFO_BK2BK_WRf 2169
#define FPCREQFIFO_EMPTYf 2170
#define FPCREQFIFO_FULLf 2171
#define FPCREQFIFO_OVERFLOWf 2172
#define FPCREQFIFO_RD_DISABLEf 2173
#define FPCREQFIFO_SHOW_CUR_COUNTf 2174
#define FPCREQFIFO_TMf 2175
#define FP_CAM_BIST_DONEf 2176
#define FP_CAM_BIST_DONE_STATUSf 2177
#define FP_CAM_BIST_ENABLE_BITSf 2178
#define FP_CAM_BIST_ENABLE_SLICE_0f 2179
#define FP_CAM_BIST_ENABLE_SLICE_0_LOWERf 2180
#define FP_CAM_BIST_ENABLE_SLICE_0_UPPERf 2181
#define FP_CAM_BIST_ENABLE_SLICE_1f 2182
#define FP_CAM_BIST_ENABLE_SLICE_10f 2183
#define FP_CAM_BIST_ENABLE_SLICE_10_LOWERf 2184
#define FP_CAM_BIST_ENABLE_SLICE_10_UPPERf 2185
#define FP_CAM_BIST_ENABLE_SLICE_11f 2186
#define FP_CAM_BIST_ENABLE_SLICE_11_LOWERf 2187
#define FP_CAM_BIST_ENABLE_SLICE_11_UPPERf 2188
#define FP_CAM_BIST_ENABLE_SLICE_12f 2189
#define FP_CAM_BIST_ENABLE_SLICE_12_LOWERf 2190
#define FP_CAM_BIST_ENABLE_SLICE_12_UPPERf 2191
#define FP_CAM_BIST_ENABLE_SLICE_13f 2192
#define FP_CAM_BIST_ENABLE_SLICE_13_LOWERf 2193
#define FP_CAM_BIST_ENABLE_SLICE_13_UPPERf 2194
#define FP_CAM_BIST_ENABLE_SLICE_14f 2195
#define FP_CAM_BIST_ENABLE_SLICE_14_LOWERf 2196
#define FP_CAM_BIST_ENABLE_SLICE_14_UPPERf 2197
#define FP_CAM_BIST_ENABLE_SLICE_15f 2198
#define FP_CAM_BIST_ENABLE_SLICE_15_LOWERf 2199
#define FP_CAM_BIST_ENABLE_SLICE_15_UPPERf 2200
#define FP_CAM_BIST_ENABLE_SLICE_1_LOWERf 2201
#define FP_CAM_BIST_ENABLE_SLICE_1_UPPERf 2202
#define FP_CAM_BIST_ENABLE_SLICE_2f 2203
#define FP_CAM_BIST_ENABLE_SLICE_2_LOWERf 2204
#define FP_CAM_BIST_ENABLE_SLICE_2_UPPERf 2205
#define FP_CAM_BIST_ENABLE_SLICE_3f 2206
#define FP_CAM_BIST_ENABLE_SLICE_3_LOWERf 2207
#define FP_CAM_BIST_ENABLE_SLICE_3_UPPERf 2208
#define FP_CAM_BIST_ENABLE_SLICE_4f 2209
#define FP_CAM_BIST_ENABLE_SLICE_4_LOWERf 2210
#define FP_CAM_BIST_ENABLE_SLICE_4_UPPERf 2211
#define FP_CAM_BIST_ENABLE_SLICE_5f 2212
#define FP_CAM_BIST_ENABLE_SLICE_5_LOWERf 2213
#define FP_CAM_BIST_ENABLE_SLICE_5_UPPERf 2214
#define FP_CAM_BIST_ENABLE_SLICE_6f 2215
#define FP_CAM_BIST_ENABLE_SLICE_6_LOWERf 2216
#define FP_CAM_BIST_ENABLE_SLICE_6_UPPERf 2217
#define FP_CAM_BIST_ENABLE_SLICE_7f 2218
#define FP_CAM_BIST_ENABLE_SLICE_7_LOWERf 2219
#define FP_CAM_BIST_ENABLE_SLICE_7_UPPERf 2220
#define FP_CAM_BIST_ENABLE_SLICE_8f 2221
#define FP_CAM_BIST_ENABLE_SLICE_8_LOWERf 2222
#define FP_CAM_BIST_ENABLE_SLICE_8_UPPERf 2223
#define FP_CAM_BIST_ENABLE_SLICE_9f 2224
#define FP_CAM_BIST_ENABLE_SLICE_9_LOWERf 2225
#define FP_CAM_BIST_ENABLE_SLICE_9_UPPERf 2226
#define FP_CAM_BIST_GOf 2227
#define FP_CAM_BIST_GO_STATUSf 2228
#define FP_CAM_BIST_SKIP_COUNTf 2229
#define FP_CAM_CONTROL_SLICE_0f 2230
#define FP_CAM_CONTROL_SLICE_1f 2231
#define FP_CAM_CONTROL_SLICE_10f 2232
#define FP_CAM_CONTROL_SLICE_11f 2233
#define FP_CAM_CONTROL_SLICE_12f 2234
#define FP_CAM_CONTROL_SLICE_13f 2235
#define FP_CAM_CONTROL_SLICE_14f 2236
#define FP_CAM_CONTROL_SLICE_15f 2237
#define FP_CAM_CONTROL_SLICE_2f 2238
#define FP_CAM_CONTROL_SLICE_3f 2239
#define FP_CAM_CONTROL_SLICE_4f 2240
#define FP_CAM_CONTROL_SLICE_5f 2241
#define FP_CAM_CONTROL_SLICE_6f 2242
#define FP_CAM_CONTROL_SLICE_7f 2243
#define FP_CAM_CONTROL_SLICE_8f 2244
#define FP_CAM_CONTROL_SLICE_9f 2245
#define FP_CAM_DEBUG_ENABLE_SLICE_0f 2246
#define FP_CAM_DEBUG_ENABLE_SLICE_0_LOWERf 2247
#define FP_CAM_DEBUG_ENABLE_SLICE_0_UPPERf 2248
#define FP_CAM_DEBUG_ENABLE_SLICE_1f 2249
#define FP_CAM_DEBUG_ENABLE_SLICE_10f 2250
#define FP_CAM_DEBUG_ENABLE_SLICE_10_LOWERf 2251
#define FP_CAM_DEBUG_ENABLE_SLICE_10_UPPERf 2252
#define FP_CAM_DEBUG_ENABLE_SLICE_11f 2253
#define FP_CAM_DEBUG_ENABLE_SLICE_11_LOWERf 2254
#define FP_CAM_DEBUG_ENABLE_SLICE_11_UPPERf 2255
#define FP_CAM_DEBUG_ENABLE_SLICE_12f 2256
#define FP_CAM_DEBUG_ENABLE_SLICE_12_LOWERf 2257
#define FP_CAM_DEBUG_ENABLE_SLICE_12_UPPERf 2258
#define FP_CAM_DEBUG_ENABLE_SLICE_13f 2259
#define FP_CAM_DEBUG_ENABLE_SLICE_13_LOWERf 2260
#define FP_CAM_DEBUG_ENABLE_SLICE_13_UPPERf 2261
#define FP_CAM_DEBUG_ENABLE_SLICE_14f 2262
#define FP_CAM_DEBUG_ENABLE_SLICE_14_LOWERf 2263
#define FP_CAM_DEBUG_ENABLE_SLICE_14_UPPERf 2264
#define FP_CAM_DEBUG_ENABLE_SLICE_15f 2265
#define FP_CAM_DEBUG_ENABLE_SLICE_15_LOWERf 2266
#define FP_CAM_DEBUG_ENABLE_SLICE_15_UPPERf 2267
#define FP_CAM_DEBUG_ENABLE_SLICE_1_LOWERf 2268
#define FP_CAM_DEBUG_ENABLE_SLICE_1_UPPERf 2269
#define FP_CAM_DEBUG_ENABLE_SLICE_2f 2270
#define FP_CAM_DEBUG_ENABLE_SLICE_2_LOWERf 2271
#define FP_CAM_DEBUG_ENABLE_SLICE_2_UPPERf 2272
#define FP_CAM_DEBUG_ENABLE_SLICE_3f 2273
#define FP_CAM_DEBUG_ENABLE_SLICE_3_LOWERf 2274
#define FP_CAM_DEBUG_ENABLE_SLICE_3_UPPERf 2275
#define FP_CAM_DEBUG_ENABLE_SLICE_4f 2276
#define FP_CAM_DEBUG_ENABLE_SLICE_4_LOWERf 2277
#define FP_CAM_DEBUG_ENABLE_SLICE_4_UPPERf 2278
#define FP_CAM_DEBUG_ENABLE_SLICE_5f 2279
#define FP_CAM_DEBUG_ENABLE_SLICE_5_LOWERf 2280
#define FP_CAM_DEBUG_ENABLE_SLICE_5_UPPERf 2281
#define FP_CAM_DEBUG_ENABLE_SLICE_6f 2282
#define FP_CAM_DEBUG_ENABLE_SLICE_6_LOWERf 2283
#define FP_CAM_DEBUG_ENABLE_SLICE_6_UPPERf 2284
#define FP_CAM_DEBUG_ENABLE_SLICE_7f 2285
#define FP_CAM_DEBUG_ENABLE_SLICE_7_LOWERf 2286
#define FP_CAM_DEBUG_ENABLE_SLICE_7_UPPERf 2287
#define FP_CAM_DEBUG_ENABLE_SLICE_8f 2288
#define FP_CAM_DEBUG_ENABLE_SLICE_8_LOWERf 2289
#define FP_CAM_DEBUG_ENABLE_SLICE_8_UPPERf 2290
#define FP_CAM_DEBUG_ENABLE_SLICE_9f 2291
#define FP_CAM_DEBUG_ENABLE_SLICE_9_LOWERf 2292
#define FP_CAM_DEBUG_ENABLE_SLICE_9_UPPERf 2293
#define FP_CAM_ENABLE_SLICE_0f 2294
#define FP_CAM_ENABLE_SLICE_1f 2295
#define FP_CAM_ENABLE_SLICE_10f 2296
#define FP_CAM_ENABLE_SLICE_11f 2297
#define FP_CAM_ENABLE_SLICE_12f 2298
#define FP_CAM_ENABLE_SLICE_13f 2299
#define FP_CAM_ENABLE_SLICE_14f 2300
#define FP_CAM_ENABLE_SLICE_15f 2301
#define FP_CAM_ENABLE_SLICE_2f 2302
#define FP_CAM_ENABLE_SLICE_3f 2303
#define FP_CAM_ENABLE_SLICE_4f 2304
#define FP_CAM_ENABLE_SLICE_5f 2305
#define FP_CAM_ENABLE_SLICE_6f 2306
#define FP_CAM_ENABLE_SLICE_7f 2307
#define FP_CAM_ENABLE_SLICE_8f 2308
#define FP_CAM_ENABLE_SLICE_9f 2309
#define FP_CAM_S10_STATUSf 2310
#define FP_CAM_S12_STATUSf 2311
#define FP_CAM_S14_STATUSf 2312
#define FP_CAM_S15_STATUSf 2313
#define FP_CAM_S2_STATUSf 2314
#define FP_CAM_S3_STATUSf 2315
#define FP_CAM_S5_STATUSf 2316
#define FP_CAM_S6_STATUSf 2317
#define FP_CAM_S8_STATUSf 2318
#define FP_FIELDSEL_TMf 2319
#define FP_FIXED_KEY_EXPANSIONf 2320
#define FP_INNER_VLAN_OVERLAY_ENABLEf 2321
#define FP_KEY_FORCE_VIDf 2322
#define FP_LOOKUP_ENABLE_SLICE_0f 2323
#define FP_LOOKUP_ENABLE_SLICE_1f 2324
#define FP_LOOKUP_ENABLE_SLICE_10f 2325
#define FP_LOOKUP_ENABLE_SLICE_11f 2326
#define FP_LOOKUP_ENABLE_SLICE_12f 2327
#define FP_LOOKUP_ENABLE_SLICE_13f 2328
#define FP_LOOKUP_ENABLE_SLICE_14f 2329
#define FP_LOOKUP_ENABLE_SLICE_15f 2330
#define FP_LOOKUP_ENABLE_SLICE_2f 2331
#define FP_LOOKUP_ENABLE_SLICE_3f 2332
#define FP_LOOKUP_ENABLE_SLICE_4f 2333
#define FP_LOOKUP_ENABLE_SLICE_5f 2334
#define FP_LOOKUP_ENABLE_SLICE_6f 2335
#define FP_LOOKUP_ENABLE_SLICE_7f 2336
#define FP_LOOKUP_ENABLE_SLICE_8f 2337
#define FP_LOOKUP_ENABLE_SLICE_9f 2338
#define FP_METER_SPAREf 2339
#define FP_MODIDf 2340
#define FP_NON_ROTATED_CAM_CONTROL_f 2341
#define FP_POLICY_TABLE_TMf 2342
#define FP_PORT_FIELD_SEL_MODEf 2343
#define FP_PORT_SELECT_TYPEf 2344
#define FP_REFRESH_ENABLEf 2345
#define FP_REFRESH_ERRf 2346
#define FP_ROTATED_CAM_CONTROL_f 2347
#define FP_SLICE_ENABLE_SLICE_0f 2348
#define FP_SLICE_ENABLE_SLICE_1f 2349
#define FP_SLICE_ENABLE_SLICE_10f 2350
#define FP_SLICE_ENABLE_SLICE_11f 2351
#define FP_SLICE_ENABLE_SLICE_12f 2352
#define FP_SLICE_ENABLE_SLICE_13f 2353
#define FP_SLICE_ENABLE_SLICE_14f 2354
#define FP_SLICE_ENABLE_SLICE_15f 2355
#define FP_SLICE_ENABLE_SLICE_2f 2356
#define FP_SLICE_ENABLE_SLICE_3f 2357
#define FP_SLICE_ENABLE_SLICE_4f 2358
#define FP_SLICE_ENABLE_SLICE_5f 2359
#define FP_SLICE_ENABLE_SLICE_6f 2360
#define FP_SLICE_ENABLE_SLICE_7f 2361
#define FP_SLICE_ENABLE_SLICE_8f 2362
#define FP_SLICE_ENABLE_SLICE_9f 2363
#define FP_SNAP_OTHER_DECODE_ENABLEf 2364
#define FP_UDF_TMf 2365
#define FRAGMENTf 2366
#define FRAMECRCERRORf 2367
#define FRAMECRCERRORSf 2368
#define FRAMETYPEf 2369
#define FREEf 2370
#define FREE_PTRf 2371
#define FREQDETRESTART_ENf 2372
#define FREQDETRETRY_ENf 2373
#define FREQ_DET_DISf 2374
#define FREQ_MONITOR_ENf 2375
#define FRM_TAG_0f 2376
#define FRM_TAG_1f 2377
#define FRXDf 2378
#define FRXDVf 2379
#define FRXENDf 2380
#define FRXERRORf 2381
#define FSELf 2382
#define FTYPEf 2383
#define FULLf 2384
#define FULLDf 2385
#define FULL_DUPf 2386
#define FULL_FLAGf 2387
#define FUSE_BITSf 2388
#define FWD_WITH_PKT_VIDf 2389
#define FX100f 2390
#define F_STAT_REGf 2391
#define F_STAT_REG_64Bf 2392
#define GBPFULLCLEARPOINTf 2393
#define GBPFULLSETPOINTf 2394
#define GBP_FULLf 2395
#define GBP_OKf 2396
#define GCCf 2397
#define GE0f 2398
#define GE1f 2399
#define GENSTATUSMEG_ENf 2400
#define GEN_CALL_ENf 2401
#define GETDEADADDRESSf 2402
#define GE_PORT_BLOCK_MASKf 2403
#define GFPORT_CLOCK_CONFIGf 2404
#define GIMBPf 2405
#define GIMRPf 2406
#define GLOBAL_HDRM_COUNTf 2407
#define GLOBAL_HDRM_LIMITf 2408
#define GLOBAL_ROUTEf 2409
#define GLOBAL_ROUTE0f 2410
#define GLOBAL_ROUTE1f 2411
#define GLOBAL_SHARED_FILL_STATE_ENf 2412
#define GLPf 2413
#define GLVRf 2414
#define GMII_PORT_BLOCK_MASKf 2415
#define GMRf 2416
#define GMR2f 2417
#define GOT_LOCKf 2418
#define GPC0_CLK_ENABLEf 2419
#define GPC1_CLK_ENABLEf 2420
#define GPENf 2421
#define GPIf 2422
#define GPIC_ERRORSf 2423
#define GPOf 2424
#define GPORT_ENf 2425
#define GPORT_THRESHOLDf 2426
#define GP_CHANGE_DOT1Pf 2427
#define GP_CHANGE_DSCPf 2428
#define GP_DROPf 2429
#define GP_NEW_DOT1Pf 2430
#define GP_NEW_DSCPf 2431
#define GRALNf 2432
#define GRBCAf 2433
#define GRBYTf 2434
#define GRCDEf 2435
#define GRCSEf 2436
#define GRDISCf 2437
#define GREEN_DROPENDPOINTf 2438
#define GREEN_DROPSTARTPOINTf 2439
#define GREEN_MAXDROPRATEf 2440
#define GREEN_TO_PIDf 2441
#define GRE_PAYLOAD_IPV4f 2442
#define GRE_PAYLOAD_IPV6f 2443
#define GRE_RSV_EQ_0f 2444
#define GRE_SOURCE_ROUTING_TOCPUf 2445
#define GRE_TUNNELf 2446
#define GRE_TUNNEL_MASKf 2447
#define GRE_VER1f 2448
#define GRE_VER2f 2449
#define GRFCRf 2450
#define GRFCSf 2451
#define GRFLRf 2452
#define GRFRGf 2453
#define GRIMDRf 2454
#define GRIPCf 2455
#define GRIPCHKf 2456
#define GRIPDf 2457
#define GRJBRf 2458
#define GRMCf 2459
#define GRMCAf 2460
#define GROUP0_MODEf 2461
#define GROUP1_MODEf 2462
#define GROUP2_MODEf 2463
#define GROUP3_MODEf 2464
#define GROUP_BITMAP_MOD0f 2465
#define GROUP_BITMAP_MOD1f 2466
#define GROUP_IP_ADDRf 2467
#define GROUP_IP_ADDR_LWR_64f 2468
#define GROUP_IP_ADDR_UNUSEDf 2469
#define GROUP_IP_ADDR_UPR_56f 2470
#define GROVRf 2471
#define GRPKTf 2472
#define GRUCf 2473
#define GRUNDf 2474
#define GRUXOf 2475
#define GRXCFf 2476
#define GRXPFf 2477
#define GRXUOf 2478
#define GTABRTf 2479
#define GTAGEf 2480
#define GTBCAf 2481
#define GTBYTf 2482
#define GTCFIDRf 2483
#define GTDFRf 2484
#define GTEDFf 2485
#define GTFCSf 2486
#define GTIMDRf 2487
#define GTIMTLDf 2488
#define GTIPf 2489
#define GTIPDf 2490
#define GTIPXf 2491
#define GTLCLf 2492
#define GTMCAf 2493
#define GTMCLf 2494
#define GTNCLf 2495
#define GTOVRf 2496
#define GTPKTf 2497
#define GTR1023f 2498
#define GTR127f 2499
#define GTR255f 2500
#define GTR511f 2501
#define GTR64f 2502
#define GTRMAXf 2503
#define GTRMGVf 2504
#define GTSCLf 2505
#define GTVLANf 2506
#define GTXCFf 2507
#define GTXCLf 2508
#define GTXPFf 2509
#define G_CHANGE_COS_OR_INT_PRIf 2510
#define G_CHANGE_DOT1Pf 2511
#define G_CHANGE_DSCPf 2512
#define G_CHANGE_DSCP_TOSf 2513
#define G_CHANGE_ECNf 2514
#define G_CHANGE_INNER_CFIf 2515
#define G_CHANGE_OUTER_CFIf 2516
#define G_CHANGE_PKT_PRIf 2517
#define G_COPY_TO_CPUf 2518
#define G_COS_INT_PRIf 2519
#define G_DROPf 2520
#define G_DROP_PRECEDENCEf 2521
#define G_L3SW_CHANGE_MACDA_OR_VLANf 2522
#define G_NEW_DOT1Pf 2523
#define G_NEW_DSCPf 2524
#define G_NEW_DSCP_TOSf 2525
#define G_NEW_INNER_CFIf 2526
#define G_NEW_INNER_PRIf 2527
#define G_NEW_OUTER_CFIf 2528
#define G_NEW_PKT_PRIf 2529
#define G_PACKET_REDIRECTIONf 2530
#define G_REPLACE_INNER_PRIf 2531
#define HASH_INDEXf 2532
#define HASH_MODE_Af 2533
#define HASH_MODE_Bf 2534
#define HASH_SEED_Af 2535
#define HASH_SEED_Bf 2536
#define HASH_SELECTf 2537
#define HASH_SELECT_Af 2538
#define HASH_SELECT_Bf 2539
#define HBIT_ENf 2540
#define HBIT_PA_BASEf 2541
#define HDRFAILSHUTDOWNENf 2542
#define HDRMODEf 2543
#define HDRPARITYERRORf 2544
#define HDR_EXT_OVERLAYf 2545
#define HD_ENAf 2546
#define HD_FC_BKOFF_OKf 2547
#define HD_FC_ENAf 2548
#define HEADERPARITYf 2549
#define HEADER_TAGGEDf 2550
#define HEADER_TYPEf 2551
#define HEADER_UNTAGGEDf 2552
#define HEADER_UNTAGGED_UNUSEDf 2553
#define HEADPOINTERf 2554
#define HEAD_POINTERf 2555
#define HELIX_FBB0_MTU_MODEf 2556
#define HG2_FRC_RESERVEDf 2557
#define HGHDREf 2558
#define HGIf 2559
#define HGIG2_EN_S0f 2560
#define HGIG2_EN_S1f 2561
#define HGIG2_EN_S3f 2562
#define HGIG2_EN_S4f 2563
#define HGTG_RESERVEDf 2564
#define HGTG_RESERVED_HI1f 2565
#define HGTRUNK_RES_ENf 2566
#define HG_16GBPS_BMPf 2567
#define HG_ADD_SYS_RSVD_VIDf 2568
#define HG_COSf 2569
#define HG_DA_LOOKUP_ENABLEf 2570
#define HG_ERRORSf 2571
#define HG_FAILOVER_PORT_DOWNf 2572
#define HG_GE_PORTf 2573
#define HG_HDR_ERROR_TOCPUf 2574
#define HG_HDR_SELf 2575
#define HG_HDR_TYPE1_TOCPUf 2576
#define HG_L2_LOOKUP_ENABLEf 2577
#define HG_L3_IPMC_HIT_UPDATEf 2578
#define HG_L3_OVERRIDEf 2579
#define HG_LEARN_OVERRIDEf 2580
#define HG_LOOKUP_ENABLEf 2581
#define HG_LPBACK_DROP_ENf 2582
#define HG_MC_DST_MODIDf 2583
#define HG_MC_DST_PORT_NUMf 2584
#define HG_MIRROR_DROP_ENf 2585
#define HG_MODIFY_ENABLEf 2586
#define HG_PBMf 2587
#define HG_SELf 2588
#define HG_SRC_REMOVAL_ENf 2589
#define HG_UNKN_HDR_DROP_ENf 2590
#define HG_UNKN_OP_DROP_ENf 2591
#define HG_VFI_GRP_DROP_ENf 2592
#define HIAREFLIMITf 2593
#define HIFREQf 2594
#define HIGH_AREF_READYf 2595
#define HIGH_WATERMARKf 2596
#define HIGIGf 2597
#define HIGIG2f 2598
#define HIGIG2MODEf 2599
#define HIGIG2_BC_BASE_OFFSETf 2600
#define HIGIG2_BC_SIZEf 2601
#define HIGIG2_IPMC_BASE_OFFSETf 2602
#define HIGIG2_IPMC_SIZEf 2603
#define HIGIG2_L2MC_BASE_OFFSETf 2604
#define HIGIG2_L2MC_SIZEf 2605
#define HIGIG2_MC_BASE_OFFSETf 2606
#define HIGIG2_MC_SIZEf 2607
#define HIGIG2_MODEf 2608
#define HIGIG_ALLOW_SAME_MODIDf 2609
#define HIGIG_HDR_ERRORf 2610
#define HIGIG_L2_MPLS_ENCAPf 2611
#define HIGIG_MH_TYPE1f 2612
#define HIGIG_MODEf 2613
#define HIGIG_PACKETf 2614
#define HIGIG_PKTf 2615
#define HIGIG_PKT_MASKf 2616
#define HIGIG_PORTf 2617
#define HIGIG_PORT_BITMAPf 2618
#define HIGIG_RESERVED_HI0f 2619
#define HIGIG_TRUNKf 2620
#define HIGIG_TRUNK0f 2621
#define HIGIG_TRUNK1f 2622
#define HIGIG_TRUNK2f 2623
#define HIGIG_TRUNK3f 2624
#define HIGIG_TRUNK_BITMAPf 2625
#define HIGIG_TRUNK_BITMAP0f 2626
#define HIGIG_TRUNK_BITMAP1f 2627
#define HIGIG_TRUNK_IDf 2628
#define HIGIG_TRUNK_ID0f 2629
#define HIGIG_TRUNK_ID0_PORT0f 2630
#define HIGIG_TRUNK_ID0_PORT1f 2631
#define HIGIG_TRUNK_ID0_PORT2f 2632
#define HIGIG_TRUNK_ID0_PORT3f 2633
#define HIGIG_TRUNK_ID1f 2634
#define HIGIG_TRUNK_ID1_PORT0f 2635
#define HIGIG_TRUNK_ID1_PORT1f 2636
#define HIGIG_TRUNK_ID1_PORT2f 2637
#define HIGIG_TRUNK_ID1_PORT3f 2638
#define HIGIG_TRUNK_ID2f 2639
#define HIGIG_TRUNK_ID3f 2640
#define HIGIG_TRUNK_OVERRIDEf 2641
#define HIGIG_TRUNK_PORT0f 2642
#define HIGIG_TRUNK_PORT1f 2643
#define HIGIG_TRUNK_PORT10f 2644
#define HIGIG_TRUNK_PORT11f 2645
#define HIGIG_TRUNK_PORT12f 2646
#define HIGIG_TRUNK_PORT13f 2647
#define HIGIG_TRUNK_PORT14f 2648
#define HIGIG_TRUNK_PORT15f 2649
#define HIGIG_TRUNK_PORT2f 2650
#define HIGIG_TRUNK_PORT3f 2651
#define HIGIG_TRUNK_PORT4f 2652
#define HIGIG_TRUNK_PORT5f 2653
#define HIGIG_TRUNK_PORT6f 2654
#define HIGIG_TRUNK_PORT7f 2655
#define HIGIG_TRUNK_PORT8f 2656
#define HIGIG_TRUNK_PORT9f 2657
#define HIGIG_TRUNK_RTAGf 2658
#define HIGIG_TRUNK_RTAG0f 2659
#define HIGIG_TRUNK_RTAG1f 2660
#define HIGIG_TRUNK_SIZEf 2661
#define HIGIG_TRUNK_SIZE0f 2662
#define HIGIG_TRUNK_SIZE1f 2663
#define HIGIG_XGE_PORT_BLOCK_MASKf 2664
#define HITf 2665
#define HIT0f 2666
#define HIT1f 2667
#define HITBITSf 2668
#define HITDAf 2669
#define HITDA_0f 2670
#define HITDA_1f 2671
#define HITDA_2f 2672
#define HITDA_3f 2673
#define HITDA_4f 2674
#define HITDA_5f 2675
#define HITDA_6f 2676
#define HITDA_7f 2677
#define HITDA_CCMf 2678
#define HITDA_LEFT_TMf 2679
#define HITDA_RIGHT_TMf 2680
#define HITDA_RMf 2681
#define HITDA_TMf 2682
#define HITSAf 2683
#define HITSA_0f 2684
#define HITSA_1f 2685
#define HITSA_2f 2686
#define HITSA_3f 2687
#define HITSA_4f 2688
#define HITSA_5f 2689
#define HITSA_6f 2690
#define HITSA_7f 2691
#define HITSA_CCMf 2692
#define HITSA_LEFT_TMf 2693
#define HITSA_RIGHT_TMf 2694
#define HITSA_RMf 2695
#define HITSA_TMf 2696
#define HIT_0f 2697
#define HIT_1f 2698
#define HIT_10f 2699
#define HIT_11f 2700
#define HIT_12f 2701
#define HIT_13f 2702
#define HIT_14f 2703
#define HIT_15f 2704
#define HIT_2f 2705
#define HIT_3f 2706
#define HIT_4f 2707
#define HIT_5f 2708
#define HIT_6f 2709
#define HIT_7f 2710
#define HIT_8f 2711
#define HIT_9f 2712
#define HIT_BITf 2713
#define HIT_LEFT_TMf 2714
#define HIT_LEFT_WWf 2715
#define HOLf 2716
#define HOLCOSMINXQCNTf 2717
#define HOLD12DROPCOUNTf 2718
#define HOLMAXTIMERf 2719
#define HOL_BMPf 2720
#define HOL_CELL_SOP_DROP_ENf 2721
#define HOL_ENABLEf 2722
#define HOL_PORT_BITMAPf 2723
#define HOL_STAT_UPDATE_ENABLEf 2724
#define HOL_TOCPUf 2725
#define HONOR_PAUSE_FOR_E2Ef 2726
#define HOST_NUM_ENTRIES_SELf 2727
#define HRRFNf 2728
#define HRTFNf 2729
#define HSE_CMDMEM_DONEf 2730
#define HSE_PARITY_DISf 2731
#define HSE_SEL_EM_LATENCY7f 2732
#define HTLS_MODEf 2733
#define HUGENf 2734
#define HUGE_FRf 2735
#define HWMf 2736
#define HW_AGE_MODEf 2737
#define HW_INITf 2738
#define HW_RSTLf 2739
#define HYBRID_L2_LOOKUP_MODEf 2740
#define HYBRID_L2_LOOKUP_MODIDf 2741
#define HYBRID_L2_LOOKUP_PORTf 2742
#define HYBRID_MODE_ENABLEf 2743
#define I2C_ENf 2744
#define I2C_INTRf 2745
#define IBPf 2746
#define IBPLIMITf 2747
#define IBP_BMPf 2748
#define IBP_ENABLEf 2749
#define IBP_PKTLIMITf 2750
#define IBP_TOCPUf 2751
#define IBSQ_EMPTYf 2752
#define IBSQ_ENTRY_0f 2753
#define IBSQ_ENTRY_1f 2754
#define IBSQ_ENTRY_2f 2755
#define IBSQ_ENTRY_3f 2756
#define IBSQ_FULLf 2757
#define IBSQ_POP_ERRORf 2758
#define IBSQ_PUSH_ERRORf 2759
#define IBSQ_READ_PTRf 2760
#define IBSQ_WRITE_PTRf 2761
#define IBUS0f 2762
#define IBUS1f 2763
#define ICCf 2764
#define ICFGf 2765
#define ICMPV6_CHECK_ENABLEf 2766
#define ICMP_CHECK_ENABLEf 2767
#define ICMP_FRAG_PKTS_ENABLEf 2768
#define ICMP_REDIRECT_TOCPUf 2769
#define ICMP_REDIRECT_TO_CPUf 2770
#define ICMP_V4_PING_SIZE_ENABLEf 2771
#define ICMP_V6_PING_SIZE_ENABLEf 2772
#define ICPXf 2773
#define ICP_OFFf 2774
#define IDf 2775
#define IDDQf 2776
#define IDDQ_CNTLf 2777
#define IDISCf 2778
#define IDSPAREf 2779
#define IDXf 2780
#define IEEE802DOT1PRIf 2781
#define IEEE802DOT3CONVRTf 2782
#define IEEE_802_1_Pf 2783
#define IEEE_802_1_PRI_MAP_ENABLEf 2784
#define IEEE_DEVICES_IN_PKGf 2785
#define IEGR_PORT_RESERVEDf 2786
#define IEGR_PORT_RESERVED2f 2787
#define IESMIFf 2788
#define IESMIF_INTRf 2789
#define IFG_ACCT_SELf 2790
#define IFPf 2791
#define IFP_BYPASS_ENABLEf 2792
#define IFP_POLICY_TABLE_INTRf 2793
#define IFP_REDIRECTION_PROFILE_TMf 2794
#define IFP_REDIRECTION_PROFILE_WWf 2795
#define IF_CONTAINER_MODEf 2796
#define IGBP_FULLf 2797
#define IGBP_OKf 2798
#define IGERRORPOINTERf 2799
#define IGMP_PKTS_UNICAST_IGNOREf 2800
#define IGMP_PKT_DROPf 2801
#define IGMP_PKT_TO_CPUf 2802
#define IGMP_QUERY_FWD_ACTIONf 2803
#define IGMP_QUERY_TO_CPUf 2804
#define IGMP_REP_LEAVE_FWD_ACTIONf 2805
#define IGMP_REP_LEAVE_TO_CPUf 2806
#define IGMP_UNKNOWN_MSG_FWD_ACTIONf 2807
#define IGMP_UNKNOWN_MSG_TO_CPUf 2808
#define IGNORECRCf 2809
#define IGNORE_ADR_ALIGN_ENf 2810
#define IGNORE_DBUS_PERRf 2811
#define IGNORE_DPEO0f 2812
#define IGNORE_DPEO1f 2813
#define IGNORE_FRXERRORf 2814
#define IGNORE_GRE_TUNNEL_CHECKSUMf 2815
#define IGNORE_HG_HDR_DONOT_LEARNf 2816
#define IGNORE_HG_HDR_HDR_EXT_LENf 2817
#define IGNORE_HG_HDR_LAG_FAILOVERf 2818
#define IGNORE_HG_LAG_FAILOVERf 2819
#define IGNORE_IPMC_L2_BITMAPf 2820
#define IGNORE_IPMC_L3_BITMAPf 2821
#define IGNORE_MMU_BKP_REMOTE_PKTf 2822
#define IGNORE_MMU_BKP_TXDMA_PKTf 2823
#define IGNORE_MODID_LKUPSf 2824
#define IGNORE_MY_MODIDf 2825
#define IGNORE_PKT_TAGf 2826
#define IGNORE_PORT_IDf 2827
#define IGNORE_QTAGf 2828
#define IGNORE_RBUS_PERRf 2829
#define IGNORE_TAGf 2830
#define IGNORE_TX_PAUSEf 2831
#define IGNORE_UDP_TUNNEL_CHECKSUMf 2832
#define IGPERR0f 2833
#define IGPERR1f 2834
#define IGPERR2f 2835
#define IGPERR3f 2836
#define IGPERR4f 2837
#define IGPERR5f 2838
#define IGPERR6f 2839
#define IGPERR7f 2840
#define IGPERR8f 2841
#define IIF_ENTRY_SRCH_AVAIL_BITSf 2842
#define IINTFf 2843
#define IL2LUf 2844
#define IL2MCf 2845
#define IL3LUf 2846
#define IL3MCf 2847
#define IL3MC_BYPASS_ENABLEf 2848
#define IL3MC_ERB_INTRf 2849
#define IL3_BYPASS_ENABLEf 2850
#define ILL_SRAM_ACCf 2851
#define ILPMf 2852
#define IM0_LOCAL_MTPf 2853
#define IM0_MTP_INDEXf 2854
#define IM1_LOCAL_MTPf 2855
#define IM1_MTP_INDEXf 2856
#define IMBPf 2857
#define IMIRRORf 2858
#define IMPLSf 2859
#define IMPMATCHf 2860
#define IMRPf 2861
#define IM_LOCAL_MTPf 2862
#define IM_MODEf 2863
#define IM_MTP_INDEXf 2864
#define IM_MTP_INDEX0f 2865
#define IM_MTP_INDEX1f 2866
#define INCLUDE_L2f 2867
#define INCOMING_TAG_STATUSf 2868
#define INCOMING_VIDSf 2869
#define INCOUNTERf 2870
#define INCR_MODEf 2871
#define INCR_PATTf 2872
#define INDEXf 2873
#define INGBUFOVERFLOWf 2874
#define INGCELLRESETLIMITf 2875
#define INGMASKf 2876
#define INGMRf 2877
#define INGPKTRESETLIMITf 2878
#define INGRESS_FILTER_LISTf 2879
#define INGRESS_MIRRORf 2880
#define INGRESS_PORTf 2881
#define INGRESS_TAGGEDf 2882
#define INGR_MIRRORf 2883
#define ING_BUF_CELL_OBSf 2884
#define ING_CELLBUF_ERRf 2885
#define ING_ETH_BLK_NUMf 2886
#define ING_IPFIX_EXPORT_PAR_ERRf 2887
#define ING_IPFIX_SESS_PAR_ERRf 2888
#define ING_ITAG_ACTIONf 2889
#define ING_L3_NEXT_HOP_TMf 2890
#define ING_L3_NEXT_HOP_WWf 2891
#define ING_MAP_ENf 2892
#define ING_MOD_MAP_IDf 2893
#define ING_MOD_TMf 2894
#define ING_NHOP_PAR_ERRf 2895
#define ING_OTAG_ACTIONf 2896
#define ING_PEf 2897
#define ING_PE_CLRf 2898
#define ING_PE_ENf 2899
#define ING_PRI_CNG_MAP_TMf 2900
#define ING_PWE_TERM_BYTE_COUNTERS_TMf 2901
#define ING_PWE_TERM_PACKET_COUNTERS_TMf 2902
#define ING_PWE_TERM_SEQNUM_TMf 2903
#define ING_STATS_PIPELINE_STAGE_NUMf 2904
#define ING_STAT_COUNTERS_NUMf 2905
#define ING_TAGGEDf 2906
#define INITf 2907
#define INITAREFINTVf 2908
#define INITIAL_ING_L3_NEXT_HOP_INTRf 2909
#define INITIAL_ING_L3_NEXT_HOP_TMf 2910
#define INITIAL_ING_L3_NEXT_HOP_WWf 2911
#define INITIAL_ING_NHOP_PAR_ERRf 2912
#define INITIAL_L3_ECMP_TMf 2913
#define INITIAL_L3_ECMP_WWf 2914
#define INITWAITINTVf 2915
#define INIT_BISTf 2916
#define INIT_BIST0f 2917
#define INIT_BIST1f 2918
#define INIT_BIST2f 2919
#define INIT_BIST3f 2920
#define INIT_CHN0f 2921
#define INIT_CHN1f 2922
#define INIT_DONEf 2923
#define INIT_EGR_STATSf 2924
#define INIT_IDLEf 2925
#define INIT_ING_STATSf 2926
#define INIT_KEYf 2927
#define INIT_MRS_NUMf 2928
#define INIT_READYf 2929
#define INIT_STATE_0f 2930
#define INIT_STATE_1f 2931
#define INIT_STATE_2f 2932
#define INIT_STATE_3f 2933
#define INIT_VALf 2934
#define INIT_WAIT_DONEf 2935
#define INNER_TAGf 2936
#define INNER_TAG_TYPE_FIELDf 2937
#define INNER_TPIDf 2938
#define INNER_VLAN_ACTIONSf 2939
#define INPUT_PORT_RX_ENABLEf 2940
#define INPUT_PORT_RX_ENABLE_HIf 2941
#define INPUT_PORT_RX_ENABLE_LOf 2942
#define INPUT_PRIORITYf 2943
#define INPUT_THRESHOLD_BYPASSf 2944
#define INSERT_BUBBLE_ENf 2945
#define INSERT_L3_MPLS_LABEL1f 2946
#define INSERT_L3_MPLS_LABEL2f 2947
#define INSERT_LEAST_FULL_HALFf 2948
#define INSERT_TUNNEL_LABELf 2949
#define INSTf 2950
#define INSTANCE_NUMf 2951
#define INTERFACE_OVERLAY_ENABLEf 2952
#define INTERNAL_LBCKf 2953
#define INTERNAL_SELf 2954
#define INTERRUPTf 2955
#define INTFf 2956
#define INTF_NUMf 2957
#define INTR_SEL_DES_PKT_CH0f 2958
#define INTR_SEL_DES_PKT_CH1f 2959
#define INTR_SEL_DES_PKT_CH2f 2960
#define INTR_SEL_DES_PKT_CH3f 2961
#define INT_CTRf 2962
#define INT_DISf 2963
#define INT_ENf 2964
#define INT_FLAGf 2965
#define INT_PHY_CLAUSE_45f 2966
#define INT_PRI_KEYf 2967
#define INT_PRI_MASKf 2968
#define INT_SRC_ENf 2969
#define INVALID_ADDRf 2970
#define INVALID_CMDf 2971
#define INVALID_PROG_REQf 2972
#define INVALID_VLANf 2973
#define INVERT_TCP_RANGE_RESULTf 2974
#define INVERT_UDP_RANGE_RESULTf 2975
#define IN_BISTf 2976
#define IN_DBUS_CAPT_DLYf 2977
#define IN_DBUS_CAPT_FDATf 2978
#define IN_DPR_ODDf 2979
#define IN_PROFILE_FLAGf 2980
#define IN_RDACK11f 2981
#define IN_RPR_ODDf 2982
#define IN_SMFL00f 2983
#define IOV_SELf 2984
#define IPf 2985
#define IPARSf 2986
#define IPBMf 2987
#define IPBM_MASKf 2988
#define IPBM_SELf 2989
#define IPBM_SEL_MASKf 2990
#define IPCF_PTR_MISMATCHf 2991
#define IPFIX_CONTROLf 2992
#define IPFIX_ENABLEf 2993
#define IPFIX_KEY_SELECTf 2994
#define IPFIX_SAMPLE_MODEf 2995
#define IPF_BWf 2996
#define IPGR1f 2997
#define IPGR2f 2998
#define IPGTf 2999
#define IPG_CONFIG_RXf 3000
#define IPG_PREAMBLE_ADJf 3001
#define IPIC_CASCADEf 3002
#define IPIC_E2E_HOL_ENBLf 3003
#define IPIC_E2E_IBP_ENBLf 3004
#define IPIC_ERRORSf 3005
#define IPIC_PAUSE_ENBLf 3006
#define IPIPE_IPCF_PTRf 3007
#define IPMCf 3008
#define IPMCBITMAPf 3009
#define IPMCERR_TOCPUf 3010
#define IPMCIDXAHIGHMARKERf 3011
#define IPMCIDXALOWMARKERf 3012
#define IPMCIDXBHIGHMARKERf 3013
#define IPMCIDXBLOWMARKERf 3014
#define IPMCIDXCHIGHMARKERf 3015
#define IPMCIDXCLOWMARKERf 3016
#define IPMCIDXHIGHMARKERf 3017
#define IPMCIDXINCAENf 3018
#define IPMCIDXINCBENf 3019
#define IPMCIDXINCCENf 3020
#define IPMCIDXINCENf 3021
#define IPMCIDXLOWMARKERf 3022
#define IPMCMBISTDONEf 3023
#define IPMCMBISTENf 3024
#define IPMCMBISTGOf 3025
#define IPMCPORTMISS_TOCPUf 3026
#define IPMCREPf 3027
#define IPMCREPCOUNT_STOPf 3028
#define IPMCREPLICATIONENf 3029
#define IPMCREPOVERLIMITBITMAPf 3030
#define IPMCREPOVERLIMITERRORf 3031
#define IPMCREPOVERLIMITERRORINTMASKf 3032
#define IPMCREPOVERLMTPBMf 3033
#define IPMCV4_ENABLEf 3034
#define IPMCV4_L2_ENABLEf 3035
#define IPMCV6_ENABLEf 3036
#define IPMCV6_L2_ENABLEf 3037
#define IPMC_0f 3038
#define IPMC_1f 3039
#define IPMC_2f 3040
#define IPMC_3f 3041
#define IPMC_AGED_BLOCKf 3042
#define IPMC_DISABLEf 3043
#define IPMC_DO_VLANf 3044
#define IPMC_ENABLEf 3045
#define IPMC_ENTRY_V4_AVAIL_BITSf 3046
#define IPMC_ENTRY_V4_BLKCNT_BITSf 3047
#define IPMC_ENTRY_V6_AVAIL_BITSf 3048
#define IPMC_ENTRY_V6_BITSf 3049
#define IPMC_ENTRY_V6_BLKCNT_BITSf 3050
#define IPMC_ENTRY_VLD_BITSf 3051
#define IPMC_INDEXf 3052
#define IPMC_IND_MODEf 3053
#define IPMC_MASK_LENf 3054
#define IPMC_MISS_AS_L2MCf 3055
#define IPMC_MSBUS_MAX_RETRYf 3056
#define IPMC_MTU_INDEXf 3057
#define IPMC_MTU_INDEX_0f 3058
#define IPMC_MTU_INDEX_1f 3059
#define IPMC_MTU_INDEX_2f 3060
#define IPMC_MTU_INDEX_3f 3061
#define IPMC_PTRf 3062
#define IPMC_PTR_P0f 3063
#define IPMC_PTR_P1f 3064
#define IPMC_PTR_P10f 3065
#define IPMC_PTR_P11f 3066
#define IPMC_PTR_P2f 3067
#define IPMC_PTR_P3f 3068
#define IPMC_PTR_P4f 3069
#define IPMC_PTR_P5f 3070
#define IPMC_PTR_P6f 3071
#define IPMC_PTR_P7f 3072
#define IPMC_PTR_P8f 3073
#define IPMC_PTR_P9f 3074
#define IPMC_REPLICATIONf 3075
#define IPMC_ROUTE_SAME_VLANf 3076
#define IPMC_TTL1_ERR_TOCPUf 3077
#define IPMC_TTL_ERROR_TOCPUf 3078
#define IPMC_TTL_ERR_TOCPUf 3079
#define IPMC_TUNNEL_TO_CPUf 3080
#define IPMC_TUNNEL_TYPEf 3081
#define IPMC_TUNNEL_TYPE_0f 3082
#define IPMC_TUNNEL_TYPE_1f 3083
#define IPMC_TUNNEL_TYPE_2f 3084
#define IPMC_TUNNEL_TYPE_3f 3085
#define IPMC_VLAN_TBL_PTRf 3086
#define IPORTf 3087
#define IPORT_BITMAPf 3088
#define IPORT_DIRECTIONf 3089
#define IPORT_MODEf 3090
#define IPRIf 3091
#define IPV4ENABLEf 3092
#define IPV4L3_ENABLEf 3093
#define IPV4_ACL_144_ENf 3094
#define IPV4_ACL_MODEf 3095
#define IPV4_ACL_TYPEf 3096
#define IPV4_DF_SELf 3097
#define IPV4_DIP_MASKf 3098
#define IPV4_FIELD_BITMAP_Af 3099
#define IPV4_FIELD_BITMAP_Bf 3100
#define IPV4_FIRST_FRAG_CHECK_ENABLEf 3101
#define IPV4_FWD_MODEf 3102
#define IPV4_HIT_BIT_MODEf 3103
#define IPV4_IDf 3104
#define IPV4_ID_MASKf 3105
#define IPV4_KEYf 3106
#define IPV4_KEY_UNUSEDf 3107
#define IPV4_MC_MACDA_CHECK_ENABLEf 3108
#define IPV4_MC_ROUTER_ADV_PKT_FWD_ACTIONf 3109
#define IPV4_MC_ROUTER_ADV_PKT_TO_CPUf 3110
#define IPV4_RESERVED_MC_ADDR_IGMP_ENABLEf 3111
#define IPV4_RESVD_MC_PKT_DROPf 3112
#define IPV4_RESVD_MC_PKT_FWD_ACTIONf 3113
#define IPV4_RESVD_MC_PKT_TO_CPUf 3114
#define IPV4_SIP_MASKf 3115
#define IPV4_UNUSEDf 3116
#define IPV4_UNUSED_0f 3117
#define IPV4_UNUSED_1f 3118
#define IPV4_UNUSED_2f 3119
#define IPV6ENABLEf 3120
#define IPV6L3_ENABLEf 3121
#define IPV6_128_ENf 3122
#define IPV6_ACL_144_ENf 3123
#define IPV6_ACL_FULL_NO_URPFf 3124
#define IPV6_ACL_MODEf 3125
#define IPV6_ACL_TYPEf 3126
#define IPV6_DF_SELf 3127
#define IPV6_DIP_MASKf 3128
#define IPV6_FIELD_BITMAP_Af 3129
#define IPV6_FIELD_BITMAP_Bf 3130
#define IPV6_FULL_ACLf 3131
#define IPV6_FWD_MODEf 3132
#define IPV6_HIT_BIT_MODEf 3133
#define IPV6_LOWER_KEYf 3134
#define IPV6_LOWER_KEY_UNUSEDf 3135
#define IPV6_MC_MACDA_CHECK_ENABLEf 3136
#define IPV6_MC_ROUTER_ADV_PKT_FWD_ACTIONf 3137
#define IPV6_MC_ROUTER_ADV_PKT_TO_CPUf 3138
#define IPV6_MIN_FRAG_SIZE_ENABLEf 3139
#define IPV6_PREFIXf 3140
#define IPV6_RESERVED_MC_ADDR_MLD_ENABLEf 3141
#define IPV6_RESVD_MC_PKT_DROPf 3142
#define IPV6_RESVD_MC_PKT_FWD_ACTIONf 3143
#define IPV6_RESVD_MC_PKT_TO_CPUf 3144
#define IPV6_SIP_MASKf 3145
#define IPV6_UNUSEDf 3146
#define IPV6_UNUSED_0f 3147
#define IPV6_UNUSED_1f 3148
#define IPV6_UNUSED_2f 3149
#define IPV6_UNUSED_3f 3150
#define IPV6_UPPER_KEYf 3151
#define IPV6_UPPER_KEY_UNUSEDf 3152
#define IPX_SIZEf 3153
#define IP_ADDRf 3154
#define IP_ADDR0f 3155
#define IP_ADDR1f 3156
#define IP_ADDR_HIf 3157
#define IP_ADDR_LOf 3158
#define IP_ADDR_LWR_64f 3159
#define IP_ADDR_MASKf 3160
#define IP_ADDR_MASK0f 3161
#define IP_ADDR_MASK1f 3162
#define IP_ADDR_UNUSEDf 3163
#define IP_ADDR_UPR_64f 3164
#define IP_ADDR_V4f 3165
#define IP_ADDR_V6f 3166
#define IP_CFGf 3167
#define IP_DIP_ENABLEf 3168
#define IP_DSCP_ENABLEf 3169
#define IP_DSCP_PROFILEf 3170
#define IP_ECN_ENABLEf 3171
#define IP_FIRST_FRAG_CHECK_ENABLEf 3172
#define IP_ICMP_CODE_ENABLEf 3173
#define IP_ICMP_TYPE_ENABLEf 3174
#define IP_INTRf 3175
#define IP_IPV4_MASK_PROFILEf 3176
#define IP_IPV6_LABEL_ENABLEf 3177
#define IP_IPV6_MASK_PROFILEf 3178
#define IP_PKT_LENGTHf 3179
#define IP_PROTOCOL_ENABLEf 3180
#define IP_PROT_OVERLAY_ENf 3181
#define IP_SEC_CHECKf 3182
#define IP_SIP_ENABLEf 3183
#define IP_SIZEf 3184
#define IP_TCP_DEST_PORT_ENABLEf 3185
#define IP_TCP_SRC_PORT_ENABLEf 3186
#define IP_TUNNEL_ID_ENABLEf 3187
#define IP_TUNNEL_INTRf 3188
#define IP_TUNNEL_TMf 3189
#define IP_TUNNEL_WWf 3190
#define IP_TYPEf 3191
#define IP_TYPE_MASKf 3192
#define IREFCf 3193
#define IRPEf 3194
#define IRSEL1f 3195
#define IRSEL1_BYPASS_ENABLEf 3196
#define IRSEL2f 3197
#define IRSEL2_BYPASS_ENABLEf 3198
#define IRSEL2_NEXTHOP_PARITY_ERRf 3199
#define ISW1f 3200
#define ISW2f 3201
#define ISW2_EGR_MASK_PARITY_ERRf 3202
#define ISW2_MODPORT_MAP_EM_PARITY_ERRf 3203
#define ISW2_MODPORT_MAP_IM_PARITY_ERRf 3204
#define ISW2_MODPORT_MAP_SW_PARITY_ERRf 3205
#define ISW2_SRC_MODID_BLOCK_PARITY_ERRf 3206
#define ITAGf 3207
#define ITU_MODE_SELf 3208
#define IVERRORPOINTERf 3209
#define IVIDf 3210
#define IVID_DVPf 3211
#define IVID_DVP_SELf 3212
#define IVID_VALIDf 3213
#define IVLANf 3214
#define IVPERR0f 3215
#define IVPERR1f 3216
#define IVTX_ENTRY_SRCH_AVAIL_BITSf 3217
#define IVXLTf 3218
#define IVXLT_BYPASS_ENABLEf 3219
#define JAM_ENf 3220
#define JITTER_ENf 3221
#define JTRPEf 3222
#define JTRPSf 3223
#define JTRPTf 3224
#define JUMBOf 3225
#define KEYf 3226
#define KEY_MASKf 3227
#define KEY_TYPEf 3228
#define KEY_TYPE_0f 3229
#define KEY_TYPE_1f 3230
#define KEY_TYPE_2f 3231
#define KEY_TYPE_3f 3232
#define KEY_TYPE_VFIf 3233
#define KEY_TYPE_VFI_SHADOWf 3234
#define KEY_V6f 3235
#define KEY_VALIDf 3236
#define KEY_ZERO_1f 3237
#define KNOWN_IPMC_ENABLEf 3238
#define KNOWN_IPMC_METER_INDEXf 3239
#define KNOWN_L2MC_ENABLEf 3240
#define KNOWN_L2MC_METER_INDEXf 3241
#define KNOWN_MCAST_MASK_SELf 3242
#define KSIZE_SELECTf 3243
#define KS_ACTIVEf 3244
#define KVCO_XFf 3245
#define KVCO_XSf 3246
#define K_SOP_S0f 3247
#define K_SOP_S1f 3248
#define K_SOP_S3f 3249
#define K_SOP_S4f 3250
#define L10Bf 3251
#define L2f 3252
#define L2DHIT_ENABLEf 3253
#define L2DH_ENf 3254
#define L2DST_DISCARDf 3255
#define L2DST_HIT_ENABLEf 3256
#define L2L3RSPFIFOCOUNT_GTE_HITHRf 3257
#define L2L3RSPFIFO_FULLf 3258
#define L2L3RSPFIFO_OVERFLOWf 3259
#define L2L3RSPFIFO_TMf 3260
#define L2MCf 3261
#define L2MC_BMP_FROM_L2f 3262
#define L2MC_INTRf 3263
#define L2MC_MASK_LENf 3264
#define L2MC_PAR_ERRf 3265
#define L2MC_PBMf 3266
#define L2MC_PBMPf 3267
#define L2MC_PTRf 3268
#define L2MODFIFO_NOTEMPTYf 3269
#define L2MODFIFO_OVERFLOWf 3270
#define L2MODFIFO_PUSH_ENf 3271
#define L2MODFIFO_SHOW_CUR_COUNTf 3272
#define L2MODFIFO_UNDERRUNf 3273
#define L2MODMEM0_TMf 3274
#define L2MODMEM1_TMf 3275
#define L2MODMEM_TMf 3276
#define L2SEARCH72_INST_OPCf 3277
#define L2SRC_DISCARDf 3278
#define L2SRC_STATIC_MOVEf 3279
#define L2SWITCH_SAME_VLANf 3280
#define L2_ACL_144_ENf 3281
#define L2_ACL_ENf 3282
#define L2_ACL_PAYLOAD_MODEf 3283
#define L2_AND_VLAN_MAC_HASH_SELECTf 3284
#define L2_BITMAPf 3285
#define L2_BITMAP_HIf 3286
#define L2_BITMAP_LOf 3287
#define L2_BITMAP_M0f 3288
#define L2_BITMAP_M1f 3289
#define L2_ENTRY_DATAf 3290
#define L2_ENTRY_INTRf 3291
#define L2_ENTRY_KEY_TYPEf 3292
#define L2_ENTRY_PAR_ERRf 3293
#define L2_ETH_TYPE_ENABLEf 3294
#define L2_EXT_HASH_SELECTf 3295
#define L2_FIELD_BITMAP_Af 3296
#define L2_FIELD_BITMAP_Bf 3297
#define L2_FWD_ENf 3298
#define L2_HDR_ON_DIP_ENf 3299
#define L2_HDR_ON_SIP_ENf 3300
#define L2_HITDA_CCMf 3301
#define L2_HITDA_RMf 3302
#define L2_HITSA_CCMf 3303
#define L2_HITSA_RMf 3304
#define L2_HIT_BIT_MODEf 3305
#define L2_KEYf 3306
#define L2_MAC_DA_ENABLEf 3307
#define L2_MAC_SA_ENABLEf 3308
#define L2_MAPf 3309
#define L2_MISS_DROPf 3310
#define L2_MISS_TOCPUf 3311
#define L2_MOD_FIFO_CNTf 3312
#define L2_MOD_FIFO_ENABLEf 3313
#define L2_MOD_FIFO_ENABLE_AGEf 3314
#define L2_MOD_FIFO_ENABLE_L2_DELETEf 3315
#define L2_MOD_FIFO_ENABLE_L2_INSERTf 3316
#define L2_MOD_FIFO_ENABLE_LEARNf 3317
#define L2_MOD_FIFO_ENABLE_MEMWRf 3318
#define L2_MOD_FIFO_ENABLE_PPA_DELETEf 3319
#define L2_MOD_FIFO_ENABLE_PPA_REPLACEf 3320
#define L2_MOD_FIFO_FULLf 3321
#define L2_MOD_FIFO_LOCKf 3322
#define L2_MOD_FIFO_NOT_EMPTYf 3323
#define L2_MOD_FIFO_TMf 3324
#define L2_NON_UCAST_DROPf 3325
#define L2_NON_UCAST_TOCPUf 3326
#define L2_PACKET_FORMATf 3327
#define L2_PFMf 3328
#define L2_RECORD_OVERFLOW_ENABLEf 3329
#define L2_SA_REPLACEf 3330
#define L2_SWITCHf 3331
#define L2_TABLE_MBIST_DONEf 3332
#define L2_TABLE_MBIST_ENf 3333
#define L2_TABLE_MBIST_GOf 3334
#define L2_TAGGED_ENABLEf 3335
#define L2_USER_ENTRY_CAM_BIST_DONE_STATUSf 3336
#define L2_USER_ENTRY_CAM_BIST_ENABLE_BITf 3337
#define L2_USER_ENTRY_CAM_BIST_GO_STATUSf 3338
#define L2_USER_ENTRY_CAM_S10_STATUSf 3339
#define L2_USER_ENTRY_CAM_S2_STATUSf 3340
#define L2_USER_ENTRY_CAM_S3_STATUSf 3341
#define L2_USER_ENTRY_CAM_S5_STATUSf 3342
#define L2_USER_ENTRY_CAM_S6_STATUSf 3343
#define L2_USER_ENTRY_CAM_S8_STATUSf 3344
#define L2_USER_SAM_BITSf 3345
#define L2_VLAN_ID_ENABLEf 3346
#define L2_VLAN_PRI_ENABLEf 3347
#define L3f 3348
#define L32Bf 3349
#define L3DSTMISS_TOCPUf 3350
#define L3ERR_TOCPUf 3351
#define L3IPMCf 3352
#define L3MC_INDEXf 3353
#define L3MC_INDEX_0f 3354
#define L3MC_INDEX_1f 3355
#define L3MC_INDEX_2f 3356
#define L3MC_INDEX_3f 3357
#define L3MC_MH_PFMf 3358
#define L3SH_ENf 3359
#define L3SRCHIT_ENABLEf 3360
#define L3SRC_HIT_ENABLEf 3361
#define L3SRC_URPF_ERR_TOCPUf 3362
#define L3SW_CHANGE_MACDA_OR_VLANf 3363
#define L3SW_CHANGE_MACDA_VLANf 3364
#define L3TUNNEL_TMf 3365
#define L3TUNNEL_WWf 3366
#define L3UCf 3367
#define L3UC_TTL1_ERR_TOCPUf 3368
#define L3UC_TTL_ERR_TOCPUf 3369
#define L3UC_TUNNEL_TYPEf 3370
#define L3_BITMAPf 3371
#define L3_BITMAP_HIf 3372
#define L3_BITMAP_LOf 3373
#define L3_BITMAP_M0f 3374
#define L3_BITMAP_M1f 3375
#define L3_DEFIP_DATA_INTRf 3376
#define L3_DEFIP_DATA_PAR_ERRf 3377
#define L3_DISf 3378
#define L3_ECMP_COUNT_TMf 3379
#define L3_ECMP_TMf 3380
#define L3_ECMP_WWf 3381
#define L3_ENAf 3382
#define L3_ENABLEf 3383
#define L3_ENTRY_INTRf 3384
#define L3_ENTRY_PAR_ERRf 3385
#define L3_HALF_SIZEf 3386
#define L3_HASH_SELECTf 3387
#define L3_HITf 3388
#define L3_HIT_TMf 3389
#define L3_IIFf 3390
#define L3_IIF_PAR_ERRf 3391
#define L3_IIF_TMf 3392
#define L3_INDEXf 3393
#define L3_INDEX_HIf 3394
#define L3_INTFf 3395
#define L3_INTF_INTRf 3396
#define L3_INTF_NUMf 3397
#define L3_INTF_NUM_0f 3398
#define L3_INTF_NUM_1f 3399
#define L3_INTF_NUM_2f 3400
#define L3_INTF_NUM_3f 3401
#define L3_INTF_NUM_HIf 3402
#define L3_INTF_TMf 3403
#define L3_INTF_WWf 3404
#define L3_IPMC_INDEXf 3405
#define L3_IPMC_INTRf 3406
#define L3_IPMC_PAR_ERRf 3407
#define L3_IPMC_VALID_AS_HITf 3408
#define L3_IPV4_PFMf 3409
#define L3_IPV6_PFMf 3410
#define L3_MAPf 3411
#define L3_MTU_FAILEDf 3412
#define L3_MTU_FAIL_TOCPUf 3413
#define L3_MTU_SIZEf 3414
#define L3_MTU_VALUES_PAR_ERRf 3415
#define L3_MTU_VALUES_TMf 3416
#define L3_NEXT_HOP_INTRf 3417
#define L3_OIFf 3418
#define L3_PARITYf 3419
#define L3_PAYLOADf 3420
#define L3_SLOWPATH_TOCPUf 3421
#define L3_STATION_MOVEf 3422
#define L3_STATSf 3423
#define L3_TABLE_MBIST_DONEf 3424
#define L3_TABLE_MBIST_ENf 3425
#define L3_TABLE_MBIST_GOf 3426
#define L3_UC_DA_DISABLEf 3427
#define L3_UC_SA_DISABLEf 3428
#define L3_UC_TTL_DISABLEf 3429
#define L3_UC_VLAN_DISABLEf 3430
#define L3_VALIDf 3431
#define L4_PORT_CHECK_ENABLEf 3432
#define LABELf 3433
#define LAGLUPf 3434
#define LAGLUPDf 3435
#define LAG_FAILOVERf 3436
#define LAG_FAILOVER_ENf 3437
#define LAG_FAILOVER_LOOPBACKf 3438
#define LAG_RES_ENf 3439
#define LANEf 3440
#define LASTf 3441
#define LAST_64_REGf 3442
#define LAST_CELL_GT32LE48f 3443
#define LAST_CELL_LE32f 3444
#define LAST_ENTRY_IN_PBLKf 3445
#define LAST_PBLKf 3446
#define LBACKf 3447
#define LBIDf 3448
#define LBID_RTAGf 3449
#define LCCf 3450
#define LCCOUNTf 3451
#define LCLLOOPf 3452
#define LCPLL_PWRDWNf 3453
#define LCP_CTRLf 3454
#define LCREFENf 3455
#define LDO_CTRLf 3456
#define LEARNf 3457
#define LEARN_CNTf 3458
#define LEARN_DISABLEf 3459
#define LEARN_LOCALf 3460
#define LEARN_VIDf 3461
#define LEDUP_ENf 3462
#define LEDUP_INITIALISINGf 3463
#define LEDUP_RUNNINGf 3464
#define LEDUP_SCAN_INTRA_PORT_DELAYf 3465
#define LEDUP_SCAN_START_DELAYf 3466
#define LEDUP_SKIP_PROCESSORf 3467
#define LEDUP_SKIP_SCAN_INf 3468
#define LEDUP_SKIP_SCAN_OUTf 3469
#define LENGTHERRORPOINTERf 3470
#define LENGTH_TYPEf 3471
#define LE_DMA_ENf 3472
#define LF_ORDERf 3473
#define LGf 3474
#define LG_CHKf 3475
#define LIMITf 3476
#define LIMITEDf 3477
#define LIMIT_COUNTEDf 3478
#define LINE_LOOPBACKf 3479
#define LINKf 3480
#define LINK10Gf 3481
#define LINKOKf 3482
#define LINKOREDf 3483
#define LINKSERDESf 3484
#define LINK_DOWNf 3485
#define LINK_DOWN_ENf 3486
#define LINK_SCAN_GIGf 3487
#define LINK_STATUSf 3488
#define LINK_STATUS_CHANGEf 3489
#define LINK_STATUS_UPf 3490
#define LINK_STATUS_UPDATE_ENABLEf 3491
#define LINK_STAT_ENf 3492
#define LINK_STAT_MODf 3493
#define LINK_STAT_MSGf 3494
#define LINK_UPf 3495
#define LINK_UP_CLRf 3496
#define LINK_UP_DOWNf 3497
#define LINK_UP_ENf 3498
#define LLA_PEf 3499
#define LLA_PE_CLRf 3500
#define LLA_PE_ENf 3501
#define LLCf 3502
#define LLFC_CUT_THROUGH_MODEf 3503
#define LLFC_ENf 3504
#define LLFC_FC_OBJ_LOGICALf 3505
#define LLFC_FC_OBJ_PHYSICALf 3506
#define LLFC_IMGf 3507
#define LLFC_IN_IPG_ONLYf 3508
#define LLFC_MSG_TYPE_LOGICALf 3509
#define LLFC_MSG_TYPE_PHYSICALf 3510
#define LLFC_XOFF_TIMEf 3511
#define LMAC0_MATCHf 3512
#define LMAC1_MATCHf 3513
#define LMD_1000BASEX_ENABLEf 3514
#define LMD_ENABLEf 3515
#define LMD_RSTBf 3516
#define LNK_FAILf 3517
#define LOAD_DATAf 3518
#define LOAREFLIMITf 3519
#define LOCALCOPYCOUNTf 3520
#define LOCALFAULTDISABLEf 3521
#define LOCALFAULTSTATf 3522
#define LOCAL_SAf 3523
#define LOCAL_SA_0f 3524
#define LOCAL_SA_1f 3525
#define LOCAL_SA_2f 3526
#define LOCAL_SA_3f 3527
#define LOCAL_SA_4f 3528
#define LOCAL_SA_5f 3529
#define LOCAL_SA_6f 3530
#define LOCAL_SA_7f 3531
#define LOCAL_SW_DISABLEf 3532
#define LOCAL_SW_DISABLE_HGTRUNK_RES_ENf 3533
#define LOCK_CHANGEf 3534
#define LOCK_DETf 3535
#define LOCK_DETECTf 3536
#define LONGPf 3537
#define LONG_PREf 3538
#define LOOKUP_ENABLE_SLICE_0f 3539
#define LOOKUP_ENABLE_SLICE_1f 3540
#define LOOKUP_ENABLE_SLICE_2f 3541
#define LOOKUP_ENABLE_SLICE_3f 3542
#define LOOKUP_L2MC_WITH_FID_IDf 3543
#define LOOKUP_WITH_MH_SRC_PORTf 3544
#define LOOPBACK_ENf 3545
#define LOOP_COUNTf 3546
#define LOOP_ENAf 3547
#define LOOP_MODEf 3548
#define LOSSLESSENf 3549
#define LOST_LOCKf 3550
#define LOWCUR_ENf 3551
#define LOWER_BOUNDSf 3552
#define LOWER_LIMITf 3553
#define LOW_AREF_READYf 3554
#define LOW_WATERMARKf 3555
#define LPACK2f 3556
#define LPANERRf 3557
#define LPASMDRf 3558
#define LPBK_SEO_LFALLf 3559
#define LPCFf 3560
#define LPFDf 3561
#define LPMSGf 3562
#define LPM_END_ADDRf 3563
#define LPM_ENTRY_DUP_AVAIL_BITSf 3564
#define LPM_ENTRY_DUP_BITSf 3565
#define LPM_ENTRY_DUP_BLKCNT_BITSf 3566
#define LPM_ENTRY_SRCH_AVAIL_BITSf 3567
#define LPM_ENTRY_SRCH_BLKCNT_BITSf 3568
#define LPM_ENTRY_VLD_BITSf 3569
#define LPM_START_ADDRf 3570
#define LPM_TOTAL_ADDRf 3571
#define LPNEXTPf 3572
#define LPNPf 3573
#define LPORT_PROFILE_IDXf 3574
#define LPORT_TMf 3575
#define LPPAUSEf 3576
#define LPTOGf 3577
#define LSBf 3578
#define LSB_RAM_OUTPUTf 3579
#define LSB_VLAN_BMf 3580
#define LSB_VLAN_BM_LOWERf 3581
#define LSB_VLAN_BM_UPPERf 3582
#define LS_PIMSM_HDRf 3583
#define LS_START_ID0f 3584
#define LS_VECTORf 3585
#define LUREQFIFOCOUNT_GTE_HITHRf 3586
#define LUREQFIFO_FULLf 3587
#define LUREQMEM0_TMf 3588
#define LUREQMEM1_TMf 3589
#define LUREQMEM2_TMf 3590
#define LUREQMEM3_TMf 3591
#define LUREQMEM4_TMf 3592
#define LUREQMEM_TMf 3593
#define LWMf 3594
#define LWR_S_RF_BITSf 3595
#define L_STAT_REGf 3596
#define L_STAT_REG_64Bf 3597
#define M1DIVf 3598
#define M2DIVf 3599
#define M3DIVf 3600
#define MAC0_HIf 3601
#define MAC0_LOf 3602
#define MAC1_HIf 3603
#define MAC1_LOf 3604
#define MACLMTf 3605
#define MACLMT_DROPf 3606
#define MACLMT_STNMV_TOCPUf 3607
#define MACSA0f 3608
#define MACSA_ALL_ZERO_DROPf 3609
#define MACSA_EQUALS_MACDA_DROPf 3610
#define MAC_ADDRf 3611
#define MAC_ADDR0f 3612
#define MAC_ADDR1f 3613
#define MAC_ADDR40f 3614
#define MAC_ADDR40_SHADOWf 3615
#define MAC_ADDRESSf 3616
#define MAC_ADDR_MASKf 3617
#define MAC_BASED_VID_ENABLEf 3618
#define MAC_BLOCK_INDEXf 3619
#define MAC_BLOCK_INDEX_OVERLAYf 3620
#define MAC_BLOCK_MASKf 3621
#define MAC_BLOCK_MASK_HIf 3622
#define MAC_BLOCK_MASK_LOf 3623
#define MAC_BLOCK_MASK_M0f 3624
#define MAC_BLOCK_MASK_M1f 3625
#define MAC_CRS_SELf 3626
#define MAC_DA_PROFILE_INDEXf 3627
#define MAC_DUPLEXf 3628
#define MAC_G_STAT_COUNTERS_NUMf 3629
#define MAC_HIf 3630
#define MAC_LIMIT_USE_SYS_ACTIONf 3631
#define MAC_LOf 3632
#define MAC_RATE_LIMITf 3633
#define MAC_RX_PAUSEf 3634
#define MAC_SPEEDf 3635
#define MAC_STATS_PIPELINE_STAGE_NUMf 3636
#define MAC_TX_PAUSEf 3637
#define MAC_X_STAT_COUNTERS_NUMf 3638
#define MAP_0f 3639
#define MAP_1f 3640
#define MAP_10f 3641
#define MAP_11f 3642
#define MAP_12f 3643
#define MAP_13f 3644
#define MAP_14f 3645
#define MAP_15f 3646
#define MAP_2f 3647
#define MAP_3f 3648
#define MAP_4f 3649
#define MAP_5f 3650
#define MAP_6f 3651
#define MAP_7f 3652
#define MAP_8f 3653
#define MAP_9f 3654
#define MAP_FID_ID_TO_INNER_TAGf 3655
#define MAP_FID_ID_TO_OUTER_TAGf 3656
#define MAP_TAG_PKT_PRIORITYf 3657
#define MARTIAN_ADDR_TOCPUf 3658
#define MARTINI_MC_TYPEf 3659
#define MASKf 3660
#define MASK0f 3661
#define MASK1f 3662
#define MASK_BITMAPf 3663
#define MASK_BKT_OVFLWf 3664
#define MASK_CELL_ERRORf 3665
#define MASK_FOR_VFI_11_10f 3666
#define MASK_FREEf 3667
#define MASK_IP_ADDRf 3668
#define MASK_IP_ADDR_HIf 3669
#define MASK_IP_ADDR_LOf 3670
#define MASK_KEY_TYPE_VFIf 3671
#define MASK_MAC_ADDRf 3672
#define MASK_PARITY_ERRf 3673
#define MASK_RESERVEDf 3674
#define MASK_VFIf 3675
#define MASK_VLAN_IDf 3676
#define MASK_VRF_HIf 3677
#define MASK_VRF_LOf 3678
#define MATCHf 3679
#define MATCHED_INDEXf 3680
#define MATCHED_RULEf 3681
#define MATCHFAILf 3682
#define MATCHLOWERf 3683
#define MATCHUPPERf 3684
#define MATCH_STATUSf 3685
#define MAXBWf 3686
#define MAXBWCG0f 3687
#define MAXBWCG1f 3688
#define MAXCELLSPERSLOTf 3689
#define MAXDROPRATEf 3690
#define MAXFRf 3691
#define MAXFULLSETf 3692
#define MAXLATENCYf 3693
#define MAXNUMBEROFCOSf 3694
#define MAXOUTSTANDINGREADf 3695
#define MAXPACKETSf 3696
#define MAXSLOTSPERCHAINf 3697
#define MAXTIMEf 3698
#define MAX_ADDITION_SIZEf 3699
#define MAX_ARL_LATENCYf 3700
#define MAX_BUCKETf 3701
#define MAX_BWf 3702
#define MAX_CONTEXTf 3703
#define MAX_IDLE_AGEf 3704
#define MAX_IDLE_AGE_PROFILEf 3705
#define MAX_LATENCYf 3706
#define MAX_LATENCY_EMPTYf 3707
#define MAX_PACKET_LATENCYf 3708
#define MAX_REFRESHf 3709
#define MAX_THDf 3710
#define MAX_THD_SELf 3711
#define MBISTMASTERENf 3712
#define MBIST_DONEf 3713
#define MBIST_GOf 3714
#define MCf 3715
#define MCAST_ENf 3716
#define MCAST_ENABLEf 3717
#define MCBITMAPf 3718
#define MCIDXEf 3719
#define MCIP_ADDRf 3720
#define MCLKFQf 3721
#define MCPTR_RDYf 3722
#define MCSTf 3723
#define MCU_ENf 3724
#define MCU_ENABLEf 3725
#define MCU_REQ_FIFO_ERRf 3726
#define MC_DROPCNTf 3727
#define MC_FLAGf 3728
#define MC_INDEXf 3729
#define MC_INDEX_ERROR_TOCPUf 3730
#define MC_TYPEf 3731
#define MDIO_OUT_DELAYf 3732
#define MDIVf 3733
#define MD_DEVADf 3734
#define MD_STf 3735
#define MEM1_IPMC_TBL_PAR_ERRf 3736
#define MEM1_IPMC_TBL_PAR_ERR_ENf 3737
#define MEM1_VLAN_TBL_PAR_ERRf 3738
#define MEM1_VLAN_TBL_PAR_ERR_ENf 3739
#define MEMERRSHUTDOWNENf 3740
#define MEMFAILERRORf 3741
#define MEMFAILINTCOUNTf 3742
#define MEMFAILMSGCOUNTf 3743
#define MEMFAILSHUTDOWNENf 3744
#define MEMFAIL_SHUTDOWNf 3745
#define MEMINIT_DONEf 3746
#define MEMORY_CELL_DATAf 3747
#define MEMORY_IDf 3748
#define MEMORY_IDXf 3749
#define MEM_CH0_RDYf 3750
#define MEM_CH1_RDYf 3751
#define MEM_CONFIGf 3752
#define MEM_FAILf 3753
#define MEM_RESET_COMPLETEf 3754
#define MEM_SELf 3755
#define METERIDf 3756
#define METERINGPERIODf 3757
#define METERING_CLK_ENf 3758
#define METER_BG_DISf 3759
#define METER_CNT_FP2_ENABLEf 3760
#define METER_COUNT_BYTESf 3761
#define METER_ENf 3762
#define METER_GRANf 3763
#define METER_GRANULARITYf 3764
#define METER_GROUP_TRAFFIC_COUNTER_NUMBERf 3765
#define METER_INDEX_EVENf 3766
#define METER_INDEX_ODDf 3767
#define METER_MODE_EXTf 3768
#define METER_MODE_INTf 3769
#define METER_PAIR_INDEXf 3770
#define METER_PAIR_MODEf 3771
#define METER_PAIR_MODE_MODIFIERf 3772
#define METER_SHARING_MODEf 3773
#define METER_SHARING_MODE_MODIFIERf 3774
#define METER_SPAREf 3775
#define METER_TEST_EVENf 3776
#define METER_TEST_ODDf 3777
#define METER_UPDATE_EVENf 3778
#define METER_UPDATE_ODDf 3779
#define MGMT_CONTEXTf 3780
#define MGMT_UPDATE_HITf 3781
#define MH0f 3782
#define MH1f 3783
#define MH2f 3784
#define MHMf 3785
#define MH_BYTES_0_3f 3786
#define MH_BYTES_12_15f 3787
#define MH_BYTES_4_7f 3788
#define MH_BYTES_8_11f 3789
#define MH_INGRESS_TAGGED_SELf 3790
#define MH_L3f 3791
#define MH_OPCODEf 3792
#define MH_OPCODE_5f 3793
#define MH_OPCODE_OVERLAYf 3794
#define MH_PFMf 3795
#define MH_PRI0f 3796
#define MH_PRI1f 3797
#define MH_PRI10f 3798
#define MH_PRI11f 3799
#define MH_PRI12f 3800
#define MH_PRI13f 3801
#define MH_PRI14f 3802
#define MH_PRI15f 3803
#define MH_PRI2f 3804
#define MH_PRI3f 3805
#define MH_PRI4f 3806
#define MH_PRI5f 3807
#define MH_PRI6f 3808
#define MH_PRI7f 3809
#define MH_PRI8f 3810
#define MH_PRI9f 3811
#define MH_PRIORITYf 3812
#define MH_SRC_PID_ENABLEf 3813
#define MH_TCf 3814
#define MH_TC_MAP_ENABLEf 3815
#define MIf 3816
#define MID0f 3817
#define MID1f 3818
#define MID2f 3819
#define MID3f 3820
#define MID4f 3821
#define MID5f 3822
#define MID6f 3823
#define MID7f 3824
#define MIDL_RX_ENf 3825
#define MIDL_TX_ENf 3826
#define MIFGf 3827
#define MIIM_ADDR_MAP_ENABLEf 3828
#define MIIM_CYCLEf 3829
#define MIIM_DEVICE_ADDRESSf 3830
#define MIIM_DEVICE_ADDRESS_ENABLEf 3831
#define MIIM_FLIP_STATUS_BITf 3832
#define MIIM_LINK_SCAN_ENf 3833
#define MIIM_LINK_STATUS_BIT_POSITIONf 3834
#define MIIM_OP_DONEf 3835
#define MIIM_RD_STARTf 3836
#define MIIM_SCAN_BUSYf 3837
#define MIIM_WR_STARTf 3838
#define MIN_BUCKETf 3839
#define MIN_BWf 3840
#define MIN_HI_THD_SELf 3841
#define MIN_LATENCYf 3842
#define MIN_LIVE_TIME_PROFILEf 3843
#define MIN_LO_THD_SELf 3844
#define MIN_MTUf 3845
#define MIN_RECORD_LIFEf 3846
#define MIN_REFRESHf 3847
#define MIN_RESETf 3848
#define MIN_TCPHDR_SIZEf 3849
#define MIN_THDf 3850
#define MIN_THD_SELf 3851
#define MIP_HDR_NEXT_HDRf 3852
#define MIP_HDR_RESERVEDf 3853
#define MIP_HDR_TYPEf 3854
#define MIP_NHf 3855
#define MIP_TYPEf 3856
#define MIRRORf 3857
#define MIRROR0f 3858
#define MIRROR1f 3859
#define MIRROR_CHECKS_DISABLEf 3860
#define MIRROR_ENf 3861
#define MIRROR_INVALID_VLAN_DROPf 3862
#define MIRROR_OVERRIDEf 3863
#define MIRR_ENf 3864
#define MIRR_L3f 3865
#define MIRR_PKT_KEYf 3866
#define MIRR_PKT_MASKf 3867
#define MISCf 3868
#define MIS_ALIGN_DMA_MRD_ADDR_ENf 3869
#define MLD_CHECKS_ENABLEf 3870
#define MLD_PKTS_UNICAST_IGNOREf 3871
#define MLD_PKT_DROPf 3872
#define MLD_PKT_TO_CPUf 3873
#define MLD_QUERY_FWD_ACTIONf 3874
#define MLD_QUERY_TO_CPUf 3875
#define MLD_REP_DONE_FWD_ACTIONf 3876
#define MLD_REP_DONE_TO_CPUf 3877
#define MMU0f 3878
#define MMU1f 3879
#define MMU2f 3880
#define MMU3f 3881
#define MMU4f 3882
#define MMU5f 3883
#define MMU6f 3884
#define MMU7f 3885
#define MMU8f 3886
#define MMUBKP_LOOPBACK_ENf 3887
#define MMUECCOVERRIDEf 3888
#define MMUPORTENABLEf 3889
#define MMUPORTTXENABLEf 3890
#define MMU_CREDIT_DELAYf 3891
#define MMU_FULL_UPDATE_ENABLEf 3892
#define MMU_GROUP_INTRf 3893
#define MMU_MEMFAILSTATUSf 3894
#define MMU_PARITYERRORf 3895
#define MMU_PARITYERROR_CCPf 3896
#define MMU_PARITYERROR_CFAPf 3897
#define MMU_PARITYERROR_XQ0f 3898
#define MMU_PARITYERROR_XQ1f 3899
#define MMU_PARITYERROR_XQ2f 3900
#define MMU_PP_NONPC_STATS_REGS_BMAPf 3901
#define MMU_PP_PC_STATS_REGS_BMAPf 3902
#define MMU_SOFT_RESET_Lf 3903
#define MMU_SOFT_RESET_Nf 3904
#define MMU_STATS_COS_BMAPf 3905
#define MMU_STATS_ENf 3906
#define MMU_STATS_PORTS_BMAPf 3907
#define MMU_XQEG_ERRf 3908
#define MM_STPf 3909
#define MM_STRTf 3910
#define MODf 3911
#define MOD1_SELf 3912
#define MODEf 3913
#define MODE0f 3914
#define MODE1f 3915
#define MODEFORCEf 3916
#define MODE_MASKf 3917
#define MODE_MASK0f 3918
#define MODE_MASK1f 3919
#define MODIDf 3920
#define MODID0f 3921
#define MODID1f 3922
#define MODID2f 3923
#define MODID3f 3924
#define MODID_0f 3925
#define MODID_1f 3926
#define MODID_2f 3927
#define MODID_3f 3928
#define MODID_EN0f 3929
#define MODID_EN1f 3930
#define MODID_EN2f 3931
#define MODID_EN3f 3932
#define MODPORT_MAP_EM_TMf 3933
#define MODPORT_MAP_EM_WWf 3934
#define MODPORT_MAP_IM_TMf 3935
#define MODPORT_MAP_IM_WWf 3936
#define MODPORT_MAP_INDEX_UPPERf 3937
#define MODPORT_MAP_SELf 3938
#define MODPORT_MAP_SW_TMf 3939
#define MODPORT_MAP_SW_WWf 3940
#define MODPORT_TABLE_SELf 3941
#define MODULE0f 3942
#define MODULE1f 3943
#define MODULE2f 3944
#define MODULE3f 3945
#define MODULE4f 3946
#define MODULE5f 3947
#define MODULE6f 3948
#define MODULE7f 3949
#define MODULEID_OFFSETf 3950
#define MODULE_HEADERf 3951
#define MODULE_IDf 3952
#define MODULE_ID_1f 3953
#define MODULE_ID_OFFSETf 3954
#define MOD_64_MODEf 3955
#define MOD_Af 3956
#define MOD_Bf 3957
#define MOD_BMAPf 3958
#define MOD_Cf 3959
#define MOD_Df 3960
#define MOD_IDf 3961
#define MOD_MAPf 3962
#define MOD_MAP_TMf 3963
#define MOD_MAP_WWf 3964
#define MONTHf 3965
#define MON_DLL_MODEf 3966
#define MON_SLICE_NUMf 3967
#define MON_TX_DLLf 3968
#define MOP_POLICYf 3969
#define MOTP_CHECKSUM_ERRf 3970
#define MPLSERR_TOCPUf 3971
#define MPLS_ACTIONf 3972
#define MPLS_ACTION_IF_BOSf 3973
#define MPLS_ACTION_IF_NOT_BOSf 3974
#define MPLS_DECAPf 3975
#define MPLS_DONOT_CHANGE_INNER_L2f 3976
#define MPLS_DONT_CHANGE_INNER_EXPf 3977
#define MPLS_ENABLEf 3978
#define MPLS_ENTRY_0f 3979
#define MPLS_ENTRY_1f 3980
#define MPLS_ENTRY_2f 3981
#define MPLS_ENTRY_3f 3982
#define MPLS_ENTRY_PAR_ERRf 3983
#define MPLS_EXPf 3984
#define MPLS_EXP_0f 3985
#define MPLS_EXP_1f 3986
#define MPLS_EXP_2f 3987
#define MPLS_EXP_3f 3988
#define MPLS_EXP_MAPPING_PTRf 3989
#define MPLS_EXP_MAPPING_PTR_0f 3990
#define MPLS_EXP_MAPPING_PTR_1f 3991
#define MPLS_EXP_MAPPING_PTR_2f 3992
#define MPLS_EXP_MAPPING_PTR_3f 3993
#define MPLS_EXP_SELECTf 3994
#define MPLS_EXP_SELECT_0f 3995
#define MPLS_EXP_SELECT_1f 3996
#define MPLS_EXP_SELECT_2f 3997
#define MPLS_EXP_SELECT_3f 3998
#define MPLS_EXP_SOURCEf 3999
#define MPLS_FIELD_BITMAP_Af 4000
#define MPLS_FIELD_BITMAP_Bf 4001
#define MPLS_IINTFf 4002
#define MPLS_INVALID_ACTIONf 4003
#define MPLS_INVALID_PAYLOADf 4004
#define MPLS_LABELf 4005
#define MPLS_LABEL1f 4006
#define MPLS_LABEL2f 4007
#define MPLS_LABEL_0f 4008
#define MPLS_LABEL_1f 4009
#define MPLS_LABEL_2f 4010
#define MPLS_LABEL_3f 4011
#define MPLS_LABEL_ACTIONf 4012
#define MPLS_LABEL_MISSf 4013
#define MPLS_LABEL_PRIf 4014
#define MPLS_LSR_PEf 4015
#define MPLS_MODIFY_INNER_TTLf 4016
#define MPLS_NEW_LABELf 4017
#define MPLS_PER_VLAN_ENABLEf 4018
#define MPLS_PORT_CHECKf 4019
#define MPLS_PUSH_ACTION_0f 4020
#define MPLS_PUSH_ACTION_1f 4021
#define MPLS_PUSH_ACTION_2f 4022
#define MPLS_PUSH_ACTION_3f 4023
#define MPLS_SEQ_NUM_FAIL_TOCPUf 4024
#define MPLS_STAGEf 4025
#define MPLS_TTLf 4026
#define MPLS_TTL_0f 4027
#define MPLS_TTL_1f 4028
#define MPLS_TTL_2f 4029
#define MPLS_TTL_3f 4030
#define MPLS_TTL_CHECK_FAILf 4031
#define MPLS_TUNNEL_INDEXf 4032
#define MPLS_TUNNEL_LABEL1f 4033
#define MPLS_TUNNEL_LABEL2f 4034
#define MPLS_TUNNEL_LABEL_QOS_INDEXf 4035
#define MPLS_UNUSED_0f 4036
#define MPLS_UNUSED_1f 4037
#define MPLS_UNUSED_2f 4038
#define MPLS_USE_OUTER_EXPf 4039
#define MPLS_USE_OUTER_TTLf 4040
#define MPLS_USE_PRIf 4041
#define MPORTf 4042
#define MRST_COMPLETEf 4043
#define MSBf 4044
#define MSBMIDL_OFFSET_RXf 4045
#define MSBMIDL_OFFSET_TXf 4046
#define MSB_RAM_OUTPUTf 4047
#define MSB_VLANf 4048
#define MSGPOLLINGPERIODf 4049
#define MSG_DONEf 4050
#define MSG_STARTf 4051
#define MSI_PACING_DELAYf 4052
#define MSTP_PKT_DROP_CTRf 4053
#define MSTP_TBLf 4054
#define MSTR_Q_MAX_ENf 4055
#define MST_ENf 4056
#define MST_MODEf 4057
#define MSYS_CELL_0_ERRf 4058
#define MSYS_CELL_1_ERRf 4059
#define MSYS_COPYCNT_COUNT_ERRf 4060
#define MSYS_COPYCNT_PTR_ERRf 4061
#define MSYS_INGBUF_CELL_INCONSISTENCY_ERRf 4062
#define MSYS_INGBUF_OVERFLOW_ERRf 4063
#define MSYS_ING_STAT_ERRf 4064
#define MSYS_IPMC_IF_NO_ERRf 4065
#define MSYS_IPMC_PTR_ERRf 4066
#define MSYS_NXTPTR_0_ERRf 4067
#define MSYS_NXTPTR_1_ERRf 4068
#define MSYS_PKT_0_ERRf 4069
#define MSYS_PKT_1_ERRf 4070
#define MSYS_PTR_BLOCK_0_ERRf 4071
#define MSYS_PTR_BLOCK_1_ERRf 4072
#define MSYS_PTR_CTRL0_ERRf 4073
#define MSYS_PTR_CTRL1_ERRf 4074
#define MSYS_PTR_RELEASE_MGR_ERRf 4075
#define MS_PIMSM_HDRf 4076
#define MS_VECTORf 4077
#define MTP_DST_MODIDf 4078
#define MTP_DST_PORTf 4079
#define MTP_INDEXf 4080
#define MTP_INDEX_SPAREf 4081
#define MTRI_PRI_BKPf 4082
#define MTRO_PAR_ERRf 4083
#define MTRO_PAR_ERR_ENf 4084
#define MTUf 4085
#define MTUERRf 4086
#define MTU_LENf 4087
#define MTU_QUANTAf 4088
#define MTU_QUANTA_SELECTf 4089
#define MTU_SIZEf 4090
#define MULTIf 4091
#define MULTIPLE_ACCOUNTING_FIX_ENf 4092
#define MULTIPLE_ERRf 4093
#define MULTIPLE_ERR_0f 4094
#define MULTIPLE_ERR_1f 4095
#define MULTIPLE_ITERf 4096
#define MULTIPLE_SBUS_CMD_SPACINGf 4097
#define MUST_BE_ONESf 4098
#define MUXED_STATUSf 4099
#define MY_MODIDf 4100
#define MY_MODID0f 4101
#define MY_MODID1f 4102
#define MY_MODULE_IDf 4103
#define MY_STATIONf 4104
#define MY_TGIDf 4105
#define M_ENABLEf 4106
#define M_ON_PORTf 4107
#define M_PORTf 4108
#define M_PRESERVE_FMTf 4109
#define M_STACKf 4110
#define M_UNTAGf 4111
#define N1DIVf 4112
#define NACKf 4113
#define NATPRIENBf 4114
#define NDIV_DITHER_MFBf 4115
#define NDIV_INTf 4116
#define NDIV_MODEf 4117
#define NDIV_PWRDNf 4118
#define NDRIVER_PVT_DONEf 4119
#define ND_PKT_DROPf 4120
#define ND_PKT_TO_CPUf 4121
#define NETLOGIC_XYf 4122
#define NETWORK_PORTf 4123
#define NEWCMDf 4124
#define NEWDSCP_TOSf 4125
#define NEWPRIf 4126
#define NEW_CFIf 4127
#define NEW_CFI_0f 4128
#define NEW_CFI_1f 4129
#define NEW_CFI_2f 4130
#define NEW_CFI_3f 4131
#define NEW_CNGf 4132
#define NEW_DSCPf 4133
#define NEW_INNER_VLANf 4134
#define NEW_INT_PRIORITYf 4135
#define NEW_IPRIf 4136
#define NEW_IRPEf 4137
#define NEW_IVIDf 4138
#define NEW_IVID_SPAREf 4139
#define NEW_IVID_SVPGf 4140
#define NEW_IVID_SVPG_SELf 4141
#define NEW_MAX_LATENCYf 4142
#define NEW_OPRIf 4143
#define NEW_ORPEf 4144
#define NEW_OTAG_VPTAGf 4145
#define NEW_OTAG_VPTAG_SELf 4146
#define NEW_OUTER_VLANf 4147
#define NEW_OVIDf 4148
#define NEW_PKT_PRIORITYf 4149
#define NEW_PRIf 4150
#define NEW_PRIORITYf 4151
#define NEW_PRI_0f 4152
#define NEW_PRI_1f 4153
#define NEW_PRI_2f 4154
#define NEW_PRI_3f 4155
#define NEW_TCP_FLAGSf 4156
#define NEW_TTLf 4157
#define NEW_VIDf 4158
#define NEW_VLANf 4159
#define NEW_VLAN_IDf 4160
#define NEW_VPTAGf 4161
#define NEXTCELLPOINTERf 4162
#define NEXTPf 4163
#define NEXTPOINTERCRCERRORf 4164
#define NEXTPOINTERCRCERRORSf 4165
#define NEXTPTRf 4166
#define NEXT_CELL_PTRf 4167
#define NEXT_HOPf 4168
#define NEXT_HOP_INDEXf 4169
#define NEXT_HOP_INDEX0f 4170
#define NEXT_HOP_INDEX1f 4171
#define NEXT_HOP_INDEX_0f 4172
#define NEXT_HOP_INDEX_1f 4173
#define NEXT_HOP_INDEX_UNUSEDf 4174
#define NEXT_HOP_INDEX_UNUSED_0f 4175
#define NEXT_HOP_INDEX_UNUSED_1f 4176
#define NEXT_HOP_INDEX_UNUSED_2f 4177
#define NEXT_HOP_INDEX_UNUSED_3f 4178
#define NEXT_HOP_TMf 4179
#define NEXT_HOP_WWf 4180
#define NEXT_PKTf 4181
#define NEXT_POINTERf 4182
#define NEXT_PTRf 4183
#define NEXT_PTR_HIf 4184
#define NEXT_XQ_POINTERf 4185
#define NEXT_XQ_POINTER_ECCf 4186
#define NHG_ERRORSf 4187
#define NHI_TMf 4188
#define NHOP_INDEXf 4189
#define NHOP_INDXf 4190
#define NIP_L3ERR_TOCPUf 4191
#define NL7K_350_MODEf 4192
#define NNIf 4193
#define NNI_PORTf 4194
#define NOCOPY_ON_OVERFLOWf 4195
#define NOMATCHACTIONf 4196
#define NONSTATICMOVE_TOCPUf 4197
#define NONTCP_DROPENDPOINTf 4198
#define NONTCP_DROPSTARTPOINTf 4199
#define NONTCP_MAXDROPRATEf 4200
#define NONUCAST_TRUNK_BLOCK_MASK_TMf 4201
#define NON_UC_EM_MTP_INDEXf 4202
#define NON_UC_EM_MTP_INDEX0f 4203
#define NON_UC_EM_MTP_INDEX1f 4204
#define NON_UC_TRUNK_HASH_DST_ENABLEf 4205
#define NON_UC_TRUNK_HASH_MOD_PORT_ENABLEf 4206
#define NON_UC_TRUNK_HASH_SRC_ENABLEf 4207
#define NON_UC_TRUNK_HASH_USE_RTAG7f 4208
#define NOP_CLOCKSf 4209
#define NOT_FOUNDf 4210
#define NOT_USEDf 4211
#define NOW_LOCKEDf 4212
#define NO_BOFFf 4213
#define NO_CIPHERf 4214
#define NO_L2MPLS_ENCAPf 4215
#define NO_LGTH_CHECKf 4216
#define NO_MPLS_DECAPf 4217
#define NO_UDP_TNL_CSf 4218
#define NPLPCFf 4219
#define NTH_CAPTf 4220
#define NTH_CAPTUREf 4221
#define NUM_BK2BK_CRWf 4222
#define NUM_INST_DOPSf 4223
#define NUM_OF_CELLSf 4224
#define NUM_OF_ENTRIESf 4225
#define NUM_PRE_DNOPSf 4226
#define NUM_PST_DNOPSf 4227
#define NUM_R2W_NOPSf 4228
#define NUM_W2R_NOPSf 4229
#define NVM_SADBYPf 4230
#define NVM_TMf 4231
#define NXT_PTRf 4232
#define OACf 4233
#define OAM_DO_NOT_MODIFYf 4234
#define OCST_ENf 4235
#define ODD_METER_TMf 4236
#define ODD_PARITYf 4237
#define ODD_PARITY_0f 4238
#define ODD_PARITY_1f 4239
#define ODD_PARITY_2f 4240
#define ODD_PARITY_3f 4241
#define ODT_CLK500_If 4242
#define ODT_PVT_DONEf 4243
#define OFFSETf 4244
#define OFFSET_BITSf 4245
#define OFFSET_NONUCf 4246
#define OFFSET_UCf 4247
#define OLD_VLAN_IDf 4248
#define ONDIETERMf 4249
#define ONEK_TESTf 4250
#define ONLY_CLEAR_VALIDf 4251
#define OPCODEf 4252
#define OPCODEWIDTHf 4253
#define OPERf 4254
#define OPERATIONf 4255
#define OPER_REASONf 4256
#define OPRIf 4257
#define OP_BUFFER_LIMIT_REDf 4258
#define OP_BUFFER_LIMIT_RED_CELLf 4259
#define OP_BUFFER_LIMIT_RED_PACKETf 4260
#define OP_BUFFER_LIMIT_RESUME_REDf 4261
#define OP_BUFFER_LIMIT_RESUME_RED_CELLf 4262
#define OP_BUFFER_LIMIT_RESUME_RED_PACKETf 4263
#define OP_BUFFER_LIMIT_RESUME_YELLOWf 4264
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLf 4265
#define OP_BUFFER_LIMIT_RESUME_YELLOW_PACKETf 4266
#define OP_BUFFER_LIMIT_YELLOWf 4267
#define OP_BUFFER_LIMIT_YELLOW_CELLf 4268
#define OP_BUFFER_LIMIT_YELLOW_PACKETf 4269
#define OP_BUFFER_SHARED_COUNTf 4270
#define OP_BUFFER_SHARED_COUNT_CELLf 4271
#define OP_BUFFER_SHARED_COUNT_PACKETf 4272
#define OP_BUFFER_SHARED_LIMITf 4273
#define OP_BUFFER_SHARED_LIMIT_CELLf 4274
#define OP_BUFFER_SHARED_LIMIT_PACKETf 4275
#define OP_BUFFER_SHARED_LIMIT_RESUMEf 4276
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLf 4277
#define OP_BUFFER_SHARED_LIMIT_RESUME_PACKETf 4278
#define OP_BUFFER_TOTAL_COUNTf 4279
#define OP_BUFFER_TOTAL_COUNT_CELLf 4280
#define OP_BUFFER_TOTAL_COUNT_PACKETf 4281
#define OP_CODEf 4282
#define OP_LIMIT_REDf 4283
#define OP_LIMIT_YELLOWf 4284
#define OP_MODE_RESETDLLf 4285
#define OP_PORT_DROP_STATE_BMPf 4286
#define OP_PORT_DROP_STATE_CELL_BMP0f 4287
#define OP_PORT_DROP_STATE_CELL_BMP1f 4288
#define OP_PORT_DROP_STATE_PACKET_BMP0f 4289
#define OP_PORT_DROP_STATE_PACKET_BMP1f 4290
#define OP_PORT_LIMIT_RED_CELLf 4291
#define OP_PORT_LIMIT_RED_PACKETf 4292
#define OP_PORT_LIMIT_YELLOW_CELLf 4293
#define OP_PORT_LIMIT_YELLOW_PACKETf 4294
#define OP_PORT_SHARED_COUNTf 4295
#define OP_PORT_SHARED_COUNT_CELLf 4296
#define OP_PORT_SHARED_COUNT_PACKETf 4297
#define OP_PORT_TOTAL_COUNTf 4298
#define OP_PORT_TOTAL_COUNT_CELLf 4299
#define OP_PORT_TOTAL_COUNT_PACKETf 4300
#define OP_SHARED_LIMITf 4301
#define OP_SHARED_LIMIT_CELLf 4302
#define OP_SHARED_LIMIT_PACKETf 4303
#define OP_SHARED_RESET_VALUEf 4304
#define OP_SHARED_RESET_VALUE_CELLf 4305
#define OP_SHARED_RESET_VALUE_PACKETf 4306
#define OP_TYPf 4307
#define ORDERf 4308
#define ORIGINAL_PKTf 4309
#define ORPEf 4310
#define OTAGf 4311
#define OTAG_VPTAGf 4312
#define OTAG_VPTAG_SELf 4313
#define OTIMEf 4314
#define OTPC_CPU_ADDRESSf 4315
#define OTPC_MODEf 4316
#define OTPC_SFT_RSTf 4317
#define OTPC_WRITE_DATAf 4318
#define OTP_CPU_DATAf 4319
#define OTP_DEBUG_MODEf 4320
#define OTP_PROG_ENf 4321
#define OUTCOUNTERf 4322
#define OUTENf 4323
#define OUTER_TPIDf 4324
#define OUTER_TPID_ENABLEf 4325
#define OUTER_TPID_INDEXf 4326
#define OUTER_TPID_SELf 4327
#define OUTER_TPID_VERIFYf 4328
#define OUTER_VLAN_ACTIONSf 4329
#define OUTPUTMODf 4330
#define OUTPUTMODMASKf 4331
#define OUTPUTPORTf 4332
#define OUTPUT_PORT_RX_ENABLEf 4333
#define OUTPUT_PORT_RX_ENABLE_HIf 4334
#define OUTPUT_PORT_RX_ENABLE_LOf 4335
#define OUTPUT_THRESHOLD_BYPASSf 4336
#define OUTSTANDING_PORT_REQUESTSf 4337
#define OUT_ACTIONSf 4338
#define OUT_DBUS_CTLf 4339
#define OUT_DPR_ODD_FALLf 4340
#define OUT_DPR_ODD_RISEf 4341
#define OUT_DSCPf 4342
#define OUT_ECNf 4343
#define OUT_IBUS_CTLf 4344
#define OUT_PROFILE_FLAGf 4345
#define OVERFLOW_BUCKET_ENABLEf 4346
#define OVERLAPSf 4347
#define OVERRIDE_IARB_BLOCK_EOPf 4348
#define OVER_LIMIT_DROPf 4349
#define OVER_LIMIT_TOCPUf 4350
#define OVER_RIDE_EXT_MDIO_MSTR_CNTRLf 4351
#define OVF_DISf 4352
#define OVHEADTIMEPRIENBf 4353
#define OVIDf 4354
#define OVRD_ADDR_SM_ENf 4355
#define OVRD_DRIVER_PVTf 4356
#define OVRD_EN_DRIVER_PVTf 4357
#define OVRD_EN_ODTRES_PVTf 4358
#define OVRD_EN_SLEW_PVTf 4359
#define OVRD_ODTRES_PVTf 4360
#define OVRD_SLEW_PVTf 4361
#define OVRD_SM0_ENf 4362
#define OVRD_SM1_ENf 4363
#define OVRD_SM2_ENf 4364
#define OVRD_SM3_ENf 4365
#define OVRD_SM_ENf 4366
#define OVRFLWf 4367
#define P0XG_BURST_ENABLEf 4368
#define P0XG_BURST_THRESHOLDf 4369
#define P12_HIG_HDR_UDF20_ENf 4370
#define P12_HIG_HDR_UDF21_ENf 4371
#define P12_HIG_HDR_UDF22_ENf 4372
#define P1DIVf 4373
#define P1_DIVIDERf 4374
#define P2DIVf 4375
#define P2_DIVIDERf 4376
#define PACKETPOINTERPOOLSIZEf 4377
#define PACKET_COUNTf 4378
#define PACKET_COUNT0f 4379
#define PACKET_COUNT1f 4380
#define PACKET_COUNT2f 4381
#define PACKET_COUNT3f 4382
#define PACKET_COUNT4f 4383
#define PACKET_COUNT5f 4384
#define PACKET_COUNT6f 4385
#define PACKET_COUNT7f 4386
#define PACKET_COUNTERf 4387
#define PACKET_COUNT_LOWf 4388
#define PACKET_IFG_BYTESf 4389
#define PACKET_PORT_BITMAPf 4390
#define PACKET_QUANTUMf 4391
#define PACKET_REDIRECTIONf 4392
#define PADDING_IPV4f 4393
#define PADENf 4394
#define PAD_ENf 4395
#define PAR0f 4396
#define PAR1f 4397
#define PAR2f 4398
#define PAR3f 4399
#define PARFf 4400
#define PARITYf 4401
#define PARITY0f 4402
#define PARITY0_DATAf 4403
#define PARITY1f 4404
#define PARITY1_DATAf 4405
#define PARITY2f 4406
#define PARITY3f 4407
#define PARITY4f 4408
#define PARITY5f 4409
#define PARITY6f 4410
#define PARITY7f 4411
#define PARITY8f 4412
#define PARITYDf 4413
#define PARITY_0f 4414
#define PARITY_1f 4415
#define PARITY_10f 4416
#define PARITY_11f 4417
#define PARITY_8f 4418
#define PARITY_9f 4419
#define PARITY_BITf 4420
#define PARITY_BIT_WRITE_ACCESSf 4421
#define PARITY_CHECK_ENf 4422
#define PARITY_CHK_ENf 4423
#define PARITY_DATAf 4424
#define PARITY_DIAGf 4425
#define PARITY_DIAGNOSIS_ENf 4426
#define PARITY_DIAG_ENABLEf 4427
#define PARITY_DISf 4428
#define PARITY_ENf 4429
#define PARITY_ERRf 4430
#define PARITY_ERRORf 4431
#define PARITY_ERROR_ENABLEf 4432
#define PARITY_ERROR_STATUSf 4433
#define PARITY_ERR_BMf 4434
#define PARITY_ERR_BM_0f 4435
#define PARITY_ERR_BM_1f 4436
#define PARITY_ERR_TOCPUf 4437
#define PARITY_GEN_ENf 4438
#define PARITY_IRQ_ENf 4439
#define PARITY_STAT_CLEARf 4440
#define PARITY_XQf 4441
#define PARITY_XQTf 4442
#define PASSALLf 4443
#define PASSTHRUf 4444
#define PASS_CONTROL_FRAMESf 4445
#define PAUSEf 4446
#define PAUSEENf 4447
#define PAUSE_ENf 4448
#define PAUSE_FWDf 4449
#define PAUSE_IGNOREf 4450
#define PAUSE_STATEf 4451
#define PAUSE_THDf 4452
#define PAYLOAD_IPV4f 4453
#define PAYLOAD_IPV6f 4454
#define PBI_RESERVEDf 4455
#define PBI_RESERVED_BIT_0f 4456
#define PBI_RESERVED_BIT_1f 4457
#define PBI_RESERVED_BIT_2f 4458
#define PBI_RESERVED_BIT_3f 4459
#define PBMf 4460
#define PBMPf 4461
#define PCI_FATAL_ERRf 4462
#define PCI_PARITY_ERRf 4463
#define PDISCf 4464
#define PDISC_CAUSEf 4465
#define PDRIVER_PVT_DONEf 4466
#define PENDINGf 4467
#define PENDING_AREF_COUNTf 4468
#define PERRf 4469
#define PERR_DISABLEf 4470
#define PFAPFULLRESETPOINTf 4471
#define PFAPFULLSETPOINTf 4472
#define PFAPPARITYERRORPTRf 4473
#define PFAPPOOLSIZEf 4474
#define PFAPREADPOINTERf 4475
#define PFAP_MEM_FAILf 4476
#define PFAP_MEM_FAIL_ENf 4477
#define PFAP_PAR_ERRf 4478
#define PFAP_PAR_ERR_ENf 4479
#define PFMf 4480
#define PFM_RULE_APPLYf 4481
#define PG0_GRPf 4482
#define PG0_RESET_SELf 4483
#define PG0_THRESH_SELf 4484
#define PG10_GRPf 4485
#define PG11_GRPf 4486
#define PG12_GRPf 4487
#define PG13_GRPf 4488
#define PG1_GRPf 4489
#define PG1_RESET_SELf 4490
#define PG1_THRESH_SELf 4491
#define PG2_GRPf 4492
#define PG2_RESET_SELf 4493
#define PG2_THRESH_SELf 4494
#define PG3_GRPf 4495
#define PG3_THRESH_SELf 4496
#define PG4_GRPf 4497
#define PG4_THRESH_SELf 4498
#define PG5_GRPf 4499
#define PG5_THRESH_SELf 4500
#define PG6_GRPf 4501
#define PG6_THRESH_SELf 4502
#define PG7_GRPf 4503
#define PG8_GRPf 4504
#define PG9_GRPf 4505
#define PGQUEUESTATf 4506
#define PGRXf 4507
#define PG_COUNTf 4508
#define PG_GBL_HDRM_COUNTf 4509
#define PG_GEf 4510
#define PG_HDRM_COUNTf 4511
#define PG_HDRM_LIMITf 4512
#define PG_LIMIT_STATEf 4513
#define PG_MINf 4514
#define PG_MIN_COUNTf 4515
#define PG_PORT_MIN_COUNTf 4516
#define PG_RESET_FLOORf 4517
#define PG_RESET_OFFSETf 4518
#define PG_RESET_VALUEf 4519
#define PG_SHARED_COUNTf 4520
#define PH0ERRORPOINTERf 4521
#define PH1ERRORPOINTERf 4522
#define PH2ERRORPOINTERf 4523
#define PHASE_CTLf 4524
#define PHASE_SELf 4525
#define PHASE_SEL0f 4526
#define PHASE_SEL1f 4527
#define PHASE_SEL2f 4528
#define PHASE_SEL3f 4529
#define PHASE_SELADDRf 4530
#define PHYMODf 4531
#define PHY_DATAf 4532
#define PHY_IDf 4533
#define PHY_ID_0f 4534
#define PHY_ID_1f 4535
#define PHY_ID_10f 4536
#define PHY_ID_11f 4537
#define PHY_ID_12f 4538
#define PHY_ID_13f 4539
#define PHY_ID_14f 4540
#define PHY_ID_15f 4541
#define PHY_ID_16f 4542
#define PHY_ID_17f 4543
#define PHY_ID_18f 4544
#define PHY_ID_19f 4545
#define PHY_ID_2f 4546
#define PHY_ID_20f 4547
#define PHY_ID_21f 4548
#define PHY_ID_22f 4549
#define PHY_ID_23f 4550
#define PHY_ID_24f 4551
#define PHY_ID_25f 4552
#define PHY_ID_26f 4553
#define PHY_ID_27f 4554
#define PHY_ID_28f 4555
#define PHY_ID_29f 4556
#define PHY_ID_3f 4557
#define PHY_ID_30f 4558
#define PHY_ID_31f 4559
#define PHY_ID_32f 4560
#define PHY_ID_33f 4561
#define PHY_ID_34f 4562
#define PHY_ID_35f 4563
#define PHY_ID_36f 4564
#define PHY_ID_37f 4565
#define PHY_ID_38f 4566
#define PHY_ID_39f 4567
#define PHY_ID_4f 4568
#define PHY_ID_40f 4569
#define PHY_ID_41f 4570
#define PHY_ID_42f 4571
#define PHY_ID_43f 4572
#define PHY_ID_44f 4573
#define PHY_ID_45f 4574
#define PHY_ID_46f 4575
#define PHY_ID_47f 4576
#define PHY_ID_48f 4577
#define PHY_ID_49f 4578
#define PHY_ID_5f 4579
#define PHY_ID_50f 4580
#define PHY_ID_51f 4581
#define PHY_ID_52f 4582
#define PHY_ID_53f 4583
#define PHY_ID_54f 4584
#define PHY_ID_55f 4585
#define PHY_ID_56f 4586
#define PHY_ID_57f 4587
#define PHY_ID_58f 4588
#define PHY_ID_59f 4589
#define PHY_ID_6f 4590
#define PHY_ID_60f 4591
#define PHY_ID_61f 4592
#define PHY_ID_62f 4593
#define PHY_ID_63f 4594
#define PHY_ID_7f 4595
#define PHY_ID_8f 4596
#define PHY_ID_9f 4597
#define PHY_REG_OFFSETf 4598
#define PH_DET_DISf 4599
#define PIDf 4600
#define PIDQ_EMPTYf 4601
#define PIDQ_ENTRY_0f 4602
#define PIDQ_ENTRY_1f 4603
#define PIDQ_ENTRY_2f 4604
#define PIDQ_ENTRY_3f 4605
#define PIDQ_FULLf 4606
#define PIDQ_POP_ERRORf 4607
#define PIDQ_PUSH_ERRORf 4608
#define PIDQ_READ_PTRf 4609
#define PIDQ_WRITE_PTRf 4610
#define PID_COUNTER_INDEXf 4611
#define PID_COUNTER_MODEf 4612
#define PID_DONEf 4613
#define PID_INCR_COUNTERf 4614
#define PID_IPFIX_ACTIONSf 4615
#define PID_NEW_INNER_PRIf 4616
#define PID_NEW_INNER_VIDf 4617
#define PID_NEW_OUTER_VIDf 4618
#define PID_OUTER_TPID_INDEXf 4619
#define PID_REPLACE_INNER_PRIf 4620
#define PID_REPLACE_INNER_VIDf 4621
#define PID_REPLACE_OUTER_TPIDf 4622
#define PID_REPLACE_OUTER_VIDf 4623
#define PID_TPID_INDEXf 4624
#define PIM_DM_SM_ENABLEf 4625
#define PIM_RPf 4626
#define PIM_VER1f 4627
#define PIM_VER2f 4628
#define PIPE_SELECTf 4629
#define PKTAGETIMERf 4630
#define PKTCNGSTATUSf 4631
#define PKTCOUNTf 4632
#define PKTDISCARDSTATUSf 4633
#define PKTDISCARDSTATUS_HG0f 4634
#define PKTDISCARDSTATUS_HG12f 4635
#define PKTFORMATf 4636
#define PKTFORMATMASKf 4637
#define PKTHOLSTATUSf 4638
#define PKTIBPSTATUSf 4639
#define PKTIBPSTATUS_HG0f 4640
#define PKTIBPSTATUS_HG12f 4641
#define PKTPTRf 4642
#define PKTREDSTATUSf 4643
#define PKTREQUESTCOUNTf 4644
#define PKTRESETLIMITf 4645
#define PKTSf 4646
#define PKTSETLIMITf 4647
#define PKTYELLOWSTATUSf 4648
#define PKT_BUF_TMf 4649
#define PKT_CFIf 4650
#define PKT_CNT_MODEf 4651
#define PKT_CNT_WRAPf 4652
#define PKT_COUNTf 4653
#define PKT_DISC_LIMITf 4654
#define PKT_DROP_ENABLEf 4655
#define PKT_HG_LOOKUPf 4656
#define PKT_LENGTHf 4657
#define PKT_MAX_BUCKETf 4658
#define PKT_MAX_REFRESHf 4659
#define PKT_MAX_THD_SELf 4660
#define PKT_PORT_MAX_BUCKETf 4661
#define PKT_PORT_MAX_REFRESHf 4662
#define PKT_PORT_MAX_THD_SELf 4663
#define PKT_PRIf 4664
#define PKT_PTRf 4665
#define PKT_RESET_LIMITf 4666
#define PKT_SENTf 4667
#define PKT_SET_LIMITf 4668
#define PKT_SHAREDf 4669
#define PKT_SIZE_SO_FARf 4670
#define PKT_TYPEf 4671
#define PKT_TYPE_MASKf 4672
#define PKT_VIDf 4673
#define PKT_VLAN_TAGf 4674
#define PLEERRf 4675
#define PLERRORPOINTERf 4676
#define PLL468_BYPEN1f 4677
#define PLL468_LOCKEDf 4678
#define PLL468_PDNf 4679
#define PLL468_RESETf 4680
#define PLL468_VOLTAGEf 4681
#define PLL600_BYPENf 4682
#define PLL600_PWRDNf 4683
#define PLL600_SLOWCLK_ENf 4684
#define PLLBYPf 4685
#define PLLCTRL127_96f 4686
#define PLLCTRL31_0f 4687
#define PLLCTRL63_32f 4688
#define PLLCTRL95_64f 4689
#define PLLFORCECAPDONEf 4690
#define PLLFORCECAPDONE_ENf 4691
#define PLLFORCECAPPASSf 4692
#define PLLFORCECAPPASS_ENf 4693
#define PLLFORCEDONE_ENf 4694
#define PLLFORCEFDONEf 4695
#define PLLFORCEFPASSf 4696
#define PLL_CONTROL_0f 4697
#define PLL_CONTROL_10f 4698
#define PLL_CONTROL_11f 4699
#define PLL_CONTROL_12f 4700
#define PLL_CONTROL_124_96f 4701
#define PLL_CONTROL_13f 4702
#define PLL_CONTROL_14_5f 4703
#define PLL_CONTROL_20_15f 4704
#define PLL_CONTROL_26_21f 4705
#define PLL_CONTROL_31_14f 4706
#define PLL_CONTROL_31_27f 4707
#define PLL_CONTROL_43_32f 4708
#define PLL_CONTROL_4_1f 4709
#define PLL_CONTROL_63_32f 4710
#define PLL_CONTROL_95_64f 4711
#define PLL_CONTROL_9_0f 4712
#define PLL_CONTROL_9_1f 4713
#define PLL_MODE_DEF_S0f 4714
#define PLL_MODE_DEF_S1f 4715
#define PLL_OBSERVEf 4716
#define PLL_SEQSTARTf 4717
#define PLL_SM_FREQ_PASSf 4718
#define PLL_STATUSf 4719
#define POACHINGTIMERf 4720
#define POINTERf 4721
#define POINTERBLOCKCRCERRORf 4722
#define POINTERBLOCKCRCERRORSf 4723
#define POLICYTABLE_TM_0f 4724
#define POLICYTABLE_TM_1f 4725
#define POLICYTABLE_TM_2f 4726
#define POLICYTABLE_TM_3f 4727
#define POLICYTABLE_TM_4f 4728
#define POLICYTABLE_TM_5f 4729
#define POLICYTABLE_TM_6f 4730
#define POLICYTABLE_TM_7f 4731
#define POL_START_ADDRf 4732
#define POPERRf 4733
#define PORTf 4734
#define PORT0f 4735
#define PORT0_1STPTRf 4736
#define PORT0_COSARBf 4737
#define PORT0_LASTf 4738
#define PORT0_RESETLIMITf 4739
#define PORT1f 4740
#define PORT10f 4741
#define PORT10_1STPTRf 4742
#define PORT10_COSARBf 4743
#define PORT10_LASTf 4744
#define PORT10_RESETLIMITf 4745
#define PORT11f 4746
#define PORT11_1STPTRf 4747
#define PORT11_COSARBf 4748
#define PORT11_LASTf 4749
#define PORT11_RESETLIMITf 4750
#define PORT12f 4751
#define PORT12_1STPTRf 4752
#define PORT12_LASTf 4753
#define PORT13f 4754
#define PORT13_1STPTRf 4755
#define PORT13_LASTf 4756
#define PORT14f 4757
#define PORT14_1STPTRf 4758
#define PORT14_LASTf 4759
#define PORT15f 4760
#define PORT15_1STPTRf 4761
#define PORT15_LASTf 4762
#define PORT16_1STPTRf 4763
#define PORT16_LASTf 4764
#define PORT17_1STPTRf 4765
#define PORT17_LASTf 4766
#define PORT18_1STPTRf 4767
#define PORT18_LASTf 4768
#define PORT19_1STPTRf 4769
#define PORT19_LASTf 4770
#define PORT1_1STPTRf 4771
#define PORT1_COSARBf 4772
#define PORT1_LASTf 4773
#define PORT1_RESETLIMITf 4774
#define PORT2f 4775
#define PORT20_1STPTRf 4776
#define PORT20_LASTf 4777
#define PORT21_1STPTRf 4778
#define PORT21_LASTf 4779
#define PORT22_1STPTRf 4780
#define PORT22_LASTf 4781
#define PORT23_1STPTRf 4782
#define PORT23_LASTf 4783
#define PORT24_1STPTRf 4784
#define PORT24_LASTf 4785
#define PORT24_LMD_ENABLEf 4786
#define PORT25_1STPTRf 4787
#define PORT25_LASTf 4788
#define PORT25_LMD_ENABLEf 4789
#define PORT26_1STPTRf 4790
#define PORT26_LASTf 4791
#define PORT26_LMD_ENABLEf 4792
#define PORT27_1STPTRf 4793
#define PORT27_LASTf 4794
#define PORT27_LMD_ENABLEf 4795
#define PORT28_1STPTRf 4796
#define PORT28_LASTf 4797
#define PORT29_1STPTRf 4798
#define PORT29_LASTf 4799
#define PORT2_1STPTRf 4800
#define PORT2_COSARBf 4801
#define PORT2_LASTf 4802
#define PORT2_RESETLIMITf 4803
#define PORT3f 4804
#define PORT30_1STPTRf 4805
#define PORT30_LASTf 4806
#define PORT31_1STPTRf 4807
#define PORT31_LASTf 4808
#define PORT32_1STPTRf 4809
#define PORT32_LASTf 4810
#define PORT33_1STPTRf 4811
#define PORT33_LASTf 4812
#define PORT34_1STPTRf 4813
#define PORT34_LASTf 4814
#define PORT35_1STPTRf 4815
#define PORT35_LASTf 4816
#define PORT36_1STPTRf 4817
#define PORT36_LASTf 4818
#define PORT37_1STPTRf 4819
#define PORT37_LASTf 4820
#define PORT38_1STPTRf 4821
#define PORT38_LASTf 4822
#define PORT39_1STPTRf 4823
#define PORT39_LASTf 4824
#define PORT3_1STPTRf 4825
#define PORT3_COSARBf 4826
#define PORT3_LASTf 4827
#define PORT3_RESETLIMITf 4828
#define PORT4f 4829
#define PORT40_1STPTRf 4830
#define PORT40_LASTf 4831
#define PORT41_1STPTRf 4832
#define PORT41_LASTf 4833
#define PORT42_1STPTRf 4834
#define PORT42_LASTf 4835
#define PORT43_1STPTRf 4836
#define PORT43_LASTf 4837
#define PORT44_1STPTRf 4838
#define PORT44_LASTf 4839
#define PORT45_1STPTRf 4840
#define PORT45_LASTf 4841
#define PORT46_1STPTRf 4842
#define PORT46_LASTf 4843
#define PORT47_1STPTRf 4844
#define PORT47_LASTf 4845
#define PORT48_1STPTRf 4846
#define PORT48_LASTf 4847
#define PORT49_1STPTRf 4848
#define PORT49_LASTf 4849
#define PORT4_1STPTRf 4850
#define PORT4_COSARBf 4851
#define PORT4_LASTf 4852
#define PORT4_RESETLIMITf 4853
#define PORT5f 4854
#define PORT50_1STPTRf 4855
#define PORT50_LASTf 4856
#define PORT51_1STPTRf 4857
#define PORT51_LASTf 4858
#define PORT52_1STPTRf 4859
#define PORT52_LASTf 4860
#define PORT53_1STPTRf 4861
#define PORT53_LASTf 4862
#define PORT5_1STPTRf 4863
#define PORT5_COSARBf 4864
#define PORT5_LASTf 4865
#define PORT5_RESETLIMITf 4866
#define PORT6f 4867
#define PORT6_1STPTRf 4868
#define PORT6_COSARBf 4869
#define PORT6_LASTf 4870
#define PORT6_RESETLIMITf 4871
#define PORT7f 4872
#define PORT7_1STPTRf 4873
#define PORT7_COSARBf 4874
#define PORT7_LASTf 4875
#define PORT7_RESETLIMITf 4876
#define PORT8f 4877
#define PORT8_1STPTRf 4878
#define PORT8_COSARBf 4879
#define PORT8_LASTf 4880
#define PORT8_RESETLIMITf 4881
#define PORT9f 4882
#define PORT9_1STPTRf 4883
#define PORT9_COSARBf 4884
#define PORT9_LASTf 4885
#define PORT9_RESETLIMITf 4886
#define PORTCPU_COSARBf 4887
#define PORTCPU_RESETLIMITf 4888
#define PORTIDf 4889
#define PORTIPIC_COSARBf 4890
#define PORTIPIC_RESETLIMITf 4891
#define PORTNUMf 4892
#define PORTOFF_Af 4893
#define PORTOFF_Bf 4894
#define PORTOFF_Cf 4895
#define PORTOFF_Df 4896
#define PORTSf 4897
#define PORTSPEEDf 4898
#define PORTSPEED24f 4899
#define PORTSPEED25f 4900
#define PORTSPEED26f 4901
#define PORTSPEED27f 4902
#define PORTSPEED28f 4903
#define PORTS_HIf 4904
#define PORT_0_5_BLOCK_MASKf 4905
#define PORT_BITMAPf 4906
#define PORT_BITMAP_0f 4907
#define PORT_BITMAP_1f 4908
#define PORT_BITMAP_HIf 4909
#define PORT_BITMAP_LOf 4910
#define PORT_BITMAP_M0f 4911
#define PORT_BITMAP_M1f 4912
#define PORT_BLOCK_ENf 4913
#define PORT_BLOCK_MASK_BITMAPf 4914
#define PORT_BRIDGEf 4915
#define PORT_CBL_TABLE_TMf 4916
#define PORT_CBL_TABLE_WWf 4917
#define PORT_COUNTf 4918
#define PORT_DIS_ALLf 4919
#define PORT_DIS_TAGf 4920
#define PORT_DIS_UNTAGf 4921
#define PORT_ENABLEf 4922
#define PORT_FIELD_SEL_INDEXf 4923
#define PORT_FIELD_SEL_INDEX0f 4924
#define PORT_FIELD_SEL_INDEX1f 4925
#define PORT_FIELD_SEL_INDEX_MASKf 4926
#define PORT_FOR_MOD0f 4927
#define PORT_FOR_MOD1f 4928
#define PORT_FOR_MOD10f 4929
#define PORT_FOR_MOD11f 4930
#define PORT_FOR_MOD12f 4931
#define PORT_FOR_MOD13f 4932
#define PORT_FOR_MOD14f 4933
#define PORT_FOR_MOD15f 4934
#define PORT_FOR_MOD16f 4935
#define PORT_FOR_MOD17f 4936
#define PORT_FOR_MOD18f 4937
#define PORT_FOR_MOD19f 4938
#define PORT_FOR_MOD2f 4939
#define PORT_FOR_MOD20f 4940
#define PORT_FOR_MOD21f 4941
#define PORT_FOR_MOD22f 4942
#define PORT_FOR_MOD23f 4943
#define PORT_FOR_MOD24f 4944
#define PORT_FOR_MOD25f 4945
#define PORT_FOR_MOD26f 4946
#define PORT_FOR_MOD27f 4947
#define PORT_FOR_MOD28f 4948
#define PORT_FOR_MOD29f 4949
#define PORT_FOR_MOD3f 4950
#define PORT_FOR_MOD30f 4951
#define PORT_FOR_MOD31f 4952
#define PORT_FOR_MOD32f 4953
#define PORT_FOR_MOD33f 4954
#define PORT_FOR_MOD34f 4955
#define PORT_FOR_MOD35f 4956
#define PORT_FOR_MOD36f 4957
#define PORT_FOR_MOD37f 4958
#define PORT_FOR_MOD38f 4959
#define PORT_FOR_MOD39f 4960
#define PORT_FOR_MOD4f 4961
#define PORT_FOR_MOD40f 4962
#define PORT_FOR_MOD41f 4963
#define PORT_FOR_MOD42f 4964
#define PORT_FOR_MOD43f 4965
#define PORT_FOR_MOD44f 4966
#define PORT_FOR_MOD45f 4967
#define PORT_FOR_MOD46f 4968
#define PORT_FOR_MOD47f 4969
#define PORT_FOR_MOD48f 4970
#define PORT_FOR_MOD49f 4971
#define PORT_FOR_MOD5f 4972
#define PORT_FOR_MOD50f 4973
#define PORT_FOR_MOD51f 4974
#define PORT_FOR_MOD52f 4975
#define PORT_FOR_MOD53f 4976
#define PORT_FOR_MOD54f 4977
#define PORT_FOR_MOD55f 4978
#define PORT_FOR_MOD56f 4979
#define PORT_FOR_MOD57f 4980
#define PORT_FOR_MOD58f 4981
#define PORT_FOR_MOD59f 4982
#define PORT_FOR_MOD6f 4983
#define PORT_FOR_MOD60f 4984
#define PORT_FOR_MOD61f 4985
#define PORT_FOR_MOD62f 4986
#define PORT_FOR_MOD63f 4987
#define PORT_FOR_MOD7f 4988
#define PORT_FOR_MOD8f 4989
#define PORT_FOR_MOD9f 4990
#define PORT_GBL_CELLS_NEEDEDf 4991
#define PORT_GROUP_IDf 4992
#define PORT_L3_INTFf 4993
#define PORT_LEARNING_CLASSf 4994
#define PORT_LEARNING_PRIORITYf 4995
#define PORT_LIMIT_ENABLEf 4996
#define PORT_LIMIT_ENABLE_CELLf 4997
#define PORT_LIMIT_ENABLE_PACKETf 4998
#define PORT_LIMIT_PROFILEf 4999
#define PORT_MASKf 5000
#define PORT_MAX_PKT_SIZEf 5001
#define PORT_MINf 5002
#define PORT_MIN_COUNTf 5003
#define PORT_NO_0f 5004
#define PORT_NO_1f 5005
#define PORT_NO_2f 5006
#define PORT_NO_3f 5007
#define PORT_NUMf 5008
#define PORT_NUM_1f 5009
#define PORT_OFFf 5010
#define PORT_OFFSETf 5011
#define PORT_OPERATIONf 5012
#define PORT_OR_TRUNK_MAC_COUNT_TMf 5013
#define PORT_OR_TRUNK_MAC_LIMIT_TMf 5014
#define PORT_PAUSE_ENABLEf 5015
#define PORT_PAUSE_ENABLE_HIf 5016
#define PORT_PAUSE_ENABLE_LOf 5017
#define PORT_PG2PAUSE_DISABLEf 5018
#define PORT_PG7PAUSE_DISABLEf 5019
#define PORT_PRIf 5020
#define PORT_PRI_XON_ENABLEf 5021
#define PORT_QMIN_DROP_STATE_CELLf 5022
#define PORT_QMIN_DROP_STATE_PACKETf 5023
#define PORT_QMIN_DSf 5024
#define PORT_QMIN_HYS_SELf 5025
#define PORT_QMIN_HYS_SEL_CELLf 5026
#define PORT_QMIN_HYS_SEL_PACKETf 5027
#define PORT_QM_MINf 5028
#define PORT_QM_MIN_COUNTf 5029
#define PORT_QM_SHARED_COUNTf 5030
#define PORT_RESURRECTf 5031
#define PORT_SC_MINf 5032
#define PORT_SC_MIN_COUNTf 5033
#define PORT_SC_SHARED_COUNTf 5034
#define PORT_SHARED_COUNTf 5035
#define PORT_SHARED_DYNAMICf 5036
#define PORT_SHARED_LIMITf 5037
#define PORT_SPANNING_TREE_STATEf 5038
#define PORT_SPEEDf 5039
#define PORT_TGIDf 5040
#define PORT_TGID_0f 5041
#define PORT_TGID_1f 5042
#define PORT_TGID_2f 5043
#define PORT_TGID_3f 5044
#define PORT_TRUNK_MAC_COUNTf 5045
#define PORT_TRUNK_MAC_LIMITf 5046
#define PORT_TYPEf 5047
#define PORT_VFIf 5048
#define PORT_VIDf 5049
#define PORT_VRFf 5050
#define POST_STATf 5051
#define PPA_CMD_COMPLETEf 5052
#define PPA_COMPLETEf 5053
#define PPA_ENf 5054
#define PPA_MODEf 5055
#define PPFC_FEATURE_ENf 5056
#define PPFC_TX_PRIORITY_0_ENf 5057
#define PPFC_TX_PRIORITY_1_ENf 5058
#define PPFC_TX_PRIORITY_2_ENf 5059
#define PPFC_TX_PRIORITY_3_ENf 5060
#define PPFC_TX_PRIORITY_4_ENf 5061
#define PPFC_TX_PRIORITY_5_ENf 5062
#define PPFC_TX_PRIORITY_6_ENf 5063
#define PPFC_TX_PRIORITY_7_ENf 5064
#define PPPf 5065
#define PPP_DONEf 5066
#define PPP_EN_RXf 5067
#define PPP_EN_TXf 5068
#define PPP_REFRESH_ENf 5069
#define PPP_REFRESH_TIMERf 5070
#define PP_DBEf 5071
#define PP_DBE_CLRf 5072
#define PP_DBE_ENf 5073
#define PP_REFRESH_ENf 5074
#define PP_REFRESH_TIMERf 5075
#define PP_RX_ENABLEf 5076
#define PP_SBEf 5077
#define PP_SBE_CLRf 5078
#define PP_SBE_ENf 5079
#define PP_TX_ENABLEf 5080
#define PQf 5081
#define PRBL_ENAf 5082
#define PREFIX_LENGTHf 5083
#define PREMATURE_EXPORT_ENABLEf 5084
#define PRESCALEf 5085
#define PRESERVECRCf 5086
#define PRESERVE_CPU_TAGf 5087
#define PRESERVE_FMTf 5088
#define PRG_ENf 5089
#define PRIf 5090
#define PRI0f 5091
#define PRI0_BKPf 5092
#define PRI0_GRPf 5093
#define PRI0_MAPPING_COSf 5094
#define PRI0_XOFF_STATUSf 5095
#define PRI1f 5096
#define PRI10f 5097
#define PRI10_BKPf 5098
#define PRI10_GRPf 5099
#define PRI10_MAPPING_COSf 5100
#define PRI10_XOFF_STATUSf 5101
#define PRI11f 5102
#define PRI11_BKPf 5103
#define PRI11_GRPf 5104
#define PRI11_MAPPING_COSf 5105
#define PRI11_XOFF_STATUSf 5106
#define PRI12f 5107
#define PRI12_BKPf 5108
#define PRI12_GRPf 5109
#define PRI12_MAPPING_COSf 5110
#define PRI12_XOFF_STATUSf 5111
#define PRI13f 5112
#define PRI13_BKPf 5113
#define PRI13_GRPf 5114
#define PRI13_MAPPING_COSf 5115
#define PRI13_XOFF_STATUSf 5116
#define PRI14f 5117
#define PRI14_BKPf 5118
#define PRI14_MAPPING_COSf 5119
#define PRI14_XOFF_STATUSf 5120
#define PRI15f 5121
#define PRI15_0_BKPf 5122
#define PRI15_BKPf 5123
#define PRI15_MAPPING_COSf 5124
#define PRI15_XOFF_STATUSf 5125
#define PRI1_BKPf 5126
#define PRI1_GRPf 5127
#define PRI1_MAPPING_COSf 5128
#define PRI1_XOFF_STATUSf 5129
#define PRI2f 5130
#define PRI2_BKPf 5131
#define PRI2_GRPf 5132
#define PRI2_MAPPING_COSf 5133
#define PRI2_XOFF_STATUSf 5134
#define PRI3f 5135
#define PRI3_BKPf 5136
#define PRI3_GRPf 5137
#define PRI3_MAPPING_COSf 5138
#define PRI3_XOFF_STATUSf 5139
#define PRI4f 5140
#define PRI4_BKPf 5141
#define PRI4_GRPf 5142
#define PRI4_MAPPING_COSf 5143
#define PRI4_XOFF_STATUSf 5144
#define PRI5f 5145
#define PRI5_BKPf 5146
#define PRI5_GRPf 5147
#define PRI5_MAPPING_COSf 5148
#define PRI5_XOFF_STATUSf 5149
#define PRI6f 5150
#define PRI6_BKPf 5151
#define PRI6_GRPf 5152
#define PRI6_MAPPING_COSf 5153
#define PRI6_XOFF_STATUSf 5154
#define PRI7f 5155
#define PRI7_BKPf 5156
#define PRI7_GRPf 5157
#define PRI7_MAPPING_COSf 5158
#define PRI7_XOFF_STATUSf 5159
#define PRI8f 5160
#define PRI8_BKPf 5161
#define PRI8_GRPf 5162
#define PRI8_MAPPING_COSf 5163
#define PRI8_XOFF_STATUSf 5164
#define PRI9f 5165
#define PRI9_BKPf 5166
#define PRI9_GRPf 5167
#define PRI9_MAPPING_COSf 5168
#define PRI9_XOFF_STATUSf 5169
#define PRIORITYf 5170
#define PRIORITY0_CNGf 5171
#define PRIORITY1_CNGf 5172
#define PRIORITY2_CNGf 5173
#define PRIORITY3_CNGf 5174
#define PRIORITY4_CNGf 5175
#define PRIORITY5_CNGf 5176
#define PRIORITY6_CNGf 5177
#define PRIORITY7_CNGf 5178
#define PRIORITY_IBP_DROP_STATEf 5179
#define PRIO_0f 5180
#define PRIO_1f 5181
#define PRIO_2f 5182
#define PRIO_3f 5183
#define PRIO_4f 5184
#define PRIO_5f 5185
#define PRIO_6f 5186
#define PRIO_7f 5187
#define PRIO_8f 5188
#define PRIO_9f 5189
#define PRI_0f 5190
#define PRI_1f 5191
#define PRI_2f 5192
#define PRI_3f 5193
#define PRI_BITMAPf 5194
#define PRI_CNG_MAP_TMf 5195
#define PRI_CNG_MAP_WWf 5196
#define PRI_MAPPINGf 5197
#define PRI_MODEf 5198
#define PROD_CFGf 5199
#define PROD_CFG_VLDf 5200
#define PROFILE_PTRf 5201
#define PROGRAM_COUNTERf 5202
#define PROG_BLOCKEDf 5203
#define PROG_DOZEN_SERDES_PLLDIV_CTRL_DEFf 5204
#define PROMIS_ENf 5205
#define PROTOCOLf 5206
#define PROTOCOL_IDf 5207
#define PROTOCOL_PKTf 5208
#define PROXY_MODEf 5209
#define PRT_DISf 5210
#define PRT_ENABLEf 5211
#define PTAP_ADJf 5212
#define PTHRESHf 5213
#define PTRf 5214
#define PTRCOUNTf 5215
#define PTRERRORSf 5216
#define PTR_0f 5217
#define PTR_1f 5218
#define PTR_2f 5219
#define PTR_3f 5220
#define PTR_BLOCK_START_ADDRf 5221
#define PTR_COUNTf 5222
#define PTR_ERRORSf 5223
#define PTR_HG0f 5224
#define PTR_HG12f 5225
#define PTYPEf 5226
#define PT_BITSf 5227
#define PUREPf 5228
#define PURE_PADf 5229
#define PURGEf 5230
#define PURGE_CELLf 5231
#define PUSHERRf 5232
#define PVIDf 5233
#define PVLAN_ENABLEf 5234
#define PVLAN_PRIf 5235
#define PVLAN_PVIDf 5236
#define PVLAN_RPEf 5237
#define PVLAN_UNTAGf 5238
#define PVLAN_VID_MISMATCH_TOCPUf 5239
#define PVT_COMP_PAD_ENf 5240
#define PVT_NDRIVE_VALf 5241
#define PVT_ODTRES_VALf 5242
#define PVT_ODT_VALf 5243
#define PVT_PDRIVE_VALf 5244
#define PVT_RESTARTf 5245
#define PVT_SLEW_VALf 5246
#define PWRDNf 5247
#define PWRDN_CH1f 5248
#define PWRDN_CH2f 5249
#define PWRDN_CH3f 5250
#define PWRDN_CK_DRIVERf 5251
#define PWRDWNf 5252
#define PWRUP_STATE_0f 5253
#define PWRUP_STATE_1f 5254
#define PWRUP_STATE_2f 5255
#define PWRUP_STATE_3f 5256
#define PW_COUNT_ALLf 5257
#define PW_INIT_NUMf 5258
#define PW_TERM_NUMf 5259
#define PW_TERM_NUM_VALIDf 5260
#define QBUSf 5261
#define QEMPTYf 5262
#define QE_INTEROP_ENf 5263
#define QFULLf 5264
#define QGP_RST_Lf 5265
#define QINQ_PROXYf 5266
#define QINQ_PROXY_UNTAG_AS_TWO_TAGf 5267
#define QKB_DLL90_LOCKEDf 5268
#define QKB_DLLDSKW_LOCKEDf 5269
#define QK_DLL90_LOCKEDf 5270
#define QK_DLLDSKW_LOCKEDf 5271
#define QK_DLLDSK_LOCKEDf 5272
#define QMf 5273
#define QMIN_THD_METf 5274
#define QMIN_THD_MET_CELLf 5275
#define QMIN_THD_MET_PACKETf 5276
#define QOS_INDEXf 5277
#define QUERESETf 5278
#define QUEUEEMPTY_CPUPURGEQf 5279
#define QUEUEEMPTY_Q23_TO_Q9f 5280
#define QUEUEEMPTY_Q24_OR_HGPUGREQf 5281
#define QUEUEEMPTY_Q31_TO_Q25f 5282
#define QUEUEEMPTY_Q47_TO_Q32f 5283
#define QUEUEEMPTY_Q7_TO_Q0f 5284
#define QUEUEEMPTY_Q8_OR_GEPUGREQf 5285
#define QUEUESTATf 5286
#define QUEUE_EARLY_E2E_STATEf 5287
#define QUEUE_RESETf 5288
#define QVLAN_SPF_L3IF_MBIST_DONEf 5289
#define QVLAN_SPF_L3IF_MBIST_ENf 5290
#define QVLAN_SPF_L3IF_MBIST_GOf 5291
#define Q_COLOR_ENABLEf 5292
#define Q_COLOR_ENABLE_CELLf 5293
#define Q_COLOR_ENABLE_PACKETf 5294
#define Q_DROP_STATEf 5295
#define Q_DROP_STATE_CELLf 5296
#define Q_DROP_STATE_HIf 5297
#define Q_DROP_STATE_LOf 5298
#define Q_DROP_STATE_PACKETf 5299
#define Q_E2E_DS_ENABLEf 5300
#define Q_E2E_DS_EN_CELLf 5301
#define Q_E2E_DS_EN_PACKETf 5302
#define Q_EARLY_E2E_STATE_CELLf 5303
#define Q_EARLY_E2E_STATE_PACKETf 5304
#define Q_LIMIT_DYNAMICf 5305
#define Q_LIMIT_DYNAMIC_CELLf 5306
#define Q_LIMIT_DYNAMIC_PACKETf 5307
#define Q_LIMIT_ENABLEf 5308
#define Q_LIMIT_ENABLE_CELLf 5309
#define Q_LIMIT_ENABLE_PACKETf 5310
#define Q_LIMIT_REDf 5311
#define Q_LIMIT_RED_CELLf 5312
#define Q_LIMIT_RED_PACKETf 5313
#define Q_LIMIT_YELLOWf 5314
#define Q_LIMIT_YELLOW_CELLf 5315
#define Q_LIMIT_YELLOW_PACKETf 5316
#define Q_MINf 5317
#define Q_MIN_CELLf 5318
#define Q_MIN_COUNTf 5319
#define Q_MIN_COUNT_CELLf 5320
#define Q_MIN_COUNT_PACKETf 5321
#define Q_MIN_PACKETf 5322
#define Q_RESET_OFFSETf 5323
#define Q_RESET_OFFSET_CELLf 5324
#define Q_RESET_OFFSET_PACKETf 5325
#define Q_RESET_SELf 5326
#define Q_RESET_VALUEf 5327
#define Q_RESET_VALUE_CELLf 5328
#define Q_RESET_VALUE_PACKETf 5329
#define Q_SHARED_COUNTf 5330
#define Q_SHARED_COUNT_CELLf 5331
#define Q_SHARED_COUNT_PACKETf 5332
#define Q_SHARED_LIMITf 5333
#define Q_SHARED_LIMIT_CELLf 5334
#define Q_SHARED_LIMIT_PACKETf 5335
#define Q_TOTAL_COUNTf 5336
#define Q_TOTAL_COUNT_CELLf 5337
#define Q_TOTAL_COUNT_PACKETf 5338
#define R2W_NOPSf 5339
#define RALNf 5340
#define RAM0_CT0f 5341
#define RAM0_CT1f 5342
#define RAM0_CT2f 5343
#define RAM0_SAMf 5344
#define RAM0_TMf 5345
#define RAM0_WWf 5346
#define RAM1_CT0f 5347
#define RAM1_CT1f 5348
#define RAM1_CT2f 5349
#define RAM1_SAMf 5350
#define RAM1_TMf 5351
#define RAM2_CT0f 5352
#define RAM2_CT1f 5353
#define RAM2_CT2f 5354
#define RAM2_SAMf 5355
#define RAM2_TMf 5356
#define RAM3_CT0f 5357
#define RAM3_CT1f 5358
#define RAM3_CT2f 5359
#define RAM3_SAMf 5360
#define RAM3_TMf 5361
#define RAM4_TMf 5362
#define RAM5_TMf 5363
#define RAM6_TMf 5364
#define RAM7_TMf 5365
#define RAM_TMf 5366
#define RANXf 5367
#define RBCAf 5368
#define RBUSf 5369
#define RBUS0_HITf 5370
#define RBUS0_PERRf 5371
#define RBUS0_VALIDf 5372
#define RBUS1_HITf 5373
#define RBUS1_PERRf 5374
#define RBUS1_VALIDf 5375
#define RBUS_EN_19_12f 5376
#define RBUS_PARf 5377
#define RBUS_SYNC_DLYf 5378
#define RBYTf 5379
#define RCDEf 5380
#define RCSEf 5381
#define RCSELf 5382
#define RCV_SM_STATEf 5383
#define RD72_IPf 5384
#define RDACKf 5385
#define RDBGC_TRIGGER_RESERVEDf 5386
#define RDDATA72_INST_OPCf 5387
#define RDISCf 5388
#define RDISC_CAUSEf 5389
#define RDMASK72_INST_OPCf 5390
#define RDMFf 5391
#define RDMRf 5392
#define RDPTRf 5393
#define RDPTRWRAPf 5394
#define RDROPf 5395
#define RDRTNQ_EMPTYf 5396
#define RDRTNQ_ENDOFCELLf 5397
#define RDRTNQ_ENDOFCELL_FLAGSf 5398
#define RDRTNQ_FULLf 5399
#define RDRTNQ_MARGINf 5400
#define RDRTNQ_POP_ERRORf 5401
#define RDRTNQ_POP_STATE_0f 5402
#define RDRTNQ_POP_STATE_1f 5403
#define RDRTNQ_POP_STATE_2f 5404
#define RDRTNQ_POP_STATE_3f 5405
#define RDRTNQ_PUSH_ERRORf 5406
#define RDRTNQ_PUSH_STATE_0f 5407
#define RDRTNQ_PUSH_STATE_1f 5408
#define RDRTNQ_PUSH_STATE_2f 5409
#define RDRTNQ_PUSH_STATE_3f 5410
#define RDRTNQ_READ_PTRf 5411
#define RDRTNQ_WRITE_PTRf 5412
#define RDRTN_DLY_CYCLESf 5413
#define RDRTN_DLY_ENf 5414
#define RDWR_EQ_FLAGf 5415
#define RDWR_FIFO_EQ_RSTf 5416
#define RD_BRST_ENf 5417
#define RD_DATAf 5418
#define RD_DISABLEf 5419
#define RD_EN_BIST_RSLTSf 5420
#define RD_PTRf 5421
#define READCOMPf 5422
#define READPOINTERf 5423
#define READ_DATA_READY_QUEUEf 5424
#define READ_FIFO_EMPTYf 5425
#define READ_FIFO_FULLf 5426
#define READ_FIFO_POP_ERRORf 5427
#define READ_FIFO_PUSH_ERRORf 5428
#define REASONSf 5429
#define REASONS_KEY_HIGHf 5430
#define REASONS_KEY_LOWf 5431
#define REASONS_MASK_HIGHf 5432
#define REASONS_MASK_LOWf 5433
#define REDIRECTIONf 5434
#define REDIRECTION_HIf 5435
#define REDIRECTION_LOf 5436
#define RED_DROPENDPOINTf 5437
#define RED_DROPSTARTPOINTf 5438
#define RED_MAXDROPRATEf 5439
#define REFCOMP_PWRDNf 5440
#define REFCOUNTf 5441
#define REFMULTICOSf 5442
#define REFPARITYf 5443
#define REFRESHf 5444
#define REFRESHCOUNTf 5445
#define REFRESH_ENf 5446
#define REFRESH_LATENCYf 5447
#define REFRESH_MODEf 5448
#define REF_CNTf 5449
#define REGEN_CRCf 5450
#define RELATIVE_WFQf 5451
#define RELOCK_DLLf 5452
#define REMAP_PORT_0f 5453
#define REMAP_PORT_1f 5454
#define REMAP_PORT_10f 5455
#define REMAP_PORT_11f 5456
#define REMAP_PORT_12f 5457
#define REMAP_PORT_13f 5458
#define REMAP_PORT_14f 5459
#define REMAP_PORT_15f 5460
#define REMAP_PORT_16f 5461
#define REMAP_PORT_17f 5462
#define REMAP_PORT_18f 5463
#define REMAP_PORT_19f 5464
#define REMAP_PORT_2f 5465
#define REMAP_PORT_20f 5466
#define REMAP_PORT_21f 5467
#define REMAP_PORT_22f 5468
#define REMAP_PORT_23f 5469
#define REMAP_PORT_24f 5470
#define REMAP_PORT_25f 5471
#define REMAP_PORT_26f 5472
#define REMAP_PORT_27f 5473
#define REMAP_PORT_28f 5474
#define REMAP_PORT_29f 5475
#define REMAP_PORT_3f 5476
#define REMAP_PORT_30f 5477
#define REMAP_PORT_31f 5478
#define REMAP_PORT_32f 5479
#define REMAP_PORT_33f 5480
#define REMAP_PORT_34f 5481
#define REMAP_PORT_35f 5482
#define REMAP_PORT_36f 5483
#define REMAP_PORT_37f 5484
#define REMAP_PORT_38f 5485
#define REMAP_PORT_39f 5486
#define REMAP_PORT_4f 5487
#define REMAP_PORT_40f 5488
#define REMAP_PORT_41f 5489
#define REMAP_PORT_42f 5490
#define REMAP_PORT_43f 5491
#define REMAP_PORT_44f 5492
#define REMAP_PORT_45f 5493
#define REMAP_PORT_46f 5494
#define REMAP_PORT_47f 5495
#define REMAP_PORT_48f 5496
#define REMAP_PORT_49f 5497
#define REMAP_PORT_5f 5498
#define REMAP_PORT_50f 5499
#define REMAP_PORT_51f 5500
#define REMAP_PORT_52f 5501
#define REMAP_PORT_53f 5502
#define REMAP_PORT_54f 5503
#define REMAP_PORT_6f 5504
#define REMAP_PORT_7f 5505
#define REMAP_PORT_8f 5506
#define REMAP_PORT_9f 5507
#define REMARK_OUTER_DOT1Pf 5508
#define REMARK_OUTER_DSCPf 5509
#define REMOTEf 5510
#define REMOTEFAULTDISABLEf 5511
#define REMOTEFAULTSTATf 5512
#define REMOTE_CPU_ENf 5513
#define REMOTE_SRCMODIDf 5514
#define REMOTE_TRUNKf 5515
#define REMOTE_TRUNK_1f 5516
#define REMOVE_FAILOVER_LPBKf 5517
#define REMOVE_HG_HDR_SRC_PORTf 5518
#define REMOVE_INNER_TAGf 5519
#define REMOVE_MH_SRC_PORTf 5520
#define REPLACED_ASSOC_DATAf 5521
#define REPLACE_MODULE_IDf 5522
#define REPLACE_PORT_TGIDf 5523
#define REPLICATIONSf 5524
#define REPLICATION_COSf 5525
#define REPLICATION_COUNTf 5526
#define REPLICATION_COUNT_ENf 5527
#define REPLICATION_ENABLEf 5528
#define REPLICATION_LIMITf 5529
#define REPLICATION_OVER_LIMITf 5530
#define REPLICATION_PORTf 5531
#define REPLICATION_SRCH_FAILf 5532
#define REPLICATION_TYPEf 5533
#define REQTIMERPRIENBf 5534
#define REQUESTCOUNTf 5535
#define REQ_CNTf 5536
#define RESERVEf 5537
#define RESERVEDf 5538
#define RESERVED0f 5539
#define RESERVED1f 5540
#define RESERVED2f 5541
#define RESERVED20f 5542
#define RESERVED25f 5543
#define RESERVED3f 5544
#define RESERVED4f 5545
#define RESERVEDDWf 5546
#define RESERVEDDW_MASKf 5547
#define RESERVED_0f 5548
#define RESERVED_1f 5549
#define RESERVED_16f 5550
#define RESERVED_1_CH0f 5551
#define RESERVED_1_CH1f 5552
#define RESERVED_1_CH2f 5553
#define RESERVED_1_CH3f 5554
#define RESERVED_2f 5555
#define RESERVED_21f 5556
#define RESERVED_29f 5557
#define RESERVED_2_1f 5558
#define RESERVED_2_CH0f 5559
#define RESERVED_2_CH1f 5560
#define RESERVED_2_CH2f 5561
#define RESERVED_2_CH3f 5562
#define RESERVED_3f 5563
#define RESERVED_3_CH0f 5564
#define RESERVED_3_CH1f 5565
#define RESERVED_3_CH2f 5566
#define RESERVED_3_CH3f 5567
#define RESERVED_4f 5568
#define RESERVED_40f 5569
#define RESERVED_42f 5570
#define RESERVED_43f 5571
#define RESERVED_5f 5572
#define RESERVED_5_4f 5573
#define RESERVED_6f 5574
#define RESERVED_7f 5575
#define RESERVED_BITf 5576
#define RESERVED_BIT6f 5577
#define RESERVED_BITSf 5578
#define RESERVED_BIT_0f 5579
#define RESERVED_BIT_1f 5580
#define RESERVED_BIT_2f 5581
#define RESERVED_BIT_3f 5582
#define RESERVED_BIT_4f 5583
#define RESERVED_CTLf 5584
#define RESERVED_DATAf 5585
#define RESERVED_DEBUGf 5586
#define RESERVED_EOFHf 5587
#define RESERVED_HIGIGf 5588
#define RESERVED_KEYf 5589
#define RESERVED_KEY0f 5590
#define RESERVED_KEY1f 5591
#define RESERVED_MASKf 5592
#define RESERVED_MASK0f 5593
#define RESERVED_MASK1f 5594
#define RESERVED_MY_MODIDf 5595
#define RESERVED_NC_1f 5596
#define RESERVED_NNIf 5597
#define RESERVED_PRIORITYf 5598
#define RESERVED_PT1f 5599
#define RESERVED_SWf 5600
#define RESERVED_UNUSEDf 5601
#define RESERVED_WORDf 5602
#define RESERVED_WORD_10f 5603
#define RESERVED_WORD_11f 5604
#define RESERVED_WORD_9f 5605
#define RESERVERD_WORD_10f 5606
#define RESERVERD_WORD_8f 5607
#define RESERVERD_WORD_9f 5608
#define RESERVE_SLICE0f 5609
#define RESERVE_SLICE1f 5610
#define RESERVE_SLICE10f 5611
#define RESERVE_SLICE11f 5612
#define RESERVE_SLICE12f 5613
#define RESERVE_SLICE13f 5614
#define RESERVE_SLICE14f 5615
#define RESERVE_SLICE15f 5616
#define RESERVE_SLICE2f 5617
#define RESERVE_SLICE3f 5618
#define RESERVE_SLICE4f 5619
#define RESERVE_SLICE5f 5620
#define RESERVE_SLICE6f 5621
#define RESERVE_SLICE7f 5622
#define RESERVE_SLICE8f 5623
#define RESERVE_SLICE9f 5624
#define RESETf 5625
#define RESETLIMITf 5626
#define RESETLIMITSELf 5627
#define RESET_100Xf 5628
#define RESET_10Tf 5629
#define RESET_ALLf 5630
#define RESET_CNTf 5631
#define RESET_CONTROLf 5632
#define RESET_CPSf 5633
#define RESET_MRSf 5634
#define RESET_PCI_ENf 5635
#define RESET_RMIIf 5636
#define RESET_SMIf 5637
#define RESULTf 5638
#define RESUME_THDf 5639
#define RESURRECTf 5640
#define RESVf 5641
#define RESVD0f 5642
#define RESVD1f 5643
#define RES_SELf 5644
#define RETRYf 5645
#define REVf 5646
#define REVIDf 5647
#define REVISION_IDf 5648
#define REV_IDf 5649
#define REV_MODULO_COUNTf 5650
#define RFCRf 5651
#define RFCSf 5652
#define RFEF_GEN_ENf 5653
#define RFILDRf 5654
#define RFINDf 5655
#define RFLRf 5656
#define RFRGf 5657
#define RIMDRf 5658
#define RINGENf 5659
#define RING_MODEf 5660
#define RING_NUM_SBUS_ID_0f 5661
#define RING_NUM_SBUS_ID_1f 5662
#define RING_NUM_SBUS_ID_10f 5663
#define RING_NUM_SBUS_ID_11f 5664
#define RING_NUM_SBUS_ID_12f 5665
#define RING_NUM_SBUS_ID_13f 5666
#define RING_NUM_SBUS_ID_14f 5667
#define RING_NUM_SBUS_ID_15f 5668
#define RING_NUM_SBUS_ID_2f 5669
#define RING_NUM_SBUS_ID_3f 5670
#define RING_NUM_SBUS_ID_4f 5671
#define RING_NUM_SBUS_ID_5f 5672
#define RING_NUM_SBUS_ID_6f 5673
#define RING_NUM_SBUS_ID_7f 5674
#define RING_NUM_SBUS_ID_8f 5675
#define RING_NUM_SBUS_ID_9f 5676
#define RIPCf 5677
#define RIPCHKf 5678
#define RIPDf 5679
#define RJBRf 5680
#define RLD_STS_UPD_DISf 5681
#define RMf 5682
#define RM72_IPf 5683
#define RMCf 5684
#define RMCAf 5685
#define RMCASTf 5686
#define RMGTf 5687
#define RMOD_ID0f 5688
#define RMOD_ID1f 5689
#define RMOD_ID2f 5690
#define RMOD_ID3f 5691
#define RMOD_PTRf 5692
#define RMTFLTf 5693
#define RMTLOOPf 5694
#define RMT_DISC_BMP0f 5695
#define RMT_DISC_BMP1f 5696
#define RMT_IBP_BMP0f 5697
#define RMT_IBP_BMP1f 5698
#define RMT_SRC_PORT_IDf 5699
#define RM_START_ADDRf 5700
#define RNf 5701
#define RNG_EXTENDf 5702
#define RNG_GATEf 5703
#define ROM_TESTf 5704
#define ROUNDROBINPRIENBf 5705
#define ROUTER_ADDRf 5706
#define ROUT_ADDRf 5707
#define ROVRf 5708
#define ROWADDRf 5709
#define ROW_ADDR_BITSf 5710
#define ROW_BITSf 5711
#define RPf 5712
#define RPEf 5713
#define RPE0f 5714
#define RPE1f 5715
#define RPE_0f 5716
#define RPE_1f 5717
#define RPE_2f 5718
#define RPE_3f 5719
#define RPIO_PRIORITY_ABOVE_SWPIOf 5720
#define RPKTf 5721
#define RPRERRf 5722
#define RP_CHANGE_DOT1Pf 5723
#define RP_CHANGE_DSCPf 5724
#define RP_CHANGE_PRIORITYf 5725
#define RP_COPYTOCPUf 5726
#define RP_COPY_TO_CPUf 5727
#define RP_DROPf 5728
#define RP_DROP_PRECEDENCEf 5729
#define RP_DSCPf 5730
#define RP_NEWPRIf 5731
#define RP_NEW_DOT1Pf 5732
#define RP_NEW_DSCPf 5733
#define RREXf 5734
#define RRFNf 5735
#define RRF_ENf 5736
#define RRF_RDMODEf 5737
#define RRMCf 5738
#define RSH1_ADRf 5739
#define RSPANf 5740
#define RSTANf 5741
#define RSTB_MDIOREGSf 5742
#define RSTB_PLLf 5743
#define RSTFLTRBYPf 5744
#define RST_RFUNf 5745
#define RST_RMCSf 5746
#define RST_SIMf 5747
#define RST_TFUNf 5748
#define RST_TMCSf 5749
#define RSVf 5750
#define RSVDf 5751
#define RSVD0f 5752
#define RSVD1f 5753
#define RSVD2f 5754
#define RSVD3f 5755
#define RSVD4f 5756
#define RTAGf 5757
#define RTAG7_HASH_CFG_SEL_ECMPf 5758
#define RTAG7_HASH_CFG_SEL_HIGIG_TRUNKf 5759
#define RTAG7_HASH_CFG_SEL_LBIDf 5760
#define RTAG7_HASH_CFG_SEL_TRUNKf 5761
#define RTAG7_PORT_LBNf 5762
#define RTEXf 5763
#define RTFNf 5764
#define RTHRESHf 5765
#define RTMCf 5766
#define RTUNf 5767
#define RTUNEf 5768
#define RUCf 5769
#define RUCASTf 5770
#define RULEf 5771
#define RULES_SIZEf 5772
#define RULES_STARTf 5773
#define RULEWIDTHf 5774
#define RUNBIST_CAB0f 5775
#define RUNBIST_CAB1f 5776
#define RUNBIST_CAB2f 5777
#define RUNBIST_CAB3f 5778
#define RUNBIST_CBP0f 5779
#define RUNBIST_CBP1f 5780
#define RUNBIST_CBP2f 5781
#define RUNBIST_CBP3f 5782
#define RUNBIST_CBPHf 5783
#define RUNBIST_CCPf 5784
#define RUNBIST_CFAPf 5785
#define RUNBIST_PIDf 5786
#define RUNBIST_PPPf 5787
#define RUNBIST_SFAPf 5788
#define RUNBIST_XQf 5789
#define RUNDf 5790
#define RUNNINGf 5791
#define RUNT_FILTER_DISf 5792
#define RUXOf 5793
#define RVf 5794
#define RXf 5795
#define RX0_SAMP_ERRf 5796
#define RX1_SAMP_ERRf 5797
#define RX2_SAMP_ERRf 5798
#define RX3_SAMP_ERRf 5799
#define RXACTf 5800
#define RXCFf 5801
#define RXENf 5802
#define RXEN0f 5803
#define RXFIFO_OVERRUNf 5804
#define RXFIFO_UNDERRUNf 5805
#define RXLANESWAPf 5806
#define RXPASSCTRLf 5807
#define RXPAUSENf 5808
#define RXPFf 5809
#define RXTRIMf 5810
#define RXUOf 5811
#define RX_E2E_MAXTIMER_SELf 5812
#define RX_ENf 5813
#define RX_ENAf 5814
#define RX_ENABLEf 5815
#define RX_ERR_DISCf 5816
#define RX_PAUf 5817
#define RX_SAMP_ERRf 5818
#define RZf 5819
#define R_CHANGE_COS_OR_INT_PRIf 5820
#define R_CHANGE_DOT1Pf 5821
#define R_CHANGE_DSCPf 5822
#define R_CHANGE_ECNf 5823
#define R_CHANGE_INNER_CFIf 5824
#define R_CHANGE_OUTER_CFIf 5825
#define R_CHANGE_PKT_PRIf 5826
#define R_COPY_TO_CPUf 5827
#define R_COS_INT_PRIf 5828
#define R_DROPf 5829
#define R_DROP_PRECEDENCEf 5830
#define R_EXTEND_RANDOM_NUMBER_GENERATORf 5831
#define R_NEW_DOT1Pf 5832
#define R_NEW_DSCPf 5833
#define R_NEW_INNER_CFIf 5834
#define R_NEW_INNER_PRIf 5835
#define R_NEW_OUTER_CFIf 5836
#define R_NEW_PKT_PRIf 5837
#define R_REPLACE_INNER_PRIf 5838
#define R_RNG_GATEf 5839
#define S0_CNTf 5840
#define S10_STATUSf 5841
#define S12_STATUSf 5842
#define S144_IPf 5843
#define S1_CNTf 5844
#define S2_ACTUAL_ADDROUTf 5845
#define S2_ACTUAL_BITPOSf 5846
#define S2_MATCH_STATUSf 5847
#define S2_STATUSf 5848
#define S3_ACTUAL_ADDROUTf 5849
#define S3_ADDROUT_STATUSf 5850
#define S3_CNTf 5851
#define S3_EXPECT_ADDROUTf 5852
#define S3_MATCH_STATUSf 5853
#define S3_STATUSf 5854
#define S4_CNTf 5855
#define S5_ACTUAL_ADDROUTf 5856
#define S5_ACTUAL_BITPOSf 5857
#define S5_MATCH_STATUSf 5858
#define S5_STATUSf 5859
#define S6_ACTUAL_ADDROUTf 5860
#define S6_ADDROUT_STATUSf 5861
#define S6_EXPECT_ADDROUTf 5862
#define S6_MATCH_STATUSf 5863
#define S6_STATUSf 5864
#define S72_INS_IPf 5865
#define S72_IPf 5866
#define S8_ACTUAL_ADDROUTf 5867
#define S8_ADDROUT_STATUSf 5868
#define S8_EXPECT_ADDROUTf 5869
#define S8_MATCH_STATUSf 5870
#define S8_STATUSf 5871
#define SAf 5872
#define SAFC_RX_ENf 5873
#define SAFETYMARGINf 5874
#define SAMf 5875
#define SAMPLING_LIMITf 5876
#define SAMPLING_LIMIT_PROFILEf 5877
#define SAM_SLICE0f 5878
#define SAM_SLICE1f 5879
#define SAM_SLICE10f 5880
#define SAM_SLICE11f 5881
#define SAM_SLICE12f 5882
#define SAM_SLICE13f 5883
#define SAM_SLICE14f 5884
#define SAM_SLICE15f 5885
#define SAM_SLICE2f 5886
#define SAM_SLICE3f 5887
#define SAM_SLICE4f 5888
#define SAM_SLICE5f 5889
#define SAM_SLICE6f 5890
#define SAM_SLICE7f 5891
#define SAM_SLICE8f 5892
#define SAM_SLICE9f 5893
#define SAP_VALUE0f 5894
#define SAP_VALUE1f 5895
#define SAUFULLPRIENBf 5896
#define SAUFULLVALUEf 5897
#define SAUTIMERVALUEf 5898
#define SA_BYTE1_0f 5899
#define SA_BYTE5_2f 5900
#define SBUS_ARB_BLOCK_CNTf 5901
#define SBUS_BLKNUM_0f 5902
#define SBUS_BLKNUM_1f 5903
#define SBUS_BLKNUM_10f 5904
#define SBUS_BLKNUM_11f 5905
#define SBUS_BLKNUM_12f 5906
#define SBUS_BLKNUM_13f 5907
#define SBUS_BLKNUM_14f 5908
#define SBUS_BLKNUM_15f 5909
#define SBUS_BLKNUM_16f 5910
#define SBUS_BLKNUM_17f 5911
#define SBUS_BLKNUM_18f 5912
#define SBUS_BLKNUM_19f 5913
#define SBUS_BLKNUM_2f 5914
#define SBUS_BLKNUM_20f 5915
#define SBUS_BLKNUM_21f 5916
#define SBUS_BLKNUM_22f 5917
#define SBUS_BLKNUM_23f 5918
#define SBUS_BLKNUM_24f 5919
#define SBUS_BLKNUM_25f 5920
#define SBUS_BLKNUM_26f 5921
#define SBUS_BLKNUM_27f 5922
#define SBUS_BLKNUM_28f 5923
#define SBUS_BLKNUM_29f 5924
#define SBUS_BLKNUM_3f 5925
#define SBUS_BLKNUM_30f 5926
#define SBUS_BLKNUM_31f 5927
#define SBUS_BLKNUM_32f 5928
#define SBUS_BLKNUM_33f 5929
#define SBUS_BLKNUM_34f 5930
#define SBUS_BLKNUM_35f 5931
#define SBUS_BLKNUM_36f 5932
#define SBUS_BLKNUM_37f 5933
#define SBUS_BLKNUM_38f 5934
#define SBUS_BLKNUM_39f 5935
#define SBUS_BLKNUM_4f 5936
#define SBUS_BLKNUM_40f 5937
#define SBUS_BLKNUM_41f 5938
#define SBUS_BLKNUM_42f 5939
#define SBUS_BLKNUM_43f 5940
#define SBUS_BLKNUM_44f 5941
#define SBUS_BLKNUM_45f 5942
#define SBUS_BLKNUM_46f 5943
#define SBUS_BLKNUM_47f 5944
#define SBUS_BLKNUM_48f 5945
#define SBUS_BLKNUM_49f 5946
#define SBUS_BLKNUM_5f 5947
#define SBUS_BLKNUM_50f 5948
#define SBUS_BLKNUM_51f 5949
#define SBUS_BLKNUM_52f 5950
#define SBUS_BLKNUM_53f 5951
#define SBUS_BLKNUM_54f 5952
#define SBUS_BLKNUM_55f 5953
#define SBUS_BLKNUM_56f 5954
#define SBUS_BLKNUM_57f 5955
#define SBUS_BLKNUM_58f 5956
#define SBUS_BLKNUM_59f 5957
#define SBUS_BLKNUM_6f 5958
#define SBUS_BLKNUM_60f 5959
#define SBUS_BLKNUM_61f 5960
#define SBUS_BLKNUM_62f 5961
#define SBUS_BLKNUM_63f 5962
#define SBUS_BLKNUM_7f 5963
#define SBUS_BLKNUM_8f 5964
#define SBUS_BLKNUM_9f 5965
#define SBUS_CMD_ERRf 5966
#define SBUS_CMD_SECf 5967
#define SBUS_DMAf 5968
#define SBUS_ON_ESM_ELIGIBLEf 5969
#define SBUS_PORTNUM_0f 5970
#define SBUS_PORTNUM_1f 5971
#define SBUS_PORTNUM_10f 5972
#define SBUS_PORTNUM_11f 5973
#define SBUS_PORTNUM_12f 5974
#define SBUS_PORTNUM_13f 5975
#define SBUS_PORTNUM_14f 5976
#define SBUS_PORTNUM_15f 5977
#define SBUS_PORTNUM_16f 5978
#define SBUS_PORTNUM_17f 5979
#define SBUS_PORTNUM_18f 5980
#define SBUS_PORTNUM_19f 5981
#define SBUS_PORTNUM_2f 5982
#define SBUS_PORTNUM_20f 5983
#define SBUS_PORTNUM_21f 5984
#define SBUS_PORTNUM_22f 5985
#define SBUS_PORTNUM_23f 5986
#define SBUS_PORTNUM_24f 5987
#define SBUS_PORTNUM_25f 5988
#define SBUS_PORTNUM_26f 5989
#define SBUS_PORTNUM_27f 5990
#define SBUS_PORTNUM_28f 5991
#define SBUS_PORTNUM_29f 5992
#define SBUS_PORTNUM_3f 5993
#define SBUS_PORTNUM_30f 5994
#define SBUS_PORTNUM_31f 5995
#define SBUS_PORTNUM_32f 5996
#define SBUS_PORTNUM_33f 5997
#define SBUS_PORTNUM_34f 5998
#define SBUS_PORTNUM_35f 5999
#define SBUS_PORTNUM_36f 6000
#define SBUS_PORTNUM_37f 6001
#define SBUS_PORTNUM_38f 6002
#define SBUS_PORTNUM_39f 6003
#define SBUS_PORTNUM_4f 6004
#define SBUS_PORTNUM_40f 6005
#define SBUS_PORTNUM_41f 6006
#define SBUS_PORTNUM_42f 6007
#define SBUS_PORTNUM_43f 6008
#define SBUS_PORTNUM_44f 6009
#define SBUS_PORTNUM_45f 6010
#define SBUS_PORTNUM_46f 6011
#define SBUS_PORTNUM_47f 6012
#define SBUS_PORTNUM_48f 6013
#define SBUS_PORTNUM_49f 6014
#define SBUS_PORTNUM_5f 6015
#define SBUS_PORTNUM_50f 6016
#define SBUS_PORTNUM_51f 6017
#define SBUS_PORTNUM_52f 6018
#define SBUS_PORTNUM_53f 6019
#define SBUS_PORTNUM_54f 6020
#define SBUS_PORTNUM_55f 6021
#define SBUS_PORTNUM_56f 6022
#define SBUS_PORTNUM_57f 6023
#define SBUS_PORTNUM_58f 6024
#define SBUS_PORTNUM_59f 6025
#define SBUS_PORTNUM_6f 6026
#define SBUS_PORTNUM_60f 6027
#define SBUS_PORTNUM_61f 6028
#define SBUS_PORTNUM_62f 6029
#define SBUS_PORTNUM_63f 6030
#define SBUS_PORTNUM_7f 6031
#define SBUS_PORTNUM_8f 6032
#define SBUS_PORTNUM_9f 6033
#define SBUS_REQACK_ERRf 6034
#define SBUS_SPACINGf 6035
#define SBUS_START_ADDRESS_GPORTf 6036
#define SBUS_START_ADDRESS_XPORTf 6037
#define SCf 6038
#define SCHAN_ABORTf 6039
#define SCHAN_ERRf 6040
#define SCHEDULER_MODEf 6041
#define SCHEDULING_SELECTf 6042
#define SCH_MSG_DONEf 6043
#define SCLTf 6044
#define SCPf 6045
#define SC_CPU_PRI_MODEf 6046
#define SDATAf 6047
#define SDCLK_133MHZ_ENf 6048
#define SDRAMCLK0DLLf 6049
#define SDRAMCLK1DLLf 6050
#define SDRAMCLK2DLLf 6051
#define SDRAMCLK3DLLf 6052
#define SDRAMSIZEf 6053
#define SDR_SDRAM_BUS64_SELf 6054
#define SDUTIMERVALUEf 6055
#define SD_DISf 6056
#define SD_TAG_ACTION_IF_NOT_PRESENTf 6057
#define SD_TAG_ACTION_IF_PRESENTf 6058
#define SD_TAG_MODEf 6059
#define SD_TAG_PRESENTf 6060
#define SD_TAG_TPID_INDEXf 6061
#define SD_TAG_VIDf 6062
#define SEARCH0_ERR_CNTf 6063
#define SEARCH1_ERR_CNTf 6064
#define SEARCH_TYPf 6065
#define SECONDENDf 6066
#define SECRET_CHAIN_MODEf 6067
#define SEEDf 6068
#define SELECTf 6069
#define SEL_ADDR_HISTf 6070
#define SEL_AVG_ALGf 6071
#define SEL_COMBO_SERDES_0_REF_CLK_SRCf 6072
#define SEL_COMBO_SERDES_1_REF_CLK_SRCf 6073
#define SEL_DIFF_CLOCKf 6074
#define SEL_DOZEN_SERDES_0_REF_CLK_SRCf 6075
#define SEL_DOZEN_SERDES_1_REF_CLK_SRCf 6076
#define SEL_DSFRAGf 6077
#define SEL_DSICMPf 6078
#define SEL_DSL3HEf 6079
#define SEL_DSL4HEf 6080
#define SEL_EARLY1_0f 6081
#define SEL_EARLY1_1f 6082
#define SEL_EARLY1_2f 6083
#define SEL_EARLY1_3f 6084
#define SEL_EARLY2_0f 6085
#define SEL_EARLY2_1f 6086
#define SEL_EARLY2_2f 6087
#define SEL_EARLY2_3f 6088
#define SEL_FCf 6089
#define SEL_FILT_CNT_0f 6090
#define SEL_FILT_CNT_1f 6091
#define SEL_HIST0f 6092
#define SEL_HIST1f 6093
#define SEL_HIST2f 6094
#define SEL_HIST3f 6095
#define SEL_HISTORYf 6096
#define SEL_IMBPf 6097
#define SEL_IMRP4f 6098
#define SEL_IMRP6f 6099
#define SEL_IRPSEf 6100
#define SEL_LCPLL_S0f 6101
#define SEL_LCPLL_S1f 6102
#define SEL_LTEf 6103
#define SEL_MPLSf 6104
#define SEL_MPLS_ERRf 6105
#define SEL_MTUERRf 6106
#define SEL_PDISCf 6107
#define SEL_RDISCf 6108
#define SEL_RDROPf 6109
#define SEL_RFILDRf 6110
#define SEL_RIMDRf 6111
#define SEL_RIPC4f 6112
#define SEL_RIPC6f 6113
#define SEL_RIPD4f 6114
#define SEL_RIPD6f 6115
#define SEL_RIPHE4f 6116
#define SEL_RIPHE6f 6117
#define SEL_RPORTDf 6118
#define SEL_RSV1f 6119
#define SEL_RSV2f 6120
#define SEL_RTUNf 6121
#define SEL_RTUNEf 6122
#define SEL_RUCf 6123
#define SEL_RX_CLKDLY_BLKf 6124
#define SEL_S3MII_REF_CLK_SRCf 6125
#define SEL_TX_CLKDLY_BLKf 6126
#define SEL_TX_CORECLK_MONf 6127
#define SEL_URPF_ERRORf 6128
#define SEL_VLANDRf 6129
#define SEL_WRFIFO_PTR_CLKf 6130
#define SEND_EARLY_E2E_CC_SELf 6131
#define SEND_RSP_WORD_DYNAMICf 6132
#define SEND_RSP_WORD_RDf 6133
#define SEND_RSP_WORD_WRf 6134
#define SEND_RX_E2E_BKP_ENf 6135
#define SEQDONEf 6136
#define SEQNUMf 6137
#define SEQ_DPEO_ERRf 6138
#define SEQ_NUMf 6139
#define SEQ_STATEf 6140
#define SESSION_INDEXf 6141
#define SESSION_INFOf 6142
#define SESSION_TM0f 6143
#define SESSION_TM1f 6144
#define SETLIMITf 6145
#define SET_INVALID_IPf 6146
#define SET_PPD2_OPCODEf 6147
#define SET_VALID_IPf 6148
#define SFAPf 6149
#define SFAPPOOLSIZEf 6150
#define SFAPRDTIMERVALUEf 6151
#define SFAPWRTIMERVALUEf 6152
#define SFAP_DONEf 6153
#define SFD_OFFSETf 6154
#define SFLOW_RN_PPf 6155
#define SF_MODID0f 6156
#define SF_MODID0_VALIDf 6157
#define SF_MODID1f 6158
#define SF_MODID1_VALIDf 6159
#define SGMIIf 6160
#define SGN_DETf 6161
#define SGN_DET_SELf 6162
#define SG_ENABLEf 6163
#define SG_RELOAD_ENABLEf 6164
#define SHARED_CELLf 6165
#define SHARED_METER_PAIR_INDEXf 6166
#define SHARED_TABLE_IPMC_SIZEf 6167
#define SHARED_TABLE_L2MC_SIZEf 6168
#define SHORTCIRCUITENf 6169
#define SHORTOUTUNUSEDBITSf 6170
#define SHORT_QNTAf 6171
#define SHOW_CUR_COUNTf 6172
#define SIGNATUREf 6173
#define SIMPLEX_MCNTf 6174
#define SINGLEBITKILLf 6175
#define SINGLECELLf 6176
#define SINGLESTEPENf 6177
#define SINGLESTEP_ENABLEDf 6178
#define SINGLE_BIT_ERRf 6179
#define SINGLE_BIT_ERR0f 6180
#define SINGLE_BIT_ERR1f 6181
#define SINGLE_BIT_ERR2f 6182
#define SIPf 6183
#define SIP_ADDRf 6184
#define SIP_MASKf 6185
#define SIT_ITAG_ACTIONf 6186
#define SIT_OTAG_ACTIONf 6187
#define SIT_PITAG_ACTIONf 6188
#define SIZEf 6189
#define SIZE_SELECTf 6190
#define SKIDMARKf 6191
#define SKIDMARKERf 6192
#define SKIP_DOS_ATTACK_DROPf 6193
#define SKIP_F_STAT_REGf 6194
#define SKIP_GRE_VER_CHKf 6195
#define SKIP_IG_TBL_INITf 6196
#define SKIP_IPV4_PROT_DROPf 6197
#define SKIP_L_STAT_REGf 6198
#define SKIP_MIP_NH_CHKf 6199
#define SKIP_MIP_TYPE_CHKf 6200
#define SKIP_PIM_NULL_CHKf 6201
#define SKIP_PIM_TYPE_CHKf 6202
#define SKIP_PIM_VER_CHKf 6203
#define SKIP_SOME_STAT_REGSf 6204
#define SKIP_TNL_FRAGf 6205
#define SKIP_TNL_TTLf 6206
#define SKIP_UDP_LEN_CHKf 6207
#define SLAM_DMA_COMPLETEf 6208
#define SLAM_MEMf 6209
#define SLICE0_DOUBLE_WIDE_KEY_SELECTf 6210
#define SLICE0_DOUBLE_WIDE_MODEf 6211
#define SLICE0_F0f 6212
#define SLICE0_F1f 6213
#define SLICE0_F2f 6214
#define SLICE0_F3f 6215
#define SLICE0_F4f 6216
#define SLICE10_DOUBLE_WIDE_KEY_SELECTf 6217
#define SLICE10_DOUBLE_WIDE_MODEf 6218
#define SLICE10_F0f 6219
#define SLICE10_F1f 6220
#define SLICE10_F2f 6221
#define SLICE10_F3f 6222
#define SLICE10_F4f 6223
#define SLICE11_10_PAIRINGf 6224
#define SLICE11_DOUBLE_WIDE_KEY_SELECTf 6225
#define SLICE11_DOUBLE_WIDE_MODEf 6226
#define SLICE11_F0f 6227
#define SLICE11_F1f 6228
#define SLICE11_F2f 6229
#define SLICE11_F3f 6230
#define SLICE11_F4f 6231
#define SLICE12_DOUBLE_WIDE_KEY_SELECTf 6232
#define SLICE12_DOUBLE_WIDE_MODEf 6233
#define SLICE12_F0f 6234
#define SLICE12_F1f 6235
#define SLICE12_F2f 6236
#define SLICE12_F3f 6237
#define SLICE12_F4f 6238
#define SLICE13_12_PAIRINGf 6239
#define SLICE13_DOUBLE_WIDE_KEY_SELECTf 6240
#define SLICE13_DOUBLE_WIDE_MODEf 6241
#define SLICE13_F0f 6242
#define SLICE13_F1f 6243
#define SLICE13_F2f 6244
#define SLICE13_F3f 6245
#define SLICE13_F4f 6246
#define SLICE14_DOUBLE_WIDE_KEY_SELECTf 6247
#define SLICE14_DOUBLE_WIDE_MODEf 6248
#define SLICE14_F0f 6249
#define SLICE14_F1f 6250
#define SLICE14_F2f 6251
#define SLICE14_F3f 6252
#define SLICE14_F4f 6253
#define SLICE15_14_PAIRINGf 6254
#define SLICE15_DOUBLE_WIDE_KEY_SELECTf 6255
#define SLICE15_DOUBLE_WIDE_MODEf 6256
#define SLICE15_F0f 6257
#define SLICE15_F1f 6258
#define SLICE15_F2f 6259
#define SLICE15_F3f 6260
#define SLICE15_F4f 6261
#define SLICE16_F2f 6262
#define SLICE16_F3f 6263
#define SLICE1_0_PAIRINGf 6264
#define SLICE1_DOUBLE_WIDE_KEY_SELECTf 6265
#define SLICE1_DOUBLE_WIDE_MODEf 6266
#define SLICE1_F0f 6267
#define SLICE1_F1f 6268
#define SLICE1_F2f 6269
#define SLICE1_F3f 6270
#define SLICE1_F4f 6271
#define SLICE2_DOUBLE_WIDE_KEY_SELECTf 6272
#define SLICE2_DOUBLE_WIDE_MODEf 6273
#define SLICE2_F0f 6274
#define SLICE2_F1f 6275
#define SLICE2_F2f 6276
#define SLICE2_F3f 6277
#define SLICE2_F4f 6278
#define SLICE3_2_PAIRINGf 6279
#define SLICE3_DOUBLE_WIDE_KEY_SELECTf 6280
#define SLICE3_DOUBLE_WIDE_MODEf 6281
#define SLICE3_F0f 6282
#define SLICE3_F1f 6283
#define SLICE3_F2f 6284
#define SLICE3_F3f 6285
#define SLICE3_F4f 6286
#define SLICE4_DOUBLE_WIDE_KEY_SELECTf 6287
#define SLICE4_DOUBLE_WIDE_MODEf 6288
#define SLICE4_F0f 6289
#define SLICE4_F1f 6290
#define SLICE4_F2f 6291
#define SLICE4_F3f 6292
#define SLICE4_F4f 6293
#define SLICE5_4_PAIRINGf 6294
#define SLICE5_DOUBLE_WIDE_KEY_SELECTf 6295
#define SLICE5_DOUBLE_WIDE_MODEf 6296
#define SLICE5_F0f 6297
#define SLICE5_F1f 6298
#define SLICE5_F2f 6299
#define SLICE5_F3f 6300
#define SLICE5_F4f 6301
#define SLICE6_DOUBLE_WIDE_KEY_SELECTf 6302
#define SLICE6_DOUBLE_WIDE_MODEf 6303
#define SLICE6_F0f 6304
#define SLICE6_F1f 6305
#define SLICE6_F2f 6306
#define SLICE6_F3f 6307
#define SLICE6_F4f 6308
#define SLICE7_6_PAIRINGf 6309
#define SLICE7_DOUBLE_WIDE_KEY_SELECTf 6310
#define SLICE7_DOUBLE_WIDE_MODEf 6311
#define SLICE7_F0f 6312
#define SLICE7_F1f 6313
#define SLICE7_F2f 6314
#define SLICE7_F3f 6315
#define SLICE7_F4f 6316
#define SLICE8_DOUBLE_WIDE_KEY_SELECTf 6317
#define SLICE8_DOUBLE_WIDE_MODEf 6318
#define SLICE8_F0f 6319
#define SLICE8_F1f 6320
#define SLICE8_F2f 6321
#define SLICE8_F3f 6322
#define SLICE8_F4f 6323
#define SLICE9_8_PAIRINGf 6324
#define SLICE9_DOUBLE_WIDE_KEY_SELECTf 6325
#define SLICE9_DOUBLE_WIDE_MODEf 6326
#define SLICE9_F0f 6327
#define SLICE9_F1f 6328
#define SLICE9_F2f 6329
#define SLICE9_F3f 6330
#define SLICE9_F4f 6331
#define SLICE_0_DOUBLE_WIDE_KEY_SELECTf 6332
#define SLICE_0_DOUBLE_WIDE_MODEf 6333
#define SLICE_0_DST_CLASS_ID_SELf 6334
#define SLICE_0_ENABLEf 6335
#define SLICE_0_F2f 6336
#define SLICE_0_F3f 6337
#define SLICE_0_F4f 6338
#define SLICE_0_INTERFACE_CLASS_ID_SELf 6339
#define SLICE_0_IPV6_KEY_MODEf 6340
#define SLICE_0_IP_FIELD_SELECTf 6341
#define SLICE_0_LOWER_TMf 6342
#define SLICE_0_LOWER_TM_9_8f 6343
#define SLICE_0_MODEf 6344
#define SLICE_0_SRC_CLASS_ID_SELf 6345
#define SLICE_0_TCP_FN_SELf 6346
#define SLICE_0_TMf 6347
#define SLICE_0_TM_9_8f 6348
#define SLICE_0_TOS_FN_SELf 6349
#define SLICE_0_TTL_FN_SELf 6350
#define SLICE_0_UPPER_TMf 6351
#define SLICE_0_UPPER_TM_9_8f 6352
#define SLICE_0_WWf 6353
#define SLICE_10_DST_CLASS_ID_SELf 6354
#define SLICE_10_ENABLEf 6355
#define SLICE_10_F4f 6356
#define SLICE_10_INTERFACE_CLASS_ID_SELf 6357
#define SLICE_10_LOWER_TM_9_8f 6358
#define SLICE_10_MODEf 6359
#define SLICE_10_SRC_CLASS_ID_SELf 6360
#define SLICE_10_TCP_FN_SELf 6361
#define SLICE_10_TMf 6362
#define SLICE_10_TOS_FN_SELf 6363
#define SLICE_10_TTL_FN_SELf 6364
#define SLICE_10_UPPER_TM_9_8f 6365
#define SLICE_11_DST_CLASS_ID_SELf 6366
#define SLICE_11_ENABLEf 6367
#define SLICE_11_F4f 6368
#define SLICE_11_INTERFACE_CLASS_ID_SELf 6369
#define SLICE_11_LOWER_TM_9_8f 6370
#define SLICE_11_MODEf 6371
#define SLICE_11_SRC_CLASS_ID_SELf 6372
#define SLICE_11_TCP_FN_SELf 6373
#define SLICE_11_TMf 6374
#define SLICE_11_TOS_FN_SELf 6375
#define SLICE_11_TTL_FN_SELf 6376
#define SLICE_11_UPPER_TM_9_8f 6377
#define SLICE_12_DST_CLASS_ID_SELf 6378
#define SLICE_12_ENABLEf 6379
#define SLICE_12_F4f 6380
#define SLICE_12_INTERFACE_CLASS_ID_SELf 6381
#define SLICE_12_LOWER_TM_9_8f 6382
#define SLICE_12_MODEf 6383
#define SLICE_12_SRC_CLASS_ID_SELf 6384
#define SLICE_12_TCP_FN_SELf 6385
#define SLICE_12_TMf 6386
#define SLICE_12_TOS_FN_SELf 6387
#define SLICE_12_TTL_FN_SELf 6388
#define SLICE_12_UPPER_TM_9_8f 6389
#define SLICE_13_DST_CLASS_ID_SELf 6390
#define SLICE_13_ENABLEf 6391
#define SLICE_13_F4f 6392
#define SLICE_13_INTERFACE_CLASS_ID_SELf 6393
#define SLICE_13_LOWER_TM_9_8f 6394
#define SLICE_13_MODEf 6395
#define SLICE_13_SRC_CLASS_ID_SELf 6396
#define SLICE_13_TCP_FN_SELf 6397
#define SLICE_13_TMf 6398
#define SLICE_13_TOS_FN_SELf 6399
#define SLICE_13_TTL_FN_SELf 6400
#define SLICE_13_UPPER_TM_9_8f 6401
#define SLICE_14_DST_CLASS_ID_SELf 6402
#define SLICE_14_ENABLEf 6403
#define SLICE_14_F4f 6404
#define SLICE_14_INTERFACE_CLASS_ID_SELf 6405
#define SLICE_14_LOWER_TM_9_8f 6406
#define SLICE_14_MODEf 6407
#define SLICE_14_SRC_CLASS_ID_SELf 6408
#define SLICE_14_TCP_FN_SELf 6409
#define SLICE_14_TMf 6410
#define SLICE_14_TOS_FN_SELf 6411
#define SLICE_14_TTL_FN_SELf 6412
#define SLICE_14_UPPER_TM_9_8f 6413
#define SLICE_15_DST_CLASS_ID_SELf 6414
#define SLICE_15_ENABLEf 6415
#define SLICE_15_F4f 6416
#define SLICE_15_INTERFACE_CLASS_ID_SELf 6417
#define SLICE_15_LOWER_TM_9_8f 6418
#define SLICE_15_MODEf 6419
#define SLICE_15_SRC_CLASS_ID_SELf 6420
#define SLICE_15_TCP_FN_SELf 6421
#define SLICE_15_TMf 6422
#define SLICE_15_TOS_FN_SELf 6423
#define SLICE_15_TTL_FN_SELf 6424
#define SLICE_15_UPPER_TM_9_8f 6425
#define SLICE_16_ENABLEf 6426
#define SLICE_1_DOUBLE_WIDE_KEY_SELECTf 6427
#define SLICE_1_DOUBLE_WIDE_MODEf 6428
#define SLICE_1_DST_CLASS_ID_SELf 6429
#define SLICE_1_ENABLEf 6430
#define SLICE_1_F2f 6431
#define SLICE_1_F3f 6432
#define SLICE_1_F4f 6433
#define SLICE_1_INTERFACE_CLASS_ID_SELf 6434
#define SLICE_1_IPV6_KEY_MODEf 6435
#define SLICE_1_IP_FIELD_SELECTf 6436
#define SLICE_1_LOWER_TMf 6437
#define SLICE_1_LOWER_TM_9_8f 6438
#define SLICE_1_MODEf 6439
#define SLICE_1_SRC_CLASS_ID_SELf 6440
#define SLICE_1_TCP_FN_SELf 6441
#define SLICE_1_TMf 6442
#define SLICE_1_TM_9_8f 6443
#define SLICE_1_TOS_FN_SELf 6444
#define SLICE_1_TTL_FN_SELf 6445
#define SLICE_1_UPPER_TMf 6446
#define SLICE_1_UPPER_TM_9_8f 6447
#define SLICE_1_WWf 6448
#define SLICE_2_DOUBLE_WIDE_KEY_SELECTf 6449
#define SLICE_2_DOUBLE_WIDE_MODEf 6450
#define SLICE_2_DST_CLASS_ID_SELf 6451
#define SLICE_2_ENABLEf 6452
#define SLICE_2_F2f 6453
#define SLICE_2_F3f 6454
#define SLICE_2_F4f 6455
#define SLICE_2_INTERFACE_CLASS_ID_SELf 6456
#define SLICE_2_IPV6_KEY_MODEf 6457
#define SLICE_2_IP_FIELD_SELECTf 6458
#define SLICE_2_LOWER_TMf 6459
#define SLICE_2_LOWER_TM_9_8f 6460
#define SLICE_2_MODEf 6461
#define SLICE_2_SRC_CLASS_ID_SELf 6462
#define SLICE_2_TCP_FN_SELf 6463
#define SLICE_2_TMf 6464
#define SLICE_2_TM_9_8f 6465
#define SLICE_2_TOS_FN_SELf 6466
#define SLICE_2_TTL_FN_SELf 6467
#define SLICE_2_UPPER_TMf 6468
#define SLICE_2_UPPER_TM_9_8f 6469
#define SLICE_2_WWf 6470
#define SLICE_3_DOUBLE_WIDE_KEY_SELECTf 6471
#define SLICE_3_DOUBLE_WIDE_MODEf 6472
#define SLICE_3_DST_CLASS_ID_SELf 6473
#define SLICE_3_ENABLEf 6474
#define SLICE_3_F2f 6475
#define SLICE_3_F3f 6476
#define SLICE_3_F4f 6477
#define SLICE_3_INTERFACE_CLASS_ID_SELf 6478
#define SLICE_3_IPV6_KEY_MODEf 6479
#define SLICE_3_IP_FIELD_SELECTf 6480
#define SLICE_3_LOWER_TMf 6481
#define SLICE_3_LOWER_TM_9_8f 6482
#define SLICE_3_MODEf 6483
#define SLICE_3_SRC_CLASS_ID_SELf 6484
#define SLICE_3_TCP_FN_SELf 6485
#define SLICE_3_TMf 6486
#define SLICE_3_TM_9_8f 6487
#define SLICE_3_TOS_FN_SELf 6488
#define SLICE_3_TTL_FN_SELf 6489
#define SLICE_3_UPPER_TMf 6490
#define SLICE_3_UPPER_TM_9_8f 6491
#define SLICE_3_WWf 6492
#define SLICE_4_DST_CLASS_ID_SELf 6493
#define SLICE_4_ENABLEf 6494
#define SLICE_4_F4f 6495
#define SLICE_4_INTERFACE_CLASS_ID_SELf 6496
#define SLICE_4_LOWER_TM_9_8f 6497
#define SLICE_4_MODEf 6498
#define SLICE_4_SRC_CLASS_ID_SELf 6499
#define SLICE_4_TCP_FN_SELf 6500
#define SLICE_4_TMf 6501
#define SLICE_4_TM_9_8f 6502
#define SLICE_4_TOS_FN_SELf 6503
#define SLICE_4_TTL_FN_SELf 6504
#define SLICE_4_UPPER_TM_9_8f 6505
#define SLICE_5_DST_CLASS_ID_SELf 6506
#define SLICE_5_ENABLEf 6507
#define SLICE_5_F4f 6508
#define SLICE_5_INTERFACE_CLASS_ID_SELf 6509
#define SLICE_5_LOWER_TM_9_8f 6510
#define SLICE_5_MODEf 6511
#define SLICE_5_SRC_CLASS_ID_SELf 6512
#define SLICE_5_TCP_FN_SELf 6513
#define SLICE_5_TMf 6514
#define SLICE_5_TM_9_8f 6515
#define SLICE_5_TOS_FN_SELf 6516
#define SLICE_5_TTL_FN_SELf 6517
#define SLICE_5_UPPER_TM_9_8f 6518
#define SLICE_6_DST_CLASS_ID_SELf 6519
#define SLICE_6_ENABLEf 6520
#define SLICE_6_F4f 6521
#define SLICE_6_INTERFACE_CLASS_ID_SELf 6522
#define SLICE_6_LOWER_TM_9_8f 6523
#define SLICE_6_MODEf 6524
#define SLICE_6_SRC_CLASS_ID_SELf 6525
#define SLICE_6_TCP_FN_SELf 6526
#define SLICE_6_TMf 6527
#define SLICE_6_TM_9_8f 6528
#define SLICE_6_TOS_FN_SELf 6529
#define SLICE_6_TTL_FN_SELf 6530
#define SLICE_6_UPPER_TM_9_8f 6531
#define SLICE_7_DST_CLASS_ID_SELf 6532
#define SLICE_7_ENABLEf 6533
#define SLICE_7_F4f 6534
#define SLICE_7_INTERFACE_CLASS_ID_SELf 6535
#define SLICE_7_LOWER_TM_9_8f 6536
#define SLICE_7_MODEf 6537
#define SLICE_7_SRC_CLASS_ID_SELf 6538
#define SLICE_7_TCP_FN_SELf 6539
#define SLICE_7_TMf 6540
#define SLICE_7_TM_9_8f 6541
#define SLICE_7_TOS_FN_SELf 6542
#define SLICE_7_TTL_FN_SELf 6543
#define SLICE_7_UPPER_TM_9_8f 6544
#define SLICE_8_DST_CLASS_ID_SELf 6545
#define SLICE_8_ENABLEf 6546
#define SLICE_8_F4f 6547
#define SLICE_8_INTERFACE_CLASS_ID_SELf 6548
#define SLICE_8_LOWER_TM_9_8f 6549
#define SLICE_8_MODEf 6550
#define SLICE_8_SRC_CLASS_ID_SELf 6551
#define SLICE_8_TCP_FN_SELf 6552
#define SLICE_8_TMf 6553
#define SLICE_8_TOS_FN_SELf 6554
#define SLICE_8_TTL_FN_SELf 6555
#define SLICE_8_UPPER_TM_9_8f 6556
#define SLICE_9_DST_CLASS_ID_SELf 6557
#define SLICE_9_ENABLEf 6558
#define SLICE_9_F4f 6559
#define SLICE_9_INTERFACE_CLASS_ID_SELf 6560
#define SLICE_9_LOWER_TM_9_8f 6561
#define SLICE_9_MODEf 6562
#define SLICE_9_SRC_CLASS_ID_SELf 6563
#define SLICE_9_TCP_FN_SELf 6564
#define SLICE_9_TMf 6565
#define SLICE_9_TOS_FN_SELf 6566
#define SLICE_9_TTL_FN_SELf 6567
#define SLICE_9_UPPER_TM_9_8f 6568
#define SLICE_ENABLE_SLICE_0f 6569
#define SLICE_ENABLE_SLICE_1f 6570
#define SLICE_ENABLE_SLICE_2f 6571
#define SLICE_ENABLE_SLICE_3f 6572
#define SLICE_IDXf 6573
#define SLICE_SELECT_BITMAPf 6574
#define SLOPEf 6575
#define SLOTEJECTGAPf 6576
#define SLOTFETCHGAPf 6577
#define SLOT_BITMAPf 6578
#define SLOWDOWN_XORf 6579
#define SM0_STATEf 6580
#define SM1_STATEf 6581
#define SM2_STATEf 6582
#define SM3_STATEf 6583
#define SMALL_ING_BUF_CELL_OBSf 6584
#define SMALL_ING_BUF_OVERFLOWf 6585
#define SMPf 6586
#define SNAPf 6587
#define SNAP_OTHER_DECODE_ENABLEf 6588
#define SNGL_ENABLEf 6589
#define SNGL_PKT_MODE_ENf 6590
#define SNGL_PKT_OUTf 6591
#define SOBMHf 6592
#define SOFTRESETERRORf 6593
#define SOFTRESETINTMASKf 6594
#define SOFTRESETPBMf 6595
#define SOFTRESETPORTBITMAPf 6596
#define SOFTRESETSHUTDOWNENf 6597
#define SOFT_RSTf 6598
#define SOFT_RST_WRPTRf 6599
#define SOP_DROP_ONLY_POLICY_ENf 6600
#define SOP_POLICYf 6601
#define SOSf 6602
#define SOT_ITAG_ACTIONf 6603
#define SOT_OTAG_ACTIONf 6604
#define SOT_POTAG_ACTIONf 6605
#define SOURCEf 6606
#define SOURCE_DESTINATION_SELECTf 6607
#define SOURCE_IP_ADDRf 6608
#define SOURCE_IP_ADDR_LWR_64f 6609
#define SOURCE_IP_ADDR_UPR_64f 6610
#define SOURCE_PORT_NUMBERf 6611
#define SOURCE_PORT_NUMBER_MASKf 6612
#define SOURCE_TRUNK_MAP_INTRf 6613
#define SOURCE_VPf 6614
#define SOURCE_VP_TMf 6615
#define SPACE_ALL_SBUS_OPSf 6616
#define SPAREf 6617
#define SPEEDf 6618
#define SPEED_10f 6619
#define SPEED_100f 6620
#define SPEED_1000f 6621
#define SPEED_10000f 6622
#define SPEED_10000_CX4f 6623
#define SPEED_12000f 6624
#define SPEED_12500f 6625
#define SPEED_13000f 6626
#define SPEED_15000f 6627
#define SPEED_16000f 6628
#define SPEED_2500f 6629
#define SPEED_5000f 6630
#define SPEED_6000f 6631
#define SPEED_SELECTf 6632
#define SPORT_EN_BITf 6633
#define SPQCTf 6634
#define SP_CHECKf 6635
#define SP_STf 6636
#define SP_TREE_PORT0f 6637
#define SP_TREE_PORT0_M0f 6638
#define SP_TREE_PORT0_M1f 6639
#define SP_TREE_PORT1f 6640
#define SP_TREE_PORT10f 6641
#define SP_TREE_PORT10_M0f 6642
#define SP_TREE_PORT10_M1f 6643
#define SP_TREE_PORT11f 6644
#define SP_TREE_PORT11_M0f 6645
#define SP_TREE_PORT11_M1f 6646
#define SP_TREE_PORT12f 6647
#define SP_TREE_PORT12_M0f 6648
#define SP_TREE_PORT12_M1f 6649
#define SP_TREE_PORT13f 6650
#define SP_TREE_PORT13_M0f 6651
#define SP_TREE_PORT13_M1f 6652
#define SP_TREE_PORT14f 6653
#define SP_TREE_PORT14_M0f 6654
#define SP_TREE_PORT14_M1f 6655
#define SP_TREE_PORT15f 6656
#define SP_TREE_PORT15_M0f 6657
#define SP_TREE_PORT15_M1f 6658
#define SP_TREE_PORT16f 6659
#define SP_TREE_PORT16_M0f 6660
#define SP_TREE_PORT16_M1f 6661
#define SP_TREE_PORT17f 6662
#define SP_TREE_PORT17_M0f 6663
#define SP_TREE_PORT17_M1f 6664
#define SP_TREE_PORT18f 6665
#define SP_TREE_PORT18_M0f 6666
#define SP_TREE_PORT18_M1f 6667
#define SP_TREE_PORT19f 6668
#define SP_TREE_PORT19_M0f 6669
#define SP_TREE_PORT19_M1f 6670
#define SP_TREE_PORT1_M0f 6671
#define SP_TREE_PORT1_M1f 6672
#define SP_TREE_PORT2f 6673
#define SP_TREE_PORT20f 6674
#define SP_TREE_PORT20_M0f 6675
#define SP_TREE_PORT20_M1f 6676
#define SP_TREE_PORT21f 6677
#define SP_TREE_PORT21_M0f 6678
#define SP_TREE_PORT21_M1f 6679
#define SP_TREE_PORT22f 6680
#define SP_TREE_PORT22_M0f 6681
#define SP_TREE_PORT22_M1f 6682
#define SP_TREE_PORT23f 6683
#define SP_TREE_PORT23_M0f 6684
#define SP_TREE_PORT23_M1f 6685
#define SP_TREE_PORT24f 6686
#define SP_TREE_PORT24_M0f 6687
#define SP_TREE_PORT24_M1f 6688
#define SP_TREE_PORT25f 6689
#define SP_TREE_PORT25_M0f 6690
#define SP_TREE_PORT26f 6691
#define SP_TREE_PORT26_M0f 6692
#define SP_TREE_PORT27f 6693
#define SP_TREE_PORT27_M0f 6694
#define SP_TREE_PORT28f 6695
#define SP_TREE_PORT29f 6696
#define SP_TREE_PORT2_M0f 6697
#define SP_TREE_PORT2_M1f 6698
#define SP_TREE_PORT3f 6699
#define SP_TREE_PORT30f 6700
#define SP_TREE_PORT31f 6701
#define SP_TREE_PORT32f 6702
#define SP_TREE_PORT33f 6703
#define SP_TREE_PORT34f 6704
#define SP_TREE_PORT35f 6705
#define SP_TREE_PORT36f 6706
#define SP_TREE_PORT37f 6707
#define SP_TREE_PORT38f 6708
#define SP_TREE_PORT39f 6709
#define SP_TREE_PORT3_M0f 6710
#define SP_TREE_PORT3_M1f 6711
#define SP_TREE_PORT4f 6712
#define SP_TREE_PORT40f 6713
#define SP_TREE_PORT41f 6714
#define SP_TREE_PORT42f 6715
#define SP_TREE_PORT43f 6716
#define SP_TREE_PORT44f 6717
#define SP_TREE_PORT45f 6718
#define SP_TREE_PORT46f 6719
#define SP_TREE_PORT47f 6720
#define SP_TREE_PORT48f 6721
#define SP_TREE_PORT49f 6722
#define SP_TREE_PORT4_M0f 6723
#define SP_TREE_PORT4_M1f 6724
#define SP_TREE_PORT5f 6725
#define SP_TREE_PORT50f 6726
#define SP_TREE_PORT51f 6727
#define SP_TREE_PORT52f 6728
#define SP_TREE_PORT53f 6729
#define SP_TREE_PORT5_M0f 6730
#define SP_TREE_PORT5_M1f 6731
#define SP_TREE_PORT6f 6732
#define SP_TREE_PORT6_M0f 6733
#define SP_TREE_PORT6_M1f 6734
#define SP_TREE_PORT7f 6735
#define SP_TREE_PORT7_M0f 6736
#define SP_TREE_PORT7_M1f 6737
#define SP_TREE_PORT8f 6738
#define SP_TREE_PORT8_M0f 6739
#define SP_TREE_PORT8_M1f 6740
#define SP_TREE_PORT9f 6741
#define SP_TREE_PORT9_M0f 6742
#define SP_TREE_PORT9_M1f 6743
#define SRAM_MODEf 6744
#define SRCf 6745
#define SRCH_DONEf 6746
#define SRCH_FAILf 6747
#define SRCMODf 6748
#define SRCMOD2IBP_MODULE1f 6749
#define SRCMOD2IBP_MODULE1_ENf 6750
#define SRCMOD2IBP_MODULE2f 6751
#define SRCMOD2IBP_MODULE2_ENf 6752
#define SRCMOD2IBP_MODULE3f 6753
#define SRCMOD2IBP_MODULE3_ENf 6754
#define SRCPORTf 6755
#define SRCROUTE_TOCPUf 6756
#define SRCTRUNKMAP_TMf 6757
#define SRCTRUNKMAP_WWf 6758
#define SRC_CDONEf 6759
#define SRC_CERRf 6760
#define SRC_CONTAINER_MODEf 6761
#define SRC_CONTAINER_OVERLAY_ENABLEf 6762
#define SRC_DEV_FAILUREf 6763
#define SRC_DISCARDf 6764
#define SRC_DISCARD0f 6765
#define SRC_DISCARD1f 6766
#define SRC_HBIT_TMf 6767
#define SRC_HBIT_WWf 6768
#define SRC_HIGIGf 6769
#define SRC_HITf 6770
#define SRC_IP_ADDRf 6771
#define SRC_IP_CFGf 6772
#define SRC_MODf 6773
#define SRC_MODIDf 6774
#define SRC_MODID_BLOCK_MIRROR_COPYf 6775
#define SRC_MODID_BLOCK_MIRROR_ONLY_PKTf 6776
#define SRC_MODID_BLOCK_TMf 6777
#define SRC_MODID_BLOCK_WWf 6778
#define SRC_PORTf 6779
#define SRC_PORT_NUMf 6780
#define SRC_PORT_TGIDf 6781
#define SRC_RDYf 6782
#define SRC_REMOVAL_ENf 6783
#define SRC_ROUTEf 6784
#define SRC_SALf 6785
#define SRC_Tf 6786
#define SRC_TGIDf 6787
#define SRC_TGID_PORTf 6788
#define SRPf 6789
#define SRSTf 6790
#define SSf 6791
#define SSRf 6792
#define STf 6793
#define STACK_ARCH_ENf 6794
#define STACK_MODEf 6795
#define STAD0f 6796
#define STAD1f 6797
#define STAD2f 6798
#define STAGE_NUMBERf 6799
#define STARTf 6800
#define STARTREADf 6801
#define STARTWRITEf 6802
#define START_ADDRf 6803
#define START_ADDRESSf 6804
#define START_BY_START_ERRf 6805
#define START_BY_START_ERR_ENf 6806
#define START_CFAP_INITf 6807
#define START_IPV4_IDf 6808
#define START_LAB_TESTf 6809
#define START_PFAP_INITf 6810
#define STATf 6811
#define STATICMOVE_TOCPUf 6812
#define STATIC_BITf 6813
#define STATIC_L3MC_PFMf 6814
#define STATIC_LEARN_TIMER_CTLf 6815
#define STATIC_MH_PFMf 6816
#define STATION_MOVEf 6817
#define STATS_DMA_ACTIVEf 6818
#define STATS_DMA_DONEf 6819
#define STATS_DMA_ERRORf 6820
#define STATS_DMA_ITER_DONEf 6821
#define STATS_DMA_OPN_COMPLETEf 6822
#define STATS_RSV_FIFO_OVERFLOWf 6823
#define STATUSf 6824
#define STATUS_BITMAPf 6825
#define STATUS_PORT_BITMAPf 6826
#define STATUS_RSVf 6827
#define STAT_DMA_ACTIVEf 6828
#define STAT_DMA_DONEf 6829
#define STAT_DMA_ITR_DONEf 6830
#define STAT_DMA_OPN_CMPLTf 6831
#define STEPf 6832
#define STGf 6833
#define STG_L2MC_IPMC_MBIST_DONEf 6834
#define STG_L2MC_IPMC_MBIST_ENf 6835
#define STG_L2MC_IPMC_MBIST_GOf 6836
#define STG_VECTORf 6837
#define STICKY_LOCK_DETf 6838
#define STNMOVE_ON_L2SRC_DISCf 6839
#define STOPf 6840
#define STOP_AUTO_SCAN_ON_LCHGf 6841
#define STOP_DKf 6842
#define STOP_LS_ON_CHANGEf 6843
#define STOP_LS_ON_FIRST_CHANGEf 6844
#define STRAP_OPTIONSf 6845
#define STRICTPRMBLf 6846
#define STRIPCRCf 6847
#define STRIP_HG_EXTf 6848
#define STRIP_PAD_ENf 6849
#define STS_SELECTf 6850
#define ST_COUNTf 6851
#define ST_IS_MIRRf 6852
#define ST_LINKf 6853
#define ST_MCNTf 6854
#define ST_MODULEf 6855
#define ST_PORT_TBLf 6856
#define ST_SIMPLEXf 6857
#define SUBNET_BASED_VID_ENABLEf 6858
#define SUBNET_LENf 6859
#define SUBNET_VLAN_CAM_BIST_DONE_STATUSf 6860
#define SUBNET_VLAN_CAM_BIST_ENABLE_BITf 6861
#define SUBNET_VLAN_CAM_BIST_GO_STATUSf 6862
#define SUBNET_VLAN_CAM_S10_STATUSf 6863
#define SUBNET_VLAN_CAM_S2_STATUSf 6864
#define SUBNET_VLAN_CAM_S3_STATUSf 6865
#define SUBNET_VLAN_CAM_S5_STATUSf 6866
#define SUBNET_VLAN_CAM_S6_STATUSf 6867
#define SUBNET_VLAN_CAM_S8_STATUSf 6868
#define SUBNET_VLAN_SAM_BITSf 6869
#define SUBTRACTf 6870
#define SUB_ADDRf 6871
#define SUB_CMDf 6872
#define SUB_SELf 6873
#define SUB_SEL_NONUCf 6874
#define SUB_SEL_UCf 6875
#define SUB_TUNNEL_TYPEf 6876
#define SUMf 6877
#define SUPPRESS_MEMFULLf 6878
#define SVIDf 6879
#define SVL_ENABLEf 6880
#define SVPf 6881
#define SVP_NETWORK_PORTf 6882
#define SVP_PAR_ERRf 6883
#define SW1_INVALID_VLANf 6884
#define SWITCHf 6885
#define SWITCH_ENf 6886
#define SW_BITf 6887
#define SW_CTRL_RXTX_AFTER_LKUPf 6888
#define SW_MODEf 6889
#define SW_PKT_TYPE_KEYf 6890
#define SW_PKT_TYPE_MASKf 6891
#define SW_RESETf 6892
#define SYNCOKf 6893
#define SYND0f 6894
#define SYND1f 6895
#define SYND2f 6896
#define SYND3f 6897
#define SYNDROMEf 6898
#define SYNDROME0f 6899
#define SYNDROME1f 6900
#define SYNDROME2f 6901
#define SYSCFG_TMf 6902
#define SYS_LIMITf 6903
#define SYS_MAC_COUNTf 6904
#define SYS_MAC_LIMITf 6905
#define SYS_OVER_LIMIT_DROPf 6906
#define SYS_OVER_LIMIT_TOCPUf 6907
#define SZf 6908
#define S_RFf 6909
#define S_RF_BITSf 6910
#define Tf 6911
#define TABLE_DMA_COMPLETEf 6912
#define TABRTf 6913
#define TAB_FULLf 6914
#define TAGf 6915
#define TAGEf 6916
#define TAGEDf 6917
#define TAGED_BPf 6918
#define TAG_ACTION_PROFILE_PTRf 6919
#define TAG_ENf 6920
#define TAILPOINTERf 6921
#define TARGET_TABf 6922
#define TBCAf 6923
#define TBD0f 6924
#define TBD1f 6925
#define TBMAPf 6926
#define TBYTf 6927
#define TC8_CMODEf 6928
#define TCAM_MODEf 6929
#define TCAM_OFFSET_OVRDf 6930
#define TCAM_SELf 6931
#define TCAM_SRC_LATENCYf 6932
#define TCAM_TYPEf 6933
#define TCFIDf 6934
#define TCFIDRf 6935
#define TCFID_BPf 6936
#define TCKf 6937
#define TCP_END_DETECT_ENABLEf 6938
#define TCP_FLAGS_CHECK_ENABLEf 6939
#define TCP_FLAGS_CTRL0_SEQ0_ENABLEf 6940
#define TCP_FLAGS_FIN_URG_PSH_SEQ0_ENABLEf 6941
#define TCP_FLAGS_SYN_FIN_ENABLEf 6942
#define TCP_FLAGS_SYN_FRAG_ENABLEf 6943
#define TCP_FRAG_CHECK_ENABLEf 6944
#define TCP_HDR_OFFSET_EQ1_ENABLEf 6945
#define TCP_HDR_PARTIAL_ENABLEf 6946
#define TCP_MAXf 6947
#define TCP_MINf 6948
#define TCP_SPORT_EQ_DPORT_ENABLEf 6949
#define TCP_SRCf 6950
#define TCRDf 6951
#define TCRDHf 6952
#define TCWDf 6953
#define TDFRf 6954
#define TDIf 6955
#define TDLLf 6956
#define TDMMODE0f 6957
#define TDMMODE1f 6958
#define TDM_MODEf 6959
#define TDOf 6960
#define TDS_DRVf 6961
#define TDW0f 6962
#define TDW1f 6963
#define TDW2f 6964
#define TDW3f 6965
#define TDW4f 6966
#define TDW5f 6967
#define TEf 6968
#define TEDFf 6969
#define TESTf 6970
#define TESTA_ENf 6971
#define TESTA_SELf 6972
#define TESTDBUS_RBUS_BITf 6973
#define TESTD_ENf 6974
#define TESTD_SELf 6975
#define TEST_BACKf 6976
#define TEST_ENABLEf 6977
#define TEST_MODEf 6978
#define TEST_PAUSEf 6979
#define TEST_SELf 6980
#define TEST_SELECTf 6981
#define TFCSf 6982
#define TFRGf 6983
#define TGIDf 6984
#define TGID_1f 6985
#define TGID_HIf 6986
#define TGID_LOf 6987
#define TGID_PORTf 6988
#define TGIP4f 6989
#define TGIP4_BPf 6990
#define TGIP6f 6991
#define TGIP6_BPf 6992
#define TGIPMC4f 6993
#define TGIPMC4_BPf 6994
#define TGIPMC6f 6995
#define TGIPMC6_BPf 6996
#define TG_SIZEf 6997
#define THD_SELf 6998
#define THEVENIN_75_SELf 6999
#define THREE_MPLS_LABELf 7000
#define THRESHf 7001
#define THRESHOLDf 7002
#define THRESH_Af 7003
#define THRESH_Bf 7004
#define THRESH_Cf 7005
#define THROTDENOMf 7006
#define THROTNUMf 7007
#define TI2RIDLEf 7008
#define TI2WIDLEf 7009
#define TICKf 7010
#define TIMDRf 7011
#define TIMEf 7012
#define TIMEOUTf 7013
#define TIMEOUT_COUNTf 7014
#define TIMEOUT_VALf 7015
#define TIMERf 7016
#define TIMER_ENf 7017
#define TIMESTAMPf 7018
#define TIMESTAMP_LSBf 7019
#define TIMESTAMP_MSBf 7020
#define TIME_STAMP_UPD_DISf 7021
#define TIME_TICKf 7022
#define TIME_VALf 7023
#define TIMTLDf 7024
#define TINITf 7025
#define TIPf 7026
#define TIPDf 7027
#define TIPD4f 7028
#define TIPD4_BPf 7029
#define TIPD6f 7030
#define TIPD6_BPf 7031
#define TIPMCD4f 7032
#define TIPMCD4_BPf 7033
#define TIPMCD6f 7034
#define TIPMCD6_BPf 7035
#define TIPXf 7036
#define TJBRf 7037
#define TL2MCDf 7038
#define TL2MCD_BPf 7039
#define TL2_MPLS_BPf 7040
#define TL3_MPLS_BPf 7041
#define TLCLf 7042
#define TMf 7043
#define TM0f 7044
#define TM1f 7045
#define TMCAf 7046
#define TMCLf 7047
#define TMDSf 7048
#define TMIRRf 7049
#define TMIRR_BPf 7050
#define TMPLS_BPf 7051
#define TMRDf 7052
#define TMRSCf 7053
#define TMSf 7054
#define TMTUD_BPf 7055
#define TMW0f 7056
#define TMW1f 7057
#define TMW2f 7058
#define TMW3f 7059
#define TMW4f 7060
#define TMW5f 7061
#define TM_0f 7062
#define TM_1f 7063
#define TM_2f 7064
#define TM_3f 7065
#define TM_CNG_MAPf 7066
#define TM_CTRf 7067
#define TM_DEFIP_HITf 7068
#define TM_DSCP_TABLEf 7069
#define TM_EGR_MASKf 7070
#define TM_EXPf 7071
#define TM_FP_PORT_FIELD_SELECTf 7072
#define TM_FP_UDFf 7073
#define TM_ING_L3_NEXT_HOPf 7074
#define TM_INITIAL_ING_L3_NEXT_HOPf 7075
#define TM_INITIAL_L3_ECMPf 7076
#define TM_L2MCf 7077
#define TM_L2_ENTRYf 7078
#define TM_L2_HITf 7079
#define TM_L2_USER_ENTRYf 7080
#define TM_L2_USER_ENTRY_DATAf 7081
#define TM_L3MCf 7082
#define TM_L3_DEFIPf 7083
#define TM_L3_DEFIP_DATAf 7084
#define TM_L3_ECMPf 7085
#define TM_L3_ENTRYf 7086
#define TM_L3_HITf 7087
#define TM_L3_INTFf 7088
#define TM_NEXT_HOPf 7089
#define TM_PRI_CNGf 7090
#define TM_PROTOCOL_DATAf 7091
#define TM_SRC_TRUNKf 7092
#define TM_SUBNET_DATAf 7093
#define TM_VLANf 7094
#define TM_VLAN_MACf 7095
#define TM_VLAN_STGf 7096
#define TM_VLAN_SUBNET_CAMf 7097
#define TM_VLAN_XLATE_CAMf 7098
#define TM_VXLT_CAMf 7099
#define TM_VXLT_DATAf 7100
#define TM_XLATE_DATAf 7101
#define TNCLf 7102
#define TOCPU_TRUNCATION_SIZEf 7103
#define TOP_BOTTOMf 7104
#define TOP_ENTRYf 7105
#define TOQ0_CELLHDR_ERRf 7106
#define TOQ0_CELLHDR_PAR_ERRf 7107
#define TOQ0_CELLHDR_PAR_ERR_ENf 7108
#define TOQ0_CELLLINK_ERRf 7109
#define TOQ0_CELLLINK_PAR_ERRf 7110
#define TOQ0_CELLLINK_PAR_ERR_ENf 7111
#define TOQ0_IPMC_TBL_PAR_ERRf 7112
#define TOQ0_IPMC_TBL_PAR_ERR_ENf 7113
#define TOQ0_PKTHDR1_ERRf 7114
#define TOQ0_PKTHDR1_PAR_ERRf 7115
#define TOQ0_PKTHDR1_PAR_ERR_ENf 7116
#define TOQ0_PKTLINK_ERRf 7117
#define TOQ0_PKTLINK_PAR_ERRf 7118
#define TOQ0_PKTLINK_PAR_ERR_ENf 7119
#define TOQ0_VLAN_TBL_PAR_ERRf 7120
#define TOQ0_VLAN_TBL_PAR_ERR_ENf 7121
#define TOQ1_CELLHDR_ERRf 7122
#define TOQ1_CELLHDR_PAR_ERRf 7123
#define TOQ1_CELLHDR_PAR_ERR_ENf 7124
#define TOQ1_CELLLINK_ERRf 7125
#define TOQ1_CELLLINK_PAR_ERRf 7126
#define TOQ1_CELLLINK_PAR_ERR_ENf 7127
#define TOQ1_IPMC_TBL_PAR_ERRf 7128
#define TOQ1_IPMC_TBL_PAR_ERR_ENf 7129
#define TOQ1_PKTHDR1_ERRf 7130
#define TOQ1_PKTHDR1_PAR_ERRf 7131
#define TOQ1_PKTHDR1_PAR_ERR_ENf 7132
#define TOQ1_PKTLINK_ERRf 7133
#define TOQ1_PKTLINK_PAR_ERRf 7134
#define TOQ1_PKTLINK_PAR_ERR_ENf 7135
#define TOQ1_VLAN_TBL_PAR_ERRf 7136
#define TOQ1_VLAN_TBL_PAR_ERR_ENf 7137
#define TOS_Pf 7138
#define TOTALDYNCELLLIMITf 7139
#define TOTALDYNCELLRESETLIMITf 7140
#define TOTALDYNCELLRESETLIMITSELf 7141
#define TOTALDYNCELLSETLIMITf 7142
#define TOTALDYNCELLUSEDf 7143
#define TOTAL_BUFFER_COUNTf 7144
#define TOTAL_MARGINf 7145
#define TOTAL_SHARED_COUNTf 7146
#define TOTAL_SHARED_LIMITf 7147
#define TOVRf 7148
#define TP0f 7149
#define TP1f 7150
#define TP2f 7151
#define TP3f 7152
#define TP4f 7153
#define TP5f 7154
#define TP6f 7155
#define TP7f 7156
#define TPAUSEf 7157
#define TPFHf 7158
#define TPIDf 7159
#define TPID_ENABLEf 7160
#define TPKTf 7161
#define TPKTDf 7162
#define TPKTD_BPf 7163
#define TR1023f 7164
#define TR127f 7165
#define TR255f 7166
#define TR2WIDLEf 7167
#define TR511f 7168
#define TR64f 7169
#define TRAFFIC_COUNTERf 7170
#define TRAFFIC_COUNTER_MODEf 7171
#define TRASf 7172
#define TRCf 7173
#define TRCDRf 7174
#define TRCDWf 7175
#define TREFf 7176
#define TRFCf 7177
#define TRIMAC_RESETf 7178
#define TRLf 7179
#define TRMAXf 7180
#define TRMGVf 7181
#define TRPf 7182
#define TRRDf 7183
#define TRSTf 7184
#define TRSTBf 7185
#define TRUNKf 7186
#define TRUNK0_OVER_IPMCf 7187
#define TRUNK0_OVER_MCf 7188
#define TRUNK0_OVER_UCf 7189
#define TRUNK0_OVER_VIDf 7190
#define TRUNK1_OVER_IPMCf 7191
#define TRUNK1_OVER_MCf 7192
#define TRUNK1_OVER_UCf 7193
#define TRUNK1_OVER_VIDf 7194
#define TRUNK2_OVER_IPMCf 7195
#define TRUNK2_OVER_MCf 7196
#define TRUNK2_OVER_UCf 7197
#define TRUNK2_OVER_VIDf 7198
#define TRUNK3_OVER_IPMCf 7199
#define TRUNK3_OVER_MCf 7200
#define TRUNK3_OVER_UCf 7201
#define TRUNK3_OVER_VIDf 7202
#define TRUNKENf 7203
#define TRUNKS128f 7204
#define TRUNK_BITMAPf 7205
#define TRUNK_BITMAP_HIf 7206
#define TRUNK_BITMAP_LOf 7207
#define TRUNK_BITMAP_M0f 7208
#define TRUNK_BITMAP_M1f 7209
#define TRUNK_BITMAP_TMf 7210
#define TRUNK_BITMAP_WWf 7211
#define TRUNK_CFG_VALf 7212
#define TRUNK_EGRESS_MASKf 7213
#define TRUNK_EGRESS_MASK_HIf 7214
#define TRUNK_EGRESS_MASK_LOf 7215
#define TRUNK_EGRESS_MASK_M0f 7216
#define TRUNK_EGRESS_MASK_M1f 7217
#define TRUNK_EGR_MASK_TMf 7218
#define TRUNK_EGR_MASK_WWf 7219
#define TRUNK_GROUP_SW_TMf 7220
#define TRUNK_GROUP_TMf 7221
#define TRUNK_GROUP_WWf 7222
#define TRUNK_POOL_SIZEf 7223
#define TRUST_DSCPf 7224
#define TRUST_DSCP_PTRf 7225
#define TRUST_DSCP_V4f 7226
#define TRUST_DSCP_V6f 7227
#define TRUST_INCOMING_VIDf 7228
#define TRUST_OUTER_DOT1Pf 7229
#define TRUST_OUTER_DOT1P_PTRf 7230
#define TSf 7231
#define TSAMPLEf 7232
#define TSCLf 7233
#define TSIPLf 7234
#define TSLLD_BPf 7235
#define TSTGDf 7236
#define TSTGD_BPf 7237
#define TSTMODEENf 7238
#define TSTMUXf 7239
#define TTLf 7240
#define TTL_THRESHf 7241
#define TTL_THRESHOLDf 7242
#define TTNLf 7243
#define TTNLEf 7244
#define TTNLE_BPf 7245
#define TTNL_BPf 7246
#define TTTLDf 7247
#define TTTLD_BPf 7248
#define TUNNEL_CAM_BIST_DONE_STATUSf 7249
#define TUNNEL_CAM_BIST_ENABLE_BITf 7250
#define TUNNEL_CAM_BIST_GO_STATUSf 7251
#define TUNNEL_CAM_S2_STATUSf 7252
#define TUNNEL_CAM_S3_STATUSf 7253
#define TUNNEL_CAM_S5_STATUSf 7254
#define TUNNEL_CAM_S6_STATUSf 7255
#define TUNNEL_CAM_S8_STATUSf 7256
#define TUNNEL_CLASS_IDf 7257
#define TUNNEL_ERR_TOCPUf 7258
#define TUNNEL_INDEXf 7259
#define TUNNEL_IPV4_DIP_MASKf 7260
#define TUNNEL_IPV4_SIP_MASKf 7261
#define TUNNEL_IPV6_DIP_MASKf 7262
#define TUNNEL_IPV6_SIP_MASKf 7263
#define TUNNEL_LABELf 7264
#define TUNNEL_SAM_BITSf 7265
#define TUNNEL_TTLf 7266
#define TUNNEL_TYPEf 7267
#define TUNNEL_URPF_DEFAULTROUTECHECKf 7268
#define TUNNEL_URPF_MODEf 7269
#define TUNNEL_VRF_IDf 7270
#define TUNNEL_VRF_OVERRIDEf 7271
#define TURBOf 7272
#define TURBO_ENf 7273
#define TVLANf 7274
#define TVLANDf 7275
#define TVLAND_BPf 7276
#define TVLAN_BPf 7277
#define TVXLTMDf 7278
#define TVXLTMD_BPf 7279
#define TW2RIDLEf 7280
#define TWLf 7281
#define TWRf 7282
#define TWTRf 7283
#define TXACTf 7284
#define TXCFf 7285
#define TXCLf 7286
#define TXCOSNUMf 7287
#define TXD1G_FIFO_RSTBf 7288
#define TXENf 7289
#define TXEN0f 7290
#define TXEPORTNUMf 7291
#define TXFIFO_ERRf 7292
#define TXFIFO_OVERRUNf 7293
#define TXFIFO_RESETf 7294
#define TXFIFO_RSTLf 7295
#define TXFIFO_UNDERRUNf 7296
#define TXIPORTNUMf 7297
#define TXLANESWAPf 7298
#define TXLLFCMSGCNT_STATSf 7299
#define TXPFf 7300
#define TXPKTCOUNTf 7301
#define TXPKTCOUNT_ENf 7302
#define TXPKTCOUNT_SELf 7303
#define TXPLL_LOCKf 7304
#define TXPORTNUMf 7305
#define TX_ADDR_INSf 7306
#define TX_DLL90_LOCKEDf 7307
#define TX_DLLDSKW_LOCKEDf 7308
#define TX_DMA_ABORT_NEEDS_CLEANUPf 7309
#define TX_ENAf 7310
#define TX_HG_RMOD0f 7311
#define TX_HG_RMOD1f 7312
#define TX_HG_RMOD2f 7313
#define TX_HG_RMOD3f 7314
#define TX_IPG_LENGTHf 7315
#define TX_PAUf 7316
#define TYPf 7317
#define TYPEf 7318
#define T_1f 7319
#define UCBITMAPf 7320
#define UC_TRUNK_HASH_USE_SRC_PORTf 7321
#define UDF1_ADD_GRE_OPTIONS0f 7322
#define UDF1_ADD_GRE_OPTIONS1f 7323
#define UDF1_ADD_GRE_OPTIONS2f 7324
#define UDF1_ADD_GRE_OPTIONS3f 7325
#define UDF1_ADD_IPV4_OPTIONS0f 7326
#define UDF1_ADD_IPV4_OPTIONS1f 7327
#define UDF1_ADD_IPV4_OPTIONS2f 7328
#define UDF1_ADD_IPV4_OPTIONS3f 7329
#define UDF1_OFFSET0f 7330
#define UDF1_OFFSET1f 7331
#define UDF1_OFFSET2f 7332
#define UDF1_OFFSET3f 7333
#define UDF2_ADD_GRE_OPTIONS0f 7334
#define UDF2_ADD_GRE_OPTIONS1f 7335
#define UDF2_ADD_GRE_OPTIONS2f 7336
#define UDF2_ADD_GRE_OPTIONS3f 7337
#define UDF2_ADD_IPV4_OPTIONS0f 7338
#define UDF2_ADD_IPV4_OPTIONS1f 7339
#define UDF2_ADD_IPV4_OPTIONS2f 7340
#define UDF2_ADD_IPV4_OPTIONS3f 7341
#define UDF2_OFFSET0f 7342
#define UDF2_OFFSET1f 7343
#define UDF2_OFFSET2f 7344
#define UDF2_OFFSET3f 7345
#define UDPf 7346
#define UDP_DST_PORTf 7347
#define UDP_MAXf 7348
#define UDP_MINf 7349
#define UDP_SPORT_EQ_DPORT_ENABLEf 7350
#define UDP_SRCf 7351
#define UDP_SRC_PORTf 7352
#define UDP_TUNNELf 7353
#define UDP_TUN_SPf 7354
#define UGf 7355
#define UHSM_CFGf 7356
#define UIPMC_TOCPUf 7357
#define UMC_TOCPUf 7358
#define UNIFORM_HG_TRUNK_DIST_ENABLEf 7359
#define UNIFORM_TRUNK_DIST_ENABLEf 7360
#define UNKNOWN_HGI_BMAPf 7361
#define UNKNOWN_IPMC_ENABLEf 7362
#define UNKNOWN_IPMC_METER_INDEXf 7363
#define UNKNOWN_IPV4_MC_TOCPUf 7364
#define UNKNOWN_IPV6_MC_TOCPUf 7365
#define UNKNOWN_L2MC_ENABLEf 7366
#define UNKNOWN_L2MC_METER_INDEXf 7367
#define UNKNOWN_MCAST_MASK_SELf 7368
#define UNKNOWN_OPCODE_BITMAPf 7369
#define UNKNOWN_OPCODE_ENABLEf 7370
#define UNKNOWN_PPD_FIELD_BITMAP_Af 7371
#define UNKNOWN_PPD_FIELD_BITMAP_Bf 7372
#define UNKNOWN_TUNNEL_IPMC_DROPf 7373
#define UNKNOWN_UCAST_MASK_SELf 7374
#define UNMANAGEDf 7375
#define UNMOD_PKT_VALIDf 7376
#define UNRESOLVEDL3SRC_TOCPUf 7377
#define UNTAGf 7378
#define UNTAG_ALL_RCV_ENf 7379
#define UNTAG_ENf 7380
#define UNTAG_PAYLOADf 7381
#define UNTAG_PKTf 7382
#define UNTAG_VLANf 7383
#define UNUSEDf 7384
#define UNUSED1f 7385
#define UNUSED2f 7386
#define UNUSED_16f 7387
#define UNUSED_18f 7388
#define UNUSED_20f 7389
#define UNUSED_22f 7390
#define UNUSED_23f 7391
#define UNUSED_31_28f 7392
#define UNUSED_47_17f 7393
#define UNUSED_IVIDf 7394
#define UNUSED_MODEf 7395
#define UPDATE_PW_INIT_COUNTERSf 7396
#define UPK_PEf 7397
#define UPK_PE_CLRf 7398
#define UPK_PE_ENf 7399
#define UPLINKf 7400
#define UPLINK_PORT_BLOCK_MASKf 7401
#define UPLINK_SELECTf 7402
#define UPPER_BOUNDSf 7403
#define UPPER_LIMITf 7404
#define UPR_S_RF_BITSf 7405
#define URPFf 7406
#define URPF_DEFAULTROUTECHECKf 7407
#define URPF_MISS_TOCPUf 7408
#define URPF_MODEf 7409
#define USEf 7410
#define USE_468_FROM_PLL468f 7411
#define USE_DEST_PORTf 7412
#define USE_EXPf 7413
#define USE_IGR_PAUSE_FRAME_DETf 7414
#define USE_INCOMING_DOT1Pf 7415
#define USE_INNER_PRIf 7416
#define USE_IP_LENGTHf 7417
#define USE_IVID_AS_OVIDf 7418
#define USE_LEARN_VIDf 7419
#define USE_MH_INTERNAL_PRIf 7420
#define USE_MH_PKT_PRIf 7421
#define USE_MH_VIDf 7422
#define USE_OLD_LIMIT_COUNTEDf 7423
#define USE_OLD_REMOTEf 7424
#define USE_OUTER_HDR_DSCPf 7425
#define USE_OUTER_HDR_TTLf 7426
#define USE_QM_FOR_COS_SELf 7427
#define USE_QM_FOR_MH_PRIf 7428
#define USE_SC_FOR_COS_SELf 7429
#define USE_SC_FOR_MH_PRIf 7430
#define USE_TAGGED_HEADERf 7431
#define USE_TCP_UDP_PORTSf 7432
#define USE_TUNNEL_DSCPf 7433
#define USE_VFP_CLASS_IDf 7434
#define USE_VFP_CLASS_ID_Hf 7435
#define USE_VFP_CLASS_ID_Lf 7436
#define USE_VFP_VRF_IDf 7437
#define UT_BITMAPf 7438
#define UT_BITMAP_HIf 7439
#define UT_BITMAP_LOf 7440
#define UT_BITMAP_M0f 7441
#define UT_BITMAP_M1f 7442
#define UT_ITAG_ACTIONf 7443
#define UT_MAPf 7444
#define UT_OTAG_ACTIONf 7445
#define UT_PORT_BITMAPf 7446
#define UT_PORT_BITMAP_HIf 7447
#define UT_PORT_BITMAP_LOf 7448
#define UUCAST_TOCPUf 7449
#define UVLAN_TOCPUf 7450
#define Vf 7451
#define V0f 7452
#define V1f 7453
#define V2f 7454
#define V3f 7455
#define V4DSTMISS_TOCPUf 7456
#define V4IPMC_ENABLEf 7457
#define V4IPMC_L2_ENABLEf 7458
#define V4L3DSTMISS_TOCPUf 7459
#define V4L3ERR_TOCPUf 7460
#define V4L3_ENABLEf 7461
#define V4_BOUNDARYf 7462
#define V4_ENABLEf 7463
#define V6f 7464
#define V6DSTMISS_TOCPUf 7465
#define V6IPMC_ENABLEf 7466
#define V6IPMC_L2_ENABLEf 7467
#define V6L3DSTMISS_TOCPUf 7468
#define V6L3ERR_TOCPUf 7469
#define V6L3_ENABLEf 7470
#define V6_0f 7471
#define V6_1f 7472
#define V6_2f 7473
#define V6_3f 7474
#define V6_BOUNDARYf 7475
#define V6_ENABLEf 7476
#define VALIDf 7477
#define VALID0f 7478
#define VALID1f 7479
#define VALIDMASKf 7480
#define VALID_0f 7481
#define VALID_1f 7482
#define VALID_10f 7483
#define VALID_11f 7484
#define VALID_12f 7485
#define VALID_13f 7486
#define VALID_14f 7487
#define VALID_15f 7488
#define VALID_2f 7489
#define VALID_3f 7490
#define VALID_4f 7491
#define VALID_5f 7492
#define VALID_6f 7493
#define VALID_7f 7494
#define VALID_8f 7495
#define VALID_9f 7496
#define VALID_BITf 7497
#define VALUEf 7498
#define VBMf 7499
#define VCDL_RX_BYPASSf 7500
#define VCDL_RX_OFFSETf 7501
#define VCDL_TX_BYPASSf 7502
#define VCDL_TX_OFFSETf 7503
#define VCLABELf 7504
#define VCLABELMISS_TOCPUf 7505
#define VCO_RNGf 7506
#define VC_AND_SWAP_INDEXf 7507
#define VC_ENf 7508
#define VC_LABELf 7509
#define VC_LABEL_VALIDf 7510
#define VERf 7511
#define VFIf 7512
#define VFI_GROUPf 7513
#define VFI_IDf 7514
#define VFI_SHADOWf 7515
#define VFI_TMf 7516
#define VFPf 7517
#define VFPDRf 7518
#define VFP_CLASS_IDf 7519
#define VFP_CLASS_ID_Hf 7520
#define VFP_CLASS_ID_Lf 7521
#define VFP_ENABLEf 7522
#define VFP_MATCHED_RULEf 7523
#define VFP_POLICY_TABLE_INTRf 7524
#define VFP_PORT_GROUP_IDf 7525
#define VFP_PRI_ACTION_FB2_MODEf 7526
#define VFP_VRF_IDf 7527
#define VFP_VRF_ID_UNSEDf 7528
#define VIDf 7529
#define VIDBITMAPf 7530
#define VID_OR_PORTf 7531
#define VIRTUAL_PORT_LEARNING_CLASSf 7532
#define VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBERf 7533
#define VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBER_ENTRY_0f 7534
#define VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBER_ENTRY_1f 7535
#define VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBER_ENTRY_2f 7536
#define VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUPf 7537
#define VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUP_ENTRY_0f 7538
#define VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUP_ENTRY_1f 7539
#define VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUP_ENTRY_2f 7540
#define VIRTUAL_SLICE_10_PHYSICAL_SLICE_NUMBERf 7541
#define VIRTUAL_SLICE_10_PHYSICAL_SLICE_NUMBER_ENTRY_0f 7542
#define VIRTUAL_SLICE_10_PHYSICAL_SLICE_NUMBER_ENTRY_1f 7543
#define VIRTUAL_SLICE_10_PHYSICAL_SLICE_NUMBER_ENTRY_2f 7544
#define VIRTUAL_SLICE_10_VIRTUAL_SLICE_GROUPf 7545
#define VIRTUAL_SLICE_10_VIRTUAL_SLICE_GROUP_ENTRY_0f 7546
#define VIRTUAL_SLICE_10_VIRTUAL_SLICE_GROUP_ENTRY_1f 7547
#define VIRTUAL_SLICE_10_VIRTUAL_SLICE_GROUP_ENTRY_2f 7548
#define VIRTUAL_SLICE_11_PHYSICAL_SLICE_NUMBERf 7549
#define VIRTUAL_SLICE_11_PHYSICAL_SLICE_NUMBER_ENTRY_0f 7550
#define VIRTUAL_SLICE_11_PHYSICAL_SLICE_NUMBER_ENTRY_1f 7551
#define VIRTUAL_SLICE_11_PHYSICAL_SLICE_NUMBER_ENTRY_2f 7552
#define VIRTUAL_SLICE_11_VIRTUAL_SLICE_GROUPf 7553
#define VIRTUAL_SLICE_11_VIRTUAL_SLICE_GROUP_ENTRY_0f 7554
#define VIRTUAL_SLICE_11_VIRTUAL_SLICE_GROUP_ENTRY_1f 7555
#define VIRTUAL_SLICE_11_VIRTUAL_SLICE_GROUP_ENTRY_2f 7556
#define VIRTUAL_SLICE_12_PHYSICAL_SLICE_NUMBERf 7557
#define VIRTUAL_SLICE_12_PHYSICAL_SLICE_NUMBER_ENTRY_0f 7558
#define VIRTUAL_SLICE_12_PHYSICAL_SLICE_NUMBER_ENTRY_1f 7559
#define VIRTUAL_SLICE_12_PHYSICAL_SLICE_NUMBER_ENTRY_2f 7560
#define VIRTUAL_SLICE_12_VIRTUAL_SLICE_GROUPf 7561
#define VIRTUAL_SLICE_12_VIRTUAL_SLICE_GROUP_ENTRY_0f 7562
#define VIRTUAL_SLICE_12_VIRTUAL_SLICE_GROUP_ENTRY_1f 7563
#define VIRTUAL_SLICE_12_VIRTUAL_SLICE_GROUP_ENTRY_2f 7564
#define VIRTUAL_SLICE_13_PHYSICAL_SLICE_NUMBERf 7565
#define VIRTUAL_SLICE_13_PHYSICAL_SLICE_NUMBER_ENTRY_0f 7566
#define VIRTUAL_SLICE_13_PHYSICAL_SLICE_NUMBER_ENTRY_1f 7567
#define VIRTUAL_SLICE_13_PHYSICAL_SLICE_NUMBER_ENTRY_2f 7568
#define VIRTUAL_SLICE_13_VIRTUAL_SLICE_GROUPf 7569
#define VIRTUAL_SLICE_13_VIRTUAL_SLICE_GROUP_ENTRY_0f 7570
#define VIRTUAL_SLICE_13_VIRTUAL_SLICE_GROUP_ENTRY_1f 7571
#define VIRTUAL_SLICE_13_VIRTUAL_SLICE_GROUP_ENTRY_2f 7572
#define VIRTUAL_SLICE_14_PHYSICAL_SLICE_NUMBERf 7573
#define VIRTUAL_SLICE_14_PHYSICAL_SLICE_NUMBER_ENTRY_0f 7574
#define VIRTUAL_SLICE_14_PHYSICAL_SLICE_NUMBER_ENTRY_1f 7575
#define VIRTUAL_SLICE_14_PHYSICAL_SLICE_NUMBER_ENTRY_2f 7576
#define VIRTUAL_SLICE_14_VIRTUAL_SLICE_GROUPf 7577
#define VIRTUAL_SLICE_14_VIRTUAL_SLICE_GROUP_ENTRY_0f 7578
#define VIRTUAL_SLICE_14_VIRTUAL_SLICE_GROUP_ENTRY_1f 7579
#define VIRTUAL_SLICE_14_VIRTUAL_SLICE_GROUP_ENTRY_2f 7580
#define VIRTUAL_SLICE_15_PHYSICAL_SLICE_NUMBERf 7581
#define VIRTUAL_SLICE_15_PHYSICAL_SLICE_NUMBER_ENTRY_0f 7582
#define VIRTUAL_SLICE_15_PHYSICAL_SLICE_NUMBER_ENTRY_1f 7583
#define VIRTUAL_SLICE_15_PHYSICAL_SLICE_NUMBER_ENTRY_2f 7584
#define VIRTUAL_SLICE_15_VIRTUAL_SLICE_GROUPf 7585
#define VIRTUAL_SLICE_15_VIRTUAL_SLICE_GROUP_ENTRY_0f 7586
#define VIRTUAL_SLICE_15_VIRTUAL_SLICE_GROUP_ENTRY_1f 7587
#define VIRTUAL_SLICE_15_VIRTUAL_SLICE_GROUP_ENTRY_2f 7588
#define VIRTUAL_SLICE_16_PHYSICAL_SLICE_NUMBER_ENTRY_0f 7589
#define VIRTUAL_SLICE_16_PHYSICAL_SLICE_NUMBER_ENTRY_1f 7590
#define VIRTUAL_SLICE_16_PHYSICAL_SLICE_NUMBER_ENTRY_2f 7591
#define VIRTUAL_SLICE_16_VIRTUAL_SLICE_GROUP_ENTRY_0f 7592
#define VIRTUAL_SLICE_16_VIRTUAL_SLICE_GROUP_ENTRY_1f 7593
#define VIRTUAL_SLICE_16_VIRTUAL_SLICE_GROUP_ENTRY_2f 7594
#define VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBERf 7595
#define VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBER_ENTRY_0f 7596
#define VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBER_ENTRY_1f 7597
#define VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBER_ENTRY_2f 7598
#define VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUPf 7599
#define VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUP_ENTRY_0f 7600
#define VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUP_ENTRY_1f 7601
#define VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUP_ENTRY_2f 7602
#define VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBERf 7603
#define VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBER_ENTRY_0f 7604
#define VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBER_ENTRY_1f 7605
#define VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBER_ENTRY_2f 7606
#define VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUPf 7607
#define VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUP_ENTRY_0f 7608
#define VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUP_ENTRY_1f 7609
#define VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUP_ENTRY_2f 7610
#define VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBERf 7611
#define VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBER_ENTRY_0f 7612
#define VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBER_ENTRY_1f 7613
#define VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBER_ENTRY_2f 7614
#define VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUPf 7615
#define VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUP_ENTRY_0f 7616
#define VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUP_ENTRY_1f 7617
#define VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUP_ENTRY_2f 7618
#define VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBERf 7619
#define VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBER_ENTRY_0f 7620
#define VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBER_ENTRY_1f 7621
#define VIRTUAL_SLICE_4_PHYSICAL_SLICE_NUMBER_ENTRY_2f 7622
#define VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUPf 7623
#define VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUP_ENTRY_0f 7624
#define VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUP_ENTRY_1f 7625
#define VIRTUAL_SLICE_4_VIRTUAL_SLICE_GROUP_ENTRY_2f 7626
#define VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBERf 7627
#define VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBER_ENTRY_0f 7628
#define VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBER_ENTRY_1f 7629
#define VIRTUAL_SLICE_5_PHYSICAL_SLICE_NUMBER_ENTRY_2f 7630
#define VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUPf 7631
#define VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUP_ENTRY_0f 7632
#define VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUP_ENTRY_1f 7633
#define VIRTUAL_SLICE_5_VIRTUAL_SLICE_GROUP_ENTRY_2f 7634
#define VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBERf 7635
#define VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBER_ENTRY_0f 7636
#define VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBER_ENTRY_1f 7637
#define VIRTUAL_SLICE_6_PHYSICAL_SLICE_NUMBER_ENTRY_2f 7638
#define VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUPf 7639
#define VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUP_ENTRY_0f 7640
#define VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUP_ENTRY_1f 7641
#define VIRTUAL_SLICE_6_VIRTUAL_SLICE_GROUP_ENTRY_2f 7642
#define VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBERf 7643
#define VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBER_ENTRY_0f 7644
#define VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBER_ENTRY_1f 7645
#define VIRTUAL_SLICE_7_PHYSICAL_SLICE_NUMBER_ENTRY_2f 7646
#define VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUPf 7647
#define VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUP_ENTRY_0f 7648
#define VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUP_ENTRY_1f 7649
#define VIRTUAL_SLICE_7_VIRTUAL_SLICE_GROUP_ENTRY_2f 7650
#define VIRTUAL_SLICE_8_PHYSICAL_SLICE_NUMBERf 7651
#define VIRTUAL_SLICE_8_PHYSICAL_SLICE_NUMBER_ENTRY_0f 7652
#define VIRTUAL_SLICE_8_PHYSICAL_SLICE_NUMBER_ENTRY_1f 7653
#define VIRTUAL_SLICE_8_PHYSICAL_SLICE_NUMBER_ENTRY_2f 7654
#define VIRTUAL_SLICE_8_VIRTUAL_SLICE_GROUPf 7655
#define VIRTUAL_SLICE_8_VIRTUAL_SLICE_GROUP_ENTRY_0f 7656
#define VIRTUAL_SLICE_8_VIRTUAL_SLICE_GROUP_ENTRY_1f 7657
#define VIRTUAL_SLICE_8_VIRTUAL_SLICE_GROUP_ENTRY_2f 7658
#define VIRTUAL_SLICE_9_PHYSICAL_SLICE_NUMBERf 7659
#define VIRTUAL_SLICE_9_PHYSICAL_SLICE_NUMBER_ENTRY_0f 7660
#define VIRTUAL_SLICE_9_PHYSICAL_SLICE_NUMBER_ENTRY_1f 7661
#define VIRTUAL_SLICE_9_PHYSICAL_SLICE_NUMBER_ENTRY_2f 7662
#define VIRTUAL_SLICE_9_VIRTUAL_SLICE_GROUPf 7663
#define VIRTUAL_SLICE_9_VIRTUAL_SLICE_GROUP_ENTRY_0f 7664
#define VIRTUAL_SLICE_9_VIRTUAL_SLICE_GROUP_ENTRY_1f 7665
#define VIRTUAL_SLICE_9_VIRTUAL_SLICE_GROUP_ENTRY_2f 7666
#define VLANf 7667
#define VLANDRf 7668
#define VLANIDf 7669
#define VLAN_BLOCK_ENf 7670
#define VLAN_CC_OR_PBTf 7671
#define VLAN_CHECK_ENf 7672
#define VLAN_CLASS_IDf 7673
#define VLAN_COSf 7674
#define VLAN_COS_MAP_TMf 7675
#define VLAN_COS_MAP_WWf 7676
#define VLAN_FWD_STATEf 7677
#define VLAN_FWD_STATE0f 7678
#define VLAN_FWD_STATE1f 7679
#define VLAN_FWD_STATE2f 7680
#define VLAN_FWD_STATE3f 7681
#define VLAN_FWD_STATE4f 7682
#define VLAN_FWD_STATE5f 7683
#define VLAN_FWD_STATE6f 7684
#define VLAN_FWD_STATE7f 7685
#define VLAN_IDf 7686
#define VLAN_ID_0f 7687
#define VLAN_ID_1f 7688
#define VLAN_ID_2f 7689
#define VLAN_ID_3f 7690
#define VLAN_ID_BIT12f 7691
#define VLAN_ID_MASKf 7692
#define VLAN_ID_SHADOWf 7693
#define VLAN_ID_UNUSED_0f 7694
#define VLAN_ID_UNUSED_1f 7695
#define VLAN_INTRf 7696
#define VLAN_MAC_OR_XLATE_INTRf 7697
#define VLAN_MATCHf 7698
#define VLAN_MAX0f 7699
#define VLAN_MAX1f 7700
#define VLAN_MAX2f 7701
#define VLAN_MAX3f 7702
#define VLAN_MAX4f 7703
#define VLAN_MAX5f 7704
#define VLAN_MAX_0f 7705
#define VLAN_MAX_1f 7706
#define VLAN_MAX_2f 7707
#define VLAN_MAX_3f 7708
#define VLAN_MAX_4f 7709
#define VLAN_MAX_5f 7710
#define VLAN_MAX_6f 7711
#define VLAN_MAX_7f 7712
#define VLAN_MEMBER_TMf 7713
#define VLAN_MEMBER_WWf 7714
#define VLAN_MIN0f 7715
#define VLAN_MIN1f 7716
#define VLAN_MIN2f 7717
#define VLAN_MIN3f 7718
#define VLAN_MIN4f 7719
#define VLAN_MIN5f 7720
#define VLAN_MIN_0f 7721
#define VLAN_MIN_1f 7722
#define VLAN_MIN_2f 7723
#define VLAN_MIN_3f 7724
#define VLAN_MIN_4f 7725
#define VLAN_MIN_5f 7726
#define VLAN_MIN_6f 7727
#define VLAN_MIN_7f 7728
#define VLAN_OR_VFI_MAC_COUNT_TMf 7729
#define VLAN_OR_VFI_MAC_LIMIT_TMf 7730
#define VLAN_OVERLAY_ENABLEf 7731
#define VLAN_PADf 7732
#define VLAN_PAR_ERRf 7733
#define VLAN_PRECEDENCEf 7734
#define VLAN_PROFILE_PTRf 7735
#define VLAN_RANGE_IDXf 7736
#define VLAN_RANGE_INDEXf 7737
#define VLAN_RANGE_TMf 7738
#define VLAN_STG_TMf 7739
#define VLAN_STG_WWf 7740
#define VLAN_TABLE_INTRf 7741
#define VLAN_TAGf 7742
#define VLAN_XLATE_INTRf 7743
#define VLAN_XLATE_TMf 7744
#define VLAN_XLATE_WWf 7745
#define VLDf 7746
#define VLIDf 7747
#define VLPADf 7748
#define VPGf 7749
#define VPG_1f 7750
#define VPG_TYPEf 7751
#define VPG_TYPE_1f 7752
#define VPLSINDEXf 7753
#define VPLSINDEXTYPEf 7754
#define VPLS_BITMAP_M0f 7755
#define VPLS_BITMAP_M1f 7756
#define VPLS_TABLE_ERRf 7757
#define VPTAGf 7758
#define VRFf 7759
#define VRF_HIf 7760
#define VRF_IDf 7761
#define VRF_ID_0f 7762
#define VRF_ID_1f 7763
#define VRF_ID_2f 7764
#define VRF_ID_3f 7765
#define VRF_ID_MASKf 7766
#define VRF_ID_MASK0f 7767
#define VRF_ID_MASK1f 7768
#define VRF_LOf 7769
#define VRF_OVERLAY_MODEf 7770
#define VRF_PORT_ENABLEf 7771
#define VRF_VFIf 7772
#define VTH_CTRLf 7773
#define VT_ENABLEf 7774
#define VT_KEY_TYPEf 7775
#define VT_KEY_TYPE_2f 7776
#define VT_KEY_TYPE_2_USE_GLPf 7777
#define VT_KEY_TYPE_USE_GLPf 7778
#define VT_MISS_DROPf 7779
#define VT_MISS_UNTAGf 7780
#define VT_MISS_UT_DROPf 7781
#define VT_PORT_GROUP_IDf 7782
#define VXLT_MISSf 7783
#define VXLT_PAR_ERRf 7784
#define W2R_NOPSf 7785
#define WAIT_FOR_5_EP_CELLSf 7786
#define WAN_MODEf 7787
#define WATCHDOG_FREQ_DISf 7788
#define WD72_IPf 7789
#define WDAT36_RMWf 7790
#define WDMFf 7791
#define WDMRf 7792
#define WDOEBFf 7793
#define WDOEBRf 7794
#define WDRR_CREDITf 7795
#define WDRR_RESIDUEf 7796
#define WDRR_RESIDUE_SIGNf 7797
#define WEIGHTf 7798
#define WFQ_PRIOS_MAX_BW_MASKf 7799
#define WFQ_PRIOS_MIN_BW_MASKf 7800
#define WFQ_SP_MASKf 7801
#define WGTf 7802
#define WM72_IPf 7803
#define WORD0f 7804
#define WORD1f 7805
#define WORD2f 7806
#define WORD3f 7807
#define WPf 7808
#define WRAP_ENf 7809
#define WRDATAQ_EMPTYf 7810
#define WRDATAQ_FULLf 7811
#define WRDATAQ_POP_ERRORf 7812
#define WRDATAQ_POP_STATE_0f 7813
#define WRDATAQ_POP_STATE_1f 7814
#define WRDATAQ_POP_STATE_2f 7815
#define WRDATAQ_POP_STATE_3f 7816
#define WRDATAQ_PUSH_ERRORf 7817
#define WRDATAQ_READ_FLAGSf 7818
#define WRDATAQ_READ_PTRf 7819
#define WRDATAQ_WRITE_FLAGSf 7820
#define WRDATAQ_WRITE_PTRf 7821
#define WRDM72_INST_OPCf 7822
#define WRED_AVG_QSIZEf 7823
#define WRED_PAR_ERRf 7824
#define WRED_PAR_ERR_ENf 7825
#define WRITE1CLR_DATAf 7826
#define WRITECOMPf 7827
#define WRITE_FIFO_EMPTYf 7828
#define WRITE_FIFO_FULLf 7829
#define WRITE_FIFO_POP_ERRORf 7830
#define WRITE_FIFO_PUSH_ERRORf 7831
#define WRPTRf 7832
#define WRPTRWRAPf 7833
#define WRP_BUSYf 7834
#define WRP_CONTINUE_TO_FAILf 7835
#define WRP_DATA_READYf 7836
#define WRP_DOUTf 7837
#define WRP_FAILf 7838
#define WRP_PBYPf 7839
#define WRP_PCOUNTf 7840
#define WRP_PROG_SELf 7841
#define WRP_SADBYPf 7842
#define WRP_TIME_MARGINf 7843
#define WRP_VSELf 7844
#define WRRD_EQ_FLAGf 7845
#define WRRD_FIFO_EQ_RSTf 7846
#define WR_BRST_ENf 7847
#define WR_DATAf 7848
#define WR_DATA_OR_REPL_DEL_BMf 7849
#define WR_PTRf 7850
#define WTIMEf 7851
#define WWf 7852
#define XAUI1_LANE_MODEf 7853
#define XAUI_1000BASEX_MODEf 7854
#define XGPLL_BYPASS_CLK156f 7855
#define XGPLL_BYPASS_CMLf 7856
#define XGPLL_BYPASS_CMOSf 7857
#define XGPLL_CONTROL_PWRDNf 7858
#define XGPLL_CONTROL_PWRDN_INDEXf 7859
#define XGPLL_EN125f 7860
#define XGPLL_STATUSf 7861
#define XGPORT_MODE_BITSf 7862
#define XGXS0_AUTONEG_COMPLETEf 7863
#define XGXS0_DUPLEX_STATUSf 7864
#define XGXS0_FIBER_RXACTf 7865
#define XGXS0_FIBER_TXACTf 7866
#define XGXS0_LINKf 7867
#define XGXS0_LINK10Gf 7868
#define XGXS0_LINK_STATUSf 7869
#define XGXS0_SGMIIf 7870
#define XGXS0_SPEED1000f 7871
#define XGXS0_SPEED10000f 7872
#define XGXS0_SPEED10000_CX4f 7873
#define XGXS0_SPEED12000f 7874
#define XGXS0_SPEED12500f 7875
#define XGXS0_SPEED13000f 7876
#define XGXS0_SPEED15000f 7877
#define XGXS0_SPEED16000f 7878
#define XGXS0_SPEED20000f 7879
#define XGXS0_SPEED21000f 7880
#define XGXS0_SPEED2500f 7881
#define XGXS0_SPEED5000f 7882
#define XGXS0_SPEED5000_SINGLEf 7883
#define XGXS0_SPEED6000f 7884
#define XGXS0_SPEED6364_SINGLEf 7885
#define XGXS0_SPEED_10f 7886
#define XGXS0_SPEED_100f 7887
#define XGXS0_TICKf 7888
#define XG_PKTBUF_DELAYf 7889
#define XG_PKTBUF_READ_PROTECT_DISABLEf 7890
#define XG_PLL2_RST_Lf 7891
#define XMODEf 7892
#define XOFFf 7893
#define XOFF_0_VALf 7894
#define XOFF_1_VALf 7895
#define XOFF_2_VALf 7896
#define XOFF_3_VALf 7897
#define XOFF_4_VALf 7898
#define XOFF_5_VALf 7899
#define XOFF_6_VALf 7900
#define XOFF_7_VALf 7901
#define XOFF_REFRESH_TIMEf 7902
#define XOFF_TIMEOUT_VALUEf 7903
#define XOFF_VALf 7904
#define XONf 7905
#define XPAUSE_ENf 7906
#define XPAUSE_RX_ENf 7907
#define XPAUSE_TX_ENf 7908
#define XPORT0f 7909
#define XPORT1f 7910
#define XPORT2f 7911
#define XPORT24_SEND_E2E_HOLf 7912
#define XPORT24_SEND_E2E_IBPf 7913
#define XPORT25_SEND_E2E_HOLf 7914
#define XPORT25_SEND_E2E_IBPf 7915
#define XPORT26_SEND_E2E_HOLf 7916
#define XPORT26_SEND_E2E_IBPf 7917
#define XPORT27_SEND_E2E_HOLf 7918
#define XPORT27_SEND_E2E_IBPf 7919
#define XPORT3f 7920
#define XPORT4f 7921
#define XPORT5f 7922
#define XPORT6f 7923
#define XPORT7f 7924
#define XPORT_ENf 7925
#define XPORT_MODE_BITSf 7926
#define XPORT_THRESHOLDf 7927
#define XQ0f 7928
#define XQ0_DATAf 7929
#define XQ0_PARITYf 7930
#define XQ1f 7931
#define XQ10f 7932
#define XQ11f 7933
#define XQ12f 7934
#define XQ13f 7935
#define XQ14f 7936
#define XQ15f 7937
#define XQ16f 7938
#define XQ17f 7939
#define XQ18f 7940
#define XQ19f 7941
#define XQ1_DATAf 7942
#define XQ1_PARITYf 7943
#define XQ2f 7944
#define XQ20f 7945
#define XQ21f 7946
#define XQ22f 7947
#define XQ23f 7948
#define XQ24f 7949
#define XQ25f 7950
#define XQ26f 7951
#define XQ27f 7952
#define XQ28f 7953
#define XQ29f 7954
#define XQ2_DATAf 7955
#define XQ2_PARITYf 7956
#define XQ3f 7957
#define XQ30f 7958
#define XQ31f 7959
#define XQ4f 7960
#define XQ5f 7961
#define XQ6f 7962
#define XQ7f 7963
#define XQ8f 7964
#define XQ9f 7965
#define XQMBISTDONEf 7966
#define XQMBISTENf 7967
#define XQMBISTGOf 7968
#define XQMINENTRYf 7969
#define XQPARITYERRORf 7970
#define XQPARITYERRORINTMASKf 7971
#define XQPARITYERRORPBMf 7972
#define XQPARITYERRORPBM_HIf 7973
#define XQPARITYERRORPKTPTRf 7974
#define XQPARITYERRORPTRf 7975
#define XQPARITYERRORTYPEf 7976
#define XQREDLIMITf 7977
#define XQSETLIMITf 7978
#define XQYELLIMITf 7979
#define XQ_COSf 7980
#define XQ_CPU_COSf 7981
#define XQ_DONEf 7982
#define XQ_ERRf 7983
#define XQ_MARGINf 7984
#define XQ_PARITY_ERRf 7985
#define XQ_PEf 7986
#define XQ_PE_CLRf 7987
#define XQ_PE_ENf 7988
#define XQ_RDYf 7989
#define YEARf 7990
#define YELLOW_DROPENDPOINTf 7991
#define YELLOW_DROPSTARTPOINTf 7992
#define YELLOW_MAXDROPRATEf 7993
#define YP_CHANGE_DOT1Pf 7994
#define YP_CHANGE_DSCPf 7995
#define YP_CHANGE_PRIORITYf 7996
#define YP_COPYTOCPUf 7997
#define YP_COPY_TO_CPUf 7998
#define YP_DROPf 7999
#define YP_DROP_PRECEDENCEf 8000
#define YP_DSCPf 8001
#define YP_NEWPRIf 8002
#define YP_NEW_DOT1Pf 8003
#define YP_NEW_DSCPf 8004
#define Y_CHANGE_COS_OR_INT_PRIf 8005
#define Y_CHANGE_DOT1Pf 8006
#define Y_CHANGE_DSCPf 8007
#define Y_CHANGE_ECNf 8008
#define Y_CHANGE_INNER_CFIf 8009
#define Y_CHANGE_OUTER_CFIf 8010
#define Y_CHANGE_PKT_PRIf 8011
#define Y_COPY_TO_CPUf 8012
#define Y_COS_INT_PRIf 8013
#define Y_DROPf 8014
#define Y_DROP_PRECEDENCEf 8015
#define Y_NEW_DOT1Pf 8016
#define Y_NEW_DSCPf 8017
#define Y_NEW_INNER_CFIf 8018
#define Y_NEW_INNER_PRIf 8019
#define Y_NEW_OUTER_CFIf 8020
#define Y_NEW_PKT_PRIf 8021
#define Y_REPLACE_INNER_PRIf 8022
#define NUM_SOC_FIELD 8023

/* Some basic definitions */
#define SOC_BLOCK_MSB_BP                30
#define SOC_BLOCK_BP                    20
#define SOC_MEMOFS_BP                   16
#define SOC_REGIDX_BP                   12

/* Maximum values across all chips */
#define SOC_NUM_SUPPORTED_CHIPS         34
#define SOC_MAX_NUM_COS                 48

/* defaults until maximized below */
#define SOC_MAX_NUM_BLKS                0	/* max 16 */
#define SOC_MAX_NUM_PORTS               0	/* max 57 */
#define SOC_MAX_MEM_BYTES               0	/* max 85 */

#ifdef	BCM_5600_C0
#if	7 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                7
#endif
#if	28 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               28
#endif
#if	72 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               72
#endif
#endif	/* BCM_5600_C0 */

#ifdef	BCM_5680_B0
#if	10 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                10
#endif
#if	28 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               28
#endif
#if	72 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               72
#endif
#endif	/* BCM_5680_B0 */

#ifdef	BCM_5605_A0
#if	7 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                7
#endif
#if	28 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               28
#endif
#if	76 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               76
#endif
#endif	/* BCM_5605_A0 */

#ifdef	BCM_5615_A0
#if	7 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                7
#endif
#if	28 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               28
#endif
#if	76 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               76
#endif
#endif	/* BCM_5615_A0 */

#ifdef	BCM_5690_A0
#if	16 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                16
#endif
#if	14 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               14
#endif
#if	48 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               48
#endif
#endif	/* BCM_5690_A0 */

#ifdef	BCM_5670_A0
#if	10 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                10
#endif
#if	9 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               9
#endif
#if	85 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               85
#endif
#endif	/* BCM_5670_A0 */

#ifdef	BCM_5673_A0
#if	5 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                5
#endif
#if	3 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               3
#endif
#if	48 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               48
#endif
#endif	/* BCM_5673_A0 */

#ifdef	BCM_5674_A0
#if	5 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                5
#endif
#if	3 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               3
#endif
#if	48 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               48
#endif
#endif	/* BCM_5674_A0 */

#ifdef	BCM_5665_A0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_5665_A0 */

#ifdef	BCM_5665_B0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_5665_B0 */

#ifdef	BCM_5650_C0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	57 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               57
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_5650_C0 */

#ifdef	BCM_5695_A0
#if	16 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                16
#endif
#if	14 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               14
#endif
#if	48 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               48
#endif
#endif	/* BCM_5695_A0 */

#ifdef	BCM_5675_A0
#if	10 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                10
#endif
#if	9 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               9
#endif
#if	85 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               85
#endif
#endif	/* BCM_5675_A0 */

#ifdef	BCM_56601_A0
#if	11 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                11
#endif
#if	14 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               14
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_56601_A0 */

#ifdef	BCM_56601_B0
#if	11 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                11
#endif
#if	14 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               14
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_56601_B0 */

#ifdef	BCM_56601_C0
#if	11 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                11
#endif
#if	14 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               14
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_56601_C0 */

#ifdef	BCM_56602_A0
#if	11 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                11
#endif
#if	14 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               14
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_56602_A0 */

#ifdef	BCM_56602_B0
#if	11 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                11
#endif
#if	14 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               14
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_56602_B0 */

#ifdef	BCM_56602_C0
#if	11 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                11
#endif
#if	14 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               14
#endif
#if	80 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               80
#endif
#endif	/* BCM_56602_C0 */

#ifdef	BCM_56504_A0
#if	13 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                13
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56504_A0 */

#ifdef	BCM_56504_B0
#if	13 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                13
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56504_B0 */

#ifdef	BCM_56304_B0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56304_B0 */

#ifdef	BCM_56314_A0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56314_A0 */

#ifdef	BCM_56102_A0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56102_A0 */

#ifdef	BCM_56112_A0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56112_A0 */

#ifdef	BCM_56800_A0
#if	6 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                6
#endif
#if	21 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               21
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56800_A0 */

#ifdef	BCM_56218_A0
#if	12 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                12
#endif
#if	54 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               54
#endif
#if	47 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               47
#endif
#endif	/* BCM_56218_A0 */

#ifdef	BCM_56514_A0
#if	13 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                13
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	53 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               53
#endif
#endif	/* BCM_56514_A0 */

#ifdef	BCM_56624_A0
#if	15 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                15
#endif
#if	54 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               54
#endif
#if	72 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               72
#endif
#endif	/* BCM_56624_A0 */

#ifdef	BCM_56680_A0
#if	14 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                14
#endif
#if	48 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               48
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56680_A0 */

#ifdef	BCM_56224_A0
#if	10 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                10
#endif
#if	30 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               30
#endif
#if	53 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               53
#endif
#endif	/* BCM_56224_A0 */

#ifdef	BCM_56224_B0
#if	10 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                10
#endif
#if	30 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               30
#endif
#if	53 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               53
#endif
#endif	/* BCM_56224_B0 */

#ifdef	BCM_56820_A0
#if	7 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                7
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56820_A0 */

#ifdef	BCM_56725_A0
#if	7 > SOC_MAX_NUM_BLKS
#undef  SOC_MAX_NUM_BLKS
#define SOC_MAX_NUM_BLKS                7
#endif
#if	29 > SOC_MAX_NUM_PORTS
#undef  SOC_MAX_NUM_PORTS
#define SOC_MAX_NUM_PORTS               29
#endif
#if	64 > SOC_MAX_MEM_BYTES
#undef  SOC_MAX_MEM_BYTES
#define SOC_MAX_MEM_BYTES               64
#endif
#endif	/* BCM_56725_A0 */

#define SOC_MAX_REG_FIELD_BITS          54
#define SOC_MAX_MEM_FIELD_BITS          640
#if	SOC_MAX_REG_FIELD_BITS > SOC_MAX_MEM_FIELD_BITS
#define SOC_MAX_FIELD_BITS              SOC_MAX_REG_FIELD_BITS
#else
#define SOC_MAX_FIELD_BITS              SOC_MAX_MEM_FIELD_BITS
#endif
#define SOC_MAX_MEM_WORDS               BYTES2WORDS(SOC_MAX_MEM_BYTES)
#define SOC_MAX_REG_FIELD_WORDS         BITS2WORDS(SOC_MAX_REG_FIELD_BITS)
#define SOC_MAX_MEM_FIELD_WORDS         BITS2WORDS(SOC_MAX_MEM_FIELD_BITS)
#define SOC_MAX_FIELD_WORDS             BITS2WORDS(SOC_MAX_FIELD_BITS)

#endif	/* !_SOC_ALLENUM_H */
