#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Oct 14 12:46:45 2021
# Process ID: 8328
# Current directory: D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/DECODE_EXECUTE.runs/synth_1
# Command line: vivado.exe -log Decode_And_Execute_tb.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Decode_And_Execute_tb.tcl
# Log file: D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/DECODE_EXECUTE.runs/synth_1/Decode_And_Execute_tb.vds
# Journal file: D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/DECODE_EXECUTE.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Decode_And_Execute_tb.tcl -notrace
Command: synth_design -top Decode_And_Execute_tb -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4604
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1014.965 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Decode_And_Execute_tb' [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/DECODE_EXECUTE.srcs/sources_1/new/Lab2_TeamX_Decode_And_Execute_4bit_t.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decode_And_Execute' [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:3]
INFO: [Synth 8-6157] synthesizing module 'ADD' [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:91]
INFO: [Synth 8-6157] synthesizing module 'H_ADDER' [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:111]
INFO: [Synth 8-6157] synthesizing module 'XOR' [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:261]
INFO: [Synth 8-6157] synthesizing module 'NOT' [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:293]
INFO: [Synth 8-6157] synthesizing module 'Universal_Gate' [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/DECODE_EXECUTE.srcs/sources_1/new/Universal_Gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Universal_Gate' (1#1) [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/DECODE_EXECUTE.srcs/sources_1/new/Universal_Gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'NOT' (2#1) [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:293]
INFO: [Synth 8-6157] synthesizing module 'AND' [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:284]
INFO: [Synth 8-6155] done synthesizing module 'AND' (3#1) [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:284]
INFO: [Synth 8-6157] synthesizing module 'OR' [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:272]
INFO: [Synth 8-6155] done synthesizing module 'OR' (4#1) [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:272]
INFO: [Synth 8-6155] done synthesizing module 'XOR' (5#1) [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:261]
INFO: [Synth 8-6155] done synthesizing module 'H_ADDER' (6#1) [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:111]
INFO: [Synth 8-6157] synthesizing module 'F_ADDER' [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:102]
INFO: [Synth 8-6155] done synthesizing module 'F_ADDER' (7#1) [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:102]
INFO: [Synth 8-6155] done synthesizing module 'ADD' (8#1) [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:91]
INFO: [Synth 8-6157] synthesizing module 'SUB' [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:119]
INFO: [Synth 8-6155] done synthesizing module 'SUB' (9#1) [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:119]
INFO: [Synth 8-6157] synthesizing module 'BITWISE_AND' [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:135]
INFO: [Synth 8-6155] done synthesizing module 'BITWISE_AND' (10#1) [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:135]
INFO: [Synth 8-6157] synthesizing module 'BITWISE_OR' [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:145]
INFO: [Synth 8-6155] done synthesizing module 'BITWISE_OR' (11#1) [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:145]
INFO: [Synth 8-6157] synthesizing module 'LEFT_SHIFT' [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:155]
INFO: [Synth 8-6155] done synthesizing module 'LEFT_SHIFT' (12#1) [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:155]
INFO: [Synth 8-6157] synthesizing module 'RIGHT_SHIFT' [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:166]
INFO: [Synth 8-6155] done synthesizing module 'RIGHT_SHIFT' (13#1) [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:166]
INFO: [Synth 8-6157] synthesizing module 'COMPARE_EQ' [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:177]
INFO: [Synth 8-6157] synthesizing module 'XNOR' [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:250]
INFO: [Synth 8-6155] done synthesizing module 'XNOR' (14#1) [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:250]
INFO: [Synth 8-6155] done synthesizing module 'COMPARE_EQ' (15#1) [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:177]
INFO: [Synth 8-6157] synthesizing module 'COMPARE_GT' [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:195]
INFO: [Synth 8-6155] done synthesizing module 'COMPARE_GT' (16#1) [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:195]
INFO: [Synth 8-6157] synthesizing module 'SELECT' [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:66]
INFO: [Synth 8-6155] done synthesizing module 'SELECT' (17#1) [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:66]
INFO: [Synth 8-6155] done synthesizing module 'Decode_And_Execute' (18#1) [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Decode_And_Execute_tb' (19#1) [D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/DECODE_EXECUTE.srcs/sources_1/new/Lab2_TeamX_Decode_And_Execute_4bit_t.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.965 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.965 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'test/func7/not1' (NOT) to 'test/func7/not2'
INFO: [Synth 8-223] decloning instance 'test/func7/not1' (NOT) to 'test/func7/not3'
INFO: [Synth 8-223] decloning instance 'test/func8/not11' (NOT) to 'test/func8/not22'
INFO: [Synth 8-223] decloning instance 'test/func8/not11' (NOT) to 'test/func8/not33'
INFO: [Synth 8-223] decloning instance 'test/func8/a21' (AND) to 'test/func8/a31'
INFO: [Synth 8-223] decloning instance 'test/a_s_11' (AND) to 'test/a_s_51'
INFO: [Synth 8-223] decloning instance 'test/a_s_21' (AND) to 'test/a_s_61'
INFO: [Synth 8-223] decloning instance 'test/a_s_31' (AND) to 'test/a_s_71'
INFO: [Synth 8-223] decloning instance 'test/a_s_41' (AND) to 'test/a_s_81'
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.965 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1014.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1014.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1014.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1014.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1014.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1014.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1014.965 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1014.965 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1014.965 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.965 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1014.965 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/DECODE_EXECUTE.runs/synth_1/Decode_And_Execute_tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Decode_And_Execute_tb_utilization_synth.rpt -pb Decode_And_Execute_tb_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 14 12:47:05 2021...
