
nock_box.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000b7c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000aa  00800060  00000b7c  00000c10  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000019f  0080010a  0080010a  00000cba  2**0
                  ALLOC
  3 .stab         00000948  00000000  00000000  00000cbc  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000001b0  00000000  00000000  00001604  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000000e0  00000000  00000000  000017b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000440  00000000  00000000  00001894  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000017e1  00000000  00000000  00001cd4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000a4b  00000000  00000000  000034b5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000012f5  00000000  00000000  00003f00  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000350  00000000  00000000  000051f8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000007bf  00000000  00000000  00005548  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000c62  00000000  00000000  00005d07  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_pubtypes 0000015d  00000000  00000000  00006969  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000030  00000000  00000000  00006ac6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	12 c0       	rjmp	.+36     	; 0x26 <__ctors_end>
   2:	2c c0       	rjmp	.+88     	; 0x5c <__bad_interrupt>
   4:	2b c0       	rjmp	.+86     	; 0x5c <__bad_interrupt>
   6:	2a c0       	rjmp	.+84     	; 0x5c <__bad_interrupt>
   8:	29 c0       	rjmp	.+82     	; 0x5c <__bad_interrupt>
   a:	28 c0       	rjmp	.+80     	; 0x5c <__bad_interrupt>
   c:	27 c0       	rjmp	.+78     	; 0x5c <__bad_interrupt>
   e:	26 c0       	rjmp	.+76     	; 0x5c <__bad_interrupt>
  10:	e6 c2       	rjmp	.+1484   	; 0x5de <__vector_8>
  12:	24 c0       	rjmp	.+72     	; 0x5c <__bad_interrupt>
  14:	23 c0       	rjmp	.+70     	; 0x5c <__bad_interrupt>
  16:	82 c3       	rjmp	.+1796   	; 0x71c <__vector_11>
  18:	21 c0       	rjmp	.+66     	; 0x5c <__bad_interrupt>
  1a:	20 c0       	rjmp	.+64     	; 0x5c <__bad_interrupt>
  1c:	1f c0       	rjmp	.+62     	; 0x5c <__bad_interrupt>
  1e:	1e c0       	rjmp	.+60     	; 0x5c <__bad_interrupt>
  20:	1d c0       	rjmp	.+58     	; 0x5c <__bad_interrupt>
  22:	1c c0       	rjmp	.+56     	; 0x5c <__bad_interrupt>
  24:	1b c0       	rjmp	.+54     	; 0x5c <__bad_interrupt>

00000026 <__ctors_end>:
  26:	11 24       	eor	r1, r1
  28:	1f be       	out	0x3f, r1	; 63
  2a:	cf e5       	ldi	r28, 0x5F	; 95
  2c:	d4 e0       	ldi	r29, 0x04	; 4
  2e:	de bf       	out	0x3e, r29	; 62
  30:	cd bf       	out	0x3d, r28	; 61

00000032 <__do_copy_data>:
  32:	11 e0       	ldi	r17, 0x01	; 1
  34:	a0 e6       	ldi	r26, 0x60	; 96
  36:	b0 e0       	ldi	r27, 0x00	; 0
  38:	ec e7       	ldi	r30, 0x7C	; 124
  3a:	fb e0       	ldi	r31, 0x0B	; 11
  3c:	02 c0       	rjmp	.+4      	; 0x42 <__SREG__+0x3>
  3e:	05 90       	lpm	r0, Z+
  40:	0d 92       	st	X+, r0
  42:	aa 30       	cpi	r26, 0x0A	; 10
  44:	b1 07       	cpc	r27, r17
  46:	d9 f7       	brne	.-10     	; 0x3e <__SP_H__>

00000048 <__do_clear_bss>:
  48:	12 e0       	ldi	r17, 0x02	; 2
  4a:	aa e0       	ldi	r26, 0x0A	; 10
  4c:	b1 e0       	ldi	r27, 0x01	; 1
  4e:	01 c0       	rjmp	.+2      	; 0x52 <.do_clear_bss_start>

00000050 <.do_clear_bss_loop>:
  50:	1d 92       	st	X+, r1

00000052 <.do_clear_bss_start>:
  52:	a9 3a       	cpi	r26, 0xA9	; 169
  54:	b1 07       	cpc	r27, r17
  56:	e1 f7       	brne	.-8      	; 0x50 <.do_clear_bss_loop>
  58:	a0 d0       	rcall	.+320    	; 0x19a <main>
  5a:	8e c5       	rjmp	.+2844   	; 0xb78 <_exit>

0000005c <__bad_interrupt>:
  5c:	d1 cf       	rjmp	.-94     	; 0x0 <__vectors>

0000005e <eepromInit>:
#include <avr/eeprom.h>

//=============================================================================
void eepromInit(){

}
  5e:	08 95       	ret

00000060 <eepromWrite>:
//=============================================================================
void eepromWrite(char * data, char len, unsigned int address){
  60:	e6 2f       	mov	r30, r22
	eeprom_write_block(data, address, len);
  62:	ba 01       	movw	r22, r20
  64:	4e 2f       	mov	r20, r30
  66:	50 e0       	ldi	r21, 0x00	; 0
  68:	71 d5       	rcall	.+2786   	; 0xb4c <__eewr_block_m8>
}
  6a:	08 95       	ret

0000006c <eepromRead>:
//=============================================================================
void eepromRead(char * buffer, char len, unsigned int address){
  6c:	e6 2f       	mov	r30, r22

	eeprom_read_block(buffer, address, len);
  6e:	ba 01       	movw	r22, r20
  70:	4e 2f       	mov	r20, r30
  72:	50 e0       	ldi	r21, 0x00	; 0
  74:	5b d5       	rcall	.+2742   	; 0xb2c <__eerd_block_m8>
}
  76:	08 95       	ret

00000078 <eepromReadToMark>:
//=============================================================================
void eepromReadToMark(char * buffer, char * len, char marker, unsigned int address){
  78:	af 92       	push	r10
  7a:	bf 92       	push	r11
  7c:	cf 92       	push	r12
  7e:	df 92       	push	r13
  80:	ef 92       	push	r14
  82:	ff 92       	push	r15
  84:	0f 93       	push	r16
  86:	1f 93       	push	r17
  88:	cf 93       	push	r28
  8a:	df 93       	push	r29
  8c:	7c 01       	movw	r14, r24
  8e:	eb 01       	movw	r28, r22
  90:	c4 2e       	mov	r12, r20
  92:	59 01       	movw	r10, r18
	char i;
	for (i = 0; i < *len; i++) {
  94:	dd 24       	eor	r13, r13
  96:	11 c0       	rjmp	.+34     	; 0xba <eepromReadToMark+0x42>
		eeprom_read_block(buffer + i, address + i, len);
  98:	6d 2d       	mov	r22, r13
  9a:	70 e0       	ldi	r23, 0x00	; 0
  9c:	87 01       	movw	r16, r14
  9e:	06 0f       	add	r16, r22
  a0:	17 1f       	adc	r17, r23
  a2:	6a 0d       	add	r22, r10
  a4:	7b 1d       	adc	r23, r11
  a6:	c8 01       	movw	r24, r16
  a8:	ae 01       	movw	r20, r28
  aa:	40 d5       	rcall	.+2688   	; 0xb2c <__eerd_block_m8>
		if (buffer[i] == marker){
  ac:	f8 01       	movw	r30, r16
  ae:	80 81       	ld	r24, Z
  b0:	d3 94       	inc	r13
  b2:	8c 15       	cp	r24, r12
  b4:	11 f4       	brne	.+4      	; 0xba <eepromReadToMark+0x42>
			*len = i + 1;
  b6:	d8 82       	st	Y, r13
			return;
  b8:	03 c0       	rjmp	.+6      	; 0xc0 <eepromReadToMark+0x48>
	eeprom_read_block(buffer, address, len);
}
//=============================================================================
void eepromReadToMark(char * buffer, char * len, char marker, unsigned int address){
	char i;
	for (i = 0; i < *len; i++) {
  ba:	88 81       	ld	r24, Y
  bc:	d8 16       	cp	r13, r24
  be:	60 f3       	brcs	.-40     	; 0x98 <eepromReadToMark+0x20>
		if (buffer[i] == marker){
			*len = i + 1;
			return;
		}
	}
}
  c0:	df 91       	pop	r29
  c2:	cf 91       	pop	r28
  c4:	1f 91       	pop	r17
  c6:	0f 91       	pop	r16
  c8:	ff 90       	pop	r15
  ca:	ef 90       	pop	r14
  cc:	df 90       	pop	r13
  ce:	cf 90       	pop	r12
  d0:	bf 90       	pop	r11
  d2:	af 90       	pop	r10
  d4:	08 95       	ret

000000d6 <ledInit>:

//=============================================================================
void ledInit(){
	char i;
	for (i  = 0; i < LEDTOTAL; i++){
		UPBIT(LEDDDRPORT, led_pins[i]);	
  d6:	41 b3       	in	r20, 0x11	; 17
  d8:	20 91 60 00 	lds	r18, 0x0060
  dc:	81 e0       	ldi	r24, 0x01	; 1
  de:	90 e0       	ldi	r25, 0x00	; 0
  e0:	bc 01       	movw	r22, r24
  e2:	02 c0       	rjmp	.+4      	; 0xe8 <ledInit+0x12>
  e4:	66 0f       	add	r22, r22
  e6:	77 1f       	adc	r23, r23
  e8:	2a 95       	dec	r18
  ea:	e2 f7       	brpl	.-8      	; 0xe4 <ledInit+0xe>
  ec:	46 2b       	or	r20, r22
  ee:	41 bb       	out	0x11, r20	; 17
		DOWNBIT(LEDPORT, led_pins[i]);	
  f0:	42 b3       	in	r20, 0x12	; 18
  f2:	20 91 60 00 	lds	r18, 0x0060
  f6:	bc 01       	movw	r22, r24
  f8:	02 c0       	rjmp	.+4      	; 0xfe <ledInit+0x28>
  fa:	66 0f       	add	r22, r22
  fc:	77 1f       	adc	r23, r23
  fe:	2a 95       	dec	r18
 100:	e2 f7       	brpl	.-8      	; 0xfa <ledInit+0x24>
 102:	9b 01       	movw	r18, r22
 104:	20 95       	com	r18
 106:	24 23       	and	r18, r20
 108:	22 bb       	out	0x12, r18	; 18

//=============================================================================
void ledInit(){
	char i;
	for (i  = 0; i < LEDTOTAL; i++){
		UPBIT(LEDDDRPORT, led_pins[i]);	
 10a:	41 b3       	in	r20, 0x11	; 17
 10c:	20 91 61 00 	lds	r18, 0x0061
 110:	bc 01       	movw	r22, r24
 112:	02 c0       	rjmp	.+4      	; 0x118 <ledInit+0x42>
 114:	66 0f       	add	r22, r22
 116:	77 1f       	adc	r23, r23
 118:	2a 95       	dec	r18
 11a:	e2 f7       	brpl	.-8      	; 0x114 <ledInit+0x3e>
 11c:	46 2b       	or	r20, r22
 11e:	41 bb       	out	0x11, r20	; 17
		DOWNBIT(LEDPORT, led_pins[i]);	
 120:	22 b3       	in	r18, 0x12	; 18
 122:	30 91 61 00 	lds	r19, 0x0061
 126:	02 c0       	rjmp	.+4      	; 0x12c <ledInit+0x56>
 128:	88 0f       	add	r24, r24
 12a:	99 1f       	adc	r25, r25
 12c:	3a 95       	dec	r19
 12e:	e2 f7       	brpl	.-8      	; 0x128 <ledInit+0x52>
 130:	80 95       	com	r24
 132:	82 23       	and	r24, r18
 134:	82 bb       	out	0x12, r24	; 18
	}
}
 136:	08 95       	ret

00000138 <ledOn>:
//=============================================================================
void ledOn(char led_name){
	UPBIT(LEDDDRPORT, led_pins[led_name]);
 138:	21 b3       	in	r18, 0x11	; 17
 13a:	e8 2f       	mov	r30, r24
 13c:	f0 e0       	ldi	r31, 0x00	; 0
 13e:	e0 5a       	subi	r30, 0xA0	; 160
 140:	ff 4f       	sbci	r31, 0xFF	; 255
 142:	30 81       	ld	r19, Z
 144:	81 e0       	ldi	r24, 0x01	; 1
 146:	90 e0       	ldi	r25, 0x00	; 0
 148:	02 c0       	rjmp	.+4      	; 0x14e <ledOn+0x16>
 14a:	88 0f       	add	r24, r24
 14c:	99 1f       	adc	r25, r25
 14e:	3a 95       	dec	r19
 150:	e2 f7       	brpl	.-8      	; 0x14a <ledOn+0x12>
 152:	28 2b       	or	r18, r24
 154:	21 bb       	out	0x11, r18	; 17
}
 156:	08 95       	ret

00000158 <ledOff>:
//=============================================================================
void ledOff(char led_name){
	DOWNBIT(LEDDDRPORT, led_pins[led_name]);
 158:	21 b3       	in	r18, 0x11	; 17
 15a:	e8 2f       	mov	r30, r24
 15c:	f0 e0       	ldi	r31, 0x00	; 0
 15e:	e0 5a       	subi	r30, 0xA0	; 160
 160:	ff 4f       	sbci	r31, 0xFF	; 255
 162:	30 81       	ld	r19, Z
 164:	81 e0       	ldi	r24, 0x01	; 1
 166:	90 e0       	ldi	r25, 0x00	; 0
 168:	02 c0       	rjmp	.+4      	; 0x16e <ledOff+0x16>
 16a:	88 0f       	add	r24, r24
 16c:	99 1f       	adc	r25, r25
 16e:	3a 95       	dec	r19
 170:	e2 f7       	brpl	.-8      	; 0x16a <ledOff+0x12>
 172:	80 95       	com	r24
 174:	82 23       	and	r24, r18
 176:	81 bb       	out	0x11, r24	; 17
}//=============================================================================
 178:	08 95       	ret

0000017a <ledTaggle>:
void ledTaggle(char led_name){
	INVBIT(LEDDDRPORT, led_pins[led_name]);
 17a:	21 b3       	in	r18, 0x11	; 17
 17c:	e8 2f       	mov	r30, r24
 17e:	f0 e0       	ldi	r31, 0x00	; 0
 180:	e0 5a       	subi	r30, 0xA0	; 160
 182:	ff 4f       	sbci	r31, 0xFF	; 255
 184:	30 81       	ld	r19, Z
 186:	81 e0       	ldi	r24, 0x01	; 1
 188:	90 e0       	ldi	r25, 0x00	; 0
 18a:	02 c0       	rjmp	.+4      	; 0x190 <ledTaggle+0x16>
 18c:	88 0f       	add	r24, r24
 18e:	99 1f       	adc	r25, r25
 190:	3a 95       	dec	r19
 192:	e2 f7       	brpl	.-8      	; 0x18c <ledTaggle+0x12>
 194:	28 27       	eor	r18, r24
 196:	21 bb       	out	0x11, r18	; 17
}//=============================================================================
 198:	08 95       	ret

0000019a <main>:
#endif

void initMyExtIRQ();

int main(void)
{
 19a:	1f 93       	push	r17
	eepromInit();
 19c:	60 df       	rcall	.-320    	; 0x5e <eepromInit>
	timerInit();
 19e:	09 d2       	rcall	.+1042   	; 0x5b2 <timerInit>



	#ifdef LOGG
	loggerInit();
 1a0:	74 d2       	rcall	.+1256   	; 0x68a <loggerInit>
	loggerWriteToMarker((LogMesT)"\r\r Starting program \r*", '*');
 1a2:	82 e6       	ldi	r24, 0x62	; 98
 1a4:	90 e0       	ldi	r25, 0x00	; 0
 1a6:	6a e2       	ldi	r22, 0x2A	; 42
 1a8:	ae d2       	rcall	.+1372   	; 0x706 <loggerWriteToMarker>
	#endif

	initNockMachine();
 1aa:	b2 d0       	rcall	.+356    	; 0x310 <initNockMachine>
	initSendMachine();
 1ac:	c8 d0       	rcall	.+400    	; 0x33e <initSendMachine>

	#ifdef LOGG
	loggerWriteToMarker((LogMesT)" start main\r*", '*');
 1ae:	89 e7       	ldi	r24, 0x79	; 121
 1b0:	90 e0       	ldi	r25, 0x00	; 0
 1b2:	6a e2       	ldi	r22, 0x2A	; 42
 1b4:	a8 d2       	rcall	.+1360   	; 0x706 <loggerWriteToMarker>
 1b6:	1a e0       	ldi	r17, 0x0A	; 10
	#endif

	for (char ff = 0; ff < 10; ff++){
					makeNock();
 1b8:	0b d0       	rcall	.+22     	; 0x1d0 <makeNock>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 1ba:	8f e4       	ldi	r24, 0x4F	; 79
 1bc:	93 ec       	ldi	r25, 0xC3	; 195
 1be:	01 97       	sbiw	r24, 0x01	; 1
 1c0:	f1 f7       	brne	.-4      	; 0x1be <main+0x24>
 1c2:	00 c0       	rjmp	.+0      	; 0x1c4 <main+0x2a>
 1c4:	00 00       	nop
 1c6:	11 50       	subi	r17, 0x01	; 1

	#ifdef LOGG
	loggerWriteToMarker((LogMesT)" start main\r*", '*');
	#endif

	for (char ff = 0; ff < 10; ff++){
 1c8:	b9 f7       	brne	.-18     	; 0x1b8 <main+0x1e>
					_delay_ms(200);
				}

    while(1)
    {
    	nockMachine_2();
 1ca:	41 d0       	rcall	.+130    	; 0x24e <nockMachine_2>
    	sendMachine_3();
 1cc:	be d0       	rcall	.+380    	; 0x34a <sendMachine_3>
 1ce:	fd cf       	rjmp	.-6      	; 0x1ca <main+0x30>

000001d0 <makeNock>:
#endif

#define DEBUG

//=============================================================================
void makeNock(){
 1d0:	8a ef       	ldi	r24, 0xFA	; 250
	for(char i = 0; i < 250; i++){
		INVBIT(PORTD, 3);
 1d2:	28 e0       	ldi	r18, 0x08	; 8
 1d4:	92 b3       	in	r25, 0x12	; 18
 1d6:	92 27       	eor	r25, r18
 1d8:	92 bb       	out	0x12, r25	; 18
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 1da:	94 e6       	ldi	r25, 0x64	; 100
 1dc:	9a 95       	dec	r25
 1de:	f1 f7       	brne	.-4      	; 0x1dc <makeNock+0xc>
 1e0:	81 50       	subi	r24, 0x01	; 1

#define DEBUG

//=============================================================================
void makeNock(){
	for(char i = 0; i < 250; i++){
 1e2:	c1 f7       	brne	.-16     	; 0x1d4 <makeNock+0x4>
		INVBIT(PORTD, 3);
		_delay_us(300);
	}
}
 1e4:	08 95       	ret

000001e6 <initGVals>:
//=============================================================================
volatile
Nock g_nocks[NOCK_G_NOCK_TOTAL_COUNT];
//=============================================================================
//inline
void initGVals(){
 1e6:	80 e0       	ldi	r24, 0x00	; 0
 1e8:	90 e0       	ldi	r25, 0x00	; 0
	loggerWriteToMarker((LogMesT)" initGVals() \r*", '*');
	#endif
	unsigned char i, j;
	// =======================================
	for (j = 0; j < NOCK_G_NOCK_TOTAL_COUNT; j++){
		g_nocks[j].count = NOCK_NO_NOCK;
 1ea:	6d e3       	ldi	r22, 0x3D	; 61
 1ec:	70 e0       	ldi	r23, 0x00	; 0
 1ee:	86 9f       	mul	r24, r22
 1f0:	a0 01       	movw	r20, r0
 1f2:	87 9f       	mul	r24, r23
 1f4:	50 0d       	add	r21, r0
 1f6:	96 9f       	mul	r25, r22
 1f8:	50 0d       	add	r21, r0
 1fa:	11 24       	eor	r1, r1
 1fc:	fa 01       	movw	r30, r20
 1fe:	e2 5b       	subi	r30, 0xB2	; 178
 200:	fe 4f       	sbci	r31, 0xFE	; 254
 202:	14 ae       	std	Z+60, r1	; 0x3c
 204:	20 e0       	ldi	r18, 0x00	; 0
 206:	30 e0       	ldi	r19, 0x00	; 0
		for (i = 0; i < NOCK_MAX_COUNT; i++){
			g_nocks[j].nock[i] = NOCK_NO_NOCK;
 208:	f9 01       	movw	r30, r18
 20a:	ee 0f       	add	r30, r30
 20c:	ff 1f       	adc	r31, r31
 20e:	e4 0f       	add	r30, r20
 210:	f5 1f       	adc	r31, r21
 212:	e2 5b       	subi	r30, 0xB2	; 178
 214:	fe 4f       	sbci	r31, 0xFE	; 254
 216:	11 82       	std	Z+1, r1	; 0x01
 218:	10 82       	st	Z, r1
 21a:	2f 5f       	subi	r18, 0xFF	; 255
 21c:	3f 4f       	sbci	r19, 0xFF	; 255
	#endif
	unsigned char i, j;
	// =======================================
	for (j = 0; j < NOCK_G_NOCK_TOTAL_COUNT; j++){
		g_nocks[j].count = NOCK_NO_NOCK;
		for (i = 0; i < NOCK_MAX_COUNT; i++){
 21e:	2e 31       	cpi	r18, 0x1E	; 30
 220:	31 05       	cpc	r19, r1
 222:	91 f7       	brne	.-28     	; 0x208 <initGVals+0x22>
 224:	01 96       	adiw	r24, 0x01	; 1
	#ifdef LOGG	
	loggerWriteToMarker((LogMesT)" initGVals() \r*", '*');
	#endif
	unsigned char i, j;
	// =======================================
	for (j = 0; j < NOCK_G_NOCK_TOTAL_COUNT; j++){
 226:	83 30       	cpi	r24, 0x03	; 3
 228:	91 05       	cpc	r25, r1
 22a:	09 f7       	brne	.-62     	; 0x1ee <initGVals+0x8>
			g_nocks[j].nock[i] = NOCK_NO_NOCK;
		}
	}
	//========================================
	for (i = 0; i < FLAG_TOTAL_COUNT; i++){
		g_flags[i] = FALSE;
 22c:	10 92 05 02 	sts	0x0205, r1
 230:	10 92 06 02 	sts	0x0206, r1
 234:	10 92 07 02 	sts	0x0207, r1
 238:	10 92 08 02 	sts	0x0208, r1
 23c:	10 92 09 02 	sts	0x0209, r1
	}
}
 240:	08 95       	ret

00000242 <changeFlag>:
//=============================================================================
void changeFlag(unsigned char name, char state){
	g_flags[(unsigned char)name] = state;
 242:	e5 e0       	ldi	r30, 0x05	; 5
 244:	f2 e0       	ldi	r31, 0x02	; 2
 246:	e8 0f       	add	r30, r24
 248:	f1 1d       	adc	r31, r1
 24a:	60 83       	st	Z, r22
}
 24c:	08 95       	ret

0000024e <nockMachine_2>:
void nockMachine_2(){
	enum {RESSET,PLAY_NOCK, TIMER_NOCK_DELAY, NEXT_LOOP, NEXT_LOOP_PAUSE};
	static char state = RESSET;
	static unsigned char nock_pos = 0;

	if (g_flags[FLAG_NEW_NOCK] == TRUE){
 24e:	80 91 07 02 	lds	r24, 0x0207
 252:	81 30       	cpi	r24, 0x01	; 1
 254:	29 f4       	brne	.+10     	; 0x260 <nockMachine_2+0x12>
		g_flags[FLAG_NEW_NOCK] = FALSE;
 256:	10 92 07 02 	sts	0x0207, r1
		state = NEXT_LOOP;
 25a:	83 e0       	ldi	r24, 0x03	; 3
 25c:	80 93 4c 01 	sts	0x014C, r24
	}



	switch (state){
 260:	80 91 4c 01 	lds	r24, 0x014C
 264:	82 30       	cpi	r24, 0x02	; 2
 266:	49 f1       	breq	.+82     	; 0x2ba <nockMachine_2+0x6c>
 268:	83 30       	cpi	r24, 0x03	; 3
 26a:	28 f4       	brcc	.+10     	; 0x276 <nockMachine_2+0x28>
 26c:	88 23       	and	r24, r24
 26e:	41 f0       	breq	.+16     	; 0x280 <nockMachine_2+0x32>
 270:	81 30       	cpi	r24, 0x01	; 1
 272:	c1 f5       	brne	.+112    	; 0x2e4 <nockMachine_2+0x96>
 274:	09 c0       	rjmp	.+18     	; 0x288 <nockMachine_2+0x3a>
 276:	83 30       	cpi	r24, 0x03	; 3
 278:	29 f1       	breq	.+74     	; 0x2c4 <nockMachine_2+0x76>
 27a:	84 30       	cpi	r24, 0x04	; 4
 27c:	99 f5       	brne	.+102    	; 0x2e4 <nockMachine_2+0x96>
 27e:	2c c0       	rjmp	.+88     	; 0x2d8 <nockMachine_2+0x8a>
		//=========================
		case RESSET:
		//=========================
			nock_pos = 0;
 280:	10 92 4b 01 	sts	0x014B, r1
			state = PLAY_NOCK;
 284:	81 e0       	ldi	r24, 0x01	; 1
 286:	25 c0       	rjmp	.+74     	; 0x2d2 <nockMachine_2+0x84>
			break;
		//=========================
		case PLAY_NOCK:
		//=========================
			if (nock_pos == g_nocks[NOCK_PATTERN].count){
 288:	80 91 4b 01 	lds	r24, 0x014B
 28c:	90 91 8a 01 	lds	r25, 0x018A
 290:	89 17       	cp	r24, r25
 292:	11 f4       	brne	.+4      	; 0x298 <nockMachine_2+0x4a>
				//makeNock();
				state = NEXT_LOOP;
 294:	83 e0       	ldi	r24, 0x03	; 3
 296:	1d c0       	rjmp	.+58     	; 0x2d2 <nockMachine_2+0x84>
				break;
			}
				
			//makeNock();
			timerSet(TIMER_NOCK, 0, g_nocks[NOCK_PATTERN].nock[nock_pos++]);
 298:	e8 2f       	mov	r30, r24
 29a:	f0 e0       	ldi	r31, 0x00	; 0
 29c:	ee 0f       	add	r30, r30
 29e:	ff 1f       	adc	r31, r31
 2a0:	e2 5b       	subi	r30, 0xB2	; 178
 2a2:	fe 4f       	sbci	r31, 0xFE	; 254
 2a4:	40 81       	ld	r20, Z
 2a6:	51 81       	ldd	r21, Z+1	; 0x01
 2a8:	8f 5f       	subi	r24, 0xFF	; 255
 2aa:	80 93 4b 01 	sts	0x014B, r24
 2ae:	80 e0       	ldi	r24, 0x00	; 0
 2b0:	60 e0       	ldi	r22, 0x00	; 0
 2b2:	70 e0       	ldi	r23, 0x00	; 0
 2b4:	4b d1       	rcall	.+662    	; 0x54c <timerSet>
			state = TIMER_NOCK_DELAY;
 2b6:	82 e0       	ldi	r24, 0x02	; 2
 2b8:	0c c0       	rjmp	.+24     	; 0x2d2 <nockMachine_2+0x84>
			break;
		//=========================
		case TIMER_NOCK_DELAY:
		//=========================
			if (timerIsElapsed(TIMER_NOCK) == TRUE){
 2ba:	80 e0       	ldi	r24, 0x00	; 0
 2bc:	58 d1       	rcall	.+688    	; 0x56e <timerIsElapsed>
 2be:	81 30       	cpi	r24, 0x01	; 1
 2c0:	89 f4       	brne	.+34     	; 0x2e4 <nockMachine_2+0x96>
 2c2:	07 c0       	rjmp	.+14     	; 0x2d2 <nockMachine_2+0x84>
			}
			break;
		//=========================
		case NEXT_LOOP:
		//=========================
			timerSet(TIMER_NOCK, 0, TIMER_VALUE_LOOP_PAUSE_DELAY);
 2c4:	80 e0       	ldi	r24, 0x00	; 0
 2c6:	60 e0       	ldi	r22, 0x00	; 0
 2c8:	70 e0       	ldi	r23, 0x00	; 0
 2ca:	48 ee       	ldi	r20, 0xE8	; 232
 2cc:	53 e0       	ldi	r21, 0x03	; 3
 2ce:	3e d1       	rcall	.+636    	; 0x54c <timerSet>
			state = NEXT_LOOP_PAUSE;
 2d0:	84 e0       	ldi	r24, 0x04	; 4
 2d2:	80 93 4c 01 	sts	0x014C, r24
			break;
 2d6:	08 95       	ret
		//=========================
		case NEXT_LOOP_PAUSE:
		//=========================
			if (timerIsElapsed(TIMER_NOCK) == TRUE){
 2d8:	80 e0       	ldi	r24, 0x00	; 0
 2da:	49 d1       	rcall	.+658    	; 0x56e <timerIsElapsed>
 2dc:	81 30       	cpi	r24, 0x01	; 1
 2de:	11 f4       	brne	.+4      	; 0x2e4 <nockMachine_2+0x96>
				state = RESSET;
 2e0:	10 92 4c 01 	sts	0x014C, r1
 2e4:	08 95       	ret

000002e6 <nockReadFromEEPROM>:
		break;
	}
}
//=======================================================================================
//inline
void nockReadFromEEPROM(Nock * nock){
 2e6:	cf 93       	push	r28
 2e8:	df 93       	push	r29
 2ea:	ec 01       	movw	r28, r24
	#ifdef LOGG
	loggerWriteToMarker((LogMesT)" in nockReadFromEEPROM\r*", '*'); 
	#endif
	eepromRead(&(nock->count), 1, EEPROM_NOCK_START_ADDRESS);
 2ec:	cc 96       	adiw	r24, 0x3c	; 60
 2ee:	61 e0       	ldi	r22, 0x01	; 1
 2f0:	4c e0       	ldi	r20, 0x0C	; 12
 2f2:	50 e0       	ldi	r21, 0x00	; 0
 2f4:	bb de       	rcall	.-650    	; 0x6c <eepromRead>


		#ifdef DEBUG
		nock->nock[0] = 150;
 2f6:	86 e9       	ldi	r24, 0x96	; 150
 2f8:	90 e0       	ldi	r25, 0x00	; 0
 2fa:	99 83       	std	Y+1, r25	; 0x01
 2fc:	88 83       	st	Y, r24
		nock->nock[1] = 150;
 2fe:	9b 83       	std	Y+3, r25	; 0x03
 300:	8a 83       	std	Y+2, r24	; 0x02
		nock->nock[2] = 150;
 302:	9d 83       	std	Y+5, r25	; 0x05
 304:	8c 83       	std	Y+4, r24	; 0x04

		nock->count = 3;
 306:	83 e0       	ldi	r24, 0x03	; 3
 308:	8c af       	std	Y+60, r24	; 0x3c
		#endif
		nock->count = 0;
		return;
	}
	eepromRead((char *)nock->nock, nock->count * 2, EEPROM_NOCK_START_ADDRESS + 1);
}
 30a:	df 91       	pop	r29
 30c:	cf 91       	pop	r28
 30e:	08 95       	ret

00000310 <initNockMachine>:
//=============================================================================
void nockReadFromEEPROM(Nock * nock);
void nockWriteToEEPROM(Nock * nock);
//=============================================================================
void initNockMachine(){
	DDRD |= (1 << 3);
 310:	8b 9a       	sbi	0x11, 3	; 17
	#ifdef LOGG	
	loggerWriteToMarker((LogMesT)" initNockMachine_0() \r*", '*');
	#endif
	initGVals();
 312:	69 df       	rcall	.-302    	; 0x1e6 <initGVals>
	nockReadFromEEPROM(&g_nocks[NOCK_PATTERN]);
 314:	8e e4       	ldi	r24, 0x4E	; 78
 316:	91 e0       	ldi	r25, 0x01	; 1
 318:	e6 df       	rcall	.-52     	; 0x2e6 <nockReadFromEEPROM>
}
 31a:	08 95       	ret

0000031c <nockWriteToEEPROM>:
	}
	eepromRead((char *)nock->nock, nock->count * 2, EEPROM_NOCK_START_ADDRESS + 1);
}
//=======================================================================================
//inline
void nockWriteToEEPROM(Nock * nock){
 31c:	cf 93       	push	r28
 31e:	df 93       	push	r29
 320:	ec 01       	movw	r28, r24
	#ifdef LOGG
	loggerWriteToMarker((LogMesT)" in nockWriteToEEPROM\r*", '*'); 
	#endif
	eepromWrite(&(nock->count), 1, EEPROM_NOCK_START_ADDRESS);
 322:	cc 96       	adiw	r24, 0x3c	; 60
 324:	61 e0       	ldi	r22, 0x01	; 1
 326:	4c e0       	ldi	r20, 0x0C	; 12
 328:	50 e0       	ldi	r21, 0x00	; 0
 32a:	9a de       	rcall	.-716    	; 0x60 <eepromWrite>
	eepromWrite((char *)nock->nock, nock->count * 2, EEPROM_NOCK_START_ADDRESS + 1);
 32c:	6c ad       	ldd	r22, Y+60	; 0x3c
 32e:	66 0f       	add	r22, r22
 330:	ce 01       	movw	r24, r28
 332:	4d e0       	ldi	r20, 0x0D	; 13
 334:	50 e0       	ldi	r21, 0x00	; 0
 336:	94 de       	rcall	.-728    	; 0x60 <eepromWrite>
}
 338:	df 91       	pop	r29
 33a:	cf 91       	pop	r28
 33c:	08 95       	ret

0000033e <initSendMachine>:
char processWaitSender();
void initSendMachine();
//=======================================================================================
void initSendMachine(){
	//senderInit();
	Init_Spi();
 33e:	33 d2       	rcall	.+1126   	; 0x7a6 <Init_Spi>
	RFM73_Initialize();
 340:	d5 d2       	rcall	.+1450   	; 0x8ec <RFM73_Initialize>
	RFM73_SetPower(0x03);
 342:	83 e0       	ldi	r24, 0x03	; 3
 344:	a3 d3       	rcall	.+1862   	; 0xa8c <RFM73_SetPower>
	SwitchToRxMode();
 346:	a1 d2       	rcall	.+1346   	; 0x88a <SwitchToRxMode>
}
 348:	08 95       	ret

0000034a <sendMachine_3>:
//=======================================================================================
//inline
void sendMachine_3(){
 34a:	cf 92       	push	r12
 34c:	df 92       	push	r13
 34e:	ef 92       	push	r14
 350:	ff 92       	push	r15
 352:	0f 93       	push	r16
 354:	1f 93       	push	r17
 356:	df 93       	push	r29
 358:	cf 93       	push	r28
 35a:	cd b7       	in	r28, 0x3d	; 61
 35c:	de b7       	in	r29, 0x3e	; 62
 35e:	27 97       	sbiw	r28, 0x07	; 7
 360:	0f b6       	in	r0, 0x3f	; 63
 362:	f8 94       	cli
 364:	de bf       	out	0x3e, r29	; 62
 366:	0f be       	out	0x3f, r0	; 63
 368:	cd bf       	out	0x3d, r28	; 61
			DATAMARKERPOSITION = 0, DATAMARKER = '?',
			DATACODELENPOSITION = 1,
			DATACODEPOSION = 2		};

	#define ASKDATALEN 3
	char ASKDATA[ASKDATALEN] = "***";
 36a:	de 01       	movw	r26, r28
 36c:	11 96       	adiw	r26, 0x01	; 1
 36e:	e7 e8       	ldi	r30, 0x87	; 135
 370:	f0 e0       	ldi	r31, 0x00	; 0
 372:	83 e0       	ldi	r24, 0x03	; 3
 374:	01 90       	ld	r0, Z+
 376:	0d 92       	st	X+, r0
 378:	81 50       	subi	r24, 0x01	; 1
 37a:	e1 f7       	brne	.-8      	; 0x374 <sendMachine_3+0x2a>
	#define ANSWERDATALEN 3
	char ANSWERDATA[ANSWERDATALEN] = "+++";
 37c:	de 01       	movw	r26, r28
 37e:	14 96       	adiw	r26, 0x04	; 4
 380:	eb e8       	ldi	r30, 0x8B	; 139
 382:	f0 e0       	ldi	r31, 0x00	; 0
 384:	83 e0       	ldi	r24, 0x03	; 3
 386:	01 90       	ld	r0, Z+
 388:	0d 92       	st	X+, r0
 38a:	81 50       	subi	r24, 0x01	; 1
 38c:	e1 f7       	brne	.-8      	; 0x386 <sendMachine_3+0x3c>


	enum {INITWAITNEWCODE, WAITDOOR, ANSWERDOOR, WAITCODE};
	static char state = INITWAITNEWCODE;

	switch (state){
 38e:	80 91 0a 01 	lds	r24, 0x010A
 392:	81 30       	cpi	r24, 0x01	; 1
 394:	59 f0       	breq	.+22     	; 0x3ac <sendMachine_3+0x62>
 396:	81 30       	cpi	r24, 0x01	; 1
 398:	30 f0       	brcs	.+12     	; 0x3a6 <sendMachine_3+0x5c>
 39a:	82 30       	cpi	r24, 0x02	; 2
 39c:	a9 f1       	breq	.+106    	; 0x408 <sendMachine_3+0xbe>
 39e:	83 30       	cpi	r24, 0x03	; 3
 3a0:	09 f0       	breq	.+2      	; 0x3a4 <sendMachine_3+0x5a>
 3a2:	ba c0       	rjmp	.+372    	; 0x518 <__stack+0xb9>
 3a4:	42 c0       	rjmp	.+132    	; 0x42a <sendMachine_3+0xe0>
		//========================
			#ifdef LOGG
			loggerWriteToMarker((LogMesT)" INITWAITNEWCODE\r*", '*'); 
			#endif

			SwitchToRxMode();
 3a6:	71 d2       	rcall	.+1250   	; 0x88a <SwitchToRxMode>
			state = WAITDOOR;
 3a8:	81 e0       	ldi	r24, 0x01	; 1
 3aa:	26 c0       	rjmp	.+76     	; 0x3f8 <sendMachine_3+0xae>
			timerSet(TIMER_RADIO_WAIT, 0, 50);
			break;
		//========================
		case WAITDOOR:{
		//========================
			if (timerIsElapsed(TIMER_RADIO_WAIT) == FALSE)
 3ac:	83 e0       	ldi	r24, 0x03	; 3
 3ae:	df d0       	rcall	.+446    	; 0x56e <timerIsElapsed>
 3b0:	88 23       	and	r24, r24
 3b2:	09 f4       	brne	.+2      	; 0x3b6 <sendMachine_3+0x6c>
 3b4:	b1 c0       	rjmp	.+354    	; 0x518 <__stack+0xb9>
				break;

			int len = Receive_Packet(data, DATAMAXLEN);
 3b6:	8b e0       	ldi	r24, 0x0B	; 11
 3b8:	91 e0       	ldi	r25, 0x01	; 1
 3ba:	60 e4       	ldi	r22, 0x40	; 64
 3bc:	91 d3       	rcall	.+1826   	; 0xae0 <Receive_Packet>
			if (len > 0){
 3be:	88 23       	and	r24, r24
 3c0:	e9 f0       	breq	.+58     	; 0x3fc <sendMachine_3+0xb2>
 3c2:	00 e0       	ldi	r16, 0x00	; 0
				loggerWrite(data, len);
				loggerWrite("\r", 1);
				#endif

				for (char ff = 0; ff < 10; ff++){
					makeNock();
 3c4:	05 df       	rcall	.-502    	; 0x1d0 <makeNock>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 3c6:	8f e4       	ldi	r24, 0x4F	; 79
 3c8:	93 ec       	ldi	r25, 0xC3	; 195
 3ca:	01 97       	sbiw	r24, 0x01	; 1
 3cc:	f1 f7       	brne	.-4      	; 0x3ca <sendMachine_3+0x80>
 3ce:	00 c0       	rjmp	.+0      	; 0x3d0 <sendMachine_3+0x86>
 3d0:	00 00       	nop
				loggerWriteToMarker((LogMesT)" get some data*", '*'); 
				loggerWrite(data, len);
				loggerWrite("\r", 1);
				#endif

				for (char ff = 0; ff < 10; ff++){
 3d2:	0f 5f       	subi	r16, 0xFF	; 255
 3d4:	0a 30       	cpi	r16, 0x0A	; 10
 3d6:	b1 f7       	brne	.-20     	; 0x3c4 <sendMachine_3+0x7a>
					makeNock();
					_delay_ms(200);
				}

				for (char i = 0; i < ASKDATALEN; i++)
					if (data[i] != ASKDATA[i]){
 3d8:	90 91 0b 01 	lds	r25, 0x010B
 3dc:	89 81       	ldd	r24, Y+1	; 0x01
 3de:	98 17       	cp	r25, r24
 3e0:	69 f4       	brne	.+26     	; 0x3fc <sendMachine_3+0xb2>
 3e2:	90 91 0c 01 	lds	r25, 0x010C
 3e6:	8a 81       	ldd	r24, Y+2	; 0x02
 3e8:	98 17       	cp	r25, r24
 3ea:	41 f4       	brne	.+16     	; 0x3fc <sendMachine_3+0xb2>
 3ec:	90 91 0d 01 	lds	r25, 0x010D
 3f0:	8b 81       	ldd	r24, Y+3	; 0x03
 3f2:	98 17       	cp	r25, r24
 3f4:	19 f4       	brne	.+6      	; 0x3fc <sendMachine_3+0xb2>
						timerSet(TIMER_RADIO_WAIT, 0, 50);
						return;
					}

				state = ANSWERDOOR;
 3f6:	82 e0       	ldi	r24, 0x02	; 2
 3f8:	80 93 0a 01 	sts	0x010A, r24
			}
			timerSet(TIMER_RADIO_WAIT, 0, 50);
 3fc:	83 e0       	ldi	r24, 0x03	; 3
 3fe:	60 e0       	ldi	r22, 0x00	; 0
 400:	70 e0       	ldi	r23, 0x00	; 0
 402:	42 e3       	ldi	r20, 0x32	; 50
 404:	50 e0       	ldi	r21, 0x00	; 0
 406:	0f c0       	rjmp	.+30     	; 0x426 <sendMachine_3+0xdc>

			#ifdef LOGG
			loggerWriteToMarker((LogMesT)" ANSWERDOOR\r*", '*'); 
			#endif

			SwitchToTxMode();
 408:	51 d2       	rcall	.+1186   	; 0x8ac <SwitchToTxMode>

			Send_Packet(W_TX_PAYLOAD_NOACK_CMD,ANSWERDATA, ANSWERDATALEN );
 40a:	80 eb       	ldi	r24, 0xB0	; 176
 40c:	be 01       	movw	r22, r28
 40e:	6c 5f       	subi	r22, 0xFC	; 252
 410:	7f 4f       	sbci	r23, 0xFF	; 255
 412:	43 e0       	ldi	r20, 0x03	; 3
 414:	43 d3       	rcall	.+1670   	; 0xa9c <Send_Packet>

			SwitchToRxMode();
 416:	39 d2       	rcall	.+1138   	; 0x88a <SwitchToRxMode>

			state = WAITCODE;
 418:	83 e0       	ldi	r24, 0x03	; 3
 41a:	80 93 0a 01 	sts	0x010A, r24

			timerSet(TIMER_RADIO_WAIT, 0, 150);
 41e:	60 e0       	ldi	r22, 0x00	; 0
 420:	70 e0       	ldi	r23, 0x00	; 0
 422:	46 e9       	ldi	r20, 0x96	; 150
 424:	50 e0       	ldi	r21, 0x00	; 0
 426:	92 d0       	rcall	.+292    	; 0x54c <timerSet>

			break;
 428:	77 c0       	rjmp	.+238    	; 0x518 <__stack+0xb9>
		//========================
		case WAITCODE:{
		//========================
			if (timerIsElapsed(TIMER_RADIO_WAIT) == FALSE)
 42a:	83 e0       	ldi	r24, 0x03	; 3
 42c:	a0 d0       	rcall	.+320    	; 0x56e <timerIsElapsed>
 42e:	88 23       	and	r24, r24
 430:	09 f4       	brne	.+2      	; 0x434 <sendMachine_3+0xea>
 432:	72 c0       	rjmp	.+228    	; 0x518 <__stack+0xb9>
				break;

			timerSet(TIMER_RADIO_WAIT, 0, 150);
 434:	83 e0       	ldi	r24, 0x03	; 3
 436:	60 e0       	ldi	r22, 0x00	; 0
 438:	70 e0       	ldi	r23, 0x00	; 0
 43a:	46 e9       	ldi	r20, 0x96	; 150
 43c:	50 e0       	ldi	r21, 0x00	; 0
 43e:	86 d0       	rcall	.+268    	; 0x54c <timerSet>

			#ifdef LOGG
			loggerWriteToMarker((LogMesT)" WAITCODE\r*", '*'); 
			#endif

			int len = Receive_Packet(data, DATAMAXLEN);
 440:	8b e0       	ldi	r24, 0x0B	; 11
 442:	91 e0       	ldi	r25, 0x01	; 1
 444:	60 e4       	ldi	r22, 0x40	; 64
 446:	4c d3       	rcall	.+1688   	; 0xae0 <Receive_Packet>
 448:	08 2f       	mov	r16, r24
 44a:	10 e0       	ldi	r17, 0x00	; 0
			if (len > 0){
 44c:	01 15       	cp	r16, r1
 44e:	11 05       	cpc	r17, r1
 450:	09 f4       	brne	.+2      	; 0x454 <sendMachine_3+0x10a>
 452:	62 c0       	rjmp	.+196    	; 0x518 <__stack+0xb9>
 454:	dd 24       	eor	r13, r13
 456:	09 c0       	rjmp	.+18     	; 0x46a <__stack+0xb>
				loggerWrite("\r",1);
				#endif

				char pos = 0;
				for (pos = 0; pos < len; pos++){
					if (data[pos] == DATAMARKER){
 458:	f7 01       	movw	r30, r14
 45a:	e5 5f       	subi	r30, 0xF5	; 245
 45c:	fe 4f       	sbci	r31, 0xFE	; 254
 45e:	80 81       	ld	r24, Z
 460:	8f 33       	cpi	r24, 0x3F	; 63
 462:	11 f4       	brne	.+4      	; 0x468 <__stack+0x9>
			#ifdef LOGG
			loggerWriteToMarker((LogMesT)" WAITCODE\r*", '*'); 
			#endif

			int len = Receive_Packet(data, DATAMAXLEN);
			if (len > 0){
 464:	80 e0       	ldi	r24, 0x00	; 0
 466:	07 c0       	rjmp	.+14     	; 0x476 <__stack+0x17>
				loggerWrite(data, len);
				loggerWrite("\r",1);
				#endif

				char pos = 0;
				for (pos = 0; pos < len; pos++){
 468:	d3 94       	inc	r13
 46a:	ed 2c       	mov	r14, r13
 46c:	ff 24       	eor	r15, r15
 46e:	e0 16       	cp	r14, r16
 470:	f1 06       	cpc	r15, r17
 472:	94 f3       	brlt	.-28     	; 0x458 <sendMachine_3+0x10e>
 474:	f7 cf       	rjmp	.-18     	; 0x464 <__stack+0x5>
						break;
					}
				}

				for (char ff = 0; ff < 10; ff++){
					makeNock();
 476:	8f 83       	std	Y+7, r24	; 0x07
 478:	ab de       	rcall	.-682    	; 0x1d0 <makeNock>
 47a:	af e4       	ldi	r26, 0x4F	; 79
 47c:	b3 ec       	ldi	r27, 0xC3	; 195
 47e:	11 97       	sbiw	r26, 0x01	; 1
 480:	f1 f7       	brne	.-4      	; 0x47e <__stack+0x1f>
 482:	00 c0       	rjmp	.+0      	; 0x484 <__stack+0x25>
 484:	00 00       	nop
					if (data[pos] == DATAMARKER){
						break;
					}
				}

				for (char ff = 0; ff < 10; ff++){
 486:	8f 81       	ldd	r24, Y+7	; 0x07
 488:	8f 5f       	subi	r24, 0xFF	; 255
 48a:	8a 30       	cpi	r24, 0x0A	; 10
 48c:	a1 f7       	brne	.-24     	; 0x476 <__stack+0x17>
 48e:	8f e9       	ldi	r24, 0x9F	; 159
 490:	96 e8       	ldi	r25, 0x86	; 134
 492:	a1 e0       	ldi	r26, 0x01	; 1
 494:	81 50       	subi	r24, 0x01	; 1
 496:	90 40       	sbci	r25, 0x00	; 0
 498:	a0 40       	sbci	r26, 0x00	; 0
 49a:	e1 f7       	brne	.-8      	; 0x494 <__stack+0x35>
 49c:	00 c0       	rjmp	.+0      	; 0x49e <__stack+0x3f>
 49e:	00 00       	nop
 4a0:	8a e0       	ldi	r24, 0x0A	; 10
 4a2:	c8 2e       	mov	r12, r24
					makeNock();
					_delay_ms(200);
				}
				_delay_ms(500);
				for (char ff = 0; ff < 10; ff++){
					makeNock();
 4a4:	95 de       	rcall	.-726    	; 0x1d0 <makeNock>
 4a6:	af e4       	ldi	r26, 0x4F	; 79
 4a8:	b3 ec       	ldi	r27, 0xC3	; 195
 4aa:	11 97       	sbiw	r26, 0x01	; 1
 4ac:	f1 f7       	brne	.-4      	; 0x4aa <__stack+0x4b>
 4ae:	00 c0       	rjmp	.+0      	; 0x4b0 <__stack+0x51>
 4b0:	00 00       	nop
 4b2:	ca 94       	dec	r12
				for (char ff = 0; ff < 10; ff++){
					makeNock();
					_delay_ms(200);
				}
				_delay_ms(500);
				for (char ff = 0; ff < 10; ff++){
 4b4:	b9 f7       	brne	.-18     	; 0x4a4 <__stack+0x45>
					makeNock();
					_delay_ms(200);
				}

				if (pos >= len) // no owr data
 4b6:	e0 16       	cp	r14, r16
 4b8:	f1 06       	cpc	r15, r17
 4ba:	74 f5       	brge	.+92     	; 0x518 <__stack+0xb9>
					break;
				pos++;
 4bc:	d3 94       	inc	r13
				char count = data[pos++];// - 48; //debug
 4be:	ed 2d       	mov	r30, r13
 4c0:	f0 e0       	ldi	r31, 0x00	; 0
 4c2:	e5 5f       	subi	r30, 0xF5	; 245
 4c4:	fe 4f       	sbci	r31, 0xFE	; 254
 4c6:	40 81       	ld	r20, Z
 4c8:	d3 94       	inc	r13
				loggerWrite(&ch, 1); 
				loggerWrite("\r", 1);
				#endif 


				g_nocks[NOCK_CURRENT].count = count;
 4ca:	40 93 c7 01 	sts	0x01C7, r20
				unsigned char i;
				for (i = 0; i < count; i++){
 4ce:	80 e0       	ldi	r24, 0x00	; 0
 4d0:	90 e0       	ldi	r25, 0x00	; 0
 4d2:	0f c0       	rjmp	.+30     	; 0x4f2 <__stack+0x93>
					g_nocks[NOCK_CURRENT].nock[i] = data[pos++];
 4d4:	ed 2d       	mov	r30, r13
 4d6:	f0 e0       	ldi	r31, 0x00	; 0
 4d8:	e5 5f       	subi	r30, 0xF5	; 245
 4da:	fe 4f       	sbci	r31, 0xFE	; 254
 4dc:	20 81       	ld	r18, Z
 4de:	30 e0       	ldi	r19, 0x00	; 0
 4e0:	fc 01       	movw	r30, r24
 4e2:	ee 0f       	add	r30, r30
 4e4:	ff 1f       	adc	r31, r31
 4e6:	e5 57       	subi	r30, 0x75	; 117
 4e8:	fe 4f       	sbci	r31, 0xFE	; 254
 4ea:	31 83       	std	Z+1, r19	; 0x01
 4ec:	20 83       	st	Z, r18
 4ee:	d3 94       	inc	r13
 4f0:	01 96       	adiw	r24, 0x01	; 1
				#endif 


				g_nocks[NOCK_CURRENT].count = count;
				unsigned char i;
				for (i = 0; i < count; i++){
 4f2:	84 17       	cp	r24, r20
 4f4:	78 f3       	brcs	.-34     	; 0x4d4 <__stack+0x75>
				loggerWrite(data, len);
				loggerWrite("\r",1);
				#endif


				g_flags[FLAG_NEW_NOCK] = TRUE;
 4f6:	81 e0       	ldi	r24, 0x01	; 1
 4f8:	80 93 07 02 	sts	0x0207, r24
				nockWriteToEEPROM(&g_nocks[NOCK_CURRENT]);
 4fc:	8b e8       	ldi	r24, 0x8B	; 139
 4fe:	91 e0       	ldi	r25, 0x01	; 1
 500:	0d df       	rcall	.-486    	; 0x31c <nockWriteToEEPROM>
				g_nocks[NOCK_PATTERN] = g_nocks[NOCK_CURRENT];
 502:	ee e4       	ldi	r30, 0x4E	; 78
 504:	f1 e0       	ldi	r31, 0x01	; 1
 506:	df 01       	movw	r26, r30
 508:	dd 96       	adiw	r26, 0x3d	; 61
 50a:	8d e3       	ldi	r24, 0x3D	; 61
 50c:	0d 90       	ld	r0, X+
 50e:	01 92       	st	Z+, r0
 510:	81 50       	subi	r24, 0x01	; 1
 512:	e1 f7       	brne	.-8      	; 0x50c <__stack+0xad>
				state = INITWAITNEWCODE;
 514:	10 92 0a 01 	sts	0x010A, r1
			}break;
		//========================
		default: break;
		//========================
	}
}
 518:	27 96       	adiw	r28, 0x07	; 7
 51a:	0f b6       	in	r0, 0x3f	; 63
 51c:	f8 94       	cli
 51e:	de bf       	out	0x3e, r29	; 62
 520:	0f be       	out	0x3f, r0	; 63
 522:	cd bf       	out	0x3d, r28	; 61
 524:	cf 91       	pop	r28
 526:	df 91       	pop	r29
 528:	1f 91       	pop	r17
 52a:	0f 91       	pop	r16
 52c:	ff 90       	pop	r15
 52e:	ef 90       	pop	r14
 530:	df 90       	pop	r13
 532:	cf 90       	pop	r12
 534:	08 95       	ret

00000536 <initHardWareTimer>:
//      HARDWARE      HARDWARE      HARDWARE      HARDWARE      HARDWARE
//=============================================================================
//=============================================================================
void initHardWareTimer()
{
    TCNT1 = 65536-1;        
 536:	8f ef       	ldi	r24, 0xFF	; 255
 538:	9f ef       	ldi	r25, 0xFF	; 255
 53a:	9d bd       	out	0x2d, r25	; 45
 53c:	8c bd       	out	0x2c, r24	; 44
    TCCR1B = (1<<CS12 | 1<<CS10);
 53e:	85 e0       	ldi	r24, 0x05	; 5
 540:	8e bd       	out	0x2e, r24	; 46
    TIMSK |= (1<<TOIE1);
 542:	89 b7       	in	r24, 0x39	; 57
 544:	84 60       	ori	r24, 0x04	; 4
 546:	89 bf       	out	0x39, r24	; 57
 	sei();
 548:	78 94       	sei
}
 54a:	08 95       	ret

0000054c <timerSet>:
//=============================================================================
volatile
SoftTimer g_timer[TIMER_TOTAL_COUNT];
//=============================================================================
void timerSet(char timer_name, unsigned int start_value, unsigned int stop_value){
	g_timer[timer_name].counter = start_value;
 54c:	90 e0       	ldi	r25, 0x00	; 0
 54e:	fc 01       	movw	r30, r24
 550:	ee 0f       	add	r30, r30
 552:	ff 1f       	adc	r31, r31
 554:	ee 0f       	add	r30, r30
 556:	ff 1f       	adc	r31, r31
 558:	e8 0f       	add	r30, r24
 55a:	f9 1f       	adc	r31, r25
 55c:	e6 5f       	subi	r30, 0xF6	; 246
 55e:	fd 4f       	sbci	r31, 0xFD	; 253
 560:	71 83       	std	Z+1, r23	; 0x01
 562:	60 83       	st	Z, r22
	g_timer[timer_name].threshold = stop_value;
 564:	53 83       	std	Z+3, r21	; 0x03
 566:	42 83       	std	Z+2, r20	; 0x02
	g_timer[timer_name].state = TIMER_STATE_IN_RUN;
 568:	81 e0       	ldi	r24, 0x01	; 1
 56a:	84 83       	std	Z+4, r24	; 0x04
}
 56c:	08 95       	ret

0000056e <timerIsElapsed>:
//=============================================================================
char timerIsElapsed(char timer_name){
	if ((g_timer[timer_name].state & TIMER_STATE_ELAPSED) > 0){
 56e:	90 e0       	ldi	r25, 0x00	; 0
 570:	fc 01       	movw	r30, r24
 572:	ee 0f       	add	r30, r30
 574:	ff 1f       	adc	r31, r31
 576:	ee 0f       	add	r30, r30
 578:	ff 1f       	adc	r31, r31
 57a:	e8 0f       	add	r30, r24
 57c:	f9 1f       	adc	r31, r25
 57e:	e6 5f       	subi	r30, 0xF6	; 246
 580:	fd 4f       	sbci	r31, 0xFD	; 253
 582:	84 81       	ldd	r24, Z+4	; 0x04
 584:	81 ff       	sbrs	r24, 1
 586:	05 c0       	rjmp	.+10     	; 0x592 <timerIsElapsed+0x24>
		g_timer[timer_name].state &= ~TIMER_STATE_ELAPSED;
 588:	84 81       	ldd	r24, Z+4	; 0x04
 58a:	8d 7f       	andi	r24, 0xFD	; 253
 58c:	84 83       	std	Z+4, r24	; 0x04
		return TRUE;
 58e:	81 e0       	ldi	r24, 0x01	; 1
 590:	08 95       	ret
	}
	return FALSE;
 592:	80 e0       	ldi	r24, 0x00	; 0
}
 594:	08 95       	ret

00000596 <timerGetCurrent>:
//=============================================================================
unsigned int timerGetCurrent(char timer_name){
	return g_timer[timer_name].counter;
 596:	90 e0       	ldi	r25, 0x00	; 0
 598:	fc 01       	movw	r30, r24
 59a:	ee 0f       	add	r30, r30
 59c:	ff 1f       	adc	r31, r31
 59e:	ee 0f       	add	r30, r30
 5a0:	ff 1f       	adc	r31, r31
 5a2:	e8 0f       	add	r30, r24
 5a4:	f9 1f       	adc	r31, r25
 5a6:	e6 5f       	subi	r30, 0xF6	; 246
 5a8:	fd 4f       	sbci	r31, 0xFD	; 253
 5aa:	20 81       	ld	r18, Z
 5ac:	31 81       	ldd	r19, Z+1	; 0x01
}
 5ae:	c9 01       	movw	r24, r18
 5b0:	08 95       	ret

000005b2 <timerInit>:
//=============================================================================
void timerInit(){
 5b2:	80 e0       	ldi	r24, 0x00	; 0
 5b4:	90 e0       	ldi	r25, 0x00	; 0
	char i;
	for (i = 0; i < TIMER_TOTAL_COUNT; i++){
		g_timer[i].counter = 0;
 5b6:	fc 01       	movw	r30, r24
 5b8:	ee 0f       	add	r30, r30
 5ba:	ff 1f       	adc	r31, r31
 5bc:	ee 0f       	add	r30, r30
 5be:	ff 1f       	adc	r31, r31
 5c0:	e8 0f       	add	r30, r24
 5c2:	f9 1f       	adc	r31, r25
 5c4:	e6 5f       	subi	r30, 0xF6	; 246
 5c6:	fd 4f       	sbci	r31, 0xFD	; 253
 5c8:	11 82       	std	Z+1, r1	; 0x01
 5ca:	10 82       	st	Z, r1
		g_timer[i].threshold = 0;
 5cc:	13 82       	std	Z+3, r1	; 0x03
 5ce:	12 82       	std	Z+2, r1	; 0x02
		g_timer[i].state = 0;
 5d0:	14 82       	std	Z+4, r1	; 0x04
 5d2:	01 96       	adiw	r24, 0x01	; 1
	return g_timer[timer_name].counter;
}
//=============================================================================
void timerInit(){
	char i;
	for (i = 0; i < TIMER_TOTAL_COUNT; i++){
 5d4:	86 30       	cpi	r24, 0x06	; 6
 5d6:	91 05       	cpc	r25, r1
 5d8:	71 f7       	brne	.-36     	; 0x5b6 <timerInit+0x4>
		g_timer[i].counter = 0;
		g_timer[i].threshold = 0;
		g_timer[i].state = 0;
	}

	initHardWareTimer();
 5da:	ad df       	rcall	.-166    	; 0x536 <initHardWareTimer>
}
 5dc:	08 95       	ret

000005de <__vector_8>:
    TIMSK |= (1<<TOIE1);
 	sei();
}
//=============================================================================
ISR (TIMER1_OVF_vect)
{
 5de:	1f 92       	push	r1
 5e0:	0f 92       	push	r0
 5e2:	0f b6       	in	r0, 0x3f	; 63
 5e4:	0f 92       	push	r0
 5e6:	11 24       	eor	r1, r1
 5e8:	2f 93       	push	r18
 5ea:	3f 93       	push	r19
 5ec:	4f 93       	push	r20
 5ee:	5f 93       	push	r21
 5f0:	6f 93       	push	r22
 5f2:	7f 93       	push	r23
 5f4:	8f 93       	push	r24
 5f6:	9f 93       	push	r25
 5f8:	ef 93       	push	r30
 5fa:	ff 93       	push	r31
 5fc:	80 e0       	ldi	r24, 0x00	; 0
 5fe:	90 e0       	ldi	r25, 0x00	; 0
}
//=============================================================================
inline inIRQTimer(){
	char i;
	for (i = 0; i < TIMER_TOTAL_COUNT; i++){
		if ( (g_timer[i].state & TIMER_STATE_IN_RUN) > 0){
 600:	fc 01       	movw	r30, r24
 602:	ee 0f       	add	r30, r30
 604:	ff 1f       	adc	r31, r31
 606:	ee 0f       	add	r30, r30
 608:	ff 1f       	adc	r31, r31
 60a:	e8 0f       	add	r30, r24
 60c:	f9 1f       	adc	r31, r25
 60e:	e6 5f       	subi	r30, 0xF6	; 246
 610:	fd 4f       	sbci	r31, 0xFD	; 253
 612:	24 81       	ldd	r18, Z+4	; 0x04
 614:	20 ff       	sbrs	r18, 0
 616:	12 c0       	rjmp	.+36     	; 0x63c <__vector_8+0x5e>
			if (g_timer[i].counter++ >= g_timer[i].threshold){
 618:	20 81       	ld	r18, Z
 61a:	31 81       	ldd	r19, Z+1	; 0x01
 61c:	42 81       	ldd	r20, Z+2	; 0x02
 61e:	53 81       	ldd	r21, Z+3	; 0x03
 620:	b9 01       	movw	r22, r18
 622:	6f 5f       	subi	r22, 0xFF	; 255
 624:	7f 4f       	sbci	r23, 0xFF	; 255
 626:	71 83       	std	Z+1, r23	; 0x01
 628:	60 83       	st	Z, r22
 62a:	24 17       	cp	r18, r20
 62c:	35 07       	cpc	r19, r21
 62e:	30 f0       	brcs	.+12     	; 0x63c <__vector_8+0x5e>
				g_timer[i].state &=	~TIMER_STATE_IN_RUN;
 630:	24 81       	ldd	r18, Z+4	; 0x04
 632:	2e 7f       	andi	r18, 0xFE	; 254
 634:	24 83       	std	Z+4, r18	; 0x04
				g_timer[i].state |= TIMER_STATE_ELAPSED;
 636:	24 81       	ldd	r18, Z+4	; 0x04
 638:	22 60       	ori	r18, 0x02	; 2
 63a:	24 83       	std	Z+4, r18	; 0x04
 63c:	01 96       	adiw	r24, 0x01	; 1
	initHardWareTimer();
}
//=============================================================================
inline inIRQTimer(){
	char i;
	for (i = 0; i < TIMER_TOTAL_COUNT; i++){
 63e:	86 30       	cpi	r24, 0x06	; 6
 640:	91 05       	cpc	r25, r1
 642:	f1 f6       	brne	.-68     	; 0x600 <__vector_8+0x22>
//=============================================================================
ISR (TIMER1_OVF_vect)
{
    inIRQTimer();
	// run timer
	TCNT1 = 65536 - 7; //  31220;
 644:	89 ef       	ldi	r24, 0xF9	; 249
 646:	9f ef       	ldi	r25, 0xFF	; 255
 648:	9d bd       	out	0x2d, r25	; 45
 64a:	8c bd       	out	0x2c, r24	; 44
    TCCR1B = (1<<CS12 | 1<<CS10);
 64c:	85 e0       	ldi	r24, 0x05	; 5
 64e:	8e bd       	out	0x2e, r24	; 46
    TIMSK |= (1<<TOIE1);
 650:	89 b7       	in	r24, 0x39	; 57
 652:	84 60       	ori	r24, 0x04	; 4
 654:	89 bf       	out	0x39, r24	; 57


}
 656:	ff 91       	pop	r31
 658:	ef 91       	pop	r30
 65a:	9f 91       	pop	r25
 65c:	8f 91       	pop	r24
 65e:	7f 91       	pop	r23
 660:	6f 91       	pop	r22
 662:	5f 91       	pop	r21
 664:	4f 91       	pop	r20
 666:	3f 91       	pop	r19
 668:	2f 91       	pop	r18
 66a:	0f 90       	pop	r0
 66c:	0f be       	out	0x3f, r0	; 63
 66e:	0f 90       	pop	r0
 670:	1f 90       	pop	r1
 672:	18 95       	reti

00000674 <GPIO_Configuration>:

}
//=============================================================================
void GPIO_Configuration(void)
{
	UPBIT(DDRD, 1); // Tx
 674:	89 9a       	sbi	0x11, 1	; 17

}
 676:	08 95       	ret

00000678 <USART_Configuration>:
// whith interrupt

	#define USART_BAUDRATE 9600
	#define BAUD_PRESCALE (((F_CPU / (USART_BAUDRATE * 16UL))) - 1)

	UCSRB = ( 1 << TXEN ) | ( 1 << RXEN ) | (1 << RXCIE ); // rx enable, tx enable, rx_interrupt enable
 678:	88 e9       	ldi	r24, 0x98	; 152
 67a:	8a b9       	out	0x0a, r24	; 10
	UCSRC = (1 << URSEL) | (1 << UCSZ0) | (1 << UCSZ1); // Use 8-bit character sizes
 67c:	86 e8       	ldi	r24, 0x86	; 134
 67e:	80 bd       	out	0x20, r24	; 32

	UBRRH = (BAUD_PRESCALE >> 8); // Load upper 8-bits of the baud rate value into the high byte of the UBRR register
 680:	10 bc       	out	0x20, r1	; 32
	UBRRL = BAUD_PRESCALE; // Load lower 8-bits of the baud rate value into the low byte of the UBRR register
 682:	85 e0       	ldi	r24, 0x05	; 5
 684:	89 b9       	out	0x09, r24	; 9




sei();
 686:	78 94       	sei

}
 688:	08 95       	ret

0000068a <loggerInit>:
void USART_Configuration(void);
unsigned char getData(char * buffer, unsigned char buf_len);
//=============================================================================
inline void usart_init(void)
{
	    GPIO_Configuration();
 68a:	f4 df       	rcall	.-24     	; 0x674 <GPIO_Configuration>

	    USART_Configuration();
 68c:	f5 df       	rcall	.-22     	; 0x678 <USART_Configuration>
//      PUBLICK      FUNCTIONS      PUBLICK      FUNCTIONS      PUBLICK     
//=============================================================================
//=============================================================================
void loggerInit(){
	usart_init();
}
 68e:	08 95       	ret

00000690 <loggerWrite>:
		bit[i] = ((byte & (1<<j)) > 0) ? '1' : '0';
	}
	loggerWrite(bit,8);
}
//=============================================================================
void loggerWrite(const unsigned char *message, char count){
 690:	fc 01       	movw	r30, r24
    while(count--)
 692:	05 c0       	rjmp	.+10     	; 0x69e <loggerWrite+0xe>
    {
        while ( !( UCSRA & (1<<5)) ) {} 
 694:	5d 9b       	sbis	0x0b, 5	; 11
 696:	fe cf       	rjmp	.-4      	; 0x694 <loggerWrite+0x4>
        UDR=*message++;
 698:	81 91       	ld	r24, Z+
 69a:	8c b9       	out	0x0c, r24	; 12
 69c:	61 50       	subi	r22, 0x01	; 1
	}
	loggerWrite(bit,8);
}
//=============================================================================
void loggerWrite(const unsigned char *message, char count){
    while(count--)
 69e:	66 23       	and	r22, r22
 6a0:	c9 f7       	brne	.-14     	; 0x694 <loggerWrite+0x4>
    {
        while ( !( UCSRA & (1<<5)) ) {} 
        UDR=*message++;
    }
}
 6a2:	08 95       	ret

000006a4 <loggerWriteByteInBit>:
//=============================================================================
void loggerInit(){
	usart_init();
}
//=============================================================================
void loggerWriteByteInBit(const unsigned char byte){
 6a4:	df 93       	push	r29
 6a6:	cf 93       	push	r28
 6a8:	cd b7       	in	r28, 0x3d	; 61
 6aa:	de b7       	in	r29, 0x3e	; 62
 6ac:	28 97       	sbiw	r28, 0x08	; 8
 6ae:	0f b6       	in	r0, 0x3f	; 63
 6b0:	f8 94       	cli
 6b2:	de bf       	out	0x3e, r29	; 62
 6b4:	0f be       	out	0x3f, r0	; 63
 6b6:	cd bf       	out	0x3d, r28	; 61
	char bit[8];
	for (char i = 0, j = 7; i < 8; i++, j--){
		bit[i] = ((byte & (1<<j)) > 0) ? '1' : '0';
 6b8:	fe 01       	movw	r30, r28
 6ba:	31 96       	adiw	r30, 0x01	; 1
	usart_init();
}
//=============================================================================
void loggerWriteByteInBit(const unsigned char byte){
	char bit[8];
	for (char i = 0, j = 7; i < 8; i++, j--){
 6bc:	67 e0       	ldi	r22, 0x07	; 7
		bit[i] = ((byte & (1<<j)) > 0) ? '1' : '0';
 6be:	21 e0       	ldi	r18, 0x01	; 1
 6c0:	30 e0       	ldi	r19, 0x00	; 0
 6c2:	90 e0       	ldi	r25, 0x00	; 0
 6c4:	a9 01       	movw	r20, r18
 6c6:	06 2e       	mov	r0, r22
 6c8:	02 c0       	rjmp	.+4      	; 0x6ce <loggerWriteByteInBit+0x2a>
 6ca:	44 0f       	add	r20, r20
 6cc:	55 1f       	adc	r21, r21
 6ce:	0a 94       	dec	r0
 6d0:	e2 f7       	brpl	.-8      	; 0x6ca <loggerWriteByteInBit+0x26>
 6d2:	48 23       	and	r20, r24
 6d4:	59 23       	and	r21, r25
 6d6:	14 16       	cp	r1, r20
 6d8:	15 06       	cpc	r1, r21
 6da:	14 f4       	brge	.+4      	; 0x6e0 <loggerWriteByteInBit+0x3c>
 6dc:	41 e3       	ldi	r20, 0x31	; 49
 6de:	01 c0       	rjmp	.+2      	; 0x6e2 <loggerWriteByteInBit+0x3e>
 6e0:	40 e3       	ldi	r20, 0x30	; 48
 6e2:	41 93       	st	Z+, r20
	usart_init();
}
//=============================================================================
void loggerWriteByteInBit(const unsigned char byte){
	char bit[8];
	for (char i = 0, j = 7; i < 8; i++, j--){
 6e4:	66 23       	and	r22, r22
 6e6:	11 f0       	breq	.+4      	; 0x6ec <loggerWriteByteInBit+0x48>
 6e8:	61 50       	subi	r22, 0x01	; 1
 6ea:	ec cf       	rjmp	.-40     	; 0x6c4 <loggerWriteByteInBit+0x20>
		bit[i] = ((byte & (1<<j)) > 0) ? '1' : '0';
	}
	loggerWrite(bit,8);
 6ec:	ce 01       	movw	r24, r28
 6ee:	01 96       	adiw	r24, 0x01	; 1
 6f0:	68 e0       	ldi	r22, 0x08	; 8
 6f2:	ce df       	rcall	.-100    	; 0x690 <loggerWrite>
}
 6f4:	28 96       	adiw	r28, 0x08	; 8
 6f6:	0f b6       	in	r0, 0x3f	; 63
 6f8:	f8 94       	cli
 6fa:	de bf       	out	0x3e, r29	; 62
 6fc:	0f be       	out	0x3f, r0	; 63
 6fe:	cd bf       	out	0x3d, r28	; 61
 700:	cf 91       	pop	r28
 702:	df 91       	pop	r29
 704:	08 95       	ret

00000706 <loggerWriteToMarker>:
        while ( !( UCSRA & (1<<5)) ) {} 
        UDR=*message++;
    }
}
//=============================================================================
void loggerWriteToMarker(const unsigned char *message, char end_markser){
 706:	28 2f       	mov	r18, r24
 708:	39 2f       	mov	r19, r25
 70a:	f9 01       	movw	r30, r18
    while(*message != end_markser)
 70c:	03 c0       	rjmp	.+6      	; 0x714 <loggerWriteToMarker+0xe>
    {
        while ( !( UCSRA & (1<<5)) ) {} 
 70e:	5d 9b       	sbis	0x0b, 5	; 11
 710:	fe cf       	rjmp	.-4      	; 0x70e <loggerWriteToMarker+0x8>
        UDR=*message++;
 712:	8c b9       	out	0x0c, r24	; 12
        UDR=*message++;
    }
}
//=============================================================================
void loggerWriteToMarker(const unsigned char *message, char end_markser){
    while(*message != end_markser)
 714:	81 91       	ld	r24, Z+
 716:	86 17       	cp	r24, r22
 718:	d1 f7       	brne	.-12     	; 0x70e <loggerWriteToMarker+0x8>
    {
        while ( !( UCSRA & (1<<5)) ) {} 
        UDR=*message++;
    }
}
 71a:	08 95       	ret

0000071c <__vector_11>:
//=============================================================================
ISR (USART_RXC_vect)
{
 71c:	1f 92       	push	r1
 71e:	0f 92       	push	r0
 720:	0f b6       	in	r0, 0x3f	; 63
 722:	0f 92       	push	r0
 724:	11 24       	eor	r1, r1
 726:	8f 93       	push	r24
 728:	9f 93       	push	r25
 72a:	ef 93       	push	r30
 72c:	ff 93       	push	r31
	//ledTaggle(LEDRED1);
	char status,data;
	status = UCSRA;
 72e:	8b b1       	in	r24, 0x0b	; 11
	data = UDR;
 730:	9c b1       	in	r25, 0x0c	; 12
//	if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0){
		if (rx_counter == RX_BUFFER_SIZE)
 732:	80 91 4d 01 	lds	r24, 0x014D
 736:	80 38       	cpi	r24, 0x80	; 128
 738:	51 f0       	breq	.+20     	; 0x74e <__vector_11+0x32>
			return;

	   	rx_buffer[rx_counter++] = data;
 73a:	80 91 4d 01 	lds	r24, 0x014D
 73e:	e8 2f       	mov	r30, r24
 740:	f0 e0       	ldi	r31, 0x00	; 0
 742:	e8 5d       	subi	r30, 0xD8	; 216
 744:	fd 4f       	sbci	r31, 0xFD	; 253
 746:	90 83       	st	Z, r25
 748:	8f 5f       	subi	r24, 0xFF	; 255
 74a:	80 93 4d 01 	sts	0x014D, r24
//	}
}
 74e:	ff 91       	pop	r31
 750:	ef 91       	pop	r30
 752:	9f 91       	pop	r25
 754:	8f 91       	pop	r24
 756:	0f 90       	pop	r0
 758:	0f be       	out	0x3f, r0	; 63
 75a:	0f 90       	pop	r0
 75c:	1f 90       	pop	r1
 75e:	18 95       	reti

00000760 <getData>:
//=============================================================================
unsigned char getData(char * buffer, unsigned char buf_len){

	if (rx_counter == 0)
 760:	20 91 4d 01 	lds	r18, 0x014D
 764:	22 23       	and	r18, r18
 766:	e9 f0       	breq	.+58     	; 0x7a2 <getData+0x42>
		return 0;
	cli();
 768:	f8 94       	cli
	unsigned char c,
		end = (buf_len < RX_BUFFER_SIZE) ? buf_len : RX_BUFFER_SIZE;
 76a:	67 fd       	sbrc	r22, 7
 76c:	60 e8       	ldi	r22, 0x80	; 128
		end = (end < rx_counter) ? end : rx_counter;
 76e:	20 91 4d 01 	lds	r18, 0x014D
 772:	62 17       	cp	r22, r18
 774:	10 f0       	brcs	.+4      	; 0x77a <getData+0x1a>
 776:	60 91 4d 01 	lds	r22, 0x014D
 77a:	46 2f       	mov	r20, r22
		c = end;

	while(end--){
 77c:	0b c0       	rjmp	.+22     	; 0x794 <getData+0x34>
 77e:	41 50       	subi	r20, 0x01	; 1
		buffer[end] = rx_buffer[end];
 780:	24 2f       	mov	r18, r20
 782:	30 e0       	ldi	r19, 0x00	; 0
 784:	f9 01       	movw	r30, r18
 786:	e8 5d       	subi	r30, 0xD8	; 216
 788:	fd 4f       	sbci	r31, 0xFD	; 253
 78a:	50 81       	ld	r21, Z
 78c:	28 0f       	add	r18, r24
 78e:	39 1f       	adc	r19, r25
 790:	f9 01       	movw	r30, r18
 792:	50 83       	st	Z, r21
	unsigned char c,
		end = (buf_len < RX_BUFFER_SIZE) ? buf_len : RX_BUFFER_SIZE;
		end = (end < rx_counter) ? end : rx_counter;
		c = end;

	while(end--){
 794:	44 23       	and	r20, r20
 796:	99 f7       	brne	.-26     	; 0x77e <getData+0x1e>
		buffer[end] = rx_buffer[end];
	}

	rx_counter = 0;
 798:	10 92 4d 01 	sts	0x014D, r1
	sei();
 79c:	78 94       	sei

	return c;
 79e:	86 2f       	mov	r24, r22
 7a0:	08 95       	ret
}
//=============================================================================
unsigned char getData(char * buffer, unsigned char buf_len){

	if (rx_counter == 0)
		return 0;
 7a2:	80 e0       	ldi	r24, 0x00	; 0

	rx_counter = 0;
	sei();

	return c;
}
 7a4:	08 95       	ret

000007a6 <Init_Spi>:
// SPI Type: Master
// SPI Clock Rate: 250,000 kHz
// SPI Clock Phase: Cycle Half
// SPI Clock Polarity: Low
// SPI Data Order: MSB First
PORTB=0x00;
 7a6:	18 ba       	out	0x18, r1	; 24
DDRB=0x3E;
 7a8:	8e e3       	ldi	r24, 0x3E	; 62
 7aa:	87 bb       	out	0x17, r24	; 23

SPCR=0x50;
 7ac:	80 e5       	ldi	r24, 0x50	; 80
 7ae:	8d b9       	out	0x0d, r24	; 13
SPSR=0x00;
 7b0:	1e b8       	out	0x0e, r1	; 14

//PORTB=0x00;
//DDRB=0xB8;
//SPCR=0x51;
SPSR=0x00;
 7b2:	1e b8       	out	0x0e, r1	; 14
}
 7b4:	08 95       	ret

000007b6 <ReadWrite_Spi>:

UINT8 ReadWrite_Spi(UINT8 value)
{

	SPDR = value;
 7b6:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1<<SPIF)));
 7b8:	77 9b       	sbis	0x0e, 7	; 14
 7ba:	fe cf       	rjmp	.-4      	; 0x7b8 <ReadWrite_Spi+0x2>
//	if (SPDR)
//		PORTC = PORTC ^ (1<<7);
	return SPDR;
 7bc:	8f b1       	in	r24, 0x0f	; 15
		DOWNBIT(SPIPORT,SCK);//SCK = 0;            		  // ..then set SCK low again
	}
	return(value);           		  // return read UINT8
*/

}
 7be:	08 95       	ret

000007c0 <SPI_Write_Reg>:
                                                            
Description:                                                
	Writes value 'value' to register 'reg'              
**************************************************/        
void SPI_Write_Reg(UINT8 reg, UINT8 value)                 
{
 7c0:	df 93       	push	r29
 7c2:	cf 93       	push	r28
 7c4:	0f 92       	push	r0
 7c6:	cd b7       	in	r28, 0x3d	; 61
 7c8:	de b7       	in	r29, 0x3e	; 62
	DOWNBIT(PORTB, CSN);                   // CSN low, init SPI transaction
 7ca:	c2 98       	cbi	0x18, 2	; 24
	op_status = ReadWrite_Spi(reg);      // select register
 7cc:	69 83       	std	Y+1, r22	; 0x01
 7ce:	f3 df       	rcall	.-26     	; 0x7b6 <ReadWrite_Spi>
 7d0:	80 93 a8 02 	sts	0x02A8, r24
	ReadWrite_Spi(value);             // ..and write value to it..
 7d4:	69 81       	ldd	r22, Y+1	; 0x01
 7d6:	86 2f       	mov	r24, r22
 7d8:	ee df       	rcall	.-36     	; 0x7b6 <ReadWrite_Spi>
	UPBIT(PORTB, CSN);                   // CSN high again
 7da:	c2 9a       	sbi	0x18, 2	; 24
}                                                         
 7dc:	0f 90       	pop	r0
 7de:	cf 91       	pop	r28
 7e0:	df 91       	pop	r29
 7e2:	08 95       	ret

000007e4 <SPI_Read_Reg>:
	Read one UINT8 from BK2421 register, 'reg'           
**************************************************/        
UINT8 SPI_Read_Reg(UINT8 reg)                               
{                                                           
	UINT8 value;
	DOWNBIT(PORTB, CSN);               // CSN low, initialize SPI communication...
 7e4:	c2 98       	cbi	0x18, 2	; 24
	op_status=ReadWrite_Spi(reg);            // Select register to read from..
 7e6:	e7 df       	rcall	.-50     	; 0x7b6 <ReadWrite_Spi>
 7e8:	80 93 a8 02 	sts	0x02A8, r24
	value = ReadWrite_Spi(0);    // ..then read register value
 7ec:	80 e0       	ldi	r24, 0x00	; 0
 7ee:	e3 df       	rcall	.-58     	; 0x7b6 <ReadWrite_Spi>
	UPBIT(PORTB, CSN);                // CSN high, terminate SPI communication
 7f0:	c2 9a       	sbi	0x18, 2	; 24

	return(value);        // return register value
}                                                           
 7f2:	08 95       	ret

000007f4 <SPI_Read_Buf>:
                                                            
Description:                                                
	Reads 'length' #of length from register 'reg'         
/**************************************************/        
void SPI_Read_Buf(UINT8 reg, UINT8 *pBuf, UINT8 length)     
{                                                           
 7f4:	ef 92       	push	r14
 7f6:	ff 92       	push	r15
 7f8:	0f 93       	push	r16
 7fa:	1f 93       	push	r17
 7fc:	df 93       	push	r29
 7fe:	cf 93       	push	r28
 800:	0f 92       	push	r0
 802:	cd b7       	in	r28, 0x3d	; 61
 804:	de b7       	in	r29, 0x3e	; 62
 806:	16 2f       	mov	r17, r22
 808:	04 2f       	mov	r16, r20
	UINT8 status,byte_ctr;                              
                                                            
	DOWNBIT(SPIPORT,CSN);//CSN = 0;                    		// Set CSN l
 80a:	c2 98       	cbi	0x18, 2	; 24
	status = ReadWrite_Spi(reg);       		// Select register to write, and read status UINT8
 80c:	79 83       	std	Y+1, r23	; 0x01
 80e:	d3 df       	rcall	.-90     	; 0x7b6 <ReadWrite_Spi>
                                                            
	for(byte_ctr=0;byte_ctr<length;byte_ctr++)           
 810:	79 81       	ldd	r23, Y+1	; 0x01
 812:	41 2f       	mov	r20, r17
 814:	57 2f       	mov	r21, r23
 816:	7a 01       	movw	r14, r20
 818:	05 c0       	rjmp	.+10     	; 0x824 <SPI_Read_Buf+0x30>
		pBuf[byte_ctr] = ReadWrite_Spi(0);    // Perform ReadWrite_Spi to read UINT8 from RFM73 
 81a:	80 e0       	ldi	r24, 0x00	; 0
 81c:	cc df       	rcall	.-104    	; 0x7b6 <ReadWrite_Spi>
 81e:	f7 01       	movw	r30, r14
 820:	81 93       	st	Z+, r24
 822:	7f 01       	movw	r14, r30
	UINT8 status,byte_ctr;                              
                                                            
	DOWNBIT(SPIPORT,CSN);//CSN = 0;                    		// Set CSN l
	status = ReadWrite_Spi(reg);       		// Select register to write, and read status UINT8
                                                            
	for(byte_ctr=0;byte_ctr<length;byte_ctr++)           
 824:	8e 2d       	mov	r24, r14
 826:	81 1b       	sub	r24, r17
 828:	80 17       	cp	r24, r16
 82a:	b8 f3       	brcs	.-18     	; 0x81a <SPI_Read_Buf+0x26>
		pBuf[byte_ctr] = ReadWrite_Spi(0);    // Perform ReadWrite_Spi to read UINT8 from RFM73 
                                                            
	UPBIT(SPIPORT,CSN);//CSN = 1;                           // Set CSN high again
 82c:	c2 9a       	sbi	0x18, 2	; 24
               
}                                                           
 82e:	0f 90       	pop	r0
 830:	cf 91       	pop	r28
 832:	df 91       	pop	r29
 834:	1f 91       	pop	r17
 836:	0f 91       	pop	r16
 838:	ff 90       	pop	r15
 83a:	ef 90       	pop	r14
 83c:	08 95       	ret

0000083e <SPI_Write_Buf>:
                                                            
Description:                                                
	Writes contents of buffer '*pBuf' to RFM73         
/**************************************************/        
void SPI_Write_Buf(UINT8 reg, UINT8 *pBuf, UINT8 length)    
{                                                           
 83e:	ef 92       	push	r14
 840:	ff 92       	push	r15
 842:	0f 93       	push	r16
 844:	1f 93       	push	r17
 846:	df 93       	push	r29
 848:	cf 93       	push	r28
 84a:	0f 92       	push	r0
 84c:	cd b7       	in	r28, 0x3d	; 61
 84e:	de b7       	in	r29, 0x3e	; 62
 850:	16 2f       	mov	r17, r22
 852:	04 2f       	mov	r16, r20
	UINT8 byte_ctr;                              
                                                            
	DOWNBIT(SPIPORT,CSN);//CSN = 0;                   // Set CSN low, init SPI tranaction
 854:	c2 98       	cbi	0x18, 2	; 24
	op_status = ReadWrite_Spi(reg);    // Select register to write to and read status UINT8
 856:	79 83       	std	Y+1, r23	; 0x01
 858:	ae df       	rcall	.-164    	; 0x7b6 <ReadWrite_Spi>
 85a:	80 93 a8 02 	sts	0x02A8, r24
	for(byte_ctr=0; byte_ctr<length; byte_ctr++) // then write all UINT8 in buffer(*pBuf) 
 85e:	79 81       	ldd	r23, Y+1	; 0x01
 860:	41 2f       	mov	r20, r17
 862:	57 2f       	mov	r21, r23
 864:	7a 01       	movw	r14, r20
 866:	04 c0       	rjmp	.+8      	; 0x870 <SPI_Write_Buf+0x32>
		ReadWrite_Spi(*pBuf++);                                    
 868:	f7 01       	movw	r30, r14
 86a:	81 91       	ld	r24, Z+
 86c:	7f 01       	movw	r14, r30
 86e:	a3 df       	rcall	.-186    	; 0x7b6 <ReadWrite_Spi>
{                                                           
	UINT8 byte_ctr;                              
                                                            
	DOWNBIT(SPIPORT,CSN);//CSN = 0;                   // Set CSN low, init SPI tranaction
	op_status = ReadWrite_Spi(reg);    // Select register to write to and read status UINT8
	for(byte_ctr=0; byte_ctr<length; byte_ctr++) // then write all UINT8 in buffer(*pBuf) 
 870:	8e 2d       	mov	r24, r14
 872:	81 1b       	sub	r24, r17
 874:	80 17       	cp	r24, r16
 876:	c0 f3       	brcs	.-16     	; 0x868 <SPI_Write_Buf+0x2a>
		ReadWrite_Spi(*pBuf++);                                    
	UPBIT(SPIPORT,CSN);//CSN = 1;                 // Set CSN high again      
 878:	c2 9a       	sbi	0x18, 2	; 24

}
 87a:	0f 90       	pop	r0
 87c:	cf 91       	pop	r28
 87e:	df 91       	pop	r29
 880:	1f 91       	pop	r17
 882:	0f 91       	pop	r16
 884:	ff 90       	pop	r15
 886:	ef 90       	pop	r14
 888:	08 95       	ret

0000088a <SwitchToRxMode>:
/**************************************************/
void SwitchToRxMode()
{
	UINT8 value;

	SPI_Write_Reg(FLUSH_RX,0);//flush Rx
 88a:	82 ee       	ldi	r24, 0xE2	; 226
 88c:	60 e0       	ldi	r22, 0x00	; 0
 88e:	98 df       	rcall	.-208    	; 0x7c0 <SPI_Write_Reg>

	value=SPI_Read_Reg(STATUS);	// read register STATUS's value
 890:	87 e0       	ldi	r24, 0x07	; 7
 892:	a8 df       	rcall	.-176    	; 0x7e4 <SPI_Read_Reg>
 894:	68 2f       	mov	r22, r24
	SPI_Write_Reg(WRITE_REG|STATUS,value);// clear RX_DR or TX_DS or MAX_RT interrupt flag
 896:	87 e2       	ldi	r24, 0x27	; 39
 898:	93 df       	rcall	.-218    	; 0x7c0 <SPI_Write_Reg>

	DOWNBIT(SPIPORT,CE);//CE=0;
 89a:	c1 98       	cbi	0x18, 1	; 24

	value=SPI_Read_Reg(CONFIG);	// read register CONFIG's value
 89c:	80 e0       	ldi	r24, 0x00	; 0
 89e:	a2 df       	rcall	.-188    	; 0x7e4 <SPI_Read_Reg>
	
//PRX
	value=value|0x01;//set bit 1
 8a0:	68 2f       	mov	r22, r24
 8a2:	61 60       	ori	r22, 0x01	; 1
  	SPI_Write_Reg(WRITE_REG | CONFIG, value); // Set PWR_UP bit, enable CRC(2 length) & Prim:RX. RX_DR enabled..
 8a4:	80 e2       	ldi	r24, 0x20	; 32
 8a6:	8c df       	rcall	.-232    	; 0x7c0 <SPI_Write_Reg>
	UPBIT(SPIPORT,CE);//CE=1;
 8a8:	c1 9a       	sbi	0x18, 1	; 24
}
 8aa:	08 95       	ret

000008ac <SwitchToTxMode>:
	switch to Tx mode
/**************************************************/
void SwitchToTxMode()
{
	UINT8 value;
	SPI_Write_Reg(FLUSH_TX,0);//flush Tx
 8ac:	81 ee       	ldi	r24, 0xE1	; 225
 8ae:	60 e0       	ldi	r22, 0x00	; 0
 8b0:	87 df       	rcall	.-242    	; 0x7c0 <SPI_Write_Reg>

	DOWNBIT(SPIPORT,CE);//CE=0;
 8b2:	c1 98       	cbi	0x18, 1	; 24
	value=SPI_Read_Reg(CONFIG);	// read register CONFIG's value
 8b4:	80 e0       	ldi	r24, 0x00	; 0
 8b6:	96 df       	rcall	.-212    	; 0x7e4 <SPI_Read_Reg>
//PTX
	value=value&0xfe;//set bit 0
 8b8:	68 2f       	mov	r22, r24
 8ba:	6e 7f       	andi	r22, 0xFE	; 254
  	SPI_Write_Reg(WRITE_REG | CONFIG, value); // Set PWR_UP bit, enable CRC(2 length) & Prim:RX. RX_DR enabled.
 8bc:	80 e2       	ldi	r24, 0x20	; 32
 8be:	80 df       	rcall	.-256    	; 0x7c0 <SPI_Write_Reg>
	
	UPBIT(SPIPORT,CE);//CE=1;
 8c0:	c1 9a       	sbi	0x18, 1	; 24
}
 8c2:	08 95       	ret

000008c4 <SwitchCFG>:
	          0:register bank0
Return:
     None
/**************************************************/
void SwitchCFG(char _cfg)//1:Bank1 0:Bank0
{
 8c4:	1f 93       	push	r17
 8c6:	18 2f       	mov	r17, r24
	UINT8 Tmp;

	Tmp=SPI_Read_Reg(7);
 8c8:	87 e0       	ldi	r24, 0x07	; 7
 8ca:	8c df       	rcall	.-232    	; 0x7e4 <SPI_Read_Reg>
	Tmp=Tmp&0x80;

	if( ( (Tmp)&&(_cfg==0) )
 8cc:	87 ff       	sbrs	r24, 7
 8ce:	03 c0       	rjmp	.+6      	; 0x8d6 <SwitchCFG+0x12>
 8d0:	11 23       	and	r17, r17
 8d2:	19 f0       	breq	.+6      	; 0x8da <SwitchCFG+0x16>
 8d4:	05 c0       	rjmp	.+10     	; 0x8e0 <SwitchCFG+0x1c>
	||( ((Tmp)==0)&&(_cfg) ) )
 8d6:	11 23       	and	r17, r17
 8d8:	19 f0       	breq	.+6      	; 0x8e0 <SwitchCFG+0x1c>
	{
		SPI_Write_Reg(ACTIVATE_CMD,0x53);
 8da:	80 e5       	ldi	r24, 0x50	; 80
 8dc:	63 e5       	ldi	r22, 0x53	; 83
 8de:	70 df       	rcall	.-288    	; 0x7c0 <SPI_Write_Reg>
	}
}
 8e0:	1f 91       	pop	r17
 8e2:	08 95       	ret

000008e4 <SetChannelNum>:
Description:
	set channel number

/**************************************************/
void SetChannelNum(UINT8 ch)
{
 8e4:	68 2f       	mov	r22, r24
	SPI_Write_Reg((UINT8)(WRITE_REG|5),(UINT8)(ch));
 8e6:	85 e2       	ldi	r24, 0x25	; 37
 8e8:	6b df       	rcall	.-298    	; 0x7c0 <SPI_Write_Reg>
}
 8ea:	08 95       	ret

000008ec <RFM73_Initialize>:

Description:                                                
	register initialization
/**************************************************/   
void RFM73_Initialize()
{
 8ec:	cf 92       	push	r12
 8ee:	df 92       	push	r13
 8f0:	ef 92       	push	r14
 8f2:	ff 92       	push	r15
 8f4:	0f 93       	push	r16
 8f6:	1f 93       	push	r17
 8f8:	df 93       	push	r29
 8fa:	cf 93       	push	r28
 8fc:	cd b7       	in	r28, 0x3d	; 61
 8fe:	de b7       	in	r29, 0x3e	; 62
 900:	2d 97       	sbiw	r28, 0x0d	; 13
 902:	0f b6       	in	r0, 0x3f	; 63
 904:	f8 94       	cli
 906:	de bf       	out	0x3e, r29	; 62
 908:	0f be       	out	0x3f, r0	; 63
 90a:	cd bf       	out	0x3d, r28	; 61
 90c:	8f e4       	ldi	r24, 0x4F	; 79
 90e:	93 ec       	ldi	r25, 0xC3	; 195
 910:	01 97       	sbiw	r24, 0x01	; 1
 912:	f1 f7       	brne	.-4      	; 0x910 <RFM73_Initialize+0x24>
 914:	00 c0       	rjmp	.+0      	; 0x916 <RFM73_Initialize+0x2a>
 916:	00 00       	nop
 	UINT8 WriteArr[12];

	//DelayMs(100);//delay more than 50ms.
	_delay_ms(200);
	
	SwitchCFG(0);
 918:	80 e0       	ldi	r24, 0x00	; 0
 91a:	d4 df       	rcall	.-88     	; 0x8c4 <SwitchCFG>
 91c:	02 ed       	ldi	r16, 0xD2	; 210
 91e:	10 e0       	ldi	r17, 0x00	; 0

	for(i=0;i<20;i++)
	{
		SPI_Write_Reg((WRITE_REG|Bank0_Reg[i][0]),Bank0_Reg[i][1]);
 920:	f8 01       	movw	r30, r16
 922:	80 81       	ld	r24, Z
 924:	80 62       	ori	r24, 0x20	; 32
 926:	61 81       	ldd	r22, Z+1	; 0x01
 928:	4b df       	rcall	.-362    	; 0x7c0 <SPI_Write_Reg>
 92a:	0e 5f       	subi	r16, 0xFE	; 254
 92c:	1f 4f       	sbci	r17, 0xFF	; 255
	//DelayMs(100);//delay more than 50ms.
	_delay_ms(200);
	
	SwitchCFG(0);

	for(i=0;i<20;i++)
 92e:	f0 e0       	ldi	r31, 0x00	; 0
 930:	0a 3f       	cpi	r16, 0xFA	; 250
 932:	1f 07       	cpc	r17, r31
 934:	a9 f7       	brne	.-22     	; 0x920 <RFM73_Initialize+0x34>
	SPI_Write_Buf((WRITE_REG|16),RX0_Address,5);*/

//reg 10 - Rx0 addr
	for(j=0;j<5;j++)
	{
		WriteArr[j]=RX0_Address[j];
 936:	34 e3       	ldi	r19, 0x34	; 52
 938:	c3 2e       	mov	r12, r19
 93a:	c9 82       	std	Y+1, r12	; 0x01
 93c:	23 e4       	ldi	r18, 0x43	; 67
 93e:	d2 2e       	mov	r13, r18
 940:	da 82       	std	Y+2, r13	; 0x02
 942:	90 e1       	ldi	r25, 0x10	; 16
 944:	e9 2e       	mov	r14, r25
 946:	eb 82       	std	Y+3, r14	; 0x03
 948:	ec 82       	std	Y+4, r14	; 0x04
 94a:	ff 24       	eor	r15, r15
 94c:	f3 94       	inc	r15
 94e:	fd 82       	std	Y+5, r15	; 0x05
	}
	SPI_Write_Buf((WRITE_REG|10),&(WriteArr[0]),5);
 950:	8a e2       	ldi	r24, 0x2A	; 42
 952:	8e 01       	movw	r16, r28
 954:	0f 5f       	subi	r16, 0xFF	; 255
 956:	1f 4f       	sbci	r17, 0xFF	; 255
 958:	b8 01       	movw	r22, r16
 95a:	45 e0       	ldi	r20, 0x05	; 5
 95c:	70 df       	rcall	.-288    	; 0x83e <SPI_Write_Buf>
	
//REG 11 - Rx1 addr
	for(j=0;j<5;j++)
	{
		WriteArr[j]=RX1_Address[j];
 95e:	89 e3       	ldi	r24, 0x39	; 57
 960:	89 83       	std	Y+1, r24	; 0x01
 962:	88 e3       	ldi	r24, 0x38	; 56
 964:	8a 83       	std	Y+2, r24	; 0x02
 966:	87 e3       	ldi	r24, 0x37	; 55
 968:	8b 83       	std	Y+3, r24	; 0x03
 96a:	86 e3       	ldi	r24, 0x36	; 54
 96c:	8c 83       	std	Y+4, r24	; 0x04
 96e:	82 ec       	ldi	r24, 0xC2	; 194
 970:	8d 83       	std	Y+5, r24	; 0x05
	}
	SPI_Write_Buf((WRITE_REG|11),&(WriteArr[0]),5);
 972:	8b e2       	ldi	r24, 0x2B	; 43
 974:	b8 01       	movw	r22, r16
 976:	45 e0       	ldi	r20, 0x05	; 5
 978:	62 df       	rcall	.-316    	; 0x83e <SPI_Write_Buf>
//REG 16 - TX addr
	for(j=0;j<5;j++)
	{
		WriteArr[j]=RX0_Address[j];
 97a:	c9 82       	std	Y+1, r12	; 0x01
 97c:	da 82       	std	Y+2, r13	; 0x02
 97e:	eb 82       	std	Y+3, r14	; 0x03
 980:	ec 82       	std	Y+4, r14	; 0x04
 982:	fd 82       	std	Y+5, r15	; 0x05
	}
	SPI_Write_Buf((WRITE_REG|16),&(WriteArr[0]),5);
 984:	80 e3       	ldi	r24, 0x30	; 48
 986:	b8 01       	movw	r22, r16
 988:	45 e0       	ldi	r20, 0x05	; 5
 98a:	59 df       	rcall	.-334    	; 0x83e <SPI_Write_Buf>
	
//	printf("\nEnd Load Reg");

	i=SPI_Read_Reg(29);//read Feature Register ???????????????? Payload With ACK??????????????? ACTIVATE????????????0x73),?????????????? Payload With ACK (REG28,REG29).
 98c:	8d e1       	ldi	r24, 0x1D	; 29
 98e:	2a df       	rcall	.-428    	; 0x7e4 <SPI_Read_Reg>
	if(i==0) // i!=0 showed that chip has been actived.so do not active again.
 990:	88 23       	and	r24, r24
 992:	19 f4       	brne	.+6      	; 0x99a <RFM73_Initialize+0xae>
		SPI_Write_Reg(ACTIVATE_CMD,0x73);// Active
 994:	80 e5       	ldi	r24, 0x50	; 80
 996:	63 e7       	ldi	r22, 0x73	; 115
 998:	13 df       	rcall	.-474    	; 0x7c0 <SPI_Write_Reg>
	for(i=22;i>=21;i--)
	{
		SPI_Write_Reg((WRITE_REG|Bank0_Reg[i][0]),Bank0_Reg[i][1]);
 99a:	8d e3       	ldi	r24, 0x3D	; 61
 99c:	67 e0       	ldi	r22, 0x07	; 7
 99e:	10 df       	rcall	.-480    	; 0x7c0 <SPI_Write_Reg>
 9a0:	8c e3       	ldi	r24, 0x3C	; 60
 9a2:	6f e3       	ldi	r22, 0x3F	; 63
 9a4:	0d df       	rcall	.-486    	; 0x7c0 <SPI_Write_Reg>
		//SPI_Write_Reg_Bank0(Bank0_Reg[i][0],Bank0_Reg[i][1]);
	}
	
//********************Write Bank1 register******************
	SwitchCFG(1);
 9a6:	81 e0       	ldi	r24, 0x01	; 1
 9a8:	8d df       	rcall	.-230    	; 0x8c4 <SwitchCFG>
 9aa:	0f e8       	ldi	r16, 0x8F	; 143
 9ac:	10 e0       	ldi	r17, 0x00	; 0
	
	for(i=0;i<=8;i++)//reverse
 9ae:	90 e0       	ldi	r25, 0x00	; 0
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(j) ) )&0xff;

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
 9b0:	7e 01       	movw	r14, r28
 9b2:	08 94       	sec
 9b4:	e1 1c       	adc	r14, r1
 9b6:	f1 1c       	adc	r15, r1
	SwitchCFG(1);
	
	for(i=0;i<=8;i++)//reverse
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(j) ) )&0xff;
 9b8:	f8 01       	movw	r30, r16
 9ba:	21 91       	ld	r18, Z+
 9bc:	31 91       	ld	r19, Z+
 9be:	41 91       	ld	r20, Z+
 9c0:	51 91       	ld	r21, Z+
 9c2:	8f 01       	movw	r16, r30
 9c4:	29 83       	std	Y+1, r18	; 0x01
 9c6:	3a 83       	std	Y+2, r19	; 0x02
 9c8:	4b 83       	std	Y+3, r20	; 0x03
 9ca:	5c 83       	std	Y+4, r21	; 0x04

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
 9cc:	89 2f       	mov	r24, r25
 9ce:	80 62       	ori	r24, 0x20	; 32
 9d0:	b7 01       	movw	r22, r14
 9d2:	44 e0       	ldi	r20, 0x04	; 4
 9d4:	9d 87       	std	Y+13, r25	; 0x0d
 9d6:	33 df       	rcall	.-410    	; 0x83e <SPI_Write_Buf>
	}
	
//********************Write Bank1 register******************
	SwitchCFG(1);
	
	for(i=0;i<=8;i++)//reverse
 9d8:	9d 85       	ldd	r25, Y+13	; 0x0d
 9da:	9f 5f       	subi	r25, 0xFF	; 255
 9dc:	99 30       	cpi	r25, 0x09	; 9
 9de:	61 f7       	brne	.-40     	; 0x9b8 <RFM73_Initialize+0xcc>
 9e0:	83 eb       	ldi	r24, 0xB3	; 179
 9e2:	e8 2e       	mov	r14, r24
 9e4:	80 e0       	ldi	r24, 0x00	; 0
 9e6:	f8 2e       	mov	r15, r24
	for(i=9;i<=13;i++)
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(3-j) ) )&0xff;

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
 9e8:	8e 01       	movw	r16, r28
 9ea:	0f 5f       	subi	r16, 0xFF	; 255
 9ec:	1f 4f       	sbci	r17, 0xFF	; 255
	}

	for(i=9;i<=13;i++)
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(3-j) ) )&0xff;
 9ee:	f7 01       	movw	r30, r14
 9f0:	21 91       	ld	r18, Z+
 9f2:	31 91       	ld	r19, Z+
 9f4:	41 91       	ld	r20, Z+
 9f6:	51 91       	ld	r21, Z+
 9f8:	7f 01       	movw	r14, r30
 9fa:	59 83       	std	Y+1, r21	; 0x01
 9fc:	4a 83       	std	Y+2, r20	; 0x02
 9fe:	3b 83       	std	Y+3, r19	; 0x03
 a00:	2c 83       	std	Y+4, r18	; 0x04

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
 a02:	89 2f       	mov	r24, r25
 a04:	80 62       	ori	r24, 0x20	; 32
 a06:	b8 01       	movw	r22, r16
 a08:	44 e0       	ldi	r20, 0x04	; 4
 a0a:	9d 87       	std	Y+13, r25	; 0x0d
 a0c:	18 df       	rcall	.-464    	; 0x83e <SPI_Write_Buf>
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(j) ) )&0xff;

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
	}

	for(i=9;i<=13;i++)
 a0e:	9d 85       	ldd	r25, Y+13	; 0x0d
 a10:	9f 5f       	subi	r25, 0xFF	; 255
 a12:	9e 30       	cpi	r25, 0x0E	; 14
 a14:	61 f7       	brne	.-40     	; 0x9ee <RFM73_Initialize+0x102>
 a16:	e7 ec       	ldi	r30, 0xC7	; 199
 a18:	f0 e0       	ldi	r31, 0x00	; 0
 a1a:	d8 01       	movw	r26, r16
	}

	//SPI_Write_Buf((WRITE_REG|14),&(Bank1_Reg14[0]),11);
	for(j=0;j<11;j++)
	{
		WriteArr[j]=Bank1_Reg14[j];
 a1c:	81 91       	ld	r24, Z+
 a1e:	8d 93       	st	X+, r24

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
	}

	//SPI_Write_Buf((WRITE_REG|14),&(Bank1_Reg14[0]),11);
	for(j=0;j<11;j++)
 a20:	80 e0       	ldi	r24, 0x00	; 0
 a22:	e2 3d       	cpi	r30, 0xD2	; 210
 a24:	f8 07       	cpc	r31, r24
 a26:	d1 f7       	brne	.-12     	; 0xa1c <RFM73_Initialize+0x130>
	{
		WriteArr[j]=Bank1_Reg14[j];
	}
	SPI_Write_Buf((WRITE_REG|14),&(WriteArr[0]),11);
 a28:	8e e2       	ldi	r24, 0x2E	; 46
 a2a:	8e 01       	movw	r16, r28
 a2c:	0f 5f       	subi	r16, 0xFF	; 255
 a2e:	1f 4f       	sbci	r17, 0xFF	; 255
 a30:	b8 01       	movw	r22, r16
 a32:	4b e0       	ldi	r20, 0x0B	; 11
 a34:	04 df       	rcall	.-504    	; 0x83e <SPI_Write_Buf>

//toggle REG4<25,26>
	for(j=0;j<4;j++)
		//WriteArr[j]=(RegArrFSKAnalog[4]>>(8*(j) ) )&0xff;
		WriteArr[j]=(Bank1_Reg0_13[4]>>(8*(j) ) )&0xff;
 a36:	86 e9       	ldi	r24, 0x96	; 150
 a38:	8a 83       	std	Y+2, r24	; 0x02
 a3a:	82 e8       	ldi	r24, 0x82	; 130
 a3c:	8b 83       	std	Y+3, r24	; 0x03
 a3e:	8b e1       	ldi	r24, 0x1B	; 27
 a40:	8c 83       	std	Y+4, r24	; 0x04

	WriteArr[0]=WriteArr[0]|0x06;
 a42:	8f ed       	ldi	r24, 0xDF	; 223
 a44:	89 83       	std	Y+1, r24	; 0x01
	SPI_Write_Buf((WRITE_REG|4),&(WriteArr[0]),4);
 a46:	84 e2       	ldi	r24, 0x24	; 36
 a48:	b8 01       	movw	r22, r16
 a4a:	44 e0       	ldi	r20, 0x04	; 4
 a4c:	f8 de       	rcall	.-528    	; 0x83e <SPI_Write_Buf>

	WriteArr[0]=WriteArr[0]&0xf9;
 a4e:	89 81       	ldd	r24, Y+1	; 0x01
 a50:	89 7f       	andi	r24, 0xF9	; 249
 a52:	89 83       	std	Y+1, r24	; 0x01
	SPI_Write_Buf((WRITE_REG|4),&(WriteArr[0]),4);
 a54:	84 e2       	ldi	r24, 0x24	; 36
 a56:	b8 01       	movw	r22, r16
 a58:	44 e0       	ldi	r20, 0x04	; 4
 a5a:	f1 de       	rcall	.-542    	; 0x83e <SPI_Write_Buf>
 a5c:	e3 ed       	ldi	r30, 0xD3	; 211
 a5e:	f0 e3       	ldi	r31, 0x30	; 48
 a60:	31 97       	sbiw	r30, 0x01	; 1
 a62:	f1 f7       	brne	.-4      	; 0xa60 <RFM73_Initialize+0x174>
 a64:	00 c0       	rjmp	.+0      	; 0xa66 <RFM73_Initialize+0x17a>
 a66:	00 00       	nop
	
	//DelayMs(10);
	_delay_ms(50);
	
//********************switch back to Bank0 register access******************
	SwitchCFG(0);
 a68:	80 e0       	ldi	r24, 0x00	; 0
 a6a:	2c df       	rcall	.-424    	; 0x8c4 <SwitchCFG>
	SwitchToRxMode();//switch to RX mode
 a6c:	0e df       	rcall	.-484    	; 0x88a <SwitchToRxMode>
}
 a6e:	2d 96       	adiw	r28, 0x0d	; 13
 a70:	0f b6       	in	r0, 0x3f	; 63
 a72:	f8 94       	cli
 a74:	de bf       	out	0x3e, r29	; 62
 a76:	0f be       	out	0x3f, r0	; 63
 a78:	cd bf       	out	0x3d, r28	; 61
 a7a:	cf 91       	pop	r28
 a7c:	df 91       	pop	r29
 a7e:	1f 91       	pop	r17
 a80:	0f 91       	pop	r16
 a82:	ff 90       	pop	r15
 a84:	ef 90       	pop	r14
 a86:	df 90       	pop	r13
 a88:	cf 90       	pop	r12
 a8a:	08 95       	ret

00000a8c <RFM73_SetPower>:

//*****************************************************************************

void RFM73_SetPower(char power)
{
	UINT8 power_mask = (((power << 1) & 0b00000110) | 0b11111001);	
 a8c:	68 2f       	mov	r22, r24
 a8e:	66 0f       	add	r22, r22
 a90:	69 6f       	ori	r22, 0xF9	; 249

	SPI_Write_Reg((WRITE_REG|Bank0_Reg[6][0]),( Bank0_Reg[6][1] & power_mask));
 a92:	67 72       	andi	r22, 0x27	; 39
 a94:	86 e2       	ldi	r24, 0x26	; 38
 a96:	94 de       	rcall	.-728    	; 0x7c0 <SPI_Write_Reg>
	SwitchToRxMode();
 a98:	f8 de       	rcall	.-528    	; 0x88a <SwitchToRxMode>

}
 a9a:	08 95       	ret

00000a9c <Send_Packet>:
	len: packet length
Return:
	None
**************************************************/
char Send_Packet(UINT8 type,UINT8* pbuf,UINT8 len)
{
 a9c:	ef 92       	push	r14
 a9e:	ff 92       	push	r15
 aa0:	1f 93       	push	r17
 aa2:	df 93       	push	r29
 aa4:	cf 93       	push	r28
 aa6:	0f 92       	push	r0
 aa8:	cd b7       	in	r28, 0x3d	; 61
 aaa:	de b7       	in	r29, 0x3e	; 62
 aac:	18 2f       	mov	r17, r24
 aae:	7b 01       	movw	r14, r22
	UINT8 fifo_sta;
	
	SwitchToTxMode();  //switch to tx mode
 ab0:	49 83       	std	Y+1, r20	; 0x01
 ab2:	fc de       	rcall	.-520    	; 0x8ac <SwitchToTxMode>

	fifo_sta=SPI_Read_Reg(FIFO_STATUS);	// read register FIFO_STATUS's value
 ab4:	87 e1       	ldi	r24, 0x17	; 23
 ab6:	96 de       	rcall	.-724    	; 0x7e4 <SPI_Read_Reg>
	if((fifo_sta&FIFO_STATUS_TX_FULL)==0)//if not full, send data (write buff)
 ab8:	49 81       	ldd	r20, Y+1	; 0x01
 aba:	85 fd       	sbrc	r24, 5
 abc:	09 c0       	rjmp	.+18     	; 0xad0 <Send_Packet+0x34>
	{ 
	  	//RED_LED = 1;
		
		SPI_Write_Buf(type, pbuf, len); // Writes data to buffer
 abe:	81 2f       	mov	r24, r17
 ac0:	b7 01       	movw	r22, r14
 ac2:	bd de       	rcall	.-646    	; 0x83e <SPI_Write_Buf>
 ac4:	87 ea       	ldi	r24, 0xA7	; 167
 ac6:	91 e6       	ldi	r25, 0x61	; 97
 ac8:	01 97       	sbiw	r24, 0x01	; 1
 aca:	f1 f7       	brne	.-4      	; 0xac8 <Send_Packet+0x2c>
 acc:	00 c0       	rjmp	.+0      	; 0xace <Send_Packet+0x32>
 ace:	00 00       	nop
		//delay_50ms();
		_delay_ms(100);
	}	  
	
	return 0;	 	
}
 ad0:	80 e0       	ldi	r24, 0x00	; 0
 ad2:	0f 90       	pop	r0
 ad4:	cf 91       	pop	r28
 ad6:	df 91       	pop	r29
 ad8:	1f 91       	pop	r17
 ada:	ff 90       	pop	r15
 adc:	ef 90       	pop	r14
 ade:	08 95       	ret

00000ae0 <Receive_Packet>:
	None
Return:
	None
**************************************************/
char Receive_Packet(char * buf, char buf_len)
{
 ae0:	0f 93       	push	r16
 ae2:	1f 93       	push	r17
 ae4:	cf 93       	push	r28
 ae6:	df 93       	push	r29
 ae8:	ec 01       	movw	r28, r24
	UINT8 len,i,sta,fifo_sta,value,chksum,aa, res = 0;
	UINT8 rx_buf[MAX_PACKET_LEN];

	sta=SPI_Read_Reg(STATUS);	// read register STATUS's value
 aea:	87 e0       	ldi	r24, 0x07	; 7
 aec:	7b de       	rcall	.-778    	; 0x7e4 <SPI_Read_Reg>
 aee:	08 2f       	mov	r16, r24

	if((STATUS_RX_DR&sta) == 0x40)				// if receive data ready (RX_DR) interrupt
 af0:	86 ff       	sbrs	r24, 6
 af2:	12 c0       	rjmp	.+36     	; 0xb18 <Receive_Packet+0x38>
	{
		do
		{
			len=SPI_Read_Reg(R_RX_PL_WID_CMD);	// read len
 af4:	80 e6       	ldi	r24, 0x60	; 96
 af6:	76 de       	rcall	.-788    	; 0x7e4 <SPI_Read_Reg>
 af8:	18 2f       	mov	r17, r24

			if(len<=MAX_PACKET_LEN)
 afa:	81 32       	cpi	r24, 0x21	; 33
 afc:	28 f4       	brcc	.+10     	; 0xb08 <Receive_Packet+0x28>
			{
				SPI_Read_Buf(RD_RX_PLOAD,buf,len);// read receive payload from RX_FIFO buffer
 afe:	81 e6       	ldi	r24, 0x61	; 97
 b00:	be 01       	movw	r22, r28
 b02:	41 2f       	mov	r20, r17
 b04:	77 de       	rcall	.-786    	; 0x7f4 <SPI_Read_Buf>
 b06:	03 c0       	rjmp	.+6      	; 0xb0e <Receive_Packet+0x2e>
			}
			else
			{
				SPI_Write_Reg(FLUSH_RX,0);//flush Rx
 b08:	82 ee       	ldi	r24, 0xE2	; 226
 b0a:	60 e0       	ldi	r22, 0x00	; 0
 b0c:	59 de       	rcall	.-846    	; 0x7c0 <SPI_Write_Reg>
			}

			fifo_sta=SPI_Read_Reg(FIFO_STATUS);	// read register FIFO_STATUS's value
 b0e:	87 e1       	ldi	r24, 0x17	; 23
 b10:	69 de       	rcall	.-814    	; 0x7e4 <SPI_Read_Reg>
							
		}while((fifo_sta&FIFO_STATUS_RX_EMPTY)==0); //while not empty
 b12:	80 ff       	sbrs	r24, 0
 b14:	ef cf       	rjmp	.-34     	; 0xaf4 <Receive_Packet+0x14>
 b16:	01 c0       	rjmp	.+2      	; 0xb1a <Receive_Packet+0x3a>
Return:
	None
**************************************************/
char Receive_Packet(char * buf, char buf_len)
{
	UINT8 len,i,sta,fifo_sta,value,chksum,aa, res = 0;
 b18:	10 e0       	ldi	r17, 0x00	; 0
		}
		
*/
		res = len;		
	}
	SPI_Write_Reg(WRITE_REG|STATUS,sta);// clear RX_DR or TX_DS or MAX_RT interrupt flag
 b1a:	87 e2       	ldi	r24, 0x27	; 39
 b1c:	60 2f       	mov	r22, r16
 b1e:	50 de       	rcall	.-864    	; 0x7c0 <SPI_Write_Reg>
	
	return res;	
}
 b20:	81 2f       	mov	r24, r17
 b22:	df 91       	pop	r29
 b24:	cf 91       	pop	r28
 b26:	1f 91       	pop	r17
 b28:	0f 91       	pop	r16
 b2a:	08 95       	ret

00000b2c <__eerd_block_m8>:
 b2c:	dc 01       	movw	r26, r24
 b2e:	cb 01       	movw	r24, r22

00000b30 <__eerd_blraw_m8>:
 b30:	fc 01       	movw	r30, r24
 b32:	e1 99       	sbic	0x1c, 1	; 28
 b34:	fe cf       	rjmp	.-4      	; 0xb32 <__eerd_blraw_m8+0x2>
 b36:	06 c0       	rjmp	.+12     	; 0xb44 <__eerd_blraw_m8+0x14>
 b38:	ff bb       	out	0x1f, r31	; 31
 b3a:	ee bb       	out	0x1e, r30	; 30
 b3c:	e0 9a       	sbi	0x1c, 0	; 28
 b3e:	31 96       	adiw	r30, 0x01	; 1
 b40:	0d b2       	in	r0, 0x1d	; 29
 b42:	0d 92       	st	X+, r0
 b44:	41 50       	subi	r20, 0x01	; 1
 b46:	50 40       	sbci	r21, 0x00	; 0
 b48:	b8 f7       	brcc	.-18     	; 0xb38 <__eerd_blraw_m8+0x8>
 b4a:	08 95       	ret

00000b4c <__eewr_block_m8>:
 b4c:	dc 01       	movw	r26, r24
 b4e:	cb 01       	movw	r24, r22
 b50:	02 c0       	rjmp	.+4      	; 0xb56 <__eewr_block_m8+0xa>
 b52:	2d 91       	ld	r18, X+
 b54:	05 d0       	rcall	.+10     	; 0xb60 <__eewr_r18_m8>
 b56:	41 50       	subi	r20, 0x01	; 1
 b58:	50 40       	sbci	r21, 0x00	; 0
 b5a:	d8 f7       	brcc	.-10     	; 0xb52 <__eewr_block_m8+0x6>
 b5c:	08 95       	ret

00000b5e <__eewr_byte_m8>:
 b5e:	26 2f       	mov	r18, r22

00000b60 <__eewr_r18_m8>:
 b60:	e1 99       	sbic	0x1c, 1	; 28
 b62:	fe cf       	rjmp	.-4      	; 0xb60 <__eewr_r18_m8>
 b64:	9f bb       	out	0x1f, r25	; 31
 b66:	8e bb       	out	0x1e, r24	; 30
 b68:	2d bb       	out	0x1d, r18	; 29
 b6a:	0f b6       	in	r0, 0x3f	; 63
 b6c:	f8 94       	cli
 b6e:	e2 9a       	sbi	0x1c, 2	; 28
 b70:	e1 9a       	sbi	0x1c, 1	; 28
 b72:	0f be       	out	0x3f, r0	; 63
 b74:	01 96       	adiw	r24, 0x01	; 1
 b76:	08 95       	ret

00000b78 <_exit>:
 b78:	f8 94       	cli

00000b7a <__stop_program>:
 b7a:	ff cf       	rjmp	.-2      	; 0xb7a <__stop_program>
