// Seed: 706107534
module module_0 (
    output tri1 id_0,
    output tri1 id_1,
    output tri  id_2,
    input  tri1 id_3
);
  wire id_5;
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  assign module_1.id_15 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    input tri1 id_2,
    inout tri0 id_3,
    input supply0 id_4,
    input tri id_5
    , id_22,
    output wand id_6,
    output tri1 id_7,
    input supply0 id_8,
    inout tri id_9,
    output wand id_10,
    input uwire id_11
    , id_23,
    input tri id_12,
    input wor id_13,
    output supply1 id_14,
    output supply1 id_15,
    input wire id_16,
    output tri1 id_17,
    output wor id_18,
    input wor id_19,
    output supply1 id_20
);
  logic id_24;
  ;
  module_0 modCall_1 (
      id_7,
      id_18,
      id_17,
      id_13
  );
endmodule
