{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556487709486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556487709495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 00:41:49 2019 " "Processing started: Mon Apr 29 00:41:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556487709495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487709495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487709496 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556487710465 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556487710465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_singlecyclearm.v 1 1 " "Found 1 design units, including 1 entities, in source file test_singlecyclearm.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_singlecyclearm " "Found entity 1: test_singlecyclearm" {  } { { "test_singlecyclearm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/test_singlecyclearm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file test_mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_mux_4to1 " "Found entity 1: test_mux_4to1" {  } { { "test_mux_4to1.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/test_mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file test_mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_mux_2to1 " "Found entity 1: test_mux_2to1" {  } { { "test_mux_2to1.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/test_mux_2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_decoder_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file test_decoder_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_decoder_2to4 " "Found entity 1: test_decoder_2to4" {  } { { "test_decoder_2to4.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/test_decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file test_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_alu " "Found entity 1: test_alu" {  } { { "test_alu.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/test_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecyclearm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file singlecyclearm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 singlecyclearm " "Found entity 1: singlecyclearm" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/singlecyclearm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720390 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "singlearm_decoder_controller.v(27) " "Verilog HDL warning at singlearm_decoder_controller.v(27): extended using \"x\" or \"z\"" {  } { { "singlearm_decoder_controller.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/singlearm_decoder_controller.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1556487720395 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "singlearm_decoder_controller.v(65) " "Verilog HDL warning at singlearm_decoder_controller.v(65): extended using \"x\" or \"z\"" {  } { { "singlearm_decoder_controller.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/singlearm_decoder_controller.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1556487720396 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "singlearm_decoder_controller.v(69) " "Verilog HDL warning at singlearm_decoder_controller.v(69): extended using \"x\" or \"z\"" {  } { { "singlearm_decoder_controller.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/singlearm_decoder_controller.v" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1556487720396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlearm_decoder_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file singlearm_decoder_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlearm_decoder_controller " "Found entity 1: singlearm_decoder_controller" {  } { { "singlearm_decoder_controller.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/singlearm_decoder_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlearm_conditional_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file singlearm_conditional_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlearm_conditional_controller " "Found entity 1: singlearm_conditional_controller" {  } { { "singlearm_conditional_controller.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/singlearm_conditional_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_reg_we.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_reg_we.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_reg_we " "Found entity 1: simple_reg_we" {  } { { "simple_reg_we.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/simple_reg_we.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_reg " "Found entity 1: simple_reg" {  } { { "simple_reg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/simple_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_arm.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter_arm.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_arm " "Found entity 1: shifter_arm" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/shifter_arm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720439 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shift_reg.v(10) " "Verilog HDL information at shift_reg.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "shift_reg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/shift_reg.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556487720445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/registerfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720471 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "pcreg.v(8) " "Verilog HDL warning at pcreg.v(8): extended using \"x\" or \"z\"" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/pcreg.v" 8 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1556487720476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcreg.v 1 1 " "Found 1 design units, including 1 entities, in source file pcreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcreg " "Found entity 1: pcreg" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/pcreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux_2to1.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/mux_2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instmem " "Found entity 1: instmem" {  } { { "instmem.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/instmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720512 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.v(12) " "Verilog HDL warning at extend.v(12): extended using \"x\" or \"z\"" {  } { { "extend.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/extend.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1556487720517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.v 1 1 " "Found 1 design units, including 1 entities, in source file extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme.bdf 1 1 " "Found 1 design units, including 1 entities, in source file deneme.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 deneme " "Found entity 1: deneme" {  } { { "deneme.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/deneme.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demultiplexer1_4.v 1 1 " "Found 1 design units, including 1 entities, in source file demultiplexer1_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexer1_4 " "Found entity 1: demultiplexer1_4" {  } { { "demultiplexer1_4.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/demultiplexer1_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demultiplexer1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file demultiplexer1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexer1_2 " "Found entity 1: demultiplexer1_2" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/demultiplexer1_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2to4 " "Found entity 1: decoder_2to4" {  } { { "decoder_2to4.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/datamem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y control_unit.v(9) " "Verilog HDL Declaration information at control_unit.v(9): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/control_unit.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556487720585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_value_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file constant_value_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 constant_value_generator " "Found entity 1: constant_value_generator" {  } { { "constant_value_generator.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/constant_value_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720601 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit alu.v(13) " "Verilog HDL Declaration warning at alu.v(13): \"bit\" is SystemVerilog-2005 keyword" {  } { { "alu.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/alu.v" 13 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1556487720606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720624 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "library.v " "Can't analyze file -- file library.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1556487720633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0nano_embedding.v 1 1 " "Found 1 design units, including 1 entities, in source file de0nano_embedding.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0nano_embedding " "Found entity 1: de0nano_embedding" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/de0nano_embedding.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multicycle.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multicycle " "Found entity 1: multicycle" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/multicycle.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datareg.v 1 1 " "Found 1 design units, including 1 entities, in source file datareg.v" { { "Info" "ISGN_ENTITY_NAME" "1 datareg " "Found entity 1: datareg" {  } { { "datareg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/datareg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcountreg.v 1 1 " "Found 1 design units, including 1 entities, in source file pcountreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcountreg " "Found entity 1: pcountreg" {  } { { "pcountreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/pcountreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemsematest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datamemsematest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datamemsematest " "Found entity 1: datamemsematest" {  } { { "datamemsematest.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/datamemsematest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_multicyclearm.v 1 1 " "Found 1 design units, including 1 entities, in source file test_multicyclearm.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_multicyclearm " "Found entity 1: test_multicyclearm" {  } { { "test_multicyclearm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/test_multicyclearm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file multi_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 multi_controller " "Found entity 1: multi_controller" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/multi_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556487720702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720702 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out mux_2to1.v(6) " "Verilog HDL Implicit Net warning at mux_2to1.v(6): created implicit net for \"out\"" {  } { { "mux_2to1.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/mux_2to1.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556487720703 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "out mux_2to1.v(1) " "Verilog HDL Module Declaration error at mux_2to1.v(1): port \"out\" is not declared as port" {  } { { "mux_2to1.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/mux_2to1.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1556487720717 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "O mux_2to1.v(2) " "Verilog HDL Module Declaration error at mux_2to1.v(2): top module port \"O\" is not found in the port list" {  } { { "mux_2to1.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/mux_2to1.v" 2 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1556487720717 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/de0nano_embedding.map.smsg " "Generated suppressed messages file C:/Users/Caner/Desktop/archlabs/lab4/laboratory_practice/de0nano_embedding.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720785 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556487720959 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 29 00:42:00 2019 " "Processing ended: Mon Apr 29 00:42:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556487720959 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556487720959 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556487720959 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556487720959 ""}
