# //  QuestaSim-64 6.5f Jun 16 2010 Linux 3.13.0-40-generic
# //
# //  Copyright 1991-2010 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading project arm_pipeline
# Compile of arm_alu.sv was successful.
# Compile of arm_barrel_shift.sv was successful.
# Compile of arm_control.sv was successful.
# Compile of arm_ex_stage.sv was successful.
# Compile of arm_id_stage.sv was successful.
# Compile of arm_if_stage.sv was successful.
# Compile of arm_mac.sv was successful.
# Compile of arm_mem.v was successful.
# Compile of arm_mem_stage.sv was successful.
# Compile of arm_top.sv was successful.
# Compile of arm_wb_stage.sv was successful.
# Compile of hazard_detect.sv was successful.
# Compile of regfile.v was successful.
# Compile of testbench.v was successful.
# 14 compiles, 0 failed with no errors. 
vsim work.testbench
# vsim work.testbench 
# Loading work.testbench
# Loading work.clock
# Loading sv_std.std
# Loading work.arm_top
# Loading work.arm_if_stage
# Loading work.arm_id_stage
# Loading work.hazard_detect
# Loading work.arm_control
# Loading work.arm_ex_stage
# Loading work.arm_barrel_shift
# Loading work.arm_alu
# Loading work.arm_mac
# Loading work.arm_mem_stage
# Loading work.arm_wb_stage
# Loading work.regfile
# Loading work.register
# Loading work.arm_mem
do /home/tong/myProject/ARM_Pipelining/lab3/sim/wave1.do
run
# ** Warning: (vsim-7) Failed to open readmem file "mem.data.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_mem.v(221)
#    Time: 0 ns  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.stack.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_mem.v(222)
#    Time: 0 ns  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.ktext.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_mem.v(223)
#    Time: 0 ns  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.kdata.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_mem.v(224)
#    Time: 0 ns  Iteration: 1  Instance: :testbench:Memory
run
run
run
run
run
run
run
run
run
quit -sim
# Compile of arm_alu.sv was successful.
# Compile of arm_barrel_shift.sv was successful.
# Compile of arm_control.sv was successful.
# Compile of arm_ex_stage.sv was successful.
# Compile of arm_id_stage.sv was successful.
# Compile of arm_if_stage.sv was successful.
# Compile of arm_mac.sv was successful.
# Compile of arm_mem.v was successful.
# Compile of arm_mem_stage.sv was successful.
# Compile of arm_top.sv was successful.
# Compile of arm_wb_stage.sv was successful.
# Compile of hazard_detect.sv was successful.
# Compile of regfile.v was successful.
# Compile of testbench.v was successful.
# 14 compiles, 0 failed with no errors. 
vsim work.testbench
# vsim work.testbench 
# Loading work.testbench
# Loading work.clock
# Loading sv_std.std
# Loading work.arm_top
# Loading work.arm_if_stage
# Loading work.arm_id_stage
# Loading work.hazard_detect
# Loading work.arm_control
# Loading work.arm_ex_stage
# Loading work.arm_barrel_shift
# Loading work.arm_alu
# Loading work.arm_mac
# Loading work.arm_mem_stage
# Loading work.arm_wb_stage
# Loading work.regfile
# Loading work.register
# Loading work.arm_mem
do /home/tong/myProject/ARM_Pipelining/lab3/sim/wave1.do
run
# ** Warning: (vsim-7) Failed to open readmem file "mem.data.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_mem.v(221)
#    Time: 0 ns  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.stack.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_mem.v(222)
#    Time: 0 ns  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.ktext.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_mem.v(223)
#    Time: 0 ns  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.kdata.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_mem.v(224)
#    Time: 0 ns  Iteration: 1  Instance: :testbench:Memory
run
run
run
run
run
quit -sim
# Compile of arm_alu.sv was successful.
# Compile of arm_barrel_shift.sv was successful.
# Compile of arm_control.sv was successful.
# Compile of arm_ex_stage.sv was successful.
# Compile of arm_id_stage.sv was successful.
# Compile of arm_if_stage.sv was successful.
# Compile of arm_mac.sv was successful.
# Compile of arm_mem.v was successful.
# Compile of arm_mem_stage.sv was successful.
# Compile of arm_top.sv was successful.
# Compile of arm_wb_stage.sv was successful.
# Compile of hazard_detect.sv was successful.
# Compile of regfile.v was successful.
# Compile of testbench.v was successful.
# 14 compiles, 0 failed with no errors. 
vsim work.testbench
# vsim work.testbench 
# Loading work.testbench
# Loading work.clock
# Loading sv_std.std
# Loading work.arm_top
# Loading work.arm_if_stage
# Loading work.arm_id_stage
# Loading work.hazard_detect
# Loading work.arm_control
# Loading work.arm_ex_stage
# Loading work.arm_barrel_shift
# Loading work.arm_alu
# Loading work.arm_mac
# Loading work.arm_mem_stage
# Loading work.arm_wb_stage
# Loading work.regfile
# Loading work.register
# Loading work.arm_mem
do /home/tong/myProject/ARM_Pipelining/lab3/sim/wave1.do
run
# ** Warning: (vsim-7) Failed to open readmem file "mem.data.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_mem.v(221)
#    Time: 0 ns  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.stack.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_mem.v(222)
#    Time: 0 ns  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.ktext.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_mem.v(223)
#    Time: 0 ns  Iteration: 1  Instance: :testbench:Memory
# ** Warning: (vsim-7) Failed to open readmem file "mem.kdata.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/tong/myProject/ARM_Pipelining/lab3/sim/src/arm_mem.v(224)
#    Time: 0 ns  Iteration: 1  Instance: :testbench:Memory
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit
