// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Weights_address0,
        Weights_ce0,
        Weights_q0,
        Weights_address1,
        Weights_ce1,
        Weights_q1,
        OutPadConv2_address0,
        OutPadConv2_ce0,
        OutPadConv2_q0,
        OutPadConv2_address1,
        OutPadConv2_ce1,
        OutPadConv2_q1,
        OutPadConv2_1_address0,
        OutPadConv2_1_ce0,
        OutPadConv2_1_q0,
        OutPadConv2_1_address1,
        OutPadConv2_1_ce1,
        OutPadConv2_1_q1,
        OutConv2_address0,
        OutConv2_ce0,
        OutConv2_we0,
        OutConv2_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 11'd1;
parameter    ap_ST_fsm_pp0_stage1 = 11'd2;
parameter    ap_ST_fsm_pp0_stage2 = 11'd4;
parameter    ap_ST_fsm_pp0_stage3 = 11'd8;
parameter    ap_ST_fsm_pp0_stage4 = 11'd16;
parameter    ap_ST_fsm_pp0_stage5 = 11'd32;
parameter    ap_ST_fsm_pp0_stage6 = 11'd64;
parameter    ap_ST_fsm_pp0_stage7 = 11'd128;
parameter    ap_ST_fsm_pp0_stage8 = 11'd256;
parameter    ap_ST_fsm_pp0_stage9 = 11'd512;
parameter    ap_ST_fsm_pp0_stage10 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] Weights_address0;
output   Weights_ce0;
input  [15:0] Weights_q0;
output  [13:0] Weights_address1;
output   Weights_ce1;
input  [15:0] Weights_q1;
output  [8:0] OutPadConv2_address0;
output   OutPadConv2_ce0;
input  [15:0] OutPadConv2_q0;
output  [8:0] OutPadConv2_address1;
output   OutPadConv2_ce1;
input  [15:0] OutPadConv2_q1;
output  [8:0] OutPadConv2_1_address0;
output   OutPadConv2_1_ce0;
input  [15:0] OutPadConv2_1_q0;
output  [8:0] OutPadConv2_1_address1;
output   OutPadConv2_1_ce1;
input  [15:0] OutPadConv2_1_q1;
output  [10:0] OutConv2_address0;
output   OutConv2_ce0;
output   OutConv2_we0;
output  [15:0] OutConv2_d0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln67_reg_2178;
reg    ap_condition_exit_pp0_iter0_stage10;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg  signed [15:0] reg_725;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
wire  signed [15:0] grp_fu_704_p3;
reg  signed [15:0] reg_730;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
wire   [15:0] grp_fu_711_p3;
reg  signed [15:0] reg_734;
reg  signed [15:0] reg_738;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_11001;
wire   [15:0] grp_fu_718_p3;
reg  signed [15:0] reg_743;
reg  signed [15:0] reg_747;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_11001;
reg  signed [15:0] reg_752;
reg  signed [15:0] reg_756;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_11001;
reg  signed [15:0] reg_761;
wire   [0:0] icmp_ln67_fu_783_p2;
wire    ap_block_pp0_stage0_11001;
wire   [7:0] select_ln67_fu_807_p3;
reg   [7:0] select_ln67_reg_2182;
reg   [7:0] select_ln67_reg_2182_pp0_iter1_reg;
wire   [3:0] select_ln67_1_fu_821_p3;
reg   [3:0] select_ln67_1_reg_2190;
reg   [3:0] select_ln67_1_reg_2190_pp0_iter1_reg;
wire   [8:0] empty_fu_853_p2;
reg   [8:0] empty_reg_2197;
wire   [7:0] empty_209_fu_859_p1;
reg   [7:0] empty_209_reg_2213;
wire   [0:0] trunc_ln69_fu_885_p1;
reg   [0:0] trunc_ln69_reg_2233;
wire   [6:0] lshr_ln1_fu_889_p4;
reg   [6:0] lshr_ln1_reg_2241;
wire   [7:0] zext_ln69_5_fu_1037_p1;
reg   [7:0] zext_ln69_5_reg_2324;
reg   [15:0] tmp_125_reg_2333;
wire   [8:0] zext_ln69_2_fu_1111_p1;
reg   [8:0] zext_ln69_2_reg_2378;
reg   [7:0] lshr_ln75_3_reg_2505;
reg  signed [15:0] Weights_load_39_reg_2515;
reg  signed [15:0] select_ln75_10_reg_2540;
reg  signed [15:0] Weights_load_41_reg_2570;
wire   [8:0] zext_ln69_4_fu_1412_p1;
reg   [8:0] zext_ln69_4_reg_2585;
reg  signed [15:0] select_ln75_13_reg_2601;
reg  signed [15:0] Weights_load_43_reg_2631;
reg  signed [15:0] select_ln75_15_reg_2656;
reg   [8:0] lshr_ln75_6_reg_2681;
reg  signed [15:0] Weights_load_45_reg_2691;
reg  signed [15:0] select_ln75_17_reg_2716;
wire    ap_block_pp0_stage10_11001;
reg  signed [15:0] Weights_load_46_reg_2746;
reg  signed [15:0] Weights_load_47_reg_2751;
reg  signed [15:0] select_ln75_18_reg_2766;
reg  signed [15:0] select_ln75_19_reg_2771;
wire   [10:0] add_ln77_1_fu_1930_p2;
reg   [10:0] add_ln77_1_reg_2926;
wire    ap_block_pp0_stage0_subdone;
wire   [63:0] arrayidx18_sum_1122_cast_fu_869_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] arrayidx18_sum_2134_cast_fu_880_p1;
wire   [63:0] zext_ln75_fu_915_p1;
wire   [63:0] zext_ln75_1_fu_927_p1;
wire   [63:0] arrayidx18_sum_cast_fu_953_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] arrayidx18_sum_3146_cast_fu_967_p1;
wire   [63:0] zext_ln69_3_fu_972_p1;
wire   [63:0] zext_ln75_2_fu_1003_p1;
wire   [63:0] arrayidx18_sum_4_cast_fu_1022_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] arrayidx18_sum_1_cast_fu_1032_p1;
wire   [63:0] zext_ln75_3_fu_1069_p1;
wire   [63:0] zext_ln75_4_fu_1081_p1;
wire   [63:0] arrayidx18_sum_1_1_cast_fu_1096_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] arrayidx18_sum_1_2_cast_fu_1106_p1;
wire   [63:0] zext_ln75_5_fu_1141_p1;
wire   [63:0] zext_ln75_6_fu_1152_p1;
wire   [63:0] arrayidx18_sum_1_3_cast_fu_1167_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] arrayidx18_sum_1_4_cast_fu_1177_p1;
wire   [63:0] zext_ln75_7_fu_1218_p1;
wire   [63:0] zext_ln75_8_fu_1229_p1;
wire   [63:0] arrayidx18_sum_2_cast_fu_1244_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] arrayidx18_sum_2_1_cast_fu_1254_p1;
wire   [63:0] zext_ln75_9_fu_1285_p1;
wire   [63:0] zext_ln75_10_fu_1306_p1;
wire   [63:0] arrayidx18_sum_2_2_cast_fu_1336_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] arrayidx18_sum_2_3_cast_fu_1346_p1;
wire   [63:0] zext_ln75_11_fu_1377_p1;
wire   [63:0] zext_ln75_12_fu_1383_p1;
wire   [63:0] arrayidx18_sum_2_4_cast_fu_1397_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] arrayidx18_sum_3_cast_fu_1407_p1;
wire   [63:0] zext_ln75_13_fu_1441_p1;
wire   [63:0] zext_ln75_14_fu_1453_p1;
wire   [63:0] arrayidx18_sum_3_1_cast_fu_1468_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] arrayidx18_sum_3_2_cast_fu_1478_p1;
wire   [63:0] zext_ln75_15_fu_1523_p1;
wire   [63:0] zext_ln75_16_fu_1534_p1;
wire   [63:0] arrayidx18_sum_3_3_cast_fu_1565_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] arrayidx18_sum_3_4_cast_fu_1575_p1;
wire   [63:0] zext_ln75_17_fu_1601_p1;
wire   [63:0] zext_ln75_18_fu_1611_p1;
wire   [63:0] arrayidx17_sum_cast_fu_1881_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln77_fu_1967_p1;
reg   [7:0] y_fu_164;
wire   [7:0] add_ln75_fu_899_p2;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_y_load;
reg   [3:0] n_fu_168;
reg   [3:0] ap_sig_allocacmp_n_load;
reg   [10:0] indvar_flatten30_fu_172;
wire   [10:0] add_ln67_fu_789_p2;
reg   [10:0] ap_sig_allocacmp_indvar_flatten30_load;
reg    Weights_ce1_local;
reg   [13:0] Weights_address1_local;
reg    Weights_ce0_local;
reg   [13:0] Weights_address0_local;
reg    OutPadConv2_ce1_local;
reg   [8:0] OutPadConv2_address1_local;
reg    OutPadConv2_ce0_local;
reg   [8:0] OutPadConv2_address0_local;
reg    OutPadConv2_1_ce1_local;
reg   [8:0] OutPadConv2_1_address1_local;
reg    OutPadConv2_1_ce0_local;
reg   [8:0] OutPadConv2_1_address0_local;
reg    OutConv2_we0_local;
wire   [15:0] select_ln77_fu_1977_p3;
reg    OutConv2_ce0_local;
wire   [0:0] icmp_ln69_fu_801_p2;
wire   [3:0] add_ln67_1_fu_815_p2;
wire   [7:0] tmp_fu_829_p3;
wire   [5:0] tmp_144_fu_841_p3;
wire   [8:0] p_shl52_fu_837_p1;
wire   [8:0] p_shl53_fu_849_p1;
wire   [7:0] arrayidx18_sum_1122_fu_863_p2;
wire   [7:0] arrayidx18_sum_2134_fu_874_p2;
wire   [6:0] lshr_ln75_1_fu_905_p4;
wire   [6:0] add_ln75_2_fu_921_p2;
wire   [7:0] arrayidx18_sum_fu_948_p2;
wire   [7:0] arrayidx18_sum_3146_fu_962_p2;
wire  signed [15:0] select_ln75_1_fu_977_p3;
wire   [7:0] add_ln75_4_fu_988_p2;
wire   [6:0] lshr_ln75_4_fu_993_p4;
wire   [7:0] arrayidx18_sum_4_fu_1017_p2;
wire   [7:0] arrayidx18_sum_1_fu_1027_p2;
wire   [23:0] mul_ln75_fu_1044_p2;
wire   [6:0] add_ln75_6_fu_1064_p2;
wire   [7:0] add_ln75_8_fu_1075_p2;
wire   [7:0] arrayidx18_sum_1_1_fu_1091_p2;
wire   [7:0] arrayidx18_sum_1_2_fu_1101_p2;
wire   [8:0] add_ln75_10_fu_1125_p2;
wire   [7:0] lshr_ln75_8_fu_1131_p4;
wire   [7:0] add_ln75_12_fu_1147_p2;
wire   [8:0] arrayidx18_sum_1_3_fu_1162_p2;
wire   [8:0] arrayidx18_sum_1_4_fu_1172_p2;
wire  signed [23:0] tmp_126_fu_1182_p1;
wire   [23:0] grp_fu_1986_p3;
wire   [15:0] tmp_126_fu_1182_p4;
wire   [8:0] add_ln75_14_fu_1203_p2;
wire   [7:0] lshr_ln75_s_fu_1208_p4;
wire   [7:0] add_ln75_16_fu_1224_p2;
wire   [8:0] arrayidx18_sum_2_fu_1239_p2;
wire   [8:0] arrayidx18_sum_2_1_fu_1249_p2;
wire  signed [23:0] tmp_127_fu_1259_p1;
wire   [23:0] grp_fu_1995_p3;
wire   [15:0] tmp_127_fu_1259_p4;
wire   [7:0] add_ln75_18_fu_1280_p2;
wire   [8:0] add_ln75_20_fu_1291_p2;
wire   [7:0] lshr_ln75_2_fu_1296_p4;
wire   [8:0] add_ln75_24_fu_1312_p2;
wire   [8:0] arrayidx18_sum_2_2_fu_1331_p2;
wire   [8:0] arrayidx18_sum_2_3_fu_1341_p2;
wire  signed [23:0] tmp_s_fu_1351_p1;
wire   [23:0] grp_fu_2004_p3;
wire   [15:0] tmp_s_fu_1351_p4;
wire   [7:0] add_ln75_22_fu_1372_p2;
wire   [8:0] arrayidx18_sum_2_4_fu_1392_p2;
wire   [8:0] arrayidx18_sum_3_fu_1402_p2;
wire  signed [23:0] tmp_128_fu_1415_p1;
wire   [23:0] grp_fu_2013_p3;
wire   [15:0] tmp_128_fu_1415_p4;
wire   [7:0] add_ln75_26_fu_1436_p2;
wire   [8:0] add_ln75_28_fu_1447_p2;
wire   [8:0] arrayidx18_sum_3_1_fu_1463_p2;
wire   [8:0] arrayidx18_sum_3_2_fu_1473_p2;
wire  signed [23:0] tmp_129_fu_1486_p1;
wire   [23:0] grp_fu_2022_p3;
wire   [15:0] tmp_129_fu_1486_p4;
wire   [9:0] zext_ln69_1_fu_1483_p1;
wire   [9:0] add_ln75_30_fu_1507_p2;
wire   [8:0] lshr_ln75_5_fu_1513_p4;
wire   [8:0] add_ln75_32_fu_1529_p2;
wire   [9:0] add_ln75_34_fu_1540_p2;
wire   [8:0] arrayidx18_sum_3_3_fu_1560_p2;
wire   [8:0] arrayidx18_sum_3_4_fu_1570_p2;
wire  signed [23:0] tmp_130_fu_1580_p1;
wire   [23:0] grp_fu_2031_p3;
wire   [15:0] tmp_130_fu_1580_p4;
wire   [8:0] add_ln75_36_fu_1606_p2;
wire  signed [23:0] tmp_131_fu_1621_p1;
wire   [23:0] grp_fu_2040_p3;
wire   [15:0] tmp_131_fu_1621_p4;
wire  signed [23:0] tmp_132_fu_1644_p1;
wire   [23:0] grp_fu_2049_p3;
wire   [15:0] tmp_132_fu_1644_p4;
wire  signed [23:0] tmp_133_fu_1669_p1;
wire   [23:0] grp_fu_2058_p3;
wire   [15:0] tmp_133_fu_1669_p4;
wire  signed [23:0] tmp_134_fu_1693_p1;
wire   [23:0] grp_fu_2067_p3;
wire   [15:0] tmp_134_fu_1693_p4;
wire  signed [23:0] tmp_135_fu_1717_p1;
wire   [23:0] grp_fu_2076_p3;
wire   [15:0] tmp_135_fu_1717_p4;
wire  signed [23:0] tmp_136_fu_1741_p1;
wire   [23:0] grp_fu_2085_p3;
wire   [15:0] tmp_136_fu_1741_p4;
wire  signed [23:0] tmp_137_fu_1765_p1;
wire   [23:0] grp_fu_2094_p3;
wire   [15:0] tmp_137_fu_1765_p4;
wire  signed [23:0] tmp_138_fu_1789_p1;
wire   [23:0] grp_fu_2103_p3;
wire   [15:0] tmp_138_fu_1789_p4;
wire  signed [23:0] tmp_139_fu_1812_p1;
wire   [23:0] grp_fu_2112_p3;
wire   [15:0] tmp_139_fu_1812_p4;
wire  signed [23:0] tmp_140_fu_1835_p1;
wire   [23:0] grp_fu_2121_p3;
wire   [15:0] tmp_140_fu_1835_p4;
wire  signed [23:0] tmp_141_fu_1855_p1;
wire   [23:0] grp_fu_2130_p3;
wire   [15:0] tmp_141_fu_1855_p4;
wire   [8:0] zext_ln67_fu_1872_p1;
wire   [8:0] arrayidx17_sum_fu_1875_p2;
wire   [8:0] tmp_145_fu_1893_p3;
wire   [10:0] p_shl_fu_1886_p3;
wire   [10:0] p_shl51_fu_1900_p1;
wire  signed [23:0] tmp_142_fu_1913_p1;
wire   [23:0] grp_fu_2139_p3;
wire   [15:0] tmp_142_fu_1913_p4;
wire   [10:0] zext_ln69_fu_1910_p1;
wire   [10:0] empty_210_fu_1904_p2;
wire  signed [15:0] conv_i_i16_i86_i80_fu_1936_p0;
wire  signed [23:0] trunc_ln6_fu_1940_p1;
wire   [23:0] grp_fu_2148_p3;
wire  signed [15:0] trunc_ln6_fu_1940_p4;
wire  signed [16:0] sext_ln77_fu_1949_p1;
wire  signed [16:0] conv_i_i16_i86_i80_fu_1936_p1;
wire   [16:0] add_ln77_fu_1953_p2;
wire  signed [15:0] add_ln77_2_fu_1971_p0;
wire   [0:0] tmp_146_fu_1959_p3;
wire   [15:0] add_ln77_2_fu_1971_p2;
wire   [23:0] grp_fu_1986_p2;
wire   [23:0] grp_fu_1995_p2;
wire   [23:0] grp_fu_2004_p2;
wire   [23:0] grp_fu_2013_p2;
wire   [23:0] grp_fu_2022_p2;
wire   [23:0] grp_fu_2031_p2;
wire   [23:0] grp_fu_2040_p2;
wire   [23:0] grp_fu_2049_p2;
wire   [23:0] grp_fu_2058_p2;
wire   [23:0] grp_fu_2067_p2;
wire   [23:0] grp_fu_2076_p2;
wire   [23:0] grp_fu_2085_p2;
wire   [23:0] grp_fu_2094_p2;
wire   [23:0] grp_fu_2103_p2;
wire   [23:0] grp_fu_2112_p2;
wire   [23:0] grp_fu_2121_p2;
wire   [23:0] grp_fu_2130_p2;
wire   [23:0] grp_fu_2139_p2;
wire   [23:0] grp_fu_2148_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter1_stage0;
reg    ap_idle_pp0_0to0;
reg   [10:0] ap_NS_fsm;
reg    ap_idle_pp0_1to2;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 y_fu_164 = 8'd0;
#0 n_fu_168 = 4'd0;
#0 indvar_flatten30_fu_172 = 11'd0;
#0 ap_done_reg = 1'b0;
end

CNN_mul_16s_16s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_16s_16s_24_1_1_U102(
    .din0(grp_fu_704_p3),
    .din1(Weights_q1),
    .dout(mul_ln75_fu_1044_p2)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U103(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln75_1_fu_977_p3),
    .din1(Weights_q1),
    .din2(grp_fu_1986_p2),
    .ce(1'b1),
    .dout(grp_fu_1986_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U104(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_730),
    .din1(reg_725),
    .din2(grp_fu_1995_p2),
    .ce(1'b1),
    .dout(grp_fu_1995_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U105(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_734),
    .din1(reg_725),
    .din2(grp_fu_2004_p2),
    .ce(1'b1),
    .dout(grp_fu_2004_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U106(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_743),
    .din1(reg_725),
    .din2(grp_fu_2013_p2),
    .ce(1'b1),
    .dout(grp_fu_2013_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U107(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_730),
    .din1(reg_738),
    .din2(grp_fu_2022_p2),
    .ce(1'b1),
    .dout(grp_fu_2022_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U108(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_734),
    .din1(reg_725),
    .din2(grp_fu_2031_p2),
    .ce(1'b1),
    .dout(grp_fu_2031_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U109(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_752),
    .din1(reg_747),
    .din2(grp_fu_2040_p2),
    .ce(1'b1),
    .dout(grp_fu_2040_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U110(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_761),
    .din1(reg_738),
    .din2(grp_fu_2049_p2),
    .ce(1'b1),
    .dout(grp_fu_2049_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U111(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_730),
    .din1(reg_756),
    .din2(grp_fu_2058_p2),
    .ce(1'b1),
    .dout(grp_fu_2058_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U112(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln75_10_reg_2540),
    .din1(reg_725),
    .din2(grp_fu_2067_p2),
    .ce(1'b1),
    .dout(grp_fu_2067_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U113(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_734),
    .din1(Weights_load_39_reg_2515),
    .din2(grp_fu_2076_p2),
    .ce(1'b1),
    .dout(grp_fu_2076_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U114(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_752),
    .din1(reg_747),
    .din2(grp_fu_2085_p2),
    .ce(1'b1),
    .dout(grp_fu_2085_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U115(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln75_13_reg_2601),
    .din1(Weights_load_41_reg_2570),
    .din2(grp_fu_2094_p2),
    .ce(1'b1),
    .dout(grp_fu_2094_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U116(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_743),
    .din1(reg_738),
    .din2(grp_fu_2103_p2),
    .ce(1'b1),
    .dout(grp_fu_2103_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U117(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln75_15_reg_2656),
    .din1(Weights_load_43_reg_2631),
    .din2(grp_fu_2112_p2),
    .ce(1'b1),
    .dout(grp_fu_2112_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U118(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_761),
    .din1(reg_756),
    .din2(grp_fu_2121_p2),
    .ce(1'b1),
    .dout(grp_fu_2121_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U119(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln75_17_reg_2716),
    .din1(Weights_load_45_reg_2691),
    .din2(grp_fu_2130_p2),
    .ce(1'b1),
    .dout(grp_fu_2130_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U120(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln75_18_reg_2766),
    .din1(Weights_load_46_reg_2746),
    .din2(grp_fu_2139_p2),
    .ce(1'b1),
    .dout(grp_fu_2139_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U121(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln75_19_reg_2771),
    .din1(Weights_load_47_reg_2751),
    .din2(grp_fu_2148_p2),
    .ce(1'b1),
    .dout(grp_fu_2148_p3)
);

CNN_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage10),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage10)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage10_subdone) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage10_subdone) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter1_stage0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln67_fu_783_p2 == 1'd0))) begin
            indvar_flatten30_fu_172 <= add_ln67_fu_789_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten30_fu_172 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln67_fu_783_p2 == 1'd0))) begin
            n_fu_168 <= select_ln67_1_fu_821_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            n_fu_168 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_725 <= Weights_q1;
    end else if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_725 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_738 <= Weights_q1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        reg_738 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0_reg == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            reg_747 <= Weights_q1;
        end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            reg_747 <= Weights_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0_reg == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            reg_756 <= Weights_q1;
        end else if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            reg_756 <= Weights_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln67_fu_783_p2 == 1'd0))) begin
            y_fu_164 <= add_ln75_fu_899_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            y_fu_164 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        Weights_load_39_reg_2515 <= Weights_q0;
        select_ln75_10_reg_2540 <= grp_fu_704_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        Weights_load_41_reg_2570 <= Weights_q0;
        select_ln75_13_reg_2601 <= grp_fu_711_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        Weights_load_43_reg_2631 <= Weights_q0;
        select_ln75_15_reg_2656 <= grp_fu_704_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        Weights_load_45_reg_2691 <= Weights_q0;
        select_ln75_17_reg_2716 <= grp_fu_704_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        Weights_load_46_reg_2746 <= Weights_q1;
        Weights_load_47_reg_2751 <= Weights_q0;
        select_ln75_18_reg_2766 <= grp_fu_711_p3;
        select_ln75_19_reg_2771 <= grp_fu_704_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        add_ln77_1_reg_2926 <= add_ln77_1_fu_1930_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_209_reg_2213[7 : 2] <= empty_209_fu_859_p1[7 : 2];
        empty_reg_2197[8 : 2] <= empty_fu_853_p2[8 : 2];
        icmp_ln67_reg_2178 <= icmp_ln67_fu_783_p2;
        lshr_ln1_reg_2241 <= {{select_ln67_fu_807_p3[7:1]}};
        select_ln67_1_reg_2190 <= select_ln67_1_fu_821_p3;
        select_ln67_1_reg_2190_pp0_iter1_reg <= select_ln67_1_reg_2190;
        select_ln67_reg_2182 <= select_ln67_fu_807_p3;
        select_ln67_reg_2182_pp0_iter1_reg <= select_ln67_reg_2182;
        trunc_ln69_reg_2233 <= trunc_ln69_fu_885_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        lshr_ln75_3_reg_2505 <= {{add_ln75_24_fu_1312_p2[8:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        lshr_ln75_6_reg_2681 <= {{add_ln75_34_fu_1540_p2[9:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_730 <= grp_fu_704_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_734 <= grp_fu_711_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_743 <= grp_fu_718_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_752 <= grp_fu_704_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_761 <= grp_fu_711_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_125_reg_2333 <= {{mul_ln75_fu_1044_p2[23:8]}};
        zext_ln69_5_reg_2324[6 : 0] <= zext_ln69_5_fu_1037_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        zext_ln69_2_reg_2378[7 : 0] <= zext_ln69_2_fu_1111_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        zext_ln69_4_reg_2585[6 : 0] <= zext_ln69_4_fu_1412_p1[6 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        OutConv2_ce0_local = 1'b1;
    end else begin
        OutConv2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        OutConv2_we0_local = 1'b1;
    end else begin
        OutConv2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (trunc_ln69_reg_2233 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        OutPadConv2_1_address0_local = zext_ln75_18_fu_1611_p1;
    end else if (((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (trunc_ln69_reg_2233 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        OutPadConv2_1_address0_local = zext_ln75_17_fu_1601_p1;
    end else if (((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (trunc_ln69_reg_2233 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        OutPadConv2_1_address0_local = zext_ln75_16_fu_1534_p1;
    end else if (((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (trunc_ln69_reg_2233 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        OutPadConv2_1_address0_local = zext_ln75_15_fu_1523_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        OutPadConv2_1_address0_local = zext_ln75_14_fu_1453_p1;
    end else if (((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (trunc_ln69_reg_2233 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        OutPadConv2_1_address0_local = zext_ln75_12_fu_1383_p1;
    end else if (((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (trunc_ln69_reg_2233 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        OutPadConv2_1_address0_local = zext_ln75_11_fu_1377_p1;
    end else if (((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (trunc_ln69_reg_2233 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        OutPadConv2_1_address0_local = zext_ln75_10_fu_1306_p1;
    end else if (((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (trunc_ln69_reg_2233 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        OutPadConv2_1_address0_local = zext_ln75_9_fu_1285_p1;
    end else if (((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (trunc_ln69_reg_2233 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        OutPadConv2_1_address0_local = zext_ln75_8_fu_1229_p1;
    end else if (((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (trunc_ln69_reg_2233 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        OutPadConv2_1_address0_local = zext_ln75_7_fu_1218_p1;
    end else if (((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (trunc_ln69_reg_2233 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        OutPadConv2_1_address0_local = zext_ln75_6_fu_1152_p1;
    end else if (((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (trunc_ln69_reg_2233 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        OutPadConv2_1_address0_local = zext_ln75_5_fu_1141_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        OutPadConv2_1_address0_local = zext_ln75_4_fu_1081_p1;
    end else if (((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (trunc_ln69_reg_2233 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        OutPadConv2_1_address0_local = zext_ln75_2_fu_1003_p1;
    end else if (((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (trunc_ln69_reg_2233 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        OutPadConv2_1_address0_local = zext_ln69_3_fu_972_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        OutPadConv2_1_address0_local = zext_ln75_1_fu_927_p1;
    end else begin
        OutPadConv2_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        OutPadConv2_1_address1_local = zext_ln75_13_fu_1441_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        OutPadConv2_1_address1_local = zext_ln75_3_fu_1069_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        OutPadConv2_1_address1_local = zext_ln75_fu_915_p1;
    end else begin
        OutPadConv2_1_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (trunc_ln69_reg_2233 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (trunc_ln69_reg_2233 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln69_reg_2233 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln69_reg_2233 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln69_reg_2233 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln69_reg_2233 == 1'd0) & (1'b1 
    == ap_CS_fsm_pp0_stage5)) | ((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln69_reg_2233 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln69_reg_2233 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln69_reg_2233 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln69_reg_2233 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln69_reg_2233 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln69_reg_2233 
    == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln69_reg_2233 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln69_reg_2233 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        OutPadConv2_1_ce0_local = 1'b1;
    end else begin
        OutPadConv2_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        OutPadConv2_1_ce1_local = 1'b1;
    end else begin
        OutPadConv2_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (trunc_ln69_reg_2233 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        OutPadConv2_address0_local = zext_ln75_18_fu_1611_p1;
    end else if (((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (trunc_ln69_reg_2233 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        OutPadConv2_address0_local = zext_ln75_17_fu_1601_p1;
    end else if (((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (trunc_ln69_reg_2233 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        OutPadConv2_address0_local = zext_ln75_16_fu_1534_p1;
    end else if (((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (trunc_ln69_reg_2233 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        OutPadConv2_address0_local = zext_ln75_15_fu_1523_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        OutPadConv2_address0_local = zext_ln75_14_fu_1453_p1;
    end else if (((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (trunc_ln69_reg_2233 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        OutPadConv2_address0_local = zext_ln75_12_fu_1383_p1;
    end else if (((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (trunc_ln69_reg_2233 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        OutPadConv2_address0_local = zext_ln75_11_fu_1377_p1;
    end else if (((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (trunc_ln69_reg_2233 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        OutPadConv2_address0_local = zext_ln75_10_fu_1306_p1;
    end else if (((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (trunc_ln69_reg_2233 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        OutPadConv2_address0_local = zext_ln75_9_fu_1285_p1;
    end else if (((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (trunc_ln69_reg_2233 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        OutPadConv2_address0_local = zext_ln75_8_fu_1229_p1;
    end else if (((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (trunc_ln69_reg_2233 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        OutPadConv2_address0_local = zext_ln75_7_fu_1218_p1;
    end else if (((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (trunc_ln69_reg_2233 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        OutPadConv2_address0_local = zext_ln75_6_fu_1152_p1;
    end else if (((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (trunc_ln69_reg_2233 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        OutPadConv2_address0_local = zext_ln75_5_fu_1141_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        OutPadConv2_address0_local = zext_ln75_4_fu_1081_p1;
    end else if (((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (trunc_ln69_reg_2233 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        OutPadConv2_address0_local = zext_ln75_2_fu_1003_p1;
    end else if (((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (trunc_ln69_reg_2233 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        OutPadConv2_address0_local = zext_ln69_3_fu_972_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        OutPadConv2_address0_local = zext_ln75_1_fu_927_p1;
    end else begin
        OutPadConv2_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        OutPadConv2_address1_local = zext_ln75_13_fu_1441_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        OutPadConv2_address1_local = zext_ln75_3_fu_1069_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        OutPadConv2_address1_local = zext_ln75_fu_915_p1;
    end else begin
        OutPadConv2_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (trunc_ln69_reg_2233 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (trunc_ln69_reg_2233 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln69_reg_2233 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln69_reg_2233 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln69_reg_2233 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln69_reg_2233 == 1'd0) & (1'b1 
    == ap_CS_fsm_pp0_stage5)) | ((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln69_reg_2233 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln69_reg_2233 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln69_reg_2233 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln69_reg_2233 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln69_reg_2233 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln69_reg_2233 
    == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln69_reg_2233 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln67_reg_2178 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln69_reg_2233 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        OutPadConv2_ce0_local = 1'b1;
    end else begin
        OutPadConv2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        OutPadConv2_ce1_local = 1'b1;
    end else begin
        OutPadConv2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        Weights_address0_local = arrayidx17_sum_cast_fu_1881_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        Weights_address0_local = arrayidx18_sum_3_4_cast_fu_1575_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        Weights_address0_local = arrayidx18_sum_3_2_cast_fu_1478_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        Weights_address0_local = arrayidx18_sum_3_cast_fu_1407_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        Weights_address0_local = arrayidx18_sum_2_3_cast_fu_1346_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        Weights_address0_local = arrayidx18_sum_2_1_cast_fu_1254_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        Weights_address0_local = arrayidx18_sum_1_4_cast_fu_1177_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        Weights_address0_local = arrayidx18_sum_1_2_cast_fu_1106_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        Weights_address0_local = arrayidx18_sum_1_cast_fu_1032_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Weights_address0_local = arrayidx18_sum_3146_cast_fu_967_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Weights_address0_local = arrayidx18_sum_2134_cast_fu_880_p1;
    end else begin
        Weights_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        Weights_address1_local = arrayidx18_sum_3_3_cast_fu_1565_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        Weights_address1_local = arrayidx18_sum_3_1_cast_fu_1468_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        Weights_address1_local = arrayidx18_sum_2_4_cast_fu_1397_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        Weights_address1_local = arrayidx18_sum_2_2_cast_fu_1336_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        Weights_address1_local = arrayidx18_sum_2_cast_fu_1244_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        Weights_address1_local = arrayidx18_sum_1_3_cast_fu_1167_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        Weights_address1_local = arrayidx18_sum_1_1_cast_fu_1096_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        Weights_address1_local = arrayidx18_sum_4_cast_fu_1022_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Weights_address1_local = arrayidx18_sum_cast_fu_953_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Weights_address1_local = arrayidx18_sum_1122_cast_fu_869_p1;
    end else begin
        Weights_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 
    == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        Weights_ce0_local = 1'b1;
    end else begin
        Weights_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 
    == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        Weights_ce1_local = 1'b1;
    end else begin
        Weights_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln67_reg_2178 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_subdone) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_condition_exit_pp0_iter0_stage10 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage10 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln67_reg_2178 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_subdone) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten30_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten30_load = indvar_flatten30_fu_172;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_n_load = 4'd0;
    end else begin
        ap_sig_allocacmp_n_load = n_fu_168;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_y_load = 8'd0;
    end else begin
        ap_sig_allocacmp_y_load = y_fu_164;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter1_stage0) & (ap_idle_pp0_0to0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OutConv2_address0 = zext_ln77_fu_1967_p1;

assign OutConv2_ce0 = OutConv2_ce0_local;

assign OutConv2_d0 = select_ln77_fu_1977_p3;

assign OutConv2_we0 = OutConv2_we0_local;

assign OutPadConv2_1_address0 = OutPadConv2_1_address0_local;

assign OutPadConv2_1_address1 = OutPadConv2_1_address1_local;

assign OutPadConv2_1_ce0 = OutPadConv2_1_ce0_local;

assign OutPadConv2_1_ce1 = OutPadConv2_1_ce1_local;

assign OutPadConv2_address0 = OutPadConv2_address0_local;

assign OutPadConv2_address1 = OutPadConv2_address1_local;

assign OutPadConv2_ce0 = OutPadConv2_ce0_local;

assign OutPadConv2_ce1 = OutPadConv2_ce1_local;

assign Weights_address0 = Weights_address0_local;

assign Weights_address1 = Weights_address1_local;

assign Weights_ce0 = Weights_ce0_local;

assign Weights_ce1 = Weights_ce1_local;

assign add_ln67_1_fu_815_p2 = (ap_sig_allocacmp_n_load + 4'd1);

assign add_ln67_fu_789_p2 = (ap_sig_allocacmp_indvar_flatten30_load + 11'd1);

assign add_ln75_10_fu_1125_p2 = (zext_ln69_2_fu_1111_p1 + 9'd165);

assign add_ln75_12_fu_1147_p2 = (zext_ln69_5_reg_2324 + 8'd83);

assign add_ln75_14_fu_1203_p2 = (zext_ln69_2_reg_2378 + 9'd167);

assign add_ln75_16_fu_1224_p2 = (zext_ln69_5_reg_2324 + 8'd84);

assign add_ln75_18_fu_1280_p2 = ($signed(zext_ln69_5_reg_2324) + $signed(8'd164));

assign add_ln75_20_fu_1291_p2 = ($signed(zext_ln69_2_reg_2378) + $signed(9'd329));

assign add_ln75_22_fu_1372_p2 = ($signed(zext_ln69_5_reg_2324) + $signed(8'd165));

assign add_ln75_24_fu_1312_p2 = ($signed(zext_ln69_2_reg_2378) + $signed(9'd331));

assign add_ln75_26_fu_1436_p2 = ($signed(zext_ln69_5_reg_2324) + $signed(8'd166));

assign add_ln75_28_fu_1447_p2 = (zext_ln69_4_fu_1412_p1 + 9'd246);

assign add_ln75_2_fu_921_p2 = (lshr_ln1_fu_889_p4 + 7'd1);

assign add_ln75_30_fu_1507_p2 = (zext_ln69_1_fu_1483_p1 + 10'd493);

assign add_ln75_32_fu_1529_p2 = (zext_ln69_4_reg_2585 + 9'd247);

assign add_ln75_34_fu_1540_p2 = (zext_ln69_1_fu_1483_p1 + 10'd495);

assign add_ln75_36_fu_1606_p2 = (zext_ln69_4_reg_2585 + 9'd248);

assign add_ln75_4_fu_988_p2 = (select_ln67_reg_2182 + 8'd3);

assign add_ln75_6_fu_1064_p2 = (lshr_ln1_reg_2241 + 7'd2);

assign add_ln75_8_fu_1075_p2 = (zext_ln69_5_fu_1037_p1 + 8'd82);

assign add_ln75_fu_899_p2 = (select_ln67_fu_807_p3 + 8'd1);

assign add_ln77_1_fu_1930_p2 = (zext_ln69_fu_1910_p1 + empty_210_fu_1904_p2);

assign add_ln77_2_fu_1971_p0 = Weights_q0;

assign add_ln77_2_fu_1971_p2 = ($signed(add_ln77_2_fu_1971_p0) + $signed(trunc_ln6_fu_1940_p4));

assign add_ln77_fu_1953_p2 = ($signed(sext_ln77_fu_1949_p1) + $signed(conv_i_i16_i86_i80_fu_1936_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage10;

assign ap_ready = ap_ready_sig;

assign arrayidx17_sum_cast_fu_1881_p1 = arrayidx17_sum_fu_1875_p2;

assign arrayidx17_sum_fu_1875_p2 = ($signed(zext_ln67_fu_1872_p1) + $signed(9'd268));

assign arrayidx18_sum_1122_cast_fu_869_p1 = arrayidx18_sum_1122_fu_863_p2;

assign arrayidx18_sum_1122_fu_863_p2 = (empty_209_fu_859_p1 + 8'd109);

assign arrayidx18_sum_1_1_cast_fu_1096_p1 = arrayidx18_sum_1_1_fu_1091_p2;

assign arrayidx18_sum_1_1_fu_1091_p2 = (empty_209_reg_2213 + 8'd114);

assign arrayidx18_sum_1_2_cast_fu_1106_p1 = arrayidx18_sum_1_2_fu_1101_p2;

assign arrayidx18_sum_1_2_fu_1101_p2 = (empty_209_reg_2213 + 8'd115);

assign arrayidx18_sum_1_3_cast_fu_1167_p1 = arrayidx18_sum_1_3_fu_1162_p2;

assign arrayidx18_sum_1_3_fu_1162_p2 = (empty_reg_2197 + 9'd116);

assign arrayidx18_sum_1_4_cast_fu_1177_p1 = arrayidx18_sum_1_4_fu_1172_p2;

assign arrayidx18_sum_1_4_fu_1172_p2 = (empty_reg_2197 + 9'd117);

assign arrayidx18_sum_1_cast_fu_1032_p1 = arrayidx18_sum_1_fu_1027_p2;

assign arrayidx18_sum_1_fu_1027_p2 = (empty_209_reg_2213 + 8'd113);

assign arrayidx18_sum_2134_cast_fu_880_p1 = arrayidx18_sum_2134_fu_874_p2;

assign arrayidx18_sum_2134_fu_874_p2 = (empty_209_fu_859_p1 + 8'd110);

assign arrayidx18_sum_2_1_cast_fu_1254_p1 = arrayidx18_sum_2_1_fu_1249_p2;

assign arrayidx18_sum_2_1_fu_1249_p2 = (empty_reg_2197 + 9'd119);

assign arrayidx18_sum_2_2_cast_fu_1336_p1 = arrayidx18_sum_2_2_fu_1331_p2;

assign arrayidx18_sum_2_2_fu_1331_p2 = (empty_reg_2197 + 9'd120);

assign arrayidx18_sum_2_3_cast_fu_1346_p1 = arrayidx18_sum_2_3_fu_1341_p2;

assign arrayidx18_sum_2_3_fu_1341_p2 = (empty_reg_2197 + 9'd121);

assign arrayidx18_sum_2_4_cast_fu_1397_p1 = arrayidx18_sum_2_4_fu_1392_p2;

assign arrayidx18_sum_2_4_fu_1392_p2 = (empty_reg_2197 + 9'd122);

assign arrayidx18_sum_2_cast_fu_1244_p1 = arrayidx18_sum_2_fu_1239_p2;

assign arrayidx18_sum_2_fu_1239_p2 = (empty_reg_2197 + 9'd118);

assign arrayidx18_sum_3146_cast_fu_967_p1 = arrayidx18_sum_3146_fu_962_p2;

assign arrayidx18_sum_3146_fu_962_p2 = (empty_209_reg_2213 + 8'd111);

assign arrayidx18_sum_3_1_cast_fu_1468_p1 = arrayidx18_sum_3_1_fu_1463_p2;

assign arrayidx18_sum_3_1_fu_1463_p2 = (empty_reg_2197 + 9'd124);

assign arrayidx18_sum_3_2_cast_fu_1478_p1 = arrayidx18_sum_3_2_fu_1473_p2;

assign arrayidx18_sum_3_2_fu_1473_p2 = (empty_reg_2197 + 9'd125);

assign arrayidx18_sum_3_3_cast_fu_1565_p1 = arrayidx18_sum_3_3_fu_1560_p2;

assign arrayidx18_sum_3_3_fu_1560_p2 = (empty_reg_2197 + 9'd126);

assign arrayidx18_sum_3_4_cast_fu_1575_p1 = arrayidx18_sum_3_4_fu_1570_p2;

assign arrayidx18_sum_3_4_fu_1570_p2 = (empty_reg_2197 + 9'd127);

assign arrayidx18_sum_3_cast_fu_1407_p1 = arrayidx18_sum_3_fu_1402_p2;

assign arrayidx18_sum_3_fu_1402_p2 = (empty_reg_2197 + 9'd123);

assign arrayidx18_sum_4_cast_fu_1022_p1 = arrayidx18_sum_4_fu_1017_p2;

assign arrayidx18_sum_4_fu_1017_p2 = (empty_209_reg_2213 + 8'd112);

assign arrayidx18_sum_cast_fu_953_p1 = arrayidx18_sum_fu_948_p2;

assign arrayidx18_sum_fu_948_p2 = (empty_209_reg_2213 + 8'd108);

assign conv_i_i16_i86_i80_fu_1936_p0 = Weights_q0;

assign conv_i_i16_i86_i80_fu_1936_p1 = conv_i_i16_i86_i80_fu_1936_p0;

assign empty_209_fu_859_p1 = empty_fu_853_p2[7:0];

assign empty_210_fu_1904_p2 = (p_shl_fu_1886_p3 + p_shl51_fu_1900_p1);

assign empty_fu_853_p2 = (p_shl52_fu_837_p1 + p_shl53_fu_849_p1);

assign grp_fu_1986_p2 = {{tmp_125_reg_2333}, {8'd0}};

assign grp_fu_1995_p2 = {{tmp_126_fu_1182_p4}, {8'd0}};

assign grp_fu_2004_p2 = {{tmp_127_fu_1259_p4}, {8'd0}};

assign grp_fu_2013_p2 = {{tmp_s_fu_1351_p4}, {8'd0}};

assign grp_fu_2022_p2 = {{tmp_128_fu_1415_p4}, {8'd0}};

assign grp_fu_2031_p2 = {{tmp_129_fu_1486_p4}, {8'd0}};

assign grp_fu_2040_p2 = {{tmp_130_fu_1580_p4}, {8'd0}};

assign grp_fu_2049_p2 = {{tmp_131_fu_1621_p4}, {8'd0}};

assign grp_fu_2058_p2 = {{tmp_132_fu_1644_p4}, {8'd0}};

assign grp_fu_2067_p2 = {{tmp_133_fu_1669_p4}, {8'd0}};

assign grp_fu_2076_p2 = {{tmp_134_fu_1693_p4}, {8'd0}};

assign grp_fu_2085_p2 = {{tmp_135_fu_1717_p4}, {8'd0}};

assign grp_fu_2094_p2 = {{tmp_136_fu_1741_p4}, {8'd0}};

assign grp_fu_2103_p2 = {{tmp_137_fu_1765_p4}, {8'd0}};

assign grp_fu_2112_p2 = {{tmp_138_fu_1789_p4}, {8'd0}};

assign grp_fu_2121_p2 = {{tmp_139_fu_1812_p4}, {8'd0}};

assign grp_fu_2130_p2 = {{tmp_140_fu_1835_p4}, {8'd0}};

assign grp_fu_2139_p2 = {{tmp_141_fu_1855_p4}, {8'd0}};

assign grp_fu_2148_p2 = {{tmp_142_fu_1913_p4}, {8'd0}};

assign grp_fu_704_p3 = ((trunc_ln69_reg_2233[0:0] == 1'b1) ? OutPadConv2_1_q0 : OutPadConv2_q0);

assign grp_fu_711_p3 = ((trunc_ln69_reg_2233[0:0] == 1'b1) ? OutPadConv2_q0 : OutPadConv2_1_q0);

assign grp_fu_718_p3 = ((trunc_ln69_reg_2233[0:0] == 1'b1) ? OutPadConv2_1_q1 : OutPadConv2_q1);

assign icmp_ln67_fu_783_p2 = ((ap_sig_allocacmp_indvar_flatten30_load == 11'd1280) ? 1'b1 : 1'b0);

assign icmp_ln69_fu_801_p2 = ((ap_sig_allocacmp_y_load == 8'd160) ? 1'b1 : 1'b0);

assign lshr_ln1_fu_889_p4 = {{select_ln67_fu_807_p3[7:1]}};

assign lshr_ln75_1_fu_905_p4 = {{add_ln75_fu_899_p2[7:1]}};

assign lshr_ln75_2_fu_1296_p4 = {{add_ln75_20_fu_1291_p2[8:1]}};

assign lshr_ln75_4_fu_993_p4 = {{add_ln75_4_fu_988_p2[7:1]}};

assign lshr_ln75_5_fu_1513_p4 = {{add_ln75_30_fu_1507_p2[9:1]}};

assign lshr_ln75_8_fu_1131_p4 = {{add_ln75_10_fu_1125_p2[8:1]}};

assign lshr_ln75_s_fu_1208_p4 = {{add_ln75_14_fu_1203_p2[8:1]}};

assign p_shl51_fu_1900_p1 = tmp_145_fu_1893_p3;

assign p_shl52_fu_837_p1 = tmp_fu_829_p3;

assign p_shl53_fu_849_p1 = tmp_144_fu_841_p3;

assign p_shl_fu_1886_p3 = {{select_ln67_1_reg_2190_pp0_iter1_reg}, {7'd0}};

assign select_ln67_1_fu_821_p3 = ((icmp_ln69_fu_801_p2[0:0] == 1'b1) ? add_ln67_1_fu_815_p2 : ap_sig_allocacmp_n_load);

assign select_ln67_fu_807_p3 = ((icmp_ln69_fu_801_p2[0:0] == 1'b1) ? 8'd0 : ap_sig_allocacmp_y_load);

assign select_ln75_1_fu_977_p3 = ((trunc_ln69_reg_2233[0:0] == 1'b1) ? OutPadConv2_q1 : OutPadConv2_1_q1);

assign select_ln77_fu_1977_p3 = ((tmp_146_fu_1959_p3[0:0] == 1'b1) ? 16'd0 : add_ln77_2_fu_1971_p2);

assign sext_ln77_fu_1949_p1 = trunc_ln6_fu_1940_p4;

assign tmp_126_fu_1182_p1 = grp_fu_1986_p3;

assign tmp_126_fu_1182_p4 = {{tmp_126_fu_1182_p1[23:8]}};

assign tmp_127_fu_1259_p1 = grp_fu_1995_p3;

assign tmp_127_fu_1259_p4 = {{tmp_127_fu_1259_p1[23:8]}};

assign tmp_128_fu_1415_p1 = grp_fu_2013_p3;

assign tmp_128_fu_1415_p4 = {{tmp_128_fu_1415_p1[23:8]}};

assign tmp_129_fu_1486_p1 = grp_fu_2022_p3;

assign tmp_129_fu_1486_p4 = {{tmp_129_fu_1486_p1[23:8]}};

assign tmp_130_fu_1580_p1 = grp_fu_2031_p3;

assign tmp_130_fu_1580_p4 = {{tmp_130_fu_1580_p1[23:8]}};

assign tmp_131_fu_1621_p1 = grp_fu_2040_p3;

assign tmp_131_fu_1621_p4 = {{tmp_131_fu_1621_p1[23:8]}};

assign tmp_132_fu_1644_p1 = grp_fu_2049_p3;

assign tmp_132_fu_1644_p4 = {{tmp_132_fu_1644_p1[23:8]}};

assign tmp_133_fu_1669_p1 = grp_fu_2058_p3;

assign tmp_133_fu_1669_p4 = {{tmp_133_fu_1669_p1[23:8]}};

assign tmp_134_fu_1693_p1 = grp_fu_2067_p3;

assign tmp_134_fu_1693_p4 = {{tmp_134_fu_1693_p1[23:8]}};

assign tmp_135_fu_1717_p1 = grp_fu_2076_p3;

assign tmp_135_fu_1717_p4 = {{tmp_135_fu_1717_p1[23:8]}};

assign tmp_136_fu_1741_p1 = grp_fu_2085_p3;

assign tmp_136_fu_1741_p4 = {{tmp_136_fu_1741_p1[23:8]}};

assign tmp_137_fu_1765_p1 = grp_fu_2094_p3;

assign tmp_137_fu_1765_p4 = {{tmp_137_fu_1765_p1[23:8]}};

assign tmp_138_fu_1789_p1 = grp_fu_2103_p3;

assign tmp_138_fu_1789_p4 = {{tmp_138_fu_1789_p1[23:8]}};

assign tmp_139_fu_1812_p1 = grp_fu_2112_p3;

assign tmp_139_fu_1812_p4 = {{tmp_139_fu_1812_p1[23:8]}};

assign tmp_140_fu_1835_p1 = grp_fu_2121_p3;

assign tmp_140_fu_1835_p4 = {{tmp_140_fu_1835_p1[23:8]}};

assign tmp_141_fu_1855_p1 = grp_fu_2130_p3;

assign tmp_141_fu_1855_p4 = {{tmp_141_fu_1855_p1[23:8]}};

assign tmp_142_fu_1913_p1 = grp_fu_2139_p3;

assign tmp_142_fu_1913_p4 = {{tmp_142_fu_1913_p1[23:8]}};

assign tmp_144_fu_841_p3 = {{select_ln67_1_fu_821_p3}, {2'd0}};

assign tmp_145_fu_1893_p3 = {{select_ln67_1_reg_2190_pp0_iter1_reg}, {5'd0}};

assign tmp_146_fu_1959_p3 = add_ln77_fu_1953_p2[32'd16];

assign tmp_fu_829_p3 = {{select_ln67_1_fu_821_p3}, {4'd0}};

assign tmp_s_fu_1351_p1 = grp_fu_2004_p3;

assign tmp_s_fu_1351_p4 = {{tmp_s_fu_1351_p1[23:8]}};

assign trunc_ln69_fu_885_p1 = select_ln67_fu_807_p3[0:0];

assign trunc_ln6_fu_1940_p1 = grp_fu_2148_p3;

assign trunc_ln6_fu_1940_p4 = {{trunc_ln6_fu_1940_p1[23:8]}};

assign zext_ln67_fu_1872_p1 = select_ln67_1_reg_2190_pp0_iter1_reg;

assign zext_ln69_1_fu_1483_p1 = select_ln67_reg_2182;

assign zext_ln69_2_fu_1111_p1 = select_ln67_reg_2182;

assign zext_ln69_3_fu_972_p1 = lshr_ln1_reg_2241;

assign zext_ln69_4_fu_1412_p1 = lshr_ln1_reg_2241;

assign zext_ln69_5_fu_1037_p1 = lshr_ln1_reg_2241;

assign zext_ln69_fu_1910_p1 = select_ln67_reg_2182_pp0_iter1_reg;

assign zext_ln75_10_fu_1306_p1 = lshr_ln75_2_fu_1296_p4;

assign zext_ln75_11_fu_1377_p1 = add_ln75_22_fu_1372_p2;

assign zext_ln75_12_fu_1383_p1 = lshr_ln75_3_reg_2505;

assign zext_ln75_13_fu_1441_p1 = add_ln75_26_fu_1436_p2;

assign zext_ln75_14_fu_1453_p1 = add_ln75_28_fu_1447_p2;

assign zext_ln75_15_fu_1523_p1 = lshr_ln75_5_fu_1513_p4;

assign zext_ln75_16_fu_1534_p1 = add_ln75_32_fu_1529_p2;

assign zext_ln75_17_fu_1601_p1 = lshr_ln75_6_reg_2681;

assign zext_ln75_18_fu_1611_p1 = add_ln75_36_fu_1606_p2;

assign zext_ln75_1_fu_927_p1 = add_ln75_2_fu_921_p2;

assign zext_ln75_2_fu_1003_p1 = lshr_ln75_4_fu_993_p4;

assign zext_ln75_3_fu_1069_p1 = add_ln75_6_fu_1064_p2;

assign zext_ln75_4_fu_1081_p1 = add_ln75_8_fu_1075_p2;

assign zext_ln75_5_fu_1141_p1 = lshr_ln75_8_fu_1131_p4;

assign zext_ln75_6_fu_1152_p1 = add_ln75_12_fu_1147_p2;

assign zext_ln75_7_fu_1218_p1 = lshr_ln75_s_fu_1208_p4;

assign zext_ln75_8_fu_1229_p1 = add_ln75_16_fu_1224_p2;

assign zext_ln75_9_fu_1285_p1 = add_ln75_18_fu_1280_p2;

assign zext_ln75_fu_915_p1 = lshr_ln75_1_fu_905_p4;

assign zext_ln77_fu_1967_p1 = add_ln77_1_reg_2926;

always @ (posedge ap_clk) begin
    empty_reg_2197[1:0] <= 2'b00;
    empty_209_reg_2213[1:0] <= 2'b00;
    zext_ln69_5_reg_2324[7] <= 1'b0;
    zext_ln69_2_reg_2378[8] <= 1'b0;
    zext_ln69_4_reg_2585[8:7] <= 2'b00;
end

endmodule //CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2
