verilog xil_defaultlib --include "E:/Xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../newCNNZ7.gen/sources_1/bd/design_1/ipshared/6dcf" --include "../../../../newCNNZ7.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../newCNNZ7.gen/sources_1/bd/design_1/ipshared/f42d/hdl" \
"../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ipshared/07a9/src/CNNAccelerator.v" \
"../../../bd/design_1/ipshared/07a9/src/CNNAccelerator_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/07a9/src/CNNAccelerator_v1_0.v" \
"../../../bd/design_1/ip/design_1_cnnRandomMem_0_0/sim/design_1_cnnRandomMem_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
