-- Hoogle documentation, generated by Haddock
-- See Hoogle, http://www.haskell.org/hoogle/


-- | CAES Language for Synchronous Hardware - Verilog backend
--   
--   CλaSH (pronounced ‘clash’) is a functional hardware description
--   language that borrows both its syntax and semantics from the
--   functional programming language Haskell. The merits of using a
--   functional language to describe hardware comes from the fact that
--   combinational circuits can be directly modelled as mathematical
--   functions and that functional languages lend themselves very well at
--   describing and (de-)composing mathematical functions.
--   
--   This package provides:
--   
--   <ul>
--   <li>Verilog Backend</li>
--   </ul>
@package clash-verilog
@version 0.5.7


-- | Generate SystemVerilog for assorted Netlist datatypes
module CLaSH.Backend.Verilog

-- | State for the <a>VerilogM</a> monad:
data VerilogState
instance Backend VerilogState
