/* bench 11733.4.0 c6828b43d63d */
/* bench 11733.4.1 ffb9d0329c00 */
/* bench 11733.4.2 f594ab95daaf */
/* bench 11733.4.3 81f3f363d2e2 */
/* bench 11733.4.4 eea1d48fc8a4 */
/* bench 11733.4.5 8ed0a1c8d267 */
/* bench 11733.4.6 4f7cff63085c */
/* bench 11733.4.7 59e2452836c5 */
/* bench 11733.4.8 db68e63d58db */
/* bench 11733.4.9 b6ca745b6626 */
/* bench 11733.4.10 ee37495977cb */
/* bench 11733.4.11 765a19f67ee4 */
/* bench 11733.4.12 761fc0f61565 */
#ifndef _ASM_UM_BARRIER_H_
#define _ASM_UM_BARRIER_H_

#include <asm/alternative.h>

/*
 * Force strict CPU ordering.
 * And yes, this is required on UP too when we're talking
 * to devices.
 */
#ifdef CONFIG_X86_32

#define mb()	alternative("lock; addl $0,0(%%esp)", "mfence", X86_FEATURE_XMM2)
#define rmb()	alternative("lock; addl $0,0(%%esp)", "lfence", X86_FEATURE_XMM2)
#define wmb()	alternative("lock; addl $0,0(%%esp)", "sfence", X86_FEATURE_XMM)

#else /* CONFIG_X86_32 */

#define mb()	asm volatile("mfence" : : : "memory")
#define rmb()	asm volatile("lfence" : : : "memory")
#define wmb()	asm volatile("sfence" : : : "memory")

#endif /* CONFIG_X86_32 */

#include <asm-generic/barrier.h>
/* bench 135.1.0 e20cbd3bec12 */
/* bench 135.1.1 2401bb68f127 */
/* bench 135.1.2 f2c5e5eda614 */
/* bench 135.1.3 aa6a66b553d0 */
/* bench 135.1.4 d45ca4caea8b */
/* bench 135.1.5 989b10668244 */
/* bench 135.1.6 5757b2b3f71e */
