/* Generated by Yosys 0.7+627 (git sha1 e275692e, clang 5.0.2 -fPIC -Os) */

module AND(a, b, y);
  input [1:0] a;
  input [2:0] b;
  output y;
  assign y = a & b;
endmodule
