Keyword: stop mode
Occurrences: 18
================================================================================

Page    1: 4 Kbytes of SRAM in Backup domain                                • Voltage scaling in Run and Stop mode (6
Page    8: Table 36.   Typical and maximum current consumption in Stop mode, regulator ON. . . . . . . . . . . . . 114
Page   29: •   Stop mode (SVOS3 to SVOS5)
Page   29: –    Scale 3: peripheral with wakeup from Stop mode capabilities (UART, SPI, I2C,
Page   29: –    Scale 4 and 5 where the peripheral with wakeup from Stop mode is disabled
Page   29: The peripheral functionality is disabled but wakeup from Stop mode is possible
Page   35: the processor, power domains and/or D3 domain from Stop mode.
Page   38: All comparators can wake up from Stop mode, generate interrupts and breaks for the timers,
Page   45: The low-power timers have an independent clock and is running also in Stop mode if it is
Page   45: clocked by LSE, LSI or an external clock. It is able to wakeup the devices from Stop mode.
Page   47: •   Wakeup from Stop mode on address match
Page   48: wake up the MCU from Stop mode.The wakeup from Stop mode is programmable and can
Page   49: system from Stop mode. The wakeup from Stop mode are programmable and can be done
Page   49: 9600 baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame
Page   51: •    Able to operate in and wake up from Stop mode
Page   53: controller to wakeup the MCU from Stop mode on data reception.
Page  114: Table 36. Typical and maximum current consumption in Stop mode, regulator ON
Page  351: current consumption in Stop mode, regulator ON, Table 37: Typical and maximum
