<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ChimeraTK-DeviceAccess: ChimeraTK::LNMBackendRegisterInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ChimeraTK_Logo_whitebg.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ChimeraTK-DeviceAccess
   &#160;<span id="projectnumber">master</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('class_chimera_t_k_1_1_l_n_m_backend_register_info.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="class_chimera_t_k_1_1_l_n_m_backend_register_info-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">ChimeraTK::LNMBackendRegisterInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="class_chimera_t_k_1_1_register_info.html" title="DeviceBackend-independent register description. ">RegisterInfo</a> structure for the <a class="el" href="class_chimera_t_k_1_1_logical_name_mapping_backend.html" title="Backend to map logical register names onto real hardware registers. ">LogicalNameMappingBackend</a>.  
 <a href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html">LNMBackendRegisterInfo.h</a>&gt;</code></p>
<div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Inheritance diagram for ChimeraTK::LNMBackendRegisterInfo:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="class_chimera_t_k_1_1_l_n_m_backend_register_info__inherit__graph.svg" width="275" height="112"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="closed.png" alt="+"/> Collaboration diagram for ChimeraTK::LNMBackendRegisterInfo:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="class_chimera_t_k_1_1_l_n_m_backend_register_info__coll__graph.svg" width="100%" height="600"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_chimera_t_k_1_1_l_n_m_backend_register_info_1_1_value_table.html">ValueTable</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hold values of CONSTANT or VARIABLE types in a type-dependent table.  <a href="struct_chimera_t_k_1_1_l_n_m_backend_register_info_1_1_value_table.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:ad28901d58a7faa46c9075a9f5f46787b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#ad28901d58a7faa46c9075a9f5f46787b">TargetType</a> { <br />
&#160;&#160;<a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#ad28901d58a7faa46c9075a9f5f46787ba464bac7271c91e146fddec802a1076e5">INVALID</a>, 
<a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#ad28901d58a7faa46c9075a9f5f46787bacd0adc96aa9e60939e2a010d91510f60">REGISTER</a>, 
<a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#ad28901d58a7faa46c9075a9f5f46787ba4fa75b6bb761d6e2f1e64b7eb1225cf8">CHANNEL</a>, 
<a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#ad28901d58a7faa46c9075a9f5f46787ba31ddcac9356415b3567341d34a9adede">BIT</a>, 
<br />
&#160;&#160;<a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#ad28901d58a7faa46c9075a9f5f46787ba8ce29512674d44455434a1034ea3de7d">CONSTANT</a>, 
<a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#ad28901d58a7faa46c9075a9f5f46787ba4ec9fd489be4c3384dbafebd980148e7">VARIABLE</a>
<br />
 }<tr class="memdesc:ad28901d58a7faa46c9075a9f5f46787b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Potential target types.  <a href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#ad28901d58a7faa46c9075a9f5f46787b">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ad28901d58a7faa46c9075a9f5f46787b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_types_class_chimera_t_k_1_1_register_info"><td colspan="2" onclick="javascript:toggleInherit('pub_types_class_chimera_t_k_1_1_register_info')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="class_chimera_t_k_1_1_register_info.html">ChimeraTK::RegisterInfo</a></td></tr>
<tr class="memitem:a860f659821e8bfab2804820bb42bb9d8 inherit pub_types_class_chimera_t_k_1_1_register_info"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_chimera_t_k_1_1_register_info.html#a860f659821e8bfab2804820bb42bb9d8">FundamentalType</a> { <br />
&#160;&#160;<a class="el" href="class_chimera_t_k_1_1_register_info.html#a860f659821e8bfab2804820bb42bb9d8a49057168d24dc9566533ec48326ced2c">FundamentalType::numeric</a>, 
<a class="el" href="class_chimera_t_k_1_1_register_info.html#a860f659821e8bfab2804820bb42bb9d8ab45cffe084dd3d20d928bee85e7b0f21">FundamentalType::string</a>, 
<a class="el" href="class_chimera_t_k_1_1_register_info.html#a860f659821e8bfab2804820bb42bb9d8a84e2c64f38f78ba3ea5c905ab5a2da27">FundamentalType::boolean</a>, 
<a class="el" href="class_chimera_t_k_1_1_register_info.html#a860f659821e8bfab2804820bb42bb9d8aba7879f8819d6b74aa4dd9e24b2fe90e">FundamentalType::nodata</a>, 
<br />
&#160;&#160;<a class="el" href="class_chimera_t_k_1_1_register_info.html#a860f659821e8bfab2804820bb42bb9d8a5e543256c480ac577d30f76f9120eb74">FundamentalType::undefined</a>
<br />
 }<tr class="memdesc:a860f659821e8bfab2804820bb42bb9d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum for the fundamental data types.  <a href="class_chimera_t_k_1_1_register_info.html#a860f659821e8bfab2804820bb42bb9d8">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:a860f659821e8bfab2804820bb42bb9d8 inherit pub_types_class_chimera_t_k_1_1_register_info"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af7a8a9232ef67407ebc7081b25510cce"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#af7a8a9232ef67407ebc7081b25510cce">LNMBackendRegisterInfo</a> ()</td></tr>
<tr class="memdesc:af7a8a9232ef67407ebc7081b25510cce"><td class="mdescLeft">&#160;</td><td class="mdescRight">constuctor: initialise values  <a href="#af7a8a9232ef67407ebc7081b25510cce">More...</a><br /></td></tr>
<tr class="separator:af7a8a9232ef67407ebc7081b25510cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15124f8b7e8aedbc4a1cbdbb5b78225f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_chimera_t_k_1_1_register_path.html">RegisterPath</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#a15124f8b7e8aedbc4a1cbdbb5b78225f">getRegisterName</a> () const override</td></tr>
<tr class="memdesc:a15124f8b7e8aedbc4a1cbdbb5b78225f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return full path name of the register (including modules)  <a href="#a15124f8b7e8aedbc4a1cbdbb5b78225f">More...</a><br /></td></tr>
<tr class="separator:a15124f8b7e8aedbc4a1cbdbb5b78225f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77065ed1981822f356f143dcb136bd47"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#a77065ed1981822f356f143dcb136bd47">getNumberOfElements</a> () const override</td></tr>
<tr class="memdesc:a77065ed1981822f356f143dcb136bd47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return number of elements per channel.  <a href="#a77065ed1981822f356f143dcb136bd47">More...</a><br /></td></tr>
<tr class="separator:a77065ed1981822f356f143dcb136bd47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31d811ed9e170e794f5c65cf9bd5d33d"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#a31d811ed9e170e794f5c65cf9bd5d33d">getNumberOfDimensions</a> () const override</td></tr>
<tr class="memdesc:a31d811ed9e170e794f5c65cf9bd5d33d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return number of dimensions of this register.  <a href="#a31d811ed9e170e794f5c65cf9bd5d33d">More...</a><br /></td></tr>
<tr class="separator:a31d811ed9e170e794f5c65cf9bd5d33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9419885cc47cd49e71660f079047ea2b"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#a9419885cc47cd49e71660f079047ea2b">getNumberOfChannels</a> () const override</td></tr>
<tr class="memdesc:a9419885cc47cd49e71660f079047ea2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return number of channels in register.  <a href="#a9419885cc47cd49e71660f079047ea2b">More...</a><br /></td></tr>
<tr class="separator:a9419885cc47cd49e71660f079047ea2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65649048b65d5ea484e510d389eeae3a"><td class="memItemLeft" align="right" valign="top">const DataDescriptor &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#a65649048b65d5ea484e510d389eeae3a">getDataDescriptor</a> () const override</td></tr>
<tr class="memdesc:a65649048b65d5ea484e510d389eeae3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return desciption of the actual payload data for this register.  <a href="#a65649048b65d5ea484e510d389eeae3a">More...</a><br /></td></tr>
<tr class="separator:a65649048b65d5ea484e510d389eeae3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1dbd642172674091c39b188dbdd7942"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#ab1dbd642172674091c39b188dbdd7942">isReadable</a> () const override</td></tr>
<tr class="memdesc:ab1dbd642172674091c39b188dbdd7942"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return whether the register is readable.  <a href="#ab1dbd642172674091c39b188dbdd7942">More...</a><br /></td></tr>
<tr class="separator:ab1dbd642172674091c39b188dbdd7942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad059e76a50742d83b31e0997b61006fa"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#ad059e76a50742d83b31e0997b61006fa">isWriteable</a> () const override</td></tr>
<tr class="memdesc:ad059e76a50742d83b31e0997b61006fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return whether the register is writeable.  <a href="#ad059e76a50742d83b31e0997b61006fa">More...</a><br /></td></tr>
<tr class="separator:ad059e76a50742d83b31e0997b61006fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d915425d300ff6b398831727717509e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_chimera_t_k_1_1_access_mode_flags.html">AccessModeFlags</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#a8d915425d300ff6b398831727717509e">getSupportedAccessModes</a> () const override</td></tr>
<tr class="memdesc:a8d915425d300ff6b398831727717509e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return all supported AccessModes for this register.  <a href="#a8d915425d300ff6b398831727717509e">More...</a><br /></td></tr>
<tr class="separator:a8d915425d300ff6b398831727717509e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_class_chimera_t_k_1_1_register_info"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_class_chimera_t_k_1_1_register_info')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="class_chimera_t_k_1_1_register_info.html">ChimeraTK::RegisterInfo</a></td></tr>
<tr class="memitem:a92a66342bceca280cef3846e74b051c6 inherit pub_methods_class_chimera_t_k_1_1_register_info"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_chimera_t_k_1_1_register_info.html#a92a66342bceca280cef3846e74b051c6">~RegisterInfo</a> ()</td></tr>
<tr class="memdesc:a92a66342bceca280cef3846e74b051c6 inherit pub_methods_class_chimera_t_k_1_1_register_info"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual destructor.  <a href="class_chimera_t_k_1_1_register_info.html#a92a66342bceca280cef3846e74b051c6">More...</a><br /></td></tr>
<tr class="separator:a92a66342bceca280cef3846e74b051c6 inherit pub_methods_class_chimera_t_k_1_1_register_info"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:ae9e252ec92f84503971f1a0ecb418d5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_chimera_t_k_1_1_register_path.html">RegisterPath</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#ae9e252ec92f84503971f1a0ecb418d5c">name</a></td></tr>
<tr class="memdesc:ae9e252ec92f84503971f1a0ecb418d5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Name of the registrer.  <a href="#ae9e252ec92f84503971f1a0ecb418d5c">More...</a><br /></td></tr>
<tr class="separator:ae9e252ec92f84503971f1a0ecb418d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac207ec46daf9ba7cae5a125fd9093a17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#ad28901d58a7faa46c9075a9f5f46787b">TargetType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#ac207ec46daf9ba7cae5a125fd9093a17">targetType</a></td></tr>
<tr class="memdesc:ac207ec46daf9ba7cae5a125fd9093a17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of the target.  <a href="#ac207ec46daf9ba7cae5a125fd9093a17">More...</a><br /></td></tr>
<tr class="separator:ac207ec46daf9ba7cae5a125fd9093a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab574ea38cd9b4463f5f32aeac3d749de"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#ab574ea38cd9b4463f5f32aeac3d749de">deviceName</a></td></tr>
<tr class="memdesc:ab574ea38cd9b4463f5f32aeac3d749de"><td class="mdescLeft">&#160;</td><td class="mdescRight">The target device alias.  <a href="#ab574ea38cd9b4463f5f32aeac3d749de">More...</a><br /></td></tr>
<tr class="separator:ab574ea38cd9b4463f5f32aeac3d749de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63d9bdc5b457a66aafb74564870813d5"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#a63d9bdc5b457a66aafb74564870813d5">registerName</a></td></tr>
<tr class="memdesc:a63d9bdc5b457a66aafb74564870813d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">The target register name.  <a href="#a63d9bdc5b457a66aafb74564870813d5">More...</a><br /></td></tr>
<tr class="separator:a63d9bdc5b457a66aafb74564870813d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55b619b3fd1ea5d913de5c5f6f297939"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#a55b619b3fd1ea5d913de5c5f6f297939">firstIndex</a></td></tr>
<tr class="memdesc:a55b619b3fd1ea5d913de5c5f6f297939"><td class="mdescLeft">&#160;</td><td class="mdescRight">The first index in the range.  <a href="#a55b619b3fd1ea5d913de5c5f6f297939">More...</a><br /></td></tr>
<tr class="separator:a55b619b3fd1ea5d913de5c5f6f297939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae879f16025dbb58c01bb1c406abf7f1"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#aae879f16025dbb58c01bb1c406abf7f1">length</a></td></tr>
<tr class="memdesc:aae879f16025dbb58c01bb1c406abf7f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">The length of the range (i.e.  <a href="#aae879f16025dbb58c01bb1c406abf7f1">More...</a><br /></td></tr>
<tr class="separator:aae879f16025dbb58c01bb1c406abf7f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff42f74c45e0976b23e7842469af46da"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#aff42f74c45e0976b23e7842469af46da">channel</a></td></tr>
<tr class="memdesc:aff42f74c45e0976b23e7842469af46da"><td class="mdescLeft">&#160;</td><td class="mdescRight">The channel of the target 2D register (if TargetType::CHANNEL)  <a href="#aff42f74c45e0976b23e7842469af46da">More...</a><br /></td></tr>
<tr class="separator:aff42f74c45e0976b23e7842469af46da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1027e2cac947b434f1d861bfa07a18c"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#af1027e2cac947b434f1d861bfa07a18c">bit</a></td></tr>
<tr class="memdesc:af1027e2cac947b434f1d861bfa07a18c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The bit of the target register (if TargetType::BIT)  <a href="#af1027e2cac947b434f1d861bfa07a18c">More...</a><br /></td></tr>
<tr class="separator:af1027e2cac947b434f1d861bfa07a18c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a021b56340c14a39bd5fe8662525636cd"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#a021b56340c14a39bd5fe8662525636cd">nDimensions</a></td></tr>
<tr class="memdesc:a021b56340c14a39bd5fe8662525636cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">The number of dimensions of the logical register.  <a href="#a021b56340c14a39bd5fe8662525636cd">More...</a><br /></td></tr>
<tr class="separator:a021b56340c14a39bd5fe8662525636cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f97729a8d0508afaa17539481e4a6f8"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#a6f97729a8d0508afaa17539481e4a6f8">nChannels</a></td></tr>
<tr class="memdesc:a6f97729a8d0508afaa17539481e4a6f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">The number of channels of the logical register.  <a href="#a6f97729a8d0508afaa17539481e4a6f8">More...</a><br /></td></tr>
<tr class="separator:a6f97729a8d0508afaa17539481e4a6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0232afb5cb9aabded20da080b24ecc47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_chimera_t_k_1_1_data_type.html">DataType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#a0232afb5cb9aabded20da080b24ecc47">valueType</a></td></tr>
<tr class="memdesc:a0232afb5cb9aabded20da080b24ecc47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data type of CONSTANT or VARIABLE type.  <a href="#a0232afb5cb9aabded20da080b24ecc47">More...</a><br /></td></tr>
<tr class="separator:a0232afb5cb9aabded20da080b24ecc47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a590a19d43436d76e0cb28cc1c9fc1bc3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_chimera_t_k_1_1_template_user_type_map.html">TemplateUserTypeMap</a>&lt; <a class="el" href="struct_chimera_t_k_1_1_l_n_m_backend_register_info_1_1_value_table.html">ValueTable</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#a590a19d43436d76e0cb28cc1c9fc1bc3">valueTable</a></td></tr>
<tr class="separator:a590a19d43436d76e0cb28cc1c9fc1bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3ca59f81e4a0ca2dcffa1ea698a166e"><td class="memItemLeft" align="right" valign="top">std::mutex&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#aa3ca59f81e4a0ca2dcffa1ea698a166e">valueTable_mutex</a></td></tr>
<tr class="memdesc:aa3ca59f81e4a0ca2dcffa1ea698a166e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mutex one needs to hold while accessing valueTable.  <a href="#aa3ca59f81e4a0ca2dcffa1ea698a166e">More...</a><br /></td></tr>
<tr class="separator:aa3ca59f81e4a0ca2dcffa1ea698a166e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c445623ee9b3977e4e73c1965ab7cb2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#a6c445623ee9b3977e4e73c1965ab7cb2">readable</a></td></tr>
<tr class="memdesc:a6c445623ee9b3977e4e73c1965ab7cb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag if the register is readable.  <a href="#a6c445623ee9b3977e4e73c1965ab7cb2">More...</a><br /></td></tr>
<tr class="separator:a6c445623ee9b3977e4e73c1965ab7cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78eaed0aaebd9163a7006d65b2a095eb"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#a78eaed0aaebd9163a7006d65b2a095eb">writeable</a></td></tr>
<tr class="memdesc:a78eaed0aaebd9163a7006d65b2a095eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag if the register is writeable.  <a href="#a78eaed0aaebd9163a7006d65b2a095eb">More...</a><br /></td></tr>
<tr class="separator:a78eaed0aaebd9163a7006d65b2a095eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6546006951dc0b02aaf98a42c3f6630c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_chimera_t_k_1_1_access_mode_flags.html">AccessModeFlags</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#a6546006951dc0b02aaf98a42c3f6630c">supportedFlags</a></td></tr>
<tr class="memdesc:a6546006951dc0b02aaf98a42c3f6630c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supported AccessMode flags.  <a href="#a6546006951dc0b02aaf98a42c3f6630c">More...</a><br /></td></tr>
<tr class="separator:a6546006951dc0b02aaf98a42c3f6630c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7bab2b23212722a12ac7dbec26d6978"><td class="memItemLeft" align="right" valign="top">std::vector&lt; boost::shared_ptr&lt; <a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_1_1_accessor_plugin_base.html">LNMBackend::AccessorPluginBase</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#af7bab2b23212722a12ac7dbec26d6978">plugins</a></td></tr>
<tr class="memdesc:af7bab2b23212722a12ac7dbec26d6978"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of accessor plugins enabled for this register.  <a href="#af7bab2b23212722a12ac7dbec26d6978">More...</a><br /></td></tr>
<tr class="separator:af7bab2b23212722a12ac7dbec26d6978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5db9fdbb7870c4c352c7abdc87f1e33d"><td class="memItemLeft" align="right" valign="top">DataDescriptor&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#a5db9fdbb7870c4c352c7abdc87f1e33d">_dataDescriptor</a></td></tr>
<tr class="separator:a5db9fdbb7870c4c352c7abdc87f1e33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="class_chimera_t_k_1_1_register_info.html" title="DeviceBackend-independent register description. ">RegisterInfo</a> structure for the <a class="el" href="class_chimera_t_k_1_1_logical_name_mapping_backend.html" title="Backend to map logical register names onto real hardware registers. ">LogicalNameMappingBackend</a>. </p>

<p class="definition">Definition at line <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html#l00026">26</a> of file <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html">LNMBackendRegisterInfo.h</a>.</p>
</div><h2 class="groupheader">Member Enumeration Documentation</h2>
<a id="ad28901d58a7faa46c9075a9f5f46787b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad28901d58a7faa46c9075a9f5f46787b">&#9670;&nbsp;</a></span>TargetType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#ad28901d58a7faa46c9075a9f5f46787b">ChimeraTK::LNMBackendRegisterInfo::TargetType</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Potential target types. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ad28901d58a7faa46c9075a9f5f46787ba464bac7271c91e146fddec802a1076e5"></a>INVALID&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad28901d58a7faa46c9075a9f5f46787bacd0adc96aa9e60939e2a010d91510f60"></a>REGISTER&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad28901d58a7faa46c9075a9f5f46787ba4fa75b6bb761d6e2f1e64b7eb1225cf8"></a>CHANNEL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad28901d58a7faa46c9075a9f5f46787ba31ddcac9356415b3567341d34a9adede"></a>BIT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad28901d58a7faa46c9075a9f5f46787ba8ce29512674d44455434a1034ea3de7d"></a>CONSTANT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad28901d58a7faa46c9075a9f5f46787ba4ec9fd489be4c3384dbafebd980148e7"></a>VARIABLE&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html#l00029">29</a> of file <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html">LNMBackendRegisterInfo.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="af7a8a9232ef67407ebc7081b25510cce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7a8a9232ef67407ebc7081b25510cce">&#9670;&nbsp;</a></span>LNMBackendRegisterInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">ChimeraTK::LNMBackendRegisterInfo::LNMBackendRegisterInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>constuctor: initialise values </p>

<p class="definition">Definition at line <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html#l00032">32</a> of file <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html">LNMBackendRegisterInfo.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a65649048b65d5ea484e510d389eeae3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65649048b65d5ea484e510d389eeae3a">&#9670;&nbsp;</a></span>getDataDescriptor()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const DataDescriptor&amp; ChimeraTK::LNMBackendRegisterInfo::getDataDescriptor </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return desciption of the actual payload data for this register. </p>
<p>See the description of DataDescriptor for more information. </p>

<p>Implements <a class="el" href="class_chimera_t_k_1_1_register_info.html#a341d7226406a1b1d91b4dbaecec80b5a">ChimeraTK::RegisterInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html#l00042">42</a> of file <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html">LNMBackendRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a9419885cc47cd49e71660f079047ea2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9419885cc47cd49e71660f079047ea2b">&#9670;&nbsp;</a></span>getNumberOfChannels()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int ChimeraTK::LNMBackendRegisterInfo::getNumberOfChannels </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return number of channels in register. </p>

<p>Implements <a class="el" href="class_chimera_t_k_1_1_register_info.html#a2fdccd50df8d11ab3b524d936e62793e">ChimeraTK::RegisterInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html#l00040">40</a> of file <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html">LNMBackendRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a31d811ed9e170e794f5c65cf9bd5d33d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31d811ed9e170e794f5c65cf9bd5d33d">&#9670;&nbsp;</a></span>getNumberOfDimensions()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int ChimeraTK::LNMBackendRegisterInfo::getNumberOfDimensions </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return number of dimensions of this register. </p>

<p>Implements <a class="el" href="class_chimera_t_k_1_1_register_info.html#a1642a8e5d3889f619c0e7958706aff30">ChimeraTK::RegisterInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html#l00038">38</a> of file <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html">LNMBackendRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a77065ed1981822f356f143dcb136bd47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77065ed1981822f356f143dcb136bd47">&#9670;&nbsp;</a></span>getNumberOfElements()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int ChimeraTK::LNMBackendRegisterInfo::getNumberOfElements </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return number of elements per channel. </p>

<p>Implements <a class="el" href="class_chimera_t_k_1_1_register_info.html#acc18b368ac96ca55d2a280aef0c6de43">ChimeraTK::RegisterInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html#l00036">36</a> of file <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html">LNMBackendRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a15124f8b7e8aedbc4a1cbdbb5b78225f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15124f8b7e8aedbc4a1cbdbb5b78225f">&#9670;&nbsp;</a></span>getRegisterName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_chimera_t_k_1_1_register_path.html">RegisterPath</a> ChimeraTK::LNMBackendRegisterInfo::getRegisterName </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return full path name of the register (including modules) </p>

<p>Implements <a class="el" href="class_chimera_t_k_1_1_register_info.html#abb41176808c22e66a7708fb155f2fdbb">ChimeraTK::RegisterInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html#l00034">34</a> of file <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html">LNMBackendRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a8d915425d300ff6b398831727717509e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d915425d300ff6b398831727717509e">&#9670;&nbsp;</a></span>getSupportedAccessModes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_chimera_t_k_1_1_access_mode_flags.html">AccessModeFlags</a> ChimeraTK::LNMBackendRegisterInfo::getSupportedAccessModes </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return all supported AccessModes for this register. </p>

<p>Implements <a class="el" href="class_chimera_t_k_1_1_register_info.html#a9b672a259a7daccda1165fe77102eb9c">ChimeraTK::RegisterInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html#l00048">48</a> of file <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html">LNMBackendRegisterInfo.h</a>.</p>

</div>
</div>
<a id="ab1dbd642172674091c39b188dbdd7942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1dbd642172674091c39b188dbdd7942">&#9670;&nbsp;</a></span>isReadable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ChimeraTK::LNMBackendRegisterInfo::isReadable </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return whether the register is readable. </p>

<p>Implements <a class="el" href="class_chimera_t_k_1_1_register_info.html#a6e479c07f9e757d2191f943110ba8fdc">ChimeraTK::RegisterInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html#l00044">44</a> of file <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html">LNMBackendRegisterInfo.h</a>.</p>

</div>
</div>
<a id="ad059e76a50742d83b31e0997b61006fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad059e76a50742d83b31e0997b61006fa">&#9670;&nbsp;</a></span>isWriteable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ChimeraTK::LNMBackendRegisterInfo::isWriteable </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return whether the register is writeable. </p>

<p>Implements <a class="el" href="class_chimera_t_k_1_1_register_info.html#a1c6958586d0b1a4ad3564b20a89a0111">ChimeraTK::RegisterInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html#l00046">46</a> of file <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html">LNMBackendRegisterInfo.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a5db9fdbb7870c4c352c7abdc87f1e33d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5db9fdbb7870c4c352c7abdc87f1e33d">&#9670;&nbsp;</a></span>_dataDescriptor</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DataDescriptor ChimeraTK::LNMBackendRegisterInfo::_dataDescriptor</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html#l00118">118</a> of file <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html">LNMBackendRegisterInfo.h</a>.</p>

</div>
</div>
<a id="af1027e2cac947b434f1d861bfa07a18c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1027e2cac947b434f1d861bfa07a18c">&#9670;&nbsp;</a></span>bit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int ChimeraTK::LNMBackendRegisterInfo::bit</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The bit of the target register (if TargetType::BIT) </p>

<p class="definition">Definition at line <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html#l00072">72</a> of file <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html">LNMBackendRegisterInfo.h</a>.</p>

</div>
</div>
<a id="aff42f74c45e0976b23e7842469af46da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff42f74c45e0976b23e7842469af46da">&#9670;&nbsp;</a></span>channel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int ChimeraTK::LNMBackendRegisterInfo::channel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The channel of the target 2D register (if TargetType::CHANNEL) </p>

<p class="definition">Definition at line <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html#l00069">69</a> of file <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html">LNMBackendRegisterInfo.h</a>.</p>

</div>
</div>
<a id="ab574ea38cd9b4463f5f32aeac3d749de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab574ea38cd9b4463f5f32aeac3d749de">&#9670;&nbsp;</a></span>deviceName</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::string ChimeraTK::LNMBackendRegisterInfo::deviceName</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The target device alias. </p>

<p class="definition">Definition at line <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html#l00057">57</a> of file <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html">LNMBackendRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a55b619b3fd1ea5d913de5c5f6f297939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55b619b3fd1ea5d913de5c5f6f297939">&#9670;&nbsp;</a></span>firstIndex</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int ChimeraTK::LNMBackendRegisterInfo::firstIndex</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The first index in the range. </p>

<p class="definition">Definition at line <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html#l00063">63</a> of file <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html">LNMBackendRegisterInfo.h</a>.</p>

</div>
</div>
<a id="aae879f16025dbb58c01bb1c406abf7f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae879f16025dbb58c01bb1c406abf7f1">&#9670;&nbsp;</a></span>length</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int ChimeraTK::LNMBackendRegisterInfo::length</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The length of the range (i.e. </p>
<p>number of indices) </p>

<p class="definition">Definition at line <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html#l00066">66</a> of file <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html">LNMBackendRegisterInfo.h</a>.</p>

</div>
</div>
<a id="ae9e252ec92f84503971f1a0ecb418d5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9e252ec92f84503971f1a0ecb418d5c">&#9670;&nbsp;</a></span>name</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_chimera_t_k_1_1_register_path.html">RegisterPath</a> ChimeraTK::LNMBackendRegisterInfo::name</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Name of the registrer. </p>

<p class="definition">Definition at line <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html#l00051">51</a> of file <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html">LNMBackendRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a6f97729a8d0508afaa17539481e4a6f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f97729a8d0508afaa17539481e4a6f8">&#9670;&nbsp;</a></span>nChannels</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int ChimeraTK::LNMBackendRegisterInfo::nChannels</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The number of channels of the logical register. </p>

<p class="definition">Definition at line <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html#l00078">78</a> of file <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html">LNMBackendRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a021b56340c14a39bd5fe8662525636cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a021b56340c14a39bd5fe8662525636cd">&#9670;&nbsp;</a></span>nDimensions</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int ChimeraTK::LNMBackendRegisterInfo::nDimensions</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The number of dimensions of the logical register. </p>

<p class="definition">Definition at line <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html#l00075">75</a> of file <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html">LNMBackendRegisterInfo.h</a>.</p>

</div>
</div>
<a id="af7bab2b23212722a12ac7dbec26d6978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7bab2b23212722a12ac7dbec26d6978">&#9670;&nbsp;</a></span>plugins</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;boost::shared_ptr&lt;<a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_1_1_accessor_plugin_base.html">LNMBackend::AccessorPluginBase</a>&gt; &gt; ChimeraTK::LNMBackendRegisterInfo::plugins</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of accessor plugins enabled for this register. </p>

<p class="definition">Definition at line <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html#l00116">116</a> of file <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html">LNMBackendRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a6c445623ee9b3977e4e73c1965ab7cb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c445623ee9b3977e4e73c1965ab7cb2">&#9670;&nbsp;</a></span>readable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ChimeraTK::LNMBackendRegisterInfo::readable</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flag if the register is readable. </p>
<p>Might be derived from the target register </p>

<p class="definition">Definition at line <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html#l00106">106</a> of file <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html">LNMBackendRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a63d9bdc5b457a66aafb74564870813d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63d9bdc5b457a66aafb74564870813d5">&#9670;&nbsp;</a></span>registerName</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::string ChimeraTK::LNMBackendRegisterInfo::registerName</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The target register name. </p>

<p class="definition">Definition at line <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html#l00060">60</a> of file <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html">LNMBackendRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a6546006951dc0b02aaf98a42c3f6630c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6546006951dc0b02aaf98a42c3f6630c">&#9670;&nbsp;</a></span>supportedFlags</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_chimera_t_k_1_1_access_mode_flags.html">AccessModeFlags</a> ChimeraTK::LNMBackendRegisterInfo::supportedFlags</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supported AccessMode flags. </p>
<p>Might be derived from the target register </p>

<p class="definition">Definition at line <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html#l00113">113</a> of file <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html">LNMBackendRegisterInfo.h</a>.</p>

</div>
</div>
<a id="ac207ec46daf9ba7cae5a125fd9093a17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac207ec46daf9ba7cae5a125fd9093a17">&#9670;&nbsp;</a></span>targetType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html#ad28901d58a7faa46c9075a9f5f46787b">TargetType</a> ChimeraTK::LNMBackendRegisterInfo::targetType</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Type of the target. </p>

<p class="definition">Definition at line <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html#l00054">54</a> of file <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html">LNMBackendRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a590a19d43436d76e0cb28cc1c9fc1bc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a590a19d43436d76e0cb28cc1c9fc1bc3">&#9670;&nbsp;</a></span>valueTable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_chimera_t_k_1_1_template_user_type_map.html">TemplateUserTypeMap</a>&lt;<a class="el" href="struct_chimera_t_k_1_1_l_n_m_backend_register_info_1_1_value_table.html">ValueTable</a>&gt; ChimeraTK::LNMBackendRegisterInfo::valueTable</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html#l00099">99</a> of file <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html">LNMBackendRegisterInfo.h</a>.</p>

</div>
</div>
<a id="aa3ca59f81e4a0ca2dcffa1ea698a166e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3ca59f81e4a0ca2dcffa1ea698a166e">&#9670;&nbsp;</a></span>valueTable_mutex</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::mutex ChimeraTK::LNMBackendRegisterInfo::valueTable_mutex</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mutex one needs to hold while accessing valueTable. </p>

<p class="definition">Definition at line <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html#l00102">102</a> of file <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html">LNMBackendRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a0232afb5cb9aabded20da080b24ecc47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0232afb5cb9aabded20da080b24ecc47">&#9670;&nbsp;</a></span>valueType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_chimera_t_k_1_1_data_type.html">DataType</a> ChimeraTK::LNMBackendRegisterInfo::valueType</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data type of CONSTANT or VARIABLE type. </p>

<p class="definition">Definition at line <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html#l00081">81</a> of file <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html">LNMBackendRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a78eaed0aaebd9163a7006d65b2a095eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78eaed0aaebd9163a7006d65b2a095eb">&#9670;&nbsp;</a></span>writeable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ChimeraTK::LNMBackendRegisterInfo::writeable</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flag if the register is writeable. </p>
<p>Might be derived from the target register </p>

<p class="definition">Definition at line <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html#l00110">110</a> of file <a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html">LNMBackendRegisterInfo.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>device_backends/LogicalNameMapping/include/<a class="el" href="device__backends_2_logical_name_mapping_2include_2_l_n_m_backend_register_info_8h_source.html">LNMBackendRegisterInfo.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespace_chimera_t_k.html">ChimeraTK</a></li><li class="navelem"><a class="el" href="class_chimera_t_k_1_1_l_n_m_backend_register_info.html">LNMBackendRegisterInfo</a></li>
    <li class="footer">Generated on Fri Mar 19 2021 09:07:05 for ChimeraTK-DeviceAccess by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
