
*** Running vivado
    with args -log mpsoc_preset_v_tpg_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mpsoc_preset_v_tpg_0_0.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source mpsoc_preset_v_tpg_0_0.tcl -notrace
ECHO 处于关闭状态。
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
ECHO 处于关闭状态。
NOTE: Using modified tcl85t.dll from https://gitenterprise.xilinx.com/ACT/vitis_hls_tcl

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source D:/program/Xilinx2023/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'D:/program/Xilinx2023/Vitis_HLS/2023.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'aj029_weichun_gao' on host 'desktop-s07atb7' (Windows NT_amd64 version 6.2) on Thu Nov 14 14:28:45 +0800 2024
INFO: [HLS 200-10] In directory 'C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1'
Sourcing Tcl script 'C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/runhls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset prj 
INFO: [HLS 200-10] Creating and opening project 'C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj'.
INFO: [HLS 200-1510] Running: set_top v_tpg 
INFO: [HLS 200-1510] Running: open_solution sol 
INFO: [HLS 200-10] Creating and opening solution 'C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/v_tpg_config.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/v_tpg_config.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/v_tpg.cpp 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/v_tpg.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/v_tpg.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/v_tpg.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/v_tpg_zoneplate.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/v_tpg_zoneplate.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls_video.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls_video.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls_opencv.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_axi_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_arithm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_core.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_fast.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_haar.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_harris.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_histogram.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_hough.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_imgbase.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_imgproc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_mem.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_stereobm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_types.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_undistort.h' to the project
INFO: [HLS 200-1510] Running: create_clock -period 5.334 -name ap_clk 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 5.334ns.
INFO: [HLS 200-1510] Running: config_schedule -verbose 
WARNING: [HLS 200-484] The 'config_schedule -verbose' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: config_rtl -module_prefix mpsoc_preset_v_tpg_0_0_ 
INFO: [HLS 200-1510] Running: config_export -vendor xilinx.com -library ip -version 8.2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/v_tpg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 26.608 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternHorizontalRamp(unsigned short, unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1025:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternVerticalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1048:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternTemporalRamp(unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1072:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidRed(unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1087:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidGreen(unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1108:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidBlue(unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1129:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidBlack(unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1150:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidWhite(unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1172:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternColorBars(unsigned short, unsigned short, unsigned char, int)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1192:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternZonePlate(unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1284:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1326:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1354:13)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1394:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternRainbow(unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1230:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternVerticalHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1485:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1508:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1780:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1576:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1576:23)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPBlackWhiteVerticalLine(unsigned short)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1675:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1691:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:507:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:508:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternMask(hls::Scalar<3, ap_uint<8> >, unsigned char, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1940:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:723:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:724:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:725:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:878:18)
INFO: [HLS 214-377] Adding 'ref.tmp13' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:758:14)
INFO: [HLS 214-377] Adding 'ref.tmp43' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:676:26)
INFO: [HLS 214-377] Adding 'ref.tmp41' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:669:26)
INFO: [HLS 214-377] Adding 'ref.tmp39' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:662:23)
INFO: [HLS 214-377] Adding 'ref.tmp37' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:658:14)
INFO: [HLS 214-377] Adding 'ref.tmp35' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:652:14)
INFO: [HLS 214-377] Adding 'ref.tmp33' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:644:26)
INFO: [HLS 214-377] Adding 'ref.tmp31' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:636:26)
INFO: [HLS 214-377] Adding 'ref.tmp29' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:628:14)
INFO: [HLS 214-377] Adding 'ref.tmp27' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:620:14)
INFO: [HLS 214-377] Adding 'ref.tmp25' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:612:26)
INFO: [HLS 214-377] Adding 'ref.tmp23' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:604:14)
INFO: [HLS 214-377] Adding 'ref.tmp21' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:596:26)
INFO: [HLS 214-377] Adding 'ref.tmp19' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:588:26)
INFO: [HLS 214-377] Adding 'ref.tmp17' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:580:26)
INFO: [HLS 214-377] Adding 'ref.tmp15' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:572:26)
INFO: [HLS 214-377] Adding 'ref.tmp13' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:564:26)
INFO: [HLS 214-377] Adding 'ref.tmp11' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:556:26)
INFO: [HLS 214-377] Adding 'ref.tmp9' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:26)
INFO: [HLS 214-377] Adding 'ref.tmp' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:540:26)
INFO: [HLS 214-377] Adding 'pix' into disaggregation list because there's array-partition pragma applied on the struct field (c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'intpix' into disaggregation list because there's array-partition pragma applied on the struct field (c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'outpix' into disaggregation list because there's array-partition pragma applied on the struct field (c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'tmp' into disaggregation list because there's array-partition pragma applied on the struct field (c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-210] Disaggregating variable 'tmp' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1576:18)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp43'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp41'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp39'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp37'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp35'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp33'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp31'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp29'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp27'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp25'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp23'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp21'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp19'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp17'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp15'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp13'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp11'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp9'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'outpix' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:507:18)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pix' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:725:18)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'intpix' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:724:18)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'outpix' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:723:18)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pix' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:878:18)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-291] Loop 'VITIS_LOOP_966_3' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:966:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_968_4' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:968:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1942_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1942:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1916_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1916:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1885_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1885:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1716_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1716:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1679_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1679:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1590_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1590:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1788_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1788:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1533_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1533:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1490_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1490:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1232_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1232:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1420_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1420:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1351_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1351:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1304_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1304:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1198_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1198:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1173_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1173:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1151_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1151:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1130_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1130:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1109_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1109:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1088_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1088:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1073_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1073:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1058_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1058:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1030_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1030:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_966_3' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:966:22) in function 'MultiPixStream2AXIvideo' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:876:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_968_4' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:968:23) in function 'MultiPixStream2AXIvideo' completely with a factor of 3 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:876:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1942_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1942:21) in function 'tpgPatternMask' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1939:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1916_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1916:21) in function 'tpgPatternCrossHair' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1913:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1885_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1885:21) in function 'tpgPatternBox' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1826:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1716_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1716:21) in function 'tpgPatternDPColorSquare' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1690:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1679_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1679:21) in function 'tpgPatternDPBlackWhiteVerticalLine' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1674:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1590_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1590:21) in function 'tpgPatternDPColorRamp' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1574:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1788_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1788:21) in function 'tpgPRBS' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1779:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1533_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1533:21) in function 'tpgPatternCheckerBoard' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1507:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1490_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1490:21) in function 'tpgPatternVerticalHorizontalRamp' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1483:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1232_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1232:21) in function 'tpgPatternRainbow' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1229:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1420_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1420:21) in function 'tpgPatternCrossHatch' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1393:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1351_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1351:21) in function 'tpgPatternTartanColorBars' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1325:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1304_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1304:21) in function 'tpgPatternZonePlate' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1277:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1198_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1198:21) in function 'tpgPatternColorBars' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1191:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1173_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1173:21) in function 'tpgPatternSolidWhite' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1170:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1151_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1151:21) in function 'tpgPatternSolidBlack' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1149:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1130_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1130:21) in function 'tpgPatternSolidBlue' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1128:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1109_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1109:21) in function 'tpgPatternSolidGreen' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1107:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1088_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1088:21) in function 'tpgPatternSolidRed' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1086:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1073_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1073:21) in function 'tpgPatternTemporalRamp' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1071:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1058_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1058:21) in function 'tpgPatternVerticalRamp' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1046:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1030_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1030:21) in function 'tpgPatternHorizontalRamp' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1023:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternHorizontalRamp(unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternVerticalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternTemporalRamp(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidRed(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidGreen(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidBlue(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidBlack(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidWhite(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternColorBars(unsigned short, unsigned short, unsigned char, int)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternZonePlate(unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternRainbow(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternVerticalHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPRBS(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternDPBlackWhiteVerticalLine(unsigned short)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternBox(hls::Scalar<3, ap_uint<8> >, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:717:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternCrossHair(hls::Scalar<3, ap_uint<8> >, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:717:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternMask(hls::Scalar<3, ap_uint<8> >, unsigned char, unsigned char)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:717:0)
INFO: [HLS 214-248] Applying array_partition to 'tmp.i': Complete partitioning on dimension 1. (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1576:18)
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp29': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp43': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp13': Complete partitioning on dimension 1. (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1940:18)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ovrlayYUV' with compact=bit mode in 24-bits (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:280:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bckgndYUV' with compact=bit mode in 24-bits (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:279:22)
INFO: [HLS 214-364] Automatically inlining function 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' to improve effectiveness of pipeline pragma in function 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:676:26)
INFO: [HLS 214-364] Automatically inlining function 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' to improve effectiveness of pipeline pragma in function 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:628:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'tpgSinTableArray_9bit' due to pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:523:9)
INFO: [HLS 214-248] Applying array_partition to 'tpgSinTableArray_9bit': Cyclic partitioning with factor 5 on dimension 1. (c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src\v_tpg_zoneplate.h:2106:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 13.866 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.072 GB.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 4096 for loop 'VITIS_LOOP_936_2' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:928:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_936_2' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:928:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 4096) < AVE (= 32767)) for loop 'VITIS_LOOP_936_2' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:928:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 2160 for loop 'VITIS_LOOP_934_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:928:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2160) < AVE (= 32767)) for loop 'VITIS_LOOP_934_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:928:7) in function 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-102] Partitioning array 'xCount.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount' automatically.
INFO: [XFORM 203-102] Partitioning array 'xBar' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'v_tpgHlsDataFlow' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:289:1), detected/extracted 3 process function(s): 
	 'tpgBackground'
	 'tpgForeground'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:756:8) to (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:729:21) in function 'tpgForeground'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1228:39) to (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1266:5) in function 'tpgBackground'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1573:43) to (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:666:5) in function 'tpgBackground'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1215:27) to (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1223:6) in function 'tpgBackground'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1370:13) to (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1384:6) in function 'tpgBackground'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1551:13) to (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1565:6) in function 'tpgBackground'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1754:69) to (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1761:4) in function 'tpgBackground'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1764:69) in function 'tpgBackground'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:963:12) to (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:936:21) in function 'MultiPixStream2AXIvideo'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgForeground' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:714:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.533 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.541 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_tpg' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<ap_uint<10> >' to 'reg_ap_uint_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<int>' to 'reg_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.498 seconds; current allocated memory: 1.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<ap_uint<10> >'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<ap_uint<10> >'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.275 seconds; current allocated memory: 1.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<int>'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<int>'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.236 seconds; current allocated memory: 1.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground_Pipeline_VITIS_LOOP_520_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1259_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('b', C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1244->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:636)
   b  constant 4194283
   c  'mul' operation ('mul_ln1259', C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1259->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:636)
  DSP Expression: add_ln1259_1 = mul_ln1259 + zext_ln1257_2 * 4194283
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1258_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('g', C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1240->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:636)
   b  constant 16777131
   c  'add' operation ('add_ln1258', C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1258->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:636)
  DSP Expression: add_ln1258_1 = zext_ln1257_1 * 16777131 + sext_ln1258
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1258) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('r', C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1236->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:636)
   b  constant 8388565
   c  constant 32896
  DSP Expression: add_ln1258 = zext_ln1257 * 8388565 + 32896
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1257) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('g', C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1240->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:636)
   b  constant 150
   c  'add' operation ('add_ln1257', C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:636)
  DSP Expression: add_ln1257_1 = zext_ln1257_1 * 150 + zext_ln1257_5
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1257_2) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('r', C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1236->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:636)
   b  constant 77
   c  constant 4224
  DSP Expression: add_ln1257 = zext_ln1257 * 77 + 4224
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1302_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  wire read operation ('Zplate_Hor_Control_Delta_read') on port 'Zplate_Hor_Control_Delta'
   b  'call' operation ('tmp_s', C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1302->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:612) to 'reg<int>'
   c  'add' operation ('add_ln1306_1', C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1306->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:612)
  DSP Expression: add_ln1306 = add_ln1306_1 + Zplate_Hor_Control_Delta_read * tmp_s
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1302) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  constant 131071
   b  'load' operation ('x', C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:520) on local variable 'x'
   d  'load' operation ('x', C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:520) on local variable 'x'
  DSP Expression: mul_ln1302 = (zext_ln520_1 + 131071) * zext_ln520_1
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 58	0	21	718	45	2.1	3	2.1	3	18	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_2'.
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 8 to 19 with current asap = 8, alap = 19
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 15 to 17 with current asap = 15, alap = 17
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 15 to 19 with current asap = 15, alap = 19
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 13 with current asap = 0, alap = 13
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 14 with current asap = 0, alap = 14
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 13 with current asap = 0, alap = 13
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 22, loop 'VITIS_LOOP_520_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.693 seconds; current allocated memory: 1.281 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 1.281 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 4	0	0	83	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.566 seconds; current allocated memory: 1.281 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.281 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgForeground_Pipeline_VITIS_LOOP_729_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 7	0	7	112	17	2.4	5	2.1	3	8	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_729_2'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_729_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.372 seconds; current allocated memory: 1.282 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.282 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgForeground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 4	0	0	39	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.268 seconds; current allocated memory: 1.282 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.282 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	30	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_936_2'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_936_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.335 seconds; current allocated memory: 1.282 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.282 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	3	42	7	2.3	3	2.3	3	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.327 seconds; current allocated memory: 1.283 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.283 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpgHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	4	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.346 seconds; current allocated memory: 1.283 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.283 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	19	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.454 seconds; current allocated memory: 1.284 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_ap_uint_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground_Pipeline_VITIS_LOOP_520_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'xBar_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVDelta' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vHatch' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rSerie' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'gSerie' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bSerie' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_1' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgBackground_Pipeline_VITIS_LOOP_520_2' pipeline 'VITIS_LOOP_520_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16ns_1s_16ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_6s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_7ns_13ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_7s_16ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_8ns_23ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_8s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_13ns_23_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_6ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_8s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_20s_9ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_5_3_9_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_11ns_4ns_3_15_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground_Pipeline_VITIS_LOOP_520_2'.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.921 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampStart' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVAddr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdata' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vBarSel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vBarSel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_5_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.677 seconds; current allocated memory: 1.312 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgForeground_Pipeline_VITIS_LOOP_729_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vDir' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hDir' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgForeground_Pipeline_VITIS_LOOP_729_2' pipeline 'VITIS_LOOP_729_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgForeground_Pipeline_VITIS_LOOP_729_2'.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.571 seconds; current allocated memory: 1.314 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgForeground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'boxHCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'boxVCoord' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgForeground'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 1.317 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'fidStored' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 1.319 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpgHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpgHlsDataFlow'.
INFO: [RTMG 210-285] Implementing FIFO 'bckgndYUV_U(mpsoc_preset_v_tpg_0_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayYUV_U(mpsoc_preset_v_tpg_0_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_tpgForeground_U0_U(mpsoc_preset_v_tpg_0_0_start_for_tpgForeground_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2AXIvideo_U0_U(mpsoc_preset_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.463 seconds; current allocated memory: 1.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/field_id' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bckgndId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ovrlayId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/maskId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/motionSpeed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/colorFormat' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairX' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairY' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContStart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContDelta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContStart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContDelta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxSize' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorG' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpDynamicRange' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpYUVCoef' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bck_motion_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'fid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'v_tpg' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 's' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'height', 'width', 'bckgndId', 'ovrlayId', 'maskId', 'motionSpeed', 'colorFormat', 'crossHairX', 'crossHairY', 'ZplateHorContStart', 'ZplateHorContDelta', 'ZplateVerContStart', 'ZplateVerContDelta', 'boxSize', 'boxColorR', 'boxColorG', 'boxColorB', 'dpDynamicRange', 'dpYUVCoef', 'field_id', 'bck_motion_en' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.944 seconds; current allocated memory: 1.323 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.285 seconds; current allocated memory: 1.327 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.28 seconds; current allocated memory: 1.335 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_tpg with prefix mpsoc_preset_v_tpg_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_tpg with prefix mpsoc_preset_v_tpg_0_0_.
INFO: [HLS 200-789] **** Estimated Fmax: 281.29 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 79.258 seconds; current allocated memory: 306.406 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
!! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/program/Xilinx2023/Vivado/2023.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 14:30:24 2024...
INFO: [HLS 200-802] Generated output file prj/sol/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.678 seconds; current allocated memory: 6.285 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 99.777 seconds; peak allocated memory: 1.343 GB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Nov 14 14:30:24 2024...
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_CTRL_s_axi.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_fifo_w24_d16_S.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_flow_control_loop_pipe_sequential_init.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_hls_deadlock_detection_unit.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_hls_deadlock_detector.vh" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_hls_deadlock_idx0_monitor.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_hls_deadlock_kernel_monitor_top.vh" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_hls_deadlock_report_unit.vh" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_mul_11ns_13ns_23_1_1.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_mul_16ns_6ns_21_1_1.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_mul_16ns_8s_24_1_1.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_mul_20s_9ns_28_1_1.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_mux_3_2_8_1_1.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_mux_5_3_9_1_1.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_reg_ap_uint_10_s.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_reg_int_s.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_reg_unsigned_short_s.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_regslice_both.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_start_for_tpgForeground_U0.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgForeground.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_v_tpgHlsDataFlow.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_v_tpg.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_CTRL_s_axi.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_fifo_w24_d16_S.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/mpsoc_preset_v_tpg_0_0_flow_control_loop_pipe_sequential_init.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
INFO: [Common 17-14] Message 'IP_Flow 19-1971' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
compile_c: Time (s): cpu = 00:00:00 ; elapsed = 00:01:41 . Memory (MB): peak = 1541.859 ; gain = 0.000
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mpsoc_preset_v_tpg_0_0
Command: synth_design -top mpsoc_preset_v_tpg_0_0 -part xczu7ev-ffvc1156-2-e -incremental_mode off -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.srcs/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/mpsoc_preset_v_tpg_0_0.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 40916
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2992.562 ; gain = 347.152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/synth/mpsoc_preset_v_tpg_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_v_tpg' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_v_tpg.v:9]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_v_tpgHlsDataFlow' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_v_tpgHlsDataFlow.v:9]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground.v:9]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.v:40]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.v:41]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.v:40]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.v:41]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.v:40]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.v:41]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.v:40]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.v:41]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.v:40]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.v:41]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_reg_ap_uint_10_s' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_reg_ap_uint_10_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_reg_ap_uint_10_s' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_reg_ap_uint_10_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_reg_int_s' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_reg_int_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_reg_int_s' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_reg_int_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_mul_11ns_13ns_23_1_1' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mul_11ns_13ns_23_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_mul_11ns_13ns_23_1_1' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mul_11ns_13ns_23_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_mux_5_3_9_1_1' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mux_5_3_9_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_mux_5_3_9_1_1' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mux_5_3_9_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_mul_16ns_8s_24_1_1' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mul_16ns_8s_24_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_mul_16ns_8s_24_1_1' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mul_16ns_8s_24_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_mul_16ns_6ns_21_1_1' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mul_16ns_6ns_21_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_mul_16ns_6ns_21_1_1' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mul_16ns_6ns_21_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_mul_20s_9ns_28_1_1' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mul_20s_9ns_28_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_mul_20s_9ns_28_1_1' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mul_20s_9ns_28_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_mux_3_2_8_1_1' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mux_3_2_8_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_mux_3_2_8_1_1' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mux_3_2_8_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_2' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_2' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_3' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_3' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_4' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_4' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_5' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_5' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_6' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_6' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_flow_control_loop_pipe_sequential_init' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_flow_control_loop_pipe_sequential_init' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgBackground' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground.v:9]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgForeground' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgForeground.v:9]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R.dat' is read successfully [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_tpgForeground' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgForeground.v:9]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo.v:9]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo.v:9]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_fifo_w24_d16_S' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_fifo_w24_d16_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_fifo_w24_d16_S_ShiftReg' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_fifo_w24_d16_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_fifo_w24_d16_S_ShiftReg' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_fifo_w24_d16_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_fifo_w24_d16_S' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_fifo_w24_d16_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_start_for_tpgForeground_U0' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_start_for_tpgForeground_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_start_for_tpgForeground_U0_ShiftReg' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_start_for_tpgForeground_U0.v:116]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_start_for_tpgForeground_U0_ShiftReg' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_start_for_tpgForeground_U0.v:116]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_start_for_tpgForeground_U0' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_start_for_tpgForeground_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0_ShiftReg' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.v:116]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0_ShiftReg' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.v:116]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_v_tpgHlsDataFlow' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_v_tpgHlsDataFlow.v:9]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_reg_unsigned_short_s' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_reg_unsigned_short_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_reg_unsigned_short_s' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_reg_unsigned_short_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_CTRL_s_axi' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_CTRL_s_axi.v:363]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_CTRL_s_axi' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_regslice_both' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_regslice_both' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_regslice_both__parameterized0' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_regslice_both__parameterized0' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_preset_v_tpg_0_0_regslice_both__parameterized1' [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_regslice_both__parameterized1' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0_v_tpg' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_v_tpg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_preset_v_tpg_0_0' (0#1) [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/synth/mpsoc_preset_v_tpg_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element loop[10].divisor_tmp_reg[11] was removed.  [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_CTRL_s_axi.v:504]
WARNING: [Synth 8-7129] Port WDATA[31] in module mpsoc_preset_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module mpsoc_preset_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module mpsoc_preset_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module mpsoc_preset_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module mpsoc_preset_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module mpsoc_preset_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module mpsoc_preset_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module mpsoc_preset_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module mpsoc_preset_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module mpsoc_preset_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module mpsoc_preset_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module mpsoc_preset_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module mpsoc_preset_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module mpsoc_preset_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module mpsoc_preset_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module mpsoc_preset_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module mpsoc_preset_v_tpg_0_0_reg_unsigned_short_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module mpsoc_preset_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module mpsoc_preset_v_tpg_0_0_start_for_tpgForeground_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module mpsoc_preset_v_tpg_0_0_fifo_w24_d16_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[4] in module mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[3] in module mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[2] in module mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[1] in module mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[0] in module mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[4] in module mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[3] in module mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[2] in module mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[1] in module mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[0] in module mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[4] in module mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[3] in module mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[2] in module mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[1] in module mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[0] in module mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[4] in module mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[3] in module mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[2] in module mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[1] in module mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[0] in module mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[15] in module mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[14] in module mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[13] in module mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[12] in module mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[15] in module mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[14] in module mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[13] in module mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[4] in module mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[3] in module mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[2] in module mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[1] in module mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[0] in module mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[4] in module mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[3] in module mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[2] in module mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[1] in module mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[0] in module mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[4] in module mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[3] in module mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[2] in module mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[1] in module mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[0] in module mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[4] in module mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[3] in module mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[2] in module mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[1] in module mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[0] in module mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[4] in module mpsoc_preset_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[3] in module mpsoc_preset_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[2] in module mpsoc_preset_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[1] in module mpsoc_preset_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[0] in module mpsoc_preset_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[4] in module mpsoc_preset_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[3] in module mpsoc_preset_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[2] in module mpsoc_preset_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[1] in module mpsoc_preset_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[0] in module mpsoc_preset_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorR[15] in module mpsoc_preset_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorR[14] in module mpsoc_preset_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorR[13] in module mpsoc_preset_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorR[12] in module mpsoc_preset_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorR[11] in module mpsoc_preset_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorR[10] in module mpsoc_preset_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorR[9] in module mpsoc_preset_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorR[8] in module mpsoc_preset_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorG[15] in module mpsoc_preset_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorG[14] in module mpsoc_preset_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorG[13] in module mpsoc_preset_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorG[12] in module mpsoc_preset_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorG[11] in module mpsoc_preset_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorG[10] in module mpsoc_preset_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorG[9] in module mpsoc_preset_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorG[8] in module mpsoc_preset_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorB[15] in module mpsoc_preset_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorB[14] in module mpsoc_preset_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorB[13] in module mpsoc_preset_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorB[12] in module mpsoc_preset_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorB[11] in module mpsoc_preset_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorB[10] in module mpsoc_preset_v_tpg_0_0_tpgForeground is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3229.934 ; gain = 584.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3247.852 ; gain = 602.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3247.852 ; gain = 602.441
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 3247.852 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/mpsoc_preset_v_tpg_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/mpsoc_preset_v_tpg_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/mpsoc_preset_v_tpg_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/mpsoc_preset_v_tpg_0_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3371.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 3371.387 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 3371.387 ; gain = 725.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 3371.387 ; gain = 725.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 3371.387 ; gain = 725.977
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '11' to '3' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].dividend_tmp_reg[11]' and it is trimmed from '11' to '3' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '11' to '10' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '11' to '10' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '11' to '10' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '11' to '10' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '11' to '10' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '11' to '10' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '11' to '10' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '11' to '10' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '11' to '10' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '11' to '10' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'mpsoc_preset_v_tpg_0_0_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'mpsoc_preset_v_tpg_0_0_CTRL_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'mpsoc_preset_v_tpg_0_0_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'mpsoc_preset_v_tpg_0_0_CTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 3371.387 ; gain = 725.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 3     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   3 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 13    
	   3 Input   16 Bit       Adders := 6     
	   2 Input   14 Bit       Adders := 3     
	   3 Input   13 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 2     
	   3 Input   12 Bit       Adders := 33    
	   2 Input   12 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 8     
	   3 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 6     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               32 Bit    Registers := 3     
	               28 Bit    Registers := 4     
	               24 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 6     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 62    
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 94    
	               10 Bit    Registers := 41    
	                9 Bit    Registers := 26    
	                8 Bit    Registers := 79    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 41    
	                3 Bit    Registers := 20    
	                2 Bit    Registers := 150   
	                1 Bit    Registers := 488   
+---ROMs : 
	                    ROMs := 16    
+---Muxes : 
	  26 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 25    
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 38    
	   2 Input    9 Bit        Muxes := 15    
	   4 Input    8 Bit        Muxes := 8     
	   9 Input    8 Bit        Muxes := 9     
	   2 Input    8 Bit        Muxes := 77    
	   2 Input    7 Bit        Muxes := 3     
	   9 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 8     
	   5 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	  17 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 16    
	   3 Input    3 Bit        Muxes := 3     
	   9 Input    2 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 23    
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 117   
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U18/mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '16' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U18/mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '45' to '16' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U18/mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_8ns_23ns_24_4_1_U22/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_5_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_7ns_13ns_23_4_1_U19/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '23' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_7ns_13ns_23_4_1_U19/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '23' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_8s_23s_24_4_1_U23/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_6_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_7s_16ns_23_4_1_U20/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '46' to '23' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_7s_16ns_23_4_1_U20/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '45' to '23' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_6s_24s_24_4_1_U21/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_6s_24s_24_4_1_U21/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_8ns_23ns_24_4_1_U22/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_5_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_8s_23s_24_4_1_U23/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_6_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U18/mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '27' to '16' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16ns_1s_16ns_17_4_1_U17/mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '17' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16ns_1s_16ns_17_4_1_U17/mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '17' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16ns_1s_16ns_17_4_1_U17/mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_7ns_13ns_23_4_1_U19/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '27' to '23' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_6s_24s_24_4_1_U21/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_4_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_8ns_23ns_24_4_1_U22/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_5_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16ns_1s_16ns_17_4_1_U17/mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/ad_reg_reg' and it is trimmed from '19' to '17' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_reg_5253_pp0_iter19_reg_reg' and it is trimmed from '9' to '8' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3359]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_reg_5253_pp0_iter18_reg_reg' and it is trimmed from '9' to '8' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3358]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg_5287_pp0_iter19_reg_reg' and it is trimmed from '9' to '8' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3164]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg_5287_pp0_iter18_reg_reg' and it is trimmed from '9' to '8' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3163]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg_5287_pp0_iter17_reg_reg' and it is trimmed from '9' to '8' bits. [c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/hdl/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3162]
DSP Report: Generating DSP am_addmul_16ns_1s_16ns_17_4_1_U17/mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+(A:0x3fffffff))*B2)'.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U17/mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U17/mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U17/mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U17/mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U17/mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U17/mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U17/mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U17/mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16ns_1s_16ns_17_4_1_U17/mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U17/mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16ns_1s_16ns_17_4_1_U17/mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U17/mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U18/mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U18/mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U18/mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register Zplate_Hor_Control_Delta_read_reg_4933_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U18/mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U18/mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U18/mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U18/mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U18/mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U18/mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U18/mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U18/mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U18/mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U18/mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U18/mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_20s_9ns_28_1_1_U15/tmp_product, operation Mode is: A''*(B:0xdd).
DSP Report: register tpgSinTableArray_U/q0_reg is absorbed into DSP mul_20s_9ns_28_1_1_U15/tmp_product.
DSP Report: register tpgSinTableArray_load_reg_5347_reg is absorbed into DSP mul_20s_9ns_28_1_1_U15/tmp_product.
DSP Report: operator mul_20s_9ns_28_1_1_U15/tmp_product is absorbed into DSP mul_20s_9ns_28_1_1_U15/tmp_product.
DSP Report: Generating DSP mac_muladd_16ns_6s_24s_24_4_1_U21/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_4_U/m_reg_reg, operation Mode is: (A2*(B:0x3ffeb)')'.
DSP Report: register mac_muladd_16ns_6s_24s_24_4_1_U21/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U21/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_4_U/m_reg_reg.
DSP Report: register mac_muladd_16ns_6s_24s_24_4_1_U21/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_4_U/a_reg_reg is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U21/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_4_U/m_reg_reg.
DSP Report: register mac_muladd_16ns_6s_24s_24_4_1_U21/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U21/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_4_U/m_reg_reg.
DSP Report: operator mac_muladd_16ns_6s_24s_24_4_1_U21/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U21/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_4_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16ns_6s_24s_24_4_1_U21/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_4_U/p_reg_reg, operation Mode is: PCIN+A2*(B:0x3ff95).
DSP Report: register mac_muladd_16ns_6s_24s_24_4_1_U21/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U21/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_6s_24s_24_4_1_U21/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U21/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_6s_24s_24_4_1_U21/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U21/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mul_16ns_8s_24_1_1_U13/tmp_product is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U21/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16ns_7s_16ns_23_4_1_U20/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C:0x8080)+(A2*(B:0x3ffd5)')'.
DSP Report: register mac_muladd_16ns_7s_16ns_23_4_1_U20/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_16ns_7s_16ns_23_4_1_U20/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_7ns_13ns_23_4_1_U19/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_16ns_7s_16ns_23_4_1_U20/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_7s_16ns_23_4_1_U20/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_7s_16ns_23_4_1_U20/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_7s_16ns_23_4_1_U20/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_16ns_7s_16ns_23_4_1_U20/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_7s_16ns_23_4_1_U20/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_16ns_7s_16ns_23_4_1_U20/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_7s_16ns_23_4_1_U20/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_16ns_7s_16ns_23_4_1_U20/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16ns_8s_23s_24_4_1_U23/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A2*(B:0x3ffab)')')'.
DSP Report: register mac_muladd_16ns_8s_23s_24_4_1_U23/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP mac_muladd_16ns_8s_23s_24_4_1_U23/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_8ns_23ns_24_4_1_U22/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP mac_muladd_16ns_8s_23s_24_4_1_U23/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_8s_23s_24_4_1_U23/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_8s_23s_24_4_1_U23/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_8s_23s_24_4_1_U23/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16ns_8s_23s_24_4_1_U23/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_8s_23s_24_4_1_U23/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16ns_8s_23s_24_4_1_U23/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_8s_23s_24_4_1_U23/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16ns_8s_23s_24_4_1_U23/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16ns_7ns_13ns_23_4_1_U19/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C:0x1080)+(A2*(B:0x4d)')'.
DSP Report: register mac_muladd_16ns_7ns_13ns_23_4_1_U19/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_16ns_7ns_13ns_23_4_1_U19/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_7ns_13ns_23_4_1_U19/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_16ns_7ns_13ns_23_4_1_U19/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_7ns_13ns_23_4_1_U19/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_7ns_13ns_23_4_1_U19/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_7ns_13ns_23_4_1_U19/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16ns_7ns_13ns_23_4_1_U19/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_7ns_13ns_23_4_1_U19/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16ns_7ns_13ns_23_4_1_U19/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_7ns_13ns_23_4_1_U19/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16ns_7ns_13ns_23_4_1_U19/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16ns_8ns_23ns_24_4_1_U22/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A2*(B:0x96)')')'.
DSP Report: register mac_muladd_16ns_8ns_23ns_24_4_1_U22/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP mac_muladd_16ns_8ns_23ns_24_4_1_U22/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_8ns_23ns_24_4_1_U22/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP mac_muladd_16ns_8ns_23ns_24_4_1_U22/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_8ns_23ns_24_4_1_U22/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_8ns_23ns_24_4_1_U22/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_8ns_23ns_24_4_1_U22/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16ns_8ns_23ns_24_4_1_U22/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_8ns_23ns_24_4_1_U22/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16ns_8ns_23ns_24_4_1_U22/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_8ns_23ns_24_4_1_U22/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16ns_8ns_23ns_24_4_1_U22/mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP add_ln1257_3_fu_4181_p2, operation Mode is: C'+(A''*(B:0x1d))'.
DSP Report: register add_ln1257_3_fu_4181_p2 is absorbed into DSP add_ln1257_3_fu_4181_p2.
DSP Report: register add_ln1257_3_fu_4181_p2 is absorbed into DSP add_ln1257_3_fu_4181_p2.
DSP Report: register trunc_ln1257_1_reg_5447_reg is absorbed into DSP add_ln1257_3_fu_4181_p2.
DSP Report: register trunc_ln1257_reg_5442_reg is absorbed into DSP add_ln1257_3_fu_4181_p2.
DSP Report: operator add_ln1257_3_fu_4181_p2 is absorbed into DSP add_ln1257_3_fu_4181_p2.
DSP Report: operator mul_16ns_6ns_21_1_1_U14/tmp_product is absorbed into DSP add_ln1257_3_fu_4181_p2.
DSP Report: Generating DSP mul_16ns_6ns_21_1_1_U14/tmp_product, operation Mode is: A''*(B:0x1d).
DSP Report: register mul_16ns_6ns_21_1_1_U14/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U14/tmp_product.
DSP Report: register mul_16ns_6ns_21_1_1_U14/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U14/tmp_product.
DSP Report: operator mul_16ns_6ns_21_1_1_U14/tmp_product is absorbed into DSP mul_16ns_6ns_21_1_1_U14/tmp_product.
DSP Report: Generating DSP mul_11ns_13ns_23_1_1_U10/tmp_product, operation Mode is: (A:0xccd)*B''.
DSP Report: register mul_11ns_13ns_23_1_1_U10/tmp_product is absorbed into DSP mul_11ns_13ns_23_1_1_U10/tmp_product.
DSP Report: register mul_11ns_13ns_23_1_1_U10/tmp_product is absorbed into DSP mul_11ns_13ns_23_1_1_U10/tmp_product.
DSP Report: operator mul_11ns_13ns_23_1_1_U10/tmp_product is absorbed into DSP mul_11ns_13ns_23_1_1_U10/tmp_product.
DSP Report: Generating DSP mul_11ns_13ns_23_1_1_U8/tmp_product, operation Mode is: (A:0xccd)*B''.
DSP Report: register mul_11ns_13ns_23_1_1_U8/tmp_product is absorbed into DSP mul_11ns_13ns_23_1_1_U8/tmp_product.
DSP Report: register mul_11ns_13ns_23_1_1_U8/tmp_product is absorbed into DSP mul_11ns_13ns_23_1_1_U8/tmp_product.
DSP Report: operator mul_11ns_13ns_23_1_1_U8/tmp_product is absorbed into DSP mul_11ns_13ns_23_1_1_U8/tmp_product.
DSP Report: Generating DSP mul_11ns_13ns_23_1_1_U7/tmp_product, operation Mode is: (A:0xccd)*B''.
DSP Report: register mul_11ns_13ns_23_1_1_U7/tmp_product is absorbed into DSP mul_11ns_13ns_23_1_1_U7/tmp_product.
DSP Report: register mul_11ns_13ns_23_1_1_U7/tmp_product is absorbed into DSP mul_11ns_13ns_23_1_1_U7/tmp_product.
DSP Report: operator mul_11ns_13ns_23_1_1_U7/tmp_product is absorbed into DSP mul_11ns_13ns_23_1_1_U7/tmp_product.
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module mpsoc_preset_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module mpsoc_preset_v_tpg_0_0_v_tpg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:44 . Memory (MB): peak = 3371.387 ; gain = 725.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------------------------------------------------------------------------------------------+--------------------------------------+---------------+----------------+
|Module Name                                                                                     | RTL Object                           | Depth x Width | Implemented As | 
+------------------------------------------------------------------------------------------------+--------------------------------------+---------------+----------------+
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R    | rom0                                 | 64x3          | LUT            | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R | rom0                                 | 32x1          | LUT            | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | lshr_ln3_reg_5161_pp0_iter16_reg_reg | 2048x20       | Block RAM      | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 32x1          | LUT            | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 64x3          | LUT            | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | tpgSinTableArray_9bit_0_U/q0_reg     | 512x8         | Block RAM      | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | tpgSinTableArray_9bit_0_U/q1_reg     | 512x8         | Block RAM      | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | tpgSinTableArray_9bit_0_U/q2_reg     | 512x8         | Block RAM      | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | tpgSinTableArray_9bit_1_U/q0_reg     | 512x8         | Block RAM      | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | tpgSinTableArray_9bit_1_U/q1_reg     | 512x8         | Block RAM      | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | tpgSinTableArray_9bit_1_U/q2_reg     | 512x8         | Block RAM      | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | tpgSinTableArray_9bit_2_U/q0_reg     | 512x9         | Block RAM      | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | tpgSinTableArray_9bit_2_U/q1_reg     | 512x9         | Block RAM      | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | tpgSinTableArray_9bit_2_U/q2_reg     | 512x9         | Block RAM      | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | tpgSinTableArray_9bit_3_U/q0_reg     | 512x8         | Block RAM      | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | tpgSinTableArray_9bit_3_U/q1_reg     | 512x8         | Block RAM      | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | tpgSinTableArray_9bit_3_U/q2_reg     | 512x8         | Block RAM      | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | tpgSinTableArray_9bit_4_U/q0_reg     | 512x8         | Block RAM      | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | tpgSinTableArray_9bit_4_U/q1_reg     | 512x8         | Block RAM      | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | tpgSinTableArray_9bit_4_U/q2_reg     | 512x8         | Block RAM      | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | lshr_ln3_reg_5161_pp0_iter16_reg_reg | 2048x20       | Block RAM      | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | tpgSinTableArray_9bit_0_U/q0_reg     | 512x8         | Block RAM      | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | tpgSinTableArray_9bit_0_U/q1_reg     | 512x8         | Block RAM      | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | tpgSinTableArray_9bit_0_U/q2_reg     | 512x8         | Block RAM      | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | tpgSinTableArray_9bit_1_U/q0_reg     | 512x8         | Block RAM      | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | tpgSinTableArray_9bit_1_U/q1_reg     | 512x8         | Block RAM      | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | tpgSinTableArray_9bit_1_U/q2_reg     | 512x8         | Block RAM      | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | tpgSinTableArray_9bit_2_U/q0_reg     | 512x9         | Block RAM      | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | tpgSinTableArray_9bit_2_U/q1_reg     | 512x9         | Block RAM      | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | tpgSinTableArray_9bit_2_U/q2_reg     | 512x9         | Block RAM      | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | tpgSinTableArray_9bit_3_U/q0_reg     | 512x8         | Block RAM      | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | tpgSinTableArray_9bit_3_U/q1_reg     | 512x8         | Block RAM      | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | tpgSinTableArray_9bit_3_U/q2_reg     | 512x8         | Block RAM      | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | tpgSinTableArray_9bit_4_U/q0_reg     | 512x8         | Block RAM      | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | tpgSinTableArray_9bit_4_U/q1_reg     | 512x8         | Block RAM      | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | tpgSinTableArray_9bit_4_U/q2_reg     | 512x8         | Block RAM      | 
+------------------------------------------------------------------------------------------------+--------------------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------------------------------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                    | DSP Mapping                   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0   | ((D+(A:0x3fffffff))*B2)'      | 1      | 17     | -      | 17     | 34     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1  | (C+(A''*B2)')'                | 16     | 16     | 16     | -      | 16     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 | A''*(B:0xdd)                  | 20     | 9      | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_4   | (A2*(B:0x3ffeb)')'            | 24     | 18     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 | PCIN+A2*(B:0x3ff95)           | 17     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_3  | (C:0x8080)+(A2*(B:0x3ffd5)')' | 23     | 18     | 17     | -      | 23     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_6   | (C+(A2*(B:0x3ffab)')')'       | 24     | 18     | 23     | -      | 24     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_2 | (C:0x1080)+(A2*(B:0x4d)')'    | 23     | 18     | 14     | -      | 23     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_5 | (C+(A2*(B:0x96)')')'          | 24     | 18     | 24     | -      | 24     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 | C'+(A''*(B:0x1d))'            | 17     | 6      | 16     | -      | 16     | 2    | 0    | 1    | -    | -     | 1    | 0    | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 | A''*(B:0x1d)                  | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 | (A:0xccd)*B''                 | 12     | 13     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 | (A:0xccd)*B''                 | 12     | 13     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 | (A:0xccd)*B''                 | 12     | 13     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------------------------------------------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:54 . Memory (MB): peak = 3742.211 ; gain = 1096.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 3842.020 ; gain = 1196.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/lshr_ln3_reg_5161_pp0_iter16_reg_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/lshr_ln3_reg_5161_pp0_iter16_reg_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/tpgSinTableArray_9bit_0_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/tpgSinTableArray_9bit_0_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/tpgSinTableArray_9bit_0_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/tpgSinTableArray_9bit_1_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/tpgSinTableArray_9bit_1_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/tpgSinTableArray_9bit_1_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/tpgSinTableArray_9bit_2_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/tpgSinTableArray_9bit_2_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/tpgSinTableArray_9bit_2_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/tpgSinTableArray_9bit_3_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/tpgSinTableArray_9bit_3_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/tpgSinTableArray_9bit_3_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/tpgSinTableArray_9bit_4_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/tpgSinTableArray_9bit_4_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/tpgSinTableArray_9bit_4_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:01:00 . Memory (MB): peak = 3860.090 ; gain = 1214.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:01:03 . Memory (MB): peak = 3860.090 ; gain = 1214.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:01:03 . Memory (MB): peak = 3860.090 ; gain = 1214.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:01:04 . Memory (MB): peak = 3860.090 ; gain = 1214.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:01:04 . Memory (MB): peak = 3860.090 ; gain = 1214.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:01:04 . Memory (MB): peak = 3860.090 ; gain = 1214.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:01:04 . Memory (MB): peak = 3860.090 ; gain = 1214.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                  | RTL Name                                                                                                                                                                                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/urem_11ns_4ns_3_15_1_U5/mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[1].dividend_tmp_reg[2][10] | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/urem_11ns_4ns_3_15_1_U5/mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[2].dividend_tmp_reg[3][10] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/urem_11ns_4ns_3_15_1_U5/mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[3].dividend_tmp_reg[4][10] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/urem_11ns_4ns_3_15_1_U5/mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[4].dividend_tmp_reg[5][10] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/urem_11ns_4ns_3_15_1_U5/mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[5].dividend_tmp_reg[6][10] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/urem_11ns_4ns_3_15_1_U5/mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[6].dividend_tmp_reg[7][10] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/urem_11ns_4ns_3_15_1_U5/mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[7].dividend_tmp_reg[8][10] | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/icmp_ln520_reg_5037_pp0_iter17_reg_reg[0]                                                                     | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/icmp_ln1027_reg_5041_pp0_iter15_reg_reg[0]                                                                    | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/icmp_ln1050_reg_5102_pp0_iter18_reg_reg[0]                                                                    | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/icmp_ln1205_reg_5143_pp0_iter17_reg_reg[0]                                                                    | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/and_ln1292_reg_5098_pp0_iter4_reg_reg[0]                                                                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/icmp_ln1285_reg_5094_pp0_iter4_reg_reg[0]                                                                     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/and_ln1341_reg_5135_pp0_iter16_reg_reg[0]                                                                     | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/icmp_ln1336_reg_5090_pp0_iter15_reg_reg[0]                                                                    | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/icmp_ln1360_reg_5139_pp0_iter16_reg_reg[0]                                                                    | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/and_ln1523_reg_5116_pp0_iter16_reg_reg[0]                                                                     | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/icmp_ln1518_reg_5074_pp0_iter15_reg_reg[0]                                                                    | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/icmp_ln1541_reg_5120_pp0_iter16_reg_reg[0]                                                                    | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/icmp_ln1584_reg_5069_pp0_iter19_reg_reg[0]                                                                    | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/icmp_ln1701_reg_5057_pp0_iter15_reg_reg[0]                                                                    | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/and_ln1706_reg_5112_pp0_iter16_reg_reg[0]                                                                     | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/trunc_ln520_reg_5013_pp0_iter17_reg_reg[0]                                                                    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/cmp126_i_reg_5065_pp0_iter19_reg_reg[0]                                                                       | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/cmp59_i_reg_5061_pp0_iter19_reg_reg[0]                                                                        | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/lshr_ln3_reg_5161_pp0_iter15_reg_reg[10]                                                                      | 8      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/bSerie_reg[3]                                                                                                 | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/bSerie_reg[0]                                                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/or_ln1449_reg_5147_pp0_iter17_reg_reg[0]                                                                      | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/g_reg_5287_pp0_iter19_reg_reg[7]                                                                              | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/gSerie_reg[3]                                                                                                 | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/gSerie_reg[0]                                                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/rSerie_reg[3]                                                                                                 | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/rSerie_reg[0]                                                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/ap_loop_exit_ready_pp0_iter20_reg_reg                                                                         | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/add_ln504_1_reg_5106_pp0_iter11_reg_reg[10]                                                                   | 7      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/add_ln504_1_reg_5106_pp0_iter11_reg_reg[7]                                                                    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/add_ln504_1_reg_5106_pp0_iter11_reg_reg[6]                                                                    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/add_ln504_1_reg_5106_pp0_iter11_reg_reg[5]                                                                    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/add_ln504_1_reg_5106_pp0_iter11_reg_reg[4]                                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/add_ln504_reg_5051_pp0_iter10_reg_reg[10]                                                                     | 10     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/trunc_ln520_2_reg_5030_pp0_iter10_reg_reg[10]                                                                 | 7      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/trunc_ln520_2_reg_5030_pp0_iter10_reg_reg[7]                                                                  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/trunc_ln520_2_reg_5030_pp0_iter10_reg_reg[6]                                                                  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/trunc_ln520_2_reg_5030_pp0_iter10_reg_reg[5]                                                                  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/trunc_ln520_2_reg_5030_pp0_iter10_reg_reg[4]                                                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/add_ln504_1_reg_5106_pp0_iter10_reg_reg[0]                                                                    | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/trunc_ln520_2_reg_5030_pp0_iter3_reg_reg[10]                                                                  | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/trunc_ln520_2_reg_5030_pp0_iter4_reg_reg[7]                                                                   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/add_ln504_1_reg_5106_pp0_iter4_reg_reg[10]                                                                    | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/trunc_ln520_2_reg_5030_pp0_iter5_reg_reg[6]                                                                   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/add_ln504_1_reg_5106_pp0_iter5_reg_reg[7]                                                                     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/trunc_ln520_2_reg_5030_pp0_iter6_reg_reg[5]                                                                   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/add_ln504_1_reg_5106_pp0_iter6_reg_reg[6]                                                                     | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/trunc_ln520_2_reg_5030_pp0_iter7_reg_reg[4]                                                                   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/add_ln504_1_reg_5106_pp0_iter7_reg_reg[5]                                                                     | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/trunc_ln520_2_reg_5030_pp0_iter8_reg_reg[3]                                                                   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/add_ln504_1_reg_5106_pp0_iter8_reg_reg[4]                                                                     | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/trunc_ln520_2_reg_5030_pp0_iter9_reg_reg[2]                                                                   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/add_ln504_1_reg_5106_pp0_iter9_reg_reg[3]                                                                     | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/add_ln504_1_reg_5106_pp0_iter10_reg_reg[2]                                                                    | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/trunc_ln520_2_reg_5030_pp0_iter10_reg_reg[1]                                                                  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mpsoc_preset_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/add_ln504_1_reg_5106_pp0_iter11_reg_reg[1]                                                                    | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[15] | 24     | 24         | 24     | 0       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                    | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 | (C+A''*B)'      | 16     | 5      | 16     | -      | 16     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0   | (((D+A)'*B')')' | 30     | 16     | -      | 16     | 17     | 0    | 1    | -    | 1    | 1     | 1    | 1    | 
|mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_4   | (A'*B)'         | 16     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 1    | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 | (PCIN+A'*B)'    | 16     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_2 | (C+(A'*B)')'    | 16     | 7      | 13     | -      | 23     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_3  | (C+(A'*B)')'    | 16     | 18     | 16     | -      | 23     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_5 | (C+(A'*B)')'    | 16     | 8      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_6   | (C+(A'*B)')'    | 16     | 18     | 48     | -      | 24     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1  | (C+(A''*B')')'  | 30     | 18     | 16     | -      | 16     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 | A''*B           | 11     | 12     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 | A''*B           | 11     | 12     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 | A''*B           | 11     | 12     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 | A''*B           | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 | A''*B           | 30     | 8      | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    94|
|2     |DSP_ALU         |    14|
|4     |DSP_A_B_DATA    |    14|
|8     |DSP_C_DATA      |    14|
|10    |DSP_MULTIPLIER  |    14|
|12    |DSP_M_DATA      |    14|
|14    |DSP_OUTPUT      |    14|
|16    |DSP_PREADD      |    14|
|17    |DSP_PREADD_DATA |    14|
|19    |LUT1            |    79|
|20    |LUT2            |   406|
|21    |LUT3            |   663|
|22    |LUT4            |   488|
|23    |LUT5            |   384|
|24    |LUT6            |   931|
|25    |MUXF7           |    12|
|26    |MUXF8           |     2|
|27    |RAMB18E2        |    11|
|33    |RAMB36E2        |     1|
|34    |SRL16E          |   140|
|35    |SRLC32E         |     8|
|36    |FDRE            |  2409|
|37    |FDSE            |    53|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:01:04 . Memory (MB): peak = 3860.090 ; gain = 1214.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 187 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:59 . Memory (MB): peak = 3860.090 ; gain = 1091.145
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:01:04 . Memory (MB): peak = 3860.090 ; gain = 1214.680
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 3862.934 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 122 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/tpgSinTableArray_9bit_0_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/tpgSinTableArray_9bit_1_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/tpgSinTableArray_9bit_2_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/tpgSinTableArray_9bit_3_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432/tpgSinTableArray_9bit_4_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3888.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 14 instances

Synth Design complete | Checksum: d779294e
INFO: [Common 17-83] Releasing license: Synthesis
236 Infos, 245 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:01:11 . Memory (MB): peak = 3888.070 ; gain = 2346.211
INFO: [Common 17-1381] The checkpoint 'C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/mpsoc_preset_v_tpg_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP mpsoc_preset_v_tpg_0_0, cache-ID = ad15df43c14fede0
INFO: [Common 17-1381] The checkpoint 'C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/mpsoc_preset_v_tpg_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mpsoc_preset_v_tpg_0_0_utilization_synth.rpt -pb mpsoc_preset_v_tpg_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 14:31:38 2024...
