[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  21178       tick       3728510       1689430       1636791       3728510 
      2  21178       tick       4938380       2336670       2301967       4938380 
      3  21178       tick       4933623       2336210       2316622       4933623 
      4  21178       tick       4933781       2335054       2316972       4933781 
      5  21178       tick       4930871       2334663       2312260       4930871 
      6  21178       tick       4933627       2335743       2320147       4933627 
      7  21178       tick       4926264       2334012       2315436       4926264 
      8  21178       tick       4926933       2332753       2312146       4926933 
      9  21178       tick       4937291       2336847       2321464       4937291 
     10  21178       tick       4937514       2336324       2316015       4937514 
     11  21178       tick       4940574       2338211       2319495       4940574 
     12  21178       tick       4932677       2334833       2317488       4932677 
     13  21178       tick       4927894       2333319       2312070       4927894 
     14  21178       tick       4933971       2336430       2319100       4933971 
     15  21178       tick       4934978       2335692       2317577       4934978 
     16  21178       tick       4944177       2338099       2318187       4944177 
     17  21178       tick       4936846       2336361       2316966       4936846 
     18  21178       tick       4927557       2332978       2312466       4927557 
     19  21178       tick       4933573       2334418       2318925       4933573 
     20  21178       exit       2848807       1348148       1338162       2848807 
