Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Tue Nov 27 18:44:55 2018
| Host         : ME4166-10 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|      8 |            6 |
|     10 |            2 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |            4 |
| No           | No                    | Yes                    |             154 |           22 |
| No           | Yes                   | No                     |              22 |            4 |
| Yes          | No                    | No                     |              22 |            3 |
| Yes          | No                    | Yes                    |             130 |           23 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------------------------------+------------------+------------------+----------------+
|      Clock Signal      |              Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------+-----------------------------------------+------------------+------------------+----------------+
|  clk_wiz/inst/clk_out1 | debounce_dn/roll_over                   | rst_IBUF         |                1 |              2 |
|  clk_wiz/inst/clk_out1 | debounce_dn/q_i_1__0_n_0                | rst_IBUF         |                1 |              2 |
|  clk_wiz/inst/clk_out1 | debounce_up/q_i_1_n_0                   | rst_IBUF         |                1 |              2 |
|  clk_wiz/inst/clk_out1 | debounce_up/roll_over                   | rst_IBUF         |                1 |              2 |
|  clk_wiz/inst/clk_out1 | rt_clock/increment_minute/m_reg[3]_0[0] | rst_IBUF         |                2 |              8 |
|  clk_wiz/inst/clk_out1 | rt_clock/increment_minute/m_reg[3][0]   | rst_IBUF         |                2 |              8 |
|  clk_wiz/inst/clk_out1 | set_time_IBUF                           | rst_IBUF         |                2 |              8 |
|  clk_wiz/inst/clk_out1 | set_alarm_IBUF                          | rst_IBUF         |                1 |              8 |
|  clk_wiz/inst/clk_out1 | alarm_reg/count_minute_0/E[0]           | rst_IBUF         |                1 |              8 |
|  clk_wiz/inst/clk_out1 | alarm_reg/increment_minute/m_reg[0][0]  | rst_IBUF         |                1 |              8 |
|  clk_wiz/inst/clk_out1 | rt_clock/increment_minute/E[0]          | rst_IBUF         |                2 |             10 |
|  clk_wiz/inst/clk_out1 | alarm_reg/increment_hour/E[0]           | rst_IBUF         |                1 |             10 |
|  clk_100MHz_IBUF_BUFG  |                                         | swg/_edge/SR[0]  |                4 |             22 |
|  clk_100MHz_IBUF_BUFG  | pwm_d/p_0_in__0                         |                  |                3 |             22 |
|  clk_100MHz_IBUF_BUFG  |                                         |                  |                4 |             24 |
|  clk_100MHz_IBUF_BUFG  | audio_en_IBUF                           | rst_IBUF         |                7 |             54 |
|  clk_wiz/inst/clk_out1 |                                         | rst_IBUF         |               22 |            154 |
+------------------------+-----------------------------------------+------------------+------------------+----------------+


