# Reading pref.tcl
# do blink_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Engineering/Courses/FPGA/Practice/1\ LED\ blink {D:/Engineering/Courses/FPGA/Practice/1 LED blink/blink.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:48:17 on Jun 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Engineering/Courses/FPGA/Practice/1 LED blink" D:/Engineering/Courses/FPGA/Practice/1 LED blink/blink.sv 
# -- Compiling module blink
# 
# Top level modules:
# 	blink
# End time: 00:48:18 on Jun 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
