{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "import pandas as pd \n",
    "import sys, os\n",
    "from src import *\n",
    "from helpers import *"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Kernal Configuration"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0x8049\n",
      "This kernel uses 10 instruction words starting at IMEM address 1.\n",
      "It uses column(s): 0.\n",
      "The SRF is located in SPM bank 0.\n"
     ]
    }
   ],
   "source": [
    "# Load an existing kernel into memory\n",
    "def get_kmem_word(SRF_ADDR, COL, K_START, INSTR):\n",
    "    SRF_ADDR = format(SRF_ADDR, '04b')\n",
    "    COL = format(COL, '02b')\n",
    "    K_START = format(K_START, '09b')\n",
    "    INSTR = format(INSTR, '06b')\n",
    "    \n",
    "    concatenated_bin = ''.join([SRF_ADDR, COL, K_START, INSTR])\n",
    "    int_val = int(concatenated_bin, 2)\n",
    "\n",
    "    return int_val\n",
    "    \n",
    "kmem_pos = 1\n",
    "kmem_word = get_kmem_word(0, 1, 1, 9)\n",
    "print(f\"0x{kmem_word:x}\")\n",
    "\n",
    "kmem = KER_CONF()\n",
    "kmem.set_word(kmem_word, kmem_pos)\n",
    "kmem.get_kernel_info(kmem_pos)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Loop control unit (LCU)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "7: ==============================\n",
      "Immediate value: 0\n",
      "LCU is in loop control mode\n",
      "Performing ALU operation SADD between operands ZERO and SRF\n",
      "Writing ALU result to LCU register 0\n",
      "8: ==============================\n",
      "Immediate value: 0\n",
      "LCU is in loop control mode\n",
      "If R0 and SRF are NOT equal, branch to the immediate value 0\n",
      "No LCU registers are being written\n",
      "10: ==============================\n",
      "Immediate value: 0\n",
      "LCU is in loop control mode\n",
      "Exiting out of kernel\n",
      "No LCU registers are being written\n"
     ]
    }
   ],
   "source": [
    "# Define instruction parameters\n",
    "imem_pos = 7\n",
    "imm=0\n",
    "rf_wsel=0\n",
    "rf_we=1\n",
    "alu_op=LCU_ALU_OPS.SADD\n",
    "br_mode=0\n",
    "muxb_sel=LCU_MUXB_SEL.SRF\n",
    "muxa_sel=LCU_MUXA_SEL.ZERO\n",
    "\n",
    "lcu_imem = LCU_IMEM()\n",
    "lcu_imem.set_params(imm, rf_wsel, rf_we, alu_op, br_mode, muxb_sel, muxa_sel, imem_pos)\n",
    "lcu_imem.get_instruction_info(imem_pos)\n",
    "\n",
    "imem_pos = 8\n",
    "imm=0\n",
    "rf_wsel=0\n",
    "rf_we=0\n",
    "alu_op=LCU_ALU_OPS.BNE\n",
    "br_mode=0\n",
    "muxb_sel=LCU_MUXB_SEL.SRF\n",
    "muxa_sel=LCU_MUXA_SEL.R0\n",
    "\n",
    "lcu_imem.set_params(imm, rf_wsel, rf_we, alu_op, br_mode, muxb_sel, muxa_sel, imem_pos)\n",
    "lcu_imem.get_instruction_info(imem_pos)\n",
    "\n",
    "imem_pos = 10\n",
    "imm=0\n",
    "rf_wsel=0\n",
    "rf_we=0\n",
    "alu_op=LCU_ALU_OPS.EXIT\n",
    "br_mode=0\n",
    "muxb_sel=0\n",
    "muxa_sel=0\n",
    "\n",
    "lcu_imem.set_params(imm, rf_wsel, rf_we, alu_op, br_mode, muxb_sel, muxa_sel, imem_pos)\n",
    "lcu_imem.get_instruction_info(imem_pos)\n",
    "\n",
    "# exit"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Load Store unit (LSU) IMEM"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Hex representation: 0x80000\n",
      "9: ==============================\n",
      "Performing STORE to SPM from VWR_A\n",
      "Performing ALU operation LAND between operands R0 and R0\n",
      "No LSU registers are being written\n"
     ]
    }
   ],
   "source": [
    "# Load an existing imem word and decode it\n",
    "imem_pos = 9\n",
    "\n",
    "# Define instruction parameters\n",
    "rf_wsel=0\n",
    "rf_we=0\n",
    "alu_op=0\n",
    "muxb_sel=0\n",
    "muxa_sel=0\n",
    "vwr_shuf_op=LSU_VWR_SEL.VWR_A\n",
    "vwr_shuf_sel=LSU_OP_MODE.STORE\n",
    "\n",
    "lsu_imem = LSU_IMEM()\n",
    "lsu_imem.set_params(rf_wsel, rf_we, alu_op, muxb_sel, muxa_sel, vwr_shuf_op, vwr_shuf_sel, imem_pos)\n",
    "print(\"Hex representation: \" + lsu_imem.get_word_in_hex(imem_pos))\n",
    "lsu_imem.get_instruction_info(imem_pos)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### MXCU"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "1: ==============================\n",
      "Not writing to VWRs\n",
      "Reading from SRF index 1\n",
      "Performing ALU operation SADD between operands ZERO and ZERO\n",
      "Writing ALU result to MXCU register 0\n",
      "4: ==============================\n",
      "Not writing to VWRs\n",
      "Reading from SRF index 1\n",
      "Performing ALU operation SADD between operands R0 and ONE\n",
      "Writing ALU result to MXCU register 0\n",
      "5: ==============================\n",
      "Writing to VWR rows [2] of VWR_A\n",
      "Reading from SRF index 0\n",
      "Performing ALU operation NOP between operands R0 and R0\n",
      "No MXCU registers are being written\n",
      "6: ==============================\n",
      "Not writing to VWRs\n",
      "Writing from RC0 ALU to SRF register 1\n",
      "Performing ALU operation NOP between operands R0 and R0\n",
      "No MXCU registers are being written\n",
      "7: ==============================\n",
      "Not writing to VWRs\n",
      "Reading from SRF index 1\n",
      "Performing ALU operation NOP between operands R0 and R0\n",
      "No MXCU registers are being written\n",
      "8: ==============================\n",
      "Not writing to VWRs\n",
      "Reading from SRF index 3\n",
      "Performing ALU operation NOP between operands R0 and R0\n",
      "No MXCU registers are being written\n"
     ]
    }
   ],
   "source": [
    "mxcu_imem = MXCU_IMEM()\n",
    "\n",
    "# Define instruction parameters\n",
    "imem_pos = 1\n",
    "vwr_row_we = [0, 0, 0, 0]\n",
    "vwr_sel = 0\n",
    "srf_sel = 1\n",
    "alu_srf_write = 0\n",
    "srf_we = 0\n",
    "rf_wsel = 0\n",
    "rf_we = 1\n",
    "alu_op =  MXCU_ALU_OPS.SADD\n",
    "muxa_sel = MXCU_MUXA_SEL.ZERO\n",
    "muxb_sel = MXCU_MUXB_SEL.ZERO\n",
    "\n",
    "\n",
    "mxcu_imem.set_params(vwr_row_we, vwr_sel, srf_sel, alu_srf_write, srf_we, rf_wsel, rf_we, alu_op, muxb_sel, muxa_sel, imem_pos)\n",
    "mxcu_imem.get_instruction_info(imem_pos)\n",
    "\n",
    "# Define instruction parameters\n",
    "imem_pos = 4\n",
    "vwr_row_we = [0, 0, 0, 0]\n",
    "vwr_sel = 0\n",
    "srf_sel = 1\n",
    "alu_srf_write = 0\n",
    "srf_we = 0\n",
    "rf_wsel = 0\n",
    "rf_we = 1\n",
    "alu_op =  MXCU_ALU_OPS.SADD\n",
    "muxa_sel = MXCU_MUXA_SEL.R0\n",
    "muxb_sel = MXCU_MUXB_SEL.ONE\n",
    "\n",
    "mxcu_imem.set_params(vwr_row_we, vwr_sel, srf_sel, alu_srf_write, srf_we, rf_wsel, rf_we, alu_op, muxb_sel, muxa_sel, imem_pos)\n",
    "mxcu_imem.get_instruction_info(imem_pos)\n",
    "\n",
    "imem_pos = 5\n",
    "vwr_row_we = [0, 1, 0, 0]\n",
    "vwr_sel = 0\n",
    "srf_sel = 0\n",
    "alu_srf_write = 0\n",
    "srf_we = 0\n",
    "rf_wsel = 1\n",
    "rf_we = 0\n",
    "alu_op =  0\n",
    "muxb_sel = 0\n",
    "muxa_sel = 0\n",
    "\n",
    "mxcu_imem.set_params(vwr_row_we, vwr_sel, srf_sel, alu_srf_write, srf_we, rf_wsel, rf_we, alu_op, muxb_sel, muxa_sel, imem_pos)\n",
    "mxcu_imem.get_instruction_info(imem_pos)\n",
    "\n",
    "imem_pos = 6\n",
    "vwr_row_we = [0, 0, 0, 0]\n",
    "vwr_sel = 3\n",
    "srf_sel = 1\n",
    "alu_srf_write = 1\n",
    "srf_we = 1\n",
    "rf_wsel = 0\n",
    "rf_we = 0\n",
    "alu_op =  0\n",
    "muxb_sel = 0\n",
    "muxa_sel = 0\n",
    "\n",
    "mxcu_imem.set_params(vwr_row_we, vwr_sel, srf_sel, alu_srf_write, srf_we, rf_wsel, rf_we, alu_op, muxb_sel, muxa_sel, imem_pos)\n",
    "mxcu_imem.get_instruction_info(imem_pos)\n",
    "\n",
    "imem_pos = 7\n",
    "vwr_row_we = [0, 0, 0, 0]\n",
    "vwr_sel = 3\n",
    "srf_sel = 1\n",
    "alu_srf_write = 0\n",
    "srf_we = 0\n",
    "rf_wsel = 1\n",
    "rf_we = 0\n",
    "alu_op =  0\n",
    "muxb_sel = 0\n",
    "muxa_sel = 0\n",
    "\n",
    "mxcu_imem.set_params(vwr_row_we, vwr_sel, srf_sel, alu_srf_write, srf_we, rf_wsel, rf_we, alu_op, muxb_sel, muxa_sel, imem_pos)\n",
    "mxcu_imem.get_instruction_info(imem_pos)\n",
    "\n",
    "imem_pos = 8\n",
    "vwr_row_we = [0, 0, 0, 0]\n",
    "vwr_sel = 3\n",
    "srf_sel = 3\n",
    "alu_srf_write = 0\n",
    "srf_we = 0\n",
    "rf_wsel = 1\n",
    "rf_we = 0\n",
    "alu_op =  0\n",
    "muxb_sel = 0\n",
    "muxa_sel = 0\n",
    "\n",
    "mxcu_imem.set_params(vwr_row_we, vwr_sel, srf_sel, alu_srf_write, srf_we, rf_wsel, rf_we, alu_op, muxb_sel, muxa_sel, imem_pos)\n",
    "mxcu_imem.get_instruction_info(imem_pos)\n",
    "\n",
    "# imem_pos = 9\n",
    "# vwr_row_we = [0, 0, 0, 0]\n",
    "# vwr_sel = 3\n",
    "# srf_sel = 2\n",
    "# alu_srf_write = 0\n",
    "# srf_we = 0\n",
    "# rf_wsel = 1\n",
    "# rf_we = 0\n",
    "# alu_op =  0\n",
    "# muxb_sel = 0\n",
    "# muxa_sel = 0\n",
    "\n",
    "# mxcu_imem.set_params(vwr_row_we, vwr_sel, srf_sel, alu_srf_write, srf_we, rf_wsel, rf_we, alu_op, muxb_sel, muxa_sel, imem_pos)\n",
    "# mxcu_imem.get_instruction_info(imem_pos)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### RCs"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "1 =============================================\n",
      "Performing ALU operation SADD between operands ZERO and ZERO\n",
      "ALU is performing operations with 32-bit precision\n",
      "Writing ALU result to RC register 0\n",
      "2 =============================================\n",
      "Performing ALU operation SADD between operands ZERO and R0\n",
      "ALU is performing operations with 32-bit precision\n",
      "Writing ALU result to RC register 0\n",
      "3 =============================================\n",
      "Performing ALU operation SRL between operands R0 and ONE\n",
      "ALU is performing operations with 32-bit precision\n",
      "Writing ALU result to RC register 0\n",
      "6 =============================================\n",
      "Performing ALU operation SADD between operands VWR_A and ZERO\n",
      "ALU is performing operations with 32-bit precision\n",
      "No RC registers are being written\n"
     ]
    }
   ],
   "source": [
    "rc0_imem = RC_IMEM()\n",
    "\n",
    "# Create a new instruction\n",
    "imem_pos = 1\n",
    "\n",
    "# Define instruction parameters\n",
    "rf_wsel = 0\n",
    "rf_we = 1\n",
    "muxf_sel = RC_MUXF_SEL.OWN\n",
    "alu_op =  RC_ALU_OPS.SADD\n",
    "op_mode = 0 #Always keep this to zero; 16-bit mode is not supported yet\n",
    "muxb_sel =  RC_MUXA_SEL.ZERO\n",
    "muxa_sel = RC_MUXA_SEL.ZERO\n",
    "\n",
    "rc0_imem.set_params(rf_wsel, rf_we, muxf_sel, alu_op, op_mode, muxb_sel, muxa_sel, imem_pos)\n",
    "print(f\"{imem_pos} =============================================\")\n",
    "rc0_imem.get_instruction_info(imem_pos)\n",
    "\n",
    "# Create a new instruction\n",
    "imem_pos = 2\n",
    "rf_wsel = 0\n",
    "rf_we = 1\n",
    "muxf_sel = 5\n",
    "alu_op =  RC_ALU_OPS.SADD\n",
    "op_mode = 0 #Always keep this to zero; 16-bit mode is not supported yet\n",
    "muxb_sel =  RC_MUXA_SEL.R0\n",
    "muxa_sel = RC_MUXA_SEL.ZERO\n",
    "\n",
    "rc0_imem.set_params(rf_wsel, rf_we, muxf_sel, alu_op, op_mode, muxb_sel, muxa_sel, imem_pos)\n",
    "print(f\"{imem_pos} =============================================\")\n",
    "rc0_imem.get_instruction_info(imem_pos)\n",
    "\n",
    "# Create a new instruction\n",
    "imem_pos = 3\n",
    "rf_wsel = 0\n",
    "rf_we = 1\n",
    "muxf_sel = 5\n",
    "alu_op =  RC_ALU_OPS.SRL\n",
    "op_mode = 0 #Always keep this to zero; 16-bit mode is not supported yet\n",
    "muxa_sel = RC_MUXA_SEL.R0\n",
    "muxb_sel =  RC_MUXA_SEL.ONE\n",
    "\n",
    "print(f\"{imem_pos} =============================================\")\n",
    "rc0_imem.set_params(rf_wsel, rf_we, muxf_sel, alu_op, op_mode, muxb_sel, muxa_sel, imem_pos)\n",
    "rc0_imem.get_instruction_info(imem_pos)\n",
    "\n",
    "# Create a new instruction\n",
    "imem_pos = 6\n",
    "rf_wsel = 0\n",
    "rf_we = 0\n",
    "muxf_sel = 5\n",
    "alu_op =  RC_ALU_OPS.SADD\n",
    "op_mode = 0 #Always keep this to zero; 16-bit mode is not supported yet\n",
    "muxa_sel = RC_MUXA_SEL.VWR_A\n",
    "muxb_sel =  RC_MUXA_SEL.ZERO\n",
    "\n",
    "print(f\"{imem_pos} =============================================\")\n",
    "rc0_imem.set_params(rf_wsel, rf_we, muxf_sel, alu_op, op_mode, muxb_sel, muxa_sel, imem_pos)\n",
    "rc0_imem.get_instruction_info(imem_pos)\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "1 =============================================\n",
      "Performing ALU operation SADD between operands ZERO and ZERO\n",
      "ALU is performing operations with 32-bit precision\n",
      "Writing ALU result to RC register 0\n",
      "3 =============================================\n",
      "Performing ALU operation SADD between operands RCB and ONE\n",
      "ALU is performing operations with 32-bit precision\n",
      "Writing ALU result to RC register 0\n"
     ]
    }
   ],
   "source": [
    "rc1_imem = RC_IMEM()\n",
    "\n",
    "# Create a new instruction\n",
    "imem_pos = 1\n",
    "\n",
    "# Define instruction parameters\n",
    "rf_wsel = 0\n",
    "rf_we = 1\n",
    "muxf_sel = RC_MUXF_SEL.OWN\n",
    "alu_op =  RC_ALU_OPS.SADD\n",
    "op_mode = 0 #Always keep this to zero; 16-bit mode is not supported yet\n",
    "muxb_sel =  RC_MUXA_SEL.ZERO\n",
    "muxa_sel = RC_MUXA_SEL.ZERO\n",
    "\n",
    "rc1_imem.set_params(rf_wsel, rf_we, muxf_sel, alu_op, op_mode, muxb_sel, muxa_sel, imem_pos)\n",
    "print(f\"{imem_pos} =============================================\")\n",
    "rc1_imem.get_instruction_info(imem_pos)\n",
    "\n",
    "# Create a new instruction\n",
    "imem_pos = 3\n",
    "rf_wsel = 0\n",
    "rf_we = 1\n",
    "muxf_sel = RC_MUXF_SEL.OWN\n",
    "alu_op =  RC_ALU_OPS.SADD\n",
    "op_mode = 0 #Always keep this to zero; 16-bit mode is not supported yet\n",
    "muxa_sel =  RC_MUXA_SEL.RCB\n",
    "muxb_sel = RC_MUXA_SEL.ONE\n",
    "\n",
    "rc1_imem.set_params(rf_wsel, rf_we, muxf_sel, alu_op, op_mode, muxb_sel, muxa_sel, imem_pos)\n",
    "print(f\"{imem_pos} =============================================\")\n",
    "rc1_imem.get_instruction_info(imem_pos)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "2 =============================================\n",
      "Performing ALU operation SADD between operands RCT and ZERO\n",
      "ALU is performing operations with 32-bit precision\n",
      "Writing ALU result to RC register 0\n",
      "3 =============================================\n",
      "Performing ALU operation SLL between operands RCB and ONE\n",
      "ALU is performing operations with 32-bit precision\n",
      "Writing ALU result to RC register 0\n",
      "5 =============================================\n",
      "Performing ALU operation SADD between operands RCT and ZERO\n",
      "ALU is performing operations with 32-bit precision\n",
      "Writing ALU result to RC register 0\n"
     ]
    }
   ],
   "source": [
    "rc2_imem = RC_IMEM()\n",
    "\n",
    "# Create a new instruction\n",
    "imem_pos = 2\n",
    "\n",
    "# Define instruction parameters\n",
    "rf_wsel = 0\n",
    "rf_we = 1\n",
    "muxf_sel = RC_MUXF_SEL.OWN\n",
    "alu_op =  RC_ALU_OPS.SADD\n",
    "op_mode = 0 #Always keep this to zero; 16-bit mode is not supported yet\n",
    "muxa_sel =  RC_MUXA_SEL.RCT\n",
    "muxb_sel = RC_MUXA_SEL.ZERO\n",
    "\n",
    "rc2_imem.set_params(rf_wsel, rf_we, muxf_sel, alu_op, op_mode, muxb_sel, muxa_sel, imem_pos)\n",
    "print(f\"{imem_pos} =============================================\")\n",
    "rc2_imem.get_instruction_info(imem_pos)\n",
    "\n",
    "# Create a new instruction\n",
    "imem_pos = 3\n",
    "rf_wsel = 0\n",
    "rf_we = 1\n",
    "muxf_sel = RC_MUXF_SEL.OWN\n",
    "alu_op =  RC_ALU_OPS.SLL\n",
    "op_mode = 0 #Always keep this to zero; 16-bit mode is not supported yet\n",
    "muxa_sel =  RC_MUXA_SEL.RCB\n",
    "muxb_sel = RC_MUXA_SEL.ONE\n",
    "\n",
    "rc2_imem.set_params(rf_wsel, rf_we, muxf_sel, alu_op, op_mode, muxb_sel, muxa_sel, imem_pos)\n",
    "print(f\"{imem_pos} =============================================\")\n",
    "rc2_imem.get_instruction_info(imem_pos)\n",
    "\n",
    "# Create a new instruction\n",
    "imem_pos = 5\n",
    "rf_wsel = 0\n",
    "rf_we = 1\n",
    "muxf_sel = RC_MUXF_SEL.OWN\n",
    "alu_op =  RC_ALU_OPS.SADD\n",
    "op_mode = 0 #Always keep this to zero; 16-bit mode is not supported yet\n",
    "muxa_sel =  RC_MUXA_SEL.RCT\n",
    "muxb_sel = RC_MUXA_SEL.ZERO\n",
    "\n",
    "rc2_imem.set_params(rf_wsel, rf_we, muxf_sel, alu_op, op_mode, muxb_sel, muxa_sel, imem_pos)\n",
    "print(f\"{imem_pos} =============================================\")\n",
    "rc2_imem.get_instruction_info(imem_pos)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "1 =============================================\n",
      "Performing ALU operation SADD between operands ZERO and ZERO\n",
      "ALU is performing operations with 32-bit precision\n",
      "Writing ALU result to RC register 0\n",
      "2 =============================================\n",
      "Performing ALU operation SADD between operands R0 and ZERO\n",
      "ALU is performing operations with 32-bit precision\n",
      "Writing ALU result to RC register 0\n",
      "3 =============================================\n",
      "Performing ALU operation LAND between operands RCB and ONE\n",
      "ALU is performing operations with 32-bit precision\n",
      "Writing ALU result to RC register 0\n",
      "4 =============================================\n",
      "Performing ALU operation LOR between operands RCT and R0\n",
      "ALU is performing operations with 32-bit precision\n",
      "No RC registers are being written\n"
     ]
    }
   ],
   "source": [
    "rc3_imem = RC_IMEM()\n",
    "\n",
    "# Create a new instruction\n",
    "imem_pos = 1\n",
    "\n",
    "# Define instruction parameters\n",
    "rf_wsel = 0\n",
    "rf_we = 1\n",
    "muxf_sel = RC_MUXF_SEL.OWN\n",
    "alu_op =  RC_ALU_OPS.SADD\n",
    "op_mode = 0 #Always keep this to zero; 16-bit mode is not supported yet\n",
    "muxa_sel =  RC_MUXA_SEL.ZERO\n",
    "muxb_sel = RC_MUXA_SEL.ZERO\n",
    "\n",
    "rc3_imem.set_params(rf_wsel, rf_we, muxf_sel, alu_op, op_mode, muxb_sel, muxa_sel, imem_pos)\n",
    "print(f\"{imem_pos} =============================================\")\n",
    "rc3_imem.get_instruction_info(imem_pos)\n",
    "\n",
    "# Create a new instruction\n",
    "imem_pos = 2\n",
    "rf_wsel = 0\n",
    "rf_we = 1\n",
    "muxf_sel = RC_MUXF_SEL.OWN\n",
    "alu_op =  RC_ALU_OPS.SADD\n",
    "op_mode = 0 #Always keep this to zero; 16-bit mode is not supported yet\n",
    "muxa_sel =  RC_MUXA_SEL.R0\n",
    "muxb_sel = RC_MUXA_SEL.ZERO\n",
    "\n",
    "rc3_imem.set_params(rf_wsel, rf_we, muxf_sel, alu_op, op_mode, muxb_sel, muxa_sel, imem_pos)\n",
    "print(f\"{imem_pos} =============================================\")\n",
    "rc3_imem.get_instruction_info(imem_pos)\n",
    "\n",
    "# Create a new instruction\n",
    "imem_pos = 3\n",
    "rf_wsel = 0\n",
    "rf_we = 1\n",
    "muxf_sel = RC_MUXF_SEL.OWN\n",
    "alu_op =  RC_ALU_OPS.LAND\n",
    "op_mode = 0 #Always keep this to zero; 16-bit mode is not supported yet\n",
    "muxa_sel =  RC_MUXA_SEL.RCB\n",
    "muxb_sel = RC_MUXA_SEL.ONE\n",
    "\n",
    "rc3_imem.set_params(rf_wsel, rf_we, muxf_sel, alu_op, op_mode, muxb_sel, muxa_sel, imem_pos)\n",
    "print(f\"{imem_pos} =============================================\")\n",
    "rc3_imem.get_instruction_info(imem_pos)\n",
    "\n",
    "\n",
    "# Create a new instruction\n",
    "imem_pos = 4\n",
    "rf_wsel = 0\n",
    "rf_we = 0\n",
    "muxf_sel = RC_MUXF_SEL.OWN\n",
    "alu_op =  RC_ALU_OPS.LOR\n",
    "op_mode = 0 #Always keep this to zero; 16-bit mode is not supported yet\n",
    "muxa_sel =  RC_MUXA_SEL.RCT\n",
    "muxb_sel = RC_MUXA_SEL.R0\n",
    "\n",
    "rc3_imem.set_params(rf_wsel, rf_we, muxf_sel, alu_op, op_mode, muxb_sel, muxa_sel, imem_pos)\n",
    "print(f\"{imem_pos} =============================================\")\n",
    "rc3_imem.get_instruction_info(imem_pos)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Put things together"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>LCU</th>\n",
       "      <th>LSU</th>\n",
       "      <th>MXCU</th>\n",
       "      <th>RC0</th>\n",
       "      <th>RC1</th>\n",
       "      <th>RC2</th>\n",
       "      <th>RC3</th>\n",
       "      <th>KMEM</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x4c98040</td>\n",
       "      <td>0x2a822</td>\n",
       "      <td>0x2a822</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x2a822</td>\n",
       "      <td>0x8049</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x29036</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x1a822</td>\n",
       "      <td>0x12822</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x12cd6</td>\n",
       "      <td>0x1ec22</td>\n",
       "      <td>0x1eca2</td>\n",
       "      <td>0x1ed02</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x518040</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x19120</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x1004</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x1a822</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0xa70</td>\n",
       "      <td>0x2834</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>0xd0300</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x1070</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>0x11400</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x10f0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x80000</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>0x1c00</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>14</th>\n",
       "      <td>0x0</td>\n",
       "      <td>0x4c80</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "      <td>0x0</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "        LCU      LSU       MXCU      RC0      RC1      RC2      RC3    KMEM\n",
       "0       0x0   0x4c80        0x0      0x0      0x0      0x0      0x0     0x0\n",
       "1       0x0   0x4c80  0x4c98040  0x2a822  0x2a822      0x0  0x2a822  0x8049\n",
       "2       0x0   0x4c80        0x0  0x29036      0x0  0x1a822  0x12822     0x0\n",
       "3       0x0   0x4c80        0x0  0x12cd6  0x1ec22  0x1eca2  0x1ed02     0x0\n",
       "4       0x0   0x4c80   0x518040      0x0      0x0      0x0  0x19120     0x0\n",
       "5       0x0   0x4c80     0x1004      0x0      0x0  0x1a822      0x0     0x0\n",
       "6       0x0   0x4c80      0xa70   0x2834      0x0      0x0      0x0     0x0\n",
       "7   0xd0300   0x4c80     0x1070      0x0      0x0      0x0      0x0     0x0\n",
       "8   0x11400   0x4c80     0x10f0      0x0      0x0      0x0      0x0     0x0\n",
       "9       0x0  0x80000        0x0      0x0      0x0      0x0      0x0     0x0\n",
       "10   0x1c00   0x4c80        0x0      0x0      0x0      0x0      0x0     0x0\n",
       "11      0x0   0x4c80        0x0      0x0      0x0      0x0      0x0     0x0\n",
       "12      0x0   0x4c80        0x0      0x0      0x0      0x0      0x0     0x0\n",
       "13      0x0   0x4c80        0x0      0x0      0x0      0x0      0x0     0x0\n",
       "14      0x0   0x4c80        0x0      0x0      0x0      0x0      0x0     0x0"
      ]
     },
     "execution_count": 10,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import pandas as pd\n",
    "# PEs: LCU, LSU, MXCU, RC0, RC1, RC2, RC3\n",
    "\n",
    "imem_hex = []\n",
    "for i in range(0, 10+1):\n",
    "    # Append the print statements to the list\n",
    "    imem_hex.append([lcu_imem.get_word_in_hex(i), \n",
    "                    lsu_imem.get_word_in_hex(i), \n",
    "                    mxcu_imem.get_word_in_hex(i), \n",
    "                    rc0_imem.get_word_in_hex(i), \n",
    "                    rc1_imem.get_word_in_hex(i), \n",
    "                    rc2_imem.get_word_in_hex(i), \n",
    "                    rc3_imem.get_word_in_hex(i)])\n",
    "\n",
    "# Create a dataframe from the list\n",
    "df_hex = pd.DataFrame(imem_hex, columns=['LCU', 'LSU', 'MXCU', 'RC0', 'RC1', 'RC2', 'RC3'])\n",
    "kmem_instr_bank = [hex(0)]*11\n",
    "kmem_instr_bank[1] = hex(kmem_word)\n",
    "df_hex['KMEM'] = kmem_instr_bank\n",
    "\n",
    "df_hex\n",
    "nop_row = {\"LCU\": \"0x0\", \"LSU\": \"0x4c80\", \"MXCU\": \"0x0\", \"RC0\": \"0x0\", \"RC1\": \"0x0\", \"RC2\": \"0x0\", \"RC3\": \"0x0\", \"KMEM\": \"0x0\"}\n",
    "# Calculate the number of rows needed\n",
    "num_rows_needed = 16 - len(df_hex)\n",
    "df_nop = pd.DataFrame([nop_row]*num_rows_needed)\n",
    "\n",
    "# Concatenate the new DataFrame with the original one\n",
    "df_hex = pd.concat([df_hex, df_nop], ignore_index=True)\n",
    "df_hex.to_csv(\"../imem_reversebits.csv\", index=True)\n",
    "df_hex.head(15)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0 0x0 16\n",
      "1 0x0 16\n",
      "2 0x0 16\n",
      "3 0x0 16\n",
      "4 0x0 16\n",
      "5 0x0 16\n",
      "6 0xd0300 16\n",
      "7 0x11400 16\n",
      "8 0x0 16\n",
      "9 0x1c00 16\n",
      "The instruction memory has 16 entries.\n"
     ]
    }
   ],
   "source": [
    "imem = IMEM(df_hex)\n",
    "imem.instr_df\n",
    "imem.load_kernel(1)\n",
    "print(\"The instruction memory has {0} entries.\".format(len(df_hex)))\n",
    "# for i in range(0, 15):\n",
    "#     print(imem.lcu_imem_col0.get_word_in_hex(i))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "9 1 1\n",
      "9: ==============================\n",
      "Immediate value: 0\n",
      "LCU is in loop control mode\n",
      "Exiting out of kernel\n",
      "No LCU registers are being written\n"
     ]
    }
   ],
   "source": [
    "# Make sure that the last kernel value is the exit instruction\n",
    "n_instr, imem_add, n_col, _ = imem.kmem.get_params(1)\n",
    "print(n_instr, imem_add, n_col)\n",
    "if n_col == 3:\n",
    "    lcu_instr = imem.lcu_imem_col0.get_instruction_info(2*n_instr + imem_add)\n",
    "else:\n",
    "    lcu_instr = imem.lcu_imem_col0.get_instruction_info(n_instr)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "****RC0****\n",
      "Performing ALU operation SADD between operands ZERO and ZERO\n",
      "ALU is performing operations with 32-bit precision\n",
      "Writing ALU result to RC register 0\n",
      "****RC1****\n",
      "Performing ALU operation SADD between operands ZERO and ZERO\n",
      "ALU is performing operations with 32-bit precision\n",
      "Writing ALU result to RC register 0\n",
      "****RC2****\n",
      "No ALU operation\n",
      "No RC registers are being written\n",
      "****RC3****\n",
      "Performing ALU operation SADD between operands ZERO and ZERO\n",
      "ALU is performing operations with 32-bit precision\n",
      "Writing ALU result to RC register 0\n",
      "****LSU****\n",
      "0: ==============================\n",
      "No loading, storing, or shuffling taking place\n",
      "Performing ALU operation LAND between operands ZERO and ZERO\n",
      "No LSU registers are being written\n",
      "****LCU****\n",
      "0: ==============================\n",
      "Immediate value: 0\n",
      "LCU is in loop control mode\n",
      "No LCU ALU Operation is performed\n",
      "No LCU registers are being written\n",
      "****MXCU****\n",
      "0: ==============================\n",
      "Not writing to VWRs\n",
      "Reading from SRF index 1\n",
      "Performing ALU operation SADD between operands ZERO and ZERO\n",
      "Writing ALU result to MXCU register 0\n"
     ]
    }
   ],
   "source": [
    "# Print what's going on at a given imem position\n",
    "imem.get_pos_summary(imem_pos=0, col_index=0)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "cgra-mapper",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
