<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\FPGA\GaoYun\cqg_hdmi\cqg_hdmi\src\HDMI_Top.v<br>
E:\FPGA\GaoYun\cqg_hdmi\cqg_hdmi\src\VGA_Ctrl.v<br>
E:\FPGA\GaoYun\cqg_hdmi\cqg_hdmi\src\dvi_tx\dvi_tx.v<br>
E:\FPGA\GaoYun\cqg_hdmi\cqg_hdmi\src\gowin_clkdiv\gowin_clkdiv.v<br>
E:\FPGA\GaoYun\cqg_hdmi\cqg_hdmi\src\gowin_rpll\gowin_rpll.v<br>
E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v<br>
E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v<br>
E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v<br>
E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v<br>
E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v<br>
E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\gw_jtag.v<br>
E:\FPGA\GaoYun\cqg_hdmi\cqg_hdmi\impl\gwsynthesis\RTL_GAO\gw_gao_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV9QN88C7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Apr  2 13:02:31 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>HDMI_Top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.312s, Elapsed time = 0h 0m 0.379s, Peak memory usage = 179.973MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.039s, Peak memory usage = 179.973MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.018s, Peak memory usage = 179.973MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.049s, Peak memory usage = 179.973MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.019s, Peak memory usage = 179.973MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 179.973MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 179.973MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 179.973MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.032s, Peak memory usage = 179.973MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 179.973MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 179.973MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 191.992MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.09s, Peak memory usage = 191.992MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.085s, Peak memory usage = 191.992MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 191.992MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>15</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>402</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>33</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>137</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>209</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>699</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>109</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>162</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>428</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX16</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>83</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>83</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Black Box </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspGW_JTAG</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>800(717 LUT, 83 ALU) / 8640</td>
<td>10%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>402 / 6693</td>
<td>7%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>402 / 6693</td>
<td>7%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>1 / 26</td>
<td>4%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>Gowin_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.703</td>
<td>370.000</td>
<td>0.000</td>
<td>1.351</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>Gowin_rPLL_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>Gowin_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.703</td>
<td>370.000</td>
<td>0.000</td>
<td>1.351</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>Gowin_rPLL_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>Gowin_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.405</td>
<td>185.000</td>
<td>0.000</td>
<td>2.703</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>Gowin_rPLL_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>Gowin_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.108</td>
<td>123.333</td>
<td>0.000</td>
<td>4.054</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>Gowin_rPLL_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.514</td>
<td>74.000</td>
<td>0.000</td>
<td>6.757</td>
<td>Gowin_rPLL_inst/rpll_inst/CLKOUT</td>
<td>Gowin_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>50.000(MHz)</td>
<td>135.124(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>74.000(MHz)</td>
<td>67.563(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>461.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>460.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGA_Ctrl_inst/Vld_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>459.459</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>459.998</td>
<td>0.539</td>
<td>tCL</td>
<td>RR</td>
<td>128</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>460.536</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>VGA_Ctrl_inst/Vld_s1/CLK</td>
</tr>
<tr>
<td>460.876</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>VGA_Ctrl_inst/Vld_s1/Q</td>
</tr>
<tr>
<td>461.587</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>460.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>460.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>460.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>460.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0/CLK</td>
</tr>
<tr>
<td>460.508</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0</td>
</tr>
<tr>
<td>460.212</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.539</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.711, 67.685%; tC2Q: 0.340, 32.315%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>461.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>460.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGA_Ctrl_inst/HS_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>459.459</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>459.998</td>
<td>0.539</td>
<td>tCL</td>
<td>RR</td>
<td>128</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>460.536</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>VGA_Ctrl_inst/HS_s0/CLK</td>
</tr>
<tr>
<td>460.876</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>VGA_Ctrl_inst/HS_s0/Q</td>
</tr>
<tr>
<td>461.587</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>460.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>460.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>460.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>460.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/CLK</td>
</tr>
<tr>
<td>460.508</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
<tr>
<td>460.212</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.539</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.711, 67.685%; tC2Q: 0.340, 32.315%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>461.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>460.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>VGA_Ctrl_inst/VS_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>459.459</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>459.998</td>
<td>0.539</td>
<td>tCL</td>
<td>RR</td>
<td>128</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>460.536</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>VGA_Ctrl_inst/VS_s0/CLK</td>
</tr>
<tr>
<td>460.876</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>VGA_Ctrl_inst/VS_s0/Q</td>
</tr>
<tr>
<td>461.587</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>460.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>460.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>460.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>460.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0/CLK</td>
</tr>
<tr>
<td>460.508</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0</td>
</tr>
<tr>
<td>460.212</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.539</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.711, 67.685%; tC2Q: 0.340, 32.315%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.539</td>
<td>0.539</td>
<td>tCL</td>
<td>RR</td>
<td>128</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.077</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>1.416</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0/Q</td>
</tr>
<tr>
<td>2.128</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n688_s1/I1</td>
</tr>
<tr>
<td>2.942</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n688_s1/F</td>
</tr>
<tr>
<td>3.653</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_3_s13/I1</td>
</tr>
<tr>
<td>4.468</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_3_s13/F</td>
</tr>
<tr>
<td>5.179</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_3_s12/I1</td>
</tr>
<tr>
<td>5.993</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_3_s12/F</td>
</tr>
<tr>
<td>6.705</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s1/I2</td>
</tr>
<tr>
<td>7.314</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s1/F</td>
</tr>
<tr>
<td>8.025</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s16/I0</td>
</tr>
<tr>
<td>8.790</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s16/F</td>
</tr>
<tr>
<td>9.501</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n237_s5/I1</td>
</tr>
<tr>
<td>10.276</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n237_s5/COUT</td>
</tr>
<tr>
<td>10.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n236_s4/CIN</td>
</tr>
<tr>
<td>10.693</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n236_s4/SUM</td>
</tr>
<tr>
<td>11.404</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s6/I3</td>
</tr>
<tr>
<td>11.868</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s6/F</td>
</tr>
<tr>
<td>12.579</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s3/I0</td>
</tr>
<tr>
<td>13.344</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s3/F</td>
</tr>
<tr>
<td>14.056</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s1/I1</td>
</tr>
<tr>
<td>14.870</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s1/F</td>
</tr>
<tr>
<td>15.581</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.514</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.052</td>
<td>0.539</td>
<td>tCL</td>
<td>RR</td>
<td>128</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.590</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>14.294</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.514</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.051, 48.615%; route: 7.114, 49.043%; tC2Q: 0.340, 2.342%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.539</td>
<td>0.539</td>
<td>tCL</td>
<td>RR</td>
<td>128</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.077</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>1.416</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/Q</td>
</tr>
<tr>
<td>2.128</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s20/I1</td>
</tr>
<tr>
<td>2.942</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s20/F</td>
</tr>
<tr>
<td>3.653</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s18/I1</td>
</tr>
<tr>
<td>4.468</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s18/F</td>
</tr>
<tr>
<td>5.179</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s15/I2</td>
</tr>
<tr>
<td>5.788</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>6.500</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s14/I0</td>
</tr>
<tr>
<td>7.264</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s14/F</td>
</tr>
<tr>
<td>7.976</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n238_s5/I1</td>
</tr>
<tr>
<td>8.750</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n238_s5/COUT</td>
</tr>
<tr>
<td>8.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n237_s5/CIN</td>
</tr>
<tr>
<td>9.167</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n237_s5/SUM</td>
</tr>
<tr>
<td>9.879</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n603_s6/I0</td>
</tr>
<tr>
<td>10.643</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n603_s6/F</td>
</tr>
<tr>
<td>11.355</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n603_s3/I0</td>
</tr>
<tr>
<td>12.119</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n603_s3/F</td>
</tr>
<tr>
<td>12.831</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n603_s1/I1</td>
</tr>
<tr>
<td>13.645</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n603_s1/F</td>
</tr>
<tr>
<td>14.356</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.514</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.052</td>
<td>0.539</td>
<td>tCL</td>
<td>RR</td>
<td>128</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.590</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>14.294</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>HDMI_Ctrl_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.514</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.538, 49.232%; route: 6.402, 48.211%; tC2Q: 0.340, 2.557%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
