--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml mojo_top.twx mojo_top.ncd -o mojo_top.twr mojo_top.pcf

Design file:              mojo_top.ncd
Physical constraint file: mojo_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 337685 paths analyzed, 2296 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.139ns.
--------------------------------------------------------------------------------

Paths for end point Sensor_Reg/int_pressure_22 (SLICE_X12Y28.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Altimeter_Controller/pressure_22 (FF)
  Destination:          Sensor_Reg/int_pressure_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.153ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (0.599 - 0.655)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Altimeter_Controller/pressure_22 to Sensor_Reg/int_pressure_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.CQ       Tcko                  0.525   Altimeter_Controller/pressure_23
                                                       Altimeter_Controller/pressure_22
    SLICE_X12Y28.C1      net (fanout=2)        1.428   Altimeter_Controller/pressure_22
    SLICE_X12Y28.CLK     Tas                   0.200   Sensor_Reg/int_pressure<15>
                                                       Altimeter_Controller/pressure_22_rt
                                                       Sensor_Reg/int_pressure_22
    -------------------------------------------------  ---------------------------
    Total                                      2.153ns (0.725ns logic, 1.428ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point Sensor_Reg/int_z_accl_10 (SLICE_X10Y19.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IMU_Controller/ACCL_Z_10 (FF)
  Destination:          Sensor_Reg/int_z_accl_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.164ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.193 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IMU_Controller/ACCL_Z_10 to Sensor_Reg/int_z_accl_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y19.DQ      Tcko                  0.430   IMU_Controller/ACCL_Z_10
                                                       IMU_Controller/ACCL_Z_10
    SLICE_X10Y19.C3      net (fanout=2)        1.513   IMU_Controller/ACCL_Z_10
    SLICE_X10Y19.CLK     Tas                   0.221   Sensor_Reg/int_z_accl<3>
                                                       IMU_Controller/ACCL_Z_10_rt
                                                       Sensor_Reg/int_z_accl_10
    -------------------------------------------------  ---------------------------
    Total                                      2.164ns (0.651ns logic, 1.513ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point Sensor_Reg/int_gyro_temp_11 (SLICE_X15Y26.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IMU_Controller/GYRO_TEMP_11 (FF)
  Destination:          Sensor_Reg/int_gyro_temp_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.128ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.289 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IMU_Controller/GYRO_TEMP_11 to Sensor_Reg/int_gyro_temp_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.CQ      Tcko                  0.476   IMU_Controller/GYRO_TEMP_12
                                                       IMU_Controller/GYRO_TEMP_11
    SLICE_X15Y26.DX      net (fanout=2)        1.538   IMU_Controller/GYRO_TEMP_11
    SLICE_X15Y26.CLK     Tdick                 0.114   Sensor_Reg/int_gyro_temp<11>
                                                       Sensor_Reg/int_gyro_temp_11
    -------------------------------------------------  ---------------------------
    Total                                      2.128ns (0.590ns logic, 1.538ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point IMU_Controller/state_FSM_FFd42 (SLICE_X10Y9.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               IMU_Controller/state_FSM_FFd43 (FF)
  Destination:          IMU_Controller/state_FSM_FFd42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: IMU_Controller/state_FSM_FFd43 to IMU_Controller/state_FSM_FFd42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y9.CQ       Tcko                  0.200   IMU_Controller/state_FSM_FFd45
                                                       IMU_Controller/state_FSM_FFd43
    SLICE_X10Y9.C5       net (fanout=6)        0.078   IMU_Controller/state_FSM_FFd43
    SLICE_X10Y9.CLK      Tah         (-Th)    -0.121   IMU_Controller/state_FSM_FFd45
                                                       IMU_Controller/state_FSM_FFd42-In1
                                                       IMU_Controller/state_FSM_FFd42
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Paths for end point Altimeter_Controller/state_FSM_FFd27 (SLICE_X10Y37.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Altimeter_Controller/state_FSM_FFd28 (FF)
  Destination:          Altimeter_Controller/state_FSM_FFd27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Altimeter_Controller/state_FSM_FFd28 to Altimeter_Controller/state_FSM_FFd27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.200   Altimeter_Controller/state_FSM_FFd30
                                                       Altimeter_Controller/state_FSM_FFd28
    SLICE_X10Y37.B5      net (fanout=3)        0.088   Altimeter_Controller/state_FSM_FFd28
    SLICE_X10Y37.CLK     Tah         (-Th)    -0.121   Altimeter_Controller/state_FSM_FFd30
                                                       Altimeter_Controller/state_FSM_FFd27-In1
                                                       Altimeter_Controller/state_FSM_FFd27
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (0.321ns logic, 0.088ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------

Paths for end point IMU_Controller/state_FSM_FFd212 (SLICE_X18Y3.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               IMU_Controller/state_FSM_FFd213 (FF)
  Destination:          IMU_Controller/state_FSM_FFd212 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: IMU_Controller/state_FSM_FFd213 to IMU_Controller/state_FSM_FFd212
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y3.BQ       Tcko                  0.200   IMU_Controller/state_FSM_FFd216
                                                       IMU_Controller/state_FSM_FFd213
    SLICE_X18Y3.B5       net (fanout=10)       0.088   IMU_Controller/state_FSM_FFd213
    SLICE_X18Y3.CLK      Tah         (-Th)    -0.121   IMU_Controller/state_FSM_FFd216
                                                       IMU_Controller/state_FSM_FFd212-In1
                                                       IMU_Controller/state_FSM_FFd212
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (0.321ns logic, 0.088ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: Alt_I2C_Driver/count<3>/CLK
  Logical resource: Alt_I2C_Driver/count_0/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: Alt_I2C_Driver/count<3>/SR
  Logical resource: Alt_I2C_Driver/count_0/SR
  Location pin: SLICE_X4Y35.SR
  Clock network: Alt_I2C_Driver/rst_inv_BUFG_LUT1
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.139|         |    2.244|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 337685 paths, 0 nets, and 4975 connections

Design statistics:
   Minimum period:  10.139ns{1}   (Maximum frequency:  98.629MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 12 17:33:21 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 233 MB



