
AutoBoat_0606.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f6c  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  08004104  08004104  00014104  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004158  08004158  00014158  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800415c  0800415c  0001415c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  08004160  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
  7 .bss          00000370  20000010  20000010  00020010  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  20000380  20000380  00020010  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000f28e  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001f29  00000000  00000000  0002f2ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00007910  00000000  00000000  000311f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000009b8  00000000  00000000  00038b08  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000f18  00000000  00000000  000394c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   000055f5  00000000  00000000  0003a3d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00004084  00000000  00000000  0003f9cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00043a51  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00001ef8  00000000  00000000  00043ad0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000010 	.word	0x20000010
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080040ec 	.word	0x080040ec

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000014 	.word	0x20000014
 80001d4:	080040ec 	.word	0x080040ec

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f092 0f00 	teq	r2, #0
 80004c2:	bf14      	ite	ne
 80004c4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e720      	b.n	800031c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aedc 	beq.w	80002ca <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6c1      	b.n	80002ca <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a7c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a7e:	4a0e      	ldr	r2, [pc, #56]	; (8000ab8 <HAL_InitTick+0x3c>)
 8000a80:	4b0e      	ldr	r3, [pc, #56]	; (8000abc <HAL_InitTick+0x40>)
{
 8000a82:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a84:	7818      	ldrb	r0, [r3, #0]
 8000a86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a8a:	fbb3 f3f0 	udiv	r3, r3, r0
 8000a8e:	6810      	ldr	r0, [r2, #0]
 8000a90:	fbb0 f0f3 	udiv	r0, r0, r3
 8000a94:	f000 f8a2 	bl	8000bdc <HAL_SYSTICK_Config>
 8000a98:	4604      	mov	r4, r0
 8000a9a:	b958      	cbnz	r0, 8000ab4 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a9c:	2d0f      	cmp	r5, #15
 8000a9e:	d809      	bhi.n	8000ab4 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000aa0:	4602      	mov	r2, r0
 8000aa2:	4629      	mov	r1, r5
 8000aa4:	f04f 30ff 	mov.w	r0, #4294967295
 8000aa8:	f000 f856 	bl	8000b58 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000aac:	4b04      	ldr	r3, [pc, #16]	; (8000ac0 <HAL_InitTick+0x44>)
 8000aae:	4620      	mov	r0, r4
 8000ab0:	601d      	str	r5, [r3, #0]
 8000ab2:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000ab4:	2001      	movs	r0, #1
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
}
 8000ab6:	bd38      	pop	{r3, r4, r5, pc}
 8000ab8:	20000008 	.word	0x20000008
 8000abc:	20000000 	.word	0x20000000
 8000ac0:	20000004 	.word	0x20000004

08000ac4 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ac4:	4a07      	ldr	r2, [pc, #28]	; (8000ae4 <HAL_Init+0x20>)
{
 8000ac6:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ac8:	6813      	ldr	r3, [r2, #0]
 8000aca:	f043 0310 	orr.w	r3, r3, #16
 8000ace:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ad0:	2003      	movs	r0, #3
 8000ad2:	f000 f82f 	bl	8000b34 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ad6:	2000      	movs	r0, #0
 8000ad8:	f7ff ffd0 	bl	8000a7c <HAL_InitTick>
  HAL_MspInit();
 8000adc:	f003 f8ee 	bl	8003cbc <HAL_MspInit>
}
 8000ae0:	2000      	movs	r0, #0
 8000ae2:	bd08      	pop	{r3, pc}
 8000ae4:	40022000 	.word	0x40022000

08000ae8 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000ae8:	4a03      	ldr	r2, [pc, #12]	; (8000af8 <HAL_IncTick+0x10>)
 8000aea:	4b04      	ldr	r3, [pc, #16]	; (8000afc <HAL_IncTick+0x14>)
 8000aec:	6811      	ldr	r1, [r2, #0]
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	440b      	add	r3, r1
 8000af2:	6013      	str	r3, [r2, #0]
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop
 8000af8:	20000070 	.word	0x20000070
 8000afc:	20000000 	.word	0x20000000

08000b00 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8000b00:	4b01      	ldr	r3, [pc, #4]	; (8000b08 <HAL_GetTick+0x8>)
 8000b02:	6818      	ldr	r0, [r3, #0]
}
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop
 8000b08:	20000070 	.word	0x20000070

08000b0c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b0c:	b538      	push	{r3, r4, r5, lr}
 8000b0e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000b10:	f7ff fff6 	bl	8000b00 <HAL_GetTick>
  uint32_t wait = Delay;
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b14:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000b16:	bf1c      	itt	ne
 8000b18:	4b05      	ldrne	r3, [pc, #20]	; (8000b30 <HAL_Delay+0x24>)
 8000b1a:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000b1c:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8000b1e:	bf18      	it	ne
 8000b20:	18e4      	addne	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000b22:	f7ff ffed 	bl	8000b00 <HAL_GetTick>
 8000b26:	1b40      	subs	r0, r0, r5
 8000b28:	4284      	cmp	r4, r0
 8000b2a:	d8fa      	bhi.n	8000b22 <HAL_Delay+0x16>
  {
  }
}
 8000b2c:	bd38      	pop	{r3, r4, r5, pc}
 8000b2e:	bf00      	nop
 8000b30:	20000000 	.word	0x20000000

08000b34 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b34:	4a07      	ldr	r2, [pc, #28]	; (8000b54 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000b36:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b38:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000b3c:	041b      	lsls	r3, r3, #16
 8000b3e:	0c1b      	lsrs	r3, r3, #16
 8000b40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b44:	0200      	lsls	r0, r0, #8
 8000b46:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b4a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000b4e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000b50:	60d3      	str	r3, [r2, #12]
 8000b52:	4770      	bx	lr
 8000b54:	e000ed00 	.word	0xe000ed00

08000b58 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b58:	4b17      	ldr	r3, [pc, #92]	; (8000bb8 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b5a:	b530      	push	{r4, r5, lr}
 8000b5c:	68dc      	ldr	r4, [r3, #12]
 8000b5e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b62:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b66:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b68:	2b04      	cmp	r3, #4
 8000b6a:	bf28      	it	cs
 8000b6c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b6e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b70:	f04f 0501 	mov.w	r5, #1
 8000b74:	fa05 f303 	lsl.w	r3, r5, r3
 8000b78:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b7c:	bf8c      	ite	hi
 8000b7e:	3c03      	subhi	r4, #3
 8000b80:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b82:	4019      	ands	r1, r3
 8000b84:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b86:	fa05 f404 	lsl.w	r4, r5, r4
 8000b8a:	3c01      	subs	r4, #1
 8000b8c:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8000b8e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b90:	ea42 0201 	orr.w	r2, r2, r1
 8000b94:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b98:	bfad      	iteet	ge
 8000b9a:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b9e:	f000 000f 	andlt.w	r0, r0, #15
 8000ba2:	4b06      	ldrlt	r3, [pc, #24]	; (8000bbc <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ba4:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ba8:	bfb5      	itete	lt
 8000baa:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bac:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bae:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bb0:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000bb4:	bd30      	pop	{r4, r5, pc}
 8000bb6:	bf00      	nop
 8000bb8:	e000ed00 	.word	0xe000ed00
 8000bbc:	e000ed14 	.word	0xe000ed14

08000bc0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000bc0:	2800      	cmp	r0, #0
 8000bc2:	db08      	blt.n	8000bd6 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bc4:	0942      	lsrs	r2, r0, #5
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	f000 001f 	and.w	r0, r0, #31
 8000bcc:	fa03 f000 	lsl.w	r0, r3, r0
 8000bd0:	4b01      	ldr	r3, [pc, #4]	; (8000bd8 <HAL_NVIC_EnableIRQ+0x18>)
 8000bd2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000bd6:	4770      	bx	lr
 8000bd8:	e000e100 	.word	0xe000e100

08000bdc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bdc:	3801      	subs	r0, #1
 8000bde:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000be2:	d20a      	bcs.n	8000bfa <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000be4:	4b06      	ldr	r3, [pc, #24]	; (8000c00 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000be6:	4a07      	ldr	r2, [pc, #28]	; (8000c04 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000be8:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bea:	21f0      	movs	r1, #240	; 0xf0
 8000bec:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bf0:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bf2:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bf4:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bf6:	601a      	str	r2, [r3, #0]
 8000bf8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000bfa:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop
 8000c00:	e000e010 	.word	0xe000e010
 8000c04:	e000ed00 	.word	0xe000ed00

08000c08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c0c:	f8d1 8000 	ldr.w	r8, [r1]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c10:	f8df 9190 	ldr.w	r9, [pc, #400]	; 8000da4 <HAL_GPIO_Init+0x19c>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c14:	4a61      	ldr	r2, [pc, #388]	; (8000d9c <HAL_GPIO_Init+0x194>)
  uint32_t position = 0x00u;
 8000c16:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c18:	fa38 f403 	lsrs.w	r4, r8, r3
 8000c1c:	d102      	bne.n	8000c24 <HAL_GPIO_Init+0x1c>
      }
    }

    position++;
  }
}
 8000c1e:	b003      	add	sp, #12
 8000c20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000c24:	f04f 0e01 	mov.w	lr, #1
 8000c28:	fa0e fe03 	lsl.w	lr, lr, r3
    if (iocurrent != 0x00u)
 8000c2c:	ea18 060e 	ands.w	r6, r8, lr
 8000c30:	f000 80a6 	beq.w	8000d80 <HAL_GPIO_Init+0x178>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c34:	684c      	ldr	r4, [r1, #4]
 8000c36:	f024 0710 	bic.w	r7, r4, #16
 8000c3a:	2f02      	cmp	r7, #2
 8000c3c:	d116      	bne.n	8000c6c <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3u];
 8000c3e:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8000c42:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000c46:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8000c4a:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000c4e:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000c52:	f04f 0c0f 	mov.w	ip, #15
 8000c56:	fa0c fc0b 	lsl.w	ip, ip, fp
 8000c5a:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000c5e:	690d      	ldr	r5, [r1, #16]
 8000c60:	fa05 f50b 	lsl.w	r5, r5, fp
 8000c64:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3u] = temp;
 8000c68:	f8ca 5020 	str.w	r5, [sl, #32]
 8000c6c:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000c70:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8000c72:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000c76:	fa05 f50a 	lsl.w	r5, r5, sl
 8000c7a:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000c7c:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000c80:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000c84:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c88:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000c8a:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c8e:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8000c90:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c94:	d811      	bhi.n	8000cba <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 8000c96:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000c98:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000c9c:	68cf      	ldr	r7, [r1, #12]
 8000c9e:	fa07 fc0a 	lsl.w	ip, r7, sl
 8000ca2:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8000ca6:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000ca8:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000caa:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000cae:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000cb2:	409f      	lsls	r7, r3
 8000cb4:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8000cb8:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000cba:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000cbc:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000cbe:	688f      	ldr	r7, [r1, #8]
 8000cc0:	fa07 f70a 	lsl.w	r7, r7, sl
 8000cc4:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8000cc6:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000cc8:	00e5      	lsls	r5, r4, #3
 8000cca:	d559      	bpl.n	8000d80 <HAL_GPIO_Init+0x178>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ccc:	f8d9 5018 	ldr.w	r5, [r9, #24]
 8000cd0:	f045 0501 	orr.w	r5, r5, #1
 8000cd4:	f8c9 5018 	str.w	r5, [r9, #24]
 8000cd8:	f8d9 5018 	ldr.w	r5, [r9, #24]
 8000cdc:	f023 0703 	bic.w	r7, r3, #3
 8000ce0:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000ce4:	f005 0501 	and.w	r5, r5, #1
 8000ce8:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8000cec:	9501      	str	r5, [sp, #4]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000cee:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cf2:	9d01      	ldr	r5, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8000cf4:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000cf6:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000cfa:	f04f 0e0f 	mov.w	lr, #15
 8000cfe:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000d02:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000d06:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000d0a:	d03b      	beq.n	8000d84 <HAL_GPIO_Init+0x17c>
 8000d0c:	4d24      	ldr	r5, [pc, #144]	; (8000da0 <HAL_GPIO_Init+0x198>)
 8000d0e:	42a8      	cmp	r0, r5
 8000d10:	d03a      	beq.n	8000d88 <HAL_GPIO_Init+0x180>
 8000d12:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000d16:	42a8      	cmp	r0, r5
 8000d18:	d038      	beq.n	8000d8c <HAL_GPIO_Init+0x184>
 8000d1a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000d1e:	42a8      	cmp	r0, r5
 8000d20:	d036      	beq.n	8000d90 <HAL_GPIO_Init+0x188>
 8000d22:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000d26:	42a8      	cmp	r0, r5
 8000d28:	d034      	beq.n	8000d94 <HAL_GPIO_Init+0x18c>
 8000d2a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000d2e:	42a8      	cmp	r0, r5
 8000d30:	d032      	beq.n	8000d98 <HAL_GPIO_Init+0x190>
 8000d32:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000d36:	42a8      	cmp	r0, r5
 8000d38:	bf14      	ite	ne
 8000d3a:	2507      	movne	r5, #7
 8000d3c:	2506      	moveq	r5, #6
 8000d3e:	fa05 f50c 	lsl.w	r5, r5, ip
 8000d42:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000d46:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8000d48:	6815      	ldr	r5, [r2, #0]
        temp &= ~(iocurrent);
 8000d4a:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d4c:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~(iocurrent);
 8000d50:	bf0c      	ite	eq
 8000d52:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8000d54:	4335      	orrne	r5, r6
        EXTI->IMR = temp;
 8000d56:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 8000d58:	6855      	ldr	r5, [r2, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d5a:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~(iocurrent);
 8000d5e:	bf0c      	ite	eq
 8000d60:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8000d62:	4335      	orrne	r5, r6
        EXTI->EMR = temp;
 8000d64:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8000d66:	6895      	ldr	r5, [r2, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d68:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~(iocurrent);
 8000d6c:	bf0c      	ite	eq
 8000d6e:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8000d70:	4335      	orrne	r5, r6
        EXTI->RTSR = temp;
 8000d72:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8000d74:	68d5      	ldr	r5, [r2, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d76:	02a4      	lsls	r4, r4, #10
        temp &= ~(iocurrent);
 8000d78:	bf54      	ite	pl
 8000d7a:	403d      	andpl	r5, r7
          temp |= iocurrent;
 8000d7c:	4335      	orrmi	r5, r6
        EXTI->FTSR = temp;
 8000d7e:	60d5      	str	r5, [r2, #12]
    position++;
 8000d80:	3301      	adds	r3, #1
 8000d82:	e749      	b.n	8000c18 <HAL_GPIO_Init+0x10>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000d84:	2500      	movs	r5, #0
 8000d86:	e7da      	b.n	8000d3e <HAL_GPIO_Init+0x136>
 8000d88:	2501      	movs	r5, #1
 8000d8a:	e7d8      	b.n	8000d3e <HAL_GPIO_Init+0x136>
 8000d8c:	2502      	movs	r5, #2
 8000d8e:	e7d6      	b.n	8000d3e <HAL_GPIO_Init+0x136>
 8000d90:	2503      	movs	r5, #3
 8000d92:	e7d4      	b.n	8000d3e <HAL_GPIO_Init+0x136>
 8000d94:	2504      	movs	r5, #4
 8000d96:	e7d2      	b.n	8000d3e <HAL_GPIO_Init+0x136>
 8000d98:	2505      	movs	r5, #5
 8000d9a:	e7d0      	b.n	8000d3e <HAL_GPIO_Init+0x136>
 8000d9c:	40010400 	.word	0x40010400
 8000da0:	48000400 	.word	0x48000400
 8000da4:	40021000 	.word	0x40021000

08000da8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000da8:	6903      	ldr	r3, [r0, #16]
 8000daa:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000dac:	bf14      	ite	ne
 8000dae:	2001      	movne	r0, #1
 8000db0:	2000      	moveq	r0, #0
 8000db2:	4770      	bx	lr

08000db4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000db4:	b10a      	cbz	r2, 8000dba <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000db6:	6181      	str	r1, [r0, #24]
 8000db8:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000dba:	6281      	str	r1, [r0, #40]	; 0x28
 8000dbc:	4770      	bx	lr

08000dbe <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 8000dbe:	6943      	ldr	r3, [r0, #20]
 8000dc0:	420b      	tst	r3, r1
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000dc2:	bf18      	it	ne
 8000dc4:	0409      	lslne	r1, r1, #16
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000dc6:	6181      	str	r1, [r0, #24]
 8000dc8:	4770      	bx	lr
	...

08000dcc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000dcc:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000dd0:	4605      	mov	r5, r0
 8000dd2:	b908      	cbnz	r0, 8000dd8 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 8000dd4:	2001      	movs	r0, #1
 8000dd6:	e05b      	b.n	8000e90 <HAL_RCC_OscConfig+0xc4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000dd8:	6803      	ldr	r3, [r0, #0]
 8000dda:	07df      	lsls	r7, r3, #31
 8000ddc:	d411      	bmi.n	8000e02 <HAL_RCC_OscConfig+0x36>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000dde:	682b      	ldr	r3, [r5, #0]
 8000de0:	079e      	lsls	r6, r3, #30
 8000de2:	f100 808a 	bmi.w	8000efa <HAL_RCC_OscConfig+0x12e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000de6:	682b      	ldr	r3, [r5, #0]
 8000de8:	071c      	lsls	r4, r3, #28
 8000dea:	f100 80fe 	bmi.w	8000fea <HAL_RCC_OscConfig+0x21e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000dee:	682b      	ldr	r3, [r5, #0]
 8000df0:	0758      	lsls	r0, r3, #29
 8000df2:	f100 8147 	bmi.w	8001084 <HAL_RCC_OscConfig+0x2b8>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000df6:	69a8      	ldr	r0, [r5, #24]
 8000df8:	2800      	cmp	r0, #0
 8000dfa:	f040 81de 	bne.w	80011ba <HAL_RCC_OscConfig+0x3ee>
        }
      }
    }
  }

  return HAL_OK;
 8000dfe:	2000      	movs	r0, #0
 8000e00:	e046      	b.n	8000e90 <HAL_RCC_OscConfig+0xc4>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000e02:	4cbe      	ldr	r4, [pc, #760]	; (80010fc <HAL_RCC_OscConfig+0x330>)
 8000e04:	6863      	ldr	r3, [r4, #4]
 8000e06:	f003 030c 	and.w	r3, r3, #12
 8000e0a:	2b04      	cmp	r3, #4
 8000e0c:	d00a      	beq.n	8000e24 <HAL_RCC_OscConfig+0x58>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e0e:	6863      	ldr	r3, [r4, #4]
 8000e10:	f003 030c 	and.w	r3, r3, #12
 8000e14:	2b08      	cmp	r3, #8
 8000e16:	d119      	bne.n	8000e4c <HAL_RCC_OscConfig+0x80>
 8000e18:	6863      	ldr	r3, [r4, #4]
 8000e1a:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000e1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e22:	d113      	bne.n	8000e4c <HAL_RCC_OscConfig+0x80>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e24:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e28:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e2c:	6821      	ldr	r1, [r4, #0]
 8000e2e:	fa93 f3a3 	rbit	r3, r3
 8000e32:	fab3 f383 	clz	r3, r3
 8000e36:	f003 031f 	and.w	r3, r3, #31
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e40:	420b      	tst	r3, r1
 8000e42:	d0cc      	beq.n	8000dde <HAL_RCC_OscConfig+0x12>
 8000e44:	686b      	ldr	r3, [r5, #4]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d1c9      	bne.n	8000dde <HAL_RCC_OscConfig+0x12>
 8000e4a:	e7c3      	b.n	8000dd4 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e4c:	686b      	ldr	r3, [r5, #4]
 8000e4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e52:	d120      	bne.n	8000e96 <HAL_RCC_OscConfig+0xca>
 8000e54:	6823      	ldr	r3, [r4, #0]
 8000e56:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e5a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000e5c:	f7ff fe50 	bl	8000b00 <HAL_GetTick>
 8000e60:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8000e64:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e66:	2701      	movs	r7, #1
 8000e68:	fa96 f3a6 	rbit	r3, r6
 8000e6c:	6822      	ldr	r2, [r4, #0]
 8000e6e:	fa96 f3a6 	rbit	r3, r6
 8000e72:	fab3 f383 	clz	r3, r3
 8000e76:	f003 031f 	and.w	r3, r3, #31
 8000e7a:	fa07 f303 	lsl.w	r3, r7, r3
 8000e7e:	4213      	tst	r3, r2
 8000e80:	d1ad      	bne.n	8000dde <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e82:	f7ff fe3d 	bl	8000b00 <HAL_GetTick>
 8000e86:	eba0 0008 	sub.w	r0, r0, r8
 8000e8a:	2864      	cmp	r0, #100	; 0x64
 8000e8c:	d9ec      	bls.n	8000e68 <HAL_RCC_OscConfig+0x9c>
            return HAL_TIMEOUT;
 8000e8e:	2003      	movs	r0, #3
}
 8000e90:	b002      	add	sp, #8
 8000e92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e96:	bb0b      	cbnz	r3, 8000edc <HAL_RCC_OscConfig+0x110>
 8000e98:	6823      	ldr	r3, [r4, #0]
 8000e9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e9e:	6023      	str	r3, [r4, #0]
 8000ea0:	6823      	ldr	r3, [r4, #0]
 8000ea2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ea6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000ea8:	f7ff fe2a 	bl	8000b00 <HAL_GetTick>
 8000eac:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8000eb0:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000eb2:	2701      	movs	r7, #1
 8000eb4:	fa96 f3a6 	rbit	r3, r6
 8000eb8:	6822      	ldr	r2, [r4, #0]
 8000eba:	fa96 f3a6 	rbit	r3, r6
 8000ebe:	fab3 f383 	clz	r3, r3
 8000ec2:	f003 031f 	and.w	r3, r3, #31
 8000ec6:	fa07 f303 	lsl.w	r3, r7, r3
 8000eca:	4213      	tst	r3, r2
 8000ecc:	d087      	beq.n	8000dde <HAL_RCC_OscConfig+0x12>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ece:	f7ff fe17 	bl	8000b00 <HAL_GetTick>
 8000ed2:	eba0 0008 	sub.w	r0, r0, r8
 8000ed6:	2864      	cmp	r0, #100	; 0x64
 8000ed8:	d9ec      	bls.n	8000eb4 <HAL_RCC_OscConfig+0xe8>
 8000eda:	e7d8      	b.n	8000e8e <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000edc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000ee0:	6823      	ldr	r3, [r4, #0]
 8000ee2:	d103      	bne.n	8000eec <HAL_RCC_OscConfig+0x120>
 8000ee4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ee8:	6023      	str	r3, [r4, #0]
 8000eea:	e7b3      	b.n	8000e54 <HAL_RCC_OscConfig+0x88>
 8000eec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ef0:	6023      	str	r3, [r4, #0]
 8000ef2:	6823      	ldr	r3, [r4, #0]
 8000ef4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ef8:	e7af      	b.n	8000e5a <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000efa:	4c80      	ldr	r4, [pc, #512]	; (80010fc <HAL_RCC_OscConfig+0x330>)
 8000efc:	6863      	ldr	r3, [r4, #4]
 8000efe:	f013 0f0c 	tst.w	r3, #12
 8000f02:	d00a      	beq.n	8000f1a <HAL_RCC_OscConfig+0x14e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000f04:	6863      	ldr	r3, [r4, #4]
 8000f06:	f003 030c 	and.w	r3, r3, #12
 8000f0a:	2b08      	cmp	r3, #8
 8000f0c:	d125      	bne.n	8000f5a <HAL_RCC_OscConfig+0x18e>
 8000f0e:	6863      	ldr	r3, [r4, #4]
 8000f10:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000f14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000f18:	d11f      	bne.n	8000f5a <HAL_RCC_OscConfig+0x18e>
 8000f1a:	2302      	movs	r3, #2
 8000f1c:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f20:	6821      	ldr	r1, [r4, #0]
 8000f22:	fa93 f3a3 	rbit	r3, r3
 8000f26:	fab3 f383 	clz	r3, r3
 8000f2a:	f003 031f 	and.w	r3, r3, #31
 8000f2e:	2201      	movs	r2, #1
 8000f30:	fa02 f303 	lsl.w	r3, r2, r3
 8000f34:	420b      	tst	r3, r1
 8000f36:	d003      	beq.n	8000f40 <HAL_RCC_OscConfig+0x174>
 8000f38:	68eb      	ldr	r3, [r5, #12]
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	f47f af4a 	bne.w	8000dd4 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f40:	6821      	ldr	r1, [r4, #0]
 8000f42:	23f8      	movs	r3, #248	; 0xf8
 8000f44:	fa93 f3a3 	rbit	r3, r3
 8000f48:	fab3 f283 	clz	r2, r3
 8000f4c:	692b      	ldr	r3, [r5, #16]
 8000f4e:	4093      	lsls	r3, r2
 8000f50:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 8000f54:	4313      	orrs	r3, r2
 8000f56:	6023      	str	r3, [r4, #0]
 8000f58:	e745      	b.n	8000de6 <HAL_RCC_OscConfig+0x1a>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f5a:	68ea      	ldr	r2, [r5, #12]
 8000f5c:	2601      	movs	r6, #1
 8000f5e:	b30a      	cbz	r2, 8000fa4 <HAL_RCC_OscConfig+0x1d8>
 8000f60:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_ENABLE();
 8000f64:	fab3 f383 	clz	r3, r3
 8000f68:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000f6c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000f70:	009b      	lsls	r3, r3, #2
 8000f72:	2702      	movs	r7, #2
 8000f74:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8000f76:	f7ff fdc3 	bl	8000b00 <HAL_GetTick>
 8000f7a:	4680      	mov	r8, r0
 8000f7c:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f80:	6822      	ldr	r2, [r4, #0]
 8000f82:	fa97 f3a7 	rbit	r3, r7
 8000f86:	fab3 f383 	clz	r3, r3
 8000f8a:	f003 031f 	and.w	r3, r3, #31
 8000f8e:	fa06 f303 	lsl.w	r3, r6, r3
 8000f92:	4213      	tst	r3, r2
 8000f94:	d1d4      	bne.n	8000f40 <HAL_RCC_OscConfig+0x174>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f96:	f7ff fdb3 	bl	8000b00 <HAL_GetTick>
 8000f9a:	eba0 0008 	sub.w	r0, r0, r8
 8000f9e:	2802      	cmp	r0, #2
 8000fa0:	d9ec      	bls.n	8000f7c <HAL_RCC_OscConfig+0x1b0>
 8000fa2:	e774      	b.n	8000e8e <HAL_RCC_OscConfig+0xc2>
 8000fa4:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_DISABLE();
 8000fa8:	fab3 f383 	clz	r3, r3
 8000fac:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000fb0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000fb4:	009b      	lsls	r3, r3, #2
 8000fb6:	2702      	movs	r7, #2
 8000fb8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000fba:	f7ff fda1 	bl	8000b00 <HAL_GetTick>
 8000fbe:	4680      	mov	r8, r0
 8000fc0:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fc4:	6822      	ldr	r2, [r4, #0]
 8000fc6:	fa97 f3a7 	rbit	r3, r7
 8000fca:	fab3 f383 	clz	r3, r3
 8000fce:	f003 031f 	and.w	r3, r3, #31
 8000fd2:	fa06 f303 	lsl.w	r3, r6, r3
 8000fd6:	4213      	tst	r3, r2
 8000fd8:	f43f af05 	beq.w	8000de6 <HAL_RCC_OscConfig+0x1a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fdc:	f7ff fd90 	bl	8000b00 <HAL_GetTick>
 8000fe0:	eba0 0008 	sub.w	r0, r0, r8
 8000fe4:	2802      	cmp	r0, #2
 8000fe6:	d9eb      	bls.n	8000fc0 <HAL_RCC_OscConfig+0x1f4>
 8000fe8:	e751      	b.n	8000e8e <HAL_RCC_OscConfig+0xc2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000fea:	696a      	ldr	r2, [r5, #20]
 8000fec:	4e43      	ldr	r6, [pc, #268]	; (80010fc <HAL_RCC_OscConfig+0x330>)
 8000fee:	4944      	ldr	r1, [pc, #272]	; (8001100 <HAL_RCC_OscConfig+0x334>)
 8000ff0:	2401      	movs	r4, #1
 8000ff2:	b31a      	cbz	r2, 800103c <HAL_RCC_OscConfig+0x270>
 8000ff4:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_ENABLE();
 8000ff8:	fab3 f383 	clz	r3, r3
 8000ffc:	440b      	add	r3, r1
 8000ffe:	009b      	lsls	r3, r3, #2
 8001000:	2702      	movs	r7, #2
 8001002:	601c      	str	r4, [r3, #0]
      tickstart = HAL_GetTick();
 8001004:	f7ff fd7c 	bl	8000b00 <HAL_GetTick>
 8001008:	4680      	mov	r8, r0
 800100a:	fa97 f3a7 	rbit	r3, r7
 800100e:	fa97 f3a7 	rbit	r3, r7
 8001012:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001016:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8001018:	fa97 f3a7 	rbit	r3, r7
 800101c:	fab3 f383 	clz	r3, r3
 8001020:	f003 031f 	and.w	r3, r3, #31
 8001024:	fa04 f303 	lsl.w	r3, r4, r3
 8001028:	4213      	tst	r3, r2
 800102a:	f47f aee0 	bne.w	8000dee <HAL_RCC_OscConfig+0x22>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800102e:	f7ff fd67 	bl	8000b00 <HAL_GetTick>
 8001032:	eba0 0008 	sub.w	r0, r0, r8
 8001036:	2802      	cmp	r0, #2
 8001038:	d9e7      	bls.n	800100a <HAL_RCC_OscConfig+0x23e>
 800103a:	e728      	b.n	8000e8e <HAL_RCC_OscConfig+0xc2>
 800103c:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_DISABLE();
 8001040:	fab3 f383 	clz	r3, r3
 8001044:	440b      	add	r3, r1
 8001046:	009b      	lsls	r3, r3, #2
 8001048:	2702      	movs	r7, #2
 800104a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800104c:	f7ff fd58 	bl	8000b00 <HAL_GetTick>
 8001050:	4680      	mov	r8, r0
 8001052:	fa97 f3a7 	rbit	r3, r7
 8001056:	fa97 f3a7 	rbit	r3, r7
 800105a:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800105e:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8001060:	fa97 f3a7 	rbit	r3, r7
 8001064:	fab3 f383 	clz	r3, r3
 8001068:	f003 031f 	and.w	r3, r3, #31
 800106c:	fa04 f303 	lsl.w	r3, r4, r3
 8001070:	4213      	tst	r3, r2
 8001072:	f43f aebc 	beq.w	8000dee <HAL_RCC_OscConfig+0x22>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001076:	f7ff fd43 	bl	8000b00 <HAL_GetTick>
 800107a:	eba0 0008 	sub.w	r0, r0, r8
 800107e:	2802      	cmp	r0, #2
 8001080:	d9e7      	bls.n	8001052 <HAL_RCC_OscConfig+0x286>
 8001082:	e704      	b.n	8000e8e <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001084:	4c1d      	ldr	r4, [pc, #116]	; (80010fc <HAL_RCC_OscConfig+0x330>)
 8001086:	69e3      	ldr	r3, [r4, #28]
 8001088:	00d9      	lsls	r1, r3, #3
 800108a:	d434      	bmi.n	80010f6 <HAL_RCC_OscConfig+0x32a>
      __HAL_RCC_PWR_CLK_ENABLE();
 800108c:	69e3      	ldr	r3, [r4, #28]
 800108e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001092:	61e3      	str	r3, [r4, #28]
 8001094:	69e3      	ldr	r3, [r4, #28]
 8001096:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800109a:	9301      	str	r3, [sp, #4]
 800109c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800109e:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010a0:	4f18      	ldr	r7, [pc, #96]	; (8001104 <HAL_RCC_OscConfig+0x338>)
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	05da      	lsls	r2, r3, #23
 80010a6:	d52f      	bpl.n	8001108 <HAL_RCC_OscConfig+0x33c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010a8:	68ab      	ldr	r3, [r5, #8]
 80010aa:	2b01      	cmp	r3, #1
 80010ac:	d13d      	bne.n	800112a <HAL_RCC_OscConfig+0x35e>
 80010ae:	6a23      	ldr	r3, [r4, #32]
 80010b0:	f043 0301 	orr.w	r3, r3, #1
 80010b4:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80010b6:	f7ff fd23 	bl	8000b00 <HAL_GetTick>
 80010ba:	2702      	movs	r7, #2
 80010bc:	4682      	mov	sl, r0
 80010be:	46b9      	mov	r9, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010c0:	f04f 0801 	mov.w	r8, #1
 80010c4:	fa97 f3a7 	rbit	r3, r7
 80010c8:	fa97 f3a7 	rbit	r3, r7
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d06c      	beq.n	80011aa <HAL_RCC_OscConfig+0x3de>
 80010d0:	6a22      	ldr	r2, [r4, #32]
 80010d2:	fa99 f3a9 	rbit	r3, r9
 80010d6:	fab3 f383 	clz	r3, r3
 80010da:	f003 031f 	and.w	r3, r3, #31
 80010de:	fa08 f303 	lsl.w	r3, r8, r3
 80010e2:	4213      	tst	r3, r2
 80010e4:	d058      	beq.n	8001198 <HAL_RCC_OscConfig+0x3cc>
    if(pwrclkchanged == SET)
 80010e6:	2e00      	cmp	r6, #0
 80010e8:	f43f ae85 	beq.w	8000df6 <HAL_RCC_OscConfig+0x2a>
      __HAL_RCC_PWR_CLK_DISABLE();
 80010ec:	69e3      	ldr	r3, [r4, #28]
 80010ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80010f2:	61e3      	str	r3, [r4, #28]
 80010f4:	e67f      	b.n	8000df6 <HAL_RCC_OscConfig+0x2a>
    FlagStatus       pwrclkchanged = RESET;
 80010f6:	2600      	movs	r6, #0
 80010f8:	e7d2      	b.n	80010a0 <HAL_RCC_OscConfig+0x2d4>
 80010fa:	bf00      	nop
 80010fc:	40021000 	.word	0x40021000
 8001100:	10908120 	.word	0x10908120
 8001104:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800110e:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8001110:	f7ff fcf6 	bl	8000b00 <HAL_GetTick>
 8001114:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	05db      	lsls	r3, r3, #23
 800111a:	d4c5      	bmi.n	80010a8 <HAL_RCC_OscConfig+0x2dc>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800111c:	f7ff fcf0 	bl	8000b00 <HAL_GetTick>
 8001120:	eba0 0008 	sub.w	r0, r0, r8
 8001124:	2864      	cmp	r0, #100	; 0x64
 8001126:	d9f6      	bls.n	8001116 <HAL_RCC_OscConfig+0x34a>
 8001128:	e6b1      	b.n	8000e8e <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800112a:	bb3b      	cbnz	r3, 800117c <HAL_RCC_OscConfig+0x3b0>
 800112c:	6a23      	ldr	r3, [r4, #32]
 800112e:	f023 0301 	bic.w	r3, r3, #1
 8001132:	6223      	str	r3, [r4, #32]
 8001134:	6a23      	ldr	r3, [r4, #32]
 8001136:	f023 0304 	bic.w	r3, r3, #4
 800113a:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800113c:	f7ff fce0 	bl	8000b00 <HAL_GetTick>
 8001140:	2702      	movs	r7, #2
 8001142:	4682      	mov	sl, r0
 8001144:	46b9      	mov	r9, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001146:	f04f 0801 	mov.w	r8, #1
 800114a:	fa97 f3a7 	rbit	r3, r7
 800114e:	fa97 f3a7 	rbit	r3, r7
 8001152:	b373      	cbz	r3, 80011b2 <HAL_RCC_OscConfig+0x3e6>
 8001154:	6a22      	ldr	r2, [r4, #32]
 8001156:	fa99 f3a9 	rbit	r3, r9
 800115a:	fab3 f383 	clz	r3, r3
 800115e:	f003 031f 	and.w	r3, r3, #31
 8001162:	fa08 f303 	lsl.w	r3, r8, r3
 8001166:	4213      	tst	r3, r2
 8001168:	d0bd      	beq.n	80010e6 <HAL_RCC_OscConfig+0x31a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800116a:	f7ff fcc9 	bl	8000b00 <HAL_GetTick>
 800116e:	f241 3388 	movw	r3, #5000	; 0x1388
 8001172:	eba0 000a 	sub.w	r0, r0, sl
 8001176:	4298      	cmp	r0, r3
 8001178:	d9e7      	bls.n	800114a <HAL_RCC_OscConfig+0x37e>
 800117a:	e688      	b.n	8000e8e <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800117c:	2b05      	cmp	r3, #5
 800117e:	6a23      	ldr	r3, [r4, #32]
 8001180:	d103      	bne.n	800118a <HAL_RCC_OscConfig+0x3be>
 8001182:	f043 0304 	orr.w	r3, r3, #4
 8001186:	6223      	str	r3, [r4, #32]
 8001188:	e791      	b.n	80010ae <HAL_RCC_OscConfig+0x2e2>
 800118a:	f023 0301 	bic.w	r3, r3, #1
 800118e:	6223      	str	r3, [r4, #32]
 8001190:	6a23      	ldr	r3, [r4, #32]
 8001192:	f023 0304 	bic.w	r3, r3, #4
 8001196:	e78d      	b.n	80010b4 <HAL_RCC_OscConfig+0x2e8>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001198:	f7ff fcb2 	bl	8000b00 <HAL_GetTick>
 800119c:	f241 3388 	movw	r3, #5000	; 0x1388
 80011a0:	eba0 000a 	sub.w	r0, r0, sl
 80011a4:	4298      	cmp	r0, r3
 80011a6:	d98d      	bls.n	80010c4 <HAL_RCC_OscConfig+0x2f8>
 80011a8:	e671      	b.n	8000e8e <HAL_RCC_OscConfig+0xc2>
 80011aa:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011ae:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80011b0:	e78f      	b.n	80010d2 <HAL_RCC_OscConfig+0x306>
 80011b2:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011b6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80011b8:	e7cd      	b.n	8001156 <HAL_RCC_OscConfig+0x38a>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80011ba:	4a51      	ldr	r2, [pc, #324]	; (8001300 <HAL_RCC_OscConfig+0x534>)
 80011bc:	6853      	ldr	r3, [r2, #4]
 80011be:	f003 030c 	and.w	r3, r3, #12
 80011c2:	2b08      	cmp	r3, #8
 80011c4:	4614      	mov	r4, r2
 80011c6:	f000 8082 	beq.w	80012ce <HAL_RCC_OscConfig+0x502>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80011ca:	2802      	cmp	r0, #2
 80011cc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80011d0:	d158      	bne.n	8001284 <HAL_RCC_OscConfig+0x4b8>
 80011d2:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 80011d6:	fab3 f383 	clz	r3, r3
 80011da:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80011de:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80011e2:	009b      	lsls	r3, r3, #2
 80011e4:	2200      	movs	r2, #0
 80011e6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80011e8:	f7ff fc8a 	bl	8000b00 <HAL_GetTick>
 80011ec:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
 80011f0:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011f2:	2601      	movs	r6, #1
 80011f4:	fa97 f3a7 	rbit	r3, r7
 80011f8:	6822      	ldr	r2, [r4, #0]
 80011fa:	fa97 f3a7 	rbit	r3, r7
 80011fe:	fab3 f383 	clz	r3, r3
 8001202:	f003 031f 	and.w	r3, r3, #31
 8001206:	fa06 f303 	lsl.w	r3, r6, r3
 800120a:	4213      	tst	r3, r2
 800120c:	d133      	bne.n	8001276 <HAL_RCC_OscConfig+0x4aa>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800120e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001210:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8001212:	f023 030f 	bic.w	r3, r3, #15
 8001216:	4313      	orrs	r3, r2
 8001218:	62e3      	str	r3, [r4, #44]	; 0x2c
 800121a:	6862      	ldr	r2, [r4, #4]
 800121c:	6a2b      	ldr	r3, [r5, #32]
 800121e:	69e9      	ldr	r1, [r5, #28]
 8001220:	f422 1276 	bic.w	r2, r2, #4030464	; 0x3d8000
 8001224:	430b      	orrs	r3, r1
 8001226:	4313      	orrs	r3, r2
 8001228:	6063      	str	r3, [r4, #4]
 800122a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800122e:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8001232:	fab3 f383 	clz	r3, r3
 8001236:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800123a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800123e:	009b      	lsls	r3, r3, #2
 8001240:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8001244:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8001246:	f7ff fc5b 	bl	8000b00 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800124a:	2601      	movs	r6, #1
        tickstart = HAL_GetTick();
 800124c:	4607      	mov	r7, r0
 800124e:	fa95 f3a5 	rbit	r3, r5
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001252:	6822      	ldr	r2, [r4, #0]
 8001254:	fa95 f3a5 	rbit	r3, r5
 8001258:	fab3 f383 	clz	r3, r3
 800125c:	f003 031f 	and.w	r3, r3, #31
 8001260:	fa06 f303 	lsl.w	r3, r6, r3
 8001264:	4213      	tst	r3, r2
 8001266:	f47f adca 	bne.w	8000dfe <HAL_RCC_OscConfig+0x32>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800126a:	f7ff fc49 	bl	8000b00 <HAL_GetTick>
 800126e:	1bc0      	subs	r0, r0, r7
 8001270:	2802      	cmp	r0, #2
 8001272:	d9ec      	bls.n	800124e <HAL_RCC_OscConfig+0x482>
 8001274:	e60b      	b.n	8000e8e <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001276:	f7ff fc43 	bl	8000b00 <HAL_GetTick>
 800127a:	eba0 0008 	sub.w	r0, r0, r8
 800127e:	2802      	cmp	r0, #2
 8001280:	d9b8      	bls.n	80011f4 <HAL_RCC_OscConfig+0x428>
 8001282:	e604      	b.n	8000e8e <HAL_RCC_OscConfig+0xc2>
 8001284:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8001288:	fab3 f383 	clz	r3, r3
 800128c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001290:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001294:	009b      	lsls	r3, r3, #2
 8001296:	2200      	movs	r2, #0
 8001298:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800129a:	f7ff fc31 	bl	8000b00 <HAL_GetTick>
 800129e:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 80012a2:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012a4:	2601      	movs	r6, #1
 80012a6:	fa95 f3a5 	rbit	r3, r5
 80012aa:	6822      	ldr	r2, [r4, #0]
 80012ac:	fa95 f3a5 	rbit	r3, r5
 80012b0:	fab3 f383 	clz	r3, r3
 80012b4:	f003 031f 	and.w	r3, r3, #31
 80012b8:	fa06 f303 	lsl.w	r3, r6, r3
 80012bc:	4213      	tst	r3, r2
 80012be:	f43f ad9e 	beq.w	8000dfe <HAL_RCC_OscConfig+0x32>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012c2:	f7ff fc1d 	bl	8000b00 <HAL_GetTick>
 80012c6:	1bc0      	subs	r0, r0, r7
 80012c8:	2802      	cmp	r0, #2
 80012ca:	d9ec      	bls.n	80012a6 <HAL_RCC_OscConfig+0x4da>
 80012cc:	e5df      	b.n	8000e8e <HAL_RCC_OscConfig+0xc2>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80012ce:	2801      	cmp	r0, #1
 80012d0:	f43f adde 	beq.w	8000e90 <HAL_RCC_OscConfig+0xc4>
        pll_config = RCC->CFGR;
 80012d4:	6853      	ldr	r3, [r2, #4]
        pll_config2 = RCC->CFGR2;
 80012d6:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80012d8:	69ea      	ldr	r2, [r5, #28]
 80012da:	f403 31c0 	and.w	r1, r3, #98304	; 0x18000
 80012de:	4291      	cmp	r1, r2
 80012e0:	f47f ad78 	bne.w	8000dd4 <HAL_RCC_OscConfig+0x8>
 80012e4:	6a2a      	ldr	r2, [r5, #32]
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80012e6:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80012ea:	4293      	cmp	r3, r2
 80012ec:	f47f ad72 	bne.w	8000dd4 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80012f0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80012f2:	f000 000f 	and.w	r0, r0, #15
    return HAL_ERROR;
 80012f6:	1ac0      	subs	r0, r0, r3
 80012f8:	bf18      	it	ne
 80012fa:	2001      	movne	r0, #1
 80012fc:	e5c8      	b.n	8000e90 <HAL_RCC_OscConfig+0xc4>
 80012fe:	bf00      	nop
 8001300:	40021000 	.word	0x40021000

08001304 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8001304:	4911      	ldr	r1, [pc, #68]	; (800134c <HAL_RCC_GetSysClockFreq+0x48>)
 8001306:	684b      	ldr	r3, [r1, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001308:	f003 020c 	and.w	r2, r3, #12
 800130c:	2a08      	cmp	r2, #8
 800130e:	d11a      	bne.n	8001346 <HAL_RCC_GetSysClockFreq+0x42>
 8001310:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001314:	fa92 f2a2 	rbit	r2, r2
 8001318:	200f      	movs	r0, #15
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800131a:	fab2 f282 	clz	r2, r2
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800131e:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8001320:	fa90 f0a0 	rbit	r0, r0
 8001324:	fab0 f080 	clz	r0, r0
 8001328:	f001 010f 	and.w	r1, r1, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800132c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001330:	40d3      	lsrs	r3, r2
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001332:	40c1      	lsrs	r1, r0
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001334:	4a06      	ldr	r2, [pc, #24]	; (8001350 <HAL_RCC_GetSysClockFreq+0x4c>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001336:	4807      	ldr	r0, [pc, #28]	; (8001354 <HAL_RCC_GetSysClockFreq+0x50>)
 8001338:	5c41      	ldrb	r1, [r0, r1]
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800133a:	4807      	ldr	r0, [pc, #28]	; (8001358 <HAL_RCC_GetSysClockFreq+0x54>)
 800133c:	fbb0 f1f1 	udiv	r1, r0, r1
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001340:	5cd0      	ldrb	r0, [r2, r3]
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001342:	4348      	muls	r0, r1
 8001344:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 8001346:	4804      	ldr	r0, [pc, #16]	; (8001358 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	40021000 	.word	0x40021000
 8001350:	08004104 	.word	0x08004104
 8001354:	08004114 	.word	0x08004114
 8001358:	007a1200 	.word	0x007a1200

0800135c <HAL_RCC_ClockConfig>:
{
 800135c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001360:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001362:	4604      	mov	r4, r0
 8001364:	b910      	cbnz	r0, 800136c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001366:	2001      	movs	r0, #1
 8001368:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800136c:	4a4d      	ldr	r2, [pc, #308]	; (80014a4 <HAL_RCC_ClockConfig+0x148>)
 800136e:	6813      	ldr	r3, [r2, #0]
 8001370:	f003 0307 	and.w	r3, r3, #7
 8001374:	428b      	cmp	r3, r1
 8001376:	d32f      	bcc.n	80013d8 <HAL_RCC_ClockConfig+0x7c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001378:	6822      	ldr	r2, [r4, #0]
 800137a:	0791      	lsls	r1, r2, #30
 800137c:	d437      	bmi.n	80013ee <HAL_RCC_ClockConfig+0x92>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800137e:	07d2      	lsls	r2, r2, #31
 8001380:	d43d      	bmi.n	80013fe <HAL_RCC_ClockConfig+0xa2>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001382:	4a48      	ldr	r2, [pc, #288]	; (80014a4 <HAL_RCC_ClockConfig+0x148>)
 8001384:	6813      	ldr	r3, [r2, #0]
 8001386:	f003 0307 	and.w	r3, r3, #7
 800138a:	429d      	cmp	r5, r3
 800138c:	d376      	bcc.n	800147c <HAL_RCC_ClockConfig+0x120>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800138e:	6822      	ldr	r2, [r4, #0]
 8001390:	4d45      	ldr	r5, [pc, #276]	; (80014a8 <HAL_RCC_ClockConfig+0x14c>)
 8001392:	f012 0f04 	tst.w	r2, #4
 8001396:	d17d      	bne.n	8001494 <HAL_RCC_ClockConfig+0x138>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001398:	0713      	lsls	r3, r2, #28
 800139a:	d506      	bpl.n	80013aa <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800139c:	686b      	ldr	r3, [r5, #4]
 800139e:	6922      	ldr	r2, [r4, #16]
 80013a0:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80013a4:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80013a8:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80013aa:	f7ff ffab 	bl	8001304 <HAL_RCC_GetSysClockFreq>
 80013ae:	686b      	ldr	r3, [r5, #4]
 80013b0:	22f0      	movs	r2, #240	; 0xf0
 80013b2:	fa92 f2a2 	rbit	r2, r2
 80013b6:	fab2 f282 	clz	r2, r2
 80013ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80013be:	40d3      	lsrs	r3, r2
 80013c0:	4a3a      	ldr	r2, [pc, #232]	; (80014ac <HAL_RCC_ClockConfig+0x150>)
 80013c2:	5cd3      	ldrb	r3, [r2, r3]
 80013c4:	40d8      	lsrs	r0, r3
 80013c6:	4b3a      	ldr	r3, [pc, #232]	; (80014b0 <HAL_RCC_ClockConfig+0x154>)
 80013c8:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 80013ca:	4b3a      	ldr	r3, [pc, #232]	; (80014b4 <HAL_RCC_ClockConfig+0x158>)
 80013cc:	6818      	ldr	r0, [r3, #0]
 80013ce:	f7ff fb55 	bl	8000a7c <HAL_InitTick>
  return HAL_OK;
 80013d2:	2000      	movs	r0, #0
 80013d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013d8:	6813      	ldr	r3, [r2, #0]
 80013da:	f023 0307 	bic.w	r3, r3, #7
 80013de:	430b      	orrs	r3, r1
 80013e0:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013e2:	6813      	ldr	r3, [r2, #0]
 80013e4:	f003 0307 	and.w	r3, r3, #7
 80013e8:	4299      	cmp	r1, r3
 80013ea:	d1bc      	bne.n	8001366 <HAL_RCC_ClockConfig+0xa>
 80013ec:	e7c4      	b.n	8001378 <HAL_RCC_ClockConfig+0x1c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013ee:	492e      	ldr	r1, [pc, #184]	; (80014a8 <HAL_RCC_ClockConfig+0x14c>)
 80013f0:	68a0      	ldr	r0, [r4, #8]
 80013f2:	684b      	ldr	r3, [r1, #4]
 80013f4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80013f8:	4303      	orrs	r3, r0
 80013fa:	604b      	str	r3, [r1, #4]
 80013fc:	e7bf      	b.n	800137e <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013fe:	6862      	ldr	r2, [r4, #4]
 8001400:	4e29      	ldr	r6, [pc, #164]	; (80014a8 <HAL_RCC_ClockConfig+0x14c>)
 8001402:	2a01      	cmp	r2, #1
 8001404:	d127      	bne.n	8001456 <HAL_RCC_ClockConfig+0xfa>
 8001406:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800140a:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800140e:	6831      	ldr	r1, [r6, #0]
 8001410:	fa93 f3a3 	rbit	r3, r3
 8001414:	fab3 f383 	clz	r3, r3
 8001418:	f003 031f 	and.w	r3, r3, #31
 800141c:	fa02 f303 	lsl.w	r3, r2, r3
 8001420:	420b      	tst	r3, r1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001422:	d0a0      	beq.n	8001366 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001424:	6873      	ldr	r3, [r6, #4]
 8001426:	f023 0303 	bic.w	r3, r3, #3
 800142a:	431a      	orrs	r2, r3
 800142c:	6072      	str	r2, [r6, #4]
    tickstart = HAL_GetTick();
 800142e:	f7ff fb67 	bl	8000b00 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001432:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001436:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001438:	6873      	ldr	r3, [r6, #4]
 800143a:	6862      	ldr	r2, [r4, #4]
 800143c:	f003 030c 	and.w	r3, r3, #12
 8001440:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001444:	d09d      	beq.n	8001382 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001446:	f7ff fb5b 	bl	8000b00 <HAL_GetTick>
 800144a:	1bc0      	subs	r0, r0, r7
 800144c:	4540      	cmp	r0, r8
 800144e:	d9f3      	bls.n	8001438 <HAL_RCC_ClockConfig+0xdc>
        return HAL_TIMEOUT;
 8001450:	2003      	movs	r0, #3
}
 8001452:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001456:	2a02      	cmp	r2, #2
 8001458:	bf0c      	ite	eq
 800145a:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 800145e:	2302      	movne	r3, #2
 8001460:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001464:	6830      	ldr	r0, [r6, #0]
 8001466:	fa93 f3a3 	rbit	r3, r3
 800146a:	fab3 f383 	clz	r3, r3
 800146e:	f003 031f 	and.w	r3, r3, #31
 8001472:	2101      	movs	r1, #1
 8001474:	fa01 f303 	lsl.w	r3, r1, r3
 8001478:	4203      	tst	r3, r0
 800147a:	e7d2      	b.n	8001422 <HAL_RCC_ClockConfig+0xc6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800147c:	6813      	ldr	r3, [r2, #0]
 800147e:	f023 0307 	bic.w	r3, r3, #7
 8001482:	432b      	orrs	r3, r5
 8001484:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001486:	6813      	ldr	r3, [r2, #0]
 8001488:	f003 0307 	and.w	r3, r3, #7
 800148c:	429d      	cmp	r5, r3
 800148e:	f47f af6a 	bne.w	8001366 <HAL_RCC_ClockConfig+0xa>
 8001492:	e77c      	b.n	800138e <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001494:	686b      	ldr	r3, [r5, #4]
 8001496:	68e1      	ldr	r1, [r4, #12]
 8001498:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800149c:	430b      	orrs	r3, r1
 800149e:	606b      	str	r3, [r5, #4]
 80014a0:	e77a      	b.n	8001398 <HAL_RCC_ClockConfig+0x3c>
 80014a2:	bf00      	nop
 80014a4:	40022000 	.word	0x40022000
 80014a8:	40021000 	.word	0x40021000
 80014ac:	0800413e 	.word	0x0800413e
 80014b0:	20000008 	.word	0x20000008
 80014b4:	20000004 	.word	0x20000004

080014b8 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80014b8:	4b08      	ldr	r3, [pc, #32]	; (80014dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80014ba:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	fa92 f2a2 	rbit	r2, r2
 80014c4:	fab2 f282 	clz	r2, r2
 80014c8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80014cc:	40d3      	lsrs	r3, r2
 80014ce:	4a04      	ldr	r2, [pc, #16]	; (80014e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80014d0:	5cd3      	ldrb	r3, [r2, r3]
 80014d2:	4a04      	ldr	r2, [pc, #16]	; (80014e4 <HAL_RCC_GetPCLK1Freq+0x2c>)
 80014d4:	6810      	ldr	r0, [r2, #0]
}    
 80014d6:	40d8      	lsrs	r0, r3
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	40021000 	.word	0x40021000
 80014e0:	0800414e 	.word	0x0800414e
 80014e4:	20000008 	.word	0x20000008

080014e8 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80014e8:	4b08      	ldr	r3, [pc, #32]	; (800150c <HAL_RCC_GetPCLK2Freq+0x24>)
 80014ea:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	fa92 f2a2 	rbit	r2, r2
 80014f4:	fab2 f282 	clz	r2, r2
 80014f8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80014fc:	40d3      	lsrs	r3, r2
 80014fe:	4a04      	ldr	r2, [pc, #16]	; (8001510 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001500:	5cd3      	ldrb	r3, [r2, r3]
 8001502:	4a04      	ldr	r2, [pc, #16]	; (8001514 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8001504:	6810      	ldr	r0, [r2, #0]
} 
 8001506:	40d8      	lsrs	r0, r3
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	40021000 	.word	0x40021000
 8001510:	0800414e 	.word	0x0800414e
 8001514:	20000008 	.word	0x20000008

08001518 <HAL_RCCEx_PeriphCLKConfig>:
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001518:	6803      	ldr	r3, [r0, #0]
{
 800151a:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800151e:	03df      	lsls	r7, r3, #15
{
 8001520:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001522:	d523      	bpl.n	800156c <HAL_RCCEx_PeriphCLKConfig+0x54>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001524:	4d9b      	ldr	r5, [pc, #620]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001526:	69eb      	ldr	r3, [r5, #28]
 8001528:	00de      	lsls	r6, r3, #3
 800152a:	f100 80d7 	bmi.w	80016dc <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800152e:	69eb      	ldr	r3, [r5, #28]
 8001530:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001534:	61eb      	str	r3, [r5, #28]
 8001536:	69eb      	ldr	r3, [r5, #28]
 8001538:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800153c:	9301      	str	r3, [sp, #4]
 800153e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001540:	2601      	movs	r6, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001542:	4f95      	ldr	r7, [pc, #596]	; (8001798 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	05d8      	lsls	r0, r3, #23
 8001548:	f140 80ca 	bpl.w	80016e0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800154c:	6a2b      	ldr	r3, [r5, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800154e:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001552:	f040 80da 	bne.w	800170a <HAL_RCCEx_PeriphCLKConfig+0x1f2>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8001556:	6a2b      	ldr	r3, [r5, #32]
 8001558:	6862      	ldr	r2, [r4, #4]
 800155a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800155e:	4313      	orrs	r3, r2
 8001560:	622b      	str	r3, [r5, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001562:	b11e      	cbz	r6, 800156c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001564:	69eb      	ldr	r3, [r5, #28]
 8001566:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800156a:	61eb      	str	r3, [r5, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800156c:	6820      	ldr	r0, [r4, #0]
 800156e:	07c3      	lsls	r3, r0, #31
 8001570:	d506      	bpl.n	8001580 <HAL_RCCEx_PeriphCLKConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001572:	4a88      	ldr	r2, [pc, #544]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001574:	68a1      	ldr	r1, [r4, #8]
 8001576:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001578:	f023 0303 	bic.w	r3, r3, #3
 800157c:	430b      	orrs	r3, r1
 800157e:	6313      	str	r3, [r2, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001580:	0787      	lsls	r7, r0, #30
 8001582:	d506      	bpl.n	8001592 <HAL_RCCEx_PeriphCLKConfig+0x7a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001584:	4a83      	ldr	r2, [pc, #524]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001586:	68e1      	ldr	r1, [r4, #12]
 8001588:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800158a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800158e:	430b      	orrs	r3, r1
 8001590:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001592:	0746      	lsls	r6, r0, #29
 8001594:	d506      	bpl.n	80015a4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001596:	4a7f      	ldr	r2, [pc, #508]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001598:	6921      	ldr	r1, [r4, #16]
 800159a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800159c:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 80015a0:	430b      	orrs	r3, r1
 80015a2:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80015a4:	0685      	lsls	r5, r0, #26
 80015a6:	d506      	bpl.n	80015b6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80015a8:	4a7a      	ldr	r2, [pc, #488]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80015aa:	69e1      	ldr	r1, [r4, #28]
 80015ac:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80015ae:	f023 0310 	bic.w	r3, r3, #16
 80015b2:	430b      	orrs	r3, r1
 80015b4:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80015b6:	0381      	lsls	r1, r0, #14
 80015b8:	d506      	bpl.n	80015c8 <HAL_RCCEx_PeriphCLKConfig+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80015ba:	4a76      	ldr	r2, [pc, #472]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80015bc:	6d61      	ldr	r1, [r4, #84]	; 0x54
 80015be:	6853      	ldr	r3, [r2, #4]
 80015c0:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80015c4:	430b      	orrs	r3, r1
 80015c6:	6053      	str	r3, [r2, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80015c8:	0642      	lsls	r2, r0, #25
 80015ca:	d506      	bpl.n	80015da <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80015cc:	4a71      	ldr	r2, [pc, #452]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80015ce:	6a21      	ldr	r1, [r4, #32]
 80015d0:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80015d2:	f023 0320 	bic.w	r3, r3, #32
 80015d6:	430b      	orrs	r3, r1
 80015d8:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80015da:	0343      	lsls	r3, r0, #13
 80015dc:	d506      	bpl.n	80015ec <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80015de:	4a6d      	ldr	r2, [pc, #436]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80015e0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80015e2:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80015e4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80015e8:	430b      	orrs	r3, r1
 80015ea:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80015ec:	0707      	lsls	r7, r0, #28
 80015ee:	d506      	bpl.n	80015fe <HAL_RCCEx_PeriphCLKConfig+0xe6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80015f0:	4a68      	ldr	r2, [pc, #416]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80015f2:	6961      	ldr	r1, [r4, #20]
 80015f4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80015f6:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80015fa:	430b      	orrs	r3, r1
 80015fc:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80015fe:	06c6      	lsls	r6, r0, #27
 8001600:	d506      	bpl.n	8001610 <HAL_RCCEx_PeriphCLKConfig+0xf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001602:	4a64      	ldr	r2, [pc, #400]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001604:	69a1      	ldr	r1, [r4, #24]
 8001606:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001608:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800160c:	430b      	orrs	r3, r1
 800160e:	6313      	str	r3, [r2, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8001610:	0585      	lsls	r5, r0, #22
 8001612:	d506      	bpl.n	8001622 <HAL_RCCEx_PeriphCLKConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001614:	4a5f      	ldr	r2, [pc, #380]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001616:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8001618:	6853      	ldr	r3, [r2, #4]
 800161a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800161e:	430b      	orrs	r3, r1
 8001620:	6053      	str	r3, [r2, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8001622:	0601      	lsls	r1, r0, #24
 8001624:	d506      	bpl.n	8001634 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8001626:	4a5b      	ldr	r2, [pc, #364]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001628:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800162a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800162c:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8001630:	430b      	orrs	r3, r1
 8001632:	62d3      	str	r3, [r2, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8001634:	05c2      	lsls	r2, r0, #23
 8001636:	d506      	bpl.n	8001646 <HAL_RCCEx_PeriphCLKConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8001638:	4a56      	ldr	r2, [pc, #344]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800163a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800163c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800163e:	f423 5378 	bic.w	r3, r3, #15872	; 0x3e00
 8001642:	430b      	orrs	r3, r1
 8001644:	62d3      	str	r3, [r2, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8001646:	04c3      	lsls	r3, r0, #19
 8001648:	d506      	bpl.n	8001658 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800164a:	4a52      	ldr	r2, [pc, #328]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800164c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800164e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001650:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001654:	430b      	orrs	r3, r1
 8001656:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8001658:	0487      	lsls	r7, r0, #18
 800165a:	d506      	bpl.n	800166a <HAL_RCCEx_PeriphCLKConfig+0x152>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800165c:	4a4d      	ldr	r2, [pc, #308]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800165e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001660:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001662:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001666:	430b      	orrs	r3, r1
 8001668:	6313      	str	r3, [r2, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 800166a:	02c6      	lsls	r6, r0, #11
 800166c:	d506      	bpl.n	800167c <HAL_RCCEx_PeriphCLKConfig+0x164>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 800166e:	4a49      	ldr	r2, [pc, #292]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001670:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8001672:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001674:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001678:	430b      	orrs	r3, r1
 800167a:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 800167c:	0285      	lsls	r5, r0, #10
 800167e:	d506      	bpl.n	800168e <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8001680:	4a44      	ldr	r2, [pc, #272]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001682:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8001684:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001686:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800168a:	430b      	orrs	r3, r1
 800168c:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800168e:	0241      	lsls	r1, r0, #9
 8001690:	d506      	bpl.n	80016a0 <HAL_RCCEx_PeriphCLKConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8001692:	4a40      	ldr	r2, [pc, #256]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001694:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8001696:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001698:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800169c:	430b      	orrs	r3, r1
 800169e:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80016a0:	0202      	lsls	r2, r0, #8
 80016a2:	d506      	bpl.n	80016b2 <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80016a4:	4a3b      	ldr	r2, [pc, #236]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80016a6:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80016a8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80016aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80016ae:	430b      	orrs	r3, r1
 80016b0:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 80016b2:	01c3      	lsls	r3, r0, #7
 80016b4:	d506      	bpl.n	80016c4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80016b6:	4a37      	ldr	r2, [pc, #220]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80016b8:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80016ba:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80016bc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80016c0:	430b      	orrs	r3, r1
 80016c2:	6313      	str	r3, [r2, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 80016c4:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 80016c8:	d01c      	beq.n	8001704 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 80016ca:	4a32      	ldr	r2, [pc, #200]	; (8001794 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80016cc:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80016ce:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80016d0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80016d4:	430b      	orrs	r3, r1
 80016d6:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80016d8:	2000      	movs	r0, #0
 80016da:	e013      	b.n	8001704 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    FlagStatus       pwrclkchanged = RESET;
 80016dc:	2600      	movs	r6, #0
 80016de:	e730      	b.n	8001542 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016e6:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 80016e8:	f7ff fa0a 	bl	8000b00 <HAL_GetTick>
 80016ec:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	05d9      	lsls	r1, r3, #23
 80016f2:	f53f af2b 	bmi.w	800154c <HAL_RCCEx_PeriphCLKConfig+0x34>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016f6:	f7ff fa03 	bl	8000b00 <HAL_GetTick>
 80016fa:	eba0 0008 	sub.w	r0, r0, r8
 80016fe:	2864      	cmp	r0, #100	; 0x64
 8001700:	d9f5      	bls.n	80016ee <HAL_RCCEx_PeriphCLKConfig+0x1d6>
          return HAL_TIMEOUT;
 8001702:	2003      	movs	r0, #3
}
 8001704:	b002      	add	sp, #8
 8001706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800170a:	6862      	ldr	r2, [r4, #4]
 800170c:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001710:	4293      	cmp	r3, r2
 8001712:	f43f af20 	beq.w	8001556 <HAL_RCCEx_PeriphCLKConfig+0x3e>
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001716:	6a29      	ldr	r1, [r5, #32]
 8001718:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800171c:	f421 7040 	bic.w	r0, r1, #768	; 0x300
 8001720:	fa93 f2a3 	rbit	r2, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 8001724:	f8df e074 	ldr.w	lr, [pc, #116]	; 800179c <HAL_RCCEx_PeriphCLKConfig+0x284>
 8001728:	fab2 f282 	clz	r2, r2
 800172c:	4472      	add	r2, lr
 800172e:	0092      	lsls	r2, r2, #2
 8001730:	2701      	movs	r7, #1
 8001732:	6017      	str	r7, [r2, #0]
 8001734:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001738:	fab3 f383 	clz	r3, r3
 800173c:	4473      	add	r3, lr
 800173e:	009b      	lsls	r3, r3, #2
 8001740:	2200      	movs	r2, #0
 8001742:	601a      	str	r2, [r3, #0]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001744:	07ca      	lsls	r2, r1, #31
      RCC->BDCR = temp_reg;
 8001746:	6228      	str	r0, [r5, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001748:	f57f af05 	bpl.w	8001556 <HAL_RCCEx_PeriphCLKConfig+0x3e>
        tickstart = HAL_GetTick();
 800174c:	f7ff f9d8 	bl	8000b00 <HAL_GetTick>
 8001750:	f04f 0802 	mov.w	r8, #2
 8001754:	4682      	mov	sl, r0
 8001756:	46c1      	mov	r9, r8
 8001758:	fa98 f3a8 	rbit	r3, r8
 800175c:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001760:	b1a3      	cbz	r3, 800178c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8001762:	6a2a      	ldr	r2, [r5, #32]
 8001764:	fa99 f3a9 	rbit	r3, r9
 8001768:	fab3 f383 	clz	r3, r3
 800176c:	f003 031f 	and.w	r3, r3, #31
 8001770:	fa07 f303 	lsl.w	r3, r7, r3
 8001774:	4213      	tst	r3, r2
 8001776:	f47f aeee 	bne.w	8001556 <HAL_RCCEx_PeriphCLKConfig+0x3e>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800177a:	f7ff f9c1 	bl	8000b00 <HAL_GetTick>
 800177e:	f241 3388 	movw	r3, #5000	; 0x1388
 8001782:	eba0 000a 	sub.w	r0, r0, sl
 8001786:	4298      	cmp	r0, r3
 8001788:	d9e6      	bls.n	8001758 <HAL_RCCEx_PeriphCLKConfig+0x240>
 800178a:	e7ba      	b.n	8001702 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800178c:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001790:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8001792:	e7e7      	b.n	8001764 <HAL_RCCEx_PeriphCLKConfig+0x24c>
 8001794:	40021000 	.word	0x40021000
 8001798:	40007000 	.word	0x40007000
 800179c:	10908100 	.word	0x10908100

080017a0 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80017a0:	6a03      	ldr	r3, [r0, #32]
 80017a2:	f023 0301 	bic.w	r3, r3, #1
 80017a6:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80017a8:	6a03      	ldr	r3, [r0, #32]
{
 80017aa:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80017ac:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80017ae:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80017b0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80017b2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80017b6:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80017ba:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80017bc:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80017be:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 80017c2:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80017c4:	4d1f      	ldr	r5, [pc, #124]	; (8001844 <TIM_OC1_SetConfig+0xa4>)
 80017c6:	42a8      	cmp	r0, r5
 80017c8:	d013      	beq.n	80017f2 <TIM_OC1_SetConfig+0x52>
 80017ca:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80017ce:	42a8      	cmp	r0, r5
 80017d0:	d00f      	beq.n	80017f2 <TIM_OC1_SetConfig+0x52>
 80017d2:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 80017d6:	42a8      	cmp	r0, r5
 80017d8:	d00b      	beq.n	80017f2 <TIM_OC1_SetConfig+0x52>
 80017da:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80017de:	42a8      	cmp	r0, r5
 80017e0:	d007      	beq.n	80017f2 <TIM_OC1_SetConfig+0x52>
 80017e2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80017e6:	42a8      	cmp	r0, r5
 80017e8:	d003      	beq.n	80017f2 <TIM_OC1_SetConfig+0x52>
 80017ea:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80017ee:	42a8      	cmp	r0, r5
 80017f0:	d122      	bne.n	8001838 <TIM_OC1_SetConfig+0x98>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80017f2:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80017f4:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80017f8:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80017fa:	4d12      	ldr	r5, [pc, #72]	; (8001844 <TIM_OC1_SetConfig+0xa4>)
 80017fc:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 80017fe:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001802:	d013      	beq.n	800182c <TIM_OC1_SetConfig+0x8c>
 8001804:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001808:	42a8      	cmp	r0, r5
 800180a:	d00f      	beq.n	800182c <TIM_OC1_SetConfig+0x8c>
 800180c:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8001810:	42a8      	cmp	r0, r5
 8001812:	d00b      	beq.n	800182c <TIM_OC1_SetConfig+0x8c>
 8001814:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001818:	42a8      	cmp	r0, r5
 800181a:	d007      	beq.n	800182c <TIM_OC1_SetConfig+0x8c>
 800181c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001820:	42a8      	cmp	r0, r5
 8001822:	d003      	beq.n	800182c <TIM_OC1_SetConfig+0x8c>
 8001824:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001828:	42a8      	cmp	r0, r5
 800182a:	d105      	bne.n	8001838 <TIM_OC1_SetConfig+0x98>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800182c:	f424 7540 	bic.w	r5, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001830:	698e      	ldr	r6, [r1, #24]
 8001832:	694c      	ldr	r4, [r1, #20]
 8001834:	4334      	orrs	r4, r6
 8001836:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001838:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800183a:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800183c:	684a      	ldr	r2, [r1, #4]
 800183e:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001840:	6203      	str	r3, [r0, #32]
 8001842:	bd70      	pop	{r4, r5, r6, pc}
 8001844:	40012c00 	.word	0x40012c00

08001848 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001848:	6a03      	ldr	r3, [r0, #32]
 800184a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800184e:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001850:	6a03      	ldr	r3, [r0, #32]
{
 8001852:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001854:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001856:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001858:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800185a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800185e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001862:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001864:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8001866:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800186a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800186e:	4d1a      	ldr	r5, [pc, #104]	; (80018d8 <TIM_OC3_SetConfig+0x90>)
 8001870:	42a8      	cmp	r0, r5
 8001872:	d007      	beq.n	8001884 <TIM_OC3_SetConfig+0x3c>
 8001874:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001878:	42a8      	cmp	r0, r5
 800187a:	d003      	beq.n	8001884 <TIM_OC3_SetConfig+0x3c>
 800187c:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8001880:	42a8      	cmp	r0, r5
 8001882:	d10d      	bne.n	80018a0 <TIM_OC3_SetConfig+0x58>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001884:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8001886:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800188a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800188e:	4d12      	ldr	r5, [pc, #72]	; (80018d8 <TIM_OC3_SetConfig+0x90>)
 8001890:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC3NE;
 8001892:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001896:	d012      	beq.n	80018be <TIM_OC3_SetConfig+0x76>
 8001898:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800189c:	42a8      	cmp	r0, r5
 800189e:	d00e      	beq.n	80018be <TIM_OC3_SetConfig+0x76>
 80018a0:	4d0e      	ldr	r5, [pc, #56]	; (80018dc <TIM_OC3_SetConfig+0x94>)
 80018a2:	42a8      	cmp	r0, r5
 80018a4:	d00b      	beq.n	80018be <TIM_OC3_SetConfig+0x76>
 80018a6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80018aa:	42a8      	cmp	r0, r5
 80018ac:	d007      	beq.n	80018be <TIM_OC3_SetConfig+0x76>
 80018ae:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80018b2:	42a8      	cmp	r0, r5
 80018b4:	d003      	beq.n	80018be <TIM_OC3_SetConfig+0x76>
 80018b6:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80018ba:	42a8      	cmp	r0, r5
 80018bc:	d106      	bne.n	80018cc <TIM_OC3_SetConfig+0x84>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80018be:	f424 5540 	bic.w	r5, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80018c2:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80018c4:	694c      	ldr	r4, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80018c6:	4334      	orrs	r4, r6
 80018c8:	ea45 1404 	orr.w	r4, r5, r4, lsl #4
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80018cc:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80018ce:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80018d0:	684a      	ldr	r2, [r1, #4]
 80018d2:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80018d4:	6203      	str	r3, [r0, #32]
 80018d6:	bd70      	pop	{r4, r5, r6, pc}
 80018d8:	40012c00 	.word	0x40012c00
 80018dc:	40014000 	.word	0x40014000

080018e0 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80018e0:	6a03      	ldr	r3, [r0, #32]
 80018e2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80018e6:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80018e8:	6a03      	ldr	r3, [r0, #32]
{
 80018ea:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80018ec:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80018ee:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80018f0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80018f2:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80018f6:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80018fa:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80018fe:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8001900:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001904:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001908:	4d10      	ldr	r5, [pc, #64]	; (800194c <TIM_OC4_SetConfig+0x6c>)
 800190a:	42a8      	cmp	r0, r5
 800190c:	d013      	beq.n	8001936 <TIM_OC4_SetConfig+0x56>
 800190e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001912:	42a8      	cmp	r0, r5
 8001914:	d00f      	beq.n	8001936 <TIM_OC4_SetConfig+0x56>
 8001916:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 800191a:	42a8      	cmp	r0, r5
 800191c:	d00b      	beq.n	8001936 <TIM_OC4_SetConfig+0x56>
 800191e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001922:	42a8      	cmp	r0, r5
 8001924:	d007      	beq.n	8001936 <TIM_OC4_SetConfig+0x56>
 8001926:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800192a:	42a8      	cmp	r0, r5
 800192c:	d003      	beq.n	8001936 <TIM_OC4_SetConfig+0x56>
 800192e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001932:	42a8      	cmp	r0, r5
 8001934:	d104      	bne.n	8001940 <TIM_OC4_SetConfig+0x60>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001936:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001938:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800193c:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001940:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001942:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001944:	684a      	ldr	r2, [r1, #4]
 8001946:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001948:	6203      	str	r3, [r0, #32]
 800194a:	bd30      	pop	{r4, r5, pc}
 800194c:	40012c00 	.word	0x40012c00

08001950 <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8001950:	6a03      	ldr	r3, [r0, #32]
 8001952:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001956:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001958:	6a03      	ldr	r3, [r0, #32]
{
 800195a:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800195c:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800195e:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001960:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8001962:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001966:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 800196a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800196c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 800196e:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8001972:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001976:	4d11      	ldr	r5, [pc, #68]	; (80019bc <TIM_OC5_SetConfig+0x6c>)
 8001978:	42a8      	cmp	r0, r5
 800197a:	d013      	beq.n	80019a4 <TIM_OC5_SetConfig+0x54>
 800197c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001980:	42a8      	cmp	r0, r5
 8001982:	d00f      	beq.n	80019a4 <TIM_OC5_SetConfig+0x54>
 8001984:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8001988:	42a8      	cmp	r0, r5
 800198a:	d00b      	beq.n	80019a4 <TIM_OC5_SetConfig+0x54>
 800198c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001990:	42a8      	cmp	r0, r5
 8001992:	d007      	beq.n	80019a4 <TIM_OC5_SetConfig+0x54>
 8001994:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001998:	42a8      	cmp	r0, r5
 800199a:	d003      	beq.n	80019a4 <TIM_OC5_SetConfig+0x54>
 800199c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80019a0:	42a8      	cmp	r0, r5
 80019a2:	d104      	bne.n	80019ae <TIM_OC5_SetConfig+0x5e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80019a4:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 80019a6:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80019aa:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80019ae:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80019b0:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80019b2:	684a      	ldr	r2, [r1, #4]
 80019b4:	6582      	str	r2, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80019b6:	6203      	str	r3, [r0, #32]
 80019b8:	bd30      	pop	{r4, r5, pc}
 80019ba:	bf00      	nop
 80019bc:	40012c00 	.word	0x40012c00

080019c0 <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80019c0:	6a03      	ldr	r3, [r0, #32]
 80019c2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80019c6:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80019c8:	6a03      	ldr	r3, [r0, #32]
{
 80019ca:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80019cc:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80019ce:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80019d0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80019d2:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80019d6:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80019da:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80019de:	688d      	ldr	r5, [r1, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80019e0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80019e4:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80019e8:	4d10      	ldr	r5, [pc, #64]	; (8001a2c <TIM_OC6_SetConfig+0x6c>)
 80019ea:	42a8      	cmp	r0, r5
 80019ec:	d013      	beq.n	8001a16 <TIM_OC6_SetConfig+0x56>
 80019ee:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80019f2:	42a8      	cmp	r0, r5
 80019f4:	d00f      	beq.n	8001a16 <TIM_OC6_SetConfig+0x56>
 80019f6:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 80019fa:	42a8      	cmp	r0, r5
 80019fc:	d00b      	beq.n	8001a16 <TIM_OC6_SetConfig+0x56>
 80019fe:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001a02:	42a8      	cmp	r0, r5
 8001a04:	d007      	beq.n	8001a16 <TIM_OC6_SetConfig+0x56>
 8001a06:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001a0a:	42a8      	cmp	r0, r5
 8001a0c:	d003      	beq.n	8001a16 <TIM_OC6_SetConfig+0x56>
 8001a0e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001a12:	42a8      	cmp	r0, r5
 8001a14:	d104      	bne.n	8001a20 <TIM_OC6_SetConfig+0x60>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8001a16:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8001a18:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8001a1c:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001a20:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8001a22:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8001a24:	684a      	ldr	r2, [r1, #4]
 8001a26:	65c2      	str	r2, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001a28:	6203      	str	r3, [r0, #32]
 8001a2a:	bd30      	pop	{r4, r5, pc}
 8001a2c:	40012c00 	.word	0x40012c00

08001a30 <HAL_TIM_PeriodElapsedCallback>:
 8001a30:	4770      	bx	lr

08001a32 <HAL_TIM_OC_DelayElapsedCallback>:
 8001a32:	4770      	bx	lr

08001a34 <HAL_TIM_PWM_PulseFinishedCallback>:
 8001a34:	4770      	bx	lr

08001a36 <HAL_TIM_TriggerCallback>:
 8001a36:	4770      	bx	lr

08001a38 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001a38:	6803      	ldr	r3, [r0, #0]
 8001a3a:	691a      	ldr	r2, [r3, #16]
 8001a3c:	0791      	lsls	r1, r2, #30
{
 8001a3e:	b510      	push	{r4, lr}
 8001a40:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001a42:	d50f      	bpl.n	8001a64 <HAL_TIM_IRQHandler+0x2c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001a44:	68da      	ldr	r2, [r3, #12]
 8001a46:	0792      	lsls	r2, r2, #30
 8001a48:	d50c      	bpl.n	8001a64 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001a4a:	f06f 0202 	mvn.w	r2, #2
 8001a4e:	611a      	str	r2, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001a50:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001a52:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001a54:	0799      	lsls	r1, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001a56:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001a58:	f000 8085 	beq.w	8001b66 <HAL_TIM_IRQHandler+0x12e>
          HAL_TIM_IC_CaptureCallback(htim);
 8001a5c:	f000 fe94 	bl	8002788 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a60:	2300      	movs	r3, #0
 8001a62:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001a64:	6823      	ldr	r3, [r4, #0]
 8001a66:	691a      	ldr	r2, [r3, #16]
 8001a68:	0752      	lsls	r2, r2, #29
 8001a6a:	d510      	bpl.n	8001a8e <HAL_TIM_IRQHandler+0x56>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001a6c:	68da      	ldr	r2, [r3, #12]
 8001a6e:	0750      	lsls	r0, r2, #29
 8001a70:	d50d      	bpl.n	8001a8e <HAL_TIM_IRQHandler+0x56>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001a72:	f06f 0204 	mvn.w	r2, #4
 8001a76:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001a78:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001a7a:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001a7c:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001a80:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8001a82:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001a84:	d075      	beq.n	8001b72 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001a86:	f000 fe7f 	bl	8002788 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001a8e:	6823      	ldr	r3, [r4, #0]
 8001a90:	691a      	ldr	r2, [r3, #16]
 8001a92:	0711      	lsls	r1, r2, #28
 8001a94:	d50f      	bpl.n	8001ab6 <HAL_TIM_IRQHandler+0x7e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001a96:	68da      	ldr	r2, [r3, #12]
 8001a98:	0712      	lsls	r2, r2, #28
 8001a9a:	d50c      	bpl.n	8001ab6 <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001a9c:	f06f 0208 	mvn.w	r2, #8
 8001aa0:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001aa2:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001aa4:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001aa6:	079b      	lsls	r3, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001aa8:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8001aaa:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001aac:	d067      	beq.n	8001b7e <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8001aae:	f000 fe6b 	bl	8002788 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001ab6:	6823      	ldr	r3, [r4, #0]
 8001ab8:	691a      	ldr	r2, [r3, #16]
 8001aba:	06d0      	lsls	r0, r2, #27
 8001abc:	d510      	bpl.n	8001ae0 <HAL_TIM_IRQHandler+0xa8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001abe:	68da      	ldr	r2, [r3, #12]
 8001ac0:	06d1      	lsls	r1, r2, #27
 8001ac2:	d50d      	bpl.n	8001ae0 <HAL_TIM_IRQHandler+0xa8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001ac4:	f06f 0210 	mvn.w	r2, #16
 8001ac8:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001aca:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001acc:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001ace:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001ad2:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8001ad4:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001ad6:	d058      	beq.n	8001b8a <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 8001ad8:	f000 fe56 	bl	8002788 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001adc:	2300      	movs	r3, #0
 8001ade:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001ae0:	6823      	ldr	r3, [r4, #0]
 8001ae2:	691a      	ldr	r2, [r3, #16]
 8001ae4:	07d2      	lsls	r2, r2, #31
 8001ae6:	d508      	bpl.n	8001afa <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001ae8:	68da      	ldr	r2, [r3, #12]
 8001aea:	07d0      	lsls	r0, r2, #31
 8001aec:	d505      	bpl.n	8001afa <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001aee:	f06f 0201 	mvn.w	r2, #1
 8001af2:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001af4:	4620      	mov	r0, r4
 8001af6:	f7ff ff9b 	bl	8001a30 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001afa:	6823      	ldr	r3, [r4, #0]
 8001afc:	691a      	ldr	r2, [r3, #16]
 8001afe:	0611      	lsls	r1, r2, #24
 8001b00:	d508      	bpl.n	8001b14 <HAL_TIM_IRQHandler+0xdc>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001b02:	68da      	ldr	r2, [r3, #12]
 8001b04:	0612      	lsls	r2, r2, #24
 8001b06:	d505      	bpl.n	8001b14 <HAL_TIM_IRQHandler+0xdc>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001b08:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001b0c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001b0e:	4620      	mov	r0, r4
 8001b10:	f000 fbdb 	bl	80022ca <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8001b14:	6823      	ldr	r3, [r4, #0]
 8001b16:	691a      	ldr	r2, [r3, #16]
 8001b18:	05d0      	lsls	r0, r2, #23
 8001b1a:	d508      	bpl.n	8001b2e <HAL_TIM_IRQHandler+0xf6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001b1c:	68da      	ldr	r2, [r3, #12]
 8001b1e:	0611      	lsls	r1, r2, #24
 8001b20:	d505      	bpl.n	8001b2e <HAL_TIM_IRQHandler+0xf6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001b22:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001b26:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8001b28:	4620      	mov	r0, r4
 8001b2a:	f000 fbcf 	bl	80022cc <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001b2e:	6823      	ldr	r3, [r4, #0]
 8001b30:	691a      	ldr	r2, [r3, #16]
 8001b32:	0652      	lsls	r2, r2, #25
 8001b34:	d508      	bpl.n	8001b48 <HAL_TIM_IRQHandler+0x110>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001b36:	68da      	ldr	r2, [r3, #12]
 8001b38:	0650      	lsls	r0, r2, #25
 8001b3a:	d505      	bpl.n	8001b48 <HAL_TIM_IRQHandler+0x110>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001b3c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001b40:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001b42:	4620      	mov	r0, r4
 8001b44:	f7ff ff77 	bl	8001a36 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001b48:	6823      	ldr	r3, [r4, #0]
 8001b4a:	691a      	ldr	r2, [r3, #16]
 8001b4c:	0691      	lsls	r1, r2, #26
 8001b4e:	d522      	bpl.n	8001b96 <HAL_TIM_IRQHandler+0x15e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001b50:	68da      	ldr	r2, [r3, #12]
 8001b52:	0692      	lsls	r2, r2, #26
 8001b54:	d51f      	bpl.n	8001b96 <HAL_TIM_IRQHandler+0x15e>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001b56:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8001b5a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001b5c:	611a      	str	r2, [r3, #16]
}
 8001b5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8001b62:	f000 bbb1 	b.w	80022c8 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b66:	f7ff ff64 	bl	8001a32 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b6a:	4620      	mov	r0, r4
 8001b6c:	f7ff ff62 	bl	8001a34 <HAL_TIM_PWM_PulseFinishedCallback>
 8001b70:	e776      	b.n	8001a60 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b72:	f7ff ff5e 	bl	8001a32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b76:	4620      	mov	r0, r4
 8001b78:	f7ff ff5c 	bl	8001a34 <HAL_TIM_PWM_PulseFinishedCallback>
 8001b7c:	e785      	b.n	8001a8a <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b7e:	f7ff ff58 	bl	8001a32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b82:	4620      	mov	r0, r4
 8001b84:	f7ff ff56 	bl	8001a34 <HAL_TIM_PWM_PulseFinishedCallback>
 8001b88:	e793      	b.n	8001ab2 <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b8a:	f7ff ff52 	bl	8001a32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b8e:	4620      	mov	r0, r4
 8001b90:	f7ff ff50 	bl	8001a34 <HAL_TIM_PWM_PulseFinishedCallback>
 8001b94:	e7a2      	b.n	8001adc <HAL_TIM_IRQHandler+0xa4>
 8001b96:	bd10      	pop	{r4, pc}

08001b98 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b98:	4a32      	ldr	r2, [pc, #200]	; (8001c64 <TIM_Base_SetConfig+0xcc>)
  tmpcr1 = TIMx->CR1;
 8001b9a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b9c:	4290      	cmp	r0, r2
 8001b9e:	d012      	beq.n	8001bc6 <TIM_Base_SetConfig+0x2e>
 8001ba0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001ba4:	d00f      	beq.n	8001bc6 <TIM_Base_SetConfig+0x2e>
 8001ba6:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001baa:	4290      	cmp	r0, r2
 8001bac:	d00b      	beq.n	8001bc6 <TIM_Base_SetConfig+0x2e>
 8001bae:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001bb2:	4290      	cmp	r0, r2
 8001bb4:	d007      	beq.n	8001bc6 <TIM_Base_SetConfig+0x2e>
 8001bb6:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8001bba:	4290      	cmp	r0, r2
 8001bbc:	d003      	beq.n	8001bc6 <TIM_Base_SetConfig+0x2e>
 8001bbe:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 8001bc2:	4290      	cmp	r0, r2
 8001bc4:	d115      	bne.n	8001bf2 <TIM_Base_SetConfig+0x5a>
    tmpcr1 |= Structure->CounterMode;
 8001bc6:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001bc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001bcc:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001bce:	4a25      	ldr	r2, [pc, #148]	; (8001c64 <TIM_Base_SetConfig+0xcc>)
 8001bd0:	4290      	cmp	r0, r2
 8001bd2:	d01d      	beq.n	8001c10 <TIM_Base_SetConfig+0x78>
 8001bd4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001bd8:	d01a      	beq.n	8001c10 <TIM_Base_SetConfig+0x78>
 8001bda:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001bde:	4290      	cmp	r0, r2
 8001be0:	d016      	beq.n	8001c10 <TIM_Base_SetConfig+0x78>
 8001be2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001be6:	4290      	cmp	r0, r2
 8001be8:	d012      	beq.n	8001c10 <TIM_Base_SetConfig+0x78>
 8001bea:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8001bee:	4290      	cmp	r0, r2
 8001bf0:	d00e      	beq.n	8001c10 <TIM_Base_SetConfig+0x78>
 8001bf2:	4a1d      	ldr	r2, [pc, #116]	; (8001c68 <TIM_Base_SetConfig+0xd0>)
 8001bf4:	4290      	cmp	r0, r2
 8001bf6:	d00b      	beq.n	8001c10 <TIM_Base_SetConfig+0x78>
 8001bf8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001bfc:	4290      	cmp	r0, r2
 8001bfe:	d007      	beq.n	8001c10 <TIM_Base_SetConfig+0x78>
 8001c00:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001c04:	4290      	cmp	r0, r2
 8001c06:	d003      	beq.n	8001c10 <TIM_Base_SetConfig+0x78>
 8001c08:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001c0c:	4290      	cmp	r0, r2
 8001c0e:	d103      	bne.n	8001c18 <TIM_Base_SetConfig+0x80>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001c10:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001c12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001c16:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001c18:	694a      	ldr	r2, [r1, #20]
 8001c1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001c1e:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001c20:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001c22:	688b      	ldr	r3, [r1, #8]
 8001c24:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001c26:	680b      	ldr	r3, [r1, #0]
 8001c28:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001c2a:	4b0e      	ldr	r3, [pc, #56]	; (8001c64 <TIM_Base_SetConfig+0xcc>)
 8001c2c:	4298      	cmp	r0, r3
 8001c2e:	d013      	beq.n	8001c58 <TIM_Base_SetConfig+0xc0>
 8001c30:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001c34:	4298      	cmp	r0, r3
 8001c36:	d00f      	beq.n	8001c58 <TIM_Base_SetConfig+0xc0>
 8001c38:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8001c3c:	4298      	cmp	r0, r3
 8001c3e:	d00b      	beq.n	8001c58 <TIM_Base_SetConfig+0xc0>
 8001c40:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001c44:	4298      	cmp	r0, r3
 8001c46:	d007      	beq.n	8001c58 <TIM_Base_SetConfig+0xc0>
 8001c48:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001c4c:	4298      	cmp	r0, r3
 8001c4e:	d003      	beq.n	8001c58 <TIM_Base_SetConfig+0xc0>
 8001c50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001c54:	4298      	cmp	r0, r3
 8001c56:	d101      	bne.n	8001c5c <TIM_Base_SetConfig+0xc4>
    TIMx->RCR = Structure->RepetitionCounter;
 8001c58:	690b      	ldr	r3, [r1, #16]
 8001c5a:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	6143      	str	r3, [r0, #20]
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	40012c00 	.word	0x40012c00
 8001c68:	40014000 	.word	0x40014000

08001c6c <HAL_TIM_Base_Init>:
{
 8001c6c:	b510      	push	{r4, lr}
  if (htim == NULL)
 8001c6e:	4604      	mov	r4, r0
 8001c70:	b1a0      	cbz	r0, 8001c9c <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001c72:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001c76:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001c7a:	b91b      	cbnz	r3, 8001c84 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001c7c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001c80:	f002 f8e8 	bl	8003e54 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001c84:	2302      	movs	r3, #2
 8001c86:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c8a:	6820      	ldr	r0, [r4, #0]
 8001c8c:	1d21      	adds	r1, r4, #4
 8001c8e:	f7ff ff83 	bl	8001b98 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8001c92:	2301      	movs	r3, #1
 8001c94:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001c98:	2000      	movs	r0, #0
 8001c9a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001c9c:	2001      	movs	r0, #1
}
 8001c9e:	bd10      	pop	{r4, pc}

08001ca0 <HAL_TIM_PWM_Init>:
{
 8001ca0:	b510      	push	{r4, lr}
  if (htim == NULL)
 8001ca2:	4604      	mov	r4, r0
 8001ca4:	b1a0      	cbz	r0, 8001cd0 <HAL_TIM_PWM_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001ca6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001caa:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001cae:	b91b      	cbnz	r3, 8001cb8 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001cb0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8001cb4:	f002 f81e 	bl	8003cf4 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001cb8:	2302      	movs	r3, #2
 8001cba:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001cbe:	6820      	ldr	r0, [r4, #0]
 8001cc0:	1d21      	adds	r1, r4, #4
 8001cc2:	f7ff ff69 	bl	8001b98 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001ccc:	2000      	movs	r0, #0
 8001cce:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001cd0:	2001      	movs	r0, #1
}
 8001cd2:	bd10      	pop	{r4, pc}

08001cd4 <HAL_TIM_IC_Init>:
{
 8001cd4:	b510      	push	{r4, lr}
  if (htim == NULL)
 8001cd6:	4604      	mov	r4, r0
 8001cd8:	b1a0      	cbz	r0, 8001d04 <HAL_TIM_IC_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001cda:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001cde:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001ce2:	b91b      	cbnz	r3, 8001cec <HAL_TIM_IC_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001ce4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 8001ce8:	f002 f83a 	bl	8003d60 <HAL_TIM_IC_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001cec:	2302      	movs	r3, #2
 8001cee:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001cf2:	6820      	ldr	r0, [r4, #0]
 8001cf4:	1d21      	adds	r1, r4, #4
 8001cf6:	f7ff ff4f 	bl	8001b98 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001d00:	2000      	movs	r0, #0
 8001d02:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001d04:	2001      	movs	r0, #1
}
 8001d06:	bd10      	pop	{r4, pc}

08001d08 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001d08:	6a03      	ldr	r3, [r0, #32]
 8001d0a:	f023 0310 	bic.w	r3, r3, #16
 8001d0e:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8001d10:	6a03      	ldr	r3, [r0, #32]
{
 8001d12:	b570      	push	{r4, r5, r6, lr}
  tmpcr2 =  TIMx->CR2;
 8001d14:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8001d16:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001d18:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001d1a:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8001d1e:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001d22:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001d26:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8001d28:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001d2c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001d30:	4d1a      	ldr	r5, [pc, #104]	; (8001d9c <TIM_OC2_SetConfig+0x94>)
 8001d32:	42a8      	cmp	r0, r5
 8001d34:	d007      	beq.n	8001d46 <TIM_OC2_SetConfig+0x3e>
 8001d36:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001d3a:	42a8      	cmp	r0, r5
 8001d3c:	d003      	beq.n	8001d46 <TIM_OC2_SetConfig+0x3e>
 8001d3e:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8001d42:	42a8      	cmp	r0, r5
 8001d44:	d10d      	bne.n	8001d62 <TIM_OC2_SetConfig+0x5a>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001d46:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8001d48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001d4c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001d50:	4d12      	ldr	r5, [pc, #72]	; (8001d9c <TIM_OC2_SetConfig+0x94>)
 8001d52:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 8001d54:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001d58:	d012      	beq.n	8001d80 <TIM_OC2_SetConfig+0x78>
 8001d5a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001d5e:	42a8      	cmp	r0, r5
 8001d60:	d00e      	beq.n	8001d80 <TIM_OC2_SetConfig+0x78>
 8001d62:	4d0f      	ldr	r5, [pc, #60]	; (8001da0 <TIM_OC2_SetConfig+0x98>)
 8001d64:	42a8      	cmp	r0, r5
 8001d66:	d00b      	beq.n	8001d80 <TIM_OC2_SetConfig+0x78>
 8001d68:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001d6c:	42a8      	cmp	r0, r5
 8001d6e:	d007      	beq.n	8001d80 <TIM_OC2_SetConfig+0x78>
 8001d70:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001d74:	42a8      	cmp	r0, r5
 8001d76:	d003      	beq.n	8001d80 <TIM_OC2_SetConfig+0x78>
 8001d78:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001d7c:	42a8      	cmp	r0, r5
 8001d7e:	d106      	bne.n	8001d8e <TIM_OC2_SetConfig+0x86>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001d80:	f424 6540 	bic.w	r5, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001d84:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001d86:	694c      	ldr	r4, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001d88:	4334      	orrs	r4, r6
 8001d8a:	ea45 0484 	orr.w	r4, r5, r4, lsl #2
  TIMx->CR2 = tmpcr2;
 8001d8e:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001d90:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001d92:	684a      	ldr	r2, [r1, #4]
 8001d94:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8001d96:	6203      	str	r3, [r0, #32]
 8001d98:	bd70      	pop	{r4, r5, r6, pc}
 8001d9a:	bf00      	nop
 8001d9c:	40012c00 	.word	0x40012c00
 8001da0:	40014000 	.word	0x40014000

08001da4 <HAL_TIM_PWM_ConfigChannel>:
{
 8001da4:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8001da6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001daa:	2b01      	cmp	r3, #1
{
 8001dac:	4604      	mov	r4, r0
 8001dae:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8001db2:	d010      	beq.n	8001dd6 <HAL_TIM_PWM_ConfigChannel+0x32>
 8001db4:	2301      	movs	r3, #1
  switch (Channel)
 8001db6:	2a08      	cmp	r2, #8
  __HAL_LOCK(htim);
 8001db8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8001dbc:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  switch (Channel)
 8001dc0:	d043      	beq.n	8001e4a <HAL_TIM_PWM_ConfigChannel+0xa6>
 8001dc2:	d809      	bhi.n	8001dd8 <HAL_TIM_PWM_ConfigChannel+0x34>
 8001dc4:	b1fa      	cbz	r2, 8001e06 <HAL_TIM_PWM_ConfigChannel+0x62>
 8001dc6:	2a04      	cmp	r2, #4
 8001dc8:	d02e      	beq.n	8001e28 <HAL_TIM_PWM_ConfigChannel+0x84>
  htim->State = HAL_TIM_STATE_READY;
 8001dca:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001dcc:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001dce:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001dd2:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001dd6:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 8001dd8:	2a10      	cmp	r2, #16
 8001dda:	d047      	beq.n	8001e6c <HAL_TIM_PWM_ConfigChannel+0xc8>
 8001ddc:	2a14      	cmp	r2, #20
 8001dde:	d056      	beq.n	8001e8e <HAL_TIM_PWM_ConfigChannel+0xea>
 8001de0:	2a0c      	cmp	r2, #12
 8001de2:	d1f2      	bne.n	8001dca <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001de4:	6820      	ldr	r0, [r4, #0]
 8001de6:	f7ff fd7b 	bl	80018e0 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001dea:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001dec:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001dee:	69da      	ldr	r2, [r3, #28]
 8001df0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001df4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001df6:	69da      	ldr	r2, [r3, #28]
 8001df8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001dfc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001dfe:	69da      	ldr	r2, [r3, #28]
 8001e00:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001e04:	e030      	b.n	8001e68 <HAL_TIM_PWM_ConfigChannel+0xc4>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001e06:	6820      	ldr	r0, [r4, #0]
 8001e08:	f7ff fcca 	bl	80017a0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001e0c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001e0e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001e10:	699a      	ldr	r2, [r3, #24]
 8001e12:	f042 0208 	orr.w	r2, r2, #8
 8001e16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001e18:	699a      	ldr	r2, [r3, #24]
 8001e1a:	f022 0204 	bic.w	r2, r2, #4
 8001e1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001e20:	699a      	ldr	r2, [r3, #24]
 8001e22:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001e24:	619a      	str	r2, [r3, #24]
      break;
 8001e26:	e7d0      	b.n	8001dca <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001e28:	6820      	ldr	r0, [r4, #0]
 8001e2a:	f7ff ff6d 	bl	8001d08 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001e2e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001e30:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001e32:	699a      	ldr	r2, [r3, #24]
 8001e34:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001e38:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001e3a:	699a      	ldr	r2, [r3, #24]
 8001e3c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001e40:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001e42:	699a      	ldr	r2, [r3, #24]
 8001e44:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001e48:	e7ec      	b.n	8001e24 <HAL_TIM_PWM_ConfigChannel+0x80>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001e4a:	6820      	ldr	r0, [r4, #0]
 8001e4c:	f7ff fcfc 	bl	8001848 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001e50:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001e52:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001e54:	69da      	ldr	r2, [r3, #28]
 8001e56:	f042 0208 	orr.w	r2, r2, #8
 8001e5a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001e5c:	69da      	ldr	r2, [r3, #28]
 8001e5e:	f022 0204 	bic.w	r2, r2, #4
 8001e62:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001e64:	69da      	ldr	r2, [r3, #28]
 8001e66:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001e68:	61da      	str	r2, [r3, #28]
      break;
 8001e6a:	e7ae      	b.n	8001dca <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8001e6c:	6820      	ldr	r0, [r4, #0]
 8001e6e:	f7ff fd6f 	bl	8001950 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8001e72:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8001e74:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8001e76:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001e78:	f042 0208 	orr.w	r2, r2, #8
 8001e7c:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8001e7e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001e80:	f022 0204 	bic.w	r2, r2, #4
 8001e84:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8001e86:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001e88:	430a      	orrs	r2, r1
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8001e8a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8001e8c:	e79d      	b.n	8001dca <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8001e8e:	6820      	ldr	r0, [r4, #0]
 8001e90:	f7ff fd96 	bl	80019c0 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8001e94:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8001e96:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8001e98:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001e9a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001e9e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8001ea0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001ea2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001ea6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8001ea8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001eaa:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001eae:	e7ec      	b.n	8001e8a <HAL_TIM_PWM_ConfigChannel+0xe6>

08001eb0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8001eb0:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001eb2:	6a04      	ldr	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8001eb4:	4e18      	ldr	r6, [pc, #96]	; (8001f18 <TIM_TI1_SetConfig+0x68>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001eb6:	f024 0401 	bic.w	r4, r4, #1
 8001eba:	6204      	str	r4, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8001ebc:	42b0      	cmp	r0, r6
  tmpccmr1 = TIMx->CCMR1;
 8001ebe:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8001ec0:	6a05      	ldr	r5, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8001ec2:	d016      	beq.n	8001ef2 <TIM_TI1_SetConfig+0x42>
 8001ec4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001ec8:	d013      	beq.n	8001ef2 <TIM_TI1_SetConfig+0x42>
 8001eca:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 8001ece:	42b0      	cmp	r0, r6
 8001ed0:	d00f      	beq.n	8001ef2 <TIM_TI1_SetConfig+0x42>
 8001ed2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001ed6:	42b0      	cmp	r0, r6
 8001ed8:	d00b      	beq.n	8001ef2 <TIM_TI1_SetConfig+0x42>
 8001eda:	f506 3696 	add.w	r6, r6, #76800	; 0x12c00
 8001ede:	42b0      	cmp	r0, r6
 8001ee0:	d007      	beq.n	8001ef2 <TIM_TI1_SetConfig+0x42>
 8001ee2:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8001ee6:	42b0      	cmp	r0, r6
 8001ee8:	d003      	beq.n	8001ef2 <TIM_TI1_SetConfig+0x42>
 8001eea:	f506 5680 	add.w	r6, r6, #4096	; 0x1000
 8001eee:	42b0      	cmp	r0, r6
 8001ef0:	d10f      	bne.n	8001f12 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8001ef2:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 8001ef6:	4322      	orrs	r2, r4
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8001ef8:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001efa:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8001efe:	b2db      	uxtb	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001f00:	f025 050a 	bic.w	r5, r5, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8001f04:	f001 010a 	and.w	r1, r1, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8001f08:	431a      	orrs	r2, r3
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8001f0a:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001f0c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001f0e:	6201      	str	r1, [r0, #32]
}
 8001f10:	bd70      	pop	{r4, r5, r6, pc}
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8001f12:	f044 0201 	orr.w	r2, r4, #1
 8001f16:	e7ef      	b.n	8001ef8 <TIM_TI1_SetConfig+0x48>
 8001f18:	40012c00 	.word	0x40012c00

08001f1c <HAL_TIM_IC_ConfigChannel>:
{
 8001f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8001f1e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001f22:	2b01      	cmp	r3, #1
{
 8001f24:	4604      	mov	r4, r0
 8001f26:	460d      	mov	r5, r1
 8001f28:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8001f2c:	d019      	beq.n	8001f62 <HAL_TIM_IC_ConfigChannel+0x46>
 8001f2e:	2301      	movs	r3, #1
 8001f30:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8001f34:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  if (Channel == TIM_CHANNEL_1)
 8001f38:	b9a2      	cbnz	r2, 8001f64 <HAL_TIM_IC_ConfigChannel+0x48>
    TIM_TI1_SetConfig(htim->Instance,
 8001f3a:	68cb      	ldr	r3, [r1, #12]
 8001f3c:	6820      	ldr	r0, [r4, #0]
 8001f3e:	c906      	ldmia	r1, {r1, r2}
 8001f40:	f7ff ffb6 	bl	8001eb0 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8001f44:	6823      	ldr	r3, [r4, #0]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8001f46:	68a9      	ldr	r1, [r5, #8]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8001f48:	699a      	ldr	r2, [r3, #24]
 8001f4a:	f022 020c 	bic.w	r2, r2, #12
 8001f4e:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8001f50:	699a      	ldr	r2, [r3, #24]
 8001f52:	430a      	orrs	r2, r1
 8001f54:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8001f56:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001f58:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001f5a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001f5e:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001f62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (Channel == TIM_CHANNEL_2)
 8001f64:	2a04      	cmp	r2, #4
 8001f66:	688e      	ldr	r6, [r1, #8]
 8001f68:	6823      	ldr	r3, [r4, #0]
 8001f6a:	68e8      	ldr	r0, [r5, #12]
 8001f6c:	c982      	ldmia	r1, {r1, r7}
 8001f6e:	d11f      	bne.n	8001fb0 <HAL_TIM_IC_ConfigChannel+0x94>
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001f70:	6a1a      	ldr	r2, [r3, #32]
 8001f72:	f022 0210 	bic.w	r2, r2, #16
 8001f76:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001f78:	699a      	ldr	r2, [r3, #24]
  tmpccer = TIMx->CCER;
 8001f7a:	6a1d      	ldr	r5, [r3, #32]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8001f7c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8001f80:	ea42 2207 	orr.w	r2, r2, r7, lsl #8

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8001f84:	0300      	lsls	r0, r0, #12
 8001f86:	b280      	uxth	r0, r0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001f88:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8001f8c:	0109      	lsls	r1, r1, #4
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8001f8e:	4302      	orrs	r2, r0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8001f90:	f001 01a0 	and.w	r1, r1, #160	; 0xa0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001f94:	f025 00a0 	bic.w	r0, r5, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8001f98:	4301      	orrs	r1, r0

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001f9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001f9c:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8001f9e:	699a      	ldr	r2, [r3, #24]
 8001fa0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001fa4:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8001fa6:	699a      	ldr	r2, [r3, #24]
 8001fa8:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
 8001fac:	619e      	str	r6, [r3, #24]
 8001fae:	e7d2      	b.n	8001f56 <HAL_TIM_IC_ConfigChannel+0x3a>
  else if (Channel == TIM_CHANNEL_3)
 8001fb0:	2a08      	cmp	r2, #8
{
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001fb2:	6a1a      	ldr	r2, [r3, #32]
  else if (Channel == TIM_CHANNEL_3)
 8001fb4:	d11c      	bne.n	8001ff0 <HAL_TIM_IC_ConfigChannel+0xd4>
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001fb6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001fba:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8001fbc:	69da      	ldr	r2, [r3, #28]
  tmpccer = TIMx->CCER;
 8001fbe:	6a1d      	ldr	r5, [r3, #32]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8001fc0:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr2 |= TIM_ICSelection;
 8001fc4:	433a      	orrs	r2, r7

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8001fc6:	0100      	lsls	r0, r0, #4
 8001fc8:	b2c0      	uxtb	r0, r0
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8001fca:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8001fce:	0209      	lsls	r1, r1, #8
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8001fd0:	4302      	orrs	r2, r0
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8001fd2:	f401 6120 	and.w	r1, r1, #2560	; 0xa00
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8001fd6:	f425 6020 	bic.w	r0, r5, #2560	; 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8001fda:	4301      	orrs	r1, r0

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8001fdc:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8001fde:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8001fe0:	69da      	ldr	r2, [r3, #28]
 8001fe2:	f022 020c 	bic.w	r2, r2, #12
 8001fe6:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8001fe8:	69da      	ldr	r2, [r3, #28]
 8001fea:	4316      	orrs	r6, r2
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8001fec:	61de      	str	r6, [r3, #28]
 8001fee:	e7b2      	b.n	8001f56 <HAL_TIM_IC_ConfigChannel+0x3a>
{
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001ff0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001ff4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8001ff6:	69da      	ldr	r2, [r3, #28]
  tmpccer = TIMx->CCER;
 8001ff8:	6a1d      	ldr	r5, [r3, #32]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8001ffa:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8001ffe:	ea42 2207 	orr.w	r2, r2, r7, lsl #8

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8002002:	0300      	lsls	r0, r0, #12
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8002004:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8002008:	b280      	uxth	r0, r0

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800200a:	0309      	lsls	r1, r1, #12
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800200c:	4310      	orrs	r0, r2
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800200e:	f401 4120 	and.w	r1, r1, #40960	; 0xa000
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8002012:	f425 4220 	bic.w	r2, r5, #40960	; 0xa000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8002016:	4311      	orrs	r1, r2

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8002018:	61d8      	str	r0, [r3, #28]
  TIMx->CCER = tmpccer ;
 800201a:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800201c:	69da      	ldr	r2, [r3, #28]
 800201e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002022:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002024:	69da      	ldr	r2, [r3, #28]
 8002026:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
 800202a:	e7df      	b.n	8001fec <HAL_TIM_IC_ConfigChannel+0xd0>

0800202c <TIM_CCxChannelCmd>:
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800202c:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800202e:	f001 011f 	and.w	r1, r1, #31
{
 8002032:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002034:	2401      	movs	r4, #1
 8002036:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8002038:	ea23 0304 	bic.w	r3, r3, r4
 800203c:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800203e:	6a03      	ldr	r3, [r0, #32]
 8002040:	408a      	lsls	r2, r1
 8002042:	431a      	orrs	r2, r3
 8002044:	6202      	str	r2, [r0, #32]
 8002046:	bd10      	pop	{r4, pc}

08002048 <HAL_TIM_PWM_Start>:
{
 8002048:	b510      	push	{r4, lr}
 800204a:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800204c:	2201      	movs	r2, #1
 800204e:	6800      	ldr	r0, [r0, #0]
 8002050:	f7ff ffec 	bl	800202c <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002054:	6823      	ldr	r3, [r4, #0]
 8002056:	4a15      	ldr	r2, [pc, #84]	; (80020ac <HAL_TIM_PWM_Start+0x64>)
 8002058:	4293      	cmp	r3, r2
 800205a:	d021      	beq.n	80020a0 <HAL_TIM_PWM_Start+0x58>
 800205c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002060:	4293      	cmp	r3, r2
 8002062:	d01d      	beq.n	80020a0 <HAL_TIM_PWM_Start+0x58>
 8002064:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8002068:	4293      	cmp	r3, r2
 800206a:	d019      	beq.n	80020a0 <HAL_TIM_PWM_Start+0x58>
 800206c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002070:	4293      	cmp	r3, r2
 8002072:	d015      	beq.n	80020a0 <HAL_TIM_PWM_Start+0x58>
 8002074:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002078:	4293      	cmp	r3, r2
 800207a:	d011      	beq.n	80020a0 <HAL_TIM_PWM_Start+0x58>
 800207c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002080:	4293      	cmp	r3, r2
 8002082:	d00d      	beq.n	80020a0 <HAL_TIM_PWM_Start+0x58>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002084:	6899      	ldr	r1, [r3, #8]
 8002086:	4a0a      	ldr	r2, [pc, #40]	; (80020b0 <HAL_TIM_PWM_Start+0x68>)
 8002088:	400a      	ands	r2, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800208a:	2a06      	cmp	r2, #6
 800208c:	d006      	beq.n	800209c <HAL_TIM_PWM_Start+0x54>
 800208e:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8002092:	d003      	beq.n	800209c <HAL_TIM_PWM_Start+0x54>
    __HAL_TIM_ENABLE(htim);
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	f042 0201 	orr.w	r2, r2, #1
 800209a:	601a      	str	r2, [r3, #0]
}
 800209c:	2000      	movs	r0, #0
 800209e:	bd10      	pop	{r4, pc}
    __HAL_TIM_MOE_ENABLE(htim);
 80020a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80020a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80020a6:	645a      	str	r2, [r3, #68]	; 0x44
 80020a8:	e7ec      	b.n	8002084 <HAL_TIM_PWM_Start+0x3c>
 80020aa:	bf00      	nop
 80020ac:	40012c00 	.word	0x40012c00
 80020b0:	00010007 	.word	0x00010007

080020b4 <HAL_TIM_PWM_Stop>:
{
 80020b4:	b510      	push	{r4, lr}
 80020b6:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80020b8:	2200      	movs	r2, #0
 80020ba:	6800      	ldr	r0, [r0, #0]
 80020bc:	f7ff ffb6 	bl	800202c <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80020c0:	6823      	ldr	r3, [r4, #0]
 80020c2:	4a1c      	ldr	r2, [pc, #112]	; (8002134 <HAL_TIM_PWM_Stop+0x80>)
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d013      	beq.n	80020f0 <HAL_TIM_PWM_Stop+0x3c>
 80020c8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d00f      	beq.n	80020f0 <HAL_TIM_PWM_Stop+0x3c>
 80020d0:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d00b      	beq.n	80020f0 <HAL_TIM_PWM_Stop+0x3c>
 80020d8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80020dc:	4293      	cmp	r3, r2
 80020de:	d007      	beq.n	80020f0 <HAL_TIM_PWM_Stop+0x3c>
 80020e0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d003      	beq.n	80020f0 <HAL_TIM_PWM_Stop+0x3c>
 80020e8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d10d      	bne.n	800210c <HAL_TIM_PWM_Stop+0x58>
    __HAL_TIM_MOE_DISABLE(htim);
 80020f0:	6a19      	ldr	r1, [r3, #32]
 80020f2:	f241 1211 	movw	r2, #4369	; 0x1111
 80020f6:	4211      	tst	r1, r2
 80020f8:	d108      	bne.n	800210c <HAL_TIM_PWM_Stop+0x58>
 80020fa:	6a19      	ldr	r1, [r3, #32]
 80020fc:	f240 4244 	movw	r2, #1092	; 0x444
 8002100:	4211      	tst	r1, r2
 8002102:	bf02      	ittt	eq
 8002104:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8002106:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 800210a:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 800210c:	6a19      	ldr	r1, [r3, #32]
 800210e:	f241 1211 	movw	r2, #4369	; 0x1111
 8002112:	4211      	tst	r1, r2
 8002114:	d108      	bne.n	8002128 <HAL_TIM_PWM_Stop+0x74>
 8002116:	6a19      	ldr	r1, [r3, #32]
 8002118:	f240 4244 	movw	r2, #1092	; 0x444
 800211c:	4211      	tst	r1, r2
 800211e:	d103      	bne.n	8002128 <HAL_TIM_PWM_Stop+0x74>
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	f022 0201 	bic.w	r2, r2, #1
 8002126:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8002128:	2301      	movs	r3, #1
 800212a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800212e:	2000      	movs	r0, #0
 8002130:	bd10      	pop	{r4, pc}
 8002132:	bf00      	nop
 8002134:	40012c00 	.word	0x40012c00

08002138 <HAL_TIM_IC_Start_IT>:
{
 8002138:	b510      	push	{r4, lr}
 800213a:	4604      	mov	r4, r0
  switch (Channel)
 800213c:	290c      	cmp	r1, #12
 800213e:	d80d      	bhi.n	800215c <HAL_TIM_IC_Start_IT+0x24>
 8002140:	e8df f001 	tbb	[pc, r1]
 8002144:	0c0c0c07 	.word	0x0c0c0c07
 8002148:	0c0c0c1f 	.word	0x0c0c0c1f
 800214c:	0c0c0c24 	.word	0x0c0c0c24
 8002150:	29          	.byte	0x29
 8002151:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002152:	6802      	ldr	r2, [r0, #0]
 8002154:	68d3      	ldr	r3, [r2, #12]
 8002156:	f043 0302 	orr.w	r3, r3, #2
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800215a:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800215c:	2201      	movs	r2, #1
 800215e:	6820      	ldr	r0, [r4, #0]
 8002160:	f7ff ff64 	bl	800202c <TIM_CCxChannelCmd>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002164:	6822      	ldr	r2, [r4, #0]
 8002166:	4b0e      	ldr	r3, [pc, #56]	; (80021a0 <HAL_TIM_IC_Start_IT+0x68>)
 8002168:	6891      	ldr	r1, [r2, #8]
 800216a:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800216c:	2b06      	cmp	r3, #6
 800216e:	d006      	beq.n	800217e <HAL_TIM_IC_Start_IT+0x46>
 8002170:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
    __HAL_TIM_ENABLE(htim);
 8002174:	bf1e      	ittt	ne
 8002176:	6813      	ldrne	r3, [r2, #0]
 8002178:	f043 0301 	orrne.w	r3, r3, #1
 800217c:	6013      	strne	r3, [r2, #0]
}
 800217e:	2000      	movs	r0, #0
 8002180:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002182:	6802      	ldr	r2, [r0, #0]
 8002184:	68d3      	ldr	r3, [r2, #12]
 8002186:	f043 0304 	orr.w	r3, r3, #4
 800218a:	e7e6      	b.n	800215a <HAL_TIM_IC_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800218c:	6802      	ldr	r2, [r0, #0]
 800218e:	68d3      	ldr	r3, [r2, #12]
 8002190:	f043 0308 	orr.w	r3, r3, #8
 8002194:	e7e1      	b.n	800215a <HAL_TIM_IC_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002196:	6802      	ldr	r2, [r0, #0]
 8002198:	68d3      	ldr	r3, [r2, #12]
 800219a:	f043 0310 	orr.w	r3, r3, #16
 800219e:	e7dc      	b.n	800215a <HAL_TIM_IC_Start_IT+0x22>
 80021a0:	00010007 	.word	0x00010007

080021a4 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80021a4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80021a8:	2b01      	cmp	r3, #1
{
 80021aa:	b530      	push	{r4, r5, lr}
 80021ac:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 80021b0:	d040      	beq.n	8002234 <HAL_TIMEx_MasterConfigSynchronization+0x90>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021b2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80021b6:	4d20      	ldr	r5, [pc, #128]	; (8002238 <HAL_TIMEx_MasterConfigSynchronization+0x94>)
  tmpcr2 = htim->Instance->CR2;
 80021b8:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 80021ba:	2201      	movs	r2, #1
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80021bc:	42ab      	cmp	r3, r5
  __HAL_LOCK(htim);
 80021be:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpcr2 = htim->Instance->CR2;
 80021c2:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 80021c4:	689c      	ldr	r4, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80021c6:	d007      	beq.n	80021d8 <HAL_TIMEx_MasterConfigSynchronization+0x34>
 80021c8:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80021cc:	42ab      	cmp	r3, r5
 80021ce:	d003      	beq.n	80021d8 <HAL_TIMEx_MasterConfigSynchronization+0x34>
 80021d0:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 80021d4:	42ab      	cmp	r3, r5
 80021d6:	d103      	bne.n	80021e0 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80021d8:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80021da:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80021de:	432a      	orrs	r2, r5
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80021e0:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 80021e2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80021e6:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80021e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80021ea:	4a13      	ldr	r2, [pc, #76]	; (8002238 <HAL_TIMEx_MasterConfigSynchronization+0x94>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d016      	beq.n	800221e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80021f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021f4:	d013      	beq.n	800221e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80021f6:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d00f      	beq.n	800221e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80021fe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002202:	4293      	cmp	r3, r2
 8002204:	d00b      	beq.n	800221e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002206:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800220a:	4293      	cmp	r3, r2
 800220c:	d007      	beq.n	800221e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800220e:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8002212:	4293      	cmp	r3, r2
 8002214:	d003      	beq.n	800221e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002216:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800221a:	4293      	cmp	r3, r2
 800221c:	d104      	bne.n	8002228 <HAL_TIMEx_MasterConfigSynchronization+0x84>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800221e:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002220:	f024 0280 	bic.w	r2, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002224:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002226:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002228:	2301      	movs	r3, #1
 800222a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800222e:	2300      	movs	r3, #0
 8002230:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8002234:	4618      	mov	r0, r3

  return HAL_OK;
}
 8002236:	bd30      	pop	{r4, r5, pc}
 8002238:	40012c00 	.word	0x40012c00

0800223c <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800223c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002240:	2b01      	cmp	r3, #1
{
 8002242:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8002244:	d03c      	beq.n	80022c0 <HAL_TIMEx_ConfigBreakDeadTime+0x84>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002246:	68cb      	ldr	r3, [r1, #12]
 8002248:	688a      	ldr	r2, [r1, #8]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800224a:	4c1e      	ldr	r4, [pc, #120]	; (80022c4 <HAL_TIMEx_ConfigBreakDeadTime+0x88>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800224c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002250:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002252:	684a      	ldr	r2, [r1, #4]
 8002254:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002258:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800225a:	680a      	ldr	r2, [r1, #0]
 800225c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002260:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002262:	690a      	ldr	r2, [r1, #16]
 8002264:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002268:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800226a:	694a      	ldr	r2, [r1, #20]
 800226c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002270:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002272:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 8002274:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002278:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800227a:	698a      	ldr	r2, [r1, #24]
 800227c:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8002280:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8002284:	6802      	ldr	r2, [r0, #0]
 8002286:	42a2      	cmp	r2, r4
 8002288:	d007      	beq.n	800229a <HAL_TIMEx_ConfigBreakDeadTime+0x5e>
 800228a:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 800228e:	42a2      	cmp	r2, r4
 8002290:	d003      	beq.n	800229a <HAL_TIMEx_ConfigBreakDeadTime+0x5e>
 8002292:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 8002296:	42a2      	cmp	r2, r4
 8002298:	d10c      	bne.n	80022b4 <HAL_TIMEx_ConfigBreakDeadTime+0x78>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800229a:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 800229c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80022a0:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80022a4:	69cc      	ldr	r4, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80022a6:	6a09      	ldr	r1, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80022a8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80022ac:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80022ae:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80022b2:	430b      	orrs	r3, r1
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80022b4:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80022b6:	2300      	movs	r3, #0
 80022b8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 80022bc:	4618      	mov	r0, r3
 80022be:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 80022c0:	2002      	movs	r0, #2
}
 80022c2:	bd10      	pop	{r4, pc}
 80022c4:	40012c00 	.word	0x40012c00

080022c8 <HAL_TIMEx_CommutCallback>:
 80022c8:	4770      	bx	lr

080022ca <HAL_TIMEx_BreakCallback>:
 80022ca:	4770      	bx	lr

080022cc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80022cc:	4770      	bx	lr
	...

080022d0 <UART_SetConfig>:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80022d0:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80022d2:	6881      	ldr	r1, [r0, #8]
{
 80022d4:	b538      	push	{r3, r4, r5, lr}
 80022d6:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80022d8:	69c3      	ldr	r3, [r0, #28]
 80022da:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80022dc:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80022de:	4301      	orrs	r1, r0
 80022e0:	6960      	ldr	r0, [r4, #20]
 80022e2:	4301      	orrs	r1, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80022e4:	487a      	ldr	r0, [pc, #488]	; (80024d0 <UART_SetConfig+0x200>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80022e6:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80022e8:	4028      	ands	r0, r5
 80022ea:	4301      	orrs	r1, r0
 80022ec:	6011      	str	r1, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80022ee:	6851      	ldr	r1, [r2, #4]
 80022f0:	68e0      	ldr	r0, [r4, #12]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  tmpreg |= huart->Init.OneBitSampling;
 80022f2:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80022f4:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 80022f8:	4301      	orrs	r1, r0
 80022fa:	6051      	str	r1, [r2, #4]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80022fc:	6890      	ldr	r0, [r2, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80022fe:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002300:	f420 6030 	bic.w	r0, r0, #2816	; 0xb00
  tmpreg |= huart->Init.OneBitSampling;
 8002304:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002306:	4301      	orrs	r1, r0
 8002308:	6091      	str	r1, [r2, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800230a:	4972      	ldr	r1, [pc, #456]	; (80024d4 <UART_SetConfig+0x204>)
 800230c:	428a      	cmp	r2, r1
 800230e:	d111      	bne.n	8002334 <UART_SetConfig+0x64>
 8002310:	4a71      	ldr	r2, [pc, #452]	; (80024d8 <UART_SetConfig+0x208>)
 8002312:	4972      	ldr	r1, [pc, #456]	; (80024dc <UART_SetConfig+0x20c>)
 8002314:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002316:	f002 0203 	and.w	r2, r2, #3

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800231a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800231e:	5c8a      	ldrb	r2, [r1, r2]
 8002320:	d05a      	beq.n	80023d8 <UART_SetConfig+0x108>
      ret = HAL_ERROR;
    }
  }
  else
  {
    switch (clocksource)
 8002322:	2a08      	cmp	r2, #8
 8002324:	d826      	bhi.n	8002374 <UART_SetConfig+0xa4>
 8002326:	e8df f002 	tbb	[pc, r2]
 800232a:	a7a1      	.short	0xa7a1
 800232c:	25bd25aa 	.word	0x25bd25aa
 8002330:	2525      	.short	0x2525
 8002332:	c0          	.byte	0xc0
 8002333:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002334:	496a      	ldr	r1, [pc, #424]	; (80024e0 <UART_SetConfig+0x210>)
 8002336:	428a      	cmp	r2, r1
 8002338:	d12a      	bne.n	8002390 <UART_SetConfig+0xc0>
 800233a:	4a67      	ldr	r2, [pc, #412]	; (80024d8 <UART_SetConfig+0x208>)
 800233c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800233e:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 8002342:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8002346:	f000 80b5 	beq.w	80024b4 <UART_SetConfig+0x1e4>
 800234a:	d815      	bhi.n	8002378 <UART_SetConfig+0xa8>
 800234c:	b9da      	cbnz	r2, 8002386 <UART_SetConfig+0xb6>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800234e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002352:	f040 808b 	bne.w	800246c <UART_SetConfig+0x19c>
        pclk = HAL_RCC_GetPCLK1Freq();
 8002356:	f7ff f8af 	bl	80014b8 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800235a:	6862      	ldr	r2, [r4, #4]
 800235c:	0853      	lsrs	r3, r2, #1
 800235e:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8002362:	fbb0 f0f2 	udiv	r0, r0, r2
 8002366:	b280      	uxth	r0, r0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002368:	f1a0 0210 	sub.w	r2, r0, #16
 800236c:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8002370:	429a      	cmp	r2, r3
 8002372:	d96f      	bls.n	8002454 <UART_SetConfig+0x184>
    {
      huart->Instance->BRR = usartdiv;
    }
    else
    {
      ret = HAL_ERROR;
 8002374:	2001      	movs	r0, #1
 8002376:	e075      	b.n	8002464 <UART_SetConfig+0x194>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002378:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 800237c:	f000 80a0 	beq.w	80024c0 <UART_SetConfig+0x1f0>
 8002380:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
 8002384:	d046      	beq.n	8002414 <UART_SetConfig+0x144>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002386:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800238a:	d0f3      	beq.n	8002374 <UART_SetConfig+0xa4>
 800238c:	2210      	movs	r2, #16
 800238e:	e7c8      	b.n	8002322 <UART_SetConfig+0x52>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002390:	4954      	ldr	r1, [pc, #336]	; (80024e4 <UART_SetConfig+0x214>)
 8002392:	428a      	cmp	r2, r1
 8002394:	d10f      	bne.n	80023b6 <UART_SetConfig+0xe6>
 8002396:	4a50      	ldr	r2, [pc, #320]	; (80024d8 <UART_SetConfig+0x208>)
 8002398:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800239a:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 800239e:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 80023a2:	f000 8087 	beq.w	80024b4 <UART_SetConfig+0x1e4>
 80023a6:	d9d1      	bls.n	800234c <UART_SetConfig+0x7c>
 80023a8:	f5b2 2f00 	cmp.w	r2, #524288	; 0x80000
 80023ac:	f000 8088 	beq.w	80024c0 <UART_SetConfig+0x1f0>
 80023b0:	f5b2 2f40 	cmp.w	r2, #786432	; 0xc0000
 80023b4:	e7e6      	b.n	8002384 <UART_SetConfig+0xb4>
 80023b6:	494c      	ldr	r1, [pc, #304]	; (80024e8 <UART_SetConfig+0x218>)
 80023b8:	428a      	cmp	r2, r1
 80023ba:	d137      	bne.n	800242c <UART_SetConfig+0x15c>
 80023bc:	4a46      	ldr	r2, [pc, #280]	; (80024d8 <UART_SetConfig+0x208>)
 80023be:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80023c0:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
 80023c4:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 80023c8:	d074      	beq.n	80024b4 <UART_SetConfig+0x1e4>
 80023ca:	d81d      	bhi.n	8002408 <UART_SetConfig+0x138>
 80023cc:	2a00      	cmp	r2, #0
 80023ce:	d0be      	beq.n	800234e <UART_SetConfig+0x7e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80023d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80023d4:	d1ce      	bne.n	8002374 <UART_SetConfig+0xa4>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80023d6:	2210      	movs	r2, #16
    switch (clocksource)
 80023d8:	2a08      	cmp	r2, #8
 80023da:	d8cb      	bhi.n	8002374 <UART_SetConfig+0xa4>
 80023dc:	a301      	add	r3, pc, #4	; (adr r3, 80023e4 <UART_SetConfig+0x114>)
 80023de:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 80023e2:	bf00      	nop
 80023e4:	08002357 	.word	0x08002357
 80023e8:	0800244f 	.word	0x0800244f
 80023ec:	0800241b 	.word	0x0800241b
 80023f0:	08002375 	.word	0x08002375
 80023f4:	080024bb 	.word	0x080024bb
 80023f8:	08002375 	.word	0x08002375
 80023fc:	08002375 	.word	0x08002375
 8002400:	08002375 	.word	0x08002375
 8002404:	080024c7 	.word	0x080024c7
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002408:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 800240c:	d058      	beq.n	80024c0 <UART_SetConfig+0x1f0>
 800240e:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 8002412:	d1dd      	bne.n	80023d0 <UART_SetConfig+0x100>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002414:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002418:	d131      	bne.n	800247e <UART_SetConfig+0x1ae>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800241a:	6863      	ldr	r3, [r4, #4]
 800241c:	0858      	lsrs	r0, r3, #1
 800241e:	f500 0074 	add.w	r0, r0, #15990784	; 0xf40000
 8002422:	f500 5010 	add.w	r0, r0, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002426:	fbb0 f0f3 	udiv	r0, r0, r3
 800242a:	e79c      	b.n	8002366 <UART_SetConfig+0x96>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800242c:	492f      	ldr	r1, [pc, #188]	; (80024ec <UART_SetConfig+0x21c>)
 800242e:	428a      	cmp	r2, r1
 8002430:	d1a0      	bne.n	8002374 <UART_SetConfig+0xa4>
 8002432:	4a29      	ldr	r2, [pc, #164]	; (80024d8 <UART_SetConfig+0x208>)
 8002434:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002436:	f402 0240 	and.w	r2, r2, #12582912	; 0xc00000
 800243a:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 800243e:	d039      	beq.n	80024b4 <UART_SetConfig+0x1e4>
 8002440:	d984      	bls.n	800234c <UART_SetConfig+0x7c>
 8002442:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8002446:	d03b      	beq.n	80024c0 <UART_SetConfig+0x1f0>
 8002448:	f5b2 0f40 	cmp.w	r2, #12582912	; 0xc00000
 800244c:	e79a      	b.n	8002384 <UART_SetConfig+0xb4>
        pclk = HAL_RCC_GetPCLK2Freq();
 800244e:	f7ff f84b 	bl	80014e8 <HAL_RCC_GetPCLK2Freq>
 8002452:	e782      	b.n	800235a <UART_SetConfig+0x8a>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002454:	f020 030f 	bic.w	r3, r0, #15
      huart->Instance->BRR = brrtemp;
 8002458:	6822      	ldr	r2, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800245a:	f3c0 0042 	ubfx	r0, r0, #1, #3
      huart->Instance->BRR = brrtemp;
 800245e:	4318      	orrs	r0, r3
 8002460:	60d0      	str	r0, [r2, #12]
 8002462:	2000      	movs	r0, #0
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002464:	2300      	movs	r3, #0
 8002466:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8002468:	6663      	str	r3, [r4, #100]	; 0x64

  return ret;
}
 800246a:	bd38      	pop	{r3, r4, r5, pc}
        pclk = HAL_RCC_GetPCLK1Freq();
 800246c:	f7ff f824 	bl	80014b8 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002470:	6863      	ldr	r3, [r4, #4]
 8002472:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8002476:	e008      	b.n	800248a <UART_SetConfig+0x1ba>
        pclk = HAL_RCC_GetPCLK2Freq();
 8002478:	f7ff f836 	bl	80014e8 <HAL_RCC_GetPCLK2Freq>
 800247c:	e7f8      	b.n	8002470 <UART_SetConfig+0x1a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800247e:	6863      	ldr	r3, [r4, #4]
 8002480:	0858      	lsrs	r0, r3, #1
 8002482:	f500 00f4 	add.w	r0, r0, #7995392	; 0x7a0000
 8002486:	f500 5090 	add.w	r0, r0, #4608	; 0x1200
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800248a:	fbb0 f0f3 	udiv	r0, r0, r3
 800248e:	b280      	uxth	r0, r0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002490:	f1a0 0210 	sub.w	r2, r0, #16
 8002494:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8002498:	429a      	cmp	r2, r3
 800249a:	f63f af6b 	bhi.w	8002374 <UART_SetConfig+0xa4>
      huart->Instance->BRR = usartdiv;
 800249e:	6823      	ldr	r3, [r4, #0]
 80024a0:	60d8      	str	r0, [r3, #12]
 80024a2:	e7de      	b.n	8002462 <UART_SetConfig+0x192>
        pclk = HAL_RCC_GetSysClockFreq();
 80024a4:	f7fe ff2e 	bl	8001304 <HAL_RCC_GetSysClockFreq>
 80024a8:	e7e2      	b.n	8002470 <UART_SetConfig+0x1a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80024aa:	6863      	ldr	r3, [r4, #4]
 80024ac:	0858      	lsrs	r0, r3, #1
 80024ae:	f500 4000 	add.w	r0, r0, #32768	; 0x8000
 80024b2:	e7ea      	b.n	800248a <UART_SetConfig+0x1ba>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80024b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80024b8:	d1f4      	bne.n	80024a4 <UART_SetConfig+0x1d4>
        pclk = HAL_RCC_GetSysClockFreq();
 80024ba:	f7fe ff23 	bl	8001304 <HAL_RCC_GetSysClockFreq>
 80024be:	e74c      	b.n	800235a <UART_SetConfig+0x8a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80024c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80024c4:	d1f1      	bne.n	80024aa <UART_SetConfig+0x1da>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80024c6:	6863      	ldr	r3, [r4, #4]
 80024c8:	0858      	lsrs	r0, r3, #1
 80024ca:	f500 3080 	add.w	r0, r0, #65536	; 0x10000
 80024ce:	e7aa      	b.n	8002426 <UART_SetConfig+0x156>
 80024d0:	efff69f3 	.word	0xefff69f3
 80024d4:	40013800 	.word	0x40013800
 80024d8:	40021000 	.word	0x40021000
 80024dc:	08004124 	.word	0x08004124
 80024e0:	40004400 	.word	0x40004400
 80024e4:	40004800 	.word	0x40004800
 80024e8:	40004c00 	.word	0x40004c00
 80024ec:	40005000 	.word	0x40005000

080024f0 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80024f0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80024f2:	07da      	lsls	r2, r3, #31
{
 80024f4:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80024f6:	d506      	bpl.n	8002506 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80024f8:	6801      	ldr	r1, [r0, #0]
 80024fa:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80024fc:	684a      	ldr	r2, [r1, #4]
 80024fe:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002502:	4322      	orrs	r2, r4
 8002504:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002506:	079c      	lsls	r4, r3, #30
 8002508:	d506      	bpl.n	8002518 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800250a:	6801      	ldr	r1, [r0, #0]
 800250c:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800250e:	684a      	ldr	r2, [r1, #4]
 8002510:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002514:	4322      	orrs	r2, r4
 8002516:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002518:	0759      	lsls	r1, r3, #29
 800251a:	d506      	bpl.n	800252a <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800251c:	6801      	ldr	r1, [r0, #0]
 800251e:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8002520:	684a      	ldr	r2, [r1, #4]
 8002522:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002526:	4322      	orrs	r2, r4
 8002528:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800252a:	071a      	lsls	r2, r3, #28
 800252c:	d506      	bpl.n	800253c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800252e:	6801      	ldr	r1, [r0, #0]
 8002530:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8002532:	684a      	ldr	r2, [r1, #4]
 8002534:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002538:	4322      	orrs	r2, r4
 800253a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800253c:	06dc      	lsls	r4, r3, #27
 800253e:	d506      	bpl.n	800254e <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002540:	6801      	ldr	r1, [r0, #0]
 8002542:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8002544:	688a      	ldr	r2, [r1, #8]
 8002546:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800254a:	4322      	orrs	r2, r4
 800254c:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800254e:	0699      	lsls	r1, r3, #26
 8002550:	d506      	bpl.n	8002560 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002552:	6801      	ldr	r1, [r0, #0]
 8002554:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8002556:	688a      	ldr	r2, [r1, #8]
 8002558:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800255c:	4322      	orrs	r2, r4
 800255e:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002560:	065a      	lsls	r2, r3, #25
 8002562:	d50f      	bpl.n	8002584 <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002564:	6801      	ldr	r1, [r0, #0]
 8002566:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8002568:	684a      	ldr	r2, [r1, #4]
 800256a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800256e:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002570:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002574:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002576:	d105      	bne.n	8002584 <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002578:	684a      	ldr	r2, [r1, #4]
 800257a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800257c:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8002580:	4322      	orrs	r2, r4
 8002582:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002584:	061b      	lsls	r3, r3, #24
 8002586:	d506      	bpl.n	8002596 <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002588:	6802      	ldr	r2, [r0, #0]
 800258a:	6c81      	ldr	r1, [r0, #72]	; 0x48
 800258c:	6853      	ldr	r3, [r2, #4]
 800258e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8002592:	430b      	orrs	r3, r1
 8002594:	6053      	str	r3, [r2, #4]
 8002596:	bd10      	pop	{r4, pc}

08002598 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002598:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800259c:	9d06      	ldr	r5, [sp, #24]
 800259e:	4604      	mov	r4, r0
 80025a0:	460f      	mov	r7, r1
 80025a2:	4616      	mov	r6, r2
 80025a4:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025a6:	6821      	ldr	r1, [r4, #0]
 80025a8:	69ca      	ldr	r2, [r1, #28]
 80025aa:	ea37 0302 	bics.w	r3, r7, r2
 80025ae:	bf0c      	ite	eq
 80025b0:	2201      	moveq	r2, #1
 80025b2:	2200      	movne	r2, #0
 80025b4:	42b2      	cmp	r2, r6
 80025b6:	d002      	beq.n	80025be <UART_WaitOnFlagUntilTimeout+0x26>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 80025b8:	2000      	movs	r0, #0
}
 80025ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 80025be:	1c68      	adds	r0, r5, #1
 80025c0:	d0f2      	beq.n	80025a8 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025c2:	f7fe fa9d 	bl	8000b00 <HAL_GetTick>
 80025c6:	eba0 0008 	sub.w	r0, r0, r8
 80025ca:	4285      	cmp	r5, r0
 80025cc:	6820      	ldr	r0, [r4, #0]
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80025ce:	6803      	ldr	r3, [r0, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025d0:	d300      	bcc.n	80025d4 <UART_WaitOnFlagUntilTimeout+0x3c>
 80025d2:	b97d      	cbnz	r5, 80025f4 <UART_WaitOnFlagUntilTimeout+0x5c>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80025d4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80025d8:	6003      	str	r3, [r0, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025da:	6883      	ldr	r3, [r0, #8]
 80025dc:	f023 0301 	bic.w	r3, r3, #1
 80025e0:	6083      	str	r3, [r0, #8]
        huart->gState = HAL_UART_STATE_READY;
 80025e2:	2320      	movs	r3, #32
 80025e4:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80025e6:	67a3      	str	r3, [r4, #120]	; 0x78
          __HAL_UNLOCK(huart);
 80025e8:	2300      	movs	r3, #0
 80025ea:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
          return HAL_TIMEOUT;
 80025ee:	2003      	movs	r0, #3
 80025f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80025f4:	075a      	lsls	r2, r3, #29
 80025f6:	d5d6      	bpl.n	80025a6 <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80025f8:	69c3      	ldr	r3, [r0, #28]
 80025fa:	051b      	lsls	r3, r3, #20
 80025fc:	d5d3      	bpl.n	80025a6 <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80025fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002602:	6203      	str	r3, [r0, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002604:	6803      	ldr	r3, [r0, #0]
 8002606:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800260a:	6003      	str	r3, [r0, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800260c:	6883      	ldr	r3, [r0, #8]
 800260e:	f023 0301 	bic.w	r3, r3, #1
 8002612:	6083      	str	r3, [r0, #8]
          huart->gState = HAL_UART_STATE_READY;
 8002614:	2320      	movs	r3, #32
 8002616:	6763      	str	r3, [r4, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8002618:	67a3      	str	r3, [r4, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800261a:	67e3      	str	r3, [r4, #124]	; 0x7c
 800261c:	e7e4      	b.n	80025e8 <UART_WaitOnFlagUntilTimeout+0x50>

0800261e <HAL_UART_Transmit>:
{
 800261e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002622:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8002624:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8002626:	2b20      	cmp	r3, #32
{
 8002628:	4604      	mov	r4, r0
 800262a:	460e      	mov	r6, r1
 800262c:	4691      	mov	r9, r2
  if (huart->gState == HAL_UART_STATE_READY)
 800262e:	d14b      	bne.n	80026c8 <HAL_UART_Transmit+0xaa>
    if ((pData == NULL) || (Size == 0U))
 8002630:	2900      	cmp	r1, #0
 8002632:	d047      	beq.n	80026c4 <HAL_UART_Transmit+0xa6>
 8002634:	2a00      	cmp	r2, #0
 8002636:	d045      	beq.n	80026c4 <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 8002638:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 800263c:	2b01      	cmp	r3, #1
 800263e:	d043      	beq.n	80026c8 <HAL_UART_Transmit+0xaa>
 8002640:	2301      	movs	r3, #1
 8002642:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002646:	2500      	movs	r5, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002648:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800264a:	67c5      	str	r5, [r0, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800264c:	6743      	str	r3, [r0, #116]	; 0x74
    tickstart = HAL_GetTick();
 800264e:	f7fe fa57 	bl	8000b00 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002652:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize  = Size;
 8002654:	f8a4 9050 	strh.w	r9, [r4, #80]	; 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002658:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    tickstart = HAL_GetTick();
 800265c:	4607      	mov	r7, r0
    huart->TxXferCount = Size;
 800265e:	f8a4 9052 	strh.w	r9, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002662:	d103      	bne.n	800266c <HAL_UART_Transmit+0x4e>
 8002664:	6923      	ldr	r3, [r4, #16]
 8002666:	b90b      	cbnz	r3, 800266c <HAL_UART_Transmit+0x4e>
 8002668:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 800266a:	461e      	mov	r6, r3
    while (huart->TxXferCount > 0U)
 800266c:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002670:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 8002674:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002676:	463b      	mov	r3, r7
    while (huart->TxXferCount > 0U)
 8002678:	b94a      	cbnz	r2, 800268e <HAL_UART_Transmit+0x70>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800267a:	2140      	movs	r1, #64	; 0x40
 800267c:	4620      	mov	r0, r4
 800267e:	f7ff ff8b 	bl	8002598 <UART_WaitOnFlagUntilTimeout>
 8002682:	b950      	cbnz	r0, 800269a <HAL_UART_Transmit+0x7c>
    huart->gState = HAL_UART_STATE_READY;
 8002684:	2320      	movs	r3, #32
 8002686:	6763      	str	r3, [r4, #116]	; 0x74
    __HAL_UNLOCK(huart);
 8002688:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
    return HAL_OK;
 800268c:	e006      	b.n	800269c <HAL_UART_Transmit+0x7e>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800268e:	2200      	movs	r2, #0
 8002690:	2180      	movs	r1, #128	; 0x80
 8002692:	4620      	mov	r0, r4
 8002694:	f7ff ff80 	bl	8002598 <UART_WaitOnFlagUntilTimeout>
 8002698:	b118      	cbz	r0, 80026a2 <HAL_UART_Transmit+0x84>
        return HAL_TIMEOUT;
 800269a:	2003      	movs	r0, #3
}
 800269c:	b003      	add	sp, #12
 800269e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80026a2:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 80026a4:	b95e      	cbnz	r6, 80026be <HAL_UART_Transmit+0xa0>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80026a6:	f835 3b02 	ldrh.w	r3, [r5], #2
 80026aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80026ae:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 80026b0:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 80026b4:	3b01      	subs	r3, #1
 80026b6:	b29b      	uxth	r3, r3
 80026b8:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
 80026bc:	e7d6      	b.n	800266c <HAL_UART_Transmit+0x4e>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80026be:	f816 3b01 	ldrb.w	r3, [r6], #1
 80026c2:	e7f4      	b.n	80026ae <HAL_UART_Transmit+0x90>
      return  HAL_ERROR;
 80026c4:	2001      	movs	r0, #1
 80026c6:	e7e9      	b.n	800269c <HAL_UART_Transmit+0x7e>
    return HAL_BUSY;
 80026c8:	2002      	movs	r0, #2
 80026ca:	e7e7      	b.n	800269c <HAL_UART_Transmit+0x7e>

080026cc <UART_CheckIdleState>:
{
 80026cc:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80026ce:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026d0:	2600      	movs	r6, #0
 80026d2:	67c6      	str	r6, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 80026d4:	f7fe fa14 	bl	8000b00 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80026d8:	6823      	ldr	r3, [r4, #0]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 80026de:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80026e0:	d415      	bmi.n	800270e <UART_CheckIdleState+0x42>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80026e2:	6823      	ldr	r3, [r4, #0]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	075b      	lsls	r3, r3, #29
 80026e8:	d50a      	bpl.n	8002700 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80026ea:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80026ee:	9300      	str	r3, [sp, #0]
 80026f0:	2200      	movs	r2, #0
 80026f2:	462b      	mov	r3, r5
 80026f4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80026f8:	4620      	mov	r0, r4
 80026fa:	f7ff ff4d 	bl	8002598 <UART_WaitOnFlagUntilTimeout>
 80026fe:	b990      	cbnz	r0, 8002726 <UART_CheckIdleState+0x5a>
  huart->gState = HAL_UART_STATE_READY;
 8002700:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8002702:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8002704:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UNLOCK(huart);
 8002706:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 800270a:	67a3      	str	r3, [r4, #120]	; 0x78
  return HAL_OK;
 800270c:	e00c      	b.n	8002728 <UART_CheckIdleState+0x5c>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800270e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002712:	9300      	str	r3, [sp, #0]
 8002714:	4632      	mov	r2, r6
 8002716:	4603      	mov	r3, r0
 8002718:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800271c:	4620      	mov	r0, r4
 800271e:	f7ff ff3b 	bl	8002598 <UART_WaitOnFlagUntilTimeout>
 8002722:	2800      	cmp	r0, #0
 8002724:	d0dd      	beq.n	80026e2 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8002726:	2003      	movs	r0, #3
}
 8002728:	b002      	add	sp, #8
 800272a:	bd70      	pop	{r4, r5, r6, pc}

0800272c <HAL_UART_Init>:
{
 800272c:	b510      	push	{r4, lr}
  if (huart == NULL)
 800272e:	4604      	mov	r4, r0
 8002730:	b340      	cbz	r0, 8002784 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8002732:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8002734:	b91b      	cbnz	r3, 800273e <HAL_UART_Init+0x12>
    huart->Lock = HAL_UNLOCKED;
 8002736:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 800273a:	f001 fc2d 	bl	8003f98 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 800273e:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002740:	2324      	movs	r3, #36	; 0x24
 8002742:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8002744:	6813      	ldr	r3, [r2, #0]
 8002746:	f023 0301 	bic.w	r3, r3, #1
 800274a:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800274c:	4620      	mov	r0, r4
 800274e:	f7ff fdbf 	bl	80022d0 <UART_SetConfig>
 8002752:	2801      	cmp	r0, #1
 8002754:	d016      	beq.n	8002784 <HAL_UART_Init+0x58>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002756:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002758:	b113      	cbz	r3, 8002760 <HAL_UART_Init+0x34>
    UART_AdvFeatureConfig(huart);
 800275a:	4620      	mov	r0, r4
 800275c:	f7ff fec8 	bl	80024f0 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002760:	6823      	ldr	r3, [r4, #0]
 8002762:	685a      	ldr	r2, [r3, #4]
 8002764:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002768:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800276a:	689a      	ldr	r2, [r3, #8]
 800276c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002770:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8002772:	681a      	ldr	r2, [r3, #0]
 8002774:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8002778:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 800277a:	601a      	str	r2, [r3, #0]
}
 800277c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8002780:	f7ff bfa4 	b.w	80026cc <UART_CheckIdleState>
}
 8002784:	2001      	movs	r0, #1
 8002786:	bd10      	pop	{r4, pc}

08002788 <HAL_TIM_IC_CaptureCallback>:
	output[power - 2] = '\r';
	output[power - 3] = '\n';
	return output;
}

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef* htim) {
 8002788:	b538      	push	{r3, r4, r5, lr}
	if (htim->Instance == TIM2) {
 800278a:	6803      	ldr	r3, [r0, #0]
 800278c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef* htim) {
 8002790:	4605      	mov	r5, r0
	if (htim->Instance == TIM2) {
 8002792:	d11e      	bne.n	80027d2 <HAL_TIM_IC_CaptureCallback+0x4a>
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == 1) {
 8002794:	2101      	movs	r1, #1
 8002796:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800279a:	f7fe fb05 	bl	8000da8 <HAL_GPIO_ReadPin>
 800279e:	4c40      	ldr	r4, [pc, #256]	; (80028a0 <HAL_TIM_IC_CaptureCallback+0x118>)
 80027a0:	2801      	cmp	r0, #1
			__HAL_TIM_SET_COUNTER(&htim2, 0);
 80027a2:	6823      	ldr	r3, [r4, #0]
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == 1) {
 80027a4:	d131      	bne.n	800280a <HAL_TIM_IC_CaptureCallback+0x82>
			__HAL_TIM_SET_COUNTER(&htim2, 0);
 80027a6:	2200      	movs	r2, #0
 80027a8:	625a      	str	r2, [r3, #36]	; 0x24
		} else {
			int cnt = __HAL_TIM_GET_COUNTER(&htim2);
			dis_lF = cnt / (double) 29 / (double) 2;
		}

		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) == 1) {
 80027aa:	2102      	movs	r1, #2
 80027ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027b0:	f7fe fafa 	bl	8000da8 <HAL_GPIO_ReadPin>
 80027b4:	2801      	cmp	r0, #1
			__HAL_TIM_SET_COUNTER(&htim2, 0);
 80027b6:	6823      	ldr	r3, [r4, #0]
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) == 1) {
 80027b8:	d136      	bne.n	8002828 <HAL_TIM_IC_CaptureCallback+0xa0>
			__HAL_TIM_SET_COUNTER(&htim2, 0);
 80027ba:	2200      	movs	r2, #0
 80027bc:	625a      	str	r2, [r3, #36]	; 0x24
		} else {
			int cnt = __HAL_TIM_GET_COUNTER(&htim2);
			dis_F = cnt / (double) 29 / (double) 2;
		}

		if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10) == 1) {
 80027be:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80027c2:	4838      	ldr	r0, [pc, #224]	; (80028a4 <HAL_TIM_IC_CaptureCallback+0x11c>)
 80027c4:	f7fe faf0 	bl	8000da8 <HAL_GPIO_ReadPin>
 80027c8:	2801      	cmp	r0, #1
			__HAL_TIM_SET_COUNTER(&htim2, 0);
 80027ca:	6823      	ldr	r3, [r4, #0]
		if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10) == 1) {
 80027cc:	d13b      	bne.n	8002846 <HAL_TIM_IC_CaptureCallback+0xbe>
			__HAL_TIM_SET_COUNTER(&htim2, 0);
 80027ce:	2200      	movs	r2, #0
 80027d0:	625a      	str	r2, [r3, #36]	; 0x24
		} else {
			int cnt = __HAL_TIM_GET_COUNTER(&htim2);
			dis_rF = cnt / (double) 29 / (double) 2;
		}
	}
	if (htim->Instance == TIM4) {
 80027d2:	682a      	ldr	r2, [r5, #0]
 80027d4:	4b34      	ldr	r3, [pc, #208]	; (80028a8 <HAL_TIM_IC_CaptureCallback+0x120>)
 80027d6:	429a      	cmp	r2, r3
 80027d8:	d161      	bne.n	800289e <HAL_TIM_IC_CaptureCallback+0x116>
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == 1) {
 80027da:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80027de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027e2:	f7fe fae1 	bl	8000da8 <HAL_GPIO_ReadPin>
 80027e6:	4c31      	ldr	r4, [pc, #196]	; (80028ac <HAL_TIM_IC_CaptureCallback+0x124>)
 80027e8:	2801      	cmp	r0, #1
			__HAL_TIM_SET_COUNTER(&htim4, 0);
 80027ea:	6823      	ldr	r3, [r4, #0]
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == 1) {
 80027ec:	d13a      	bne.n	8002864 <HAL_TIM_IC_CaptureCallback+0xdc>
			__HAL_TIM_SET_COUNTER(&htim4, 0);
 80027ee:	2200      	movs	r2, #0
 80027f0:	625a      	str	r2, [r3, #36]	; 0x24
		} else {
			int cnt = __HAL_TIM_GET_COUNTER(&htim4);
			dis_lR = cnt / (double) 29 / (double) 2;
		}

		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_12) == 1) {
 80027f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80027f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027fa:	f7fe fad5 	bl	8000da8 <HAL_GPIO_ReadPin>
 80027fe:	2801      	cmp	r0, #1
			__HAL_TIM_SET_COUNTER(&htim4, 0);
 8002800:	6823      	ldr	r3, [r4, #0]
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_12) == 1) {
 8002802:	d13e      	bne.n	8002882 <HAL_TIM_IC_CaptureCallback+0xfa>
			__HAL_TIM_SET_COUNTER(&htim4, 0);
 8002804:	2200      	movs	r2, #0
 8002806:	625a      	str	r2, [r3, #36]	; 0x24
 8002808:	bd38      	pop	{r3, r4, r5, pc}
			int cnt = __HAL_TIM_GET_COUNTER(&htim2);
 800280a:	6a58      	ldr	r0, [r3, #36]	; 0x24
			dis_lF = cnt / (double) 29 / (double) 2;
 800280c:	f7fd fe36 	bl	800047c <__aeabi_i2d>
 8002810:	2200      	movs	r2, #0
 8002812:	4b27      	ldr	r3, [pc, #156]	; (80028b0 <HAL_TIM_IC_CaptureCallback+0x128>)
 8002814:	f7fd ffc2 	bl	800079c <__aeabi_ddiv>
 8002818:	4b26      	ldr	r3, [pc, #152]	; (80028b4 <HAL_TIM_IC_CaptureCallback+0x12c>)
 800281a:	2200      	movs	r2, #0
 800281c:	f7fd fe94 	bl	8000548 <__aeabi_dmul>
 8002820:	4b25      	ldr	r3, [pc, #148]	; (80028b8 <HAL_TIM_IC_CaptureCallback+0x130>)
 8002822:	e9c3 0100 	strd	r0, r1, [r3]
 8002826:	e7c0      	b.n	80027aa <HAL_TIM_IC_CaptureCallback+0x22>
			int cnt = __HAL_TIM_GET_COUNTER(&htim2);
 8002828:	6a58      	ldr	r0, [r3, #36]	; 0x24
			dis_F = cnt / (double) 29 / (double) 2;
 800282a:	f7fd fe27 	bl	800047c <__aeabi_i2d>
 800282e:	2200      	movs	r2, #0
 8002830:	4b1f      	ldr	r3, [pc, #124]	; (80028b0 <HAL_TIM_IC_CaptureCallback+0x128>)
 8002832:	f7fd ffb3 	bl	800079c <__aeabi_ddiv>
 8002836:	4b1f      	ldr	r3, [pc, #124]	; (80028b4 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8002838:	2200      	movs	r2, #0
 800283a:	f7fd fe85 	bl	8000548 <__aeabi_dmul>
 800283e:	4b1f      	ldr	r3, [pc, #124]	; (80028bc <HAL_TIM_IC_CaptureCallback+0x134>)
 8002840:	e9c3 0100 	strd	r0, r1, [r3]
 8002844:	e7bb      	b.n	80027be <HAL_TIM_IC_CaptureCallback+0x36>
			int cnt = __HAL_TIM_GET_COUNTER(&htim2);
 8002846:	6a58      	ldr	r0, [r3, #36]	; 0x24
			dis_rF = cnt / (double) 29 / (double) 2;
 8002848:	f7fd fe18 	bl	800047c <__aeabi_i2d>
 800284c:	2200      	movs	r2, #0
 800284e:	4b18      	ldr	r3, [pc, #96]	; (80028b0 <HAL_TIM_IC_CaptureCallback+0x128>)
 8002850:	f7fd ffa4 	bl	800079c <__aeabi_ddiv>
 8002854:	4b17      	ldr	r3, [pc, #92]	; (80028b4 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8002856:	2200      	movs	r2, #0
 8002858:	f7fd fe76 	bl	8000548 <__aeabi_dmul>
 800285c:	4b18      	ldr	r3, [pc, #96]	; (80028c0 <HAL_TIM_IC_CaptureCallback+0x138>)
 800285e:	e9c3 0100 	strd	r0, r1, [r3]
 8002862:	e7b6      	b.n	80027d2 <HAL_TIM_IC_CaptureCallback+0x4a>
			int cnt = __HAL_TIM_GET_COUNTER(&htim4);
 8002864:	6a58      	ldr	r0, [r3, #36]	; 0x24
			dis_lR = cnt / (double) 29 / (double) 2;
 8002866:	f7fd fe09 	bl	800047c <__aeabi_i2d>
 800286a:	2200      	movs	r2, #0
 800286c:	4b10      	ldr	r3, [pc, #64]	; (80028b0 <HAL_TIM_IC_CaptureCallback+0x128>)
 800286e:	f7fd ff95 	bl	800079c <__aeabi_ddiv>
 8002872:	4b10      	ldr	r3, [pc, #64]	; (80028b4 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8002874:	2200      	movs	r2, #0
 8002876:	f7fd fe67 	bl	8000548 <__aeabi_dmul>
 800287a:	4b12      	ldr	r3, [pc, #72]	; (80028c4 <HAL_TIM_IC_CaptureCallback+0x13c>)
 800287c:	e9c3 0100 	strd	r0, r1, [r3]
 8002880:	e7b7      	b.n	80027f2 <HAL_TIM_IC_CaptureCallback+0x6a>
		} else {
			int cnt = __HAL_TIM_GET_COUNTER(&htim4);
 8002882:	6a58      	ldr	r0, [r3, #36]	; 0x24
			dis_rR = cnt / (double) 29 / (double) 2;
 8002884:	f7fd fdfa 	bl	800047c <__aeabi_i2d>
 8002888:	2200      	movs	r2, #0
 800288a:	4b09      	ldr	r3, [pc, #36]	; (80028b0 <HAL_TIM_IC_CaptureCallback+0x128>)
 800288c:	f7fd ff86 	bl	800079c <__aeabi_ddiv>
 8002890:	4b08      	ldr	r3, [pc, #32]	; (80028b4 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8002892:	2200      	movs	r2, #0
 8002894:	f7fd fe58 	bl	8000548 <__aeabi_dmul>
 8002898:	4b0b      	ldr	r3, [pc, #44]	; (80028c8 <HAL_TIM_IC_CaptureCallback+0x140>)
 800289a:	e9c3 0100 	strd	r0, r1, [r3]
 800289e:	bd38      	pop	{r3, r4, r5, pc}
 80028a0:	20000258 	.word	0x20000258
 80028a4:	48000400 	.word	0x48000400
 80028a8:	40000800 	.word	0x40000800
 80028ac:	20000108 	.word	0x20000108
 80028b0:	403d0000 	.word	0x403d0000
 80028b4:	3fe00000 	.word	0x3fe00000
 80028b8:	20000048 	.word	0x20000048
 80028bc:	20000040 	.word	0x20000040
 80028c0:	20000058 	.word	0x20000058
 80028c4:	20000050 	.word	0x20000050
 80028c8:	20000060 	.word	0x20000060

080028cc <fast_forward>:
	}
}

void fast_forward(int t) {
	//	right wheel
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 82);
 80028cc:	4b06      	ldr	r3, [pc, #24]	; (80028e8 <fast_forward+0x1c>)
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	2352      	movs	r3, #82	; 0x52
 80028d2:	63d3      	str	r3, [r2, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
 80028d4:	2300      	movs	r3, #0
 80028d6:	6413      	str	r3, [r2, #64]	; 0x40
	//	left wheel
	__HAL_TIM_SET_COMPARE(&htim16, TIM_CHANNEL_1, 0);
 80028d8:	4a04      	ldr	r2, [pc, #16]	; (80028ec <fast_forward+0x20>)
 80028da:	6812      	ldr	r2, [r2, #0]
 80028dc:	6353      	str	r3, [r2, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim17, TIM_CHANNEL_1, 85);
 80028de:	4b04      	ldr	r3, [pc, #16]	; (80028f0 <fast_forward+0x24>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	2255      	movs	r2, #85	; 0x55
 80028e4:	635a      	str	r2, [r3, #52]	; 0x34
 80028e6:	4770      	bx	lr
 80028e8:	200001d8 	.word	0x200001d8
 80028ec:	20000318 	.word	0x20000318
 80028f0:	20000148 	.word	0x20000148

080028f4 <medium_forward>:
}

void medium_forward(int t) {
	//	right wheel
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 77);
 80028f4:	4b06      	ldr	r3, [pc, #24]	; (8002910 <medium_forward+0x1c>)
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	234d      	movs	r3, #77	; 0x4d
 80028fa:	63d3      	str	r3, [r2, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
 80028fc:	2300      	movs	r3, #0
 80028fe:	6413      	str	r3, [r2, #64]	; 0x40
	//	left wheel
	__HAL_TIM_SET_COMPARE(&htim16, TIM_CHANNEL_1, 0);
 8002900:	4a04      	ldr	r2, [pc, #16]	; (8002914 <medium_forward+0x20>)
 8002902:	6812      	ldr	r2, [r2, #0]
 8002904:	6353      	str	r3, [r2, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim17, TIM_CHANNEL_1, 80);
 8002906:	4b04      	ldr	r3, [pc, #16]	; (8002918 <medium_forward+0x24>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	2250      	movs	r2, #80	; 0x50
 800290c:	635a      	str	r2, [r3, #52]	; 0x34
 800290e:	4770      	bx	lr
 8002910:	200001d8 	.word	0x200001d8
 8002914:	20000318 	.word	0x20000318
 8002918:	20000148 	.word	0x20000148

0800291c <slow_forward>:
}

void slow_forward(int t) {
	//	right wheel
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 72);
 800291c:	4b06      	ldr	r3, [pc, #24]	; (8002938 <slow_forward+0x1c>)
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	2348      	movs	r3, #72	; 0x48
 8002922:	63d3      	str	r3, [r2, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
 8002924:	2300      	movs	r3, #0
 8002926:	6413      	str	r3, [r2, #64]	; 0x40
	//	left wheel
	__HAL_TIM_SET_COMPARE(&htim16, TIM_CHANNEL_1, 0);
 8002928:	4a04      	ldr	r2, [pc, #16]	; (800293c <slow_forward+0x20>)
 800292a:	6812      	ldr	r2, [r2, #0]
 800292c:	6353      	str	r3, [r2, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim17, TIM_CHANNEL_1, 75);
 800292e:	4b04      	ldr	r3, [pc, #16]	; (8002940 <slow_forward+0x24>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	224b      	movs	r2, #75	; 0x4b
 8002934:	635a      	str	r2, [r3, #52]	; 0x34
 8002936:	4770      	bx	lr
 8002938:	200001d8 	.word	0x200001d8
 800293c:	20000318 	.word	0x20000318
 8002940:	20000148 	.word	0x20000148

08002944 <left_turn>:
}

void left_turn(int t) {
	//	right wheel
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 80);
 8002944:	4b06      	ldr	r3, [pc, #24]	; (8002960 <left_turn+0x1c>)
 8002946:	6819      	ldr	r1, [r3, #0]
 8002948:	2250      	movs	r2, #80	; 0x50
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
 800294a:	2300      	movs	r3, #0
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 80);
 800294c:	63ca      	str	r2, [r1, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
 800294e:	640b      	str	r3, [r1, #64]	; 0x40
	//	left wheel
	__HAL_TIM_SET_COMPARE(&htim16, TIM_CHANNEL_1, 80);
 8002950:	4904      	ldr	r1, [pc, #16]	; (8002964 <left_turn+0x20>)
 8002952:	6809      	ldr	r1, [r1, #0]
 8002954:	634a      	str	r2, [r1, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim17, TIM_CHANNEL_1, 0);
 8002956:	4a04      	ldr	r2, [pc, #16]	; (8002968 <left_turn+0x24>)
 8002958:	6812      	ldr	r2, [r2, #0]
 800295a:	6353      	str	r3, [r2, #52]	; 0x34
 800295c:	4770      	bx	lr
 800295e:	bf00      	nop
 8002960:	200001d8 	.word	0x200001d8
 8002964:	20000318 	.word	0x20000318
 8002968:	20000148 	.word	0x20000148

0800296c <adjust_left>:
}

void adjust_left(int t) {
	//	right wheel
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 80);
 800296c:	4b06      	ldr	r3, [pc, #24]	; (8002988 <adjust_left+0x1c>)
 800296e:	681a      	ldr	r2, [r3, #0]
 8002970:	2350      	movs	r3, #80	; 0x50
 8002972:	63d3      	str	r3, [r2, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
 8002974:	2300      	movs	r3, #0
 8002976:	6413      	str	r3, [r2, #64]	; 0x40
	//	left wheel
	__HAL_TIM_SET_COMPARE(&htim16, TIM_CHANNEL_1, 0);
 8002978:	4a04      	ldr	r2, [pc, #16]	; (800298c <adjust_left+0x20>)
 800297a:	6812      	ldr	r2, [r2, #0]
 800297c:	6353      	str	r3, [r2, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim17, TIM_CHANNEL_1, 0);
 800297e:	4a04      	ldr	r2, [pc, #16]	; (8002990 <adjust_left+0x24>)
 8002980:	6812      	ldr	r2, [r2, #0]
 8002982:	6353      	str	r3, [r2, #52]	; 0x34
 8002984:	4770      	bx	lr
 8002986:	bf00      	nop
 8002988:	200001d8 	.word	0x200001d8
 800298c:	20000318 	.word	0x20000318
 8002990:	20000148 	.word	0x20000148

08002994 <right_turn>:
}

void right_turn(int t) {
	//	right wheel
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8002994:	4b06      	ldr	r3, [pc, #24]	; (80029b0 <right_turn+0x1c>)
 8002996:	6819      	ldr	r1, [r3, #0]
 8002998:	2200      	movs	r2, #0
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 80);
 800299a:	2350      	movs	r3, #80	; 0x50
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 800299c:	63ca      	str	r2, [r1, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 80);
 800299e:	640b      	str	r3, [r1, #64]	; 0x40
	//	left wheel
	__HAL_TIM_SET_COMPARE(&htim16, TIM_CHANNEL_1, 0);
 80029a0:	4904      	ldr	r1, [pc, #16]	; (80029b4 <right_turn+0x20>)
 80029a2:	6809      	ldr	r1, [r1, #0]
 80029a4:	634a      	str	r2, [r1, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim17, TIM_CHANNEL_1, 80);
 80029a6:	4a04      	ldr	r2, [pc, #16]	; (80029b8 <right_turn+0x24>)
 80029a8:	6812      	ldr	r2, [r2, #0]
 80029aa:	6353      	str	r3, [r2, #52]	; 0x34
 80029ac:	4770      	bx	lr
 80029ae:	bf00      	nop
 80029b0:	200001d8 	.word	0x200001d8
 80029b4:	20000318 	.word	0x20000318
 80029b8:	20000148 	.word	0x20000148

080029bc <adjust_right>:
}

void adjust_right(int t) {
	//	right wheel
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 80029bc:	4b06      	ldr	r3, [pc, #24]	; (80029d8 <adjust_right+0x1c>)
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	2300      	movs	r3, #0
 80029c2:	63d3      	str	r3, [r2, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
 80029c4:	6413      	str	r3, [r2, #64]	; 0x40
	//	left wheel
	__HAL_TIM_SET_COMPARE(&htim16, TIM_CHANNEL_1, 0);
 80029c6:	4a05      	ldr	r2, [pc, #20]	; (80029dc <adjust_right+0x20>)
 80029c8:	6812      	ldr	r2, [r2, #0]
 80029ca:	6353      	str	r3, [r2, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim17, TIM_CHANNEL_1, 80);
 80029cc:	4b04      	ldr	r3, [pc, #16]	; (80029e0 <adjust_right+0x24>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	2250      	movs	r2, #80	; 0x50
 80029d2:	635a      	str	r2, [r3, #52]	; 0x34
 80029d4:	4770      	bx	lr
 80029d6:	bf00      	nop
 80029d8:	200001d8 	.word	0x200001d8
 80029dc:	20000318 	.word	0x20000318
 80029e0:	20000148 	.word	0x20000148

080029e4 <reverse>:
}

void reverse(int t) {
	//	right wheel
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 80029e4:	4b06      	ldr	r3, [pc, #24]	; (8002a00 <reverse+0x1c>)
 80029e6:	6819      	ldr	r1, [r3, #0]
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 100);
 80029e8:	2264      	movs	r2, #100	; 0x64
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 80029ea:	2300      	movs	r3, #0
 80029ec:	63cb      	str	r3, [r1, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 100);
 80029ee:	640a      	str	r2, [r1, #64]	; 0x40
	//	left wheel
	__HAL_TIM_SET_COMPARE(&htim16, TIM_CHANNEL_1, 100);
 80029f0:	4904      	ldr	r1, [pc, #16]	; (8002a04 <reverse+0x20>)
 80029f2:	6809      	ldr	r1, [r1, #0]
 80029f4:	634a      	str	r2, [r1, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim17, TIM_CHANNEL_1, 0);
 80029f6:	4a04      	ldr	r2, [pc, #16]	; (8002a08 <reverse+0x24>)
 80029f8:	6812      	ldr	r2, [r2, #0]
 80029fa:	6353      	str	r3, [r2, #52]	; 0x34

	HAL_Delay(t);
 80029fc:	f7fe b886 	b.w	8000b0c <HAL_Delay>
 8002a00:	200001d8 	.word	0x200001d8
 8002a04:	20000318 	.word	0x20000318
 8002a08:	20000148 	.word	0x20000148

08002a0c <right_reverse>:
}

void right_reverse(int t) {
	//	right wheel
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8002a0c:	4b07      	ldr	r3, [pc, #28]	; (8002a2c <right_reverse+0x20>)
 8002a0e:	681a      	ldr	r2, [r3, #0]
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 100);
 8002a10:	2164      	movs	r1, #100	; 0x64
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8002a12:	2300      	movs	r3, #0
 8002a14:	63d3      	str	r3, [r2, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 100);
 8002a16:	6411      	str	r1, [r2, #64]	; 0x40
	//	left wheel
	__HAL_TIM_SET_COMPARE(&htim16, TIM_CHANNEL_1, 80);
 8002a18:	4a05      	ldr	r2, [pc, #20]	; (8002a30 <right_reverse+0x24>)
 8002a1a:	6812      	ldr	r2, [r2, #0]
 8002a1c:	2150      	movs	r1, #80	; 0x50
 8002a1e:	6351      	str	r1, [r2, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim17, TIM_CHANNEL_1, 0);
 8002a20:	4a04      	ldr	r2, [pc, #16]	; (8002a34 <right_reverse+0x28>)
 8002a22:	6812      	ldr	r2, [r2, #0]
 8002a24:	6353      	str	r3, [r2, #52]	; 0x34

	HAL_Delay(t);
 8002a26:	f7fe b871 	b.w	8000b0c <HAL_Delay>
 8002a2a:	bf00      	nop
 8002a2c:	200001d8 	.word	0x200001d8
 8002a30:	20000318 	.word	0x20000318
 8002a34:	20000148 	.word	0x20000148

08002a38 <left_reverse>:
}

void left_reverse(int t) {
	//	right wheel
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8002a38:	4b07      	ldr	r3, [pc, #28]	; (8002a58 <left_reverse+0x20>)
 8002a3a:	681a      	ldr	r2, [r3, #0]
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 80);
 8002a3c:	2150      	movs	r1, #80	; 0x50
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8002a3e:	2300      	movs	r3, #0
 8002a40:	63d3      	str	r3, [r2, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 80);
 8002a42:	6411      	str	r1, [r2, #64]	; 0x40
	//	left wheel
	__HAL_TIM_SET_COMPARE(&htim16, TIM_CHANNEL_1, 100);
 8002a44:	4a05      	ldr	r2, [pc, #20]	; (8002a5c <left_reverse+0x24>)
 8002a46:	6812      	ldr	r2, [r2, #0]
 8002a48:	2164      	movs	r1, #100	; 0x64
 8002a4a:	6351      	str	r1, [r2, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim17, TIM_CHANNEL_1, 0);
 8002a4c:	4a04      	ldr	r2, [pc, #16]	; (8002a60 <left_reverse+0x28>)
 8002a4e:	6812      	ldr	r2, [r2, #0]
 8002a50:	6353      	str	r3, [r2, #52]	; 0x34

	HAL_Delay(t);
 8002a52:	f7fe b85b 	b.w	8000b0c <HAL_Delay>
 8002a56:	bf00      	nop
 8002a58:	200001d8 	.word	0x200001d8
 8002a5c:	20000318 	.word	0x20000318
 8002a60:	20000148 	.word	0x20000148

08002a64 <determine>:
int LED_right = 0;
int LED_left = 0;

void determine(int posture) {

	switch (posture) {
 8002a64:	2833      	cmp	r0, #51	; 0x33
void determine(int posture) {
 8002a66:	b508      	push	{r3, lr}
	switch (posture) {
 8002a68:	f000 80d6 	beq.w	8002c18 <determine+0x1b4>
 8002a6c:	dc62      	bgt.n	8002b34 <determine+0xd0>
 8002a6e:	281e      	cmp	r0, #30
 8002a70:	d051      	beq.n	8002b16 <determine+0xb2>
 8002a72:	dc35      	bgt.n	8002ae0 <determine+0x7c>
 8002a74:	2815      	cmp	r0, #21
 8002a76:	f000 80ca 	beq.w	8002c0e <determine+0x1aa>
 8002a7a:	dc1e      	bgt.n	8002aba <determine+0x56>
 8002a7c:	280b      	cmp	r0, #11
 8002a7e:	f000 80bc 	beq.w	8002bfa <determine+0x196>
 8002a82:	dc15      	bgt.n	8002ab0 <determine+0x4c>
 8002a84:	2800      	cmp	r0, #0
 8002a86:	f000 80b3 	beq.w	8002bf0 <determine+0x18c>
 8002a8a:	280a      	cmp	r0, #10
 8002a8c:	f000 80bf 	beq.w	8002c0e <determine+0x1aa>
	case 1082:
		state = 2;
		break;
	}

	if (F[0] < 15)
 8002a90:	4967      	ldr	r1, [pc, #412]	; (8002c30 <determine+0x1cc>)
 8002a92:	4b68      	ldr	r3, [pc, #416]	; (8002c34 <determine+0x1d0>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002a9a:	f7fd ffc7 	bl	8000a2c <__aeabi_dcmplt>
 8002a9e:	2800      	cmp	r0, #0
 8002aa0:	f000 80c5 	beq.w	8002c2e <determine+0x1ca>
		reverse(500);
 8002aa4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
}
 8002aa8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		reverse(500);
 8002aac:	f7ff bf9a 	b.w	80029e4 <reverse>
	switch (posture) {
 8002ab0:	280c      	cmp	r0, #12
 8002ab2:	f000 80a7 	beq.w	8002c04 <determine+0x1a0>
 8002ab6:	2814      	cmp	r0, #20
 8002ab8:	e7e8      	b.n	8002a8c <determine+0x28>
 8002aba:	2818      	cmp	r0, #24
 8002abc:	f000 80a7 	beq.w	8002c0e <determine+0x1aa>
 8002ac0:	dc04      	bgt.n	8002acc <determine+0x68>
 8002ac2:	2816      	cmp	r0, #22
 8002ac4:	f000 80a8 	beq.w	8002c18 <determine+0x1b4>
 8002ac8:	2817      	cmp	r0, #23
 8002aca:	e7df      	b.n	8002a8c <determine+0x28>
 8002acc:	2819      	cmp	r0, #25
 8002ace:	f000 809e 	beq.w	8002c0e <determine+0x1aa>
 8002ad2:	281a      	cmp	r0, #26
 8002ad4:	d1dc      	bne.n	8002a90 <determine+0x2c>
		adjust_right(500);
 8002ad6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002ada:	f7ff ff6f 	bl	80029bc <adjust_right>
		break;
 8002ade:	e7d7      	b.n	8002a90 <determine+0x2c>
	switch (posture) {
 8002ae0:	2828      	cmp	r0, #40	; 0x28
 8002ae2:	d007      	beq.n	8002af4 <determine+0x90>
 8002ae4:	dc0f      	bgt.n	8002b06 <determine+0xa2>
 8002ae6:	2821      	cmp	r0, #33	; 0x21
 8002ae8:	d004      	beq.n	8002af4 <determine+0x90>
 8002aea:	dc08      	bgt.n	8002afe <determine+0x9a>
 8002aec:	281f      	cmp	r0, #31
 8002aee:	d0f2      	beq.n	8002ad6 <determine+0x72>
 8002af0:	2820      	cmp	r0, #32
 8002af2:	d1cd      	bne.n	8002a90 <determine+0x2c>
		left_turn(500);
 8002af4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002af8:	f7ff ff24 	bl	8002944 <left_turn>
		break;
 8002afc:	e7c8      	b.n	8002a90 <determine+0x2c>
	switch (posture) {
 8002afe:	2822      	cmp	r0, #34	; 0x22
 8002b00:	d0f8      	beq.n	8002af4 <determine+0x90>
 8002b02:	2823      	cmp	r0, #35	; 0x23
 8002b04:	e7f5      	b.n	8002af2 <determine+0x8e>
 8002b06:	282b      	cmp	r0, #43	; 0x2b
 8002b08:	d005      	beq.n	8002b16 <determine+0xb2>
 8002b0a:	dc09      	bgt.n	8002b20 <determine+0xbc>
 8002b0c:	2829      	cmp	r0, #41	; 0x29
 8002b0e:	f000 8083 	beq.w	8002c18 <determine+0x1b4>
 8002b12:	282a      	cmp	r0, #42	; 0x2a
 8002b14:	d1bc      	bne.n	8002a90 <determine+0x2c>
		right_turn(500);
 8002b16:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002b1a:	f7ff ff3b 	bl	8002994 <right_turn>
		break;
 8002b1e:	e7b7      	b.n	8002a90 <determine+0x2c>
	switch (posture) {
 8002b20:	282d      	cmp	r0, #45	; 0x2d
 8002b22:	d0f8      	beq.n	8002b16 <determine+0xb2>
 8002b24:	dbf7      	blt.n	8002b16 <determine+0xb2>
 8002b26:	2832      	cmp	r0, #50	; 0x32
 8002b28:	d1b2      	bne.n	8002a90 <determine+0x2c>
		slow_forward(500);
 8002b2a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002b2e:	f7ff fef5 	bl	800291c <slow_forward>
		break;
 8002b32:	e7ad      	b.n	8002a90 <determine+0x2c>
	switch (posture) {
 8002b34:	f5b0 7f7d 	cmp.w	r0, #1012	; 0x3f4
 8002b38:	d077      	beq.n	8002c2a <determine+0x1c6>
 8002b3a:	dc1e      	bgt.n	8002b7a <determine+0x116>
 8002b3c:	2847      	cmp	r0, #71	; 0x47
 8002b3e:	d0f4      	beq.n	8002b2a <determine+0xc6>
 8002b40:	dc0a      	bgt.n	8002b58 <determine+0xf4>
 8002b42:	283d      	cmp	r0, #61	; 0x3d
 8002b44:	d068      	beq.n	8002c18 <determine+0x1b4>
 8002b46:	dc03      	bgt.n	8002b50 <determine+0xec>
 8002b48:	2834      	cmp	r0, #52	; 0x34
 8002b4a:	d0c4      	beq.n	8002ad6 <determine+0x72>
 8002b4c:	283c      	cmp	r0, #60	; 0x3c
 8002b4e:	e7eb      	b.n	8002b28 <determine+0xc4>
 8002b50:	283e      	cmp	r0, #62	; 0x3e
 8002b52:	d0c0      	beq.n	8002ad6 <determine+0x72>
 8002b54:	2846      	cmp	r0, #70	; 0x46
 8002b56:	e7cc      	b.n	8002af2 <determine+0x8e>
 8002b58:	2851      	cmp	r0, #81	; 0x51
 8002b5a:	d0e6      	beq.n	8002b2a <determine+0xc6>
 8002b5c:	dc03      	bgt.n	8002b66 <determine+0x102>
 8002b5e:	2848      	cmp	r0, #72	; 0x48
 8002b60:	d0d9      	beq.n	8002b16 <determine+0xb2>
 8002b62:	2850      	cmp	r0, #80	; 0x50
 8002b64:	e7d6      	b.n	8002b14 <determine+0xb0>
 8002b66:	2852      	cmp	r0, #82	; 0x52
 8002b68:	d0c4      	beq.n	8002af4 <determine+0x90>
 8002b6a:	f240 33e9 	movw	r3, #1001	; 0x3e9
 8002b6e:	4298      	cmp	r0, r3
 8002b70:	d18e      	bne.n	8002a90 <determine+0x2c>
		state = 1;
 8002b72:	2201      	movs	r2, #1
		state = 2;
 8002b74:	4b30      	ldr	r3, [pc, #192]	; (8002c38 <determine+0x1d4>)
 8002b76:	601a      	str	r2, [r3, #0]
		break;
 8002b78:	e78a      	b.n	8002a90 <determine+0x2c>
	switch (posture) {
 8002b7a:	f5b0 6f83 	cmp.w	r0, #1048	; 0x418
 8002b7e:	d035      	beq.n	8002bec <determine+0x188>
 8002b80:	dc19      	bgt.n	8002bb6 <determine+0x152>
 8002b82:	f240 430b 	movw	r3, #1035	; 0x40b
 8002b86:	4298      	cmp	r0, r3
 8002b88:	d04b      	beq.n	8002c22 <determine+0x1be>
 8002b8a:	dc09      	bgt.n	8002ba0 <determine+0x13c>
 8002b8c:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8002b90:	4298      	cmp	r0, r3
 8002b92:	d048      	beq.n	8002c26 <determine+0x1c2>
 8002b94:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8002b98:	f47f af7a 	bne.w	8002a90 <determine+0x2c>
		state = 4;
 8002b9c:	2204      	movs	r2, #4
 8002b9e:	e7e9      	b.n	8002b74 <determine+0x110>
	switch (posture) {
 8002ba0:	f240 430d 	movw	r3, #1037	; 0x40d
 8002ba4:	4298      	cmp	r0, r3
 8002ba6:	d013      	beq.n	8002bd0 <determine+0x16c>
 8002ba8:	f240 4316 	movw	r3, #1046	; 0x416
 8002bac:	4298      	cmp	r0, r3
 8002bae:	f47f af6f 	bne.w	8002a90 <determine+0x2c>
		state = 6;
 8002bb2:	2206      	movs	r2, #6
 8002bb4:	e7de      	b.n	8002b74 <determine+0x110>
	switch (posture) {
 8002bb6:	f5b0 6f85 	cmp.w	r0, #1064	; 0x428
 8002bba:	d0ef      	beq.n	8002b9c <determine+0x138>
 8002bbc:	dc0a      	bgt.n	8002bd4 <determine+0x170>
 8002bbe:	f240 431d 	movw	r3, #1053	; 0x41d
 8002bc2:	4298      	cmp	r0, r3
 8002bc4:	d02f      	beq.n	8002c26 <determine+0x1c2>
 8002bc6:	f240 4321 	movw	r3, #1057	; 0x421
 8002bca:	4298      	cmp	r0, r3
 8002bcc:	f47f af60 	bne.w	8002a90 <determine+0x2c>
		state = 7;
 8002bd0:	2207      	movs	r2, #7
 8002bd2:	e7cf      	b.n	8002b74 <determine+0x110>
	switch (posture) {
 8002bd4:	f5b0 6f86 	cmp.w	r0, #1072	; 0x430
 8002bd8:	d027      	beq.n	8002c2a <determine+0x1c6>
 8002bda:	f240 433a 	movw	r3, #1082	; 0x43a
 8002bde:	4298      	cmp	r0, r3
 8002be0:	d023      	beq.n	8002c2a <determine+0x1c6>
 8002be2:	f240 432c 	movw	r3, #1068	; 0x42c
 8002be6:	4298      	cmp	r0, r3
 8002be8:	f47f af52 	bne.w	8002a90 <determine+0x2c>
		state = 8;
 8002bec:	2208      	movs	r2, #8
 8002bee:	e7c1      	b.n	8002b74 <determine+0x110>
		fast_forward(500);
 8002bf0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002bf4:	f7ff fe6a 	bl	80028cc <fast_forward>
		break;
 8002bf8:	e74a      	b.n	8002a90 <determine+0x2c>
		right_reverse(1000);
 8002bfa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002bfe:	f7ff ff05 	bl	8002a0c <right_reverse>
		break;
 8002c02:	e745      	b.n	8002a90 <determine+0x2c>
		left_reverse(1000);
 8002c04:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002c08:	f7ff ff16 	bl	8002a38 <left_reverse>
		break;
 8002c0c:	e740      	b.n	8002a90 <determine+0x2c>
		medium_forward(500);
 8002c0e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002c12:	f7ff fe6f 	bl	80028f4 <medium_forward>
		break;
 8002c16:	e73b      	b.n	8002a90 <determine+0x2c>
		adjust_left(500);
 8002c18:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002c1c:	f7ff fea6 	bl	800296c <adjust_left>
		break;
 8002c20:	e736      	b.n	8002a90 <determine+0x2c>
		state = 5;
 8002c22:	2205      	movs	r2, #5
 8002c24:	e7a6      	b.n	8002b74 <determine+0x110>
		state = 3;
 8002c26:	2203      	movs	r2, #3
 8002c28:	e7a4      	b.n	8002b74 <determine+0x110>
		state = 2;
 8002c2a:	2202      	movs	r2, #2
 8002c2c:	e7a2      	b.n	8002b74 <determine+0x110>
 8002c2e:	bd08      	pop	{r3, pc}
 8002c30:	20000358 	.word	0x20000358
 8002c34:	402e0000 	.word	0x402e0000
 8002c38:	2000006c 	.word	0x2000006c
 8002c3c:	00000000 	.word	0x00000000

08002c40 <determine_posture>:

int determine_posture() {
 8002c40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

	int posture = 0;

	// l
	if (state == 0) {
 8002c44:	4ba6      	ldr	r3, [pc, #664]	; (8002ee0 <determine_posture+0x2a0>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	bb03      	cbnz	r3, 8002c8c <determine_posture+0x4c>
		if (F[1] - F[0] > 1 && F[2] - F[1] > 1)
 8002c4a:	4ca6      	ldr	r4, [pc, #664]	; (8002ee4 <determine_posture+0x2a4>)
 8002c4c:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8002c50:	e9d4 2300 	ldrd	r2, r3, [r4]
 8002c54:	4630      	mov	r0, r6
 8002c56:	4639      	mov	r1, r7
 8002c58:	f7fd fac2 	bl	80001e0 <__aeabi_dsub>
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	4ba2      	ldr	r3, [pc, #648]	; (8002ee8 <determine_posture+0x2a8>)
 8002c60:	f7fd ff02 	bl	8000a68 <__aeabi_dcmpgt>
 8002c64:	2800      	cmp	r0, #0
 8002c66:	f000 8388 	beq.w	800337a <determine_posture+0x73a>
 8002c6a:	4632      	mov	r2, r6
 8002c6c:	463b      	mov	r3, r7
 8002c6e:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
 8002c72:	f7fd fab5 	bl	80001e0 <__aeabi_dsub>
 8002c76:	2200      	movs	r2, #0
 8002c78:	4b9b      	ldr	r3, [pc, #620]	; (8002ee8 <determine_posture+0x2a8>)
 8002c7a:	f7fd fef5 	bl	8000a68 <__aeabi_dcmpgt>
			posture = 1001; //iJstate 1
		else
			posture = 0; //L(w]R)
 8002c7e:	2800      	cmp	r0, #0
 8002c80:	f240 30e9 	movw	r0, #1001	; 0x3e9
 8002c84:	bf08      	it	eq
 8002c86:	2000      	moveq	r0, #0
 8002c88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}

	// u
	if (state == 1) {
 8002c8c:	2b01      	cmp	r3, #1
 8002c8e:	d117      	bne.n	8002cc0 <determine_posture+0x80>
//		if (rR[0] < 20 && rF[0] < 100)
//			posture = 11; //Yk
//		else if (lR[0] < 20 && lF[0] < 100)
//			posture = 12; //Y
		if (lR[0] < 20 || rR[0] < 20)
 8002c90:	4996      	ldr	r1, [pc, #600]	; (8002eec <determine_posture+0x2ac>)
 8002c92:	4b97      	ldr	r3, [pc, #604]	; (8002ef0 <determine_posture+0x2b0>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002c9a:	f7fd fec7 	bl	8000a2c <__aeabi_dcmplt>
 8002c9e:	2800      	cmp	r0, #0
 8002ca0:	f040 831f 	bne.w	80032e2 <determine_posture+0x6a2>
 8002ca4:	4993      	ldr	r1, [pc, #588]	; (8002ef4 <determine_posture+0x2b4>)
 8002ca6:	4b92      	ldr	r3, [pc, #584]	; (8002ef0 <determine_posture+0x2b0>)
 8002ca8:	2200      	movs	r2, #0
 8002caa:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002cae:	f7fd febd 	bl	8000a2c <__aeabi_dcmplt>
			posture = 1012; //iJstate 2
		else
			posture = 10; //L(w]u)
 8002cb2:	2800      	cmp	r0, #0
 8002cb4:	bf14      	ite	ne
 8002cb6:	f44f 707d 	movne.w	r0, #1012	; 0x3f4
 8002cba:	200a      	moveq	r0, #10
 8002cbc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}

	// U
	if (state == 2) {
 8002cc0:	2b02      	cmp	r3, #2
 8002cc2:	f040 80c3 	bne.w	8002e4c <determine_posture+0x20c>
		if ((lF[0] > 60 && rF[0] > 60 && F[0] > 10) || (F[0] > 10 && lF[0] > 60 && rF[0] - rF[1] > 30)
 8002cc6:	4f8c      	ldr	r7, [pc, #560]	; (8002ef8 <determine_posture+0x2b8>)
 8002cc8:	4b8c      	ldr	r3, [pc, #560]	; (8002efc <determine_posture+0x2bc>)
 8002cca:	f8df 8218 	ldr.w	r8, [pc, #536]	; 8002ee4 <determine_posture+0x2a4>
 8002cce:	4e8c      	ldr	r6, [pc, #560]	; (8002f00 <determine_posture+0x2c0>)
 8002cd0:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	4620      	mov	r0, r4
 8002cd8:	4629      	mov	r1, r5
 8002cda:	f7fd fec5 	bl	8000a68 <__aeabi_dcmpgt>
 8002cde:	b168      	cbz	r0, 8002cfc <determine_posture+0xbc>
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	4b86      	ldr	r3, [pc, #536]	; (8002efc <determine_posture+0x2bc>)
 8002ce4:	e9d6 0100 	ldrd	r0, r1, [r6]
 8002ce8:	f7fd febe 	bl	8000a68 <__aeabi_dcmpgt>
 8002cec:	b130      	cbz	r0, 8002cfc <determine_posture+0xbc>
 8002cee:	2200      	movs	r2, #0
 8002cf0:	4b84      	ldr	r3, [pc, #528]	; (8002f04 <determine_posture+0x2c4>)
 8002cf2:	e9d8 0100 	ldrd	r0, r1, [r8]
 8002cf6:	f7fd feb7 	bl	8000a68 <__aeabi_dcmpgt>
 8002cfa:	bb58      	cbnz	r0, 8002d54 <determine_posture+0x114>
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	4b81      	ldr	r3, [pc, #516]	; (8002f04 <determine_posture+0x2c4>)
 8002d00:	e9d8 0100 	ldrd	r0, r1, [r8]
 8002d04:	f7fd feb0 	bl	8000a68 <__aeabi_dcmpgt>
 8002d08:	2800      	cmp	r0, #0
 8002d0a:	d037      	beq.n	8002d7c <determine_posture+0x13c>
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	4b7b      	ldr	r3, [pc, #492]	; (8002efc <determine_posture+0x2bc>)
 8002d10:	4620      	mov	r0, r4
 8002d12:	4629      	mov	r1, r5
 8002d14:	f7fd fea8 	bl	8000a68 <__aeabi_dcmpgt>
 8002d18:	b150      	cbz	r0, 8002d30 <determine_posture+0xf0>
 8002d1a:	e9d6 2302 	ldrd	r2, r3, [r6, #8]
 8002d1e:	e9d6 0100 	ldrd	r0, r1, [r6]
 8002d22:	f7fd fa5d 	bl	80001e0 <__aeabi_dsub>
 8002d26:	2200      	movs	r2, #0
 8002d28:	4b77      	ldr	r3, [pc, #476]	; (8002f08 <determine_posture+0x2c8>)
 8002d2a:	f7fd fe9d 	bl	8000a68 <__aeabi_dcmpgt>
 8002d2e:	b988      	cbnz	r0, 8002d54 <determine_posture+0x114>
				|| (F[0] > 10 && rF[0] > 60 && lF[0] - lF[1] > 30)) {
 8002d30:	2200      	movs	r2, #0
 8002d32:	4b72      	ldr	r3, [pc, #456]	; (8002efc <determine_posture+0x2bc>)
 8002d34:	e9d6 0100 	ldrd	r0, r1, [r6]
 8002d38:	f7fd fe96 	bl	8000a68 <__aeabi_dcmpgt>
 8002d3c:	b1f0      	cbz	r0, 8002d7c <determine_posture+0x13c>
 8002d3e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d42:	4620      	mov	r0, r4
 8002d44:	4629      	mov	r1, r5
 8002d46:	f7fd fa4b 	bl	80001e0 <__aeabi_dsub>
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	4b6e      	ldr	r3, [pc, #440]	; (8002f08 <determine_posture+0x2c8>)
 8002d4e:	f7fd fe8b 	bl	8000a68 <__aeabi_dcmpgt>
 8002d52:	b198      	cbz	r0, 8002d7c <determine_posture+0x13c>
			if (rR[0] - lR[0] > 20)
 8002d54:	4b65      	ldr	r3, [pc, #404]	; (8002eec <determine_posture+0x2ac>)
 8002d56:	4967      	ldr	r1, [pc, #412]	; (8002ef4 <determine_posture+0x2b4>)
 8002d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d5c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002d60:	f7fd fa3e 	bl	80001e0 <__aeabi_dsub>
 8002d64:	2200      	movs	r2, #0
 8002d66:	4b62      	ldr	r3, [pc, #392]	; (8002ef0 <determine_posture+0x2b0>)
 8002d68:	f7fd fe7e 	bl	8000a68 <__aeabi_dcmpgt>
				posture = 1024; //iJstate 4
			else
				posture = 1023; //iJstate 3
 8002d6c:	2800      	cmp	r0, #0
 8002d6e:	f240 30ff 	movw	r0, #1023	; 0x3ff
 8002d72:	bf18      	it	ne
 8002d74:	f44f 6080 	movne.w	r0, #1024	; 0x400
 8002d78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		} else if (rF[0] - lF[0] > 10) { //
 8002d7c:	e9d6 8900 	ldrd	r8, r9, [r6]
 8002d80:	4622      	mov	r2, r4
 8002d82:	462b      	mov	r3, r5
 8002d84:	4640      	mov	r0, r8
 8002d86:	4649      	mov	r1, r9
 8002d88:	f7fd fa2a 	bl	80001e0 <__aeabi_dsub>
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	4b5d      	ldr	r3, [pc, #372]	; (8002f04 <determine_posture+0x2c4>)
 8002d90:	f7fd fe6a 	bl	8000a68 <__aeabi_dcmpgt>
 8002d94:	b330      	cbz	r0, 8002de4 <determine_posture+0x1a4>
			if (lF[0] < lF[1] && lF[0] < lF[2])
 8002d96:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8002d9a:	4620      	mov	r0, r4
 8002d9c:	4642      	mov	r2, r8
 8002d9e:	464b      	mov	r3, r9
 8002da0:	4629      	mov	r1, r5
 8002da2:	f7fd fe43 	bl	8000a2c <__aeabi_dcmplt>
 8002da6:	b140      	cbz	r0, 8002dba <determine_posture+0x17a>
 8002da8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002dac:	4620      	mov	r0, r4
 8002dae:	4629      	mov	r1, r5
 8002db0:	f7fd fe3c 	bl	8000a2c <__aeabi_dcmplt>
 8002db4:	2800      	cmp	r0, #0
 8002db6:	f040 8298 	bne.w	80032ea <determine_posture+0x6aa>
				posture = 26; //
			else if (lF[0] > lF[1] && lF[0] > lF[2])
 8002dba:	4642      	mov	r2, r8
 8002dbc:	464b      	mov	r3, r9
 8002dbe:	4620      	mov	r0, r4
 8002dc0:	4629      	mov	r1, r5
 8002dc2:	f7fd fe51 	bl	8000a68 <__aeabi_dcmpgt>
 8002dc6:	2800      	cmp	r0, #0
 8002dc8:	f000 8292 	beq.w	80032f0 <determine_posture+0x6b0>
 8002dcc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002dd0:	4620      	mov	r0, r4
 8002dd2:	4629      	mov	r1, r5
 8002dd4:	f7fd fe48 	bl	8000a68 <__aeabi_dcmpgt>
				posture = 25; //k
			else
				posture = 24; //
 8002dd8:	2800      	cmp	r0, #0
 8002dda:	bf14      	ite	ne
 8002ddc:	2019      	movne	r0, #25
 8002dde:	2018      	moveq	r0, #24
 8002de0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		} else if (lF[0] - rF[0] > 10) { //k
 8002de4:	4642      	mov	r2, r8
 8002de6:	464b      	mov	r3, r9
 8002de8:	4620      	mov	r0, r4
 8002dea:	4629      	mov	r1, r5
 8002dec:	f7fd f9f8 	bl	80001e0 <__aeabi_dsub>
 8002df0:	2200      	movs	r2, #0
 8002df2:	4b44      	ldr	r3, [pc, #272]	; (8002f04 <determine_posture+0x2c4>)
 8002df4:	f7fd fe38 	bl	8000a68 <__aeabi_dcmpgt>
 8002df8:	2800      	cmp	r0, #0
 8002dfa:	f000 827c 	beq.w	80032f6 <determine_posture+0x6b6>
			if (rF[0] < rF[1] && rF[0] < rF[2])
 8002dfe:	e9d6 4502 	ldrd	r4, r5, [r6, #8]
 8002e02:	4640      	mov	r0, r8
 8002e04:	4622      	mov	r2, r4
 8002e06:	462b      	mov	r3, r5
 8002e08:	4649      	mov	r1, r9
 8002e0a:	f7fd fe0f 	bl	8000a2c <__aeabi_dcmplt>
 8002e0e:	b140      	cbz	r0, 8002e22 <determine_posture+0x1e2>
 8002e10:	e9d6 2304 	ldrd	r2, r3, [r6, #16]
 8002e14:	4640      	mov	r0, r8
 8002e16:	4649      	mov	r1, r9
 8002e18:	f7fd fe08 	bl	8000a2c <__aeabi_dcmplt>
 8002e1c:	2800      	cmp	r0, #0
 8002e1e:	f040 826d 	bne.w	80032fc <determine_posture+0x6bc>
				posture = 22; //kk
			else if (rF[0] > rF[1] && rF[0] > rF[2])
 8002e22:	4622      	mov	r2, r4
 8002e24:	462b      	mov	r3, r5
 8002e26:	4640      	mov	r0, r8
 8002e28:	4649      	mov	r1, r9
 8002e2a:	f7fd fe1d 	bl	8000a68 <__aeabi_dcmpgt>
 8002e2e:	2800      	cmp	r0, #0
 8002e30:	f000 8267 	beq.w	8003302 <determine_posture+0x6c2>
 8002e34:	e9d6 2304 	ldrd	r2, r3, [r6, #16]
 8002e38:	4640      	mov	r0, r8
 8002e3a:	4649      	mov	r1, r9
 8002e3c:	f7fd fe14 	bl	8000a68 <__aeabi_dcmpgt>
				posture = 23; //k
			else
				posture = 21; //k
 8002e40:	2800      	cmp	r0, #0
 8002e42:	bf14      	ite	ne
 8002e44:	2017      	movne	r0, #23
 8002e46:	2015      	moveq	r0, #21
 8002e48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		} else
			posture = 20; //L(w]u)
	}

	// sk
	if (state == 3) {
 8002e4c:	2b03      	cmp	r3, #3
 8002e4e:	f040 80a0 	bne.w	8002f92 <determine_posture+0x352>
		if (rF[0] > 150)
 8002e52:	4b2b      	ldr	r3, [pc, #172]	; (8002f00 <determine_posture+0x2c0>)
 8002e54:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002e58:	a31f      	add	r3, pc, #124	; (adr r3, 8002ed8 <determine_posture+0x298>)
 8002e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e5e:	4620      	mov	r0, r4
 8002e60:	4629      	mov	r1, r5
 8002e62:	f7fd fe01 	bl	8000a68 <__aeabi_dcmpgt>
 8002e66:	2800      	cmp	r0, #0
 8002e68:	f040 824e 	bne.w	8003308 <determine_posture+0x6c8>
			posture = 1037; //iJstate 7
		else if (lR[0] > 85) { //L@s  S{Ol|vTZD
 8002e6c:	491f      	ldr	r1, [pc, #124]	; (8002eec <determine_posture+0x2ac>)
 8002e6e:	4b27      	ldr	r3, [pc, #156]	; (8002f0c <determine_posture+0x2cc>)
 8002e70:	2200      	movs	r2, #0
 8002e72:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002e76:	f7fd fdf7 	bl	8000a68 <__aeabi_dcmpgt>
 8002e7a:	4b1a      	ldr	r3, [pc, #104]	; (8002ee4 <determine_posture+0x2a4>)
			if (F[0] < 35 && rF[0] < 35)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	e9d3 6700 	ldrd	r6, r7, [r3]
		else if (lR[0] > 85) { //L@s  S{Ol|vTZD
 8002e82:	2800      	cmp	r0, #0
 8002e84:	d048      	beq.n	8002f18 <determine_posture+0x2d8>
			if (F[0] < 35 && rF[0] < 35)
 8002e86:	4b22      	ldr	r3, [pc, #136]	; (8002f10 <determine_posture+0x2d0>)
 8002e88:	4630      	mov	r0, r6
 8002e8a:	4639      	mov	r1, r7
 8002e8c:	f7fd fdce 	bl	8000a2c <__aeabi_dcmplt>
 8002e90:	b140      	cbz	r0, 8002ea4 <determine_posture+0x264>
 8002e92:	2200      	movs	r2, #0
 8002e94:	4b1e      	ldr	r3, [pc, #120]	; (8002f10 <determine_posture+0x2d0>)
 8002e96:	4620      	mov	r0, r4
 8002e98:	4629      	mov	r1, r5
 8002e9a:	f7fd fdc7 	bl	8000a2c <__aeabi_dcmplt>
 8002e9e:	2800      	cmp	r0, #0
 8002ea0:	f040 8236 	bne.w	8003310 <determine_posture+0x6d0>
				posture = 34; //s
			else if (F[0] > 70 && lF[0] > 70)
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	4b1b      	ldr	r3, [pc, #108]	; (8002f14 <determine_posture+0x2d4>)
 8002ea8:	4630      	mov	r0, r6
 8002eaa:	4639      	mov	r1, r7
 8002eac:	f7fd fddc 	bl	8000a68 <__aeabi_dcmpgt>
 8002eb0:	2800      	cmp	r0, #0
 8002eb2:	f000 8230 	beq.w	8003316 <determine_posture+0x6d6>
 8002eb6:	4910      	ldr	r1, [pc, #64]	; (8002ef8 <determine_posture+0x2b8>)
 8002eb8:	4b16      	ldr	r3, [pc, #88]	; (8002f14 <determine_posture+0x2d4>)
 8002eba:	2200      	movs	r2, #0
 8002ebc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002ec0:	f7fd fdd2 	bl	8000a68 <__aeabi_dcmpgt>
				posture = 1035; //seXsm(iJstate 5)
			else
				posture = 35; //L(w]e)
 8002ec4:	2800      	cmp	r0, #0
 8002ec6:	f240 400b 	movw	r0, #1035	; 0x40b
 8002eca:	bf08      	it	eq
 8002ecc:	2023      	moveq	r0, #35	; 0x23
 8002ece:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002ed2:	bf00      	nop
 8002ed4:	f3af 8000 	nop.w
 8002ed8:	00000000 	.word	0x00000000
 8002edc:	4062c000 	.word	0x4062c000
 8002ee0:	2000006c 	.word	0x2000006c
 8002ee4:	20000358 	.word	0x20000358
 8002ee8:	3ff00000 	.word	0x3ff00000
 8002eec:	20000078 	.word	0x20000078
 8002ef0:	40340000 	.word	0x40340000
 8002ef4:	20000188 	.word	0x20000188
 8002ef8:	200000a0 	.word	0x200000a0
 8002efc:	404e0000 	.word	0x404e0000
 8002f00:	200001b0 	.word	0x200001b0
 8002f04:	40240000 	.word	0x40240000
 8002f08:	403e0000 	.word	0x403e0000
 8002f0c:	40554000 	.word	0x40554000
 8002f10:	40418000 	.word	0x40418000
 8002f14:	40518000 	.word	0x40518000
		} else { // SL@s
			if (F[0] > 50 && lF[0] > 60)
 8002f18:	4b9f      	ldr	r3, [pc, #636]	; (8003198 <determine_posture+0x558>)
 8002f1a:	4630      	mov	r0, r6
 8002f1c:	4639      	mov	r1, r7
 8002f1e:	f7fd fda3 	bl	8000a68 <__aeabi_dcmpgt>
 8002f22:	b148      	cbz	r0, 8002f38 <determine_posture+0x2f8>
 8002f24:	499d      	ldr	r1, [pc, #628]	; (800319c <determine_posture+0x55c>)
 8002f26:	4b9e      	ldr	r3, [pc, #632]	; (80031a0 <determine_posture+0x560>)
 8002f28:	2200      	movs	r2, #0
 8002f2a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002f2e:	f7fd fd9b 	bl	8000a68 <__aeabi_dcmpgt>
 8002f32:	2800      	cmp	r0, #0
 8002f34:	f040 81f2 	bne.w	800331c <determine_posture+0x6dc>
				posture = 31; //
			else if (F[0] < 30 && rF[0] < 30 && lF[0] < 40)
 8002f38:	2200      	movs	r2, #0
 8002f3a:	4b9a      	ldr	r3, [pc, #616]	; (80031a4 <determine_posture+0x564>)
 8002f3c:	4630      	mov	r0, r6
 8002f3e:	4639      	mov	r1, r7
 8002f40:	f7fd fd74 	bl	8000a2c <__aeabi_dcmplt>
 8002f44:	b180      	cbz	r0, 8002f68 <determine_posture+0x328>
 8002f46:	2200      	movs	r2, #0
 8002f48:	4b96      	ldr	r3, [pc, #600]	; (80031a4 <determine_posture+0x564>)
 8002f4a:	4620      	mov	r0, r4
 8002f4c:	4629      	mov	r1, r5
 8002f4e:	f7fd fd6d 	bl	8000a2c <__aeabi_dcmplt>
 8002f52:	b148      	cbz	r0, 8002f68 <determine_posture+0x328>
 8002f54:	4991      	ldr	r1, [pc, #580]	; (800319c <determine_posture+0x55c>)
 8002f56:	4b94      	ldr	r3, [pc, #592]	; (80031a8 <determine_posture+0x568>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002f5e:	f7fd fd65 	bl	8000a2c <__aeabi_dcmplt>
 8002f62:	2800      	cmp	r0, #0
 8002f64:	f040 81dd 	bne.w	8003322 <determine_posture+0x6e2>
				posture = 33; //jB
			else if (F[0] < 50 && rF[0] < 50)
 8002f68:	2200      	movs	r2, #0
 8002f6a:	4b8b      	ldr	r3, [pc, #556]	; (8003198 <determine_posture+0x558>)
 8002f6c:	4630      	mov	r0, r6
 8002f6e:	4639      	mov	r1, r7
 8002f70:	f7fd fd5c 	bl	8000a2c <__aeabi_dcmplt>
 8002f74:	2800      	cmp	r0, #0
 8002f76:	f000 81d7 	beq.w	8003328 <determine_posture+0x6e8>
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	4b86      	ldr	r3, [pc, #536]	; (8003198 <determine_posture+0x558>)
 8002f7e:	4620      	mov	r0, r4
 8002f80:	4629      	mov	r1, r5
 8002f82:	f7fd fd53 	bl	8000a2c <__aeabi_dcmplt>
				posture = 32; //j
			else
				posture = 30; //L(w]p)
 8002f86:	2800      	cmp	r0, #0
 8002f88:	bf14      	ite	ne
 8002f8a:	2020      	movne	r0, #32
 8002f8c:	201e      	moveq	r0, #30
 8002f8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		}
	}

	// pufw
	if (state == 5) {
 8002f92:	2b05      	cmp	r3, #5
 8002f94:	d155      	bne.n	8003042 <determine_posture+0x402>
		if (rF[0] > 150)
 8002f96:	4e85      	ldr	r6, [pc, #532]	; (80031ac <determine_posture+0x56c>)
 8002f98:	e9d6 4500 	ldrd	r4, r5, [r6]
 8002f9c:	a37c      	add	r3, pc, #496	; (adr r3, 8003190 <determine_posture+0x550>)
 8002f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fa2:	4620      	mov	r0, r4
 8002fa4:	4629      	mov	r1, r5
 8002fa6:	f7fd fd5f 	bl	8000a68 <__aeabi_dcmpgt>
 8002faa:	2800      	cmp	r0, #0
 8002fac:	f040 81bf 	bne.w	800332e <determine_posture+0x6ee>
			posture = 1057; //iJstate 7
		else if (F[0] < 45)
 8002fb0:	497f      	ldr	r1, [pc, #508]	; (80031b0 <determine_posture+0x570>)
 8002fb2:	4b80      	ldr	r3, [pc, #512]	; (80031b4 <determine_posture+0x574>)
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002fba:	f7fd fd37 	bl	8000a2c <__aeabi_dcmplt>
 8002fbe:	2800      	cmp	r0, #0
 8002fc0:	f040 81b9 	bne.w	8003336 <determine_posture+0x6f6>
			posture = 1053; //iJstate 3
		else if (rF[1] - rF[0] > 1 && rF[0] < rF[1] && rF[0] < rF[2])
 8002fc4:	e9d6 8902 	ldrd	r8, r9, [r6, #8]
 8002fc8:	4622      	mov	r2, r4
 8002fca:	462b      	mov	r3, r5
 8002fcc:	4640      	mov	r0, r8
 8002fce:	4649      	mov	r1, r9
 8002fd0:	f7fd f906 	bl	80001e0 <__aeabi_dsub>
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	4b78      	ldr	r3, [pc, #480]	; (80031b8 <determine_posture+0x578>)
 8002fd8:	f7fd fd46 	bl	8000a68 <__aeabi_dcmpgt>
 8002fdc:	b178      	cbz	r0, 8002ffe <determine_posture+0x3be>
 8002fde:	4642      	mov	r2, r8
 8002fe0:	464b      	mov	r3, r9
 8002fe2:	4620      	mov	r0, r4
 8002fe4:	4629      	mov	r1, r5
 8002fe6:	f7fd fd21 	bl	8000a2c <__aeabi_dcmplt>
 8002fea:	b140      	cbz	r0, 8002ffe <determine_posture+0x3be>
 8002fec:	e9d6 2304 	ldrd	r2, r3, [r6, #16]
 8002ff0:	4620      	mov	r0, r4
 8002ff2:	4629      	mov	r1, r5
 8002ff4:	f7fd fd1a 	bl	8000a2c <__aeabi_dcmplt>
 8002ff8:	2800      	cmp	r0, #0
 8002ffa:	f040 81a0 	bne.w	800333e <determine_posture+0x6fe>
			posture = 51; //k
		else if (rF[0] - rF[1] > 1 && rF[0] > rF[1] && rF[0] > rF[2])
 8002ffe:	4642      	mov	r2, r8
 8003000:	464b      	mov	r3, r9
 8003002:	4620      	mov	r0, r4
 8003004:	4629      	mov	r1, r5
 8003006:	f7fd f8eb 	bl	80001e0 <__aeabi_dsub>
 800300a:	2200      	movs	r2, #0
 800300c:	4b6a      	ldr	r3, [pc, #424]	; (80031b8 <determine_posture+0x578>)
 800300e:	f7fd fd2b 	bl	8000a68 <__aeabi_dcmpgt>
 8003012:	2800      	cmp	r0, #0
 8003014:	f000 8196 	beq.w	8003344 <determine_posture+0x704>
 8003018:	4642      	mov	r2, r8
 800301a:	464b      	mov	r3, r9
 800301c:	4620      	mov	r0, r4
 800301e:	4629      	mov	r1, r5
 8003020:	f7fd fd22 	bl	8000a68 <__aeabi_dcmpgt>
 8003024:	2800      	cmp	r0, #0
 8003026:	f000 818d 	beq.w	8003344 <determine_posture+0x704>
 800302a:	e9d6 2304 	ldrd	r2, r3, [r6, #16]
 800302e:	4620      	mov	r0, r4
 8003030:	4629      	mov	r1, r5
 8003032:	f7fd fd19 	bl	8000a68 <__aeabi_dcmpgt>
			posture = 52; //
		else
			posture = 50; //L(w]u)
 8003036:	2800      	cmp	r0, #0
 8003038:	bf14      	ite	ne
 800303a:	2034      	movne	r0, #52	; 0x34
 800303c:	2032      	moveq	r0, #50	; 0x32
 800303e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}

	// Xsfw
	if (state == 7) {
 8003042:	2b07      	cmp	r3, #7
	int posture = 0;
 8003044:	f04f 0000 	mov.w	r0, #0
	if (state == 7) {
 8003048:	d122      	bne.n	8003090 <determine_posture+0x450>
		if (F[0] > 150)
 800304a:	4b59      	ldr	r3, [pc, #356]	; (80031b0 <determine_posture+0x570>)
 800304c:	e9d3 4500 	ldrd	r4, r5, [r3]
 8003050:	a34f      	add	r3, pc, #316	; (adr r3, 8003190 <determine_posture+0x550>)
 8003052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003056:	4620      	mov	r0, r4
 8003058:	4629      	mov	r1, r5
 800305a:	f7fd fd05 	bl	8000a68 <__aeabi_dcmpgt>
 800305e:	2800      	cmp	r0, #0
 8003060:	f040 8173 	bne.w	800334a <determine_posture+0x70a>
			posture = 1072; //iJstate 2
		else if (F[0] < 35)
 8003064:	2200      	movs	r2, #0
 8003066:	4b55      	ldr	r3, [pc, #340]	; (80031bc <determine_posture+0x57c>)
 8003068:	4620      	mov	r0, r4
 800306a:	4629      	mov	r1, r5
 800306c:	f7fd fcde 	bl	8000a2c <__aeabi_dcmplt>
 8003070:	2800      	cmp	r0, #0
 8003072:	f040 816e 	bne.w	8003352 <determine_posture+0x712>
			posture = 72; //eXsm(k)
		else if (rF[0] < 60)
 8003076:	494d      	ldr	r1, [pc, #308]	; (80031ac <determine_posture+0x56c>)
 8003078:	4b49      	ldr	r3, [pc, #292]	; (80031a0 <determine_posture+0x560>)
 800307a:	2200      	movs	r2, #0
 800307c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003080:	f7fd fcd4 	bl	8000a2c <__aeabi_dcmplt>
			posture = 71; //(iu)
		else
			posture = 70; //L(w]pAn~)
 8003084:	2800      	cmp	r0, #0
 8003086:	bf14      	ite	ne
 8003088:	2047      	movne	r0, #71	; 0x47
 800308a:	2046      	moveq	r0, #70	; 0x46
 800308c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}

	// s
	if (state == 4) {
 8003090:	2b04      	cmp	r3, #4
 8003092:	f040 809b 	bne.w	80031cc <determine_posture+0x58c>
		if (lF[0] > 150)
 8003096:	4b41      	ldr	r3, [pc, #260]	; (800319c <determine_posture+0x55c>)
 8003098:	e9d3 4500 	ldrd	r4, r5, [r3]
 800309c:	a33c      	add	r3, pc, #240	; (adr r3, 8003190 <determine_posture+0x550>)
 800309e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030a2:	4620      	mov	r0, r4
 80030a4:	4629      	mov	r1, r5
 80030a6:	f7fd fcdf 	bl	8000a68 <__aeabi_dcmpgt>
 80030aa:	2800      	cmp	r0, #0
 80030ac:	f040 8154 	bne.w	8003358 <determine_posture+0x718>
			posture = 1048; //iJstate 8
		else if (rR[0] > 85) { //L@s  S{Ol|vTZD
 80030b0:	4943      	ldr	r1, [pc, #268]	; (80031c0 <determine_posture+0x580>)
 80030b2:	4b44      	ldr	r3, [pc, #272]	; (80031c4 <determine_posture+0x584>)
 80030b4:	2200      	movs	r2, #0
 80030b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80030ba:	f7fd fcd5 	bl	8000a68 <__aeabi_dcmpgt>
 80030be:	4b3c      	ldr	r3, [pc, #240]	; (80031b0 <determine_posture+0x570>)
			if (F[0] < 35 && lF[0] < 35)
 80030c0:	2200      	movs	r2, #0
 80030c2:	e9d3 6700 	ldrd	r6, r7, [r3]
		else if (rR[0] > 85) { //L@s  S{Ol|vTZD
 80030c6:	b328      	cbz	r0, 8003114 <determine_posture+0x4d4>
			if (F[0] < 35 && lF[0] < 35)
 80030c8:	4b3c      	ldr	r3, [pc, #240]	; (80031bc <determine_posture+0x57c>)
 80030ca:	4630      	mov	r0, r6
 80030cc:	4639      	mov	r1, r7
 80030ce:	f7fd fcad 	bl	8000a2c <__aeabi_dcmplt>
 80030d2:	b140      	cbz	r0, 80030e6 <determine_posture+0x4a6>
 80030d4:	2200      	movs	r2, #0
 80030d6:	4b39      	ldr	r3, [pc, #228]	; (80031bc <determine_posture+0x57c>)
 80030d8:	4620      	mov	r0, r4
 80030da:	4629      	mov	r1, r5
 80030dc:	f7fd fca6 	bl	8000a2c <__aeabi_dcmplt>
 80030e0:	2800      	cmp	r0, #0
 80030e2:	f040 813d 	bne.w	8003360 <determine_posture+0x720>
				posture = 44; //s
			else if (F[0] > 70 && rF[0] > 70)
 80030e6:	2200      	movs	r2, #0
 80030e8:	4b37      	ldr	r3, [pc, #220]	; (80031c8 <determine_posture+0x588>)
 80030ea:	4630      	mov	r0, r6
 80030ec:	4639      	mov	r1, r7
 80030ee:	f7fd fcbb 	bl	8000a68 <__aeabi_dcmpgt>
 80030f2:	2800      	cmp	r0, #0
 80030f4:	f000 8137 	beq.w	8003366 <determine_posture+0x726>
 80030f8:	492c      	ldr	r1, [pc, #176]	; (80031ac <determine_posture+0x56c>)
 80030fa:	4b33      	ldr	r3, [pc, #204]	; (80031c8 <determine_posture+0x588>)
 80030fc:	2200      	movs	r2, #0
 80030fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003102:	f7fd fcb1 	bl	8000a68 <__aeabi_dcmpgt>
				posture = 1046; //seXsm(iJstate 6)
			else
				posture = 45; //L(w]e)
 8003106:	2800      	cmp	r0, #0
 8003108:	f240 4016 	movw	r0, #1046	; 0x416
 800310c:	bf08      	it	eq
 800310e:	202d      	moveq	r0, #45	; 0x2d
 8003110:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		} else { // SL@s
			if (F[0] > 50 && rF[0] > 60)
 8003114:	4b20      	ldr	r3, [pc, #128]	; (8003198 <determine_posture+0x558>)
 8003116:	4630      	mov	r0, r6
 8003118:	4639      	mov	r1, r7
 800311a:	f7fd fca5 	bl	8000a68 <__aeabi_dcmpgt>
 800311e:	b148      	cbz	r0, 8003134 <determine_posture+0x4f4>
 8003120:	4922      	ldr	r1, [pc, #136]	; (80031ac <determine_posture+0x56c>)
 8003122:	4b1f      	ldr	r3, [pc, #124]	; (80031a0 <determine_posture+0x560>)
 8003124:	2200      	movs	r2, #0
 8003126:	e9d1 0100 	ldrd	r0, r1, [r1]
 800312a:	f7fd fc9d 	bl	8000a68 <__aeabi_dcmpgt>
 800312e:	2800      	cmp	r0, #0
 8003130:	f040 811c 	bne.w	800336c <determine_posture+0x72c>
				posture = 41; //
			else if (F[0] < 30 && lF[0] < 30 && rF[0] < 40)
 8003134:	2200      	movs	r2, #0
 8003136:	4b1b      	ldr	r3, [pc, #108]	; (80031a4 <determine_posture+0x564>)
 8003138:	4630      	mov	r0, r6
 800313a:	4639      	mov	r1, r7
 800313c:	f7fd fc76 	bl	8000a2c <__aeabi_dcmplt>
 8003140:	b180      	cbz	r0, 8003164 <determine_posture+0x524>
 8003142:	2200      	movs	r2, #0
 8003144:	4b17      	ldr	r3, [pc, #92]	; (80031a4 <determine_posture+0x564>)
 8003146:	4620      	mov	r0, r4
 8003148:	4629      	mov	r1, r5
 800314a:	f7fd fc6f 	bl	8000a2c <__aeabi_dcmplt>
 800314e:	b148      	cbz	r0, 8003164 <determine_posture+0x524>
 8003150:	4916      	ldr	r1, [pc, #88]	; (80031ac <determine_posture+0x56c>)
 8003152:	4b15      	ldr	r3, [pc, #84]	; (80031a8 <determine_posture+0x568>)
 8003154:	2200      	movs	r2, #0
 8003156:	e9d1 0100 	ldrd	r0, r1, [r1]
 800315a:	f7fd fc67 	bl	8000a2c <__aeabi_dcmplt>
 800315e:	2800      	cmp	r0, #0
 8003160:	f040 8107 	bne.w	8003372 <determine_posture+0x732>
				posture = 43; //jB
			else if (F[0] < 50 && lF[0] < 50)
 8003164:	2200      	movs	r2, #0
 8003166:	4b0c      	ldr	r3, [pc, #48]	; (8003198 <determine_posture+0x558>)
 8003168:	4630      	mov	r0, r6
 800316a:	4639      	mov	r1, r7
 800316c:	f7fd fc5e 	bl	8000a2c <__aeabi_dcmplt>
 8003170:	2800      	cmp	r0, #0
 8003172:	f000 8101 	beq.w	8003378 <determine_posture+0x738>
 8003176:	2200      	movs	r2, #0
 8003178:	4b07      	ldr	r3, [pc, #28]	; (8003198 <determine_posture+0x558>)
 800317a:	4620      	mov	r0, r4
 800317c:	4629      	mov	r1, r5
 800317e:	f7fd fc55 	bl	8000a2c <__aeabi_dcmplt>
				posture = 42; //j
			else
				posture = 40; //L(w]p)
 8003182:	2800      	cmp	r0, #0
 8003184:	bf14      	ite	ne
 8003186:	202a      	movne	r0, #42	; 0x2a
 8003188:	2028      	moveq	r0, #40	; 0x28
 800318a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800318e:	bf00      	nop
 8003190:	00000000 	.word	0x00000000
 8003194:	4062c000 	.word	0x4062c000
 8003198:	40490000 	.word	0x40490000
 800319c:	200000a0 	.word	0x200000a0
 80031a0:	404e0000 	.word	0x404e0000
 80031a4:	403e0000 	.word	0x403e0000
 80031a8:	40440000 	.word	0x40440000
 80031ac:	200001b0 	.word	0x200001b0
 80031b0:	20000358 	.word	0x20000358
 80031b4:	40468000 	.word	0x40468000
 80031b8:	3ff00000 	.word	0x3ff00000
 80031bc:	40418000 	.word	0x40418000
 80031c0:	20000188 	.word	0x20000188
 80031c4:	40554000 	.word	0x40554000
 80031c8:	40518000 	.word	0x40518000
		}
	}

	// puw
	if (state == 6) {
 80031cc:	2b06      	cmp	r3, #6
 80031ce:	d152      	bne.n	8003276 <determine_posture+0x636>
		if (lF[0] > 150)
 80031d0:	f8df 81c4 	ldr.w	r8, [pc, #452]	; 8003398 <determine_posture+0x758>
 80031d4:	e9d8 4500 	ldrd	r4, r5, [r8]
 80031d8:	a369      	add	r3, pc, #420	; (adr r3, 8003380 <determine_posture+0x740>)
 80031da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031de:	4620      	mov	r0, r4
 80031e0:	4629      	mov	r1, r5
 80031e2:	f7fd fc41 	bl	8000a68 <__aeabi_dcmpgt>
 80031e6:	46c1      	mov	r9, r8
 80031e8:	2800      	cmp	r0, #0
 80031ea:	d165      	bne.n	80032b8 <determine_posture+0x678>
			posture = 1068; //iJstate 8
		else if (F[0] < 45)
 80031ec:	4966      	ldr	r1, [pc, #408]	; (8003388 <determine_posture+0x748>)
 80031ee:	4b67      	ldr	r3, [pc, #412]	; (800338c <determine_posture+0x74c>)
 80031f0:	2200      	movs	r2, #0
 80031f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80031f6:	f7fd fc19 	bl	8000a2c <__aeabi_dcmplt>
 80031fa:	2800      	cmp	r0, #0
 80031fc:	d160      	bne.n	80032c0 <determine_posture+0x680>
			posture = 1064; //iJstate 4
		else if (lF[1] - lF[0] > 1 && lF[0] < lF[1] && lF[0] < lF[2])
 80031fe:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 8003202:	4622      	mov	r2, r4
 8003204:	462b      	mov	r3, r5
 8003206:	4630      	mov	r0, r6
 8003208:	4639      	mov	r1, r7
 800320a:	f7fc ffe9 	bl	80001e0 <__aeabi_dsub>
 800320e:	2200      	movs	r2, #0
 8003210:	4b5f      	ldr	r3, [pc, #380]	; (8003390 <determine_posture+0x750>)
 8003212:	f7fd fc29 	bl	8000a68 <__aeabi_dcmpgt>
 8003216:	b170      	cbz	r0, 8003236 <determine_posture+0x5f6>
 8003218:	4632      	mov	r2, r6
 800321a:	463b      	mov	r3, r7
 800321c:	4620      	mov	r0, r4
 800321e:	4629      	mov	r1, r5
 8003220:	f7fd fc04 	bl	8000a2c <__aeabi_dcmplt>
 8003224:	b138      	cbz	r0, 8003236 <determine_posture+0x5f6>
 8003226:	e9d8 2304 	ldrd	r2, r3, [r8, #16]
 800322a:	4620      	mov	r0, r4
 800322c:	4629      	mov	r1, r5
 800322e:	f7fd fbfd 	bl	8000a2c <__aeabi_dcmplt>
 8003232:	2800      	cmp	r0, #0
 8003234:	d148      	bne.n	80032c8 <determine_posture+0x688>
			posture = 61; //k
		else if (lF[0] - lF[1] > 1 && lF[0] > lF[1] && lF[0] > lF[2])
 8003236:	4632      	mov	r2, r6
 8003238:	463b      	mov	r3, r7
 800323a:	4620      	mov	r0, r4
 800323c:	4629      	mov	r1, r5
 800323e:	f7fc ffcf 	bl	80001e0 <__aeabi_dsub>
 8003242:	2200      	movs	r2, #0
 8003244:	4b52      	ldr	r3, [pc, #328]	; (8003390 <determine_posture+0x750>)
 8003246:	f7fd fc0f 	bl	8000a68 <__aeabi_dcmpgt>
 800324a:	2800      	cmp	r0, #0
 800324c:	d03f      	beq.n	80032ce <determine_posture+0x68e>
 800324e:	4632      	mov	r2, r6
 8003250:	463b      	mov	r3, r7
 8003252:	4620      	mov	r0, r4
 8003254:	4629      	mov	r1, r5
 8003256:	f7fd fc07 	bl	8000a68 <__aeabi_dcmpgt>
 800325a:	2800      	cmp	r0, #0
 800325c:	d037      	beq.n	80032ce <determine_posture+0x68e>
 800325e:	e9d9 2304 	ldrd	r2, r3, [r9, #16]
 8003262:	4620      	mov	r0, r4
 8003264:	4629      	mov	r1, r5
 8003266:	f7fd fbff 	bl	8000a68 <__aeabi_dcmpgt>
			posture = 62; //
		else
			posture = 60; //L(w]u)
 800326a:	2800      	cmp	r0, #0
 800326c:	bf14      	ite	ne
 800326e:	203e      	movne	r0, #62	; 0x3e
 8003270:	203c      	moveq	r0, #60	; 0x3c
 8003272:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}

	// Xsw
	if (state == 8) {
 8003276:	2b08      	cmp	r3, #8
 8003278:	d17f      	bne.n	800337a <determine_posture+0x73a>
		if (F[0] > 150)
 800327a:	4b43      	ldr	r3, [pc, #268]	; (8003388 <determine_posture+0x748>)
 800327c:	e9d3 4500 	ldrd	r4, r5, [r3]
 8003280:	a33f      	add	r3, pc, #252	; (adr r3, 8003380 <determine_posture+0x740>)
 8003282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003286:	4620      	mov	r0, r4
 8003288:	4629      	mov	r1, r5
 800328a:	f7fd fbed 	bl	8000a68 <__aeabi_dcmpgt>
 800328e:	bb08      	cbnz	r0, 80032d4 <determine_posture+0x694>
			posture = 1082; //iJstate 2
		else if (F[0] < 35)
 8003290:	2200      	movs	r2, #0
 8003292:	4b40      	ldr	r3, [pc, #256]	; (8003394 <determine_posture+0x754>)
 8003294:	4620      	mov	r0, r4
 8003296:	4629      	mov	r1, r5
 8003298:	f7fd fbc8 	bl	8000a2c <__aeabi_dcmplt>
 800329c:	b9f0      	cbnz	r0, 80032dc <determine_posture+0x69c>
			posture = 82; //eXsm()
		else if (lF[0] < 60)
 800329e:	493e      	ldr	r1, [pc, #248]	; (8003398 <determine_posture+0x758>)
 80032a0:	4b3e      	ldr	r3, [pc, #248]	; (800339c <determine_posture+0x75c>)
 80032a2:	2200      	movs	r2, #0
 80032a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80032a8:	f7fd fbc0 	bl	8000a2c <__aeabi_dcmplt>
			posture = 81; //(iu)
		else
			posture = 80; //L(w]pAn~k)
 80032ac:	2800      	cmp	r0, #0
 80032ae:	bf14      	ite	ne
 80032b0:	2051      	movne	r0, #81	; 0x51
 80032b2:	2050      	moveq	r0, #80	; 0x50
 80032b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			posture = 1068; //iJstate 8
 80032b8:	f240 402c 	movw	r0, #1068	; 0x42c
 80032bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			posture = 1064; //iJstate 4
 80032c0:	f44f 6085 	mov.w	r0, #1064	; 0x428
 80032c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			posture = 61; //k
 80032c8:	203d      	movs	r0, #61	; 0x3d
 80032ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			posture = 60; //L(w]u)
 80032ce:	203c      	movs	r0, #60	; 0x3c
 80032d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			posture = 1082; //iJstate 2
 80032d4:	f240 403a 	movw	r0, #1082	; 0x43a
 80032d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			posture = 82; //eXsm()
 80032dc:	2052      	movs	r0, #82	; 0x52
 80032de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			posture = 1012; //iJstate 2
 80032e2:	f44f 707d 	mov.w	r0, #1012	; 0x3f4
 80032e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				posture = 26; //
 80032ea:	201a      	movs	r0, #26
 80032ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				posture = 24; //
 80032f0:	2018      	movs	r0, #24
 80032f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			posture = 20; //L(w]u)
 80032f6:	2014      	movs	r0, #20
 80032f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				posture = 22; //kk
 80032fc:	2016      	movs	r0, #22
 80032fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				posture = 21; //k
 8003302:	2015      	movs	r0, #21
 8003304:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			posture = 1037; //iJstate 7
 8003308:	f240 400d 	movw	r0, #1037	; 0x40d
 800330c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				posture = 34; //s
 8003310:	2022      	movs	r0, #34	; 0x22
 8003312:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				posture = 35; //L(w]e)
 8003316:	2023      	movs	r0, #35	; 0x23
 8003318:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				posture = 31; //
 800331c:	201f      	movs	r0, #31
 800331e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				posture = 33; //jB
 8003322:	2021      	movs	r0, #33	; 0x21
 8003324:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				posture = 30; //L(w]p)
 8003328:	201e      	movs	r0, #30
 800332a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			posture = 1057; //iJstate 7
 800332e:	f240 4021 	movw	r0, #1057	; 0x421
 8003332:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			posture = 1053; //iJstate 3
 8003336:	f240 401d 	movw	r0, #1053	; 0x41d
 800333a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			posture = 51; //k
 800333e:	2033      	movs	r0, #51	; 0x33
 8003340:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			posture = 50; //L(w]u)
 8003344:	2032      	movs	r0, #50	; 0x32
 8003346:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			posture = 1072; //iJstate 2
 800334a:	f44f 6086 	mov.w	r0, #1072	; 0x430
 800334e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			posture = 72; //eXsm(k)
 8003352:	2048      	movs	r0, #72	; 0x48
 8003354:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			posture = 1048; //iJstate 8
 8003358:	f44f 6083 	mov.w	r0, #1048	; 0x418
 800335c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				posture = 44; //s
 8003360:	202c      	movs	r0, #44	; 0x2c
 8003362:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				posture = 45; //L(w]e)
 8003366:	202d      	movs	r0, #45	; 0x2d
 8003368:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				posture = 41; //
 800336c:	2029      	movs	r0, #41	; 0x29
 800336e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				posture = 43; //jB
 8003372:	202b      	movs	r0, #43	; 0x2b
 8003374:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				posture = 40; //L(w]p)
 8003378:	2028      	movs	r0, #40	; 0x28
	}

	return posture;
}
 800337a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800337e:	bf00      	nop
 8003380:	00000000 	.word	0x00000000
 8003384:	4062c000 	.word	0x4062c000
 8003388:	20000358 	.word	0x20000358
 800338c:	40468000 	.word	0x40468000
 8003390:	3ff00000 	.word	0x3ff00000
 8003394:	40418000 	.word	0x40418000
 8003398:	200000a0 	.word	0x200000a0
 800339c:	404e0000 	.word	0x404e0000

080033a0 <determine_LED>:

void determine_LED() {
	switch (state) {
 80033a0:	4b24      	ldr	r3, [pc, #144]	; (8003434 <determine_LED+0x94>)
 80033a2:	4825      	ldr	r0, [pc, #148]	; (8003438 <determine_LED+0x98>)
 80033a4:	4925      	ldr	r1, [pc, #148]	; (800343c <determine_LED+0x9c>)
 80033a6:	4a26      	ldr	r2, [pc, #152]	; (8003440 <determine_LED+0xa0>)
void determine_LED() {
 80033a8:	b510      	push	{r4, lr}
	switch (state) {
 80033aa:	681c      	ldr	r4, [r3, #0]
 80033ac:	4b25      	ldr	r3, [pc, #148]	; (8003444 <determine_LED+0xa4>)
 80033ae:	3c01      	subs	r4, #1
 80033b0:	2c07      	cmp	r4, #7
 80033b2:	d83c      	bhi.n	800342e <determine_LED+0x8e>
 80033b4:	e8df f004 	tbb	[pc, r4]
 80033b8:	1f110a04 	.word	0x1f110a04
 80033bc:	37302e2c 	.word	0x37302e2c
	case 1:
		LED_lF = 0;
 80033c0:	2400      	movs	r4, #0
		LED_rF = 0;
		LED_left = 3;
		LED_right = 0;
		break;
	default:
		LED_lF = 2;
 80033c2:	6004      	str	r4, [r0, #0]
		LED_rF = 2;
 80033c4:	600c      	str	r4, [r1, #0]
		LED_left = 2;
 80033c6:	6014      	str	r4, [r2, #0]
		LED_right = 2;
 80033c8:	601c      	str	r4, [r3, #0]
 80033ca:	bd10      	pop	{r4, pc}
		LED_lF = 3;
 80033cc:	2403      	movs	r4, #3
		LED_rF = 1;
 80033ce:	600c      	str	r4, [r1, #0]
		LED_left = 0;
 80033d0:	2100      	movs	r1, #0
		LED_lF = 1;
 80033d2:	6004      	str	r4, [r0, #0]
		LED_left = 0;
 80033d4:	6011      	str	r1, [r2, #0]
		LED_right = 0;
 80033d6:	6019      	str	r1, [r3, #0]
		break;
 80033d8:	bd10      	pop	{r4, pc}
		LED_lF = 0;
 80033da:	2400      	movs	r4, #0
 80033dc:	6004      	str	r4, [r0, #0]
		LED_rF = 1;
 80033de:	2001      	movs	r0, #1
 80033e0:	6008      	str	r0, [r1, #0]
		if (posture == 30 || posture == 31) {
 80033e2:	4919      	ldr	r1, [pc, #100]	; (8003448 <determine_LED+0xa8>)
 80033e4:	6809      	ldr	r1, [r1, #0]
 80033e6:	391e      	subs	r1, #30
 80033e8:	4281      	cmp	r1, r0
 80033ea:	d80d      	bhi.n	8003408 <determine_LED+0x68>
			LED_left = 0;
 80033ec:	2100      	movs	r1, #0
 80033ee:	6011      	str	r1, [r2, #0]
			LED_right = 2;
 80033f0:	2202      	movs	r2, #2
			LED_right = 0;
 80033f2:	601a      	str	r2, [r3, #0]
 80033f4:	bd10      	pop	{r4, pc}
		LED_lF = 1;
 80033f6:	2401      	movs	r4, #1
 80033f8:	6004      	str	r4, [r0, #0]
		LED_rF = 0;
 80033fa:	2000      	movs	r0, #0
 80033fc:	6008      	str	r0, [r1, #0]
		if (posture == 40 || posture == 41) {
 80033fe:	4912      	ldr	r1, [pc, #72]	; (8003448 <determine_LED+0xa8>)
 8003400:	6809      	ldr	r1, [r1, #0]
 8003402:	3928      	subs	r1, #40	; 0x28
 8003404:	42a1      	cmp	r1, r4
 8003406:	d8f1      	bhi.n	80033ec <determine_LED+0x4c>
			LED_left = 2;
 8003408:	2102      	movs	r1, #2
 800340a:	6011      	str	r1, [r2, #0]
			LED_right = 0;
 800340c:	2200      	movs	r2, #0
 800340e:	e7f0      	b.n	80033f2 <determine_LED+0x52>
		LED_lF = 2;
 8003410:	2402      	movs	r4, #2
 8003412:	e7dc      	b.n	80033ce <determine_LED+0x2e>
		LED_lF = 1;
 8003414:	2401      	movs	r4, #1
 8003416:	e7da      	b.n	80033ce <determine_LED+0x2e>
		LED_lF = 0;
 8003418:	2400      	movs	r4, #0
 800341a:	6004      	str	r4, [r0, #0]
		LED_rF = 3;
 800341c:	2003      	movs	r0, #3
		LED_rF = 0;
 800341e:	6008      	str	r0, [r1, #0]
		LED_left = 3;
 8003420:	6014      	str	r4, [r2, #0]
		LED_right = 0;
 8003422:	6018      	str	r0, [r3, #0]
		break;
 8003424:	bd10      	pop	{r4, pc}
		LED_lF = 3;
 8003426:	2403      	movs	r4, #3
 8003428:	6004      	str	r4, [r0, #0]
		LED_rF = 0;
 800342a:	2000      	movs	r0, #0
 800342c:	e7f7      	b.n	800341e <determine_LED+0x7e>
		LED_lF = 2;
 800342e:	2402      	movs	r4, #2
 8003430:	e7c7      	b.n	80033c2 <determine_LED+0x22>
 8003432:	bf00      	nop
 8003434:	2000006c 	.word	0x2000006c
 8003438:	2000002c 	.word	0x2000002c
 800343c:	20000034 	.word	0x20000034
 8003440:	20000030 	.word	0x20000030
 8003444:	20000038 	.word	0x20000038
 8003448:	20000068 	.word	0x20000068

0800344c <LED_control>:
		break;
	}

}

void LED_control() {
 800344c:	b508      	push	{r3, lr}
	switch (LED_lF) {
 800344e:	4b43      	ldr	r3, [pc, #268]	; (800355c <LED_control+0x110>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	2b03      	cmp	r3, #3
 8003454:	d809      	bhi.n	800346a <LED_control+0x1e>
 8003456:	e8df f003 	tbb	[pc, r3]
 800345a:	021a      	.short	0x021a
 800345c:	2210      	.short	0x2210
	case 0:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, 0);
		break;
	case 1:
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_10);
 800345e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003462:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003466:	f7fd fcaa 	bl	8000dbe <HAL_GPIO_TogglePin>
	case 3:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, 1);
		break;
	}

	switch (LED_rF) {
 800346a:	4b3d      	ldr	r3, [pc, #244]	; (8003560 <LED_control+0x114>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	2b03      	cmp	r3, #3
 8003470:	d81c      	bhi.n	80034ac <LED_control+0x60>
 8003472:	e8df f003 	tbb	[pc, r3]
 8003476:	162c      	.short	0x162c
 8003478:	3323      	.short	0x3323
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, 1);
 800347a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800347e:	2201      	movs	r2, #1
 8003480:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003484:	f7fd fc96 	bl	8000db4 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8003488:	200a      	movs	r0, #10
 800348a:	f7fd fb3f 	bl	8000b0c <HAL_Delay>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, 0);
 800348e:	2200      	movs	r2, #0
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, 1);
 8003490:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003494:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003498:	f7fd fc8c 	bl	8000db4 <HAL_GPIO_WritePin>
		break;
 800349c:	e7e5      	b.n	800346a <LED_control+0x1e>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, 1);
 800349e:	2201      	movs	r2, #1
 80034a0:	e7f6      	b.n	8003490 <LED_control+0x44>
	case 0:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 0);
		break;
	case 1:
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6);
 80034a2:	2140      	movs	r1, #64	; 0x40
 80034a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80034a8:	f7fd fc89 	bl	8000dbe <HAL_GPIO_TogglePin>
	case 3:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 1);
		break;
	}

	switch (LED_right) {
 80034ac:	4b2d      	ldr	r3, [pc, #180]	; (8003564 <LED_control+0x118>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	2b03      	cmp	r3, #3
 80034b2:	d81a      	bhi.n	80034ea <LED_control+0x9e>
 80034b4:	e8df f003 	tbb	[pc, r3]
 80034b8:	3121142a 	.word	0x3121142a
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 1);
 80034bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80034c0:	2201      	movs	r2, #1
 80034c2:	2140      	movs	r1, #64	; 0x40
 80034c4:	f7fd fc76 	bl	8000db4 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 80034c8:	200a      	movs	r0, #10
 80034ca:	f7fd fb1f 	bl	8000b0c <HAL_Delay>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 0);
 80034ce:	2200      	movs	r2, #0
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 1);
 80034d0:	2140      	movs	r1, #64	; 0x40
 80034d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80034d6:	f7fd fc6d 	bl	8000db4 <HAL_GPIO_WritePin>
		break;
 80034da:	e7e7      	b.n	80034ac <LED_control+0x60>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 1);
 80034dc:	2201      	movs	r2, #1
 80034de:	e7f7      	b.n	80034d0 <LED_control+0x84>
	case 0:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, 0);
		break;
	case 1:
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_12);
 80034e0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80034e4:	4820      	ldr	r0, [pc, #128]	; (8003568 <LED_control+0x11c>)
 80034e6:	f7fd fc6a 	bl	8000dbe <HAL_GPIO_TogglePin>
	case 3:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, 1);
		break;
	}

	switch (LED_left) {
 80034ea:	4b20      	ldr	r3, [pc, #128]	; (800356c <LED_control+0x120>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	2b03      	cmp	r3, #3
 80034f0:	d832      	bhi.n	8003558 <LED_control+0x10c>
 80034f2:	e8df f003 	tbb	[pc, r3]
 80034f6:	1426      	.short	0x1426
 80034f8:	2f1c      	.short	0x2f1c
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, 1);
 80034fa:	481b      	ldr	r0, [pc, #108]	; (8003568 <LED_control+0x11c>)
 80034fc:	2201      	movs	r2, #1
 80034fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003502:	f7fd fc57 	bl	8000db4 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8003506:	200a      	movs	r0, #10
 8003508:	f7fd fb00 	bl	8000b0c <HAL_Delay>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, 0);
 800350c:	2200      	movs	r2, #0
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, 1);
 800350e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003512:	4815      	ldr	r0, [pc, #84]	; (8003568 <LED_control+0x11c>)
 8003514:	f7fd fc4e 	bl	8000db4 <HAL_GPIO_WritePin>
		break;
 8003518:	e7e7      	b.n	80034ea <LED_control+0x9e>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, 1);
 800351a:	2201      	movs	r2, #1
 800351c:	e7f7      	b.n	800350e <LED_control+0xc2>
	case 0:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 0);
		break;
	case 1:
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_8);
 800351e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003522:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	case 3:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);
		break;
	}

}
 8003526:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_8);
 800352a:	f7fd bc48 	b.w	8000dbe <HAL_GPIO_TogglePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);
 800352e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003532:	2201      	movs	r2, #1
 8003534:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003538:	f7fd fc3c 	bl	8000db4 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 800353c:	200a      	movs	r0, #10
 800353e:	f7fd fae5 	bl	8000b0c <HAL_Delay>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 0);
 8003542:	2200      	movs	r2, #0
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);
 8003544:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003548:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
}
 800354c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);
 8003550:	f7fd bc30 	b.w	8000db4 <HAL_GPIO_WritePin>
 8003554:	2201      	movs	r2, #1
 8003556:	e7f5      	b.n	8003544 <LED_control+0xf8>
 8003558:	bd08      	pop	{r3, pc}
 800355a:	bf00      	nop
 800355c:	2000002c 	.word	0x2000002c
 8003560:	20000034 	.word	0x20000034
 8003564:	20000038 	.word	0x20000038
 8003568:	48000800 	.word	0x48000800
 800356c:	20000030 	.word	0x20000030

08003570 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003570:	b510      	push	{r4, lr}
 8003572:	b0a6      	sub	sp, #152	; 0x98
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003574:	2228      	movs	r2, #40	; 0x28
 8003576:	2100      	movs	r1, #0
 8003578:	a806      	add	r0, sp, #24
 800357a:	f000 fdaf 	bl	80040dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800357e:	2214      	movs	r2, #20
 8003580:	2100      	movs	r1, #0
 8003582:	a801      	add	r0, sp, #4
 8003584:	f000 fdaa 	bl	80040dc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003588:	2258      	movs	r2, #88	; 0x58
 800358a:	2100      	movs	r1, #0
 800358c:	a810      	add	r0, sp, #64	; 0x40
 800358e:	f000 fda5 	bl	80040dc <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003592:	2302      	movs	r3, #2
 8003594:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003596:	2301      	movs	r3, #1
 8003598:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800359a:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800359c:	2310      	movs	r3, #16
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800359e:	2400      	movs	r4, #0
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80035a0:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80035a2:	f7fd fc13 	bl	8000dcc <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80035a6:	230f      	movs	r3, #15
 80035a8:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80035aa:	4621      	mov	r1, r4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80035ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80035b0:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80035b2:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80035b4:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80035b6:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80035b8:	9403      	str	r4, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80035ba:	f7fd fecf 	bl	800135c <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM1
 80035be:	4b07      	ldr	r3, [pc, #28]	; (80035dc <SystemClock_Config+0x6c>)
 80035c0:	9310      	str	r3, [sp, #64]	; 0x40
  PeriphClkInit.Tim16ClockSelection = RCC_TIM16CLK_HCLK;
  PeriphClkInit.Tim17ClockSelection = RCC_TIM17CLK_HCLK;
  PeriphClkInit.Tim8ClockSelection = RCC_TIM8CLK_HCLK;
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80035c2:	a810      	add	r0, sp, #64	; 0x40
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80035c4:	9413      	str	r4, [sp, #76]	; 0x4c
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80035c6:	941d      	str	r4, [sp, #116]	; 0x74
  PeriphClkInit.Tim16ClockSelection = RCC_TIM16CLK_HCLK;
 80035c8:	9422      	str	r4, [sp, #136]	; 0x88
  PeriphClkInit.Tim17ClockSelection = RCC_TIM17CLK_HCLK;
 80035ca:	9423      	str	r4, [sp, #140]	; 0x8c
  PeriphClkInit.Tim8ClockSelection = RCC_TIM8CLK_HCLK;
 80035cc:	9420      	str	r4, [sp, #128]	; 0x80
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 80035ce:	941e      	str	r4, [sp, #120]	; 0x78
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 80035d0:	941f      	str	r4, [sp, #124]	; 0x7c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80035d2:	f7fd ffa1 	bl	8001518 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 80035d6:	b026      	add	sp, #152	; 0x98
 80035d8:	bd10      	pop	{r4, pc}
 80035da:	bf00      	nop
 80035dc:	01b03002 	.word	0x01b03002

080035e0 <main>:
{
 80035e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035e4:	b09b      	sub	sp, #108	; 0x6c
  HAL_Init();
 80035e6:	f7fd fa6d 	bl	8000ac4 <HAL_Init>
  SystemClock_Config();
 80035ea:	f7ff ffc1 	bl	8003570 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035ee:	2214      	movs	r2, #20
 80035f0:	2100      	movs	r1, #0
 80035f2:	a80f      	add	r0, sp, #60	; 0x3c
 80035f4:	f000 fd72 	bl	80040dc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80035f8:	4bb5      	ldr	r3, [pc, #724]	; (80038d0 <main+0x2f0>)
  htim1.Instance = TIM1;
 80035fa:	4db6      	ldr	r5, [pc, #728]	; (80038d4 <main+0x2f4>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80035fc:	695a      	ldr	r2, [r3, #20]
  htim3.Instance = TIM3;
 80035fe:	f8df 82f4 	ldr.w	r8, [pc, #756]	; 80038f4 <main+0x314>
  htim4.Instance = TIM4;
 8003602:	f8df b2f4 	ldr.w	fp, [pc, #756]	; 80038f8 <main+0x318>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003606:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800360a:	615a      	str	r2, [r3, #20]
 800360c:	695a      	ldr	r2, [r3, #20]
 800360e:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8003612:	9202      	str	r2, [sp, #8]
 8003614:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003616:	695a      	ldr	r2, [r3, #20]
 8003618:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800361c:	615a      	str	r2, [r3, #20]
 800361e:	695a      	ldr	r2, [r3, #20]
 8003620:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8003624:	9203      	str	r2, [sp, #12]
 8003626:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003628:	695a      	ldr	r2, [r3, #20]
 800362a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800362e:	615a      	str	r2, [r3, #20]
 8003630:	695b      	ldr	r3, [r3, #20]
 8003632:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003636:	9304      	str	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_10, GPIO_PIN_RESET);
 8003638:	2200      	movs	r2, #0
 800363a:	f44f 61a8 	mov.w	r1, #1344	; 0x540
 800363e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003642:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_10, GPIO_PIN_RESET);
 8003644:	f7fd fbb6 	bl	8000db4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_12, GPIO_PIN_RESET);
 8003648:	2200      	movs	r2, #0
 800364a:	f241 0110 	movw	r1, #4112	; 0x1010
 800364e:	48a2      	ldr	r0, [pc, #648]	; (80038d8 <main+0x2f8>)
 8003650:	f7fd fbb0 	bl	8000db4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);
 8003654:	2201      	movs	r2, #1
 8003656:	2120      	movs	r1, #32
 8003658:	489f      	ldr	r0, [pc, #636]	; (80038d8 <main+0x2f8>)

  /*Configure GPIO pins : PA6 PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800365a:	2400      	movs	r4, #0
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);
 800365c:	f7fd fbaa 	bl	8000db4 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003660:	2601      	movs	r6, #1
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_10;
 8003662:	f44f 63a8 	mov.w	r3, #1344	; 0x540
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003666:	a90f      	add	r1, sp, #60	; 0x3c
 8003668:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_10;
 800366c:	930f      	str	r3, [sp, #60]	; 0x3c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800366e:	9610      	str	r6, [sp, #64]	; 0x40
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003670:	9411      	str	r4, [sp, #68]	; 0x44
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003672:	9412      	str	r4, [sp, #72]	; 0x48
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003674:	f7fd fac8 	bl	8000c08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC5 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12;
 8003678:	f241 0330 	movw	r3, #4144	; 0x1030
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800367c:	a90f      	add	r1, sp, #60	; 0x3c
 800367e:	4896      	ldr	r0, [pc, #600]	; (80038d8 <main+0x2f8>)
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12;
 8003680:	930f      	str	r3, [sp, #60]	; 0x3c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003682:	9610      	str	r6, [sp, #64]	; 0x40
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003684:	9411      	str	r4, [sp, #68]	; 0x44
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003686:	9412      	str	r4, [sp, #72]	; 0x48
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003688:	f7fd fabe 	bl	8000c08 <HAL_GPIO_Init>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800368c:	4621      	mov	r1, r4
 800368e:	221c      	movs	r2, #28
 8003690:	a808      	add	r0, sp, #32
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003692:	9405      	str	r4, [sp, #20]
 8003694:	9406      	str	r4, [sp, #24]
 8003696:	9407      	str	r4, [sp, #28]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003698:	f000 fd20 	bl	80040dc <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800369c:	4621      	mov	r1, r4
 800369e:	222c      	movs	r2, #44	; 0x2c
 80036a0:	a80f      	add	r0, sp, #60	; 0x3c
 80036a2:	f000 fd1b 	bl	80040dc <memset>
  htim1.Init.Prescaler = 79;
 80036a6:	4a8d      	ldr	r2, [pc, #564]	; (80038dc <main+0x2fc>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80036a8:	60ac      	str	r4, [r5, #8]
  htim1.Init.Prescaler = 79;
 80036aa:	234f      	movs	r3, #79	; 0x4f
 80036ac:	e885 000c 	stmia.w	r5, {r2, r3}
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80036b0:	4628      	mov	r0, r5
  htim1.Init.Period = 6999;
 80036b2:	f641 3357 	movw	r3, #6999	; 0x1b57
 80036b6:	60eb      	str	r3, [r5, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80036b8:	612c      	str	r4, [r5, #16]
  htim1.Init.RepetitionCounter = 0;
 80036ba:	616c      	str	r4, [r5, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80036bc:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80036be:	f7fe faef 	bl	8001ca0 <HAL_TIM_PWM_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80036c2:	a905      	add	r1, sp, #20
 80036c4:	4628      	mov	r0, r5
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80036c6:	f04f 0960 	mov.w	r9, #96	; 0x60
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80036ca:	9405      	str	r4, [sp, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80036cc:	9406      	str	r4, [sp, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80036ce:	9407      	str	r4, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80036d0:	f7fe fd68 	bl	80021a4 <HAL_TIMEx_MasterConfigSynchronization>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80036d4:	4622      	mov	r2, r4
 80036d6:	a908      	add	r1, sp, #32
 80036d8:	4628      	mov	r0, r5
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80036da:	f8cd 9020 	str.w	r9, [sp, #32]
  sConfigOC.Pulse = 1;
 80036de:	9609      	str	r6, [sp, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80036e0:	940a      	str	r4, [sp, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80036e2:	940b      	str	r4, [sp, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80036e4:	940c      	str	r4, [sp, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80036e6:	940d      	str	r4, [sp, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80036e8:	940e      	str	r4, [sp, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80036ea:	f7fe fb5b 	bl	8001da4 <HAL_TIM_PWM_ConfigChannel>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80036ee:	2204      	movs	r2, #4
 80036f0:	a908      	add	r1, sp, #32
 80036f2:	4628      	mov	r0, r5
 80036f4:	f7fe fb56 	bl	8001da4 <HAL_TIM_PWM_ConfigChannel>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80036f8:	2208      	movs	r2, #8
 80036fa:	a908      	add	r1, sp, #32
 80036fc:	4628      	mov	r0, r5
 80036fe:	f7fe fb51 	bl	8001da4 <HAL_TIM_PWM_ConfigChannel>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003702:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003706:	a90f      	add	r1, sp, #60	; 0x3c
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003708:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800370a:	4628      	mov	r0, r5
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800370c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003710:	9317      	str	r3, [sp, #92]	; 0x5c
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003712:	940f      	str	r4, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003714:	9410      	str	r4, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003716:	9411      	str	r4, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.DeadTime = 0;
 8003718:	9412      	str	r4, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800371a:	9413      	str	r4, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.BreakFilter = 0;
 800371c:	9415      	str	r4, [sp, #84]	; 0x54
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800371e:	9416      	str	r4, [sp, #88]	; 0x58
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003720:	9418      	str	r4, [sp, #96]	; 0x60
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003722:	9419      	str	r4, [sp, #100]	; 0x64
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003724:	f7fe fd8a 	bl	800223c <HAL_TIMEx_ConfigBreakDeadTime>
  HAL_TIM_MspPostInit(&htim1);
 8003728:	4628      	mov	r0, r5
 800372a:	f000 fbb9 	bl	8003ea0 <HAL_TIM_MspPostInit>
  htim2.Instance = TIM2;
 800372e:	4d6c      	ldr	r5, [pc, #432]	; (80038e0 <main+0x300>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003730:	9408      	str	r4, [sp, #32]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003732:	2210      	movs	r2, #16
 8003734:	4621      	mov	r1, r4
 8003736:	a80f      	add	r0, sp, #60	; 0x3c
  htim2.Init.Prescaler = 7;
 8003738:	f04f 0a07 	mov.w	sl, #7
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800373c:	9409      	str	r4, [sp, #36]	; 0x24
 800373e:	940a      	str	r4, [sp, #40]	; 0x28
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003740:	f000 fccc 	bl	80040dc <memset>
  htim2.Init.Prescaler = 7;
 8003744:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003748:	e885 0408 	stmia.w	r5, {r3, sl}
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800374c:	4628      	mov	r0, r5
  htim2.Init.Period = 0xffffffff;
 800374e:	f04f 33ff 	mov.w	r3, #4294967295
 8003752:	60eb      	str	r3, [r5, #12]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003754:	60ac      	str	r4, [r5, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003756:	612c      	str	r4, [r5, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003758:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800375a:	f7fe fabb 	bl	8001cd4 <HAL_TIM_IC_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800375e:	a908      	add	r1, sp, #32
 8003760:	4628      	mov	r0, r5
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8003762:	270a      	movs	r7, #10
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003764:	9408      	str	r4, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003766:	940a      	str	r4, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003768:	f7fe fd1c 	bl	80021a4 <HAL_TIMEx_MasterConfigSynchronization>
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800376c:	4622      	mov	r2, r4
 800376e:	a90f      	add	r1, sp, #60	; 0x3c
 8003770:	4628      	mov	r0, r5
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8003772:	970f      	str	r7, [sp, #60]	; 0x3c
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003774:	9610      	str	r6, [sp, #64]	; 0x40
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003776:	9411      	str	r4, [sp, #68]	; 0x44
  sConfigIC.ICFilter = 0;
 8003778:	9412      	str	r4, [sp, #72]	; 0x48
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800377a:	f7fe fbcf 	bl	8001f1c <HAL_TIM_IC_ConfigChannel>
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800377e:	2204      	movs	r2, #4
 8003780:	a90f      	add	r1, sp, #60	; 0x3c
 8003782:	4628      	mov	r0, r5
 8003784:	f7fe fbca 	bl	8001f1c <HAL_TIM_IC_ConfigChannel>
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8003788:	2208      	movs	r2, #8
 800378a:	a90f      	add	r1, sp, #60	; 0x3c
 800378c:	4628      	mov	r0, r5
 800378e:	f7fe fbc5 	bl	8001f1c <HAL_TIM_IC_ConfigChannel>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003792:	221c      	movs	r2, #28
 8003794:	4621      	mov	r1, r4
 8003796:	a80f      	add	r0, sp, #60	; 0x3c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003798:	9408      	str	r4, [sp, #32]
 800379a:	9409      	str	r4, [sp, #36]	; 0x24
 800379c:	940a      	str	r4, [sp, #40]	; 0x28
  TIM_OC_InitTypeDef sConfigOC = {0};
 800379e:	f000 fc9d 	bl	80040dc <memset>
  htim3.Instance = TIM3;
 80037a2:	4b50      	ldr	r3, [pc, #320]	; (80038e4 <main+0x304>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037a4:	f8c8 4008 	str.w	r4, [r8, #8]
  htim3.Init.Prescaler = 7;
 80037a8:	e888 0408 	stmia.w	r8, {r3, sl}
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80037ac:	4640      	mov	r0, r8
  htim3.Init.Period = 100;
 80037ae:	2364      	movs	r3, #100	; 0x64
 80037b0:	f8c8 300c 	str.w	r3, [r8, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037b4:	f8c8 4010 	str.w	r4, [r8, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037b8:	f8c8 4018 	str.w	r4, [r8, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80037bc:	f7fe fa70 	bl	8001ca0 <HAL_TIM_PWM_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80037c0:	a908      	add	r1, sp, #32
 80037c2:	4640      	mov	r0, r8
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80037c4:	9408      	str	r4, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80037c6:	940a      	str	r4, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80037c8:	f7fe fcec 	bl	80021a4 <HAL_TIMEx_MasterConfigSynchronization>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80037cc:	2208      	movs	r2, #8
 80037ce:	a90f      	add	r1, sp, #60	; 0x3c
 80037d0:	4640      	mov	r0, r8
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80037d2:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  sConfigOC.Pulse = 0;
 80037d6:	9410      	str	r4, [sp, #64]	; 0x40
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80037d8:	9411      	str	r4, [sp, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80037da:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80037dc:	f7fe fae2 	bl	8001da4 <HAL_TIM_PWM_ConfigChannel>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80037e0:	220c      	movs	r2, #12
 80037e2:	a90f      	add	r1, sp, #60	; 0x3c
 80037e4:	4640      	mov	r0, r8
 80037e6:	f7fe fadd 	bl	8001da4 <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_MspPostInit(&htim3);
 80037ea:	4640      	mov	r0, r8
 80037ec:	f000 fb58 	bl	8003ea0 <HAL_TIM_MspPostInit>
  TIM_IC_InitTypeDef sConfigIC = {0};
 80037f0:	4621      	mov	r1, r4
 80037f2:	2210      	movs	r2, #16
 80037f4:	a80f      	add	r0, sp, #60	; 0x3c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037f6:	9408      	str	r4, [sp, #32]
 80037f8:	9409      	str	r4, [sp, #36]	; 0x24
 80037fa:	940a      	str	r4, [sp, #40]	; 0x28
  TIM_IC_InitTypeDef sConfigIC = {0};
 80037fc:	f000 fc6e 	bl	80040dc <memset>
  htim4.Instance = TIM4;
 8003800:	4a39      	ldr	r2, [pc, #228]	; (80038e8 <main+0x308>)
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003802:	f8cb 4008 	str.w	r4, [fp, #8]
  htim4.Init.Prescaler = 7;
 8003806:	e88b 0404 	stmia.w	fp, {r2, sl}
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 800380a:	4658      	mov	r0, fp
  htim4.Init.Period = 0xffff;
 800380c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003810:	f8cb 200c 	str.w	r2, [fp, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003814:	f8cb 4010 	str.w	r4, [fp, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003818:	f8cb 4018 	str.w	r4, [fp, #24]
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 800381c:	f7fe fa5a 	bl	8001cd4 <HAL_TIM_IC_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003820:	a908      	add	r1, sp, #32
 8003822:	4658      	mov	r0, fp
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003824:	9408      	str	r4, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003826:	940a      	str	r4, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003828:	f7fe fcbc 	bl	80021a4 <HAL_TIMEx_MasterConfigSynchronization>
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800382c:	4622      	mov	r2, r4
 800382e:	a90f      	add	r1, sp, #60	; 0x3c
 8003830:	4658      	mov	r0, fp
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8003832:	970f      	str	r7, [sp, #60]	; 0x3c
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003834:	9610      	str	r6, [sp, #64]	; 0x40
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003836:	9411      	str	r4, [sp, #68]	; 0x44
  sConfigIC.ICFilter = 0;
 8003838:	9412      	str	r4, [sp, #72]	; 0x48
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800383a:	f7fe fb6f 	bl	8001f1c <HAL_TIM_IC_ConfigChannel>
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800383e:	2204      	movs	r2, #4
 8003840:	a90f      	add	r1, sp, #60	; 0x3c
 8003842:	4658      	mov	r0, fp
 8003844:	f7fe fb6a 	bl	8001f1c <HAL_TIM_IC_ConfigChannel>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003848:	4621      	mov	r1, r4
 800384a:	221c      	movs	r2, #28
 800384c:	a808      	add	r0, sp, #32
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800384e:	9405      	str	r4, [sp, #20]
 8003850:	9406      	str	r4, [sp, #24]
 8003852:	9407      	str	r4, [sp, #28]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003854:	f000 fc42 	bl	80040dc <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003858:	4621      	mov	r1, r4
 800385a:	222c      	movs	r2, #44	; 0x2c
 800385c:	a80f      	add	r0, sp, #60	; 0x3c
  htim8.Instance = TIM8;
 800385e:	4f23      	ldr	r7, [pc, #140]	; (80038ec <main+0x30c>)
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003860:	f000 fc3c 	bl	80040dc <memset>
  htim8.Init.Prescaler = 79;
 8003864:	4a22      	ldr	r2, [pc, #136]	; (80038f0 <main+0x310>)
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003866:	60bc      	str	r4, [r7, #8]
  htim8.Init.Prescaler = 79;
 8003868:	234f      	movs	r3, #79	; 0x4f
 800386a:	e887 000c 	stmia.w	r7, {r2, r3}
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800386e:	4638      	mov	r0, r7
  htim8.Init.Period = 6999;
 8003870:	f641 3357 	movw	r3, #6999	; 0x1b57
 8003874:	60fb      	str	r3, [r7, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003876:	613c      	str	r4, [r7, #16]
  htim8.Init.RepetitionCounter = 0;
 8003878:	617c      	str	r4, [r7, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800387a:	61bc      	str	r4, [r7, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800387c:	f7fe fa10 	bl	8001ca0 <HAL_TIM_PWM_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003880:	a905      	add	r1, sp, #20
 8003882:	4638      	mov	r0, r7
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003884:	9405      	str	r4, [sp, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003886:	9406      	str	r4, [sp, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003888:	9407      	str	r4, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800388a:	f7fe fc8b 	bl	80021a4 <HAL_TIMEx_MasterConfigSynchronization>
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800388e:	4622      	mov	r2, r4
 8003890:	a908      	add	r1, sp, #32
 8003892:	4638      	mov	r0, r7
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003894:	f8cd 9020 	str.w	r9, [sp, #32]
  sConfigOC.Pulse = 1;
 8003898:	9609      	str	r6, [sp, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800389a:	940a      	str	r4, [sp, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800389c:	940b      	str	r4, [sp, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800389e:	940c      	str	r4, [sp, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80038a0:	940d      	str	r4, [sp, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80038a2:	940e      	str	r4, [sp, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80038a4:	f7fe fa7e 	bl	8001da4 <HAL_TIM_PWM_ConfigChannel>
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80038a8:	2204      	movs	r2, #4
 80038aa:	a908      	add	r1, sp, #32
 80038ac:	4638      	mov	r0, r7
 80038ae:	f7fe fa79 	bl	8001da4 <HAL_TIM_PWM_ConfigChannel>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80038b2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80038b6:	a90f      	add	r1, sp, #60	; 0x3c
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80038b8:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80038ba:	4638      	mov	r0, r7
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80038bc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80038c0:	9317      	str	r3, [sp, #92]	; 0x5c
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80038c2:	940f      	str	r4, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80038c4:	9410      	str	r4, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80038c6:	9411      	str	r4, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.DeadTime = 0;
 80038c8:	9412      	str	r4, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80038ca:	9413      	str	r4, [sp, #76]	; 0x4c
 80038cc:	e016      	b.n	80038fc <main+0x31c>
 80038ce:	bf00      	nop
 80038d0:	40021000 	.word	0x40021000
 80038d4:	20000218 	.word	0x20000218
 80038d8:	48000800 	.word	0x48000800
 80038dc:	40012c00 	.word	0x40012c00
 80038e0:	20000258 	.word	0x20000258
 80038e4:	40000400 	.word	0x40000400
 80038e8:	40000800 	.word	0x40000800
 80038ec:	200000c8 	.word	0x200000c8
 80038f0:	40013400 	.word	0x40013400
 80038f4:	200001d8 	.word	0x200001d8
 80038f8:	20000108 	.word	0x20000108
  sBreakDeadTimeConfig.BreakFilter = 0;
 80038fc:	9415      	str	r4, [sp, #84]	; 0x54
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80038fe:	9416      	str	r4, [sp, #88]	; 0x58
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003900:	9418      	str	r4, [sp, #96]	; 0x60
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003902:	9419      	str	r4, [sp, #100]	; 0x64
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8003904:	f7fe fc9a 	bl	800223c <HAL_TIMEx_ConfigBreakDeadTime>
  HAL_TIM_MspPostInit(&htim8);
 8003908:	4638      	mov	r0, r7
 800390a:	f000 fac9 	bl	8003ea0 <HAL_TIM_MspPostInit>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800390e:	4621      	mov	r1, r4
 8003910:	221c      	movs	r2, #28
 8003912:	a808      	add	r0, sp, #32
  htim16.Instance = TIM16;
 8003914:	4fb6      	ldr	r7, [pc, #728]	; (8003bf0 <main+0x610>)
  htim17.Instance = TIM17;
 8003916:	4eb7      	ldr	r6, [pc, #732]	; (8003bf4 <main+0x614>)
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003918:	f000 fbe0 	bl	80040dc <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800391c:	4621      	mov	r1, r4
 800391e:	222c      	movs	r2, #44	; 0x2c
 8003920:	a80f      	add	r0, sp, #60	; 0x3c
 8003922:	f000 fbdb 	bl	80040dc <memset>
  htim16.Instance = TIM16;
 8003926:	4ab4      	ldr	r2, [pc, #720]	; (8003bf8 <main+0x618>)
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003928:	60bc      	str	r4, [r7, #8]
  htim16.Init.Period = 100;
 800392a:	2364      	movs	r3, #100	; 0x64
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800392c:	4638      	mov	r0, r7
  htim16.Init.Prescaler = 7;
 800392e:	e887 0404 	stmia.w	r7, {r2, sl}
  htim16.Init.Period = 100;
 8003932:	60fb      	str	r3, [r7, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003934:	613c      	str	r4, [r7, #16]
  htim16.Init.RepetitionCounter = 0;
 8003936:	617c      	str	r4, [r7, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003938:	61bc      	str	r4, [r7, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800393a:	f7fe f997 	bl	8001c6c <HAL_TIM_Base_Init>
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 800393e:	4638      	mov	r0, r7
 8003940:	f7fe f9ae 	bl	8001ca0 <HAL_TIM_PWM_Init>
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003944:	4622      	mov	r2, r4
 8003946:	a908      	add	r1, sp, #32
 8003948:	4638      	mov	r0, r7
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800394a:	f8cd 9020 	str.w	r9, [sp, #32]
  sConfigOC.Pulse = 0;
 800394e:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003950:	940a      	str	r4, [sp, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003952:	940b      	str	r4, [sp, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003954:	940c      	str	r4, [sp, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003956:	940d      	str	r4, [sp, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003958:	940e      	str	r4, [sp, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800395a:	f7fe fa23 	bl	8001da4 <HAL_TIM_PWM_ConfigChannel>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800395e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8003962:	a90f      	add	r1, sp, #60	; 0x3c
 8003964:	4638      	mov	r0, r7
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003966:	9314      	str	r3, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003968:	940f      	str	r4, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800396a:	9410      	str	r4, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800396c:	9411      	str	r4, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.DeadTime = 0;
 800396e:	9412      	str	r4, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003970:	9413      	str	r4, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003972:	9415      	str	r4, [sp, #84]	; 0x54
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003974:	9419      	str	r4, [sp, #100]	; 0x64
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8003976:	f7fe fc61 	bl	800223c <HAL_TIMEx_ConfigBreakDeadTime>
  HAL_TIM_MspPostInit(&htim16);
 800397a:	4638      	mov	r0, r7
 800397c:	f000 fa90 	bl	8003ea0 <HAL_TIM_MspPostInit>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003980:	4621      	mov	r1, r4
 8003982:	221c      	movs	r2, #28
 8003984:	a808      	add	r0, sp, #32
 8003986:	f000 fba9 	bl	80040dc <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800398a:	4621      	mov	r1, r4
 800398c:	222c      	movs	r2, #44	; 0x2c
 800398e:	a80f      	add	r0, sp, #60	; 0x3c
 8003990:	f000 fba4 	bl	80040dc <memset>
  htim17.Instance = TIM17;
 8003994:	4a99      	ldr	r2, [pc, #612]	; (8003bfc <main+0x61c>)
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003996:	60b4      	str	r4, [r6, #8]
  htim17.Init.Period = 100;
 8003998:	2364      	movs	r3, #100	; 0x64
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800399a:	4630      	mov	r0, r6
  htim17.Init.Prescaler = 7;
 800399c:	e886 0404 	stmia.w	r6, {r2, sl}
  htim17.Init.Period = 100;
 80039a0:	60f3      	str	r3, [r6, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039a2:	6134      	str	r4, [r6, #16]
  htim17.Init.RepetitionCounter = 0;
 80039a4:	6174      	str	r4, [r6, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039a6:	61b4      	str	r4, [r6, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80039a8:	f7fe f960 	bl	8001c6c <HAL_TIM_Base_Init>
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 80039ac:	4630      	mov	r0, r6
 80039ae:	f7fe f977 	bl	8001ca0 <HAL_TIM_PWM_Init>
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80039b2:	4622      	mov	r2, r4
 80039b4:	a908      	add	r1, sp, #32
 80039b6:	4630      	mov	r0, r6
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80039b8:	f8cd 9020 	str.w	r9, [sp, #32]
  sConfigOC.Pulse = 0;
 80039bc:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80039be:	940a      	str	r4, [sp, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80039c0:	940b      	str	r4, [sp, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80039c2:	940c      	str	r4, [sp, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80039c4:	940d      	str	r4, [sp, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80039c6:	940e      	str	r4, [sp, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80039c8:	f7fe f9ec 	bl	8001da4 <HAL_TIM_PWM_ConfigChannel>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80039cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 80039d0:	a90f      	add	r1, sp, #60	; 0x3c
 80039d2:	4630      	mov	r0, r6
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80039d4:	9314      	str	r3, [sp, #80]	; 0x50
  huart2.Instance = USART2;
 80039d6:	f8df 926c 	ldr.w	r9, [pc, #620]	; 8003c44 <main+0x664>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80039da:	940f      	str	r4, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80039dc:	9410      	str	r4, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80039de:	9411      	str	r4, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.DeadTime = 0;
 80039e0:	9412      	str	r4, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80039e2:	9413      	str	r4, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.BreakFilter = 0;
 80039e4:	9415      	str	r4, [sp, #84]	; 0x54
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80039e6:	9419      	str	r4, [sp, #100]	; 0x64
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 80039e8:	f7fe fc28 	bl	800223c <HAL_TIMEx_ConfigBreakDeadTime>
  HAL_TIM_MspPostInit(&htim17);
 80039ec:	4630      	mov	r0, r6
 80039ee:	f000 fa57 	bl	8003ea0 <HAL_TIM_MspPostInit>
  huart2.Init.BaudRate = 115200;
 80039f2:	4983      	ldr	r1, [pc, #524]	; (8003c00 <main+0x620>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80039f4:	f8c9 4008 	str.w	r4, [r9, #8]
  huart2.Init.BaudRate = 115200;
 80039f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
  huart2.Init.Mode = UART_MODE_TX_RX;
 80039fc:	f04f 0a0c 	mov.w	sl, #12
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003a00:	4648      	mov	r0, r9
  huart2.Init.BaudRate = 115200;
 8003a02:	e889 0006 	stmia.w	r9, {r1, r2}
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003a06:	f8c9 400c 	str.w	r4, [r9, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003a0a:	f8c9 4010 	str.w	r4, [r9, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003a0e:	f8c9 a014 	str.w	sl, [r9, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003a12:	f8c9 4018 	str.w	r4, [r9, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003a16:	f8c9 401c 	str.w	r4, [r9, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003a1a:	f8c9 4020 	str.w	r4, [r9, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003a1e:	f8c9 4024 	str.w	r4, [r9, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003a22:	f7fe fe83 	bl	800272c <HAL_UART_Init>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8003a26:	2108      	movs	r1, #8
 8003a28:	4640      	mov	r0, r8
 8003a2a:	f7fe fb0d 	bl	8002048 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8003a2e:	4651      	mov	r1, sl
 8003a30:	4640      	mov	r0, r8
 8003a32:	f7fe fb09 	bl	8002048 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);
 8003a36:	4621      	mov	r1, r4
 8003a38:	4638      	mov	r0, r7
 8003a3a:	f7fe fb05 	bl	8002048 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim17, TIM_CHANNEL_1);
 8003a3e:	4621      	mov	r1, r4
 8003a40:	4630      	mov	r0, r6
 8003a42:	f7fe fb01 	bl	8002048 <HAL_TIM_PWM_Start>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8003a46:	4621      	mov	r1, r4
 8003a48:	4628      	mov	r0, r5
 8003a4a:	f7fe fb75 	bl	8002138 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 8003a4e:	2104      	movs	r1, #4
 8003a50:	4628      	mov	r0, r5
 8003a52:	f7fe fb71 	bl	8002138 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_3);
 8003a56:	2108      	movs	r1, #8
 8003a58:	4628      	mov	r0, r5
 8003a5a:	f7fe fb6d 	bl	8002138 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 8003a5e:	4621      	mov	r1, r4
 8003a60:	4658      	mov	r0, fp
 8003a62:	f7fe fb69 	bl	8002138 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_2);
 8003a66:	2104      	movs	r1, #4
 8003a68:	4658      	mov	r0, fp
 8003a6a:	f7fe fb65 	bl	8002138 <HAL_TIM_IC_Start_IT>
	HAL_UART_Transmit(&huart2, (uint8_t *) s, strlen(s), 0xFFF);
 8003a6e:	f640 73ff 	movw	r3, #4095	; 0xfff
 8003a72:	2215      	movs	r2, #21
 8003a74:	4963      	ldr	r1, [pc, #396]	; (8003c04 <main+0x624>)
 8003a76:	4c64      	ldr	r4, [pc, #400]	; (8003c08 <main+0x628>)
 8003a78:	4d64      	ldr	r5, [pc, #400]	; (8003c0c <main+0x62c>)
 8003a7a:	4e65      	ldr	r6, [pc, #404]	; (8003c10 <main+0x630>)
 8003a7c:	4648      	mov	r0, r9
 8003a7e:	f7fe fdce 	bl	800261e <HAL_UART_Transmit>
 8003a82:	4864      	ldr	r0, [pc, #400]	; (8003c14 <main+0x634>)
 8003a84:	4964      	ldr	r1, [pc, #400]	; (8003c18 <main+0x638>)
		F[i] = 150;
 8003a86:	a358      	add	r3, pc, #352	; (adr r3, 8003be8 <main+0x608>)
 8003a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a8c:	f104 0e28 	add.w	lr, r4, #40	; 0x28
 8003a90:	46ab      	mov	fp, r5
 8003a92:	4682      	mov	sl, r0
 8003a94:	460f      	mov	r7, r1
 8003a96:	e8e4 2302 	strd	r2, r3, [r4], #8
	for (int i = 0; i < 5; i++) {
 8003a9a:	4574      	cmp	r4, lr
		rF[i] = 150;
 8003a9c:	e8e5 2302 	strd	r2, r3, [r5], #8
		lF[i] = 150;
 8003aa0:	e8e0 2302 	strd	r2, r3, [r0], #8
		rR[i] = 150;
 8003aa4:	e8e1 2302 	strd	r2, r3, [r1], #8
		lR[i] = 150;
 8003aa8:	e8e6 2302 	strd	r2, r3, [r6], #8
	for (int i = 0; i < 5; i++) {
 8003aac:	d1f3      	bne.n	8003a96 <main+0x4b6>
 8003aae:	2300      	movs	r3, #0
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8003ab0:	4d5a      	ldr	r5, [pc, #360]	; (8003c1c <main+0x63c>)
		HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8003ab2:	4e5b      	ldr	r6, [pc, #364]	; (8003c20 <main+0x640>)
 8003ab4:	9301      	str	r3, [sp, #4]
 8003ab6:	f8df e190 	ldr.w	lr, [pc, #400]	; 8003c48 <main+0x668>
 8003aba:	485a      	ldr	r0, [pc, #360]	; (8003c24 <main+0x644>)
 8003abc:	495a      	ldr	r1, [pc, #360]	; (8003c28 <main+0x648>)
 8003abe:	4a5b      	ldr	r2, [pc, #364]	; (8003c2c <main+0x64c>)
 8003ac0:	f8df c188 	ldr.w	ip, [pc, #392]	; 8003c4c <main+0x66c>
 8003ac4:	4623      	mov	r3, r4
			F[i] = F[i - 1];
 8003ac6:	e953 8904 	ldrd	r8, r9, [r3, #-16]
 8003aca:	e963 8902 	strd	r8, r9, [r3, #-8]!
			rF[i] = rF[i - 1];
 8003ace:	e97e 8902 	ldrd	r8, r9, [lr, #-8]!
 8003ad2:	e9ce 8902 	strd	r8, r9, [lr, #8]
			lF[i] = lF[i - 1];
 8003ad6:	e970 8902 	ldrd	r8, r9, [r0, #-8]!
 8003ada:	e9c0 8902 	strd	r8, r9, [r0, #8]
			rR[i] = rR[i - 1];
 8003ade:	e971 8902 	ldrd	r8, r9, [r1, #-8]!
 8003ae2:	e9c1 8902 	strd	r8, r9, [r1, #8]
			lR[i] = lR[i - 1];
 8003ae6:	e972 8902 	ldrd	r8, r9, [r2, #-8]!
		for (int i = 4; i > 0; i--) {
 8003aea:	4563      	cmp	r3, ip
			lR[i] = lR[i - 1];
 8003aec:	e9c2 8902 	strd	r8, r9, [r2, #8]
		for (int i = 4; i > 0; i--) {
 8003af0:	d1e9      	bne.n	8003ac6 <main+0x4e6>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8003af2:	2100      	movs	r1, #0
 8003af4:	4628      	mov	r0, r5
 8003af6:	f7fe faa7 	bl	8002048 <HAL_TIM_PWM_Start>
		HAL_Delay(70);
 8003afa:	2046      	movs	r0, #70	; 0x46
 8003afc:	f7fd f806 	bl	8000b0c <HAL_Delay>
		if (dis_lF > 150)
 8003b00:	4b4b      	ldr	r3, [pc, #300]	; (8003c30 <main+0x650>)
 8003b02:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003b06:	a338      	add	r3, pc, #224	; (adr r3, 8003be8 <main+0x608>)
 8003b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b0c:	4640      	mov	r0, r8
 8003b0e:	4649      	mov	r1, r9
 8003b10:	f7fc ffaa 	bl	8000a68 <__aeabi_dcmpgt>
 8003b14:	2800      	cmp	r0, #0
 8003b16:	f000 80be 	beq.w	8003c96 <main+0x6b6>
			lF[0] = lF[1];
 8003b1a:	e9da 2302 	ldrd	r2, r3, [sl, #8]
 8003b1e:	e9ca 2300 	strd	r2, r3, [sl]
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8003b22:	2100      	movs	r1, #0
 8003b24:	4628      	mov	r0, r5
 8003b26:	f7fe fac5 	bl	80020b4 <HAL_TIM_PWM_Stop>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8003b2a:	2104      	movs	r1, #4
 8003b2c:	4628      	mov	r0, r5
 8003b2e:	f7fe fa8b 	bl	8002048 <HAL_TIM_PWM_Start>
		HAL_Delay(70);
 8003b32:	2046      	movs	r0, #70	; 0x46
 8003b34:	f7fc ffea 	bl	8000b0c <HAL_Delay>
		if (dis_F > 150)
 8003b38:	4b3e      	ldr	r3, [pc, #248]	; (8003c34 <main+0x654>)
 8003b3a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003b3e:	a32a      	add	r3, pc, #168	; (adr r3, 8003be8 <main+0x608>)
 8003b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b44:	4640      	mov	r0, r8
 8003b46:	4649      	mov	r1, r9
 8003b48:	f7fc ff8e 	bl	8000a68 <__aeabi_dcmpgt>
			F[0] = F[1];
 8003b4c:	4b2e      	ldr	r3, [pc, #184]	; (8003c08 <main+0x628>)
		if (dis_F > 150)
 8003b4e:	2800      	cmp	r0, #0
 8003b50:	f000 80a4 	beq.w	8003c9c <main+0x6bc>
			F[0] = F[1];
 8003b54:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003b58:	492b      	ldr	r1, [pc, #172]	; (8003c08 <main+0x628>)
 8003b5a:	e9c1 2300 	strd	r2, r3, [r1]
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8003b5e:	2104      	movs	r1, #4
 8003b60:	4628      	mov	r0, r5
 8003b62:	f7fe faa7 	bl	80020b4 <HAL_TIM_PWM_Stop>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8003b66:	2108      	movs	r1, #8
 8003b68:	4628      	mov	r0, r5
 8003b6a:	f7fe fa6d 	bl	8002048 <HAL_TIM_PWM_Start>
		HAL_Delay(70);
 8003b6e:	2046      	movs	r0, #70	; 0x46
 8003b70:	f7fc ffcc 	bl	8000b0c <HAL_Delay>
		if (dis_rF > 150)
 8003b74:	4b30      	ldr	r3, [pc, #192]	; (8003c38 <main+0x658>)
 8003b76:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003b7a:	a31b      	add	r3, pc, #108	; (adr r3, 8003be8 <main+0x608>)
 8003b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b80:	4640      	mov	r0, r8
 8003b82:	4649      	mov	r1, r9
 8003b84:	f7fc ff70 	bl	8000a68 <__aeabi_dcmpgt>
 8003b88:	2800      	cmp	r0, #0
 8003b8a:	f000 808a 	beq.w	8003ca2 <main+0x6c2>
			rF[0] = rF[1];
 8003b8e:	e9db 2302 	ldrd	r2, r3, [fp, #8]
 8003b92:	e9cb 2300 	strd	r2, r3, [fp]
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 8003b96:	2108      	movs	r1, #8
 8003b98:	4628      	mov	r0, r5
 8003b9a:	f7fe fa8b 	bl	80020b4 <HAL_TIM_PWM_Stop>
		HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8003b9e:	2100      	movs	r1, #0
 8003ba0:	4630      	mov	r0, r6
 8003ba2:	f7fe fa51 	bl	8002048 <HAL_TIM_PWM_Start>
		HAL_Delay(70);
 8003ba6:	2046      	movs	r0, #70	; 0x46
 8003ba8:	f7fc ffb0 	bl	8000b0c <HAL_Delay>
		lR[0] = dis_lR;
 8003bac:	4b23      	ldr	r3, [pc, #140]	; (8003c3c <main+0x65c>)
 8003bae:	f8df 8060 	ldr.w	r8, [pc, #96]	; 8003c10 <main+0x630>
 8003bb2:	e9d3 0100 	ldrd	r0, r1, [r3]
		if (dis_lR > 150)
 8003bb6:	a30c      	add	r3, pc, #48	; (adr r3, 8003be8 <main+0x608>)
 8003bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
		lR[0] = dis_lR;
 8003bbc:	e9c8 0100 	strd	r0, r1, [r8]
		if (dis_lR > 150)
 8003bc0:	f7fc ff52 	bl	8000a68 <__aeabi_dcmpgt>
 8003bc4:	b118      	cbz	r0, 8003bce <main+0x5ee>
			lR[0] = lR[1];
 8003bc6:	e9d8 2302 	ldrd	r2, r3, [r8, #8]
 8003bca:	e9c8 2300 	strd	r2, r3, [r8]
		HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_1);
 8003bce:	2100      	movs	r1, #0
 8003bd0:	4630      	mov	r0, r6
 8003bd2:	f7fe fa6f 	bl	80020b4 <HAL_TIM_PWM_Stop>
		HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8003bd6:	2104      	movs	r1, #4
 8003bd8:	4630      	mov	r0, r6
 8003bda:	f7fe fa35 	bl	8002048 <HAL_TIM_PWM_Start>
		HAL_Delay(70);
 8003bde:	2046      	movs	r0, #70	; 0x46
 8003be0:	f7fc ff94 	bl	8000b0c <HAL_Delay>
		if (dis_rR > 150)
 8003be4:	4b16      	ldr	r3, [pc, #88]	; (8003c40 <main+0x660>)
 8003be6:	e033      	b.n	8003c50 <main+0x670>
 8003be8:	00000000 	.word	0x00000000
 8003bec:	4062c000 	.word	0x4062c000
 8003bf0:	20000318 	.word	0x20000318
 8003bf4:	20000148 	.word	0x20000148
 8003bf8:	40014400 	.word	0x40014400
 8003bfc:	40014800 	.word	0x40014800
 8003c00:	40004400 	.word	0x40004400
 8003c04:	08004128 	.word	0x08004128
 8003c08:	20000358 	.word	0x20000358
 8003c0c:	200001b0 	.word	0x200001b0
 8003c10:	20000078 	.word	0x20000078
 8003c14:	200000a0 	.word	0x200000a0
 8003c18:	20000188 	.word	0x20000188
 8003c1c:	20000218 	.word	0x20000218
 8003c20:	200000c8 	.word	0x200000c8
 8003c24:	200000c0 	.word	0x200000c0
 8003c28:	200001a8 	.word	0x200001a8
 8003c2c:	20000098 	.word	0x20000098
 8003c30:	20000048 	.word	0x20000048
 8003c34:	20000040 	.word	0x20000040
 8003c38:	20000058 	.word	0x20000058
 8003c3c:	20000050 	.word	0x20000050
 8003c40:	20000060 	.word	0x20000060
 8003c44:	20000298 	.word	0x20000298
 8003c48:	200001d0 	.word	0x200001d0
 8003c4c:	20000360 	.word	0x20000360
 8003c50:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003c54:	a317      	add	r3, pc, #92	; (adr r3, 8003cb4 <main+0x6d4>)
 8003c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c5a:	4640      	mov	r0, r8
 8003c5c:	4649      	mov	r1, r9
 8003c5e:	f7fc ff03 	bl	8000a68 <__aeabi_dcmpgt>
 8003c62:	b308      	cbz	r0, 8003ca8 <main+0x6c8>
			rR[0] = rR[1];
 8003c64:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003c68:	e9c7 2300 	strd	r2, r3, [r7]
		HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_2);
 8003c6c:	2104      	movs	r1, #4
 8003c6e:	4630      	mov	r0, r6
 8003c70:	f7fe fa20 	bl	80020b4 <HAL_TIM_PWM_Stop>
		index++;
 8003c74:	9b01      	ldr	r3, [sp, #4]
 8003c76:	3301      	adds	r3, #1
		if (index <= 10)
 8003c78:	2b0a      	cmp	r3, #10
		index++;
 8003c7a:	9301      	str	r3, [sp, #4]
		if (index <= 10)
 8003c7c:	f77f af1b 	ble.w	8003ab6 <main+0x4d6>
		posture = determine_posture();
 8003c80:	f7fe ffde 	bl	8002c40 <determine_posture>
 8003c84:	4b0a      	ldr	r3, [pc, #40]	; (8003cb0 <main+0x6d0>)
 8003c86:	6018      	str	r0, [r3, #0]
		determine(posture);
 8003c88:	f7fe feec 	bl	8002a64 <determine>
		determine_LED();
 8003c8c:	f7ff fb88 	bl	80033a0 <determine_LED>
		LED_control();
 8003c90:	f7ff fbdc 	bl	800344c <LED_control>
 8003c94:	e70f      	b.n	8003ab6 <main+0x4d6>
			lF[0] = dis_lF;
 8003c96:	e9ca 8900 	strd	r8, r9, [sl]
 8003c9a:	e742      	b.n	8003b22 <main+0x542>
			F[0] = dis_F;
 8003c9c:	e9c3 8900 	strd	r8, r9, [r3]
 8003ca0:	e75d      	b.n	8003b5e <main+0x57e>
			rF[0] = dis_rF;
 8003ca2:	e9cb 8900 	strd	r8, r9, [fp]
 8003ca6:	e776      	b.n	8003b96 <main+0x5b6>
			rR[0] = dis_rR;
 8003ca8:	e9c7 8900 	strd	r8, r9, [r7]
 8003cac:	e7de      	b.n	8003c6c <main+0x68c>
 8003cae:	bf00      	nop
 8003cb0:	20000068 	.word	0x20000068
 8003cb4:	00000000 	.word	0x00000000
 8003cb8:	4062c000 	.word	0x4062c000

08003cbc <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cbc:	4b0c      	ldr	r3, [pc, #48]	; (8003cf0 <HAL_MspInit+0x34>)
{
 8003cbe:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cc0:	699a      	ldr	r2, [r3, #24]
 8003cc2:	f042 0201 	orr.w	r2, r2, #1
 8003cc6:	619a      	str	r2, [r3, #24]
 8003cc8:	699a      	ldr	r2, [r3, #24]
 8003cca:	f002 0201 	and.w	r2, r2, #1
 8003cce:	9200      	str	r2, [sp, #0]
 8003cd0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003cd2:	69da      	ldr	r2, [r3, #28]
 8003cd4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003cd8:	61da      	str	r2, [r3, #28]
 8003cda:	69db      	ldr	r3, [r3, #28]
 8003cdc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ce0:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003ce2:	2007      	movs	r0, #7
  __HAL_RCC_PWR_CLK_ENABLE();
 8003ce4:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003ce6:	f7fc ff25 	bl	8000b34 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003cea:	b003      	add	sp, #12
 8003cec:	f85d fb04 	ldr.w	pc, [sp], #4
 8003cf0:	40021000 	.word	0x40021000

08003cf4 <HAL_TIM_PWM_MspInit>:
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
  if(htim_pwm->Instance==TIM1)
 8003cf4:	6803      	ldr	r3, [r0, #0]
 8003cf6:	4a16      	ldr	r2, [pc, #88]	; (8003d50 <HAL_TIM_PWM_MspInit+0x5c>)
 8003cf8:	4293      	cmp	r3, r2
{
 8003cfa:	b084      	sub	sp, #16
  if(htim_pwm->Instance==TIM1)
 8003cfc:	d10b      	bne.n	8003d16 <HAL_TIM_PWM_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003cfe:	4b15      	ldr	r3, [pc, #84]	; (8003d54 <HAL_TIM_PWM_MspInit+0x60>)
 8003d00:	699a      	ldr	r2, [r3, #24]
 8003d02:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d06:	619a      	str	r2, [r3, #24]
 8003d08:	699b      	ldr	r3, [r3, #24]
 8003d0a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d0e:	9301      	str	r3, [sp, #4]
 8003d10:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003d12:	b004      	add	sp, #16
 8003d14:	4770      	bx	lr
  else if(htim_pwm->Instance==TIM3)
 8003d16:	4a10      	ldr	r2, [pc, #64]	; (8003d58 <HAL_TIM_PWM_MspInit+0x64>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d10a      	bne.n	8003d32 <HAL_TIM_PWM_MspInit+0x3e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003d1c:	4b0d      	ldr	r3, [pc, #52]	; (8003d54 <HAL_TIM_PWM_MspInit+0x60>)
 8003d1e:	69da      	ldr	r2, [r3, #28]
 8003d20:	f042 0202 	orr.w	r2, r2, #2
 8003d24:	61da      	str	r2, [r3, #28]
 8003d26:	69db      	ldr	r3, [r3, #28]
 8003d28:	f003 0302 	and.w	r3, r3, #2
 8003d2c:	9302      	str	r3, [sp, #8]
 8003d2e:	9b02      	ldr	r3, [sp, #8]
 8003d30:	e7ef      	b.n	8003d12 <HAL_TIM_PWM_MspInit+0x1e>
  else if(htim_pwm->Instance==TIM8)
 8003d32:	4a0a      	ldr	r2, [pc, #40]	; (8003d5c <HAL_TIM_PWM_MspInit+0x68>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d1ec      	bne.n	8003d12 <HAL_TIM_PWM_MspInit+0x1e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003d38:	4b06      	ldr	r3, [pc, #24]	; (8003d54 <HAL_TIM_PWM_MspInit+0x60>)
 8003d3a:	699a      	ldr	r2, [r3, #24]
 8003d3c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003d40:	619a      	str	r2, [r3, #24]
 8003d42:	699b      	ldr	r3, [r3, #24]
 8003d44:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d48:	9303      	str	r3, [sp, #12]
 8003d4a:	9b03      	ldr	r3, [sp, #12]
}
 8003d4c:	e7e1      	b.n	8003d12 <HAL_TIM_PWM_MspInit+0x1e>
 8003d4e:	bf00      	nop
 8003d50:	40012c00 	.word	0x40012c00
 8003d54:	40021000 	.word	0x40021000
 8003d58:	40000400 	.word	0x40000400
 8003d5c:	40013400 	.word	0x40013400

08003d60 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8003d60:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d62:	2214      	movs	r2, #20
{
 8003d64:	b08b      	sub	sp, #44	; 0x2c
 8003d66:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d68:	2100      	movs	r1, #0
 8003d6a:	eb0d 0002 	add.w	r0, sp, r2
 8003d6e:	f000 f9b5 	bl	80040dc <memset>
  if(htim_ic->Instance==TIM2)
 8003d72:	6823      	ldr	r3, [r4, #0]
 8003d74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d78:	d13d      	bne.n	8003df6 <HAL_TIM_IC_MspInit+0x96>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003d7a:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PB10     ------> TIM2_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d7e:	2402      	movs	r4, #2
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003d80:	69da      	ldr	r2, [r3, #28]
 8003d82:	f042 0201 	orr.w	r2, r2, #1
 8003d86:	61da      	str	r2, [r3, #28]
 8003d88:	69da      	ldr	r2, [r3, #28]
 8003d8a:	f002 0201 	and.w	r2, r2, #1
 8003d8e:	9200      	str	r2, [sp, #0]
 8003d90:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d92:	695a      	ldr	r2, [r3, #20]
 8003d94:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003d98:	615a      	str	r2, [r3, #20]
 8003d9a:	695a      	ldr	r2, [r3, #20]
 8003d9c:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8003da0:	9201      	str	r2, [sp, #4]
 8003da2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003da4:	695a      	ldr	r2, [r3, #20]
 8003da6:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003daa:	615a      	str	r2, [r3, #20]
 8003dac:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dae:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003db0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003db4:	9302      	str	r3, [sp, #8]
 8003db6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003db8:	2501      	movs	r5, #1
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003dba:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003dbc:	a905      	add	r1, sp, #20
 8003dbe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003dc2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003dc4:	9509      	str	r5, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003dc6:	f7fc ff1f 	bl	8000c08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003dca:	f44f 6380 	mov.w	r3, #1024	; 0x400
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dce:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003dd0:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dd2:	2400      	movs	r4, #0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003dd4:	481c      	ldr	r0, [pc, #112]	; (8003e48 <HAL_TIM_IC_MspInit+0xe8>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003dd6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dd8:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dda:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003ddc:	9509      	str	r5, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003dde:	f7fc ff13 	bl	8000c08 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003de2:	201c      	movs	r0, #28
 8003de4:	4622      	mov	r2, r4
 8003de6:	4621      	mov	r1, r4
 8003de8:	f7fc feb6 	bl	8000b58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003dec:	201c      	movs	r0, #28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003dee:	f7fc fee7 	bl	8000bc0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003df2:	b00b      	add	sp, #44	; 0x2c
 8003df4:	bd30      	pop	{r4, r5, pc}
  else if(htim_ic->Instance==TIM4)
 8003df6:	4a15      	ldr	r2, [pc, #84]	; (8003e4c <HAL_TIM_IC_MspInit+0xec>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d1fa      	bne.n	8003df2 <HAL_TIM_IC_MspInit+0x92>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003dfc:	4b14      	ldr	r3, [pc, #80]	; (8003e50 <HAL_TIM_IC_MspInit+0xf0>)
 8003dfe:	69da      	ldr	r2, [r3, #28]
 8003e00:	f042 0204 	orr.w	r2, r2, #4
 8003e04:	61da      	str	r2, [r3, #28]
 8003e06:	69da      	ldr	r2, [r3, #28]
 8003e08:	f002 0204 	and.w	r2, r2, #4
 8003e0c:	9203      	str	r2, [sp, #12]
 8003e0e:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e10:	695a      	ldr	r2, [r3, #20]
 8003e12:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003e16:	615a      	str	r2, [r3, #20]
 8003e18:	695b      	ldr	r3, [r3, #20]
 8003e1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e1e:	9304      	str	r3, [sp, #16]
 8003e20:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8003e22:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8003e26:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e28:	2302      	movs	r3, #2
 8003e2a:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e2c:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8003e2e:	230a      	movs	r3, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e30:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8003e34:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e36:	f7fc fee7 	bl	8000c08 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	201e      	movs	r0, #30
 8003e3e:	4611      	mov	r1, r2
 8003e40:	f7fc fe8a 	bl	8000b58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003e44:	201e      	movs	r0, #30
 8003e46:	e7d2      	b.n	8003dee <HAL_TIM_IC_MspInit+0x8e>
 8003e48:	48000400 	.word	0x48000400
 8003e4c:	40000800 	.word	0x40000800
 8003e50:	40021000 	.word	0x40021000

08003e54 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM16)
 8003e54:	6803      	ldr	r3, [r0, #0]
 8003e56:	4a0f      	ldr	r2, [pc, #60]	; (8003e94 <HAL_TIM_Base_MspInit+0x40>)
 8003e58:	4293      	cmp	r3, r2
{
 8003e5a:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM16)
 8003e5c:	d10b      	bne.n	8003e76 <HAL_TIM_Base_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003e5e:	4b0e      	ldr	r3, [pc, #56]	; (8003e98 <HAL_TIM_Base_MspInit+0x44>)
 8003e60:	699a      	ldr	r2, [r3, #24]
 8003e62:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003e66:	619a      	str	r2, [r3, #24]
 8003e68:	699b      	ldr	r3, [r3, #24]
 8003e6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e6e:	9300      	str	r3, [sp, #0]
 8003e70:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8003e72:	b002      	add	sp, #8
 8003e74:	4770      	bx	lr
  else if(htim_base->Instance==TIM17)
 8003e76:	4a09      	ldr	r2, [pc, #36]	; (8003e9c <HAL_TIM_Base_MspInit+0x48>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d1fa      	bne.n	8003e72 <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8003e7c:	4b06      	ldr	r3, [pc, #24]	; (8003e98 <HAL_TIM_Base_MspInit+0x44>)
 8003e7e:	699a      	ldr	r2, [r3, #24]
 8003e80:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003e84:	619a      	str	r2, [r3, #24]
 8003e86:	699b      	ldr	r3, [r3, #24]
 8003e88:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e8c:	9301      	str	r3, [sp, #4]
 8003e8e:	9b01      	ldr	r3, [sp, #4]
}
 8003e90:	e7ef      	b.n	8003e72 <HAL_TIM_Base_MspInit+0x1e>
 8003e92:	bf00      	nop
 8003e94:	40014400 	.word	0x40014400
 8003e98:	40021000 	.word	0x40021000
 8003e9c:	40014800 	.word	0x40014800

08003ea0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003ea0:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ea2:	2214      	movs	r2, #20
{
 8003ea4:	b08a      	sub	sp, #40	; 0x28
 8003ea6:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ea8:	2100      	movs	r1, #0
 8003eaa:	eb0d 0002 	add.w	r0, sp, r2
 8003eae:	f000 f915 	bl	80040dc <memset>
  if(htim->Instance==TIM1)
 8003eb2:	6823      	ldr	r3, [r4, #0]
 8003eb4:	4a30      	ldr	r2, [pc, #192]	; (8003f78 <HAL_TIM_MspPostInit+0xd8>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d114      	bne.n	8003ee4 <HAL_TIM_MspPostInit+0x44>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003eba:	4b30      	ldr	r3, [pc, #192]	; (8003f7c <HAL_TIM_MspPostInit+0xdc>)
 8003ebc:	695a      	ldr	r2, [r3, #20]
 8003ebe:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8003ec2:	615a      	str	r2, [r3, #20]
 8003ec4:	695b      	ldr	r3, [r3, #20]
 8003ec6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003eca:	9300      	str	r3, [sp, #0]
 8003ecc:	9b00      	ldr	r3, [sp, #0]
    /**TIM1 GPIO Configuration    
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    PC2     ------> TIM1_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8003ece:	2307      	movs	r3, #7
    __HAL_RCC_GPIOC_CLK_ENABLE();
    /**TIM3 GPIO Configuration    
    PC8     ------> TIM3_CH3
    PC9     ------> TIM3_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003ed0:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ed2:	2302      	movs	r3, #2
 8003ed4:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ed6:	482a      	ldr	r0, [pc, #168]	; (8003f80 <HAL_TIM_MspPostInit+0xe0>)
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8003ed8:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003eda:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003edc:	f7fc fe94 	bl	8000c08 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8003ee0:	b00a      	add	sp, #40	; 0x28
 8003ee2:	bd10      	pop	{r4, pc}
  else if(htim->Instance==TIM3)
 8003ee4:	4a27      	ldr	r2, [pc, #156]	; (8003f84 <HAL_TIM_MspPostInit+0xe4>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d10c      	bne.n	8003f04 <HAL_TIM_MspPostInit+0x64>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003eea:	4b24      	ldr	r3, [pc, #144]	; (8003f7c <HAL_TIM_MspPostInit+0xdc>)
 8003eec:	695a      	ldr	r2, [r3, #20]
 8003eee:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8003ef2:	615a      	str	r2, [r3, #20]
 8003ef4:	695b      	ldr	r3, [r3, #20]
 8003ef6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003efa:	9301      	str	r3, [sp, #4]
 8003efc:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003efe:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003f02:	e7e5      	b.n	8003ed0 <HAL_TIM_MspPostInit+0x30>
  else if(htim->Instance==TIM8)
 8003f04:	4a20      	ldr	r2, [pc, #128]	; (8003f88 <HAL_TIM_MspPostInit+0xe8>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d10f      	bne.n	8003f2a <HAL_TIM_MspPostInit+0x8a>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f0a:	4b1c      	ldr	r3, [pc, #112]	; (8003f7c <HAL_TIM_MspPostInit+0xdc>)
 8003f0c:	695a      	ldr	r2, [r3, #20]
 8003f0e:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8003f12:	615a      	str	r2, [r3, #20]
 8003f14:	695b      	ldr	r3, [r3, #20]
 8003f16:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f1a:	9302      	str	r3, [sp, #8]
 8003f1c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003f1e:	23c0      	movs	r3, #192	; 0xc0
 8003f20:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f22:	2302      	movs	r3, #2
 8003f24:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8003f26:	2304      	movs	r3, #4
 8003f28:	e7d5      	b.n	8003ed6 <HAL_TIM_MspPostInit+0x36>
  else if(htim->Instance==TIM16)
 8003f2a:	4a18      	ldr	r2, [pc, #96]	; (8003f8c <HAL_TIM_MspPostInit+0xec>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d113      	bne.n	8003f58 <HAL_TIM_MspPostInit+0xb8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f30:	4b12      	ldr	r3, [pc, #72]	; (8003f7c <HAL_TIM_MspPostInit+0xdc>)
 8003f32:	695a      	ldr	r2, [r3, #20]
 8003f34:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003f38:	615a      	str	r2, [r3, #20]
 8003f3a:	695b      	ldr	r3, [r3, #20]
 8003f3c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f40:	9303      	str	r3, [sp, #12]
 8003f42:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003f44:	f44f 7380 	mov.w	r3, #256	; 0x100
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003f48:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f4a:	2302      	movs	r3, #2
 8003f4c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f52:	a905      	add	r1, sp, #20
 8003f54:	480e      	ldr	r0, [pc, #56]	; (8003f90 <HAL_TIM_MspPostInit+0xf0>)
 8003f56:	e7c1      	b.n	8003edc <HAL_TIM_MspPostInit+0x3c>
  else if(htim->Instance==TIM17)
 8003f58:	4a0e      	ldr	r2, [pc, #56]	; (8003f94 <HAL_TIM_MspPostInit+0xf4>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d1c0      	bne.n	8003ee0 <HAL_TIM_MspPostInit+0x40>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f5e:	4b07      	ldr	r3, [pc, #28]	; (8003f7c <HAL_TIM_MspPostInit+0xdc>)
 8003f60:	695a      	ldr	r2, [r3, #20]
 8003f62:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003f66:	615a      	str	r2, [r3, #20]
 8003f68:	695b      	ldr	r3, [r3, #20]
 8003f6a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f6e:	9304      	str	r3, [sp, #16]
 8003f70:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003f72:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003f76:	e7e7      	b.n	8003f48 <HAL_TIM_MspPostInit+0xa8>
 8003f78:	40012c00 	.word	0x40012c00
 8003f7c:	40021000 	.word	0x40021000
 8003f80:	48000800 	.word	0x48000800
 8003f84:	40000400 	.word	0x40000400
 8003f88:	40013400 	.word	0x40013400
 8003f8c:	40014400 	.word	0x40014400
 8003f90:	48000400 	.word	0x48000400
 8003f94:	40014800 	.word	0x40014800

08003f98 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003f98:	b510      	push	{r4, lr}
 8003f9a:	4604      	mov	r4, r0
 8003f9c:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f9e:	2214      	movs	r2, #20
 8003fa0:	2100      	movs	r1, #0
 8003fa2:	a803      	add	r0, sp, #12
 8003fa4:	f000 f89a 	bl	80040dc <memset>
  if(huart->Instance==USART2)
 8003fa8:	6822      	ldr	r2, [r4, #0]
 8003faa:	4b12      	ldr	r3, [pc, #72]	; (8003ff4 <HAL_UART_MspInit+0x5c>)
 8003fac:	429a      	cmp	r2, r3
 8003fae:	d11e      	bne.n	8003fee <HAL_UART_MspInit+0x56>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003fb0:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fb4:	a903      	add	r1, sp, #12
    __HAL_RCC_USART2_CLK_ENABLE();
 8003fb6:	69da      	ldr	r2, [r3, #28]
 8003fb8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003fbc:	61da      	str	r2, [r3, #28]
 8003fbe:	69da      	ldr	r2, [r3, #28]
 8003fc0:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8003fc4:	9201      	str	r2, [sp, #4]
 8003fc6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fc8:	695a      	ldr	r2, [r3, #20]
 8003fca:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003fce:	615a      	str	r2, [r3, #20]
 8003fd0:	695b      	ldr	r3, [r3, #20]
 8003fd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fd6:	9302      	str	r3, [sp, #8]
 8003fd8:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003fda:	230c      	movs	r3, #12
 8003fdc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fde:	2302      	movs	r3, #2
 8003fe0:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fe2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003fe6:	2307      	movs	r3, #7
 8003fe8:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fea:	f7fc fe0d 	bl	8000c08 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003fee:	b008      	add	sp, #32
 8003ff0:	bd10      	pop	{r4, pc}
 8003ff2:	bf00      	nop
 8003ff4:	40004400 	.word	0x40004400

08003ff8 <NMI_Handler>:
 8003ff8:	4770      	bx	lr

08003ffa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003ffa:	e7fe      	b.n	8003ffa <HardFault_Handler>

08003ffc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003ffc:	e7fe      	b.n	8003ffc <MemManage_Handler>

08003ffe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003ffe:	e7fe      	b.n	8003ffe <BusFault_Handler>

08004000 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004000:	e7fe      	b.n	8004000 <UsageFault_Handler>

08004002 <SVC_Handler>:
 8004002:	4770      	bx	lr

08004004 <DebugMon_Handler>:
 8004004:	4770      	bx	lr

08004006 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004006:	4770      	bx	lr

08004008 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004008:	f7fc bd6e 	b.w	8000ae8 <HAL_IncTick>

0800400c <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800400c:	4801      	ldr	r0, [pc, #4]	; (8004014 <TIM2_IRQHandler+0x8>)
 800400e:	f7fd bd13 	b.w	8001a38 <HAL_TIM_IRQHandler>
 8004012:	bf00      	nop
 8004014:	20000258 	.word	0x20000258

08004018 <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004018:	4801      	ldr	r0, [pc, #4]	; (8004020 <TIM4_IRQHandler+0x8>)
 800401a:	f7fd bd0d 	b.w	8001a38 <HAL_TIM_IRQHandler>
 800401e:	bf00      	nop
 8004020:	20000108 	.word	0x20000108

08004024 <SystemInit>:
  */
void SystemInit(void)
{
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004024:	4b05      	ldr	r3, [pc, #20]	; (800403c <SystemInit+0x18>)
 8004026:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800402a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800402e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004032:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004036:	609a      	str	r2, [r3, #8]
 8004038:	4770      	bx	lr
 800403a:	bf00      	nop
 800403c:	e000ed00 	.word	0xe000ed00

08004040 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004040:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004078 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004044:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8004046:	e003      	b.n	8004050 <LoopCopyDataInit>

08004048 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004048:	4b0c      	ldr	r3, [pc, #48]	; (800407c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800404a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800404c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800404e:	3104      	adds	r1, #4

08004050 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004050:	480b      	ldr	r0, [pc, #44]	; (8004080 <LoopForever+0xa>)
	ldr	r3, =_edata
 8004052:	4b0c      	ldr	r3, [pc, #48]	; (8004084 <LoopForever+0xe>)
	adds	r2, r0, r1
 8004054:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004056:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004058:	d3f6      	bcc.n	8004048 <CopyDataInit>
	ldr	r2, =_sbss
 800405a:	4a0b      	ldr	r2, [pc, #44]	; (8004088 <LoopForever+0x12>)
	b	LoopFillZerobss
 800405c:	e002      	b.n	8004064 <LoopFillZerobss>

0800405e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800405e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004060:	f842 3b04 	str.w	r3, [r2], #4

08004064 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004064:	4b09      	ldr	r3, [pc, #36]	; (800408c <LoopForever+0x16>)
	cmp	r2, r3
 8004066:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004068:	d3f9      	bcc.n	800405e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800406a:	f7ff ffdb 	bl	8004024 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800406e:	f000 f811 	bl	8004094 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004072:	f7ff fab5 	bl	80035e0 <main>

08004076 <LoopForever>:

LoopForever:
    b LoopForever
 8004076:	e7fe      	b.n	8004076 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004078:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 800407c:	08004160 	.word	0x08004160
	ldr	r0, =_sdata
 8004080:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004084:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8004088:	20000010 	.word	0x20000010
	ldr	r3, = _ebss
 800408c:	20000380 	.word	0x20000380

08004090 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004090:	e7fe      	b.n	8004090 <ADC1_2_IRQHandler>
	...

08004094 <__libc_init_array>:
 8004094:	b570      	push	{r4, r5, r6, lr}
 8004096:	4e0d      	ldr	r6, [pc, #52]	; (80040cc <__libc_init_array+0x38>)
 8004098:	4c0d      	ldr	r4, [pc, #52]	; (80040d0 <__libc_init_array+0x3c>)
 800409a:	1ba4      	subs	r4, r4, r6
 800409c:	10a4      	asrs	r4, r4, #2
 800409e:	2500      	movs	r5, #0
 80040a0:	42a5      	cmp	r5, r4
 80040a2:	d109      	bne.n	80040b8 <__libc_init_array+0x24>
 80040a4:	4e0b      	ldr	r6, [pc, #44]	; (80040d4 <__libc_init_array+0x40>)
 80040a6:	4c0c      	ldr	r4, [pc, #48]	; (80040d8 <__libc_init_array+0x44>)
 80040a8:	f000 f820 	bl	80040ec <_init>
 80040ac:	1ba4      	subs	r4, r4, r6
 80040ae:	10a4      	asrs	r4, r4, #2
 80040b0:	2500      	movs	r5, #0
 80040b2:	42a5      	cmp	r5, r4
 80040b4:	d105      	bne.n	80040c2 <__libc_init_array+0x2e>
 80040b6:	bd70      	pop	{r4, r5, r6, pc}
 80040b8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80040bc:	4798      	blx	r3
 80040be:	3501      	adds	r5, #1
 80040c0:	e7ee      	b.n	80040a0 <__libc_init_array+0xc>
 80040c2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80040c6:	4798      	blx	r3
 80040c8:	3501      	adds	r5, #1
 80040ca:	e7f2      	b.n	80040b2 <__libc_init_array+0x1e>
 80040cc:	08004158 	.word	0x08004158
 80040d0:	08004158 	.word	0x08004158
 80040d4:	08004158 	.word	0x08004158
 80040d8:	0800415c 	.word	0x0800415c

080040dc <memset>:
 80040dc:	4402      	add	r2, r0
 80040de:	4603      	mov	r3, r0
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d100      	bne.n	80040e6 <memset+0xa>
 80040e4:	4770      	bx	lr
 80040e6:	f803 1b01 	strb.w	r1, [r3], #1
 80040ea:	e7f9      	b.n	80040e0 <memset+0x4>

080040ec <_init>:
 80040ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040ee:	bf00      	nop
 80040f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040f2:	bc08      	pop	{r3}
 80040f4:	469e      	mov	lr, r3
 80040f6:	4770      	bx	lr

080040f8 <_fini>:
 80040f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040fa:	bf00      	nop
 80040fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040fe:	bc08      	pop	{r3}
 8004100:	469e      	mov	lr, r3
 8004102:	4770      	bx	lr
